
Drone_Controller_3DOF.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009114  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f0  08009228  08009228  00019228  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009318  08009318  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08009318  08009318  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009318  08009318  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08009318  08009318  00019318  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  08009320  08009320  00019320  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08009328  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000810  20000070  08009398  00020070  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000880  08009398  00020880  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e6b3  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003d3a  00000000  00000000  0003e74c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001320  00000000  00000000  00042488  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001210  00000000  00000000  000437a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001cbca  00000000  00000000  000449b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014f3b  00000000  00000000  00061582  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000963e2  00000000  00000000  000764bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0010c89f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005d74  00000000  00000000  0010c8f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000070 	.word	0x20000070
 800012c:	00000000 	.word	0x00000000
 8000130:	0800920c 	.word	0x0800920c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000074 	.word	0x20000074
 800014c:	0800920c 	.word	0x0800920c

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_d2iz>:
 80009fc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a00:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a04:	d215      	bcs.n	8000a32 <__aeabi_d2iz+0x36>
 8000a06:	d511      	bpl.n	8000a2c <__aeabi_d2iz+0x30>
 8000a08:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a0c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a10:	d912      	bls.n	8000a38 <__aeabi_d2iz+0x3c>
 8000a12:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a16:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a1a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a1e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a22:	fa23 f002 	lsr.w	r0, r3, r2
 8000a26:	bf18      	it	ne
 8000a28:	4240      	negne	r0, r0
 8000a2a:	4770      	bx	lr
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a36:	d105      	bne.n	8000a44 <__aeabi_d2iz+0x48>
 8000a38:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a3c:	bf08      	it	eq
 8000a3e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a42:	4770      	bx	lr
 8000a44:	f04f 0000 	mov.w	r0, #0
 8000a48:	4770      	bx	lr
 8000a4a:	bf00      	nop

08000a4c <__aeabi_d2f>:
 8000a4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a50:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a54:	bf24      	itt	cs
 8000a56:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a5a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a5e:	d90d      	bls.n	8000a7c <__aeabi_d2f+0x30>
 8000a60:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a64:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a68:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a6c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a70:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a74:	bf08      	it	eq
 8000a76:	f020 0001 	biceq.w	r0, r0, #1
 8000a7a:	4770      	bx	lr
 8000a7c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a80:	d121      	bne.n	8000ac6 <__aeabi_d2f+0x7a>
 8000a82:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a86:	bfbc      	itt	lt
 8000a88:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a8c:	4770      	bxlt	lr
 8000a8e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a92:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a96:	f1c2 0218 	rsb	r2, r2, #24
 8000a9a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a9e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000aa2:	fa20 f002 	lsr.w	r0, r0, r2
 8000aa6:	bf18      	it	ne
 8000aa8:	f040 0001 	orrne.w	r0, r0, #1
 8000aac:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ab0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ab4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ab8:	ea40 000c 	orr.w	r0, r0, ip
 8000abc:	fa23 f302 	lsr.w	r3, r3, r2
 8000ac0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ac4:	e7cc      	b.n	8000a60 <__aeabi_d2f+0x14>
 8000ac6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000aca:	d107      	bne.n	8000adc <__aeabi_d2f+0x90>
 8000acc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ad0:	bf1e      	ittt	ne
 8000ad2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ad6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ada:	4770      	bxne	lr
 8000adc:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ae0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ae4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ae8:	4770      	bx	lr
 8000aea:	bf00      	nop

08000aec <__aeabi_frsub>:
 8000aec:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000af0:	e002      	b.n	8000af8 <__addsf3>
 8000af2:	bf00      	nop

08000af4 <__aeabi_fsub>:
 8000af4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000af8 <__addsf3>:
 8000af8:	0042      	lsls	r2, r0, #1
 8000afa:	bf1f      	itttt	ne
 8000afc:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b00:	ea92 0f03 	teqne	r2, r3
 8000b04:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b08:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b0c:	d06a      	beq.n	8000be4 <__addsf3+0xec>
 8000b0e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b12:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b16:	bfc1      	itttt	gt
 8000b18:	18d2      	addgt	r2, r2, r3
 8000b1a:	4041      	eorgt	r1, r0
 8000b1c:	4048      	eorgt	r0, r1
 8000b1e:	4041      	eorgt	r1, r0
 8000b20:	bfb8      	it	lt
 8000b22:	425b      	neglt	r3, r3
 8000b24:	2b19      	cmp	r3, #25
 8000b26:	bf88      	it	hi
 8000b28:	4770      	bxhi	lr
 8000b2a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b2e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b32:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b36:	bf18      	it	ne
 8000b38:	4240      	negne	r0, r0
 8000b3a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b3e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b42:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b46:	bf18      	it	ne
 8000b48:	4249      	negne	r1, r1
 8000b4a:	ea92 0f03 	teq	r2, r3
 8000b4e:	d03f      	beq.n	8000bd0 <__addsf3+0xd8>
 8000b50:	f1a2 0201 	sub.w	r2, r2, #1
 8000b54:	fa41 fc03 	asr.w	ip, r1, r3
 8000b58:	eb10 000c 	adds.w	r0, r0, ip
 8000b5c:	f1c3 0320 	rsb	r3, r3, #32
 8000b60:	fa01 f103 	lsl.w	r1, r1, r3
 8000b64:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b68:	d502      	bpl.n	8000b70 <__addsf3+0x78>
 8000b6a:	4249      	negs	r1, r1
 8000b6c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b70:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b74:	d313      	bcc.n	8000b9e <__addsf3+0xa6>
 8000b76:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b7a:	d306      	bcc.n	8000b8a <__addsf3+0x92>
 8000b7c:	0840      	lsrs	r0, r0, #1
 8000b7e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b82:	f102 0201 	add.w	r2, r2, #1
 8000b86:	2afe      	cmp	r2, #254	; 0xfe
 8000b88:	d251      	bcs.n	8000c2e <__addsf3+0x136>
 8000b8a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b8e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b92:	bf08      	it	eq
 8000b94:	f020 0001 	biceq.w	r0, r0, #1
 8000b98:	ea40 0003 	orr.w	r0, r0, r3
 8000b9c:	4770      	bx	lr
 8000b9e:	0049      	lsls	r1, r1, #1
 8000ba0:	eb40 0000 	adc.w	r0, r0, r0
 8000ba4:	3a01      	subs	r2, #1
 8000ba6:	bf28      	it	cs
 8000ba8:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000bac:	d2ed      	bcs.n	8000b8a <__addsf3+0x92>
 8000bae:	fab0 fc80 	clz	ip, r0
 8000bb2:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bb6:	ebb2 020c 	subs.w	r2, r2, ip
 8000bba:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bbe:	bfaa      	itet	ge
 8000bc0:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000bc4:	4252      	neglt	r2, r2
 8000bc6:	4318      	orrge	r0, r3
 8000bc8:	bfbc      	itt	lt
 8000bca:	40d0      	lsrlt	r0, r2
 8000bcc:	4318      	orrlt	r0, r3
 8000bce:	4770      	bx	lr
 8000bd0:	f092 0f00 	teq	r2, #0
 8000bd4:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000bd8:	bf06      	itte	eq
 8000bda:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000bde:	3201      	addeq	r2, #1
 8000be0:	3b01      	subne	r3, #1
 8000be2:	e7b5      	b.n	8000b50 <__addsf3+0x58>
 8000be4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000be8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000bec:	bf18      	it	ne
 8000bee:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bf2:	d021      	beq.n	8000c38 <__addsf3+0x140>
 8000bf4:	ea92 0f03 	teq	r2, r3
 8000bf8:	d004      	beq.n	8000c04 <__addsf3+0x10c>
 8000bfa:	f092 0f00 	teq	r2, #0
 8000bfe:	bf08      	it	eq
 8000c00:	4608      	moveq	r0, r1
 8000c02:	4770      	bx	lr
 8000c04:	ea90 0f01 	teq	r0, r1
 8000c08:	bf1c      	itt	ne
 8000c0a:	2000      	movne	r0, #0
 8000c0c:	4770      	bxne	lr
 8000c0e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c12:	d104      	bne.n	8000c1e <__addsf3+0x126>
 8000c14:	0040      	lsls	r0, r0, #1
 8000c16:	bf28      	it	cs
 8000c18:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c1c:	4770      	bx	lr
 8000c1e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c22:	bf3c      	itt	cc
 8000c24:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c28:	4770      	bxcc	lr
 8000c2a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c2e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c32:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c36:	4770      	bx	lr
 8000c38:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c3c:	bf16      	itet	ne
 8000c3e:	4608      	movne	r0, r1
 8000c40:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c44:	4601      	movne	r1, r0
 8000c46:	0242      	lsls	r2, r0, #9
 8000c48:	bf06      	itte	eq
 8000c4a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c4e:	ea90 0f01 	teqeq	r0, r1
 8000c52:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c56:	4770      	bx	lr

08000c58 <__aeabi_ui2f>:
 8000c58:	f04f 0300 	mov.w	r3, #0
 8000c5c:	e004      	b.n	8000c68 <__aeabi_i2f+0x8>
 8000c5e:	bf00      	nop

08000c60 <__aeabi_i2f>:
 8000c60:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c64:	bf48      	it	mi
 8000c66:	4240      	negmi	r0, r0
 8000c68:	ea5f 0c00 	movs.w	ip, r0
 8000c6c:	bf08      	it	eq
 8000c6e:	4770      	bxeq	lr
 8000c70:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c74:	4601      	mov	r1, r0
 8000c76:	f04f 0000 	mov.w	r0, #0
 8000c7a:	e01c      	b.n	8000cb6 <__aeabi_l2f+0x2a>

08000c7c <__aeabi_ul2f>:
 8000c7c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c80:	bf08      	it	eq
 8000c82:	4770      	bxeq	lr
 8000c84:	f04f 0300 	mov.w	r3, #0
 8000c88:	e00a      	b.n	8000ca0 <__aeabi_l2f+0x14>
 8000c8a:	bf00      	nop

08000c8c <__aeabi_l2f>:
 8000c8c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c90:	bf08      	it	eq
 8000c92:	4770      	bxeq	lr
 8000c94:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c98:	d502      	bpl.n	8000ca0 <__aeabi_l2f+0x14>
 8000c9a:	4240      	negs	r0, r0
 8000c9c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ca0:	ea5f 0c01 	movs.w	ip, r1
 8000ca4:	bf02      	ittt	eq
 8000ca6:	4684      	moveq	ip, r0
 8000ca8:	4601      	moveq	r1, r0
 8000caa:	2000      	moveq	r0, #0
 8000cac:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cb0:	bf08      	it	eq
 8000cb2:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cb6:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cba:	fabc f28c 	clz	r2, ip
 8000cbe:	3a08      	subs	r2, #8
 8000cc0:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000cc4:	db10      	blt.n	8000ce8 <__aeabi_l2f+0x5c>
 8000cc6:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cca:	4463      	add	r3, ip
 8000ccc:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cd0:	f1c2 0220 	rsb	r2, r2, #32
 8000cd4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000cd8:	fa20 f202 	lsr.w	r2, r0, r2
 8000cdc:	eb43 0002 	adc.w	r0, r3, r2
 8000ce0:	bf08      	it	eq
 8000ce2:	f020 0001 	biceq.w	r0, r0, #1
 8000ce6:	4770      	bx	lr
 8000ce8:	f102 0220 	add.w	r2, r2, #32
 8000cec:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cf0:	f1c2 0220 	rsb	r2, r2, #32
 8000cf4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000cf8:	fa21 f202 	lsr.w	r2, r1, r2
 8000cfc:	eb43 0002 	adc.w	r0, r3, r2
 8000d00:	bf08      	it	eq
 8000d02:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_fmul>:
 8000d08:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d0c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d10:	bf1e      	ittt	ne
 8000d12:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d16:	ea92 0f0c 	teqne	r2, ip
 8000d1a:	ea93 0f0c 	teqne	r3, ip
 8000d1e:	d06f      	beq.n	8000e00 <__aeabi_fmul+0xf8>
 8000d20:	441a      	add	r2, r3
 8000d22:	ea80 0c01 	eor.w	ip, r0, r1
 8000d26:	0240      	lsls	r0, r0, #9
 8000d28:	bf18      	it	ne
 8000d2a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d2e:	d01e      	beq.n	8000d6e <__aeabi_fmul+0x66>
 8000d30:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d34:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d38:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d3c:	fba0 3101 	umull	r3, r1, r0, r1
 8000d40:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d44:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d48:	bf3e      	ittt	cc
 8000d4a:	0049      	lslcc	r1, r1, #1
 8000d4c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d50:	005b      	lslcc	r3, r3, #1
 8000d52:	ea40 0001 	orr.w	r0, r0, r1
 8000d56:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d5a:	2afd      	cmp	r2, #253	; 0xfd
 8000d5c:	d81d      	bhi.n	8000d9a <__aeabi_fmul+0x92>
 8000d5e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d62:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d66:	bf08      	it	eq
 8000d68:	f020 0001 	biceq.w	r0, r0, #1
 8000d6c:	4770      	bx	lr
 8000d6e:	f090 0f00 	teq	r0, #0
 8000d72:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d76:	bf08      	it	eq
 8000d78:	0249      	lsleq	r1, r1, #9
 8000d7a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d7e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d82:	3a7f      	subs	r2, #127	; 0x7f
 8000d84:	bfc2      	ittt	gt
 8000d86:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d8a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d8e:	4770      	bxgt	lr
 8000d90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d94:	f04f 0300 	mov.w	r3, #0
 8000d98:	3a01      	subs	r2, #1
 8000d9a:	dc5d      	bgt.n	8000e58 <__aeabi_fmul+0x150>
 8000d9c:	f112 0f19 	cmn.w	r2, #25
 8000da0:	bfdc      	itt	le
 8000da2:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000da6:	4770      	bxle	lr
 8000da8:	f1c2 0200 	rsb	r2, r2, #0
 8000dac:	0041      	lsls	r1, r0, #1
 8000dae:	fa21 f102 	lsr.w	r1, r1, r2
 8000db2:	f1c2 0220 	rsb	r2, r2, #32
 8000db6:	fa00 fc02 	lsl.w	ip, r0, r2
 8000dba:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dbe:	f140 0000 	adc.w	r0, r0, #0
 8000dc2:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000dc6:	bf08      	it	eq
 8000dc8:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000dcc:	4770      	bx	lr
 8000dce:	f092 0f00 	teq	r2, #0
 8000dd2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000dd6:	bf02      	ittt	eq
 8000dd8:	0040      	lsleq	r0, r0, #1
 8000dda:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000dde:	3a01      	subeq	r2, #1
 8000de0:	d0f9      	beq.n	8000dd6 <__aeabi_fmul+0xce>
 8000de2:	ea40 000c 	orr.w	r0, r0, ip
 8000de6:	f093 0f00 	teq	r3, #0
 8000dea:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000dee:	bf02      	ittt	eq
 8000df0:	0049      	lsleq	r1, r1, #1
 8000df2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000df6:	3b01      	subeq	r3, #1
 8000df8:	d0f9      	beq.n	8000dee <__aeabi_fmul+0xe6>
 8000dfa:	ea41 010c 	orr.w	r1, r1, ip
 8000dfe:	e78f      	b.n	8000d20 <__aeabi_fmul+0x18>
 8000e00:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e04:	ea92 0f0c 	teq	r2, ip
 8000e08:	bf18      	it	ne
 8000e0a:	ea93 0f0c 	teqne	r3, ip
 8000e0e:	d00a      	beq.n	8000e26 <__aeabi_fmul+0x11e>
 8000e10:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e14:	bf18      	it	ne
 8000e16:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e1a:	d1d8      	bne.n	8000dce <__aeabi_fmul+0xc6>
 8000e1c:	ea80 0001 	eor.w	r0, r0, r1
 8000e20:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e24:	4770      	bx	lr
 8000e26:	f090 0f00 	teq	r0, #0
 8000e2a:	bf17      	itett	ne
 8000e2c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e30:	4608      	moveq	r0, r1
 8000e32:	f091 0f00 	teqne	r1, #0
 8000e36:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e3a:	d014      	beq.n	8000e66 <__aeabi_fmul+0x15e>
 8000e3c:	ea92 0f0c 	teq	r2, ip
 8000e40:	d101      	bne.n	8000e46 <__aeabi_fmul+0x13e>
 8000e42:	0242      	lsls	r2, r0, #9
 8000e44:	d10f      	bne.n	8000e66 <__aeabi_fmul+0x15e>
 8000e46:	ea93 0f0c 	teq	r3, ip
 8000e4a:	d103      	bne.n	8000e54 <__aeabi_fmul+0x14c>
 8000e4c:	024b      	lsls	r3, r1, #9
 8000e4e:	bf18      	it	ne
 8000e50:	4608      	movne	r0, r1
 8000e52:	d108      	bne.n	8000e66 <__aeabi_fmul+0x15e>
 8000e54:	ea80 0001 	eor.w	r0, r0, r1
 8000e58:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e64:	4770      	bx	lr
 8000e66:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e6a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e6e:	4770      	bx	lr

08000e70 <__aeabi_fdiv>:
 8000e70:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e74:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e78:	bf1e      	ittt	ne
 8000e7a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e7e:	ea92 0f0c 	teqne	r2, ip
 8000e82:	ea93 0f0c 	teqne	r3, ip
 8000e86:	d069      	beq.n	8000f5c <__aeabi_fdiv+0xec>
 8000e88:	eba2 0203 	sub.w	r2, r2, r3
 8000e8c:	ea80 0c01 	eor.w	ip, r0, r1
 8000e90:	0249      	lsls	r1, r1, #9
 8000e92:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e96:	d037      	beq.n	8000f08 <__aeabi_fdiv+0x98>
 8000e98:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e9c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ea0:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ea4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ea8:	428b      	cmp	r3, r1
 8000eaa:	bf38      	it	cc
 8000eac:	005b      	lslcc	r3, r3, #1
 8000eae:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000eb2:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000eb6:	428b      	cmp	r3, r1
 8000eb8:	bf24      	itt	cs
 8000eba:	1a5b      	subcs	r3, r3, r1
 8000ebc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000ec0:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ec4:	bf24      	itt	cs
 8000ec6:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000eca:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000ece:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000ed2:	bf24      	itt	cs
 8000ed4:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000ed8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000edc:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000ee0:	bf24      	itt	cs
 8000ee2:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000ee6:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000eea:	011b      	lsls	r3, r3, #4
 8000eec:	bf18      	it	ne
 8000eee:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000ef2:	d1e0      	bne.n	8000eb6 <__aeabi_fdiv+0x46>
 8000ef4:	2afd      	cmp	r2, #253	; 0xfd
 8000ef6:	f63f af50 	bhi.w	8000d9a <__aeabi_fmul+0x92>
 8000efa:	428b      	cmp	r3, r1
 8000efc:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f00:	bf08      	it	eq
 8000f02:	f020 0001 	biceq.w	r0, r0, #1
 8000f06:	4770      	bx	lr
 8000f08:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f0c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f10:	327f      	adds	r2, #127	; 0x7f
 8000f12:	bfc2      	ittt	gt
 8000f14:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f18:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f1c:	4770      	bxgt	lr
 8000f1e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f22:	f04f 0300 	mov.w	r3, #0
 8000f26:	3a01      	subs	r2, #1
 8000f28:	e737      	b.n	8000d9a <__aeabi_fmul+0x92>
 8000f2a:	f092 0f00 	teq	r2, #0
 8000f2e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f32:	bf02      	ittt	eq
 8000f34:	0040      	lsleq	r0, r0, #1
 8000f36:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f3a:	3a01      	subeq	r2, #1
 8000f3c:	d0f9      	beq.n	8000f32 <__aeabi_fdiv+0xc2>
 8000f3e:	ea40 000c 	orr.w	r0, r0, ip
 8000f42:	f093 0f00 	teq	r3, #0
 8000f46:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f4a:	bf02      	ittt	eq
 8000f4c:	0049      	lsleq	r1, r1, #1
 8000f4e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f52:	3b01      	subeq	r3, #1
 8000f54:	d0f9      	beq.n	8000f4a <__aeabi_fdiv+0xda>
 8000f56:	ea41 010c 	orr.w	r1, r1, ip
 8000f5a:	e795      	b.n	8000e88 <__aeabi_fdiv+0x18>
 8000f5c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f60:	ea92 0f0c 	teq	r2, ip
 8000f64:	d108      	bne.n	8000f78 <__aeabi_fdiv+0x108>
 8000f66:	0242      	lsls	r2, r0, #9
 8000f68:	f47f af7d 	bne.w	8000e66 <__aeabi_fmul+0x15e>
 8000f6c:	ea93 0f0c 	teq	r3, ip
 8000f70:	f47f af70 	bne.w	8000e54 <__aeabi_fmul+0x14c>
 8000f74:	4608      	mov	r0, r1
 8000f76:	e776      	b.n	8000e66 <__aeabi_fmul+0x15e>
 8000f78:	ea93 0f0c 	teq	r3, ip
 8000f7c:	d104      	bne.n	8000f88 <__aeabi_fdiv+0x118>
 8000f7e:	024b      	lsls	r3, r1, #9
 8000f80:	f43f af4c 	beq.w	8000e1c <__aeabi_fmul+0x114>
 8000f84:	4608      	mov	r0, r1
 8000f86:	e76e      	b.n	8000e66 <__aeabi_fmul+0x15e>
 8000f88:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f8c:	bf18      	it	ne
 8000f8e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f92:	d1ca      	bne.n	8000f2a <__aeabi_fdiv+0xba>
 8000f94:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f98:	f47f af5c 	bne.w	8000e54 <__aeabi_fmul+0x14c>
 8000f9c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fa0:	f47f af3c 	bne.w	8000e1c <__aeabi_fmul+0x114>
 8000fa4:	e75f      	b.n	8000e66 <__aeabi_fmul+0x15e>
 8000fa6:	bf00      	nop

08000fa8 <__gesf2>:
 8000fa8:	f04f 3cff 	mov.w	ip, #4294967295
 8000fac:	e006      	b.n	8000fbc <__cmpsf2+0x4>
 8000fae:	bf00      	nop

08000fb0 <__lesf2>:
 8000fb0:	f04f 0c01 	mov.w	ip, #1
 8000fb4:	e002      	b.n	8000fbc <__cmpsf2+0x4>
 8000fb6:	bf00      	nop

08000fb8 <__cmpsf2>:
 8000fb8:	f04f 0c01 	mov.w	ip, #1
 8000fbc:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000fc0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000fc4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000fc8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fcc:	bf18      	it	ne
 8000fce:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000fd2:	d011      	beq.n	8000ff8 <__cmpsf2+0x40>
 8000fd4:	b001      	add	sp, #4
 8000fd6:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000fda:	bf18      	it	ne
 8000fdc:	ea90 0f01 	teqne	r0, r1
 8000fe0:	bf58      	it	pl
 8000fe2:	ebb2 0003 	subspl.w	r0, r2, r3
 8000fe6:	bf88      	it	hi
 8000fe8:	17c8      	asrhi	r0, r1, #31
 8000fea:	bf38      	it	cc
 8000fec:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000ff0:	bf18      	it	ne
 8000ff2:	f040 0001 	orrne.w	r0, r0, #1
 8000ff6:	4770      	bx	lr
 8000ff8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ffc:	d102      	bne.n	8001004 <__cmpsf2+0x4c>
 8000ffe:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001002:	d105      	bne.n	8001010 <__cmpsf2+0x58>
 8001004:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001008:	d1e4      	bne.n	8000fd4 <__cmpsf2+0x1c>
 800100a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800100e:	d0e1      	beq.n	8000fd4 <__cmpsf2+0x1c>
 8001010:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001014:	4770      	bx	lr
 8001016:	bf00      	nop

08001018 <__aeabi_cfrcmple>:
 8001018:	4684      	mov	ip, r0
 800101a:	4608      	mov	r0, r1
 800101c:	4661      	mov	r1, ip
 800101e:	e7ff      	b.n	8001020 <__aeabi_cfcmpeq>

08001020 <__aeabi_cfcmpeq>:
 8001020:	b50f      	push	{r0, r1, r2, r3, lr}
 8001022:	f7ff ffc9 	bl	8000fb8 <__cmpsf2>
 8001026:	2800      	cmp	r0, #0
 8001028:	bf48      	it	mi
 800102a:	f110 0f00 	cmnmi.w	r0, #0
 800102e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001030 <__aeabi_fcmpeq>:
 8001030:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001034:	f7ff fff4 	bl	8001020 <__aeabi_cfcmpeq>
 8001038:	bf0c      	ite	eq
 800103a:	2001      	moveq	r0, #1
 800103c:	2000      	movne	r0, #0
 800103e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001042:	bf00      	nop

08001044 <__aeabi_fcmplt>:
 8001044:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001048:	f7ff ffea 	bl	8001020 <__aeabi_cfcmpeq>
 800104c:	bf34      	ite	cc
 800104e:	2001      	movcc	r0, #1
 8001050:	2000      	movcs	r0, #0
 8001052:	f85d fb08 	ldr.w	pc, [sp], #8
 8001056:	bf00      	nop

08001058 <__aeabi_fcmple>:
 8001058:	f84d ed08 	str.w	lr, [sp, #-8]!
 800105c:	f7ff ffe0 	bl	8001020 <__aeabi_cfcmpeq>
 8001060:	bf94      	ite	ls
 8001062:	2001      	movls	r0, #1
 8001064:	2000      	movhi	r0, #0
 8001066:	f85d fb08 	ldr.w	pc, [sp], #8
 800106a:	bf00      	nop

0800106c <__aeabi_fcmpge>:
 800106c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001070:	f7ff ffd2 	bl	8001018 <__aeabi_cfrcmple>
 8001074:	bf94      	ite	ls
 8001076:	2001      	movls	r0, #1
 8001078:	2000      	movhi	r0, #0
 800107a:	f85d fb08 	ldr.w	pc, [sp], #8
 800107e:	bf00      	nop

08001080 <__aeabi_fcmpgt>:
 8001080:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001084:	f7ff ffc8 	bl	8001018 <__aeabi_cfrcmple>
 8001088:	bf34      	ite	cc
 800108a:	2001      	movcc	r0, #1
 800108c:	2000      	movcs	r0, #0
 800108e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001092:	bf00      	nop

08001094 <__aeabi_fcmpun>:
 8001094:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001098:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800109c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80010a0:	d102      	bne.n	80010a8 <__aeabi_fcmpun+0x14>
 80010a2:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80010a6:	d108      	bne.n	80010ba <__aeabi_fcmpun+0x26>
 80010a8:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80010ac:	d102      	bne.n	80010b4 <__aeabi_fcmpun+0x20>
 80010ae:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80010b2:	d102      	bne.n	80010ba <__aeabi_fcmpun+0x26>
 80010b4:	f04f 0000 	mov.w	r0, #0
 80010b8:	4770      	bx	lr
 80010ba:	f04f 0001 	mov.w	r0, #1
 80010be:	4770      	bx	lr

080010c0 <__aeabi_f2iz>:
 80010c0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010c4:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80010c8:	d30f      	bcc.n	80010ea <__aeabi_f2iz+0x2a>
 80010ca:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80010ce:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010d2:	d90d      	bls.n	80010f0 <__aeabi_f2iz+0x30>
 80010d4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010d8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80010dc:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80010e0:	fa23 f002 	lsr.w	r0, r3, r2
 80010e4:	bf18      	it	ne
 80010e6:	4240      	negne	r0, r0
 80010e8:	4770      	bx	lr
 80010ea:	f04f 0000 	mov.w	r0, #0
 80010ee:	4770      	bx	lr
 80010f0:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80010f4:	d101      	bne.n	80010fa <__aeabi_f2iz+0x3a>
 80010f6:	0242      	lsls	r2, r0, #9
 80010f8:	d105      	bne.n	8001106 <__aeabi_f2iz+0x46>
 80010fa:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 80010fe:	bf08      	it	eq
 8001100:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001104:	4770      	bx	lr
 8001106:	f04f 0000 	mov.w	r0, #0
 800110a:	4770      	bx	lr

0800110c <read_chip_id>:
*              and can be used to check whether communication is functioning.
* @param[in] - NONE.
* @return    - NO_ERR if chip_id is equal to 0x55, otherwise CHIP_ID_INVALID_ERR.
*/
static bmp_err_t read_chip_id (void)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b086      	sub	sp, #24
 8001110:	af04      	add	r7, sp, #16
	uint8_t out_buff = 0;
 8001112:	2300      	movs	r3, #0
 8001114:	71bb      	strb	r3, [r7, #6]
	uint8_t ret_val = NO_ERR;
 8001116:	2300      	movs	r3, #0
 8001118:	71fb      	strb	r3, [r7, #7]

	HAL_I2C_Mem_Read(&hi2c1, BMP_READ_ADDR, BMP_CHIP_ID_REG, 1, &out_buff, 1, BMP_I2C_TIMEOUT);
 800111a:	2332      	movs	r3, #50	; 0x32
 800111c:	9302      	str	r3, [sp, #8]
 800111e:	2301      	movs	r3, #1
 8001120:	9301      	str	r3, [sp, #4]
 8001122:	1dbb      	adds	r3, r7, #6
 8001124:	9300      	str	r3, [sp, #0]
 8001126:	2301      	movs	r3, #1
 8001128:	22d0      	movs	r2, #208	; 0xd0
 800112a:	21ef      	movs	r1, #239	; 0xef
 800112c:	4806      	ldr	r0, [pc, #24]	; (8001148 <read_chip_id+0x3c>)
 800112e:	f002 fbf3 	bl	8003918 <HAL_I2C_Mem_Read>

	if (BMP_CHIP_ID_VAL != out_buff)
 8001132:	79bb      	ldrb	r3, [r7, #6]
 8001134:	2b55      	cmp	r3, #85	; 0x55
 8001136:	d001      	beq.n	800113c <read_chip_id+0x30>
	{
		ret_val = CHIP_ID_INVALID_ERR;
 8001138:	2301      	movs	r3, #1
 800113a:	71fb      	strb	r3, [r7, #7]
	}

	return ret_val;
 800113c:	79fb      	ldrb	r3, [r7, #7]
}
 800113e:	4618      	mov	r0, r3
 8001140:	3708      	adds	r7, #8
 8001142:	46bd      	mov	sp, r7
 8001144:	bd80      	pop	{r7, pc}
 8001146:	bf00      	nop
 8001148:	2000008c 	.word	0x2000008c

0800114c <set_oss>:
* @param[in] - struct of type oss_t
* @param[in] - enum of type oss_ratio_t
* @return    - None
*/
static void set_oss (oss_t * oss, oss_ratio_t ratio)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b088      	sub	sp, #32
 8001150:	af04      	add	r7, sp, #16
 8001152:	6078      	str	r0, [r7, #4]
 8001154:	460b      	mov	r3, r1
 8001156:	70fb      	strb	r3, [r7, #3]
	uint8_t in_buff[2] = {0};
 8001158:	2300      	movs	r3, #0
 800115a:	81bb      	strh	r3, [r7, #12]

	switch (ratio)
 800115c:	78fb      	ldrb	r3, [r7, #3]
 800115e:	2b03      	cmp	r3, #3
 8001160:	d81a      	bhi.n	8001198 <set_oss+0x4c>
 8001162:	a201      	add	r2, pc, #4	; (adr r2, 8001168 <set_oss+0x1c>)
 8001164:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001168:	08001179 	.word	0x08001179
 800116c:	08001181 	.word	0x08001181
 8001170:	08001189 	.word	0x08001189
 8001174:	08001191 	.word	0x08001191
	{
		case ULTRA_LOW_PWR_MODE:
		{
			oss->wait_time = BMP_OSS0_CONV_TIME;
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	2205      	movs	r2, #5
 800117c:	705a      	strb	r2, [r3, #1]
			break;
 800117e:	e00f      	b.n	80011a0 <set_oss+0x54>
		}
		case STANDARD_MODE:
		{
			oss->wait_time = BMP_OSS1_CONV_TIME;
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	2208      	movs	r2, #8
 8001184:	705a      	strb	r2, [r3, #1]
			break;
 8001186:	e00b      	b.n	80011a0 <set_oss+0x54>
		}
		case HIGH:
		{
			oss->wait_time = BMP_OSS2_CONV_TIME;
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	220e      	movs	r2, #14
 800118c:	705a      	strb	r2, [r3, #1]
			break;
 800118e:	e007      	b.n	80011a0 <set_oss+0x54>
		}
		case ULTRA_HIGH_RESOLUTION:
		{
			oss->wait_time = BMP_OSS3_CONV_TIME;
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	221a      	movs	r2, #26
 8001194:	705a      	strb	r2, [r3, #1]
			break;
 8001196:	e003      	b.n	80011a0 <set_oss+0x54>
		}
		default:
		{
			oss->wait_time = BMP_OSS1_CONV_TIME;
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	2208      	movs	r2, #8
 800119c:	705a      	strb	r2, [r3, #1]
			break;
 800119e:	bf00      	nop
		}
	}

	oss->ratio = ratio;
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	78fa      	ldrb	r2, [r7, #3]
 80011a4:	701a      	strb	r2, [r3, #0]

	//BMP_SET_I2CRW_REG (in_buff[1], BMP_CTRL_OSS_MASK(ratio));

	ratio = (ratio & 0x3) << 6;
 80011a6:	78fb      	ldrb	r3, [r7, #3]
 80011a8:	019b      	lsls	r3, r3, #6
 80011aa:	70fb      	strb	r3, [r7, #3]
	in_buff[1] = ratio;
 80011ac:	78fb      	ldrb	r3, [r7, #3]
 80011ae:	737b      	strb	r3, [r7, #13]

	HAL_I2C_Mem_Write( &hi2c1, BMP_WRITE_ADDR, BMP_CTRL_REG, 1, in_buff, 2, BMP_I2C_TIMEOUT );
 80011b0:	2332      	movs	r3, #50	; 0x32
 80011b2:	9302      	str	r3, [sp, #8]
 80011b4:	2302      	movs	r3, #2
 80011b6:	9301      	str	r3, [sp, #4]
 80011b8:	f107 030c 	add.w	r3, r7, #12
 80011bc:	9300      	str	r3, [sp, #0]
 80011be:	2301      	movs	r3, #1
 80011c0:	22f4      	movs	r2, #244	; 0xf4
 80011c2:	21ee      	movs	r1, #238	; 0xee
 80011c4:	4803      	ldr	r0, [pc, #12]	; (80011d4 <set_oss+0x88>)
 80011c6:	f002 faad 	bl	8003724 <HAL_I2C_Mem_Write>
}
 80011ca:	bf00      	nop
 80011cc:	3710      	adds	r7, #16
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop
 80011d4:	2000008c 	.word	0x2000008c

080011d8 <read_calib_data>:
*              This is used to compensate offset, temperature dependence and other parameters of the sensor.
* @param[in] - struct of type bmp_calib_param_t
* @return    - NO_ERR if read calibration data are valid otherwise READ_CALIB_ERR.
*/
static bmp_err_t read_calib_data (short * calib_data)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b08e      	sub	sp, #56	; 0x38
 80011dc:	af04      	add	r7, sp, #16
 80011de:	6078      	str	r0, [r7, #4]
	bmp_err_t ret_val = NO_ERR;
 80011e0:	2300      	movs	r3, #0
 80011e2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t out_buff[BMP_CALIB_DATA_SIZE] = {0};
 80011e6:	2300      	movs	r3, #0
 80011e8:	60fb      	str	r3, [r7, #12]
 80011ea:	f107 0310 	add.w	r3, r7, #16
 80011ee:	2200      	movs	r2, #0
 80011f0:	601a      	str	r2, [r3, #0]
 80011f2:	605a      	str	r2, [r3, #4]
 80011f4:	609a      	str	r2, [r3, #8]
 80011f6:	60da      	str	r2, [r3, #12]
 80011f8:	821a      	strh	r2, [r3, #16]
	uint8_t i = 0;
 80011fa:	2300      	movs	r3, #0
 80011fc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	uint8_t j = 1;
 8001200:	2301      	movs	r3, #1
 8001202:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

	HAL_I2C_Mem_Read(&hi2c1, BMP_READ_ADDR, BMP_CALIB_ADDR, 1, out_buff, BMP_CALIB_DATA_SIZE, BMP_I2C_TIMEOUT);
 8001206:	2332      	movs	r3, #50	; 0x32
 8001208:	9302      	str	r3, [sp, #8]
 800120a:	2316      	movs	r3, #22
 800120c:	9301      	str	r3, [sp, #4]
 800120e:	f107 030c 	add.w	r3, r7, #12
 8001212:	9300      	str	r3, [sp, #0]
 8001214:	2301      	movs	r3, #1
 8001216:	22aa      	movs	r2, #170	; 0xaa
 8001218:	21ef      	movs	r1, #239	; 0xef
 800121a:	4828      	ldr	r0, [pc, #160]	; (80012bc <read_calib_data+0xe4>)
 800121c:	f002 fb7c 	bl	8003918 <HAL_I2C_Mem_Read>

	// Store read calib data to bmp_calib struct.
	for (i = 0; i <= BMP_CALIB_DATA_SIZE / 2; i++, j+2)
 8001220:	2300      	movs	r3, #0
 8001222:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001226:	e03e      	b.n	80012a6 <read_calib_data+0xce>
	{
		calib_data[i] = (out_buff[i * 2] << 8) | out_buff[j];
 8001228:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800122c:	005b      	lsls	r3, r3, #1
 800122e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001232:	4413      	add	r3, r2
 8001234:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8001238:	021b      	lsls	r3, r3, #8
 800123a:	b219      	sxth	r1, r3
 800123c:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001240:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001244:	4413      	add	r3, r2
 8001246:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 800124a:	b21a      	sxth	r2, r3
 800124c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001250:	005b      	lsls	r3, r3, #1
 8001252:	6878      	ldr	r0, [r7, #4]
 8001254:	4403      	add	r3, r0
 8001256:	430a      	orrs	r2, r1
 8001258:	b212      	sxth	r2, r2
 800125a:	801a      	strh	r2, [r3, #0]

		// checking that none of the words has the value 0 or 0xFFFF.
		if ((0 == calib_data[i]) | (-1 == calib_data[i]))
 800125c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001260:	005b      	lsls	r3, r3, #1
 8001262:	687a      	ldr	r2, [r7, #4]
 8001264:	4413      	add	r3, r2
 8001266:	f9b3 3000 	ldrsh.w	r3, [r3]
 800126a:	2b00      	cmp	r3, #0
 800126c:	bf0c      	ite	eq
 800126e:	2301      	moveq	r3, #1
 8001270:	2300      	movne	r3, #0
 8001272:	b2da      	uxtb	r2, r3
 8001274:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001278:	005b      	lsls	r3, r3, #1
 800127a:	6879      	ldr	r1, [r7, #4]
 800127c:	440b      	add	r3, r1
 800127e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001282:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001286:	bf0c      	ite	eq
 8001288:	2301      	moveq	r3, #1
 800128a:	2300      	movne	r3, #0
 800128c:	b2db      	uxtb	r3, r3
 800128e:	4313      	orrs	r3, r2
 8001290:	b2db      	uxtb	r3, r3
 8001292:	2b00      	cmp	r3, #0
 8001294:	d002      	beq.n	800129c <read_calib_data+0xc4>
		{
			ret_val = GET_CALIB_ERR;
 8001296:	2302      	movs	r3, #2
 8001298:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	for (i = 0; i <= BMP_CALIB_DATA_SIZE / 2; i++, j+2)
 800129c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80012a0:	3301      	adds	r3, #1
 80012a2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80012a6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80012aa:	2b0b      	cmp	r3, #11
 80012ac:	d9bc      	bls.n	8001228 <read_calib_data+0x50>
		}
	}

	return ret_val;
 80012ae:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80012b2:	4618      	mov	r0, r3
 80012b4:	3728      	adds	r7, #40	; 0x28
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	2000008c 	.word	0x2000008c

080012c0 <bmp_init>:
* @brief:    - Performe initial sequence of BMP sensor
* @param[in] - pointer to struct of type bmp_calib_param_t
* @return    - None.
*/
void bmp_init (bmp_t * bmp)
{
 80012c0:	b590      	push	{r4, r7, lr}
 80012c2:	b083      	sub	sp, #12
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
	memset(bmp, 0x00, sizeof(&bmp)); // clear bmp strut;
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	2204      	movs	r2, #4
 80012cc:	2100      	movs	r1, #0
 80012ce:	4618      	mov	r0, r3
 80012d0:	f007 fe8c 	bl	8008fec <memset>
	bmp->err = read_chip_id ();      // check chip validity and I2C communication.
 80012d4:	687c      	ldr	r4, [r7, #4]
 80012d6:	f7ff ff19 	bl	800110c <read_chip_id>
 80012da:	4603      	mov	r3, r0
 80012dc:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
	bmp->err = read_calib_data ((short *)&bmp->calib);
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	687c      	ldr	r4, [r7, #4]
 80012e4:	4618      	mov	r0, r3
 80012e6:	f7ff ff77 	bl	80011d8 <read_calib_data>
 80012ea:	4603      	mov	r3, r0
 80012ec:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
	set_oss (&bmp->oss, STANDARD_MODE);       // set oversampling settings
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	3338      	adds	r3, #56	; 0x38
 80012f4:	2101      	movs	r1, #1
 80012f6:	4618      	mov	r0, r3
 80012f8:	f7ff ff28 	bl	800114c <set_oss>
}
 80012fc:	bf00      	nop
 80012fe:	370c      	adds	r7, #12
 8001300:	46bd      	mov	sp, r7
 8001302:	bd90      	pop	{r4, r7, pc}

08001304 <_ZSt4asinf>:
  using ::asin;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  asin(float __x)
  { return __builtin_asinf(__x); }
 8001304:	b580      	push	{r7, lr}
 8001306:	b082      	sub	sp, #8
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
 800130c:	6878      	ldr	r0, [r7, #4]
 800130e:	f007 faaf 	bl	8008870 <asinf>
 8001312:	4603      	mov	r3, r0
 8001314:	4618      	mov	r0, r3
 8001316:	3708      	adds	r7, #8
 8001318:	46bd      	mov	sp, r7
 800131a:	bd80      	pop	{r7, pc}

0800131c <_ZSt4sqrtf>:
  using ::sqrt;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  sqrt(float __x)
  { return __builtin_sqrtf(__x); }
 800131c:	b580      	push	{r7, lr}
 800131e:	b082      	sub	sp, #8
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
 8001324:	6878      	ldr	r0, [r7, #4]
 8001326:	f007 fac9 	bl	80088bc <sqrtf>
 800132a:	4603      	mov	r3, r0
 800132c:	4618      	mov	r0, r3
 800132e:	3708      	adds	r7, #8
 8001330:	46bd      	mov	sp, r7
 8001332:	bd80      	pop	{r7, pc}

08001334 <_ZNSt12_Vector_baseIdSaIdEE12_Vector_implD1Ev>:
	  _M_copy_data(__x);
	  __x._M_copy_data(__tmp);
	}
      };

      struct _Vector_impl
 8001334:	b580      	push	{r7, lr}
 8001336:	b082      	sub	sp, #8
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
 800133c:	6878      	ldr	r0, [r7, #4]
 800133e:	f001 f8ee 	bl	800251e <_ZNSaIdED1Ev>
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	4618      	mov	r0, r3
 8001346:	3708      	adds	r7, #8
 8001348:	46bd      	mov	sp, r7
 800134a:	bd80      	pop	{r7, pc}

0800134c <_ZNSt12_Vector_baseIdSaIdEEC1Ev>:
      allocator_type
      get_allocator() const _GLIBCXX_NOEXCEPT
      { return allocator_type(_M_get_Tp_allocator()); }

#if __cplusplus >= 201103L
      _Vector_base() = default;
 800134c:	b580      	push	{r7, lr}
 800134e:	b082      	sub	sp, #8
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	4618      	mov	r0, r3
 8001358:	f001 f8d1 	bl	80024fe <_ZNSt12_Vector_baseIdSaIdEE12_Vector_implC1Ev>
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	4618      	mov	r0, r3
 8001360:	3708      	adds	r7, #8
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}

08001366 <_ZNSt6vectorIdSaIdEEC1Ev>:

      /**
       *  @brief  Creates a %vector with no elements.
       */
#if __cplusplus >= 201103L
      vector() = default;
 8001366:	b580      	push	{r7, lr}
 8001368:	b082      	sub	sp, #8
 800136a:	af00      	add	r7, sp, #0
 800136c:	6078      	str	r0, [r7, #4]
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	4618      	mov	r0, r3
 8001372:	f7ff ffeb 	bl	800134c <_ZNSt12_Vector_baseIdSaIdEEC1Ev>
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	4618      	mov	r0, r3
 800137a:	3708      	adds	r7, #8
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}

08001380 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b082      	sub	sp, #8
 8001384:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001386:	f001 fd3f 	bl	8002e08 <HAL_Init>

  /* USER CODE BEGIN Init */
  HAL_Delay(2000);
 800138a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800138e:	f001 fd9d 	bl	8002ecc <HAL_Delay>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001392:	f000 f89d 	bl	80014d0 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001396:	f000 fb5b 	bl	8001a50 <_ZL12MX_GPIO_Initv>
  MX_I2C1_Init();
 800139a:	f000 f8e9 	bl	8001570 <_ZL12MX_I2C1_Initv>
  MX_TIM2_Init();
 800139e:	f000 f9e5 	bl	800176c <_ZL12MX_TIM2_Initv>
  MX_TIM1_Init();
 80013a2:	f000 f919 	bl	80015d8 <_ZL12MX_TIM1_Initv>
  MX_USART2_UART_Init();
 80013a6:	f000 fb25 	bl	80019f4 <_ZL19MX_USART2_UART_Initv>
  MX_TIM3_Init();
 80013aa:	f000 fa3b 	bl	8001824 <_ZL12MX_TIM3_Initv>
  MX_TIM4_Init();
 80013ae:	f000 fac3 	bl	8001938 <_ZL12MX_TIM4_Initv>
  /* USER CODE BEGIN 2 */

  MPU6050_Baslat();
 80013b2:	f000 fbd1 	bl	8001b58 <_Z14MPU6050_Baslatv>
  bmp_init(&bmp);
 80013b6:	483b      	ldr	r0, [pc, #236]	; (80014a4 <main+0x124>)
 80013b8:	f7ff ff82 	bl	80012c0 <bmp_init>
  //Gyro kalibrasyon hatalarn hesapla.
  HAL_Delay(2000);
 80013bc:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80013c0:	f001 fd84 	bl	8002ecc <HAL_Delay>
  GyroXh=GyroErr(GYRO_X_ADDR)/65.5; GyroYh=GyroErr(GYRO_Y_ADDR)/65.5; GyroZh=GyroErr(GYRO_Z_ADDR)/65.5;
 80013c4:	2043      	movs	r0, #67	; 0x43
 80013c6:	f000 fdd7 	bl	8001f78 <_Z7GyroErrh>
 80013ca:	4603      	mov	r3, r0
 80013cc:	4936      	ldr	r1, [pc, #216]	; (80014a8 <main+0x128>)
 80013ce:	4618      	mov	r0, r3
 80013d0:	f7ff fd4e 	bl	8000e70 <__aeabi_fdiv>
 80013d4:	4603      	mov	r3, r0
 80013d6:	461a      	mov	r2, r3
 80013d8:	4b34      	ldr	r3, [pc, #208]	; (80014ac <main+0x12c>)
 80013da:	601a      	str	r2, [r3, #0]
 80013dc:	2045      	movs	r0, #69	; 0x45
 80013de:	f000 fdcb 	bl	8001f78 <_Z7GyroErrh>
 80013e2:	4603      	mov	r3, r0
 80013e4:	4930      	ldr	r1, [pc, #192]	; (80014a8 <main+0x128>)
 80013e6:	4618      	mov	r0, r3
 80013e8:	f7ff fd42 	bl	8000e70 <__aeabi_fdiv>
 80013ec:	4603      	mov	r3, r0
 80013ee:	461a      	mov	r2, r3
 80013f0:	4b2f      	ldr	r3, [pc, #188]	; (80014b0 <main+0x130>)
 80013f2:	601a      	str	r2, [r3, #0]
 80013f4:	2047      	movs	r0, #71	; 0x47
 80013f6:	f000 fdbf 	bl	8001f78 <_Z7GyroErrh>
 80013fa:	4603      	mov	r3, r0
 80013fc:	492a      	ldr	r1, [pc, #168]	; (80014a8 <main+0x128>)
 80013fe:	4618      	mov	r0, r3
 8001400:	f7ff fd36 	bl	8000e70 <__aeabi_fdiv>
 8001404:	4603      	mov	r3, r0
 8001406:	461a      	mov	r2, r3
 8001408:	4b2a      	ldr	r3, [pc, #168]	; (80014b4 <main+0x134>)
 800140a:	601a      	str	r2, [r3, #0]
  //Kontrolc Timer'
  HAL_TIM_Base_Start_IT(&htim2);
 800140c:	482a      	ldr	r0, [pc, #168]	; (80014b8 <main+0x138>)
 800140e:	f003 fcf9 	bl	8004e04 <HAL_TIM_Base_Start_IT>

  //Micros timer
  HAL_TIM_Base_Start(&htim3);
 8001412:	482a      	ldr	r0, [pc, #168]	; (80014bc <main+0x13c>)
 8001414:	f003 fcac 	bl	8004d70 <HAL_TIM_Base_Start>


  //PWM k timer'lar
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001418:	2100      	movs	r1, #0
 800141a:	4829      	ldr	r0, [pc, #164]	; (80014c0 <main+0x140>)
 800141c:	f003 fd94 	bl	8004f48 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001420:	2104      	movs	r1, #4
 8001422:	4827      	ldr	r0, [pc, #156]	; (80014c0 <main+0x140>)
 8001424:	f003 fd90 	bl	8004f48 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8001428:	2108      	movs	r1, #8
 800142a:	4825      	ldr	r0, [pc, #148]	; (80014c0 <main+0x140>)
 800142c:	f003 fd8c 	bl	8004f48 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8001430:	210c      	movs	r1, #12
 8001432:	4823      	ldr	r0, [pc, #140]	; (80014c0 <main+0x140>)
 8001434:	f003 fd88 	bl	8004f48 <HAL_TIM_PWM_Start>

  //PPM Input Capture Kanallar
  //HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_2);
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_3);
 8001438:	2108      	movs	r1, #8
 800143a:	4820      	ldr	r0, [pc, #128]	; (80014bc <main+0x13c>)
 800143c:	f003 fe7e 	bl	800513c <HAL_TIM_IC_Start_IT>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  //micros = __HAL_TIM_GET_COUNTER(&htim3);
	  //sprintf(buf,"%d\r\n",int(roll)); // @suppress("Float formatting support")
	  if(HAL_GetTick()- sent_time > 1) {
 8001440:	f001 fd3a 	bl	8002eb8 <HAL_GetTick>
 8001444:	4603      	mov	r3, r0
 8001446:	4a1f      	ldr	r2, [pc, #124]	; (80014c4 <main+0x144>)
 8001448:	6812      	ldr	r2, [r2, #0]
 800144a:	1a9b      	subs	r3, r3, r2
 800144c:	2b01      	cmp	r3, #1
 800144e:	bf8c      	ite	hi
 8001450:	2301      	movhi	r3, #1
 8001452:	2300      	movls	r3, #0
 8001454:	b2db      	uxtb	r3, r3
 8001456:	2b00      	cmp	r3, #0
 8001458:	d01e      	beq.n	8001498 <main+0x118>
		  TelemPack();
 800145a:	f000 fc63 	bl	8001d24 <_Z9TelemPackv>
		  HAL_UART_Transmit(&huart2, (uint8_t*)buf, sizeof(struct telem_pack), 1000);
 800145e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001462:	2284      	movs	r2, #132	; 0x84
 8001464:	4918      	ldr	r1, [pc, #96]	; (80014c8 <main+0x148>)
 8001466:	4819      	ldr	r0, [pc, #100]	; (80014cc <main+0x14c>)
 8001468:	f004 ffac 	bl	80063c4 <HAL_UART_Transmit>
		  char end_char = '@';
 800146c:	2340      	movs	r3, #64	; 0x40
 800146e:	71fb      	strb	r3, [r7, #7]
		  HAL_UART_Transmit(&huart2, (uint8_t*)&end_char, sizeof(end_char), 1000);
 8001470:	1df9      	adds	r1, r7, #7
 8001472:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001476:	2201      	movs	r2, #1
 8001478:	4814      	ldr	r0, [pc, #80]	; (80014cc <main+0x14c>)
 800147a:	f004 ffa3 	bl	80063c4 <HAL_UART_Transmit>
		  HAL_UART_Transmit(&huart2, (uint8_t*)&end_char, sizeof(end_char), 1000);
 800147e:	1df9      	adds	r1, r7, #7
 8001480:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001484:	2201      	movs	r2, #1
 8001486:	4811      	ldr	r0, [pc, #68]	; (80014cc <main+0x14c>)
 8001488:	f004 ff9c 	bl	80063c4 <HAL_UART_Transmit>
		  sent_time = HAL_GetTick();
 800148c:	f001 fd14 	bl	8002eb8 <HAL_GetTick>
 8001490:	4603      	mov	r3, r0
 8001492:	461a      	mov	r2, r3
 8001494:	4b0b      	ldr	r3, [pc, #44]	; (80014c4 <main+0x144>)
 8001496:	601a      	str	r2, [r3, #0]

	  }
	  //sprintf(buf,"%s\n","test");

	  Check_Arm();
 8001498:	f000 fba0 	bl	8001bdc <_Z9Check_Armv>
	  Check_Disarm();
 800149c:	f000 fbf6 	bl	8001c8c <_Z12Check_Disarmv>


    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
 80014a0:	e7ce      	b.n	8001440 <main+0xc0>
 80014a2:	bf00      	nop
 80014a4:	20000820 	.word	0x20000820
 80014a8:	42830000 	.word	0x42830000
 80014ac:	20000258 	.word	0x20000258
 80014b0:	2000025c 	.word	0x2000025c
 80014b4:	20000260 	.word	0x20000260
 80014b8:	20000128 	.word	0x20000128
 80014bc:	20000170 	.word	0x20000170
 80014c0:	200000e0 	.word	0x200000e0
 80014c4:	20000804 	.word	0x20000804
 80014c8:	20000338 	.word	0x20000338
 80014cc:	20000200 	.word	0x20000200

080014d0 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b090      	sub	sp, #64	; 0x40
 80014d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014d6:	f107 0318 	add.w	r3, r7, #24
 80014da:	2228      	movs	r2, #40	; 0x28
 80014dc:	2100      	movs	r1, #0
 80014de:	4618      	mov	r0, r3
 80014e0:	f007 fd84 	bl	8008fec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014e4:	1d3b      	adds	r3, r7, #4
 80014e6:	2200      	movs	r2, #0
 80014e8:	601a      	str	r2, [r3, #0]
 80014ea:	605a      	str	r2, [r3, #4]
 80014ec:	609a      	str	r2, [r3, #8]
 80014ee:	60da      	str	r2, [r3, #12]
 80014f0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80014f2:	2301      	movs	r3, #1
 80014f4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80014f6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80014fa:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80014fc:	2300      	movs	r3, #0
 80014fe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001500:	2301      	movs	r3, #1
 8001502:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001504:	2302      	movs	r3, #2
 8001506:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001508:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800150c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800150e:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001512:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001514:	f107 0318 	add.w	r3, r7, #24
 8001518:	4618      	mov	r0, r3
 800151a:	f002 ffbf 	bl	800449c <HAL_RCC_OscConfig>
 800151e:	4603      	mov	r3, r0
 8001520:	2b00      	cmp	r3, #0
 8001522:	bf14      	ite	ne
 8001524:	2301      	movne	r3, #1
 8001526:	2300      	moveq	r3, #0
 8001528:	b2db      	uxtb	r3, r3
 800152a:	2b00      	cmp	r3, #0
 800152c:	d001      	beq.n	8001532 <_Z18SystemClock_Configv+0x62>
  {
    Error_Handler();
 800152e:	f000 ffe1 	bl	80024f4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001532:	230f      	movs	r3, #15
 8001534:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001536:	2302      	movs	r3, #2
 8001538:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800153a:	2300      	movs	r3, #0
 800153c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800153e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001542:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001544:	2300      	movs	r3, #0
 8001546:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001548:	1d3b      	adds	r3, r7, #4
 800154a:	2102      	movs	r1, #2
 800154c:	4618      	mov	r0, r3
 800154e:	f003 fa25 	bl	800499c <HAL_RCC_ClockConfig>
 8001552:	4603      	mov	r3, r0
 8001554:	2b00      	cmp	r3, #0
 8001556:	bf14      	ite	ne
 8001558:	2301      	movne	r3, #1
 800155a:	2300      	moveq	r3, #0
 800155c:	b2db      	uxtb	r3, r3
 800155e:	2b00      	cmp	r3, #0
 8001560:	d001      	beq.n	8001566 <_Z18SystemClock_Configv+0x96>
  {
    Error_Handler();
 8001562:	f000 ffc7 	bl	80024f4 <Error_Handler>
  }
}
 8001566:	bf00      	nop
 8001568:	3740      	adds	r7, #64	; 0x40
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}
	...

08001570 <_ZL12MX_I2C1_Initv>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001574:	4b15      	ldr	r3, [pc, #84]	; (80015cc <_ZL12MX_I2C1_Initv+0x5c>)
 8001576:	4a16      	ldr	r2, [pc, #88]	; (80015d0 <_ZL12MX_I2C1_Initv+0x60>)
 8001578:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800157a:	4b14      	ldr	r3, [pc, #80]	; (80015cc <_ZL12MX_I2C1_Initv+0x5c>)
 800157c:	4a15      	ldr	r2, [pc, #84]	; (80015d4 <_ZL12MX_I2C1_Initv+0x64>)
 800157e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001580:	4b12      	ldr	r3, [pc, #72]	; (80015cc <_ZL12MX_I2C1_Initv+0x5c>)
 8001582:	2200      	movs	r2, #0
 8001584:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001586:	4b11      	ldr	r3, [pc, #68]	; (80015cc <_ZL12MX_I2C1_Initv+0x5c>)
 8001588:	2200      	movs	r2, #0
 800158a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800158c:	4b0f      	ldr	r3, [pc, #60]	; (80015cc <_ZL12MX_I2C1_Initv+0x5c>)
 800158e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001592:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001594:	4b0d      	ldr	r3, [pc, #52]	; (80015cc <_ZL12MX_I2C1_Initv+0x5c>)
 8001596:	2200      	movs	r2, #0
 8001598:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800159a:	4b0c      	ldr	r3, [pc, #48]	; (80015cc <_ZL12MX_I2C1_Initv+0x5c>)
 800159c:	2200      	movs	r2, #0
 800159e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80015a0:	4b0a      	ldr	r3, [pc, #40]	; (80015cc <_ZL12MX_I2C1_Initv+0x5c>)
 80015a2:	2200      	movs	r2, #0
 80015a4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80015a6:	4b09      	ldr	r3, [pc, #36]	; (80015cc <_ZL12MX_I2C1_Initv+0x5c>)
 80015a8:	2200      	movs	r2, #0
 80015aa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80015ac:	4807      	ldr	r0, [pc, #28]	; (80015cc <_ZL12MX_I2C1_Initv+0x5c>)
 80015ae:	f001 ff75 	bl	800349c <HAL_I2C_Init>
 80015b2:	4603      	mov	r3, r0
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	bf14      	ite	ne
 80015b8:	2301      	movne	r3, #1
 80015ba:	2300      	moveq	r3, #0
 80015bc:	b2db      	uxtb	r3, r3
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d001      	beq.n	80015c6 <_ZL12MX_I2C1_Initv+0x56>
  {
    Error_Handler();
 80015c2:	f000 ff97 	bl	80024f4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80015c6:	bf00      	nop
 80015c8:	bd80      	pop	{r7, pc}
 80015ca:	bf00      	nop
 80015cc:	2000008c 	.word	0x2000008c
 80015d0:	40005400 	.word	0x40005400
 80015d4:	00061a80 	.word	0x00061a80

080015d8 <_ZL12MX_TIM1_Initv>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b092      	sub	sp, #72	; 0x48
 80015dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015de:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80015e2:	2200      	movs	r2, #0
 80015e4:	601a      	str	r2, [r3, #0]
 80015e6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80015e8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015ec:	2200      	movs	r2, #0
 80015ee:	601a      	str	r2, [r3, #0]
 80015f0:	605a      	str	r2, [r3, #4]
 80015f2:	609a      	str	r2, [r3, #8]
 80015f4:	60da      	str	r2, [r3, #12]
 80015f6:	611a      	str	r2, [r3, #16]
 80015f8:	615a      	str	r2, [r3, #20]
 80015fa:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80015fc:	1d3b      	adds	r3, r7, #4
 80015fe:	2220      	movs	r2, #32
 8001600:	2100      	movs	r1, #0
 8001602:	4618      	mov	r0, r3
 8001604:	f007 fcf2 	bl	8008fec <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001608:	4b56      	ldr	r3, [pc, #344]	; (8001764 <_ZL12MX_TIM1_Initv+0x18c>)
 800160a:	4a57      	ldr	r2, [pc, #348]	; (8001768 <_ZL12MX_TIM1_Initv+0x190>)
 800160c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 800160e:	4b55      	ldr	r3, [pc, #340]	; (8001764 <_ZL12MX_TIM1_Initv+0x18c>)
 8001610:	2247      	movs	r2, #71	; 0x47
 8001612:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001614:	4b53      	ldr	r3, [pc, #332]	; (8001764 <_ZL12MX_TIM1_Initv+0x18c>)
 8001616:	2200      	movs	r2, #0
 8001618:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 20000-1;
 800161a:	4b52      	ldr	r3, [pc, #328]	; (8001764 <_ZL12MX_TIM1_Initv+0x18c>)
 800161c:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8001620:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001622:	4b50      	ldr	r3, [pc, #320]	; (8001764 <_ZL12MX_TIM1_Initv+0x18c>)
 8001624:	2200      	movs	r2, #0
 8001626:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001628:	4b4e      	ldr	r3, [pc, #312]	; (8001764 <_ZL12MX_TIM1_Initv+0x18c>)
 800162a:	2200      	movs	r2, #0
 800162c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800162e:	4b4d      	ldr	r3, [pc, #308]	; (8001764 <_ZL12MX_TIM1_Initv+0x18c>)
 8001630:	2200      	movs	r2, #0
 8001632:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001634:	484b      	ldr	r0, [pc, #300]	; (8001764 <_ZL12MX_TIM1_Initv+0x18c>)
 8001636:	f003 fc37 	bl	8004ea8 <HAL_TIM_PWM_Init>
 800163a:	4603      	mov	r3, r0
 800163c:	2b00      	cmp	r3, #0
 800163e:	bf14      	ite	ne
 8001640:	2301      	movne	r3, #1
 8001642:	2300      	moveq	r3, #0
 8001644:	b2db      	uxtb	r3, r3
 8001646:	2b00      	cmp	r3, #0
 8001648:	d001      	beq.n	800164e <_ZL12MX_TIM1_Initv+0x76>
  {
    Error_Handler();
 800164a:	f000 ff53 	bl	80024f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800164e:	2300      	movs	r3, #0
 8001650:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001652:	2300      	movs	r3, #0
 8001654:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001656:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800165a:	4619      	mov	r1, r3
 800165c:	4841      	ldr	r0, [pc, #260]	; (8001764 <_ZL12MX_TIM1_Initv+0x18c>)
 800165e:	f004 fda3 	bl	80061a8 <HAL_TIMEx_MasterConfigSynchronization>
 8001662:	4603      	mov	r3, r0
 8001664:	2b00      	cmp	r3, #0
 8001666:	bf14      	ite	ne
 8001668:	2301      	movne	r3, #1
 800166a:	2300      	moveq	r3, #0
 800166c:	b2db      	uxtb	r3, r3
 800166e:	2b00      	cmp	r3, #0
 8001670:	d001      	beq.n	8001676 <_ZL12MX_TIM1_Initv+0x9e>
  {
    Error_Handler();
 8001672:	f000 ff3f 	bl	80024f4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001676:	2360      	movs	r3, #96	; 0x60
 8001678:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 800167a:	2300      	movs	r3, #0
 800167c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800167e:	2300      	movs	r3, #0
 8001680:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001682:	2300      	movs	r3, #0
 8001684:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001686:	2300      	movs	r3, #0
 8001688:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800168a:	2300      	movs	r3, #0
 800168c:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800168e:	2300      	movs	r3, #0
 8001690:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001692:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001696:	2200      	movs	r2, #0
 8001698:	4619      	mov	r1, r3
 800169a:	4832      	ldr	r0, [pc, #200]	; (8001764 <_ZL12MX_TIM1_Initv+0x18c>)
 800169c:	f003 fff0 	bl	8005680 <HAL_TIM_PWM_ConfigChannel>
 80016a0:	4603      	mov	r3, r0
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	bf14      	ite	ne
 80016a6:	2301      	movne	r3, #1
 80016a8:	2300      	moveq	r3, #0
 80016aa:	b2db      	uxtb	r3, r3
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d001      	beq.n	80016b4 <_ZL12MX_TIM1_Initv+0xdc>
  {
    Error_Handler();
 80016b0:	f000 ff20 	bl	80024f4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80016b4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016b8:	2204      	movs	r2, #4
 80016ba:	4619      	mov	r1, r3
 80016bc:	4829      	ldr	r0, [pc, #164]	; (8001764 <_ZL12MX_TIM1_Initv+0x18c>)
 80016be:	f003 ffdf 	bl	8005680 <HAL_TIM_PWM_ConfigChannel>
 80016c2:	4603      	mov	r3, r0
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	bf14      	ite	ne
 80016c8:	2301      	movne	r3, #1
 80016ca:	2300      	moveq	r3, #0
 80016cc:	b2db      	uxtb	r3, r3
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d001      	beq.n	80016d6 <_ZL12MX_TIM1_Initv+0xfe>
  {
    Error_Handler();
 80016d2:	f000 ff0f 	bl	80024f4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80016d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016da:	2208      	movs	r2, #8
 80016dc:	4619      	mov	r1, r3
 80016de:	4821      	ldr	r0, [pc, #132]	; (8001764 <_ZL12MX_TIM1_Initv+0x18c>)
 80016e0:	f003 ffce 	bl	8005680 <HAL_TIM_PWM_ConfigChannel>
 80016e4:	4603      	mov	r3, r0
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	bf14      	ite	ne
 80016ea:	2301      	movne	r3, #1
 80016ec:	2300      	moveq	r3, #0
 80016ee:	b2db      	uxtb	r3, r3
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d001      	beq.n	80016f8 <_ZL12MX_TIM1_Initv+0x120>
  {
    Error_Handler();
 80016f4:	f000 fefe 	bl	80024f4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80016f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016fc:	220c      	movs	r2, #12
 80016fe:	4619      	mov	r1, r3
 8001700:	4818      	ldr	r0, [pc, #96]	; (8001764 <_ZL12MX_TIM1_Initv+0x18c>)
 8001702:	f003 ffbd 	bl	8005680 <HAL_TIM_PWM_ConfigChannel>
 8001706:	4603      	mov	r3, r0
 8001708:	2b00      	cmp	r3, #0
 800170a:	bf14      	ite	ne
 800170c:	2301      	movne	r3, #1
 800170e:	2300      	moveq	r3, #0
 8001710:	b2db      	uxtb	r3, r3
 8001712:	2b00      	cmp	r3, #0
 8001714:	d001      	beq.n	800171a <_ZL12MX_TIM1_Initv+0x142>
  {
    Error_Handler();
 8001716:	f000 feed 	bl	80024f4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800171a:	2300      	movs	r3, #0
 800171c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800171e:	2300      	movs	r3, #0
 8001720:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001722:	2300      	movs	r3, #0
 8001724:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001726:	2300      	movs	r3, #0
 8001728:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800172a:	2300      	movs	r3, #0
 800172c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800172e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001732:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001734:	2300      	movs	r3, #0
 8001736:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001738:	1d3b      	adds	r3, r7, #4
 800173a:	4619      	mov	r1, r3
 800173c:	4809      	ldr	r0, [pc, #36]	; (8001764 <_ZL12MX_TIM1_Initv+0x18c>)
 800173e:	f004 fd91 	bl	8006264 <HAL_TIMEx_ConfigBreakDeadTime>
 8001742:	4603      	mov	r3, r0
 8001744:	2b00      	cmp	r3, #0
 8001746:	bf14      	ite	ne
 8001748:	2301      	movne	r3, #1
 800174a:	2300      	moveq	r3, #0
 800174c:	b2db      	uxtb	r3, r3
 800174e:	2b00      	cmp	r3, #0
 8001750:	d001      	beq.n	8001756 <_ZL12MX_TIM1_Initv+0x17e>
  {
    Error_Handler();
 8001752:	f000 fecf 	bl	80024f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001756:	4803      	ldr	r0, [pc, #12]	; (8001764 <_ZL12MX_TIM1_Initv+0x18c>)
 8001758:	f001 fa18 	bl	8002b8c <HAL_TIM_MspPostInit>

}
 800175c:	bf00      	nop
 800175e:	3748      	adds	r7, #72	; 0x48
 8001760:	46bd      	mov	sp, r7
 8001762:	bd80      	pop	{r7, pc}
 8001764:	200000e0 	.word	0x200000e0
 8001768:	40012c00 	.word	0x40012c00

0800176c <_ZL12MX_TIM2_Initv>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b086      	sub	sp, #24
 8001770:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001772:	f107 0308 	add.w	r3, r7, #8
 8001776:	2200      	movs	r2, #0
 8001778:	601a      	str	r2, [r3, #0]
 800177a:	605a      	str	r2, [r3, #4]
 800177c:	609a      	str	r2, [r3, #8]
 800177e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001780:	463b      	mov	r3, r7
 8001782:	2200      	movs	r2, #0
 8001784:	601a      	str	r2, [r3, #0]
 8001786:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001788:	4b25      	ldr	r3, [pc, #148]	; (8001820 <_ZL12MX_TIM2_Initv+0xb4>)
 800178a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800178e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72-1;
 8001790:	4b23      	ldr	r3, [pc, #140]	; (8001820 <_ZL12MX_TIM2_Initv+0xb4>)
 8001792:	2247      	movs	r2, #71	; 0x47
 8001794:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001796:	4b22      	ldr	r3, [pc, #136]	; (8001820 <_ZL12MX_TIM2_Initv+0xb4>)
 8001798:	2200      	movs	r2, #0
 800179a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 5000;
 800179c:	4b20      	ldr	r3, [pc, #128]	; (8001820 <_ZL12MX_TIM2_Initv+0xb4>)
 800179e:	f241 3288 	movw	r2, #5000	; 0x1388
 80017a2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017a4:	4b1e      	ldr	r3, [pc, #120]	; (8001820 <_ZL12MX_TIM2_Initv+0xb4>)
 80017a6:	2200      	movs	r2, #0
 80017a8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017aa:	4b1d      	ldr	r3, [pc, #116]	; (8001820 <_ZL12MX_TIM2_Initv+0xb4>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80017b0:	481b      	ldr	r0, [pc, #108]	; (8001820 <_ZL12MX_TIM2_Initv+0xb4>)
 80017b2:	f003 fa8d 	bl	8004cd0 <HAL_TIM_Base_Init>
 80017b6:	4603      	mov	r3, r0
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	bf14      	ite	ne
 80017bc:	2301      	movne	r3, #1
 80017be:	2300      	moveq	r3, #0
 80017c0:	b2db      	uxtb	r3, r3
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d001      	beq.n	80017ca <_ZL12MX_TIM2_Initv+0x5e>
  {
    Error_Handler();
 80017c6:	f000 fe95 	bl	80024f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017ca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017ce:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80017d0:	f107 0308 	add.w	r3, r7, #8
 80017d4:	4619      	mov	r1, r3
 80017d6:	4812      	ldr	r0, [pc, #72]	; (8001820 <_ZL12MX_TIM2_Initv+0xb4>)
 80017d8:	f004 f810 	bl	80057fc <HAL_TIM_ConfigClockSource>
 80017dc:	4603      	mov	r3, r0
 80017de:	2b00      	cmp	r3, #0
 80017e0:	bf14      	ite	ne
 80017e2:	2301      	movne	r3, #1
 80017e4:	2300      	moveq	r3, #0
 80017e6:	b2db      	uxtb	r3, r3
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d001      	beq.n	80017f0 <_ZL12MX_TIM2_Initv+0x84>
  {
    Error_Handler();
 80017ec:	f000 fe82 	bl	80024f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017f0:	2300      	movs	r3, #0
 80017f2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017f4:	2300      	movs	r3, #0
 80017f6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80017f8:	463b      	mov	r3, r7
 80017fa:	4619      	mov	r1, r3
 80017fc:	4808      	ldr	r0, [pc, #32]	; (8001820 <_ZL12MX_TIM2_Initv+0xb4>)
 80017fe:	f004 fcd3 	bl	80061a8 <HAL_TIMEx_MasterConfigSynchronization>
 8001802:	4603      	mov	r3, r0
 8001804:	2b00      	cmp	r3, #0
 8001806:	bf14      	ite	ne
 8001808:	2301      	movne	r3, #1
 800180a:	2300      	moveq	r3, #0
 800180c:	b2db      	uxtb	r3, r3
 800180e:	2b00      	cmp	r3, #0
 8001810:	d001      	beq.n	8001816 <_ZL12MX_TIM2_Initv+0xaa>
  {
    Error_Handler();
 8001812:	f000 fe6f 	bl	80024f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001816:	bf00      	nop
 8001818:	3718      	adds	r7, #24
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}
 800181e:	bf00      	nop
 8001820:	20000128 	.word	0x20000128

08001824 <_ZL12MX_TIM3_Initv>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b08a      	sub	sp, #40	; 0x28
 8001828:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800182a:	f107 0318 	add.w	r3, r7, #24
 800182e:	2200      	movs	r2, #0
 8001830:	601a      	str	r2, [r3, #0]
 8001832:	605a      	str	r2, [r3, #4]
 8001834:	609a      	str	r2, [r3, #8]
 8001836:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001838:	f107 0310 	add.w	r3, r7, #16
 800183c:	2200      	movs	r2, #0
 800183e:	601a      	str	r2, [r3, #0]
 8001840:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001842:	463b      	mov	r3, r7
 8001844:	2200      	movs	r2, #0
 8001846:	601a      	str	r2, [r3, #0]
 8001848:	605a      	str	r2, [r3, #4]
 800184a:	609a      	str	r2, [r3, #8]
 800184c:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800184e:	4b38      	ldr	r3, [pc, #224]	; (8001930 <_ZL12MX_TIM3_Initv+0x10c>)
 8001850:	4a38      	ldr	r2, [pc, #224]	; (8001934 <_ZL12MX_TIM3_Initv+0x110>)
 8001852:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72-1;
 8001854:	4b36      	ldr	r3, [pc, #216]	; (8001930 <_ZL12MX_TIM3_Initv+0x10c>)
 8001856:	2247      	movs	r2, #71	; 0x47
 8001858:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800185a:	4b35      	ldr	r3, [pc, #212]	; (8001930 <_ZL12MX_TIM3_Initv+0x10c>)
 800185c:	2200      	movs	r2, #0
 800185e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001860:	4b33      	ldr	r3, [pc, #204]	; (8001930 <_ZL12MX_TIM3_Initv+0x10c>)
 8001862:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001866:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001868:	4b31      	ldr	r3, [pc, #196]	; (8001930 <_ZL12MX_TIM3_Initv+0x10c>)
 800186a:	2200      	movs	r2, #0
 800186c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800186e:	4b30      	ldr	r3, [pc, #192]	; (8001930 <_ZL12MX_TIM3_Initv+0x10c>)
 8001870:	2200      	movs	r2, #0
 8001872:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001874:	482e      	ldr	r0, [pc, #184]	; (8001930 <_ZL12MX_TIM3_Initv+0x10c>)
 8001876:	f003 fa2b 	bl	8004cd0 <HAL_TIM_Base_Init>
 800187a:	4603      	mov	r3, r0
 800187c:	2b00      	cmp	r3, #0
 800187e:	bf14      	ite	ne
 8001880:	2301      	movne	r3, #1
 8001882:	2300      	moveq	r3, #0
 8001884:	b2db      	uxtb	r3, r3
 8001886:	2b00      	cmp	r3, #0
 8001888:	d001      	beq.n	800188e <_ZL12MX_TIM3_Initv+0x6a>
  {
    Error_Handler();
 800188a:	f000 fe33 	bl	80024f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800188e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001892:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001894:	f107 0318 	add.w	r3, r7, #24
 8001898:	4619      	mov	r1, r3
 800189a:	4825      	ldr	r0, [pc, #148]	; (8001930 <_ZL12MX_TIM3_Initv+0x10c>)
 800189c:	f003 ffae 	bl	80057fc <HAL_TIM_ConfigClockSource>
 80018a0:	4603      	mov	r3, r0
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	bf14      	ite	ne
 80018a6:	2301      	movne	r3, #1
 80018a8:	2300      	moveq	r3, #0
 80018aa:	b2db      	uxtb	r3, r3
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d001      	beq.n	80018b4 <_ZL12MX_TIM3_Initv+0x90>
  {
    Error_Handler();
 80018b0:	f000 fe20 	bl	80024f4 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 80018b4:	481e      	ldr	r0, [pc, #120]	; (8001930 <_ZL12MX_TIM3_Initv+0x10c>)
 80018b6:	f003 fbe9 	bl	800508c <HAL_TIM_IC_Init>
 80018ba:	4603      	mov	r3, r0
 80018bc:	2b00      	cmp	r3, #0
 80018be:	bf14      	ite	ne
 80018c0:	2301      	movne	r3, #1
 80018c2:	2300      	moveq	r3, #0
 80018c4:	b2db      	uxtb	r3, r3
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d001      	beq.n	80018ce <_ZL12MX_TIM3_Initv+0xaa>
  {
    Error_Handler();
 80018ca:	f000 fe13 	bl	80024f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018ce:	2300      	movs	r3, #0
 80018d0:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018d2:	2300      	movs	r3, #0
 80018d4:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80018d6:	f107 0310 	add.w	r3, r7, #16
 80018da:	4619      	mov	r1, r3
 80018dc:	4814      	ldr	r0, [pc, #80]	; (8001930 <_ZL12MX_TIM3_Initv+0x10c>)
 80018de:	f004 fc63 	bl	80061a8 <HAL_TIMEx_MasterConfigSynchronization>
 80018e2:	4603      	mov	r3, r0
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	bf14      	ite	ne
 80018e8:	2301      	movne	r3, #1
 80018ea:	2300      	moveq	r3, #0
 80018ec:	b2db      	uxtb	r3, r3
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d001      	beq.n	80018f6 <_ZL12MX_TIM3_Initv+0xd2>
  {
    Error_Handler();
 80018f2:	f000 fdff 	bl	80024f4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80018f6:	2300      	movs	r3, #0
 80018f8:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80018fa:	2301      	movs	r3, #1
 80018fc:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80018fe:	2300      	movs	r3, #0
 8001900:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001902:	2300      	movs	r3, #0
 8001904:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8001906:	463b      	mov	r3, r7
 8001908:	2208      	movs	r2, #8
 800190a:	4619      	mov	r1, r3
 800190c:	4808      	ldr	r0, [pc, #32]	; (8001930 <_ZL12MX_TIM3_Initv+0x10c>)
 800190e:	f003 fe23 	bl	8005558 <HAL_TIM_IC_ConfigChannel>
 8001912:	4603      	mov	r3, r0
 8001914:	2b00      	cmp	r3, #0
 8001916:	bf14      	ite	ne
 8001918:	2301      	movne	r3, #1
 800191a:	2300      	moveq	r3, #0
 800191c:	b2db      	uxtb	r3, r3
 800191e:	2b00      	cmp	r3, #0
 8001920:	d001      	beq.n	8001926 <_ZL12MX_TIM3_Initv+0x102>
  {
    Error_Handler();
 8001922:	f000 fde7 	bl	80024f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001926:	bf00      	nop
 8001928:	3728      	adds	r7, #40	; 0x28
 800192a:	46bd      	mov	sp, r7
 800192c:	bd80      	pop	{r7, pc}
 800192e:	bf00      	nop
 8001930:	20000170 	.word	0x20000170
 8001934:	40000400 	.word	0x40000400

08001938 <_ZL12MX_TIM4_Initv>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b086      	sub	sp, #24
 800193c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800193e:	f107 0308 	add.w	r3, r7, #8
 8001942:	2200      	movs	r2, #0
 8001944:	601a      	str	r2, [r3, #0]
 8001946:	605a      	str	r2, [r3, #4]
 8001948:	609a      	str	r2, [r3, #8]
 800194a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800194c:	463b      	mov	r3, r7
 800194e:	2200      	movs	r2, #0
 8001950:	601a      	str	r2, [r3, #0]
 8001952:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001954:	4b25      	ldr	r3, [pc, #148]	; (80019ec <_ZL12MX_TIM4_Initv+0xb4>)
 8001956:	4a26      	ldr	r2, [pc, #152]	; (80019f0 <_ZL12MX_TIM4_Initv+0xb8>)
 8001958:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 32000-1;
 800195a:	4b24      	ldr	r3, [pc, #144]	; (80019ec <_ZL12MX_TIM4_Initv+0xb4>)
 800195c:	f647 42ff 	movw	r2, #31999	; 0x7cff
 8001960:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001962:	4b22      	ldr	r3, [pc, #136]	; (80019ec <_ZL12MX_TIM4_Initv+0xb4>)
 8001964:	2200      	movs	r2, #0
 8001966:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000;
 8001968:	4b20      	ldr	r3, [pc, #128]	; (80019ec <_ZL12MX_TIM4_Initv+0xb4>)
 800196a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800196e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001970:	4b1e      	ldr	r3, [pc, #120]	; (80019ec <_ZL12MX_TIM4_Initv+0xb4>)
 8001972:	2200      	movs	r2, #0
 8001974:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001976:	4b1d      	ldr	r3, [pc, #116]	; (80019ec <_ZL12MX_TIM4_Initv+0xb4>)
 8001978:	2200      	movs	r2, #0
 800197a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800197c:	481b      	ldr	r0, [pc, #108]	; (80019ec <_ZL12MX_TIM4_Initv+0xb4>)
 800197e:	f003 f9a7 	bl	8004cd0 <HAL_TIM_Base_Init>
 8001982:	4603      	mov	r3, r0
 8001984:	2b00      	cmp	r3, #0
 8001986:	bf14      	ite	ne
 8001988:	2301      	movne	r3, #1
 800198a:	2300      	moveq	r3, #0
 800198c:	b2db      	uxtb	r3, r3
 800198e:	2b00      	cmp	r3, #0
 8001990:	d001      	beq.n	8001996 <_ZL12MX_TIM4_Initv+0x5e>
  {
    Error_Handler();
 8001992:	f000 fdaf 	bl	80024f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001996:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800199a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800199c:	f107 0308 	add.w	r3, r7, #8
 80019a0:	4619      	mov	r1, r3
 80019a2:	4812      	ldr	r0, [pc, #72]	; (80019ec <_ZL12MX_TIM4_Initv+0xb4>)
 80019a4:	f003 ff2a 	bl	80057fc <HAL_TIM_ConfigClockSource>
 80019a8:	4603      	mov	r3, r0
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	bf14      	ite	ne
 80019ae:	2301      	movne	r3, #1
 80019b0:	2300      	moveq	r3, #0
 80019b2:	b2db      	uxtb	r3, r3
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d001      	beq.n	80019bc <_ZL12MX_TIM4_Initv+0x84>
  {
    Error_Handler();
 80019b8:	f000 fd9c 	bl	80024f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019bc:	2300      	movs	r3, #0
 80019be:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019c0:	2300      	movs	r3, #0
 80019c2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80019c4:	463b      	mov	r3, r7
 80019c6:	4619      	mov	r1, r3
 80019c8:	4808      	ldr	r0, [pc, #32]	; (80019ec <_ZL12MX_TIM4_Initv+0xb4>)
 80019ca:	f004 fbed 	bl	80061a8 <HAL_TIMEx_MasterConfigSynchronization>
 80019ce:	4603      	mov	r3, r0
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	bf14      	ite	ne
 80019d4:	2301      	movne	r3, #1
 80019d6:	2300      	moveq	r3, #0
 80019d8:	b2db      	uxtb	r3, r3
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d001      	beq.n	80019e2 <_ZL12MX_TIM4_Initv+0xaa>
  {
    Error_Handler();
 80019de:	f000 fd89 	bl	80024f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80019e2:	bf00      	nop
 80019e4:	3718      	adds	r7, #24
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	bf00      	nop
 80019ec:	200001b8 	.word	0x200001b8
 80019f0:	40000800 	.word	0x40000800

080019f4 <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80019f8:	4b13      	ldr	r3, [pc, #76]	; (8001a48 <_ZL19MX_USART2_UART_Initv+0x54>)
 80019fa:	4a14      	ldr	r2, [pc, #80]	; (8001a4c <_ZL19MX_USART2_UART_Initv+0x58>)
 80019fc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80019fe:	4b12      	ldr	r3, [pc, #72]	; (8001a48 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001a00:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001a04:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001a06:	4b10      	ldr	r3, [pc, #64]	; (8001a48 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001a0c:	4b0e      	ldr	r3, [pc, #56]	; (8001a48 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001a0e:	2200      	movs	r2, #0
 8001a10:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001a12:	4b0d      	ldr	r3, [pc, #52]	; (8001a48 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001a14:	2200      	movs	r2, #0
 8001a16:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001a18:	4b0b      	ldr	r3, [pc, #44]	; (8001a48 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001a1a:	220c      	movs	r2, #12
 8001a1c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a1e:	4b0a      	ldr	r3, [pc, #40]	; (8001a48 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001a20:	2200      	movs	r2, #0
 8001a22:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a24:	4b08      	ldr	r3, [pc, #32]	; (8001a48 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001a26:	2200      	movs	r2, #0
 8001a28:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001a2a:	4807      	ldr	r0, [pc, #28]	; (8001a48 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001a2c:	f004 fc7d 	bl	800632a <HAL_UART_Init>
 8001a30:	4603      	mov	r3, r0
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	bf14      	ite	ne
 8001a36:	2301      	movne	r3, #1
 8001a38:	2300      	moveq	r3, #0
 8001a3a:	b2db      	uxtb	r3, r3
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d001      	beq.n	8001a44 <_ZL19MX_USART2_UART_Initv+0x50>
  {
    Error_Handler();
 8001a40:	f000 fd58 	bl	80024f4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001a44:	bf00      	nop
 8001a46:	bd80      	pop	{r7, pc}
 8001a48:	20000200 	.word	0x20000200
 8001a4c:	40004400 	.word	0x40004400

08001a50 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b088      	sub	sp, #32
 8001a54:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a56:	f107 0310 	add.w	r3, r7, #16
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	601a      	str	r2, [r3, #0]
 8001a5e:	605a      	str	r2, [r3, #4]
 8001a60:	609a      	str	r2, [r3, #8]
 8001a62:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a64:	4b38      	ldr	r3, [pc, #224]	; (8001b48 <_ZL12MX_GPIO_Initv+0xf8>)
 8001a66:	699b      	ldr	r3, [r3, #24]
 8001a68:	4a37      	ldr	r2, [pc, #220]	; (8001b48 <_ZL12MX_GPIO_Initv+0xf8>)
 8001a6a:	f043 0310 	orr.w	r3, r3, #16
 8001a6e:	6193      	str	r3, [r2, #24]
 8001a70:	4b35      	ldr	r3, [pc, #212]	; (8001b48 <_ZL12MX_GPIO_Initv+0xf8>)
 8001a72:	699b      	ldr	r3, [r3, #24]
 8001a74:	f003 0310 	and.w	r3, r3, #16
 8001a78:	60fb      	str	r3, [r7, #12]
 8001a7a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a7c:	4b32      	ldr	r3, [pc, #200]	; (8001b48 <_ZL12MX_GPIO_Initv+0xf8>)
 8001a7e:	699b      	ldr	r3, [r3, #24]
 8001a80:	4a31      	ldr	r2, [pc, #196]	; (8001b48 <_ZL12MX_GPIO_Initv+0xf8>)
 8001a82:	f043 0320 	orr.w	r3, r3, #32
 8001a86:	6193      	str	r3, [r2, #24]
 8001a88:	4b2f      	ldr	r3, [pc, #188]	; (8001b48 <_ZL12MX_GPIO_Initv+0xf8>)
 8001a8a:	699b      	ldr	r3, [r3, #24]
 8001a8c:	f003 0320 	and.w	r3, r3, #32
 8001a90:	60bb      	str	r3, [r7, #8]
 8001a92:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a94:	4b2c      	ldr	r3, [pc, #176]	; (8001b48 <_ZL12MX_GPIO_Initv+0xf8>)
 8001a96:	699b      	ldr	r3, [r3, #24]
 8001a98:	4a2b      	ldr	r2, [pc, #172]	; (8001b48 <_ZL12MX_GPIO_Initv+0xf8>)
 8001a9a:	f043 0304 	orr.w	r3, r3, #4
 8001a9e:	6193      	str	r3, [r2, #24]
 8001aa0:	4b29      	ldr	r3, [pc, #164]	; (8001b48 <_ZL12MX_GPIO_Initv+0xf8>)
 8001aa2:	699b      	ldr	r3, [r3, #24]
 8001aa4:	f003 0304 	and.w	r3, r3, #4
 8001aa8:	607b      	str	r3, [r7, #4]
 8001aaa:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001aac:	4b26      	ldr	r3, [pc, #152]	; (8001b48 <_ZL12MX_GPIO_Initv+0xf8>)
 8001aae:	699b      	ldr	r3, [r3, #24]
 8001ab0:	4a25      	ldr	r2, [pc, #148]	; (8001b48 <_ZL12MX_GPIO_Initv+0xf8>)
 8001ab2:	f043 0308 	orr.w	r3, r3, #8
 8001ab6:	6193      	str	r3, [r2, #24]
 8001ab8:	4b23      	ldr	r3, [pc, #140]	; (8001b48 <_ZL12MX_GPIO_Initv+0xf8>)
 8001aba:	699b      	ldr	r3, [r3, #24]
 8001abc:	f003 0308 	and.w	r3, r3, #8
 8001ac0:	603b      	str	r3, [r7, #0]
 8001ac2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001aca:	4820      	ldr	r0, [pc, #128]	; (8001b4c <_ZL12MX_GPIO_Initv+0xfc>)
 8001acc:	f001 fcb4 	bl	8003438 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	2102      	movs	r1, #2
 8001ad4:	481e      	ldr	r0, [pc, #120]	; (8001b50 <_ZL12MX_GPIO_Initv+0x100>)
 8001ad6:	f001 fcaf 	bl	8003438 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8001ada:	2200      	movs	r2, #0
 8001adc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001ae0:	481c      	ldr	r0, [pc, #112]	; (8001b54 <_ZL12MX_GPIO_Initv+0x104>)
 8001ae2:	f001 fca9 	bl	8003438 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001ae6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001aea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001aec:	2301      	movs	r3, #1
 8001aee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af0:	2300      	movs	r3, #0
 8001af2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001af4:	2302      	movs	r3, #2
 8001af6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001af8:	f107 0310 	add.w	r3, r7, #16
 8001afc:	4619      	mov	r1, r3
 8001afe:	4813      	ldr	r0, [pc, #76]	; (8001b4c <_ZL12MX_GPIO_Initv+0xfc>)
 8001b00:	f001 fb16 	bl	8003130 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001b04:	2302      	movs	r3, #2
 8001b06:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b08:	2301      	movs	r3, #1
 8001b0a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b10:	2302      	movs	r3, #2
 8001b12:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b14:	f107 0310 	add.w	r3, r7, #16
 8001b18:	4619      	mov	r1, r3
 8001b1a:	480d      	ldr	r0, [pc, #52]	; (8001b50 <_ZL12MX_GPIO_Initv+0x100>)
 8001b1c:	f001 fb08 	bl	8003130 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001b20:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001b24:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b26:	2301      	movs	r3, #1
 8001b28:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b2e:	2302      	movs	r3, #2
 8001b30:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b32:	f107 0310 	add.w	r3, r7, #16
 8001b36:	4619      	mov	r1, r3
 8001b38:	4806      	ldr	r0, [pc, #24]	; (8001b54 <_ZL12MX_GPIO_Initv+0x104>)
 8001b3a:	f001 faf9 	bl	8003130 <HAL_GPIO_Init>

}
 8001b3e:	bf00      	nop
 8001b40:	3720      	adds	r7, #32
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bd80      	pop	{r7, pc}
 8001b46:	bf00      	nop
 8001b48:	40021000 	.word	0x40021000
 8001b4c:	40011000 	.word	0x40011000
 8001b50:	40010c00 	.word	0x40010c00
 8001b54:	40010800 	.word	0x40010800

08001b58 <_Z14MPU6050_Baslatv>:

/* USER CODE BEGIN 4 */
void MPU6050_Baslat(void) {
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b086      	sub	sp, #24
 8001b5c:	af04      	add	r7, sp, #16
	uint8_t config = 0x00;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, (uint16_t)MPU6050, MPU6050_POW_REG, 1, &config, 1, 5); //G registern aktif et
 8001b62:	2305      	movs	r3, #5
 8001b64:	9302      	str	r3, [sp, #8]
 8001b66:	2301      	movs	r3, #1
 8001b68:	9301      	str	r3, [sp, #4]
 8001b6a:	1dfb      	adds	r3, r7, #7
 8001b6c:	9300      	str	r3, [sp, #0]
 8001b6e:	2301      	movs	r3, #1
 8001b70:	226b      	movs	r2, #107	; 0x6b
 8001b72:	21d0      	movs	r1, #208	; 0xd0
 8001b74:	4818      	ldr	r0, [pc, #96]	; (8001bd8 <_Z14MPU6050_Baslatv+0x80>)
 8001b76:	f001 fdd5 	bl	8003724 <HAL_I2C_Mem_Write>
	config = 0x08;
 8001b7a:	2308      	movs	r3, #8
 8001b7c:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, (uint16_t)MPU6050, GYRO_CONF_REG, 1, &config, 1, 5); //Gyro 250 d/s'ye ayarlandi.
 8001b7e:	2305      	movs	r3, #5
 8001b80:	9302      	str	r3, [sp, #8]
 8001b82:	2301      	movs	r3, #1
 8001b84:	9301      	str	r3, [sp, #4]
 8001b86:	1dfb      	adds	r3, r7, #7
 8001b88:	9300      	str	r3, [sp, #0]
 8001b8a:	2301      	movs	r3, #1
 8001b8c:	221b      	movs	r2, #27
 8001b8e:	21d0      	movs	r1, #208	; 0xd0
 8001b90:	4811      	ldr	r0, [pc, #68]	; (8001bd8 <_Z14MPU6050_Baslatv+0x80>)
 8001b92:	f001 fdc7 	bl	8003724 <HAL_I2C_Mem_Write>
	config = 0x10;
 8001b96:	2310      	movs	r3, #16
 8001b98:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, (uint16_t)MPU6050, ACC_CONF_REG, 1, &config, 1, 5); //Acc +-8g'ye ayarlandi.
 8001b9a:	2305      	movs	r3, #5
 8001b9c:	9302      	str	r3, [sp, #8]
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	9301      	str	r3, [sp, #4]
 8001ba2:	1dfb      	adds	r3, r7, #7
 8001ba4:	9300      	str	r3, [sp, #0]
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	221c      	movs	r2, #28
 8001baa:	21d0      	movs	r1, #208	; 0xd0
 8001bac:	480a      	ldr	r0, [pc, #40]	; (8001bd8 <_Z14MPU6050_Baslatv+0x80>)
 8001bae:	f001 fdb9 	bl	8003724 <HAL_I2C_Mem_Write>
	config = 0x04; //0x04
 8001bb2:	2304      	movs	r3, #4
 8001bb4:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, (uint16_t)MPU6050, MPU6050_DLPF_REG, 1, &config, 1, 5); //Low Pass Filter 94 Hz'e ayarland
 8001bb6:	2305      	movs	r3, #5
 8001bb8:	9302      	str	r3, [sp, #8]
 8001bba:	2301      	movs	r3, #1
 8001bbc:	9301      	str	r3, [sp, #4]
 8001bbe:	1dfb      	adds	r3, r7, #7
 8001bc0:	9300      	str	r3, [sp, #0]
 8001bc2:	2301      	movs	r3, #1
 8001bc4:	221a      	movs	r2, #26
 8001bc6:	21d0      	movs	r1, #208	; 0xd0
 8001bc8:	4803      	ldr	r0, [pc, #12]	; (8001bd8 <_Z14MPU6050_Baslatv+0x80>)
 8001bca:	f001 fdab 	bl	8003724 <HAL_I2C_Mem_Write>


}
 8001bce:	bf00      	nop
 8001bd0:	3708      	adds	r7, #8
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bd80      	pop	{r7, pc}
 8001bd6:	bf00      	nop
 8001bd8:	2000008c 	.word	0x2000008c

08001bdc <_Z9Check_Armv>:


void Check_Arm() {
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	af00      	add	r7, sp, #0
	if(!armed) {
 8001be0:	4b23      	ldr	r3, [pc, #140]	; (8001c70 <_Z9Check_Armv+0x94>)
 8001be2:	781b      	ldrb	r3, [r3, #0]
 8001be4:	f083 0301 	eor.w	r3, r3, #1
 8001be8:	b2db      	uxtb	r3, r3
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d03e      	beq.n	8001c6c <_Z9Check_Armv+0x90>
		if((ch[2] < 1100) && (ch[3] > 1700)) {
 8001bee:	4b21      	ldr	r3, [pc, #132]	; (8001c74 <_Z9Check_Armv+0x98>)
 8001bf0:	689b      	ldr	r3, [r3, #8]
 8001bf2:	f240 424b 	movw	r2, #1099	; 0x44b
 8001bf6:	4293      	cmp	r3, r2
 8001bf8:	dc34      	bgt.n	8001c64 <_Z9Check_Armv+0x88>
 8001bfa:	4b1e      	ldr	r3, [pc, #120]	; (8001c74 <_Z9Check_Armv+0x98>)
 8001bfc:	68db      	ldr	r3, [r3, #12]
 8001bfe:	f240 62a4 	movw	r2, #1700	; 0x6a4
 8001c02:	4293      	cmp	r3, r2
 8001c04:	dd2e      	ble.n	8001c64 <_Z9Check_Armv+0x88>
				if(!arm_start){
 8001c06:	4b1c      	ldr	r3, [pc, #112]	; (8001c78 <_Z9Check_Armv+0x9c>)
 8001c08:	781b      	ldrb	r3, [r3, #0]
 8001c0a:	f083 0301 	eor.w	r3, r3, #1
 8001c0e:	b2db      	uxtb	r3, r3
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d008      	beq.n	8001c26 <_Z9Check_Armv+0x4a>
					arm_timer = HAL_GetTick();
 8001c14:	f001 f950 	bl	8002eb8 <HAL_GetTick>
 8001c18:	4603      	mov	r3, r0
 8001c1a:	461a      	mov	r2, r3
 8001c1c:	4b17      	ldr	r3, [pc, #92]	; (8001c7c <_Z9Check_Armv+0xa0>)
 8001c1e:	601a      	str	r2, [r3, #0]
					arm_start = true;
 8001c20:	4b15      	ldr	r3, [pc, #84]	; (8001c78 <_Z9Check_Armv+0x9c>)
 8001c22:	2201      	movs	r2, #1
 8001c24:	701a      	strb	r2, [r3, #0]
				}

				if(HAL_GetTick() - arm_timer > 3000) {
 8001c26:	f001 f947 	bl	8002eb8 <HAL_GetTick>
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	4a13      	ldr	r2, [pc, #76]	; (8001c7c <_Z9Check_Armv+0xa0>)
 8001c2e:	6812      	ldr	r2, [r2, #0]
 8001c30:	1a9b      	subs	r3, r3, r2
 8001c32:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001c36:	4293      	cmp	r3, r2
 8001c38:	bf8c      	ite	hi
 8001c3a:	2301      	movhi	r3, #1
 8001c3c:	2300      	movls	r3, #0
 8001c3e:	b2db      	uxtb	r3, r3
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d013      	beq.n	8001c6c <_Z9Check_Armv+0x90>
					controller.pid_roll.reset();
 8001c44:	480e      	ldr	r0, [pc, #56]	; (8001c80 <_Z9Check_Armv+0xa4>)
 8001c46:	f006 fc1b 	bl	8008480 <_ZN3PID5resetEv>
					controller.pid_pitch.reset();
 8001c4a:	480e      	ldr	r0, [pc, #56]	; (8001c84 <_Z9Check_Armv+0xa8>)
 8001c4c:	f006 fc18 	bl	8008480 <_ZN3PID5resetEv>
					armed = true;
 8001c50:	4b07      	ldr	r3, [pc, #28]	; (8001c70 <_Z9Check_Armv+0x94>)
 8001c52:	2201      	movs	r2, #1
 8001c54:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 8001c56:	2201      	movs	r2, #1
 8001c58:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001c5c:	480a      	ldr	r0, [pc, #40]	; (8001c88 <_Z9Check_Armv+0xac>)
 8001c5e:	f001 fbeb 	bl	8003438 <HAL_GPIO_WritePin>
				if(HAL_GetTick() - arm_timer > 3000) {
 8001c62:	e003      	b.n	8001c6c <_Z9Check_Armv+0x90>
				}

		}

		else {
			arm_start = false;
 8001c64:	4b04      	ldr	r3, [pc, #16]	; (8001c78 <_Z9Check_Armv+0x9c>)
 8001c66:	2200      	movs	r2, #0
 8001c68:	701a      	strb	r2, [r3, #0]
		}
	}

}
 8001c6a:	e7ff      	b.n	8001c6c <_Z9Check_Armv+0x90>
 8001c6c:	bf00      	nop
 8001c6e:	bd80      	pop	{r7, pc}
 8001c70:	20000809 	.word	0x20000809
 8001c74:	200007d4 	.word	0x200007d4
 8001c78:	20000808 	.word	0x20000808
 8001c7c:	200007fc 	.word	0x200007fc
 8001c80:	20000650 	.word	0x20000650
 8001c84:	200006c0 	.word	0x200006c0
 8001c88:	40010800 	.word	0x40010800

08001c8c <_Z12Check_Disarmv>:

void Check_Disarm() {
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	af00      	add	r7, sp, #0
	if(armed) {
 8001c90:	4b1f      	ldr	r3, [pc, #124]	; (8001d10 <_Z12Check_Disarmv+0x84>)
 8001c92:	781b      	ldrb	r3, [r3, #0]
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d038      	beq.n	8001d0a <_Z12Check_Disarmv+0x7e>
		if((ch[2] < 1100) && (ch[3] < 1100)) {
 8001c98:	4b1e      	ldr	r3, [pc, #120]	; (8001d14 <_Z12Check_Disarmv+0x88>)
 8001c9a:	689b      	ldr	r3, [r3, #8]
 8001c9c:	f240 424b 	movw	r2, #1099	; 0x44b
 8001ca0:	4293      	cmp	r3, r2
 8001ca2:	dc2e      	bgt.n	8001d02 <_Z12Check_Disarmv+0x76>
 8001ca4:	4b1b      	ldr	r3, [pc, #108]	; (8001d14 <_Z12Check_Disarmv+0x88>)
 8001ca6:	68db      	ldr	r3, [r3, #12]
 8001ca8:	f240 424b 	movw	r2, #1099	; 0x44b
 8001cac:	4293      	cmp	r3, r2
 8001cae:	dc28      	bgt.n	8001d02 <_Z12Check_Disarmv+0x76>
				if(!disarm_start){
 8001cb0:	4b19      	ldr	r3, [pc, #100]	; (8001d18 <_Z12Check_Disarmv+0x8c>)
 8001cb2:	781b      	ldrb	r3, [r3, #0]
 8001cb4:	f083 0301 	eor.w	r3, r3, #1
 8001cb8:	b2db      	uxtb	r3, r3
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d008      	beq.n	8001cd0 <_Z12Check_Disarmv+0x44>
					disarm_timer = HAL_GetTick();
 8001cbe:	f001 f8fb 	bl	8002eb8 <HAL_GetTick>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	461a      	mov	r2, r3
 8001cc6:	4b15      	ldr	r3, [pc, #84]	; (8001d1c <_Z12Check_Disarmv+0x90>)
 8001cc8:	601a      	str	r2, [r3, #0]
					disarm_start = true;
 8001cca:	4b13      	ldr	r3, [pc, #76]	; (8001d18 <_Z12Check_Disarmv+0x8c>)
 8001ccc:	2201      	movs	r2, #1
 8001cce:	701a      	strb	r2, [r3, #0]
				}

				if(HAL_GetTick() - disarm_timer > 3000) {
 8001cd0:	f001 f8f2 	bl	8002eb8 <HAL_GetTick>
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	4a11      	ldr	r2, [pc, #68]	; (8001d1c <_Z12Check_Disarmv+0x90>)
 8001cd8:	6812      	ldr	r2, [r2, #0]
 8001cda:	1a9b      	subs	r3, r3, r2
 8001cdc:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001ce0:	4293      	cmp	r3, r2
 8001ce2:	bf8c      	ite	hi
 8001ce4:	2301      	movhi	r3, #1
 8001ce6:	2300      	movls	r3, #0
 8001ce8:	b2db      	uxtb	r3, r3
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d00d      	beq.n	8001d0a <_Z12Check_Disarmv+0x7e>
					armed = false;
 8001cee:	4b08      	ldr	r3, [pc, #32]	; (8001d10 <_Z12Check_Disarmv+0x84>)
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001cfa:	4809      	ldr	r0, [pc, #36]	; (8001d20 <_Z12Check_Disarmv+0x94>)
 8001cfc:	f001 fb9c 	bl	8003438 <HAL_GPIO_WritePin>
				if(HAL_GetTick() - disarm_timer > 3000) {
 8001d00:	e003      	b.n	8001d0a <_Z12Check_Disarmv+0x7e>
				}

		}

		else {
			disarm_start = false;
 8001d02:	4b05      	ldr	r3, [pc, #20]	; (8001d18 <_Z12Check_Disarmv+0x8c>)
 8001d04:	2200      	movs	r2, #0
 8001d06:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8001d08:	e7ff      	b.n	8001d0a <_Z12Check_Disarmv+0x7e>
 8001d0a:	bf00      	nop
 8001d0c:	bd80      	pop	{r7, pc}
 8001d0e:	bf00      	nop
 8001d10:	20000809 	.word	0x20000809
 8001d14:	200007d4 	.word	0x200007d4
 8001d18:	2000080b 	.word	0x2000080b
 8001d1c:	20000800 	.word	0x20000800
 8001d20:	40010800 	.word	0x40010800

08001d24 <_Z9TelemPackv>:

void TelemPack() {
 8001d24:	b580      	push	{r7, lr}
 8001d26:	af00      	add	r7, sp, #0
	  telem_pack.attitude.roll  = state.angles[0];
 8001d28:	4b5b      	ldr	r3, [pc, #364]	; (8001e98 <_Z9TelemPackv+0x174>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	4a5b      	ldr	r2, [pc, #364]	; (8001e9c <_Z9TelemPackv+0x178>)
 8001d2e:	6013      	str	r3, [r2, #0]
	  telem_pack.attitude.pitch = state.angles[1];
 8001d30:	4b59      	ldr	r3, [pc, #356]	; (8001e98 <_Z9TelemPackv+0x174>)
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	4a59      	ldr	r2, [pc, #356]	; (8001e9c <_Z9TelemPackv+0x178>)
 8001d36:	6053      	str	r3, [r2, #4]
	  telem_pack.attitude.yaw   = state.angles[2];
 8001d38:	4b57      	ldr	r3, [pc, #348]	; (8001e98 <_Z9TelemPackv+0x174>)
 8001d3a:	689b      	ldr	r3, [r3, #8]
 8001d3c:	4a57      	ldr	r2, [pc, #348]	; (8001e9c <_Z9TelemPackv+0x178>)
 8001d3e:	6093      	str	r3, [r2, #8]

	  telem_pack.pwm.w1 = controller_output[0];
 8001d40:	4b57      	ldr	r3, [pc, #348]	; (8001ea0 <_Z9TelemPackv+0x17c>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	b29a      	uxth	r2, r3
 8001d46:	4b55      	ldr	r3, [pc, #340]	; (8001e9c <_Z9TelemPackv+0x178>)
 8001d48:	861a      	strh	r2, [r3, #48]	; 0x30
	  telem_pack.pwm.w2 = controller_output[1];
 8001d4a:	4b55      	ldr	r3, [pc, #340]	; (8001ea0 <_Z9TelemPackv+0x17c>)
 8001d4c:	685b      	ldr	r3, [r3, #4]
 8001d4e:	b29a      	uxth	r2, r3
 8001d50:	4b52      	ldr	r3, [pc, #328]	; (8001e9c <_Z9TelemPackv+0x178>)
 8001d52:	865a      	strh	r2, [r3, #50]	; 0x32
	  telem_pack.pwm.w3 = controller_output[2];
 8001d54:	4b52      	ldr	r3, [pc, #328]	; (8001ea0 <_Z9TelemPackv+0x17c>)
 8001d56:	689b      	ldr	r3, [r3, #8]
 8001d58:	b29a      	uxth	r2, r3
 8001d5a:	4b50      	ldr	r3, [pc, #320]	; (8001e9c <_Z9TelemPackv+0x178>)
 8001d5c:	869a      	strh	r2, [r3, #52]	; 0x34
	  telem_pack.pwm.w4 = controller_output[3];
 8001d5e:	4b50      	ldr	r3, [pc, #320]	; (8001ea0 <_Z9TelemPackv+0x17c>)
 8001d60:	68db      	ldr	r3, [r3, #12]
 8001d62:	b29a      	uxth	r2, r3
 8001d64:	4b4d      	ldr	r3, [pc, #308]	; (8001e9c <_Z9TelemPackv+0x178>)
 8001d66:	86da      	strh	r2, [r3, #54]	; 0x36

	  telem_pack.attitude_des.roll  = state_des.angles[0];
 8001d68:	4b4e      	ldr	r3, [pc, #312]	; (8001ea4 <_Z9TelemPackv+0x180>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4a4b      	ldr	r2, [pc, #300]	; (8001e9c <_Z9TelemPackv+0x178>)
 8001d6e:	60d3      	str	r3, [r2, #12]
	  telem_pack.attitude_des.pitch = state_des.angles[1];
 8001d70:	4b4c      	ldr	r3, [pc, #304]	; (8001ea4 <_Z9TelemPackv+0x180>)
 8001d72:	685b      	ldr	r3, [r3, #4]
 8001d74:	4a49      	ldr	r2, [pc, #292]	; (8001e9c <_Z9TelemPackv+0x178>)
 8001d76:	6113      	str	r3, [r2, #16]
	  telem_pack.attitude_des.yaw   = state_des.angles[2];
 8001d78:	4b4a      	ldr	r3, [pc, #296]	; (8001ea4 <_Z9TelemPackv+0x180>)
 8001d7a:	689b      	ldr	r3, [r3, #8]
 8001d7c:	4a47      	ldr	r2, [pc, #284]	; (8001e9c <_Z9TelemPackv+0x178>)
 8001d7e:	6153      	str	r3, [r2, #20]

	  telem_pack.attitude_rate.roll =  state.rates[0];
 8001d80:	4b45      	ldr	r3, [pc, #276]	; (8001e98 <_Z9TelemPackv+0x174>)
 8001d82:	68db      	ldr	r3, [r3, #12]
 8001d84:	4a45      	ldr	r2, [pc, #276]	; (8001e9c <_Z9TelemPackv+0x178>)
 8001d86:	6193      	str	r3, [r2, #24]
	  telem_pack.attitude_rate.pitch = state.rates[1];
 8001d88:	4b43      	ldr	r3, [pc, #268]	; (8001e98 <_Z9TelemPackv+0x174>)
 8001d8a:	691b      	ldr	r3, [r3, #16]
 8001d8c:	4a43      	ldr	r2, [pc, #268]	; (8001e9c <_Z9TelemPackv+0x178>)
 8001d8e:	61d3      	str	r3, [r2, #28]

	  telem_pack.attitude_rate_des.roll =  state_des.rates[0];
 8001d90:	4b44      	ldr	r3, [pc, #272]	; (8001ea4 <_Z9TelemPackv+0x180>)
 8001d92:	68db      	ldr	r3, [r3, #12]
 8001d94:	4a41      	ldr	r2, [pc, #260]	; (8001e9c <_Z9TelemPackv+0x178>)
 8001d96:	6253      	str	r3, [r2, #36]	; 0x24
	  telem_pack.attitude_rate_des.pitch = state_des.rates[1];
 8001d98:	4b42      	ldr	r3, [pc, #264]	; (8001ea4 <_Z9TelemPackv+0x180>)
 8001d9a:	691b      	ldr	r3, [r3, #16]
 8001d9c:	4a3f      	ldr	r2, [pc, #252]	; (8001e9c <_Z9TelemPackv+0x178>)
 8001d9e:	6293      	str	r3, [r2, #40]	; 0x28

	  telem_pack.ekf.roll_acc  = EKF.roll_acc;
 8001da0:	4b41      	ldr	r3, [pc, #260]	; (8001ea8 <_Z9TelemPackv+0x184>)
 8001da2:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8001da6:	4a3d      	ldr	r2, [pc, #244]	; (8001e9c <_Z9TelemPackv+0x178>)
 8001da8:	6393      	str	r3, [r2, #56]	; 0x38
	  telem_pack.ekf.pitch_acc = EKF.pitch_acc;
 8001daa:	4b3f      	ldr	r3, [pc, #252]	; (8001ea8 <_Z9TelemPackv+0x184>)
 8001dac:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 8001db0:	4a3a      	ldr	r2, [pc, #232]	; (8001e9c <_Z9TelemPackv+0x178>)
 8001db2:	63d3      	str	r3, [r2, #60]	; 0x3c


	  telem_pack.ekf.roll_comp =  EKF.roll_comp;
 8001db4:	4b3c      	ldr	r3, [pc, #240]	; (8001ea8 <_Z9TelemPackv+0x184>)
 8001db6:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001dba:	4a38      	ldr	r2, [pc, #224]	; (8001e9c <_Z9TelemPackv+0x178>)
 8001dbc:	6493      	str	r3, [r2, #72]	; 0x48
	  telem_pack.ekf.pitch_comp = EKF.pitch_comp;
 8001dbe:	4b3a      	ldr	r3, [pc, #232]	; (8001ea8 <_Z9TelemPackv+0x184>)
 8001dc0:	f8d3 313c 	ldr.w	r3, [r3, #316]	; 0x13c
 8001dc4:	4a35      	ldr	r2, [pc, #212]	; (8001e9c <_Z9TelemPackv+0x178>)
 8001dc6:	64d3      	str	r3, [r2, #76]	; 0x4c

	  telem_pack.ekf.roll_ekf =  EKF.roll_ekf;
 8001dc8:	4b37      	ldr	r3, [pc, #220]	; (8001ea8 <_Z9TelemPackv+0x184>)
 8001dca:	f8d3 3144 	ldr.w	r3, [r3, #324]	; 0x144
 8001dce:	4a33      	ldr	r2, [pc, #204]	; (8001e9c <_Z9TelemPackv+0x178>)
 8001dd0:	6513      	str	r3, [r2, #80]	; 0x50
	  telem_pack.ekf.pitch_ekf = EKF.pitch_ekf;
 8001dd2:	4b35      	ldr	r3, [pc, #212]	; (8001ea8 <_Z9TelemPackv+0x184>)
 8001dd4:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8001dd8:	4a30      	ldr	r2, [pc, #192]	; (8001e9c <_Z9TelemPackv+0x178>)
 8001dda:	6553      	str	r3, [r2, #84]	; 0x54

	  telem_pack.pid_roll.P = controller.pid_roll.P;
 8001ddc:	4b33      	ldr	r3, [pc, #204]	; (8001eac <_Z9TelemPackv+0x188>)
 8001dde:	e9d3 2348 	ldrd	r2, r3, [r3, #288]	; 0x120
 8001de2:	4610      	mov	r0, r2
 8001de4:	4619      	mov	r1, r3
 8001de6:	f7fe fe31 	bl	8000a4c <__aeabi_d2f>
 8001dea:	4603      	mov	r3, r0
 8001dec:	4a2b      	ldr	r2, [pc, #172]	; (8001e9c <_Z9TelemPackv+0x178>)
 8001dee:	6593      	str	r3, [r2, #88]	; 0x58
	  telem_pack.pid_roll.I = controller.pid_roll.I;
 8001df0:	4b2e      	ldr	r3, [pc, #184]	; (8001eac <_Z9TelemPackv+0x188>)
 8001df2:	e9d3 234a 	ldrd	r2, r3, [r3, #296]	; 0x128
 8001df6:	4610      	mov	r0, r2
 8001df8:	4619      	mov	r1, r3
 8001dfa:	f7fe fe27 	bl	8000a4c <__aeabi_d2f>
 8001dfe:	4603      	mov	r3, r0
 8001e00:	4a26      	ldr	r2, [pc, #152]	; (8001e9c <_Z9TelemPackv+0x178>)
 8001e02:	65d3      	str	r3, [r2, #92]	; 0x5c
	  telem_pack.pid_roll.D = controller.pid_roll.D;
 8001e04:	4b29      	ldr	r3, [pc, #164]	; (8001eac <_Z9TelemPackv+0x188>)
 8001e06:	e9d3 234c 	ldrd	r2, r3, [r3, #304]	; 0x130
 8001e0a:	4610      	mov	r0, r2
 8001e0c:	4619      	mov	r1, r3
 8001e0e:	f7fe fe1d 	bl	8000a4c <__aeabi_d2f>
 8001e12:	4603      	mov	r3, r0
 8001e14:	4a21      	ldr	r2, [pc, #132]	; (8001e9c <_Z9TelemPackv+0x178>)
 8001e16:	6613      	str	r3, [r2, #96]	; 0x60
	  telem_pack.pid_roll.pd_roll_sat_buf = controller.pid_roll.pd_roll_sat_buf;
 8001e18:	4b24      	ldr	r3, [pc, #144]	; (8001eac <_Z9TelemPackv+0x188>)
 8001e1a:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 8001e1e:	4a1f      	ldr	r2, [pc, #124]	; (8001e9c <_Z9TelemPackv+0x178>)
 8001e20:	6653      	str	r3, [r2, #100]	; 0x64

	  telem_pack.pid_pitch.P = controller.pid_pitch.P;
 8001e22:	4b22      	ldr	r3, [pc, #136]	; (8001eac <_Z9TelemPackv+0x188>)
 8001e24:	e9d3 2364 	ldrd	r2, r3, [r3, #400]	; 0x190
 8001e28:	4610      	mov	r0, r2
 8001e2a:	4619      	mov	r1, r3
 8001e2c:	f7fe fe0e 	bl	8000a4c <__aeabi_d2f>
 8001e30:	4603      	mov	r3, r0
 8001e32:	4a1a      	ldr	r2, [pc, #104]	; (8001e9c <_Z9TelemPackv+0x178>)
 8001e34:	6693      	str	r3, [r2, #104]	; 0x68
	  telem_pack.pid_pitch.I = controller.pid_pitch.I;
 8001e36:	4b1d      	ldr	r3, [pc, #116]	; (8001eac <_Z9TelemPackv+0x188>)
 8001e38:	e9d3 2366 	ldrd	r2, r3, [r3, #408]	; 0x198
 8001e3c:	4610      	mov	r0, r2
 8001e3e:	4619      	mov	r1, r3
 8001e40:	f7fe fe04 	bl	8000a4c <__aeabi_d2f>
 8001e44:	4603      	mov	r3, r0
 8001e46:	4a15      	ldr	r2, [pc, #84]	; (8001e9c <_Z9TelemPackv+0x178>)
 8001e48:	66d3      	str	r3, [r2, #108]	; 0x6c
	  telem_pack.pid_pitch.D = controller.pid_pitch.D;
 8001e4a:	4b18      	ldr	r3, [pc, #96]	; (8001eac <_Z9TelemPackv+0x188>)
 8001e4c:	e9d3 2368 	ldrd	r2, r3, [r3, #416]	; 0x1a0
 8001e50:	4610      	mov	r0, r2
 8001e52:	4619      	mov	r1, r3
 8001e54:	f7fe fdfa 	bl	8000a4c <__aeabi_d2f>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	4a10      	ldr	r2, [pc, #64]	; (8001e9c <_Z9TelemPackv+0x178>)
 8001e5c:	6713      	str	r3, [r2, #112]	; 0x70
	  telem_pack.pid_pitch.pd_roll_sat_buf = controller.pid_pitch.pd_roll_sat_buf;
 8001e5e:	4b13      	ldr	r3, [pc, #76]	; (8001eac <_Z9TelemPackv+0x188>)
 8001e60:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
 8001e64:	4a0d      	ldr	r2, [pc, #52]	; (8001e9c <_Z9TelemPackv+0x178>)
 8001e66:	6753      	str	r3, [r2, #116]	; 0x74

	  telem_pack.sonar_alt = sonar_alt;
 8001e68:	4b11      	ldr	r3, [pc, #68]	; (8001eb0 <_Z9TelemPackv+0x18c>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	4a0b      	ldr	r2, [pc, #44]	; (8001e9c <_Z9TelemPackv+0x178>)
 8001e6e:	67d3      	str	r3, [r2, #124]	; 0x7c
	  telem_pack.baro_alt = baro_alt;
 8001e70:	4b10      	ldr	r3, [pc, #64]	; (8001eb4 <_Z9TelemPackv+0x190>)
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	4a09      	ldr	r2, [pc, #36]	; (8001e9c <_Z9TelemPackv+0x178>)
 8001e76:	6793      	str	r3, [r2, #120]	; 0x78

	  telem_pack.time_millis = HAL_GetTick();
 8001e78:	f001 f81e 	bl	8002eb8 <HAL_GetTick>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	4a07      	ldr	r2, [pc, #28]	; (8001e9c <_Z9TelemPackv+0x178>)
 8001e80:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	  memcpy(buf,&telem_pack,sizeof(telem_pack));
 8001e84:	4a0c      	ldr	r2, [pc, #48]	; (8001eb8 <_Z9TelemPackv+0x194>)
 8001e86:	4b05      	ldr	r3, [pc, #20]	; (8001e9c <_Z9TelemPackv+0x178>)
 8001e88:	4610      	mov	r0, r2
 8001e8a:	4619      	mov	r1, r3
 8001e8c:	2384      	movs	r3, #132	; 0x84
 8001e8e:	461a      	mov	r2, r3
 8001e90:	f007 f884 	bl	8008f9c <memcpy>
}
 8001e94:	bf00      	nop
 8001e96:	bd80      	pop	{r7, pc}
 8001e98:	20000290 	.word	0x20000290
 8001e9c:	200002b4 	.word	0x200002b4
 8001ea0:	200007a0 	.word	0x200007a0
 8001ea4:	2000026c 	.word	0x2000026c
 8001ea8:	200003c0 	.word	0x200003c0
 8001eac:	20000580 	.word	0x20000580
 8001eb0:	2000081c 	.word	0x2000081c
 8001eb4:	20000818 	.word	0x20000818
 8001eb8:	20000338 	.word	0x20000338

08001ebc <_Z7GyroOkuh>:

int16_t GyroOku (uint8_t addr) {
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b088      	sub	sp, #32
 8001ec0:	af04      	add	r7, sp, #16
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	71fb      	strb	r3, [r7, #7]
	uint8_t gyro_data[2];
	HAL_I2C_Mem_Read(&hi2c1, (uint16_t)MPU6050 | I2C_READ, addr, 1, gyro_data, 2, 1);
 8001ec6:	79fb      	ldrb	r3, [r7, #7]
 8001ec8:	b29a      	uxth	r2, r3
 8001eca:	2301      	movs	r3, #1
 8001ecc:	9302      	str	r3, [sp, #8]
 8001ece:	2302      	movs	r3, #2
 8001ed0:	9301      	str	r3, [sp, #4]
 8001ed2:	f107 030c 	add.w	r3, r7, #12
 8001ed6:	9300      	str	r3, [sp, #0]
 8001ed8:	2301      	movs	r3, #1
 8001eda:	21d1      	movs	r1, #209	; 0xd1
 8001edc:	4807      	ldr	r0, [pc, #28]	; (8001efc <_Z7GyroOkuh+0x40>)
 8001ede:	f001 fd1b 	bl	8003918 <HAL_I2C_Mem_Read>
	int16_t gyro = gyro_data[0]<<8 | gyro_data[1];
 8001ee2:	7b3b      	ldrb	r3, [r7, #12]
 8001ee4:	021b      	lsls	r3, r3, #8
 8001ee6:	b21a      	sxth	r2, r3
 8001ee8:	7b7b      	ldrb	r3, [r7, #13]
 8001eea:	b21b      	sxth	r3, r3
 8001eec:	4313      	orrs	r3, r2
 8001eee:	81fb      	strh	r3, [r7, #14]
	return gyro;
 8001ef0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	3710      	adds	r7, #16
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bd80      	pop	{r7, pc}
 8001efc:	2000008c 	.word	0x2000008c

08001f00 <_Z6PWMYazv>:




void PWMYaz() {
 8001f00:	b480      	push	{r7}
 8001f02:	af00      	add	r7, sp, #0
	  if(ch[EMERGENCY_CH-1] < 1500) {
 8001f04:	4b19      	ldr	r3, [pc, #100]	; (8001f6c <_Z6PWMYazv+0x6c>)
 8001f06:	691b      	ldr	r3, [r3, #16]
 8001f08:	f240 52db 	movw	r2, #1499	; 0x5db
 8001f0c:	4293      	cmp	r3, r2
 8001f0e:	dc14      	bgt.n	8001f3a <_Z6PWMYazv+0x3a>
		  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,controller_output[0]);
 8001f10:	4b17      	ldr	r3, [pc, #92]	; (8001f70 <_Z6PWMYazv+0x70>)
 8001f12:	681a      	ldr	r2, [r3, #0]
 8001f14:	4b17      	ldr	r3, [pc, #92]	; (8001f74 <_Z6PWMYazv+0x74>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	635a      	str	r2, [r3, #52]	; 0x34
		  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,controller_output[1]);
 8001f1a:	4b15      	ldr	r3, [pc, #84]	; (8001f70 <_Z6PWMYazv+0x70>)
 8001f1c:	685a      	ldr	r2, [r3, #4]
 8001f1e:	4b15      	ldr	r3, [pc, #84]	; (8001f74 <_Z6PWMYazv+0x74>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	639a      	str	r2, [r3, #56]	; 0x38
		  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,controller_output[2]);
 8001f24:	4b12      	ldr	r3, [pc, #72]	; (8001f70 <_Z6PWMYazv+0x70>)
 8001f26:	689a      	ldr	r2, [r3, #8]
 8001f28:	4b12      	ldr	r3, [pc, #72]	; (8001f74 <_Z6PWMYazv+0x74>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	63da      	str	r2, [r3, #60]	; 0x3c
		  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,controller_output[3]);
 8001f2e:	4b10      	ldr	r3, [pc, #64]	; (8001f70 <_Z6PWMYazv+0x70>)
 8001f30:	68da      	ldr	r2, [r3, #12]
 8001f32:	4b10      	ldr	r3, [pc, #64]	; (8001f74 <_Z6PWMYazv+0x74>)
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	641a      	str	r2, [r3, #64]	; 0x40
		  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,1000);
		  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,1000);
		  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,1000);
		  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,1000);
	  }
}
 8001f38:	e013      	b.n	8001f62 <_Z6PWMYazv+0x62>
		  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,1000);
 8001f3a:	4b0e      	ldr	r3, [pc, #56]	; (8001f74 <_Z6PWMYazv+0x74>)
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001f42:	635a      	str	r2, [r3, #52]	; 0x34
		  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,1000);
 8001f44:	4b0b      	ldr	r3, [pc, #44]	; (8001f74 <_Z6PWMYazv+0x74>)
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001f4c:	639a      	str	r2, [r3, #56]	; 0x38
		  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,1000);
 8001f4e:	4b09      	ldr	r3, [pc, #36]	; (8001f74 <_Z6PWMYazv+0x74>)
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001f56:	63da      	str	r2, [r3, #60]	; 0x3c
		  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,1000);
 8001f58:	4b06      	ldr	r3, [pc, #24]	; (8001f74 <_Z6PWMYazv+0x74>)
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001f60:	641a      	str	r2, [r3, #64]	; 0x40
}
 8001f62:	bf00      	nop
 8001f64:	46bd      	mov	sp, r7
 8001f66:	bc80      	pop	{r7}
 8001f68:	4770      	bx	lr
 8001f6a:	bf00      	nop
 8001f6c:	200007d4 	.word	0x200007d4
 8001f70:	200007a0 	.word	0x200007a0
 8001f74:	200000e0 	.word	0x200000e0

08001f78 <_Z7GyroErrh>:


float GyroErr(uint8_t addr) {
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b084      	sub	sp, #16
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	4603      	mov	r3, r0
 8001f80:	71fb      	strb	r3, [r7, #7]
	float GyroXh=0;
 8001f82:	f04f 0300 	mov.w	r3, #0
 8001f86:	60fb      	str	r3, [r7, #12]
	for (int i=0; i<2000; i++)
 8001f88:	2300      	movs	r3, #0
 8001f8a:	60bb      	str	r3, [r7, #8]
 8001f8c:	68bb      	ldr	r3, [r7, #8]
 8001f8e:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001f92:	da0c      	bge.n	8001fae <_Z7GyroErrh+0x36>
	{
		GyroXh = (GyroOku(GYRO_X_ADDR));
 8001f94:	2043      	movs	r0, #67	; 0x43
 8001f96:	f7ff ff91 	bl	8001ebc <_Z7GyroOkuh>
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	f7fe fe5f 	bl	8000c60 <__aeabi_i2f>
 8001fa2:	4603      	mov	r3, r0
 8001fa4:	60fb      	str	r3, [r7, #12]
	for (int i=0; i<2000; i++)
 8001fa6:	68bb      	ldr	r3, [r7, #8]
 8001fa8:	3301      	adds	r3, #1
 8001faa:	60bb      	str	r3, [r7, #8]
 8001fac:	e7ee      	b.n	8001f8c <_Z7GyroErrh+0x14>

	} //Haberlemeyi durdur.
	GyroXh=GyroXh/2000; //Son okunan deeri 2000'e bl.
 8001fae:	4905      	ldr	r1, [pc, #20]	; (8001fc4 <_Z7GyroErrh+0x4c>)
 8001fb0:	68f8      	ldr	r0, [r7, #12]
 8001fb2:	f7fe ff5d 	bl	8000e70 <__aeabi_fdiv>
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	60fb      	str	r3, [r7, #12]
	return GyroXh;
 8001fba:	68fb      	ldr	r3, [r7, #12]
}
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	3710      	adds	r7, #16
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	bd80      	pop	{r7, pc}
 8001fc4:	44fa0000 	.word	0x44fa0000

08001fc8 <_Z11MotorBaslatv>:

void MotorBaslat(void) {
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	af00      	add	r7, sp, #0
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,1000);
 8001fcc:	4b0c      	ldr	r3, [pc, #48]	; (8002000 <_Z11MotorBaslatv+0x38>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001fd4:	635a      	str	r2, [r3, #52]	; 0x34
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,1000);
 8001fd6:	4b0a      	ldr	r3, [pc, #40]	; (8002000 <_Z11MotorBaslatv+0x38>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001fde:	639a      	str	r2, [r3, #56]	; 0x38
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,1000);
 8001fe0:	4b07      	ldr	r3, [pc, #28]	; (8002000 <_Z11MotorBaslatv+0x38>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001fe8:	63da      	str	r2, [r3, #60]	; 0x3c
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,1000);
 8001fea:	4b05      	ldr	r3, [pc, #20]	; (8002000 <_Z11MotorBaslatv+0x38>)
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001ff2:	641a      	str	r2, [r3, #64]	; 0x40
	 // Delay(600);
	HAL_Delay(1000);
 8001ff4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001ff8:	f000 ff68 	bl	8002ecc <HAL_Delay>
}
 8001ffc:	bf00      	nop
 8001ffe:	bd80      	pop	{r7, pc}
 8002000:	200000e0 	.word	0x200000e0
 8002004:	00000000 	.word	0x00000000

08002008 <HAL_TIM_PeriodElapsedCallback>:
		ITM_SendChar((*ptr++));
	}
	return len;
}

void HAL_TIM_PeriodElapsedCallback (TIM_HandleTypeDef * htim) {
 8002008:	b5f0      	push	{r4, r5, r6, r7, lr}
 800200a:	b09f      	sub	sp, #124	; 0x7c
 800200c:	af12      	add	r7, sp, #72	; 0x48
 800200e:	6078      	str	r0, [r7, #4]

	if(htim == &htim2) {
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	4ab1      	ldr	r2, [pc, #708]	; (80022d8 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8002014:	4293      	cmp	r3, r2
 8002016:	f040 81b5 	bne.w	8002384 <HAL_TIM_PeriodElapsedCallback+0x37c>


		  gyroX = (GyroOku(GYRO_X_ADDR))/65.5 - GyroXh;
 800201a:	2043      	movs	r0, #67	; 0x43
 800201c:	f7ff ff4e 	bl	8001ebc <_Z7GyroOkuh>
 8002020:	4603      	mov	r3, r0
 8002022:	4618      	mov	r0, r3
 8002024:	f7fe f9e6 	bl	80003f4 <__aeabi_i2d>
 8002028:	a3a7      	add	r3, pc, #668	; (adr r3, 80022c8 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 800202a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800202e:	f7fe fb75 	bl	800071c <__aeabi_ddiv>
 8002032:	4602      	mov	r2, r0
 8002034:	460b      	mov	r3, r1
 8002036:	4614      	mov	r4, r2
 8002038:	461d      	mov	r5, r3
 800203a:	4ba8      	ldr	r3, [pc, #672]	; (80022dc <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	4618      	mov	r0, r3
 8002040:	f7fe f9ea 	bl	8000418 <__aeabi_f2d>
 8002044:	4602      	mov	r2, r0
 8002046:	460b      	mov	r3, r1
 8002048:	4620      	mov	r0, r4
 800204a:	4629      	mov	r1, r5
 800204c:	f7fe f884 	bl	8000158 <__aeabi_dsub>
 8002050:	4602      	mov	r2, r0
 8002052:	460b      	mov	r3, r1
 8002054:	4610      	mov	r0, r2
 8002056:	4619      	mov	r1, r3
 8002058:	f7fe fcf8 	bl	8000a4c <__aeabi_d2f>
 800205c:	4603      	mov	r3, r0
 800205e:	4aa0      	ldr	r2, [pc, #640]	; (80022e0 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8002060:	6013      	str	r3, [r2, #0]
		  gyroY = (GyroOku(GYRO_Y_ADDR))/65.5 - GyroYh;
 8002062:	2045      	movs	r0, #69	; 0x45
 8002064:	f7ff ff2a 	bl	8001ebc <_Z7GyroOkuh>
 8002068:	4603      	mov	r3, r0
 800206a:	4618      	mov	r0, r3
 800206c:	f7fe f9c2 	bl	80003f4 <__aeabi_i2d>
 8002070:	a395      	add	r3, pc, #596	; (adr r3, 80022c8 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8002072:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002076:	f7fe fb51 	bl	800071c <__aeabi_ddiv>
 800207a:	4602      	mov	r2, r0
 800207c:	460b      	mov	r3, r1
 800207e:	4614      	mov	r4, r2
 8002080:	461d      	mov	r5, r3
 8002082:	4b98      	ldr	r3, [pc, #608]	; (80022e4 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	4618      	mov	r0, r3
 8002088:	f7fe f9c6 	bl	8000418 <__aeabi_f2d>
 800208c:	4602      	mov	r2, r0
 800208e:	460b      	mov	r3, r1
 8002090:	4620      	mov	r0, r4
 8002092:	4629      	mov	r1, r5
 8002094:	f7fe f860 	bl	8000158 <__aeabi_dsub>
 8002098:	4602      	mov	r2, r0
 800209a:	460b      	mov	r3, r1
 800209c:	4610      	mov	r0, r2
 800209e:	4619      	mov	r1, r3
 80020a0:	f7fe fcd4 	bl	8000a4c <__aeabi_d2f>
 80020a4:	4603      	mov	r3, r0
 80020a6:	4a90      	ldr	r2, [pc, #576]	; (80022e8 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 80020a8:	6013      	str	r3, [r2, #0]
		  gyroZ = (GyroOku(GYRO_Z_ADDR))/65.5 - GyroZh;
 80020aa:	2047      	movs	r0, #71	; 0x47
 80020ac:	f7ff ff06 	bl	8001ebc <_Z7GyroOkuh>
 80020b0:	4603      	mov	r3, r0
 80020b2:	4618      	mov	r0, r3
 80020b4:	f7fe f99e 	bl	80003f4 <__aeabi_i2d>
 80020b8:	a383      	add	r3, pc, #524	; (adr r3, 80022c8 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 80020ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020be:	f7fe fb2d 	bl	800071c <__aeabi_ddiv>
 80020c2:	4602      	mov	r2, r0
 80020c4:	460b      	mov	r3, r1
 80020c6:	4614      	mov	r4, r2
 80020c8:	461d      	mov	r5, r3
 80020ca:	4b88      	ldr	r3, [pc, #544]	; (80022ec <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	4618      	mov	r0, r3
 80020d0:	f7fe f9a2 	bl	8000418 <__aeabi_f2d>
 80020d4:	4602      	mov	r2, r0
 80020d6:	460b      	mov	r3, r1
 80020d8:	4620      	mov	r0, r4
 80020da:	4629      	mov	r1, r5
 80020dc:	f7fe f83c 	bl	8000158 <__aeabi_dsub>
 80020e0:	4602      	mov	r2, r0
 80020e2:	460b      	mov	r3, r1
 80020e4:	4610      	mov	r0, r2
 80020e6:	4619      	mov	r1, r3
 80020e8:	f7fe fcb0 	bl	8000a4c <__aeabi_d2f>
 80020ec:	4603      	mov	r3, r0
 80020ee:	4a80      	ldr	r2, [pc, #512]	; (80022f0 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 80020f0:	6013      	str	r3, [r2, #0]
		  //gyroX_a_x = (GyroOku(GYRO_X_ADDR)-gyro_e_x)/65.5;
		  //gyroX_a += gyroX_a_x * st;

		  float gyro[3];
		  gyro[0] = gyroX;
 80020f2:	4b7b      	ldr	r3, [pc, #492]	; (80022e0 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	617b      	str	r3, [r7, #20]
		  gyro[1] = -1*gyroY;
 80020f8:	4b7b      	ldr	r3, [pc, #492]	; (80022e8 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002100:	61bb      	str	r3, [r7, #24]
		  gyro[2] = gyroZ;
 8002102:	4b7b      	ldr	r3, [pc, #492]	; (80022f0 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	61fb      	str	r3, [r7, #28]

		  //vmeler degerlerini oku
		  accX = GyroOku(ACC_X_ADDR);
 8002108:	203b      	movs	r0, #59	; 0x3b
 800210a:	f7ff fed7 	bl	8001ebc <_Z7GyroOkuh>
 800210e:	4603      	mov	r3, r0
 8002110:	4618      	mov	r0, r3
 8002112:	f7fe fda5 	bl	8000c60 <__aeabi_i2f>
 8002116:	4603      	mov	r3, r0
 8002118:	4a76      	ldr	r2, [pc, #472]	; (80022f4 <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 800211a:	6013      	str	r3, [r2, #0]
		  accY = GyroOku(ACC_Y_ADDR);
 800211c:	203d      	movs	r0, #61	; 0x3d
 800211e:	f7ff fecd 	bl	8001ebc <_Z7GyroOkuh>
 8002122:	4603      	mov	r3, r0
 8002124:	4618      	mov	r0, r3
 8002126:	f7fe fd9b 	bl	8000c60 <__aeabi_i2f>
 800212a:	4603      	mov	r3, r0
 800212c:	4a72      	ldr	r2, [pc, #456]	; (80022f8 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 800212e:	6013      	str	r3, [r2, #0]
		  accZ = GyroOku(ACC_Z_ADDR);
 8002130:	203f      	movs	r0, #63	; 0x3f
 8002132:	f7ff fec3 	bl	8001ebc <_Z7GyroOkuh>
 8002136:	4603      	mov	r3, r0
 8002138:	4618      	mov	r0, r3
 800213a:	f7fe fd91 	bl	8000c60 <__aeabi_i2f>
 800213e:	4603      	mov	r3, r0
 8002140:	4a6e      	ldr	r2, [pc, #440]	; (80022fc <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 8002142:	6013      	str	r3, [r2, #0]

		  float acc[3];
		  acc[0] = accX;
 8002144:	4b6b      	ldr	r3, [pc, #428]	; (80022f4 <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	60bb      	str	r3, [r7, #8]
		  acc[1] = accY;
 800214a:	4b6b      	ldr	r3, [pc, #428]	; (80022f8 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	60fb      	str	r3, [r7, #12]
		  acc[2] = accZ;
 8002150:	4b6a      	ldr	r3, [pc, #424]	; (80022fc <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	613b      	str	r3, [r7, #16]

		  float acctop=sqrt(accX*accX+accY*accY+accZ*accZ);		//Toplam ivme
 8002156:	4b67      	ldr	r3, [pc, #412]	; (80022f4 <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	4a66      	ldr	r2, [pc, #408]	; (80022f4 <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 800215c:	6812      	ldr	r2, [r2, #0]
 800215e:	4611      	mov	r1, r2
 8002160:	4618      	mov	r0, r3
 8002162:	f7fe fdd1 	bl	8000d08 <__aeabi_fmul>
 8002166:	4603      	mov	r3, r0
 8002168:	461c      	mov	r4, r3
 800216a:	4b63      	ldr	r3, [pc, #396]	; (80022f8 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	4a62      	ldr	r2, [pc, #392]	; (80022f8 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8002170:	6812      	ldr	r2, [r2, #0]
 8002172:	4611      	mov	r1, r2
 8002174:	4618      	mov	r0, r3
 8002176:	f7fe fdc7 	bl	8000d08 <__aeabi_fmul>
 800217a:	4603      	mov	r3, r0
 800217c:	4619      	mov	r1, r3
 800217e:	4620      	mov	r0, r4
 8002180:	f7fe fcba 	bl	8000af8 <__addsf3>
 8002184:	4603      	mov	r3, r0
 8002186:	461c      	mov	r4, r3
 8002188:	4b5c      	ldr	r3, [pc, #368]	; (80022fc <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	4a5b      	ldr	r2, [pc, #364]	; (80022fc <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 800218e:	6812      	ldr	r2, [r2, #0]
 8002190:	4611      	mov	r1, r2
 8002192:	4618      	mov	r0, r3
 8002194:	f7fe fdb8 	bl	8000d08 <__aeabi_fmul>
 8002198:	4603      	mov	r3, r0
 800219a:	4619      	mov	r1, r3
 800219c:	4620      	mov	r0, r4
 800219e:	f7fe fcab 	bl	8000af8 <__addsf3>
 80021a2:	4603      	mov	r3, r0
 80021a4:	4618      	mov	r0, r3
 80021a6:	f7ff f8b9 	bl	800131c <_ZSt4sqrtf>
 80021aa:	62f8      	str	r0, [r7, #44]	; 0x2c
		  pitch_acc=asin(accY/acctop)*57.324;					//vme lerden hesaplanan pitch as
 80021ac:	4b52      	ldr	r3, [pc, #328]	; (80022f8 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80021b2:	4618      	mov	r0, r3
 80021b4:	f7fe fe5c 	bl	8000e70 <__aeabi_fdiv>
 80021b8:	4603      	mov	r3, r0
 80021ba:	4618      	mov	r0, r3
 80021bc:	f7ff f8a2 	bl	8001304 <_ZSt4asinf>
 80021c0:	4603      	mov	r3, r0
 80021c2:	4618      	mov	r0, r3
 80021c4:	f7fe f928 	bl	8000418 <__aeabi_f2d>
 80021c8:	a341      	add	r3, pc, #260	; (adr r3, 80022d0 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 80021ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021ce:	f7fe f97b 	bl	80004c8 <__aeabi_dmul>
 80021d2:	4602      	mov	r2, r0
 80021d4:	460b      	mov	r3, r1
 80021d6:	4610      	mov	r0, r2
 80021d8:	4619      	mov	r1, r3
 80021da:	f7fe fc37 	bl	8000a4c <__aeabi_d2f>
 80021de:	4603      	mov	r3, r0
 80021e0:	4a47      	ldr	r2, [pc, #284]	; (8002300 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 80021e2:	6013      	str	r3, [r2, #0]

		  EKF.Run(gyro,acc);
 80021e4:	f107 0208 	add.w	r2, r7, #8
 80021e8:	f107 0314 	add.w	r3, r7, #20
 80021ec:	4619      	mov	r1, r3
 80021ee:	4845      	ldr	r0, [pc, #276]	; (8002304 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 80021f0:	f005 f82a 	bl	8007248 <_ZN15Kalman_Filtresi3RunEPfS0_>
		  state.angles[0]  	  = EKF.state.angles[0];
 80021f4:	4b43      	ldr	r3, [pc, #268]	; (8002304 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 80021f6:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 80021fa:	4a43      	ldr	r2, [pc, #268]	; (8002308 <HAL_TIM_PeriodElapsedCallback+0x300>)
 80021fc:	6013      	str	r3, [r2, #0]
		  state.angles[1] 	  = EKF.state.angles[1];
 80021fe:	4b41      	ldr	r3, [pc, #260]	; (8002304 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 8002200:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8002204:	4a40      	ldr	r2, [pc, #256]	; (8002308 <HAL_TIM_PeriodElapsedCallback+0x300>)
 8002206:	6053      	str	r3, [r2, #4]
		  state.angles[2]     = EKF.state.angles[2];
 8002208:	4b3e      	ldr	r3, [pc, #248]	; (8002304 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 800220a:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 800220e:	4a3e      	ldr	r2, [pc, #248]	; (8002308 <HAL_TIM_PeriodElapsedCallback+0x300>)
 8002210:	6093      	str	r3, [r2, #8]

		  state.rates[0] = gyroX;
 8002212:	4b33      	ldr	r3, [pc, #204]	; (80022e0 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	4a3c      	ldr	r2, [pc, #240]	; (8002308 <HAL_TIM_PeriodElapsedCallback+0x300>)
 8002218:	60d3      	str	r3, [r2, #12]
		  state.rates[1] = -1*gyroY;
 800221a:	4b33      	ldr	r3, [pc, #204]	; (80022e8 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002222:	4a39      	ldr	r2, [pc, #228]	; (8002308 <HAL_TIM_PeriodElapsedCallback+0x300>)
 8002224:	6113      	str	r3, [r2, #16]
		  state.rates[2] = gyroZ;
 8002226:	4b32      	ldr	r3, [pc, #200]	; (80022f0 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	4a37      	ldr	r2, [pc, #220]	; (8002308 <HAL_TIM_PeriodElapsedCallback+0x300>)
 800222c:	6153      	str	r3, [r2, #20]
		  sonar_alt = (float)getRange()/100.0; */
		 // alpha_des = 0;
		 // printf("roll: %d\r\n",int(roll));


		  controller_output_ang = controller.Run(state, state_des, ch[2]);
 800222e:	4b37      	ldr	r3, [pc, #220]	; (800230c <HAL_TIM_PeriodElapsedCallback+0x304>)
 8002230:	689b      	ldr	r3, [r3, #8]
 8002232:	f107 0c20 	add.w	ip, r7, #32
 8002236:	4e34      	ldr	r6, [pc, #208]	; (8002308 <HAL_TIM_PeriodElapsedCallback+0x300>)
 8002238:	9310      	str	r3, [sp, #64]	; 0x40
 800223a:	4b35      	ldr	r3, [pc, #212]	; (8002310 <HAL_TIM_PeriodElapsedCallback+0x308>)
 800223c:	ac07      	add	r4, sp, #28
 800223e:	461d      	mov	r5, r3
 8002240:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002242:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002244:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002246:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002248:	682b      	ldr	r3, [r5, #0]
 800224a:	6023      	str	r3, [r4, #0]
 800224c:	466d      	mov	r5, sp
 800224e:	f106 0408 	add.w	r4, r6, #8
 8002252:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002254:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002256:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800225a:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800225e:	e896 000c 	ldmia.w	r6, {r2, r3}
 8002262:	492c      	ldr	r1, [pc, #176]	; (8002314 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8002264:	4660      	mov	r0, ip
 8002266:	f004 fa9d 	bl	80067a4 <_ZN10Controller3RunE5stateS0_i>
 800226a:	f107 0320 	add.w	r3, r7, #32
 800226e:	4619      	mov	r1, r3
 8002270:	4829      	ldr	r0, [pc, #164]	; (8002318 <HAL_TIM_PeriodElapsedCallback+0x310>)
 8002272:	f000 f994 	bl	800259e <_ZNSt6vectorIdSaIdEEaSEOS1_>
 8002276:	f107 0320 	add.w	r3, r7, #32
 800227a:	4618      	mov	r0, r3
 800227c:	f000 f974 	bl	8002568 <_ZNSt6vectorIdSaIdEED1Ev>
		  controller_output[0] = controller.controller_output_pwm[0];
 8002280:	4b24      	ldr	r3, [pc, #144]	; (8002314 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8002282:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002286:	4a25      	ldr	r2, [pc, #148]	; (800231c <HAL_TIM_PeriodElapsedCallback+0x314>)
 8002288:	6013      	str	r3, [r2, #0]
		  controller_output[1] = controller.controller_output_pwm[1];
 800228a:	4b22      	ldr	r3, [pc, #136]	; (8002314 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 800228c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8002290:	4a22      	ldr	r2, [pc, #136]	; (800231c <HAL_TIM_PeriodElapsedCallback+0x314>)
 8002292:	6053      	str	r3, [r2, #4]
		  controller_output[2] = controller.controller_output_pwm[2];
 8002294:	4b1f      	ldr	r3, [pc, #124]	; (8002314 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8002296:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800229a:	4a20      	ldr	r2, [pc, #128]	; (800231c <HAL_TIM_PeriodElapsedCallback+0x314>)
 800229c:	6093      	str	r3, [r2, #8]
		  controller_output[3] = controller.controller_output_pwm[3];
 800229e:	4b1d      	ldr	r3, [pc, #116]	; (8002314 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 80022a0:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80022a4:	4a1d      	ldr	r2, [pc, #116]	; (800231c <HAL_TIM_PeriodElapsedCallback+0x314>)
 80022a6:	60d3      	str	r3, [r2, #12]

		  state_des.rates[0] = controller.roll_rate_des;
 80022a8:	4b1a      	ldr	r3, [pc, #104]	; (8002314 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 80022aa:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 80022ae:	4a18      	ldr	r2, [pc, #96]	; (8002310 <HAL_TIM_PeriodElapsedCallback+0x308>)
 80022b0:	60d3      	str	r3, [r2, #12]
		  state_des.rates[1] = controller.pitch_rate_des;
 80022b2:	4b18      	ldr	r3, [pc, #96]	; (8002314 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 80022b4:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 80022b8:	4a15      	ldr	r2, [pc, #84]	; (8002310 <HAL_TIM_PeriodElapsedCallback+0x308>)
 80022ba:	6113      	str	r3, [r2, #16]

		  ie_roll_sat = controller.pid_roll.ie_roll_sat;
 80022bc:	4b15      	ldr	r3, [pc, #84]	; (8002314 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 80022be:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80022c2:	4a17      	ldr	r2, [pc, #92]	; (8002320 <HAL_TIM_PeriodElapsedCallback+0x318>)
 80022c4:	6013      	str	r3, [r2, #0]
 80022c6:	e02d      	b.n	8002324 <HAL_TIM_PeriodElapsedCallback+0x31c>
 80022c8:	00000000 	.word	0x00000000
 80022cc:	40506000 	.word	0x40506000
 80022d0:	d4fdf3b6 	.word	0xd4fdf3b6
 80022d4:	404ca978 	.word	0x404ca978
 80022d8:	20000128 	.word	0x20000128
 80022dc:	20000258 	.word	0x20000258
 80022e0:	20000240 	.word	0x20000240
 80022e4:	2000025c 	.word	0x2000025c
 80022e8:	20000244 	.word	0x20000244
 80022ec:	20000260 	.word	0x20000260
 80022f0:	20000248 	.word	0x20000248
 80022f4:	2000024c 	.word	0x2000024c
 80022f8:	20000250 	.word	0x20000250
 80022fc:	20000254 	.word	0x20000254
 8002300:	20000264 	.word	0x20000264
 8002304:	200003c0 	.word	0x200003c0
 8002308:	20000290 	.word	0x20000290
 800230c:	200007d4 	.word	0x200007d4
 8002310:	2000026c 	.word	0x2000026c
 8002314:	20000580 	.word	0x20000580
 8002318:	200007b0 	.word	0x200007b0
 800231c:	200007a0 	.word	0x200007a0
 8002320:	20000268 	.word	0x20000268

		  w_ang = controller.pd_roll;
 8002324:	4b19      	ldr	r3, [pc, #100]	; (800238c <HAL_TIM_PeriodElapsedCallback+0x384>)
 8002326:	e9d3 232c 	ldrd	r2, r3, [r3, #176]	; 0xb0
 800232a:	4919      	ldr	r1, [pc, #100]	; (8002390 <HAL_TIM_PeriodElapsedCallback+0x388>)
 800232c:	e9c1 2300 	strd	r2, r3, [r1]


		  w1 = controller_output[0];
 8002330:	4b18      	ldr	r3, [pc, #96]	; (8002394 <HAL_TIM_PeriodElapsedCallback+0x38c>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	b29a      	uxth	r2, r3
 8002336:	4b18      	ldr	r3, [pc, #96]	; (8002398 <HAL_TIM_PeriodElapsedCallback+0x390>)
 8002338:	801a      	strh	r2, [r3, #0]
		  w2 = controller_output[1];
 800233a:	4b16      	ldr	r3, [pc, #88]	; (8002394 <HAL_TIM_PeriodElapsedCallback+0x38c>)
 800233c:	685b      	ldr	r3, [r3, #4]
 800233e:	b29a      	uxth	r2, r3
 8002340:	4b16      	ldr	r3, [pc, #88]	; (800239c <HAL_TIM_PeriodElapsedCallback+0x394>)
 8002342:	801a      	strh	r2, [r3, #0]
		  w3 = controller_output[2];
 8002344:	4b13      	ldr	r3, [pc, #76]	; (8002394 <HAL_TIM_PeriodElapsedCallback+0x38c>)
 8002346:	689b      	ldr	r3, [r3, #8]
 8002348:	b29a      	uxth	r2, r3
 800234a:	4b15      	ldr	r3, [pc, #84]	; (80023a0 <HAL_TIM_PeriodElapsedCallback+0x398>)
 800234c:	801a      	strh	r2, [r3, #0]
		  w4 = controller_output[3];
 800234e:	4b11      	ldr	r3, [pc, #68]	; (8002394 <HAL_TIM_PeriodElapsedCallback+0x38c>)
 8002350:	68db      	ldr	r3, [r3, #12]
 8002352:	b29a      	uxth	r2, r3
 8002354:	4b13      	ldr	r3, [pc, #76]	; (80023a4 <HAL_TIM_PeriodElapsedCallback+0x39c>)
 8002356:	801a      	strh	r2, [r3, #0]

		  if(armed) {
 8002358:	4b13      	ldr	r3, [pc, #76]	; (80023a8 <HAL_TIM_PeriodElapsedCallback+0x3a0>)
 800235a:	781b      	ldrb	r3, [r3, #0]
 800235c:	2b00      	cmp	r3, #0
 800235e:	d00d      	beq.n	800237c <HAL_TIM_PeriodElapsedCallback+0x374>
			  if(!motor_start) {
 8002360:	4b12      	ldr	r3, [pc, #72]	; (80023ac <HAL_TIM_PeriodElapsedCallback+0x3a4>)
 8002362:	781b      	ldrb	r3, [r3, #0]
 8002364:	f083 0301 	eor.w	r3, r3, #1
 8002368:	b2db      	uxtb	r3, r3
 800236a:	2b00      	cmp	r3, #0
 800236c:	d004      	beq.n	8002378 <HAL_TIM_PeriodElapsedCallback+0x370>
				  MotorBaslat();
 800236e:	f7ff fe2b 	bl	8001fc8 <_Z11MotorBaslatv>
				  motor_start = true;
 8002372:	4b0e      	ldr	r3, [pc, #56]	; (80023ac <HAL_TIM_PeriodElapsedCallback+0x3a4>)
 8002374:	2201      	movs	r2, #1
 8002376:	701a      	strb	r2, [r3, #0]
			  }

			  PWMYaz();
 8002378:	f7ff fdc2 	bl	8001f00 <_Z6PWMYazv>
		  }

		  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_1);
 800237c:	2102      	movs	r1, #2
 800237e:	480c      	ldr	r0, [pc, #48]	; (80023b0 <HAL_TIM_PeriodElapsedCallback+0x3a8>)
 8002380:	f001 f872 	bl	8003468 <HAL_GPIO_TogglePin>

		}
	}
 8002384:	bf00      	nop
 8002386:	3734      	adds	r7, #52	; 0x34
 8002388:	46bd      	mov	sp, r7
 800238a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800238c:	20000580 	.word	0x20000580
 8002390:	20000810 	.word	0x20000810
 8002394:	200007a0 	.word	0x200007a0
 8002398:	200007bc 	.word	0x200007bc
 800239c:	200007be 	.word	0x200007be
 80023a0:	200007c0 	.word	0x200007c0
 80023a4:	200007c2 	.word	0x200007c2
 80023a8:	20000809 	.word	0x20000809
 80023ac:	2000080a 	.word	0x2000080a
 80023b0:	40010c00 	.word	0x40010c00

080023b4 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)

{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b082      	sub	sp, #8
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]

 if(htim == &htim3) {
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	4a43      	ldr	r2, [pc, #268]	; (80024cc <HAL_TIM_IC_CaptureCallback+0x118>)
 80023c0:	4293      	cmp	r3, r2
 80023c2:	d17f      	bne.n	80024c4 <HAL_TIM_IC_CaptureCallback+0x110>

	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3)  // if the interrupt source is channel1
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	7f1b      	ldrb	r3, [r3, #28]
 80023c8:	2b04      	cmp	r3, #4
 80023ca:	d17b      	bne.n	80024c4 <HAL_TIM_IC_CaptureCallback+0x110>
	{
				IC_Val1 = IC_Val2;
 80023cc:	4b40      	ldr	r3, [pc, #256]	; (80024d0 <HAL_TIM_IC_CaptureCallback+0x11c>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	4a40      	ldr	r2, [pc, #256]	; (80024d4 <HAL_TIM_IC_CaptureCallback+0x120>)
 80023d2:	6013      	str	r3, [r2, #0]
				IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_3);  // read second value
 80023d4:	2108      	movs	r1, #8
 80023d6:	6878      	ldr	r0, [r7, #4]
 80023d8:	f003 fad4 	bl	8005984 <HAL_TIM_ReadCapturedValue>
 80023dc:	4603      	mov	r3, r0
 80023de:	461a      	mov	r2, r3
 80023e0:	4b3b      	ldr	r3, [pc, #236]	; (80024d0 <HAL_TIM_IC_CaptureCallback+0x11c>)
 80023e2:	601a      	str	r2, [r3, #0]
				Diff = IC_Val2-IC_Val1;
 80023e4:	4b3a      	ldr	r3, [pc, #232]	; (80024d0 <HAL_TIM_IC_CaptureCallback+0x11c>)
 80023e6:	681a      	ldr	r2, [r3, #0]
 80023e8:	4b3a      	ldr	r3, [pc, #232]	; (80024d4 <HAL_TIM_IC_CaptureCallback+0x120>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	1ad3      	subs	r3, r2, r3
 80023ee:	4a3a      	ldr	r2, [pc, #232]	; (80024d8 <HAL_TIM_IC_CaptureCallback+0x124>)
 80023f0:	6013      	str	r3, [r2, #0]
				if(Diff < 0) {
 80023f2:	4b39      	ldr	r3, [pc, #228]	; (80024d8 <HAL_TIM_IC_CaptureCallback+0x124>)
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	0fdb      	lsrs	r3, r3, #31
 80023f8:	b2db      	uxtb	r3, r3
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d006      	beq.n	800240c <HAL_TIM_IC_CaptureCallback+0x58>
					Diff+=65535;
 80023fe:	4b36      	ldr	r3, [pc, #216]	; (80024d8 <HAL_TIM_IC_CaptureCallback+0x124>)
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8002406:	33ff      	adds	r3, #255	; 0xff
 8002408:	4a33      	ldr	r2, [pc, #204]	; (80024d8 <HAL_TIM_IC_CaptureCallback+0x124>)
 800240a:	6013      	str	r3, [r2, #0]

				}
				//printf("Diff: %d\n",Diff);
				ch[i] = Diff;
 800240c:	4b33      	ldr	r3, [pc, #204]	; (80024dc <HAL_TIM_IC_CaptureCallback+0x128>)
 800240e:	881b      	ldrh	r3, [r3, #0]
 8002410:	b21b      	sxth	r3, r3
 8002412:	4619      	mov	r1, r3
 8002414:	4b30      	ldr	r3, [pc, #192]	; (80024d8 <HAL_TIM_IC_CaptureCallback+0x124>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	4a31      	ldr	r2, [pc, #196]	; (80024e0 <HAL_TIM_IC_CaptureCallback+0x12c>)
 800241a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
				if(1) {
					if(ch[i] > CH0) {
 800241e:	4b2f      	ldr	r3, [pc, #188]	; (80024dc <HAL_TIM_IC_CaptureCallback+0x128>)
 8002420:	881b      	ldrh	r3, [r3, #0]
 8002422:	b21b      	sxth	r3, r3
 8002424:	461a      	mov	r2, r3
 8002426:	4b2e      	ldr	r3, [pc, #184]	; (80024e0 <HAL_TIM_IC_CaptureCallback+0x12c>)
 8002428:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800242c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002430:	4293      	cmp	r3, r2
 8002432:	bfcc      	ite	gt
 8002434:	2301      	movgt	r3, #1
 8002436:	2300      	movle	r3, #0
 8002438:	b2db      	uxtb	r3, r3
 800243a:	2b00      	cmp	r3, #0
 800243c:	d006      	beq.n	800244c <HAL_TIM_IC_CaptureCallback+0x98>
						//ch[CH_NUM] = ch[i];
						i = -1;
 800243e:	4b27      	ldr	r3, [pc, #156]	; (80024dc <HAL_TIM_IC_CaptureCallback+0x128>)
 8002440:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002444:	801a      	strh	r2, [r3, #0]
						sync = 1;
 8002446:	4b27      	ldr	r3, [pc, #156]	; (80024e4 <HAL_TIM_IC_CaptureCallback+0x130>)
 8002448:	2201      	movs	r2, #1
 800244a:	801a      	strh	r2, [r3, #0]
					}
				}



				state_des.angles[0] =  pid.pwm2ang(ch[0]);
 800244c:	4b24      	ldr	r3, [pc, #144]	; (80024e0 <HAL_TIM_IC_CaptureCallback+0x12c>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	b29b      	uxth	r3, r3
 8002452:	4619      	mov	r1, r3
 8002454:	4824      	ldr	r0, [pc, #144]	; (80024e8 <HAL_TIM_IC_CaptureCallback+0x134>)
 8002456:	f006 f906 	bl	8008666 <_ZN3PID7pwm2angEt>
 800245a:	4603      	mov	r3, r0
 800245c:	4a23      	ldr	r2, [pc, #140]	; (80024ec <HAL_TIM_IC_CaptureCallback+0x138>)
 800245e:	6013      	str	r3, [r2, #0]
				state_des.angles[1] =  pid.pwm2ang(ch[1]);
 8002460:	4b1f      	ldr	r3, [pc, #124]	; (80024e0 <HAL_TIM_IC_CaptureCallback+0x12c>)
 8002462:	685b      	ldr	r3, [r3, #4]
 8002464:	b29b      	uxth	r3, r3
 8002466:	4619      	mov	r1, r3
 8002468:	481f      	ldr	r0, [pc, #124]	; (80024e8 <HAL_TIM_IC_CaptureCallback+0x134>)
 800246a:	f006 f8fc 	bl	8008666 <_ZN3PID7pwm2angEt>
 800246e:	4603      	mov	r3, r0
 8002470:	4a1e      	ldr	r2, [pc, #120]	; (80024ec <HAL_TIM_IC_CaptureCallback+0x138>)
 8002472:	6053      	str	r3, [r2, #4]
				state_des.angles[2] =  0;
 8002474:	4b1d      	ldr	r3, [pc, #116]	; (80024ec <HAL_TIM_IC_CaptureCallback+0x138>)
 8002476:	f04f 0200 	mov.w	r2, #0
 800247a:	609a      	str	r2, [r3, #8]
				state_des.rates[2] = pid.pwm2rate(ch[3]);
 800247c:	4b18      	ldr	r3, [pc, #96]	; (80024e0 <HAL_TIM_IC_CaptureCallback+0x12c>)
 800247e:	68db      	ldr	r3, [r3, #12]
 8002480:	b29b      	uxth	r3, r3
 8002482:	4619      	mov	r1, r3
 8002484:	4818      	ldr	r0, [pc, #96]	; (80024e8 <HAL_TIM_IC_CaptureCallback+0x134>)
 8002486:	f006 f916 	bl	80086b6 <_ZN3PID8pwm2rateEt>
 800248a:	4603      	mov	r3, r0
 800248c:	4a17      	ldr	r2, [pc, #92]	; (80024ec <HAL_TIM_IC_CaptureCallback+0x138>)
 800248e:	6153      	str	r3, [r2, #20]

				i++;
 8002490:	4b12      	ldr	r3, [pc, #72]	; (80024dc <HAL_TIM_IC_CaptureCallback+0x128>)
 8002492:	881b      	ldrh	r3, [r3, #0]
 8002494:	b21b      	sxth	r3, r3
 8002496:	b29b      	uxth	r3, r3
 8002498:	3301      	adds	r3, #1
 800249a:	b29b      	uxth	r3, r3
 800249c:	b21a      	sxth	r2, r3
 800249e:	4b0f      	ldr	r3, [pc, #60]	; (80024dc <HAL_TIM_IC_CaptureCallback+0x128>)
 80024a0:	801a      	strh	r2, [r3, #0]
				i = i % (CH_NUM+1);
 80024a2:	4b0e      	ldr	r3, [pc, #56]	; (80024dc <HAL_TIM_IC_CaptureCallback+0x128>)
 80024a4:	881b      	ldrh	r3, [r3, #0]
 80024a6:	b21b      	sxth	r3, r3
 80024a8:	4619      	mov	r1, r3
 80024aa:	4b11      	ldr	r3, [pc, #68]	; (80024f0 <HAL_TIM_IC_CaptureCallback+0x13c>)
 80024ac:	fb83 2301 	smull	r2, r3, r3, r1
 80024b0:	105a      	asrs	r2, r3, #1
 80024b2:	17cb      	asrs	r3, r1, #31
 80024b4:	1ad2      	subs	r2, r2, r3
 80024b6:	4613      	mov	r3, r2
 80024b8:	00db      	lsls	r3, r3, #3
 80024ba:	4413      	add	r3, r2
 80024bc:	1aca      	subs	r2, r1, r3
 80024be:	b212      	sxth	r2, r2
 80024c0:	4b06      	ldr	r3, [pc, #24]	; (80024dc <HAL_TIM_IC_CaptureCallback+0x128>)
 80024c2:	801a      	strh	r2, [r3, #0]
			//	__HAL_TIM_SET_CAPTUREPOLARITY(htim,TIM_CHANNEL_2,TIM_INPUTCHANNELPOLARITY_RISING);


	 }
	}
}
 80024c4:	bf00      	nop
 80024c6:	3708      	adds	r7, #8
 80024c8:	46bd      	mov	sp, r7
 80024ca:	bd80      	pop	{r7, pc}
 80024cc:	20000170 	.word	0x20000170
 80024d0:	200007c4 	.word	0x200007c4
 80024d4:	200007c8 	.word	0x200007c8
 80024d8:	200007cc 	.word	0x200007cc
 80024dc:	200007d0 	.word	0x200007d0
 80024e0:	200007d4 	.word	0x200007d4
 80024e4:	200007f8 	.word	0x200007f8
 80024e8:	20000510 	.word	0x20000510
 80024ec:	2000026c 	.word	0x2000026c
 80024f0:	38e38e39 	.word	0x38e38e39

080024f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80024f4:	b480      	push	{r7}
 80024f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80024f8:	b672      	cpsid	i
}
 80024fa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80024fc:	e7fe      	b.n	80024fc <Error_Handler+0x8>

080024fe <_ZNSt12_Vector_baseIdSaIdEE12_Vector_implC1Ev>:
	_Vector_impl() _GLIBCXX_NOEXCEPT_IF(
 80024fe:	b580      	push	{r7, lr}
 8002500:	b082      	sub	sp, #8
 8002502:	af00      	add	r7, sp, #0
 8002504:	6078      	str	r0, [r7, #4]
	: _Tp_alloc_type()
 8002506:	6878      	ldr	r0, [r7, #4]
 8002508:	f000 f85e 	bl	80025c8 <_ZNSaIdEC1Ev>
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	4618      	mov	r0, r3
 8002510:	f000 f866 	bl	80025e0 <_ZNSt12_Vector_baseIdSaIdEE17_Vector_impl_dataC1Ev>
	{ }
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	4618      	mov	r0, r3
 8002518:	3708      	adds	r7, #8
 800251a:	46bd      	mov	sp, r7
 800251c:	bd80      	pop	{r7, pc}

0800251e <_ZNSaIdED1Ev>:

      template<typename _Tp1>
	_GLIBCXX20_CONSTEXPR
	allocator(const allocator<_Tp1>&) _GLIBCXX_NOTHROW { }

      ~allocator() _GLIBCXX_NOTHROW { }
 800251e:	b580      	push	{r7, lr}
 8002520:	b082      	sub	sp, #8
 8002522:	af00      	add	r7, sp, #0
 8002524:	6078      	str	r0, [r7, #4]
 8002526:	6878      	ldr	r0, [r7, #4]
 8002528:	f000 f86d 	bl	8002606 <_ZN9__gnu_cxx13new_allocatorIdED1Ev>
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	4618      	mov	r0, r3
 8002530:	3708      	adds	r7, #8
 8002532:	46bd      	mov	sp, r7
 8002534:	bd80      	pop	{r7, pc}

08002536 <_ZNSt12_Vector_baseIdSaIdEED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 8002536:	b580      	push	{r7, lr}
 8002538:	b082      	sub	sp, #8
 800253a:	af00      	add	r7, sp, #0
 800253c:	6078      	str	r0, [r7, #4]
	_M_deallocate(_M_impl._M_start,
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6819      	ldr	r1, [r3, #0]
		      _M_impl._M_end_of_storage - _M_impl._M_start);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	689a      	ldr	r2, [r3, #8]
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	1ad3      	subs	r3, r2, r3
 800254c:	10db      	asrs	r3, r3, #3
	_M_deallocate(_M_impl._M_start,
 800254e:	461a      	mov	r2, r3
 8002550:	6878      	ldr	r0, [r7, #4]
 8002552:	f000 f862 	bl	800261a <_ZNSt12_Vector_baseIdSaIdEE13_M_deallocateEPdj>
      }
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	4618      	mov	r0, r3
 800255a:	f7fe feeb 	bl	8001334 <_ZNSt12_Vector_baseIdSaIdEE12_Vector_implD1Ev>
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	4618      	mov	r0, r3
 8002562:	3708      	adds	r7, #8
 8002564:	46bd      	mov	sp, r7
 8002566:	bd80      	pop	{r7, pc}

08002568 <_ZNSt6vectorIdSaIdEED1Ev>:
       *  The dtor only erases the elements, and note that if the
       *  elements themselves are pointers, the pointed-to memory is
       *  not touched in any way.  Managing the pointer is the user's
       *  responsibility.
       */
      ~vector() _GLIBCXX_NOEXCEPT
 8002568:	b5b0      	push	{r4, r5, r7, lr}
 800256a:	b082      	sub	sp, #8
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
      {
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681c      	ldr	r4, [r3, #0]
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	685d      	ldr	r5, [r3, #4]
		      _M_get_Tp_allocator());
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	4618      	mov	r0, r3
 800257c:	f000 f860 	bl	8002640 <_ZNSt12_Vector_baseIdSaIdEE19_M_get_Tp_allocatorEv>
 8002580:	4603      	mov	r3, r0
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8002582:	461a      	mov	r2, r3
 8002584:	4629      	mov	r1, r5
 8002586:	4620      	mov	r0, r4
 8002588:	f000 f864 	bl	8002654 <_ZSt8_DestroyIPddEvT_S1_RSaIT0_E>
	_GLIBCXX_ASAN_ANNOTATE_BEFORE_DEALLOC;
      }
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	4618      	mov	r0, r3
 8002590:	f7ff ffd1 	bl	8002536 <_ZNSt12_Vector_baseIdSaIdEED1Ev>
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	4618      	mov	r0, r3
 8002598:	3708      	adds	r7, #8
 800259a:	46bd      	mov	sp, r7
 800259c:	bdb0      	pop	{r4, r5, r7, pc}

0800259e <_ZNSt6vectorIdSaIdEEaSEOS1_>:
       *  Afterwards @a __x is a valid, but unspecified %vector.
       *
       *  Whether the allocator is moved depends on the allocator traits.
       */
      vector&
      operator=(vector&& __x) noexcept(_Alloc_traits::_S_nothrow_move())
 800259e:	b590      	push	{r4, r7, lr}
 80025a0:	b085      	sub	sp, #20
 80025a2:	af00      	add	r7, sp, #0
 80025a4:	6078      	str	r0, [r7, #4]
 80025a6:	6039      	str	r1, [r7, #0]
      {
	constexpr bool __move_storage =
 80025a8:	2301      	movs	r3, #1
 80025aa:	73fb      	strb	r3, [r7, #15]
	  _Alloc_traits::_S_propagate_on_move_assign()
	  || _Alloc_traits::_S_always_equal();
	_M_move_assign(std::move(__x), __bool_constant<__move_storage>());
 80025ac:	6838      	ldr	r0, [r7, #0]
 80025ae:	f000 f85f 	bl	8002670 <_ZSt4moveIRSt6vectorIdSaIdEEEONSt16remove_referenceIT_E4typeEOS5_>
 80025b2:	4603      	mov	r3, r0
 80025b4:	4622      	mov	r2, r4
 80025b6:	4619      	mov	r1, r3
 80025b8:	6878      	ldr	r0, [r7, #4]
 80025ba:	f000 f863 	bl	8002684 <_ZNSt6vectorIdSaIdEE14_M_move_assignEOS1_St17integral_constantIbLb1EE>
	return *this;
 80025be:	687b      	ldr	r3, [r7, #4]
      }
 80025c0:	4618      	mov	r0, r3
 80025c2:	3714      	adds	r7, #20
 80025c4:	46bd      	mov	sp, r7
 80025c6:	bd90      	pop	{r4, r7, pc}

080025c8 <_ZNSaIdEC1Ev>:
      allocator() _GLIBCXX_NOTHROW { }
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b082      	sub	sp, #8
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
 80025d0:	6878      	ldr	r0, [r7, #4]
 80025d2:	f000 f895 	bl	8002700 <_ZN9__gnu_cxx13new_allocatorIdEC1Ev>
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	4618      	mov	r0, r3
 80025da:	3708      	adds	r7, #8
 80025dc:	46bd      	mov	sp, r7
 80025de:	bd80      	pop	{r7, pc}

080025e0 <_ZNSt12_Vector_baseIdSaIdEE17_Vector_impl_dataC1Ev>:
	_Vector_impl_data() _GLIBCXX_NOEXCEPT
 80025e0:	b480      	push	{r7}
 80025e2:	b083      	sub	sp, #12
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2200      	movs	r2, #0
 80025ec:	601a      	str	r2, [r3, #0]
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	2200      	movs	r2, #0
 80025f2:	605a      	str	r2, [r3, #4]
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2200      	movs	r2, #0
 80025f8:	609a      	str	r2, [r3, #8]
	{ }
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	4618      	mov	r0, r3
 80025fe:	370c      	adds	r7, #12
 8002600:	46bd      	mov	sp, r7
 8002602:	bc80      	pop	{r7}
 8002604:	4770      	bx	lr

08002606 <_ZN9__gnu_cxx13new_allocatorIdED1Ev>:

      template<typename _Tp1>
	_GLIBCXX20_CONSTEXPR
	new_allocator(const new_allocator<_Tp1>&) _GLIBCXX_USE_NOEXCEPT { }

      ~new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8002606:	b480      	push	{r7}
 8002608:	b083      	sub	sp, #12
 800260a:	af00      	add	r7, sp, #0
 800260c:	6078      	str	r0, [r7, #4]
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	4618      	mov	r0, r3
 8002612:	370c      	adds	r7, #12
 8002614:	46bd      	mov	sp, r7
 8002616:	bc80      	pop	{r7}
 8002618:	4770      	bx	lr

0800261a <_ZNSt12_Vector_baseIdSaIdEE13_M_deallocateEPdj>:
      _M_deallocate(pointer __p, size_t __n)
 800261a:	b580      	push	{r7, lr}
 800261c:	b084      	sub	sp, #16
 800261e:	af00      	add	r7, sp, #0
 8002620:	60f8      	str	r0, [r7, #12]
 8002622:	60b9      	str	r1, [r7, #8]
 8002624:	607a      	str	r2, [r7, #4]
	if (__p)
 8002626:	68bb      	ldr	r3, [r7, #8]
 8002628:	2b00      	cmp	r3, #0
 800262a:	d005      	beq.n	8002638 <_ZNSt12_Vector_baseIdSaIdEE13_M_deallocateEPdj+0x1e>
	  _Tr::deallocate(_M_impl, __p, __n);
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	687a      	ldr	r2, [r7, #4]
 8002630:	68b9      	ldr	r1, [r7, #8]
 8002632:	4618      	mov	r0, r3
 8002634:	f000 f86e 	bl	8002714 <_ZNSt16allocator_traitsISaIdEE10deallocateERS0_Pdj>
      }
 8002638:	bf00      	nop
 800263a:	3710      	adds	r7, #16
 800263c:	46bd      	mov	sp, r7
 800263e:	bd80      	pop	{r7, pc}

08002640 <_ZNSt12_Vector_baseIdSaIdEE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 8002640:	b480      	push	{r7}
 8002642:	b083      	sub	sp, #12
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	4618      	mov	r0, r3
 800264c:	370c      	adds	r7, #12
 800264e:	46bd      	mov	sp, r7
 8002650:	bc80      	pop	{r7}
 8002652:	4770      	bx	lr

08002654 <_ZSt8_DestroyIPddEvT_S1_RSaIT0_E>:
	__traits::destroy(__alloc, std::__addressof(*__first));
    }

  template<typename _ForwardIterator, typename _Tp>
    inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last,
 8002654:	b580      	push	{r7, lr}
 8002656:	b084      	sub	sp, #16
 8002658:	af00      	add	r7, sp, #0
 800265a:	60f8      	str	r0, [r7, #12]
 800265c:	60b9      	str	r1, [r7, #8]
 800265e:	607a      	str	r2, [r7, #4]
	     allocator<_Tp>&)
    {
      _Destroy(__first, __last);
 8002660:	68b9      	ldr	r1, [r7, #8]
 8002662:	68f8      	ldr	r0, [r7, #12]
 8002664:	f000 f865 	bl	8002732 <_ZSt8_DestroyIPdEvT_S1_>
    }
 8002668:	bf00      	nop
 800266a:	3710      	adds	r7, #16
 800266c:	46bd      	mov	sp, r7
 800266e:	bd80      	pop	{r7, pc}

08002670 <_ZSt4moveIRSt6vectorIdSaIdEEEONSt16remove_referenceIT_E4typeEOS5_>:
   *  @param  __t  A thing of arbitrary type.
   *  @return The parameter cast to an rvalue-reference to allow moving it.
  */
  template<typename _Tp>
    constexpr typename std::remove_reference<_Tp>::type&&
    move(_Tp&& __t) noexcept
 8002670:	b480      	push	{r7}
 8002672:	b083      	sub	sp, #12
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	4618      	mov	r0, r3
 800267c:	370c      	adds	r7, #12
 800267e:	46bd      	mov	sp, r7
 8002680:	bc80      	pop	{r7}
 8002682:	4770      	bx	lr

08002684 <_ZNSt6vectorIdSaIdEE14_M_move_assignEOS1_St17integral_constantIbLb1EE>:
    private:
      // Constant-time move assignment when source object's memory can be
      // moved, either because the source's allocator will move too
      // or because the allocators are equal.
      void
      _M_move_assign(vector&& __x, true_type) noexcept
 8002684:	b590      	push	{r4, r7, lr}
 8002686:	b089      	sub	sp, #36	; 0x24
 8002688:	af00      	add	r7, sp, #0
 800268a:	60f8      	str	r0, [r7, #12]
 800268c:	60b9      	str	r1, [r7, #8]
 800268e:	713a      	strb	r2, [r7, #4]
      {
	vector __tmp(get_allocator());
 8002690:	68fa      	ldr	r2, [r7, #12]
 8002692:	f107 031c 	add.w	r3, r7, #28
 8002696:	4611      	mov	r1, r2
 8002698:	4618      	mov	r0, r3
 800269a:	f000 f857 	bl	800274c <_ZNKSt12_Vector_baseIdSaIdEE13get_allocatorEv>
 800269e:	f107 021c 	add.w	r2, r7, #28
 80026a2:	f107 0310 	add.w	r3, r7, #16
 80026a6:	4611      	mov	r1, r2
 80026a8:	4618      	mov	r0, r3
 80026aa:	f000 f860 	bl	800276e <_ZNSt6vectorIdSaIdEEC1ERKS0_>
 80026ae:	f107 031c 	add.w	r3, r7, #28
 80026b2:	4618      	mov	r0, r3
 80026b4:	f7ff ff33 	bl	800251e <_ZNSaIdED1Ev>
	this->_M_impl._M_swap_data(__x._M_impl);
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	68ba      	ldr	r2, [r7, #8]
 80026bc:	4611      	mov	r1, r2
 80026be:	4618      	mov	r0, r3
 80026c0:	f000 f864 	bl	800278c <_ZNSt12_Vector_baseIdSaIdEE17_Vector_impl_data12_M_swap_dataERS2_>
	__tmp._M_impl._M_swap_data(__x._M_impl);
 80026c4:	68ba      	ldr	r2, [r7, #8]
 80026c6:	f107 0310 	add.w	r3, r7, #16
 80026ca:	4611      	mov	r1, r2
 80026cc:	4618      	mov	r0, r3
 80026ce:	f000 f85d 	bl	800278c <_ZNSt12_Vector_baseIdSaIdEE17_Vector_impl_data12_M_swap_dataERS2_>
	std::__alloc_on_move(_M_get_Tp_allocator(), __x._M_get_Tp_allocator());
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	4618      	mov	r0, r3
 80026d6:	f7ff ffb3 	bl	8002640 <_ZNSt12_Vector_baseIdSaIdEE19_M_get_Tp_allocatorEv>
 80026da:	4604      	mov	r4, r0
 80026dc:	68bb      	ldr	r3, [r7, #8]
 80026de:	4618      	mov	r0, r3
 80026e0:	f7ff ffae 	bl	8002640 <_ZNSt12_Vector_baseIdSaIdEE19_M_get_Tp_allocatorEv>
 80026e4:	4603      	mov	r3, r0
 80026e6:	4619      	mov	r1, r3
 80026e8:	4620      	mov	r0, r4
 80026ea:	f000 f86d 	bl	80027c8 <_ZSt15__alloc_on_moveISaIdEEvRT_S2_>
	vector __tmp(get_allocator());
 80026ee:	f107 0310 	add.w	r3, r7, #16
 80026f2:	4618      	mov	r0, r3
 80026f4:	f7ff ff38 	bl	8002568 <_ZNSt6vectorIdSaIdEED1Ev>
      }
 80026f8:	bf00      	nop
 80026fa:	3724      	adds	r7, #36	; 0x24
 80026fc:	46bd      	mov	sp, r7
 80026fe:	bd90      	pop	{r4, r7, pc}

08002700 <_ZN9__gnu_cxx13new_allocatorIdEC1Ev>:
      new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8002700:	b480      	push	{r7}
 8002702:	b083      	sub	sp, #12
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	4618      	mov	r0, r3
 800270c:	370c      	adds	r7, #12
 800270e:	46bd      	mov	sp, r7
 8002710:	bc80      	pop	{r7}
 8002712:	4770      	bx	lr

08002714 <_ZNSt16allocator_traitsISaIdEE10deallocateERS0_Pdj>:
       *  @param  __n  The number of objects space was allocated for.
       *
       *  Calls <tt> a.deallocate(p, n) </tt>
      */
      static void
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 8002714:	b580      	push	{r7, lr}
 8002716:	b084      	sub	sp, #16
 8002718:	af00      	add	r7, sp, #0
 800271a:	60f8      	str	r0, [r7, #12]
 800271c:	60b9      	str	r1, [r7, #8]
 800271e:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 8002720:	687a      	ldr	r2, [r7, #4]
 8002722:	68b9      	ldr	r1, [r7, #8]
 8002724:	68f8      	ldr	r0, [r7, #12]
 8002726:	f000 f85d 	bl	80027e4 <_ZN9__gnu_cxx13new_allocatorIdE10deallocateEPdj>
 800272a:	bf00      	nop
 800272c:	3710      	adds	r7, #16
 800272e:	46bd      	mov	sp, r7
 8002730:	bd80      	pop	{r7, pc}

08002732 <_ZSt8_DestroyIPdEvT_S1_>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 8002732:	b580      	push	{r7, lr}
 8002734:	b082      	sub	sp, #8
 8002736:	af00      	add	r7, sp, #0
 8002738:	6078      	str	r0, [r7, #4]
 800273a:	6039      	str	r1, [r7, #0]
	__destroy(__first, __last);
 800273c:	6839      	ldr	r1, [r7, #0]
 800273e:	6878      	ldr	r0, [r7, #4]
 8002740:	f000 f85d 	bl	80027fe <_ZNSt12_Destroy_auxILb1EE9__destroyIPdEEvT_S3_>
    }
 8002744:	bf00      	nop
 8002746:	3708      	adds	r7, #8
 8002748:	46bd      	mov	sp, r7
 800274a:	bd80      	pop	{r7, pc}

0800274c <_ZNKSt12_Vector_baseIdSaIdEE13get_allocatorEv>:
      get_allocator() const _GLIBCXX_NOEXCEPT
 800274c:	b580      	push	{r7, lr}
 800274e:	b082      	sub	sp, #8
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
 8002754:	6039      	str	r1, [r7, #0]
      { return allocator_type(_M_get_Tp_allocator()); }
 8002756:	6838      	ldr	r0, [r7, #0]
 8002758:	f000 f85b 	bl	8002812 <_ZNKSt12_Vector_baseIdSaIdEE19_M_get_Tp_allocatorEv>
 800275c:	4603      	mov	r3, r0
 800275e:	4619      	mov	r1, r3
 8002760:	6878      	ldr	r0, [r7, #4]
 8002762:	f000 f860 	bl	8002826 <_ZNSaIdEC1ERKS_>
 8002766:	6878      	ldr	r0, [r7, #4]
 8002768:	3708      	adds	r7, #8
 800276a:	46bd      	mov	sp, r7
 800276c:	bd80      	pop	{r7, pc}

0800276e <_ZNSt6vectorIdSaIdEEC1ERKS0_>:
      vector(const allocator_type& __a) _GLIBCXX_NOEXCEPT
 800276e:	b580      	push	{r7, lr}
 8002770:	b082      	sub	sp, #8
 8002772:	af00      	add	r7, sp, #0
 8002774:	6078      	str	r0, [r7, #4]
 8002776:	6039      	str	r1, [r7, #0]
      : _Base(__a) { }
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	6839      	ldr	r1, [r7, #0]
 800277c:	4618      	mov	r0, r3
 800277e:	f000 f860 	bl	8002842 <_ZNSt12_Vector_baseIdSaIdEEC1ERKS0_>
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	4618      	mov	r0, r3
 8002786:	3708      	adds	r7, #8
 8002788:	46bd      	mov	sp, r7
 800278a:	bd80      	pop	{r7, pc}

0800278c <_ZNSt12_Vector_baseIdSaIdEE17_Vector_impl_data12_M_swap_dataERS2_>:
	_M_swap_data(_Vector_impl_data& __x) _GLIBCXX_NOEXCEPT
 800278c:	b580      	push	{r7, lr}
 800278e:	b086      	sub	sp, #24
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
 8002794:	6039      	str	r1, [r7, #0]
	  _Vector_impl_data __tmp;
 8002796:	f107 030c 	add.w	r3, r7, #12
 800279a:	4618      	mov	r0, r3
 800279c:	f7ff ff20 	bl	80025e0 <_ZNSt12_Vector_baseIdSaIdEE17_Vector_impl_dataC1Ev>
	  __tmp._M_copy_data(*this);
 80027a0:	f107 030c 	add.w	r3, r7, #12
 80027a4:	6879      	ldr	r1, [r7, #4]
 80027a6:	4618      	mov	r0, r3
 80027a8:	f000 f85a 	bl	8002860 <_ZNSt12_Vector_baseIdSaIdEE17_Vector_impl_data12_M_copy_dataERKS2_>
	  _M_copy_data(__x);
 80027ac:	6839      	ldr	r1, [r7, #0]
 80027ae:	6878      	ldr	r0, [r7, #4]
 80027b0:	f000 f856 	bl	8002860 <_ZNSt12_Vector_baseIdSaIdEE17_Vector_impl_data12_M_copy_dataERKS2_>
	  __x._M_copy_data(__tmp);
 80027b4:	f107 030c 	add.w	r3, r7, #12
 80027b8:	4619      	mov	r1, r3
 80027ba:	6838      	ldr	r0, [r7, #0]
 80027bc:	f000 f850 	bl	8002860 <_ZNSt12_Vector_baseIdSaIdEE17_Vector_impl_data12_M_copy_dataERKS2_>
	}
 80027c0:	bf00      	nop
 80027c2:	3718      	adds	r7, #24
 80027c4:	46bd      	mov	sp, r7
 80027c6:	bd80      	pop	{r7, pc}

080027c8 <_ZSt15__alloc_on_moveISaIdEEvRT_S2_>:
  template<typename _Alloc>
    inline void __do_alloc_on_move(_Alloc&, _Alloc&, false_type)
    { }

  template<typename _Alloc>
    inline void __alloc_on_move(_Alloc& __one, _Alloc& __two)
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b084      	sub	sp, #16
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
 80027d0:	6039      	str	r1, [r7, #0]
    {
      typedef allocator_traits<_Alloc> __traits;
      typedef typename __traits::propagate_on_container_move_assignment __pocma;
      __do_alloc_on_move(__one, __two, __pocma());
 80027d2:	461a      	mov	r2, r3
 80027d4:	6839      	ldr	r1, [r7, #0]
 80027d6:	6878      	ldr	r0, [r7, #4]
 80027d8:	f000 f858 	bl	800288c <_ZSt18__do_alloc_on_moveISaIdEEvRT_S2_St17integral_constantIbLb1EE>
    }
 80027dc:	bf00      	nop
 80027de:	3710      	adds	r7, #16
 80027e0:	46bd      	mov	sp, r7
 80027e2:	bd80      	pop	{r7, pc}

080027e4 <_ZN9__gnu_cxx13new_allocatorIdE10deallocateEPdj>:
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
      }

      // __p is not permitted to be a null pointer.
      void
      deallocate(pointer __p, size_type)
 80027e4:	b580      	push	{r7, lr}
 80027e6:	b084      	sub	sp, #16
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	60f8      	str	r0, [r7, #12]
 80027ec:	60b9      	str	r1, [r7, #8]
 80027ee:	607a      	str	r2, [r7, #4]
	  {
	    ::operator delete(__p, std::align_val_t(alignof(_Tp)));
	    return;
	  }
#endif
	::operator delete(__p);
 80027f0:	68b8      	ldr	r0, [r7, #8]
 80027f2:	f005 ffdb 	bl	80087ac <_ZdlPv>
      }
 80027f6:	bf00      	nop
 80027f8:	3710      	adds	r7, #16
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bd80      	pop	{r7, pc}

080027fe <_ZNSt12_Destroy_auxILb1EE9__destroyIPdEEvT_S3_>:
        __destroy(_ForwardIterator, _ForwardIterator) { }
 80027fe:	b480      	push	{r7}
 8002800:	b083      	sub	sp, #12
 8002802:	af00      	add	r7, sp, #0
 8002804:	6078      	str	r0, [r7, #4]
 8002806:	6039      	str	r1, [r7, #0]
 8002808:	bf00      	nop
 800280a:	370c      	adds	r7, #12
 800280c:	46bd      	mov	sp, r7
 800280e:	bc80      	pop	{r7}
 8002810:	4770      	bx	lr

08002812 <_ZNKSt12_Vector_baseIdSaIdEE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() const _GLIBCXX_NOEXCEPT
 8002812:	b480      	push	{r7}
 8002814:	b083      	sub	sp, #12
 8002816:	af00      	add	r7, sp, #0
 8002818:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	4618      	mov	r0, r3
 800281e:	370c      	adds	r7, #12
 8002820:	46bd      	mov	sp, r7
 8002822:	bc80      	pop	{r7}
 8002824:	4770      	bx	lr

08002826 <_ZNSaIdEC1ERKS_>:
      allocator(const allocator& __a) _GLIBCXX_NOTHROW
 8002826:	b580      	push	{r7, lr}
 8002828:	b082      	sub	sp, #8
 800282a:	af00      	add	r7, sp, #0
 800282c:	6078      	str	r0, [r7, #4]
 800282e:	6039      	str	r1, [r7, #0]
      : __allocator_base<_Tp>(__a) { }
 8002830:	6839      	ldr	r1, [r7, #0]
 8002832:	6878      	ldr	r0, [r7, #4]
 8002834:	f000 f837 	bl	80028a6 <_ZN9__gnu_cxx13new_allocatorIdEC1ERKS1_>
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	4618      	mov	r0, r3
 800283c:	3708      	adds	r7, #8
 800283e:	46bd      	mov	sp, r7
 8002840:	bd80      	pop	{r7, pc}

08002842 <_ZNSt12_Vector_baseIdSaIdEEC1ERKS0_>:
      _Vector_base(const allocator_type& __a) _GLIBCXX_NOEXCEPT
 8002842:	b580      	push	{r7, lr}
 8002844:	b082      	sub	sp, #8
 8002846:	af00      	add	r7, sp, #0
 8002848:	6078      	str	r0, [r7, #4]
 800284a:	6039      	str	r1, [r7, #0]
      : _M_impl(__a) { }
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6839      	ldr	r1, [r7, #0]
 8002850:	4618      	mov	r0, r3
 8002852:	f000 f833 	bl	80028bc <_ZNSt12_Vector_baseIdSaIdEE12_Vector_implC1ERKS0_>
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	4618      	mov	r0, r3
 800285a:	3708      	adds	r7, #8
 800285c:	46bd      	mov	sp, r7
 800285e:	bd80      	pop	{r7, pc}

08002860 <_ZNSt12_Vector_baseIdSaIdEE17_Vector_impl_data12_M_copy_dataERKS2_>:
	_M_copy_data(_Vector_impl_data const& __x) _GLIBCXX_NOEXCEPT
 8002860:	b480      	push	{r7}
 8002862:	b083      	sub	sp, #12
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
 8002868:	6039      	str	r1, [r7, #0]
	  _M_start = __x._M_start;
 800286a:	683b      	ldr	r3, [r7, #0]
 800286c:	681a      	ldr	r2, [r3, #0]
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	601a      	str	r2, [r3, #0]
	  _M_finish = __x._M_finish;
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	685a      	ldr	r2, [r3, #4]
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	605a      	str	r2, [r3, #4]
	  _M_end_of_storage = __x._M_end_of_storage;
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	689a      	ldr	r2, [r3, #8]
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	609a      	str	r2, [r3, #8]
	}
 8002882:	bf00      	nop
 8002884:	370c      	adds	r7, #12
 8002886:	46bd      	mov	sp, r7
 8002888:	bc80      	pop	{r7}
 800288a:	4770      	bx	lr

0800288c <_ZSt18__do_alloc_on_moveISaIdEEvRT_S2_St17integral_constantIbLb1EE>:
    inline void __do_alloc_on_move(_Alloc& __one, _Alloc& __two, true_type)
 800288c:	b580      	push	{r7, lr}
 800288e:	b084      	sub	sp, #16
 8002890:	af00      	add	r7, sp, #0
 8002892:	60f8      	str	r0, [r7, #12]
 8002894:	60b9      	str	r1, [r7, #8]
 8002896:	713a      	strb	r2, [r7, #4]
    { __one = std::move(__two); }
 8002898:	68b8      	ldr	r0, [r7, #8]
 800289a:	f000 f821 	bl	80028e0 <_ZSt4moveIRSaIdEEONSt16remove_referenceIT_E4typeEOS3_>
 800289e:	bf00      	nop
 80028a0:	3710      	adds	r7, #16
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bd80      	pop	{r7, pc}

080028a6 <_ZN9__gnu_cxx13new_allocatorIdEC1ERKS1_>:
      new_allocator(const new_allocator&) _GLIBCXX_USE_NOEXCEPT { }
 80028a6:	b480      	push	{r7}
 80028a8:	b083      	sub	sp, #12
 80028aa:	af00      	add	r7, sp, #0
 80028ac:	6078      	str	r0, [r7, #4]
 80028ae:	6039      	str	r1, [r7, #0]
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	4618      	mov	r0, r3
 80028b4:	370c      	adds	r7, #12
 80028b6:	46bd      	mov	sp, r7
 80028b8:	bc80      	pop	{r7}
 80028ba:	4770      	bx	lr

080028bc <_ZNSt12_Vector_baseIdSaIdEE12_Vector_implC1ERKS0_>:
	_Vector_impl(_Tp_alloc_type const& __a) _GLIBCXX_NOEXCEPT
 80028bc:	b580      	push	{r7, lr}
 80028be:	b082      	sub	sp, #8
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
 80028c4:	6039      	str	r1, [r7, #0]
	: _Tp_alloc_type(__a)
 80028c6:	6839      	ldr	r1, [r7, #0]
 80028c8:	6878      	ldr	r0, [r7, #4]
 80028ca:	f7ff ffac 	bl	8002826 <_ZNSaIdEC1ERKS_>
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	4618      	mov	r0, r3
 80028d2:	f7ff fe85 	bl	80025e0 <_ZNSt12_Vector_baseIdSaIdEE17_Vector_impl_dataC1Ev>
	{ }
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	4618      	mov	r0, r3
 80028da:	3708      	adds	r7, #8
 80028dc:	46bd      	mov	sp, r7
 80028de:	bd80      	pop	{r7, pc}

080028e0 <_ZSt4moveIRSaIdEEONSt16remove_referenceIT_E4typeEOS3_>:
    move(_Tp&& __t) noexcept
 80028e0:	b480      	push	{r7}
 80028e2:	b083      	sub	sp, #12
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	4618      	mov	r0, r3
 80028ec:	370c      	adds	r7, #12
 80028ee:	46bd      	mov	sp, r7
 80028f0:	bc80      	pop	{r7}
 80028f2:	4770      	bx	lr

080028f4 <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b082      	sub	sp, #8
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
 80028fc:	6039      	str	r1, [r7, #0]
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	2b01      	cmp	r3, #1
 8002902:	d110      	bne.n	8002926 <_Z41__static_initialization_and_destruction_0ii+0x32>
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800290a:	4293      	cmp	r3, r2
 800290c:	d10b      	bne.n	8002926 <_Z41__static_initialization_and_destruction_0ii+0x32>
Kalman_Filtresi EKF;
 800290e:	4812      	ldr	r0, [pc, #72]	; (8002958 <_Z41__static_initialization_and_destruction_0ii+0x64>)
 8002910:	f004 fc3a 	bl	8007188 <_ZN15Kalman_FiltresiC1Ev>
PID pid;
 8002914:	4811      	ldr	r0, [pc, #68]	; (800295c <_Z41__static_initialization_and_destruction_0ii+0x68>)
 8002916:	f005 fc2d 	bl	8008174 <_ZN3PIDC1Ev>
Controller controller;
 800291a:	4811      	ldr	r0, [pc, #68]	; (8002960 <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 800291c:	f003 febc 	bl	8006698 <_ZN10ControllerC1Ev>
std::vector<double> controller_output_ang;
 8002920:	4810      	ldr	r0, [pc, #64]	; (8002964 <_Z41__static_initialization_and_destruction_0ii+0x70>)
 8002922:	f7fe fd20 	bl	8001366 <_ZNSt6vectorIdSaIdEEC1Ev>
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	2b00      	cmp	r3, #0
 800292a:	d110      	bne.n	800294e <_Z41__static_initialization_and_destruction_0ii+0x5a>
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002932:	4293      	cmp	r3, r2
 8002934:	d10b      	bne.n	800294e <_Z41__static_initialization_and_destruction_0ii+0x5a>
 8002936:	480b      	ldr	r0, [pc, #44]	; (8002964 <_Z41__static_initialization_and_destruction_0ii+0x70>)
 8002938:	f7ff fe16 	bl	8002568 <_ZNSt6vectorIdSaIdEED1Ev>
Controller controller;
 800293c:	4808      	ldr	r0, [pc, #32]	; (8002960 <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 800293e:	f004 f9e4 	bl	8006d0a <_ZN10ControllerD1Ev>
PID pid;
 8002942:	4806      	ldr	r0, [pc, #24]	; (800295c <_Z41__static_initialization_and_destruction_0ii+0x68>)
 8002944:	f005 ff28 	bl	8008798 <_ZN3PIDD1Ev>
Kalman_Filtresi EKF;
 8002948:	4803      	ldr	r0, [pc, #12]	; (8002958 <_Z41__static_initialization_and_destruction_0ii+0x64>)
 800294a:	f005 fbbf 	bl	80080cc <_ZN15Kalman_FiltresiD1Ev>
}
 800294e:	bf00      	nop
 8002950:	3708      	adds	r7, #8
 8002952:	46bd      	mov	sp, r7
 8002954:	bd80      	pop	{r7, pc}
 8002956:	bf00      	nop
 8002958:	200003c0 	.word	0x200003c0
 800295c:	20000510 	.word	0x20000510
 8002960:	20000580 	.word	0x20000580
 8002964:	200007b0 	.word	0x200007b0

08002968 <_GLOBAL__sub_I_hi2c1>:
 8002968:	b580      	push	{r7, lr}
 800296a:	af00      	add	r7, sp, #0
 800296c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002970:	2001      	movs	r0, #1
 8002972:	f7ff ffbf 	bl	80028f4 <_Z41__static_initialization_and_destruction_0ii>
 8002976:	bd80      	pop	{r7, pc}

08002978 <_GLOBAL__sub_D_hi2c1>:
 8002978:	b580      	push	{r7, lr}
 800297a:	af00      	add	r7, sp, #0
 800297c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002980:	2000      	movs	r0, #0
 8002982:	f7ff ffb7 	bl	80028f4 <_Z41__static_initialization_and_destruction_0ii>
 8002986:	bd80      	pop	{r7, pc}

08002988 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002988:	b480      	push	{r7}
 800298a:	b085      	sub	sp, #20
 800298c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800298e:	4b15      	ldr	r3, [pc, #84]	; (80029e4 <HAL_MspInit+0x5c>)
 8002990:	699b      	ldr	r3, [r3, #24]
 8002992:	4a14      	ldr	r2, [pc, #80]	; (80029e4 <HAL_MspInit+0x5c>)
 8002994:	f043 0301 	orr.w	r3, r3, #1
 8002998:	6193      	str	r3, [r2, #24]
 800299a:	4b12      	ldr	r3, [pc, #72]	; (80029e4 <HAL_MspInit+0x5c>)
 800299c:	699b      	ldr	r3, [r3, #24]
 800299e:	f003 0301 	and.w	r3, r3, #1
 80029a2:	60bb      	str	r3, [r7, #8]
 80029a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80029a6:	4b0f      	ldr	r3, [pc, #60]	; (80029e4 <HAL_MspInit+0x5c>)
 80029a8:	69db      	ldr	r3, [r3, #28]
 80029aa:	4a0e      	ldr	r2, [pc, #56]	; (80029e4 <HAL_MspInit+0x5c>)
 80029ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80029b0:	61d3      	str	r3, [r2, #28]
 80029b2:	4b0c      	ldr	r3, [pc, #48]	; (80029e4 <HAL_MspInit+0x5c>)
 80029b4:	69db      	ldr	r3, [r3, #28]
 80029b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029ba:	607b      	str	r3, [r7, #4]
 80029bc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80029be:	4b0a      	ldr	r3, [pc, #40]	; (80029e8 <HAL_MspInit+0x60>)
 80029c0:	685b      	ldr	r3, [r3, #4]
 80029c2:	60fb      	str	r3, [r7, #12]
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80029ca:	60fb      	str	r3, [r7, #12]
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80029d2:	60fb      	str	r3, [r7, #12]
 80029d4:	4a04      	ldr	r2, [pc, #16]	; (80029e8 <HAL_MspInit+0x60>)
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80029da:	bf00      	nop
 80029dc:	3714      	adds	r7, #20
 80029de:	46bd      	mov	sp, r7
 80029e0:	bc80      	pop	{r7}
 80029e2:	4770      	bx	lr
 80029e4:	40021000 	.word	0x40021000
 80029e8:	40010000 	.word	0x40010000

080029ec <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b088      	sub	sp, #32
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029f4:	f107 0310 	add.w	r3, r7, #16
 80029f8:	2200      	movs	r2, #0
 80029fa:	601a      	str	r2, [r3, #0]
 80029fc:	605a      	str	r2, [r3, #4]
 80029fe:	609a      	str	r2, [r3, #8]
 8002a00:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	4a15      	ldr	r2, [pc, #84]	; (8002a5c <HAL_I2C_MspInit+0x70>)
 8002a08:	4293      	cmp	r3, r2
 8002a0a:	d123      	bne.n	8002a54 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a0c:	4b14      	ldr	r3, [pc, #80]	; (8002a60 <HAL_I2C_MspInit+0x74>)
 8002a0e:	699b      	ldr	r3, [r3, #24]
 8002a10:	4a13      	ldr	r2, [pc, #76]	; (8002a60 <HAL_I2C_MspInit+0x74>)
 8002a12:	f043 0308 	orr.w	r3, r3, #8
 8002a16:	6193      	str	r3, [r2, #24]
 8002a18:	4b11      	ldr	r3, [pc, #68]	; (8002a60 <HAL_I2C_MspInit+0x74>)
 8002a1a:	699b      	ldr	r3, [r3, #24]
 8002a1c:	f003 0308 	and.w	r3, r3, #8
 8002a20:	60fb      	str	r3, [r7, #12]
 8002a22:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002a24:	23c0      	movs	r3, #192	; 0xc0
 8002a26:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002a28:	2312      	movs	r3, #18
 8002a2a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002a2c:	2303      	movs	r3, #3
 8002a2e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a30:	f107 0310 	add.w	r3, r7, #16
 8002a34:	4619      	mov	r1, r3
 8002a36:	480b      	ldr	r0, [pc, #44]	; (8002a64 <HAL_I2C_MspInit+0x78>)
 8002a38:	f000 fb7a 	bl	8003130 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002a3c:	4b08      	ldr	r3, [pc, #32]	; (8002a60 <HAL_I2C_MspInit+0x74>)
 8002a3e:	69db      	ldr	r3, [r3, #28]
 8002a40:	4a07      	ldr	r2, [pc, #28]	; (8002a60 <HAL_I2C_MspInit+0x74>)
 8002a42:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002a46:	61d3      	str	r3, [r2, #28]
 8002a48:	4b05      	ldr	r3, [pc, #20]	; (8002a60 <HAL_I2C_MspInit+0x74>)
 8002a4a:	69db      	ldr	r3, [r3, #28]
 8002a4c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002a50:	60bb      	str	r3, [r7, #8]
 8002a52:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002a54:	bf00      	nop
 8002a56:	3720      	adds	r7, #32
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	bd80      	pop	{r7, pc}
 8002a5c:	40005400 	.word	0x40005400
 8002a60:	40021000 	.word	0x40021000
 8002a64:	40010c00 	.word	0x40010c00

08002a68 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002a68:	b480      	push	{r7}
 8002a6a:	b085      	sub	sp, #20
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	4a09      	ldr	r2, [pc, #36]	; (8002a9c <HAL_TIM_PWM_MspInit+0x34>)
 8002a76:	4293      	cmp	r3, r2
 8002a78:	d10b      	bne.n	8002a92 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002a7a:	4b09      	ldr	r3, [pc, #36]	; (8002aa0 <HAL_TIM_PWM_MspInit+0x38>)
 8002a7c:	699b      	ldr	r3, [r3, #24]
 8002a7e:	4a08      	ldr	r2, [pc, #32]	; (8002aa0 <HAL_TIM_PWM_MspInit+0x38>)
 8002a80:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002a84:	6193      	str	r3, [r2, #24]
 8002a86:	4b06      	ldr	r3, [pc, #24]	; (8002aa0 <HAL_TIM_PWM_MspInit+0x38>)
 8002a88:	699b      	ldr	r3, [r3, #24]
 8002a8a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002a8e:	60fb      	str	r3, [r7, #12]
 8002a90:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8002a92:	bf00      	nop
 8002a94:	3714      	adds	r7, #20
 8002a96:	46bd      	mov	sp, r7
 8002a98:	bc80      	pop	{r7}
 8002a9a:	4770      	bx	lr
 8002a9c:	40012c00 	.word	0x40012c00
 8002aa0:	40021000 	.word	0x40021000

08002aa4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b08a      	sub	sp, #40	; 0x28
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002aac:	f107 0318 	add.w	r3, r7, #24
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	601a      	str	r2, [r3, #0]
 8002ab4:	605a      	str	r2, [r3, #4]
 8002ab6:	609a      	str	r2, [r3, #8]
 8002ab8:	60da      	str	r2, [r3, #12]
  if(htim_base->Instance==TIM2)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ac2:	d114      	bne.n	8002aee <HAL_TIM_Base_MspInit+0x4a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002ac4:	4b2d      	ldr	r3, [pc, #180]	; (8002b7c <HAL_TIM_Base_MspInit+0xd8>)
 8002ac6:	69db      	ldr	r3, [r3, #28]
 8002ac8:	4a2c      	ldr	r2, [pc, #176]	; (8002b7c <HAL_TIM_Base_MspInit+0xd8>)
 8002aca:	f043 0301 	orr.w	r3, r3, #1
 8002ace:	61d3      	str	r3, [r2, #28]
 8002ad0:	4b2a      	ldr	r3, [pc, #168]	; (8002b7c <HAL_TIM_Base_MspInit+0xd8>)
 8002ad2:	69db      	ldr	r3, [r3, #28]
 8002ad4:	f003 0301 	and.w	r3, r3, #1
 8002ad8:	617b      	str	r3, [r7, #20]
 8002ada:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 8002adc:	2200      	movs	r2, #0
 8002ade:	2101      	movs	r1, #1
 8002ae0:	201c      	movs	r0, #28
 8002ae2:	f000 faee 	bl	80030c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002ae6:	201c      	movs	r0, #28
 8002ae8:	f000 fb07 	bl	80030fa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002aec:	e042      	b.n	8002b74 <HAL_TIM_Base_MspInit+0xd0>
  else if(htim_base->Instance==TIM3)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	4a23      	ldr	r2, [pc, #140]	; (8002b80 <HAL_TIM_Base_MspInit+0xdc>)
 8002af4:	4293      	cmp	r3, r2
 8002af6:	d12c      	bne.n	8002b52 <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002af8:	4b20      	ldr	r3, [pc, #128]	; (8002b7c <HAL_TIM_Base_MspInit+0xd8>)
 8002afa:	69db      	ldr	r3, [r3, #28]
 8002afc:	4a1f      	ldr	r2, [pc, #124]	; (8002b7c <HAL_TIM_Base_MspInit+0xd8>)
 8002afe:	f043 0302 	orr.w	r3, r3, #2
 8002b02:	61d3      	str	r3, [r2, #28]
 8002b04:	4b1d      	ldr	r3, [pc, #116]	; (8002b7c <HAL_TIM_Base_MspInit+0xd8>)
 8002b06:	69db      	ldr	r3, [r3, #28]
 8002b08:	f003 0302 	and.w	r3, r3, #2
 8002b0c:	613b      	str	r3, [r7, #16]
 8002b0e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b10:	4b1a      	ldr	r3, [pc, #104]	; (8002b7c <HAL_TIM_Base_MspInit+0xd8>)
 8002b12:	699b      	ldr	r3, [r3, #24]
 8002b14:	4a19      	ldr	r2, [pc, #100]	; (8002b7c <HAL_TIM_Base_MspInit+0xd8>)
 8002b16:	f043 0308 	orr.w	r3, r3, #8
 8002b1a:	6193      	str	r3, [r2, #24]
 8002b1c:	4b17      	ldr	r3, [pc, #92]	; (8002b7c <HAL_TIM_Base_MspInit+0xd8>)
 8002b1e:	699b      	ldr	r3, [r3, #24]
 8002b20:	f003 0308 	and.w	r3, r3, #8
 8002b24:	60fb      	str	r3, [r7, #12]
 8002b26:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002b28:	2301      	movs	r3, #1
 8002b2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b30:	2300      	movs	r3, #0
 8002b32:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b34:	f107 0318 	add.w	r3, r7, #24
 8002b38:	4619      	mov	r1, r3
 8002b3a:	4812      	ldr	r0, [pc, #72]	; (8002b84 <HAL_TIM_Base_MspInit+0xe0>)
 8002b3c:	f000 faf8 	bl	8003130 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002b40:	2200      	movs	r2, #0
 8002b42:	2100      	movs	r1, #0
 8002b44:	201d      	movs	r0, #29
 8002b46:	f000 fabc 	bl	80030c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002b4a:	201d      	movs	r0, #29
 8002b4c:	f000 fad5 	bl	80030fa <HAL_NVIC_EnableIRQ>
}
 8002b50:	e010      	b.n	8002b74 <HAL_TIM_Base_MspInit+0xd0>
  else if(htim_base->Instance==TIM4)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	4a0c      	ldr	r2, [pc, #48]	; (8002b88 <HAL_TIM_Base_MspInit+0xe4>)
 8002b58:	4293      	cmp	r3, r2
 8002b5a:	d10b      	bne.n	8002b74 <HAL_TIM_Base_MspInit+0xd0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002b5c:	4b07      	ldr	r3, [pc, #28]	; (8002b7c <HAL_TIM_Base_MspInit+0xd8>)
 8002b5e:	69db      	ldr	r3, [r3, #28]
 8002b60:	4a06      	ldr	r2, [pc, #24]	; (8002b7c <HAL_TIM_Base_MspInit+0xd8>)
 8002b62:	f043 0304 	orr.w	r3, r3, #4
 8002b66:	61d3      	str	r3, [r2, #28]
 8002b68:	4b04      	ldr	r3, [pc, #16]	; (8002b7c <HAL_TIM_Base_MspInit+0xd8>)
 8002b6a:	69db      	ldr	r3, [r3, #28]
 8002b6c:	f003 0304 	and.w	r3, r3, #4
 8002b70:	60bb      	str	r3, [r7, #8]
 8002b72:	68bb      	ldr	r3, [r7, #8]
}
 8002b74:	bf00      	nop
 8002b76:	3728      	adds	r7, #40	; 0x28
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	bd80      	pop	{r7, pc}
 8002b7c:	40021000 	.word	0x40021000
 8002b80:	40000400 	.word	0x40000400
 8002b84:	40010c00 	.word	0x40010c00
 8002b88:	40000800 	.word	0x40000800

08002b8c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b088      	sub	sp, #32
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b94:	f107 0310 	add.w	r3, r7, #16
 8002b98:	2200      	movs	r2, #0
 8002b9a:	601a      	str	r2, [r3, #0]
 8002b9c:	605a      	str	r2, [r3, #4]
 8002b9e:	609a      	str	r2, [r3, #8]
 8002ba0:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	4a10      	ldr	r2, [pc, #64]	; (8002be8 <HAL_TIM_MspPostInit+0x5c>)
 8002ba8:	4293      	cmp	r3, r2
 8002baa:	d118      	bne.n	8002bde <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bac:	4b0f      	ldr	r3, [pc, #60]	; (8002bec <HAL_TIM_MspPostInit+0x60>)
 8002bae:	699b      	ldr	r3, [r3, #24]
 8002bb0:	4a0e      	ldr	r2, [pc, #56]	; (8002bec <HAL_TIM_MspPostInit+0x60>)
 8002bb2:	f043 0304 	orr.w	r3, r3, #4
 8002bb6:	6193      	str	r3, [r2, #24]
 8002bb8:	4b0c      	ldr	r3, [pc, #48]	; (8002bec <HAL_TIM_MspPostInit+0x60>)
 8002bba:	699b      	ldr	r3, [r3, #24]
 8002bbc:	f003 0304 	and.w	r3, r3, #4
 8002bc0:	60fb      	str	r3, [r7, #12]
 8002bc2:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8002bc4:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8002bc8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bca:	2302      	movs	r3, #2
 8002bcc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bce:	2302      	movs	r3, #2
 8002bd0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bd2:	f107 0310 	add.w	r3, r7, #16
 8002bd6:	4619      	mov	r1, r3
 8002bd8:	4805      	ldr	r0, [pc, #20]	; (8002bf0 <HAL_TIM_MspPostInit+0x64>)
 8002bda:	f000 faa9 	bl	8003130 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002bde:	bf00      	nop
 8002be0:	3720      	adds	r7, #32
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bd80      	pop	{r7, pc}
 8002be6:	bf00      	nop
 8002be8:	40012c00 	.word	0x40012c00
 8002bec:	40021000 	.word	0x40021000
 8002bf0:	40010800 	.word	0x40010800

08002bf4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b088      	sub	sp, #32
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bfc:	f107 0310 	add.w	r3, r7, #16
 8002c00:	2200      	movs	r2, #0
 8002c02:	601a      	str	r2, [r3, #0]
 8002c04:	605a      	str	r2, [r3, #4]
 8002c06:	609a      	str	r2, [r3, #8]
 8002c08:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	4a1b      	ldr	r2, [pc, #108]	; (8002c7c <HAL_UART_MspInit+0x88>)
 8002c10:	4293      	cmp	r3, r2
 8002c12:	d12f      	bne.n	8002c74 <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002c14:	4b1a      	ldr	r3, [pc, #104]	; (8002c80 <HAL_UART_MspInit+0x8c>)
 8002c16:	69db      	ldr	r3, [r3, #28]
 8002c18:	4a19      	ldr	r2, [pc, #100]	; (8002c80 <HAL_UART_MspInit+0x8c>)
 8002c1a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c1e:	61d3      	str	r3, [r2, #28]
 8002c20:	4b17      	ldr	r3, [pc, #92]	; (8002c80 <HAL_UART_MspInit+0x8c>)
 8002c22:	69db      	ldr	r3, [r3, #28]
 8002c24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c28:	60fb      	str	r3, [r7, #12]
 8002c2a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c2c:	4b14      	ldr	r3, [pc, #80]	; (8002c80 <HAL_UART_MspInit+0x8c>)
 8002c2e:	699b      	ldr	r3, [r3, #24]
 8002c30:	4a13      	ldr	r2, [pc, #76]	; (8002c80 <HAL_UART_MspInit+0x8c>)
 8002c32:	f043 0304 	orr.w	r3, r3, #4
 8002c36:	6193      	str	r3, [r2, #24]
 8002c38:	4b11      	ldr	r3, [pc, #68]	; (8002c80 <HAL_UART_MspInit+0x8c>)
 8002c3a:	699b      	ldr	r3, [r3, #24]
 8002c3c:	f003 0304 	and.w	r3, r3, #4
 8002c40:	60bb      	str	r3, [r7, #8]
 8002c42:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002c44:	2304      	movs	r3, #4
 8002c46:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c48:	2302      	movs	r3, #2
 8002c4a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002c4c:	2303      	movs	r3, #3
 8002c4e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c50:	f107 0310 	add.w	r3, r7, #16
 8002c54:	4619      	mov	r1, r3
 8002c56:	480b      	ldr	r0, [pc, #44]	; (8002c84 <HAL_UART_MspInit+0x90>)
 8002c58:	f000 fa6a 	bl	8003130 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002c5c:	2308      	movs	r3, #8
 8002c5e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002c60:	2300      	movs	r3, #0
 8002c62:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c64:	2300      	movs	r3, #0
 8002c66:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c68:	f107 0310 	add.w	r3, r7, #16
 8002c6c:	4619      	mov	r1, r3
 8002c6e:	4805      	ldr	r0, [pc, #20]	; (8002c84 <HAL_UART_MspInit+0x90>)
 8002c70:	f000 fa5e 	bl	8003130 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002c74:	bf00      	nop
 8002c76:	3720      	adds	r7, #32
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	bd80      	pop	{r7, pc}
 8002c7c:	40004400 	.word	0x40004400
 8002c80:	40021000 	.word	0x40021000
 8002c84:	40010800 	.word	0x40010800

08002c88 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002c88:	b480      	push	{r7}
 8002c8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002c8c:	e7fe      	b.n	8002c8c <NMI_Handler+0x4>

08002c8e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002c8e:	b480      	push	{r7}
 8002c90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002c92:	e7fe      	b.n	8002c92 <HardFault_Handler+0x4>

08002c94 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002c94:	b480      	push	{r7}
 8002c96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002c98:	e7fe      	b.n	8002c98 <MemManage_Handler+0x4>

08002c9a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002c9a:	b480      	push	{r7}
 8002c9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002c9e:	e7fe      	b.n	8002c9e <BusFault_Handler+0x4>

08002ca0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002ca4:	e7fe      	b.n	8002ca4 <UsageFault_Handler+0x4>

08002ca6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002ca6:	b480      	push	{r7}
 8002ca8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002caa:	bf00      	nop
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bc80      	pop	{r7}
 8002cb0:	4770      	bx	lr

08002cb2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002cb2:	b480      	push	{r7}
 8002cb4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002cb6:	bf00      	nop
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	bc80      	pop	{r7}
 8002cbc:	4770      	bx	lr

08002cbe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002cbe:	b480      	push	{r7}
 8002cc0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002cc2:	bf00      	nop
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	bc80      	pop	{r7}
 8002cc8:	4770      	bx	lr

08002cca <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002cca:	b580      	push	{r7, lr}
 8002ccc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002cce:	f000 f8e1 	bl	8002e94 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002cd2:	bf00      	nop
 8002cd4:	bd80      	pop	{r7, pc}
	...

08002cd8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002cdc:	4802      	ldr	r0, [pc, #8]	; (8002ce8 <TIM2_IRQHandler+0x10>)
 8002cde:	f002 fb33 	bl	8005348 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002ce2:	bf00      	nop
 8002ce4:	bd80      	pop	{r7, pc}
 8002ce6:	bf00      	nop
 8002ce8:	20000128 	.word	0x20000128

08002cec <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002cf0:	4802      	ldr	r0, [pc, #8]	; (8002cfc <TIM3_IRQHandler+0x10>)
 8002cf2:	f002 fb29 	bl	8005348 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002cf6:	bf00      	nop
 8002cf8:	bd80      	pop	{r7, pc}
 8002cfa:	bf00      	nop
 8002cfc:	20000170 	.word	0x20000170

08002d00 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002d00:	b480      	push	{r7}
 8002d02:	af00      	add	r7, sp, #0
	return 1;
 8002d04:	2301      	movs	r3, #1
}
 8002d06:	4618      	mov	r0, r3
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	bc80      	pop	{r7}
 8002d0c:	4770      	bx	lr

08002d0e <_kill>:

int _kill(int pid, int sig)
{
 8002d0e:	b580      	push	{r7, lr}
 8002d10:	b082      	sub	sp, #8
 8002d12:	af00      	add	r7, sp, #0
 8002d14:	6078      	str	r0, [r7, #4]
 8002d16:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002d18:	f006 f906 	bl	8008f28 <__errno>
 8002d1c:	4603      	mov	r3, r0
 8002d1e:	2216      	movs	r2, #22
 8002d20:	601a      	str	r2, [r3, #0]
	return -1;
 8002d22:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002d26:	4618      	mov	r0, r3
 8002d28:	3708      	adds	r7, #8
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	bd80      	pop	{r7, pc}

08002d2e <_exit>:

void _exit (int status)
{
 8002d2e:	b580      	push	{r7, lr}
 8002d30:	b082      	sub	sp, #8
 8002d32:	af00      	add	r7, sp, #0
 8002d34:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002d36:	f04f 31ff 	mov.w	r1, #4294967295
 8002d3a:	6878      	ldr	r0, [r7, #4]
 8002d3c:	f7ff ffe7 	bl	8002d0e <_kill>
	while (1) {}		/* Make sure we hang here */
 8002d40:	e7fe      	b.n	8002d40 <_exit+0x12>
	...

08002d44 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b086      	sub	sp, #24
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002d4c:	4a14      	ldr	r2, [pc, #80]	; (8002da0 <_sbrk+0x5c>)
 8002d4e:	4b15      	ldr	r3, [pc, #84]	; (8002da4 <_sbrk+0x60>)
 8002d50:	1ad3      	subs	r3, r2, r3
 8002d52:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002d54:	697b      	ldr	r3, [r7, #20]
 8002d56:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002d58:	4b13      	ldr	r3, [pc, #76]	; (8002da8 <_sbrk+0x64>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d102      	bne.n	8002d66 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002d60:	4b11      	ldr	r3, [pc, #68]	; (8002da8 <_sbrk+0x64>)
 8002d62:	4a12      	ldr	r2, [pc, #72]	; (8002dac <_sbrk+0x68>)
 8002d64:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002d66:	4b10      	ldr	r3, [pc, #64]	; (8002da8 <_sbrk+0x64>)
 8002d68:	681a      	ldr	r2, [r3, #0]
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	4413      	add	r3, r2
 8002d6e:	693a      	ldr	r2, [r7, #16]
 8002d70:	429a      	cmp	r2, r3
 8002d72:	d207      	bcs.n	8002d84 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002d74:	f006 f8d8 	bl	8008f28 <__errno>
 8002d78:	4603      	mov	r3, r0
 8002d7a:	220c      	movs	r2, #12
 8002d7c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002d7e:	f04f 33ff 	mov.w	r3, #4294967295
 8002d82:	e009      	b.n	8002d98 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002d84:	4b08      	ldr	r3, [pc, #32]	; (8002da8 <_sbrk+0x64>)
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002d8a:	4b07      	ldr	r3, [pc, #28]	; (8002da8 <_sbrk+0x64>)
 8002d8c:	681a      	ldr	r2, [r3, #0]
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	4413      	add	r3, r2
 8002d92:	4a05      	ldr	r2, [pc, #20]	; (8002da8 <_sbrk+0x64>)
 8002d94:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002d96:	68fb      	ldr	r3, [r7, #12]
}
 8002d98:	4618      	mov	r0, r3
 8002d9a:	3718      	adds	r7, #24
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	bd80      	pop	{r7, pc}
 8002da0:	20005000 	.word	0x20005000
 8002da4:	00000400 	.word	0x00000400
 8002da8:	2000085c 	.word	0x2000085c
 8002dac:	20000880 	.word	0x20000880

08002db0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002db0:	b480      	push	{r7}
 8002db2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002db4:	bf00      	nop
 8002db6:	46bd      	mov	sp, r7
 8002db8:	bc80      	pop	{r7}
 8002dba:	4770      	bx	lr

08002dbc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002dbc:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8002dbe:	e003      	b.n	8002dc8 <LoopCopyDataInit>

08002dc0 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8002dc0:	4b0b      	ldr	r3, [pc, #44]	; (8002df0 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8002dc2:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002dc4:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8002dc6:	3104      	adds	r1, #4

08002dc8 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002dc8:	480a      	ldr	r0, [pc, #40]	; (8002df4 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8002dca:	4b0b      	ldr	r3, [pc, #44]	; (8002df8 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8002dcc:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8002dce:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002dd0:	d3f6      	bcc.n	8002dc0 <CopyDataInit>
  ldr r2, =_sbss
 8002dd2:	4a0a      	ldr	r2, [pc, #40]	; (8002dfc <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8002dd4:	e002      	b.n	8002ddc <LoopFillZerobss>

08002dd6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8002dd6:	2300      	movs	r3, #0
  str r3, [r2], #4
 8002dd8:	f842 3b04 	str.w	r3, [r2], #4

08002ddc <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002ddc:	4b08      	ldr	r3, [pc, #32]	; (8002e00 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8002dde:	429a      	cmp	r2, r3
  bcc FillZerobss
 8002de0:	d3f9      	bcc.n	8002dd6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002de2:	f7ff ffe5 	bl	8002db0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002de6:	f006 f8a5 	bl	8008f34 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002dea:	f7fe fac9 	bl	8001380 <main>
  bx lr
 8002dee:	4770      	bx	lr
  ldr r3, =_sidata
 8002df0:	08009328 	.word	0x08009328
  ldr r0, =_sdata
 8002df4:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002df8:	20000070 	.word	0x20000070
  ldr r2, =_sbss
 8002dfc:	20000070 	.word	0x20000070
  ldr r3, = _ebss
 8002e00:	20000880 	.word	0x20000880

08002e04 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002e04:	e7fe      	b.n	8002e04 <ADC1_2_IRQHandler>
	...

08002e08 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002e0c:	4b08      	ldr	r3, [pc, #32]	; (8002e30 <HAL_Init+0x28>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	4a07      	ldr	r2, [pc, #28]	; (8002e30 <HAL_Init+0x28>)
 8002e12:	f043 0310 	orr.w	r3, r3, #16
 8002e16:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e18:	2003      	movs	r0, #3
 8002e1a:	f000 f947 	bl	80030ac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002e1e:	2000      	movs	r0, #0
 8002e20:	f000 f808 	bl	8002e34 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002e24:	f7ff fdb0 	bl	8002988 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002e28:	2300      	movs	r3, #0
}
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	bd80      	pop	{r7, pc}
 8002e2e:	bf00      	nop
 8002e30:	40022000 	.word	0x40022000

08002e34 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b082      	sub	sp, #8
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002e3c:	4b12      	ldr	r3, [pc, #72]	; (8002e88 <HAL_InitTick+0x54>)
 8002e3e:	681a      	ldr	r2, [r3, #0]
 8002e40:	4b12      	ldr	r3, [pc, #72]	; (8002e8c <HAL_InitTick+0x58>)
 8002e42:	781b      	ldrb	r3, [r3, #0]
 8002e44:	4619      	mov	r1, r3
 8002e46:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002e4a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002e4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e52:	4618      	mov	r0, r3
 8002e54:	f000 f95f 	bl	8003116 <HAL_SYSTICK_Config>
 8002e58:	4603      	mov	r3, r0
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d001      	beq.n	8002e62 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002e5e:	2301      	movs	r3, #1
 8002e60:	e00e      	b.n	8002e80 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	2b0f      	cmp	r3, #15
 8002e66:	d80a      	bhi.n	8002e7e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002e68:	2200      	movs	r2, #0
 8002e6a:	6879      	ldr	r1, [r7, #4]
 8002e6c:	f04f 30ff 	mov.w	r0, #4294967295
 8002e70:	f000 f927 	bl	80030c2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002e74:	4a06      	ldr	r2, [pc, #24]	; (8002e90 <HAL_InitTick+0x5c>)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	e000      	b.n	8002e80 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002e7e:	2301      	movs	r3, #1
}
 8002e80:	4618      	mov	r0, r3
 8002e82:	3708      	adds	r7, #8
 8002e84:	46bd      	mov	sp, r7
 8002e86:	bd80      	pop	{r7, pc}
 8002e88:	20000000 	.word	0x20000000
 8002e8c:	20000008 	.word	0x20000008
 8002e90:	20000004 	.word	0x20000004

08002e94 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e94:	b480      	push	{r7}
 8002e96:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002e98:	4b05      	ldr	r3, [pc, #20]	; (8002eb0 <HAL_IncTick+0x1c>)
 8002e9a:	781b      	ldrb	r3, [r3, #0]
 8002e9c:	461a      	mov	r2, r3
 8002e9e:	4b05      	ldr	r3, [pc, #20]	; (8002eb4 <HAL_IncTick+0x20>)
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	4413      	add	r3, r2
 8002ea4:	4a03      	ldr	r2, [pc, #12]	; (8002eb4 <HAL_IncTick+0x20>)
 8002ea6:	6013      	str	r3, [r2, #0]
}
 8002ea8:	bf00      	nop
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	bc80      	pop	{r7}
 8002eae:	4770      	bx	lr
 8002eb0:	20000008 	.word	0x20000008
 8002eb4:	2000086c 	.word	0x2000086c

08002eb8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002eb8:	b480      	push	{r7}
 8002eba:	af00      	add	r7, sp, #0
  return uwTick;
 8002ebc:	4b02      	ldr	r3, [pc, #8]	; (8002ec8 <HAL_GetTick+0x10>)
 8002ebe:	681b      	ldr	r3, [r3, #0]
}
 8002ec0:	4618      	mov	r0, r3
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bc80      	pop	{r7}
 8002ec6:	4770      	bx	lr
 8002ec8:	2000086c 	.word	0x2000086c

08002ecc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b084      	sub	sp, #16
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ed4:	f7ff fff0 	bl	8002eb8 <HAL_GetTick>
 8002ed8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ee4:	d005      	beq.n	8002ef2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002ee6:	4b0a      	ldr	r3, [pc, #40]	; (8002f10 <HAL_Delay+0x44>)
 8002ee8:	781b      	ldrb	r3, [r3, #0]
 8002eea:	461a      	mov	r2, r3
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	4413      	add	r3, r2
 8002ef0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002ef2:	bf00      	nop
 8002ef4:	f7ff ffe0 	bl	8002eb8 <HAL_GetTick>
 8002ef8:	4602      	mov	r2, r0
 8002efa:	68bb      	ldr	r3, [r7, #8]
 8002efc:	1ad3      	subs	r3, r2, r3
 8002efe:	68fa      	ldr	r2, [r7, #12]
 8002f00:	429a      	cmp	r2, r3
 8002f02:	d8f7      	bhi.n	8002ef4 <HAL_Delay+0x28>
  {
  }
}
 8002f04:	bf00      	nop
 8002f06:	bf00      	nop
 8002f08:	3710      	adds	r7, #16
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	bd80      	pop	{r7, pc}
 8002f0e:	bf00      	nop
 8002f10:	20000008 	.word	0x20000008

08002f14 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f14:	b480      	push	{r7}
 8002f16:	b085      	sub	sp, #20
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	f003 0307 	and.w	r3, r3, #7
 8002f22:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f24:	4b0c      	ldr	r3, [pc, #48]	; (8002f58 <__NVIC_SetPriorityGrouping+0x44>)
 8002f26:	68db      	ldr	r3, [r3, #12]
 8002f28:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f2a:	68ba      	ldr	r2, [r7, #8]
 8002f2c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002f30:	4013      	ands	r3, r2
 8002f32:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f38:	68bb      	ldr	r3, [r7, #8]
 8002f3a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f3c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002f40:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f44:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f46:	4a04      	ldr	r2, [pc, #16]	; (8002f58 <__NVIC_SetPriorityGrouping+0x44>)
 8002f48:	68bb      	ldr	r3, [r7, #8]
 8002f4a:	60d3      	str	r3, [r2, #12]
}
 8002f4c:	bf00      	nop
 8002f4e:	3714      	adds	r7, #20
 8002f50:	46bd      	mov	sp, r7
 8002f52:	bc80      	pop	{r7}
 8002f54:	4770      	bx	lr
 8002f56:	bf00      	nop
 8002f58:	e000ed00 	.word	0xe000ed00

08002f5c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f5c:	b480      	push	{r7}
 8002f5e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f60:	4b04      	ldr	r3, [pc, #16]	; (8002f74 <__NVIC_GetPriorityGrouping+0x18>)
 8002f62:	68db      	ldr	r3, [r3, #12]
 8002f64:	0a1b      	lsrs	r3, r3, #8
 8002f66:	f003 0307 	and.w	r3, r3, #7
}
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	bc80      	pop	{r7}
 8002f70:	4770      	bx	lr
 8002f72:	bf00      	nop
 8002f74:	e000ed00 	.word	0xe000ed00

08002f78 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f78:	b480      	push	{r7}
 8002f7a:	b083      	sub	sp, #12
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	4603      	mov	r3, r0
 8002f80:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	db0b      	blt.n	8002fa2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f8a:	79fb      	ldrb	r3, [r7, #7]
 8002f8c:	f003 021f 	and.w	r2, r3, #31
 8002f90:	4906      	ldr	r1, [pc, #24]	; (8002fac <__NVIC_EnableIRQ+0x34>)
 8002f92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f96:	095b      	lsrs	r3, r3, #5
 8002f98:	2001      	movs	r0, #1
 8002f9a:	fa00 f202 	lsl.w	r2, r0, r2
 8002f9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002fa2:	bf00      	nop
 8002fa4:	370c      	adds	r7, #12
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	bc80      	pop	{r7}
 8002faa:	4770      	bx	lr
 8002fac:	e000e100 	.word	0xe000e100

08002fb0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002fb0:	b480      	push	{r7}
 8002fb2:	b083      	sub	sp, #12
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	4603      	mov	r3, r0
 8002fb8:	6039      	str	r1, [r7, #0]
 8002fba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	db0a      	blt.n	8002fda <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	b2da      	uxtb	r2, r3
 8002fc8:	490c      	ldr	r1, [pc, #48]	; (8002ffc <__NVIC_SetPriority+0x4c>)
 8002fca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fce:	0112      	lsls	r2, r2, #4
 8002fd0:	b2d2      	uxtb	r2, r2
 8002fd2:	440b      	add	r3, r1
 8002fd4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002fd8:	e00a      	b.n	8002ff0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	b2da      	uxtb	r2, r3
 8002fde:	4908      	ldr	r1, [pc, #32]	; (8003000 <__NVIC_SetPriority+0x50>)
 8002fe0:	79fb      	ldrb	r3, [r7, #7]
 8002fe2:	f003 030f 	and.w	r3, r3, #15
 8002fe6:	3b04      	subs	r3, #4
 8002fe8:	0112      	lsls	r2, r2, #4
 8002fea:	b2d2      	uxtb	r2, r2
 8002fec:	440b      	add	r3, r1
 8002fee:	761a      	strb	r2, [r3, #24]
}
 8002ff0:	bf00      	nop
 8002ff2:	370c      	adds	r7, #12
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	bc80      	pop	{r7}
 8002ff8:	4770      	bx	lr
 8002ffa:	bf00      	nop
 8002ffc:	e000e100 	.word	0xe000e100
 8003000:	e000ed00 	.word	0xe000ed00

08003004 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003004:	b480      	push	{r7}
 8003006:	b089      	sub	sp, #36	; 0x24
 8003008:	af00      	add	r7, sp, #0
 800300a:	60f8      	str	r0, [r7, #12]
 800300c:	60b9      	str	r1, [r7, #8]
 800300e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	f003 0307 	and.w	r3, r3, #7
 8003016:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003018:	69fb      	ldr	r3, [r7, #28]
 800301a:	f1c3 0307 	rsb	r3, r3, #7
 800301e:	2b04      	cmp	r3, #4
 8003020:	bf28      	it	cs
 8003022:	2304      	movcs	r3, #4
 8003024:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003026:	69fb      	ldr	r3, [r7, #28]
 8003028:	3304      	adds	r3, #4
 800302a:	2b06      	cmp	r3, #6
 800302c:	d902      	bls.n	8003034 <NVIC_EncodePriority+0x30>
 800302e:	69fb      	ldr	r3, [r7, #28]
 8003030:	3b03      	subs	r3, #3
 8003032:	e000      	b.n	8003036 <NVIC_EncodePriority+0x32>
 8003034:	2300      	movs	r3, #0
 8003036:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003038:	f04f 32ff 	mov.w	r2, #4294967295
 800303c:	69bb      	ldr	r3, [r7, #24]
 800303e:	fa02 f303 	lsl.w	r3, r2, r3
 8003042:	43da      	mvns	r2, r3
 8003044:	68bb      	ldr	r3, [r7, #8]
 8003046:	401a      	ands	r2, r3
 8003048:	697b      	ldr	r3, [r7, #20]
 800304a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800304c:	f04f 31ff 	mov.w	r1, #4294967295
 8003050:	697b      	ldr	r3, [r7, #20]
 8003052:	fa01 f303 	lsl.w	r3, r1, r3
 8003056:	43d9      	mvns	r1, r3
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800305c:	4313      	orrs	r3, r2
         );
}
 800305e:	4618      	mov	r0, r3
 8003060:	3724      	adds	r7, #36	; 0x24
 8003062:	46bd      	mov	sp, r7
 8003064:	bc80      	pop	{r7}
 8003066:	4770      	bx	lr

08003068 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b082      	sub	sp, #8
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	3b01      	subs	r3, #1
 8003074:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003078:	d301      	bcc.n	800307e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800307a:	2301      	movs	r3, #1
 800307c:	e00f      	b.n	800309e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800307e:	4a0a      	ldr	r2, [pc, #40]	; (80030a8 <SysTick_Config+0x40>)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	3b01      	subs	r3, #1
 8003084:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003086:	210f      	movs	r1, #15
 8003088:	f04f 30ff 	mov.w	r0, #4294967295
 800308c:	f7ff ff90 	bl	8002fb0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003090:	4b05      	ldr	r3, [pc, #20]	; (80030a8 <SysTick_Config+0x40>)
 8003092:	2200      	movs	r2, #0
 8003094:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003096:	4b04      	ldr	r3, [pc, #16]	; (80030a8 <SysTick_Config+0x40>)
 8003098:	2207      	movs	r2, #7
 800309a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800309c:	2300      	movs	r3, #0
}
 800309e:	4618      	mov	r0, r3
 80030a0:	3708      	adds	r7, #8
 80030a2:	46bd      	mov	sp, r7
 80030a4:	bd80      	pop	{r7, pc}
 80030a6:	bf00      	nop
 80030a8:	e000e010 	.word	0xe000e010

080030ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b082      	sub	sp, #8
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80030b4:	6878      	ldr	r0, [r7, #4]
 80030b6:	f7ff ff2d 	bl	8002f14 <__NVIC_SetPriorityGrouping>
}
 80030ba:	bf00      	nop
 80030bc:	3708      	adds	r7, #8
 80030be:	46bd      	mov	sp, r7
 80030c0:	bd80      	pop	{r7, pc}

080030c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80030c2:	b580      	push	{r7, lr}
 80030c4:	b086      	sub	sp, #24
 80030c6:	af00      	add	r7, sp, #0
 80030c8:	4603      	mov	r3, r0
 80030ca:	60b9      	str	r1, [r7, #8]
 80030cc:	607a      	str	r2, [r7, #4]
 80030ce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80030d0:	2300      	movs	r3, #0
 80030d2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80030d4:	f7ff ff42 	bl	8002f5c <__NVIC_GetPriorityGrouping>
 80030d8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80030da:	687a      	ldr	r2, [r7, #4]
 80030dc:	68b9      	ldr	r1, [r7, #8]
 80030de:	6978      	ldr	r0, [r7, #20]
 80030e0:	f7ff ff90 	bl	8003004 <NVIC_EncodePriority>
 80030e4:	4602      	mov	r2, r0
 80030e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030ea:	4611      	mov	r1, r2
 80030ec:	4618      	mov	r0, r3
 80030ee:	f7ff ff5f 	bl	8002fb0 <__NVIC_SetPriority>
}
 80030f2:	bf00      	nop
 80030f4:	3718      	adds	r7, #24
 80030f6:	46bd      	mov	sp, r7
 80030f8:	bd80      	pop	{r7, pc}

080030fa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030fa:	b580      	push	{r7, lr}
 80030fc:	b082      	sub	sp, #8
 80030fe:	af00      	add	r7, sp, #0
 8003100:	4603      	mov	r3, r0
 8003102:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003104:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003108:	4618      	mov	r0, r3
 800310a:	f7ff ff35 	bl	8002f78 <__NVIC_EnableIRQ>
}
 800310e:	bf00      	nop
 8003110:	3708      	adds	r7, #8
 8003112:	46bd      	mov	sp, r7
 8003114:	bd80      	pop	{r7, pc}

08003116 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003116:	b580      	push	{r7, lr}
 8003118:	b082      	sub	sp, #8
 800311a:	af00      	add	r7, sp, #0
 800311c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800311e:	6878      	ldr	r0, [r7, #4]
 8003120:	f7ff ffa2 	bl	8003068 <SysTick_Config>
 8003124:	4603      	mov	r3, r0
}
 8003126:	4618      	mov	r0, r3
 8003128:	3708      	adds	r7, #8
 800312a:	46bd      	mov	sp, r7
 800312c:	bd80      	pop	{r7, pc}
	...

08003130 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003130:	b480      	push	{r7}
 8003132:	b08b      	sub	sp, #44	; 0x2c
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
 8003138:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800313a:	2300      	movs	r3, #0
 800313c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800313e:	2300      	movs	r3, #0
 8003140:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003142:	e169      	b.n	8003418 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003144:	2201      	movs	r2, #1
 8003146:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003148:	fa02 f303 	lsl.w	r3, r2, r3
 800314c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	69fa      	ldr	r2, [r7, #28]
 8003154:	4013      	ands	r3, r2
 8003156:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003158:	69ba      	ldr	r2, [r7, #24]
 800315a:	69fb      	ldr	r3, [r7, #28]
 800315c:	429a      	cmp	r2, r3
 800315e:	f040 8158 	bne.w	8003412 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	685b      	ldr	r3, [r3, #4]
 8003166:	4a9a      	ldr	r2, [pc, #616]	; (80033d0 <HAL_GPIO_Init+0x2a0>)
 8003168:	4293      	cmp	r3, r2
 800316a:	d05e      	beq.n	800322a <HAL_GPIO_Init+0xfa>
 800316c:	4a98      	ldr	r2, [pc, #608]	; (80033d0 <HAL_GPIO_Init+0x2a0>)
 800316e:	4293      	cmp	r3, r2
 8003170:	d875      	bhi.n	800325e <HAL_GPIO_Init+0x12e>
 8003172:	4a98      	ldr	r2, [pc, #608]	; (80033d4 <HAL_GPIO_Init+0x2a4>)
 8003174:	4293      	cmp	r3, r2
 8003176:	d058      	beq.n	800322a <HAL_GPIO_Init+0xfa>
 8003178:	4a96      	ldr	r2, [pc, #600]	; (80033d4 <HAL_GPIO_Init+0x2a4>)
 800317a:	4293      	cmp	r3, r2
 800317c:	d86f      	bhi.n	800325e <HAL_GPIO_Init+0x12e>
 800317e:	4a96      	ldr	r2, [pc, #600]	; (80033d8 <HAL_GPIO_Init+0x2a8>)
 8003180:	4293      	cmp	r3, r2
 8003182:	d052      	beq.n	800322a <HAL_GPIO_Init+0xfa>
 8003184:	4a94      	ldr	r2, [pc, #592]	; (80033d8 <HAL_GPIO_Init+0x2a8>)
 8003186:	4293      	cmp	r3, r2
 8003188:	d869      	bhi.n	800325e <HAL_GPIO_Init+0x12e>
 800318a:	4a94      	ldr	r2, [pc, #592]	; (80033dc <HAL_GPIO_Init+0x2ac>)
 800318c:	4293      	cmp	r3, r2
 800318e:	d04c      	beq.n	800322a <HAL_GPIO_Init+0xfa>
 8003190:	4a92      	ldr	r2, [pc, #584]	; (80033dc <HAL_GPIO_Init+0x2ac>)
 8003192:	4293      	cmp	r3, r2
 8003194:	d863      	bhi.n	800325e <HAL_GPIO_Init+0x12e>
 8003196:	4a92      	ldr	r2, [pc, #584]	; (80033e0 <HAL_GPIO_Init+0x2b0>)
 8003198:	4293      	cmp	r3, r2
 800319a:	d046      	beq.n	800322a <HAL_GPIO_Init+0xfa>
 800319c:	4a90      	ldr	r2, [pc, #576]	; (80033e0 <HAL_GPIO_Init+0x2b0>)
 800319e:	4293      	cmp	r3, r2
 80031a0:	d85d      	bhi.n	800325e <HAL_GPIO_Init+0x12e>
 80031a2:	2b12      	cmp	r3, #18
 80031a4:	d82a      	bhi.n	80031fc <HAL_GPIO_Init+0xcc>
 80031a6:	2b12      	cmp	r3, #18
 80031a8:	d859      	bhi.n	800325e <HAL_GPIO_Init+0x12e>
 80031aa:	a201      	add	r2, pc, #4	; (adr r2, 80031b0 <HAL_GPIO_Init+0x80>)
 80031ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031b0:	0800322b 	.word	0x0800322b
 80031b4:	08003205 	.word	0x08003205
 80031b8:	08003217 	.word	0x08003217
 80031bc:	08003259 	.word	0x08003259
 80031c0:	0800325f 	.word	0x0800325f
 80031c4:	0800325f 	.word	0x0800325f
 80031c8:	0800325f 	.word	0x0800325f
 80031cc:	0800325f 	.word	0x0800325f
 80031d0:	0800325f 	.word	0x0800325f
 80031d4:	0800325f 	.word	0x0800325f
 80031d8:	0800325f 	.word	0x0800325f
 80031dc:	0800325f 	.word	0x0800325f
 80031e0:	0800325f 	.word	0x0800325f
 80031e4:	0800325f 	.word	0x0800325f
 80031e8:	0800325f 	.word	0x0800325f
 80031ec:	0800325f 	.word	0x0800325f
 80031f0:	0800325f 	.word	0x0800325f
 80031f4:	0800320d 	.word	0x0800320d
 80031f8:	08003221 	.word	0x08003221
 80031fc:	4a79      	ldr	r2, [pc, #484]	; (80033e4 <HAL_GPIO_Init+0x2b4>)
 80031fe:	4293      	cmp	r3, r2
 8003200:	d013      	beq.n	800322a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003202:	e02c      	b.n	800325e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003204:	683b      	ldr	r3, [r7, #0]
 8003206:	68db      	ldr	r3, [r3, #12]
 8003208:	623b      	str	r3, [r7, #32]
          break;
 800320a:	e029      	b.n	8003260 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	68db      	ldr	r3, [r3, #12]
 8003210:	3304      	adds	r3, #4
 8003212:	623b      	str	r3, [r7, #32]
          break;
 8003214:	e024      	b.n	8003260 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	68db      	ldr	r3, [r3, #12]
 800321a:	3308      	adds	r3, #8
 800321c:	623b      	str	r3, [r7, #32]
          break;
 800321e:	e01f      	b.n	8003260 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	68db      	ldr	r3, [r3, #12]
 8003224:	330c      	adds	r3, #12
 8003226:	623b      	str	r3, [r7, #32]
          break;
 8003228:	e01a      	b.n	8003260 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	689b      	ldr	r3, [r3, #8]
 800322e:	2b00      	cmp	r3, #0
 8003230:	d102      	bne.n	8003238 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003232:	2304      	movs	r3, #4
 8003234:	623b      	str	r3, [r7, #32]
          break;
 8003236:	e013      	b.n	8003260 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003238:	683b      	ldr	r3, [r7, #0]
 800323a:	689b      	ldr	r3, [r3, #8]
 800323c:	2b01      	cmp	r3, #1
 800323e:	d105      	bne.n	800324c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003240:	2308      	movs	r3, #8
 8003242:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	69fa      	ldr	r2, [r7, #28]
 8003248:	611a      	str	r2, [r3, #16]
          break;
 800324a:	e009      	b.n	8003260 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800324c:	2308      	movs	r3, #8
 800324e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	69fa      	ldr	r2, [r7, #28]
 8003254:	615a      	str	r2, [r3, #20]
          break;
 8003256:	e003      	b.n	8003260 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003258:	2300      	movs	r3, #0
 800325a:	623b      	str	r3, [r7, #32]
          break;
 800325c:	e000      	b.n	8003260 <HAL_GPIO_Init+0x130>
          break;
 800325e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003260:	69bb      	ldr	r3, [r7, #24]
 8003262:	2bff      	cmp	r3, #255	; 0xff
 8003264:	d801      	bhi.n	800326a <HAL_GPIO_Init+0x13a>
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	e001      	b.n	800326e <HAL_GPIO_Init+0x13e>
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	3304      	adds	r3, #4
 800326e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003270:	69bb      	ldr	r3, [r7, #24]
 8003272:	2bff      	cmp	r3, #255	; 0xff
 8003274:	d802      	bhi.n	800327c <HAL_GPIO_Init+0x14c>
 8003276:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003278:	009b      	lsls	r3, r3, #2
 800327a:	e002      	b.n	8003282 <HAL_GPIO_Init+0x152>
 800327c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800327e:	3b08      	subs	r3, #8
 8003280:	009b      	lsls	r3, r3, #2
 8003282:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003284:	697b      	ldr	r3, [r7, #20]
 8003286:	681a      	ldr	r2, [r3, #0]
 8003288:	210f      	movs	r1, #15
 800328a:	693b      	ldr	r3, [r7, #16]
 800328c:	fa01 f303 	lsl.w	r3, r1, r3
 8003290:	43db      	mvns	r3, r3
 8003292:	401a      	ands	r2, r3
 8003294:	6a39      	ldr	r1, [r7, #32]
 8003296:	693b      	ldr	r3, [r7, #16]
 8003298:	fa01 f303 	lsl.w	r3, r1, r3
 800329c:	431a      	orrs	r2, r3
 800329e:	697b      	ldr	r3, [r7, #20]
 80032a0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	685b      	ldr	r3, [r3, #4]
 80032a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	f000 80b1 	beq.w	8003412 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80032b0:	4b4d      	ldr	r3, [pc, #308]	; (80033e8 <HAL_GPIO_Init+0x2b8>)
 80032b2:	699b      	ldr	r3, [r3, #24]
 80032b4:	4a4c      	ldr	r2, [pc, #304]	; (80033e8 <HAL_GPIO_Init+0x2b8>)
 80032b6:	f043 0301 	orr.w	r3, r3, #1
 80032ba:	6193      	str	r3, [r2, #24]
 80032bc:	4b4a      	ldr	r3, [pc, #296]	; (80033e8 <HAL_GPIO_Init+0x2b8>)
 80032be:	699b      	ldr	r3, [r3, #24]
 80032c0:	f003 0301 	and.w	r3, r3, #1
 80032c4:	60bb      	str	r3, [r7, #8]
 80032c6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80032c8:	4a48      	ldr	r2, [pc, #288]	; (80033ec <HAL_GPIO_Init+0x2bc>)
 80032ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032cc:	089b      	lsrs	r3, r3, #2
 80032ce:	3302      	adds	r3, #2
 80032d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032d4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80032d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032d8:	f003 0303 	and.w	r3, r3, #3
 80032dc:	009b      	lsls	r3, r3, #2
 80032de:	220f      	movs	r2, #15
 80032e0:	fa02 f303 	lsl.w	r3, r2, r3
 80032e4:	43db      	mvns	r3, r3
 80032e6:	68fa      	ldr	r2, [r7, #12]
 80032e8:	4013      	ands	r3, r2
 80032ea:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	4a40      	ldr	r2, [pc, #256]	; (80033f0 <HAL_GPIO_Init+0x2c0>)
 80032f0:	4293      	cmp	r3, r2
 80032f2:	d013      	beq.n	800331c <HAL_GPIO_Init+0x1ec>
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	4a3f      	ldr	r2, [pc, #252]	; (80033f4 <HAL_GPIO_Init+0x2c4>)
 80032f8:	4293      	cmp	r3, r2
 80032fa:	d00d      	beq.n	8003318 <HAL_GPIO_Init+0x1e8>
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	4a3e      	ldr	r2, [pc, #248]	; (80033f8 <HAL_GPIO_Init+0x2c8>)
 8003300:	4293      	cmp	r3, r2
 8003302:	d007      	beq.n	8003314 <HAL_GPIO_Init+0x1e4>
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	4a3d      	ldr	r2, [pc, #244]	; (80033fc <HAL_GPIO_Init+0x2cc>)
 8003308:	4293      	cmp	r3, r2
 800330a:	d101      	bne.n	8003310 <HAL_GPIO_Init+0x1e0>
 800330c:	2303      	movs	r3, #3
 800330e:	e006      	b.n	800331e <HAL_GPIO_Init+0x1ee>
 8003310:	2304      	movs	r3, #4
 8003312:	e004      	b.n	800331e <HAL_GPIO_Init+0x1ee>
 8003314:	2302      	movs	r3, #2
 8003316:	e002      	b.n	800331e <HAL_GPIO_Init+0x1ee>
 8003318:	2301      	movs	r3, #1
 800331a:	e000      	b.n	800331e <HAL_GPIO_Init+0x1ee>
 800331c:	2300      	movs	r3, #0
 800331e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003320:	f002 0203 	and.w	r2, r2, #3
 8003324:	0092      	lsls	r2, r2, #2
 8003326:	4093      	lsls	r3, r2
 8003328:	68fa      	ldr	r2, [r7, #12]
 800332a:	4313      	orrs	r3, r2
 800332c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800332e:	492f      	ldr	r1, [pc, #188]	; (80033ec <HAL_GPIO_Init+0x2bc>)
 8003330:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003332:	089b      	lsrs	r3, r3, #2
 8003334:	3302      	adds	r3, #2
 8003336:	68fa      	ldr	r2, [r7, #12]
 8003338:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	685b      	ldr	r3, [r3, #4]
 8003340:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003344:	2b00      	cmp	r3, #0
 8003346:	d006      	beq.n	8003356 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003348:	4b2d      	ldr	r3, [pc, #180]	; (8003400 <HAL_GPIO_Init+0x2d0>)
 800334a:	681a      	ldr	r2, [r3, #0]
 800334c:	492c      	ldr	r1, [pc, #176]	; (8003400 <HAL_GPIO_Init+0x2d0>)
 800334e:	69bb      	ldr	r3, [r7, #24]
 8003350:	4313      	orrs	r3, r2
 8003352:	600b      	str	r3, [r1, #0]
 8003354:	e006      	b.n	8003364 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003356:	4b2a      	ldr	r3, [pc, #168]	; (8003400 <HAL_GPIO_Init+0x2d0>)
 8003358:	681a      	ldr	r2, [r3, #0]
 800335a:	69bb      	ldr	r3, [r7, #24]
 800335c:	43db      	mvns	r3, r3
 800335e:	4928      	ldr	r1, [pc, #160]	; (8003400 <HAL_GPIO_Init+0x2d0>)
 8003360:	4013      	ands	r3, r2
 8003362:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	685b      	ldr	r3, [r3, #4]
 8003368:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800336c:	2b00      	cmp	r3, #0
 800336e:	d006      	beq.n	800337e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003370:	4b23      	ldr	r3, [pc, #140]	; (8003400 <HAL_GPIO_Init+0x2d0>)
 8003372:	685a      	ldr	r2, [r3, #4]
 8003374:	4922      	ldr	r1, [pc, #136]	; (8003400 <HAL_GPIO_Init+0x2d0>)
 8003376:	69bb      	ldr	r3, [r7, #24]
 8003378:	4313      	orrs	r3, r2
 800337a:	604b      	str	r3, [r1, #4]
 800337c:	e006      	b.n	800338c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800337e:	4b20      	ldr	r3, [pc, #128]	; (8003400 <HAL_GPIO_Init+0x2d0>)
 8003380:	685a      	ldr	r2, [r3, #4]
 8003382:	69bb      	ldr	r3, [r7, #24]
 8003384:	43db      	mvns	r3, r3
 8003386:	491e      	ldr	r1, [pc, #120]	; (8003400 <HAL_GPIO_Init+0x2d0>)
 8003388:	4013      	ands	r3, r2
 800338a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	685b      	ldr	r3, [r3, #4]
 8003390:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003394:	2b00      	cmp	r3, #0
 8003396:	d006      	beq.n	80033a6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003398:	4b19      	ldr	r3, [pc, #100]	; (8003400 <HAL_GPIO_Init+0x2d0>)
 800339a:	689a      	ldr	r2, [r3, #8]
 800339c:	4918      	ldr	r1, [pc, #96]	; (8003400 <HAL_GPIO_Init+0x2d0>)
 800339e:	69bb      	ldr	r3, [r7, #24]
 80033a0:	4313      	orrs	r3, r2
 80033a2:	608b      	str	r3, [r1, #8]
 80033a4:	e006      	b.n	80033b4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80033a6:	4b16      	ldr	r3, [pc, #88]	; (8003400 <HAL_GPIO_Init+0x2d0>)
 80033a8:	689a      	ldr	r2, [r3, #8]
 80033aa:	69bb      	ldr	r3, [r7, #24]
 80033ac:	43db      	mvns	r3, r3
 80033ae:	4914      	ldr	r1, [pc, #80]	; (8003400 <HAL_GPIO_Init+0x2d0>)
 80033b0:	4013      	ands	r3, r2
 80033b2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	685b      	ldr	r3, [r3, #4]
 80033b8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d021      	beq.n	8003404 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80033c0:	4b0f      	ldr	r3, [pc, #60]	; (8003400 <HAL_GPIO_Init+0x2d0>)
 80033c2:	68da      	ldr	r2, [r3, #12]
 80033c4:	490e      	ldr	r1, [pc, #56]	; (8003400 <HAL_GPIO_Init+0x2d0>)
 80033c6:	69bb      	ldr	r3, [r7, #24]
 80033c8:	4313      	orrs	r3, r2
 80033ca:	60cb      	str	r3, [r1, #12]
 80033cc:	e021      	b.n	8003412 <HAL_GPIO_Init+0x2e2>
 80033ce:	bf00      	nop
 80033d0:	10320000 	.word	0x10320000
 80033d4:	10310000 	.word	0x10310000
 80033d8:	10220000 	.word	0x10220000
 80033dc:	10210000 	.word	0x10210000
 80033e0:	10120000 	.word	0x10120000
 80033e4:	10110000 	.word	0x10110000
 80033e8:	40021000 	.word	0x40021000
 80033ec:	40010000 	.word	0x40010000
 80033f0:	40010800 	.word	0x40010800
 80033f4:	40010c00 	.word	0x40010c00
 80033f8:	40011000 	.word	0x40011000
 80033fc:	40011400 	.word	0x40011400
 8003400:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003404:	4b0b      	ldr	r3, [pc, #44]	; (8003434 <HAL_GPIO_Init+0x304>)
 8003406:	68da      	ldr	r2, [r3, #12]
 8003408:	69bb      	ldr	r3, [r7, #24]
 800340a:	43db      	mvns	r3, r3
 800340c:	4909      	ldr	r1, [pc, #36]	; (8003434 <HAL_GPIO_Init+0x304>)
 800340e:	4013      	ands	r3, r2
 8003410:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8003412:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003414:	3301      	adds	r3, #1
 8003416:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003418:	683b      	ldr	r3, [r7, #0]
 800341a:	681a      	ldr	r2, [r3, #0]
 800341c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800341e:	fa22 f303 	lsr.w	r3, r2, r3
 8003422:	2b00      	cmp	r3, #0
 8003424:	f47f ae8e 	bne.w	8003144 <HAL_GPIO_Init+0x14>
  }
}
 8003428:	bf00      	nop
 800342a:	bf00      	nop
 800342c:	372c      	adds	r7, #44	; 0x2c
 800342e:	46bd      	mov	sp, r7
 8003430:	bc80      	pop	{r7}
 8003432:	4770      	bx	lr
 8003434:	40010400 	.word	0x40010400

08003438 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003438:	b480      	push	{r7}
 800343a:	b083      	sub	sp, #12
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
 8003440:	460b      	mov	r3, r1
 8003442:	807b      	strh	r3, [r7, #2]
 8003444:	4613      	mov	r3, r2
 8003446:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003448:	787b      	ldrb	r3, [r7, #1]
 800344a:	2b00      	cmp	r3, #0
 800344c:	d003      	beq.n	8003456 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800344e:	887a      	ldrh	r2, [r7, #2]
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003454:	e003      	b.n	800345e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003456:	887b      	ldrh	r3, [r7, #2]
 8003458:	041a      	lsls	r2, r3, #16
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	611a      	str	r2, [r3, #16]
}
 800345e:	bf00      	nop
 8003460:	370c      	adds	r7, #12
 8003462:	46bd      	mov	sp, r7
 8003464:	bc80      	pop	{r7}
 8003466:	4770      	bx	lr

08003468 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003468:	b480      	push	{r7}
 800346a:	b085      	sub	sp, #20
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
 8003470:	460b      	mov	r3, r1
 8003472:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	68db      	ldr	r3, [r3, #12]
 8003478:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800347a:	887a      	ldrh	r2, [r7, #2]
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	4013      	ands	r3, r2
 8003480:	041a      	lsls	r2, r3, #16
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	43d9      	mvns	r1, r3
 8003486:	887b      	ldrh	r3, [r7, #2]
 8003488:	400b      	ands	r3, r1
 800348a:	431a      	orrs	r2, r3
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	611a      	str	r2, [r3, #16]
}
 8003490:	bf00      	nop
 8003492:	3714      	adds	r7, #20
 8003494:	46bd      	mov	sp, r7
 8003496:	bc80      	pop	{r7}
 8003498:	4770      	bx	lr
	...

0800349c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800349c:	b580      	push	{r7, lr}
 800349e:	b084      	sub	sp, #16
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d101      	bne.n	80034ae <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80034aa:	2301      	movs	r3, #1
 80034ac:	e12b      	b.n	8003706 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80034b4:	b2db      	uxtb	r3, r3
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d106      	bne.n	80034c8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	2200      	movs	r2, #0
 80034be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80034c2:	6878      	ldr	r0, [r7, #4]
 80034c4:	f7ff fa92 	bl	80029ec <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2224      	movs	r2, #36	; 0x24
 80034cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	681a      	ldr	r2, [r3, #0]
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f022 0201 	bic.w	r2, r2, #1
 80034de:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	681a      	ldr	r2, [r3, #0]
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80034ee:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	681a      	ldr	r2, [r3, #0]
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80034fe:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003500:	f001 fba0 	bl	8004c44 <HAL_RCC_GetPCLK1Freq>
 8003504:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	685b      	ldr	r3, [r3, #4]
 800350a:	4a81      	ldr	r2, [pc, #516]	; (8003710 <HAL_I2C_Init+0x274>)
 800350c:	4293      	cmp	r3, r2
 800350e:	d807      	bhi.n	8003520 <HAL_I2C_Init+0x84>
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	4a80      	ldr	r2, [pc, #512]	; (8003714 <HAL_I2C_Init+0x278>)
 8003514:	4293      	cmp	r3, r2
 8003516:	bf94      	ite	ls
 8003518:	2301      	movls	r3, #1
 800351a:	2300      	movhi	r3, #0
 800351c:	b2db      	uxtb	r3, r3
 800351e:	e006      	b.n	800352e <HAL_I2C_Init+0x92>
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	4a7d      	ldr	r2, [pc, #500]	; (8003718 <HAL_I2C_Init+0x27c>)
 8003524:	4293      	cmp	r3, r2
 8003526:	bf94      	ite	ls
 8003528:	2301      	movls	r3, #1
 800352a:	2300      	movhi	r3, #0
 800352c:	b2db      	uxtb	r3, r3
 800352e:	2b00      	cmp	r3, #0
 8003530:	d001      	beq.n	8003536 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003532:	2301      	movs	r3, #1
 8003534:	e0e7      	b.n	8003706 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	4a78      	ldr	r2, [pc, #480]	; (800371c <HAL_I2C_Init+0x280>)
 800353a:	fba2 2303 	umull	r2, r3, r2, r3
 800353e:	0c9b      	lsrs	r3, r3, #18
 8003540:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	685b      	ldr	r3, [r3, #4]
 8003548:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	68ba      	ldr	r2, [r7, #8]
 8003552:	430a      	orrs	r2, r1
 8003554:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	6a1b      	ldr	r3, [r3, #32]
 800355c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	685b      	ldr	r3, [r3, #4]
 8003564:	4a6a      	ldr	r2, [pc, #424]	; (8003710 <HAL_I2C_Init+0x274>)
 8003566:	4293      	cmp	r3, r2
 8003568:	d802      	bhi.n	8003570 <HAL_I2C_Init+0xd4>
 800356a:	68bb      	ldr	r3, [r7, #8]
 800356c:	3301      	adds	r3, #1
 800356e:	e009      	b.n	8003584 <HAL_I2C_Init+0xe8>
 8003570:	68bb      	ldr	r3, [r7, #8]
 8003572:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003576:	fb02 f303 	mul.w	r3, r2, r3
 800357a:	4a69      	ldr	r2, [pc, #420]	; (8003720 <HAL_I2C_Init+0x284>)
 800357c:	fba2 2303 	umull	r2, r3, r2, r3
 8003580:	099b      	lsrs	r3, r3, #6
 8003582:	3301      	adds	r3, #1
 8003584:	687a      	ldr	r2, [r7, #4]
 8003586:	6812      	ldr	r2, [r2, #0]
 8003588:	430b      	orrs	r3, r1
 800358a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	69db      	ldr	r3, [r3, #28]
 8003592:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003596:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	685b      	ldr	r3, [r3, #4]
 800359e:	495c      	ldr	r1, [pc, #368]	; (8003710 <HAL_I2C_Init+0x274>)
 80035a0:	428b      	cmp	r3, r1
 80035a2:	d819      	bhi.n	80035d8 <HAL_I2C_Init+0x13c>
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	1e59      	subs	r1, r3, #1
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	685b      	ldr	r3, [r3, #4]
 80035ac:	005b      	lsls	r3, r3, #1
 80035ae:	fbb1 f3f3 	udiv	r3, r1, r3
 80035b2:	1c59      	adds	r1, r3, #1
 80035b4:	f640 73fc 	movw	r3, #4092	; 0xffc
 80035b8:	400b      	ands	r3, r1
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d00a      	beq.n	80035d4 <HAL_I2C_Init+0x138>
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	1e59      	subs	r1, r3, #1
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	685b      	ldr	r3, [r3, #4]
 80035c6:	005b      	lsls	r3, r3, #1
 80035c8:	fbb1 f3f3 	udiv	r3, r1, r3
 80035cc:	3301      	adds	r3, #1
 80035ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035d2:	e051      	b.n	8003678 <HAL_I2C_Init+0x1dc>
 80035d4:	2304      	movs	r3, #4
 80035d6:	e04f      	b.n	8003678 <HAL_I2C_Init+0x1dc>
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	689b      	ldr	r3, [r3, #8]
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d111      	bne.n	8003604 <HAL_I2C_Init+0x168>
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	1e58      	subs	r0, r3, #1
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	6859      	ldr	r1, [r3, #4]
 80035e8:	460b      	mov	r3, r1
 80035ea:	005b      	lsls	r3, r3, #1
 80035ec:	440b      	add	r3, r1
 80035ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80035f2:	3301      	adds	r3, #1
 80035f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	bf0c      	ite	eq
 80035fc:	2301      	moveq	r3, #1
 80035fe:	2300      	movne	r3, #0
 8003600:	b2db      	uxtb	r3, r3
 8003602:	e012      	b.n	800362a <HAL_I2C_Init+0x18e>
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	1e58      	subs	r0, r3, #1
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	6859      	ldr	r1, [r3, #4]
 800360c:	460b      	mov	r3, r1
 800360e:	009b      	lsls	r3, r3, #2
 8003610:	440b      	add	r3, r1
 8003612:	0099      	lsls	r1, r3, #2
 8003614:	440b      	add	r3, r1
 8003616:	fbb0 f3f3 	udiv	r3, r0, r3
 800361a:	3301      	adds	r3, #1
 800361c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003620:	2b00      	cmp	r3, #0
 8003622:	bf0c      	ite	eq
 8003624:	2301      	moveq	r3, #1
 8003626:	2300      	movne	r3, #0
 8003628:	b2db      	uxtb	r3, r3
 800362a:	2b00      	cmp	r3, #0
 800362c:	d001      	beq.n	8003632 <HAL_I2C_Init+0x196>
 800362e:	2301      	movs	r3, #1
 8003630:	e022      	b.n	8003678 <HAL_I2C_Init+0x1dc>
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	689b      	ldr	r3, [r3, #8]
 8003636:	2b00      	cmp	r3, #0
 8003638:	d10e      	bne.n	8003658 <HAL_I2C_Init+0x1bc>
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	1e58      	subs	r0, r3, #1
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6859      	ldr	r1, [r3, #4]
 8003642:	460b      	mov	r3, r1
 8003644:	005b      	lsls	r3, r3, #1
 8003646:	440b      	add	r3, r1
 8003648:	fbb0 f3f3 	udiv	r3, r0, r3
 800364c:	3301      	adds	r3, #1
 800364e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003652:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003656:	e00f      	b.n	8003678 <HAL_I2C_Init+0x1dc>
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	1e58      	subs	r0, r3, #1
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	6859      	ldr	r1, [r3, #4]
 8003660:	460b      	mov	r3, r1
 8003662:	009b      	lsls	r3, r3, #2
 8003664:	440b      	add	r3, r1
 8003666:	0099      	lsls	r1, r3, #2
 8003668:	440b      	add	r3, r1
 800366a:	fbb0 f3f3 	udiv	r3, r0, r3
 800366e:	3301      	adds	r3, #1
 8003670:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003674:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003678:	6879      	ldr	r1, [r7, #4]
 800367a:	6809      	ldr	r1, [r1, #0]
 800367c:	4313      	orrs	r3, r2
 800367e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	69da      	ldr	r2, [r3, #28]
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6a1b      	ldr	r3, [r3, #32]
 8003692:	431a      	orrs	r2, r3
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	430a      	orrs	r2, r1
 800369a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	689b      	ldr	r3, [r3, #8]
 80036a2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80036a6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80036aa:	687a      	ldr	r2, [r7, #4]
 80036ac:	6911      	ldr	r1, [r2, #16]
 80036ae:	687a      	ldr	r2, [r7, #4]
 80036b0:	68d2      	ldr	r2, [r2, #12]
 80036b2:	4311      	orrs	r1, r2
 80036b4:	687a      	ldr	r2, [r7, #4]
 80036b6:	6812      	ldr	r2, [r2, #0]
 80036b8:	430b      	orrs	r3, r1
 80036ba:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	68db      	ldr	r3, [r3, #12]
 80036c2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	695a      	ldr	r2, [r3, #20]
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	699b      	ldr	r3, [r3, #24]
 80036ce:	431a      	orrs	r2, r3
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	430a      	orrs	r2, r1
 80036d6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	681a      	ldr	r2, [r3, #0]
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f042 0201 	orr.w	r2, r2, #1
 80036e6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	2200      	movs	r2, #0
 80036ec:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	2220      	movs	r2, #32
 80036f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	2200      	movs	r2, #0
 80036fa:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2200      	movs	r2, #0
 8003700:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003704:	2300      	movs	r3, #0
}
 8003706:	4618      	mov	r0, r3
 8003708:	3710      	adds	r7, #16
 800370a:	46bd      	mov	sp, r7
 800370c:	bd80      	pop	{r7, pc}
 800370e:	bf00      	nop
 8003710:	000186a0 	.word	0x000186a0
 8003714:	001e847f 	.word	0x001e847f
 8003718:	003d08ff 	.word	0x003d08ff
 800371c:	431bde83 	.word	0x431bde83
 8003720:	10624dd3 	.word	0x10624dd3

08003724 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	b088      	sub	sp, #32
 8003728:	af02      	add	r7, sp, #8
 800372a:	60f8      	str	r0, [r7, #12]
 800372c:	4608      	mov	r0, r1
 800372e:	4611      	mov	r1, r2
 8003730:	461a      	mov	r2, r3
 8003732:	4603      	mov	r3, r0
 8003734:	817b      	strh	r3, [r7, #10]
 8003736:	460b      	mov	r3, r1
 8003738:	813b      	strh	r3, [r7, #8]
 800373a:	4613      	mov	r3, r2
 800373c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800373e:	f7ff fbbb 	bl	8002eb8 <HAL_GetTick>
 8003742:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800374a:	b2db      	uxtb	r3, r3
 800374c:	2b20      	cmp	r3, #32
 800374e:	f040 80d9 	bne.w	8003904 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003752:	697b      	ldr	r3, [r7, #20]
 8003754:	9300      	str	r3, [sp, #0]
 8003756:	2319      	movs	r3, #25
 8003758:	2201      	movs	r2, #1
 800375a:	496d      	ldr	r1, [pc, #436]	; (8003910 <HAL_I2C_Mem_Write+0x1ec>)
 800375c:	68f8      	ldr	r0, [r7, #12]
 800375e:	f000 fcc1 	bl	80040e4 <I2C_WaitOnFlagUntilTimeout>
 8003762:	4603      	mov	r3, r0
 8003764:	2b00      	cmp	r3, #0
 8003766:	d001      	beq.n	800376c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003768:	2302      	movs	r3, #2
 800376a:	e0cc      	b.n	8003906 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003772:	2b01      	cmp	r3, #1
 8003774:	d101      	bne.n	800377a <HAL_I2C_Mem_Write+0x56>
 8003776:	2302      	movs	r3, #2
 8003778:	e0c5      	b.n	8003906 <HAL_I2C_Mem_Write+0x1e2>
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	2201      	movs	r2, #1
 800377e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f003 0301 	and.w	r3, r3, #1
 800378c:	2b01      	cmp	r3, #1
 800378e:	d007      	beq.n	80037a0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	681a      	ldr	r2, [r3, #0]
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f042 0201 	orr.w	r2, r2, #1
 800379e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	681a      	ldr	r2, [r3, #0]
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80037ae:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	2221      	movs	r2, #33	; 0x21
 80037b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	2240      	movs	r2, #64	; 0x40
 80037bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	2200      	movs	r2, #0
 80037c4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	6a3a      	ldr	r2, [r7, #32]
 80037ca:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80037d0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037d6:	b29a      	uxth	r2, r3
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	4a4d      	ldr	r2, [pc, #308]	; (8003914 <HAL_I2C_Mem_Write+0x1f0>)
 80037e0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80037e2:	88f8      	ldrh	r0, [r7, #6]
 80037e4:	893a      	ldrh	r2, [r7, #8]
 80037e6:	8979      	ldrh	r1, [r7, #10]
 80037e8:	697b      	ldr	r3, [r7, #20]
 80037ea:	9301      	str	r3, [sp, #4]
 80037ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037ee:	9300      	str	r3, [sp, #0]
 80037f0:	4603      	mov	r3, r0
 80037f2:	68f8      	ldr	r0, [r7, #12]
 80037f4:	f000 faf8 	bl	8003de8 <I2C_RequestMemoryWrite>
 80037f8:	4603      	mov	r3, r0
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d052      	beq.n	80038a4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80037fe:	2301      	movs	r3, #1
 8003800:	e081      	b.n	8003906 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003802:	697a      	ldr	r2, [r7, #20]
 8003804:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003806:	68f8      	ldr	r0, [r7, #12]
 8003808:	f000 fd42 	bl	8004290 <I2C_WaitOnTXEFlagUntilTimeout>
 800380c:	4603      	mov	r3, r0
 800380e:	2b00      	cmp	r3, #0
 8003810:	d00d      	beq.n	800382e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003816:	2b04      	cmp	r3, #4
 8003818:	d107      	bne.n	800382a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	681a      	ldr	r2, [r3, #0]
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003828:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800382a:	2301      	movs	r3, #1
 800382c:	e06b      	b.n	8003906 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003832:	781a      	ldrb	r2, [r3, #0]
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800383e:	1c5a      	adds	r2, r3, #1
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003848:	3b01      	subs	r3, #1
 800384a:	b29a      	uxth	r2, r3
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003854:	b29b      	uxth	r3, r3
 8003856:	3b01      	subs	r3, #1
 8003858:	b29a      	uxth	r2, r3
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	695b      	ldr	r3, [r3, #20]
 8003864:	f003 0304 	and.w	r3, r3, #4
 8003868:	2b04      	cmp	r3, #4
 800386a:	d11b      	bne.n	80038a4 <HAL_I2C_Mem_Write+0x180>
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003870:	2b00      	cmp	r3, #0
 8003872:	d017      	beq.n	80038a4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003878:	781a      	ldrb	r2, [r3, #0]
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003884:	1c5a      	adds	r2, r3, #1
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800388e:	3b01      	subs	r3, #1
 8003890:	b29a      	uxth	r2, r3
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800389a:	b29b      	uxth	r3, r3
 800389c:	3b01      	subs	r3, #1
 800389e:	b29a      	uxth	r2, r3
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d1aa      	bne.n	8003802 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80038ac:	697a      	ldr	r2, [r7, #20]
 80038ae:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80038b0:	68f8      	ldr	r0, [r7, #12]
 80038b2:	f000 fd2e 	bl	8004312 <I2C_WaitOnBTFFlagUntilTimeout>
 80038b6:	4603      	mov	r3, r0
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d00d      	beq.n	80038d8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038c0:	2b04      	cmp	r3, #4
 80038c2:	d107      	bne.n	80038d4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	681a      	ldr	r2, [r3, #0]
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80038d2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80038d4:	2301      	movs	r3, #1
 80038d6:	e016      	b.n	8003906 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	681a      	ldr	r2, [r3, #0]
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80038e6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	2220      	movs	r2, #32
 80038ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	2200      	movs	r2, #0
 80038f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	2200      	movs	r2, #0
 80038fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003900:	2300      	movs	r3, #0
 8003902:	e000      	b.n	8003906 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003904:	2302      	movs	r3, #2
  }
}
 8003906:	4618      	mov	r0, r3
 8003908:	3718      	adds	r7, #24
 800390a:	46bd      	mov	sp, r7
 800390c:	bd80      	pop	{r7, pc}
 800390e:	bf00      	nop
 8003910:	00100002 	.word	0x00100002
 8003914:	ffff0000 	.word	0xffff0000

08003918 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003918:	b580      	push	{r7, lr}
 800391a:	b08c      	sub	sp, #48	; 0x30
 800391c:	af02      	add	r7, sp, #8
 800391e:	60f8      	str	r0, [r7, #12]
 8003920:	4608      	mov	r0, r1
 8003922:	4611      	mov	r1, r2
 8003924:	461a      	mov	r2, r3
 8003926:	4603      	mov	r3, r0
 8003928:	817b      	strh	r3, [r7, #10]
 800392a:	460b      	mov	r3, r1
 800392c:	813b      	strh	r3, [r7, #8]
 800392e:	4613      	mov	r3, r2
 8003930:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8003932:	2300      	movs	r3, #0
 8003934:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003936:	f7ff fabf 	bl	8002eb8 <HAL_GetTick>
 800393a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003942:	b2db      	uxtb	r3, r3
 8003944:	2b20      	cmp	r3, #32
 8003946:	f040 8244 	bne.w	8003dd2 <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800394a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800394c:	9300      	str	r3, [sp, #0]
 800394e:	2319      	movs	r3, #25
 8003950:	2201      	movs	r2, #1
 8003952:	4982      	ldr	r1, [pc, #520]	; (8003b5c <HAL_I2C_Mem_Read+0x244>)
 8003954:	68f8      	ldr	r0, [r7, #12]
 8003956:	f000 fbc5 	bl	80040e4 <I2C_WaitOnFlagUntilTimeout>
 800395a:	4603      	mov	r3, r0
 800395c:	2b00      	cmp	r3, #0
 800395e:	d001      	beq.n	8003964 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8003960:	2302      	movs	r3, #2
 8003962:	e237      	b.n	8003dd4 <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800396a:	2b01      	cmp	r3, #1
 800396c:	d101      	bne.n	8003972 <HAL_I2C_Mem_Read+0x5a>
 800396e:	2302      	movs	r3, #2
 8003970:	e230      	b.n	8003dd4 <HAL_I2C_Mem_Read+0x4bc>
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	2201      	movs	r2, #1
 8003976:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f003 0301 	and.w	r3, r3, #1
 8003984:	2b01      	cmp	r3, #1
 8003986:	d007      	beq.n	8003998 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	681a      	ldr	r2, [r3, #0]
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f042 0201 	orr.w	r2, r2, #1
 8003996:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	681a      	ldr	r2, [r3, #0]
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80039a6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	2222      	movs	r2, #34	; 0x22
 80039ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	2240      	movs	r2, #64	; 0x40
 80039b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	2200      	movs	r2, #0
 80039bc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80039c2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80039c8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039ce:	b29a      	uxth	r2, r3
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	4a62      	ldr	r2, [pc, #392]	; (8003b60 <HAL_I2C_Mem_Read+0x248>)
 80039d8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80039da:	88f8      	ldrh	r0, [r7, #6]
 80039dc:	893a      	ldrh	r2, [r7, #8]
 80039de:	8979      	ldrh	r1, [r7, #10]
 80039e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039e2:	9301      	str	r3, [sp, #4]
 80039e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039e6:	9300      	str	r3, [sp, #0]
 80039e8:	4603      	mov	r3, r0
 80039ea:	68f8      	ldr	r0, [r7, #12]
 80039ec:	f000 fa92 	bl	8003f14 <I2C_RequestMemoryRead>
 80039f0:	4603      	mov	r3, r0
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d001      	beq.n	80039fa <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 80039f6:	2301      	movs	r3, #1
 80039f8:	e1ec      	b.n	8003dd4 <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d113      	bne.n	8003a2a <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a02:	2300      	movs	r3, #0
 8003a04:	61fb      	str	r3, [r7, #28]
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	695b      	ldr	r3, [r3, #20]
 8003a0c:	61fb      	str	r3, [r7, #28]
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	699b      	ldr	r3, [r3, #24]
 8003a14:	61fb      	str	r3, [r7, #28]
 8003a16:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	681a      	ldr	r2, [r3, #0]
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a26:	601a      	str	r2, [r3, #0]
 8003a28:	e1c0      	b.n	8003dac <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a2e:	2b01      	cmp	r3, #1
 8003a30:	d11e      	bne.n	8003a70 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	681a      	ldr	r2, [r3, #0]
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a40:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003a42:	b672      	cpsid	i
}
 8003a44:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a46:	2300      	movs	r3, #0
 8003a48:	61bb      	str	r3, [r7, #24]
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	695b      	ldr	r3, [r3, #20]
 8003a50:	61bb      	str	r3, [r7, #24]
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	699b      	ldr	r3, [r3, #24]
 8003a58:	61bb      	str	r3, [r7, #24]
 8003a5a:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	681a      	ldr	r2, [r3, #0]
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a6a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003a6c:	b662      	cpsie	i
}
 8003a6e:	e035      	b.n	8003adc <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a74:	2b02      	cmp	r3, #2
 8003a76:	d11e      	bne.n	8003ab6 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	681a      	ldr	r2, [r3, #0]
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003a86:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003a88:	b672      	cpsid	i
}
 8003a8a:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	617b      	str	r3, [r7, #20]
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	695b      	ldr	r3, [r3, #20]
 8003a96:	617b      	str	r3, [r7, #20]
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	699b      	ldr	r3, [r3, #24]
 8003a9e:	617b      	str	r3, [r7, #20]
 8003aa0:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	681a      	ldr	r2, [r3, #0]
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003ab0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003ab2:	b662      	cpsie	i
}
 8003ab4:	e012      	b.n	8003adc <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	681a      	ldr	r2, [r3, #0]
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003ac4:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ac6:	2300      	movs	r3, #0
 8003ac8:	613b      	str	r3, [r7, #16]
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	695b      	ldr	r3, [r3, #20]
 8003ad0:	613b      	str	r3, [r7, #16]
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	699b      	ldr	r3, [r3, #24]
 8003ad8:	613b      	str	r3, [r7, #16]
 8003ada:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8003adc:	e166      	b.n	8003dac <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ae2:	2b03      	cmp	r3, #3
 8003ae4:	f200 811f 	bhi.w	8003d26 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003aec:	2b01      	cmp	r3, #1
 8003aee:	d123      	bne.n	8003b38 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003af0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003af2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003af4:	68f8      	ldr	r0, [r7, #12]
 8003af6:	f000 fc4d 	bl	8004394 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003afa:	4603      	mov	r3, r0
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d001      	beq.n	8003b04 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8003b00:	2301      	movs	r3, #1
 8003b02:	e167      	b.n	8003dd4 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	691a      	ldr	r2, [r3, #16]
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b0e:	b2d2      	uxtb	r2, r2
 8003b10:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b16:	1c5a      	adds	r2, r3, #1
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b20:	3b01      	subs	r3, #1
 8003b22:	b29a      	uxth	r2, r3
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b2c:	b29b      	uxth	r3, r3
 8003b2e:	3b01      	subs	r3, #1
 8003b30:	b29a      	uxth	r2, r3
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003b36:	e139      	b.n	8003dac <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b3c:	2b02      	cmp	r3, #2
 8003b3e:	d152      	bne.n	8003be6 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003b40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b42:	9300      	str	r3, [sp, #0]
 8003b44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b46:	2200      	movs	r2, #0
 8003b48:	4906      	ldr	r1, [pc, #24]	; (8003b64 <HAL_I2C_Mem_Read+0x24c>)
 8003b4a:	68f8      	ldr	r0, [r7, #12]
 8003b4c:	f000 faca 	bl	80040e4 <I2C_WaitOnFlagUntilTimeout>
 8003b50:	4603      	mov	r3, r0
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d008      	beq.n	8003b68 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8003b56:	2301      	movs	r3, #1
 8003b58:	e13c      	b.n	8003dd4 <HAL_I2C_Mem_Read+0x4bc>
 8003b5a:	bf00      	nop
 8003b5c:	00100002 	.word	0x00100002
 8003b60:	ffff0000 	.word	0xffff0000
 8003b64:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8003b68:	b672      	cpsid	i
}
 8003b6a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	681a      	ldr	r2, [r3, #0]
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b7a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	691a      	ldr	r2, [r3, #16]
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b86:	b2d2      	uxtb	r2, r2
 8003b88:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b8e:	1c5a      	adds	r2, r3, #1
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b98:	3b01      	subs	r3, #1
 8003b9a:	b29a      	uxth	r2, r3
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ba4:	b29b      	uxth	r3, r3
 8003ba6:	3b01      	subs	r3, #1
 8003ba8:	b29a      	uxth	r2, r3
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003bae:	b662      	cpsie	i
}
 8003bb0:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	691a      	ldr	r2, [r3, #16]
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bbc:	b2d2      	uxtb	r2, r2
 8003bbe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bc4:	1c5a      	adds	r2, r3, #1
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bce:	3b01      	subs	r3, #1
 8003bd0:	b29a      	uxth	r2, r3
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bda:	b29b      	uxth	r3, r3
 8003bdc:	3b01      	subs	r3, #1
 8003bde:	b29a      	uxth	r2, r3
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003be4:	e0e2      	b.n	8003dac <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003be6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003be8:	9300      	str	r3, [sp, #0]
 8003bea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003bec:	2200      	movs	r2, #0
 8003bee:	497b      	ldr	r1, [pc, #492]	; (8003ddc <HAL_I2C_Mem_Read+0x4c4>)
 8003bf0:	68f8      	ldr	r0, [r7, #12]
 8003bf2:	f000 fa77 	bl	80040e4 <I2C_WaitOnFlagUntilTimeout>
 8003bf6:	4603      	mov	r3, r0
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d001      	beq.n	8003c00 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8003bfc:	2301      	movs	r3, #1
 8003bfe:	e0e9      	b.n	8003dd4 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	681a      	ldr	r2, [r3, #0]
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c0e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003c10:	b672      	cpsid	i
}
 8003c12:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	691a      	ldr	r2, [r3, #16]
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c1e:	b2d2      	uxtb	r2, r2
 8003c20:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c26:	1c5a      	adds	r2, r3, #1
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c30:	3b01      	subs	r3, #1
 8003c32:	b29a      	uxth	r2, r3
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c3c:	b29b      	uxth	r3, r3
 8003c3e:	3b01      	subs	r3, #1
 8003c40:	b29a      	uxth	r2, r3
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003c46:	4b66      	ldr	r3, [pc, #408]	; (8003de0 <HAL_I2C_Mem_Read+0x4c8>)
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	08db      	lsrs	r3, r3, #3
 8003c4c:	4a65      	ldr	r2, [pc, #404]	; (8003de4 <HAL_I2C_Mem_Read+0x4cc>)
 8003c4e:	fba2 2303 	umull	r2, r3, r2, r3
 8003c52:	0a1a      	lsrs	r2, r3, #8
 8003c54:	4613      	mov	r3, r2
 8003c56:	009b      	lsls	r3, r3, #2
 8003c58:	4413      	add	r3, r2
 8003c5a:	00da      	lsls	r2, r3, #3
 8003c5c:	1ad3      	subs	r3, r2, r3
 8003c5e:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8003c60:	6a3b      	ldr	r3, [r7, #32]
 8003c62:	3b01      	subs	r3, #1
 8003c64:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8003c66:	6a3b      	ldr	r3, [r7, #32]
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d118      	bne.n	8003c9e <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	2200      	movs	r2, #0
 8003c70:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	2220      	movs	r2, #32
 8003c76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	2200      	movs	r2, #0
 8003c7e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c86:	f043 0220 	orr.w	r2, r3, #32
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8003c8e:	b662      	cpsie	i
}
 8003c90:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	2200      	movs	r2, #0
 8003c96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8003c9a:	2301      	movs	r3, #1
 8003c9c:	e09a      	b.n	8003dd4 <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	695b      	ldr	r3, [r3, #20]
 8003ca4:	f003 0304 	and.w	r3, r3, #4
 8003ca8:	2b04      	cmp	r3, #4
 8003caa:	d1d9      	bne.n	8003c60 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	681a      	ldr	r2, [r3, #0]
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003cba:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	691a      	ldr	r2, [r3, #16]
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cc6:	b2d2      	uxtb	r2, r2
 8003cc8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cce:	1c5a      	adds	r2, r3, #1
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003cd8:	3b01      	subs	r3, #1
 8003cda:	b29a      	uxth	r2, r3
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ce4:	b29b      	uxth	r3, r3
 8003ce6:	3b01      	subs	r3, #1
 8003ce8:	b29a      	uxth	r2, r3
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003cee:	b662      	cpsie	i
}
 8003cf0:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	691a      	ldr	r2, [r3, #16]
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cfc:	b2d2      	uxtb	r2, r2
 8003cfe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d04:	1c5a      	adds	r2, r3, #1
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d0e:	3b01      	subs	r3, #1
 8003d10:	b29a      	uxth	r2, r3
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d1a:	b29b      	uxth	r3, r3
 8003d1c:	3b01      	subs	r3, #1
 8003d1e:	b29a      	uxth	r2, r3
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003d24:	e042      	b.n	8003dac <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d26:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d28:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003d2a:	68f8      	ldr	r0, [r7, #12]
 8003d2c:	f000 fb32 	bl	8004394 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003d30:	4603      	mov	r3, r0
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d001      	beq.n	8003d3a <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8003d36:	2301      	movs	r3, #1
 8003d38:	e04c      	b.n	8003dd4 <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	691a      	ldr	r2, [r3, #16]
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d44:	b2d2      	uxtb	r2, r2
 8003d46:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d4c:	1c5a      	adds	r2, r3, #1
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d56:	3b01      	subs	r3, #1
 8003d58:	b29a      	uxth	r2, r3
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d62:	b29b      	uxth	r3, r3
 8003d64:	3b01      	subs	r3, #1
 8003d66:	b29a      	uxth	r2, r3
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	695b      	ldr	r3, [r3, #20]
 8003d72:	f003 0304 	and.w	r3, r3, #4
 8003d76:	2b04      	cmp	r3, #4
 8003d78:	d118      	bne.n	8003dac <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	691a      	ldr	r2, [r3, #16]
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d84:	b2d2      	uxtb	r2, r2
 8003d86:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d8c:	1c5a      	adds	r2, r3, #1
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d96:	3b01      	subs	r3, #1
 8003d98:	b29a      	uxth	r2, r3
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003da2:	b29b      	uxth	r3, r3
 8003da4:	3b01      	subs	r3, #1
 8003da6:	b29a      	uxth	r2, r3
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	f47f ae94 	bne.w	8003ade <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	2220      	movs	r2, #32
 8003dba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	2200      	movs	r2, #0
 8003dca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003dce:	2300      	movs	r3, #0
 8003dd0:	e000      	b.n	8003dd4 <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 8003dd2:	2302      	movs	r3, #2
  }
}
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	3728      	adds	r7, #40	; 0x28
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	bd80      	pop	{r7, pc}
 8003ddc:	00010004 	.word	0x00010004
 8003de0:	20000000 	.word	0x20000000
 8003de4:	14f8b589 	.word	0x14f8b589

08003de8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	b088      	sub	sp, #32
 8003dec:	af02      	add	r7, sp, #8
 8003dee:	60f8      	str	r0, [r7, #12]
 8003df0:	4608      	mov	r0, r1
 8003df2:	4611      	mov	r1, r2
 8003df4:	461a      	mov	r2, r3
 8003df6:	4603      	mov	r3, r0
 8003df8:	817b      	strh	r3, [r7, #10]
 8003dfa:	460b      	mov	r3, r1
 8003dfc:	813b      	strh	r3, [r7, #8]
 8003dfe:	4613      	mov	r3, r2
 8003e00:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	681a      	ldr	r2, [r3, #0]
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003e10:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003e12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e14:	9300      	str	r3, [sp, #0]
 8003e16:	6a3b      	ldr	r3, [r7, #32]
 8003e18:	2200      	movs	r2, #0
 8003e1a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003e1e:	68f8      	ldr	r0, [r7, #12]
 8003e20:	f000 f960 	bl	80040e4 <I2C_WaitOnFlagUntilTimeout>
 8003e24:	4603      	mov	r3, r0
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d00d      	beq.n	8003e46 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e34:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003e38:	d103      	bne.n	8003e42 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003e40:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003e42:	2303      	movs	r3, #3
 8003e44:	e05f      	b.n	8003f06 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003e46:	897b      	ldrh	r3, [r7, #10]
 8003e48:	b2db      	uxtb	r3, r3
 8003e4a:	461a      	mov	r2, r3
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003e54:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003e56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e58:	6a3a      	ldr	r2, [r7, #32]
 8003e5a:	492d      	ldr	r1, [pc, #180]	; (8003f10 <I2C_RequestMemoryWrite+0x128>)
 8003e5c:	68f8      	ldr	r0, [r7, #12]
 8003e5e:	f000 f998 	bl	8004192 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003e62:	4603      	mov	r3, r0
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d001      	beq.n	8003e6c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003e68:	2301      	movs	r3, #1
 8003e6a:	e04c      	b.n	8003f06 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	617b      	str	r3, [r7, #20]
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	695b      	ldr	r3, [r3, #20]
 8003e76:	617b      	str	r3, [r7, #20]
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	699b      	ldr	r3, [r3, #24]
 8003e7e:	617b      	str	r3, [r7, #20]
 8003e80:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e84:	6a39      	ldr	r1, [r7, #32]
 8003e86:	68f8      	ldr	r0, [r7, #12]
 8003e88:	f000 fa02 	bl	8004290 <I2C_WaitOnTXEFlagUntilTimeout>
 8003e8c:	4603      	mov	r3, r0
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d00d      	beq.n	8003eae <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e96:	2b04      	cmp	r3, #4
 8003e98:	d107      	bne.n	8003eaa <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	681a      	ldr	r2, [r3, #0]
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ea8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003eaa:	2301      	movs	r3, #1
 8003eac:	e02b      	b.n	8003f06 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003eae:	88fb      	ldrh	r3, [r7, #6]
 8003eb0:	2b01      	cmp	r3, #1
 8003eb2:	d105      	bne.n	8003ec0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003eb4:	893b      	ldrh	r3, [r7, #8]
 8003eb6:	b2da      	uxtb	r2, r3
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	611a      	str	r2, [r3, #16]
 8003ebe:	e021      	b.n	8003f04 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003ec0:	893b      	ldrh	r3, [r7, #8]
 8003ec2:	0a1b      	lsrs	r3, r3, #8
 8003ec4:	b29b      	uxth	r3, r3
 8003ec6:	b2da      	uxtb	r2, r3
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ece:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ed0:	6a39      	ldr	r1, [r7, #32]
 8003ed2:	68f8      	ldr	r0, [r7, #12]
 8003ed4:	f000 f9dc 	bl	8004290 <I2C_WaitOnTXEFlagUntilTimeout>
 8003ed8:	4603      	mov	r3, r0
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d00d      	beq.n	8003efa <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ee2:	2b04      	cmp	r3, #4
 8003ee4:	d107      	bne.n	8003ef6 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	681a      	ldr	r2, [r3, #0]
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ef4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	e005      	b.n	8003f06 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003efa:	893b      	ldrh	r3, [r7, #8]
 8003efc:	b2da      	uxtb	r2, r3
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003f04:	2300      	movs	r3, #0
}
 8003f06:	4618      	mov	r0, r3
 8003f08:	3718      	adds	r7, #24
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	bd80      	pop	{r7, pc}
 8003f0e:	bf00      	nop
 8003f10:	00010002 	.word	0x00010002

08003f14 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	b088      	sub	sp, #32
 8003f18:	af02      	add	r7, sp, #8
 8003f1a:	60f8      	str	r0, [r7, #12]
 8003f1c:	4608      	mov	r0, r1
 8003f1e:	4611      	mov	r1, r2
 8003f20:	461a      	mov	r2, r3
 8003f22:	4603      	mov	r3, r0
 8003f24:	817b      	strh	r3, [r7, #10]
 8003f26:	460b      	mov	r3, r1
 8003f28:	813b      	strh	r3, [r7, #8]
 8003f2a:	4613      	mov	r3, r2
 8003f2c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	681a      	ldr	r2, [r3, #0]
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003f3c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	681a      	ldr	r2, [r3, #0]
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003f4c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003f4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f50:	9300      	str	r3, [sp, #0]
 8003f52:	6a3b      	ldr	r3, [r7, #32]
 8003f54:	2200      	movs	r2, #0
 8003f56:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003f5a:	68f8      	ldr	r0, [r7, #12]
 8003f5c:	f000 f8c2 	bl	80040e4 <I2C_WaitOnFlagUntilTimeout>
 8003f60:	4603      	mov	r3, r0
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d00d      	beq.n	8003f82 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f70:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003f74:	d103      	bne.n	8003f7e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003f7c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003f7e:	2303      	movs	r3, #3
 8003f80:	e0aa      	b.n	80040d8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003f82:	897b      	ldrh	r3, [r7, #10]
 8003f84:	b2db      	uxtb	r3, r3
 8003f86:	461a      	mov	r2, r3
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003f90:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003f92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f94:	6a3a      	ldr	r2, [r7, #32]
 8003f96:	4952      	ldr	r1, [pc, #328]	; (80040e0 <I2C_RequestMemoryRead+0x1cc>)
 8003f98:	68f8      	ldr	r0, [r7, #12]
 8003f9a:	f000 f8fa 	bl	8004192 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003f9e:	4603      	mov	r3, r0
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d001      	beq.n	8003fa8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003fa4:	2301      	movs	r3, #1
 8003fa6:	e097      	b.n	80040d8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003fa8:	2300      	movs	r3, #0
 8003faa:	617b      	str	r3, [r7, #20]
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	695b      	ldr	r3, [r3, #20]
 8003fb2:	617b      	str	r3, [r7, #20]
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	699b      	ldr	r3, [r3, #24]
 8003fba:	617b      	str	r3, [r7, #20]
 8003fbc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003fbe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003fc0:	6a39      	ldr	r1, [r7, #32]
 8003fc2:	68f8      	ldr	r0, [r7, #12]
 8003fc4:	f000 f964 	bl	8004290 <I2C_WaitOnTXEFlagUntilTimeout>
 8003fc8:	4603      	mov	r3, r0
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d00d      	beq.n	8003fea <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fd2:	2b04      	cmp	r3, #4
 8003fd4:	d107      	bne.n	8003fe6 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	681a      	ldr	r2, [r3, #0]
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003fe4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003fe6:	2301      	movs	r3, #1
 8003fe8:	e076      	b.n	80040d8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003fea:	88fb      	ldrh	r3, [r7, #6]
 8003fec:	2b01      	cmp	r3, #1
 8003fee:	d105      	bne.n	8003ffc <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003ff0:	893b      	ldrh	r3, [r7, #8]
 8003ff2:	b2da      	uxtb	r2, r3
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	611a      	str	r2, [r3, #16]
 8003ffa:	e021      	b.n	8004040 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003ffc:	893b      	ldrh	r3, [r7, #8]
 8003ffe:	0a1b      	lsrs	r3, r3, #8
 8004000:	b29b      	uxth	r3, r3
 8004002:	b2da      	uxtb	r2, r3
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800400a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800400c:	6a39      	ldr	r1, [r7, #32]
 800400e:	68f8      	ldr	r0, [r7, #12]
 8004010:	f000 f93e 	bl	8004290 <I2C_WaitOnTXEFlagUntilTimeout>
 8004014:	4603      	mov	r3, r0
 8004016:	2b00      	cmp	r3, #0
 8004018:	d00d      	beq.n	8004036 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800401e:	2b04      	cmp	r3, #4
 8004020:	d107      	bne.n	8004032 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	681a      	ldr	r2, [r3, #0]
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004030:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004032:	2301      	movs	r3, #1
 8004034:	e050      	b.n	80040d8 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004036:	893b      	ldrh	r3, [r7, #8]
 8004038:	b2da      	uxtb	r2, r3
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004040:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004042:	6a39      	ldr	r1, [r7, #32]
 8004044:	68f8      	ldr	r0, [r7, #12]
 8004046:	f000 f923 	bl	8004290 <I2C_WaitOnTXEFlagUntilTimeout>
 800404a:	4603      	mov	r3, r0
 800404c:	2b00      	cmp	r3, #0
 800404e:	d00d      	beq.n	800406c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004054:	2b04      	cmp	r3, #4
 8004056:	d107      	bne.n	8004068 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	681a      	ldr	r2, [r3, #0]
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004066:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004068:	2301      	movs	r3, #1
 800406a:	e035      	b.n	80040d8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	681a      	ldr	r2, [r3, #0]
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800407a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800407c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800407e:	9300      	str	r3, [sp, #0]
 8004080:	6a3b      	ldr	r3, [r7, #32]
 8004082:	2200      	movs	r2, #0
 8004084:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004088:	68f8      	ldr	r0, [r7, #12]
 800408a:	f000 f82b 	bl	80040e4 <I2C_WaitOnFlagUntilTimeout>
 800408e:	4603      	mov	r3, r0
 8004090:	2b00      	cmp	r3, #0
 8004092:	d00d      	beq.n	80040b0 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800409e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80040a2:	d103      	bne.n	80040ac <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80040aa:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80040ac:	2303      	movs	r3, #3
 80040ae:	e013      	b.n	80040d8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80040b0:	897b      	ldrh	r3, [r7, #10]
 80040b2:	b2db      	uxtb	r3, r3
 80040b4:	f043 0301 	orr.w	r3, r3, #1
 80040b8:	b2da      	uxtb	r2, r3
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80040c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040c2:	6a3a      	ldr	r2, [r7, #32]
 80040c4:	4906      	ldr	r1, [pc, #24]	; (80040e0 <I2C_RequestMemoryRead+0x1cc>)
 80040c6:	68f8      	ldr	r0, [r7, #12]
 80040c8:	f000 f863 	bl	8004192 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80040cc:	4603      	mov	r3, r0
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d001      	beq.n	80040d6 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80040d2:	2301      	movs	r3, #1
 80040d4:	e000      	b.n	80040d8 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80040d6:	2300      	movs	r3, #0
}
 80040d8:	4618      	mov	r0, r3
 80040da:	3718      	adds	r7, #24
 80040dc:	46bd      	mov	sp, r7
 80040de:	bd80      	pop	{r7, pc}
 80040e0:	00010002 	.word	0x00010002

080040e4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80040e4:	b580      	push	{r7, lr}
 80040e6:	b084      	sub	sp, #16
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	60f8      	str	r0, [r7, #12]
 80040ec:	60b9      	str	r1, [r7, #8]
 80040ee:	603b      	str	r3, [r7, #0]
 80040f0:	4613      	mov	r3, r2
 80040f2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80040f4:	e025      	b.n	8004142 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80040f6:	683b      	ldr	r3, [r7, #0]
 80040f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040fc:	d021      	beq.n	8004142 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040fe:	f7fe fedb 	bl	8002eb8 <HAL_GetTick>
 8004102:	4602      	mov	r2, r0
 8004104:	69bb      	ldr	r3, [r7, #24]
 8004106:	1ad3      	subs	r3, r2, r3
 8004108:	683a      	ldr	r2, [r7, #0]
 800410a:	429a      	cmp	r2, r3
 800410c:	d302      	bcc.n	8004114 <I2C_WaitOnFlagUntilTimeout+0x30>
 800410e:	683b      	ldr	r3, [r7, #0]
 8004110:	2b00      	cmp	r3, #0
 8004112:	d116      	bne.n	8004142 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	2200      	movs	r2, #0
 8004118:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	2220      	movs	r2, #32
 800411e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	2200      	movs	r2, #0
 8004126:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800412e:	f043 0220 	orr.w	r2, r3, #32
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	2200      	movs	r2, #0
 800413a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800413e:	2301      	movs	r3, #1
 8004140:	e023      	b.n	800418a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004142:	68bb      	ldr	r3, [r7, #8]
 8004144:	0c1b      	lsrs	r3, r3, #16
 8004146:	b2db      	uxtb	r3, r3
 8004148:	2b01      	cmp	r3, #1
 800414a:	d10d      	bne.n	8004168 <I2C_WaitOnFlagUntilTimeout+0x84>
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	695b      	ldr	r3, [r3, #20]
 8004152:	43da      	mvns	r2, r3
 8004154:	68bb      	ldr	r3, [r7, #8]
 8004156:	4013      	ands	r3, r2
 8004158:	b29b      	uxth	r3, r3
 800415a:	2b00      	cmp	r3, #0
 800415c:	bf0c      	ite	eq
 800415e:	2301      	moveq	r3, #1
 8004160:	2300      	movne	r3, #0
 8004162:	b2db      	uxtb	r3, r3
 8004164:	461a      	mov	r2, r3
 8004166:	e00c      	b.n	8004182 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	699b      	ldr	r3, [r3, #24]
 800416e:	43da      	mvns	r2, r3
 8004170:	68bb      	ldr	r3, [r7, #8]
 8004172:	4013      	ands	r3, r2
 8004174:	b29b      	uxth	r3, r3
 8004176:	2b00      	cmp	r3, #0
 8004178:	bf0c      	ite	eq
 800417a:	2301      	moveq	r3, #1
 800417c:	2300      	movne	r3, #0
 800417e:	b2db      	uxtb	r3, r3
 8004180:	461a      	mov	r2, r3
 8004182:	79fb      	ldrb	r3, [r7, #7]
 8004184:	429a      	cmp	r2, r3
 8004186:	d0b6      	beq.n	80040f6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004188:	2300      	movs	r3, #0
}
 800418a:	4618      	mov	r0, r3
 800418c:	3710      	adds	r7, #16
 800418e:	46bd      	mov	sp, r7
 8004190:	bd80      	pop	{r7, pc}

08004192 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004192:	b580      	push	{r7, lr}
 8004194:	b084      	sub	sp, #16
 8004196:	af00      	add	r7, sp, #0
 8004198:	60f8      	str	r0, [r7, #12]
 800419a:	60b9      	str	r1, [r7, #8]
 800419c:	607a      	str	r2, [r7, #4]
 800419e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80041a0:	e051      	b.n	8004246 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	695b      	ldr	r3, [r3, #20]
 80041a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80041ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80041b0:	d123      	bne.n	80041fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	681a      	ldr	r2, [r3, #0]
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80041c0:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80041ca:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	2200      	movs	r2, #0
 80041d0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	2220      	movs	r2, #32
 80041d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	2200      	movs	r2, #0
 80041de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041e6:	f043 0204 	orr.w	r2, r3, #4
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	2200      	movs	r2, #0
 80041f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80041f6:	2301      	movs	r3, #1
 80041f8:	e046      	b.n	8004288 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004200:	d021      	beq.n	8004246 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004202:	f7fe fe59 	bl	8002eb8 <HAL_GetTick>
 8004206:	4602      	mov	r2, r0
 8004208:	683b      	ldr	r3, [r7, #0]
 800420a:	1ad3      	subs	r3, r2, r3
 800420c:	687a      	ldr	r2, [r7, #4]
 800420e:	429a      	cmp	r2, r3
 8004210:	d302      	bcc.n	8004218 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2b00      	cmp	r3, #0
 8004216:	d116      	bne.n	8004246 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	2200      	movs	r2, #0
 800421c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	2220      	movs	r2, #32
 8004222:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	2200      	movs	r2, #0
 800422a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004232:	f043 0220 	orr.w	r2, r3, #32
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	2200      	movs	r2, #0
 800423e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004242:	2301      	movs	r3, #1
 8004244:	e020      	b.n	8004288 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004246:	68bb      	ldr	r3, [r7, #8]
 8004248:	0c1b      	lsrs	r3, r3, #16
 800424a:	b2db      	uxtb	r3, r3
 800424c:	2b01      	cmp	r3, #1
 800424e:	d10c      	bne.n	800426a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	695b      	ldr	r3, [r3, #20]
 8004256:	43da      	mvns	r2, r3
 8004258:	68bb      	ldr	r3, [r7, #8]
 800425a:	4013      	ands	r3, r2
 800425c:	b29b      	uxth	r3, r3
 800425e:	2b00      	cmp	r3, #0
 8004260:	bf14      	ite	ne
 8004262:	2301      	movne	r3, #1
 8004264:	2300      	moveq	r3, #0
 8004266:	b2db      	uxtb	r3, r3
 8004268:	e00b      	b.n	8004282 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	699b      	ldr	r3, [r3, #24]
 8004270:	43da      	mvns	r2, r3
 8004272:	68bb      	ldr	r3, [r7, #8]
 8004274:	4013      	ands	r3, r2
 8004276:	b29b      	uxth	r3, r3
 8004278:	2b00      	cmp	r3, #0
 800427a:	bf14      	ite	ne
 800427c:	2301      	movne	r3, #1
 800427e:	2300      	moveq	r3, #0
 8004280:	b2db      	uxtb	r3, r3
 8004282:	2b00      	cmp	r3, #0
 8004284:	d18d      	bne.n	80041a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004286:	2300      	movs	r3, #0
}
 8004288:	4618      	mov	r0, r3
 800428a:	3710      	adds	r7, #16
 800428c:	46bd      	mov	sp, r7
 800428e:	bd80      	pop	{r7, pc}

08004290 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004290:	b580      	push	{r7, lr}
 8004292:	b084      	sub	sp, #16
 8004294:	af00      	add	r7, sp, #0
 8004296:	60f8      	str	r0, [r7, #12]
 8004298:	60b9      	str	r1, [r7, #8]
 800429a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800429c:	e02d      	b.n	80042fa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800429e:	68f8      	ldr	r0, [r7, #12]
 80042a0:	f000 f8ce 	bl	8004440 <I2C_IsAcknowledgeFailed>
 80042a4:	4603      	mov	r3, r0
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d001      	beq.n	80042ae <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80042aa:	2301      	movs	r3, #1
 80042ac:	e02d      	b.n	800430a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042ae:	68bb      	ldr	r3, [r7, #8]
 80042b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042b4:	d021      	beq.n	80042fa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042b6:	f7fe fdff 	bl	8002eb8 <HAL_GetTick>
 80042ba:	4602      	mov	r2, r0
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	1ad3      	subs	r3, r2, r3
 80042c0:	68ba      	ldr	r2, [r7, #8]
 80042c2:	429a      	cmp	r2, r3
 80042c4:	d302      	bcc.n	80042cc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80042c6:	68bb      	ldr	r3, [r7, #8]
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d116      	bne.n	80042fa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	2200      	movs	r2, #0
 80042d0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	2220      	movs	r2, #32
 80042d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	2200      	movs	r2, #0
 80042de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042e6:	f043 0220 	orr.w	r2, r3, #32
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	2200      	movs	r2, #0
 80042f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80042f6:	2301      	movs	r3, #1
 80042f8:	e007      	b.n	800430a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	695b      	ldr	r3, [r3, #20]
 8004300:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004304:	2b80      	cmp	r3, #128	; 0x80
 8004306:	d1ca      	bne.n	800429e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004308:	2300      	movs	r3, #0
}
 800430a:	4618      	mov	r0, r3
 800430c:	3710      	adds	r7, #16
 800430e:	46bd      	mov	sp, r7
 8004310:	bd80      	pop	{r7, pc}

08004312 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004312:	b580      	push	{r7, lr}
 8004314:	b084      	sub	sp, #16
 8004316:	af00      	add	r7, sp, #0
 8004318:	60f8      	str	r0, [r7, #12]
 800431a:	60b9      	str	r1, [r7, #8]
 800431c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800431e:	e02d      	b.n	800437c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004320:	68f8      	ldr	r0, [r7, #12]
 8004322:	f000 f88d 	bl	8004440 <I2C_IsAcknowledgeFailed>
 8004326:	4603      	mov	r3, r0
 8004328:	2b00      	cmp	r3, #0
 800432a:	d001      	beq.n	8004330 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800432c:	2301      	movs	r3, #1
 800432e:	e02d      	b.n	800438c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004330:	68bb      	ldr	r3, [r7, #8]
 8004332:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004336:	d021      	beq.n	800437c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004338:	f7fe fdbe 	bl	8002eb8 <HAL_GetTick>
 800433c:	4602      	mov	r2, r0
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	1ad3      	subs	r3, r2, r3
 8004342:	68ba      	ldr	r2, [r7, #8]
 8004344:	429a      	cmp	r2, r3
 8004346:	d302      	bcc.n	800434e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004348:	68bb      	ldr	r3, [r7, #8]
 800434a:	2b00      	cmp	r3, #0
 800434c:	d116      	bne.n	800437c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	2200      	movs	r2, #0
 8004352:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	2220      	movs	r2, #32
 8004358:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	2200      	movs	r2, #0
 8004360:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004368:	f043 0220 	orr.w	r2, r3, #32
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	2200      	movs	r2, #0
 8004374:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004378:	2301      	movs	r3, #1
 800437a:	e007      	b.n	800438c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	695b      	ldr	r3, [r3, #20]
 8004382:	f003 0304 	and.w	r3, r3, #4
 8004386:	2b04      	cmp	r3, #4
 8004388:	d1ca      	bne.n	8004320 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800438a:	2300      	movs	r3, #0
}
 800438c:	4618      	mov	r0, r3
 800438e:	3710      	adds	r7, #16
 8004390:	46bd      	mov	sp, r7
 8004392:	bd80      	pop	{r7, pc}

08004394 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004394:	b580      	push	{r7, lr}
 8004396:	b084      	sub	sp, #16
 8004398:	af00      	add	r7, sp, #0
 800439a:	60f8      	str	r0, [r7, #12]
 800439c:	60b9      	str	r1, [r7, #8]
 800439e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80043a0:	e042      	b.n	8004428 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	695b      	ldr	r3, [r3, #20]
 80043a8:	f003 0310 	and.w	r3, r3, #16
 80043ac:	2b10      	cmp	r3, #16
 80043ae:	d119      	bne.n	80043e4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f06f 0210 	mvn.w	r2, #16
 80043b8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	2200      	movs	r2, #0
 80043be:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	2220      	movs	r2, #32
 80043c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	2200      	movs	r2, #0
 80043cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	2200      	movs	r2, #0
 80043dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80043e0:	2301      	movs	r3, #1
 80043e2:	e029      	b.n	8004438 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043e4:	f7fe fd68 	bl	8002eb8 <HAL_GetTick>
 80043e8:	4602      	mov	r2, r0
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	1ad3      	subs	r3, r2, r3
 80043ee:	68ba      	ldr	r2, [r7, #8]
 80043f0:	429a      	cmp	r2, r3
 80043f2:	d302      	bcc.n	80043fa <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80043f4:	68bb      	ldr	r3, [r7, #8]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d116      	bne.n	8004428 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	2200      	movs	r2, #0
 80043fe:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	2220      	movs	r2, #32
 8004404:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	2200      	movs	r2, #0
 800440c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004414:	f043 0220 	orr.w	r2, r3, #32
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	2200      	movs	r2, #0
 8004420:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004424:	2301      	movs	r3, #1
 8004426:	e007      	b.n	8004438 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	695b      	ldr	r3, [r3, #20]
 800442e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004432:	2b40      	cmp	r3, #64	; 0x40
 8004434:	d1b5      	bne.n	80043a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004436:	2300      	movs	r3, #0
}
 8004438:	4618      	mov	r0, r3
 800443a:	3710      	adds	r7, #16
 800443c:	46bd      	mov	sp, r7
 800443e:	bd80      	pop	{r7, pc}

08004440 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004440:	b480      	push	{r7}
 8004442:	b083      	sub	sp, #12
 8004444:	af00      	add	r7, sp, #0
 8004446:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	695b      	ldr	r3, [r3, #20]
 800444e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004452:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004456:	d11b      	bne.n	8004490 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004460:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	2200      	movs	r2, #0
 8004466:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2220      	movs	r2, #32
 800446c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2200      	movs	r2, #0
 8004474:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800447c:	f043 0204 	orr.w	r2, r3, #4
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2200      	movs	r2, #0
 8004488:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800448c:	2301      	movs	r3, #1
 800448e:	e000      	b.n	8004492 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004490:	2300      	movs	r3, #0
}
 8004492:	4618      	mov	r0, r3
 8004494:	370c      	adds	r7, #12
 8004496:	46bd      	mov	sp, r7
 8004498:	bc80      	pop	{r7}
 800449a:	4770      	bx	lr

0800449c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800449c:	b580      	push	{r7, lr}
 800449e:	b086      	sub	sp, #24
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d101      	bne.n	80044ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80044aa:	2301      	movs	r3, #1
 80044ac:	e26c      	b.n	8004988 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f003 0301 	and.w	r3, r3, #1
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	f000 8087 	beq.w	80045ca <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80044bc:	4b92      	ldr	r3, [pc, #584]	; (8004708 <HAL_RCC_OscConfig+0x26c>)
 80044be:	685b      	ldr	r3, [r3, #4]
 80044c0:	f003 030c 	and.w	r3, r3, #12
 80044c4:	2b04      	cmp	r3, #4
 80044c6:	d00c      	beq.n	80044e2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80044c8:	4b8f      	ldr	r3, [pc, #572]	; (8004708 <HAL_RCC_OscConfig+0x26c>)
 80044ca:	685b      	ldr	r3, [r3, #4]
 80044cc:	f003 030c 	and.w	r3, r3, #12
 80044d0:	2b08      	cmp	r3, #8
 80044d2:	d112      	bne.n	80044fa <HAL_RCC_OscConfig+0x5e>
 80044d4:	4b8c      	ldr	r3, [pc, #560]	; (8004708 <HAL_RCC_OscConfig+0x26c>)
 80044d6:	685b      	ldr	r3, [r3, #4]
 80044d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80044dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80044e0:	d10b      	bne.n	80044fa <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044e2:	4b89      	ldr	r3, [pc, #548]	; (8004708 <HAL_RCC_OscConfig+0x26c>)
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d06c      	beq.n	80045c8 <HAL_RCC_OscConfig+0x12c>
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	685b      	ldr	r3, [r3, #4]
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d168      	bne.n	80045c8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80044f6:	2301      	movs	r3, #1
 80044f8:	e246      	b.n	8004988 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	685b      	ldr	r3, [r3, #4]
 80044fe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004502:	d106      	bne.n	8004512 <HAL_RCC_OscConfig+0x76>
 8004504:	4b80      	ldr	r3, [pc, #512]	; (8004708 <HAL_RCC_OscConfig+0x26c>)
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	4a7f      	ldr	r2, [pc, #508]	; (8004708 <HAL_RCC_OscConfig+0x26c>)
 800450a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800450e:	6013      	str	r3, [r2, #0]
 8004510:	e02e      	b.n	8004570 <HAL_RCC_OscConfig+0xd4>
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	685b      	ldr	r3, [r3, #4]
 8004516:	2b00      	cmp	r3, #0
 8004518:	d10c      	bne.n	8004534 <HAL_RCC_OscConfig+0x98>
 800451a:	4b7b      	ldr	r3, [pc, #492]	; (8004708 <HAL_RCC_OscConfig+0x26c>)
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	4a7a      	ldr	r2, [pc, #488]	; (8004708 <HAL_RCC_OscConfig+0x26c>)
 8004520:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004524:	6013      	str	r3, [r2, #0]
 8004526:	4b78      	ldr	r3, [pc, #480]	; (8004708 <HAL_RCC_OscConfig+0x26c>)
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	4a77      	ldr	r2, [pc, #476]	; (8004708 <HAL_RCC_OscConfig+0x26c>)
 800452c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004530:	6013      	str	r3, [r2, #0]
 8004532:	e01d      	b.n	8004570 <HAL_RCC_OscConfig+0xd4>
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	685b      	ldr	r3, [r3, #4]
 8004538:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800453c:	d10c      	bne.n	8004558 <HAL_RCC_OscConfig+0xbc>
 800453e:	4b72      	ldr	r3, [pc, #456]	; (8004708 <HAL_RCC_OscConfig+0x26c>)
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	4a71      	ldr	r2, [pc, #452]	; (8004708 <HAL_RCC_OscConfig+0x26c>)
 8004544:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004548:	6013      	str	r3, [r2, #0]
 800454a:	4b6f      	ldr	r3, [pc, #444]	; (8004708 <HAL_RCC_OscConfig+0x26c>)
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	4a6e      	ldr	r2, [pc, #440]	; (8004708 <HAL_RCC_OscConfig+0x26c>)
 8004550:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004554:	6013      	str	r3, [r2, #0]
 8004556:	e00b      	b.n	8004570 <HAL_RCC_OscConfig+0xd4>
 8004558:	4b6b      	ldr	r3, [pc, #428]	; (8004708 <HAL_RCC_OscConfig+0x26c>)
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	4a6a      	ldr	r2, [pc, #424]	; (8004708 <HAL_RCC_OscConfig+0x26c>)
 800455e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004562:	6013      	str	r3, [r2, #0]
 8004564:	4b68      	ldr	r3, [pc, #416]	; (8004708 <HAL_RCC_OscConfig+0x26c>)
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	4a67      	ldr	r2, [pc, #412]	; (8004708 <HAL_RCC_OscConfig+0x26c>)
 800456a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800456e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	685b      	ldr	r3, [r3, #4]
 8004574:	2b00      	cmp	r3, #0
 8004576:	d013      	beq.n	80045a0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004578:	f7fe fc9e 	bl	8002eb8 <HAL_GetTick>
 800457c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800457e:	e008      	b.n	8004592 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004580:	f7fe fc9a 	bl	8002eb8 <HAL_GetTick>
 8004584:	4602      	mov	r2, r0
 8004586:	693b      	ldr	r3, [r7, #16]
 8004588:	1ad3      	subs	r3, r2, r3
 800458a:	2b64      	cmp	r3, #100	; 0x64
 800458c:	d901      	bls.n	8004592 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800458e:	2303      	movs	r3, #3
 8004590:	e1fa      	b.n	8004988 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004592:	4b5d      	ldr	r3, [pc, #372]	; (8004708 <HAL_RCC_OscConfig+0x26c>)
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800459a:	2b00      	cmp	r3, #0
 800459c:	d0f0      	beq.n	8004580 <HAL_RCC_OscConfig+0xe4>
 800459e:	e014      	b.n	80045ca <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045a0:	f7fe fc8a 	bl	8002eb8 <HAL_GetTick>
 80045a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80045a6:	e008      	b.n	80045ba <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80045a8:	f7fe fc86 	bl	8002eb8 <HAL_GetTick>
 80045ac:	4602      	mov	r2, r0
 80045ae:	693b      	ldr	r3, [r7, #16]
 80045b0:	1ad3      	subs	r3, r2, r3
 80045b2:	2b64      	cmp	r3, #100	; 0x64
 80045b4:	d901      	bls.n	80045ba <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80045b6:	2303      	movs	r3, #3
 80045b8:	e1e6      	b.n	8004988 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80045ba:	4b53      	ldr	r3, [pc, #332]	; (8004708 <HAL_RCC_OscConfig+0x26c>)
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d1f0      	bne.n	80045a8 <HAL_RCC_OscConfig+0x10c>
 80045c6:	e000      	b.n	80045ca <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f003 0302 	and.w	r3, r3, #2
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d063      	beq.n	800469e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80045d6:	4b4c      	ldr	r3, [pc, #304]	; (8004708 <HAL_RCC_OscConfig+0x26c>)
 80045d8:	685b      	ldr	r3, [r3, #4]
 80045da:	f003 030c 	and.w	r3, r3, #12
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d00b      	beq.n	80045fa <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80045e2:	4b49      	ldr	r3, [pc, #292]	; (8004708 <HAL_RCC_OscConfig+0x26c>)
 80045e4:	685b      	ldr	r3, [r3, #4]
 80045e6:	f003 030c 	and.w	r3, r3, #12
 80045ea:	2b08      	cmp	r3, #8
 80045ec:	d11c      	bne.n	8004628 <HAL_RCC_OscConfig+0x18c>
 80045ee:	4b46      	ldr	r3, [pc, #280]	; (8004708 <HAL_RCC_OscConfig+0x26c>)
 80045f0:	685b      	ldr	r3, [r3, #4]
 80045f2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d116      	bne.n	8004628 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80045fa:	4b43      	ldr	r3, [pc, #268]	; (8004708 <HAL_RCC_OscConfig+0x26c>)
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f003 0302 	and.w	r3, r3, #2
 8004602:	2b00      	cmp	r3, #0
 8004604:	d005      	beq.n	8004612 <HAL_RCC_OscConfig+0x176>
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	691b      	ldr	r3, [r3, #16]
 800460a:	2b01      	cmp	r3, #1
 800460c:	d001      	beq.n	8004612 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800460e:	2301      	movs	r3, #1
 8004610:	e1ba      	b.n	8004988 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004612:	4b3d      	ldr	r3, [pc, #244]	; (8004708 <HAL_RCC_OscConfig+0x26c>)
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	695b      	ldr	r3, [r3, #20]
 800461e:	00db      	lsls	r3, r3, #3
 8004620:	4939      	ldr	r1, [pc, #228]	; (8004708 <HAL_RCC_OscConfig+0x26c>)
 8004622:	4313      	orrs	r3, r2
 8004624:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004626:	e03a      	b.n	800469e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	691b      	ldr	r3, [r3, #16]
 800462c:	2b00      	cmp	r3, #0
 800462e:	d020      	beq.n	8004672 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004630:	4b36      	ldr	r3, [pc, #216]	; (800470c <HAL_RCC_OscConfig+0x270>)
 8004632:	2201      	movs	r2, #1
 8004634:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004636:	f7fe fc3f 	bl	8002eb8 <HAL_GetTick>
 800463a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800463c:	e008      	b.n	8004650 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800463e:	f7fe fc3b 	bl	8002eb8 <HAL_GetTick>
 8004642:	4602      	mov	r2, r0
 8004644:	693b      	ldr	r3, [r7, #16]
 8004646:	1ad3      	subs	r3, r2, r3
 8004648:	2b02      	cmp	r3, #2
 800464a:	d901      	bls.n	8004650 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800464c:	2303      	movs	r3, #3
 800464e:	e19b      	b.n	8004988 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004650:	4b2d      	ldr	r3, [pc, #180]	; (8004708 <HAL_RCC_OscConfig+0x26c>)
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f003 0302 	and.w	r3, r3, #2
 8004658:	2b00      	cmp	r3, #0
 800465a:	d0f0      	beq.n	800463e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800465c:	4b2a      	ldr	r3, [pc, #168]	; (8004708 <HAL_RCC_OscConfig+0x26c>)
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	695b      	ldr	r3, [r3, #20]
 8004668:	00db      	lsls	r3, r3, #3
 800466a:	4927      	ldr	r1, [pc, #156]	; (8004708 <HAL_RCC_OscConfig+0x26c>)
 800466c:	4313      	orrs	r3, r2
 800466e:	600b      	str	r3, [r1, #0]
 8004670:	e015      	b.n	800469e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004672:	4b26      	ldr	r3, [pc, #152]	; (800470c <HAL_RCC_OscConfig+0x270>)
 8004674:	2200      	movs	r2, #0
 8004676:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004678:	f7fe fc1e 	bl	8002eb8 <HAL_GetTick>
 800467c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800467e:	e008      	b.n	8004692 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004680:	f7fe fc1a 	bl	8002eb8 <HAL_GetTick>
 8004684:	4602      	mov	r2, r0
 8004686:	693b      	ldr	r3, [r7, #16]
 8004688:	1ad3      	subs	r3, r2, r3
 800468a:	2b02      	cmp	r3, #2
 800468c:	d901      	bls.n	8004692 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800468e:	2303      	movs	r3, #3
 8004690:	e17a      	b.n	8004988 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004692:	4b1d      	ldr	r3, [pc, #116]	; (8004708 <HAL_RCC_OscConfig+0x26c>)
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f003 0302 	and.w	r3, r3, #2
 800469a:	2b00      	cmp	r3, #0
 800469c:	d1f0      	bne.n	8004680 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f003 0308 	and.w	r3, r3, #8
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d03a      	beq.n	8004720 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	699b      	ldr	r3, [r3, #24]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d019      	beq.n	80046e6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80046b2:	4b17      	ldr	r3, [pc, #92]	; (8004710 <HAL_RCC_OscConfig+0x274>)
 80046b4:	2201      	movs	r2, #1
 80046b6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80046b8:	f7fe fbfe 	bl	8002eb8 <HAL_GetTick>
 80046bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80046be:	e008      	b.n	80046d2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80046c0:	f7fe fbfa 	bl	8002eb8 <HAL_GetTick>
 80046c4:	4602      	mov	r2, r0
 80046c6:	693b      	ldr	r3, [r7, #16]
 80046c8:	1ad3      	subs	r3, r2, r3
 80046ca:	2b02      	cmp	r3, #2
 80046cc:	d901      	bls.n	80046d2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80046ce:	2303      	movs	r3, #3
 80046d0:	e15a      	b.n	8004988 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80046d2:	4b0d      	ldr	r3, [pc, #52]	; (8004708 <HAL_RCC_OscConfig+0x26c>)
 80046d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046d6:	f003 0302 	and.w	r3, r3, #2
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d0f0      	beq.n	80046c0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80046de:	2001      	movs	r0, #1
 80046e0:	f000 fad8 	bl	8004c94 <RCC_Delay>
 80046e4:	e01c      	b.n	8004720 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80046e6:	4b0a      	ldr	r3, [pc, #40]	; (8004710 <HAL_RCC_OscConfig+0x274>)
 80046e8:	2200      	movs	r2, #0
 80046ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80046ec:	f7fe fbe4 	bl	8002eb8 <HAL_GetTick>
 80046f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80046f2:	e00f      	b.n	8004714 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80046f4:	f7fe fbe0 	bl	8002eb8 <HAL_GetTick>
 80046f8:	4602      	mov	r2, r0
 80046fa:	693b      	ldr	r3, [r7, #16]
 80046fc:	1ad3      	subs	r3, r2, r3
 80046fe:	2b02      	cmp	r3, #2
 8004700:	d908      	bls.n	8004714 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004702:	2303      	movs	r3, #3
 8004704:	e140      	b.n	8004988 <HAL_RCC_OscConfig+0x4ec>
 8004706:	bf00      	nop
 8004708:	40021000 	.word	0x40021000
 800470c:	42420000 	.word	0x42420000
 8004710:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004714:	4b9e      	ldr	r3, [pc, #632]	; (8004990 <HAL_RCC_OscConfig+0x4f4>)
 8004716:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004718:	f003 0302 	and.w	r3, r3, #2
 800471c:	2b00      	cmp	r3, #0
 800471e:	d1e9      	bne.n	80046f4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f003 0304 	and.w	r3, r3, #4
 8004728:	2b00      	cmp	r3, #0
 800472a:	f000 80a6 	beq.w	800487a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800472e:	2300      	movs	r3, #0
 8004730:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004732:	4b97      	ldr	r3, [pc, #604]	; (8004990 <HAL_RCC_OscConfig+0x4f4>)
 8004734:	69db      	ldr	r3, [r3, #28]
 8004736:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800473a:	2b00      	cmp	r3, #0
 800473c:	d10d      	bne.n	800475a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800473e:	4b94      	ldr	r3, [pc, #592]	; (8004990 <HAL_RCC_OscConfig+0x4f4>)
 8004740:	69db      	ldr	r3, [r3, #28]
 8004742:	4a93      	ldr	r2, [pc, #588]	; (8004990 <HAL_RCC_OscConfig+0x4f4>)
 8004744:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004748:	61d3      	str	r3, [r2, #28]
 800474a:	4b91      	ldr	r3, [pc, #580]	; (8004990 <HAL_RCC_OscConfig+0x4f4>)
 800474c:	69db      	ldr	r3, [r3, #28]
 800474e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004752:	60bb      	str	r3, [r7, #8]
 8004754:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004756:	2301      	movs	r3, #1
 8004758:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800475a:	4b8e      	ldr	r3, [pc, #568]	; (8004994 <HAL_RCC_OscConfig+0x4f8>)
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004762:	2b00      	cmp	r3, #0
 8004764:	d118      	bne.n	8004798 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004766:	4b8b      	ldr	r3, [pc, #556]	; (8004994 <HAL_RCC_OscConfig+0x4f8>)
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	4a8a      	ldr	r2, [pc, #552]	; (8004994 <HAL_RCC_OscConfig+0x4f8>)
 800476c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004770:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004772:	f7fe fba1 	bl	8002eb8 <HAL_GetTick>
 8004776:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004778:	e008      	b.n	800478c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800477a:	f7fe fb9d 	bl	8002eb8 <HAL_GetTick>
 800477e:	4602      	mov	r2, r0
 8004780:	693b      	ldr	r3, [r7, #16]
 8004782:	1ad3      	subs	r3, r2, r3
 8004784:	2b64      	cmp	r3, #100	; 0x64
 8004786:	d901      	bls.n	800478c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004788:	2303      	movs	r3, #3
 800478a:	e0fd      	b.n	8004988 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800478c:	4b81      	ldr	r3, [pc, #516]	; (8004994 <HAL_RCC_OscConfig+0x4f8>)
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004794:	2b00      	cmp	r3, #0
 8004796:	d0f0      	beq.n	800477a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	68db      	ldr	r3, [r3, #12]
 800479c:	2b01      	cmp	r3, #1
 800479e:	d106      	bne.n	80047ae <HAL_RCC_OscConfig+0x312>
 80047a0:	4b7b      	ldr	r3, [pc, #492]	; (8004990 <HAL_RCC_OscConfig+0x4f4>)
 80047a2:	6a1b      	ldr	r3, [r3, #32]
 80047a4:	4a7a      	ldr	r2, [pc, #488]	; (8004990 <HAL_RCC_OscConfig+0x4f4>)
 80047a6:	f043 0301 	orr.w	r3, r3, #1
 80047aa:	6213      	str	r3, [r2, #32]
 80047ac:	e02d      	b.n	800480a <HAL_RCC_OscConfig+0x36e>
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	68db      	ldr	r3, [r3, #12]
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d10c      	bne.n	80047d0 <HAL_RCC_OscConfig+0x334>
 80047b6:	4b76      	ldr	r3, [pc, #472]	; (8004990 <HAL_RCC_OscConfig+0x4f4>)
 80047b8:	6a1b      	ldr	r3, [r3, #32]
 80047ba:	4a75      	ldr	r2, [pc, #468]	; (8004990 <HAL_RCC_OscConfig+0x4f4>)
 80047bc:	f023 0301 	bic.w	r3, r3, #1
 80047c0:	6213      	str	r3, [r2, #32]
 80047c2:	4b73      	ldr	r3, [pc, #460]	; (8004990 <HAL_RCC_OscConfig+0x4f4>)
 80047c4:	6a1b      	ldr	r3, [r3, #32]
 80047c6:	4a72      	ldr	r2, [pc, #456]	; (8004990 <HAL_RCC_OscConfig+0x4f4>)
 80047c8:	f023 0304 	bic.w	r3, r3, #4
 80047cc:	6213      	str	r3, [r2, #32]
 80047ce:	e01c      	b.n	800480a <HAL_RCC_OscConfig+0x36e>
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	68db      	ldr	r3, [r3, #12]
 80047d4:	2b05      	cmp	r3, #5
 80047d6:	d10c      	bne.n	80047f2 <HAL_RCC_OscConfig+0x356>
 80047d8:	4b6d      	ldr	r3, [pc, #436]	; (8004990 <HAL_RCC_OscConfig+0x4f4>)
 80047da:	6a1b      	ldr	r3, [r3, #32]
 80047dc:	4a6c      	ldr	r2, [pc, #432]	; (8004990 <HAL_RCC_OscConfig+0x4f4>)
 80047de:	f043 0304 	orr.w	r3, r3, #4
 80047e2:	6213      	str	r3, [r2, #32]
 80047e4:	4b6a      	ldr	r3, [pc, #424]	; (8004990 <HAL_RCC_OscConfig+0x4f4>)
 80047e6:	6a1b      	ldr	r3, [r3, #32]
 80047e8:	4a69      	ldr	r2, [pc, #420]	; (8004990 <HAL_RCC_OscConfig+0x4f4>)
 80047ea:	f043 0301 	orr.w	r3, r3, #1
 80047ee:	6213      	str	r3, [r2, #32]
 80047f0:	e00b      	b.n	800480a <HAL_RCC_OscConfig+0x36e>
 80047f2:	4b67      	ldr	r3, [pc, #412]	; (8004990 <HAL_RCC_OscConfig+0x4f4>)
 80047f4:	6a1b      	ldr	r3, [r3, #32]
 80047f6:	4a66      	ldr	r2, [pc, #408]	; (8004990 <HAL_RCC_OscConfig+0x4f4>)
 80047f8:	f023 0301 	bic.w	r3, r3, #1
 80047fc:	6213      	str	r3, [r2, #32]
 80047fe:	4b64      	ldr	r3, [pc, #400]	; (8004990 <HAL_RCC_OscConfig+0x4f4>)
 8004800:	6a1b      	ldr	r3, [r3, #32]
 8004802:	4a63      	ldr	r2, [pc, #396]	; (8004990 <HAL_RCC_OscConfig+0x4f4>)
 8004804:	f023 0304 	bic.w	r3, r3, #4
 8004808:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	68db      	ldr	r3, [r3, #12]
 800480e:	2b00      	cmp	r3, #0
 8004810:	d015      	beq.n	800483e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004812:	f7fe fb51 	bl	8002eb8 <HAL_GetTick>
 8004816:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004818:	e00a      	b.n	8004830 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800481a:	f7fe fb4d 	bl	8002eb8 <HAL_GetTick>
 800481e:	4602      	mov	r2, r0
 8004820:	693b      	ldr	r3, [r7, #16]
 8004822:	1ad3      	subs	r3, r2, r3
 8004824:	f241 3288 	movw	r2, #5000	; 0x1388
 8004828:	4293      	cmp	r3, r2
 800482a:	d901      	bls.n	8004830 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800482c:	2303      	movs	r3, #3
 800482e:	e0ab      	b.n	8004988 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004830:	4b57      	ldr	r3, [pc, #348]	; (8004990 <HAL_RCC_OscConfig+0x4f4>)
 8004832:	6a1b      	ldr	r3, [r3, #32]
 8004834:	f003 0302 	and.w	r3, r3, #2
 8004838:	2b00      	cmp	r3, #0
 800483a:	d0ee      	beq.n	800481a <HAL_RCC_OscConfig+0x37e>
 800483c:	e014      	b.n	8004868 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800483e:	f7fe fb3b 	bl	8002eb8 <HAL_GetTick>
 8004842:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004844:	e00a      	b.n	800485c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004846:	f7fe fb37 	bl	8002eb8 <HAL_GetTick>
 800484a:	4602      	mov	r2, r0
 800484c:	693b      	ldr	r3, [r7, #16]
 800484e:	1ad3      	subs	r3, r2, r3
 8004850:	f241 3288 	movw	r2, #5000	; 0x1388
 8004854:	4293      	cmp	r3, r2
 8004856:	d901      	bls.n	800485c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004858:	2303      	movs	r3, #3
 800485a:	e095      	b.n	8004988 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800485c:	4b4c      	ldr	r3, [pc, #304]	; (8004990 <HAL_RCC_OscConfig+0x4f4>)
 800485e:	6a1b      	ldr	r3, [r3, #32]
 8004860:	f003 0302 	and.w	r3, r3, #2
 8004864:	2b00      	cmp	r3, #0
 8004866:	d1ee      	bne.n	8004846 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004868:	7dfb      	ldrb	r3, [r7, #23]
 800486a:	2b01      	cmp	r3, #1
 800486c:	d105      	bne.n	800487a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800486e:	4b48      	ldr	r3, [pc, #288]	; (8004990 <HAL_RCC_OscConfig+0x4f4>)
 8004870:	69db      	ldr	r3, [r3, #28]
 8004872:	4a47      	ldr	r2, [pc, #284]	; (8004990 <HAL_RCC_OscConfig+0x4f4>)
 8004874:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004878:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	69db      	ldr	r3, [r3, #28]
 800487e:	2b00      	cmp	r3, #0
 8004880:	f000 8081 	beq.w	8004986 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004884:	4b42      	ldr	r3, [pc, #264]	; (8004990 <HAL_RCC_OscConfig+0x4f4>)
 8004886:	685b      	ldr	r3, [r3, #4]
 8004888:	f003 030c 	and.w	r3, r3, #12
 800488c:	2b08      	cmp	r3, #8
 800488e:	d061      	beq.n	8004954 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	69db      	ldr	r3, [r3, #28]
 8004894:	2b02      	cmp	r3, #2
 8004896:	d146      	bne.n	8004926 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004898:	4b3f      	ldr	r3, [pc, #252]	; (8004998 <HAL_RCC_OscConfig+0x4fc>)
 800489a:	2200      	movs	r2, #0
 800489c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800489e:	f7fe fb0b 	bl	8002eb8 <HAL_GetTick>
 80048a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80048a4:	e008      	b.n	80048b8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048a6:	f7fe fb07 	bl	8002eb8 <HAL_GetTick>
 80048aa:	4602      	mov	r2, r0
 80048ac:	693b      	ldr	r3, [r7, #16]
 80048ae:	1ad3      	subs	r3, r2, r3
 80048b0:	2b02      	cmp	r3, #2
 80048b2:	d901      	bls.n	80048b8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80048b4:	2303      	movs	r3, #3
 80048b6:	e067      	b.n	8004988 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80048b8:	4b35      	ldr	r3, [pc, #212]	; (8004990 <HAL_RCC_OscConfig+0x4f4>)
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d1f0      	bne.n	80048a6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	6a1b      	ldr	r3, [r3, #32]
 80048c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80048cc:	d108      	bne.n	80048e0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80048ce:	4b30      	ldr	r3, [pc, #192]	; (8004990 <HAL_RCC_OscConfig+0x4f4>)
 80048d0:	685b      	ldr	r3, [r3, #4]
 80048d2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	689b      	ldr	r3, [r3, #8]
 80048da:	492d      	ldr	r1, [pc, #180]	; (8004990 <HAL_RCC_OscConfig+0x4f4>)
 80048dc:	4313      	orrs	r3, r2
 80048de:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80048e0:	4b2b      	ldr	r3, [pc, #172]	; (8004990 <HAL_RCC_OscConfig+0x4f4>)
 80048e2:	685b      	ldr	r3, [r3, #4]
 80048e4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	6a19      	ldr	r1, [r3, #32]
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048f0:	430b      	orrs	r3, r1
 80048f2:	4927      	ldr	r1, [pc, #156]	; (8004990 <HAL_RCC_OscConfig+0x4f4>)
 80048f4:	4313      	orrs	r3, r2
 80048f6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80048f8:	4b27      	ldr	r3, [pc, #156]	; (8004998 <HAL_RCC_OscConfig+0x4fc>)
 80048fa:	2201      	movs	r2, #1
 80048fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048fe:	f7fe fadb 	bl	8002eb8 <HAL_GetTick>
 8004902:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004904:	e008      	b.n	8004918 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004906:	f7fe fad7 	bl	8002eb8 <HAL_GetTick>
 800490a:	4602      	mov	r2, r0
 800490c:	693b      	ldr	r3, [r7, #16]
 800490e:	1ad3      	subs	r3, r2, r3
 8004910:	2b02      	cmp	r3, #2
 8004912:	d901      	bls.n	8004918 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004914:	2303      	movs	r3, #3
 8004916:	e037      	b.n	8004988 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004918:	4b1d      	ldr	r3, [pc, #116]	; (8004990 <HAL_RCC_OscConfig+0x4f4>)
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004920:	2b00      	cmp	r3, #0
 8004922:	d0f0      	beq.n	8004906 <HAL_RCC_OscConfig+0x46a>
 8004924:	e02f      	b.n	8004986 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004926:	4b1c      	ldr	r3, [pc, #112]	; (8004998 <HAL_RCC_OscConfig+0x4fc>)
 8004928:	2200      	movs	r2, #0
 800492a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800492c:	f7fe fac4 	bl	8002eb8 <HAL_GetTick>
 8004930:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004932:	e008      	b.n	8004946 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004934:	f7fe fac0 	bl	8002eb8 <HAL_GetTick>
 8004938:	4602      	mov	r2, r0
 800493a:	693b      	ldr	r3, [r7, #16]
 800493c:	1ad3      	subs	r3, r2, r3
 800493e:	2b02      	cmp	r3, #2
 8004940:	d901      	bls.n	8004946 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004942:	2303      	movs	r3, #3
 8004944:	e020      	b.n	8004988 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004946:	4b12      	ldr	r3, [pc, #72]	; (8004990 <HAL_RCC_OscConfig+0x4f4>)
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800494e:	2b00      	cmp	r3, #0
 8004950:	d1f0      	bne.n	8004934 <HAL_RCC_OscConfig+0x498>
 8004952:	e018      	b.n	8004986 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	69db      	ldr	r3, [r3, #28]
 8004958:	2b01      	cmp	r3, #1
 800495a:	d101      	bne.n	8004960 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 800495c:	2301      	movs	r3, #1
 800495e:	e013      	b.n	8004988 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004960:	4b0b      	ldr	r3, [pc, #44]	; (8004990 <HAL_RCC_OscConfig+0x4f4>)
 8004962:	685b      	ldr	r3, [r3, #4]
 8004964:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	6a1b      	ldr	r3, [r3, #32]
 8004970:	429a      	cmp	r2, r3
 8004972:	d106      	bne.n	8004982 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800497e:	429a      	cmp	r2, r3
 8004980:	d001      	beq.n	8004986 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8004982:	2301      	movs	r3, #1
 8004984:	e000      	b.n	8004988 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8004986:	2300      	movs	r3, #0
}
 8004988:	4618      	mov	r0, r3
 800498a:	3718      	adds	r7, #24
 800498c:	46bd      	mov	sp, r7
 800498e:	bd80      	pop	{r7, pc}
 8004990:	40021000 	.word	0x40021000
 8004994:	40007000 	.word	0x40007000
 8004998:	42420060 	.word	0x42420060

0800499c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800499c:	b580      	push	{r7, lr}
 800499e:	b084      	sub	sp, #16
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	6078      	str	r0, [r7, #4]
 80049a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d101      	bne.n	80049b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80049ac:	2301      	movs	r3, #1
 80049ae:	e0d0      	b.n	8004b52 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80049b0:	4b6a      	ldr	r3, [pc, #424]	; (8004b5c <HAL_RCC_ClockConfig+0x1c0>)
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	f003 0307 	and.w	r3, r3, #7
 80049b8:	683a      	ldr	r2, [r7, #0]
 80049ba:	429a      	cmp	r2, r3
 80049bc:	d910      	bls.n	80049e0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049be:	4b67      	ldr	r3, [pc, #412]	; (8004b5c <HAL_RCC_ClockConfig+0x1c0>)
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f023 0207 	bic.w	r2, r3, #7
 80049c6:	4965      	ldr	r1, [pc, #404]	; (8004b5c <HAL_RCC_ClockConfig+0x1c0>)
 80049c8:	683b      	ldr	r3, [r7, #0]
 80049ca:	4313      	orrs	r3, r2
 80049cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80049ce:	4b63      	ldr	r3, [pc, #396]	; (8004b5c <HAL_RCC_ClockConfig+0x1c0>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f003 0307 	and.w	r3, r3, #7
 80049d6:	683a      	ldr	r2, [r7, #0]
 80049d8:	429a      	cmp	r2, r3
 80049da:	d001      	beq.n	80049e0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80049dc:	2301      	movs	r3, #1
 80049de:	e0b8      	b.n	8004b52 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f003 0302 	and.w	r3, r3, #2
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d020      	beq.n	8004a2e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f003 0304 	and.w	r3, r3, #4
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d005      	beq.n	8004a04 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80049f8:	4b59      	ldr	r3, [pc, #356]	; (8004b60 <HAL_RCC_ClockConfig+0x1c4>)
 80049fa:	685b      	ldr	r3, [r3, #4]
 80049fc:	4a58      	ldr	r2, [pc, #352]	; (8004b60 <HAL_RCC_ClockConfig+0x1c4>)
 80049fe:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004a02:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f003 0308 	and.w	r3, r3, #8
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d005      	beq.n	8004a1c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004a10:	4b53      	ldr	r3, [pc, #332]	; (8004b60 <HAL_RCC_ClockConfig+0x1c4>)
 8004a12:	685b      	ldr	r3, [r3, #4]
 8004a14:	4a52      	ldr	r2, [pc, #328]	; (8004b60 <HAL_RCC_ClockConfig+0x1c4>)
 8004a16:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004a1a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004a1c:	4b50      	ldr	r3, [pc, #320]	; (8004b60 <HAL_RCC_ClockConfig+0x1c4>)
 8004a1e:	685b      	ldr	r3, [r3, #4]
 8004a20:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	689b      	ldr	r3, [r3, #8]
 8004a28:	494d      	ldr	r1, [pc, #308]	; (8004b60 <HAL_RCC_ClockConfig+0x1c4>)
 8004a2a:	4313      	orrs	r3, r2
 8004a2c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f003 0301 	and.w	r3, r3, #1
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d040      	beq.n	8004abc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	685b      	ldr	r3, [r3, #4]
 8004a3e:	2b01      	cmp	r3, #1
 8004a40:	d107      	bne.n	8004a52 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a42:	4b47      	ldr	r3, [pc, #284]	; (8004b60 <HAL_RCC_ClockConfig+0x1c4>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d115      	bne.n	8004a7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a4e:	2301      	movs	r3, #1
 8004a50:	e07f      	b.n	8004b52 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	685b      	ldr	r3, [r3, #4]
 8004a56:	2b02      	cmp	r3, #2
 8004a58:	d107      	bne.n	8004a6a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a5a:	4b41      	ldr	r3, [pc, #260]	; (8004b60 <HAL_RCC_ClockConfig+0x1c4>)
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d109      	bne.n	8004a7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a66:	2301      	movs	r3, #1
 8004a68:	e073      	b.n	8004b52 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a6a:	4b3d      	ldr	r3, [pc, #244]	; (8004b60 <HAL_RCC_ClockConfig+0x1c4>)
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f003 0302 	and.w	r3, r3, #2
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d101      	bne.n	8004a7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a76:	2301      	movs	r3, #1
 8004a78:	e06b      	b.n	8004b52 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004a7a:	4b39      	ldr	r3, [pc, #228]	; (8004b60 <HAL_RCC_ClockConfig+0x1c4>)
 8004a7c:	685b      	ldr	r3, [r3, #4]
 8004a7e:	f023 0203 	bic.w	r2, r3, #3
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	685b      	ldr	r3, [r3, #4]
 8004a86:	4936      	ldr	r1, [pc, #216]	; (8004b60 <HAL_RCC_ClockConfig+0x1c4>)
 8004a88:	4313      	orrs	r3, r2
 8004a8a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004a8c:	f7fe fa14 	bl	8002eb8 <HAL_GetTick>
 8004a90:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a92:	e00a      	b.n	8004aaa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a94:	f7fe fa10 	bl	8002eb8 <HAL_GetTick>
 8004a98:	4602      	mov	r2, r0
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	1ad3      	subs	r3, r2, r3
 8004a9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004aa2:	4293      	cmp	r3, r2
 8004aa4:	d901      	bls.n	8004aaa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004aa6:	2303      	movs	r3, #3
 8004aa8:	e053      	b.n	8004b52 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004aaa:	4b2d      	ldr	r3, [pc, #180]	; (8004b60 <HAL_RCC_ClockConfig+0x1c4>)
 8004aac:	685b      	ldr	r3, [r3, #4]
 8004aae:	f003 020c 	and.w	r2, r3, #12
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	685b      	ldr	r3, [r3, #4]
 8004ab6:	009b      	lsls	r3, r3, #2
 8004ab8:	429a      	cmp	r2, r3
 8004aba:	d1eb      	bne.n	8004a94 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004abc:	4b27      	ldr	r3, [pc, #156]	; (8004b5c <HAL_RCC_ClockConfig+0x1c0>)
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f003 0307 	and.w	r3, r3, #7
 8004ac4:	683a      	ldr	r2, [r7, #0]
 8004ac6:	429a      	cmp	r2, r3
 8004ac8:	d210      	bcs.n	8004aec <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004aca:	4b24      	ldr	r3, [pc, #144]	; (8004b5c <HAL_RCC_ClockConfig+0x1c0>)
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f023 0207 	bic.w	r2, r3, #7
 8004ad2:	4922      	ldr	r1, [pc, #136]	; (8004b5c <HAL_RCC_ClockConfig+0x1c0>)
 8004ad4:	683b      	ldr	r3, [r7, #0]
 8004ad6:	4313      	orrs	r3, r2
 8004ad8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ada:	4b20      	ldr	r3, [pc, #128]	; (8004b5c <HAL_RCC_ClockConfig+0x1c0>)
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f003 0307 	and.w	r3, r3, #7
 8004ae2:	683a      	ldr	r2, [r7, #0]
 8004ae4:	429a      	cmp	r2, r3
 8004ae6:	d001      	beq.n	8004aec <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004ae8:	2301      	movs	r3, #1
 8004aea:	e032      	b.n	8004b52 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f003 0304 	and.w	r3, r3, #4
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d008      	beq.n	8004b0a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004af8:	4b19      	ldr	r3, [pc, #100]	; (8004b60 <HAL_RCC_ClockConfig+0x1c4>)
 8004afa:	685b      	ldr	r3, [r3, #4]
 8004afc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	68db      	ldr	r3, [r3, #12]
 8004b04:	4916      	ldr	r1, [pc, #88]	; (8004b60 <HAL_RCC_ClockConfig+0x1c4>)
 8004b06:	4313      	orrs	r3, r2
 8004b08:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f003 0308 	and.w	r3, r3, #8
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d009      	beq.n	8004b2a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004b16:	4b12      	ldr	r3, [pc, #72]	; (8004b60 <HAL_RCC_ClockConfig+0x1c4>)
 8004b18:	685b      	ldr	r3, [r3, #4]
 8004b1a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	691b      	ldr	r3, [r3, #16]
 8004b22:	00db      	lsls	r3, r3, #3
 8004b24:	490e      	ldr	r1, [pc, #56]	; (8004b60 <HAL_RCC_ClockConfig+0x1c4>)
 8004b26:	4313      	orrs	r3, r2
 8004b28:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004b2a:	f000 f821 	bl	8004b70 <HAL_RCC_GetSysClockFreq>
 8004b2e:	4602      	mov	r2, r0
 8004b30:	4b0b      	ldr	r3, [pc, #44]	; (8004b60 <HAL_RCC_ClockConfig+0x1c4>)
 8004b32:	685b      	ldr	r3, [r3, #4]
 8004b34:	091b      	lsrs	r3, r3, #4
 8004b36:	f003 030f 	and.w	r3, r3, #15
 8004b3a:	490a      	ldr	r1, [pc, #40]	; (8004b64 <HAL_RCC_ClockConfig+0x1c8>)
 8004b3c:	5ccb      	ldrb	r3, [r1, r3]
 8004b3e:	fa22 f303 	lsr.w	r3, r2, r3
 8004b42:	4a09      	ldr	r2, [pc, #36]	; (8004b68 <HAL_RCC_ClockConfig+0x1cc>)
 8004b44:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004b46:	4b09      	ldr	r3, [pc, #36]	; (8004b6c <HAL_RCC_ClockConfig+0x1d0>)
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	4618      	mov	r0, r3
 8004b4c:	f7fe f972 	bl	8002e34 <HAL_InitTick>

  return HAL_OK;
 8004b50:	2300      	movs	r3, #0
}
 8004b52:	4618      	mov	r0, r3
 8004b54:	3710      	adds	r7, #16
 8004b56:	46bd      	mov	sp, r7
 8004b58:	bd80      	pop	{r7, pc}
 8004b5a:	bf00      	nop
 8004b5c:	40022000 	.word	0x40022000
 8004b60:	40021000 	.word	0x40021000
 8004b64:	0800926c 	.word	0x0800926c
 8004b68:	20000000 	.word	0x20000000
 8004b6c:	20000004 	.word	0x20000004

08004b70 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b70:	b490      	push	{r4, r7}
 8004b72:	b08a      	sub	sp, #40	; 0x28
 8004b74:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004b76:	4b2a      	ldr	r3, [pc, #168]	; (8004c20 <HAL_RCC_GetSysClockFreq+0xb0>)
 8004b78:	1d3c      	adds	r4, r7, #4
 8004b7a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004b7c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004b80:	f240 2301 	movw	r3, #513	; 0x201
 8004b84:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004b86:	2300      	movs	r3, #0
 8004b88:	61fb      	str	r3, [r7, #28]
 8004b8a:	2300      	movs	r3, #0
 8004b8c:	61bb      	str	r3, [r7, #24]
 8004b8e:	2300      	movs	r3, #0
 8004b90:	627b      	str	r3, [r7, #36]	; 0x24
 8004b92:	2300      	movs	r3, #0
 8004b94:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004b96:	2300      	movs	r3, #0
 8004b98:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004b9a:	4b22      	ldr	r3, [pc, #136]	; (8004c24 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004b9c:	685b      	ldr	r3, [r3, #4]
 8004b9e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004ba0:	69fb      	ldr	r3, [r7, #28]
 8004ba2:	f003 030c 	and.w	r3, r3, #12
 8004ba6:	2b04      	cmp	r3, #4
 8004ba8:	d002      	beq.n	8004bb0 <HAL_RCC_GetSysClockFreq+0x40>
 8004baa:	2b08      	cmp	r3, #8
 8004bac:	d003      	beq.n	8004bb6 <HAL_RCC_GetSysClockFreq+0x46>
 8004bae:	e02d      	b.n	8004c0c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004bb0:	4b1d      	ldr	r3, [pc, #116]	; (8004c28 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004bb2:	623b      	str	r3, [r7, #32]
      break;
 8004bb4:	e02d      	b.n	8004c12 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004bb6:	69fb      	ldr	r3, [r7, #28]
 8004bb8:	0c9b      	lsrs	r3, r3, #18
 8004bba:	f003 030f 	and.w	r3, r3, #15
 8004bbe:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004bc2:	4413      	add	r3, r2
 8004bc4:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004bc8:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004bca:	69fb      	ldr	r3, [r7, #28]
 8004bcc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d013      	beq.n	8004bfc <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004bd4:	4b13      	ldr	r3, [pc, #76]	; (8004c24 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004bd6:	685b      	ldr	r3, [r3, #4]
 8004bd8:	0c5b      	lsrs	r3, r3, #17
 8004bda:	f003 0301 	and.w	r3, r3, #1
 8004bde:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004be2:	4413      	add	r3, r2
 8004be4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004be8:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004bea:	697b      	ldr	r3, [r7, #20]
 8004bec:	4a0e      	ldr	r2, [pc, #56]	; (8004c28 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004bee:	fb02 f203 	mul.w	r2, r2, r3
 8004bf2:	69bb      	ldr	r3, [r7, #24]
 8004bf4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bf8:	627b      	str	r3, [r7, #36]	; 0x24
 8004bfa:	e004      	b.n	8004c06 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004bfc:	697b      	ldr	r3, [r7, #20]
 8004bfe:	4a0b      	ldr	r2, [pc, #44]	; (8004c2c <HAL_RCC_GetSysClockFreq+0xbc>)
 8004c00:	fb02 f303 	mul.w	r3, r2, r3
 8004c04:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8004c06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c08:	623b      	str	r3, [r7, #32]
      break;
 8004c0a:	e002      	b.n	8004c12 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004c0c:	4b06      	ldr	r3, [pc, #24]	; (8004c28 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004c0e:	623b      	str	r3, [r7, #32]
      break;
 8004c10:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004c12:	6a3b      	ldr	r3, [r7, #32]
}
 8004c14:	4618      	mov	r0, r3
 8004c16:	3728      	adds	r7, #40	; 0x28
 8004c18:	46bd      	mov	sp, r7
 8004c1a:	bc90      	pop	{r4, r7}
 8004c1c:	4770      	bx	lr
 8004c1e:	bf00      	nop
 8004c20:	08009228 	.word	0x08009228
 8004c24:	40021000 	.word	0x40021000
 8004c28:	007a1200 	.word	0x007a1200
 8004c2c:	003d0900 	.word	0x003d0900

08004c30 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004c30:	b480      	push	{r7}
 8004c32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004c34:	4b02      	ldr	r3, [pc, #8]	; (8004c40 <HAL_RCC_GetHCLKFreq+0x10>)
 8004c36:	681b      	ldr	r3, [r3, #0]
}
 8004c38:	4618      	mov	r0, r3
 8004c3a:	46bd      	mov	sp, r7
 8004c3c:	bc80      	pop	{r7}
 8004c3e:	4770      	bx	lr
 8004c40:	20000000 	.word	0x20000000

08004c44 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004c44:	b580      	push	{r7, lr}
 8004c46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004c48:	f7ff fff2 	bl	8004c30 <HAL_RCC_GetHCLKFreq>
 8004c4c:	4602      	mov	r2, r0
 8004c4e:	4b05      	ldr	r3, [pc, #20]	; (8004c64 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004c50:	685b      	ldr	r3, [r3, #4]
 8004c52:	0a1b      	lsrs	r3, r3, #8
 8004c54:	f003 0307 	and.w	r3, r3, #7
 8004c58:	4903      	ldr	r1, [pc, #12]	; (8004c68 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004c5a:	5ccb      	ldrb	r3, [r1, r3]
 8004c5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c60:	4618      	mov	r0, r3
 8004c62:	bd80      	pop	{r7, pc}
 8004c64:	40021000 	.word	0x40021000
 8004c68:	0800927c 	.word	0x0800927c

08004c6c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004c6c:	b580      	push	{r7, lr}
 8004c6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004c70:	f7ff ffde 	bl	8004c30 <HAL_RCC_GetHCLKFreq>
 8004c74:	4602      	mov	r2, r0
 8004c76:	4b05      	ldr	r3, [pc, #20]	; (8004c8c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004c78:	685b      	ldr	r3, [r3, #4]
 8004c7a:	0adb      	lsrs	r3, r3, #11
 8004c7c:	f003 0307 	and.w	r3, r3, #7
 8004c80:	4903      	ldr	r1, [pc, #12]	; (8004c90 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004c82:	5ccb      	ldrb	r3, [r1, r3]
 8004c84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c88:	4618      	mov	r0, r3
 8004c8a:	bd80      	pop	{r7, pc}
 8004c8c:	40021000 	.word	0x40021000
 8004c90:	0800927c 	.word	0x0800927c

08004c94 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004c94:	b480      	push	{r7}
 8004c96:	b085      	sub	sp, #20
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004c9c:	4b0a      	ldr	r3, [pc, #40]	; (8004cc8 <RCC_Delay+0x34>)
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	4a0a      	ldr	r2, [pc, #40]	; (8004ccc <RCC_Delay+0x38>)
 8004ca2:	fba2 2303 	umull	r2, r3, r2, r3
 8004ca6:	0a5b      	lsrs	r3, r3, #9
 8004ca8:	687a      	ldr	r2, [r7, #4]
 8004caa:	fb02 f303 	mul.w	r3, r2, r3
 8004cae:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004cb0:	bf00      	nop
  }
  while (Delay --);
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	1e5a      	subs	r2, r3, #1
 8004cb6:	60fa      	str	r2, [r7, #12]
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d1f9      	bne.n	8004cb0 <RCC_Delay+0x1c>
}
 8004cbc:	bf00      	nop
 8004cbe:	bf00      	nop
 8004cc0:	3714      	adds	r7, #20
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	bc80      	pop	{r7}
 8004cc6:	4770      	bx	lr
 8004cc8:	20000000 	.word	0x20000000
 8004ccc:	10624dd3 	.word	0x10624dd3

08004cd0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	b082      	sub	sp, #8
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d101      	bne.n	8004ce2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004cde:	2301      	movs	r3, #1
 8004ce0:	e041      	b.n	8004d66 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ce8:	b2db      	uxtb	r3, r3
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d106      	bne.n	8004cfc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004cf6:	6878      	ldr	r0, [r7, #4]
 8004cf8:	f7fd fed4 	bl	8002aa4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2202      	movs	r2, #2
 8004d00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681a      	ldr	r2, [r3, #0]
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	3304      	adds	r3, #4
 8004d0c:	4619      	mov	r1, r3
 8004d0e:	4610      	mov	r0, r2
 8004d10:	f000 fe98 	bl	8005a44 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	2201      	movs	r2, #1
 8004d18:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2201      	movs	r2, #1
 8004d20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	2201      	movs	r2, #1
 8004d28:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2201      	movs	r2, #1
 8004d30:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2201      	movs	r2, #1
 8004d38:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2201      	movs	r2, #1
 8004d40:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2201      	movs	r2, #1
 8004d48:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	2201      	movs	r2, #1
 8004d50:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2201      	movs	r2, #1
 8004d58:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2201      	movs	r2, #1
 8004d60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004d64:	2300      	movs	r3, #0
}
 8004d66:	4618      	mov	r0, r3
 8004d68:	3708      	adds	r7, #8
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	bd80      	pop	{r7, pc}
	...

08004d70 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004d70:	b480      	push	{r7}
 8004d72:	b085      	sub	sp, #20
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d7e:	b2db      	uxtb	r3, r3
 8004d80:	2b01      	cmp	r3, #1
 8004d82:	d001      	beq.n	8004d88 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004d84:	2301      	movs	r3, #1
 8004d86:	e032      	b.n	8004dee <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2202      	movs	r2, #2
 8004d8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	4a18      	ldr	r2, [pc, #96]	; (8004df8 <HAL_TIM_Base_Start+0x88>)
 8004d96:	4293      	cmp	r3, r2
 8004d98:	d00e      	beq.n	8004db8 <HAL_TIM_Base_Start+0x48>
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004da2:	d009      	beq.n	8004db8 <HAL_TIM_Base_Start+0x48>
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	4a14      	ldr	r2, [pc, #80]	; (8004dfc <HAL_TIM_Base_Start+0x8c>)
 8004daa:	4293      	cmp	r3, r2
 8004dac:	d004      	beq.n	8004db8 <HAL_TIM_Base_Start+0x48>
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	4a13      	ldr	r2, [pc, #76]	; (8004e00 <HAL_TIM_Base_Start+0x90>)
 8004db4:	4293      	cmp	r3, r2
 8004db6:	d111      	bne.n	8004ddc <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	689b      	ldr	r3, [r3, #8]
 8004dbe:	f003 0307 	and.w	r3, r3, #7
 8004dc2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	2b06      	cmp	r3, #6
 8004dc8:	d010      	beq.n	8004dec <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	681a      	ldr	r2, [r3, #0]
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	f042 0201 	orr.w	r2, r2, #1
 8004dd8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004dda:	e007      	b.n	8004dec <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	681a      	ldr	r2, [r3, #0]
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f042 0201 	orr.w	r2, r2, #1
 8004dea:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004dec:	2300      	movs	r3, #0
}
 8004dee:	4618      	mov	r0, r3
 8004df0:	3714      	adds	r7, #20
 8004df2:	46bd      	mov	sp, r7
 8004df4:	bc80      	pop	{r7}
 8004df6:	4770      	bx	lr
 8004df8:	40012c00 	.word	0x40012c00
 8004dfc:	40000400 	.word	0x40000400
 8004e00:	40000800 	.word	0x40000800

08004e04 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004e04:	b480      	push	{r7}
 8004e06:	b085      	sub	sp, #20
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e12:	b2db      	uxtb	r3, r3
 8004e14:	2b01      	cmp	r3, #1
 8004e16:	d001      	beq.n	8004e1c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004e18:	2301      	movs	r3, #1
 8004e1a:	e03a      	b.n	8004e92 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2202      	movs	r2, #2
 8004e20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	68da      	ldr	r2, [r3, #12]
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f042 0201 	orr.w	r2, r2, #1
 8004e32:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	4a18      	ldr	r2, [pc, #96]	; (8004e9c <HAL_TIM_Base_Start_IT+0x98>)
 8004e3a:	4293      	cmp	r3, r2
 8004e3c:	d00e      	beq.n	8004e5c <HAL_TIM_Base_Start_IT+0x58>
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e46:	d009      	beq.n	8004e5c <HAL_TIM_Base_Start_IT+0x58>
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	4a14      	ldr	r2, [pc, #80]	; (8004ea0 <HAL_TIM_Base_Start_IT+0x9c>)
 8004e4e:	4293      	cmp	r3, r2
 8004e50:	d004      	beq.n	8004e5c <HAL_TIM_Base_Start_IT+0x58>
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	4a13      	ldr	r2, [pc, #76]	; (8004ea4 <HAL_TIM_Base_Start_IT+0xa0>)
 8004e58:	4293      	cmp	r3, r2
 8004e5a:	d111      	bne.n	8004e80 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	689b      	ldr	r3, [r3, #8]
 8004e62:	f003 0307 	and.w	r3, r3, #7
 8004e66:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	2b06      	cmp	r3, #6
 8004e6c:	d010      	beq.n	8004e90 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	681a      	ldr	r2, [r3, #0]
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f042 0201 	orr.w	r2, r2, #1
 8004e7c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e7e:	e007      	b.n	8004e90 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	681a      	ldr	r2, [r3, #0]
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f042 0201 	orr.w	r2, r2, #1
 8004e8e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004e90:	2300      	movs	r3, #0
}
 8004e92:	4618      	mov	r0, r3
 8004e94:	3714      	adds	r7, #20
 8004e96:	46bd      	mov	sp, r7
 8004e98:	bc80      	pop	{r7}
 8004e9a:	4770      	bx	lr
 8004e9c:	40012c00 	.word	0x40012c00
 8004ea0:	40000400 	.word	0x40000400
 8004ea4:	40000800 	.word	0x40000800

08004ea8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	b082      	sub	sp, #8
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d101      	bne.n	8004eba <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004eb6:	2301      	movs	r3, #1
 8004eb8:	e041      	b.n	8004f3e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ec0:	b2db      	uxtb	r3, r3
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d106      	bne.n	8004ed4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	2200      	movs	r2, #0
 8004eca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004ece:	6878      	ldr	r0, [r7, #4]
 8004ed0:	f7fd fdca 	bl	8002a68 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2202      	movs	r2, #2
 8004ed8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681a      	ldr	r2, [r3, #0]
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	3304      	adds	r3, #4
 8004ee4:	4619      	mov	r1, r3
 8004ee6:	4610      	mov	r0, r2
 8004ee8:	f000 fdac 	bl	8005a44 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2201      	movs	r2, #1
 8004ef0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2201      	movs	r2, #1
 8004ef8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2201      	movs	r2, #1
 8004f00:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2201      	movs	r2, #1
 8004f08:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2201      	movs	r2, #1
 8004f10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2201      	movs	r2, #1
 8004f18:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2201      	movs	r2, #1
 8004f20:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2201      	movs	r2, #1
 8004f28:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2201      	movs	r2, #1
 8004f30:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	2201      	movs	r2, #1
 8004f38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004f3c:	2300      	movs	r3, #0
}
 8004f3e:	4618      	mov	r0, r3
 8004f40:	3708      	adds	r7, #8
 8004f42:	46bd      	mov	sp, r7
 8004f44:	bd80      	pop	{r7, pc}
	...

08004f48 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004f48:	b580      	push	{r7, lr}
 8004f4a:	b084      	sub	sp, #16
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	6078      	str	r0, [r7, #4]
 8004f50:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004f52:	683b      	ldr	r3, [r7, #0]
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d109      	bne.n	8004f6c <HAL_TIM_PWM_Start+0x24>
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004f5e:	b2db      	uxtb	r3, r3
 8004f60:	2b01      	cmp	r3, #1
 8004f62:	bf14      	ite	ne
 8004f64:	2301      	movne	r3, #1
 8004f66:	2300      	moveq	r3, #0
 8004f68:	b2db      	uxtb	r3, r3
 8004f6a:	e022      	b.n	8004fb2 <HAL_TIM_PWM_Start+0x6a>
 8004f6c:	683b      	ldr	r3, [r7, #0]
 8004f6e:	2b04      	cmp	r3, #4
 8004f70:	d109      	bne.n	8004f86 <HAL_TIM_PWM_Start+0x3e>
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004f78:	b2db      	uxtb	r3, r3
 8004f7a:	2b01      	cmp	r3, #1
 8004f7c:	bf14      	ite	ne
 8004f7e:	2301      	movne	r3, #1
 8004f80:	2300      	moveq	r3, #0
 8004f82:	b2db      	uxtb	r3, r3
 8004f84:	e015      	b.n	8004fb2 <HAL_TIM_PWM_Start+0x6a>
 8004f86:	683b      	ldr	r3, [r7, #0]
 8004f88:	2b08      	cmp	r3, #8
 8004f8a:	d109      	bne.n	8004fa0 <HAL_TIM_PWM_Start+0x58>
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004f92:	b2db      	uxtb	r3, r3
 8004f94:	2b01      	cmp	r3, #1
 8004f96:	bf14      	ite	ne
 8004f98:	2301      	movne	r3, #1
 8004f9a:	2300      	moveq	r3, #0
 8004f9c:	b2db      	uxtb	r3, r3
 8004f9e:	e008      	b.n	8004fb2 <HAL_TIM_PWM_Start+0x6a>
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004fa6:	b2db      	uxtb	r3, r3
 8004fa8:	2b01      	cmp	r3, #1
 8004faa:	bf14      	ite	ne
 8004fac:	2301      	movne	r3, #1
 8004fae:	2300      	moveq	r3, #0
 8004fb0:	b2db      	uxtb	r3, r3
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d001      	beq.n	8004fba <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004fb6:	2301      	movs	r3, #1
 8004fb8:	e05e      	b.n	8005078 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004fba:	683b      	ldr	r3, [r7, #0]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d104      	bne.n	8004fca <HAL_TIM_PWM_Start+0x82>
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2202      	movs	r2, #2
 8004fc4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004fc8:	e013      	b.n	8004ff2 <HAL_TIM_PWM_Start+0xaa>
 8004fca:	683b      	ldr	r3, [r7, #0]
 8004fcc:	2b04      	cmp	r3, #4
 8004fce:	d104      	bne.n	8004fda <HAL_TIM_PWM_Start+0x92>
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	2202      	movs	r2, #2
 8004fd4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004fd8:	e00b      	b.n	8004ff2 <HAL_TIM_PWM_Start+0xaa>
 8004fda:	683b      	ldr	r3, [r7, #0]
 8004fdc:	2b08      	cmp	r3, #8
 8004fde:	d104      	bne.n	8004fea <HAL_TIM_PWM_Start+0xa2>
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2202      	movs	r2, #2
 8004fe4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004fe8:	e003      	b.n	8004ff2 <HAL_TIM_PWM_Start+0xaa>
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	2202      	movs	r2, #2
 8004fee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	2201      	movs	r2, #1
 8004ff8:	6839      	ldr	r1, [r7, #0]
 8004ffa:	4618      	mov	r0, r3
 8004ffc:	f001 f8af 	bl	800615e <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	4a1e      	ldr	r2, [pc, #120]	; (8005080 <HAL_TIM_PWM_Start+0x138>)
 8005006:	4293      	cmp	r3, r2
 8005008:	d107      	bne.n	800501a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005018:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	4a18      	ldr	r2, [pc, #96]	; (8005080 <HAL_TIM_PWM_Start+0x138>)
 8005020:	4293      	cmp	r3, r2
 8005022:	d00e      	beq.n	8005042 <HAL_TIM_PWM_Start+0xfa>
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800502c:	d009      	beq.n	8005042 <HAL_TIM_PWM_Start+0xfa>
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	4a14      	ldr	r2, [pc, #80]	; (8005084 <HAL_TIM_PWM_Start+0x13c>)
 8005034:	4293      	cmp	r3, r2
 8005036:	d004      	beq.n	8005042 <HAL_TIM_PWM_Start+0xfa>
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	4a12      	ldr	r2, [pc, #72]	; (8005088 <HAL_TIM_PWM_Start+0x140>)
 800503e:	4293      	cmp	r3, r2
 8005040:	d111      	bne.n	8005066 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	689b      	ldr	r3, [r3, #8]
 8005048:	f003 0307 	and.w	r3, r3, #7
 800504c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	2b06      	cmp	r3, #6
 8005052:	d010      	beq.n	8005076 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	681a      	ldr	r2, [r3, #0]
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	f042 0201 	orr.w	r2, r2, #1
 8005062:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005064:	e007      	b.n	8005076 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	681a      	ldr	r2, [r3, #0]
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	f042 0201 	orr.w	r2, r2, #1
 8005074:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005076:	2300      	movs	r3, #0
}
 8005078:	4618      	mov	r0, r3
 800507a:	3710      	adds	r7, #16
 800507c:	46bd      	mov	sp, r7
 800507e:	bd80      	pop	{r7, pc}
 8005080:	40012c00 	.word	0x40012c00
 8005084:	40000400 	.word	0x40000400
 8005088:	40000800 	.word	0x40000800

0800508c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800508c:	b580      	push	{r7, lr}
 800508e:	b082      	sub	sp, #8
 8005090:	af00      	add	r7, sp, #0
 8005092:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2b00      	cmp	r3, #0
 8005098:	d101      	bne.n	800509e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800509a:	2301      	movs	r3, #1
 800509c:	e041      	b.n	8005122 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80050a4:	b2db      	uxtb	r3, r3
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d106      	bne.n	80050b8 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	2200      	movs	r2, #0
 80050ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80050b2:	6878      	ldr	r0, [r7, #4]
 80050b4:	f000 f839 	bl	800512a <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2202      	movs	r2, #2
 80050bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681a      	ldr	r2, [r3, #0]
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	3304      	adds	r3, #4
 80050c8:	4619      	mov	r1, r3
 80050ca:	4610      	mov	r0, r2
 80050cc:	f000 fcba 	bl	8005a44 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2201      	movs	r2, #1
 80050d4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2201      	movs	r2, #1
 80050dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2201      	movs	r2, #1
 80050e4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2201      	movs	r2, #1
 80050ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2201      	movs	r2, #1
 80050f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2201      	movs	r2, #1
 80050fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2201      	movs	r2, #1
 8005104:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	2201      	movs	r2, #1
 800510c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2201      	movs	r2, #1
 8005114:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2201      	movs	r2, #1
 800511c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005120:	2300      	movs	r3, #0
}
 8005122:	4618      	mov	r0, r3
 8005124:	3708      	adds	r7, #8
 8005126:	46bd      	mov	sp, r7
 8005128:	bd80      	pop	{r7, pc}

0800512a <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800512a:	b480      	push	{r7}
 800512c:	b083      	sub	sp, #12
 800512e:	af00      	add	r7, sp, #0
 8005130:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8005132:	bf00      	nop
 8005134:	370c      	adds	r7, #12
 8005136:	46bd      	mov	sp, r7
 8005138:	bc80      	pop	{r7}
 800513a:	4770      	bx	lr

0800513c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800513c:	b580      	push	{r7, lr}
 800513e:	b084      	sub	sp, #16
 8005140:	af00      	add	r7, sp, #0
 8005142:	6078      	str	r0, [r7, #4]
 8005144:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8005146:	683b      	ldr	r3, [r7, #0]
 8005148:	2b00      	cmp	r3, #0
 800514a:	d104      	bne.n	8005156 <HAL_TIM_IC_Start_IT+0x1a>
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005152:	b2db      	uxtb	r3, r3
 8005154:	e013      	b.n	800517e <HAL_TIM_IC_Start_IT+0x42>
 8005156:	683b      	ldr	r3, [r7, #0]
 8005158:	2b04      	cmp	r3, #4
 800515a:	d104      	bne.n	8005166 <HAL_TIM_IC_Start_IT+0x2a>
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005162:	b2db      	uxtb	r3, r3
 8005164:	e00b      	b.n	800517e <HAL_TIM_IC_Start_IT+0x42>
 8005166:	683b      	ldr	r3, [r7, #0]
 8005168:	2b08      	cmp	r3, #8
 800516a:	d104      	bne.n	8005176 <HAL_TIM_IC_Start_IT+0x3a>
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005172:	b2db      	uxtb	r3, r3
 8005174:	e003      	b.n	800517e <HAL_TIM_IC_Start_IT+0x42>
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800517c:	b2db      	uxtb	r3, r3
 800517e:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8005180:	683b      	ldr	r3, [r7, #0]
 8005182:	2b00      	cmp	r3, #0
 8005184:	d104      	bne.n	8005190 <HAL_TIM_IC_Start_IT+0x54>
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800518c:	b2db      	uxtb	r3, r3
 800518e:	e013      	b.n	80051b8 <HAL_TIM_IC_Start_IT+0x7c>
 8005190:	683b      	ldr	r3, [r7, #0]
 8005192:	2b04      	cmp	r3, #4
 8005194:	d104      	bne.n	80051a0 <HAL_TIM_IC_Start_IT+0x64>
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800519c:	b2db      	uxtb	r3, r3
 800519e:	e00b      	b.n	80051b8 <HAL_TIM_IC_Start_IT+0x7c>
 80051a0:	683b      	ldr	r3, [r7, #0]
 80051a2:	2b08      	cmp	r3, #8
 80051a4:	d104      	bne.n	80051b0 <HAL_TIM_IC_Start_IT+0x74>
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80051ac:	b2db      	uxtb	r3, r3
 80051ae:	e003      	b.n	80051b8 <HAL_TIM_IC_Start_IT+0x7c>
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80051b6:	b2db      	uxtb	r3, r3
 80051b8:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80051ba:	7bfb      	ldrb	r3, [r7, #15]
 80051bc:	2b01      	cmp	r3, #1
 80051be:	d102      	bne.n	80051c6 <HAL_TIM_IC_Start_IT+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80051c0:	7bbb      	ldrb	r3, [r7, #14]
 80051c2:	2b01      	cmp	r3, #1
 80051c4:	d001      	beq.n	80051ca <HAL_TIM_IC_Start_IT+0x8e>
  {
    return HAL_ERROR;
 80051c6:	2301      	movs	r3, #1
 80051c8:	e0b3      	b.n	8005332 <HAL_TIM_IC_Start_IT+0x1f6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d104      	bne.n	80051da <HAL_TIM_IC_Start_IT+0x9e>
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2202      	movs	r2, #2
 80051d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80051d8:	e013      	b.n	8005202 <HAL_TIM_IC_Start_IT+0xc6>
 80051da:	683b      	ldr	r3, [r7, #0]
 80051dc:	2b04      	cmp	r3, #4
 80051de:	d104      	bne.n	80051ea <HAL_TIM_IC_Start_IT+0xae>
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2202      	movs	r2, #2
 80051e4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80051e8:	e00b      	b.n	8005202 <HAL_TIM_IC_Start_IT+0xc6>
 80051ea:	683b      	ldr	r3, [r7, #0]
 80051ec:	2b08      	cmp	r3, #8
 80051ee:	d104      	bne.n	80051fa <HAL_TIM_IC_Start_IT+0xbe>
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	2202      	movs	r2, #2
 80051f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80051f8:	e003      	b.n	8005202 <HAL_TIM_IC_Start_IT+0xc6>
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	2202      	movs	r2, #2
 80051fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005202:	683b      	ldr	r3, [r7, #0]
 8005204:	2b00      	cmp	r3, #0
 8005206:	d104      	bne.n	8005212 <HAL_TIM_IC_Start_IT+0xd6>
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2202      	movs	r2, #2
 800520c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005210:	e013      	b.n	800523a <HAL_TIM_IC_Start_IT+0xfe>
 8005212:	683b      	ldr	r3, [r7, #0]
 8005214:	2b04      	cmp	r3, #4
 8005216:	d104      	bne.n	8005222 <HAL_TIM_IC_Start_IT+0xe6>
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2202      	movs	r2, #2
 800521c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005220:	e00b      	b.n	800523a <HAL_TIM_IC_Start_IT+0xfe>
 8005222:	683b      	ldr	r3, [r7, #0]
 8005224:	2b08      	cmp	r3, #8
 8005226:	d104      	bne.n	8005232 <HAL_TIM_IC_Start_IT+0xf6>
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2202      	movs	r2, #2
 800522c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005230:	e003      	b.n	800523a <HAL_TIM_IC_Start_IT+0xfe>
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	2202      	movs	r2, #2
 8005236:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800523a:	683b      	ldr	r3, [r7, #0]
 800523c:	2b0c      	cmp	r3, #12
 800523e:	d841      	bhi.n	80052c4 <HAL_TIM_IC_Start_IT+0x188>
 8005240:	a201      	add	r2, pc, #4	; (adr r2, 8005248 <HAL_TIM_IC_Start_IT+0x10c>)
 8005242:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005246:	bf00      	nop
 8005248:	0800527d 	.word	0x0800527d
 800524c:	080052c5 	.word	0x080052c5
 8005250:	080052c5 	.word	0x080052c5
 8005254:	080052c5 	.word	0x080052c5
 8005258:	0800528f 	.word	0x0800528f
 800525c:	080052c5 	.word	0x080052c5
 8005260:	080052c5 	.word	0x080052c5
 8005264:	080052c5 	.word	0x080052c5
 8005268:	080052a1 	.word	0x080052a1
 800526c:	080052c5 	.word	0x080052c5
 8005270:	080052c5 	.word	0x080052c5
 8005274:	080052c5 	.word	0x080052c5
 8005278:	080052b3 	.word	0x080052b3
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	68da      	ldr	r2, [r3, #12]
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f042 0202 	orr.w	r2, r2, #2
 800528a:	60da      	str	r2, [r3, #12]
      break;
 800528c:	e01b      	b.n	80052c6 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	68da      	ldr	r2, [r3, #12]
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f042 0204 	orr.w	r2, r2, #4
 800529c:	60da      	str	r2, [r3, #12]
      break;
 800529e:	e012      	b.n	80052c6 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	68da      	ldr	r2, [r3, #12]
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	f042 0208 	orr.w	r2, r2, #8
 80052ae:	60da      	str	r2, [r3, #12]
      break;
 80052b0:	e009      	b.n	80052c6 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	68da      	ldr	r2, [r3, #12]
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f042 0210 	orr.w	r2, r2, #16
 80052c0:	60da      	str	r2, [r3, #12]
      break;
 80052c2:	e000      	b.n	80052c6 <HAL_TIM_IC_Start_IT+0x18a>
    }

    default:
      break;
 80052c4:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	2201      	movs	r2, #1
 80052cc:	6839      	ldr	r1, [r7, #0]
 80052ce:	4618      	mov	r0, r3
 80052d0:	f000 ff45 	bl	800615e <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	4a18      	ldr	r2, [pc, #96]	; (800533c <HAL_TIM_IC_Start_IT+0x200>)
 80052da:	4293      	cmp	r3, r2
 80052dc:	d00e      	beq.n	80052fc <HAL_TIM_IC_Start_IT+0x1c0>
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80052e6:	d009      	beq.n	80052fc <HAL_TIM_IC_Start_IT+0x1c0>
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	4a14      	ldr	r2, [pc, #80]	; (8005340 <HAL_TIM_IC_Start_IT+0x204>)
 80052ee:	4293      	cmp	r3, r2
 80052f0:	d004      	beq.n	80052fc <HAL_TIM_IC_Start_IT+0x1c0>
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	4a13      	ldr	r2, [pc, #76]	; (8005344 <HAL_TIM_IC_Start_IT+0x208>)
 80052f8:	4293      	cmp	r3, r2
 80052fa:	d111      	bne.n	8005320 <HAL_TIM_IC_Start_IT+0x1e4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	689b      	ldr	r3, [r3, #8]
 8005302:	f003 0307 	and.w	r3, r3, #7
 8005306:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005308:	68bb      	ldr	r3, [r7, #8]
 800530a:	2b06      	cmp	r3, #6
 800530c:	d010      	beq.n	8005330 <HAL_TIM_IC_Start_IT+0x1f4>
    {
      __HAL_TIM_ENABLE(htim);
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	681a      	ldr	r2, [r3, #0]
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f042 0201 	orr.w	r2, r2, #1
 800531c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800531e:	e007      	b.n	8005330 <HAL_TIM_IC_Start_IT+0x1f4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	681a      	ldr	r2, [r3, #0]
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f042 0201 	orr.w	r2, r2, #1
 800532e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005330:	2300      	movs	r3, #0
}
 8005332:	4618      	mov	r0, r3
 8005334:	3710      	adds	r7, #16
 8005336:	46bd      	mov	sp, r7
 8005338:	bd80      	pop	{r7, pc}
 800533a:	bf00      	nop
 800533c:	40012c00 	.word	0x40012c00
 8005340:	40000400 	.word	0x40000400
 8005344:	40000800 	.word	0x40000800

08005348 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005348:	b580      	push	{r7, lr}
 800534a:	b082      	sub	sp, #8
 800534c:	af00      	add	r7, sp, #0
 800534e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	691b      	ldr	r3, [r3, #16]
 8005356:	f003 0302 	and.w	r3, r3, #2
 800535a:	2b02      	cmp	r3, #2
 800535c:	d122      	bne.n	80053a4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	68db      	ldr	r3, [r3, #12]
 8005364:	f003 0302 	and.w	r3, r3, #2
 8005368:	2b02      	cmp	r3, #2
 800536a:	d11b      	bne.n	80053a4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	f06f 0202 	mvn.w	r2, #2
 8005374:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	2201      	movs	r2, #1
 800537a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	699b      	ldr	r3, [r3, #24]
 8005382:	f003 0303 	and.w	r3, r3, #3
 8005386:	2b00      	cmp	r3, #0
 8005388:	d003      	beq.n	8005392 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800538a:	6878      	ldr	r0, [r7, #4]
 800538c:	f7fd f812 	bl	80023b4 <HAL_TIM_IC_CaptureCallback>
 8005390:	e005      	b.n	800539e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005392:	6878      	ldr	r0, [r7, #4]
 8005394:	f000 fb3a 	bl	8005a0c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005398:	6878      	ldr	r0, [r7, #4]
 800539a:	f000 fb40 	bl	8005a1e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	2200      	movs	r2, #0
 80053a2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	691b      	ldr	r3, [r3, #16]
 80053aa:	f003 0304 	and.w	r3, r3, #4
 80053ae:	2b04      	cmp	r3, #4
 80053b0:	d122      	bne.n	80053f8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	68db      	ldr	r3, [r3, #12]
 80053b8:	f003 0304 	and.w	r3, r3, #4
 80053bc:	2b04      	cmp	r3, #4
 80053be:	d11b      	bne.n	80053f8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	f06f 0204 	mvn.w	r2, #4
 80053c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	2202      	movs	r2, #2
 80053ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	699b      	ldr	r3, [r3, #24]
 80053d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d003      	beq.n	80053e6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053de:	6878      	ldr	r0, [r7, #4]
 80053e0:	f7fc ffe8 	bl	80023b4 <HAL_TIM_IC_CaptureCallback>
 80053e4:	e005      	b.n	80053f2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80053e6:	6878      	ldr	r0, [r7, #4]
 80053e8:	f000 fb10 	bl	8005a0c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053ec:	6878      	ldr	r0, [r7, #4]
 80053ee:	f000 fb16 	bl	8005a1e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	2200      	movs	r2, #0
 80053f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	691b      	ldr	r3, [r3, #16]
 80053fe:	f003 0308 	and.w	r3, r3, #8
 8005402:	2b08      	cmp	r3, #8
 8005404:	d122      	bne.n	800544c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	68db      	ldr	r3, [r3, #12]
 800540c:	f003 0308 	and.w	r3, r3, #8
 8005410:	2b08      	cmp	r3, #8
 8005412:	d11b      	bne.n	800544c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	f06f 0208 	mvn.w	r2, #8
 800541c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	2204      	movs	r2, #4
 8005422:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	69db      	ldr	r3, [r3, #28]
 800542a:	f003 0303 	and.w	r3, r3, #3
 800542e:	2b00      	cmp	r3, #0
 8005430:	d003      	beq.n	800543a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005432:	6878      	ldr	r0, [r7, #4]
 8005434:	f7fc ffbe 	bl	80023b4 <HAL_TIM_IC_CaptureCallback>
 8005438:	e005      	b.n	8005446 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800543a:	6878      	ldr	r0, [r7, #4]
 800543c:	f000 fae6 	bl	8005a0c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005440:	6878      	ldr	r0, [r7, #4]
 8005442:	f000 faec 	bl	8005a1e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	2200      	movs	r2, #0
 800544a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	691b      	ldr	r3, [r3, #16]
 8005452:	f003 0310 	and.w	r3, r3, #16
 8005456:	2b10      	cmp	r3, #16
 8005458:	d122      	bne.n	80054a0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	68db      	ldr	r3, [r3, #12]
 8005460:	f003 0310 	and.w	r3, r3, #16
 8005464:	2b10      	cmp	r3, #16
 8005466:	d11b      	bne.n	80054a0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f06f 0210 	mvn.w	r2, #16
 8005470:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	2208      	movs	r2, #8
 8005476:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	69db      	ldr	r3, [r3, #28]
 800547e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005482:	2b00      	cmp	r3, #0
 8005484:	d003      	beq.n	800548e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005486:	6878      	ldr	r0, [r7, #4]
 8005488:	f7fc ff94 	bl	80023b4 <HAL_TIM_IC_CaptureCallback>
 800548c:	e005      	b.n	800549a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800548e:	6878      	ldr	r0, [r7, #4]
 8005490:	f000 fabc 	bl	8005a0c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005494:	6878      	ldr	r0, [r7, #4]
 8005496:	f000 fac2 	bl	8005a1e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	2200      	movs	r2, #0
 800549e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	691b      	ldr	r3, [r3, #16]
 80054a6:	f003 0301 	and.w	r3, r3, #1
 80054aa:	2b01      	cmp	r3, #1
 80054ac:	d10e      	bne.n	80054cc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	68db      	ldr	r3, [r3, #12]
 80054b4:	f003 0301 	and.w	r3, r3, #1
 80054b8:	2b01      	cmp	r3, #1
 80054ba:	d107      	bne.n	80054cc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f06f 0201 	mvn.w	r2, #1
 80054c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80054c6:	6878      	ldr	r0, [r7, #4]
 80054c8:	f7fc fd9e 	bl	8002008 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	691b      	ldr	r3, [r3, #16]
 80054d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054d6:	2b80      	cmp	r3, #128	; 0x80
 80054d8:	d10e      	bne.n	80054f8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	68db      	ldr	r3, [r3, #12]
 80054e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054e4:	2b80      	cmp	r3, #128	; 0x80
 80054e6:	d107      	bne.n	80054f8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80054f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80054f2:	6878      	ldr	r0, [r7, #4]
 80054f4:	f000 ff10 	bl	8006318 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	691b      	ldr	r3, [r3, #16]
 80054fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005502:	2b40      	cmp	r3, #64	; 0x40
 8005504:	d10e      	bne.n	8005524 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	68db      	ldr	r3, [r3, #12]
 800550c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005510:	2b40      	cmp	r3, #64	; 0x40
 8005512:	d107      	bne.n	8005524 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800551c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800551e:	6878      	ldr	r0, [r7, #4]
 8005520:	f000 fa86 	bl	8005a30 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	691b      	ldr	r3, [r3, #16]
 800552a:	f003 0320 	and.w	r3, r3, #32
 800552e:	2b20      	cmp	r3, #32
 8005530:	d10e      	bne.n	8005550 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	68db      	ldr	r3, [r3, #12]
 8005538:	f003 0320 	and.w	r3, r3, #32
 800553c:	2b20      	cmp	r3, #32
 800553e:	d107      	bne.n	8005550 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f06f 0220 	mvn.w	r2, #32
 8005548:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800554a:	6878      	ldr	r0, [r7, #4]
 800554c:	f000 fedb 	bl	8006306 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005550:	bf00      	nop
 8005552:	3708      	adds	r7, #8
 8005554:	46bd      	mov	sp, r7
 8005556:	bd80      	pop	{r7, pc}

08005558 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8005558:	b580      	push	{r7, lr}
 800555a:	b084      	sub	sp, #16
 800555c:	af00      	add	r7, sp, #0
 800555e:	60f8      	str	r0, [r7, #12]
 8005560:	60b9      	str	r1, [r7, #8]
 8005562:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800556a:	2b01      	cmp	r3, #1
 800556c:	d101      	bne.n	8005572 <HAL_TIM_IC_ConfigChannel+0x1a>
 800556e:	2302      	movs	r3, #2
 8005570:	e082      	b.n	8005678 <HAL_TIM_IC_ConfigChannel+0x120>
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	2201      	movs	r2, #1
 8005576:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	2b00      	cmp	r3, #0
 800557e:	d11b      	bne.n	80055b8 <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	6818      	ldr	r0, [r3, #0]
 8005584:	68bb      	ldr	r3, [r7, #8]
 8005586:	6819      	ldr	r1, [r3, #0]
 8005588:	68bb      	ldr	r3, [r7, #8]
 800558a:	685a      	ldr	r2, [r3, #4]
 800558c:	68bb      	ldr	r3, [r7, #8]
 800558e:	68db      	ldr	r3, [r3, #12]
 8005590:	f000 fc42 	bl	8005e18 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	699a      	ldr	r2, [r3, #24]
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f022 020c 	bic.w	r2, r2, #12
 80055a2:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	6999      	ldr	r1, [r3, #24]
 80055aa:	68bb      	ldr	r3, [r7, #8]
 80055ac:	689a      	ldr	r2, [r3, #8]
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	430a      	orrs	r2, r1
 80055b4:	619a      	str	r2, [r3, #24]
 80055b6:	e05a      	b.n	800566e <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2b04      	cmp	r3, #4
 80055bc:	d11c      	bne.n	80055f8 <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	6818      	ldr	r0, [r3, #0]
 80055c2:	68bb      	ldr	r3, [r7, #8]
 80055c4:	6819      	ldr	r1, [r3, #0]
 80055c6:	68bb      	ldr	r3, [r7, #8]
 80055c8:	685a      	ldr	r2, [r3, #4]
 80055ca:	68bb      	ldr	r3, [r7, #8]
 80055cc:	68db      	ldr	r3, [r3, #12]
 80055ce:	f000 fcab 	bl	8005f28 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	699a      	ldr	r2, [r3, #24]
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80055e0:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	6999      	ldr	r1, [r3, #24]
 80055e8:	68bb      	ldr	r3, [r7, #8]
 80055ea:	689b      	ldr	r3, [r3, #8]
 80055ec:	021a      	lsls	r2, r3, #8
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	430a      	orrs	r2, r1
 80055f4:	619a      	str	r2, [r3, #24]
 80055f6:	e03a      	b.n	800566e <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2b08      	cmp	r3, #8
 80055fc:	d11b      	bne.n	8005636 <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	6818      	ldr	r0, [r3, #0]
 8005602:	68bb      	ldr	r3, [r7, #8]
 8005604:	6819      	ldr	r1, [r3, #0]
 8005606:	68bb      	ldr	r3, [r7, #8]
 8005608:	685a      	ldr	r2, [r3, #4]
 800560a:	68bb      	ldr	r3, [r7, #8]
 800560c:	68db      	ldr	r3, [r3, #12]
 800560e:	f000 fcf6 	bl	8005ffe <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	69da      	ldr	r2, [r3, #28]
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f022 020c 	bic.w	r2, r2, #12
 8005620:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	69d9      	ldr	r1, [r3, #28]
 8005628:	68bb      	ldr	r3, [r7, #8]
 800562a:	689a      	ldr	r2, [r3, #8]
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	430a      	orrs	r2, r1
 8005632:	61da      	str	r2, [r3, #28]
 8005634:	e01b      	b.n	800566e <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	6818      	ldr	r0, [r3, #0]
 800563a:	68bb      	ldr	r3, [r7, #8]
 800563c:	6819      	ldr	r1, [r3, #0]
 800563e:	68bb      	ldr	r3, [r7, #8]
 8005640:	685a      	ldr	r2, [r3, #4]
 8005642:	68bb      	ldr	r3, [r7, #8]
 8005644:	68db      	ldr	r3, [r3, #12]
 8005646:	f000 fd15 	bl	8006074 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	69da      	ldr	r2, [r3, #28]
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005658:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	69d9      	ldr	r1, [r3, #28]
 8005660:	68bb      	ldr	r3, [r7, #8]
 8005662:	689b      	ldr	r3, [r3, #8]
 8005664:	021a      	lsls	r2, r3, #8
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	430a      	orrs	r2, r1
 800566c:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	2200      	movs	r2, #0
 8005672:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005676:	2300      	movs	r3, #0
}
 8005678:	4618      	mov	r0, r3
 800567a:	3710      	adds	r7, #16
 800567c:	46bd      	mov	sp, r7
 800567e:	bd80      	pop	{r7, pc}

08005680 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005680:	b580      	push	{r7, lr}
 8005682:	b084      	sub	sp, #16
 8005684:	af00      	add	r7, sp, #0
 8005686:	60f8      	str	r0, [r7, #12]
 8005688:	60b9      	str	r1, [r7, #8]
 800568a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005692:	2b01      	cmp	r3, #1
 8005694:	d101      	bne.n	800569a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8005696:	2302      	movs	r3, #2
 8005698:	e0ac      	b.n	80057f4 <HAL_TIM_PWM_ConfigChannel+0x174>
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	2201      	movs	r2, #1
 800569e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	2b0c      	cmp	r3, #12
 80056a6:	f200 809f 	bhi.w	80057e8 <HAL_TIM_PWM_ConfigChannel+0x168>
 80056aa:	a201      	add	r2, pc, #4	; (adr r2, 80056b0 <HAL_TIM_PWM_ConfigChannel+0x30>)
 80056ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056b0:	080056e5 	.word	0x080056e5
 80056b4:	080057e9 	.word	0x080057e9
 80056b8:	080057e9 	.word	0x080057e9
 80056bc:	080057e9 	.word	0x080057e9
 80056c0:	08005725 	.word	0x08005725
 80056c4:	080057e9 	.word	0x080057e9
 80056c8:	080057e9 	.word	0x080057e9
 80056cc:	080057e9 	.word	0x080057e9
 80056d0:	08005767 	.word	0x08005767
 80056d4:	080057e9 	.word	0x080057e9
 80056d8:	080057e9 	.word	0x080057e9
 80056dc:	080057e9 	.word	0x080057e9
 80056e0:	080057a7 	.word	0x080057a7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	68b9      	ldr	r1, [r7, #8]
 80056ea:	4618      	mov	r0, r3
 80056ec:	f000 fa0c 	bl	8005b08 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	699a      	ldr	r2, [r3, #24]
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	f042 0208 	orr.w	r2, r2, #8
 80056fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	699a      	ldr	r2, [r3, #24]
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f022 0204 	bic.w	r2, r2, #4
 800570e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	6999      	ldr	r1, [r3, #24]
 8005716:	68bb      	ldr	r3, [r7, #8]
 8005718:	691a      	ldr	r2, [r3, #16]
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	430a      	orrs	r2, r1
 8005720:	619a      	str	r2, [r3, #24]
      break;
 8005722:	e062      	b.n	80057ea <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	68b9      	ldr	r1, [r7, #8]
 800572a:	4618      	mov	r0, r3
 800572c:	f000 fa52 	bl	8005bd4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	699a      	ldr	r2, [r3, #24]
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800573e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	699a      	ldr	r2, [r3, #24]
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800574e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	6999      	ldr	r1, [r3, #24]
 8005756:	68bb      	ldr	r3, [r7, #8]
 8005758:	691b      	ldr	r3, [r3, #16]
 800575a:	021a      	lsls	r2, r3, #8
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	430a      	orrs	r2, r1
 8005762:	619a      	str	r2, [r3, #24]
      break;
 8005764:	e041      	b.n	80057ea <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	68b9      	ldr	r1, [r7, #8]
 800576c:	4618      	mov	r0, r3
 800576e:	f000 fa9b 	bl	8005ca8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	69da      	ldr	r2, [r3, #28]
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	f042 0208 	orr.w	r2, r2, #8
 8005780:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	69da      	ldr	r2, [r3, #28]
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f022 0204 	bic.w	r2, r2, #4
 8005790:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	69d9      	ldr	r1, [r3, #28]
 8005798:	68bb      	ldr	r3, [r7, #8]
 800579a:	691a      	ldr	r2, [r3, #16]
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	430a      	orrs	r2, r1
 80057a2:	61da      	str	r2, [r3, #28]
      break;
 80057a4:	e021      	b.n	80057ea <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	68b9      	ldr	r1, [r7, #8]
 80057ac:	4618      	mov	r0, r3
 80057ae:	f000 fae5 	bl	8005d7c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	69da      	ldr	r2, [r3, #28]
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80057c0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	69da      	ldr	r2, [r3, #28]
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80057d0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	69d9      	ldr	r1, [r3, #28]
 80057d8:	68bb      	ldr	r3, [r7, #8]
 80057da:	691b      	ldr	r3, [r3, #16]
 80057dc:	021a      	lsls	r2, r3, #8
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	430a      	orrs	r2, r1
 80057e4:	61da      	str	r2, [r3, #28]
      break;
 80057e6:	e000      	b.n	80057ea <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 80057e8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	2200      	movs	r2, #0
 80057ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80057f2:	2300      	movs	r3, #0
}
 80057f4:	4618      	mov	r0, r3
 80057f6:	3710      	adds	r7, #16
 80057f8:	46bd      	mov	sp, r7
 80057fa:	bd80      	pop	{r7, pc}

080057fc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80057fc:	b580      	push	{r7, lr}
 80057fe:	b084      	sub	sp, #16
 8005800:	af00      	add	r7, sp, #0
 8005802:	6078      	str	r0, [r7, #4]
 8005804:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800580c:	2b01      	cmp	r3, #1
 800580e:	d101      	bne.n	8005814 <HAL_TIM_ConfigClockSource+0x18>
 8005810:	2302      	movs	r3, #2
 8005812:	e0b3      	b.n	800597c <HAL_TIM_ConfigClockSource+0x180>
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	2201      	movs	r2, #1
 8005818:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2202      	movs	r2, #2
 8005820:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	689b      	ldr	r3, [r3, #8]
 800582a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005832:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800583a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	68fa      	ldr	r2, [r7, #12]
 8005842:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005844:	683b      	ldr	r3, [r7, #0]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800584c:	d03e      	beq.n	80058cc <HAL_TIM_ConfigClockSource+0xd0>
 800584e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005852:	f200 8087 	bhi.w	8005964 <HAL_TIM_ConfigClockSource+0x168>
 8005856:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800585a:	f000 8085 	beq.w	8005968 <HAL_TIM_ConfigClockSource+0x16c>
 800585e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005862:	d87f      	bhi.n	8005964 <HAL_TIM_ConfigClockSource+0x168>
 8005864:	2b70      	cmp	r3, #112	; 0x70
 8005866:	d01a      	beq.n	800589e <HAL_TIM_ConfigClockSource+0xa2>
 8005868:	2b70      	cmp	r3, #112	; 0x70
 800586a:	d87b      	bhi.n	8005964 <HAL_TIM_ConfigClockSource+0x168>
 800586c:	2b60      	cmp	r3, #96	; 0x60
 800586e:	d050      	beq.n	8005912 <HAL_TIM_ConfigClockSource+0x116>
 8005870:	2b60      	cmp	r3, #96	; 0x60
 8005872:	d877      	bhi.n	8005964 <HAL_TIM_ConfigClockSource+0x168>
 8005874:	2b50      	cmp	r3, #80	; 0x50
 8005876:	d03c      	beq.n	80058f2 <HAL_TIM_ConfigClockSource+0xf6>
 8005878:	2b50      	cmp	r3, #80	; 0x50
 800587a:	d873      	bhi.n	8005964 <HAL_TIM_ConfigClockSource+0x168>
 800587c:	2b40      	cmp	r3, #64	; 0x40
 800587e:	d058      	beq.n	8005932 <HAL_TIM_ConfigClockSource+0x136>
 8005880:	2b40      	cmp	r3, #64	; 0x40
 8005882:	d86f      	bhi.n	8005964 <HAL_TIM_ConfigClockSource+0x168>
 8005884:	2b30      	cmp	r3, #48	; 0x30
 8005886:	d064      	beq.n	8005952 <HAL_TIM_ConfigClockSource+0x156>
 8005888:	2b30      	cmp	r3, #48	; 0x30
 800588a:	d86b      	bhi.n	8005964 <HAL_TIM_ConfigClockSource+0x168>
 800588c:	2b20      	cmp	r3, #32
 800588e:	d060      	beq.n	8005952 <HAL_TIM_ConfigClockSource+0x156>
 8005890:	2b20      	cmp	r3, #32
 8005892:	d867      	bhi.n	8005964 <HAL_TIM_ConfigClockSource+0x168>
 8005894:	2b00      	cmp	r3, #0
 8005896:	d05c      	beq.n	8005952 <HAL_TIM_ConfigClockSource+0x156>
 8005898:	2b10      	cmp	r3, #16
 800589a:	d05a      	beq.n	8005952 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800589c:	e062      	b.n	8005964 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	6818      	ldr	r0, [r3, #0]
 80058a2:	683b      	ldr	r3, [r7, #0]
 80058a4:	6899      	ldr	r1, [r3, #8]
 80058a6:	683b      	ldr	r3, [r7, #0]
 80058a8:	685a      	ldr	r2, [r3, #4]
 80058aa:	683b      	ldr	r3, [r7, #0]
 80058ac:	68db      	ldr	r3, [r3, #12]
 80058ae:	f000 fc37 	bl	8006120 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	689b      	ldr	r3, [r3, #8]
 80058b8:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80058c0:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	68fa      	ldr	r2, [r7, #12]
 80058c8:	609a      	str	r2, [r3, #8]
      break;
 80058ca:	e04e      	b.n	800596a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	6818      	ldr	r0, [r3, #0]
 80058d0:	683b      	ldr	r3, [r7, #0]
 80058d2:	6899      	ldr	r1, [r3, #8]
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	685a      	ldr	r2, [r3, #4]
 80058d8:	683b      	ldr	r3, [r7, #0]
 80058da:	68db      	ldr	r3, [r3, #12]
 80058dc:	f000 fc20 	bl	8006120 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	689a      	ldr	r2, [r3, #8]
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80058ee:	609a      	str	r2, [r3, #8]
      break;
 80058f0:	e03b      	b.n	800596a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	6818      	ldr	r0, [r3, #0]
 80058f6:	683b      	ldr	r3, [r7, #0]
 80058f8:	6859      	ldr	r1, [r3, #4]
 80058fa:	683b      	ldr	r3, [r7, #0]
 80058fc:	68db      	ldr	r3, [r3, #12]
 80058fe:	461a      	mov	r2, r3
 8005900:	f000 fae4 	bl	8005ecc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	2150      	movs	r1, #80	; 0x50
 800590a:	4618      	mov	r0, r3
 800590c:	f000 fbee 	bl	80060ec <TIM_ITRx_SetConfig>
      break;
 8005910:	e02b      	b.n	800596a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	6818      	ldr	r0, [r3, #0]
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	6859      	ldr	r1, [r3, #4]
 800591a:	683b      	ldr	r3, [r7, #0]
 800591c:	68db      	ldr	r3, [r3, #12]
 800591e:	461a      	mov	r2, r3
 8005920:	f000 fb3e 	bl	8005fa0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	2160      	movs	r1, #96	; 0x60
 800592a:	4618      	mov	r0, r3
 800592c:	f000 fbde 	bl	80060ec <TIM_ITRx_SetConfig>
      break;
 8005930:	e01b      	b.n	800596a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	6818      	ldr	r0, [r3, #0]
 8005936:	683b      	ldr	r3, [r7, #0]
 8005938:	6859      	ldr	r1, [r3, #4]
 800593a:	683b      	ldr	r3, [r7, #0]
 800593c:	68db      	ldr	r3, [r3, #12]
 800593e:	461a      	mov	r2, r3
 8005940:	f000 fac4 	bl	8005ecc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	2140      	movs	r1, #64	; 0x40
 800594a:	4618      	mov	r0, r3
 800594c:	f000 fbce 	bl	80060ec <TIM_ITRx_SetConfig>
      break;
 8005950:	e00b      	b.n	800596a <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681a      	ldr	r2, [r3, #0]
 8005956:	683b      	ldr	r3, [r7, #0]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	4619      	mov	r1, r3
 800595c:	4610      	mov	r0, r2
 800595e:	f000 fbc5 	bl	80060ec <TIM_ITRx_SetConfig>
        break;
 8005962:	e002      	b.n	800596a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8005964:	bf00      	nop
 8005966:	e000      	b.n	800596a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8005968:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	2201      	movs	r2, #1
 800596e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	2200      	movs	r2, #0
 8005976:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800597a:	2300      	movs	r3, #0
}
 800597c:	4618      	mov	r0, r3
 800597e:	3710      	adds	r7, #16
 8005980:	46bd      	mov	sp, r7
 8005982:	bd80      	pop	{r7, pc}

08005984 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005984:	b480      	push	{r7}
 8005986:	b085      	sub	sp, #20
 8005988:	af00      	add	r7, sp, #0
 800598a:	6078      	str	r0, [r7, #4]
 800598c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800598e:	2300      	movs	r3, #0
 8005990:	60fb      	str	r3, [r7, #12]
 8005992:	683b      	ldr	r3, [r7, #0]
 8005994:	2b0c      	cmp	r3, #12
 8005996:	d831      	bhi.n	80059fc <HAL_TIM_ReadCapturedValue+0x78>
 8005998:	a201      	add	r2, pc, #4	; (adr r2, 80059a0 <HAL_TIM_ReadCapturedValue+0x1c>)
 800599a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800599e:	bf00      	nop
 80059a0:	080059d5 	.word	0x080059d5
 80059a4:	080059fd 	.word	0x080059fd
 80059a8:	080059fd 	.word	0x080059fd
 80059ac:	080059fd 	.word	0x080059fd
 80059b0:	080059df 	.word	0x080059df
 80059b4:	080059fd 	.word	0x080059fd
 80059b8:	080059fd 	.word	0x080059fd
 80059bc:	080059fd 	.word	0x080059fd
 80059c0:	080059e9 	.word	0x080059e9
 80059c4:	080059fd 	.word	0x080059fd
 80059c8:	080059fd 	.word	0x080059fd
 80059cc:	080059fd 	.word	0x080059fd
 80059d0:	080059f3 	.word	0x080059f3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80059da:	60fb      	str	r3, [r7, #12]

      break;
 80059dc:	e00f      	b.n	80059fe <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059e4:	60fb      	str	r3, [r7, #12]

      break;
 80059e6:	e00a      	b.n	80059fe <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059ee:	60fb      	str	r3, [r7, #12]

      break;
 80059f0:	e005      	b.n	80059fe <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059f8:	60fb      	str	r3, [r7, #12]

      break;
 80059fa:	e000      	b.n	80059fe <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80059fc:	bf00      	nop
  }

  return tmpreg;
 80059fe:	68fb      	ldr	r3, [r7, #12]
}
 8005a00:	4618      	mov	r0, r3
 8005a02:	3714      	adds	r7, #20
 8005a04:	46bd      	mov	sp, r7
 8005a06:	bc80      	pop	{r7}
 8005a08:	4770      	bx	lr
 8005a0a:	bf00      	nop

08005a0c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005a0c:	b480      	push	{r7}
 8005a0e:	b083      	sub	sp, #12
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005a14:	bf00      	nop
 8005a16:	370c      	adds	r7, #12
 8005a18:	46bd      	mov	sp, r7
 8005a1a:	bc80      	pop	{r7}
 8005a1c:	4770      	bx	lr

08005a1e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005a1e:	b480      	push	{r7}
 8005a20:	b083      	sub	sp, #12
 8005a22:	af00      	add	r7, sp, #0
 8005a24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005a26:	bf00      	nop
 8005a28:	370c      	adds	r7, #12
 8005a2a:	46bd      	mov	sp, r7
 8005a2c:	bc80      	pop	{r7}
 8005a2e:	4770      	bx	lr

08005a30 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005a30:	b480      	push	{r7}
 8005a32:	b083      	sub	sp, #12
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005a38:	bf00      	nop
 8005a3a:	370c      	adds	r7, #12
 8005a3c:	46bd      	mov	sp, r7
 8005a3e:	bc80      	pop	{r7}
 8005a40:	4770      	bx	lr
	...

08005a44 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005a44:	b480      	push	{r7}
 8005a46:	b085      	sub	sp, #20
 8005a48:	af00      	add	r7, sp, #0
 8005a4a:	6078      	str	r0, [r7, #4]
 8005a4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	4a29      	ldr	r2, [pc, #164]	; (8005afc <TIM_Base_SetConfig+0xb8>)
 8005a58:	4293      	cmp	r3, r2
 8005a5a:	d00b      	beq.n	8005a74 <TIM_Base_SetConfig+0x30>
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a62:	d007      	beq.n	8005a74 <TIM_Base_SetConfig+0x30>
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	4a26      	ldr	r2, [pc, #152]	; (8005b00 <TIM_Base_SetConfig+0xbc>)
 8005a68:	4293      	cmp	r3, r2
 8005a6a:	d003      	beq.n	8005a74 <TIM_Base_SetConfig+0x30>
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	4a25      	ldr	r2, [pc, #148]	; (8005b04 <TIM_Base_SetConfig+0xc0>)
 8005a70:	4293      	cmp	r3, r2
 8005a72:	d108      	bne.n	8005a86 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a7a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005a7c:	683b      	ldr	r3, [r7, #0]
 8005a7e:	685b      	ldr	r3, [r3, #4]
 8005a80:	68fa      	ldr	r2, [r7, #12]
 8005a82:	4313      	orrs	r3, r2
 8005a84:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	4a1c      	ldr	r2, [pc, #112]	; (8005afc <TIM_Base_SetConfig+0xb8>)
 8005a8a:	4293      	cmp	r3, r2
 8005a8c:	d00b      	beq.n	8005aa6 <TIM_Base_SetConfig+0x62>
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a94:	d007      	beq.n	8005aa6 <TIM_Base_SetConfig+0x62>
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	4a19      	ldr	r2, [pc, #100]	; (8005b00 <TIM_Base_SetConfig+0xbc>)
 8005a9a:	4293      	cmp	r3, r2
 8005a9c:	d003      	beq.n	8005aa6 <TIM_Base_SetConfig+0x62>
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	4a18      	ldr	r2, [pc, #96]	; (8005b04 <TIM_Base_SetConfig+0xc0>)
 8005aa2:	4293      	cmp	r3, r2
 8005aa4:	d108      	bne.n	8005ab8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005aac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005aae:	683b      	ldr	r3, [r7, #0]
 8005ab0:	68db      	ldr	r3, [r3, #12]
 8005ab2:	68fa      	ldr	r2, [r7, #12]
 8005ab4:	4313      	orrs	r3, r2
 8005ab6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005abe:	683b      	ldr	r3, [r7, #0]
 8005ac0:	695b      	ldr	r3, [r3, #20]
 8005ac2:	4313      	orrs	r3, r2
 8005ac4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	68fa      	ldr	r2, [r7, #12]
 8005aca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005acc:	683b      	ldr	r3, [r7, #0]
 8005ace:	689a      	ldr	r2, [r3, #8]
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005ad4:	683b      	ldr	r3, [r7, #0]
 8005ad6:	681a      	ldr	r2, [r3, #0]
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	4a07      	ldr	r2, [pc, #28]	; (8005afc <TIM_Base_SetConfig+0xb8>)
 8005ae0:	4293      	cmp	r3, r2
 8005ae2:	d103      	bne.n	8005aec <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005ae4:	683b      	ldr	r3, [r7, #0]
 8005ae6:	691a      	ldr	r2, [r3, #16]
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	2201      	movs	r2, #1
 8005af0:	615a      	str	r2, [r3, #20]
}
 8005af2:	bf00      	nop
 8005af4:	3714      	adds	r7, #20
 8005af6:	46bd      	mov	sp, r7
 8005af8:	bc80      	pop	{r7}
 8005afa:	4770      	bx	lr
 8005afc:	40012c00 	.word	0x40012c00
 8005b00:	40000400 	.word	0x40000400
 8005b04:	40000800 	.word	0x40000800

08005b08 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005b08:	b480      	push	{r7}
 8005b0a:	b087      	sub	sp, #28
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	6078      	str	r0, [r7, #4]
 8005b10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	6a1b      	ldr	r3, [r3, #32]
 8005b16:	f023 0201 	bic.w	r2, r3, #1
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	6a1b      	ldr	r3, [r3, #32]
 8005b22:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	685b      	ldr	r3, [r3, #4]
 8005b28:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	699b      	ldr	r3, [r3, #24]
 8005b2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	f023 0303 	bic.w	r3, r3, #3
 8005b3e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	68fa      	ldr	r2, [r7, #12]
 8005b46:	4313      	orrs	r3, r2
 8005b48:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005b4a:	697b      	ldr	r3, [r7, #20]
 8005b4c:	f023 0302 	bic.w	r3, r3, #2
 8005b50:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005b52:	683b      	ldr	r3, [r7, #0]
 8005b54:	689b      	ldr	r3, [r3, #8]
 8005b56:	697a      	ldr	r2, [r7, #20]
 8005b58:	4313      	orrs	r3, r2
 8005b5a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	4a1c      	ldr	r2, [pc, #112]	; (8005bd0 <TIM_OC1_SetConfig+0xc8>)
 8005b60:	4293      	cmp	r3, r2
 8005b62:	d10c      	bne.n	8005b7e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005b64:	697b      	ldr	r3, [r7, #20]
 8005b66:	f023 0308 	bic.w	r3, r3, #8
 8005b6a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005b6c:	683b      	ldr	r3, [r7, #0]
 8005b6e:	68db      	ldr	r3, [r3, #12]
 8005b70:	697a      	ldr	r2, [r7, #20]
 8005b72:	4313      	orrs	r3, r2
 8005b74:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005b76:	697b      	ldr	r3, [r7, #20]
 8005b78:	f023 0304 	bic.w	r3, r3, #4
 8005b7c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	4a13      	ldr	r2, [pc, #76]	; (8005bd0 <TIM_OC1_SetConfig+0xc8>)
 8005b82:	4293      	cmp	r3, r2
 8005b84:	d111      	bne.n	8005baa <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005b86:	693b      	ldr	r3, [r7, #16]
 8005b88:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005b8c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005b8e:	693b      	ldr	r3, [r7, #16]
 8005b90:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005b94:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005b96:	683b      	ldr	r3, [r7, #0]
 8005b98:	695b      	ldr	r3, [r3, #20]
 8005b9a:	693a      	ldr	r2, [r7, #16]
 8005b9c:	4313      	orrs	r3, r2
 8005b9e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005ba0:	683b      	ldr	r3, [r7, #0]
 8005ba2:	699b      	ldr	r3, [r3, #24]
 8005ba4:	693a      	ldr	r2, [r7, #16]
 8005ba6:	4313      	orrs	r3, r2
 8005ba8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	693a      	ldr	r2, [r7, #16]
 8005bae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	68fa      	ldr	r2, [r7, #12]
 8005bb4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005bb6:	683b      	ldr	r3, [r7, #0]
 8005bb8:	685a      	ldr	r2, [r3, #4]
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	697a      	ldr	r2, [r7, #20]
 8005bc2:	621a      	str	r2, [r3, #32]
}
 8005bc4:	bf00      	nop
 8005bc6:	371c      	adds	r7, #28
 8005bc8:	46bd      	mov	sp, r7
 8005bca:	bc80      	pop	{r7}
 8005bcc:	4770      	bx	lr
 8005bce:	bf00      	nop
 8005bd0:	40012c00 	.word	0x40012c00

08005bd4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005bd4:	b480      	push	{r7}
 8005bd6:	b087      	sub	sp, #28
 8005bd8:	af00      	add	r7, sp, #0
 8005bda:	6078      	str	r0, [r7, #4]
 8005bdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	6a1b      	ldr	r3, [r3, #32]
 8005be2:	f023 0210 	bic.w	r2, r3, #16
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	6a1b      	ldr	r3, [r3, #32]
 8005bee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	685b      	ldr	r3, [r3, #4]
 8005bf4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	699b      	ldr	r3, [r3, #24]
 8005bfa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005c02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c0a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c0c:	683b      	ldr	r3, [r7, #0]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	021b      	lsls	r3, r3, #8
 8005c12:	68fa      	ldr	r2, [r7, #12]
 8005c14:	4313      	orrs	r3, r2
 8005c16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005c18:	697b      	ldr	r3, [r7, #20]
 8005c1a:	f023 0320 	bic.w	r3, r3, #32
 8005c1e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005c20:	683b      	ldr	r3, [r7, #0]
 8005c22:	689b      	ldr	r3, [r3, #8]
 8005c24:	011b      	lsls	r3, r3, #4
 8005c26:	697a      	ldr	r2, [r7, #20]
 8005c28:	4313      	orrs	r3, r2
 8005c2a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	4a1d      	ldr	r2, [pc, #116]	; (8005ca4 <TIM_OC2_SetConfig+0xd0>)
 8005c30:	4293      	cmp	r3, r2
 8005c32:	d10d      	bne.n	8005c50 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005c34:	697b      	ldr	r3, [r7, #20]
 8005c36:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005c3a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005c3c:	683b      	ldr	r3, [r7, #0]
 8005c3e:	68db      	ldr	r3, [r3, #12]
 8005c40:	011b      	lsls	r3, r3, #4
 8005c42:	697a      	ldr	r2, [r7, #20]
 8005c44:	4313      	orrs	r3, r2
 8005c46:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005c48:	697b      	ldr	r3, [r7, #20]
 8005c4a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005c4e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	4a14      	ldr	r2, [pc, #80]	; (8005ca4 <TIM_OC2_SetConfig+0xd0>)
 8005c54:	4293      	cmp	r3, r2
 8005c56:	d113      	bne.n	8005c80 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005c58:	693b      	ldr	r3, [r7, #16]
 8005c5a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005c5e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005c60:	693b      	ldr	r3, [r7, #16]
 8005c62:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005c66:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005c68:	683b      	ldr	r3, [r7, #0]
 8005c6a:	695b      	ldr	r3, [r3, #20]
 8005c6c:	009b      	lsls	r3, r3, #2
 8005c6e:	693a      	ldr	r2, [r7, #16]
 8005c70:	4313      	orrs	r3, r2
 8005c72:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005c74:	683b      	ldr	r3, [r7, #0]
 8005c76:	699b      	ldr	r3, [r3, #24]
 8005c78:	009b      	lsls	r3, r3, #2
 8005c7a:	693a      	ldr	r2, [r7, #16]
 8005c7c:	4313      	orrs	r3, r2
 8005c7e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	693a      	ldr	r2, [r7, #16]
 8005c84:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	68fa      	ldr	r2, [r7, #12]
 8005c8a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005c8c:	683b      	ldr	r3, [r7, #0]
 8005c8e:	685a      	ldr	r2, [r3, #4]
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	697a      	ldr	r2, [r7, #20]
 8005c98:	621a      	str	r2, [r3, #32]
}
 8005c9a:	bf00      	nop
 8005c9c:	371c      	adds	r7, #28
 8005c9e:	46bd      	mov	sp, r7
 8005ca0:	bc80      	pop	{r7}
 8005ca2:	4770      	bx	lr
 8005ca4:	40012c00 	.word	0x40012c00

08005ca8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005ca8:	b480      	push	{r7}
 8005caa:	b087      	sub	sp, #28
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	6078      	str	r0, [r7, #4]
 8005cb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	6a1b      	ldr	r3, [r3, #32]
 8005cb6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	6a1b      	ldr	r3, [r3, #32]
 8005cc2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	685b      	ldr	r3, [r3, #4]
 8005cc8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	69db      	ldr	r3, [r3, #28]
 8005cce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005cd6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	f023 0303 	bic.w	r3, r3, #3
 8005cde:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005ce0:	683b      	ldr	r3, [r7, #0]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	68fa      	ldr	r2, [r7, #12]
 8005ce6:	4313      	orrs	r3, r2
 8005ce8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005cea:	697b      	ldr	r3, [r7, #20]
 8005cec:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005cf0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005cf2:	683b      	ldr	r3, [r7, #0]
 8005cf4:	689b      	ldr	r3, [r3, #8]
 8005cf6:	021b      	lsls	r3, r3, #8
 8005cf8:	697a      	ldr	r2, [r7, #20]
 8005cfa:	4313      	orrs	r3, r2
 8005cfc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	4a1d      	ldr	r2, [pc, #116]	; (8005d78 <TIM_OC3_SetConfig+0xd0>)
 8005d02:	4293      	cmp	r3, r2
 8005d04:	d10d      	bne.n	8005d22 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005d06:	697b      	ldr	r3, [r7, #20]
 8005d08:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005d0c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005d0e:	683b      	ldr	r3, [r7, #0]
 8005d10:	68db      	ldr	r3, [r3, #12]
 8005d12:	021b      	lsls	r3, r3, #8
 8005d14:	697a      	ldr	r2, [r7, #20]
 8005d16:	4313      	orrs	r3, r2
 8005d18:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005d1a:	697b      	ldr	r3, [r7, #20]
 8005d1c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005d20:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	4a14      	ldr	r2, [pc, #80]	; (8005d78 <TIM_OC3_SetConfig+0xd0>)
 8005d26:	4293      	cmp	r3, r2
 8005d28:	d113      	bne.n	8005d52 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005d2a:	693b      	ldr	r3, [r7, #16]
 8005d2c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005d30:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005d32:	693b      	ldr	r3, [r7, #16]
 8005d34:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005d38:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005d3a:	683b      	ldr	r3, [r7, #0]
 8005d3c:	695b      	ldr	r3, [r3, #20]
 8005d3e:	011b      	lsls	r3, r3, #4
 8005d40:	693a      	ldr	r2, [r7, #16]
 8005d42:	4313      	orrs	r3, r2
 8005d44:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005d46:	683b      	ldr	r3, [r7, #0]
 8005d48:	699b      	ldr	r3, [r3, #24]
 8005d4a:	011b      	lsls	r3, r3, #4
 8005d4c:	693a      	ldr	r2, [r7, #16]
 8005d4e:	4313      	orrs	r3, r2
 8005d50:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	693a      	ldr	r2, [r7, #16]
 8005d56:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	68fa      	ldr	r2, [r7, #12]
 8005d5c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005d5e:	683b      	ldr	r3, [r7, #0]
 8005d60:	685a      	ldr	r2, [r3, #4]
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	697a      	ldr	r2, [r7, #20]
 8005d6a:	621a      	str	r2, [r3, #32]
}
 8005d6c:	bf00      	nop
 8005d6e:	371c      	adds	r7, #28
 8005d70:	46bd      	mov	sp, r7
 8005d72:	bc80      	pop	{r7}
 8005d74:	4770      	bx	lr
 8005d76:	bf00      	nop
 8005d78:	40012c00 	.word	0x40012c00

08005d7c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005d7c:	b480      	push	{r7}
 8005d7e:	b087      	sub	sp, #28
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	6078      	str	r0, [r7, #4]
 8005d84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	6a1b      	ldr	r3, [r3, #32]
 8005d8a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	6a1b      	ldr	r3, [r3, #32]
 8005d96:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	685b      	ldr	r3, [r3, #4]
 8005d9c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	69db      	ldr	r3, [r3, #28]
 8005da2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005daa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005db2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005db4:	683b      	ldr	r3, [r7, #0]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	021b      	lsls	r3, r3, #8
 8005dba:	68fa      	ldr	r2, [r7, #12]
 8005dbc:	4313      	orrs	r3, r2
 8005dbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005dc0:	693b      	ldr	r3, [r7, #16]
 8005dc2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005dc6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005dc8:	683b      	ldr	r3, [r7, #0]
 8005dca:	689b      	ldr	r3, [r3, #8]
 8005dcc:	031b      	lsls	r3, r3, #12
 8005dce:	693a      	ldr	r2, [r7, #16]
 8005dd0:	4313      	orrs	r3, r2
 8005dd2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	4a0f      	ldr	r2, [pc, #60]	; (8005e14 <TIM_OC4_SetConfig+0x98>)
 8005dd8:	4293      	cmp	r3, r2
 8005dda:	d109      	bne.n	8005df0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005ddc:	697b      	ldr	r3, [r7, #20]
 8005dde:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005de2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005de4:	683b      	ldr	r3, [r7, #0]
 8005de6:	695b      	ldr	r3, [r3, #20]
 8005de8:	019b      	lsls	r3, r3, #6
 8005dea:	697a      	ldr	r2, [r7, #20]
 8005dec:	4313      	orrs	r3, r2
 8005dee:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	697a      	ldr	r2, [r7, #20]
 8005df4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	68fa      	ldr	r2, [r7, #12]
 8005dfa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005dfc:	683b      	ldr	r3, [r7, #0]
 8005dfe:	685a      	ldr	r2, [r3, #4]
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	693a      	ldr	r2, [r7, #16]
 8005e08:	621a      	str	r2, [r3, #32]
}
 8005e0a:	bf00      	nop
 8005e0c:	371c      	adds	r7, #28
 8005e0e:	46bd      	mov	sp, r7
 8005e10:	bc80      	pop	{r7}
 8005e12:	4770      	bx	lr
 8005e14:	40012c00 	.word	0x40012c00

08005e18 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005e18:	b480      	push	{r7}
 8005e1a:	b087      	sub	sp, #28
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	60f8      	str	r0, [r7, #12]
 8005e20:	60b9      	str	r1, [r7, #8]
 8005e22:	607a      	str	r2, [r7, #4]
 8005e24:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	6a1b      	ldr	r3, [r3, #32]
 8005e2a:	f023 0201 	bic.w	r2, r3, #1
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	699b      	ldr	r3, [r3, #24]
 8005e36:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	6a1b      	ldr	r3, [r3, #32]
 8005e3c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	4a1f      	ldr	r2, [pc, #124]	; (8005ec0 <TIM_TI1_SetConfig+0xa8>)
 8005e42:	4293      	cmp	r3, r2
 8005e44:	d00b      	beq.n	8005e5e <TIM_TI1_SetConfig+0x46>
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e4c:	d007      	beq.n	8005e5e <TIM_TI1_SetConfig+0x46>
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	4a1c      	ldr	r2, [pc, #112]	; (8005ec4 <TIM_TI1_SetConfig+0xac>)
 8005e52:	4293      	cmp	r3, r2
 8005e54:	d003      	beq.n	8005e5e <TIM_TI1_SetConfig+0x46>
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	4a1b      	ldr	r2, [pc, #108]	; (8005ec8 <TIM_TI1_SetConfig+0xb0>)
 8005e5a:	4293      	cmp	r3, r2
 8005e5c:	d101      	bne.n	8005e62 <TIM_TI1_SetConfig+0x4a>
 8005e5e:	2301      	movs	r3, #1
 8005e60:	e000      	b.n	8005e64 <TIM_TI1_SetConfig+0x4c>
 8005e62:	2300      	movs	r3, #0
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d008      	beq.n	8005e7a <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005e68:	697b      	ldr	r3, [r7, #20]
 8005e6a:	f023 0303 	bic.w	r3, r3, #3
 8005e6e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005e70:	697a      	ldr	r2, [r7, #20]
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	4313      	orrs	r3, r2
 8005e76:	617b      	str	r3, [r7, #20]
 8005e78:	e003      	b.n	8005e82 <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005e7a:	697b      	ldr	r3, [r7, #20]
 8005e7c:	f043 0301 	orr.w	r3, r3, #1
 8005e80:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005e82:	697b      	ldr	r3, [r7, #20]
 8005e84:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005e88:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005e8a:	683b      	ldr	r3, [r7, #0]
 8005e8c:	011b      	lsls	r3, r3, #4
 8005e8e:	b2db      	uxtb	r3, r3
 8005e90:	697a      	ldr	r2, [r7, #20]
 8005e92:	4313      	orrs	r3, r2
 8005e94:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005e96:	693b      	ldr	r3, [r7, #16]
 8005e98:	f023 030a 	bic.w	r3, r3, #10
 8005e9c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005e9e:	68bb      	ldr	r3, [r7, #8]
 8005ea0:	f003 030a 	and.w	r3, r3, #10
 8005ea4:	693a      	ldr	r2, [r7, #16]
 8005ea6:	4313      	orrs	r3, r2
 8005ea8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	697a      	ldr	r2, [r7, #20]
 8005eae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	693a      	ldr	r2, [r7, #16]
 8005eb4:	621a      	str	r2, [r3, #32]
}
 8005eb6:	bf00      	nop
 8005eb8:	371c      	adds	r7, #28
 8005eba:	46bd      	mov	sp, r7
 8005ebc:	bc80      	pop	{r7}
 8005ebe:	4770      	bx	lr
 8005ec0:	40012c00 	.word	0x40012c00
 8005ec4:	40000400 	.word	0x40000400
 8005ec8:	40000800 	.word	0x40000800

08005ecc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005ecc:	b480      	push	{r7}
 8005ece:	b087      	sub	sp, #28
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	60f8      	str	r0, [r7, #12]
 8005ed4:	60b9      	str	r1, [r7, #8]
 8005ed6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	6a1b      	ldr	r3, [r3, #32]
 8005edc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	6a1b      	ldr	r3, [r3, #32]
 8005ee2:	f023 0201 	bic.w	r2, r3, #1
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	699b      	ldr	r3, [r3, #24]
 8005eee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005ef0:	693b      	ldr	r3, [r7, #16]
 8005ef2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005ef6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	011b      	lsls	r3, r3, #4
 8005efc:	693a      	ldr	r2, [r7, #16]
 8005efe:	4313      	orrs	r3, r2
 8005f00:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005f02:	697b      	ldr	r3, [r7, #20]
 8005f04:	f023 030a 	bic.w	r3, r3, #10
 8005f08:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005f0a:	697a      	ldr	r2, [r7, #20]
 8005f0c:	68bb      	ldr	r3, [r7, #8]
 8005f0e:	4313      	orrs	r3, r2
 8005f10:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	693a      	ldr	r2, [r7, #16]
 8005f16:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	697a      	ldr	r2, [r7, #20]
 8005f1c:	621a      	str	r2, [r3, #32]
}
 8005f1e:	bf00      	nop
 8005f20:	371c      	adds	r7, #28
 8005f22:	46bd      	mov	sp, r7
 8005f24:	bc80      	pop	{r7}
 8005f26:	4770      	bx	lr

08005f28 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005f28:	b480      	push	{r7}
 8005f2a:	b087      	sub	sp, #28
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	60f8      	str	r0, [r7, #12]
 8005f30:	60b9      	str	r1, [r7, #8]
 8005f32:	607a      	str	r2, [r7, #4]
 8005f34:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	6a1b      	ldr	r3, [r3, #32]
 8005f3a:	f023 0210 	bic.w	r2, r3, #16
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	699b      	ldr	r3, [r3, #24]
 8005f46:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	6a1b      	ldr	r3, [r3, #32]
 8005f4c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005f4e:	697b      	ldr	r3, [r7, #20]
 8005f50:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f54:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	021b      	lsls	r3, r3, #8
 8005f5a:	697a      	ldr	r2, [r7, #20]
 8005f5c:	4313      	orrs	r3, r2
 8005f5e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005f60:	697b      	ldr	r3, [r7, #20]
 8005f62:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005f66:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005f68:	683b      	ldr	r3, [r7, #0]
 8005f6a:	031b      	lsls	r3, r3, #12
 8005f6c:	b29b      	uxth	r3, r3
 8005f6e:	697a      	ldr	r2, [r7, #20]
 8005f70:	4313      	orrs	r3, r2
 8005f72:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005f74:	693b      	ldr	r3, [r7, #16]
 8005f76:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005f7a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005f7c:	68bb      	ldr	r3, [r7, #8]
 8005f7e:	011b      	lsls	r3, r3, #4
 8005f80:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8005f84:	693a      	ldr	r2, [r7, #16]
 8005f86:	4313      	orrs	r3, r2
 8005f88:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	697a      	ldr	r2, [r7, #20]
 8005f8e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	693a      	ldr	r2, [r7, #16]
 8005f94:	621a      	str	r2, [r3, #32]
}
 8005f96:	bf00      	nop
 8005f98:	371c      	adds	r7, #28
 8005f9a:	46bd      	mov	sp, r7
 8005f9c:	bc80      	pop	{r7}
 8005f9e:	4770      	bx	lr

08005fa0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005fa0:	b480      	push	{r7}
 8005fa2:	b087      	sub	sp, #28
 8005fa4:	af00      	add	r7, sp, #0
 8005fa6:	60f8      	str	r0, [r7, #12]
 8005fa8:	60b9      	str	r1, [r7, #8]
 8005faa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	6a1b      	ldr	r3, [r3, #32]
 8005fb0:	f023 0210 	bic.w	r2, r3, #16
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	699b      	ldr	r3, [r3, #24]
 8005fbc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	6a1b      	ldr	r3, [r3, #32]
 8005fc2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005fc4:	697b      	ldr	r3, [r7, #20]
 8005fc6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005fca:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	031b      	lsls	r3, r3, #12
 8005fd0:	697a      	ldr	r2, [r7, #20]
 8005fd2:	4313      	orrs	r3, r2
 8005fd4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005fd6:	693b      	ldr	r3, [r7, #16]
 8005fd8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005fdc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005fde:	68bb      	ldr	r3, [r7, #8]
 8005fe0:	011b      	lsls	r3, r3, #4
 8005fe2:	693a      	ldr	r2, [r7, #16]
 8005fe4:	4313      	orrs	r3, r2
 8005fe6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	697a      	ldr	r2, [r7, #20]
 8005fec:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	693a      	ldr	r2, [r7, #16]
 8005ff2:	621a      	str	r2, [r3, #32]
}
 8005ff4:	bf00      	nop
 8005ff6:	371c      	adds	r7, #28
 8005ff8:	46bd      	mov	sp, r7
 8005ffa:	bc80      	pop	{r7}
 8005ffc:	4770      	bx	lr

08005ffe <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005ffe:	b480      	push	{r7}
 8006000:	b087      	sub	sp, #28
 8006002:	af00      	add	r7, sp, #0
 8006004:	60f8      	str	r0, [r7, #12]
 8006006:	60b9      	str	r1, [r7, #8]
 8006008:	607a      	str	r2, [r7, #4]
 800600a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	6a1b      	ldr	r3, [r3, #32]
 8006010:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	69db      	ldr	r3, [r3, #28]
 800601c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	6a1b      	ldr	r3, [r3, #32]
 8006022:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8006024:	697b      	ldr	r3, [r7, #20]
 8006026:	f023 0303 	bic.w	r3, r3, #3
 800602a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800602c:	697a      	ldr	r2, [r7, #20]
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	4313      	orrs	r3, r2
 8006032:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8006034:	697b      	ldr	r3, [r7, #20]
 8006036:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800603a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800603c:	683b      	ldr	r3, [r7, #0]
 800603e:	011b      	lsls	r3, r3, #4
 8006040:	b2db      	uxtb	r3, r3
 8006042:	697a      	ldr	r2, [r7, #20]
 8006044:	4313      	orrs	r3, r2
 8006046:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8006048:	693b      	ldr	r3, [r7, #16]
 800604a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800604e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 8006050:	68bb      	ldr	r3, [r7, #8]
 8006052:	021b      	lsls	r3, r3, #8
 8006054:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006058:	693a      	ldr	r2, [r7, #16]
 800605a:	4313      	orrs	r3, r2
 800605c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	697a      	ldr	r2, [r7, #20]
 8006062:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	693a      	ldr	r2, [r7, #16]
 8006068:	621a      	str	r2, [r3, #32]
}
 800606a:	bf00      	nop
 800606c:	371c      	adds	r7, #28
 800606e:	46bd      	mov	sp, r7
 8006070:	bc80      	pop	{r7}
 8006072:	4770      	bx	lr

08006074 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006074:	b480      	push	{r7}
 8006076:	b087      	sub	sp, #28
 8006078:	af00      	add	r7, sp, #0
 800607a:	60f8      	str	r0, [r7, #12]
 800607c:	60b9      	str	r1, [r7, #8]
 800607e:	607a      	str	r2, [r7, #4]
 8006080:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	6a1b      	ldr	r3, [r3, #32]
 8006086:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	69db      	ldr	r3, [r3, #28]
 8006092:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	6a1b      	ldr	r3, [r3, #32]
 8006098:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800609a:	697b      	ldr	r3, [r7, #20]
 800609c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80060a0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	021b      	lsls	r3, r3, #8
 80060a6:	697a      	ldr	r2, [r7, #20]
 80060a8:	4313      	orrs	r3, r2
 80060aa:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80060ac:	697b      	ldr	r3, [r7, #20]
 80060ae:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80060b2:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80060b4:	683b      	ldr	r3, [r7, #0]
 80060b6:	031b      	lsls	r3, r3, #12
 80060b8:	b29b      	uxth	r3, r3
 80060ba:	697a      	ldr	r2, [r7, #20]
 80060bc:	4313      	orrs	r3, r2
 80060be:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 80060c0:	693b      	ldr	r3, [r7, #16]
 80060c2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80060c6:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 80060c8:	68bb      	ldr	r3, [r7, #8]
 80060ca:	031b      	lsls	r3, r3, #12
 80060cc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80060d0:	693a      	ldr	r2, [r7, #16]
 80060d2:	4313      	orrs	r3, r2
 80060d4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	697a      	ldr	r2, [r7, #20]
 80060da:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	693a      	ldr	r2, [r7, #16]
 80060e0:	621a      	str	r2, [r3, #32]
}
 80060e2:	bf00      	nop
 80060e4:	371c      	adds	r7, #28
 80060e6:	46bd      	mov	sp, r7
 80060e8:	bc80      	pop	{r7}
 80060ea:	4770      	bx	lr

080060ec <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80060ec:	b480      	push	{r7}
 80060ee:	b085      	sub	sp, #20
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	6078      	str	r0, [r7, #4]
 80060f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	689b      	ldr	r3, [r3, #8]
 80060fa:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006102:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006104:	683a      	ldr	r2, [r7, #0]
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	4313      	orrs	r3, r2
 800610a:	f043 0307 	orr.w	r3, r3, #7
 800610e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	68fa      	ldr	r2, [r7, #12]
 8006114:	609a      	str	r2, [r3, #8]
}
 8006116:	bf00      	nop
 8006118:	3714      	adds	r7, #20
 800611a:	46bd      	mov	sp, r7
 800611c:	bc80      	pop	{r7}
 800611e:	4770      	bx	lr

08006120 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006120:	b480      	push	{r7}
 8006122:	b087      	sub	sp, #28
 8006124:	af00      	add	r7, sp, #0
 8006126:	60f8      	str	r0, [r7, #12]
 8006128:	60b9      	str	r1, [r7, #8]
 800612a:	607a      	str	r2, [r7, #4]
 800612c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	689b      	ldr	r3, [r3, #8]
 8006132:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006134:	697b      	ldr	r3, [r7, #20]
 8006136:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800613a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800613c:	683b      	ldr	r3, [r7, #0]
 800613e:	021a      	lsls	r2, r3, #8
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	431a      	orrs	r2, r3
 8006144:	68bb      	ldr	r3, [r7, #8]
 8006146:	4313      	orrs	r3, r2
 8006148:	697a      	ldr	r2, [r7, #20]
 800614a:	4313      	orrs	r3, r2
 800614c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	697a      	ldr	r2, [r7, #20]
 8006152:	609a      	str	r2, [r3, #8]
}
 8006154:	bf00      	nop
 8006156:	371c      	adds	r7, #28
 8006158:	46bd      	mov	sp, r7
 800615a:	bc80      	pop	{r7}
 800615c:	4770      	bx	lr

0800615e <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800615e:	b480      	push	{r7}
 8006160:	b087      	sub	sp, #28
 8006162:	af00      	add	r7, sp, #0
 8006164:	60f8      	str	r0, [r7, #12]
 8006166:	60b9      	str	r1, [r7, #8]
 8006168:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800616a:	68bb      	ldr	r3, [r7, #8]
 800616c:	f003 031f 	and.w	r3, r3, #31
 8006170:	2201      	movs	r2, #1
 8006172:	fa02 f303 	lsl.w	r3, r2, r3
 8006176:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	6a1a      	ldr	r2, [r3, #32]
 800617c:	697b      	ldr	r3, [r7, #20]
 800617e:	43db      	mvns	r3, r3
 8006180:	401a      	ands	r2, r3
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	6a1a      	ldr	r2, [r3, #32]
 800618a:	68bb      	ldr	r3, [r7, #8]
 800618c:	f003 031f 	and.w	r3, r3, #31
 8006190:	6879      	ldr	r1, [r7, #4]
 8006192:	fa01 f303 	lsl.w	r3, r1, r3
 8006196:	431a      	orrs	r2, r3
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	621a      	str	r2, [r3, #32]
}
 800619c:	bf00      	nop
 800619e:	371c      	adds	r7, #28
 80061a0:	46bd      	mov	sp, r7
 80061a2:	bc80      	pop	{r7}
 80061a4:	4770      	bx	lr
	...

080061a8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80061a8:	b480      	push	{r7}
 80061aa:	b085      	sub	sp, #20
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	6078      	str	r0, [r7, #4]
 80061b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80061b8:	2b01      	cmp	r3, #1
 80061ba:	d101      	bne.n	80061c0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80061bc:	2302      	movs	r3, #2
 80061be:	e046      	b.n	800624e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	2201      	movs	r2, #1
 80061c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	2202      	movs	r2, #2
 80061cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	685b      	ldr	r3, [r3, #4]
 80061d6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	689b      	ldr	r3, [r3, #8]
 80061de:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80061e6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80061e8:	683b      	ldr	r3, [r7, #0]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	68fa      	ldr	r2, [r7, #12]
 80061ee:	4313      	orrs	r3, r2
 80061f0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	68fa      	ldr	r2, [r7, #12]
 80061f8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	4a16      	ldr	r2, [pc, #88]	; (8006258 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8006200:	4293      	cmp	r3, r2
 8006202:	d00e      	beq.n	8006222 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800620c:	d009      	beq.n	8006222 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	4a12      	ldr	r2, [pc, #72]	; (800625c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8006214:	4293      	cmp	r3, r2
 8006216:	d004      	beq.n	8006222 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	4a10      	ldr	r2, [pc, #64]	; (8006260 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800621e:	4293      	cmp	r3, r2
 8006220:	d10c      	bne.n	800623c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006222:	68bb      	ldr	r3, [r7, #8]
 8006224:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006228:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800622a:	683b      	ldr	r3, [r7, #0]
 800622c:	685b      	ldr	r3, [r3, #4]
 800622e:	68ba      	ldr	r2, [r7, #8]
 8006230:	4313      	orrs	r3, r2
 8006232:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	68ba      	ldr	r2, [r7, #8]
 800623a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	2201      	movs	r2, #1
 8006240:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	2200      	movs	r2, #0
 8006248:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800624c:	2300      	movs	r3, #0
}
 800624e:	4618      	mov	r0, r3
 8006250:	3714      	adds	r7, #20
 8006252:	46bd      	mov	sp, r7
 8006254:	bc80      	pop	{r7}
 8006256:	4770      	bx	lr
 8006258:	40012c00 	.word	0x40012c00
 800625c:	40000400 	.word	0x40000400
 8006260:	40000800 	.word	0x40000800

08006264 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006264:	b480      	push	{r7}
 8006266:	b085      	sub	sp, #20
 8006268:	af00      	add	r7, sp, #0
 800626a:	6078      	str	r0, [r7, #4]
 800626c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800626e:	2300      	movs	r3, #0
 8006270:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006278:	2b01      	cmp	r3, #1
 800627a:	d101      	bne.n	8006280 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800627c:	2302      	movs	r3, #2
 800627e:	e03d      	b.n	80062fc <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	2201      	movs	r2, #1
 8006284:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800628e:	683b      	ldr	r3, [r7, #0]
 8006290:	68db      	ldr	r3, [r3, #12]
 8006292:	4313      	orrs	r3, r2
 8006294:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800629c:	683b      	ldr	r3, [r7, #0]
 800629e:	689b      	ldr	r3, [r3, #8]
 80062a0:	4313      	orrs	r3, r2
 80062a2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80062aa:	683b      	ldr	r3, [r7, #0]
 80062ac:	685b      	ldr	r3, [r3, #4]
 80062ae:	4313      	orrs	r3, r2
 80062b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80062b8:	683b      	ldr	r3, [r7, #0]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	4313      	orrs	r3, r2
 80062be:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80062c6:	683b      	ldr	r3, [r7, #0]
 80062c8:	691b      	ldr	r3, [r3, #16]
 80062ca:	4313      	orrs	r3, r2
 80062cc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80062d4:	683b      	ldr	r3, [r7, #0]
 80062d6:	695b      	ldr	r3, [r3, #20]
 80062d8:	4313      	orrs	r3, r2
 80062da:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80062e2:	683b      	ldr	r3, [r7, #0]
 80062e4:	69db      	ldr	r3, [r3, #28]
 80062e6:	4313      	orrs	r3, r2
 80062e8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	68fa      	ldr	r2, [r7, #12]
 80062f0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	2200      	movs	r2, #0
 80062f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80062fa:	2300      	movs	r3, #0
}
 80062fc:	4618      	mov	r0, r3
 80062fe:	3714      	adds	r7, #20
 8006300:	46bd      	mov	sp, r7
 8006302:	bc80      	pop	{r7}
 8006304:	4770      	bx	lr

08006306 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006306:	b480      	push	{r7}
 8006308:	b083      	sub	sp, #12
 800630a:	af00      	add	r7, sp, #0
 800630c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800630e:	bf00      	nop
 8006310:	370c      	adds	r7, #12
 8006312:	46bd      	mov	sp, r7
 8006314:	bc80      	pop	{r7}
 8006316:	4770      	bx	lr

08006318 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006318:	b480      	push	{r7}
 800631a:	b083      	sub	sp, #12
 800631c:	af00      	add	r7, sp, #0
 800631e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006320:	bf00      	nop
 8006322:	370c      	adds	r7, #12
 8006324:	46bd      	mov	sp, r7
 8006326:	bc80      	pop	{r7}
 8006328:	4770      	bx	lr

0800632a <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800632a:	b580      	push	{r7, lr}
 800632c:	b082      	sub	sp, #8
 800632e:	af00      	add	r7, sp, #0
 8006330:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	2b00      	cmp	r3, #0
 8006336:	d101      	bne.n	800633c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006338:	2301      	movs	r3, #1
 800633a:	e03f      	b.n	80063bc <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006342:	b2db      	uxtb	r3, r3
 8006344:	2b00      	cmp	r3, #0
 8006346:	d106      	bne.n	8006356 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	2200      	movs	r2, #0
 800634c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006350:	6878      	ldr	r0, [r7, #4]
 8006352:	f7fc fc4f 	bl	8002bf4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	2224      	movs	r2, #36	; 0x24
 800635a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	68da      	ldr	r2, [r3, #12]
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800636c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800636e:	6878      	ldr	r0, [r7, #4]
 8006370:	f000 f904 	bl	800657c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	691a      	ldr	r2, [r3, #16]
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006382:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	695a      	ldr	r2, [r3, #20]
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006392:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	68da      	ldr	r2, [r3, #12]
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80063a2:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	2200      	movs	r2, #0
 80063a8:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	2220      	movs	r2, #32
 80063ae:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	2220      	movs	r2, #32
 80063b6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80063ba:	2300      	movs	r3, #0
}
 80063bc:	4618      	mov	r0, r3
 80063be:	3708      	adds	r7, #8
 80063c0:	46bd      	mov	sp, r7
 80063c2:	bd80      	pop	{r7, pc}

080063c4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80063c4:	b580      	push	{r7, lr}
 80063c6:	b08a      	sub	sp, #40	; 0x28
 80063c8:	af02      	add	r7, sp, #8
 80063ca:	60f8      	str	r0, [r7, #12]
 80063cc:	60b9      	str	r1, [r7, #8]
 80063ce:	603b      	str	r3, [r7, #0]
 80063d0:	4613      	mov	r3, r2
 80063d2:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80063d4:	2300      	movs	r3, #0
 80063d6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80063de:	b2db      	uxtb	r3, r3
 80063e0:	2b20      	cmp	r3, #32
 80063e2:	d17c      	bne.n	80064de <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80063e4:	68bb      	ldr	r3, [r7, #8]
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d002      	beq.n	80063f0 <HAL_UART_Transmit+0x2c>
 80063ea:	88fb      	ldrh	r3, [r7, #6]
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d101      	bne.n	80063f4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80063f0:	2301      	movs	r3, #1
 80063f2:	e075      	b.n	80064e0 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80063fa:	2b01      	cmp	r3, #1
 80063fc:	d101      	bne.n	8006402 <HAL_UART_Transmit+0x3e>
 80063fe:	2302      	movs	r3, #2
 8006400:	e06e      	b.n	80064e0 <HAL_UART_Transmit+0x11c>
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	2201      	movs	r2, #1
 8006406:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	2200      	movs	r2, #0
 800640e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	2221      	movs	r2, #33	; 0x21
 8006414:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8006418:	f7fc fd4e 	bl	8002eb8 <HAL_GetTick>
 800641c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	88fa      	ldrh	r2, [r7, #6]
 8006422:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	88fa      	ldrh	r2, [r7, #6]
 8006428:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	689b      	ldr	r3, [r3, #8]
 800642e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006432:	d108      	bne.n	8006446 <HAL_UART_Transmit+0x82>
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	691b      	ldr	r3, [r3, #16]
 8006438:	2b00      	cmp	r3, #0
 800643a:	d104      	bne.n	8006446 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800643c:	2300      	movs	r3, #0
 800643e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006440:	68bb      	ldr	r3, [r7, #8]
 8006442:	61bb      	str	r3, [r7, #24]
 8006444:	e003      	b.n	800644e <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8006446:	68bb      	ldr	r3, [r7, #8]
 8006448:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800644a:	2300      	movs	r3, #0
 800644c:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	2200      	movs	r2, #0
 8006452:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8006456:	e02a      	b.n	80064ae <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006458:	683b      	ldr	r3, [r7, #0]
 800645a:	9300      	str	r3, [sp, #0]
 800645c:	697b      	ldr	r3, [r7, #20]
 800645e:	2200      	movs	r2, #0
 8006460:	2180      	movs	r1, #128	; 0x80
 8006462:	68f8      	ldr	r0, [r7, #12]
 8006464:	f000 f840 	bl	80064e8 <UART_WaitOnFlagUntilTimeout>
 8006468:	4603      	mov	r3, r0
 800646a:	2b00      	cmp	r3, #0
 800646c:	d001      	beq.n	8006472 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800646e:	2303      	movs	r3, #3
 8006470:	e036      	b.n	80064e0 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8006472:	69fb      	ldr	r3, [r7, #28]
 8006474:	2b00      	cmp	r3, #0
 8006476:	d10b      	bne.n	8006490 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006478:	69bb      	ldr	r3, [r7, #24]
 800647a:	881b      	ldrh	r3, [r3, #0]
 800647c:	461a      	mov	r2, r3
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006486:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006488:	69bb      	ldr	r3, [r7, #24]
 800648a:	3302      	adds	r3, #2
 800648c:	61bb      	str	r3, [r7, #24]
 800648e:	e007      	b.n	80064a0 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006490:	69fb      	ldr	r3, [r7, #28]
 8006492:	781a      	ldrb	r2, [r3, #0]
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800649a:	69fb      	ldr	r3, [r7, #28]
 800649c:	3301      	adds	r3, #1
 800649e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80064a4:	b29b      	uxth	r3, r3
 80064a6:	3b01      	subs	r3, #1
 80064a8:	b29a      	uxth	r2, r3
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80064b2:	b29b      	uxth	r3, r3
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d1cf      	bne.n	8006458 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80064b8:	683b      	ldr	r3, [r7, #0]
 80064ba:	9300      	str	r3, [sp, #0]
 80064bc:	697b      	ldr	r3, [r7, #20]
 80064be:	2200      	movs	r2, #0
 80064c0:	2140      	movs	r1, #64	; 0x40
 80064c2:	68f8      	ldr	r0, [r7, #12]
 80064c4:	f000 f810 	bl	80064e8 <UART_WaitOnFlagUntilTimeout>
 80064c8:	4603      	mov	r3, r0
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d001      	beq.n	80064d2 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80064ce:	2303      	movs	r3, #3
 80064d0:	e006      	b.n	80064e0 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	2220      	movs	r2, #32
 80064d6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 80064da:	2300      	movs	r3, #0
 80064dc:	e000      	b.n	80064e0 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80064de:	2302      	movs	r3, #2
  }
}
 80064e0:	4618      	mov	r0, r3
 80064e2:	3720      	adds	r7, #32
 80064e4:	46bd      	mov	sp, r7
 80064e6:	bd80      	pop	{r7, pc}

080064e8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80064e8:	b580      	push	{r7, lr}
 80064ea:	b084      	sub	sp, #16
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	60f8      	str	r0, [r7, #12]
 80064f0:	60b9      	str	r1, [r7, #8]
 80064f2:	603b      	str	r3, [r7, #0]
 80064f4:	4613      	mov	r3, r2
 80064f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80064f8:	e02c      	b.n	8006554 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80064fa:	69bb      	ldr	r3, [r7, #24]
 80064fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006500:	d028      	beq.n	8006554 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006502:	69bb      	ldr	r3, [r7, #24]
 8006504:	2b00      	cmp	r3, #0
 8006506:	d007      	beq.n	8006518 <UART_WaitOnFlagUntilTimeout+0x30>
 8006508:	f7fc fcd6 	bl	8002eb8 <HAL_GetTick>
 800650c:	4602      	mov	r2, r0
 800650e:	683b      	ldr	r3, [r7, #0]
 8006510:	1ad3      	subs	r3, r2, r3
 8006512:	69ba      	ldr	r2, [r7, #24]
 8006514:	429a      	cmp	r2, r3
 8006516:	d21d      	bcs.n	8006554 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	68da      	ldr	r2, [r3, #12]
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006526:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	695a      	ldr	r2, [r3, #20]
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	f022 0201 	bic.w	r2, r2, #1
 8006536:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	2220      	movs	r2, #32
 800653c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	2220      	movs	r2, #32
 8006544:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	2200      	movs	r2, #0
 800654c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8006550:	2303      	movs	r3, #3
 8006552:	e00f      	b.n	8006574 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	681a      	ldr	r2, [r3, #0]
 800655a:	68bb      	ldr	r3, [r7, #8]
 800655c:	4013      	ands	r3, r2
 800655e:	68ba      	ldr	r2, [r7, #8]
 8006560:	429a      	cmp	r2, r3
 8006562:	bf0c      	ite	eq
 8006564:	2301      	moveq	r3, #1
 8006566:	2300      	movne	r3, #0
 8006568:	b2db      	uxtb	r3, r3
 800656a:	461a      	mov	r2, r3
 800656c:	79fb      	ldrb	r3, [r7, #7]
 800656e:	429a      	cmp	r2, r3
 8006570:	d0c3      	beq.n	80064fa <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006572:	2300      	movs	r3, #0
}
 8006574:	4618      	mov	r0, r3
 8006576:	3710      	adds	r7, #16
 8006578:	46bd      	mov	sp, r7
 800657a:	bd80      	pop	{r7, pc}

0800657c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800657c:	b580      	push	{r7, lr}
 800657e:	b084      	sub	sp, #16
 8006580:	af00      	add	r7, sp, #0
 8006582:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	691b      	ldr	r3, [r3, #16]
 800658a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	68da      	ldr	r2, [r3, #12]
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	430a      	orrs	r2, r1
 8006598:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	689a      	ldr	r2, [r3, #8]
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	691b      	ldr	r3, [r3, #16]
 80065a2:	431a      	orrs	r2, r3
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	695b      	ldr	r3, [r3, #20]
 80065a8:	4313      	orrs	r3, r2
 80065aa:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	68db      	ldr	r3, [r3, #12]
 80065b2:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80065b6:	f023 030c 	bic.w	r3, r3, #12
 80065ba:	687a      	ldr	r2, [r7, #4]
 80065bc:	6812      	ldr	r2, [r2, #0]
 80065be:	68b9      	ldr	r1, [r7, #8]
 80065c0:	430b      	orrs	r3, r1
 80065c2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	695b      	ldr	r3, [r3, #20]
 80065ca:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	699a      	ldr	r2, [r3, #24]
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	430a      	orrs	r2, r1
 80065d8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	4a2c      	ldr	r2, [pc, #176]	; (8006690 <UART_SetConfig+0x114>)
 80065e0:	4293      	cmp	r3, r2
 80065e2:	d103      	bne.n	80065ec <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80065e4:	f7fe fb42 	bl	8004c6c <HAL_RCC_GetPCLK2Freq>
 80065e8:	60f8      	str	r0, [r7, #12]
 80065ea:	e002      	b.n	80065f2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80065ec:	f7fe fb2a 	bl	8004c44 <HAL_RCC_GetPCLK1Freq>
 80065f0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80065f2:	68fa      	ldr	r2, [r7, #12]
 80065f4:	4613      	mov	r3, r2
 80065f6:	009b      	lsls	r3, r3, #2
 80065f8:	4413      	add	r3, r2
 80065fa:	009a      	lsls	r2, r3, #2
 80065fc:	441a      	add	r2, r3
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	685b      	ldr	r3, [r3, #4]
 8006602:	009b      	lsls	r3, r3, #2
 8006604:	fbb2 f3f3 	udiv	r3, r2, r3
 8006608:	4a22      	ldr	r2, [pc, #136]	; (8006694 <UART_SetConfig+0x118>)
 800660a:	fba2 2303 	umull	r2, r3, r2, r3
 800660e:	095b      	lsrs	r3, r3, #5
 8006610:	0119      	lsls	r1, r3, #4
 8006612:	68fa      	ldr	r2, [r7, #12]
 8006614:	4613      	mov	r3, r2
 8006616:	009b      	lsls	r3, r3, #2
 8006618:	4413      	add	r3, r2
 800661a:	009a      	lsls	r2, r3, #2
 800661c:	441a      	add	r2, r3
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	685b      	ldr	r3, [r3, #4]
 8006622:	009b      	lsls	r3, r3, #2
 8006624:	fbb2 f2f3 	udiv	r2, r2, r3
 8006628:	4b1a      	ldr	r3, [pc, #104]	; (8006694 <UART_SetConfig+0x118>)
 800662a:	fba3 0302 	umull	r0, r3, r3, r2
 800662e:	095b      	lsrs	r3, r3, #5
 8006630:	2064      	movs	r0, #100	; 0x64
 8006632:	fb00 f303 	mul.w	r3, r0, r3
 8006636:	1ad3      	subs	r3, r2, r3
 8006638:	011b      	lsls	r3, r3, #4
 800663a:	3332      	adds	r3, #50	; 0x32
 800663c:	4a15      	ldr	r2, [pc, #84]	; (8006694 <UART_SetConfig+0x118>)
 800663e:	fba2 2303 	umull	r2, r3, r2, r3
 8006642:	095b      	lsrs	r3, r3, #5
 8006644:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006648:	4419      	add	r1, r3
 800664a:	68fa      	ldr	r2, [r7, #12]
 800664c:	4613      	mov	r3, r2
 800664e:	009b      	lsls	r3, r3, #2
 8006650:	4413      	add	r3, r2
 8006652:	009a      	lsls	r2, r3, #2
 8006654:	441a      	add	r2, r3
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	685b      	ldr	r3, [r3, #4]
 800665a:	009b      	lsls	r3, r3, #2
 800665c:	fbb2 f2f3 	udiv	r2, r2, r3
 8006660:	4b0c      	ldr	r3, [pc, #48]	; (8006694 <UART_SetConfig+0x118>)
 8006662:	fba3 0302 	umull	r0, r3, r3, r2
 8006666:	095b      	lsrs	r3, r3, #5
 8006668:	2064      	movs	r0, #100	; 0x64
 800666a:	fb00 f303 	mul.w	r3, r0, r3
 800666e:	1ad3      	subs	r3, r2, r3
 8006670:	011b      	lsls	r3, r3, #4
 8006672:	3332      	adds	r3, #50	; 0x32
 8006674:	4a07      	ldr	r2, [pc, #28]	; (8006694 <UART_SetConfig+0x118>)
 8006676:	fba2 2303 	umull	r2, r3, r2, r3
 800667a:	095b      	lsrs	r3, r3, #5
 800667c:	f003 020f 	and.w	r2, r3, #15
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	440a      	add	r2, r1
 8006686:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006688:	bf00      	nop
 800668a:	3710      	adds	r7, #16
 800668c:	46bd      	mov	sp, r7
 800668e:	bd80      	pop	{r7, pc}
 8006690:	40013800 	.word	0x40013800
 8006694:	51eb851f 	.word	0x51eb851f

08006698 <_ZN10ControllerC1Ev>:
    float angles[3];
    float rates[3];
    float bias[3];
};

Controller::Controller() {}
 8006698:	b580      	push	{r7, lr}
 800669a:	b082      	sub	sp, #8
 800669c:	af00      	add	r7, sp, #0
 800669e:	6078      	str	r0, [r7, #4]
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	4a3d      	ldr	r2, [pc, #244]	; (8006798 <_ZN10ControllerC1Ev+0x100>)
 80066a4:	651a      	str	r2, [r3, #80]	; 0x50
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	4a3c      	ldr	r2, [pc, #240]	; (800679c <_ZN10ControllerC1Ev+0x104>)
 80066aa:	655a      	str	r2, [r3, #84]	; 0x54
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	22c8      	movs	r2, #200	; 0xc8
 80066b0:	659a      	str	r2, [r3, #88]	; 0x58
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80066b6:	4618      	mov	r0, r3
 80066b8:	f7fa fad2 	bl	8000c60 <__aeabi_i2f>
 80066bc:	4603      	mov	r3, r0
 80066be:	4619      	mov	r1, r3
 80066c0:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80066c4:	f7fa fbd4 	bl	8000e70 <__aeabi_fdiv>
 80066c8:	4603      	mov	r3, r0
 80066ca:	461a      	mov	r2, r3
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	65da      	str	r2, [r3, #92]	; 0x5c
 80066d0:	6879      	ldr	r1, [r7, #4]
 80066d2:	a329      	add	r3, pc, #164	; (adr r3, 8006778 <_ZN10ControllerC1Ev+0xe0>)
 80066d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066d8:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
 80066dc:	6879      	ldr	r1, [r7, #4]
 80066de:	a328      	add	r3, pc, #160	; (adr r3, 8006780 <_ZN10ControllerC1Ev+0xe8>)
 80066e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066e4:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
 80066e8:	6879      	ldr	r1, [r7, #4]
 80066ea:	a327      	add	r3, pc, #156	; (adr r3, 8006788 <_ZN10ControllerC1Ev+0xf0>)
 80066ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066f0:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 80066fa:	6879      	ldr	r1, [r7, #4]
 80066fc:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8006706:	6879      	ldr	r1, [r7, #4]
 8006708:	e9c1 2320 	strd	r2, r3, [r1, #128]	; 0x80
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 8006712:	6879      	ldr	r1, [r7, #4]
 8006714:	e9c1 2322 	strd	r2, r3, [r1, #136]	; 0x88
 8006718:	6879      	ldr	r1, [r7, #4]
 800671a:	f04f 0200 	mov.w	r2, #0
 800671e:	4b20      	ldr	r3, [pc, #128]	; (80067a0 <_ZN10ControllerC1Ev+0x108>)
 8006720:	e9c1 2324 	strd	r2, r3, [r1, #144]	; 0x90
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006728:	4618      	mov	r0, r3
 800672a:	f7f9 fe63 	bl	80003f4 <__aeabi_i2d>
 800672e:	a318      	add	r3, pc, #96	; (adr r3, 8006790 <_ZN10ControllerC1Ev+0xf8>)
 8006730:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006734:	f7f9 fec8 	bl	80004c8 <__aeabi_dmul>
 8006738:	4602      	mov	r2, r0
 800673a:	460b      	mov	r3, r1
 800673c:	4610      	mov	r0, r2
 800673e:	4619      	mov	r1, r3
 8006740:	f7fa f984 	bl	8000a4c <__aeabi_d2f>
 8006744:	4602      	mov	r2, r0
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	33d0      	adds	r3, #208	; 0xd0
 8006750:	4618      	mov	r0, r3
 8006752:	f001 fd0f 	bl	8008174 <_ZN3PIDC1Ev>
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 800675c:	4618      	mov	r0, r3
 800675e:	f001 fd09 	bl	8008174 <_ZN3PIDC1Ev>
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	f503 73d8 	add.w	r3, r3, #432	; 0x1b0
 8006768:	4618      	mov	r0, r3
 800676a:	f001 fd03 	bl	8008174 <_ZN3PIDC1Ev>
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	4618      	mov	r0, r3
 8006772:	3708      	adds	r7, #8
 8006774:	46bd      	mov	sp, r7
 8006776:	bd80      	pop	{r7, pc}
 8006778:	33333333 	.word	0x33333333
 800677c:	3fd33333 	.word	0x3fd33333
 8006780:	1eb851ec 	.word	0x1eb851ec
 8006784:	3fb1eb85 	.word	0x3fb1eb85
 8006788:	47ae147b 	.word	0x47ae147b
 800678c:	3f847ae1 	.word	0x3f847ae1
 8006790:	eb851eb8 	.word	0xeb851eb8
 8006794:	3f9eb851 	.word	0x3f9eb851
 8006798:	44c1c000 	.word	0x44c1c000
 800679c:	42654ca3 	.word	0x42654ca3
 80067a0:	401c0000 	.word	0x401c0000

080067a4 <_ZN10Controller3RunE5stateS0_i>:

std::vector<double> Controller::Run (struct state state, struct state state_des, int thr) {
 80067a4:	b082      	sub	sp, #8
 80067a6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067aa:	b09f      	sub	sp, #124	; 0x7c
 80067ac:	af08      	add	r7, sp, #32
 80067ae:	60f8      	str	r0, [r7, #12]
 80067b0:	60b9      	str	r1, [r7, #8]
 80067b2:	f107 0180 	add.w	r1, r7, #128	; 0x80
 80067b6:	e881 000c 	stmia.w	r1, {r2, r3}
        //printf("\ngyroX: %.2f",gyro[0]);
        //printf("\naccX: %.2f",acc[0]);
        
        roll  = state.angles[0];
 80067ba:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80067be:	4618      	mov	r0, r3
 80067c0:	f7f9 fe2a 	bl	8000418 <__aeabi_f2d>
 80067c4:	4602      	mov	r2, r0
 80067c6:	460b      	mov	r3, r1
 80067c8:	68b9      	ldr	r1, [r7, #8]
 80067ca:	e9c1 2304 	strd	r2, r3, [r1, #16]
        pitch = state.angles[1];
 80067ce:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80067d2:	4618      	mov	r0, r3
 80067d4:	f7f9 fe20 	bl	8000418 <__aeabi_f2d>
 80067d8:	4602      	mov	r2, r0
 80067da:	460b      	mov	r3, r1
 80067dc:	68b9      	ldr	r1, [r7, #8]
 80067de:	e9c1 2306 	strd	r2, r3, [r1, #24]
        yaw    = state.angles[2];
 80067e2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80067e6:	4618      	mov	r0, r3
 80067e8:	f7f9 fe16 	bl	8000418 <__aeabi_f2d>
 80067ec:	4602      	mov	r2, r0
 80067ee:	460b      	mov	r3, r1
 80067f0:	68b9      	ldr	r1, [r7, #8]
 80067f2:	e9c1 2308 	strd	r2, r3, [r1, #32]
        //printf("\nroll: %.2f",roll);
        //printf("\npitch: %.2f",pitch);

        roll_rate  = state.rates[0];
 80067f6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80067fa:	4618      	mov	r0, r3
 80067fc:	f7f9 fe0c 	bl	8000418 <__aeabi_f2d>
 8006800:	4602      	mov	r2, r0
 8006802:	460b      	mov	r3, r1
 8006804:	68b9      	ldr	r1, [r7, #8]
 8006806:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
        pitch_rate = state.rates[1];
 800680a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800680e:	4618      	mov	r0, r3
 8006810:	f7f9 fe02 	bl	8000418 <__aeabi_f2d>
 8006814:	4602      	mov	r2, r0
 8006816:	460b      	mov	r3, r1
 8006818:	68b9      	ldr	r1, [r7, #8]
 800681a:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
        yaw_rate   = state.rates[2];
 800681e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8006822:	4618      	mov	r0, r3
 8006824:	f7f9 fdf8 	bl	8000418 <__aeabi_f2d>
 8006828:	4602      	mov	r2, r0
 800682a:	460b      	mov	r3, r1
 800682c:	68b9      	ldr	r1, [r7, #8]
 800682e:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38

        roll_bias = state.bias[0];
 8006832:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8006836:	68bb      	ldr	r3, [r7, #8]
 8006838:	605a      	str	r2, [r3, #4]
        pitch_bias = state.bias[1];
 800683a:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800683e:	68bb      	ldr	r3, [r7, #8]
 8006840:	601a      	str	r2, [r3, #0]
        yaw_bias = state.bias[2];
 8006842:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 8006846:	68bb      	ldr	r3, [r7, #8]
 8006848:	609a      	str	r2, [r3, #8]
        
        float roll_des     = state_des.angles[0];
 800684a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800684e:	657b      	str	r3, [r7, #84]	; 0x54
        float pitch_des 	 = state_des.angles[1];
 8006850:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8006854:	653b      	str	r3, [r7, #80]	; 0x50
        float yaw_rate_des = state_des.rates[2];
 8006856:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800685a:	64fb      	str	r3, [r7, #76]	; 0x4c

    roll_rate_des = pid_roll.P_Angle(roll_des,roll, Kp_angle);
 800685c:	68bb      	ldr	r3, [r7, #8]
 800685e:	f103 06d0 	add.w	r6, r3, #208	; 0xd0
 8006862:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8006864:	f7f9 fdd8 	bl	8000418 <__aeabi_f2d>
 8006868:	4680      	mov	r8, r0
 800686a:	4689      	mov	r9, r1
 800686c:	68bb      	ldr	r3, [r7, #8]
 800686e:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 8006872:	68bb      	ldr	r3, [r7, #8]
 8006874:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006878:	4618      	mov	r0, r3
 800687a:	f7f9 fdcd 	bl	8000418 <__aeabi_f2d>
 800687e:	4602      	mov	r2, r0
 8006880:	460b      	mov	r3, r1
 8006882:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006886:	e9cd 4500 	strd	r4, r5, [sp]
 800688a:	4642      	mov	r2, r8
 800688c:	464b      	mov	r3, r9
 800688e:	4630      	mov	r0, r6
 8006890:	f001 fca0 	bl	80081d4 <_ZN3PID7P_AngleEddd>
 8006894:	4602      	mov	r2, r0
 8006896:	460b      	mov	r3, r1
 8006898:	4610      	mov	r0, r2
 800689a:	4619      	mov	r1, r3
 800689c:	f7fa f8d6 	bl	8000a4c <__aeabi_d2f>
 80068a0:	4602      	mov	r2, r0
 80068a2:	68bb      	ldr	r3, [r7, #8]
 80068a4:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    pitch_rate_des = pid_pitch.P_Angle(pitch_des,pitch, Kp_angle);
 80068a8:	68bb      	ldr	r3, [r7, #8]
 80068aa:	f503 76a0 	add.w	r6, r3, #320	; 0x140
 80068ae:	6d38      	ldr	r0, [r7, #80]	; 0x50
 80068b0:	f7f9 fdb2 	bl	8000418 <__aeabi_f2d>
 80068b4:	4680      	mov	r8, r0
 80068b6:	4689      	mov	r9, r1
 80068b8:	68bb      	ldr	r3, [r7, #8]
 80068ba:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 80068be:	68bb      	ldr	r3, [r7, #8]
 80068c0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80068c4:	4618      	mov	r0, r3
 80068c6:	f7f9 fda7 	bl	8000418 <__aeabi_f2d>
 80068ca:	4602      	mov	r2, r0
 80068cc:	460b      	mov	r3, r1
 80068ce:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80068d2:	e9cd 4500 	strd	r4, r5, [sp]
 80068d6:	4642      	mov	r2, r8
 80068d8:	464b      	mov	r3, r9
 80068da:	4630      	mov	r0, r6
 80068dc:	f001 fc7a 	bl	80081d4 <_ZN3PID7P_AngleEddd>
 80068e0:	4602      	mov	r2, r0
 80068e2:	460b      	mov	r3, r1
 80068e4:	4610      	mov	r0, r2
 80068e6:	4619      	mov	r1, r3
 80068e8:	f7fa f8b0 	bl	8000a4c <__aeabi_d2f>
 80068ec:	4602      	mov	r2, r0
 80068ee:	68bb      	ldr	r3, [r7, #8]
 80068f0:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
/*
    //printf("\nroll_rate_des: %.2f",roll_rate_des);
    //printf("\npitch_rate_des: %.2f",pitch_rate_des);
    //printf("\nyaw_rate_des: %.2f",yaw_rate_des);
*/  //printf("\nroll_rate_des: %.2f",roll_rate_des);
    pd_roll  = pid_roll.PD_Rate(roll_rate_des,roll_rate, Kp_roll, Ki_roll, Kd_roll);
 80068f4:	68bb      	ldr	r3, [r7, #8]
 80068f6:	33d0      	adds	r3, #208	; 0xd0
 80068f8:	607b      	str	r3, [r7, #4]
 80068fa:	68bb      	ldr	r3, [r7, #8]
 80068fc:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 8006900:	4618      	mov	r0, r3
 8006902:	f7f9 fd89 	bl	8000418 <__aeabi_f2d>
 8006906:	4682      	mov	sl, r0
 8006908:	468b      	mov	fp, r1
 800690a:	68bb      	ldr	r3, [r7, #8]
 800690c:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8006910:	68b9      	ldr	r1, [r7, #8]
 8006912:	e9d1 0118 	ldrd	r0, r1, [r1, #96]	; 0x60
 8006916:	68bc      	ldr	r4, [r7, #8]
 8006918:	f104 0568 	add.w	r5, r4, #104	; 0x68
 800691c:	e9d5 4500 	ldrd	r4, r5, [r5]
 8006920:	68be      	ldr	r6, [r7, #8]
 8006922:	e9d6 891c 	ldrd	r8, r9, [r6, #112]	; 0x70
 8006926:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800692a:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800692e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006932:	e9cd 2300 	strd	r2, r3, [sp]
 8006936:	4652      	mov	r2, sl
 8006938:	465b      	mov	r3, fp
 800693a:	6878      	ldr	r0, [r7, #4]
 800693c:	f001 fc6c 	bl	8008218 <_ZN3PID7PD_RateEddddd>
 8006940:	4602      	mov	r2, r0
 8006942:	460b      	mov	r3, r1
 8006944:	68b9      	ldr	r1, [r7, #8]
 8006946:	e9c1 232c 	strd	r2, r3, [r1, #176]	; 0xb0
    //printf("\npitch_rate_des: %.2f",pitch_rate_des);
    pd_pitch = pid_pitch.PD_Rate(pitch_rate_des,pitch_rate,Kp_pitch,Ki_pitch,Kd_pitch);
 800694a:	68bb      	ldr	r3, [r7, #8]
 800694c:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 8006950:	607b      	str	r3, [r7, #4]
 8006952:	68bb      	ldr	r3, [r7, #8]
 8006954:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 8006958:	4618      	mov	r0, r3
 800695a:	f7f9 fd5d 	bl	8000418 <__aeabi_f2d>
 800695e:	4682      	mov	sl, r0
 8006960:	468b      	mov	fp, r1
 8006962:	68bb      	ldr	r3, [r7, #8]
 8006964:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8006968:	68b9      	ldr	r1, [r7, #8]
 800696a:	e9d1 011e 	ldrd	r0, r1, [r1, #120]	; 0x78
 800696e:	68bc      	ldr	r4, [r7, #8]
 8006970:	f104 0580 	add.w	r5, r4, #128	; 0x80
 8006974:	e9d5 4500 	ldrd	r4, r5, [r5]
 8006978:	68be      	ldr	r6, [r7, #8]
 800697a:	e9d6 8922 	ldrd	r8, r9, [r6, #136]	; 0x88
 800697e:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8006982:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8006986:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800698a:	e9cd 2300 	strd	r2, r3, [sp]
 800698e:	4652      	mov	r2, sl
 8006990:	465b      	mov	r3, fp
 8006992:	6878      	ldr	r0, [r7, #4]
 8006994:	f001 fc40 	bl	8008218 <_ZN3PID7PD_RateEddddd>
 8006998:	4602      	mov	r2, r0
 800699a:	460b      	mov	r3, r1
 800699c:	68b9      	ldr	r1, [r7, #8]
 800699e:	e9c1 232e 	strd	r2, r3, [r1, #184]	; 0xb8
    p_yaw    = pid_yaw.P_Rate_Yaw(yaw_rate_des,yaw_rate,Kp_yaw);
 80069a2:	68bb      	ldr	r3, [r7, #8]
 80069a4:	f503 76d8 	add.w	r6, r3, #432	; 0x1b0
 80069a8:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80069aa:	f7f9 fd35 	bl	8000418 <__aeabi_f2d>
 80069ae:	4604      	mov	r4, r0
 80069b0:	460d      	mov	r5, r1
 80069b2:	68bb      	ldr	r3, [r7, #8]
 80069b4:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 80069b8:	68b9      	ldr	r1, [r7, #8]
 80069ba:	e9d1 0124 	ldrd	r0, r1, [r1, #144]	; 0x90
 80069be:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80069c2:	e9cd 2300 	strd	r2, r3, [sp]
 80069c6:	4622      	mov	r2, r4
 80069c8:	462b      	mov	r3, r5
 80069ca:	4630      	mov	r0, r6
 80069cc:	f001 fd6d 	bl	80084aa <_ZN3PID10P_Rate_YawEddd>
 80069d0:	4602      	mov	r2, r0
 80069d2:	460b      	mov	r3, r1
 80069d4:	68b9      	ldr	r1, [r7, #8]
 80069d6:	e9c1 2330 	strd	r2, r3, [r1, #192]	; 0xc0
    //printf("\npd_pitch: %.2f",pd_pitch);
    //printf("\np_yaw: %.2f",p_yaw);

    ////printf("\nst: %.3f",st);

    thr = pid_roll.Sat(thr, 1800, 1000);
 80069da:	68bb      	ldr	r3, [r7, #8]
 80069dc:	f103 04d0 	add.w	r4, r3, #208	; 0xd0
 80069e0:	f8d7 00c8 	ldr.w	r0, [r7, #200]	; 0xc8
 80069e4:	f7f9 fd06 	bl	80003f4 <__aeabi_i2d>
 80069e8:	4602      	mov	r2, r0
 80069ea:	460b      	mov	r3, r1
 80069ec:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80069f0:	9101      	str	r1, [sp, #4]
 80069f2:	f44f 61e1 	mov.w	r1, #1800	; 0x708
 80069f6:	9100      	str	r1, [sp, #0]
 80069f8:	4620      	mov	r0, r4
 80069fa:	f001 fdfb 	bl	80085f4 <_ZN3PID3SatEdii>
 80069fe:	4602      	mov	r2, r0
 8006a00:	460b      	mov	r3, r1
 8006a02:	4610      	mov	r0, r2
 8006a04:	4619      	mov	r1, r3
 8006a06:	f7f9 fff9 	bl	80009fc <__aeabi_d2iz>
 8006a0a:	4603      	mov	r3, r0
 8006a0c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

    int pwm1 = thr + pd_pitch - pd_roll  - p_yaw;
 8006a10:	f8d7 00c8 	ldr.w	r0, [r7, #200]	; 0xc8
 8006a14:	f7f9 fcee 	bl	80003f4 <__aeabi_i2d>
 8006a18:	68bb      	ldr	r3, [r7, #8]
 8006a1a:	e9d3 232e 	ldrd	r2, r3, [r3, #184]	; 0xb8
 8006a1e:	f7f9 fb9d 	bl	800015c <__adddf3>
 8006a22:	4602      	mov	r2, r0
 8006a24:	460b      	mov	r3, r1
 8006a26:	4610      	mov	r0, r2
 8006a28:	4619      	mov	r1, r3
 8006a2a:	68bb      	ldr	r3, [r7, #8]
 8006a2c:	e9d3 232c 	ldrd	r2, r3, [r3, #176]	; 0xb0
 8006a30:	f7f9 fb92 	bl	8000158 <__aeabi_dsub>
 8006a34:	4602      	mov	r2, r0
 8006a36:	460b      	mov	r3, r1
 8006a38:	4610      	mov	r0, r2
 8006a3a:	4619      	mov	r1, r3
 8006a3c:	68bb      	ldr	r3, [r7, #8]
 8006a3e:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 8006a42:	f7f9 fb89 	bl	8000158 <__aeabi_dsub>
 8006a46:	4602      	mov	r2, r0
 8006a48:	460b      	mov	r3, r1
 8006a4a:	4610      	mov	r0, r2
 8006a4c:	4619      	mov	r1, r3
 8006a4e:	f7f9 ffd5 	bl	80009fc <__aeabi_d2iz>
 8006a52:	4603      	mov	r3, r0
 8006a54:	64bb      	str	r3, [r7, #72]	; 0x48
    int pwm2 = thr - pd_pitch + pd_roll  - p_yaw ;
 8006a56:	f8d7 00c8 	ldr.w	r0, [r7, #200]	; 0xc8
 8006a5a:	f7f9 fccb 	bl	80003f4 <__aeabi_i2d>
 8006a5e:	68bb      	ldr	r3, [r7, #8]
 8006a60:	e9d3 232e 	ldrd	r2, r3, [r3, #184]	; 0xb8
 8006a64:	f7f9 fb78 	bl	8000158 <__aeabi_dsub>
 8006a68:	4602      	mov	r2, r0
 8006a6a:	460b      	mov	r3, r1
 8006a6c:	4610      	mov	r0, r2
 8006a6e:	4619      	mov	r1, r3
 8006a70:	68bb      	ldr	r3, [r7, #8]
 8006a72:	e9d3 232c 	ldrd	r2, r3, [r3, #176]	; 0xb0
 8006a76:	f7f9 fb71 	bl	800015c <__adddf3>
 8006a7a:	4602      	mov	r2, r0
 8006a7c:	460b      	mov	r3, r1
 8006a7e:	4610      	mov	r0, r2
 8006a80:	4619      	mov	r1, r3
 8006a82:	68bb      	ldr	r3, [r7, #8]
 8006a84:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 8006a88:	f7f9 fb66 	bl	8000158 <__aeabi_dsub>
 8006a8c:	4602      	mov	r2, r0
 8006a8e:	460b      	mov	r3, r1
 8006a90:	4610      	mov	r0, r2
 8006a92:	4619      	mov	r1, r3
 8006a94:	f7f9 ffb2 	bl	80009fc <__aeabi_d2iz>
 8006a98:	4603      	mov	r3, r0
 8006a9a:	647b      	str	r3, [r7, #68]	; 0x44
    int pwm3 = thr + pd_pitch + pd_roll  + p_yaw ;
 8006a9c:	f8d7 00c8 	ldr.w	r0, [r7, #200]	; 0xc8
 8006aa0:	f7f9 fca8 	bl	80003f4 <__aeabi_i2d>
 8006aa4:	68bb      	ldr	r3, [r7, #8]
 8006aa6:	e9d3 232e 	ldrd	r2, r3, [r3, #184]	; 0xb8
 8006aaa:	f7f9 fb57 	bl	800015c <__adddf3>
 8006aae:	4602      	mov	r2, r0
 8006ab0:	460b      	mov	r3, r1
 8006ab2:	4610      	mov	r0, r2
 8006ab4:	4619      	mov	r1, r3
 8006ab6:	68bb      	ldr	r3, [r7, #8]
 8006ab8:	e9d3 232c 	ldrd	r2, r3, [r3, #176]	; 0xb0
 8006abc:	f7f9 fb4e 	bl	800015c <__adddf3>
 8006ac0:	4602      	mov	r2, r0
 8006ac2:	460b      	mov	r3, r1
 8006ac4:	4610      	mov	r0, r2
 8006ac6:	4619      	mov	r1, r3
 8006ac8:	68bb      	ldr	r3, [r7, #8]
 8006aca:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 8006ace:	f7f9 fb45 	bl	800015c <__adddf3>
 8006ad2:	4602      	mov	r2, r0
 8006ad4:	460b      	mov	r3, r1
 8006ad6:	4610      	mov	r0, r2
 8006ad8:	4619      	mov	r1, r3
 8006ada:	f7f9 ff8f 	bl	80009fc <__aeabi_d2iz>
 8006ade:	4603      	mov	r3, r0
 8006ae0:	643b      	str	r3, [r7, #64]	; 0x40
    int pwm4 = thr - pd_pitch - pd_roll  + p_yaw ;
 8006ae2:	f8d7 00c8 	ldr.w	r0, [r7, #200]	; 0xc8
 8006ae6:	f7f9 fc85 	bl	80003f4 <__aeabi_i2d>
 8006aea:	68bb      	ldr	r3, [r7, #8]
 8006aec:	e9d3 232e 	ldrd	r2, r3, [r3, #184]	; 0xb8
 8006af0:	f7f9 fb32 	bl	8000158 <__aeabi_dsub>
 8006af4:	4602      	mov	r2, r0
 8006af6:	460b      	mov	r3, r1
 8006af8:	4610      	mov	r0, r2
 8006afa:	4619      	mov	r1, r3
 8006afc:	68bb      	ldr	r3, [r7, #8]
 8006afe:	e9d3 232c 	ldrd	r2, r3, [r3, #176]	; 0xb0
 8006b02:	f7f9 fb29 	bl	8000158 <__aeabi_dsub>
 8006b06:	4602      	mov	r2, r0
 8006b08:	460b      	mov	r3, r1
 8006b0a:	4610      	mov	r0, r2
 8006b0c:	4619      	mov	r1, r3
 8006b0e:	68bb      	ldr	r3, [r7, #8]
 8006b10:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 8006b14:	f7f9 fb22 	bl	800015c <__adddf3>
 8006b18:	4602      	mov	r2, r0
 8006b1a:	460b      	mov	r3, r1
 8006b1c:	4610      	mov	r0, r2
 8006b1e:	4619      	mov	r1, r3
 8006b20:	f7f9 ff6c 	bl	80009fc <__aeabi_d2iz>
 8006b24:	4603      	mov	r3, r0
 8006b26:	63fb      	str	r3, [r7, #60]	; 0x3c


    //Saturate pwm values
    pwm1 = (int)pid_roll.Sat(pwm1,PWM_UPPER,PWM_LOWER,thr);
 8006b28:	68bb      	ldr	r3, [r7, #8]
 8006b2a:	f103 04d0 	add.w	r4, r3, #208	; 0xd0
 8006b2e:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8006b30:	f7f9 fc60 	bl	80003f4 <__aeabi_i2d>
 8006b34:	4602      	mov	r2, r0
 8006b36:	460b      	mov	r3, r1
 8006b38:	f8d7 10c8 	ldr.w	r1, [r7, #200]	; 0xc8
 8006b3c:	9102      	str	r1, [sp, #8]
 8006b3e:	f240 414c 	movw	r1, #1100	; 0x44c
 8006b42:	9101      	str	r1, [sp, #4]
 8006b44:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8006b48:	9100      	str	r1, [sp, #0]
 8006b4a:	4620      	mov	r0, r4
 8006b4c:	f001 fd0c 	bl	8008568 <_ZN3PID3SatEdiii>
 8006b50:	4602      	mov	r2, r0
 8006b52:	460b      	mov	r3, r1
 8006b54:	4610      	mov	r0, r2
 8006b56:	4619      	mov	r1, r3
 8006b58:	f7f9 ff50 	bl	80009fc <__aeabi_d2iz>
 8006b5c:	4603      	mov	r3, r0
 8006b5e:	64bb      	str	r3, [r7, #72]	; 0x48
    pwm2 = (int)pid_roll.Sat(pwm2,PWM_UPPER,PWM_LOWER,thr);
 8006b60:	68bb      	ldr	r3, [r7, #8]
 8006b62:	f103 04d0 	add.w	r4, r3, #208	; 0xd0
 8006b66:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8006b68:	f7f9 fc44 	bl	80003f4 <__aeabi_i2d>
 8006b6c:	4602      	mov	r2, r0
 8006b6e:	460b      	mov	r3, r1
 8006b70:	f8d7 10c8 	ldr.w	r1, [r7, #200]	; 0xc8
 8006b74:	9102      	str	r1, [sp, #8]
 8006b76:	f240 414c 	movw	r1, #1100	; 0x44c
 8006b7a:	9101      	str	r1, [sp, #4]
 8006b7c:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8006b80:	9100      	str	r1, [sp, #0]
 8006b82:	4620      	mov	r0, r4
 8006b84:	f001 fcf0 	bl	8008568 <_ZN3PID3SatEdiii>
 8006b88:	4602      	mov	r2, r0
 8006b8a:	460b      	mov	r3, r1
 8006b8c:	4610      	mov	r0, r2
 8006b8e:	4619      	mov	r1, r3
 8006b90:	f7f9 ff34 	bl	80009fc <__aeabi_d2iz>
 8006b94:	4603      	mov	r3, r0
 8006b96:	647b      	str	r3, [r7, #68]	; 0x44
    pwm3 = (int)pid_roll.Sat(pwm3,PWM_UPPER,PWM_LOWER,thr);
 8006b98:	68bb      	ldr	r3, [r7, #8]
 8006b9a:	f103 04d0 	add.w	r4, r3, #208	; 0xd0
 8006b9e:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8006ba0:	f7f9 fc28 	bl	80003f4 <__aeabi_i2d>
 8006ba4:	4602      	mov	r2, r0
 8006ba6:	460b      	mov	r3, r1
 8006ba8:	f8d7 10c8 	ldr.w	r1, [r7, #200]	; 0xc8
 8006bac:	9102      	str	r1, [sp, #8]
 8006bae:	f240 414c 	movw	r1, #1100	; 0x44c
 8006bb2:	9101      	str	r1, [sp, #4]
 8006bb4:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8006bb8:	9100      	str	r1, [sp, #0]
 8006bba:	4620      	mov	r0, r4
 8006bbc:	f001 fcd4 	bl	8008568 <_ZN3PID3SatEdiii>
 8006bc0:	4602      	mov	r2, r0
 8006bc2:	460b      	mov	r3, r1
 8006bc4:	4610      	mov	r0, r2
 8006bc6:	4619      	mov	r1, r3
 8006bc8:	f7f9 ff18 	bl	80009fc <__aeabi_d2iz>
 8006bcc:	4603      	mov	r3, r0
 8006bce:	643b      	str	r3, [r7, #64]	; 0x40
    pwm4 = (int)pid_roll.Sat(pwm4,PWM_UPPER,PWM_LOWER,thr);
 8006bd0:	68bb      	ldr	r3, [r7, #8]
 8006bd2:	f103 04d0 	add.w	r4, r3, #208	; 0xd0
 8006bd6:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8006bd8:	f7f9 fc0c 	bl	80003f4 <__aeabi_i2d>
 8006bdc:	4602      	mov	r2, r0
 8006bde:	460b      	mov	r3, r1
 8006be0:	f8d7 10c8 	ldr.w	r1, [r7, #200]	; 0xc8
 8006be4:	9102      	str	r1, [sp, #8]
 8006be6:	f240 414c 	movw	r1, #1100	; 0x44c
 8006bea:	9101      	str	r1, [sp, #4]
 8006bec:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8006bf0:	9100      	str	r1, [sp, #0]
 8006bf2:	4620      	mov	r0, r4
 8006bf4:	f001 fcb8 	bl	8008568 <_ZN3PID3SatEdiii>
 8006bf8:	4602      	mov	r2, r0
 8006bfa:	460b      	mov	r3, r1
 8006bfc:	4610      	mov	r0, r2
 8006bfe:	4619      	mov	r1, r3
 8006c00:	f7f9 fefc 	bl	80009fc <__aeabi_d2iz>
 8006c04:	4603      	mov	r3, r0
 8006c06:	63fb      	str	r3, [r7, #60]	; 0x3c

    //Convert pwm to motor speed 
    w1 = pid_roll.pwm2mot(pwm1, 1);
 8006c08:	68bb      	ldr	r3, [r7, #8]
 8006c0a:	33d0      	adds	r3, #208	; 0xd0
 8006c0c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006c0e:	b291      	uxth	r1, r2
 8006c10:	2201      	movs	r2, #1
 8006c12:	4618      	mov	r0, r3
 8006c14:	f001 fd78 	bl	8008708 <_ZN3PID7pwm2motEti>
 8006c18:	4602      	mov	r2, r0
 8006c1a:	68bb      	ldr	r3, [r7, #8]
 8006c1c:	641a      	str	r2, [r3, #64]	; 0x40
    w2 = pid_roll.pwm2mot(pwm2, 1);
 8006c1e:	68bb      	ldr	r3, [r7, #8]
 8006c20:	33d0      	adds	r3, #208	; 0xd0
 8006c22:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006c24:	b291      	uxth	r1, r2
 8006c26:	2201      	movs	r2, #1
 8006c28:	4618      	mov	r0, r3
 8006c2a:	f001 fd6d 	bl	8008708 <_ZN3PID7pwm2motEti>
 8006c2e:	4602      	mov	r2, r0
 8006c30:	68bb      	ldr	r3, [r7, #8]
 8006c32:	645a      	str	r2, [r3, #68]	; 0x44
    w3 = pid_roll.pwm2mot(pwm3,-1);
 8006c34:	68bb      	ldr	r3, [r7, #8]
 8006c36:	33d0      	adds	r3, #208	; 0xd0
 8006c38:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006c3a:	b291      	uxth	r1, r2
 8006c3c:	f04f 32ff 	mov.w	r2, #4294967295
 8006c40:	4618      	mov	r0, r3
 8006c42:	f001 fd61 	bl	8008708 <_ZN3PID7pwm2motEti>
 8006c46:	4602      	mov	r2, r0
 8006c48:	68bb      	ldr	r3, [r7, #8]
 8006c4a:	649a      	str	r2, [r3, #72]	; 0x48
    w4 = pid_roll.pwm2mot(pwm4,-1);
 8006c4c:	68bb      	ldr	r3, [r7, #8]
 8006c4e:	33d0      	adds	r3, #208	; 0xd0
 8006c50:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006c52:	b291      	uxth	r1, r2
 8006c54:	f04f 32ff 	mov.w	r2, #4294967295
 8006c58:	4618      	mov	r0, r3
 8006c5a:	f001 fd55 	bl	8008708 <_ZN3PID7pwm2motEti>
 8006c5e:	4602      	mov	r2, r0
 8006c60:	68bb      	ldr	r3, [r7, #8]
 8006c62:	64da      	str	r2, [r3, #76]	; 0x4c


    std::vector<double> controller_output = 	{w1,w2,w3,w4};
 8006c64:	68bb      	ldr	r3, [r7, #8]
 8006c66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c68:	4618      	mov	r0, r3
 8006c6a:	f7f9 fbd5 	bl	8000418 <__aeabi_f2d>
 8006c6e:	4602      	mov	r2, r0
 8006c70:	460b      	mov	r3, r1
 8006c72:	e9c7 2306 	strd	r2, r3, [r7, #24]
 8006c76:	68bb      	ldr	r3, [r7, #8]
 8006c78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006c7a:	4618      	mov	r0, r3
 8006c7c:	f7f9 fbcc 	bl	8000418 <__aeabi_f2d>
 8006c80:	4602      	mov	r2, r0
 8006c82:	460b      	mov	r3, r1
 8006c84:	e9c7 2308 	strd	r2, r3, [r7, #32]
 8006c88:	68bb      	ldr	r3, [r7, #8]
 8006c8a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006c8c:	4618      	mov	r0, r3
 8006c8e:	f7f9 fbc3 	bl	8000418 <__aeabi_f2d>
 8006c92:	4602      	mov	r2, r0
 8006c94:	460b      	mov	r3, r1
 8006c96:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8006c9a:	68bb      	ldr	r3, [r7, #8]
 8006c9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006c9e:	4618      	mov	r0, r3
 8006ca0:	f7f9 fbba 	bl	8000418 <__aeabi_f2d>
 8006ca4:	4602      	mov	r2, r0
 8006ca6:	460b      	mov	r3, r1
 8006ca8:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 8006cac:	f107 0318 	add.w	r3, r7, #24
 8006cb0:	613b      	str	r3, [r7, #16]
 8006cb2:	2304      	movs	r3, #4
 8006cb4:	617b      	str	r3, [r7, #20]
 8006cb6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8006cba:	4618      	mov	r0, r3
 8006cbc:	f7fb fc84 	bl	80025c8 <_ZNSaIdEC1Ev>
 8006cc0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8006cc4:	f107 0210 	add.w	r2, r7, #16
 8006cc8:	ca06      	ldmia	r2, {r1, r2}
 8006cca:	68f8      	ldr	r0, [r7, #12]
 8006ccc:	f000 f837 	bl	8006d3e <_ZNSt6vectorIdSaIdEEC1ESt16initializer_listIdERKS0_>
 8006cd0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8006cd4:	4618      	mov	r0, r3
 8006cd6:	f7fb fc22 	bl	800251e <_ZNSaIdED1Ev>
    controller_output_pwm[0] = pwm1;
 8006cda:	68bb      	ldr	r3, [r7, #8]
 8006cdc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006cde:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    controller_output_pwm[1] = pwm2;
 8006ce2:	68bb      	ldr	r3, [r7, #8]
 8006ce4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006ce6:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    controller_output_pwm[2] = pwm3;
 8006cea:	68bb      	ldr	r3, [r7, #8]
 8006cec:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006cee:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
    controller_output_pwm[3] = pwm4;
 8006cf2:	68bb      	ldr	r3, [r7, #8]
 8006cf4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006cf6:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8

    return controller_output;
 8006cfa:	bf00      	nop
}
 8006cfc:	68f8      	ldr	r0, [r7, #12]
 8006cfe:	375c      	adds	r7, #92	; 0x5c
 8006d00:	46bd      	mov	sp, r7
 8006d02:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d06:	b002      	add	sp, #8
 8006d08:	4770      	bx	lr

08006d0a <_ZN10ControllerD1Ev>:

Controller::~Controller() {}
 8006d0a:	b580      	push	{r7, lr}
 8006d0c:	b082      	sub	sp, #8
 8006d0e:	af00      	add	r7, sp, #0
 8006d10:	6078      	str	r0, [r7, #4]
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	f503 73d8 	add.w	r3, r3, #432	; 0x1b0
 8006d18:	4618      	mov	r0, r3
 8006d1a:	f001 fd3d 	bl	8008798 <_ZN3PIDD1Ev>
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 8006d24:	4618      	mov	r0, r3
 8006d26:	f001 fd37 	bl	8008798 <_ZN3PIDD1Ev>
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	33d0      	adds	r3, #208	; 0xd0
 8006d2e:	4618      	mov	r0, r3
 8006d30:	f001 fd32 	bl	8008798 <_ZN3PIDD1Ev>
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	4618      	mov	r0, r3
 8006d38:	3708      	adds	r7, #8
 8006d3a:	46bd      	mov	sp, r7
 8006d3c:	bd80      	pop	{r7, pc}

08006d3e <_ZNSt6vectorIdSaIdEEC1ESt16initializer_listIdERKS0_>:
      vector(initializer_list<value_type> __l,
 8006d3e:	b5b0      	push	{r4, r5, r7, lr}
 8006d40:	b086      	sub	sp, #24
 8006d42:	af00      	add	r7, sp, #0
 8006d44:	60f8      	str	r0, [r7, #12]
 8006d46:	1d38      	adds	r0, r7, #4
 8006d48:	e880 0006 	stmia.w	r0, {r1, r2}
 8006d4c:	603b      	str	r3, [r7, #0]
      : _Base(__a)
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	6839      	ldr	r1, [r7, #0]
 8006d52:	4618      	mov	r0, r3
 8006d54:	f7fb fd75 	bl	8002842 <_ZNSt12_Vector_baseIdSaIdEEC1ERKS0_>
	_M_range_initialize(__l.begin(), __l.end(),
 8006d58:	1d3b      	adds	r3, r7, #4
 8006d5a:	4618      	mov	r0, r3
 8006d5c:	f000 f810 	bl	8006d80 <_ZNKSt16initializer_listIdE5beginEv>
 8006d60:	4604      	mov	r4, r0
 8006d62:	1d3b      	adds	r3, r7, #4
 8006d64:	4618      	mov	r0, r3
 8006d66:	f000 f816 	bl	8006d96 <_ZNKSt16initializer_listIdE3endEv>
 8006d6a:	4602      	mov	r2, r0
 8006d6c:	462b      	mov	r3, r5
 8006d6e:	4621      	mov	r1, r4
 8006d70:	68f8      	ldr	r0, [r7, #12]
 8006d72:	f000 f822 	bl	8006dba <_ZNSt6vectorIdSaIdEE19_M_range_initializeIPKdEEvT_S5_St20forward_iterator_tag>
      }
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	4618      	mov	r0, r3
 8006d7a:	3718      	adds	r7, #24
 8006d7c:	46bd      	mov	sp, r7
 8006d7e:	bdb0      	pop	{r4, r5, r7, pc}

08006d80 <_ZNKSt16initializer_listIdE5beginEv>:
      constexpr size_type
      size() const noexcept { return _M_len; }

      // First element.
      constexpr const_iterator
      begin() const noexcept { return _M_array; }
 8006d80:	b480      	push	{r7}
 8006d82:	b083      	sub	sp, #12
 8006d84:	af00      	add	r7, sp, #0
 8006d86:	6078      	str	r0, [r7, #4]
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	4618      	mov	r0, r3
 8006d8e:	370c      	adds	r7, #12
 8006d90:	46bd      	mov	sp, r7
 8006d92:	bc80      	pop	{r7}
 8006d94:	4770      	bx	lr

08006d96 <_ZNKSt16initializer_listIdE3endEv>:

      // One past the last element.
      constexpr const_iterator
      end() const noexcept { return begin() + size(); }
 8006d96:	b590      	push	{r4, r7, lr}
 8006d98:	b083      	sub	sp, #12
 8006d9a:	af00      	add	r7, sp, #0
 8006d9c:	6078      	str	r0, [r7, #4]
 8006d9e:	6878      	ldr	r0, [r7, #4]
 8006da0:	f7ff ffee 	bl	8006d80 <_ZNKSt16initializer_listIdE5beginEv>
 8006da4:	4604      	mov	r4, r0
 8006da6:	6878      	ldr	r0, [r7, #4]
 8006da8:	f000 f840 	bl	8006e2c <_ZNKSt16initializer_listIdE4sizeEv>
 8006dac:	4603      	mov	r3, r0
 8006dae:	00db      	lsls	r3, r3, #3
 8006db0:	4423      	add	r3, r4
 8006db2:	4618      	mov	r0, r3
 8006db4:	370c      	adds	r7, #12
 8006db6:	46bd      	mov	sp, r7
 8006db8:	bd90      	pop	{r4, r7, pc}

08006dba <_ZNSt6vectorIdSaIdEE19_M_range_initializeIPKdEEvT_S5_St20forward_iterator_tag>:
	_M_range_initialize(_ForwardIterator __first, _ForwardIterator __last,
 8006dba:	b590      	push	{r4, r7, lr}
 8006dbc:	b087      	sub	sp, #28
 8006dbe:	af00      	add	r7, sp, #0
 8006dc0:	60f8      	str	r0, [r7, #12]
 8006dc2:	60b9      	str	r1, [r7, #8]
 8006dc4:	607a      	str	r2, [r7, #4]
 8006dc6:	703b      	strb	r3, [r7, #0]
	  const size_type __n = std::distance(__first, __last);
 8006dc8:	6879      	ldr	r1, [r7, #4]
 8006dca:	68b8      	ldr	r0, [r7, #8]
 8006dcc:	f000 f839 	bl	8006e42 <_ZSt8distanceIPKdENSt15iterator_traitsIT_E15difference_typeES3_S3_>
 8006dd0:	4603      	mov	r3, r0
 8006dd2:	617b      	str	r3, [r7, #20]
	    = this->_M_allocate(_S_check_init_len(__n, _M_get_Tp_allocator()));
 8006dd4:	68fc      	ldr	r4, [r7, #12]
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	4618      	mov	r0, r3
 8006dda:	f7fb fc31 	bl	8002640 <_ZNSt12_Vector_baseIdSaIdEE19_M_get_Tp_allocatorEv>
 8006dde:	4603      	mov	r3, r0
 8006de0:	4619      	mov	r1, r3
 8006de2:	6978      	ldr	r0, [r7, #20]
 8006de4:	f000 f842 	bl	8006e6c <_ZNSt6vectorIdSaIdEE17_S_check_init_lenEjRKS0_>
 8006de8:	4603      	mov	r3, r0
 8006dea:	4619      	mov	r1, r3
 8006dec:	4620      	mov	r0, r4
 8006dee:	f000 f865 	bl	8006ebc <_ZNSt12_Vector_baseIdSaIdEE11_M_allocateEj>
 8006df2:	4602      	mov	r2, r0
	  this->_M_impl._M_start
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	601a      	str	r2, [r3, #0]
	  this->_M_impl._M_end_of_storage = this->_M_impl._M_start + __n;
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	681a      	ldr	r2, [r3, #0]
 8006dfc:	697b      	ldr	r3, [r7, #20]
 8006dfe:	00db      	lsls	r3, r3, #3
 8006e00:	441a      	add	r2, r3
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	609a      	str	r2, [r3, #8]
	    std::__uninitialized_copy_a(__first, __last,
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	681c      	ldr	r4, [r3, #0]
					_M_get_Tp_allocator());
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	4618      	mov	r0, r3
 8006e0e:	f7fb fc17 	bl	8002640 <_ZNSt12_Vector_baseIdSaIdEE19_M_get_Tp_allocatorEv>
 8006e12:	4603      	mov	r3, r0
	    std::__uninitialized_copy_a(__first, __last,
 8006e14:	4622      	mov	r2, r4
 8006e16:	6879      	ldr	r1, [r7, #4]
 8006e18:	68b8      	ldr	r0, [r7, #8]
 8006e1a:	f000 f863 	bl	8006ee4 <_ZSt22__uninitialized_copy_aIPKdPddET0_T_S4_S3_RSaIT1_E>
 8006e1e:	4602      	mov	r2, r0
	  this->_M_impl._M_finish =
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	605a      	str	r2, [r3, #4]
	}
 8006e24:	bf00      	nop
 8006e26:	371c      	adds	r7, #28
 8006e28:	46bd      	mov	sp, r7
 8006e2a:	bd90      	pop	{r4, r7, pc}

08006e2c <_ZNKSt16initializer_listIdE4sizeEv>:
      size() const noexcept { return _M_len; }
 8006e2c:	b480      	push	{r7}
 8006e2e:	b083      	sub	sp, #12
 8006e30:	af00      	add	r7, sp, #0
 8006e32:	6078      	str	r0, [r7, #4]
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	685b      	ldr	r3, [r3, #4]
 8006e38:	4618      	mov	r0, r3
 8006e3a:	370c      	adds	r7, #12
 8006e3c:	46bd      	mov	sp, r7
 8006e3e:	bc80      	pop	{r7}
 8006e40:	4770      	bx	lr

08006e42 <_ZSt8distanceIPKdENSt15iterator_traitsIT_E15difference_typeES3_S3_>:
   *  and are constant time.  For other %iterator classes they are linear time.
  */
  template<typename _InputIterator>
    inline _GLIBCXX17_CONSTEXPR
    typename iterator_traits<_InputIterator>::difference_type
    distance(_InputIterator __first, _InputIterator __last)
 8006e42:	b5b0      	push	{r4, r5, r7, lr}
 8006e44:	b084      	sub	sp, #16
 8006e46:	af00      	add	r7, sp, #0
 8006e48:	6078      	str	r0, [r7, #4]
 8006e4a:	6039      	str	r1, [r7, #0]
    {
      // concept requirements -- taken care of in __distance
      return std::__distance(__first, __last,
 8006e4c:	687c      	ldr	r4, [r7, #4]
			     std::__iterator_category(__first));
 8006e4e:	1d3b      	adds	r3, r7, #4
 8006e50:	4618      	mov	r0, r3
 8006e52:	f000 f858 	bl	8006f06 <_ZSt19__iterator_categoryIPKdENSt15iterator_traitsIT_E17iterator_categoryERKS3_>
      return std::__distance(__first, __last,
 8006e56:	462a      	mov	r2, r5
 8006e58:	6839      	ldr	r1, [r7, #0]
 8006e5a:	4620      	mov	r0, r4
 8006e5c:	f000 f85c 	bl	8006f18 <_ZSt10__distanceIPKdENSt15iterator_traitsIT_E15difference_typeES3_S3_St26random_access_iterator_tag>
 8006e60:	4603      	mov	r3, r0
    }
 8006e62:	4618      	mov	r0, r3
 8006e64:	3710      	adds	r7, #16
 8006e66:	46bd      	mov	sp, r7
 8006e68:	bdb0      	pop	{r4, r5, r7, pc}
	...

08006e6c <_ZNSt6vectorIdSaIdEE17_S_check_init_lenEjRKS0_>:
      _S_check_init_len(size_type __n, const allocator_type& __a)
 8006e6c:	b590      	push	{r4, r7, lr}
 8006e6e:	b085      	sub	sp, #20
 8006e70:	af00      	add	r7, sp, #0
 8006e72:	6078      	str	r0, [r7, #4]
 8006e74:	6039      	str	r1, [r7, #0]
	if (__n > _S_max_size(_Tp_alloc_type(__a)))
 8006e76:	f107 030c 	add.w	r3, r7, #12
 8006e7a:	6839      	ldr	r1, [r7, #0]
 8006e7c:	4618      	mov	r0, r3
 8006e7e:	f7fb fcd2 	bl	8002826 <_ZNSaIdEC1ERKS_>
 8006e82:	f107 030c 	add.w	r3, r7, #12
 8006e86:	4618      	mov	r0, r3
 8006e88:	f000 f855 	bl	8006f36 <_ZNSt6vectorIdSaIdEE11_S_max_sizeERKS0_>
 8006e8c:	4602      	mov	r2, r0
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	4293      	cmp	r3, r2
 8006e92:	bf8c      	ite	hi
 8006e94:	2301      	movhi	r3, #1
 8006e96:	2300      	movls	r3, #0
 8006e98:	b2dc      	uxtb	r4, r3
 8006e9a:	f107 030c 	add.w	r3, r7, #12
 8006e9e:	4618      	mov	r0, r3
 8006ea0:	f7fb fb3d 	bl	800251e <_ZNSaIdED1Ev>
 8006ea4:	2c00      	cmp	r4, #0
 8006ea6:	d002      	beq.n	8006eae <_ZNSt6vectorIdSaIdEE17_S_check_init_lenEjRKS0_+0x42>
	  __throw_length_error(
 8006ea8:	4803      	ldr	r0, [pc, #12]	; (8006eb8 <_ZNSt6vectorIdSaIdEE17_S_check_init_lenEjRKS0_+0x4c>)
 8006eaa:	f001 fc95 	bl	80087d8 <_ZSt20__throw_length_errorPKc>
	return __n;
 8006eae:	687b      	ldr	r3, [r7, #4]
      }
 8006eb0:	4618      	mov	r0, r3
 8006eb2:	3714      	adds	r7, #20
 8006eb4:	46bd      	mov	sp, r7
 8006eb6:	bd90      	pop	{r4, r7, pc}
 8006eb8:	08009238 	.word	0x08009238

08006ebc <_ZNSt12_Vector_baseIdSaIdEE11_M_allocateEj>:
      _M_allocate(size_t __n)
 8006ebc:	b580      	push	{r7, lr}
 8006ebe:	b082      	sub	sp, #8
 8006ec0:	af00      	add	r7, sp, #0
 8006ec2:	6078      	str	r0, [r7, #4]
 8006ec4:	6039      	str	r1, [r7, #0]
	return __n != 0 ? _Tr::allocate(_M_impl, __n) : pointer();
 8006ec6:	683b      	ldr	r3, [r7, #0]
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d006      	beq.n	8006eda <_ZNSt12_Vector_baseIdSaIdEE11_M_allocateEj+0x1e>
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	6839      	ldr	r1, [r7, #0]
 8006ed0:	4618      	mov	r0, r3
 8006ed2:	f000 f84a 	bl	8006f6a <_ZNSt16allocator_traitsISaIdEE8allocateERS0_j>
 8006ed6:	4603      	mov	r3, r0
 8006ed8:	e000      	b.n	8006edc <_ZNSt12_Vector_baseIdSaIdEE11_M_allocateEj+0x20>
 8006eda:	2300      	movs	r3, #0
      }
 8006edc:	4618      	mov	r0, r3
 8006ede:	3708      	adds	r7, #8
 8006ee0:	46bd      	mov	sp, r7
 8006ee2:	bd80      	pop	{r7, pc}

08006ee4 <_ZSt22__uninitialized_copy_aIPKdPddET0_T_S4_S3_RSaIT1_E>:
	}
    }

  template<typename _InputIterator, typename _ForwardIterator, typename _Tp>
    inline _ForwardIterator
    __uninitialized_copy_a(_InputIterator __first, _InputIterator __last,
 8006ee4:	b580      	push	{r7, lr}
 8006ee6:	b084      	sub	sp, #16
 8006ee8:	af00      	add	r7, sp, #0
 8006eea:	60f8      	str	r0, [r7, #12]
 8006eec:	60b9      	str	r1, [r7, #8]
 8006eee:	607a      	str	r2, [r7, #4]
 8006ef0:	603b      	str	r3, [r7, #0]
			   _ForwardIterator __result, allocator<_Tp>&)
    { return std::uninitialized_copy(__first, __last, __result); }
 8006ef2:	687a      	ldr	r2, [r7, #4]
 8006ef4:	68b9      	ldr	r1, [r7, #8]
 8006ef6:	68f8      	ldr	r0, [r7, #12]
 8006ef8:	f000 f846 	bl	8006f88 <_ZSt18uninitialized_copyIPKdPdET0_T_S4_S3_>
 8006efc:	4603      	mov	r3, r0
 8006efe:	4618      	mov	r0, r3
 8006f00:	3710      	adds	r7, #16
 8006f02:	46bd      	mov	sp, r7
 8006f04:	bd80      	pop	{r7, pc}

08006f06 <_ZSt19__iterator_categoryIPKdENSt15iterator_traitsIT_E17iterator_categoryERKS3_>:
   *  sugar for internal library use only.
  */
  template<typename _Iter>
    inline _GLIBCXX_CONSTEXPR
    typename iterator_traits<_Iter>::iterator_category
    __iterator_category(const _Iter&)
 8006f06:	b480      	push	{r7}
 8006f08:	b083      	sub	sp, #12
 8006f0a:	af00      	add	r7, sp, #0
 8006f0c:	6078      	str	r0, [r7, #4]
    { return typename iterator_traits<_Iter>::iterator_category(); }
 8006f0e:	4618      	mov	r0, r3
 8006f10:	370c      	adds	r7, #12
 8006f12:	46bd      	mov	sp, r7
 8006f14:	bc80      	pop	{r7}
 8006f16:	4770      	bx	lr

08006f18 <_ZSt10__distanceIPKdENSt15iterator_traitsIT_E15difference_typeES3_S3_St26random_access_iterator_tag>:
    __distance(_RandomAccessIterator __first, _RandomAccessIterator __last,
 8006f18:	b480      	push	{r7}
 8006f1a:	b085      	sub	sp, #20
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	60f8      	str	r0, [r7, #12]
 8006f20:	60b9      	str	r1, [r7, #8]
 8006f22:	713a      	strb	r2, [r7, #4]
      return __last - __first;
 8006f24:	68ba      	ldr	r2, [r7, #8]
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	1ad3      	subs	r3, r2, r3
 8006f2a:	10db      	asrs	r3, r3, #3
    }
 8006f2c:	4618      	mov	r0, r3
 8006f2e:	3714      	adds	r7, #20
 8006f30:	46bd      	mov	sp, r7
 8006f32:	bc80      	pop	{r7}
 8006f34:	4770      	bx	lr

08006f36 <_ZNSt6vectorIdSaIdEE11_S_max_sizeERKS0_>:
      _S_max_size(const _Tp_alloc_type& __a) _GLIBCXX_NOEXCEPT
 8006f36:	b580      	push	{r7, lr}
 8006f38:	b084      	sub	sp, #16
 8006f3a:	af00      	add	r7, sp, #0
 8006f3c:	6078      	str	r0, [r7, #4]
	const size_t __diffmax
 8006f3e:	f06f 4370 	mvn.w	r3, #4026531840	; 0xf0000000
 8006f42:	60fb      	str	r3, [r7, #12]
	const size_t __allocmax = _Alloc_traits::max_size(__a);
 8006f44:	6878      	ldr	r0, [r7, #4]
 8006f46:	f000 f831 	bl	8006fac <_ZNSt16allocator_traitsISaIdEE8max_sizeERKS0_>
 8006f4a:	4603      	mov	r3, r0
 8006f4c:	60bb      	str	r3, [r7, #8]
	return (std::min)(__diffmax, __allocmax);
 8006f4e:	f107 0208 	add.w	r2, r7, #8
 8006f52:	f107 030c 	add.w	r3, r7, #12
 8006f56:	4611      	mov	r1, r2
 8006f58:	4618      	mov	r0, r3
 8006f5a:	f000 f833 	bl	8006fc4 <_ZSt3minIjERKT_S2_S2_>
 8006f5e:	4603      	mov	r3, r0
 8006f60:	681b      	ldr	r3, [r3, #0]
      }
 8006f62:	4618      	mov	r0, r3
 8006f64:	3710      	adds	r7, #16
 8006f66:	46bd      	mov	sp, r7
 8006f68:	bd80      	pop	{r7, pc}

08006f6a <_ZNSt16allocator_traitsISaIdEE8allocateERS0_j>:
      allocate(allocator_type& __a, size_type __n)
 8006f6a:	b580      	push	{r7, lr}
 8006f6c:	b082      	sub	sp, #8
 8006f6e:	af00      	add	r7, sp, #0
 8006f70:	6078      	str	r0, [r7, #4]
 8006f72:	6039      	str	r1, [r7, #0]
      { return __a.allocate(__n); }
 8006f74:	2200      	movs	r2, #0
 8006f76:	6839      	ldr	r1, [r7, #0]
 8006f78:	6878      	ldr	r0, [r7, #4]
 8006f7a:	f000 f836 	bl	8006fea <_ZN9__gnu_cxx13new_allocatorIdE8allocateEjPKv>
 8006f7e:	4603      	mov	r3, r0
 8006f80:	4618      	mov	r0, r3
 8006f82:	3708      	adds	r7, #8
 8006f84:	46bd      	mov	sp, r7
 8006f86:	bd80      	pop	{r7, pc}

08006f88 <_ZSt18uninitialized_copyIPKdPdET0_T_S4_S3_>:
    uninitialized_copy(_InputIterator __first, _InputIterator __last,
 8006f88:	b580      	push	{r7, lr}
 8006f8a:	b086      	sub	sp, #24
 8006f8c:	af00      	add	r7, sp, #0
 8006f8e:	60f8      	str	r0, [r7, #12]
 8006f90:	60b9      	str	r1, [r7, #8]
 8006f92:	607a      	str	r2, [r7, #4]
      const bool __assignable = is_assignable<_RefType2, _RefType1>::value;
 8006f94:	2301      	movs	r3, #1
 8006f96:	75fb      	strb	r3, [r7, #23]
	__uninit_copy(__first, __last, __result);
 8006f98:	687a      	ldr	r2, [r7, #4]
 8006f9a:	68b9      	ldr	r1, [r7, #8]
 8006f9c:	68f8      	ldr	r0, [r7, #12]
 8006f9e:	f000 f842 	bl	8007026 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyIPKdPdEET0_T_S6_S5_>
 8006fa2:	4603      	mov	r3, r0
    }
 8006fa4:	4618      	mov	r0, r3
 8006fa6:	3718      	adds	r7, #24
 8006fa8:	46bd      	mov	sp, r7
 8006faa:	bd80      	pop	{r7, pc}

08006fac <_ZNSt16allocator_traitsISaIdEE8max_sizeERKS0_>:
      max_size(const allocator_type& __a) noexcept
 8006fac:	b580      	push	{r7, lr}
 8006fae:	b082      	sub	sp, #8
 8006fb0:	af00      	add	r7, sp, #0
 8006fb2:	6078      	str	r0, [r7, #4]
      { return __a.max_size(); }
 8006fb4:	6878      	ldr	r0, [r7, #4]
 8006fb6:	f000 f846 	bl	8007046 <_ZNK9__gnu_cxx13new_allocatorIdE8max_sizeEv>
 8006fba:	4603      	mov	r3, r0
 8006fbc:	4618      	mov	r0, r3
 8006fbe:	3708      	adds	r7, #8
 8006fc0:	46bd      	mov	sp, r7
 8006fc2:	bd80      	pop	{r7, pc}

08006fc4 <_ZSt3minIjERKT_S2_S2_>:
   *  preprocessor macro.
  */
  template<typename _Tp>
    _GLIBCXX14_CONSTEXPR
    inline const _Tp&
    min(const _Tp& __a, const _Tp& __b)
 8006fc4:	b480      	push	{r7}
 8006fc6:	b083      	sub	sp, #12
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	6078      	str	r0, [r7, #4]
 8006fcc:	6039      	str	r1, [r7, #0]
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return __b < __a ? __b : __a;
      if (__b < __a)
 8006fce:	683b      	ldr	r3, [r7, #0]
 8006fd0:	681a      	ldr	r2, [r3, #0]
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	429a      	cmp	r2, r3
 8006fd8:	d201      	bcs.n	8006fde <_ZSt3minIjERKT_S2_S2_+0x1a>
	return __b;
 8006fda:	683b      	ldr	r3, [r7, #0]
 8006fdc:	e000      	b.n	8006fe0 <_ZSt3minIjERKT_S2_S2_+0x1c>
      return __a;
 8006fde:	687b      	ldr	r3, [r7, #4]
    }
 8006fe0:	4618      	mov	r0, r3
 8006fe2:	370c      	adds	r7, #12
 8006fe4:	46bd      	mov	sp, r7
 8006fe6:	bc80      	pop	{r7}
 8006fe8:	4770      	bx	lr

08006fea <_ZN9__gnu_cxx13new_allocatorIdE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 8006fea:	b580      	push	{r7, lr}
 8006fec:	b084      	sub	sp, #16
 8006fee:	af00      	add	r7, sp, #0
 8006ff0:	60f8      	str	r0, [r7, #12]
 8006ff2:	60b9      	str	r1, [r7, #8]
 8006ff4:	607a      	str	r2, [r7, #4]
	if (__n > this->max_size())
 8006ff6:	68f8      	ldr	r0, [r7, #12]
 8006ff8:	f000 f825 	bl	8007046 <_ZNK9__gnu_cxx13new_allocatorIdE8max_sizeEv>
 8006ffc:	4602      	mov	r2, r0
 8006ffe:	68bb      	ldr	r3, [r7, #8]
 8007000:	4293      	cmp	r3, r2
 8007002:	bf8c      	ite	hi
 8007004:	2301      	movhi	r3, #1
 8007006:	2300      	movls	r3, #0
 8007008:	b2db      	uxtb	r3, r3
 800700a:	2b00      	cmp	r3, #0
 800700c:	d001      	beq.n	8007012 <_ZN9__gnu_cxx13new_allocatorIdE8allocateEjPKv+0x28>
	  std::__throw_bad_alloc();
 800700e:	f001 fbe0 	bl	80087d2 <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 8007012:	68bb      	ldr	r3, [r7, #8]
 8007014:	00db      	lsls	r3, r3, #3
 8007016:	4618      	mov	r0, r3
 8007018:	f001 fbca 	bl	80087b0 <_Znwj>
 800701c:	4603      	mov	r3, r0
      }
 800701e:	4618      	mov	r0, r3
 8007020:	3710      	adds	r7, #16
 8007022:	46bd      	mov	sp, r7
 8007024:	bd80      	pop	{r7, pc}

08007026 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyIPKdPdEET0_T_S6_S5_>:
        __uninit_copy(_InputIterator __first, _InputIterator __last,
 8007026:	b580      	push	{r7, lr}
 8007028:	b084      	sub	sp, #16
 800702a:	af00      	add	r7, sp, #0
 800702c:	60f8      	str	r0, [r7, #12]
 800702e:	60b9      	str	r1, [r7, #8]
 8007030:	607a      	str	r2, [r7, #4]
        { return std::copy(__first, __last, __result); }
 8007032:	687a      	ldr	r2, [r7, #4]
 8007034:	68b9      	ldr	r1, [r7, #8]
 8007036:	68f8      	ldr	r0, [r7, #12]
 8007038:	f000 f810 	bl	800705c <_ZSt4copyIPKdPdET0_T_S4_S3_>
 800703c:	4603      	mov	r3, r0
 800703e:	4618      	mov	r0, r3
 8007040:	3710      	adds	r7, #16
 8007042:	46bd      	mov	sp, r7
 8007044:	bd80      	pop	{r7, pc}

08007046 <_ZNK9__gnu_cxx13new_allocatorIdE8max_sizeEv>:

      size_type
      max_size() const _GLIBCXX_USE_NOEXCEPT
 8007046:	b480      	push	{r7}
 8007048:	b083      	sub	sp, #12
 800704a:	af00      	add	r7, sp, #0
 800704c:	6078      	str	r0, [r7, #4]
      {
#if __PTRDIFF_MAX__ < __SIZE_MAX__
	return size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 800704e:	f06f 4370 	mvn.w	r3, #4026531840	; 0xf0000000
#else
	return size_t(-1) / sizeof(_Tp);
#endif
      }
 8007052:	4618      	mov	r0, r3
 8007054:	370c      	adds	r7, #12
 8007056:	46bd      	mov	sp, r7
 8007058:	bc80      	pop	{r7}
 800705a:	4770      	bx	lr

0800705c <_ZSt4copyIPKdPdET0_T_S4_S3_>:
   *  Note that the end of the output range is permitted to be contained
   *  within [first,last).
  */
  template<typename _II, typename _OI>
    inline _OI
    copy(_II __first, _II __last, _OI __result)
 800705c:	b590      	push	{r4, r7, lr}
 800705e:	b085      	sub	sp, #20
 8007060:	af00      	add	r7, sp, #0
 8007062:	60f8      	str	r0, [r7, #12]
 8007064:	60b9      	str	r1, [r7, #8]
 8007066:	607a      	str	r2, [r7, #4]
      __glibcxx_function_requires(_OutputIteratorConcept<_OI,
	    typename iterator_traits<_II>::value_type>)
      __glibcxx_requires_can_increment_range(__first, __last, __result);

      return std::__copy_move_a2<__is_move_iterator<_II>::__value>
	     (std::__miter_base(__first), std::__miter_base(__last), __result);
 8007068:	68f8      	ldr	r0, [r7, #12]
 800706a:	f000 f80f 	bl	800708c <_ZSt12__miter_baseIPKdET_S2_>
 800706e:	4604      	mov	r4, r0
 8007070:	68b8      	ldr	r0, [r7, #8]
 8007072:	f000 f80b 	bl	800708c <_ZSt12__miter_baseIPKdET_S2_>
 8007076:	4603      	mov	r3, r0
 8007078:	687a      	ldr	r2, [r7, #4]
 800707a:	4619      	mov	r1, r3
 800707c:	4620      	mov	r0, r4
 800707e:	f000 f80f 	bl	80070a0 <_ZSt14__copy_move_a2ILb0EPKdPdET1_T0_S4_S3_>
 8007082:	4603      	mov	r3, r0
    }
 8007084:	4618      	mov	r0, r3
 8007086:	3714      	adds	r7, #20
 8007088:	46bd      	mov	sp, r7
 800708a:	bd90      	pop	{r4, r7, pc}

0800708c <_ZSt12__miter_baseIPKdET_S2_>:

  // Fallback implementation of the function in bits/stl_iterator.h used to
  // remove the move_iterator wrapper.
  template<typename _Iterator>
    inline _Iterator
    __miter_base(_Iterator __it)
 800708c:	b480      	push	{r7}
 800708e:	b083      	sub	sp, #12
 8007090:	af00      	add	r7, sp, #0
 8007092:	6078      	str	r0, [r7, #4]
    { return __it; }
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	4618      	mov	r0, r3
 8007098:	370c      	adds	r7, #12
 800709a:	46bd      	mov	sp, r7
 800709c:	bc80      	pop	{r7}
 800709e:	4770      	bx	lr

080070a0 <_ZSt14__copy_move_a2ILb0EPKdPdET1_T0_S4_S3_>:
    __copy_move_a2(_II __first, _II __last, _OI __result)
 80070a0:	b5b0      	push	{r4, r5, r7, lr}
 80070a2:	b084      	sub	sp, #16
 80070a4:	af00      	add	r7, sp, #0
 80070a6:	60f8      	str	r0, [r7, #12]
 80070a8:	60b9      	str	r1, [r7, #8]
 80070aa:	607a      	str	r2, [r7, #4]
      return std::__niter_wrap(__result,
 80070ac:	68f8      	ldr	r0, [r7, #12]
 80070ae:	f000 f81a 	bl	80070e6 <_ZSt12__niter_baseIPKdET_S2_>
 80070b2:	4604      	mov	r4, r0
 80070b4:	68b8      	ldr	r0, [r7, #8]
 80070b6:	f000 f816 	bl	80070e6 <_ZSt12__niter_baseIPKdET_S2_>
 80070ba:	4605      	mov	r5, r0
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	4618      	mov	r0, r3
 80070c0:	f000 f81b 	bl	80070fa <_ZSt12__niter_baseIPdET_S1_>
 80070c4:	4603      	mov	r3, r0
 80070c6:	461a      	mov	r2, r3
 80070c8:	4629      	mov	r1, r5
 80070ca:	4620      	mov	r0, r4
 80070cc:	f000 f81f 	bl	800710e <_ZSt13__copy_move_aILb0EPKdPdET1_T0_S4_S3_>
 80070d0:	4602      	mov	r2, r0
 80070d2:	1d3b      	adds	r3, r7, #4
 80070d4:	4611      	mov	r1, r2
 80070d6:	4618      	mov	r0, r3
 80070d8:	f000 f82b 	bl	8007132 <_ZSt12__niter_wrapIPdET_RKS1_S1_>
 80070dc:	4603      	mov	r3, r0
    }
 80070de:	4618      	mov	r0, r3
 80070e0:	3710      	adds	r7, #16
 80070e2:	46bd      	mov	sp, r7
 80070e4:	bdb0      	pop	{r4, r5, r7, pc}

080070e6 <_ZSt12__niter_baseIPKdET_S2_>:
    __niter_base(_Iterator __it)
 80070e6:	b480      	push	{r7}
 80070e8:	b083      	sub	sp, #12
 80070ea:	af00      	add	r7, sp, #0
 80070ec:	6078      	str	r0, [r7, #4]
    { return __it; }
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	4618      	mov	r0, r3
 80070f2:	370c      	adds	r7, #12
 80070f4:	46bd      	mov	sp, r7
 80070f6:	bc80      	pop	{r7}
 80070f8:	4770      	bx	lr

080070fa <_ZSt12__niter_baseIPdET_S1_>:
    __niter_base(_Iterator __it)
 80070fa:	b480      	push	{r7}
 80070fc:	b083      	sub	sp, #12
 80070fe:	af00      	add	r7, sp, #0
 8007100:	6078      	str	r0, [r7, #4]
    { return __it; }
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	4618      	mov	r0, r3
 8007106:	370c      	adds	r7, #12
 8007108:	46bd      	mov	sp, r7
 800710a:	bc80      	pop	{r7}
 800710c:	4770      	bx	lr

0800710e <_ZSt13__copy_move_aILb0EPKdPdET1_T0_S4_S3_>:
    __copy_move_a(_II __first, _II __last, _OI __result)
 800710e:	b580      	push	{r7, lr}
 8007110:	b086      	sub	sp, #24
 8007112:	af00      	add	r7, sp, #0
 8007114:	60f8      	str	r0, [r7, #12]
 8007116:	60b9      	str	r1, [r7, #8]
 8007118:	607a      	str	r2, [r7, #4]
      const bool __simple = (__is_trivially_copyable(_ValueTypeI)
 800711a:	2301      	movs	r3, #1
 800711c:	75fb      	strb	r3, [r7, #23]
			      _Category>::__copy_m(__first, __last, __result);
 800711e:	687a      	ldr	r2, [r7, #4]
 8007120:	68b9      	ldr	r1, [r7, #8]
 8007122:	68f8      	ldr	r0, [r7, #12]
 8007124:	f000 f810 	bl	8007148 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIdEEPT_PKS3_S6_S4_>
 8007128:	4603      	mov	r3, r0
    }
 800712a:	4618      	mov	r0, r3
 800712c:	3718      	adds	r7, #24
 800712e:	46bd      	mov	sp, r7
 8007130:	bd80      	pop	{r7, pc}

08007132 <_ZSt12__niter_wrapIPdET_RKS1_S1_>:
    __niter_wrap(const _Iterator&, _Iterator __res)
 8007132:	b480      	push	{r7}
 8007134:	b083      	sub	sp, #12
 8007136:	af00      	add	r7, sp, #0
 8007138:	6078      	str	r0, [r7, #4]
 800713a:	6039      	str	r1, [r7, #0]
    { return __res; }
 800713c:	683b      	ldr	r3, [r7, #0]
 800713e:	4618      	mov	r0, r3
 8007140:	370c      	adds	r7, #12
 8007142:	46bd      	mov	sp, r7
 8007144:	bc80      	pop	{r7}
 8007146:	4770      	bx	lr

08007148 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIdEEPT_PKS3_S6_S4_>:
	__copy_m(const _Tp* __first, const _Tp* __last, _Tp* __result)
 8007148:	b580      	push	{r7, lr}
 800714a:	b086      	sub	sp, #24
 800714c:	af00      	add	r7, sp, #0
 800714e:	60f8      	str	r0, [r7, #12]
 8007150:	60b9      	str	r1, [r7, #8]
 8007152:	607a      	str	r2, [r7, #4]
	  const ptrdiff_t _Num = __last - __first;
 8007154:	68ba      	ldr	r2, [r7, #8]
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	1ad3      	subs	r3, r2, r3
 800715a:	10db      	asrs	r3, r3, #3
 800715c:	617b      	str	r3, [r7, #20]
	  if (_Num)
 800715e:	697b      	ldr	r3, [r7, #20]
 8007160:	2b00      	cmp	r3, #0
 8007162:	d006      	beq.n	8007172 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIdEEPT_PKS3_S6_S4_+0x2a>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 8007164:	697b      	ldr	r3, [r7, #20]
 8007166:	00db      	lsls	r3, r3, #3
 8007168:	461a      	mov	r2, r3
 800716a:	68f9      	ldr	r1, [r7, #12]
 800716c:	6878      	ldr	r0, [r7, #4]
 800716e:	f001 ff23 	bl	8008fb8 <memmove>
	  return __result + _Num;
 8007172:	697b      	ldr	r3, [r7, #20]
 8007174:	00db      	lsls	r3, r3, #3
 8007176:	687a      	ldr	r2, [r7, #4]
 8007178:	4413      	add	r3, r2
	}
 800717a:	4618      	mov	r0, r3
 800717c:	3718      	adds	r7, #24
 800717e:	46bd      	mov	sp, r7
 8007180:	bd80      	pop	{r7, pc}
 8007182:	0000      	movs	r0, r0
 8007184:	0000      	movs	r0, r0
	...

08007188 <_ZN15Kalman_FiltresiC1Ev>:
#include "Kalman.hpp"
#include <math.h>


Kalman_Filtresi::Kalman_Filtresi()  {
 8007188:	b580      	push	{r7, lr}
 800718a:	b082      	sub	sp, #8
 800718c:	af00      	add	r7, sp, #0
 800718e:	6078      	str	r0, [r7, #4]
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	4a29      	ldr	r2, [pc, #164]	; (8007238 <_ZN15Kalman_FiltresiC1Ev+0xb0>)
 8007194:	64da      	str	r2, [r3, #76]	; 0x4c
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	4a27      	ldr	r2, [pc, #156]	; (8007238 <_ZN15Kalman_FiltresiC1Ev+0xb0>)
 800719a:	651a      	str	r2, [r3, #80]	; 0x50
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	4a26      	ldr	r2, [pc, #152]	; (8007238 <_ZN15Kalman_FiltresiC1Ev+0xb0>)
 80071a0:	655a      	str	r2, [r3, #84]	; 0x54
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	4a24      	ldr	r2, [pc, #144]	; (8007238 <_ZN15Kalman_FiltresiC1Ev+0xb0>)
 80071a6:	659a      	str	r2, [r3, #88]	; 0x58
 80071a8:	6879      	ldr	r1, [r7, #4]
 80071aa:	a31f      	add	r3, pc, #124	; (adr r3, 8007228 <_ZN15Kalman_FiltresiC1Ev+0xa0>)
 80071ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071b0:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
 80071b4:	6879      	ldr	r1, [r7, #4]
 80071b6:	a31c      	add	r3, pc, #112	; (adr r3, 8007228 <_ZN15Kalman_FiltresiC1Ev+0xa0>)
 80071b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071bc:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
 80071c0:	6879      	ldr	r1, [r7, #4]
 80071c2:	a319      	add	r3, pc, #100	; (adr r3, 8007228 <_ZN15Kalman_FiltresiC1Ev+0xa0>)
 80071c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071c8:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78
 80071cc:	6879      	ldr	r1, [r7, #4]
 80071ce:	a318      	add	r3, pc, #96	; (adr r3, 8007230 <_ZN15Kalman_FiltresiC1Ev+0xa8>)
 80071d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071d4:	e9c1 2320 	strd	r2, r3, [r1, #128]	; 0x80
 80071d8:	6879      	ldr	r1, [r7, #4]
 80071da:	f04f 0200 	mov.w	r2, #0
 80071de:	4b17      	ldr	r3, [pc, #92]	; (800723c <_ZN15Kalman_FiltresiC1Ev+0xb4>)
 80071e0:	e9c1 2336 	strd	r2, r3, [r1, #216]	; 0xd8
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	4a16      	ldr	r2, [pc, #88]	; (8007240 <_ZN15Kalman_FiltresiC1Ev+0xb8>)
 80071e8:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	22c8      	movs	r2, #200	; 0xc8
 80071f0:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 80071fa:	4618      	mov	r0, r3
 80071fc:	f7f9 fd30 	bl	8000c60 <__aeabi_i2f>
 8007200:	4603      	mov	r3, r0
 8007202:	4619      	mov	r1, r3
 8007204:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8007208:	f7f9 fe32 	bl	8000e70 <__aeabi_fdiv>
 800720c:	4603      	mov	r3, r0
 800720e:	4618      	mov	r0, r3
 8007210:	f7f9 f902 	bl	8000418 <__aeabi_f2d>
 8007214:	4602      	mov	r2, r0
 8007216:	460b      	mov	r3, r1
 8007218:	6879      	ldr	r1, [r7, #4]
 800721a:	e9c1 233a 	strd	r2, r3, [r1, #232]	; 0xe8

}
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	4618      	mov	r0, r3
 8007222:	3708      	adds	r7, #8
 8007224:	46bd      	mov	sp, r7
 8007226:	bd80      	pop	{r7, pc}
 8007228:	47ae147b 	.word	0x47ae147b
 800722c:	3f847ae1 	.word	0x3f847ae1
 8007230:	d2f1a9fc 	.word	0xd2f1a9fc
 8007234:	3f50624d 	.word	0x3f50624d
 8007238:	42c80000 	.word	0x42c80000
 800723c:	40340000 	.word	0x40340000
 8007240:	42654ca3 	.word	0x42654ca3
 8007244:	00000000 	.word	0x00000000

08007248 <_ZN15Kalman_Filtresi3RunEPfS0_>:
	y_prev = y;

	return y;
}

void Kalman_Filtresi::Run(float gyro[3], float acc[3]) {
 8007248:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800724c:	b094      	sub	sp, #80	; 0x50
 800724e:	af00      	add	r7, sp, #0
 8007250:	62f8      	str	r0, [r7, #44]	; 0x2c
 8007252:	62b9      	str	r1, [r7, #40]	; 0x28
 8007254:	627a      	str	r2, [r7, #36]	; 0x24

  float accX = acc[0]; 
 8007256:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	64fb      	str	r3, [r7, #76]	; 0x4c
  float accY = acc[1];
 800725c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800725e:	685b      	ldr	r3, [r3, #4]
 8007260:	64bb      	str	r3, [r7, #72]	; 0x48
  float accZ = acc[2];
 8007262:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007264:	689b      	ldr	r3, [r3, #8]
 8007266:	647b      	str	r3, [r7, #68]	; 0x44

  float gyroX = gyro[0]; 
 8007268:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	643b      	str	r3, [r7, #64]	; 0x40
  float gyroY = gyro[1];
 800726e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007270:	685b      	ldr	r3, [r3, #4]
 8007272:	63fb      	str	r3, [r7, #60]	; 0x3c
  float gyroZ = gyro[2];
 8007274:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007276:	689b      	ldr	r3, [r3, #8]
 8007278:	63bb      	str	r3, [r7, #56]	; 0x38

    //---IMU KSM----
    //=================================
  float acctop=sqrt(accX*accX+accY*accY+accZ*accZ);
 800727a:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800727c:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800727e:	f7f9 fd43 	bl	8000d08 <__aeabi_fmul>
 8007282:	4603      	mov	r3, r0
 8007284:	461c      	mov	r4, r3
 8007286:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8007288:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800728a:	f7f9 fd3d 	bl	8000d08 <__aeabi_fmul>
 800728e:	4603      	mov	r3, r0
 8007290:	4619      	mov	r1, r3
 8007292:	4620      	mov	r0, r4
 8007294:	f7f9 fc30 	bl	8000af8 <__addsf3>
 8007298:	4603      	mov	r3, r0
 800729a:	461c      	mov	r4, r3
 800729c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800729e:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80072a0:	f7f9 fd32 	bl	8000d08 <__aeabi_fmul>
 80072a4:	4603      	mov	r3, r0
 80072a6:	4619      	mov	r1, r3
 80072a8:	4620      	mov	r0, r4
 80072aa:	f7f9 fc25 	bl	8000af8 <__addsf3>
 80072ae:	4603      	mov	r3, r0
 80072b0:	4618      	mov	r0, r3
 80072b2:	f7fa f833 	bl	800131c <_ZSt4sqrtf>
 80072b6:	6378      	str	r0, [r7, #52]	; 0x34

  pitch_acc =  asin(accX/acctop)*rad2deg + PITCH_OFFSET;
 80072b8:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80072ba:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80072bc:	f7f9 fdd8 	bl	8000e70 <__aeabi_fdiv>
 80072c0:	4603      	mov	r3, r0
 80072c2:	4618      	mov	r0, r3
 80072c4:	f7fa f81e 	bl	8001304 <_ZSt4asinf>
 80072c8:	4602      	mov	r2, r0
 80072ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80072d0:	4619      	mov	r1, r3
 80072d2:	4610      	mov	r0, r2
 80072d4:	f7f9 fd18 	bl	8000d08 <__aeabi_fmul>
 80072d8:	4603      	mov	r3, r0
 80072da:	49c1      	ldr	r1, [pc, #772]	; (80075e0 <_ZN15Kalman_Filtresi3RunEPfS0_+0x398>)
 80072dc:	4618      	mov	r0, r3
 80072de:	f7f9 fc09 	bl	8000af4 <__aeabi_fsub>
 80072e2:	4603      	mov	r3, r0
 80072e4:	461a      	mov	r2, r3
 80072e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072e8:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
  roll_acc  =  asin(accY/acctop)*rad2deg + ROLL_OFFSET;
 80072ec:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80072ee:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80072f0:	f7f9 fdbe 	bl	8000e70 <__aeabi_fdiv>
 80072f4:	4603      	mov	r3, r0
 80072f6:	4618      	mov	r0, r3
 80072f8:	f7fa f804 	bl	8001304 <_ZSt4asinf>
 80072fc:	4602      	mov	r2, r0
 80072fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007300:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8007304:	4619      	mov	r1, r3
 8007306:	4610      	mov	r0, r2
 8007308:	f7f9 fcfe 	bl	8000d08 <__aeabi_fmul>
 800730c:	4603      	mov	r3, r0
 800730e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8007312:	4618      	mov	r0, r3
 8007314:	f7f9 fbf0 	bl	8000af8 <__addsf3>
 8007318:	4603      	mov	r3, r0
 800731a:	461a      	mov	r2, r3
 800731c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800731e:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c

  //pitch_acc = lpf(pitch_acc);
  //roll_acc = lpf(roll_acc);


  pitch_gyro = gyroY * st;
 8007322:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8007324:	f7f9 f878 	bl	8000418 <__aeabi_f2d>
 8007328:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800732a:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 800732e:	f7f9 f8cb 	bl	80004c8 <__aeabi_dmul>
 8007332:	4602      	mov	r2, r0
 8007334:	460b      	mov	r3, r1
 8007336:	4610      	mov	r0, r2
 8007338:	4619      	mov	r1, r3
 800733a:	f7f9 fb87 	bl	8000a4c <__aeabi_d2f>
 800733e:	4602      	mov	r2, r0
 8007340:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007342:	f8c3 2138 	str.w	r2, [r3, #312]	; 0x138
  roll_gyro =  gyroX * st;
 8007346:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8007348:	f7f9 f866 	bl	8000418 <__aeabi_f2d>
 800734c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800734e:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 8007352:	f7f9 f8b9 	bl	80004c8 <__aeabi_dmul>
 8007356:	4602      	mov	r2, r0
 8007358:	460b      	mov	r3, r1
 800735a:	4610      	mov	r0, r2
 800735c:	4619      	mov	r1, r3
 800735e:	f7f9 fb75 	bl	8000a4c <__aeabi_d2f>
 8007362:	4602      	mov	r2, r0
 8007364:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007366:	f8c3 2134 	str.w	r2, [r3, #308]	; 0x134
    attitude.pitch_acc = pitch_acc;
    attitude.yaw_acc = yaw_acc;
    //printf("\npitc_acc: %.2f", pitch_acc);
  #endif
    
    if(gyro_ready) {
 800736a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800736c:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 8007370:	2b00      	cmp	r3, #0
 8007372:	f000 8633 	beq.w	8007fdc <_ZN15Kalman_Filtresi3RunEPfS0_+0xd94>

    pitch_comp=(pitch_gyro+pitch_eski)*0.998+pitch_acc*0.002;	//Tmleyen filtre
 8007376:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007378:	f8d3 2138 	ldr.w	r2, [r3, #312]	; 0x138
 800737c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800737e:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8007382:	4619      	mov	r1, r3
 8007384:	4610      	mov	r0, r2
 8007386:	f7f9 fbb7 	bl	8000af8 <__addsf3>
 800738a:	4603      	mov	r3, r0
 800738c:	4618      	mov	r0, r3
 800738e:	f7f9 f843 	bl	8000418 <__aeabi_f2d>
 8007392:	a38f      	add	r3, pc, #572	; (adr r3, 80075d0 <_ZN15Kalman_Filtresi3RunEPfS0_+0x388>)
 8007394:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007398:	f7f9 f896 	bl	80004c8 <__aeabi_dmul>
 800739c:	4602      	mov	r2, r0
 800739e:	460b      	mov	r3, r1
 80073a0:	4614      	mov	r4, r2
 80073a2:	461d      	mov	r5, r3
 80073a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80073a6:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 80073aa:	4618      	mov	r0, r3
 80073ac:	f7f9 f834 	bl	8000418 <__aeabi_f2d>
 80073b0:	a389      	add	r3, pc, #548	; (adr r3, 80075d8 <_ZN15Kalman_Filtresi3RunEPfS0_+0x390>)
 80073b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073b6:	f7f9 f887 	bl	80004c8 <__aeabi_dmul>
 80073ba:	4602      	mov	r2, r0
 80073bc:	460b      	mov	r3, r1
 80073be:	4620      	mov	r0, r4
 80073c0:	4629      	mov	r1, r5
 80073c2:	f7f8 fecb 	bl	800015c <__adddf3>
 80073c6:	4602      	mov	r2, r0
 80073c8:	460b      	mov	r3, r1
 80073ca:	4610      	mov	r0, r2
 80073cc:	4619      	mov	r1, r3
 80073ce:	f7f9 fb3d 	bl	8000a4c <__aeabi_d2f>
 80073d2:	4602      	mov	r2, r0
 80073d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80073d6:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c
    roll_comp =(roll_gyro+roll_eski)*0.998+roll_acc*0.002;		//Tmleyen filtre
 80073da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80073dc:	f8d3 2134 	ldr.w	r2, [r3, #308]	; 0x134
 80073e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80073e2:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80073e6:	4619      	mov	r1, r3
 80073e8:	4610      	mov	r0, r2
 80073ea:	f7f9 fb85 	bl	8000af8 <__addsf3>
 80073ee:	4603      	mov	r3, r0
 80073f0:	4618      	mov	r0, r3
 80073f2:	f7f9 f811 	bl	8000418 <__aeabi_f2d>
 80073f6:	a376      	add	r3, pc, #472	; (adr r3, 80075d0 <_ZN15Kalman_Filtresi3RunEPfS0_+0x388>)
 80073f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073fc:	f7f9 f864 	bl	80004c8 <__aeabi_dmul>
 8007400:	4602      	mov	r2, r0
 8007402:	460b      	mov	r3, r1
 8007404:	4614      	mov	r4, r2
 8007406:	461d      	mov	r5, r3
 8007408:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800740a:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 800740e:	4618      	mov	r0, r3
 8007410:	f7f9 f802 	bl	8000418 <__aeabi_f2d>
 8007414:	a370      	add	r3, pc, #448	; (adr r3, 80075d8 <_ZN15Kalman_Filtresi3RunEPfS0_+0x390>)
 8007416:	e9d3 2300 	ldrd	r2, r3, [r3]
 800741a:	f7f9 f855 	bl	80004c8 <__aeabi_dmul>
 800741e:	4602      	mov	r2, r0
 8007420:	460b      	mov	r3, r1
 8007422:	4620      	mov	r0, r4
 8007424:	4629      	mov	r1, r5
 8007426:	f7f8 fe99 	bl	800015c <__adddf3>
 800742a:	4602      	mov	r2, r0
 800742c:	460b      	mov	r3, r1
 800742e:	4610      	mov	r0, r2
 8007430:	4619      	mov	r1, r3
 8007432:	f7f9 fb0b 	bl	8000a4c <__aeabi_d2f>
 8007436:	4602      	mov	r2, r0
 8007438:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800743a:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140

    pitch_ekf = pitch_ekf - st*pitch_bias + gyroY*(st) + ((pitch_acc - pitch_ekf + st*pitch_bias - gyroY*(st))*(S11_pitch + (sa_p) - S21_pitch*st - (st)*(S12_pitch - S22_pitch*st)))/(Q + S11_pitch + (sa_p) - S21_pitch*st - (st)*(S12_pitch - S22_pitch*st));
 800743e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007440:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8007444:	4618      	mov	r0, r3
 8007446:	f7f8 ffe7 	bl	8000418 <__aeabi_f2d>
 800744a:	4680      	mov	r8, r0
 800744c:	4689      	mov	r9, r1
 800744e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007450:	e9d3 453a 	ldrd	r4, r5, [r3, #232]	; 0xe8
 8007454:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007456:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007458:	4618      	mov	r0, r3
 800745a:	f7f8 ffdd 	bl	8000418 <__aeabi_f2d>
 800745e:	4602      	mov	r2, r0
 8007460:	460b      	mov	r3, r1
 8007462:	4620      	mov	r0, r4
 8007464:	4629      	mov	r1, r5
 8007466:	f7f9 f82f 	bl	80004c8 <__aeabi_dmul>
 800746a:	4602      	mov	r2, r0
 800746c:	460b      	mov	r3, r1
 800746e:	4640      	mov	r0, r8
 8007470:	4649      	mov	r1, r9
 8007472:	f7f8 fe71 	bl	8000158 <__aeabi_dsub>
 8007476:	4602      	mov	r2, r0
 8007478:	460b      	mov	r3, r1
 800747a:	4614      	mov	r4, r2
 800747c:	461d      	mov	r5, r3
 800747e:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8007480:	f7f8 ffca 	bl	8000418 <__aeabi_f2d>
 8007484:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007486:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 800748a:	f7f9 f81d 	bl	80004c8 <__aeabi_dmul>
 800748e:	4602      	mov	r2, r0
 8007490:	460b      	mov	r3, r1
 8007492:	4620      	mov	r0, r4
 8007494:	4629      	mov	r1, r5
 8007496:	f7f8 fe61 	bl	800015c <__adddf3>
 800749a:	4602      	mov	r2, r0
 800749c:	460b      	mov	r3, r1
 800749e:	e9c7 2302 	strd	r2, r3, [r7, #8]
 80074a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074a4:	f8d3 2128 	ldr.w	r2, [r3, #296]	; 0x128
 80074a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074aa:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 80074ae:	4619      	mov	r1, r3
 80074b0:	4610      	mov	r0, r2
 80074b2:	f7f9 fb1f 	bl	8000af4 <__aeabi_fsub>
 80074b6:	4603      	mov	r3, r0
 80074b8:	4618      	mov	r0, r3
 80074ba:	f7f8 ffad 	bl	8000418 <__aeabi_f2d>
 80074be:	4680      	mov	r8, r0
 80074c0:	4689      	mov	r9, r1
 80074c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074c4:	e9d3 453a 	ldrd	r4, r5, [r3, #232]	; 0xe8
 80074c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074cc:	4618      	mov	r0, r3
 80074ce:	f7f8 ffa3 	bl	8000418 <__aeabi_f2d>
 80074d2:	4602      	mov	r2, r0
 80074d4:	460b      	mov	r3, r1
 80074d6:	4620      	mov	r0, r4
 80074d8:	4629      	mov	r1, r5
 80074da:	f7f8 fff5 	bl	80004c8 <__aeabi_dmul>
 80074de:	4602      	mov	r2, r0
 80074e0:	460b      	mov	r3, r1
 80074e2:	4640      	mov	r0, r8
 80074e4:	4649      	mov	r1, r9
 80074e6:	f7f8 fe39 	bl	800015c <__adddf3>
 80074ea:	4602      	mov	r2, r0
 80074ec:	460b      	mov	r3, r1
 80074ee:	4614      	mov	r4, r2
 80074f0:	461d      	mov	r5, r3
 80074f2:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80074f4:	f7f8 ff90 	bl	8000418 <__aeabi_f2d>
 80074f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074fa:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 80074fe:	f7f8 ffe3 	bl	80004c8 <__aeabi_dmul>
 8007502:	4602      	mov	r2, r0
 8007504:	460b      	mov	r3, r1
 8007506:	4620      	mov	r0, r4
 8007508:	4629      	mov	r1, r5
 800750a:	f7f8 fe25 	bl	8000158 <__aeabi_dsub>
 800750e:	4602      	mov	r2, r0
 8007510:	460b      	mov	r3, r1
 8007512:	e9c7 2300 	strd	r2, r3, [r7]
 8007516:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007518:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800751a:	4618      	mov	r0, r3
 800751c:	f7f8 ff7c 	bl	8000418 <__aeabi_f2d>
 8007520:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007522:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 8007526:	f7f8 fe19 	bl	800015c <__adddf3>
 800752a:	4602      	mov	r2, r0
 800752c:	460b      	mov	r3, r1
 800752e:	4614      	mov	r4, r2
 8007530:	461d      	mov	r5, r3
 8007532:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007534:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007536:	4618      	mov	r0, r3
 8007538:	f7f8 ff6e 	bl	8000418 <__aeabi_f2d>
 800753c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800753e:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 8007542:	f7f8 ffc1 	bl	80004c8 <__aeabi_dmul>
 8007546:	4602      	mov	r2, r0
 8007548:	460b      	mov	r3, r1
 800754a:	4620      	mov	r0, r4
 800754c:	4629      	mov	r1, r5
 800754e:	f7f8 fe03 	bl	8000158 <__aeabi_dsub>
 8007552:	4602      	mov	r2, r0
 8007554:	460b      	mov	r3, r1
 8007556:	4692      	mov	sl, r2
 8007558:	469b      	mov	fp, r3
 800755a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800755c:	e9d3 893a 	ldrd	r8, r9, [r3, #232]	; 0xe8
 8007560:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007562:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007564:	4618      	mov	r0, r3
 8007566:	f7f8 ff57 	bl	8000418 <__aeabi_f2d>
 800756a:	4604      	mov	r4, r0
 800756c:	460d      	mov	r5, r1
 800756e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007570:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007572:	4618      	mov	r0, r3
 8007574:	f7f8 ff50 	bl	8000418 <__aeabi_f2d>
 8007578:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800757a:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 800757e:	f7f8 ffa3 	bl	80004c8 <__aeabi_dmul>
 8007582:	4602      	mov	r2, r0
 8007584:	460b      	mov	r3, r1
 8007586:	4620      	mov	r0, r4
 8007588:	4629      	mov	r1, r5
 800758a:	f7f8 fde5 	bl	8000158 <__aeabi_dsub>
 800758e:	4602      	mov	r2, r0
 8007590:	460b      	mov	r3, r1
 8007592:	4640      	mov	r0, r8
 8007594:	4649      	mov	r1, r9
 8007596:	f7f8 ff97 	bl	80004c8 <__aeabi_dmul>
 800759a:	4602      	mov	r2, r0
 800759c:	460b      	mov	r3, r1
 800759e:	4650      	mov	r0, sl
 80075a0:	4659      	mov	r1, fp
 80075a2:	f7f8 fdd9 	bl	8000158 <__aeabi_dsub>
 80075a6:	4602      	mov	r2, r0
 80075a8:	460b      	mov	r3, r1
 80075aa:	e9d7 0100 	ldrd	r0, r1, [r7]
 80075ae:	f7f8 ff8b 	bl	80004c8 <__aeabi_dmul>
 80075b2:	4602      	mov	r2, r0
 80075b4:	460b      	mov	r3, r1
 80075b6:	e9c7 2300 	strd	r2, r3, [r7]
 80075ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075bc:	e9d3 4536 	ldrd	r4, r5, [r3, #216]	; 0xd8
 80075c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80075c4:	4618      	mov	r0, r3
 80075c6:	f7f8 ff27 	bl	8000418 <__aeabi_f2d>
 80075ca:	4602      	mov	r2, r0
 80075cc:	e00a      	b.n	80075e4 <_ZN15Kalman_Filtresi3RunEPfS0_+0x39c>
 80075ce:	bf00      	nop
 80075d0:	b22d0e56 	.word	0xb22d0e56
 80075d4:	3fefef9d 	.word	0x3fefef9d
 80075d8:	d2f1a9fc 	.word	0xd2f1a9fc
 80075dc:	3f60624d 	.word	0x3f60624d
 80075e0:	40500000 	.word	0x40500000
 80075e4:	460b      	mov	r3, r1
 80075e6:	4620      	mov	r0, r4
 80075e8:	4629      	mov	r1, r5
 80075ea:	f7f8 fdb7 	bl	800015c <__adddf3>
 80075ee:	4602      	mov	r2, r0
 80075f0:	460b      	mov	r3, r1
 80075f2:	4610      	mov	r0, r2
 80075f4:	4619      	mov	r1, r3
 80075f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075f8:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 80075fc:	f7f8 fdae 	bl	800015c <__adddf3>
 8007600:	4602      	mov	r2, r0
 8007602:	460b      	mov	r3, r1
 8007604:	4614      	mov	r4, r2
 8007606:	461d      	mov	r5, r3
 8007608:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800760a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800760c:	4618      	mov	r0, r3
 800760e:	f7f8 ff03 	bl	8000418 <__aeabi_f2d>
 8007612:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007614:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 8007618:	f7f8 ff56 	bl	80004c8 <__aeabi_dmul>
 800761c:	4602      	mov	r2, r0
 800761e:	460b      	mov	r3, r1
 8007620:	4620      	mov	r0, r4
 8007622:	4629      	mov	r1, r5
 8007624:	f7f8 fd98 	bl	8000158 <__aeabi_dsub>
 8007628:	4602      	mov	r2, r0
 800762a:	460b      	mov	r3, r1
 800762c:	4692      	mov	sl, r2
 800762e:	469b      	mov	fp, r3
 8007630:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007632:	e9d3 893a 	ldrd	r8, r9, [r3, #232]	; 0xe8
 8007636:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007638:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800763a:	4618      	mov	r0, r3
 800763c:	f7f8 feec 	bl	8000418 <__aeabi_f2d>
 8007640:	4604      	mov	r4, r0
 8007642:	460d      	mov	r5, r1
 8007644:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007646:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007648:	4618      	mov	r0, r3
 800764a:	f7f8 fee5 	bl	8000418 <__aeabi_f2d>
 800764e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007650:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 8007654:	f7f8 ff38 	bl	80004c8 <__aeabi_dmul>
 8007658:	4602      	mov	r2, r0
 800765a:	460b      	mov	r3, r1
 800765c:	4620      	mov	r0, r4
 800765e:	4629      	mov	r1, r5
 8007660:	f7f8 fd7a 	bl	8000158 <__aeabi_dsub>
 8007664:	4602      	mov	r2, r0
 8007666:	460b      	mov	r3, r1
 8007668:	4640      	mov	r0, r8
 800766a:	4649      	mov	r1, r9
 800766c:	f7f8 ff2c 	bl	80004c8 <__aeabi_dmul>
 8007670:	4602      	mov	r2, r0
 8007672:	460b      	mov	r3, r1
 8007674:	4650      	mov	r0, sl
 8007676:	4659      	mov	r1, fp
 8007678:	f7f8 fd6e 	bl	8000158 <__aeabi_dsub>
 800767c:	4602      	mov	r2, r0
 800767e:	460b      	mov	r3, r1
 8007680:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007684:	f7f9 f84a 	bl	800071c <__aeabi_ddiv>
 8007688:	4602      	mov	r2, r0
 800768a:	460b      	mov	r3, r1
 800768c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007690:	f7f8 fd64 	bl	800015c <__adddf3>
 8007694:	4602      	mov	r2, r0
 8007696:	460b      	mov	r3, r1
 8007698:	4610      	mov	r0, r2
 800769a:	4619      	mov	r1, r3
 800769c:	f7f9 f9d6 	bl	8000a4c <__aeabi_d2f>
 80076a0:	4602      	mov	r2, r0
 80076a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80076a4:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148
  pitch_bias = pitch_bias + ((S21_pitch + (sb_p) - S22_pitch*(st))*(pitch_acc - pitch_ekf + st*pitch_bias - gyroY*(st)))/(Q + S11_pitch + (sa_p) - S21_pitch*st - (st)*(S12_pitch - S22_pitch*st));
 80076a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80076aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076ac:	4618      	mov	r0, r3
 80076ae:	f7f8 feb3 	bl	8000418 <__aeabi_f2d>
 80076b2:	e9c7 0102 	strd	r0, r1, [r7, #8]
 80076b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80076b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80076ba:	4618      	mov	r0, r3
 80076bc:	f7f8 feac 	bl	8000418 <__aeabi_f2d>
 80076c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80076c2:	e9d3 2320 	ldrd	r2, r3, [r3, #128]	; 0x80
 80076c6:	f7f8 fd49 	bl	800015c <__adddf3>
 80076ca:	4602      	mov	r2, r0
 80076cc:	460b      	mov	r3, r1
 80076ce:	4614      	mov	r4, r2
 80076d0:	461d      	mov	r5, r3
 80076d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80076d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80076d6:	4618      	mov	r0, r3
 80076d8:	f7f8 fe9e 	bl	8000418 <__aeabi_f2d>
 80076dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80076de:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 80076e2:	f7f8 fef1 	bl	80004c8 <__aeabi_dmul>
 80076e6:	4602      	mov	r2, r0
 80076e8:	460b      	mov	r3, r1
 80076ea:	4620      	mov	r0, r4
 80076ec:	4629      	mov	r1, r5
 80076ee:	f7f8 fd33 	bl	8000158 <__aeabi_dsub>
 80076f2:	4602      	mov	r2, r0
 80076f4:	460b      	mov	r3, r1
 80076f6:	4692      	mov	sl, r2
 80076f8:	469b      	mov	fp, r3
 80076fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80076fc:	f8d3 2128 	ldr.w	r2, [r3, #296]	; 0x128
 8007700:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007702:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8007706:	4619      	mov	r1, r3
 8007708:	4610      	mov	r0, r2
 800770a:	f7f9 f9f3 	bl	8000af4 <__aeabi_fsub>
 800770e:	4603      	mov	r3, r0
 8007710:	4618      	mov	r0, r3
 8007712:	f7f8 fe81 	bl	8000418 <__aeabi_f2d>
 8007716:	4680      	mov	r8, r0
 8007718:	4689      	mov	r9, r1
 800771a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800771c:	e9d3 453a 	ldrd	r4, r5, [r3, #232]	; 0xe8
 8007720:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007722:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007724:	4618      	mov	r0, r3
 8007726:	f7f8 fe77 	bl	8000418 <__aeabi_f2d>
 800772a:	4602      	mov	r2, r0
 800772c:	460b      	mov	r3, r1
 800772e:	4620      	mov	r0, r4
 8007730:	4629      	mov	r1, r5
 8007732:	f7f8 fec9 	bl	80004c8 <__aeabi_dmul>
 8007736:	4602      	mov	r2, r0
 8007738:	460b      	mov	r3, r1
 800773a:	4640      	mov	r0, r8
 800773c:	4649      	mov	r1, r9
 800773e:	f7f8 fd0d 	bl	800015c <__adddf3>
 8007742:	4602      	mov	r2, r0
 8007744:	460b      	mov	r3, r1
 8007746:	4614      	mov	r4, r2
 8007748:	461d      	mov	r5, r3
 800774a:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800774c:	f7f8 fe64 	bl	8000418 <__aeabi_f2d>
 8007750:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007752:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 8007756:	f7f8 feb7 	bl	80004c8 <__aeabi_dmul>
 800775a:	4602      	mov	r2, r0
 800775c:	460b      	mov	r3, r1
 800775e:	4620      	mov	r0, r4
 8007760:	4629      	mov	r1, r5
 8007762:	f7f8 fcf9 	bl	8000158 <__aeabi_dsub>
 8007766:	4602      	mov	r2, r0
 8007768:	460b      	mov	r3, r1
 800776a:	4650      	mov	r0, sl
 800776c:	4659      	mov	r1, fp
 800776e:	f7f8 feab 	bl	80004c8 <__aeabi_dmul>
 8007772:	4602      	mov	r2, r0
 8007774:	460b      	mov	r3, r1
 8007776:	e9c7 2300 	strd	r2, r3, [r7]
 800777a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800777c:	e9d3 4536 	ldrd	r4, r5, [r3, #216]	; 0xd8
 8007780:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007782:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007784:	4618      	mov	r0, r3
 8007786:	f7f8 fe47 	bl	8000418 <__aeabi_f2d>
 800778a:	4602      	mov	r2, r0
 800778c:	460b      	mov	r3, r1
 800778e:	4620      	mov	r0, r4
 8007790:	4629      	mov	r1, r5
 8007792:	f7f8 fce3 	bl	800015c <__adddf3>
 8007796:	4602      	mov	r2, r0
 8007798:	460b      	mov	r3, r1
 800779a:	4610      	mov	r0, r2
 800779c:	4619      	mov	r1, r3
 800779e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077a0:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 80077a4:	f7f8 fcda 	bl	800015c <__adddf3>
 80077a8:	4602      	mov	r2, r0
 80077aa:	460b      	mov	r3, r1
 80077ac:	4614      	mov	r4, r2
 80077ae:	461d      	mov	r5, r3
 80077b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80077b4:	4618      	mov	r0, r3
 80077b6:	f7f8 fe2f 	bl	8000418 <__aeabi_f2d>
 80077ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077bc:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 80077c0:	f7f8 fe82 	bl	80004c8 <__aeabi_dmul>
 80077c4:	4602      	mov	r2, r0
 80077c6:	460b      	mov	r3, r1
 80077c8:	4620      	mov	r0, r4
 80077ca:	4629      	mov	r1, r5
 80077cc:	f7f8 fcc4 	bl	8000158 <__aeabi_dsub>
 80077d0:	4602      	mov	r2, r0
 80077d2:	460b      	mov	r3, r1
 80077d4:	4692      	mov	sl, r2
 80077d6:	469b      	mov	fp, r3
 80077d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077da:	e9d3 893a 	ldrd	r8, r9, [r3, #232]	; 0xe8
 80077de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80077e2:	4618      	mov	r0, r3
 80077e4:	f7f8 fe18 	bl	8000418 <__aeabi_f2d>
 80077e8:	4604      	mov	r4, r0
 80077ea:	460d      	mov	r5, r1
 80077ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80077f0:	4618      	mov	r0, r3
 80077f2:	f7f8 fe11 	bl	8000418 <__aeabi_f2d>
 80077f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077f8:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 80077fc:	f7f8 fe64 	bl	80004c8 <__aeabi_dmul>
 8007800:	4602      	mov	r2, r0
 8007802:	460b      	mov	r3, r1
 8007804:	4620      	mov	r0, r4
 8007806:	4629      	mov	r1, r5
 8007808:	f7f8 fca6 	bl	8000158 <__aeabi_dsub>
 800780c:	4602      	mov	r2, r0
 800780e:	460b      	mov	r3, r1
 8007810:	4640      	mov	r0, r8
 8007812:	4649      	mov	r1, r9
 8007814:	f7f8 fe58 	bl	80004c8 <__aeabi_dmul>
 8007818:	4602      	mov	r2, r0
 800781a:	460b      	mov	r3, r1
 800781c:	4650      	mov	r0, sl
 800781e:	4659      	mov	r1, fp
 8007820:	f7f8 fc9a 	bl	8000158 <__aeabi_dsub>
 8007824:	4602      	mov	r2, r0
 8007826:	460b      	mov	r3, r1
 8007828:	e9d7 0100 	ldrd	r0, r1, [r7]
 800782c:	f7f8 ff76 	bl	800071c <__aeabi_ddiv>
 8007830:	4602      	mov	r2, r0
 8007832:	460b      	mov	r3, r1
 8007834:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007838:	f7f8 fc90 	bl	800015c <__adddf3>
 800783c:	4602      	mov	r2, r0
 800783e:	460b      	mov	r3, r1
 8007840:	4610      	mov	r0, r2
 8007842:	4619      	mov	r1, r3
 8007844:	f7f9 f902 	bl	8000a4c <__aeabi_d2f>
 8007848:	4602      	mov	r2, r0
 800784a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800784c:	631a      	str	r2, [r3, #48]	; 0x30

  S11_pitch = -((S11_pitch + (sa_p) - S21_pitch*st - (st)*(S12_pitch - S22_pitch*st))/(Q + S11_pitch + (sa_p) - S21_pitch*st - (st)*(S12_pitch - S22_pitch*st)) - 1)*(S11_pitch + (sa_p) - S21_pitch*st - (st)*(S12_pitch - S22_pitch*st));
 800784e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007850:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007852:	4618      	mov	r0, r3
 8007854:	f7f8 fde0 	bl	8000418 <__aeabi_f2d>
 8007858:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800785a:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 800785e:	f7f8 fc7d 	bl	800015c <__adddf3>
 8007862:	4602      	mov	r2, r0
 8007864:	460b      	mov	r3, r1
 8007866:	4614      	mov	r4, r2
 8007868:	461d      	mov	r5, r3
 800786a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800786c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800786e:	4618      	mov	r0, r3
 8007870:	f7f8 fdd2 	bl	8000418 <__aeabi_f2d>
 8007874:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007876:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 800787a:	f7f8 fe25 	bl	80004c8 <__aeabi_dmul>
 800787e:	4602      	mov	r2, r0
 8007880:	460b      	mov	r3, r1
 8007882:	4620      	mov	r0, r4
 8007884:	4629      	mov	r1, r5
 8007886:	f7f8 fc67 	bl	8000158 <__aeabi_dsub>
 800788a:	4602      	mov	r2, r0
 800788c:	460b      	mov	r3, r1
 800788e:	4692      	mov	sl, r2
 8007890:	469b      	mov	fp, r3
 8007892:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007894:	e9d3 453a 	ldrd	r4, r5, [r3, #232]	; 0xe8
 8007898:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800789a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800789c:	4618      	mov	r0, r3
 800789e:	f7f8 fdbb 	bl	8000418 <__aeabi_f2d>
 80078a2:	4680      	mov	r8, r0
 80078a4:	4689      	mov	r9, r1
 80078a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80078aa:	4618      	mov	r0, r3
 80078ac:	f7f8 fdb4 	bl	8000418 <__aeabi_f2d>
 80078b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078b2:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 80078b6:	f7f8 fe07 	bl	80004c8 <__aeabi_dmul>
 80078ba:	4602      	mov	r2, r0
 80078bc:	460b      	mov	r3, r1
 80078be:	4640      	mov	r0, r8
 80078c0:	4649      	mov	r1, r9
 80078c2:	f7f8 fc49 	bl	8000158 <__aeabi_dsub>
 80078c6:	4602      	mov	r2, r0
 80078c8:	460b      	mov	r3, r1
 80078ca:	4620      	mov	r0, r4
 80078cc:	4629      	mov	r1, r5
 80078ce:	f7f8 fdfb 	bl	80004c8 <__aeabi_dmul>
 80078d2:	4602      	mov	r2, r0
 80078d4:	460b      	mov	r3, r1
 80078d6:	4650      	mov	r0, sl
 80078d8:	4659      	mov	r1, fp
 80078da:	f7f8 fc3d 	bl	8000158 <__aeabi_dsub>
 80078de:	4602      	mov	r2, r0
 80078e0:	460b      	mov	r3, r1
 80078e2:	e9c7 2302 	strd	r2, r3, [r7, #8]
 80078e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078e8:	e9d3 4536 	ldrd	r4, r5, [r3, #216]	; 0xd8
 80078ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80078f0:	4618      	mov	r0, r3
 80078f2:	f7f8 fd91 	bl	8000418 <__aeabi_f2d>
 80078f6:	4602      	mov	r2, r0
 80078f8:	460b      	mov	r3, r1
 80078fa:	4620      	mov	r0, r4
 80078fc:	4629      	mov	r1, r5
 80078fe:	f7f8 fc2d 	bl	800015c <__adddf3>
 8007902:	4602      	mov	r2, r0
 8007904:	460b      	mov	r3, r1
 8007906:	4610      	mov	r0, r2
 8007908:	4619      	mov	r1, r3
 800790a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800790c:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 8007910:	f7f8 fc24 	bl	800015c <__adddf3>
 8007914:	4602      	mov	r2, r0
 8007916:	460b      	mov	r3, r1
 8007918:	4614      	mov	r4, r2
 800791a:	461d      	mov	r5, r3
 800791c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800791e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007920:	4618      	mov	r0, r3
 8007922:	f7f8 fd79 	bl	8000418 <__aeabi_f2d>
 8007926:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007928:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 800792c:	f7f8 fdcc 	bl	80004c8 <__aeabi_dmul>
 8007930:	4602      	mov	r2, r0
 8007932:	460b      	mov	r3, r1
 8007934:	4620      	mov	r0, r4
 8007936:	4629      	mov	r1, r5
 8007938:	f7f8 fc0e 	bl	8000158 <__aeabi_dsub>
 800793c:	4602      	mov	r2, r0
 800793e:	460b      	mov	r3, r1
 8007940:	4692      	mov	sl, r2
 8007942:	469b      	mov	fp, r3
 8007944:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007946:	e9d3 893a 	ldrd	r8, r9, [r3, #232]	; 0xe8
 800794a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800794c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800794e:	4618      	mov	r0, r3
 8007950:	f7f8 fd62 	bl	8000418 <__aeabi_f2d>
 8007954:	4604      	mov	r4, r0
 8007956:	460d      	mov	r5, r1
 8007958:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800795a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800795c:	4618      	mov	r0, r3
 800795e:	f7f8 fd5b 	bl	8000418 <__aeabi_f2d>
 8007962:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007964:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 8007968:	f7f8 fdae 	bl	80004c8 <__aeabi_dmul>
 800796c:	4602      	mov	r2, r0
 800796e:	460b      	mov	r3, r1
 8007970:	4620      	mov	r0, r4
 8007972:	4629      	mov	r1, r5
 8007974:	f7f8 fbf0 	bl	8000158 <__aeabi_dsub>
 8007978:	4602      	mov	r2, r0
 800797a:	460b      	mov	r3, r1
 800797c:	4640      	mov	r0, r8
 800797e:	4649      	mov	r1, r9
 8007980:	f7f8 fda2 	bl	80004c8 <__aeabi_dmul>
 8007984:	4602      	mov	r2, r0
 8007986:	460b      	mov	r3, r1
 8007988:	4650      	mov	r0, sl
 800798a:	4659      	mov	r1, fp
 800798c:	f7f8 fbe4 	bl	8000158 <__aeabi_dsub>
 8007990:	4602      	mov	r2, r0
 8007992:	460b      	mov	r3, r1
 8007994:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007998:	f7f8 fec0 	bl	800071c <__aeabi_ddiv>
 800799c:	4602      	mov	r2, r0
 800799e:	460b      	mov	r3, r1
 80079a0:	4610      	mov	r0, r2
 80079a2:	4619      	mov	r1, r3
 80079a4:	f04f 0200 	mov.w	r2, #0
 80079a8:	4bbc      	ldr	r3, [pc, #752]	; (8007c9c <_ZN15Kalman_Filtresi3RunEPfS0_+0xa54>)
 80079aa:	f7f8 fbd5 	bl	8000158 <__aeabi_dsub>
 80079ae:	4602      	mov	r2, r0
 80079b0:	460b      	mov	r3, r1
 80079b2:	61ba      	str	r2, [r7, #24]
 80079b4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80079b8:	61fb      	str	r3, [r7, #28]
 80079ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80079be:	4618      	mov	r0, r3
 80079c0:	f7f8 fd2a 	bl	8000418 <__aeabi_f2d>
 80079c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079c6:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 80079ca:	f7f8 fbc7 	bl	800015c <__adddf3>
 80079ce:	4602      	mov	r2, r0
 80079d0:	460b      	mov	r3, r1
 80079d2:	4614      	mov	r4, r2
 80079d4:	461d      	mov	r5, r3
 80079d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80079da:	4618      	mov	r0, r3
 80079dc:	f7f8 fd1c 	bl	8000418 <__aeabi_f2d>
 80079e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079e2:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 80079e6:	f7f8 fd6f 	bl	80004c8 <__aeabi_dmul>
 80079ea:	4602      	mov	r2, r0
 80079ec:	460b      	mov	r3, r1
 80079ee:	4620      	mov	r0, r4
 80079f0:	4629      	mov	r1, r5
 80079f2:	f7f8 fbb1 	bl	8000158 <__aeabi_dsub>
 80079f6:	4602      	mov	r2, r0
 80079f8:	460b      	mov	r3, r1
 80079fa:	4692      	mov	sl, r2
 80079fc:	469b      	mov	fp, r3
 80079fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a00:	e9d3 453a 	ldrd	r4, r5, [r3, #232]	; 0xe8
 8007a04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a06:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007a08:	4618      	mov	r0, r3
 8007a0a:	f7f8 fd05 	bl	8000418 <__aeabi_f2d>
 8007a0e:	4680      	mov	r8, r0
 8007a10:	4689      	mov	r9, r1
 8007a12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007a16:	4618      	mov	r0, r3
 8007a18:	f7f8 fcfe 	bl	8000418 <__aeabi_f2d>
 8007a1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a1e:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 8007a22:	f7f8 fd51 	bl	80004c8 <__aeabi_dmul>
 8007a26:	4602      	mov	r2, r0
 8007a28:	460b      	mov	r3, r1
 8007a2a:	4640      	mov	r0, r8
 8007a2c:	4649      	mov	r1, r9
 8007a2e:	f7f8 fb93 	bl	8000158 <__aeabi_dsub>
 8007a32:	4602      	mov	r2, r0
 8007a34:	460b      	mov	r3, r1
 8007a36:	4620      	mov	r0, r4
 8007a38:	4629      	mov	r1, r5
 8007a3a:	f7f8 fd45 	bl	80004c8 <__aeabi_dmul>
 8007a3e:	4602      	mov	r2, r0
 8007a40:	460b      	mov	r3, r1
 8007a42:	4650      	mov	r0, sl
 8007a44:	4659      	mov	r1, fp
 8007a46:	f7f8 fb87 	bl	8000158 <__aeabi_dsub>
 8007a4a:	4602      	mov	r2, r0
 8007a4c:	460b      	mov	r3, r1
 8007a4e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8007a52:	f7f8 fd39 	bl	80004c8 <__aeabi_dmul>
 8007a56:	4602      	mov	r2, r0
 8007a58:	460b      	mov	r3, r1
 8007a5a:	4610      	mov	r0, r2
 8007a5c:	4619      	mov	r1, r3
 8007a5e:	f7f8 fff5 	bl	8000a4c <__aeabi_d2f>
 8007a62:	4602      	mov	r2, r0
 8007a64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a66:	64da      	str	r2, [r3, #76]	; 0x4c
  S12_pitch = -((S11_pitch + (sa_p) - S21_pitch*st - (st)*(S12_pitch - S22_pitch*st))/(Q + S11_pitch + (sa_p) - S21_pitch*st - (st)*(S12_pitch - S22_pitch*st)) - 1)*(S12_pitch + (sa_p) - S22_pitch*st);
 8007a68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007a6c:	4618      	mov	r0, r3
 8007a6e:	f7f8 fcd3 	bl	8000418 <__aeabi_f2d>
 8007a72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a74:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 8007a78:	f7f8 fb70 	bl	800015c <__adddf3>
 8007a7c:	4602      	mov	r2, r0
 8007a7e:	460b      	mov	r3, r1
 8007a80:	4614      	mov	r4, r2
 8007a82:	461d      	mov	r5, r3
 8007a84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a88:	4618      	mov	r0, r3
 8007a8a:	f7f8 fcc5 	bl	8000418 <__aeabi_f2d>
 8007a8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a90:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 8007a94:	f7f8 fd18 	bl	80004c8 <__aeabi_dmul>
 8007a98:	4602      	mov	r2, r0
 8007a9a:	460b      	mov	r3, r1
 8007a9c:	4620      	mov	r0, r4
 8007a9e:	4629      	mov	r1, r5
 8007aa0:	f7f8 fb5a 	bl	8000158 <__aeabi_dsub>
 8007aa4:	4602      	mov	r2, r0
 8007aa6:	460b      	mov	r3, r1
 8007aa8:	4692      	mov	sl, r2
 8007aaa:	469b      	mov	fp, r3
 8007aac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007aae:	e9d3 453a 	ldrd	r4, r5, [r3, #232]	; 0xe8
 8007ab2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ab4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007ab6:	4618      	mov	r0, r3
 8007ab8:	f7f8 fcae 	bl	8000418 <__aeabi_f2d>
 8007abc:	4680      	mov	r8, r0
 8007abe:	4689      	mov	r9, r1
 8007ac0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ac2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007ac4:	4618      	mov	r0, r3
 8007ac6:	f7f8 fca7 	bl	8000418 <__aeabi_f2d>
 8007aca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007acc:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 8007ad0:	f7f8 fcfa 	bl	80004c8 <__aeabi_dmul>
 8007ad4:	4602      	mov	r2, r0
 8007ad6:	460b      	mov	r3, r1
 8007ad8:	4640      	mov	r0, r8
 8007ada:	4649      	mov	r1, r9
 8007adc:	f7f8 fb3c 	bl	8000158 <__aeabi_dsub>
 8007ae0:	4602      	mov	r2, r0
 8007ae2:	460b      	mov	r3, r1
 8007ae4:	4620      	mov	r0, r4
 8007ae6:	4629      	mov	r1, r5
 8007ae8:	f7f8 fcee 	bl	80004c8 <__aeabi_dmul>
 8007aec:	4602      	mov	r2, r0
 8007aee:	460b      	mov	r3, r1
 8007af0:	4650      	mov	r0, sl
 8007af2:	4659      	mov	r1, fp
 8007af4:	f7f8 fb30 	bl	8000158 <__aeabi_dsub>
 8007af8:	4602      	mov	r2, r0
 8007afa:	460b      	mov	r3, r1
 8007afc:	4692      	mov	sl, r2
 8007afe:	469b      	mov	fp, r3
 8007b00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b02:	e9d3 4536 	ldrd	r4, r5, [r3, #216]	; 0xd8
 8007b06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007b0a:	4618      	mov	r0, r3
 8007b0c:	f7f8 fc84 	bl	8000418 <__aeabi_f2d>
 8007b10:	4602      	mov	r2, r0
 8007b12:	460b      	mov	r3, r1
 8007b14:	4620      	mov	r0, r4
 8007b16:	4629      	mov	r1, r5
 8007b18:	f7f8 fb20 	bl	800015c <__adddf3>
 8007b1c:	4602      	mov	r2, r0
 8007b1e:	460b      	mov	r3, r1
 8007b20:	4610      	mov	r0, r2
 8007b22:	4619      	mov	r1, r3
 8007b24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b26:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 8007b2a:	f7f8 fb17 	bl	800015c <__adddf3>
 8007b2e:	4602      	mov	r2, r0
 8007b30:	460b      	mov	r3, r1
 8007b32:	4614      	mov	r4, r2
 8007b34:	461d      	mov	r5, r3
 8007b36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b3a:	4618      	mov	r0, r3
 8007b3c:	f7f8 fc6c 	bl	8000418 <__aeabi_f2d>
 8007b40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b42:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 8007b46:	f7f8 fcbf 	bl	80004c8 <__aeabi_dmul>
 8007b4a:	4602      	mov	r2, r0
 8007b4c:	460b      	mov	r3, r1
 8007b4e:	4620      	mov	r0, r4
 8007b50:	4629      	mov	r1, r5
 8007b52:	f7f8 fb01 	bl	8000158 <__aeabi_dsub>
 8007b56:	4602      	mov	r2, r0
 8007b58:	460b      	mov	r3, r1
 8007b5a:	e9c7 2306 	strd	r2, r3, [r7, #24]
 8007b5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b60:	e9d3 453a 	ldrd	r4, r5, [r3, #232]	; 0xe8
 8007b64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b66:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007b68:	4618      	mov	r0, r3
 8007b6a:	f7f8 fc55 	bl	8000418 <__aeabi_f2d>
 8007b6e:	4680      	mov	r8, r0
 8007b70:	4689      	mov	r9, r1
 8007b72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007b76:	4618      	mov	r0, r3
 8007b78:	f7f8 fc4e 	bl	8000418 <__aeabi_f2d>
 8007b7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b7e:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 8007b82:	f7f8 fca1 	bl	80004c8 <__aeabi_dmul>
 8007b86:	4602      	mov	r2, r0
 8007b88:	460b      	mov	r3, r1
 8007b8a:	4640      	mov	r0, r8
 8007b8c:	4649      	mov	r1, r9
 8007b8e:	f7f8 fae3 	bl	8000158 <__aeabi_dsub>
 8007b92:	4602      	mov	r2, r0
 8007b94:	460b      	mov	r3, r1
 8007b96:	4620      	mov	r0, r4
 8007b98:	4629      	mov	r1, r5
 8007b9a:	f7f8 fc95 	bl	80004c8 <__aeabi_dmul>
 8007b9e:	4602      	mov	r2, r0
 8007ba0:	460b      	mov	r3, r1
 8007ba2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8007ba6:	f7f8 fad7 	bl	8000158 <__aeabi_dsub>
 8007baa:	4602      	mov	r2, r0
 8007bac:	460b      	mov	r3, r1
 8007bae:	4650      	mov	r0, sl
 8007bb0:	4659      	mov	r1, fp
 8007bb2:	f7f8 fdb3 	bl	800071c <__aeabi_ddiv>
 8007bb6:	4602      	mov	r2, r0
 8007bb8:	460b      	mov	r3, r1
 8007bba:	4610      	mov	r0, r2
 8007bbc:	4619      	mov	r1, r3
 8007bbe:	f04f 0200 	mov.w	r2, #0
 8007bc2:	4b36      	ldr	r3, [pc, #216]	; (8007c9c <_ZN15Kalman_Filtresi3RunEPfS0_+0xa54>)
 8007bc4:	f7f8 fac8 	bl	8000158 <__aeabi_dsub>
 8007bc8:	4602      	mov	r2, r0
 8007bca:	460b      	mov	r3, r1
 8007bcc:	613a      	str	r2, [r7, #16]
 8007bce:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8007bd2:	617b      	str	r3, [r7, #20]
 8007bd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007bd6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007bd8:	4618      	mov	r0, r3
 8007bda:	f7f8 fc1d 	bl	8000418 <__aeabi_f2d>
 8007bde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007be0:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 8007be4:	f7f8 faba 	bl	800015c <__adddf3>
 8007be8:	4602      	mov	r2, r0
 8007bea:	460b      	mov	r3, r1
 8007bec:	4614      	mov	r4, r2
 8007bee:	461d      	mov	r5, r3
 8007bf0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007bf2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007bf4:	4618      	mov	r0, r3
 8007bf6:	f7f8 fc0f 	bl	8000418 <__aeabi_f2d>
 8007bfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007bfc:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 8007c00:	f7f8 fc62 	bl	80004c8 <__aeabi_dmul>
 8007c04:	4602      	mov	r2, r0
 8007c06:	460b      	mov	r3, r1
 8007c08:	4620      	mov	r0, r4
 8007c0a:	4629      	mov	r1, r5
 8007c0c:	f7f8 faa4 	bl	8000158 <__aeabi_dsub>
 8007c10:	4602      	mov	r2, r0
 8007c12:	460b      	mov	r3, r1
 8007c14:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8007c18:	f7f8 fc56 	bl	80004c8 <__aeabi_dmul>
 8007c1c:	4602      	mov	r2, r0
 8007c1e:	460b      	mov	r3, r1
 8007c20:	4610      	mov	r0, r2
 8007c22:	4619      	mov	r1, r3
 8007c24:	f7f8 ff12 	bl	8000a4c <__aeabi_d2f>
 8007c28:	4602      	mov	r2, r0
 8007c2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c2c:	651a      	str	r2, [r3, #80]	; 0x50
  S21_pitch = S21_pitch + (sb_p) - S22_pitch*(st) - ((S21_pitch + (sb_p) - S22_pitch*(st))*(S11_pitch + (sa_p) - S21_pitch*st - (st)*(S12_pitch - S22_pitch*st)))/(Q + S11_pitch + (sa_p) - S21_pitch*st - (st)*(S12_pitch - S22_pitch*st));
 8007c2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c32:	4618      	mov	r0, r3
 8007c34:	f7f8 fbf0 	bl	8000418 <__aeabi_f2d>
 8007c38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c3a:	e9d3 2320 	ldrd	r2, r3, [r3, #128]	; 0x80
 8007c3e:	f7f8 fa8d 	bl	800015c <__adddf3>
 8007c42:	4602      	mov	r2, r0
 8007c44:	460b      	mov	r3, r1
 8007c46:	4614      	mov	r4, r2
 8007c48:	461d      	mov	r5, r3
 8007c4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007c4e:	4618      	mov	r0, r3
 8007c50:	f7f8 fbe2 	bl	8000418 <__aeabi_f2d>
 8007c54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c56:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 8007c5a:	f7f8 fc35 	bl	80004c8 <__aeabi_dmul>
 8007c5e:	4602      	mov	r2, r0
 8007c60:	460b      	mov	r3, r1
 8007c62:	4620      	mov	r0, r4
 8007c64:	4629      	mov	r1, r5
 8007c66:	f7f8 fa77 	bl	8000158 <__aeabi_dsub>
 8007c6a:	4602      	mov	r2, r0
 8007c6c:	460b      	mov	r3, r1
 8007c6e:	e9c7 2306 	strd	r2, r3, [r7, #24]
 8007c72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c76:	4618      	mov	r0, r3
 8007c78:	f7f8 fbce 	bl	8000418 <__aeabi_f2d>
 8007c7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c7e:	e9d3 2320 	ldrd	r2, r3, [r3, #128]	; 0x80
 8007c82:	f7f8 fa6b 	bl	800015c <__adddf3>
 8007c86:	4602      	mov	r2, r0
 8007c88:	460b      	mov	r3, r1
 8007c8a:	4614      	mov	r4, r2
 8007c8c:	461d      	mov	r5, r3
 8007c8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007c92:	4618      	mov	r0, r3
 8007c94:	f7f8 fbc0 	bl	8000418 <__aeabi_f2d>
 8007c98:	e002      	b.n	8007ca0 <_ZN15Kalman_Filtresi3RunEPfS0_+0xa58>
 8007c9a:	bf00      	nop
 8007c9c:	3ff00000 	.word	0x3ff00000
 8007ca0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ca2:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 8007ca6:	f7f8 fc0f 	bl	80004c8 <__aeabi_dmul>
 8007caa:	4602      	mov	r2, r0
 8007cac:	460b      	mov	r3, r1
 8007cae:	4620      	mov	r0, r4
 8007cb0:	4629      	mov	r1, r5
 8007cb2:	f7f8 fa51 	bl	8000158 <__aeabi_dsub>
 8007cb6:	4602      	mov	r2, r0
 8007cb8:	460b      	mov	r3, r1
 8007cba:	4692      	mov	sl, r2
 8007cbc:	469b      	mov	fp, r3
 8007cbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007cc0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007cc2:	4618      	mov	r0, r3
 8007cc4:	f7f8 fba8 	bl	8000418 <__aeabi_f2d>
 8007cc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007cca:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 8007cce:	f7f8 fa45 	bl	800015c <__adddf3>
 8007cd2:	4602      	mov	r2, r0
 8007cd4:	460b      	mov	r3, r1
 8007cd6:	4614      	mov	r4, r2
 8007cd8:	461d      	mov	r5, r3
 8007cda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007cdc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007cde:	4618      	mov	r0, r3
 8007ce0:	f7f8 fb9a 	bl	8000418 <__aeabi_f2d>
 8007ce4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ce6:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 8007cea:	f7f8 fbed 	bl	80004c8 <__aeabi_dmul>
 8007cee:	4602      	mov	r2, r0
 8007cf0:	460b      	mov	r3, r1
 8007cf2:	4620      	mov	r0, r4
 8007cf4:	4629      	mov	r1, r5
 8007cf6:	f7f8 fa2f 	bl	8000158 <__aeabi_dsub>
 8007cfa:	4602      	mov	r2, r0
 8007cfc:	460b      	mov	r3, r1
 8007cfe:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8007d02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d04:	e9d3 453a 	ldrd	r4, r5, [r3, #232]	; 0xe8
 8007d08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d0a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007d0c:	4618      	mov	r0, r3
 8007d0e:	f7f8 fb83 	bl	8000418 <__aeabi_f2d>
 8007d12:	4680      	mov	r8, r0
 8007d14:	4689      	mov	r9, r1
 8007d16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d1a:	4618      	mov	r0, r3
 8007d1c:	f7f8 fb7c 	bl	8000418 <__aeabi_f2d>
 8007d20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d22:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 8007d26:	f7f8 fbcf 	bl	80004c8 <__aeabi_dmul>
 8007d2a:	4602      	mov	r2, r0
 8007d2c:	460b      	mov	r3, r1
 8007d2e:	4640      	mov	r0, r8
 8007d30:	4649      	mov	r1, r9
 8007d32:	f7f8 fa11 	bl	8000158 <__aeabi_dsub>
 8007d36:	4602      	mov	r2, r0
 8007d38:	460b      	mov	r3, r1
 8007d3a:	4620      	mov	r0, r4
 8007d3c:	4629      	mov	r1, r5
 8007d3e:	f7f8 fbc3 	bl	80004c8 <__aeabi_dmul>
 8007d42:	4602      	mov	r2, r0
 8007d44:	460b      	mov	r3, r1
 8007d46:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8007d4a:	f7f8 fa05 	bl	8000158 <__aeabi_dsub>
 8007d4e:	4602      	mov	r2, r0
 8007d50:	460b      	mov	r3, r1
 8007d52:	4650      	mov	r0, sl
 8007d54:	4659      	mov	r1, fp
 8007d56:	f7f8 fbb7 	bl	80004c8 <__aeabi_dmul>
 8007d5a:	4602      	mov	r2, r0
 8007d5c:	460b      	mov	r3, r1
 8007d5e:	4692      	mov	sl, r2
 8007d60:	469b      	mov	fp, r3
 8007d62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d64:	e9d3 4536 	ldrd	r4, r5, [r3, #216]	; 0xd8
 8007d68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007d6c:	4618      	mov	r0, r3
 8007d6e:	f7f8 fb53 	bl	8000418 <__aeabi_f2d>
 8007d72:	4602      	mov	r2, r0
 8007d74:	460b      	mov	r3, r1
 8007d76:	4620      	mov	r0, r4
 8007d78:	4629      	mov	r1, r5
 8007d7a:	f7f8 f9ef 	bl	800015c <__adddf3>
 8007d7e:	4602      	mov	r2, r0
 8007d80:	460b      	mov	r3, r1
 8007d82:	4610      	mov	r0, r2
 8007d84:	4619      	mov	r1, r3
 8007d86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d88:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 8007d8c:	f7f8 f9e6 	bl	800015c <__adddf3>
 8007d90:	4602      	mov	r2, r0
 8007d92:	460b      	mov	r3, r1
 8007d94:	4614      	mov	r4, r2
 8007d96:	461d      	mov	r5, r3
 8007d98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d9c:	4618      	mov	r0, r3
 8007d9e:	f7f8 fb3b 	bl	8000418 <__aeabi_f2d>
 8007da2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007da4:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 8007da8:	f7f8 fb8e 	bl	80004c8 <__aeabi_dmul>
 8007dac:	4602      	mov	r2, r0
 8007dae:	460b      	mov	r3, r1
 8007db0:	4620      	mov	r0, r4
 8007db2:	4629      	mov	r1, r5
 8007db4:	f7f8 f9d0 	bl	8000158 <__aeabi_dsub>
 8007db8:	4602      	mov	r2, r0
 8007dba:	460b      	mov	r3, r1
 8007dbc:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8007dc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007dc2:	e9d3 453a 	ldrd	r4, r5, [r3, #232]	; 0xe8
 8007dc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007dc8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007dca:	4618      	mov	r0, r3
 8007dcc:	f7f8 fb24 	bl	8000418 <__aeabi_f2d>
 8007dd0:	4680      	mov	r8, r0
 8007dd2:	4689      	mov	r9, r1
 8007dd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007dd6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007dd8:	4618      	mov	r0, r3
 8007dda:	f7f8 fb1d 	bl	8000418 <__aeabi_f2d>
 8007dde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007de0:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 8007de4:	f7f8 fb70 	bl	80004c8 <__aeabi_dmul>
 8007de8:	4602      	mov	r2, r0
 8007dea:	460b      	mov	r3, r1
 8007dec:	4640      	mov	r0, r8
 8007dee:	4649      	mov	r1, r9
 8007df0:	f7f8 f9b2 	bl	8000158 <__aeabi_dsub>
 8007df4:	4602      	mov	r2, r0
 8007df6:	460b      	mov	r3, r1
 8007df8:	4620      	mov	r0, r4
 8007dfa:	4629      	mov	r1, r5
 8007dfc:	f7f8 fb64 	bl	80004c8 <__aeabi_dmul>
 8007e00:	4602      	mov	r2, r0
 8007e02:	460b      	mov	r3, r1
 8007e04:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8007e08:	f7f8 f9a6 	bl	8000158 <__aeabi_dsub>
 8007e0c:	4602      	mov	r2, r0
 8007e0e:	460b      	mov	r3, r1
 8007e10:	4650      	mov	r0, sl
 8007e12:	4659      	mov	r1, fp
 8007e14:	f7f8 fc82 	bl	800071c <__aeabi_ddiv>
 8007e18:	4602      	mov	r2, r0
 8007e1a:	460b      	mov	r3, r1
 8007e1c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8007e20:	f7f8 f99a 	bl	8000158 <__aeabi_dsub>
 8007e24:	4602      	mov	r2, r0
 8007e26:	460b      	mov	r3, r1
 8007e28:	4610      	mov	r0, r2
 8007e2a:	4619      	mov	r1, r3
 8007e2c:	f7f8 fe0e 	bl	8000a4c <__aeabi_d2f>
 8007e30:	4602      	mov	r2, r0
 8007e32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e34:	655a      	str	r2, [r3, #84]	; 0x54
  S22_pitch = S22_pitch + (sb_p) - ((S21_pitch + (sb_p) - S22_pitch*(st))*(S12_pitch + (sa_p) - S22_pitch*st))/(Q + S11_pitch + (sa_p) - S21_pitch*st - (st)*(S12_pitch - S22_pitch*st));
 8007e36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007e3a:	4618      	mov	r0, r3
 8007e3c:	f7f8 faec 	bl	8000418 <__aeabi_f2d>
 8007e40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e42:	e9d3 2320 	ldrd	r2, r3, [r3, #128]	; 0x80
 8007e46:	f7f8 f989 	bl	800015c <__adddf3>
 8007e4a:	4602      	mov	r2, r0
 8007e4c:	460b      	mov	r3, r1
 8007e4e:	4692      	mov	sl, r2
 8007e50:	469b      	mov	fp, r3
 8007e52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e56:	4618      	mov	r0, r3
 8007e58:	f7f8 fade 	bl	8000418 <__aeabi_f2d>
 8007e5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e5e:	e9d3 2320 	ldrd	r2, r3, [r3, #128]	; 0x80
 8007e62:	f7f8 f97b 	bl	800015c <__adddf3>
 8007e66:	4602      	mov	r2, r0
 8007e68:	460b      	mov	r3, r1
 8007e6a:	4614      	mov	r4, r2
 8007e6c:	461d      	mov	r5, r3
 8007e6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007e72:	4618      	mov	r0, r3
 8007e74:	f7f8 fad0 	bl	8000418 <__aeabi_f2d>
 8007e78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e7a:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 8007e7e:	f7f8 fb23 	bl	80004c8 <__aeabi_dmul>
 8007e82:	4602      	mov	r2, r0
 8007e84:	460b      	mov	r3, r1
 8007e86:	4620      	mov	r0, r4
 8007e88:	4629      	mov	r1, r5
 8007e8a:	f7f8 f965 	bl	8000158 <__aeabi_dsub>
 8007e8e:	4602      	mov	r2, r0
 8007e90:	460b      	mov	r3, r1
 8007e92:	4614      	mov	r4, r2
 8007e94:	461d      	mov	r5, r3
 8007e96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e98:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007e9a:	4618      	mov	r0, r3
 8007e9c:	f7f8 fabc 	bl	8000418 <__aeabi_f2d>
 8007ea0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ea2:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 8007ea6:	f7f8 f959 	bl	800015c <__adddf3>
 8007eaa:	4602      	mov	r2, r0
 8007eac:	460b      	mov	r3, r1
 8007eae:	4690      	mov	r8, r2
 8007eb0:	4699      	mov	r9, r3
 8007eb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007eb4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007eb6:	4618      	mov	r0, r3
 8007eb8:	f7f8 faae 	bl	8000418 <__aeabi_f2d>
 8007ebc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ebe:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 8007ec2:	f7f8 fb01 	bl	80004c8 <__aeabi_dmul>
 8007ec6:	4602      	mov	r2, r0
 8007ec8:	460b      	mov	r3, r1
 8007eca:	4640      	mov	r0, r8
 8007ecc:	4649      	mov	r1, r9
 8007ece:	f7f8 f943 	bl	8000158 <__aeabi_dsub>
 8007ed2:	4602      	mov	r2, r0
 8007ed4:	460b      	mov	r3, r1
 8007ed6:	4620      	mov	r0, r4
 8007ed8:	4629      	mov	r1, r5
 8007eda:	f7f8 faf5 	bl	80004c8 <__aeabi_dmul>
 8007ede:	4602      	mov	r2, r0
 8007ee0:	460b      	mov	r3, r1
 8007ee2:	e9c7 2306 	strd	r2, r3, [r7, #24]
 8007ee6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ee8:	e9d3 4536 	ldrd	r4, r5, [r3, #216]	; 0xd8
 8007eec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007eee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007ef0:	4618      	mov	r0, r3
 8007ef2:	f7f8 fa91 	bl	8000418 <__aeabi_f2d>
 8007ef6:	4602      	mov	r2, r0
 8007ef8:	460b      	mov	r3, r1
 8007efa:	4620      	mov	r0, r4
 8007efc:	4629      	mov	r1, r5
 8007efe:	f7f8 f92d 	bl	800015c <__adddf3>
 8007f02:	4602      	mov	r2, r0
 8007f04:	460b      	mov	r3, r1
 8007f06:	4610      	mov	r0, r2
 8007f08:	4619      	mov	r1, r3
 8007f0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f0c:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 8007f10:	f7f8 f924 	bl	800015c <__adddf3>
 8007f14:	4602      	mov	r2, r0
 8007f16:	460b      	mov	r3, r1
 8007f18:	4614      	mov	r4, r2
 8007f1a:	461d      	mov	r5, r3
 8007f1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f20:	4618      	mov	r0, r3
 8007f22:	f7f8 fa79 	bl	8000418 <__aeabi_f2d>
 8007f26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f28:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 8007f2c:	f7f8 facc 	bl	80004c8 <__aeabi_dmul>
 8007f30:	4602      	mov	r2, r0
 8007f32:	460b      	mov	r3, r1
 8007f34:	4620      	mov	r0, r4
 8007f36:	4629      	mov	r1, r5
 8007f38:	f7f8 f90e 	bl	8000158 <__aeabi_dsub>
 8007f3c:	4602      	mov	r2, r0
 8007f3e:	460b      	mov	r3, r1
 8007f40:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8007f44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f46:	e9d3 453a 	ldrd	r4, r5, [r3, #232]	; 0xe8
 8007f4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f4c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007f4e:	4618      	mov	r0, r3
 8007f50:	f7f8 fa62 	bl	8000418 <__aeabi_f2d>
 8007f54:	4680      	mov	r8, r0
 8007f56:	4689      	mov	r9, r1
 8007f58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007f5c:	4618      	mov	r0, r3
 8007f5e:	f7f8 fa5b 	bl	8000418 <__aeabi_f2d>
 8007f62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f64:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 8007f68:	f7f8 faae 	bl	80004c8 <__aeabi_dmul>
 8007f6c:	4602      	mov	r2, r0
 8007f6e:	460b      	mov	r3, r1
 8007f70:	4640      	mov	r0, r8
 8007f72:	4649      	mov	r1, r9
 8007f74:	f7f8 f8f0 	bl	8000158 <__aeabi_dsub>
 8007f78:	4602      	mov	r2, r0
 8007f7a:	460b      	mov	r3, r1
 8007f7c:	4620      	mov	r0, r4
 8007f7e:	4629      	mov	r1, r5
 8007f80:	f7f8 faa2 	bl	80004c8 <__aeabi_dmul>
 8007f84:	4602      	mov	r2, r0
 8007f86:	460b      	mov	r3, r1
 8007f88:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8007f8c:	f7f8 f8e4 	bl	8000158 <__aeabi_dsub>
 8007f90:	4602      	mov	r2, r0
 8007f92:	460b      	mov	r3, r1
 8007f94:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8007f98:	f7f8 fbc0 	bl	800071c <__aeabi_ddiv>
 8007f9c:	4602      	mov	r2, r0
 8007f9e:	460b      	mov	r3, r1
 8007fa0:	4650      	mov	r0, sl
 8007fa2:	4659      	mov	r1, fp
 8007fa4:	f7f8 f8d8 	bl	8000158 <__aeabi_dsub>
 8007fa8:	4602      	mov	r2, r0
 8007faa:	460b      	mov	r3, r1
 8007fac:	4610      	mov	r0, r2
 8007fae:	4619      	mov	r1, r3
 8007fb0:	f7f8 fd4c 	bl	8000a4c <__aeabi_d2f>
 8007fb4:	4602      	mov	r2, r0
 8007fb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fb8:	659a      	str	r2, [r3, #88]	; 0x58
    pitch_rate = gyroY;
 8007fba:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8007fbc:	f7f8 fa2c 	bl	8000418 <__aeabi_f2d>
 8007fc0:	4602      	mov	r2, r0
 8007fc2:	460b      	mov	r3, r1
 8007fc4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007fc6:	e9c1 2308 	strd	r2, r3, [r1, #32]

	S11_p_yaw = -S11_m_yaw*(Kt11_yaw-1);  S12_p_yaw = -S12_m_yaw*(Kt11_yaw-1);
	S21_p_yaw = S21_m_yaw-S11_m_yaw*Kt21_yaw; S22_p_yaw = S22_m_yaw-S12_m_yaw*Kt21_yaw;

	S11_m_yaw = S11_p_yaw; S12_m_yaw = S12_p_yaw; S21_m_yaw = S21_p_yaw; S22_m_yaw = S22_p_yaw; */
  yaw_rate = gyroZ;
 8007fca:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007fcc:	f7f8 fa24 	bl	8000418 <__aeabi_f2d>
 8007fd0:	4602      	mov	r2, r0
 8007fd2:	460b      	mov	r3, r1
 8007fd4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007fd6:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
 8007fda:	e025      	b.n	8008028 <_ZN15Kalman_Filtresi3RunEPfS0_+0xde0>
    //=================================

    }

    else {
    	roll = roll_acc;
 8007fdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fde:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8007fe2:	4618      	mov	r0, r3
 8007fe4:	f7f8 fa18 	bl	8000418 <__aeabi_f2d>
 8007fe8:	4602      	mov	r2, r0
 8007fea:	460b      	mov	r3, r1
 8007fec:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007fee:	e9c1 2300 	strd	r2, r3, [r1]
    	pitch = pitch_acc;
 8007ff2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ff4:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 8007ff8:	4618      	mov	r0, r3
 8007ffa:	f7f8 fa0d 	bl	8000418 <__aeabi_f2d>
 8007ffe:	4602      	mov	r2, r0
 8008000:	460b      	mov	r3, r1
 8008002:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008004:	e9c1 2302 	strd	r2, r3, [r1, #8]

    	roll_comp  = roll_acc;
 8008008:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800800a:	f8d3 212c 	ldr.w	r2, [r3, #300]	; 0x12c
 800800e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008010:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
    	pitch_comp = pitch_acc;
 8008014:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008016:	f8d3 2128 	ldr.w	r2, [r3, #296]	; 0x128
 800801a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800801c:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c

    	gyro_ready = true;
 8008020:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008022:	2201      	movs	r2, #1
 8008024:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
    }

	pitch_eski=pitch_comp;
 8008028:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800802a:	f8d3 213c 	ldr.w	r2, [r3, #316]	; 0x13c
 800802e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008030:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
	roll_eski=roll_comp;
 8008034:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008036:	f8d3 2140 	ldr.w	r2, [r3, #320]	; 0x140
 800803a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800803c:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100

    state.angles[0] = roll_comp;
 8008040:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008042:	f8d3 2140 	ldr.w	r2, [r3, #320]	; 0x140
 8008046:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008048:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    state.angles[1] = pitch_comp;
 800804c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800804e:	f8d3 213c 	ldr.w	r2, [r3, #316]	; 0x13c
 8008052:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008054:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
    state.angles[2] = 0;
 8008058:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800805a:	f04f 0200 	mov.w	r2, #0
 800805e:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c

    state.rates[0] = roll_rate;
 8008062:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008064:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8008068:	4610      	mov	r0, r2
 800806a:	4619      	mov	r1, r3
 800806c:	f7f8 fcee 	bl	8000a4c <__aeabi_d2f>
 8008070:	4602      	mov	r2, r0
 8008072:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008074:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
    state.rates[1] = pitch_rate;
 8008078:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800807a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800807e:	4610      	mov	r0, r2
 8008080:	4619      	mov	r1, r3
 8008082:	f7f8 fce3 	bl	8000a4c <__aeabi_d2f>
 8008086:	4602      	mov	r2, r0
 8008088:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800808a:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
    state.rates[2] = yaw_rate;
 800808e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008090:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8008094:	4610      	mov	r0, r2
 8008096:	4619      	mov	r1, r3
 8008098:	f7f8 fcd8 	bl	8000a4c <__aeabi_d2f>
 800809c:	4602      	mov	r2, r0
 800809e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080a0:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118

    state.bias[0] = roll_bias;
 80080a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080a6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80080a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080aa:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
    state.bias[1] = pitch_bias;
 80080ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80080b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080b4:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
    state.bias[2] = yaw_bias;
 80080b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080ba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80080bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080be:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124

}
 80080c2:	bf00      	nop
 80080c4:	3750      	adds	r7, #80	; 0x50
 80080c6:	46bd      	mov	sp, r7
 80080c8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080080cc <_ZN15Kalman_FiltresiD1Ev>:

Kalman_Filtresi::~Kalman_Filtresi() {}
 80080cc:	b480      	push	{r7}
 80080ce:	b083      	sub	sp, #12
 80080d0:	af00      	add	r7, sp, #0
 80080d2:	6078      	str	r0, [r7, #4]
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	4618      	mov	r0, r3
 80080d8:	370c      	adds	r7, #12
 80080da:	46bd      	mov	sp, r7
 80080dc:	bc80      	pop	{r7}
 80080de:	4770      	bx	lr

080080e0 <_ZN13LowPassFilterC1Eff>:

LowPassFilter::LowPassFilter():
	output(0),
	ePow(0){}

LowPassFilter::LowPassFilter(float iCutOffFrequency, float iDeltaTime):
 80080e0:	b5b0      	push	{r4, r5, r7, lr}
 80080e2:	b084      	sub	sp, #16
 80080e4:	af00      	add	r7, sp, #0
 80080e6:	60f8      	str	r0, [r7, #12]
 80080e8:	60b9      	str	r1, [r7, #8]
 80080ea:	607a      	str	r2, [r7, #4]
	output(0),
	ePow(1-exp(-iDeltaTime * 2 * M_PI * iCutOffFrequency))
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	f04f 0200 	mov.w	r2, #0
 80080f2:	601a      	str	r2, [r3, #0]
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80080fa:	4619      	mov	r1, r3
 80080fc:	4618      	mov	r0, r3
 80080fe:	f7f8 fcfb 	bl	8000af8 <__addsf3>
 8008102:	4603      	mov	r3, r0
 8008104:	4618      	mov	r0, r3
 8008106:	f7f8 f987 	bl	8000418 <__aeabi_f2d>
 800810a:	a317      	add	r3, pc, #92	; (adr r3, 8008168 <_ZN13LowPassFilterC1Eff+0x88>)
 800810c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008110:	f7f8 f9da 	bl	80004c8 <__aeabi_dmul>
 8008114:	4602      	mov	r2, r0
 8008116:	460b      	mov	r3, r1
 8008118:	4614      	mov	r4, r2
 800811a:	461d      	mov	r5, r3
 800811c:	68b8      	ldr	r0, [r7, #8]
 800811e:	f7f8 f97b 	bl	8000418 <__aeabi_f2d>
 8008122:	4602      	mov	r2, r0
 8008124:	460b      	mov	r3, r1
 8008126:	4620      	mov	r0, r4
 8008128:	4629      	mov	r1, r5
 800812a:	f7f8 f9cd 	bl	80004c8 <__aeabi_dmul>
 800812e:	4602      	mov	r2, r0
 8008130:	460b      	mov	r3, r1
 8008132:	4610      	mov	r0, r2
 8008134:	4619      	mov	r1, r3
 8008136:	f000 fb5b 	bl	80087f0 <exp>
 800813a:	4602      	mov	r2, r0
 800813c:	460b      	mov	r3, r1
 800813e:	f04f 0000 	mov.w	r0, #0
 8008142:	490b      	ldr	r1, [pc, #44]	; (8008170 <_ZN13LowPassFilterC1Eff+0x90>)
 8008144:	f7f8 f808 	bl	8000158 <__aeabi_dsub>
 8008148:	4602      	mov	r2, r0
 800814a:	460b      	mov	r3, r1
 800814c:	4610      	mov	r0, r2
 800814e:	4619      	mov	r1, r3
 8008150:	f7f8 fc7c 	bl	8000a4c <__aeabi_d2f>
 8008154:	4602      	mov	r2, r0
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	605a      	str	r2, [r3, #4]
	if(iCutOffFrequency <= 0){
		std::cout << "Warning: A LowPassFilter instance has been configured with 0 Hz as cut-off frequency.";
		ePow = 0;
	}
	#endif
}
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	4618      	mov	r0, r3
 800815e:	3710      	adds	r7, #16
 8008160:	46bd      	mov	sp, r7
 8008162:	bdb0      	pop	{r4, r5, r7, pc}
 8008164:	f3af 8000 	nop.w
 8008168:	54442d18 	.word	0x54442d18
 800816c:	400921fb 	.word	0x400921fb
 8008170:	3ff00000 	.word	0x3ff00000

08008174 <_ZN3PIDC1Ev>:
#include "PID.hpp"

PID::PID(): lpf(LP_FILTER_CUT_FREQ,st) {};
 8008174:	b580      	push	{r7, lr}
 8008176:	b082      	sub	sp, #8
 8008178:	af00      	add	r7, sp, #0
 800817a:	6078      	str	r0, [r7, #4]
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	4a13      	ldr	r2, [pc, #76]	; (80081cc <_ZN3PIDC1Ev+0x58>)
 8008180:	601a      	str	r2, [r3, #0]
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	4a12      	ldr	r2, [pc, #72]	; (80081d0 <_ZN3PIDC1Ev+0x5c>)
 8008186:	605a      	str	r2, [r3, #4]
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	22c8      	movs	r2, #200	; 0xc8
 800818c:	609a      	str	r2, [r3, #8]
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	689b      	ldr	r3, [r3, #8]
 8008192:	4618      	mov	r0, r3
 8008194:	f7f8 fd64 	bl	8000c60 <__aeabi_i2f>
 8008198:	4603      	mov	r3, r0
 800819a:	4619      	mov	r1, r3
 800819c:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80081a0:	f7f8 fe66 	bl	8000e70 <__aeabi_fdiv>
 80081a4:	4603      	mov	r3, r0
 80081a6:	461a      	mov	r2, r3
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	60da      	str	r2, [r3, #12]
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	f103 0018 	add.w	r0, r3, #24
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	68db      	ldr	r3, [r3, #12]
 80081b6:	461a      	mov	r2, r3
 80081b8:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80081bc:	f7ff ff90 	bl	80080e0 <_ZN13LowPassFilterC1Eff>
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	4618      	mov	r0, r3
 80081c4:	3708      	adds	r7, #8
 80081c6:	46bd      	mov	sp, r7
 80081c8:	bd80      	pop	{r7, pc}
 80081ca:	bf00      	nop
 80081cc:	42f00000 	.word	0x42f00000
 80081d0:	c2f00000 	.word	0xc2f00000

080081d4 <_ZN3PID7P_AngleEddd>:

double PID::P_Angle(double alpha_des, double alpha, double Kp_angle) {
 80081d4:	b580      	push	{r7, lr}
 80081d6:	b088      	sub	sp, #32
 80081d8:	af00      	add	r7, sp, #0
 80081da:	60f8      	str	r0, [r7, #12]
 80081dc:	e9c7 2300 	strd	r2, r3, [r7]
	double P;
	double e = alpha_des - alpha;
 80081e0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80081e4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80081e8:	f7f7 ffb6 	bl	8000158 <__aeabi_dsub>
 80081ec:	4602      	mov	r2, r0
 80081ee:	460b      	mov	r3, r1
 80081f0:	e9c7 2306 	strd	r2, r3, [r7, #24]
	P = Kp_angle*e;
 80081f4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80081f8:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80081fc:	f7f8 f964 	bl	80004c8 <__aeabi_dmul>
 8008200:	4602      	mov	r2, r0
 8008202:	460b      	mov	r3, r1
 8008204:	e9c7 2304 	strd	r2, r3, [r7, #16]
    return P;
 8008208:	e9d7 2304 	ldrd	r2, r3, [r7, #16]

}
 800820c:	4610      	mov	r0, r2
 800820e:	4619      	mov	r1, r3
 8008210:	3720      	adds	r7, #32
 8008212:	46bd      	mov	sp, r7
 8008214:	bd80      	pop	{r7, pc}
	...

08008218 <_ZN3PID7PD_RateEddddd>:


double PID::PD_Rate(double alpha_dot_des, double alpha_dot, double Kp, double Ki, double Kd) {
 8008218:	b5f0      	push	{r4, r5, r6, r7, lr}
 800821a:	b089      	sub	sp, #36	; 0x24
 800821c:	af02      	add	r7, sp, #8
 800821e:	60f8      	str	r0, [r7, #12]
 8008220:	e9c7 2300 	strd	r2, r3, [r7]

	e_roll = alpha_dot_des - alpha_dot;
 8008224:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8008228:	e9d7 0100 	ldrd	r0, r1, [r7]
 800822c:	f7f7 ff94 	bl	8000158 <__aeabi_dsub>
 8008230:	4602      	mov	r2, r0
 8008232:	460b      	mov	r3, r1
 8008234:	4610      	mov	r0, r2
 8008236:	4619      	mov	r1, r3
 8008238:	f7f8 fc08 	bl	8000a4c <__aeabi_d2f>
 800823c:	4602      	mov	r2, r0
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	621a      	str	r2, [r3, #32]
  double e_roll_int = e_roll;
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	6a1b      	ldr	r3, [r3, #32]
 8008246:	4618      	mov	r0, r3
 8008248:	f7f8 f8e6 	bl	8000418 <__aeabi_f2d>
 800824c:	4602      	mov	r2, r0
 800824e:	460b      	mov	r3, r1
 8008250:	e9c7 2304 	strd	r2, r3, [r7, #16]

  if((int)pd_roll_buf != (int)pd_roll_sat_buf) {
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	691b      	ldr	r3, [r3, #16]
 8008258:	4618      	mov	r0, r3
 800825a:	f7f8 ff31 	bl	80010c0 <__aeabi_f2iz>
 800825e:	4604      	mov	r4, r0
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008264:	4618      	mov	r0, r3
 8008266:	f7f8 ff2b 	bl	80010c0 <__aeabi_f2iz>
 800826a:	4603      	mov	r3, r0
 800826c:	429c      	cmp	r4, r3
 800826e:	d02b      	beq.n	80082c8 <_ZN3PID7PD_RateEddddd+0xb0>
    if(sgn(e_roll) == sgn(pd_roll_sat_buf)) {
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	6a1b      	ldr	r3, [r3, #32]
 8008274:	4618      	mov	r0, r3
 8008276:	f7f8 f8cf 	bl	8000418 <__aeabi_f2d>
 800827a:	4602      	mov	r2, r0
 800827c:	460b      	mov	r3, r1
 800827e:	68f8      	ldr	r0, [r7, #12]
 8008280:	f000 f940 	bl	8008504 <_ZN3PID3sgnEd>
 8008284:	4604      	mov	r4, r0
 8008286:	460d      	mov	r5, r1
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800828c:	4618      	mov	r0, r3
 800828e:	f7f8 f8c3 	bl	8000418 <__aeabi_f2d>
 8008292:	4602      	mov	r2, r0
 8008294:	460b      	mov	r3, r1
 8008296:	68f8      	ldr	r0, [r7, #12]
 8008298:	f000 f934 	bl	8008504 <_ZN3PID3sgnEd>
 800829c:	4602      	mov	r2, r0
 800829e:	460b      	mov	r3, r1
 80082a0:	2101      	movs	r1, #1
 80082a2:	460e      	mov	r6, r1
 80082a4:	4620      	mov	r0, r4
 80082a6:	4629      	mov	r1, r5
 80082a8:	f7f8 fb76 	bl	8000998 <__aeabi_dcmpeq>
 80082ac:	4603      	mov	r3, r0
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d101      	bne.n	80082b6 <_ZN3PID7PD_RateEddddd+0x9e>
 80082b2:	2300      	movs	r3, #0
 80082b4:	461e      	mov	r6, r3
 80082b6:	b2f3      	uxtb	r3, r6
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d005      	beq.n	80082c8 <_ZN3PID7PD_RateEddddd+0xb0>
      e_roll_int = 0;
 80082bc:	f04f 0200 	mov.w	r2, #0
 80082c0:	f04f 0300 	mov.w	r3, #0
 80082c4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    }
  }

  	de_filt = N * (Kd * e_roll - de_int);
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	6a1b      	ldr	r3, [r3, #32]
 80082cc:	4618      	mov	r0, r3
 80082ce:	f7f8 f8a3 	bl	8000418 <__aeabi_f2d>
 80082d2:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80082d6:	f7f8 f8f7 	bl	80004c8 <__aeabi_dmul>
 80082da:	4602      	mov	r2, r0
 80082dc:	460b      	mov	r3, r1
 80082de:	4614      	mov	r4, r2
 80082e0:	461d      	mov	r5, r3
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80082e6:	4618      	mov	r0, r3
 80082e8:	f7f8 f896 	bl	8000418 <__aeabi_f2d>
 80082ec:	4602      	mov	r2, r0
 80082ee:	460b      	mov	r3, r1
 80082f0:	4620      	mov	r0, r4
 80082f2:	4629      	mov	r1, r5
 80082f4:	f7f7 ff30 	bl	8000158 <__aeabi_dsub>
 80082f8:	4602      	mov	r2, r0
 80082fa:	460b      	mov	r3, r1
 80082fc:	4610      	mov	r0, r2
 80082fe:	4619      	mov	r1, r3
 8008300:	f04f 0200 	mov.w	r2, #0
 8008304:	4b5c      	ldr	r3, [pc, #368]	; (8008478 <_ZN3PID7PD_RateEddddd+0x260>)
 8008306:	f7f8 f8df 	bl	80004c8 <__aeabi_dmul>
 800830a:	4602      	mov	r2, r0
 800830c:	460b      	mov	r3, r1
 800830e:	4610      	mov	r0, r2
 8008310:	4619      	mov	r1, r3
 8008312:	f7f8 fb9b 	bl	8000a4c <__aeabi_d2f>
 8008316:	4602      	mov	r2, r0
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	645a      	str	r2, [r3, #68]	; 0x44
  	de_int += de_filt*st;
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	6c9c      	ldr	r4, [r3, #72]	; 0x48
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	68db      	ldr	r3, [r3, #12]
 8008328:	4619      	mov	r1, r3
 800832a:	4610      	mov	r0, r2
 800832c:	f7f8 fcec 	bl	8000d08 <__aeabi_fmul>
 8008330:	4603      	mov	r3, r0
 8008332:	4619      	mov	r1, r3
 8008334:	4620      	mov	r0, r4
 8008336:	f7f8 fbdf 	bl	8000af8 <__addsf3>
 800833a:	4603      	mov	r3, r0
 800833c:	461a      	mov	r2, r3
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	649a      	str	r2, [r3, #72]	; 0x48

	de = e_roll - e_eski_roll;
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	6a1a      	ldr	r2, [r3, #32]
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800834a:	4619      	mov	r1, r3
 800834c:	4610      	mov	r0, r2
 800834e:	f7f8 fbd1 	bl	8000af4 <__aeabi_fsub>
 8008352:	4603      	mov	r3, r0
 8008354:	461a      	mov	r2, r3
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	641a      	str	r2, [r3, #64]	; 0x40
	e_eski_roll = e_roll;
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	6a1a      	ldr	r2, [r3, #32]
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	629a      	str	r2, [r3, #40]	; 0x28

  ie_roll += e_roll_int*st;
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008366:	4618      	mov	r0, r3
 8008368:	f7f8 f856 	bl	8000418 <__aeabi_f2d>
 800836c:	4604      	mov	r4, r0
 800836e:	460d      	mov	r5, r1
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	68db      	ldr	r3, [r3, #12]
 8008374:	4618      	mov	r0, r3
 8008376:	f7f8 f84f 	bl	8000418 <__aeabi_f2d>
 800837a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800837e:	f7f8 f8a3 	bl	80004c8 <__aeabi_dmul>
 8008382:	4602      	mov	r2, r0
 8008384:	460b      	mov	r3, r1
 8008386:	4620      	mov	r0, r4
 8008388:	4629      	mov	r1, r5
 800838a:	f7f7 fee7 	bl	800015c <__adddf3>
 800838e:	4602      	mov	r2, r0
 8008390:	460b      	mov	r3, r1
 8008392:	4610      	mov	r0, r2
 8008394:	4619      	mov	r1, r3
 8008396:	f7f8 fb59 	bl	8000a4c <__aeabi_d2f>
 800839a:	4602      	mov	r2, r0
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	631a      	str	r2, [r3, #48]	; 0x30

  ie_roll_sat = ie_roll;
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	639a      	str	r2, [r3, #56]	; 0x38
	

	P = Kp*e_roll; D = de_filt; I = Ki * ie_roll_sat;
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	6a1b      	ldr	r3, [r3, #32]
 80083ac:	4618      	mov	r0, r3
 80083ae:	f7f8 f833 	bl	8000418 <__aeabi_f2d>
 80083b2:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80083b6:	f7f8 f887 	bl	80004c8 <__aeabi_dmul>
 80083ba:	4602      	mov	r2, r0
 80083bc:	460b      	mov	r3, r1
 80083be:	68f9      	ldr	r1, [r7, #12]
 80083c0:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80083c8:	4618      	mov	r0, r3
 80083ca:	f7f8 f825 	bl	8000418 <__aeabi_f2d>
 80083ce:	4602      	mov	r2, r0
 80083d0:	460b      	mov	r3, r1
 80083d2:	68f9      	ldr	r1, [r7, #12]
 80083d4:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083dc:	4618      	mov	r0, r3
 80083de:	f7f8 f81b 	bl	8000418 <__aeabi_f2d>
 80083e2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80083e6:	f7f8 f86f 	bl	80004c8 <__aeabi_dmul>
 80083ea:	4602      	mov	r2, r0
 80083ec:	460b      	mov	r3, r1
 80083ee:	68f9      	ldr	r1, [r7, #12]
 80083f0:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
	//D = lpf.update(D);
	pd = P + I + D;
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	; 0x58
 8008400:	f7f7 feac 	bl	800015c <__adddf3>
 8008404:	4602      	mov	r2, r0
 8008406:	460b      	mov	r3, r1
 8008408:	4610      	mov	r0, r2
 800840a:	4619      	mov	r1, r3
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8008412:	f7f7 fea3 	bl	800015c <__adddf3>
 8008416:	4602      	mov	r2, r0
 8008418:	460b      	mov	r3, r1
 800841a:	68f9      	ldr	r1, [r7, #12]
 800841c:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
  	pd_roll_buf = pd;
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8008426:	4610      	mov	r0, r2
 8008428:	4619      	mov	r1, r3
 800842a:	f7f8 fb0f 	bl	8000a4c <__aeabi_d2f>
 800842e:	4602      	mov	r2, r0
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	611a      	str	r2, [r3, #16]
	pd  = Sat(pd,  300, -300);
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 800843a:	4910      	ldr	r1, [pc, #64]	; (800847c <_ZN3PID7PD_RateEddddd+0x264>)
 800843c:	9101      	str	r1, [sp, #4]
 800843e:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8008442:	9100      	str	r1, [sp, #0]
 8008444:	68f8      	ldr	r0, [r7, #12]
 8008446:	f000 f8d5 	bl	80085f4 <_ZN3PID3SatEdii>
 800844a:	4602      	mov	r2, r0
 800844c:	460b      	mov	r3, r1
 800844e:	68f9      	ldr	r1, [r7, #12]
 8008450:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
	pd_roll_sat_buf = pd;
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 800845a:	4610      	mov	r0, r2
 800845c:	4619      	mov	r1, r3
 800845e:	f7f8 faf5 	bl	8000a4c <__aeabi_d2f>
 8008462:	4602      	mov	r2, r0
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	63da      	str	r2, [r3, #60]	; 0x3c
    return pd;
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68

}
 800846e:	4610      	mov	r0, r2
 8008470:	4619      	mov	r1, r3
 8008472:	371c      	adds	r7, #28
 8008474:	46bd      	mov	sp, r7
 8008476:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008478:	40240000 	.word	0x40240000
 800847c:	fffffed4 	.word	0xfffffed4

08008480 <_ZN3PID5resetEv>:

void PID::reset() {
 8008480:	b480      	push	{r7}
 8008482:	b083      	sub	sp, #12
 8008484:	af00      	add	r7, sp, #0
 8008486:	6078      	str	r0, [r7, #4]
	ie_roll_sat = 0;
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	f04f 0200 	mov.w	r2, #0
 800848e:	639a      	str	r2, [r3, #56]	; 0x38
	de_filt = 0;
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	f04f 0200 	mov.w	r2, #0
 8008496:	645a      	str	r2, [r3, #68]	; 0x44
	de_int = 0;
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	f04f 0200 	mov.w	r2, #0
 800849e:	649a      	str	r2, [r3, #72]	; 0x48
}
 80084a0:	bf00      	nop
 80084a2:	370c      	adds	r7, #12
 80084a4:	46bd      	mov	sp, r7
 80084a6:	bc80      	pop	{r7}
 80084a8:	4770      	bx	lr

080084aa <_ZN3PID10P_Rate_YawEddd>:


double PID::P_Rate_Yaw(double alpha_dot_des, double alpha_dot, double Kp) {
 80084aa:	b580      	push	{r7, lr}
 80084ac:	b08a      	sub	sp, #40	; 0x28
 80084ae:	af02      	add	r7, sp, #8
 80084b0:	60f8      	str	r0, [r7, #12]
 80084b2:	e9c7 2300 	strd	r2, r3, [r7]
	double P;
	double e_yaw = alpha_dot_des - alpha_dot;	
 80084b6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80084ba:	e9d7 0100 	ldrd	r0, r1, [r7]
 80084be:	f7f7 fe4b 	bl	8000158 <__aeabi_dsub>
 80084c2:	4602      	mov	r2, r0
 80084c4:	460b      	mov	r3, r1
 80084c6:	e9c7 2306 	strd	r2, r3, [r7, #24]
	P = Kp*e_yaw;
 80084ca:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80084ce:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80084d2:	f7f7 fff9 	bl	80004c8 <__aeabi_dmul>
 80084d6:	4602      	mov	r2, r0
 80084d8:	460b      	mov	r3, r1
 80084da:	e9c7 2304 	strd	r2, r3, [r7, #16]
	P    = Sat(P,    150, -150);
 80084de:	f06f 0395 	mvn.w	r3, #149	; 0x95
 80084e2:	9301      	str	r3, [sp, #4]
 80084e4:	2396      	movs	r3, #150	; 0x96
 80084e6:	9300      	str	r3, [sp, #0]
 80084e8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80084ec:	68f8      	ldr	r0, [r7, #12]
 80084ee:	f000 f881 	bl	80085f4 <_ZN3PID3SatEdii>
 80084f2:	e9c7 0104 	strd	r0, r1, [r7, #16]

    return P;
 80084f6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]

}
 80084fa:	4610      	mov	r0, r2
 80084fc:	4619      	mov	r1, r3
 80084fe:	3720      	adds	r7, #32
 8008500:	46bd      	mov	sp, r7
 8008502:	bd80      	pop	{r7, pc}

08008504 <_ZN3PID3sgnEd>:

double PID::sgn(double v) {
 8008504:	b580      	push	{r7, lr}
 8008506:	b084      	sub	sp, #16
 8008508:	af00      	add	r7, sp, #0
 800850a:	60f8      	str	r0, [r7, #12]
 800850c:	e9c7 2300 	strd	r2, r3, [r7]
  if (v < 0) return -1;
 8008510:	f04f 0200 	mov.w	r2, #0
 8008514:	f04f 0300 	mov.w	r3, #0
 8008518:	e9d7 0100 	ldrd	r0, r1, [r7]
 800851c:	f7f8 fa46 	bl	80009ac <__aeabi_dcmplt>
 8008520:	4603      	mov	r3, r0
 8008522:	2b00      	cmp	r3, #0
 8008524:	d003      	beq.n	800852e <_ZN3PID3sgnEd+0x2a>
 8008526:	f04f 0200 	mov.w	r2, #0
 800852a:	4b0d      	ldr	r3, [pc, #52]	; (8008560 <_ZN3PID3sgnEd+0x5c>)
 800852c:	e012      	b.n	8008554 <_ZN3PID3sgnEd+0x50>
  if (v > 0) return 1;
 800852e:	f04f 0200 	mov.w	r2, #0
 8008532:	f04f 0300 	mov.w	r3, #0
 8008536:	e9d7 0100 	ldrd	r0, r1, [r7]
 800853a:	f7f8 fa55 	bl	80009e8 <__aeabi_dcmpgt>
 800853e:	4603      	mov	r3, r0
 8008540:	2b00      	cmp	r3, #0
 8008542:	d003      	beq.n	800854c <_ZN3PID3sgnEd+0x48>
 8008544:	f04f 0200 	mov.w	r2, #0
 8008548:	4b06      	ldr	r3, [pc, #24]	; (8008564 <_ZN3PID3sgnEd+0x60>)
 800854a:	e003      	b.n	8008554 <_ZN3PID3sgnEd+0x50>
  return 0;
 800854c:	f04f 0200 	mov.w	r2, #0
 8008550:	f04f 0300 	mov.w	r3, #0
}
 8008554:	4610      	mov	r0, r2
 8008556:	4619      	mov	r1, r3
 8008558:	3710      	adds	r7, #16
 800855a:	46bd      	mov	sp, r7
 800855c:	bd80      	pop	{r7, pc}
 800855e:	bf00      	nop
 8008560:	bff00000 	.word	0xbff00000
 8008564:	3ff00000 	.word	0x3ff00000

08008568 <_ZN3PID3SatEdiii>:

 double PID::Sat(double pwm, int max, int min, int thr) {
 8008568:	b580      	push	{r7, lr}
 800856a:	b086      	sub	sp, #24
 800856c:	af00      	add	r7, sp, #0
 800856e:	60f8      	str	r0, [r7, #12]
 8008570:	e9c7 2300 	strd	r2, r3, [r7]
	double pwm_out;

	if(thr > 1020) {
 8008574:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008576:	f5b3 7f7f 	cmp.w	r3, #1020	; 0x3fc
 800857a:	dd2c      	ble.n	80085d6 <_ZN3PID3SatEdiii+0x6e>
		if(pwm > max) {
 800857c:	6a38      	ldr	r0, [r7, #32]
 800857e:	f7f7 ff39 	bl	80003f4 <__aeabi_i2d>
 8008582:	4602      	mov	r2, r0
 8008584:	460b      	mov	r3, r1
 8008586:	e9d7 0100 	ldrd	r0, r1, [r7]
 800858a:	f7f8 fa2d 	bl	80009e8 <__aeabi_dcmpgt>
 800858e:	4603      	mov	r3, r0
 8008590:	2b00      	cmp	r3, #0
 8008592:	d007      	beq.n	80085a4 <_ZN3PID3SatEdiii+0x3c>
			pwm_out = max;
 8008594:	6a38      	ldr	r0, [r7, #32]
 8008596:	f7f7 ff2d 	bl	80003f4 <__aeabi_i2d>
 800859a:	4602      	mov	r2, r0
 800859c:	460b      	mov	r3, r1
 800859e:	e9c7 2304 	strd	r2, r3, [r7, #16]
 80085a2:	e01d      	b.n	80085e0 <_ZN3PID3SatEdiii+0x78>
		}

		else if (pwm < min) {
 80085a4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80085a6:	f7f7 ff25 	bl	80003f4 <__aeabi_i2d>
 80085aa:	4602      	mov	r2, r0
 80085ac:	460b      	mov	r3, r1
 80085ae:	e9d7 0100 	ldrd	r0, r1, [r7]
 80085b2:	f7f8 f9fb 	bl	80009ac <__aeabi_dcmplt>
 80085b6:	4603      	mov	r3, r0
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d007      	beq.n	80085cc <_ZN3PID3SatEdiii+0x64>
			pwm_out = min;
 80085bc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80085be:	f7f7 ff19 	bl	80003f4 <__aeabi_i2d>
 80085c2:	4602      	mov	r2, r0
 80085c4:	460b      	mov	r3, r1
 80085c6:	e9c7 2304 	strd	r2, r3, [r7, #16]
 80085ca:	e009      	b.n	80085e0 <_ZN3PID3SatEdiii+0x78>
		}

		else {
			pwm_out = pwm;
 80085cc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80085d0:	e9c7 2304 	strd	r2, r3, [r7, #16]
 80085d4:	e004      	b.n	80085e0 <_ZN3PID3SatEdiii+0x78>


	}

	else {
		pwm_out = 1000;
 80085d6:	f04f 0200 	mov.w	r2, #0
 80085da:	4b05      	ldr	r3, [pc, #20]	; (80085f0 <_ZN3PID3SatEdiii+0x88>)
 80085dc:	e9c7 2304 	strd	r2, r3, [r7, #16]
	}
	return pwm_out;
 80085e0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
}
 80085e4:	4610      	mov	r0, r2
 80085e6:	4619      	mov	r1, r3
 80085e8:	3718      	adds	r7, #24
 80085ea:	46bd      	mov	sp, r7
 80085ec:	bd80      	pop	{r7, pc}
 80085ee:	bf00      	nop
 80085f0:	408f4000 	.word	0x408f4000

080085f4 <_ZN3PID3SatEdii>:

 double PID::Sat(double pwm, int max, int min) {
 80085f4:	b580      	push	{r7, lr}
 80085f6:	b086      	sub	sp, #24
 80085f8:	af00      	add	r7, sp, #0
 80085fa:	60f8      	str	r0, [r7, #12]
 80085fc:	e9c7 2300 	strd	r2, r3, [r7]
	double pwm_out;

		if(pwm > max) {
 8008600:	6a38      	ldr	r0, [r7, #32]
 8008602:	f7f7 fef7 	bl	80003f4 <__aeabi_i2d>
 8008606:	4602      	mov	r2, r0
 8008608:	460b      	mov	r3, r1
 800860a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800860e:	f7f8 f9eb 	bl	80009e8 <__aeabi_dcmpgt>
 8008612:	4603      	mov	r3, r0
 8008614:	2b00      	cmp	r3, #0
 8008616:	d007      	beq.n	8008628 <_ZN3PID3SatEdii+0x34>
			pwm_out = max;
 8008618:	6a38      	ldr	r0, [r7, #32]
 800861a:	f7f7 feeb 	bl	80003f4 <__aeabi_i2d>
 800861e:	4602      	mov	r2, r0
 8008620:	460b      	mov	r3, r1
 8008622:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8008626:	e017      	b.n	8008658 <_ZN3PID3SatEdii+0x64>
		}

		else if (pwm < min) {
 8008628:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800862a:	f7f7 fee3 	bl	80003f4 <__aeabi_i2d>
 800862e:	4602      	mov	r2, r0
 8008630:	460b      	mov	r3, r1
 8008632:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008636:	f7f8 f9b9 	bl	80009ac <__aeabi_dcmplt>
 800863a:	4603      	mov	r3, r0
 800863c:	2b00      	cmp	r3, #0
 800863e:	d007      	beq.n	8008650 <_ZN3PID3SatEdii+0x5c>
			pwm_out = min;
 8008640:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008642:	f7f7 fed7 	bl	80003f4 <__aeabi_i2d>
 8008646:	4602      	mov	r2, r0
 8008648:	460b      	mov	r3, r1
 800864a:	e9c7 2304 	strd	r2, r3, [r7, #16]
 800864e:	e003      	b.n	8008658 <_ZN3PID3SatEdii+0x64>
		}

		else {
			pwm_out = pwm;
 8008650:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008654:	e9c7 2304 	strd	r2, r3, [r7, #16]
		}




	return pwm_out;
 8008658:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
}
 800865c:	4610      	mov	r0, r2
 800865e:	4619      	mov	r1, r3
 8008660:	3718      	adds	r7, #24
 8008662:	46bd      	mov	sp, r7
 8008664:	bd80      	pop	{r7, pc}

08008666 <_ZN3PID7pwm2angEt>:

float PID::pwm2ang(unsigned short int pwm) {
 8008666:	b580      	push	{r7, lr}
 8008668:	b086      	sub	sp, #24
 800866a:	af00      	add	r7, sp, #0
 800866c:	6078      	str	r0, [r7, #4]
 800866e:	460b      	mov	r3, r1
 8008670:	807b      	strh	r3, [r7, #2]
	int in_min  = 1000;
 8008672:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8008676:	617b      	str	r3, [r7, #20]
	int in_max  = 2000;
 8008678:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800867c:	613b      	str	r3, [r7, #16]
	int out_min = -30;
 800867e:	f06f 031d 	mvn.w	r3, #29
 8008682:	60fb      	str	r3, [r7, #12]
	int out_max  = 30;
 8008684:	231e      	movs	r3, #30
 8008686:	60bb      	str	r3, [r7, #8]

	return (pwm - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8008688:	887a      	ldrh	r2, [r7, #2]
 800868a:	697b      	ldr	r3, [r7, #20]
 800868c:	1ad3      	subs	r3, r2, r3
 800868e:	68b9      	ldr	r1, [r7, #8]
 8008690:	68fa      	ldr	r2, [r7, #12]
 8008692:	1a8a      	subs	r2, r1, r2
 8008694:	fb02 f203 	mul.w	r2, r2, r3
 8008698:	6939      	ldr	r1, [r7, #16]
 800869a:	697b      	ldr	r3, [r7, #20]
 800869c:	1acb      	subs	r3, r1, r3
 800869e:	fb92 f2f3 	sdiv	r2, r2, r3
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	4413      	add	r3, r2
 80086a6:	4618      	mov	r0, r3
 80086a8:	f7f8 fada 	bl	8000c60 <__aeabi_i2f>
 80086ac:	4603      	mov	r3, r0
}
 80086ae:	4618      	mov	r0, r3
 80086b0:	3718      	adds	r7, #24
 80086b2:	46bd      	mov	sp, r7
 80086b4:	bd80      	pop	{r7, pc}

080086b6 <_ZN3PID8pwm2rateEt>:

float PID::pwm2rate(unsigned short int pwm) {
 80086b6:	b580      	push	{r7, lr}
 80086b8:	b086      	sub	sp, #24
 80086ba:	af00      	add	r7, sp, #0
 80086bc:	6078      	str	r0, [r7, #4]
 80086be:	460b      	mov	r3, r1
 80086c0:	807b      	strh	r3, [r7, #2]
	int in_min  = 1000;
 80086c2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80086c6:	617b      	str	r3, [r7, #20]
	int in_max  = 2000;
 80086c8:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80086cc:	613b      	str	r3, [r7, #16]
	int out_min = -100;
 80086ce:	f06f 0363 	mvn.w	r3, #99	; 0x63
 80086d2:	60fb      	str	r3, [r7, #12]
	int out_max  = 100;
 80086d4:	2364      	movs	r3, #100	; 0x64
 80086d6:	60bb      	str	r3, [r7, #8]

	return -1 * ((pwm - in_min) * (out_max - out_min) / (in_max - in_min) + out_min);
 80086d8:	887a      	ldrh	r2, [r7, #2]
 80086da:	697b      	ldr	r3, [r7, #20]
 80086dc:	1ad3      	subs	r3, r2, r3
 80086de:	68b9      	ldr	r1, [r7, #8]
 80086e0:	68fa      	ldr	r2, [r7, #12]
 80086e2:	1a8a      	subs	r2, r1, r2
 80086e4:	fb02 f203 	mul.w	r2, r2, r3
 80086e8:	6939      	ldr	r1, [r7, #16]
 80086ea:	697b      	ldr	r3, [r7, #20]
 80086ec:	1acb      	subs	r3, r1, r3
 80086ee:	fb92 f2f3 	sdiv	r2, r2, r3
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	4413      	add	r3, r2
 80086f6:	425b      	negs	r3, r3
 80086f8:	4618      	mov	r0, r3
 80086fa:	f7f8 fab1 	bl	8000c60 <__aeabi_i2f>
 80086fe:	4603      	mov	r3, r0
}
 8008700:	4618      	mov	r0, r3
 8008702:	3718      	adds	r7, #24
 8008704:	46bd      	mov	sp, r7
 8008706:	bd80      	pop	{r7, pc}

08008708 <_ZN3PID7pwm2motEti>:

//Convert pwm to motor speed for simulation
float PID::pwm2mot(unsigned short int pwm, int dir) {
 8008708:	b590      	push	{r4, r7, lr}
 800870a:	b089      	sub	sp, #36	; 0x24
 800870c:	af00      	add	r7, sp, #0
 800870e:	60f8      	str	r0, [r7, #12]
 8008710:	460b      	mov	r3, r1
 8008712:	607a      	str	r2, [r7, #4]
 8008714:	817b      	strh	r3, [r7, #10]
	float in_min  = 1000;
 8008716:	4b1d      	ldr	r3, [pc, #116]	; (800878c <_ZN3PID7pwm2motEti+0x84>)
 8008718:	61fb      	str	r3, [r7, #28]
	float in_max  = 2000;
 800871a:	4b1d      	ldr	r3, [pc, #116]	; (8008790 <_ZN3PID7pwm2motEti+0x88>)
 800871c:	61bb      	str	r3, [r7, #24]
	float out_min = 0;
 800871e:	f04f 0300 	mov.w	r3, #0
 8008722:	617b      	str	r3, [r7, #20]
	float out_max  = 1326;
 8008724:	4b1b      	ldr	r3, [pc, #108]	; (8008794 <_ZN3PID7pwm2motEti+0x8c>)
 8008726:	613b      	str	r3, [r7, #16]

	return (float)(dir) * ((float)pwm - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8008728:	6878      	ldr	r0, [r7, #4]
 800872a:	f7f8 fa99 	bl	8000c60 <__aeabi_i2f>
 800872e:	4604      	mov	r4, r0
 8008730:	897b      	ldrh	r3, [r7, #10]
 8008732:	4618      	mov	r0, r3
 8008734:	f7f8 fa90 	bl	8000c58 <__aeabi_ui2f>
 8008738:	4603      	mov	r3, r0
 800873a:	69f9      	ldr	r1, [r7, #28]
 800873c:	4618      	mov	r0, r3
 800873e:	f7f8 f9d9 	bl	8000af4 <__aeabi_fsub>
 8008742:	4603      	mov	r3, r0
 8008744:	4619      	mov	r1, r3
 8008746:	4620      	mov	r0, r4
 8008748:	f7f8 fade 	bl	8000d08 <__aeabi_fmul>
 800874c:	4603      	mov	r3, r0
 800874e:	461c      	mov	r4, r3
 8008750:	6979      	ldr	r1, [r7, #20]
 8008752:	6938      	ldr	r0, [r7, #16]
 8008754:	f7f8 f9ce 	bl	8000af4 <__aeabi_fsub>
 8008758:	4603      	mov	r3, r0
 800875a:	4619      	mov	r1, r3
 800875c:	4620      	mov	r0, r4
 800875e:	f7f8 fad3 	bl	8000d08 <__aeabi_fmul>
 8008762:	4603      	mov	r3, r0
 8008764:	461c      	mov	r4, r3
 8008766:	69f9      	ldr	r1, [r7, #28]
 8008768:	69b8      	ldr	r0, [r7, #24]
 800876a:	f7f8 f9c3 	bl	8000af4 <__aeabi_fsub>
 800876e:	4603      	mov	r3, r0
 8008770:	4619      	mov	r1, r3
 8008772:	4620      	mov	r0, r4
 8008774:	f7f8 fb7c 	bl	8000e70 <__aeabi_fdiv>
 8008778:	4603      	mov	r3, r0
 800877a:	6979      	ldr	r1, [r7, #20]
 800877c:	4618      	mov	r0, r3
 800877e:	f7f8 f9bb 	bl	8000af8 <__addsf3>
 8008782:	4603      	mov	r3, r0
}
 8008784:	4618      	mov	r0, r3
 8008786:	3724      	adds	r7, #36	; 0x24
 8008788:	46bd      	mov	sp, r7
 800878a:	bd90      	pop	{r4, r7, pc}
 800878c:	447a0000 	.word	0x447a0000
 8008790:	44fa0000 	.word	0x44fa0000
 8008794:	44a5c000 	.word	0x44a5c000

08008798 <_ZN3PIDD1Ev>:

PID::~PID() {};
 8008798:	b480      	push	{r7}
 800879a:	b083      	sub	sp, #12
 800879c:	af00      	add	r7, sp, #0
 800879e:	6078      	str	r0, [r7, #4]
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	4618      	mov	r0, r3
 80087a4:	370c      	adds	r7, #12
 80087a6:	46bd      	mov	sp, r7
 80087a8:	bc80      	pop	{r7}
 80087aa:	4770      	bx	lr

080087ac <_ZdlPv>:
 80087ac:	f000 bbee 	b.w	8008f8c <free>

080087b0 <_Znwj>:
 80087b0:	2801      	cmp	r0, #1
 80087b2:	bf38      	it	cc
 80087b4:	2001      	movcc	r0, #1
 80087b6:	b510      	push	{r4, lr}
 80087b8:	4604      	mov	r4, r0
 80087ba:	4620      	mov	r0, r4
 80087bc:	f000 fbde 	bl	8008f7c <malloc>
 80087c0:	b930      	cbnz	r0, 80087d0 <_Znwj+0x20>
 80087c2:	f000 f80d 	bl	80087e0 <_ZSt15get_new_handlerv>
 80087c6:	b908      	cbnz	r0, 80087cc <_Znwj+0x1c>
 80087c8:	f000 fba6 	bl	8008f18 <abort>
 80087cc:	4780      	blx	r0
 80087ce:	e7f4      	b.n	80087ba <_Znwj+0xa>
 80087d0:	bd10      	pop	{r4, pc}

080087d2 <_ZSt17__throw_bad_allocv>:
 80087d2:	b508      	push	{r3, lr}
 80087d4:	f000 fba0 	bl	8008f18 <abort>

080087d8 <_ZSt20__throw_length_errorPKc>:
 80087d8:	b508      	push	{r3, lr}
 80087da:	f000 fb9d 	bl	8008f18 <abort>
	...

080087e0 <_ZSt15get_new_handlerv>:
 80087e0:	4b02      	ldr	r3, [pc, #8]	; (80087ec <_ZSt15get_new_handlerv+0xc>)
 80087e2:	6818      	ldr	r0, [r3, #0]
 80087e4:	f3bf 8f5b 	dmb	ish
 80087e8:	4770      	bx	lr
 80087ea:	bf00      	nop
 80087ec:	20000860 	.word	0x20000860

080087f0 <exp>:
 80087f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087f2:	4606      	mov	r6, r0
 80087f4:	460f      	mov	r7, r1
 80087f6:	f000 f883 	bl	8008900 <__ieee754_exp>
 80087fa:	4b1b      	ldr	r3, [pc, #108]	; (8008868 <exp+0x78>)
 80087fc:	4604      	mov	r4, r0
 80087fe:	f993 3000 	ldrsb.w	r3, [r3]
 8008802:	460d      	mov	r5, r1
 8008804:	3301      	adds	r3, #1
 8008806:	d012      	beq.n	800882e <exp+0x3e>
 8008808:	4630      	mov	r0, r6
 800880a:	4639      	mov	r1, r7
 800880c:	f000 fb77 	bl	8008efe <finite>
 8008810:	b168      	cbz	r0, 800882e <exp+0x3e>
 8008812:	a311      	add	r3, pc, #68	; (adr r3, 8008858 <exp+0x68>)
 8008814:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008818:	4630      	mov	r0, r6
 800881a:	4639      	mov	r1, r7
 800881c:	f7f8 f8e4 	bl	80009e8 <__aeabi_dcmpgt>
 8008820:	b140      	cbz	r0, 8008834 <exp+0x44>
 8008822:	f000 fb81 	bl	8008f28 <__errno>
 8008826:	2322      	movs	r3, #34	; 0x22
 8008828:	2400      	movs	r4, #0
 800882a:	4d10      	ldr	r5, [pc, #64]	; (800886c <exp+0x7c>)
 800882c:	6003      	str	r3, [r0, #0]
 800882e:	4620      	mov	r0, r4
 8008830:	4629      	mov	r1, r5
 8008832:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008834:	4630      	mov	r0, r6
 8008836:	a30a      	add	r3, pc, #40	; (adr r3, 8008860 <exp+0x70>)
 8008838:	e9d3 2300 	ldrd	r2, r3, [r3]
 800883c:	4639      	mov	r1, r7
 800883e:	f7f8 f8b5 	bl	80009ac <__aeabi_dcmplt>
 8008842:	2800      	cmp	r0, #0
 8008844:	d0f3      	beq.n	800882e <exp+0x3e>
 8008846:	f000 fb6f 	bl	8008f28 <__errno>
 800884a:	2322      	movs	r3, #34	; 0x22
 800884c:	2400      	movs	r4, #0
 800884e:	2500      	movs	r5, #0
 8008850:	6003      	str	r3, [r0, #0]
 8008852:	e7ec      	b.n	800882e <exp+0x3e>
 8008854:	f3af 8000 	nop.w
 8008858:	fefa39ef 	.word	0xfefa39ef
 800885c:	40862e42 	.word	0x40862e42
 8008860:	d52d3051 	.word	0xd52d3051
 8008864:	c0874910 	.word	0xc0874910
 8008868:	20000009 	.word	0x20000009
 800886c:	7ff00000 	.word	0x7ff00000

08008870 <asinf>:
 8008870:	b538      	push	{r3, r4, r5, lr}
 8008872:	4604      	mov	r4, r0
 8008874:	f000 f9ae 	bl	8008bd4 <__ieee754_asinf>
 8008878:	4b0e      	ldr	r3, [pc, #56]	; (80088b4 <asinf+0x44>)
 800887a:	4605      	mov	r5, r0
 800887c:	f993 3000 	ldrsb.w	r3, [r3]
 8008880:	3301      	adds	r3, #1
 8008882:	d015      	beq.n	80088b0 <asinf+0x40>
 8008884:	4621      	mov	r1, r4
 8008886:	4620      	mov	r0, r4
 8008888:	f7f8 fc04 	bl	8001094 <__aeabi_fcmpun>
 800888c:	b980      	cbnz	r0, 80088b0 <asinf+0x40>
 800888e:	4620      	mov	r0, r4
 8008890:	f000 fb3b 	bl	8008f0a <fabsf>
 8008894:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8008898:	f7f8 fbf2 	bl	8001080 <__aeabi_fcmpgt>
 800889c:	b140      	cbz	r0, 80088b0 <asinf+0x40>
 800889e:	f000 fb43 	bl	8008f28 <__errno>
 80088a2:	2321      	movs	r3, #33	; 0x21
 80088a4:	6003      	str	r3, [r0, #0]
 80088a6:	4804      	ldr	r0, [pc, #16]	; (80088b8 <asinf+0x48>)
 80088a8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80088ac:	f000 bb30 	b.w	8008f10 <nanf>
 80088b0:	4628      	mov	r0, r5
 80088b2:	bd38      	pop	{r3, r4, r5, pc}
 80088b4:	20000009 	.word	0x20000009
 80088b8:	08009284 	.word	0x08009284

080088bc <sqrtf>:
 80088bc:	b538      	push	{r3, r4, r5, lr}
 80088be:	4605      	mov	r5, r0
 80088c0:	f000 facc 	bl	8008e5c <__ieee754_sqrtf>
 80088c4:	4b0d      	ldr	r3, [pc, #52]	; (80088fc <sqrtf+0x40>)
 80088c6:	4604      	mov	r4, r0
 80088c8:	f993 3000 	ldrsb.w	r3, [r3]
 80088cc:	3301      	adds	r3, #1
 80088ce:	d012      	beq.n	80088f6 <sqrtf+0x3a>
 80088d0:	4629      	mov	r1, r5
 80088d2:	4628      	mov	r0, r5
 80088d4:	f7f8 fbde 	bl	8001094 <__aeabi_fcmpun>
 80088d8:	b968      	cbnz	r0, 80088f6 <sqrtf+0x3a>
 80088da:	2100      	movs	r1, #0
 80088dc:	4628      	mov	r0, r5
 80088de:	f7f8 fbb1 	bl	8001044 <__aeabi_fcmplt>
 80088e2:	b140      	cbz	r0, 80088f6 <sqrtf+0x3a>
 80088e4:	f000 fb20 	bl	8008f28 <__errno>
 80088e8:	2321      	movs	r3, #33	; 0x21
 80088ea:	2100      	movs	r1, #0
 80088ec:	6003      	str	r3, [r0, #0]
 80088ee:	4608      	mov	r0, r1
 80088f0:	f7f8 fabe 	bl	8000e70 <__aeabi_fdiv>
 80088f4:	4604      	mov	r4, r0
 80088f6:	4620      	mov	r0, r4
 80088f8:	bd38      	pop	{r3, r4, r5, pc}
 80088fa:	bf00      	nop
 80088fc:	20000009 	.word	0x20000009

08008900 <__ieee754_exp>:
 8008900:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008904:	4faa      	ldr	r7, [pc, #680]	; (8008bb0 <__ieee754_exp+0x2b0>)
 8008906:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800890a:	42bb      	cmp	r3, r7
 800890c:	4605      	mov	r5, r0
 800890e:	460c      	mov	r4, r1
 8008910:	ea4f 76d1 	mov.w	r6, r1, lsr #31
 8008914:	d92f      	bls.n	8008976 <__ieee754_exp+0x76>
 8008916:	4fa7      	ldr	r7, [pc, #668]	; (8008bb4 <__ieee754_exp+0x2b4>)
 8008918:	42bb      	cmp	r3, r7
 800891a:	d911      	bls.n	8008940 <__ieee754_exp+0x40>
 800891c:	4603      	mov	r3, r0
 800891e:	f3c1 0213 	ubfx	r2, r1, #0, #20
 8008922:	4313      	orrs	r3, r2
 8008924:	d006      	beq.n	8008934 <__ieee754_exp+0x34>
 8008926:	4602      	mov	r2, r0
 8008928:	460b      	mov	r3, r1
 800892a:	f7f7 fc17 	bl	800015c <__adddf3>
 800892e:	4605      	mov	r5, r0
 8008930:	460c      	mov	r4, r1
 8008932:	e000      	b.n	8008936 <__ieee754_exp+0x36>
 8008934:	b9e6      	cbnz	r6, 8008970 <__ieee754_exp+0x70>
 8008936:	4628      	mov	r0, r5
 8008938:	4621      	mov	r1, r4
 800893a:	b004      	add	sp, #16
 800893c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008940:	a385      	add	r3, pc, #532	; (adr r3, 8008b58 <__ieee754_exp+0x258>)
 8008942:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008946:	f7f8 f84f 	bl	80009e8 <__aeabi_dcmpgt>
 800894a:	b138      	cbz	r0, 800895c <__ieee754_exp+0x5c>
 800894c:	a384      	add	r3, pc, #528	; (adr r3, 8008b60 <__ieee754_exp+0x260>)
 800894e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008952:	4610      	mov	r0, r2
 8008954:	4619      	mov	r1, r3
 8008956:	f7f7 fdb7 	bl	80004c8 <__aeabi_dmul>
 800895a:	e7e8      	b.n	800892e <__ieee754_exp+0x2e>
 800895c:	4628      	mov	r0, r5
 800895e:	a382      	add	r3, pc, #520	; (adr r3, 8008b68 <__ieee754_exp+0x268>)
 8008960:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008964:	4621      	mov	r1, r4
 8008966:	f7f8 f821 	bl	80009ac <__aeabi_dcmplt>
 800896a:	2800      	cmp	r0, #0
 800896c:	f000 8082 	beq.w	8008a74 <__ieee754_exp+0x174>
 8008970:	2500      	movs	r5, #0
 8008972:	462c      	mov	r4, r5
 8008974:	e7df      	b.n	8008936 <__ieee754_exp+0x36>
 8008976:	4a90      	ldr	r2, [pc, #576]	; (8008bb8 <__ieee754_exp+0x2b8>)
 8008978:	4293      	cmp	r3, r2
 800897a:	f240 80a7 	bls.w	8008acc <__ieee754_exp+0x1cc>
 800897e:	4a8f      	ldr	r2, [pc, #572]	; (8008bbc <__ieee754_exp+0x2bc>)
 8008980:	4293      	cmp	r3, r2
 8008982:	d877      	bhi.n	8008a74 <__ieee754_exp+0x174>
 8008984:	4b8e      	ldr	r3, [pc, #568]	; (8008bc0 <__ieee754_exp+0x2c0>)
 8008986:	00f4      	lsls	r4, r6, #3
 8008988:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800898c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008990:	f7f7 fbe2 	bl	8000158 <__aeabi_dsub>
 8008994:	4680      	mov	r8, r0
 8008996:	4689      	mov	r9, r1
 8008998:	4b8a      	ldr	r3, [pc, #552]	; (8008bc4 <__ieee754_exp+0x2c4>)
 800899a:	f1c6 0a01 	rsb	sl, r6, #1
 800899e:	4423      	add	r3, r4
 80089a0:	e9d3 3400 	ldrd	r3, r4, [r3]
 80089a4:	e9cd 3400 	strd	r3, r4, [sp]
 80089a8:	ebaa 0a06 	sub.w	sl, sl, r6
 80089ac:	4640      	mov	r0, r8
 80089ae:	e9dd 2300 	ldrd	r2, r3, [sp]
 80089b2:	4649      	mov	r1, r9
 80089b4:	f7f7 fbd0 	bl	8000158 <__aeabi_dsub>
 80089b8:	4605      	mov	r5, r0
 80089ba:	460c      	mov	r4, r1
 80089bc:	462a      	mov	r2, r5
 80089be:	4623      	mov	r3, r4
 80089c0:	4628      	mov	r0, r5
 80089c2:	4621      	mov	r1, r4
 80089c4:	f7f7 fd80 	bl	80004c8 <__aeabi_dmul>
 80089c8:	a369      	add	r3, pc, #420	; (adr r3, 8008b70 <__ieee754_exp+0x270>)
 80089ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089ce:	4606      	mov	r6, r0
 80089d0:	460f      	mov	r7, r1
 80089d2:	f7f7 fd79 	bl	80004c8 <__aeabi_dmul>
 80089d6:	a368      	add	r3, pc, #416	; (adr r3, 8008b78 <__ieee754_exp+0x278>)
 80089d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089dc:	f7f7 fbbc 	bl	8000158 <__aeabi_dsub>
 80089e0:	4632      	mov	r2, r6
 80089e2:	463b      	mov	r3, r7
 80089e4:	f7f7 fd70 	bl	80004c8 <__aeabi_dmul>
 80089e8:	a365      	add	r3, pc, #404	; (adr r3, 8008b80 <__ieee754_exp+0x280>)
 80089ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089ee:	f7f7 fbb5 	bl	800015c <__adddf3>
 80089f2:	4632      	mov	r2, r6
 80089f4:	463b      	mov	r3, r7
 80089f6:	f7f7 fd67 	bl	80004c8 <__aeabi_dmul>
 80089fa:	a363      	add	r3, pc, #396	; (adr r3, 8008b88 <__ieee754_exp+0x288>)
 80089fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a00:	f7f7 fbaa 	bl	8000158 <__aeabi_dsub>
 8008a04:	4632      	mov	r2, r6
 8008a06:	463b      	mov	r3, r7
 8008a08:	f7f7 fd5e 	bl	80004c8 <__aeabi_dmul>
 8008a0c:	a360      	add	r3, pc, #384	; (adr r3, 8008b90 <__ieee754_exp+0x290>)
 8008a0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a12:	f7f7 fba3 	bl	800015c <__adddf3>
 8008a16:	4632      	mov	r2, r6
 8008a18:	463b      	mov	r3, r7
 8008a1a:	f7f7 fd55 	bl	80004c8 <__aeabi_dmul>
 8008a1e:	4602      	mov	r2, r0
 8008a20:	460b      	mov	r3, r1
 8008a22:	4628      	mov	r0, r5
 8008a24:	4621      	mov	r1, r4
 8008a26:	f7f7 fb97 	bl	8000158 <__aeabi_dsub>
 8008a2a:	4602      	mov	r2, r0
 8008a2c:	460b      	mov	r3, r1
 8008a2e:	4606      	mov	r6, r0
 8008a30:	460f      	mov	r7, r1
 8008a32:	4628      	mov	r0, r5
 8008a34:	4621      	mov	r1, r4
 8008a36:	f7f7 fd47 	bl	80004c8 <__aeabi_dmul>
 8008a3a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008a3e:	f1ba 0f00 	cmp.w	sl, #0
 8008a42:	d15a      	bne.n	8008afa <__ieee754_exp+0x1fa>
 8008a44:	2200      	movs	r2, #0
 8008a46:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008a4a:	4630      	mov	r0, r6
 8008a4c:	4639      	mov	r1, r7
 8008a4e:	f7f7 fb83 	bl	8000158 <__aeabi_dsub>
 8008a52:	4602      	mov	r2, r0
 8008a54:	460b      	mov	r3, r1
 8008a56:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008a5a:	f7f7 fe5f 	bl	800071c <__aeabi_ddiv>
 8008a5e:	462a      	mov	r2, r5
 8008a60:	4623      	mov	r3, r4
 8008a62:	f7f7 fb79 	bl	8000158 <__aeabi_dsub>
 8008a66:	4602      	mov	r2, r0
 8008a68:	460b      	mov	r3, r1
 8008a6a:	2000      	movs	r0, #0
 8008a6c:	4956      	ldr	r1, [pc, #344]	; (8008bc8 <__ieee754_exp+0x2c8>)
 8008a6e:	f7f7 fb73 	bl	8000158 <__aeabi_dsub>
 8008a72:	e75c      	b.n	800892e <__ieee754_exp+0x2e>
 8008a74:	4855      	ldr	r0, [pc, #340]	; (8008bcc <__ieee754_exp+0x2cc>)
 8008a76:	a348      	add	r3, pc, #288	; (adr r3, 8008b98 <__ieee754_exp+0x298>)
 8008a78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a7c:	eb00 06c6 	add.w	r6, r0, r6, lsl #3
 8008a80:	4621      	mov	r1, r4
 8008a82:	4628      	mov	r0, r5
 8008a84:	f7f7 fd20 	bl	80004c8 <__aeabi_dmul>
 8008a88:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008a8c:	f7f7 fb66 	bl	800015c <__adddf3>
 8008a90:	f7f7 ffb4 	bl	80009fc <__aeabi_d2iz>
 8008a94:	4682      	mov	sl, r0
 8008a96:	f7f7 fcad 	bl	80003f4 <__aeabi_i2d>
 8008a9a:	a341      	add	r3, pc, #260	; (adr r3, 8008ba0 <__ieee754_exp+0x2a0>)
 8008a9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008aa0:	4606      	mov	r6, r0
 8008aa2:	460f      	mov	r7, r1
 8008aa4:	f7f7 fd10 	bl	80004c8 <__aeabi_dmul>
 8008aa8:	4602      	mov	r2, r0
 8008aaa:	460b      	mov	r3, r1
 8008aac:	4628      	mov	r0, r5
 8008aae:	4621      	mov	r1, r4
 8008ab0:	f7f7 fb52 	bl	8000158 <__aeabi_dsub>
 8008ab4:	a33c      	add	r3, pc, #240	; (adr r3, 8008ba8 <__ieee754_exp+0x2a8>)
 8008ab6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008aba:	4680      	mov	r8, r0
 8008abc:	4689      	mov	r9, r1
 8008abe:	4630      	mov	r0, r6
 8008ac0:	4639      	mov	r1, r7
 8008ac2:	f7f7 fd01 	bl	80004c8 <__aeabi_dmul>
 8008ac6:	e9cd 0100 	strd	r0, r1, [sp]
 8008aca:	e76f      	b.n	80089ac <__ieee754_exp+0xac>
 8008acc:	4a40      	ldr	r2, [pc, #256]	; (8008bd0 <__ieee754_exp+0x2d0>)
 8008ace:	4293      	cmp	r3, r2
 8008ad0:	d80e      	bhi.n	8008af0 <__ieee754_exp+0x1f0>
 8008ad2:	a323      	add	r3, pc, #140	; (adr r3, 8008b60 <__ieee754_exp+0x260>)
 8008ad4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ad8:	f7f7 fb40 	bl	800015c <__adddf3>
 8008adc:	2200      	movs	r2, #0
 8008ade:	4b3a      	ldr	r3, [pc, #232]	; (8008bc8 <__ieee754_exp+0x2c8>)
 8008ae0:	f7f7 ff82 	bl	80009e8 <__aeabi_dcmpgt>
 8008ae4:	b138      	cbz	r0, 8008af6 <__ieee754_exp+0x1f6>
 8008ae6:	2200      	movs	r2, #0
 8008ae8:	4628      	mov	r0, r5
 8008aea:	4621      	mov	r1, r4
 8008aec:	4b36      	ldr	r3, [pc, #216]	; (8008bc8 <__ieee754_exp+0x2c8>)
 8008aee:	e71c      	b.n	800892a <__ieee754_exp+0x2a>
 8008af0:	f04f 0a00 	mov.w	sl, #0
 8008af4:	e762      	b.n	80089bc <__ieee754_exp+0xbc>
 8008af6:	4682      	mov	sl, r0
 8008af8:	e760      	b.n	80089bc <__ieee754_exp+0xbc>
 8008afa:	4632      	mov	r2, r6
 8008afc:	463b      	mov	r3, r7
 8008afe:	2000      	movs	r0, #0
 8008b00:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8008b04:	f7f7 fb28 	bl	8000158 <__aeabi_dsub>
 8008b08:	4602      	mov	r2, r0
 8008b0a:	460b      	mov	r3, r1
 8008b0c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008b10:	f7f7 fe04 	bl	800071c <__aeabi_ddiv>
 8008b14:	4602      	mov	r2, r0
 8008b16:	460b      	mov	r3, r1
 8008b18:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008b1c:	f7f7 fb1c 	bl	8000158 <__aeabi_dsub>
 8008b20:	4642      	mov	r2, r8
 8008b22:	464b      	mov	r3, r9
 8008b24:	f7f7 fb18 	bl	8000158 <__aeabi_dsub>
 8008b28:	4602      	mov	r2, r0
 8008b2a:	460b      	mov	r3, r1
 8008b2c:	2000      	movs	r0, #0
 8008b2e:	4926      	ldr	r1, [pc, #152]	; (8008bc8 <__ieee754_exp+0x2c8>)
 8008b30:	f7f7 fb12 	bl	8000158 <__aeabi_dsub>
 8008b34:	f46f 727f 	mvn.w	r2, #1020	; 0x3fc
 8008b38:	4592      	cmp	sl, r2
 8008b3a:	db02      	blt.n	8008b42 <__ieee754_exp+0x242>
 8008b3c:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 8008b40:	e6f5      	b.n	800892e <__ieee754_exp+0x2e>
 8008b42:	f50a 7a7a 	add.w	sl, sl, #1000	; 0x3e8
 8008b46:	2200      	movs	r2, #0
 8008b48:	f04f 73b8 	mov.w	r3, #24117248	; 0x1700000
 8008b4c:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 8008b50:	e701      	b.n	8008956 <__ieee754_exp+0x56>
 8008b52:	bf00      	nop
 8008b54:	f3af 8000 	nop.w
 8008b58:	fefa39ef 	.word	0xfefa39ef
 8008b5c:	40862e42 	.word	0x40862e42
 8008b60:	8800759c 	.word	0x8800759c
 8008b64:	7e37e43c 	.word	0x7e37e43c
 8008b68:	d52d3051 	.word	0xd52d3051
 8008b6c:	c0874910 	.word	0xc0874910
 8008b70:	72bea4d0 	.word	0x72bea4d0
 8008b74:	3e663769 	.word	0x3e663769
 8008b78:	c5d26bf1 	.word	0xc5d26bf1
 8008b7c:	3ebbbd41 	.word	0x3ebbbd41
 8008b80:	af25de2c 	.word	0xaf25de2c
 8008b84:	3f11566a 	.word	0x3f11566a
 8008b88:	16bebd93 	.word	0x16bebd93
 8008b8c:	3f66c16c 	.word	0x3f66c16c
 8008b90:	5555553e 	.word	0x5555553e
 8008b94:	3fc55555 	.word	0x3fc55555
 8008b98:	652b82fe 	.word	0x652b82fe
 8008b9c:	3ff71547 	.word	0x3ff71547
 8008ba0:	fee00000 	.word	0xfee00000
 8008ba4:	3fe62e42 	.word	0x3fe62e42
 8008ba8:	35793c76 	.word	0x35793c76
 8008bac:	3dea39ef 	.word	0x3dea39ef
 8008bb0:	40862e41 	.word	0x40862e41
 8008bb4:	7fefffff 	.word	0x7fefffff
 8008bb8:	3fd62e42 	.word	0x3fd62e42
 8008bbc:	3ff0a2b1 	.word	0x3ff0a2b1
 8008bc0:	08009298 	.word	0x08009298
 8008bc4:	080092a8 	.word	0x080092a8
 8008bc8:	3ff00000 	.word	0x3ff00000
 8008bcc:	08009288 	.word	0x08009288
 8008bd0:	3e2fffff 	.word	0x3e2fffff

08008bd4 <__ieee754_asinf>:
 8008bd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008bd8:	f020 4800 	bic.w	r8, r0, #2147483648	; 0x80000000
 8008bdc:	f1b8 5f7e 	cmp.w	r8, #1065353216	; 0x3f800000
 8008be0:	4604      	mov	r4, r0
 8008be2:	4605      	mov	r5, r0
 8008be4:	d10c      	bne.n	8008c00 <__ieee754_asinf+0x2c>
 8008be6:	498d      	ldr	r1, [pc, #564]	; (8008e1c <__ieee754_asinf+0x248>)
 8008be8:	f7f8 f88e 	bl	8000d08 <__aeabi_fmul>
 8008bec:	498c      	ldr	r1, [pc, #560]	; (8008e20 <__ieee754_asinf+0x24c>)
 8008bee:	4605      	mov	r5, r0
 8008bf0:	4620      	mov	r0, r4
 8008bf2:	f7f8 f889 	bl	8000d08 <__aeabi_fmul>
 8008bf6:	4601      	mov	r1, r0
 8008bf8:	4628      	mov	r0, r5
 8008bfa:	f7f7 ff7d 	bl	8000af8 <__addsf3>
 8008bfe:	e006      	b.n	8008c0e <__ieee754_asinf+0x3a>
 8008c00:	dd07      	ble.n	8008c12 <__ieee754_asinf+0x3e>
 8008c02:	4601      	mov	r1, r0
 8008c04:	f7f7 ff76 	bl	8000af4 <__aeabi_fsub>
 8008c08:	4601      	mov	r1, r0
 8008c0a:	f7f8 f931 	bl	8000e70 <__aeabi_fdiv>
 8008c0e:	4604      	mov	r4, r0
 8008c10:	e00e      	b.n	8008c30 <__ieee754_asinf+0x5c>
 8008c12:	f1b8 5f7c 	cmp.w	r8, #1056964608	; 0x3f000000
 8008c16:	da58      	bge.n	8008cca <__ieee754_asinf+0xf6>
 8008c18:	f1b8 5f48 	cmp.w	r8, #838860800	; 0x32000000
 8008c1c:	da0b      	bge.n	8008c36 <__ieee754_asinf+0x62>
 8008c1e:	4981      	ldr	r1, [pc, #516]	; (8008e24 <__ieee754_asinf+0x250>)
 8008c20:	f7f7 ff6a 	bl	8000af8 <__addsf3>
 8008c24:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8008c28:	f7f8 fa2a 	bl	8001080 <__aeabi_fcmpgt>
 8008c2c:	2800      	cmp	r0, #0
 8008c2e:	d04c      	beq.n	8008cca <__ieee754_asinf+0xf6>
 8008c30:	4620      	mov	r0, r4
 8008c32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c36:	4601      	mov	r1, r0
 8008c38:	f7f8 f866 	bl	8000d08 <__aeabi_fmul>
 8008c3c:	4605      	mov	r5, r0
 8008c3e:	497a      	ldr	r1, [pc, #488]	; (8008e28 <__ieee754_asinf+0x254>)
 8008c40:	f7f8 f862 	bl	8000d08 <__aeabi_fmul>
 8008c44:	4979      	ldr	r1, [pc, #484]	; (8008e2c <__ieee754_asinf+0x258>)
 8008c46:	f7f7 ff57 	bl	8000af8 <__addsf3>
 8008c4a:	4629      	mov	r1, r5
 8008c4c:	f7f8 f85c 	bl	8000d08 <__aeabi_fmul>
 8008c50:	4977      	ldr	r1, [pc, #476]	; (8008e30 <__ieee754_asinf+0x25c>)
 8008c52:	f7f7 ff4f 	bl	8000af4 <__aeabi_fsub>
 8008c56:	4629      	mov	r1, r5
 8008c58:	f7f8 f856 	bl	8000d08 <__aeabi_fmul>
 8008c5c:	4975      	ldr	r1, [pc, #468]	; (8008e34 <__ieee754_asinf+0x260>)
 8008c5e:	f7f7 ff4b 	bl	8000af8 <__addsf3>
 8008c62:	4629      	mov	r1, r5
 8008c64:	f7f8 f850 	bl	8000d08 <__aeabi_fmul>
 8008c68:	4973      	ldr	r1, [pc, #460]	; (8008e38 <__ieee754_asinf+0x264>)
 8008c6a:	f7f7 ff43 	bl	8000af4 <__aeabi_fsub>
 8008c6e:	4629      	mov	r1, r5
 8008c70:	f7f8 f84a 	bl	8000d08 <__aeabi_fmul>
 8008c74:	4971      	ldr	r1, [pc, #452]	; (8008e3c <__ieee754_asinf+0x268>)
 8008c76:	f7f7 ff3f 	bl	8000af8 <__addsf3>
 8008c7a:	4629      	mov	r1, r5
 8008c7c:	f7f8 f844 	bl	8000d08 <__aeabi_fmul>
 8008c80:	496f      	ldr	r1, [pc, #444]	; (8008e40 <__ieee754_asinf+0x26c>)
 8008c82:	4606      	mov	r6, r0
 8008c84:	4628      	mov	r0, r5
 8008c86:	f7f8 f83f 	bl	8000d08 <__aeabi_fmul>
 8008c8a:	496e      	ldr	r1, [pc, #440]	; (8008e44 <__ieee754_asinf+0x270>)
 8008c8c:	f7f7 ff32 	bl	8000af4 <__aeabi_fsub>
 8008c90:	4629      	mov	r1, r5
 8008c92:	f7f8 f839 	bl	8000d08 <__aeabi_fmul>
 8008c96:	496c      	ldr	r1, [pc, #432]	; (8008e48 <__ieee754_asinf+0x274>)
 8008c98:	f7f7 ff2e 	bl	8000af8 <__addsf3>
 8008c9c:	4629      	mov	r1, r5
 8008c9e:	f7f8 f833 	bl	8000d08 <__aeabi_fmul>
 8008ca2:	496a      	ldr	r1, [pc, #424]	; (8008e4c <__ieee754_asinf+0x278>)
 8008ca4:	f7f7 ff26 	bl	8000af4 <__aeabi_fsub>
 8008ca8:	4629      	mov	r1, r5
 8008caa:	f7f8 f82d 	bl	8000d08 <__aeabi_fmul>
 8008cae:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8008cb2:	f7f7 ff21 	bl	8000af8 <__addsf3>
 8008cb6:	4601      	mov	r1, r0
 8008cb8:	4630      	mov	r0, r6
 8008cba:	f7f8 f8d9 	bl	8000e70 <__aeabi_fdiv>
 8008cbe:	4621      	mov	r1, r4
 8008cc0:	f7f8 f822 	bl	8000d08 <__aeabi_fmul>
 8008cc4:	4601      	mov	r1, r0
 8008cc6:	4620      	mov	r0, r4
 8008cc8:	e797      	b.n	8008bfa <__ieee754_asinf+0x26>
 8008cca:	4620      	mov	r0, r4
 8008ccc:	f000 f91d 	bl	8008f0a <fabsf>
 8008cd0:	4601      	mov	r1, r0
 8008cd2:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8008cd6:	f7f7 ff0d 	bl	8000af4 <__aeabi_fsub>
 8008cda:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8008cde:	f7f8 f813 	bl	8000d08 <__aeabi_fmul>
 8008ce2:	4606      	mov	r6, r0
 8008ce4:	4950      	ldr	r1, [pc, #320]	; (8008e28 <__ieee754_asinf+0x254>)
 8008ce6:	f7f8 f80f 	bl	8000d08 <__aeabi_fmul>
 8008cea:	4950      	ldr	r1, [pc, #320]	; (8008e2c <__ieee754_asinf+0x258>)
 8008cec:	f7f7 ff04 	bl	8000af8 <__addsf3>
 8008cf0:	4631      	mov	r1, r6
 8008cf2:	f7f8 f809 	bl	8000d08 <__aeabi_fmul>
 8008cf6:	494e      	ldr	r1, [pc, #312]	; (8008e30 <__ieee754_asinf+0x25c>)
 8008cf8:	f7f7 fefc 	bl	8000af4 <__aeabi_fsub>
 8008cfc:	4631      	mov	r1, r6
 8008cfe:	f7f8 f803 	bl	8000d08 <__aeabi_fmul>
 8008d02:	494c      	ldr	r1, [pc, #304]	; (8008e34 <__ieee754_asinf+0x260>)
 8008d04:	f7f7 fef8 	bl	8000af8 <__addsf3>
 8008d08:	4631      	mov	r1, r6
 8008d0a:	f7f7 fffd 	bl	8000d08 <__aeabi_fmul>
 8008d0e:	494a      	ldr	r1, [pc, #296]	; (8008e38 <__ieee754_asinf+0x264>)
 8008d10:	f7f7 fef0 	bl	8000af4 <__aeabi_fsub>
 8008d14:	4631      	mov	r1, r6
 8008d16:	f7f7 fff7 	bl	8000d08 <__aeabi_fmul>
 8008d1a:	4948      	ldr	r1, [pc, #288]	; (8008e3c <__ieee754_asinf+0x268>)
 8008d1c:	f7f7 feec 	bl	8000af8 <__addsf3>
 8008d20:	4631      	mov	r1, r6
 8008d22:	f7f7 fff1 	bl	8000d08 <__aeabi_fmul>
 8008d26:	4946      	ldr	r1, [pc, #280]	; (8008e40 <__ieee754_asinf+0x26c>)
 8008d28:	4681      	mov	r9, r0
 8008d2a:	4630      	mov	r0, r6
 8008d2c:	f7f7 ffec 	bl	8000d08 <__aeabi_fmul>
 8008d30:	4944      	ldr	r1, [pc, #272]	; (8008e44 <__ieee754_asinf+0x270>)
 8008d32:	f7f7 fedf 	bl	8000af4 <__aeabi_fsub>
 8008d36:	4631      	mov	r1, r6
 8008d38:	f7f7 ffe6 	bl	8000d08 <__aeabi_fmul>
 8008d3c:	4942      	ldr	r1, [pc, #264]	; (8008e48 <__ieee754_asinf+0x274>)
 8008d3e:	f7f7 fedb 	bl	8000af8 <__addsf3>
 8008d42:	4631      	mov	r1, r6
 8008d44:	f7f7 ffe0 	bl	8000d08 <__aeabi_fmul>
 8008d48:	4940      	ldr	r1, [pc, #256]	; (8008e4c <__ieee754_asinf+0x278>)
 8008d4a:	f7f7 fed3 	bl	8000af4 <__aeabi_fsub>
 8008d4e:	4631      	mov	r1, r6
 8008d50:	f7f7 ffda 	bl	8000d08 <__aeabi_fmul>
 8008d54:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8008d58:	f7f7 fece 	bl	8000af8 <__addsf3>
 8008d5c:	4682      	mov	sl, r0
 8008d5e:	4630      	mov	r0, r6
 8008d60:	f000 f87c 	bl	8008e5c <__ieee754_sqrtf>
 8008d64:	4b3a      	ldr	r3, [pc, #232]	; (8008e50 <__ieee754_asinf+0x27c>)
 8008d66:	4607      	mov	r7, r0
 8008d68:	4598      	cmp	r8, r3
 8008d6a:	dd1a      	ble.n	8008da2 <__ieee754_asinf+0x1ce>
 8008d6c:	4651      	mov	r1, sl
 8008d6e:	4648      	mov	r0, r9
 8008d70:	f7f8 f87e 	bl	8000e70 <__aeabi_fdiv>
 8008d74:	4639      	mov	r1, r7
 8008d76:	f7f7 ffc7 	bl	8000d08 <__aeabi_fmul>
 8008d7a:	4639      	mov	r1, r7
 8008d7c:	f7f7 febc 	bl	8000af8 <__addsf3>
 8008d80:	4601      	mov	r1, r0
 8008d82:	f7f7 feb9 	bl	8000af8 <__addsf3>
 8008d86:	4933      	ldr	r1, [pc, #204]	; (8008e54 <__ieee754_asinf+0x280>)
 8008d88:	f7f7 feb6 	bl	8000af8 <__addsf3>
 8008d8c:	4601      	mov	r1, r0
 8008d8e:	4823      	ldr	r0, [pc, #140]	; (8008e1c <__ieee754_asinf+0x248>)
 8008d90:	f7f7 feb0 	bl	8000af4 <__aeabi_fsub>
 8008d94:	2d00      	cmp	r5, #0
 8008d96:	4604      	mov	r4, r0
 8008d98:	f73f af4a 	bgt.w	8008c30 <__ieee754_asinf+0x5c>
 8008d9c:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8008da0:	e735      	b.n	8008c0e <__ieee754_asinf+0x3a>
 8008da2:	4601      	mov	r1, r0
 8008da4:	f420 687f 	bic.w	r8, r0, #4080	; 0xff0
 8008da8:	f7f7 fea6 	bl	8000af8 <__addsf3>
 8008dac:	4651      	mov	r1, sl
 8008dae:	4604      	mov	r4, r0
 8008db0:	4648      	mov	r0, r9
 8008db2:	f7f8 f85d 	bl	8000e70 <__aeabi_fdiv>
 8008db6:	4601      	mov	r1, r0
 8008db8:	4620      	mov	r0, r4
 8008dba:	f7f7 ffa5 	bl	8000d08 <__aeabi_fmul>
 8008dbe:	f028 080f 	bic.w	r8, r8, #15
 8008dc2:	4681      	mov	r9, r0
 8008dc4:	4641      	mov	r1, r8
 8008dc6:	4640      	mov	r0, r8
 8008dc8:	f7f7 ff9e 	bl	8000d08 <__aeabi_fmul>
 8008dcc:	4601      	mov	r1, r0
 8008dce:	4630      	mov	r0, r6
 8008dd0:	f7f7 fe90 	bl	8000af4 <__aeabi_fsub>
 8008dd4:	4641      	mov	r1, r8
 8008dd6:	4604      	mov	r4, r0
 8008dd8:	4638      	mov	r0, r7
 8008dda:	f7f7 fe8d 	bl	8000af8 <__addsf3>
 8008dde:	4601      	mov	r1, r0
 8008de0:	4620      	mov	r0, r4
 8008de2:	f7f8 f845 	bl	8000e70 <__aeabi_fdiv>
 8008de6:	4601      	mov	r1, r0
 8008de8:	f7f7 fe86 	bl	8000af8 <__addsf3>
 8008dec:	4601      	mov	r1, r0
 8008dee:	480c      	ldr	r0, [pc, #48]	; (8008e20 <__ieee754_asinf+0x24c>)
 8008df0:	f7f7 fe80 	bl	8000af4 <__aeabi_fsub>
 8008df4:	4601      	mov	r1, r0
 8008df6:	4648      	mov	r0, r9
 8008df8:	f7f7 fe7c 	bl	8000af4 <__aeabi_fsub>
 8008dfc:	4641      	mov	r1, r8
 8008dfe:	4604      	mov	r4, r0
 8008e00:	4640      	mov	r0, r8
 8008e02:	f7f7 fe79 	bl	8000af8 <__addsf3>
 8008e06:	4601      	mov	r1, r0
 8008e08:	4813      	ldr	r0, [pc, #76]	; (8008e58 <__ieee754_asinf+0x284>)
 8008e0a:	f7f7 fe73 	bl	8000af4 <__aeabi_fsub>
 8008e0e:	4601      	mov	r1, r0
 8008e10:	4620      	mov	r0, r4
 8008e12:	f7f7 fe6f 	bl	8000af4 <__aeabi_fsub>
 8008e16:	4601      	mov	r1, r0
 8008e18:	480f      	ldr	r0, [pc, #60]	; (8008e58 <__ieee754_asinf+0x284>)
 8008e1a:	e7b9      	b.n	8008d90 <__ieee754_asinf+0x1bc>
 8008e1c:	3fc90fdb 	.word	0x3fc90fdb
 8008e20:	b33bbd2e 	.word	0xb33bbd2e
 8008e24:	7149f2ca 	.word	0x7149f2ca
 8008e28:	3811ef08 	.word	0x3811ef08
 8008e2c:	3a4f7f04 	.word	0x3a4f7f04
 8008e30:	3d241146 	.word	0x3d241146
 8008e34:	3e4e0aa8 	.word	0x3e4e0aa8
 8008e38:	3ea6b090 	.word	0x3ea6b090
 8008e3c:	3e2aaaab 	.word	0x3e2aaaab
 8008e40:	3d9dc62e 	.word	0x3d9dc62e
 8008e44:	3f303361 	.word	0x3f303361
 8008e48:	4001572d 	.word	0x4001572d
 8008e4c:	4019d139 	.word	0x4019d139
 8008e50:	3f799999 	.word	0x3f799999
 8008e54:	333bbd2e 	.word	0x333bbd2e
 8008e58:	3f490fdb 	.word	0x3f490fdb

08008e5c <__ieee754_sqrtf>:
 8008e5c:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 8008e60:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8008e64:	b570      	push	{r4, r5, r6, lr}
 8008e66:	4603      	mov	r3, r0
 8008e68:	4604      	mov	r4, r0
 8008e6a:	d309      	bcc.n	8008e80 <__ieee754_sqrtf+0x24>
 8008e6c:	4601      	mov	r1, r0
 8008e6e:	f7f7 ff4b 	bl	8000d08 <__aeabi_fmul>
 8008e72:	4601      	mov	r1, r0
 8008e74:	4620      	mov	r0, r4
 8008e76:	f7f7 fe3f 	bl	8000af8 <__addsf3>
 8008e7a:	4604      	mov	r4, r0
 8008e7c:	4620      	mov	r0, r4
 8008e7e:	bd70      	pop	{r4, r5, r6, pc}
 8008e80:	2a00      	cmp	r2, #0
 8008e82:	d0fb      	beq.n	8008e7c <__ieee754_sqrtf+0x20>
 8008e84:	2800      	cmp	r0, #0
 8008e86:	da06      	bge.n	8008e96 <__ieee754_sqrtf+0x3a>
 8008e88:	4601      	mov	r1, r0
 8008e8a:	f7f7 fe33 	bl	8000af4 <__aeabi_fsub>
 8008e8e:	4601      	mov	r1, r0
 8008e90:	f7f7 ffee 	bl	8000e70 <__aeabi_fdiv>
 8008e94:	e7f1      	b.n	8008e7a <__ieee754_sqrtf+0x1e>
 8008e96:	f010 42ff 	ands.w	r2, r0, #2139095040	; 0x7f800000
 8008e9a:	ea4f 51e0 	mov.w	r1, r0, asr #23
 8008e9e:	d029      	beq.n	8008ef4 <__ieee754_sqrtf+0x98>
 8008ea0:	f3c3 0216 	ubfx	r2, r3, #0, #23
 8008ea4:	07cb      	lsls	r3, r1, #31
 8008ea6:	f04f 0300 	mov.w	r3, #0
 8008eaa:	f1a1 007f 	sub.w	r0, r1, #127	; 0x7f
 8008eae:	f04f 0419 	mov.w	r4, #25
 8008eb2:	461e      	mov	r6, r3
 8008eb4:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
 8008eb8:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8008ebc:	bf58      	it	pl
 8008ebe:	0052      	lslpl	r2, r2, #1
 8008ec0:	1040      	asrs	r0, r0, #1
 8008ec2:	0052      	lsls	r2, r2, #1
 8008ec4:	1875      	adds	r5, r6, r1
 8008ec6:	4295      	cmp	r5, r2
 8008ec8:	bfde      	ittt	le
 8008eca:	186e      	addle	r6, r5, r1
 8008ecc:	1b52      	suble	r2, r2, r5
 8008ece:	185b      	addle	r3, r3, r1
 8008ed0:	3c01      	subs	r4, #1
 8008ed2:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8008ed6:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8008eda:	d1f3      	bne.n	8008ec4 <__ieee754_sqrtf+0x68>
 8008edc:	b112      	cbz	r2, 8008ee4 <__ieee754_sqrtf+0x88>
 8008ede:	3301      	adds	r3, #1
 8008ee0:	f023 0301 	bic.w	r3, r3, #1
 8008ee4:	105c      	asrs	r4, r3, #1
 8008ee6:	f104 547c 	add.w	r4, r4, #1056964608	; 0x3f000000
 8008eea:	eb04 54c0 	add.w	r4, r4, r0, lsl #23
 8008eee:	e7c5      	b.n	8008e7c <__ieee754_sqrtf+0x20>
 8008ef0:	005b      	lsls	r3, r3, #1
 8008ef2:	3201      	adds	r2, #1
 8008ef4:	0218      	lsls	r0, r3, #8
 8008ef6:	d5fb      	bpl.n	8008ef0 <__ieee754_sqrtf+0x94>
 8008ef8:	3a01      	subs	r2, #1
 8008efa:	1a89      	subs	r1, r1, r2
 8008efc:	e7d0      	b.n	8008ea0 <__ieee754_sqrtf+0x44>

08008efe <finite>:
 8008efe:	f041 4000 	orr.w	r0, r1, #2147483648	; 0x80000000
 8008f02:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8008f06:	0fc0      	lsrs	r0, r0, #31
 8008f08:	4770      	bx	lr

08008f0a <fabsf>:
 8008f0a:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8008f0e:	4770      	bx	lr

08008f10 <nanf>:
 8008f10:	4800      	ldr	r0, [pc, #0]	; (8008f14 <nanf+0x4>)
 8008f12:	4770      	bx	lr
 8008f14:	7fc00000 	.word	0x7fc00000

08008f18 <abort>:
 8008f18:	2006      	movs	r0, #6
 8008f1a:	b508      	push	{r3, lr}
 8008f1c:	f000 f94c 	bl	80091b8 <raise>
 8008f20:	2001      	movs	r0, #1
 8008f22:	f7f9 ff04 	bl	8002d2e <_exit>
	...

08008f28 <__errno>:
 8008f28:	4b01      	ldr	r3, [pc, #4]	; (8008f30 <__errno+0x8>)
 8008f2a:	6818      	ldr	r0, [r3, #0]
 8008f2c:	4770      	bx	lr
 8008f2e:	bf00      	nop
 8008f30:	2000000c 	.word	0x2000000c

08008f34 <__libc_init_array>:
 8008f34:	b570      	push	{r4, r5, r6, lr}
 8008f36:	2600      	movs	r6, #0
 8008f38:	4d0c      	ldr	r5, [pc, #48]	; (8008f6c <__libc_init_array+0x38>)
 8008f3a:	4c0d      	ldr	r4, [pc, #52]	; (8008f70 <__libc_init_array+0x3c>)
 8008f3c:	1b64      	subs	r4, r4, r5
 8008f3e:	10a4      	asrs	r4, r4, #2
 8008f40:	42a6      	cmp	r6, r4
 8008f42:	d109      	bne.n	8008f58 <__libc_init_array+0x24>
 8008f44:	f000 f962 	bl	800920c <_init>
 8008f48:	2600      	movs	r6, #0
 8008f4a:	4d0a      	ldr	r5, [pc, #40]	; (8008f74 <__libc_init_array+0x40>)
 8008f4c:	4c0a      	ldr	r4, [pc, #40]	; (8008f78 <__libc_init_array+0x44>)
 8008f4e:	1b64      	subs	r4, r4, r5
 8008f50:	10a4      	asrs	r4, r4, #2
 8008f52:	42a6      	cmp	r6, r4
 8008f54:	d105      	bne.n	8008f62 <__libc_init_array+0x2e>
 8008f56:	bd70      	pop	{r4, r5, r6, pc}
 8008f58:	f855 3b04 	ldr.w	r3, [r5], #4
 8008f5c:	4798      	blx	r3
 8008f5e:	3601      	adds	r6, #1
 8008f60:	e7ee      	b.n	8008f40 <__libc_init_array+0xc>
 8008f62:	f855 3b04 	ldr.w	r3, [r5], #4
 8008f66:	4798      	blx	r3
 8008f68:	3601      	adds	r6, #1
 8008f6a:	e7f2      	b.n	8008f52 <__libc_init_array+0x1e>
 8008f6c:	08009318 	.word	0x08009318
 8008f70:	08009318 	.word	0x08009318
 8008f74:	08009318 	.word	0x08009318
 8008f78:	08009320 	.word	0x08009320

08008f7c <malloc>:
 8008f7c:	4b02      	ldr	r3, [pc, #8]	; (8008f88 <malloc+0xc>)
 8008f7e:	4601      	mov	r1, r0
 8008f80:	6818      	ldr	r0, [r3, #0]
 8008f82:	f000 b887 	b.w	8009094 <_malloc_r>
 8008f86:	bf00      	nop
 8008f88:	2000000c 	.word	0x2000000c

08008f8c <free>:
 8008f8c:	4b02      	ldr	r3, [pc, #8]	; (8008f98 <free+0xc>)
 8008f8e:	4601      	mov	r1, r0
 8008f90:	6818      	ldr	r0, [r3, #0]
 8008f92:	f000 b833 	b.w	8008ffc <_free_r>
 8008f96:	bf00      	nop
 8008f98:	2000000c 	.word	0x2000000c

08008f9c <memcpy>:
 8008f9c:	440a      	add	r2, r1
 8008f9e:	4291      	cmp	r1, r2
 8008fa0:	f100 33ff 	add.w	r3, r0, #4294967295
 8008fa4:	d100      	bne.n	8008fa8 <memcpy+0xc>
 8008fa6:	4770      	bx	lr
 8008fa8:	b510      	push	{r4, lr}
 8008faa:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008fae:	4291      	cmp	r1, r2
 8008fb0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008fb4:	d1f9      	bne.n	8008faa <memcpy+0xe>
 8008fb6:	bd10      	pop	{r4, pc}

08008fb8 <memmove>:
 8008fb8:	4288      	cmp	r0, r1
 8008fba:	b510      	push	{r4, lr}
 8008fbc:	eb01 0402 	add.w	r4, r1, r2
 8008fc0:	d902      	bls.n	8008fc8 <memmove+0x10>
 8008fc2:	4284      	cmp	r4, r0
 8008fc4:	4623      	mov	r3, r4
 8008fc6:	d807      	bhi.n	8008fd8 <memmove+0x20>
 8008fc8:	1e43      	subs	r3, r0, #1
 8008fca:	42a1      	cmp	r1, r4
 8008fcc:	d008      	beq.n	8008fe0 <memmove+0x28>
 8008fce:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008fd2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008fd6:	e7f8      	b.n	8008fca <memmove+0x12>
 8008fd8:	4601      	mov	r1, r0
 8008fda:	4402      	add	r2, r0
 8008fdc:	428a      	cmp	r2, r1
 8008fde:	d100      	bne.n	8008fe2 <memmove+0x2a>
 8008fe0:	bd10      	pop	{r4, pc}
 8008fe2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008fe6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008fea:	e7f7      	b.n	8008fdc <memmove+0x24>

08008fec <memset>:
 8008fec:	4603      	mov	r3, r0
 8008fee:	4402      	add	r2, r0
 8008ff0:	4293      	cmp	r3, r2
 8008ff2:	d100      	bne.n	8008ff6 <memset+0xa>
 8008ff4:	4770      	bx	lr
 8008ff6:	f803 1b01 	strb.w	r1, [r3], #1
 8008ffa:	e7f9      	b.n	8008ff0 <memset+0x4>

08008ffc <_free_r>:
 8008ffc:	b538      	push	{r3, r4, r5, lr}
 8008ffe:	4605      	mov	r5, r0
 8009000:	2900      	cmp	r1, #0
 8009002:	d043      	beq.n	800908c <_free_r+0x90>
 8009004:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009008:	1f0c      	subs	r4, r1, #4
 800900a:	2b00      	cmp	r3, #0
 800900c:	bfb8      	it	lt
 800900e:	18e4      	addlt	r4, r4, r3
 8009010:	f000 f8f0 	bl	80091f4 <__malloc_lock>
 8009014:	4a1e      	ldr	r2, [pc, #120]	; (8009090 <_free_r+0x94>)
 8009016:	6813      	ldr	r3, [r2, #0]
 8009018:	4610      	mov	r0, r2
 800901a:	b933      	cbnz	r3, 800902a <_free_r+0x2e>
 800901c:	6063      	str	r3, [r4, #4]
 800901e:	6014      	str	r4, [r2, #0]
 8009020:	4628      	mov	r0, r5
 8009022:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009026:	f000 b8eb 	b.w	8009200 <__malloc_unlock>
 800902a:	42a3      	cmp	r3, r4
 800902c:	d90a      	bls.n	8009044 <_free_r+0x48>
 800902e:	6821      	ldr	r1, [r4, #0]
 8009030:	1862      	adds	r2, r4, r1
 8009032:	4293      	cmp	r3, r2
 8009034:	bf01      	itttt	eq
 8009036:	681a      	ldreq	r2, [r3, #0]
 8009038:	685b      	ldreq	r3, [r3, #4]
 800903a:	1852      	addeq	r2, r2, r1
 800903c:	6022      	streq	r2, [r4, #0]
 800903e:	6063      	str	r3, [r4, #4]
 8009040:	6004      	str	r4, [r0, #0]
 8009042:	e7ed      	b.n	8009020 <_free_r+0x24>
 8009044:	461a      	mov	r2, r3
 8009046:	685b      	ldr	r3, [r3, #4]
 8009048:	b10b      	cbz	r3, 800904e <_free_r+0x52>
 800904a:	42a3      	cmp	r3, r4
 800904c:	d9fa      	bls.n	8009044 <_free_r+0x48>
 800904e:	6811      	ldr	r1, [r2, #0]
 8009050:	1850      	adds	r0, r2, r1
 8009052:	42a0      	cmp	r0, r4
 8009054:	d10b      	bne.n	800906e <_free_r+0x72>
 8009056:	6820      	ldr	r0, [r4, #0]
 8009058:	4401      	add	r1, r0
 800905a:	1850      	adds	r0, r2, r1
 800905c:	4283      	cmp	r3, r0
 800905e:	6011      	str	r1, [r2, #0]
 8009060:	d1de      	bne.n	8009020 <_free_r+0x24>
 8009062:	6818      	ldr	r0, [r3, #0]
 8009064:	685b      	ldr	r3, [r3, #4]
 8009066:	4401      	add	r1, r0
 8009068:	6011      	str	r1, [r2, #0]
 800906a:	6053      	str	r3, [r2, #4]
 800906c:	e7d8      	b.n	8009020 <_free_r+0x24>
 800906e:	d902      	bls.n	8009076 <_free_r+0x7a>
 8009070:	230c      	movs	r3, #12
 8009072:	602b      	str	r3, [r5, #0]
 8009074:	e7d4      	b.n	8009020 <_free_r+0x24>
 8009076:	6820      	ldr	r0, [r4, #0]
 8009078:	1821      	adds	r1, r4, r0
 800907a:	428b      	cmp	r3, r1
 800907c:	bf01      	itttt	eq
 800907e:	6819      	ldreq	r1, [r3, #0]
 8009080:	685b      	ldreq	r3, [r3, #4]
 8009082:	1809      	addeq	r1, r1, r0
 8009084:	6021      	streq	r1, [r4, #0]
 8009086:	6063      	str	r3, [r4, #4]
 8009088:	6054      	str	r4, [r2, #4]
 800908a:	e7c9      	b.n	8009020 <_free_r+0x24>
 800908c:	bd38      	pop	{r3, r4, r5, pc}
 800908e:	bf00      	nop
 8009090:	20000864 	.word	0x20000864

08009094 <_malloc_r>:
 8009094:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009096:	1ccd      	adds	r5, r1, #3
 8009098:	f025 0503 	bic.w	r5, r5, #3
 800909c:	3508      	adds	r5, #8
 800909e:	2d0c      	cmp	r5, #12
 80090a0:	bf38      	it	cc
 80090a2:	250c      	movcc	r5, #12
 80090a4:	2d00      	cmp	r5, #0
 80090a6:	4606      	mov	r6, r0
 80090a8:	db01      	blt.n	80090ae <_malloc_r+0x1a>
 80090aa:	42a9      	cmp	r1, r5
 80090ac:	d903      	bls.n	80090b6 <_malloc_r+0x22>
 80090ae:	230c      	movs	r3, #12
 80090b0:	6033      	str	r3, [r6, #0]
 80090b2:	2000      	movs	r0, #0
 80090b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80090b6:	f000 f89d 	bl	80091f4 <__malloc_lock>
 80090ba:	4921      	ldr	r1, [pc, #132]	; (8009140 <_malloc_r+0xac>)
 80090bc:	680a      	ldr	r2, [r1, #0]
 80090be:	4614      	mov	r4, r2
 80090c0:	b99c      	cbnz	r4, 80090ea <_malloc_r+0x56>
 80090c2:	4f20      	ldr	r7, [pc, #128]	; (8009144 <_malloc_r+0xb0>)
 80090c4:	683b      	ldr	r3, [r7, #0]
 80090c6:	b923      	cbnz	r3, 80090d2 <_malloc_r+0x3e>
 80090c8:	4621      	mov	r1, r4
 80090ca:	4630      	mov	r0, r6
 80090cc:	f000 f83c 	bl	8009148 <_sbrk_r>
 80090d0:	6038      	str	r0, [r7, #0]
 80090d2:	4629      	mov	r1, r5
 80090d4:	4630      	mov	r0, r6
 80090d6:	f000 f837 	bl	8009148 <_sbrk_r>
 80090da:	1c43      	adds	r3, r0, #1
 80090dc:	d123      	bne.n	8009126 <_malloc_r+0x92>
 80090de:	230c      	movs	r3, #12
 80090e0:	4630      	mov	r0, r6
 80090e2:	6033      	str	r3, [r6, #0]
 80090e4:	f000 f88c 	bl	8009200 <__malloc_unlock>
 80090e8:	e7e3      	b.n	80090b2 <_malloc_r+0x1e>
 80090ea:	6823      	ldr	r3, [r4, #0]
 80090ec:	1b5b      	subs	r3, r3, r5
 80090ee:	d417      	bmi.n	8009120 <_malloc_r+0x8c>
 80090f0:	2b0b      	cmp	r3, #11
 80090f2:	d903      	bls.n	80090fc <_malloc_r+0x68>
 80090f4:	6023      	str	r3, [r4, #0]
 80090f6:	441c      	add	r4, r3
 80090f8:	6025      	str	r5, [r4, #0]
 80090fa:	e004      	b.n	8009106 <_malloc_r+0x72>
 80090fc:	6863      	ldr	r3, [r4, #4]
 80090fe:	42a2      	cmp	r2, r4
 8009100:	bf0c      	ite	eq
 8009102:	600b      	streq	r3, [r1, #0]
 8009104:	6053      	strne	r3, [r2, #4]
 8009106:	4630      	mov	r0, r6
 8009108:	f000 f87a 	bl	8009200 <__malloc_unlock>
 800910c:	f104 000b 	add.w	r0, r4, #11
 8009110:	1d23      	adds	r3, r4, #4
 8009112:	f020 0007 	bic.w	r0, r0, #7
 8009116:	1ac2      	subs	r2, r0, r3
 8009118:	d0cc      	beq.n	80090b4 <_malloc_r+0x20>
 800911a:	1a1b      	subs	r3, r3, r0
 800911c:	50a3      	str	r3, [r4, r2]
 800911e:	e7c9      	b.n	80090b4 <_malloc_r+0x20>
 8009120:	4622      	mov	r2, r4
 8009122:	6864      	ldr	r4, [r4, #4]
 8009124:	e7cc      	b.n	80090c0 <_malloc_r+0x2c>
 8009126:	1cc4      	adds	r4, r0, #3
 8009128:	f024 0403 	bic.w	r4, r4, #3
 800912c:	42a0      	cmp	r0, r4
 800912e:	d0e3      	beq.n	80090f8 <_malloc_r+0x64>
 8009130:	1a21      	subs	r1, r4, r0
 8009132:	4630      	mov	r0, r6
 8009134:	f000 f808 	bl	8009148 <_sbrk_r>
 8009138:	3001      	adds	r0, #1
 800913a:	d1dd      	bne.n	80090f8 <_malloc_r+0x64>
 800913c:	e7cf      	b.n	80090de <_malloc_r+0x4a>
 800913e:	bf00      	nop
 8009140:	20000864 	.word	0x20000864
 8009144:	20000868 	.word	0x20000868

08009148 <_sbrk_r>:
 8009148:	b538      	push	{r3, r4, r5, lr}
 800914a:	2300      	movs	r3, #0
 800914c:	4d05      	ldr	r5, [pc, #20]	; (8009164 <_sbrk_r+0x1c>)
 800914e:	4604      	mov	r4, r0
 8009150:	4608      	mov	r0, r1
 8009152:	602b      	str	r3, [r5, #0]
 8009154:	f7f9 fdf6 	bl	8002d44 <_sbrk>
 8009158:	1c43      	adds	r3, r0, #1
 800915a:	d102      	bne.n	8009162 <_sbrk_r+0x1a>
 800915c:	682b      	ldr	r3, [r5, #0]
 800915e:	b103      	cbz	r3, 8009162 <_sbrk_r+0x1a>
 8009160:	6023      	str	r3, [r4, #0]
 8009162:	bd38      	pop	{r3, r4, r5, pc}
 8009164:	2000087c 	.word	0x2000087c

08009168 <_raise_r>:
 8009168:	291f      	cmp	r1, #31
 800916a:	b538      	push	{r3, r4, r5, lr}
 800916c:	4604      	mov	r4, r0
 800916e:	460d      	mov	r5, r1
 8009170:	d904      	bls.n	800917c <_raise_r+0x14>
 8009172:	2316      	movs	r3, #22
 8009174:	6003      	str	r3, [r0, #0]
 8009176:	f04f 30ff 	mov.w	r0, #4294967295
 800917a:	bd38      	pop	{r3, r4, r5, pc}
 800917c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800917e:	b112      	cbz	r2, 8009186 <_raise_r+0x1e>
 8009180:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009184:	b94b      	cbnz	r3, 800919a <_raise_r+0x32>
 8009186:	4620      	mov	r0, r4
 8009188:	f000 f830 	bl	80091ec <_getpid_r>
 800918c:	462a      	mov	r2, r5
 800918e:	4601      	mov	r1, r0
 8009190:	4620      	mov	r0, r4
 8009192:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009196:	f000 b817 	b.w	80091c8 <_kill_r>
 800919a:	2b01      	cmp	r3, #1
 800919c:	d00a      	beq.n	80091b4 <_raise_r+0x4c>
 800919e:	1c59      	adds	r1, r3, #1
 80091a0:	d103      	bne.n	80091aa <_raise_r+0x42>
 80091a2:	2316      	movs	r3, #22
 80091a4:	6003      	str	r3, [r0, #0]
 80091a6:	2001      	movs	r0, #1
 80091a8:	e7e7      	b.n	800917a <_raise_r+0x12>
 80091aa:	2400      	movs	r4, #0
 80091ac:	4628      	mov	r0, r5
 80091ae:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80091b2:	4798      	blx	r3
 80091b4:	2000      	movs	r0, #0
 80091b6:	e7e0      	b.n	800917a <_raise_r+0x12>

080091b8 <raise>:
 80091b8:	4b02      	ldr	r3, [pc, #8]	; (80091c4 <raise+0xc>)
 80091ba:	4601      	mov	r1, r0
 80091bc:	6818      	ldr	r0, [r3, #0]
 80091be:	f7ff bfd3 	b.w	8009168 <_raise_r>
 80091c2:	bf00      	nop
 80091c4:	2000000c 	.word	0x2000000c

080091c8 <_kill_r>:
 80091c8:	b538      	push	{r3, r4, r5, lr}
 80091ca:	2300      	movs	r3, #0
 80091cc:	4d06      	ldr	r5, [pc, #24]	; (80091e8 <_kill_r+0x20>)
 80091ce:	4604      	mov	r4, r0
 80091d0:	4608      	mov	r0, r1
 80091d2:	4611      	mov	r1, r2
 80091d4:	602b      	str	r3, [r5, #0]
 80091d6:	f7f9 fd9a 	bl	8002d0e <_kill>
 80091da:	1c43      	adds	r3, r0, #1
 80091dc:	d102      	bne.n	80091e4 <_kill_r+0x1c>
 80091de:	682b      	ldr	r3, [r5, #0]
 80091e0:	b103      	cbz	r3, 80091e4 <_kill_r+0x1c>
 80091e2:	6023      	str	r3, [r4, #0]
 80091e4:	bd38      	pop	{r3, r4, r5, pc}
 80091e6:	bf00      	nop
 80091e8:	2000087c 	.word	0x2000087c

080091ec <_getpid_r>:
 80091ec:	f7f9 bd88 	b.w	8002d00 <_getpid>

080091f0 <__retarget_lock_acquire_recursive>:
 80091f0:	4770      	bx	lr

080091f2 <__retarget_lock_release_recursive>:
 80091f2:	4770      	bx	lr

080091f4 <__malloc_lock>:
 80091f4:	4801      	ldr	r0, [pc, #4]	; (80091fc <__malloc_lock+0x8>)
 80091f6:	f7ff bffb 	b.w	80091f0 <__retarget_lock_acquire_recursive>
 80091fa:	bf00      	nop
 80091fc:	20000874 	.word	0x20000874

08009200 <__malloc_unlock>:
 8009200:	4801      	ldr	r0, [pc, #4]	; (8009208 <__malloc_unlock+0x8>)
 8009202:	f7ff bff6 	b.w	80091f2 <__retarget_lock_release_recursive>
 8009206:	bf00      	nop
 8009208:	20000874 	.word	0x20000874

0800920c <_init>:
 800920c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800920e:	bf00      	nop
 8009210:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009212:	bc08      	pop	{r3}
 8009214:	469e      	mov	lr, r3
 8009216:	4770      	bx	lr

08009218 <_fini>:
 8009218:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800921a:	bf00      	nop
 800921c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800921e:	bc08      	pop	{r3}
 8009220:	469e      	mov	lr, r3
 8009222:	4770      	bx	lr
