Microchip MPLAB XC8 Compiler V3.00

Linker command line:

-W-3 \
  --edf=C:\Program Files\Microchip\xc8\v3.00\pic\dat\20241204225717_en.msgs \
  -cn -h+dist/default/debug\DISP_MAIN.X.debug.sym \
  --cmf=dist/default/debug\DISP_MAIN.X.debug.cmf -z -Q18F4520 \
  -oC:\Users\WANGCH~1\AppData\Local\Temp\xcAs1e8.\driver_tmp_3.o \
  --defsym=__MPLAB_BUILD=1 --fixupoverflow=error \
  -Mdist/default/debug/DISP_MAIN.X.debug.map \
  --md=C:\Users\WANGCH~1\AppData\Local\Temp\xcAs1e8.\driver_tmp_0.dat -E1 \
  -ver=XC8 Compiler -ACODE=00h-07D3Fh -ACONST=00h-07D3Fh \
  -ASMALLCONST=0600h-06FFhx119,07D00h-07D3Fh -AMEDIUMCONST=0600h-07D3Fh \
  -ACOMRAM=01h-07Fh -AABS1=00h-05EEh -ABIGRAM=01h-05EEh \
  -ARAM=080h-0FFh,0100h-01FFhx4,0500h-05EEh -ABANK0=080h-0FFh \
  -ABANK1=0100h-01FFh -ABANK2=0200h-02FFh -ABANK3=0300h-03FFh \
  -ABANK4=0400h-04FFh -ABANK5=0500h-05EEh \
  -ASFR=0F80h-0F9Bh,0F9Dh-0FD3h,0FD5h-0FDAh,0FE0h-0FE2h,0FE8h-0FEAh,0FF0h-0FFBh \
  -ABIGSFR=0F80h-0F9Bh,0F9Dh-0FD3h,0FD5h-0FDAh,0FE0h-0FE2h,0FE8h-0FEAh,0FF0h-0FFBh \
  -ACONFIG=0300000h-030000Dh -AIDLOC=0200000h-0200007h \
  -AEEDATA=0F00000h-0F000FFh -peeprom_data=EEDATA \
  -preset_vec=00h,intcode=8h,intcodelo=18h,sivt_lo,sivt_hi=CODE \
  -ppowerup=CODE,init -pramtop=0600h -psmallconst=SMALLCONST \
  -pmediumconst=MEDIUMCONST -pconst=CONST -AFARRAM=00h-00h \
  -prdata=COMRAM,nvrram=COMRAM,nvbit=COMRAM,rbss=COMRAM,rbit=COMRAM \
  -pfarbss=FARRAM,fardata=FARRAM,nvFARRAM=FARRAM \
  -pintsave_regs=BIGRAM,bigbss=BIGRAM,bigdata=BIGRAM -pbss=RAM \
  -pidata=CODE,irdata=CODE,ibigdata=CODE,ifardata=CODE -prparam=COMRAM \
  C:\Users\WANGCH~1\AppData\Local\Temp\xcAs1e8.\driver_tmp_9.o \
  dist/default/debug\DISP_MAIN.X.debug.o 

Object code version is 3.11

Machine type is 18F4520



                Name                               Link     Load   Length Selector   Space Scale
C:\Users\WANGCH~1\AppData\Local\Temp\xcAs1e8.\driver_tmp_9.o
                config                           300000   300000        8        0       4
                init                               7D3C     7D3C        4     3E9E       0
                reset_vec                             0        0        6        0       0
dist/default/debug\DISP_MAIN.X.debug.o
                config                           300000   300000        8        0       4
                smallconst                          600      600       12      300       0
                text3                               66E      66E       16      309       0
                text2                               658      658       16      309       0
                text1                               612      612       2C      309       0
                text0                               63E      63E       1A      309       0
                cstackCOMRAM                          1        1        2        1       1
                cinit                               684      684        E      309       0

TOTAL           Name                               Link     Load   Length     Space
        CLASS   CODE           
                init                               7D3C     7D3C        4         0
                reset_vec                             0        0        6         0
                text3                               66E      66E       16         0
                text2                               658      658       16         0
                text1                               612      612       2C         0
                text0                               63E      63E       1A         0
                cinit                               684      684        E         0

        CLASS   CONST          

        CLASS   SMALLCONST     
                smallconst                          600      600       12         0

        CLASS   MEDIUMCONST    

        CLASS   COMRAM         
                cstackCOMRAM                          1        1        2         1

        CLASS   ABS1           

        CLASS   BIGRAM         

        CLASS   RAM            

        CLASS   BANK0          

        CLASS   BANK1          

        CLASS   BANK2          

        CLASS   BANK3          

        CLASS   BANK4          

        CLASS   BANK5          

        CLASS   SFR            

        CLASS   BIGSFR         

        CLASS   CONFIG         
                config                           300000   300000        8         4

        CLASS   IDLOC          

        CLASS   EEDATA         

        CLASS   FARRAM         

        CLASS   HEAP           

        CLASS   STACK          



SEGMENTS        Name                           Load    Length   Top    Selector   Space  Class

                reset_vec                      000000  000006  000006         0       0  CODE    
                cstackCOMRAM                   000001  000002  000003         1       1  COMRAM  
                smallconst                     000600  000012  000612       300       0  SMALLCON
                text1                          000612  000080  000692       309       0  CODE    
                init                           007D3C  000004  007D40      3E9E       0  CODE    


UNUSED ADDRESS RANGES

        Name                Unused          Largest block    Delta
        BANK0            000080-0000FF               80
        BANK1            000100-0001FF              100
        BANK2            000200-0002FF              100
        BANK3            000300-0003FF              100
        BANK4            000400-0004FF              100
        BANK5            000500-0005EE               EF
        BIGRAM           000003-0005EE              5EC
        BIGSFR           000F80-000F9B               1C
                         000F9D-000FD3               37
                         000FD5-000FDA                6
                         000FE0-000FE2                3
                         000FE8-000FEA                3
                         000FF0-000FFB                C
        CODE             000006-0005FF              5FA
                         000692-007D3B             76AA
        COMRAM           000003-00007F               7D
        CONFIG           300008-30000D                6
        CONST            000006-0005FF              5FA
                         000692-007D3B             76AA
        EEDATA           F00000-F000FF              100
        IDLOC            200000-200007                8
        MEDIUMCONST      000692-007D3B             76AA
        RAM              000080-0005EE              100
        SFR              000F80-000F9B               1C
                         000F9D-000FD3               37
                         000FD5-000FDA                6
                         000FE0-000FE2                3
                         000FE8-000FEA                3
                         000FF0-000FFB                C
        SMALLCONST       000692-007D3B              100

                                  Symbol Table

UART_SendChar@ch         cstackCOMRAM 000001
UART_SendString@str      cstackCOMRAM 000002
_BRG16                   (abs)        007DC3
_BRGH                    (abs)        007D62
_CREN                    (abs)        007D5C
_RCIF                    (abs)        007CF5
_RCREG                   (abs)        000FAE
_SPBRG                   (abs)        000FAF
_SPEN                    (abs)        007D5F
_SYNC                    (abs)        007D64
_TRISC6                  (abs)        007CA6
_TRISC7                  (abs)        007CA7
_TXEN                    (abs)        007D65
_TXIF                    (abs)        007CF4
_TXREG                   (abs)        000FAD
_UART_Init               text3        00066E
_UART_SendChar           text2        000658
_UART_SendString         text1        000612
__HRAM                   (abs)        000000
__H__absolute__          __absolute__ 000000
__Habs1                  abs1         000000
__Hbank0                 bank0        000000
__Hbank1                 bank1        000000
__Hbank2                 bank2        000000
__Hbank3                 bank3        000000
__Hbank4                 bank4        000000
__Hbank5                 bank5        000000
__Hbigbss                bigbss       000000
__Hbigdata               bigdata      000000
__Hbigram                bigram       000000
__Hbigsfr                bigsfr       000000
__Hbss                   bss          000000
__Hcinit                 cinit        000000
__Hclrtext               clrtext      000000
__Hcomram                comram       000000
__Hconfig                config       300008
__Hconst                 const        000000
__HcstackCOMRAM          cstackCOMRAM 000000
__Hdata                  data         000000
__Heeprom_data           eeprom_data  000000
__Hfarbss                farbss       000000
__Hfardata               fardata      000000
__Hheap                  heap         000000
__Hibigdata              ibigdata     000000
__Hidata                 idata        000000
__Hidloc                 idloc        000000
__Hifardata              ifardata     000000
__Hinit                  init         007D40
__Hintcode               intcode      000008
__Hintcode_body          intcode_body 000000
__Hintcodelo             intcodelo    000018
__Hintentry              intentry     000000
__Hintret                intret       000000
__Hintsave_regs          intsave_regs 000000
__Hirdata                irdata       000000
__Hmediumconst           mediumconst  000000
__HnvFARRAM              nvFARRAM     000000
__Hnvbit                 nvbit        000000
__Hnvrram                nvrram       000000
__Hparam                 rparam       000000
__Hpowerup               powerup      000000
__Hram                   ram          000000
__Hramtop                ramtop       000600
__Hrbit                  rbit         000000
__Hrbss                  rbss         000000
__Hrdata                 rdata        000000
__Hreset_vec             reset_vec    000006
__Hrparam                rparam       000000
__Hsfr                   sfr          000000
__Hsivt_hi               sivt_hi      000000
__Hsivt_lo               sivt_lo      000018
__Hsmallconst            smallconst   000612
__Hspace_0               (abs)        007D40
__Hspace_1               (abs)        000003
__Hspace_2               (abs)        000000
__Hspace_4               (abs)        600008
__Hstack                 stack        000000
__Hstruct                struct       000000
__Htemp                  temp         000000
__Htext                  text         000000
__Htext0                 text0        000000
__Htext1                 text1        000000
__Htext2                 text2        000000
__Htext3                 text3        000000
__LRAM                   (abs)        000001
__L__absolute__          __absolute__ 000000
__Labs1                  abs1         000000
__Lbank0                 bank0        000000
__Lbank1                 bank1        000000
__Lbank2                 bank2        000000
__Lbank3                 bank3        000000
__Lbank4                 bank4        000000
__Lbank5                 bank5        000000
__Lbigbss                bigbss       000000
__Lbigdata               bigdata      000000
__Lbigram                bigram       000000
__Lbigsfr                bigsfr       000000
__Lbss                   bss          000000
__Lcinit                 cinit        000000
__Lclrtext               clrtext      000000
__Lcomram                comram       000000
__Lconfig                config       000000
__Lconst                 const        000000
__LcstackCOMRAM          cstackCOMRAM 000000
__Ldata                  data         000000
__Leeprom_data           eeprom_data  000000
__Lfarbss                farbss       000000
__Lfardata               fardata      000000
__Lheap                  heap         000000
__Libigdata              ibigdata     000000
__Lidata                 idata        000000
__Lidloc                 idloc        000000
__Lifardata              ifardata     000000
__Linit                  init         007D3C
__Lintcode               intcode      000008
__Lintcode_body          intcode_body 000000
__Lintcodelo             intcodelo    000018
__Lintentry              intentry     000000
__Lintret                intret       000000
__Lintsave_regs          intsave_regs 000000
__Lirdata                irdata       000000
__Lmediumconst           mediumconst  000000
__LnvFARRAM              nvFARRAM     000000
__Lnvbit                 nvbit        000000
__Lnvrram                nvrram       000000
__Lparam                 rparam       000000
__Lpowerup               powerup      000000
__Lram                   ram          000000
__Lramtop                ramtop       000600
__Lrbit                  rbit         000000
__Lrbss                  rbss         000000
__Lrdata                 rdata        000000
__Lreset_vec             reset_vec    000000
__Lrparam                rparam       000000
__Lsfr                   sfr          000000
__Lsivt_hi               sivt_hi      000000
__Lsivt_lo               sivt_lo      000018
__Lsmallconst            smallconst   000600
__Lspace_0               (abs)        000000
__Lspace_1               (abs)        000000
__Lspace_2               (abs)        000000
__Lspace_4               (abs)        000000
__Lstack                 stack        000000
__Lstruct                struct       000000
__Ltemp                  temp         000000
__Ltext                  text         000000
__Ltext0                 text0        000000
__Ltext1                 text1        000000
__Ltext2                 text2        000000
__Ltext3                 text3        000000
__S0                     (abs)        007D40
__S1                     (abs)        000003
__S4                     (abs)        000000
__S5                     (abs)        000000
___heap_hi               (abs)        000000
___heap_lo               (abs)        000000
___inthi_sp              stack        000000
___inthi_stack_hi        stack        000000
___inthi_stack_lo        stack        000000
___intlo_sp              stack        000000
___intlo_stack_hi        stack        000000
___intlo_stack_lo        stack        000000
___param_bank            (abs)        000000
___rparam_used           (abs)        000001
___sp                    stack        000000
___stack_hi              stack        000000
___stack_lo              stack        000000
__accesstop              (abs)        000080
__activetblptr           (abs)        000001
__end_of_UART_Init       text3        000684
__end_of_UART_SendChar   text2        00066E
__end_of_UART_SendString text1        00063E
__end_of__initialization cinit        000684
__end_of_main            text0        000658
__initialization         cinit        000684
__mediumconst            smallconst   000600
__pcinit                 cinit        000684
__pcstackCOMRAM          cstackCOMRAM 000001
__psmallconst            smallconst   000600
__ptext0                 text0        00063E
__ptext1                 text1        000612
__ptext2                 text2        000658
__ptext3                 text3        00066E
__ramtop                 ramtop       000600
__smallconst             smallconst   000600
_main                    text0        00063E
end_of_initialization    cinit        000684
intlevel0                text         000000
intlevel1                text         000000
intlevel2                text         000000
intlevel3                text         000000
isa$std                  (abs)        000001
isa$xinst                (abs)        000000
stackhi                  (abs)        000000
stacklo                  (abs)        000000
start                    init         007D3C
start_initialization     cinit        000684


MODULE INFORMATION

Module		Function		Class		Link	Load	Size
u_uart.c
		_UART_SendString		CODE           	0612	0000	44
		_UART_Init     		CODE           	066E	0000	22
		_UART_SendChar 		CODE           	0658	0000	22

u_uart.c estimated size: 88

shared
		__initialization		CODE           	0684	0000	1

shared estimated size: 1

main.c
		_main          		CODE           	063E	0000	26

main.c estimated size: 26

