// Seed: 615612296
module module_0 (
    input  wor   id_0,
    input  tri   id_1,
    input  uwire id_2,
    input  tri   id_3,
    output tri1  id_4,
    input  wor   id_5,
    output tri0  id_6,
    input  tri   id_7,
    output tri1  id_8
);
  tri1 id_10 = (1'b0);
  id_11(
      .id_0(id_5), .id_1(), .id_2((1)), .id_3(1)
  );
  assign id_6 = id_0;
  wire id_12;
endmodule
module module_1 (
    input tri1 id_0,
    output wire id_1,
    output supply1 id_2,
    output wand id_3,
    output supply0 id_4,
    output tri0 id_5,
    input tri id_6,
    input tri1 id_7,
    input uwire id_8
);
  wire id_10;
  wire id_11 = id_10;
  wire id_12;
  module_0(
      id_7, id_0, id_7, id_7, id_5, id_6, id_4, id_6, id_1
  );
endmodule
