// Seed: 20137243
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    output id_3
);
  assign id_3 = 1 ? id_0 : 1'b0;
endmodule
