--------------------------------------------------------------------------------
Release 10.1.03 Trace  (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

C:\Xilinx\10.1\ISE\bin\nt\unwrapped\trce.exe -ise
C:/Users/DELL/Desktop/Final/ISE_Goniometer/motor_new.ise -intstyle ise -v 3 -s
7 -xml motor_state motor_state.ncd -o motor_state.twr motor_state.pcf -ucf
motor_state.ucf

Design file:              motor_state.ncd
Physical constraint file: motor_state.pcf
Device,package,speed:     xc2vp30,ff896,-7 (PRODUCTION 1.94 2008-07-25)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
reset       |    3.349(R)|   -1.355(R)|clk_dv            |   0.000|
------------+------------+------------+------------------+--------+

Clock en to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
data_out<0> |    7.285(F)|en_IBUF           |   0.000|
data_out<1> |    7.290(F)|en_IBUF           |   0.000|
data_out<2> |    7.249(F)|en_IBUF           |   0.000|
data_out<3> |    7.291(F)|en_IBUF           |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.118|         |         |         |
en             |    3.236|    3.236|         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Jan 11 19:04:47 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 161 MB



