// (C) 2001-2024 Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions and other 
// software and tools, and its AMPP partner logic functions, and any output 
// files from any of the foregoing (including device programming or simulation 
// files), and any associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License Subscription 
// Agreement, Intel FPGA IP License Agreement, or other applicable 
// license agreement, including, without limitation, that your use is for the 
// sole purpose of programming logic devices manufactured by Intel and sold by 
// Intel or its authorized distributors.  Please refer to the applicable 
// agreement for further details.


// Copyright 2014 Altera Corporation. All rights reserved.
// Altera products are protected under numerous U.S. and foreign patents, 
// maskwork rights, copyrights and other intellectual property laws.  
//
// This reference design file, and your use thereof, is subject to and governed
// by the terms and conditions of the applicable Altera Reference Design 
// License Agreement (either as signed by you or found at www.altera.com).  By
// using this reference design file, you indicate your acceptance of such terms
// and conditions between you and Altera Corporation.  In the event that you do
// not agree with such terms and conditions, you may not use the reference 
// design file and please promptly destroy any copies you have made.
//
// This reference design file is being provided on an "as-is" basis and as an 
// accommodation and therefore all warranties, representations or guarantees of 
// any kind (whether express, implied or statutory) including, without 
// limitation, warranties of merchantability, non-infringement, or fitness for
// a particular purpose, are specifically disclaimed.  By making this reference
// design file available, Altera expressly does not recommend, suggest or 
// require that this reference design file be used in combination with any 
// other product not provided by Altera.
/////////////////////////////////////////////////////////////////////////////


`timescale 1ps/1ps

// DESCRIPTION
// 2:1 MUX of 1 bit words.  Latency 1.  Select latency 2.
// Generated by one of Gregg's toys.   Share And Enjoy.

module alt_ehipc3_fm_mux2w1t1s2 #(
    parameter SIM_EMULATE = 1'b0
) (
    input clk,
    input [1:0] din,
    input sel,
    output dout
);

wire [0:0] dout_w;
alt_ehipc3_fm_mux2w1t0s2 mx0 (
    .clk(clk),
    .din(din),
    .sel(sel),
    .dout(dout_w)
);
defparam mx0 .SIM_EMULATE = SIM_EMULATE;

reg [0:0] dout_r = 1'b0;
always @(posedge clk) dout_r <= dout_w;
assign dout = dout_r;

endmodule

`ifdef QUESTA_INTEL_OEM
`pragma questa_oem_00 "iNcmQeM5R+2wXyQcrIvK9Aed2O3DNv4QGFTpmcaGURS3nf96+gCegtWg50e6rleWE64VT4+790Ghs95mog/VHoEYybDIGn5EoWfqpEPzBOW06ogVsMbRm79acU6L09a0INNw7swJhWgHQdzl07TrCbOuFN5j/YV4soVomm30RbpyPicKqaC/jMGdl00awWTRKYI/LlUWB2031x5qz4fwVbhj6DvZKYVLlQLmylj6M7szHDuUGZH7hgLpRcHJhQksvm+TMYG2Jq5w6DcEFalPokZeoPW/mYszPBILmJPxlen+SdMkFxmH5wfI0hS5ggJFndjHeOULPIkJyy7i6cHWX5sV+9Wufpc3xvlVkuFgjGzXr1yQOCoDg/dTKhlFS3j/N2gdEjcvLHnMowEYloEnYqQIF5F8kreySvpQX52hE1bzwHqW5CrAtZJm73Gh92p/ohVx8BcC6gJ32HHTvcF36Kz7eVnououkDoYPujo+S+MUoaEvD9tjq6OXkouH+wTVUfzuX3wZcz/v1vzcJ97adZXIjP0vAg7Wz7056APYmCza+JsZhyP2itCS7Nryaj133wI8DrYVZHbM65NxQIiarJi4b4sQzCWu9DNYLaIVESc6YP3XRekeuMy/VqGi6RZFaZ5MV5Gag32MzjzNc2FKKZ1KWniFW8fYyUt8snoaQWd+g8VpdRfHxVsFpdiU2b4c9be9G9GybAbaQpR6I6x5HhHJQhedE7gwsNl57dfOnEcM0y0uoqxIzdfNSIU3EMHp58HPCYHcJ8jPdi9l+MGOOUt3uXM6YQvd33pFnIJ48hqN6U1sXdA2q9HC01gpOKjyFT4rhNVTOOIsTy+jNGy9pc9hkk3GqvOxSGN3wa/pU1cj5Azq/76ys/F5KSfnHVgZKGB18eiz5SM1kurmhE7JRjUL29S1aBBQ1vqod6y+nmQLA/PCXbZGy+BTjM4lumaiZxnOtBxug2RSOX2l7/CFQsJtY5cFA8hbET7ChLMFY9utqm5jMMDVpFyV12warZuk"
`endif