{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681102202176 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681102202177 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2022  Intel Corporation. All rights reserved. " "Copyright (C) 2022  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681102202177 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681102202177 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681102202177 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681102202177 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681102202177 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681102202177 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681102202177 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681102202177 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681102202177 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681102202177 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681102202177 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681102202177 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681102202177 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681102202177 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr  9 23:50:01 2023 " "Processing started: Sun Apr  9 23:50:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681102202177 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1681102202177 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1681102202178 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1681102202225 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1681102203202 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1681102203202 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1681102203249 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1681102203249 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1681102206282 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1681102206924 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1681102206975 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1681102207997 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1681102207997 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.552 " "Worst-case setup slack is -0.552" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681102208012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681102208012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.552              -0.552 iCLK  " "   -0.552              -0.552 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681102208012 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681102208012 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.337 " "Worst-case hold slack is 0.337" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681102208228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681102208228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 iCLK  " "    0.337               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681102208228 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681102208228 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.790 " "Worst-case recovery slack is 17.790" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681102208282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681102208282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.790               0.000 iCLK  " "   17.790               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681102208282 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681102208282 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.618 " "Worst-case removal slack is 1.618" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681102208336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681102208336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.618               0.000 iCLK  " "    1.618               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681102208336 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681102208336 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.625 " "Worst-case minimum pulse width slack is 9.625" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681102208368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681102208368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.625               0.000 iCLK  " "    9.625               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681102208368 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681102208368 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.552 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.552" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210158 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681102210158 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -0.552 (VIOLATED) " "Path #1: Setup slack is -0.552 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg " "From Node    : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : EX_DMEM_BufferReg:g_EX_DMEM_BufferReg\|reg_N_buff:REG_ALUOut\|dffg:\\G_NBit_Reg:0:DFFI\|s_Q " "To Node      : EX_DMEM_BufferReg:g_EX_DMEM_BufferReg\|reg_N_buff:REG_ALUOut\|dffg:\\G_NBit_Reg:0:DFFI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.432      3.432  R        clock network delay " "     3.432      3.432  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.695      0.263     uTco  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg " "     3.695      0.263     uTco  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.544      2.849 FR  CELL  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[0\] " "     6.544      2.849 FR  CELL  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.191      0.647 RR    IC  Mux132~0\|datad " "     7.191      0.647 RR    IC  Mux132~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.346      0.155 RR  CELL  Mux132~0\|combout " "     7.346      0.155 RR  CELL  Mux132~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.551      0.205 RR    IC  Mux132~1\|datad " "     7.551      0.205 RR    IC  Mux132~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.706      0.155 RR  CELL  Mux132~1\|combout " "     7.706      0.155 RR  CELL  Mux132~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.939      0.233 RR    IC  Mux68~0\|datad " "     7.939      0.233 RR    IC  Mux68~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.094      0.155 RR  CELL  Mux68~0\|combout " "     8.094      0.155 RR  CELL  Mux68~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.299      0.205 RR    IC  Mux68~1\|datad " "     8.299      0.205 RR    IC  Mux68~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.454      0.155 RR  CELL  Mux68~1\|combout " "     8.454      0.155 RR  CELL  Mux68~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.132      0.678 RR    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:0:ADDERI\|o_Cout~0\|datad " "     9.132      0.678 RR    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:0:ADDERI\|o_Cout~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.271      0.139 RF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:0:ADDERI\|o_Cout~0\|combout " "     9.271      0.139 RF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:0:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.520      0.249 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:1:ADDERI\|o_Cout~0\|datad " "     9.520      0.249 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:1:ADDERI\|o_Cout~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.645      0.125 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:1:ADDERI\|o_Cout~0\|combout " "     9.645      0.125 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:1:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.899      0.254 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:2:ADDERI\|o_Cout~0\|datac " "     9.899      0.254 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:2:ADDERI\|o_Cout~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.180      0.281 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:2:ADDERI\|o_Cout~0\|combout " "    10.180      0.281 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:2:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.429      0.249 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:3:ADDERI\|o_Cout~0\|datad " "    10.429      0.249 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:3:ADDERI\|o_Cout~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.554      0.125 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:3:ADDERI\|o_Cout~0\|combout " "    10.554      0.125 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:3:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.811      0.257 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:4:ADDERI\|o_Cout~0\|datac " "    10.811      0.257 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:4:ADDERI\|o_Cout~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.092      0.281 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:4:ADDERI\|o_Cout~0\|combout " "    11.092      0.281 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:4:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.346      0.254 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:5:ADDERI\|o_Cout~0\|datac " "    11.346      0.254 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:5:ADDERI\|o_Cout~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.627      0.281 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:5:ADDERI\|o_Cout~0\|combout " "    11.627      0.281 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:5:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.878      0.251 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:6:ADDERI\|o_Cout~0\|datad " "    11.878      0.251 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:6:ADDERI\|o_Cout~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.003      0.125 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:6:ADDERI\|o_Cout~0\|combout " "    12.003      0.125 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:6:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.254      0.251 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:7:ADDERI\|o_Cout~0\|datad " "    12.254      0.251 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:7:ADDERI\|o_Cout~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.379      0.125 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:7:ADDERI\|o_Cout~0\|combout " "    12.379      0.125 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:7:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.627      0.248 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:8:ADDERI\|o_Cout~0\|datad " "    12.627      0.248 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:8:ADDERI\|o_Cout~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.752      0.125 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:8:ADDERI\|o_Cout~0\|combout " "    12.752      0.125 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:8:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.008      0.256 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:9:ADDERI\|o_Cout~0\|datac " "    13.008      0.256 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:9:ADDERI\|o_Cout~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.289      0.281 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:9:ADDERI\|o_Cout~0\|combout " "    13.289      0.281 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:9:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.539      0.250 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:10:ADDERI\|o_Cout~0\|datad " "    13.539      0.250 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:10:ADDERI\|o_Cout~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.664      0.125 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:10:ADDERI\|o_Cout~0\|combout " "    13.664      0.125 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:10:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.914      0.250 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:11:ADDERI\|o_Cout~0\|datad " "    13.914      0.250 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:11:ADDERI\|o_Cout~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.039      0.125 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:11:ADDERI\|o_Cout~0\|combout " "    14.039      0.125 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:11:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.295      0.256 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:12:ADDERI\|o_Cout~0\|datac " "    14.295      0.256 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:12:ADDERI\|o_Cout~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.576      0.281 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:12:ADDERI\|o_Cout~0\|combout " "    14.576      0.281 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:12:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.825      0.249 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:13:ADDERI\|o_Cout~0\|datad " "    14.825      0.249 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:13:ADDERI\|o_Cout~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.950      0.125 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:13:ADDERI\|o_Cout~0\|combout " "    14.950      0.125 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:13:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.199      0.249 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:14:ADDERI\|o_Cout~0\|datad " "    15.199      0.249 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:14:ADDERI\|o_Cout~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.324      0.125 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:14:ADDERI\|o_Cout~0\|combout " "    15.324      0.125 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:14:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.573      0.249 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:15:ADDERI\|o_Cout~0\|datad " "    15.573      0.249 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:15:ADDERI\|o_Cout~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.698      0.125 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:15:ADDERI\|o_Cout~0\|combout " "    15.698      0.125 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:15:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.090      0.392 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:16:ADDERI\|o_Cout~0\|datad " "    16.090      0.392 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:16:ADDERI\|o_Cout~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.215      0.125 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:16:ADDERI\|o_Cout~0\|combout " "    16.215      0.125 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:16:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.469      0.254 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:17:ADDERI\|o_Cout~0\|datac " "    16.469      0.254 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:17:ADDERI\|o_Cout~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.750      0.281 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:17:ADDERI\|o_Cout~0\|combout " "    16.750      0.281 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:17:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.998      0.248 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:18:ADDERI\|o_Cout~0\|datad " "    16.998      0.248 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:18:ADDERI\|o_Cout~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.123      0.125 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:18:ADDERI\|o_Cout~0\|combout " "    17.123      0.125 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:18:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.372      0.249 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:19:ADDERI\|o_Cout~0\|datad " "    17.372      0.249 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:19:ADDERI\|o_Cout~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.497      0.125 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:19:ADDERI\|o_Cout~0\|combout " "    17.497      0.125 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:19:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.753      0.256 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:20:ADDERI\|o_Cout~0\|datac " "    17.753      0.256 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:20:ADDERI\|o_Cout~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.034      0.281 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:20:ADDERI\|o_Cout~0\|combout " "    18.034      0.281 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:20:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.284      0.250 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:21:ADDERI\|o_Cout~0\|datad " "    18.284      0.250 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:21:ADDERI\|o_Cout~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.409      0.125 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:21:ADDERI\|o_Cout~0\|combout " "    18.409      0.125 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:21:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.660      0.251 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:22:ADDERI\|o_Cout~0\|datad " "    18.660      0.251 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:22:ADDERI\|o_Cout~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.785      0.125 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:22:ADDERI\|o_Cout~0\|combout " "    18.785      0.125 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:22:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.034      0.249 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:23:ADDERI\|o_Cout~0\|datad " "    19.034      0.249 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:23:ADDERI\|o_Cout~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.159      0.125 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:23:ADDERI\|o_Cout~0\|combout " "    19.159      0.125 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:23:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.409      0.250 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:24:ADDERI\|o_Cout~0\|datad " "    19.409      0.250 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:24:ADDERI\|o_Cout~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.534      0.125 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:24:ADDERI\|o_Cout~0\|combout " "    19.534      0.125 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:24:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.784      0.250 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:25:ADDERI\|o_Cout~0\|datad " "    19.784      0.250 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:25:ADDERI\|o_Cout~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.909      0.125 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:25:ADDERI\|o_Cout~0\|combout " "    19.909      0.125 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:25:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.161      0.252 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:26:ADDERI\|o_Cout~0\|datad " "    20.161      0.252 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:26:ADDERI\|o_Cout~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.286      0.125 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:26:ADDERI\|o_Cout~0\|combout " "    20.286      0.125 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:26:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.534      0.248 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:27:ADDERI\|o_Cout~0\|datad " "    20.534      0.248 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:27:ADDERI\|o_Cout~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.659      0.125 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:27:ADDERI\|o_Cout~0\|combout " "    20.659      0.125 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:27:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.914      0.255 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:28:ADDERI\|o_Cout~0\|datac " "    20.914      0.255 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:28:ADDERI\|o_Cout~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.195      0.281 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:28:ADDERI\|o_Cout~0\|combout " "    21.195      0.281 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:28:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.445      0.250 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:29:ADDERI\|o_Cout~0\|datad " "    21.445      0.250 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:29:ADDERI\|o_Cout~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.570      0.125 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:29:ADDERI\|o_Cout~0\|combout " "    21.570      0.125 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:29:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.827      0.257 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:30:ADDERI\|o_Cout~0\|datac " "    21.827      0.257 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:30:ADDERI\|o_Cout~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.108      0.281 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:30:ADDERI\|o_Cout~0\|combout " "    22.108      0.281 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:30:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.810      0.702 FF    IC  g_ALU\|g_ripple_sll\|\\G_NBit_ADDER:0:ADDERI\|o_S\|datad " "    22.810      0.702 FF    IC  g_ALU\|g_ripple_sll\|\\G_NBit_ADDER:0:ADDERI\|o_S\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.960      0.150 FR  CELL  g_ALU\|g_ripple_sll\|\\G_NBit_ADDER:0:ADDERI\|o_S\|combout " "    22.960      0.150 FR  CELL  g_ALU\|g_ripple_sll\|\\G_NBit_ADDER:0:ADDERI\|o_S\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.164      0.204 RR    IC  g_ALU\|Mux31~1\|datad " "    23.164      0.204 RR    IC  g_ALU\|Mux31~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.303      0.139 RF  CELL  g_ALU\|Mux31~1\|combout " "    23.303      0.139 RF  CELL  g_ALU\|Mux31~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.562      0.259 FF    IC  g_EX_DMEM_BufferReg\|REG_ALUOut\|\\G_NBit_Reg:0:DFFI\|s_Q\|asdata " "    23.562      0.259 FF    IC  g_EX_DMEM_BufferReg\|REG_ALUOut\|\\G_NBit_Reg:0:DFFI\|s_Q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.963      0.401 FF  CELL  EX_DMEM_BufferReg:g_EX_DMEM_BufferReg\|reg_N_buff:REG_ALUOut\|dffg:\\G_NBit_Reg:0:DFFI\|s_Q " "    23.963      0.401 FF  CELL  EX_DMEM_BufferReg:g_EX_DMEM_BufferReg\|reg_N_buff:REG_ALUOut\|dffg:\\G_NBit_Reg:0:DFFI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.381      3.381  R        clock network delay " "    23.381      3.381  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.413      0.032           clock pessimism removed " "    23.413      0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.393     -0.020           clock uncertainty " "    23.393     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.411      0.018     uTsu  EX_DMEM_BufferReg:g_EX_DMEM_BufferReg\|reg_N_buff:REG_ALUOut\|dffg:\\G_NBit_Reg:0:DFFI\|s_Q " "    23.411      0.018     uTsu  EX_DMEM_BufferReg:g_EX_DMEM_BufferReg\|reg_N_buff:REG_ALUOut\|dffg:\\G_NBit_Reg:0:DFFI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    23.963 " "Data Arrival Time  :    23.963" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.411 " "Data Required Time :    23.411" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -0.552 (VIOLATED) " "Slack              :    -0.552 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210159 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681102210159 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.337 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.337" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210413 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681102210413 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.337  " "Path #1: Hold slack is 0.337 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : EX_DMEM_BufferReg:g_EX_DMEM_BufferReg\|reg_N_buff:REG_DMEM_DATA_MUX_FWD\|dffg:\\G_NBit_Reg:12:DFFI\|s_Q " "From Node    : EX_DMEM_BufferReg:g_EX_DMEM_BufferReg\|reg_N_buff:REG_DMEM_DATA_MUX_FWD\|dffg:\\G_NBit_Reg:12:DFFI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.955      2.955  R        clock network delay " "     2.955      2.955  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.187      0.232     uTco  EX_DMEM_BufferReg:g_EX_DMEM_BufferReg\|reg_N_buff:REG_DMEM_DATA_MUX_FWD\|dffg:\\G_NBit_Reg:12:DFFI\|s_Q " "     3.187      0.232     uTco  EX_DMEM_BufferReg:g_EX_DMEM_BufferReg\|reg_N_buff:REG_DMEM_DATA_MUX_FWD\|dffg:\\G_NBit_Reg:12:DFFI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.187      0.000 RR  CELL  g_EX_DMEM_BufferReg\|REG_DMEM_DATA_MUX_FWD\|\\G_NBit_Reg:12:DFFI\|s_Q\|q " "     3.187      0.000 RR  CELL  g_EX_DMEM_BufferReg\|REG_DMEM_DATA_MUX_FWD\|\\G_NBit_Reg:12:DFFI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.883      0.696 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a8\|portadatain\[4\] " "     3.883      0.696 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a8\|portadatain\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.955      0.072 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0 " "     3.955      0.072 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.428      3.428  R        clock network delay " "     3.428      3.428  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.396     -0.032           clock pessimism removed " "     3.396     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.396      0.000           clock uncertainty " "     3.396      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.618      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0 " "     3.618      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.955 " "Data Arrival Time  :     3.955" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.618 " "Data Required Time :     3.618" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.337  " "Slack              :     0.337 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210413 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681102210413 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.790 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.790" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210460 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681102210460 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 17.790  " "Path #1: Recovery slack is 17.790 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ID_EX_BufferReg:g_ID_EX_BufferReg\|reg_N_buff:REG_reg_DST_DATA_SEL\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|dffe6 " "From Node    : ID_EX_BufferReg:g_ID_EX_BufferReg\|reg_N_buff:REG_reg_DST_DATA_SEL\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ID_EX_BufferReg:g_ID_EX_BufferReg\|reg_N_buff:REG_reg_DST_DATA_SEL\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_v861:altsyncram4\|ram_block7a0 " "To Node      : ID_EX_BufferReg:g_ID_EX_BufferReg\|reg_N_buff:REG_reg_DST_DATA_SEL\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_v861:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.077      3.077  R        clock network delay " "     3.077      3.077  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.309      0.232     uTco  ID_EX_BufferReg:g_ID_EX_BufferReg\|reg_N_buff:REG_reg_DST_DATA_SEL\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|dffe6 " "     3.309      0.232     uTco  ID_EX_BufferReg:g_ID_EX_BufferReg\|reg_N_buff:REG_reg_DST_DATA_SEL\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.309      0.000 RR  CELL  g_ID_EX_BufferReg\|REG_reg_DST_DATA_SEL\|\\G_NBit_Reg:0:DFFI\|s_Q_rtl_0\|auto_generated\|dffe6\|q " "     3.309      0.000 RR  CELL  g_ID_EX_BufferReg\|REG_reg_DST_DATA_SEL\|\\G_NBit_Reg:0:DFFI\|s_Q_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.167      0.858 RR    IC  g_ID_EX_BufferReg\|REG_reg_DST_DATA_SEL\|\\G_NBit_Reg:0:DFFI\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0 " "     4.167      0.858 RR    IC  g_ID_EX_BufferReg\|REG_reg_DST_DATA_SEL\|\\G_NBit_Reg:0:DFFI\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.447      1.280 RF  CELL  ID_EX_BufferReg:g_ID_EX_BufferReg\|reg_N_buff:REG_reg_DST_DATA_SEL\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_v861:altsyncram4\|ram_block7a0 " "     5.447      1.280 RF  CELL  ID_EX_BufferReg:g_ID_EX_BufferReg\|reg_N_buff:REG_reg_DST_DATA_SEL\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_v861:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.283      3.283  R        clock network delay " "    23.283      3.283  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.315      0.032           clock pessimism removed " "    23.315      0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.295     -0.020           clock uncertainty " "    23.295     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.237     -0.058     uTsu  ID_EX_BufferReg:g_ID_EX_BufferReg\|reg_N_buff:REG_reg_DST_DATA_SEL\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_v861:altsyncram4\|ram_block7a0 " "    23.237     -0.058     uTsu  ID_EX_BufferReg:g_ID_EX_BufferReg\|reg_N_buff:REG_reg_DST_DATA_SEL\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_v861:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.447 " "Data Arrival Time  :     5.447" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.237 " "Data Required Time :    23.237" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    17.790  " "Slack              :    17.790 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210460 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681102210460 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.618 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.618" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210504 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681102210504 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.618  " "Path #1: Removal slack is 1.618 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ID_EX_BufferReg:g_ID_EX_BufferReg\|reg_N_buff:REG_reg_DST_DATA_SEL\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|dffe6 " "From Node    : ID_EX_BufferReg:g_ID_EX_BufferReg\|reg_N_buff:REG_reg_DST_DATA_SEL\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ID_EX_BufferReg:g_ID_EX_BufferReg\|reg_N_buff:REG_reg_DST_DATA_SEL\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_v861:altsyncram4\|ram_block7a0 " "To Node      : ID_EX_BufferReg:g_ID_EX_BufferReg\|reg_N_buff:REG_reg_DST_DATA_SEL\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_v861:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.964      2.964  R        clock network delay " "     2.964      2.964  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.196      0.232     uTco  ID_EX_BufferReg:g_ID_EX_BufferReg\|reg_N_buff:REG_reg_DST_DATA_SEL\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|dffe6 " "     3.196      0.232     uTco  ID_EX_BufferReg:g_ID_EX_BufferReg\|reg_N_buff:REG_reg_DST_DATA_SEL\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.196      0.000 FF  CELL  g_ID_EX_BufferReg\|REG_reg_DST_DATA_SEL\|\\G_NBit_Reg:0:DFFI\|s_Q_rtl_0\|auto_generated\|dffe6\|q " "     3.196      0.000 FF  CELL  g_ID_EX_BufferReg\|REG_reg_DST_DATA_SEL\|\\G_NBit_Reg:0:DFFI\|s_Q_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.995      0.799 FF    IC  g_ID_EX_BufferReg\|REG_reg_DST_DATA_SEL\|\\G_NBit_Reg:0:DFFI\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0 " "     3.995      0.799 FF    IC  g_ID_EX_BufferReg\|REG_reg_DST_DATA_SEL\|\\G_NBit_Reg:0:DFFI\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.161      1.166 FR  CELL  ID_EX_BufferReg:g_ID_EX_BufferReg\|reg_N_buff:REG_reg_DST_DATA_SEL\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_v861:altsyncram4\|ram_block7a0 " "     5.161      1.166 FR  CELL  ID_EX_BufferReg:g_ID_EX_BufferReg\|reg_N_buff:REG_reg_DST_DATA_SEL\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_v861:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.389      3.389  R        clock network delay " "     3.389      3.389  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.357     -0.032           clock pessimism removed " "     3.357     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.357      0.000           clock uncertainty " "     3.357      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.543      0.186      uTh  ID_EX_BufferReg:g_ID_EX_BufferReg\|reg_N_buff:REG_reg_DST_DATA_SEL\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_v861:altsyncram4\|ram_block7a0 " "     3.543      0.186      uTh  ID_EX_BufferReg:g_ID_EX_BufferReg\|reg_N_buff:REG_reg_DST_DATA_SEL\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_v861:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.161 " "Data Arrival Time  :     5.161" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.543 " "Data Required Time :     3.543" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.618  " "Slack              :     1.618 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102210504 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681102210504 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1681102210506 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1681102210622 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1681102214828 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.064 " "Worst-case setup slack is 1.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681102217226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681102217226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.064               0.000 iCLK  " "    1.064               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681102217226 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681102217226 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.348 " "Worst-case hold slack is 0.348" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681102217457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681102217457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 iCLK  " "    0.348               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681102217457 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681102217457 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.961 " "Worst-case recovery slack is 17.961" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681102217533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681102217533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.961               0.000 iCLK  " "   17.961               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681102217533 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681102217533 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.460 " "Worst-case removal slack is 1.460" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681102217598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681102217598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.460               0.000 iCLK  " "    1.460               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681102217598 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681102217598 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.644 " "Worst-case minimum pulse width slack is 9.644" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681102217645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681102217645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.644               0.000 iCLK  " "    9.644               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681102217645 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681102217645 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.064 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.064" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219500 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681102219500 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.064  " "Path #1: Setup slack is 1.064 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg " "From Node    : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : EX_DMEM_BufferReg:g_EX_DMEM_BufferReg\|reg_N_buff:REG_ALUOut\|dffg:\\G_NBit_Reg:0:DFFI\|s_Q " "To Node      : EX_DMEM_BufferReg:g_EX_DMEM_BufferReg\|reg_N_buff:REG_ALUOut\|dffg:\\G_NBit_Reg:0:DFFI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.110      3.110  R        clock network delay " "     3.110      3.110  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.346      0.236     uTco  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg " "     3.346      0.236     uTco  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.931      2.585 FR  CELL  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[0\] " "     5.931      2.585 FR  CELL  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.546      0.615 RR    IC  Mux132~0\|datad " "     6.546      0.615 RR    IC  Mux132~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.690      0.144 RR  CELL  Mux132~0\|combout " "     6.690      0.144 RR  CELL  Mux132~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.879      0.189 RR    IC  Mux132~1\|datad " "     6.879      0.189 RR    IC  Mux132~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.023      0.144 RR  CELL  Mux132~1\|combout " "     7.023      0.144 RR  CELL  Mux132~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.238      0.215 RR    IC  Mux68~0\|datad " "     7.238      0.215 RR    IC  Mux68~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.382      0.144 RR  CELL  Mux68~0\|combout " "     7.382      0.144 RR  CELL  Mux68~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.571      0.189 RR    IC  Mux68~1\|datad " "     7.571      0.189 RR    IC  Mux68~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.715      0.144 RR  CELL  Mux68~1\|combout " "     7.715      0.144 RR  CELL  Mux68~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.352      0.637 RR    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:0:ADDERI\|o_Cout~0\|datad " "     8.352      0.637 RR    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:0:ADDERI\|o_Cout~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.496      0.144 RR  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:0:ADDERI\|o_Cout~0\|combout " "     8.496      0.144 RR  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:0:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.705      0.209 RR    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:1:ADDERI\|o_Cout~0\|datad " "     8.705      0.209 RR    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:1:ADDERI\|o_Cout~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.849      0.144 RR  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:1:ADDERI\|o_Cout~0\|combout " "     8.849      0.144 RR  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:1:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.054      0.205 RR    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:2:ADDERI\|o_Cout~0\|datac " "     9.054      0.205 RR    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:2:ADDERI\|o_Cout~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.319      0.265 RR  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:2:ADDERI\|o_Cout~0\|combout " "     9.319      0.265 RR  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:2:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.527      0.208 RR    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:3:ADDERI\|o_Cout~0\|datad " "     9.527      0.208 RR    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:3:ADDERI\|o_Cout~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.671      0.144 RR  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:3:ADDERI\|o_Cout~0\|combout " "     9.671      0.144 RR  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:3:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.879      0.208 RR    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:4:ADDERI\|o_Cout~0\|datac " "     9.879      0.208 RR    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:4:ADDERI\|o_Cout~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.144      0.265 RR  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:4:ADDERI\|o_Cout~0\|combout " "    10.144      0.265 RR  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:4:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.349      0.205 RR    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:5:ADDERI\|o_Cout~0\|datac " "    10.349      0.205 RR    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:5:ADDERI\|o_Cout~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.614      0.265 RR  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:5:ADDERI\|o_Cout~0\|combout " "    10.614      0.265 RR  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:5:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.824      0.210 RR    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:6:ADDERI\|o_Cout~0\|datad " "    10.824      0.210 RR    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:6:ADDERI\|o_Cout~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.968      0.144 RR  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:6:ADDERI\|o_Cout~0\|combout " "    10.968      0.144 RR  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:6:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.179      0.211 RR    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:7:ADDERI\|o_Cout~0\|datad " "    11.179      0.211 RR    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:7:ADDERI\|o_Cout~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.323      0.144 RR  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:7:ADDERI\|o_Cout~0\|combout " "    11.323      0.144 RR  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:7:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.531      0.208 RR    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:8:ADDERI\|o_Cout~0\|datad " "    11.531      0.208 RR    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:8:ADDERI\|o_Cout~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.675      0.144 RR  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:8:ADDERI\|o_Cout~0\|combout " "    11.675      0.144 RR  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:8:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.882      0.207 RR    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:9:ADDERI\|o_Cout~0\|datac " "    11.882      0.207 RR    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:9:ADDERI\|o_Cout~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.147      0.265 RR  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:9:ADDERI\|o_Cout~0\|combout " "    12.147      0.265 RR  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:9:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.356      0.209 RR    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:10:ADDERI\|o_Cout~0\|datad " "    12.356      0.209 RR    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:10:ADDERI\|o_Cout~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500      0.144 RR  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:10:ADDERI\|o_Cout~0\|combout " "    12.500      0.144 RR  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:10:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.710      0.210 RR    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:11:ADDERI\|o_Cout~0\|datad " "    12.710      0.210 RR    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:11:ADDERI\|o_Cout~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.854      0.144 RR  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:11:ADDERI\|o_Cout~0\|combout " "    12.854      0.144 RR  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:11:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.061      0.207 RR    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:12:ADDERI\|o_Cout~0\|datac " "    13.061      0.207 RR    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:12:ADDERI\|o_Cout~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.326      0.265 RR  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:12:ADDERI\|o_Cout~0\|combout " "    13.326      0.265 RR  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:12:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.535      0.209 RR    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:13:ADDERI\|o_Cout~0\|datad " "    13.535      0.209 RR    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:13:ADDERI\|o_Cout~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.679      0.144 RR  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:13:ADDERI\|o_Cout~0\|combout " "    13.679      0.144 RR  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:13:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.888      0.209 RR    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:14:ADDERI\|o_Cout~0\|datad " "    13.888      0.209 RR    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:14:ADDERI\|o_Cout~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.032      0.144 RR  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:14:ADDERI\|o_Cout~0\|combout " "    14.032      0.144 RR  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:14:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.241      0.209 RR    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:15:ADDERI\|o_Cout~0\|datad " "    14.241      0.209 RR    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:15:ADDERI\|o_Cout~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.385      0.144 RR  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:15:ADDERI\|o_Cout~0\|combout " "    14.385      0.144 RR  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:15:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.762      0.377 RR    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:16:ADDERI\|o_Cout~0\|datad " "    14.762      0.377 RR    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:16:ADDERI\|o_Cout~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.906      0.144 RR  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:16:ADDERI\|o_Cout~0\|combout " "    14.906      0.144 RR  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:16:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.111      0.205 RR    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:17:ADDERI\|o_Cout~0\|datac " "    15.111      0.205 RR    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:17:ADDERI\|o_Cout~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.376      0.265 RR  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:17:ADDERI\|o_Cout~0\|combout " "    15.376      0.265 RR  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:17:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.584      0.208 RR    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:18:ADDERI\|o_Cout~0\|datad " "    15.584      0.208 RR    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:18:ADDERI\|o_Cout~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.728      0.144 RR  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:18:ADDERI\|o_Cout~0\|combout " "    15.728      0.144 RR  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:18:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.937      0.209 RR    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:19:ADDERI\|o_Cout~0\|datad " "    15.937      0.209 RR    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:19:ADDERI\|o_Cout~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.081      0.144 RR  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:19:ADDERI\|o_Cout~0\|combout " "    16.081      0.144 RR  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:19:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.287      0.206 RR    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:20:ADDERI\|o_Cout~0\|datac " "    16.287      0.206 RR    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:20:ADDERI\|o_Cout~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.552      0.265 RR  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:20:ADDERI\|o_Cout~0\|combout " "    16.552      0.265 RR  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:20:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.762      0.210 RR    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:21:ADDERI\|o_Cout~0\|datad " "    16.762      0.210 RR    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:21:ADDERI\|o_Cout~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.906      0.144 RR  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:21:ADDERI\|o_Cout~0\|combout " "    16.906      0.144 RR  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:21:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.116      0.210 RR    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:22:ADDERI\|o_Cout~0\|datad " "    17.116      0.210 RR    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:22:ADDERI\|o_Cout~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.260      0.144 RR  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:22:ADDERI\|o_Cout~0\|combout " "    17.260      0.144 RR  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:22:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.469      0.209 RR    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:23:ADDERI\|o_Cout~0\|datad " "    17.469      0.209 RR    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:23:ADDERI\|o_Cout~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.613      0.144 RR  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:23:ADDERI\|o_Cout~0\|combout " "    17.613      0.144 RR  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:23:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.822      0.209 RR    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:24:ADDERI\|o_Cout~0\|datad " "    17.822      0.209 RR    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:24:ADDERI\|o_Cout~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.966      0.144 RR  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:24:ADDERI\|o_Cout~0\|combout " "    17.966      0.144 RR  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:24:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.175      0.209 RR    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:25:ADDERI\|o_Cout~0\|datad " "    18.175      0.209 RR    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:25:ADDERI\|o_Cout~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.319      0.144 RR  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:25:ADDERI\|o_Cout~0\|combout " "    18.319      0.144 RR  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:25:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.530      0.211 RR    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:26:ADDERI\|o_Cout~0\|datad " "    18.530      0.211 RR    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:26:ADDERI\|o_Cout~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.674      0.144 RR  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:26:ADDERI\|o_Cout~0\|combout " "    18.674      0.144 RR  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:26:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.882      0.208 RR    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:27:ADDERI\|o_Cout~0\|datad " "    18.882      0.208 RR    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:27:ADDERI\|o_Cout~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.026      0.144 RR  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:27:ADDERI\|o_Cout~0\|combout " "    19.026      0.144 RR  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:27:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.232      0.206 RR    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:28:ADDERI\|o_Cout~0\|datac " "    19.232      0.206 RR    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:28:ADDERI\|o_Cout~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.497      0.265 RR  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:28:ADDERI\|o_Cout~0\|combout " "    19.497      0.265 RR  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:28:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.706      0.209 RR    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:29:ADDERI\|o_Cout~0\|datad " "    19.706      0.209 RR    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:29:ADDERI\|o_Cout~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.850      0.144 RR  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:29:ADDERI\|o_Cout~0\|combout " "    19.850      0.144 RR  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:29:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.057      0.207 RR    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:30:ADDERI\|o_Cout~0\|datac " "    20.057      0.207 RR    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:30:ADDERI\|o_Cout~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.322      0.265 RR  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:30:ADDERI\|o_Cout~0\|combout " "    20.322      0.265 RR  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:30:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.980      0.658 RR    IC  g_ALU\|g_ripple_sll\|\\G_NBit_ADDER:0:ADDERI\|o_S\|datad " "    20.980      0.658 RR    IC  g_ALU\|g_ripple_sll\|\\G_NBit_ADDER:0:ADDERI\|o_S\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.124      0.144 RR  CELL  g_ALU\|g_ripple_sll\|\\G_NBit_ADDER:0:ADDERI\|o_S\|combout " "    21.124      0.144 RR  CELL  g_ALU\|g_ripple_sll\|\\G_NBit_ADDER:0:ADDERI\|o_S\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.312      0.188 RR    IC  g_ALU\|Mux31~1\|datad " "    21.312      0.188 RR    IC  g_ALU\|Mux31~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.437      0.125 RF  CELL  g_ALU\|Mux31~1\|combout " "    21.437      0.125 RF  CELL  g_ALU\|Mux31~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.674      0.237 FF    IC  g_EX_DMEM_BufferReg\|REG_ALUOut\|\\G_NBit_Reg:0:DFFI\|s_Q\|asdata " "    21.674      0.237 FF    IC  g_EX_DMEM_BufferReg\|REG_ALUOut\|\\G_NBit_Reg:0:DFFI\|s_Q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.041      0.367 FF  CELL  EX_DMEM_BufferReg:g_EX_DMEM_BufferReg\|reg_N_buff:REG_ALUOut\|dffg:\\G_NBit_Reg:0:DFFI\|s_Q " "    22.041      0.367 FF  CELL  EX_DMEM_BufferReg:g_EX_DMEM_BufferReg\|reg_N_buff:REG_ALUOut\|dffg:\\G_NBit_Reg:0:DFFI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.078      3.078  R        clock network delay " "    23.078      3.078  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.106      0.028           clock pessimism removed " "    23.106      0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.086     -0.020           clock uncertainty " "    23.086     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.105      0.019     uTsu  EX_DMEM_BufferReg:g_EX_DMEM_BufferReg\|reg_N_buff:REG_ALUOut\|dffg:\\G_NBit_Reg:0:DFFI\|s_Q " "    23.105      0.019     uTsu  EX_DMEM_BufferReg:g_EX_DMEM_BufferReg\|reg_N_buff:REG_ALUOut\|dffg:\\G_NBit_Reg:0:DFFI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    22.041 " "Data Arrival Time  :    22.041" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.105 " "Data Required Time :    23.105" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.064  " "Slack              :     1.064 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219501 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681102219501 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.348 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.348" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219756 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681102219756 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.348  " "Path #1: Hold slack is 0.348 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : EX_DMEM_BufferReg:g_EX_DMEM_BufferReg\|reg_N_buff:REG_DMEM_DATA_MUX_FWD\|dffg:\\G_NBit_Reg:12:DFFI\|s_Q " "From Node    : EX_DMEM_BufferReg:g_EX_DMEM_BufferReg\|reg_N_buff:REG_DMEM_DATA_MUX_FWD\|dffg:\\G_NBit_Reg:12:DFFI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.683      2.683  R        clock network delay " "     2.683      2.683  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.896      0.213     uTco  EX_DMEM_BufferReg:g_EX_DMEM_BufferReg\|reg_N_buff:REG_DMEM_DATA_MUX_FWD\|dffg:\\G_NBit_Reg:12:DFFI\|s_Q " "     2.896      0.213     uTco  EX_DMEM_BufferReg:g_EX_DMEM_BufferReg\|reg_N_buff:REG_DMEM_DATA_MUX_FWD\|dffg:\\G_NBit_Reg:12:DFFI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.896      0.000 FF  CELL  g_EX_DMEM_BufferReg\|REG_DMEM_DATA_MUX_FWD\|\\G_NBit_Reg:12:DFFI\|s_Q\|q " "     2.896      0.000 FF  CELL  g_EX_DMEM_BufferReg\|REG_DMEM_DATA_MUX_FWD\|\\G_NBit_Reg:12:DFFI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.546      0.650 FF    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a8\|portadatain\[4\] " "     3.546      0.650 FF    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a8\|portadatain\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.625      0.079 FF  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0 " "     3.625      0.079 FF  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.104      3.104  R        clock network delay " "     3.104      3.104  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.076     -0.028           clock pessimism removed " "     3.076     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.076      0.000           clock uncertainty " "     3.076      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.277      0.201      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0 " "     3.277      0.201      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.625 " "Data Arrival Time  :     3.625" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.277 " "Data Required Time :     3.277" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.348  " "Slack              :     0.348 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219757 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681102219757 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.961 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.961" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219804 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681102219804 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 17.961  " "Path #1: Recovery slack is 17.961 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ID_EX_BufferReg:g_ID_EX_BufferReg\|reg_N_buff:REG_reg_DST_DATA_SEL\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|dffe6 " "From Node    : ID_EX_BufferReg:g_ID_EX_BufferReg\|reg_N_buff:REG_reg_DST_DATA_SEL\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ID_EX_BufferReg:g_ID_EX_BufferReg\|reg_N_buff:REG_reg_DST_DATA_SEL\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_v861:altsyncram4\|ram_block7a0 " "To Node      : ID_EX_BufferReg:g_ID_EX_BufferReg\|reg_N_buff:REG_reg_DST_DATA_SEL\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_v861:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.791      2.791  R        clock network delay " "     2.791      2.791  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.004      0.213     uTco  ID_EX_BufferReg:g_ID_EX_BufferReg\|reg_N_buff:REG_reg_DST_DATA_SEL\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|dffe6 " "     3.004      0.213     uTco  ID_EX_BufferReg:g_ID_EX_BufferReg\|reg_N_buff:REG_reg_DST_DATA_SEL\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.004      0.000 RR  CELL  g_ID_EX_BufferReg\|REG_reg_DST_DATA_SEL\|\\G_NBit_Reg:0:DFFI\|s_Q_rtl_0\|auto_generated\|dffe6\|q " "     3.004      0.000 RR  CELL  g_ID_EX_BufferReg\|REG_reg_DST_DATA_SEL\|\\G_NBit_Reg:0:DFFI\|s_Q_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.819      0.815 RR    IC  g_ID_EX_BufferReg\|REG_reg_DST_DATA_SEL\|\\G_NBit_Reg:0:DFFI\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0 " "     3.819      0.815 RR    IC  g_ID_EX_BufferReg\|REG_reg_DST_DATA_SEL\|\\G_NBit_Reg:0:DFFI\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.967      1.148 RF  CELL  ID_EX_BufferReg:g_ID_EX_BufferReg\|reg_N_buff:REG_reg_DST_DATA_SEL\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_v861:altsyncram4\|ram_block7a0 " "     4.967      1.148 RF  CELL  ID_EX_BufferReg:g_ID_EX_BufferReg\|reg_N_buff:REG_reg_DST_DATA_SEL\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_v861:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.969      2.969  R        clock network delay " "    22.969      2.969  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.997      0.028           clock pessimism removed " "    22.997      0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.977     -0.020           clock uncertainty " "    22.977     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.928     -0.049     uTsu  ID_EX_BufferReg:g_ID_EX_BufferReg\|reg_N_buff:REG_reg_DST_DATA_SEL\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_v861:altsyncram4\|ram_block7a0 " "    22.928     -0.049     uTsu  ID_EX_BufferReg:g_ID_EX_BufferReg\|reg_N_buff:REG_reg_DST_DATA_SEL\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_v861:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.967 " "Data Arrival Time  :     4.967" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.928 " "Data Required Time :    22.928" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    17.961  " "Slack              :    17.961 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219804 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681102219804 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.460 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.460" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219847 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219847 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219847 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681102219847 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.460  " "Path #1: Removal slack is 1.460 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ID_EX_BufferReg:g_ID_EX_BufferReg\|reg_N_buff:REG_reg_DST_DATA_SEL\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|dffe6 " "From Node    : ID_EX_BufferReg:g_ID_EX_BufferReg\|reg_N_buff:REG_reg_DST_DATA_SEL\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ID_EX_BufferReg:g_ID_EX_BufferReg\|reg_N_buff:REG_reg_DST_DATA_SEL\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_v861:altsyncram4\|ram_block7a0 " "To Node      : ID_EX_BufferReg:g_ID_EX_BufferReg\|reg_N_buff:REG_reg_DST_DATA_SEL\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_v861:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.692      2.692  R        clock network delay " "     2.692      2.692  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.905      0.213     uTco  ID_EX_BufferReg:g_ID_EX_BufferReg\|reg_N_buff:REG_reg_DST_DATA_SEL\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|dffe6 " "     2.905      0.213     uTco  ID_EX_BufferReg:g_ID_EX_BufferReg\|reg_N_buff:REG_reg_DST_DATA_SEL\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.905      0.000 FF  CELL  g_ID_EX_BufferReg\|REG_reg_DST_DATA_SEL\|\\G_NBit_Reg:0:DFFI\|s_Q_rtl_0\|auto_generated\|dffe6\|q " "     2.905      0.000 FF  CELL  g_ID_EX_BufferReg\|REG_reg_DST_DATA_SEL\|\\G_NBit_Reg:0:DFFI\|s_Q_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.621      0.716 FF    IC  g_ID_EX_BufferReg\|REG_reg_DST_DATA_SEL\|\\G_NBit_Reg:0:DFFI\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0 " "     3.621      0.716 FF    IC  g_ID_EX_BufferReg\|REG_reg_DST_DATA_SEL\|\\G_NBit_Reg:0:DFFI\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.670      1.049 FR  CELL  ID_EX_BufferReg:g_ID_EX_BufferReg\|reg_N_buff:REG_reg_DST_DATA_SEL\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_v861:altsyncram4\|ram_block7a0 " "     4.670      1.049 FR  CELL  ID_EX_BufferReg:g_ID_EX_BufferReg\|reg_N_buff:REG_reg_DST_DATA_SEL\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_v861:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.070      3.070  R        clock network delay " "     3.070      3.070  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.042     -0.028           clock pessimism removed " "     3.042     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.042      0.000           clock uncertainty " "     3.042      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.210      0.168      uTh  ID_EX_BufferReg:g_ID_EX_BufferReg\|reg_N_buff:REG_reg_DST_DATA_SEL\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_v861:altsyncram4\|ram_block7a0 " "     3.210      0.168      uTh  ID_EX_BufferReg:g_ID_EX_BufferReg\|reg_N_buff:REG_reg_DST_DATA_SEL\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_v861:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.670 " "Data Arrival Time  :     4.670" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.210 " "Data Required Time :     3.210" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.460  " "Slack              :     1.460 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102219848 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681102219848 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1681102219849 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.233 " "Worst-case setup slack is 10.233" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681102221237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681102221237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.233               0.000 iCLK  " "   10.233               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681102221237 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681102221237 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.136 " "Worst-case hold slack is 0.136" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681102221481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681102221481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.136               0.000 iCLK  " "    0.136               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681102221481 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681102221481 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.912 " "Worst-case recovery slack is 18.912" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681102221563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681102221563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.912               0.000 iCLK  " "   18.912               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681102221563 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681102221563 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.779 " "Worst-case removal slack is 0.779" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681102221618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681102221618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.779               0.000 iCLK  " "    0.779               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681102221618 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681102221618 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.372 " "Worst-case minimum pulse width slack is 9.372" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681102221653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681102221653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.372               0.000 iCLK  " "    9.372               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681102221653 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681102221653 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.233 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.233" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223492 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681102223492 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 10.233  " "Path #1: Setup slack is 10.233 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg " "From Node    : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : EX_DMEM_BufferReg:g_EX_DMEM_BufferReg\|reg_N_buff:REG_ALUOut\|dffg:\\G_NBit_Reg:0:DFFI\|s_Q " "To Node      : EX_DMEM_BufferReg:g_EX_DMEM_BufferReg\|reg_N_buff:REG_ALUOut\|dffg:\\G_NBit_Reg:0:DFFI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.823      1.823  R        clock network delay " "     1.823      1.823  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.951      0.128     uTco  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg " "     1.951      0.128     uTco  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.085      1.134 RF  CELL  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[0\] " "     3.085      1.134 RF  CELL  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.426      0.341 FF    IC  Mux132~0\|datad " "     3.426      0.341 FF    IC  Mux132~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.489      0.063 FF  CELL  Mux132~0\|combout " "     3.489      0.063 FF  CELL  Mux132~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.598      0.109 FF    IC  Mux132~1\|datad " "     3.598      0.109 FF    IC  Mux132~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.661      0.063 FF  CELL  Mux132~1\|combout " "     3.661      0.063 FF  CELL  Mux132~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.785      0.124 FF    IC  Mux68~0\|datad " "     3.785      0.124 FF    IC  Mux68~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.848      0.063 FF  CELL  Mux68~0\|combout " "     3.848      0.063 FF  CELL  Mux68~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.958      0.110 FF    IC  Mux68~1\|datad " "     3.958      0.110 FF    IC  Mux68~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.021      0.063 FF  CELL  Mux68~1\|combout " "     4.021      0.063 FF  CELL  Mux68~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.381      0.360 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:0:ADDERI\|o_Cout~0\|datad " "     4.381      0.360 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:0:ADDERI\|o_Cout~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.444      0.063 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:0:ADDERI\|o_Cout~0\|combout " "     4.444      0.063 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:0:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.563      0.119 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:1:ADDERI\|o_Cout~0\|datad " "     4.563      0.119 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:1:ADDERI\|o_Cout~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.626      0.063 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:1:ADDERI\|o_Cout~0\|combout " "     4.626      0.063 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:1:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.747      0.121 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:2:ADDERI\|o_Cout~0\|datac " "     4.747      0.121 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:2:ADDERI\|o_Cout~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.880      0.133 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:2:ADDERI\|o_Cout~0\|combout " "     4.880      0.133 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:2:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.999      0.119 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:3:ADDERI\|o_Cout~0\|datad " "     4.999      0.119 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:3:ADDERI\|o_Cout~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.062      0.063 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:3:ADDERI\|o_Cout~0\|combout " "     5.062      0.063 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:3:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.186      0.124 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:4:ADDERI\|o_Cout~0\|datac " "     5.186      0.124 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:4:ADDERI\|o_Cout~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.319      0.133 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:4:ADDERI\|o_Cout~0\|combout " "     5.319      0.133 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:4:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.441      0.122 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:5:ADDERI\|o_Cout~0\|datac " "     5.441      0.122 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:5:ADDERI\|o_Cout~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.574      0.133 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:5:ADDERI\|o_Cout~0\|combout " "     5.574      0.133 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:5:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.695      0.121 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:6:ADDERI\|o_Cout~0\|datad " "     5.695      0.121 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:6:ADDERI\|o_Cout~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.758      0.063 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:6:ADDERI\|o_Cout~0\|combout " "     5.758      0.063 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:6:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.879      0.121 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:7:ADDERI\|o_Cout~0\|datad " "     5.879      0.121 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:7:ADDERI\|o_Cout~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.942      0.063 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:7:ADDERI\|o_Cout~0\|combout " "     5.942      0.063 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:7:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.061      0.119 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:8:ADDERI\|o_Cout~0\|datad " "     6.061      0.119 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:8:ADDERI\|o_Cout~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.124      0.063 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:8:ADDERI\|o_Cout~0\|combout " "     6.124      0.063 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:8:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.247      0.123 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:9:ADDERI\|o_Cout~0\|datac " "     6.247      0.123 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:9:ADDERI\|o_Cout~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.380      0.133 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:9:ADDERI\|o_Cout~0\|combout " "     6.380      0.133 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:9:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.499      0.119 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:10:ADDERI\|o_Cout~0\|datad " "     6.499      0.119 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:10:ADDERI\|o_Cout~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.562      0.063 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:10:ADDERI\|o_Cout~0\|combout " "     6.562      0.063 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:10:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.682      0.120 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:11:ADDERI\|o_Cout~0\|datad " "     6.682      0.120 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:11:ADDERI\|o_Cout~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.745      0.063 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:11:ADDERI\|o_Cout~0\|combout " "     6.745      0.063 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:11:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.870      0.125 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:12:ADDERI\|o_Cout~0\|datac " "     6.870      0.125 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:12:ADDERI\|o_Cout~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.003      0.133 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:12:ADDERI\|o_Cout~0\|combout " "     7.003      0.133 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:12:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.121      0.118 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:13:ADDERI\|o_Cout~0\|datad " "     7.121      0.118 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:13:ADDERI\|o_Cout~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.184      0.063 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:13:ADDERI\|o_Cout~0\|combout " "     7.184      0.063 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:13:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.303      0.119 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:14:ADDERI\|o_Cout~0\|datad " "     7.303      0.119 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:14:ADDERI\|o_Cout~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.366      0.063 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:14:ADDERI\|o_Cout~0\|combout " "     7.366      0.063 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:14:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.487      0.121 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:15:ADDERI\|o_Cout~0\|datad " "     7.487      0.121 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:15:ADDERI\|o_Cout~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.550      0.063 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:15:ADDERI\|o_Cout~0\|combout " "     7.550      0.063 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:15:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.746      0.196 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:16:ADDERI\|o_Cout~0\|datad " "     7.746      0.196 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:16:ADDERI\|o_Cout~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.809      0.063 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:16:ADDERI\|o_Cout~0\|combout " "     7.809      0.063 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:16:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.930      0.121 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:17:ADDERI\|o_Cout~0\|datac " "     7.930      0.121 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:17:ADDERI\|o_Cout~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.063      0.133 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:17:ADDERI\|o_Cout~0\|combout " "     8.063      0.133 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:17:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.181      0.118 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:18:ADDERI\|o_Cout~0\|datad " "     8.181      0.118 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:18:ADDERI\|o_Cout~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.244      0.063 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:18:ADDERI\|o_Cout~0\|combout " "     8.244      0.063 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:18:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.365      0.121 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:19:ADDERI\|o_Cout~0\|datad " "     8.365      0.121 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:19:ADDERI\|o_Cout~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.428      0.063 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:19:ADDERI\|o_Cout~0\|combout " "     8.428      0.063 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:19:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.550      0.122 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:20:ADDERI\|o_Cout~0\|datac " "     8.550      0.122 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:20:ADDERI\|o_Cout~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.683      0.133 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:20:ADDERI\|o_Cout~0\|combout " "     8.683      0.133 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:20:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.802      0.119 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:21:ADDERI\|o_Cout~0\|datad " "     8.802      0.119 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:21:ADDERI\|o_Cout~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.865      0.063 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:21:ADDERI\|o_Cout~0\|combout " "     8.865      0.063 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:21:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.986      0.121 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:22:ADDERI\|o_Cout~0\|datad " "     8.986      0.121 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:22:ADDERI\|o_Cout~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.049      0.063 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:22:ADDERI\|o_Cout~0\|combout " "     9.049      0.063 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:22:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.168      0.119 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:23:ADDERI\|o_Cout~0\|datad " "     9.168      0.119 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:23:ADDERI\|o_Cout~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.231      0.063 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:23:ADDERI\|o_Cout~0\|combout " "     9.231      0.063 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:23:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.351      0.120 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:24:ADDERI\|o_Cout~0\|datad " "     9.351      0.120 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:24:ADDERI\|o_Cout~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.414      0.063 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:24:ADDERI\|o_Cout~0\|combout " "     9.414      0.063 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:24:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.533      0.119 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:25:ADDERI\|o_Cout~0\|datad " "     9.533      0.119 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:25:ADDERI\|o_Cout~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.596      0.063 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:25:ADDERI\|o_Cout~0\|combout " "     9.596      0.063 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:25:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.718      0.122 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:26:ADDERI\|o_Cout~0\|datad " "     9.718      0.122 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:26:ADDERI\|o_Cout~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.781      0.063 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:26:ADDERI\|o_Cout~0\|combout " "     9.781      0.063 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:26:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.899      0.118 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:27:ADDERI\|o_Cout~0\|datad " "     9.899      0.118 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:27:ADDERI\|o_Cout~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.962      0.063 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:27:ADDERI\|o_Cout~0\|combout " "     9.962      0.063 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:27:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.085      0.123 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:28:ADDERI\|o_Cout~0\|datac " "    10.085      0.123 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:28:ADDERI\|o_Cout~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.218      0.133 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:28:ADDERI\|o_Cout~0\|combout " "    10.218      0.133 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:28:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.336      0.118 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:29:ADDERI\|o_Cout~0\|datad " "    10.336      0.118 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:29:ADDERI\|o_Cout~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.399      0.063 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:29:ADDERI\|o_Cout~0\|combout " "    10.399      0.063 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:29:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.523      0.124 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:30:ADDERI\|o_Cout~0\|datac " "    10.523      0.124 FF    IC  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:30:ADDERI\|o_Cout~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.656      0.133 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:30:ADDERI\|o_Cout~0\|combout " "    10.656      0.133 FF  CELL  g_ALU\|g_add_sub\|g_ripple_adder\|\\G_NBit_ADDER:30:ADDERI\|o_Cout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.026      0.370 FF    IC  g_ALU\|g_ripple_sll\|\\G_NBit_ADDER:0:ADDERI\|o_S\|datad " "    11.026      0.370 FF    IC  g_ALU\|g_ripple_sll\|\\G_NBit_ADDER:0:ADDERI\|o_S\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.098      0.072 FR  CELL  g_ALU\|g_ripple_sll\|\\G_NBit_ADDER:0:ADDERI\|o_S\|combout " "    11.098      0.072 FR  CELL  g_ALU\|g_ripple_sll\|\\G_NBit_ADDER:0:ADDERI\|o_S\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.189      0.091 RR    IC  g_ALU\|Mux31~1\|datad " "    11.189      0.091 RR    IC  g_ALU\|Mux31~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.255      0.066 RF  CELL  g_ALU\|Mux31~1\|combout " "    11.255      0.066 RF  CELL  g_ALU\|Mux31~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.379      0.124 FF    IC  g_EX_DMEM_BufferReg\|REG_ALUOut\|\\G_NBit_Reg:0:DFFI\|s_Q\|asdata " "    11.379      0.124 FF    IC  g_EX_DMEM_BufferReg\|REG_ALUOut\|\\G_NBit_Reg:0:DFFI\|s_Q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.554      0.175 FF  CELL  EX_DMEM_BufferReg:g_EX_DMEM_BufferReg\|reg_N_buff:REG_ALUOut\|dffg:\\G_NBit_Reg:0:DFFI\|s_Q " "    11.554      0.175 FF  CELL  EX_DMEM_BufferReg:g_EX_DMEM_BufferReg\|reg_N_buff:REG_ALUOut\|dffg:\\G_NBit_Reg:0:DFFI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.780      1.780  R        clock network delay " "    21.780      1.780  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.800      0.020           clock pessimism removed " "    21.800      0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.780     -0.020           clock uncertainty " "    21.780     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.787      0.007     uTsu  EX_DMEM_BufferReg:g_EX_DMEM_BufferReg\|reg_N_buff:REG_ALUOut\|dffg:\\G_NBit_Reg:0:DFFI\|s_Q " "    21.787      0.007     uTsu  EX_DMEM_BufferReg:g_EX_DMEM_BufferReg\|reg_N_buff:REG_ALUOut\|dffg:\\G_NBit_Reg:0:DFFI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    11.554 " "Data Arrival Time  :    11.554" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.787 " "Data Required Time :    21.787" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.233  " "Slack              :    10.233 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223493 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681102223493 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.136 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.136" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223759 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681102223759 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.136  " "Path #1: Hold slack is 0.136 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : EX_DMEM_BufferReg:g_EX_DMEM_BufferReg\|reg_N_buff:REG_DMEM_DATA_MUX_FWD\|dffg:\\G_NBit_Reg:12:DFFI\|s_Q " "From Node    : EX_DMEM_BufferReg:g_EX_DMEM_BufferReg\|reg_N_buff:REG_DMEM_DATA_MUX_FWD\|dffg:\\G_NBit_Reg:12:DFFI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.571      1.571  R        clock network delay " "     1.571      1.571  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.676      0.105     uTco  EX_DMEM_BufferReg:g_EX_DMEM_BufferReg\|reg_N_buff:REG_DMEM_DATA_MUX_FWD\|dffg:\\G_NBit_Reg:12:DFFI\|s_Q " "     1.676      0.105     uTco  EX_DMEM_BufferReg:g_EX_DMEM_BufferReg\|reg_N_buff:REG_DMEM_DATA_MUX_FWD\|dffg:\\G_NBit_Reg:12:DFFI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.676      0.000 RR  CELL  g_EX_DMEM_BufferReg\|REG_DMEM_DATA_MUX_FWD\|\\G_NBit_Reg:12:DFFI\|s_Q\|q " "     1.676      0.000 RR  CELL  g_EX_DMEM_BufferReg\|REG_DMEM_DATA_MUX_FWD\|\\G_NBit_Reg:12:DFFI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.000      0.324 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a8\|portadatain\[4\] " "     2.000      0.324 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a8\|portadatain\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.036      0.036 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0 " "     2.036      0.036 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.816      1.816  R        clock network delay " "     1.816      1.816  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.796     -0.020           clock pessimism removed " "     1.796     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.796      0.000           clock uncertainty " "     1.796      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.900      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0 " "     1.900      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.036 " "Data Arrival Time  :     2.036" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.900 " "Data Required Time :     1.900" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.136  " "Slack              :     0.136 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223760 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681102223760 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 18.912 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 18.912" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223810 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681102223810 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 18.912  " "Path #1: Recovery slack is 18.912 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ID_EX_BufferReg:g_ID_EX_BufferReg\|reg_N_buff:REG_reg_DST_DATA_SEL\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|dffe6 " "From Node    : ID_EX_BufferReg:g_ID_EX_BufferReg\|reg_N_buff:REG_reg_DST_DATA_SEL\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ID_EX_BufferReg:g_ID_EX_BufferReg\|reg_N_buff:REG_reg_DST_DATA_SEL\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_v861:altsyncram4\|ram_block7a0 " "To Node      : ID_EX_BufferReg:g_ID_EX_BufferReg\|reg_N_buff:REG_reg_DST_DATA_SEL\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_v861:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.639      1.639  R        clock network delay " "     1.639      1.639  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.744      0.105     uTco  ID_EX_BufferReg:g_ID_EX_BufferReg\|reg_N_buff:REG_reg_DST_DATA_SEL\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|dffe6 " "     1.744      0.105     uTco  ID_EX_BufferReg:g_ID_EX_BufferReg\|reg_N_buff:REG_reg_DST_DATA_SEL\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.744      0.000 FF  CELL  g_ID_EX_BufferReg\|REG_reg_DST_DATA_SEL\|\\G_NBit_Reg:0:DFFI\|s_Q_rtl_0\|auto_generated\|dffe6\|q " "     1.744      0.000 FF  CELL  g_ID_EX_BufferReg\|REG_reg_DST_DATA_SEL\|\\G_NBit_Reg:0:DFFI\|s_Q_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.186      0.442 FF    IC  g_ID_EX_BufferReg\|REG_reg_DST_DATA_SEL\|\\G_NBit_Reg:0:DFFI\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0 " "     2.186      0.442 FF    IC  g_ID_EX_BufferReg\|REG_reg_DST_DATA_SEL\|\\G_NBit_Reg:0:DFFI\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.797      0.611 FR  CELL  ID_EX_BufferReg:g_ID_EX_BufferReg\|reg_N_buff:REG_reg_DST_DATA_SEL\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_v861:altsyncram4\|ram_block7a0 " "     2.797      0.611 FR  CELL  ID_EX_BufferReg:g_ID_EX_BufferReg\|reg_N_buff:REG_reg_DST_DATA_SEL\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_v861:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.734      1.734  R        clock network delay " "    21.734      1.734  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.754      0.020           clock pessimism removed " "    21.754      0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.734     -0.020           clock uncertainty " "    21.734     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.709     -0.025     uTsu  ID_EX_BufferReg:g_ID_EX_BufferReg\|reg_N_buff:REG_reg_DST_DATA_SEL\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_v861:altsyncram4\|ram_block7a0 " "    21.709     -0.025     uTsu  ID_EX_BufferReg:g_ID_EX_BufferReg\|reg_N_buff:REG_reg_DST_DATA_SEL\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_v861:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.797 " "Data Arrival Time  :     2.797" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.709 " "Data Required Time :    21.709" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    18.912  " "Slack              :    18.912 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223811 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681102223811 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.779 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.779" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223859 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681102223859 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.779  " "Path #1: Removal slack is 0.779 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ID_EX_BufferReg:g_ID_EX_BufferReg\|reg_N_buff:REG_reg_DST_DATA_SEL\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|dffe6 " "From Node    : ID_EX_BufferReg:g_ID_EX_BufferReg\|reg_N_buff:REG_reg_DST_DATA_SEL\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ID_EX_BufferReg:g_ID_EX_BufferReg\|reg_N_buff:REG_reg_DST_DATA_SEL\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_v861:altsyncram4\|ram_block7a0 " "To Node      : ID_EX_BufferReg:g_ID_EX_BufferReg\|reg_N_buff:REG_reg_DST_DATA_SEL\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_v861:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.578      1.578  R        clock network delay " "     1.578      1.578  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.683      0.105     uTco  ID_EX_BufferReg:g_ID_EX_BufferReg\|reg_N_buff:REG_reg_DST_DATA_SEL\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|dffe6 " "     1.683      0.105     uTco  ID_EX_BufferReg:g_ID_EX_BufferReg\|reg_N_buff:REG_reg_DST_DATA_SEL\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.683      0.000 RR  CELL  g_ID_EX_BufferReg\|REG_reg_DST_DATA_SEL\|\\G_NBit_Reg:0:DFFI\|s_Q_rtl_0\|auto_generated\|dffe6\|q " "     1.683      0.000 RR  CELL  g_ID_EX_BufferReg\|REG_reg_DST_DATA_SEL\|\\G_NBit_Reg:0:DFFI\|s_Q_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.071      0.388 RR    IC  g_ID_EX_BufferReg\|REG_reg_DST_DATA_SEL\|\\G_NBit_Reg:0:DFFI\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0 " "     2.071      0.388 RR    IC  g_ID_EX_BufferReg\|REG_reg_DST_DATA_SEL\|\\G_NBit_Reg:0:DFFI\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.651      0.580 RF  CELL  ID_EX_BufferReg:g_ID_EX_BufferReg\|reg_N_buff:REG_reg_DST_DATA_SEL\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_v861:altsyncram4\|ram_block7a0 " "     2.651      0.580 RF  CELL  ID_EX_BufferReg:g_ID_EX_BufferReg\|reg_N_buff:REG_reg_DST_DATA_SEL\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_v861:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.802      1.802  R        clock network delay " "     1.802      1.802  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.782     -0.020           clock pessimism removed " "     1.782     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.782      0.000           clock uncertainty " "     1.782      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.872      0.090      uTh  ID_EX_BufferReg:g_ID_EX_BufferReg\|reg_N_buff:REG_reg_DST_DATA_SEL\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_v861:altsyncram4\|ram_block7a0 " "     1.872      0.090      uTh  ID_EX_BufferReg:g_ID_EX_BufferReg\|reg_N_buff:REG_reg_DST_DATA_SEL\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_v861:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.651 " "Data Arrival Time  :     2.651" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.872 " "Data Required Time :     1.872" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.779  " "Slack              :     0.779 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681102223859 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681102223859 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1681102227167 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1681102229985 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1242 " "Peak virtual memory: 1242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681102230445 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr  9 23:50:30 2023 " "Processing ended: Sun Apr  9 23:50:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681102230445 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681102230445 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681102230445 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1681102230445 ""}
