<html><head></head><body><div id="NG_REQ_Citizenship_Required">United States Citizenship</div><div id="NG_Intro_Stmt">At Northrop Grumman, our employees have incredible opportunities to work on revolutionary systems that impact people's lives around the world today, and for generations to come. Our pioneering and inventive spirit has enabled us to be at the forefront of many technological advancements in our nation's history - from the first flight across the Atlantic Ocean, to stealth bombers, to landing on the moon. We look for people who have bold new ideas, courage and a pioneering spirit to join forces to invent the future, and have fun along the way. Our culture thrives on intellectual curiosity, cognitive diversity and bringing your whole self to work — and we have an insatiable drive to do what others think is impossible. Our employees are not only part of history, they're making history.</div><div id="PrimaryJobPosting_City">Chandler</div><div id="Additional_Pay_Range_Maximum">0</div><div id="Job_Posting_Category">Engineering</div><div id="Url">https://ngc2.wd2.myworkdayjobs-impl.com/Northrop_Grumman_External_Site/job/United-States-Arizona-Chandler/Digital---Analog-Electrical-Engineer--ADG-_R10091121</div><div id="NGBP_Statement">Employees may be eligible for a discretionary bonus in addition to base pay. Annual bonuses are designed to reward individual contributions as well as allow employees to share in company results. Employees in Vice President or Director positions may be eligible for Long Term Incentives. In addition, Northrop Grumman provides a variety of benefits including health insurance coverage, life and disability insurance, savings plan, Company paid holidays and paid time off (PTO) for vacation and/or personal business.</div><div id="EEO_Statement"><p> <b>The health and safety of our employees and their families is a top priority</b>.  The company encourages employees to remain up-to-date on their COVID-19 vaccinations.  U.S. Northrop Grumman employees may be required, in the future, to be vaccinated or have an approved disability/medical or religious accommodation, pursuant to future court decisions and/or government action on the currently stayed federal contractor vaccine mandate under Executive Order 14042 <a href= https://www.saferfederalworkforce.gov/contractors/ target=_blank>https://www.saferfederalworkforce.gov/contractors/</a>.</p><p></p><p>Northrop Grumman is committed to hiring and retaining a diverse workforce. We are proud to be an Equal Opportunity/Affirmative Action Employer, making decisions without regard to race, color, religion, creed, sex, sexual orientation, gender identity, marital status, national origin, age, veteran status, disability, or any other protected class. For our complete EEO/AA and Pay Transparency statement, please visit <a href= http://www.northropgrumman.com/EEO target=_blank>http://www.northropgrumman.com/EEO</a>. U.S. Citizenship is required for most positions.</p></div><div id="Number_To_Hire">2</div><div id="PrimaryJobPosting_Country">United States of America</div><div id="NG_Req_Clearance_Type">None</div><div id="Business_Sector">Space Systems</div><div id="Additional_Pay_Range_Minimum">0</div><div id="Job_Requisition_Reason">Experienced > Experienced- New Position</div><div id="Willingness_To_Travel">Yes, 10% of the Time</div><div id="Pay_Range_Minimum">73400</div><div id="Title">Digital – Analog Electrical Engineer (ADG)</div><div id="Contest_Number">R10091121</div><div id="Job_Shift">1st Shift (United States of America)</div><div id="Job_Description"><p><b><span>Electrical Digital – Analog Design Engineer - ADG</span></b></p><p></p><p><span>Northrop Grumman is seeking electrical engineers for our Avionics Design Group (ADG).  This position will be located at our Space Systems Sector in Chandler, AZ. The Chandler group performs cradle-to-grave engineering on the majority of their launch vehicles. They are working on approximately 15 separate vehicles at any given time, among them are Antares, Minotaur, Pegasus, GMD, Sentinel, and many more. Their products serve a variety of purposes including ISS (International Space Station) cargo resupply, deploying defense satellites, developing missile interceptor technology, and providing much needed target vehicles to better hone our military capability. </span></p><p></p><p><b><span>ADG’s Common Basic Qualifications:</span></b></p><ul><li><span>BSEE with 2 years’ applicable industry experience or a MSEE</span></li><li>Must be capable of understanding and adhering to department design standards.</li><li>Ability to work in an Agile project format, team based environment, including Jira and Git environments.</li><li>U.S. Citizenship is required.  </li><li>Ability to obtain/maintain a DoD Active Secret Clearance is required</li></ul><p><b><span>ADG’s Common Preferred Qualifications:</span></b></p><ul><li>Active DoD Secret Security Clearance is preferred.</li></ul><p><span>Within the overall Avionics Design Group (ADG) we are hiring in</span><b><span> two different and exciting specialty areas:</span></b></p><p></p><p><b><span>Digital / Analog Circuit Design </span></b></p><p><b><span>Job Responsibilities:</span></b> Based on specific objectives, perform design, analysis, or test of complex circuits without detailed direction from more senior engineers. Select component parts for the design to meet stringent environment requirements including radiation. Study design concepts and criteria to ascertain the engineering principles involved and with general direction, plan, prepare, and complete the design. Simulate design to verify as-designed circuit response meets requirement criteria. Evaluate completed design with more senior engineers and other technical groups and make modifications necessary to achieve a design that satisfies requirements. Write design and test documentation including analyses, specifications, user manuals, test procedures, etc. Develop, coordinate, and conduct the test programs required to evaluate the design and bring to production status. May also oversee, with senior engineer oversight, component supplier design, analysis, manufacture, and test.</p><p></p><p><b><span>Additional Basic Qualifications for ADG’s Digital/Analog Circuit Design team:</span></b></p><ul><li>Mixed signal or digital circuit design experience</li><li>Proficiency with Pspice simulation, Cadence Schematic Capture.</li><li>Experienced in hardware troubleshooting / software debugging. Physical testing experience including lab measurement (oscilloscope, signal/function generator, logic analyzer, etc). Generating design documents, specifications, user&#39;s manuals, test plans.</li></ul><p></p><p><b><span>Additional Preferred Qualifications for ADG’s Digital/Analog Circuit Design team:</span></b></p><ul><li>Familiarity with Cadence Allegro PWB, CAM350, Matlab, VHDL, Python is preferred.</li><li>Familiarity with VHDL design/verification.</li></ul><p></p><p><b><span>FPGA - VHDL Design / Verification </span></b></p><p><b><span>Job Responsibilities:</span></b> Digital FPGA design / formal verification in VHDL for use in aerospace avionics.</p><ul><li>Based on specific objectives, perform design, analysis, or test of complex circuits without detailed direction from more senior engineers.</li><li>Study design concepts and criteria to ascertain the engineering principles involved and with general direction, plan, prepare, and complete the design.</li><li>Evaluate completed design with more senior engineers and other technical groups and make modifications necessary to achieve a design that satisfies requirements.</li><li>Develop, coordinate, and conduct the test programs required to evaluate the design.</li><li>May also oversee, with senior engineer oversight, component supplier design, analysis, manufacture, and test.</li></ul><p></p><p><b><span>Additional Basic Qualifications for ADG’s FPGA - VHDL Design / Verification team: </span></b><span>Familiarity with the following:</span></p><ul><li>Serial communication protocols (UART, SPI, I2C, 1-Wire, Ethernet, SpaceWire)</li><li>Fixed point mathematic fundamentals, Static Timing Analysis and Timing Closure (setup and hold, slack, skew, etc.)</li><li>Asynchronous Clock Domain crossing and general metastability mitigation techniques,</li><li>Test-bench development, including timing accurate bus functional models, complete functional coverage, etc.</li><li>Design verification.</li><li>Generating design documents including specifications, user&#39;s manuals and test plans.</li><li>Physical testing experience including lab measurements (oscilloscope, digital logic analyzer), defining test setups, in-circuit debugging, etc.</li></ul><p></p><p><b><span>Additional Preferred Qualifications for ADG’s FPGA - VHDL Design / Verification team:</span></b></p><ul><li>Familiarity with Cadence Allegro PWB, Matlab, Python</li><li>ModelSim or QuestaSim experience</li><li>Formal verification experience using OSVVM</li></ul><p></p></div><div id="PrimaryJobPosting_State">Arizona</div><div id="NG_REQ_Relocation_Eligible">1</div><div id="NG_REQ_Virtual_Telecommute">No- Teleworking not available for this position</div><div id="Creation_Date">2023-01-18</div><div id="Pay_Range_Maximum">110000</div></body></html>