# apb
APB master and slave developed in System Verilog.

## Source codes included
_apb_master_       : APB master
<br>_apb_slave0.sv_: APB slave with zero wait states
<br>_apb_slave.sv_ : APB slave with one wait state
<br>_tb.sv_ : Testbench

## Comments
All source codes are fully synthesizable and tested. All source codes are open-source, free to use, modify, and distribute without any conflicts of interest with the original developer.

## Developer
Mitu Raj, chip@chipmunklogic.com
