[
    {
        "dcterms:creator": [
            "F. Brglez",
            "D. Bryan",
            "K. Kozminski"
        ],
        "dcterms:description": "A comprehensive dataset comprising more than 7,000 layouts from 74 designs, used for routability prediction tasks.",
        "dcterms:title": "Comprehensive dataset",
        "dcterms:issued": "1989",
        "dcterms:language": "",
        "dcterms:identifier": "",
        "dcat:theme": [
            "Electronic Design Automation",
            "Machine Learning"
        ],
        "dcat:keyword": [
            "Routability prediction",
            "Layout designs",
            "EDA benchmarks"
        ],
        "dcat:landingPage": "",
        "dcterms:hasVersion": "",
        "dcterms:format": "",
        "mls:task": [
            "Routability prediction"
        ]
    },
    {
        "dcterms:creator": [
            "F. Brglez",
            "D. Bryan",
            "K. Kozminski"
        ],
        "dcterms:description": "A set of benchmark circuits used for evaluating electronic design automation tools.",
        "dcterms:title": "ISCAS’89 benchmarks",
        "dcterms:issued": "1989",
        "dcterms:language": "",
        "dcterms:identifier": "",
        "dcat:theme": [
            "Electronic Design Automation"
        ],
        "dcat:keyword": [
            "Benchmark circuits",
            "EDA benchmarks"
        ],
        "dcat:landingPage": "",
        "dcterms:hasVersion": "",
        "dcterms:format": "",
        "mls:task": []
    },
    {
        "dcterms:creator": [
            "F. Corno",
            "M. S. Reorda",
            "G. Squillero"
        ],
        "dcterms:description": "A collection of benchmark circuits for testing at the register-transfer level, used in various electronic design automation applications.",
        "dcterms:title": "ITC’99 benchmarks",
        "dcterms:issued": "2000",
        "dcterms:language": "",
        "dcterms:identifier": "",
        "dcat:theme": [
            "Electronic Design Automation"
        ],
        "dcat:keyword": [
            "Benchmark circuits",
            "Register-transfer level"
        ],
        "dcat:landingPage": "",
        "dcterms:hasVersion": "",
        "dcterms:format": "",
        "mls:task": []
    },
    {
        "dcterms:creator": [
            "C. Albrecht"
        ],
        "dcterms:description": "A set of benchmarks used for logic synthesis and evaluation of electronic design automation tools.",
        "dcterms:title": "IWLS’05 benchmarks",
        "dcterms:issued": "2005",
        "dcterms:language": "",
        "dcterms:identifier": "http://www.iwls.org",
        "dcat:theme": [
            "Electronic Design Automation"
        ],
        "dcat:keyword": [
            "Logic synthesis",
            "Benchmark circuits"
        ],
        "dcat:landingPage": "http://www.iwls.org",
        "dcterms:hasVersion": "",
        "dcterms:format": "",
        "mls:task": []
    },
    {
        "dcterms:creator": [
            "I. S. Bustany",
            "D. Chinnery",
            "J. R. Shinnerl",
            "V. Yutsis"
        ],
        "dcterms:description": "Benchmarks that include fence regions and routing blockages for detailed-routing-driven placement.",
        "dcterms:title": "ISPD’15 benchmarks",
        "dcterms:issued": "2015",
        "dcterms:language": "",
        "dcterms:identifier": "",
        "dcat:theme": [
            "Electronic Design Automation"
        ],
        "dcat:keyword": [
            "Placement",
            "Routing blockages"
        ],
        "dcat:landingPage": "",
        "dcterms:hasVersion": "",
        "dcterms:format": "",
        "mls:task": []
    }
]