==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:42 ; elapsed = 00:00:55 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21908 ; free virtual = 44649
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:42 ; elapsed = 00:00:55 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21908 ; free virtual = 44649
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:44 ; elapsed = 00:00:57 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21908 ; free virtual = 44649
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'm4x4_premultiply_by_m4x4' into 'main' (extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:79) automatically.
WARNING: [SYNCHK 200-77] The top function 'main' has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:57 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21909 ; free virtual = 44649
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:00:57 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21909 ; free virtual = 44649
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:00:57 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21909 ; free virtual = 44649
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.65 seconds; current allocated memory: 103.241 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 103.267 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Setting dangling out port 'main/ap_return' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 103.285 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:44 ; elapsed = 00:00:57 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21908 ; free virtual = 44649
INFO: [VHDL 208-304] Generating VHDL RTL for main.
INFO: [VLOG 209-307] Generating Verilog RTL for main.
INFO: [HLS 200-10] Creating and opening project '/home/vivado/aut/proj_extr_.emscriptentestsfuzz15.c_func_3_with_main.c'.
INFO: [HLS 200-10] Adding design file 'extr_.emscriptentestsfuzz15.c_func_3_with_main.c' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/aut/proj_extr_.emscriptentestsfuzz15.c_func_3_with_main.c/solution1'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:17 ; elapsed = 00:10:00 . Memory (MB): peak = 906.352 ; gain = 206.031 ; free physical = 27031 ; free virtual = 37437
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:17 ; elapsed = 00:10:00 . Memory (MB): peak = 906.352 ; gain = 206.031 ; free physical = 27031 ; free virtual = 37437
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:18 ; elapsed = 00:10:02 . Memory (MB): peak = 906.352 ; gain = 206.031 ; free physical = 27032 ; free virtual = 37438
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-61] extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:22: unsupported memory access on variable 'dst' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:31 ; elapsed = 00:10:49 . Memory (MB): peak = 906.352 ; gain = 206.031 ; free physical = 27031 ; free virtual = 37437
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:31 ; elapsed = 00:10:49 . Memory (MB): peak = 906.352 ; gain = 206.031 ; free physical = 27031 ; free virtual = 37437
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:33 ; elapsed = 00:10:51 . Memory (MB): peak = 906.352 ; gain = 206.031 ; free physical = 27031 ; free virtual = 37437
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:33 ; elapsed = 00:10:51 . Memory (MB): peak = 906.352 ; gain = 206.031 ; free physical = 27032 ; free virtual = 37438
INFO: [XFORM 203-11] Balancing expressions in function 'm4x4_premultiply_by_m4x4' (extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:17)...48 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:33 ; elapsed = 00:10:51 . Memory (MB): peak = 906.352 ; gain = 206.031 ; free physical = 27024 ; free virtual = 37430
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:33 ; elapsed = 00:10:51 . Memory (MB): peak = 906.352 ; gain = 206.031 ; free physical = 27024 ; free virtual = 37430
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'm4x4_premultiply_by_m4x4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'm4x4_premultiply_by_m4x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 186.9 seconds; current allocated memory: 115.694 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 116.514 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'm4x4_premultiply_by_m4x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'm4x4_premultiply_by_m4x4/dst' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'm4x4_premultiply_by_m4x4/src' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'm4x4_premultiply_by_m4x4' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'm4x4_premultiply_by_m4x4'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 117.679 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:36 ; elapsed = 00:10:55 . Memory (MB): peak = 906.352 ; gain = 206.031 ; free physical = 27017 ; free virtual = 37426
INFO: [VHDL 208-304] Generating VHDL RTL for m4x4_premultiply_by_m4x4.
INFO: [VLOG 209-307] Generating Verilog RTL for m4x4_premultiply_by_m4x4.
INFO: [HLS 200-10] Opening project '/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.labq3map2q3map2mesh.c_PutMeshOnCurve_with_main.c'.
INFO: [HLS 200-10] Opening project '/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.labq3map2q3map2mesh.c_PutMeshOnCurve_with_main.c'.
INFO: [HLS 200-10] Opening solution '/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.labq3map2q3map2mesh.c_PutMeshOnCurve_with_main.c/solution1'.
