# AXI4-Lite Protocol Design and Simulation (Verilog HDL)

This project focuses on the software-based design and simulation of the AXI4-Lite protocol using Verilog HDL. AXI4-Lite is a lightweight subset of ARMâ€™s AMBA AXI4 standard used for simple, memory-mapped transactions in embedded and FPGA systems.

## ðŸ”¹ Project Highlights
- Verilog-based modelling of **AXI Master** and **AXI Slave**
- Supports all 5 AXI4-Lite channels:
  - Write Address (AW)
  - Write Data (W)
  - Write Response (B)
  - Read Address (AR)
  - Read Data (R)
- VALIDâ€“READY handshake implementation
- State-machine-based read/write simulation
- Software-only: No hardware implementation

## ðŸ”¹ Files Included
- `src/` â€“ Verilog modules for master, slave, and top-level
- `simulations/` â€“ Testbench and simulation waveforms
- `docs/` â€“ Project description and notes

## ðŸ”¹ Tools Used
- Verilog HDL
- Simulation software (ModelSim / Vivado / QuestaSim)

## ðŸ”¹ Author
Manasa L
