-v $(EFABLESS_SUBMISSION)/verilog/gl/openframe_project_wrapper.v
-v $(TT_GL_VERILOG)/tt_ctrl.v
-v $(TT_GL_VERILOG)/tt_mux.v
-v $(TT_GL_VERILOG)/tt_um_chip_rom.v
-v $(TT_GL_VERILOG)/tt_pg_1v8_1.v
-v $(TT_GL_VERILOG)/tt_pg_1v8_2.v
-v $(TT_GL_VERILOG)/tt_pg_1v8_4.v
-v $(TT_GL_VERILOG)/tt_asw_3v3.v
-v $(USER_PROJECT_VERILOG)/../projects/tt_um_factory_test/tt_um_factory_test.v
