#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Aug 11 20:44:51 2021
# Process ID: 59232
# Current directory: /d/FPGA/test_logic/ila_la/ila_la.runs/synth_1
# Command line: vivado -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /d/FPGA/test_logic/ila_la/ila_la.runs/synth_1/design_1_wrapper.vds
# Journal file: /d/FPGA/test_logic/ila_la/ila_la.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/d/XilinxLinux/Vivado/2021.1/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7s15ftgb196-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Device 21-403] Loading part xc7s15ftgb196-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 59350
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2603.059 ; gain = 0.000 ; free physical = 1948 ; free virtual = 20764
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/d/FPGA/test_logic/ila_la/ila_la.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/d/FPGA/test_logic/ila_la/ila_la.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_data_fifo_0_0' [/d/FPGA/test_logic/ila_la/ila_la.runs/synth_1/.Xil/Vivado-59232-gilbertopc-linux/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_data_fifo_0_0' (1#1) [/d/FPGA/test_logic/ila_la/ila_la.runs/synth_1/.Xil/Vivado-59232-gilbertopc-linux/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 's_axis_tready' of module 'design_1_axis_data_fifo_0_0' is unconnected for instance 'axis_data_fifo_0' [/d/FPGA/test_logic/ila_la/ila_la.gen/sources_1/bd/design_1/synth/design_1.v:56]
WARNING: [Synth 8-7023] instance 'axis_data_fifo_0' of module 'design_1_axis_data_fifo_0_0' has 8 connections declared, but only 7 given [/d/FPGA/test_logic/ila_la/ila_la.gen/sources_1/bd/design_1/synth/design_1.v:56]
INFO: [Synth 8-6157] synthesizing module 'design_1_blinker_0_0' [/d/FPGA/test_logic/ila_la/ila_la.runs/synth_1/.Xil/Vivado-59232-gilbertopc-linux/realtime/design_1_blinker_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blinker_0_0' (2#1) [/d/FPGA/test_logic/ila_la/ila_la.runs/synth_1/.Xil/Vivado-59232-gilbertopc-linux/realtime/design_1_blinker_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0' [/d/FPGA/test_logic/ila_la/ila_la.runs/synth_1/.Xil/Vivado-59232-gilbertopc-linux/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0' (3#1) [/d/FPGA/test_logic/ila_la/ila_la.runs/synth_1/.Xil/Vivado-59232-gilbertopc-linux/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_iic_in_0_0' [/d/FPGA/test_logic/ila_la/ila_la.runs/synth_1/.Xil/Vivado-59232-gilbertopc-linux/realtime/design_1_iic_in_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_iic_in_0_0' (4#1) [/d/FPGA/test_logic/ila_la/ila_la.runs/synth_1/.Xil/Vivado-59232-gilbertopc-linux/realtime/design_1_iic_in_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_proc_sys_reset_0_0' [/d/FPGA/test_logic/ila_la/ila_la.runs/synth_1/.Xil/Vivado-59232-gilbertopc-linux/realtime/design_1_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_proc_sys_reset_0_0' (5#1) [/d/FPGA/test_logic/ila_la/ila_la.runs/synth_1/.Xil/Vivado-59232-gilbertopc-linux/realtime/design_1_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/d/FPGA/test_logic/ila_la/ila_la.gen/sources_1/bd/design_1/synth/design_1.v:85]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/d/FPGA/test_logic/ila_la/ila_la.gen/sources_1/bd/design_1/synth/design_1.v:85]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/d/FPGA/test_logic/ila_la/ila_la.gen/sources_1/bd/design_1/synth/design_1.v:85]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'design_1_proc_sys_reset_0_0' has 10 connections declared, but only 7 given [/d/FPGA/test_logic/ila_la/ila_la.gen/sources_1/bd/design_1/synth/design_1.v:85]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/d/FPGA/test_logic/ila_la/ila_la.gen/sources_1/bd/design_1/synth/design_1.v:93]
INFO: [Synth 8-6157] synthesizing module 'design_1_system_ila_0_0' [/d/FPGA/test_logic/ila_la/ila_la.runs/synth_1/.Xil/Vivado-59232-gilbertopc-linux/realtime/design_1_system_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_system_ila_0_0' (6#1) [/d/FPGA/test_logic/ila_la/ila_la.runs/synth_1/.Xil/Vivado-59232-gilbertopc-linux/realtime/design_1_system_ila_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_uart_0_0' [/d/FPGA/test_logic/ila_la/ila_la.runs/synth_1/.Xil/Vivado-59232-gilbertopc-linux/realtime/design_1_uart_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_uart_0_0' (7#1) [/d/FPGA/test_logic/ila_la/ila_la.runs/synth_1/.Xil/Vivado-59232-gilbertopc-linux/realtime/design_1_uart_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axis_tdata' of module 'design_1_uart_0_0' is unconnected for instance 'uart_0' [/d/FPGA/test_logic/ila_la/ila_la.gen/sources_1/bd/design_1/synth/design_1.v:97]
WARNING: [Synth 8-7071] port 'm_axis_tvalid' of module 'design_1_uart_0_0' is unconnected for instance 'uart_0' [/d/FPGA/test_logic/ila_la/ila_la.gen/sources_1/bd/design_1/synth/design_1.v:97]
WARNING: [Synth 8-7023] instance 'uart_0' of module 'design_1_uart_0_0' has 9 connections declared, but only 7 given [/d/FPGA/test_logic/ila_la/ila_la.gen/sources_1/bd/design_1/synth/design_1.v:97]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (8#1) [/d/FPGA/test_logic/ila_la/ila_la.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (9#1) [/d/FPGA/test_logic/ila_la/ila_la.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2603.059 ; gain = 0.000 ; free physical = 1098 ; free virtual = 19915
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2603.059 ; gain = 0.000 ; free physical = 1094 ; free virtual = 19911
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2603.059 ; gain = 0.000 ; free physical = 1094 ; free virtual = 19911
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2603.059 ; gain = 0.000 ; free physical = 1088 ; free virtual = 19905
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/d/FPGA/test_logic/ila_la/ila_la.gen/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0_in_context.xdc] for cell 'design_1_i/axis_data_fifo_0'
Finished Parsing XDC File [/d/FPGA/test_logic/ila_la/ila_la.gen/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0_in_context.xdc] for cell 'design_1_i/axis_data_fifo_0'
Parsing XDC File [/d/FPGA/test_logic/ila_la/ila_la.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_0'
Finished Parsing XDC File [/d/FPGA/test_logic/ila_la/ila_la.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_0'
Parsing XDC File [/d/FPGA/test_logic/ila_la/ila_la.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0/design_1_system_ila_0_0_in_context.xdc] for cell 'design_1_i/system_ila_0'
Finished Parsing XDC File [/d/FPGA/test_logic/ila_la/ila_la.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0/design_1_system_ila_0_0_in_context.xdc] for cell 'design_1_i/system_ila_0'
Parsing XDC File [/d/FPGA/test_logic/ila_la/ila_la.gen/sources_1/bd/design_1/ip/design_1_uart_0_0/design_1_uart_0_0/design_1_uart_0_0_in_context.xdc] for cell 'design_1_i/uart_0'
Finished Parsing XDC File [/d/FPGA/test_logic/ila_la/ila_la.gen/sources_1/bd/design_1/ip/design_1_uart_0_0/design_1_uart_0_0/design_1_uart_0_0_in_context.xdc] for cell 'design_1_i/uart_0'
Parsing XDC File [/d/FPGA/test_logic/ila_la/ila_la.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [/d/FPGA/test_logic/ila_la/ila_la.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [/d/FPGA/test_logic/ila_la/ila_la.gen/sources_1/bd/design_1/ip/design_1_iic_in_0_0/design_1_iic_in_0_0/design_1_iic_in_0_0_in_context.xdc] for cell 'design_1_i/iic_in_0'
Finished Parsing XDC File [/d/FPGA/test_logic/ila_la/ila_la.gen/sources_1/bd/design_1/ip/design_1_iic_in_0_0/design_1_iic_in_0_0/design_1_iic_in_0_0_in_context.xdc] for cell 'design_1_i/iic_in_0'
Parsing XDC File [/d/FPGA/test_logic/ila_la/ila_la.gen/sources_1/bd/design_1/ip/design_1_blinker_0_0/design_1_blinker_0_0/design_1_blinker_0_0_in_context.xdc] for cell 'design_1_i/blinker_0'
Finished Parsing XDC File [/d/FPGA/test_logic/ila_la/ila_la.gen/sources_1/bd/design_1/ip/design_1_blinker_0_0/design_1_blinker_0_0/design_1_blinker_0_0_in_context.xdc] for cell 'design_1_i/blinker_0'
Parsing XDC File [/d/FPGA/test_logic/ila_la/ila_la.srcs/constrs_1/new/cn.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk50M' completely overrides clock 'clk50'.
New: create_clock -period 20.000 -name clk50M [get_ports clk50], [/d/FPGA/test_logic/ila_la/ila_la.srcs/constrs_1/new/cn.xdc:5]
Previous: create_clock -period 20.000 [get_ports clk50], [/d/FPGA/test_logic/ila_la/ila_la.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc:1]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Finished Parsing XDC File [/d/FPGA/test_logic/ila_la/ila_la.srcs/constrs_1/new/cn.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/d/FPGA/test_logic/ila_la/ila_la.srcs/constrs_1/new/cn.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/d/FPGA/test_logic/ila_la/ila_la.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/d/FPGA/test_logic/ila_la/ila_la.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2603.059 ; gain = 0.000 ; free physical = 1838 ; free virtual = 20655
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2603.059 ; gain = 0.000 ; free physical = 1837 ; free virtual = 20654
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2603.059 ; gain = 0.000 ; free physical = 1908 ; free virtual = 20725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15ftgb196-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2603.059 ; gain = 0.000 ; free physical = 1908 ; free virtual = 20725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk50. (constraint file  /d/FPGA/test_logic/ila_la/ila_la.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk50. (constraint file  /d/FPGA/test_logic/ila_la/ila_la.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 5).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axis_data_fifo_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/proc_sys_reset_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/system_ila_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/uart_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/iic_in_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/blinker_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2603.059 ; gain = 0.000 ; free physical = 1908 ; free virtual = 20725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2603.059 ; gain = 0.000 ; free physical = 1907 ; free virtual = 20724
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2603.059 ; gain = 0.000 ; free physical = 1892 ; free virtual = 20713
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2603.059 ; gain = 0.000 ; free physical = 1774 ; free virtual = 20594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2603.059 ; gain = 0.000 ; free physical = 1774 ; free virtual = 20594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2603.059 ; gain = 0.000 ; free physical = 1772 ; free virtual = 20593
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2603.059 ; gain = 0.000 ; free physical = 1762 ; free virtual = 20583
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2603.059 ; gain = 0.000 ; free physical = 1762 ; free virtual = 20583
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2603.059 ; gain = 0.000 ; free physical = 1762 ; free virtual = 20583
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2603.059 ; gain = 0.000 ; free physical = 1762 ; free virtual = 20583
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2603.059 ; gain = 0.000 ; free physical = 1762 ; free virtual = 20583
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2603.059 ; gain = 0.000 ; free physical = 1762 ; free virtual = 20583
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |design_1_axis_data_fifo_0_0 |         1|
|2     |design_1_blinker_0_0        |         1|
|3     |design_1_clk_wiz_0_0        |         1|
|4     |design_1_iic_in_0_0         |         1|
|5     |design_1_proc_sys_reset_0_0 |         1|
|6     |design_1_system_ila_0_0     |         1|
|7     |design_1_uart_0_0           |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+--------------------------+------+
|      |Cell                      |Count |
+------+--------------------------+------+
|1     |design_1_axis_data_fifo_0 |     1|
|2     |design_1_blinker_0        |     1|
|3     |design_1_clk_wiz_0        |     1|
|4     |design_1_iic_in_0         |     1|
|5     |design_1_proc_sys_reset_0 |     1|
|6     |design_1_system_ila_0     |     1|
|7     |design_1_uart_0           |     1|
|8     |IBUF                      |     3|
|9     |OBUF                      |     3|
+------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2603.059 ; gain = 0.000 ; free physical = 1762 ; free virtual = 20583
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2603.059 ; gain = 0.000 ; free physical = 1817 ; free virtual = 20638
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2603.059 ; gain = 0.000 ; free physical = 1817 ; free virtual = 20638
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2603.059 ; gain = 0.000 ; free physical = 1810 ; free virtual = 20631
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2603.059 ; gain = 0.000 ; free physical = 1844 ; free virtual = 20665
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: d9e70906
INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 10 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2603.059 ; gain = 0.000 ; free physical = 1983 ; free virtual = 20804
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/d/FPGA/test_logic/ila_la/ila_la.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Aug 11 20:45:18 2021...
