-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity GAT_compute_one_graph_global_mean_pooling is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    num_of_nodes : IN STD_LOGIC_VECTOR (31 downto 0);
    out_nodes_features_skip_concat_bias_V_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    out_nodes_features_skip_concat_bias_V_0_ce0 : OUT STD_LOGIC;
    out_nodes_features_skip_concat_bias_V_0_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    out_nodes_features_skip_concat_bias_V_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    out_nodes_features_skip_concat_bias_V_1_ce0 : OUT STD_LOGIC;
    out_nodes_features_skip_concat_bias_V_1_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    out_nodes_features_skip_concat_bias_V_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    out_nodes_features_skip_concat_bias_V_2_ce0 : OUT STD_LOGIC;
    out_nodes_features_skip_concat_bias_V_2_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    out_nodes_features_skip_concat_bias_V_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    out_nodes_features_skip_concat_bias_V_3_ce0 : OUT STD_LOGIC;
    out_nodes_features_skip_concat_bias_V_3_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    out_nodes_features_skip_concat_bias_V_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    out_nodes_features_skip_concat_bias_V_4_ce0 : OUT STD_LOGIC;
    out_nodes_features_skip_concat_bias_V_4_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    out_nodes_features_skip_concat_bias_V_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    out_nodes_features_skip_concat_bias_V_5_ce0 : OUT STD_LOGIC;
    out_nodes_features_skip_concat_bias_V_5_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    out_nodes_features_skip_concat_bias_V_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    out_nodes_features_skip_concat_bias_V_6_ce0 : OUT STD_LOGIC;
    out_nodes_features_skip_concat_bias_V_6_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    out_nodes_features_skip_concat_bias_V_7_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    out_nodes_features_skip_concat_bias_V_7_ce0 : OUT STD_LOGIC;
    out_nodes_features_skip_concat_bias_V_7_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    out_nodes_features_skip_concat_bias_V_8_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    out_nodes_features_skip_concat_bias_V_8_ce0 : OUT STD_LOGIC;
    out_nodes_features_skip_concat_bias_V_8_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    out_nodes_features_skip_concat_bias_V_9_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    out_nodes_features_skip_concat_bias_V_9_ce0 : OUT STD_LOGIC;
    out_nodes_features_skip_concat_bias_V_9_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    out_nodes_features_skip_concat_bias_V_10_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    out_nodes_features_skip_concat_bias_V_10_ce0 : OUT STD_LOGIC;
    out_nodes_features_skip_concat_bias_V_10_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    out_nodes_features_skip_concat_bias_V_11_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    out_nodes_features_skip_concat_bias_V_11_ce0 : OUT STD_LOGIC;
    out_nodes_features_skip_concat_bias_V_11_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    out_nodes_features_skip_concat_bias_V_12_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    out_nodes_features_skip_concat_bias_V_12_ce0 : OUT STD_LOGIC;
    out_nodes_features_skip_concat_bias_V_12_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    out_nodes_features_skip_concat_bias_V_13_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    out_nodes_features_skip_concat_bias_V_13_ce0 : OUT STD_LOGIC;
    out_nodes_features_skip_concat_bias_V_13_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    out_nodes_features_skip_concat_bias_V_14_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    out_nodes_features_skip_concat_bias_V_14_ce0 : OUT STD_LOGIC;
    out_nodes_features_skip_concat_bias_V_14_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    out_nodes_features_skip_concat_bias_V_15_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    out_nodes_features_skip_concat_bias_V_15_ce0 : OUT STD_LOGIC;
    out_nodes_features_skip_concat_bias_V_15_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    h_graph_V_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    h_graph_V_ce1 : OUT STD_LOGIC;
    h_graph_V_we1 : OUT STD_LOGIC;
    h_graph_V_d1 : OUT STD_LOGIC_VECTOR (27 downto 0) );
end;


architecture behav of GAT_compute_one_graph_global_mean_pooling is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (52 downto 0) := "00000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (52 downto 0) := "00000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (52 downto 0) := "00000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (52 downto 0) := "00000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (52 downto 0) := "00000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (52 downto 0) := "00000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (52 downto 0) := "00001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (52 downto 0) := "00010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (52 downto 0) := "00100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (52 downto 0) := "01000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (52 downto 0) := "10000000000000000000000000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv18_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal conv_i_fu_252_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal conv_i_reg_329 : STD_LOGIC_VECTOR (45 downto 0);
    signal dim_1_reg_334 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal trunc_ln712_fu_276_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln712_reg_342 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln290_fu_264_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_ap_start : STD_LOGIC;
    signal grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_ap_done : STD_LOGIC;
    signal grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_ap_idle : STD_LOGIC;
    signal grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_ap_ready : STD_LOGIC;
    signal grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_sum_V_out : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_sum_V_out_ap_vld : STD_LOGIC;
    signal grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_0_ce0 : STD_LOGIC;
    signal grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_1_ce0 : STD_LOGIC;
    signal grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_2_ce0 : STD_LOGIC;
    signal grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_3_ce0 : STD_LOGIC;
    signal grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_4_ce0 : STD_LOGIC;
    signal grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_5_ce0 : STD_LOGIC;
    signal grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_6_ce0 : STD_LOGIC;
    signal grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_7_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_7_ce0 : STD_LOGIC;
    signal grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_8_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_8_ce0 : STD_LOGIC;
    signal grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_9_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_9_ce0 : STD_LOGIC;
    signal grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_10_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_10_ce0 : STD_LOGIC;
    signal grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_11_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_11_ce0 : STD_LOGIC;
    signal grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_12_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_12_ce0 : STD_LOGIC;
    signal grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_13_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_13_ce0 : STD_LOGIC;
    signal grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_14_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_14_ce0 : STD_LOGIC;
    signal grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_15_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_15_ce0 : STD_LOGIC;
    signal grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal zext_ln290_fu_302_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state53 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state53 : signal is "none";
    signal dim_fu_170 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln290_fu_270_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal empty_fu_240_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_i_i_i_fu_244_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_297_p0 : STD_LOGIC_VECTOR (45 downto 0);
    signal grp_fu_297_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_297_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_297_ap_start : STD_LOGIC;
    signal grp_fu_297_ap_done : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (52 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ST_fsm_state46_blk : STD_LOGIC;
    signal ap_ST_fsm_state47_blk : STD_LOGIC;
    signal ap_ST_fsm_state48_blk : STD_LOGIC;
    signal ap_ST_fsm_state49_blk : STD_LOGIC;
    signal ap_ST_fsm_state50_blk : STD_LOGIC;
    signal ap_ST_fsm_state51_blk : STD_LOGIC;
    signal ap_ST_fsm_state52_blk : STD_LOGIC;
    signal ap_ST_fsm_state53_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component GAT_compute_one_graph_global_mean_pooling_Pipeline_VITIS_LOOP_292_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        num_of_nodes : IN STD_LOGIC_VECTOR (31 downto 0);
        trunc_ln712_1 : IN STD_LOGIC_VECTOR (3 downto 0);
        sum_V_out : OUT STD_LOGIC_VECTOR (27 downto 0);
        sum_V_out_ap_vld : OUT STD_LOGIC;
        out_nodes_features_skip_concat_bias_V_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_nodes_features_skip_concat_bias_V_0_ce0 : OUT STD_LOGIC;
        out_nodes_features_skip_concat_bias_V_0_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
        out_nodes_features_skip_concat_bias_V_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_nodes_features_skip_concat_bias_V_1_ce0 : OUT STD_LOGIC;
        out_nodes_features_skip_concat_bias_V_1_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
        out_nodes_features_skip_concat_bias_V_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_nodes_features_skip_concat_bias_V_2_ce0 : OUT STD_LOGIC;
        out_nodes_features_skip_concat_bias_V_2_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
        out_nodes_features_skip_concat_bias_V_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_nodes_features_skip_concat_bias_V_3_ce0 : OUT STD_LOGIC;
        out_nodes_features_skip_concat_bias_V_3_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
        out_nodes_features_skip_concat_bias_V_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_nodes_features_skip_concat_bias_V_4_ce0 : OUT STD_LOGIC;
        out_nodes_features_skip_concat_bias_V_4_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
        out_nodes_features_skip_concat_bias_V_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_nodes_features_skip_concat_bias_V_5_ce0 : OUT STD_LOGIC;
        out_nodes_features_skip_concat_bias_V_5_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
        out_nodes_features_skip_concat_bias_V_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_nodes_features_skip_concat_bias_V_6_ce0 : OUT STD_LOGIC;
        out_nodes_features_skip_concat_bias_V_6_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
        out_nodes_features_skip_concat_bias_V_7_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_nodes_features_skip_concat_bias_V_7_ce0 : OUT STD_LOGIC;
        out_nodes_features_skip_concat_bias_V_7_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
        out_nodes_features_skip_concat_bias_V_8_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_nodes_features_skip_concat_bias_V_8_ce0 : OUT STD_LOGIC;
        out_nodes_features_skip_concat_bias_V_8_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
        out_nodes_features_skip_concat_bias_V_9_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_nodes_features_skip_concat_bias_V_9_ce0 : OUT STD_LOGIC;
        out_nodes_features_skip_concat_bias_V_9_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
        out_nodes_features_skip_concat_bias_V_10_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_nodes_features_skip_concat_bias_V_10_ce0 : OUT STD_LOGIC;
        out_nodes_features_skip_concat_bias_V_10_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
        out_nodes_features_skip_concat_bias_V_11_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_nodes_features_skip_concat_bias_V_11_ce0 : OUT STD_LOGIC;
        out_nodes_features_skip_concat_bias_V_11_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
        out_nodes_features_skip_concat_bias_V_12_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_nodes_features_skip_concat_bias_V_12_ce0 : OUT STD_LOGIC;
        out_nodes_features_skip_concat_bias_V_12_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
        out_nodes_features_skip_concat_bias_V_13_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_nodes_features_skip_concat_bias_V_13_ce0 : OUT STD_LOGIC;
        out_nodes_features_skip_concat_bias_V_13_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
        out_nodes_features_skip_concat_bias_V_14_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_nodes_features_skip_concat_bias_V_14_ce0 : OUT STD_LOGIC;
        out_nodes_features_skip_concat_bias_V_14_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
        out_nodes_features_skip_concat_bias_V_15_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_nodes_features_skip_concat_bias_V_15_ce0 : OUT STD_LOGIC;
        out_nodes_features_skip_concat_bias_V_15_q0 : IN STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component GAT_compute_one_graph_sdiv_46ns_28s_28_50_seq_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        start : IN STD_LOGIC;
        done : OUT STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (45 downto 0);
        din1 : IN STD_LOGIC_VECTOR (27 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;



begin
    grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201 : component GAT_compute_one_graph_global_mean_pooling_Pipeline_VITIS_LOOP_292_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_ap_start,
        ap_done => grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_ap_done,
        ap_idle => grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_ap_idle,
        ap_ready => grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_ap_ready,
        num_of_nodes => num_of_nodes,
        trunc_ln712_1 => trunc_ln712_reg_342,
        sum_V_out => grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_sum_V_out,
        sum_V_out_ap_vld => grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_sum_V_out_ap_vld,
        out_nodes_features_skip_concat_bias_V_0_address0 => grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_0_address0,
        out_nodes_features_skip_concat_bias_V_0_ce0 => grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_0_ce0,
        out_nodes_features_skip_concat_bias_V_0_q0 => out_nodes_features_skip_concat_bias_V_0_q0,
        out_nodes_features_skip_concat_bias_V_1_address0 => grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_1_address0,
        out_nodes_features_skip_concat_bias_V_1_ce0 => grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_1_ce0,
        out_nodes_features_skip_concat_bias_V_1_q0 => out_nodes_features_skip_concat_bias_V_1_q0,
        out_nodes_features_skip_concat_bias_V_2_address0 => grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_2_address0,
        out_nodes_features_skip_concat_bias_V_2_ce0 => grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_2_ce0,
        out_nodes_features_skip_concat_bias_V_2_q0 => out_nodes_features_skip_concat_bias_V_2_q0,
        out_nodes_features_skip_concat_bias_V_3_address0 => grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_3_address0,
        out_nodes_features_skip_concat_bias_V_3_ce0 => grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_3_ce0,
        out_nodes_features_skip_concat_bias_V_3_q0 => out_nodes_features_skip_concat_bias_V_3_q0,
        out_nodes_features_skip_concat_bias_V_4_address0 => grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_4_address0,
        out_nodes_features_skip_concat_bias_V_4_ce0 => grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_4_ce0,
        out_nodes_features_skip_concat_bias_V_4_q0 => out_nodes_features_skip_concat_bias_V_4_q0,
        out_nodes_features_skip_concat_bias_V_5_address0 => grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_5_address0,
        out_nodes_features_skip_concat_bias_V_5_ce0 => grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_5_ce0,
        out_nodes_features_skip_concat_bias_V_5_q0 => out_nodes_features_skip_concat_bias_V_5_q0,
        out_nodes_features_skip_concat_bias_V_6_address0 => grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_6_address0,
        out_nodes_features_skip_concat_bias_V_6_ce0 => grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_6_ce0,
        out_nodes_features_skip_concat_bias_V_6_q0 => out_nodes_features_skip_concat_bias_V_6_q0,
        out_nodes_features_skip_concat_bias_V_7_address0 => grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_7_address0,
        out_nodes_features_skip_concat_bias_V_7_ce0 => grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_7_ce0,
        out_nodes_features_skip_concat_bias_V_7_q0 => out_nodes_features_skip_concat_bias_V_7_q0,
        out_nodes_features_skip_concat_bias_V_8_address0 => grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_8_address0,
        out_nodes_features_skip_concat_bias_V_8_ce0 => grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_8_ce0,
        out_nodes_features_skip_concat_bias_V_8_q0 => out_nodes_features_skip_concat_bias_V_8_q0,
        out_nodes_features_skip_concat_bias_V_9_address0 => grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_9_address0,
        out_nodes_features_skip_concat_bias_V_9_ce0 => grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_9_ce0,
        out_nodes_features_skip_concat_bias_V_9_q0 => out_nodes_features_skip_concat_bias_V_9_q0,
        out_nodes_features_skip_concat_bias_V_10_address0 => grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_10_address0,
        out_nodes_features_skip_concat_bias_V_10_ce0 => grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_10_ce0,
        out_nodes_features_skip_concat_bias_V_10_q0 => out_nodes_features_skip_concat_bias_V_10_q0,
        out_nodes_features_skip_concat_bias_V_11_address0 => grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_11_address0,
        out_nodes_features_skip_concat_bias_V_11_ce0 => grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_11_ce0,
        out_nodes_features_skip_concat_bias_V_11_q0 => out_nodes_features_skip_concat_bias_V_11_q0,
        out_nodes_features_skip_concat_bias_V_12_address0 => grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_12_address0,
        out_nodes_features_skip_concat_bias_V_12_ce0 => grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_12_ce0,
        out_nodes_features_skip_concat_bias_V_12_q0 => out_nodes_features_skip_concat_bias_V_12_q0,
        out_nodes_features_skip_concat_bias_V_13_address0 => grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_13_address0,
        out_nodes_features_skip_concat_bias_V_13_ce0 => grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_13_ce0,
        out_nodes_features_skip_concat_bias_V_13_q0 => out_nodes_features_skip_concat_bias_V_13_q0,
        out_nodes_features_skip_concat_bias_V_14_address0 => grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_14_address0,
        out_nodes_features_skip_concat_bias_V_14_ce0 => grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_14_ce0,
        out_nodes_features_skip_concat_bias_V_14_q0 => out_nodes_features_skip_concat_bias_V_14_q0,
        out_nodes_features_skip_concat_bias_V_15_address0 => grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_15_address0,
        out_nodes_features_skip_concat_bias_V_15_ce0 => grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_15_ce0,
        out_nodes_features_skip_concat_bias_V_15_q0 => out_nodes_features_skip_concat_bias_V_15_q0);

    sdiv_46ns_28s_28_50_seq_1_U9941 : component GAT_compute_one_graph_sdiv_46ns_28s_28_50_seq_1
    generic map (
        ID => 1,
        NUM_STAGE => 50,
        din0_WIDTH => 46,
        din1_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        start => grp_fu_297_ap_start,
        done => grp_fu_297_ap_done,
        din0 => grp_fu_297_p0,
        din1 => grp_fu_297_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_297_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln290_fu_264_p2 = ap_const_lv1_0))) then 
                    grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_ap_ready = ap_const_logic_1)) then 
                    grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    dim_fu_170_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                dim_fu_170 <= ap_const_lv5_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln290_fu_264_p2 = ap_const_lv1_0))) then 
                dim_fu_170 <= add_ln290_fu_270_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                    conv_i_reg_329(45 downto 18) <= conv_i_fu_252_p1(45 downto 18);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                dim_1_reg_334 <= dim_fu_170;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln290_fu_264_p2 = ap_const_lv1_0))) then
                trunc_ln712_reg_342 <= trunc_ln712_fu_276_p1;
            end if;
        end if;
    end process;
    conv_i_reg_329(17 downto 0) <= "000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln290_fu_264_p2, grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_ap_done, ap_CS_fsm_state3)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln290_fu_264_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state47;
            when ap_ST_fsm_state47 => 
                ap_NS_fsm <= ap_ST_fsm_state48;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_state50;
            when ap_ST_fsm_state50 => 
                ap_NS_fsm <= ap_ST_fsm_state51;
            when ap_ST_fsm_state51 => 
                ap_NS_fsm <= ap_ST_fsm_state52;
            when ap_ST_fsm_state52 => 
                ap_NS_fsm <= ap_ST_fsm_state53;
            when ap_ST_fsm_state53 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln290_fu_270_p2 <= std_logic_vector(unsigned(dim_fu_170) + unsigned(ap_const_lv5_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state53 <= ap_CS_fsm(52);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;
    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;
    ap_ST_fsm_state33_blk <= ap_const_logic_0;
    ap_ST_fsm_state34_blk <= ap_const_logic_0;
    ap_ST_fsm_state35_blk <= ap_const_logic_0;
    ap_ST_fsm_state36_blk <= ap_const_logic_0;
    ap_ST_fsm_state37_blk <= ap_const_logic_0;
    ap_ST_fsm_state38_blk <= ap_const_logic_0;
    ap_ST_fsm_state39_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_ap_done)
    begin
        if ((grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state40_blk <= ap_const_logic_0;
    ap_ST_fsm_state41_blk <= ap_const_logic_0;
    ap_ST_fsm_state42_blk <= ap_const_logic_0;
    ap_ST_fsm_state43_blk <= ap_const_logic_0;
    ap_ST_fsm_state44_blk <= ap_const_logic_0;
    ap_ST_fsm_state45_blk <= ap_const_logic_0;
    ap_ST_fsm_state46_blk <= ap_const_logic_0;
    ap_ST_fsm_state47_blk <= ap_const_logic_0;
    ap_ST_fsm_state48_blk <= ap_const_logic_0;
    ap_ST_fsm_state49_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state50_blk <= ap_const_logic_0;
    ap_ST_fsm_state51_blk <= ap_const_logic_0;
    ap_ST_fsm_state52_blk <= ap_const_logic_0;
    ap_ST_fsm_state53_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln290_fu_264_p2)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln290_fu_264_p2 = ap_const_lv1_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln290_fu_264_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln290_fu_264_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

        conv_i_fu_252_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(conv_i_i_i_fu_244_p3),46));

    conv_i_i_i_fu_244_p3 <= (empty_fu_240_p1 & ap_const_lv18_0);
    empty_fu_240_p1 <= num_of_nodes(10 - 1 downto 0);

    grp_fu_297_ap_start_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_297_ap_start <= ap_const_logic_1;
        else 
            grp_fu_297_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_297_p0 <= (grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_sum_V_out & ap_const_lv18_0);
    grp_fu_297_p1 <= conv_i_reg_329(28 - 1 downto 0);
    grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_ap_start <= grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_ap_start_reg;
    h_graph_V_address1 <= zext_ln290_fu_302_p1(7 - 1 downto 0);

    h_graph_V_ce1_assign_proc : process(ap_CS_fsm_state53)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            h_graph_V_ce1 <= ap_const_logic_1;
        else 
            h_graph_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    h_graph_V_d1 <= grp_fu_297_p2(28 - 1 downto 0);

    h_graph_V_we1_assign_proc : process(ap_CS_fsm_state53)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            h_graph_V_we1 <= ap_const_logic_1;
        else 
            h_graph_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln290_fu_264_p2 <= "1" when (dim_fu_170 = ap_const_lv5_10) else "0";
    out_nodes_features_skip_concat_bias_V_0_address0 <= grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_0_address0;
    out_nodes_features_skip_concat_bias_V_0_ce0 <= grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_0_ce0;
    out_nodes_features_skip_concat_bias_V_10_address0 <= grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_10_address0;
    out_nodes_features_skip_concat_bias_V_10_ce0 <= grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_10_ce0;
    out_nodes_features_skip_concat_bias_V_11_address0 <= grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_11_address0;
    out_nodes_features_skip_concat_bias_V_11_ce0 <= grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_11_ce0;
    out_nodes_features_skip_concat_bias_V_12_address0 <= grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_12_address0;
    out_nodes_features_skip_concat_bias_V_12_ce0 <= grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_12_ce0;
    out_nodes_features_skip_concat_bias_V_13_address0 <= grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_13_address0;
    out_nodes_features_skip_concat_bias_V_13_ce0 <= grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_13_ce0;
    out_nodes_features_skip_concat_bias_V_14_address0 <= grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_14_address0;
    out_nodes_features_skip_concat_bias_V_14_ce0 <= grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_14_ce0;
    out_nodes_features_skip_concat_bias_V_15_address0 <= grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_15_address0;
    out_nodes_features_skip_concat_bias_V_15_ce0 <= grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_15_ce0;
    out_nodes_features_skip_concat_bias_V_1_address0 <= grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_1_address0;
    out_nodes_features_skip_concat_bias_V_1_ce0 <= grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_1_ce0;
    out_nodes_features_skip_concat_bias_V_2_address0 <= grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_2_address0;
    out_nodes_features_skip_concat_bias_V_2_ce0 <= grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_2_ce0;
    out_nodes_features_skip_concat_bias_V_3_address0 <= grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_3_address0;
    out_nodes_features_skip_concat_bias_V_3_ce0 <= grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_3_ce0;
    out_nodes_features_skip_concat_bias_V_4_address0 <= grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_4_address0;
    out_nodes_features_skip_concat_bias_V_4_ce0 <= grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_4_ce0;
    out_nodes_features_skip_concat_bias_V_5_address0 <= grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_5_address0;
    out_nodes_features_skip_concat_bias_V_5_ce0 <= grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_5_ce0;
    out_nodes_features_skip_concat_bias_V_6_address0 <= grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_6_address0;
    out_nodes_features_skip_concat_bias_V_6_ce0 <= grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_6_ce0;
    out_nodes_features_skip_concat_bias_V_7_address0 <= grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_7_address0;
    out_nodes_features_skip_concat_bias_V_7_ce0 <= grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_7_ce0;
    out_nodes_features_skip_concat_bias_V_8_address0 <= grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_8_address0;
    out_nodes_features_skip_concat_bias_V_8_ce0 <= grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_8_ce0;
    out_nodes_features_skip_concat_bias_V_9_address0 <= grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_9_address0;
    out_nodes_features_skip_concat_bias_V_9_ce0 <= grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_out_nodes_features_skip_concat_bias_V_9_ce0;
    trunc_ln712_fu_276_p1 <= dim_fu_170(4 - 1 downto 0);
    zext_ln290_fu_302_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(dim_1_reg_334),64));
end behav;
