Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Oct 26 09:12:56 2021
| Host         : DESKTOP-C8Q0KQ6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mult8b_timing_summary_routed.rpt -pb mult8b_timing_summary_routed.pb -rpx mult8b_timing_summary_routed.rpx -warn_on_violation
| Design       : mult8b
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (8)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (8)
-------------------------------------
 There are 8 ports with partial output delay specified. (HIGH)


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.061        0.000                      0                    4           NA           NA                     NA                   NA           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.100}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.061        0.000                      0                    4                                                                                                                                                


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (required time - arrival time)
  Source:                 X[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@4.100ns period=8.000ns})
  Destination:            Z[0]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@4.100ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.914ns  (logic 5.082ns (64.212%)  route 2.832ns (35.788%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V17                                               0.000     0.000 r  X[0] (IN)
                         net (fo=0)                   0.000     0.000    X[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  X_IBUF[0]_inst/O
                         net (fo=1, routed)           1.016     2.469    X_IBUF[0]
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.124     2.593 r  Z_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.816     4.409    Z_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     7.914 r  Z_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.914    Z[0]
    U16                                                               r  Z[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
                         ideal clock network latency
                                                      0.000     8.000    
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.025     7.975    
                         output delay                -0.000     7.975    
  -------------------------------------------------------------------
                         required time                          7.975    
                         arrival time                          -7.914    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.080ns  (required time - arrival time)
  Source:                 Y[2]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@4.100ns period=8.000ns})
  Destination:            Z[4]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@4.100ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.895ns  (logic 5.082ns (64.376%)  route 2.812ns (35.624%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    W14                                               0.000     0.000 r  Y[2] (IN)
                         net (fo=0)                   0.000     0.000    Y[2]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  Y_IBUF[2]_inst/O
                         net (fo=1, routed)           1.101     2.551    Y_IBUF[2]
    SLICE_X1Y15          LUT2 (Prop_lut2_I1_O)        0.124     2.675 r  Z_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.712     4.386    Z_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509     7.895 r  Z_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.895    Z[4]
    W18                                                               r  Z[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
                         ideal clock network latency
                                                      0.000     8.000    
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.025     7.975    
                         output delay                -0.000     7.975    
  -------------------------------------------------------------------
                         required time                          7.975    
                         arrival time                          -7.895    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 Y[1]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@4.100ns period=8.000ns})
  Destination:            Z[2]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@4.100ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.860ns  (logic 5.091ns (64.770%)  route 2.769ns (35.230%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V15                                               0.000     0.000 r  Y[1] (IN)
                         net (fo=0)                   0.000     0.000    Y[1]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  Y_IBUF[1]_inst/O
                         net (fo=1, routed)           1.044     2.510    Y_IBUF[1]
    SLICE_X1Y14          LUT2 (Prop_lut2_I1_O)        0.124     2.634 r  Z_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.725     4.359    Z_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     7.860 r  Z_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.860    Z[2]
    U19                                                               r  Z[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
                         ideal clock network latency
                                                      0.000     8.000    
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.025     7.975    
                         output delay                -0.000     7.975    
  -------------------------------------------------------------------
                         required time                          7.975    
                         arrival time                          -7.860    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 X[3]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@4.100ns period=8.000ns})
  Destination:            Z[6]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@4.100ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.821ns  (logic 5.079ns (64.934%)  route 2.743ns (35.066%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    W17                                               0.000     0.000 r  X[3] (IN)
                         net (fo=0)                   0.000     0.000    X[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  X_IBUF[3]_inst/O
                         net (fo=1, routed)           1.020     2.469    X_IBUF[3]
    SLICE_X1Y3           LUT2 (Prop_lut2_I0_O)        0.124     2.593 r  Z_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.722     4.315    Z_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506     7.821 r  Z_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.821    Z[6]
    U14                                                               r  Z[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
                         ideal clock network latency
                                                      0.000     8.000    
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.025     7.975    
                         output delay                -0.000     7.975    
  -------------------------------------------------------------------
                         required time                          7.975    
                         arrival time                          -7.821    
  -------------------------------------------------------------------
                         slack                                  0.154    






