/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [18:0] celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire [9:0] celloutsig_0_18z;
  wire [8:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [16:0] celloutsig_0_21z;
  reg [10:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [8:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [11:0] celloutsig_0_2z;
  wire celloutsig_0_35z;
  reg [8:0] celloutsig_0_36z;
  reg [4:0] celloutsig_0_3z;
  wire [8:0] celloutsig_0_4z;
  wire [9:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [13:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  reg [2:0] celloutsig_1_12z;
  wire [13:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  reg [9:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = celloutsig_1_17z[0] ? celloutsig_1_7z[0] : celloutsig_1_12z[1];
  assign celloutsig_0_12z = celloutsig_0_6z ? celloutsig_0_2z[0] : celloutsig_0_1z;
  assign celloutsig_0_15z = celloutsig_0_11z ? celloutsig_0_1z : celloutsig_0_6z;
  assign celloutsig_0_20z = celloutsig_0_11z ? celloutsig_0_18z[4] : celloutsig_0_3z[3];
  assign celloutsig_0_26z = celloutsig_0_24z ? celloutsig_0_7z : celloutsig_0_21z[10];
  assign celloutsig_0_6z = celloutsig_0_3z[4:1] == in_data[95:92];
  assign celloutsig_0_13z = { celloutsig_0_4z[8:7], celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_6z } == in_data[15:11];
  assign celloutsig_0_24z = celloutsig_0_8z[9:1] == { celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_20z, celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_11z };
  assign celloutsig_0_27z = { celloutsig_0_4z[6:0], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_0z } == { celloutsig_0_8z[11:3], celloutsig_0_26z };
  assign celloutsig_1_2z = in_data[159:155] > celloutsig_1_1z;
  assign celloutsig_0_9z = { in_data[93:92], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_4z } > in_data[31:19];
  assign celloutsig_0_35z = { celloutsig_0_20z, celloutsig_0_19z } <= { celloutsig_0_25z[6:1], celloutsig_0_27z, celloutsig_0_17z };
  assign celloutsig_1_0z = in_data[125:118] <= in_data[132:125];
  assign celloutsig_0_7z = { in_data[64:39], celloutsig_0_6z } <= { in_data[90:89], celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_1z = in_data[28:24] || in_data[81:77];
  assign celloutsig_0_11z = { celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_10z } || { celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_3z = { in_data[123:122], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z } * { in_data[146:145], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_7z = celloutsig_1_1z * celloutsig_1_3z[7:3];
  assign celloutsig_0_8z = { celloutsig_0_4z[5:2], celloutsig_0_5z } * { celloutsig_0_5z[8:0], celloutsig_0_3z };
  assign celloutsig_0_4z = celloutsig_0_1z ? { in_data[62:59], celloutsig_0_0z, celloutsig_0_0z, 1'h1, celloutsig_0_0z, 1'h1 } : celloutsig_0_2z[8:0];
  assign celloutsig_1_1z = - { in_data[117:114], celloutsig_1_0z };
  assign celloutsig_1_17z = - in_data[113:100];
  assign celloutsig_0_2z = - { in_data[32:25], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_5z = ~ { in_data[17:10], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_19z = ~ { celloutsig_0_2z[8:1], celloutsig_0_6z };
  assign celloutsig_0_16z = { in_data[36:33], celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_2z } | { celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_12z };
  assign celloutsig_0_17z = { celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_7z } | { celloutsig_0_2z[1], celloutsig_0_10z, celloutsig_0_6z };
  assign celloutsig_0_18z = { celloutsig_0_3z[2:0], celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_17z } | celloutsig_0_8z[13:4];
  assign celloutsig_0_0z = ~^ in_data[11:6];
  assign celloutsig_1_4z = ~^ celloutsig_1_3z[7:1];
  assign celloutsig_1_8z = ~^ { celloutsig_1_7z[2:0], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_10z = ~^ { celloutsig_1_6z, celloutsig_1_7z };
  assign celloutsig_0_10z = ~^ { celloutsig_0_8z[7:5], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_5z = in_data[137:131] <<< celloutsig_1_3z[7:1];
  assign celloutsig_1_6z = in_data[106:100] <<< celloutsig_1_5z;
  assign celloutsig_0_21z = { in_data[39:26], celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_20z } <<< { in_data[38:23], celloutsig_0_10z };
  assign celloutsig_0_25z = { celloutsig_0_16z[15:9], celloutsig_0_0z, celloutsig_0_24z } <<< { celloutsig_0_16z[18:11], celloutsig_0_0z };
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_36z = 9'h000;
    else if (clkin_data[0]) celloutsig_0_36z = celloutsig_0_22z[10:2];
  always_latch
    if (clkin_data[64]) celloutsig_1_12z = 3'h0;
    else if (clkin_data[32]) celloutsig_1_12z = { celloutsig_1_3z[2:1], celloutsig_1_10z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_19z = 10'h000;
    else if (!clkin_data[32]) celloutsig_1_19z = { celloutsig_1_1z[3:2], celloutsig_1_6z, celloutsig_1_8z };
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_22z = 11'h000;
    else if (clkin_data[0]) celloutsig_0_22z = celloutsig_0_8z[12:2];
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_3z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_3z = celloutsig_0_2z[7:3];
  assign { out_data[128], out_data[105:96], out_data[32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_35z, celloutsig_0_36z };
endmodule
