git clone --depth 1 --no-tags https://github.com/mdgunathilaka/TrafficLightController.git f:/verilog_sva_gh_scraper/data/full_repos/584499564
git clone --depth 1 --no-tags https://github.com/e7639/-.git f:/verilog_sva_gh_scraper/data/full_repos/584596489
git clone --depth 1 --no-tags https://github.com/ReemAbdelbary/Computer-Architecture-Project.git f:/verilog_sva_gh_scraper/data/full_repos/585365782
git clone --depth 1 --no-tags https://github.com/ylljetakicaj/CPU-24bit.git f:/verilog_sva_gh_scraper/data/full_repos/585285581
git clone --depth 1 --no-tags https://github.com/Nirbhay-Kumar-Shyam/KGP-RICS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/585464397
git clone --depth 1 --no-tags https://github.com/rrrryannn/FPGA-project-1.git f:/verilog_sva_gh_scraper/data/full_repos/586530966
git clone --depth 1 --no-tags https://github.com/PatrickkMo/SUTD-CS-1D.git f:/verilog_sva_gh_scraper/data/full_repos/586413345
git clone --depth 1 --no-tags https://github.com/burntchow/Logic-Block-Design.git f:/verilog_sva_gh_scraper/data/full_repos/583982970
git clone --depth 1 --no-tags https://github.com/AbdelrhmanRady/Computer-Architecture-Project.git f:/verilog_sva_gh_scraper/data/full_repos/585617770
git clone --depth 1 --no-tags https://github.com/Ahmed-Zein/UART-and-GPIO-controller-with-ABP-protocol.git f:/verilog_sva_gh_scraper/data/full_repos/584025832
git clone --depth 1 --no-tags https://github.com/evsenin/Libero_HDL_Simulink.git f:/verilog_sva_gh_scraper/data/full_repos/586277448
git clone --depth 1 --no-tags https://github.com/ESN2022/kurklu_lab3.git f:/verilog_sva_gh_scraper/data/full_repos/588563397
git clone --depth 1 --no-tags https://github.com/ESN2022/Kanaan_Lab2.git f:/verilog_sva_gh_scraper/data/full_repos/588384534
git clone --depth 1 --no-tags https://github.com/C109112162/FPGA_homework.git f:/verilog_sva_gh_scraper/data/full_repos/587627583
git clone --depth 1 --no-tags https://github.com/kunal-kumar10/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/583930496
git clone --depth 1 --no-tags https://github.com/Ali-Ahmadii/32Bit_SingleCycle_MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/583969907
git clone --depth 1 --no-tags https://github.com/yangboy881/C109112130_FPGA_lab6.git f:/verilog_sva_gh_scraper/data/full_repos/585865009
git clone --depth 1 --no-tags https://github.com/xiu137/strong_box.git f:/verilog_sva_gh_scraper/data/full_repos/585872101
git clone --depth 1 --no-tags https://github.com/943861lkfH/Prima.git f:/verilog_sva_gh_scraper/data/full_repos/587239453
git clone --depth 1 --no-tags https://github.com/zhiyang-jzy/fpga-pipeline-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/587310696
git clone --depth 1 --no-tags https://github.com/Baungarten-CINVESTAV/eFPGA_4X4_MPW8.git f:/verilog_sva_gh_scraper/data/full_repos/583883064
git clone --depth 1 --no-tags https://github.com/Baungarten-CINVESTAV/eFPGA_MPW8.git f:/verilog_sva_gh_scraper/data/full_repos/583867727
git clone --depth 1 --no-tags https://github.com/youmnaMahmoudd/UART-AND-GPIO-AS-APB-SLAVES.git f:/verilog_sva_gh_scraper/data/full_repos/584022013
git clone --depth 1 --no-tags https://github.com/mahshidhp/CA-lab.git f:/verilog_sva_gh_scraper/data/full_repos/583891326
git clone --depth 1 --no-tags https://github.com/oreomustdoit/8bit-mymicroprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/586252526
git clone --depth 1 --no-tags https://github.com/Rezajahani8x/MIPS-Processor-II.git f:/verilog_sva_gh_scraper/data/full_repos/586199834
git clone --depth 1 --no-tags https://github.com/vikasbansal97/GCDAndLCMComputation.git f:/verilog_sva_gh_scraper/data/full_repos/586995317
git clone --depth 1 --no-tags https://github.com/devopsgittrainingc/maven.git f:/verilog_sva_gh_scraper/data/full_repos/586923770
git clone --depth 1 --no-tags https://github.com/kenjikoba/cpu.git f:/verilog_sva_gh_scraper/data/full_repos/585418415
git clone --depth 1 --no-tags https://github.com/AqdasJavaid/RISCV32-IC-5-stage-pipeline-processor.git f:/verilog_sva_gh_scraper/data/full_repos/586454369
git clone --depth 1 --no-tags https://github.com/BinakuEndri/CPU24-bit-SingleCycle.git f:/verilog_sva_gh_scraper/data/full_repos/586540674
git clone --depth 1 --no-tags https://github.com/Averydreaming/RISCV-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/586540457
git clone --depth 1 --no-tags https://github.com/stankevichevg/fpga.git f:/verilog_sva_gh_scraper/data/full_repos/589371329
git clone --depth 1 --no-tags https://github.com/cs220-adi-sid/CS220_Assignments.git f:/verilog_sva_gh_scraper/data/full_repos/588862479
git clone --depth 1 --no-tags https://github.com/JyunWei-Su/cad-vlsi-mnist.git f:/verilog_sva_gh_scraper/data/full_repos/588647011
git clone --depth 1 --no-tags https://github.com/zablockIO/4StageCPU.git f:/verilog_sva_gh_scraper/data/full_repos/588316902
git clone --depth 1 --no-tags https://github.com/MAxPy-Project/AxArith.git f:/verilog_sva_gh_scraper/data/full_repos/588366349
git clone --depth 1 --no-tags https://github.com/dev2ce/BH1750-LCD1602.git f:/verilog_sva_gh_scraper/data/full_repos/589653964
git clone --depth 1 --no-tags https://github.com/Shubham-codebench/fir_filters.git f:/verilog_sva_gh_scraper/data/full_repos/588031905
git clone --depth 1 --no-tags https://github.com/DelPro123/washing-machine.git f:/verilog_sva_gh_scraper/data/full_repos/588114056
git clone --depth 1 --no-tags https://github.com/shubhamgarg1299/Mux-Using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/584680442
git clone --depth 1 --no-tags https://github.com/ESN2022/MILLION_Lab1.git f:/verilog_sva_gh_scraper/data/full_repos/585159046
git clone --depth 1 --no-tags https://github.com/jzeiselmusic/led_screen.git f:/verilog_sva_gh_scraper/data/full_repos/585238738
git clone --depth 1 --no-tags https://github.com/0XXX0TNIK/Matlab-KEOA.git f:/verilog_sva_gh_scraper/data/full_repos/589748029
git clone --depth 1 --no-tags https://github.com/watchfog/Memory-based-FFT-Generator.git f:/verilog_sva_gh_scraper/data/full_repos/584646435
git clone --depth 1 --no-tags https://github.com/0abhinav007/three-way-light-control.git f:/verilog_sva_gh_scraper/data/full_repos/583848862
git clone --depth 1 --no-tags https://github.com/C109112189/VGA.git f:/verilog_sva_gh_scraper/data/full_repos/585062708
git clone --depth 1 --no-tags https://github.com/soujanyalohanathen/HDL_TrafficController.git f:/verilog_sva_gh_scraper/data/full_repos/584490257
git clone --depth 1 --no-tags https://github.com/debashish101tech/Pipelined_Register_ALU_Memory.git f:/verilog_sva_gh_scraper/data/full_repos/584573745
git clone --depth 1 --no-tags https://github.com/apahm/eth_subsystem.git f:/verilog_sva_gh_scraper/data/full_repos/585612151
git clone --depth 1 --no-tags https://github.com/cheyi091/computer-architecture.git f:/verilog_sva_gh_scraper/data/full_repos/583940497
git clone --depth 1 --no-tags https://github.com/kakaricardo2008/caravel_nhanle.git f:/verilog_sva_gh_scraper/data/full_repos/583952402
git clone --depth 1 --no-tags https://github.com/Owlbearpig/TL2-FPGA-Design.git f:/verilog_sva_gh_scraper/data/full_repos/584380373
git clone --depth 1 --no-tags https://github.com/ryanycs/snake-game-in-FPGA-using-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/586796528
git clone --depth 1 --no-tags https://github.com/RafikYacoub/risc-v-processor.git f:/verilog_sva_gh_scraper/data/full_repos/589207355
git clone --depth 1 --no-tags https://github.com/TimothyGeissler/FullAdder-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/589681651
git clone --depth 1 --no-tags https://github.com/azwefabless/AZW-test-project-1.git f:/verilog_sva_gh_scraper/data/full_repos/585265843
git clone --depth 1 --no-tags https://github.com/0abhinav007/seven-segment-display.git f:/verilog_sva_gh_scraper/data/full_repos/585281109
git clone --depth 1 --no-tags https://github.com/NCKU-CAID/IC_Contest_Grad_Final.git f:/verilog_sva_gh_scraper/data/full_repos/588498076
git clone --depth 1 --no-tags https://github.com/andrijastt/VLSI-Project.git f:/verilog_sva_gh_scraper/data/full_repos/585964794
git clone --depth 1 --no-tags https://github.com/bishalmondal001/8-bit-Microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/586225515
git clone --depth 1 --no-tags https://github.com/KohakuBlueleaf/NNUE_acceleration_circuit.git f:/verilog_sva_gh_scraper/data/full_repos/588169681
git clone --depth 1 --no-tags https://github.com/ShayanGhalehdar/MIPS-Architecture-single_cycle-and-multi_cycle.git f:/verilog_sva_gh_scraper/data/full_repos/587036933
git clone --depth 1 --no-tags https://github.com/vikasbansal97/ThreeLevelUnsignedPipelineMultiplier.git f:/verilog_sva_gh_scraper/data/full_repos/586993398
git clone --depth 1 --no-tags https://github.com/wyx0russ/RUSS_repository.git f:/verilog_sva_gh_scraper/data/full_repos/586741584
git clone --depth 1 --no-tags https://github.com/usman479/32bit_priority_encoder.git f:/verilog_sva_gh_scraper/data/full_repos/586519844
git clone --depth 1 --no-tags https://github.com/AbdelrahmanKhaled826/4bit_adder_subtractor.git f:/verilog_sva_gh_scraper/data/full_repos/585648152
git clone --depth 1 --no-tags https://github.com/EmineKamar/fpga-grayscale-rgb.git f:/verilog_sva_gh_scraper/data/full_repos/585689045
git clone --depth 1 --no-tags https://github.com/HaoWen46/Pipelined_RISCV_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/585792788
git clone --depth 1 --no-tags https://github.com/HakeemOS/SlowClocks.git f:/verilog_sva_gh_scraper/data/full_repos/589399788
git clone --depth 1 --no-tags https://github.com/vovazaichenko22/mathlab2.git f:/verilog_sva_gh_scraper/data/full_repos/589782675
git clone --depth 1 --no-tags https://github.com/Karadzov00/VLSI-Project.git f:/verilog_sva_gh_scraper/data/full_repos/586979994
git clone --depth 1 --no-tags https://github.com/KuoTingYi/FPGA--Final_Project.git f:/verilog_sva_gh_scraper/data/full_repos/586964363
git clone --depth 1 --no-tags https://github.com/Gawlas/digital-electronics-lab.git f:/verilog_sva_gh_scraper/data/full_repos/588757533
git clone --depth 1 --no-tags https://github.com/cGandom/Handwritten-Digit-Detection.git f:/verilog_sva_gh_scraper/data/full_repos/584739070
git clone --depth 1 --no-tags https://github.com/emilwandersen/codea3.git f:/verilog_sva_gh_scraper/data/full_repos/584351807
git clone --depth 1 --no-tags https://github.com/farooqakhtar/One_Hz_Counter.git f:/verilog_sva_gh_scraper/data/full_repos/584634296
git clone --depth 1 --no-tags https://github.com/hemahawas/Computer_Architecture_Project.git f:/verilog_sva_gh_scraper/data/full_repos/585702828
git clone --depth 1 --no-tags https://github.com/Wandering-Li/double-elevator-control.git f:/verilog_sva_gh_scraper/data/full_repos/585661928
git clone --depth 1 --no-tags https://github.com/kareem62/computer-architecture-project.git f:/verilog_sva_gh_scraper/data/full_repos/585663432
git clone --depth 1 --no-tags https://github.com/khushi18640/FPGA-PROGRAMS-.git f:/verilog_sva_gh_scraper/data/full_repos/586252292
git clone --depth 1 --no-tags https://github.com/suhanimitra/EC311Lab2.git f:/verilog_sva_gh_scraper/data/full_repos/586388524
git clone --depth 1 --no-tags https://github.com/alithegreat74/MIPS-CPU-Project.git f:/verilog_sva_gh_scraper/data/full_repos/583860979
git clone --depth 1 --no-tags https://github.com/crt-cyy/axi_stream_insert_header.git f:/verilog_sva_gh_scraper/data/full_repos/584192422
git clone --depth 1 --no-tags https://github.com/zmf17/Digital-IC.git f:/verilog_sva_gh_scraper/data/full_repos/584330219
git clone --depth 1 --no-tags https://github.com/Udesh245/Vending-machine.git f:/verilog_sva_gh_scraper/data/full_repos/584074676
git clone --depth 1 --no-tags https://github.com/zhangchengkai/CPU_submit.git f:/verilog_sva_gh_scraper/data/full_repos/584092353
git clone --depth 1 --no-tags https://github.com/MeghaAgarwal1/FIFO_TB.git f:/verilog_sva_gh_scraper/data/full_repos/585395772
git clone --depth 1 --no-tags https://github.com/Big-Hugh/HDLBits.git f:/verilog_sva_gh_scraper/data/full_repos/585555604
git clone --depth 1 --no-tags https://github.com/mrezaee39/ECHO.git f:/verilog_sva_gh_scraper/data/full_repos/586666541
git clone --depth 1 --no-tags https://github.com/KAOZUOI/CarSimulation.git f:/verilog_sva_gh_scraper/data/full_repos/586561408
git clone --depth 1 --no-tags https://github.com/juhiyon/spi_slave.git f:/verilog_sva_gh_scraper/data/full_repos/586693371
git clone --depth 1 --no-tags https://github.com/oguznrl/SimonChiper.git f:/verilog_sva_gh_scraper/data/full_repos/587861338
git clone --depth 1 --no-tags https://github.com/dylanhans/cpuDesignEngineering_Project.git f:/verilog_sva_gh_scraper/data/full_repos/587089362
git clone --depth 1 --no-tags https://github.com/dandeandean/Mips-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/587050927
git clone --depth 1 --no-tags https://github.com/burakkececi/mips-processor-lite-32bit.git f:/verilog_sva_gh_scraper/data/full_repos/588643858
git clone --depth 1 --no-tags https://github.com/ESN2022/SACCO_Lab1.git f:/verilog_sva_gh_scraper/data/full_repos/585159106
git clone --depth 1 --no-tags https://github.com/luk1684tw/HDLBits.git f:/verilog_sva_gh_scraper/data/full_repos/585191580
git clone --depth 1 --no-tags https://github.com/saran18/8-bit-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/584692332
git clone --depth 1 --no-tags https://github.com/alibahmanyar/verilog_adder_multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/584810400
