<?xml version="1.0" encoding="UTF-8"?>
<BuildStatus>
    <Strategy name="Strategy1">
        <Milestone name="Export" build_result="0" build_time="0">
            <Task name="IBIS" build_result="2" update_result="0" update_time="1578384352"/>
            <Task name="TimingSimFileVlg" build_result="2" update_result="0" update_time="1578384354"/>
            <Task name="TimingSimFileVHD" build_result="2" update_result="0" update_time="1578384355"/>
            <Task name="Bitgen" build_result="2" update_result="0" update_time="1578384377"/>
            <Task name="Jedecgen" build_result="2" update_result="0" update_time="1578384389"/>
        </Milestone>
        <Milestone name="Map" build_result="2" build_time="1578384328">
            <Task name="Map" build_result="2" update_result="0" update_time="1578384328"/>
            <Task name="MapTrace" build_result="2" update_result="0" update_time="1578384329"/>
            <Task name="MapVerilogSimFile" build_result="2" update_result="0" update_time="1578384330"/>
            <Task name="MapVHDLSimFile" build_result="2" update_result="0" update_time="1578384331"/>
        </Milestone>
        <Milestone name="PAR" build_result="2" build_time="1578384348">
            <Task name="PAR" build_result="2" update_result="0" update_time="1578384348"/>
            <Task name="PARTrace" build_result="2" update_result="0" update_time="1578384349"/>
            <Task name="IOTiming" build_result="2" update_result="0" update_time="1578384351"/>
        </Milestone>
        <Milestone name="Synthesis" build_result="2" build_time="1578384327">
            <Task name="Lattice_Synthesis" build_result="2" update_result="0" update_time="1578384327"/>
            <Task name="LSE_Compile" build_result="2" update_result="0" update_time="1578384389"/>
        </Milestone>
        <Milestone name="TOOL_Report" build_result="0" build_time="0">
            <Task name="HDLE" build_result="2" update_result="0" update_time="1578384321"/>
        </Milestone>
        <Report name=".vdbs/FPGA_DSP_Impl1_map.vdb" last_build_time="1578384328" last_build_size="223707"/>
        <Report name="FPGA_DSP_Impl1.bgn" last_build_time="1578384389" last_build_size="4406"/>
        <Report name="FPGA_DSP_Impl1.bit" last_build_time="1578384377" last_build_size="15884"/>
        <Report name="FPGA_DSP_Impl1.ior" last_build_time="1578384351" last_build_size="5347"/>
        <Report name="FPGA_DSP_Impl1.jed" last_build_time="1578384389" last_build_size="501244"/>
        <Report name="FPGA_DSP_Impl1.lsedata" last_build_time="1578384324" last_build_size="963596"/>
        <Report name="FPGA_DSP_Impl1.ncd" last_build_time="1578384348" last_build_size="673258"/>
        <Report name="FPGA_DSP_Impl1.ngd" last_build_time="1578384327" last_build_size="592640"/>
        <Report name="FPGA_DSP_Impl1.tw1" last_build_time="1578384329" last_build_size="20011"/>
        <Report name="FPGA_DSP_Impl1.twr" last_build_time="1578384349" last_build_size="102645"/>
        <Report name="FPGA_DSP_Impl1_map.ncd" last_build_time="1578384328" last_build_size="467250"/>
        <Report name="FPGA_DSP_Impl1_mapvho.sdf" last_build_time="1578384331" last_build_size="548971"/>
        <Report name="FPGA_DSP_Impl1_mapvho.vho" last_build_time="1578384331" last_build_size="3617504"/>
        <Report name="FPGA_DSP_Impl1_mapvo.sdf" last_build_time="1578384330" last_build_size="552628"/>
        <Report name="FPGA_DSP_Impl1_mapvo.vo" last_build_time="1578384330" last_build_size="584595"/>
        <Report name="FPGA_DSP_Impl1_vho.sdf" last_build_time="1578384355" last_build_size="646530"/>
        <Report name="FPGA_DSP_Impl1_vho.vho" last_build_time="1578384355" last_build_size="3711424"/>
        <Report name="FPGA_DSP_Impl1_vo.sdf" last_build_time="1578384354" last_build_size="650786"/>
        <Report name="FPGA_DSP_Impl1_vo.vo" last_build_time="1578384354" last_build_size="606312"/>
        <Report name="IBIS/FPGA_DSP_Impl1.ibs" last_build_time="1578384352" last_build_size="175838"/>
    </Strategy>
</BuildStatus>
