{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743800702015 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743800702016 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr  4 17:05:01 2025 " "Processing started: Fri Apr  4 17:05:01 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743800702016 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743800702016 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RV-CNN -c riscv " "Command: quartus_map --read_settings_files=on --write_settings_files=off RV-CNN -c riscv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743800702016 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1743800703108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv.sv 1 1 " "Found 1 design units, including 1 entities, in source file riscv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv " "Found entity 1: riscv" {  } { { "riscv.sv" "" { Text "C:/Users/Alex/Desktop/RV-CNN/design/riscv.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743800717796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743800717796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regpack.sv 1 0 " "Found 1 design units, including 0 entities, in source file regpack.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pipe_Buf_Reg_PKG (SystemVerilog) " "Found design unit 1: Pipe_Buf_Reg_PKG (SystemVerilog)" {  } { { "RegPack.sv" "" { Text "C:/Users/Alex/Desktop/RV-CNN/design/RegPack.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743800717801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743800717801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "RegFile.sv" "" { Text "C:/Users/Alex/Desktop/RV-CNN/design/RegFile.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743800717806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743800717806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.sv" "" { Text "C:/Users/Alex/Desktop/RV-CNN/design/mux4.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743800717815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743800717815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "C:/Users/Alex/Desktop/RV-CNN/design/mux2.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743800717824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743800717824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionmemory " "Found entity 1: instructionmemory" {  } { { "instructionmemory.sv" "" { Text "C:/Users/Alex/Desktop/RV-CNN/design/instructionmemory.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743800717838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743800717838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imm_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file imm_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imm_Gen " "Found entity 1: imm_Gen" {  } { { "imm_Gen.sv" "" { Text "C:/Users/Alex/Desktop/RV-CNN/design/imm_Gen.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743800717848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743800717848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazarddetection.sv 1 1 " "Found 1 design units, including 1 entities, in source file hazarddetection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HazardDetection " "Found entity 1: HazardDetection" {  } { { "HazardDetection.sv" "" { Text "C:/Users/Alex/Desktop/RV-CNN/design/HazardDetection.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743800717856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743800717856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwardingunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file forwardingunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardingUnit " "Found entity 1: ForwardingUnit" {  } { { "ForwardingUnit.sv" "" { Text "C:/Users/Alex/Desktop/RV-CNN/design/ForwardingUnit.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743800717866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743800717866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "flopr.sv" "" { Text "C:/Users/Alex/Desktop/RV-CNN/design/flopr.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743800717876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743800717876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.sv" "" { Text "C:/Users/Alex/Desktop/RV-CNN/design/Datapath.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743800717890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743800717890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datamemory " "Found entity 1: datamemory" {  } { { "datamemory.sv" "" { Text "C:/Users/Alex/Desktop/RV-CNN/design/datamemory.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743800717904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743800717904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.sv" "" { Text "C:/Users/Alex/Desktop/RV-CNN/design/Controller.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743800717917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743800717917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file branchunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BranchUnit " "Found entity 1: BranchUnit" {  } { { "BranchUnit.sv" "" { Text "C:/Users/Alex/Desktop/RV-CNN/design/BranchUnit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743800717928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743800717928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file alucontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUController " "Found entity 1: ALUController" {  } { { "ALUController.sv" "" { Text "C:/Users/Alex/Desktop/RV-CNN/design/ALUController.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743800717942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743800717942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/Alex/Desktop/RV-CNN/design/alu.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743800717953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743800717953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "C:/Users/Alex/Desktop/RV-CNN/design/adder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743800717958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743800717958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convolution_fp8.sv 1 1 " "Found 1 design units, including 1 entities, in source file convolution_fp8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp8_conv_2x2_accelerator " "Found entity 1: fp8_conv_2x2_accelerator" {  } { { "convolution_fp8.sv" "" { Text "C:/Users/Alex/Desktop/RV-CNN/design/convolution_fp8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743800717961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743800717961 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "riscv " "Elaborating entity \"riscv\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1743800718033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:c " "Elaborating entity \"Controller\" for hierarchy \"Controller:c\"" {  } { { "riscv.sv" "c" { Text "C:/Users/Alex/Desktop/RV-CNN/design/riscv.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743800718050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUController ALUController:ac " "Elaborating entity \"ALUController\" for hierarchy \"ALUController:ac\"" {  } { { "riscv.sv" "ac" { Text "C:/Users/Alex/Desktop/RV-CNN/design/riscv.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743800718065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:dp " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:dp\"" {  } { { "riscv.sv" "dp" { Text "C:/Users/Alex/Desktop/RV-CNN/design/riscv.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743800718078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder Datapath:dp\|adder:pcadd " "Elaborating entity \"adder\" for hierarchy \"Datapath:dp\|adder:pcadd\"" {  } { { "Datapath.sv" "pcadd" { Text "C:/Users/Alex/Desktop/RV-CNN/design/Datapath.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743800718110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 Datapath:dp\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"Datapath:dp\|mux2:pcmux\"" {  } { { "Datapath.sv" "pcmux" { Text "C:/Users/Alex/Desktop/RV-CNN/design/Datapath.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743800718124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr Datapath:dp\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"Datapath:dp\|flopr:pcreg\"" {  } { { "Datapath.sv" "pcreg" { Text "C:/Users/Alex/Desktop/RV-CNN/design/Datapath.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743800718139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionmemory Datapath:dp\|instructionmemory:instr_mem " "Elaborating entity \"instructionmemory\" for hierarchy \"Datapath:dp\|instructionmemory:instr_mem\"" {  } { { "Datapath.sv" "instr_mem" { Text "C:/Users/Alex/Desktop/RV-CNN/design/Datapath.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743800718161 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Inst_mem\[127..27\] 0 instructionmemory.sv(14) " "Net \"Inst_mem\[127..27\]\" at instructionmemory.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "instructionmemory.sv" "" { Text "C:/Users/Alex/Desktop/RV-CNN/design/instructionmemory.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1743800718185 "|riscv|Datapath:dp|instructionmemory:instr_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HazardDetection Datapath:dp\|HazardDetection:detect " "Elaborating entity \"HazardDetection\" for hierarchy \"Datapath:dp\|HazardDetection:detect\"" {  } { { "Datapath.sv" "detect" { Text "C:/Users/Alex/Desktop/RV-CNN/design/Datapath.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743800718186 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 HazardDetection.sv(11) " "Verilog HDL assignment warning at HazardDetection.sv(11): truncated value with size 32 to match size of target (1)" {  } { { "HazardDetection.sv" "" { Text "C:/Users/Alex/Desktop/RV-CNN/design/HazardDetection.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743800718202 "|riscv|Datapath:dp|HazardDetection:detect"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile Datapath:dp\|RegFile:rf " "Elaborating entity \"RegFile\" for hierarchy \"Datapath:dp\|RegFile:rf\"" {  } { { "Datapath.sv" "rf" { Text "C:/Users/Alex/Desktop/RV-CNN/design/Datapath.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743800718203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_Gen Datapath:dp\|imm_Gen:Ext_Imm " "Elaborating entity \"imm_Gen\" for hierarchy \"Datapath:dp\|imm_Gen:Ext_Imm\"" {  } { { "Datapath.sv" "Ext_Imm" { Text "C:/Users/Alex/Desktop/RV-CNN/design/Datapath.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743800718231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ForwardingUnit Datapath:dp\|ForwardingUnit:forunit " "Elaborating entity \"ForwardingUnit\" for hierarchy \"Datapath:dp\|ForwardingUnit:forunit\"" {  } { { "Datapath.sv" "forunit" { Text "C:/Users/Alex/Desktop/RV-CNN/design/Datapath.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743800718255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 Datapath:dp\|mux4:FAmux " "Elaborating entity \"mux4\" for hierarchy \"Datapath:dp\|mux4:FAmux\"" {  } { { "Datapath.sv" "FAmux" { Text "C:/Users/Alex/Desktop/RV-CNN/design/Datapath.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743800718269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 Datapath:dp\|mux2:srcbmux " "Elaborating entity \"mux2\" for hierarchy \"Datapath:dp\|mux2:srcbmux\"" {  } { { "Datapath.sv" "srcbmux" { Text "C:/Users/Alex/Desktop/RV-CNN/design/Datapath.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743800718284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu Datapath:dp\|alu:alu_module " "Elaborating entity \"alu\" for hierarchy \"Datapath:dp\|alu:alu_module\"" {  } { { "Datapath.sv" "alu_module" { Text "C:/Users/Alex/Desktop/RV-CNN/design/Datapath.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743800718297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BranchUnit Datapath:dp\|BranchUnit:brunit " "Elaborating entity \"BranchUnit\" for hierarchy \"Datapath:dp\|BranchUnit:brunit\"" {  } { { "Datapath.sv" "brunit" { Text "C:/Users/Alex/Desktop/RV-CNN/design/Datapath.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743800718311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datamemory Datapath:dp\|datamemory:data_mem " "Elaborating entity \"datamemory\" for hierarchy \"Datapath:dp\|datamemory:data_mem\"" {  } { { "Datapath.sv" "data_mem" { Text "C:/Users/Alex/Desktop/RV-CNN/design/Datapath.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743800718325 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Datapath:dp\|datamemory:data_mem\|mem " "RAM logic \"Datapath:dp\|datamemory:data_mem\|mem\" is uninferred due to asynchronous read logic" {  } { { "datamemory.sv" "mem" { Text "C:/Users/Alex/Desktop/RV-CNN/design/datamemory.sv" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1743800718966 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1743800718966 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1743800721154 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "181 " "181 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1743800722411 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1743800722668 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743800722668 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2178 " "Implemented 2178 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1743800722839 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1743800722839 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2144 " "Implemented 2144 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1743800722839 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1743800722839 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4896 " "Peak virtual memory: 4896 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743800722868 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr  4 17:05:22 2025 " "Processing ended: Fri Apr  4 17:05:22 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743800722868 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743800722868 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743800722868 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743800722868 ""}
