-- -------------------------------------------------------------
-- 
-- File Name: C:\Users\valen\Documents\repos\UZ\ultrazohm_sw_working\ip_cores\uz_threephase_VSD_transformation\hdl_pj\hdlsrc\uz_threephase_VSD_transformation\uz_threephase_VSD_transformation_src_inverse_Clarke.vhd
-- Created: 2022-10-31 09:22:46
-- 
-- Generated by MATLAB 9.11 and HDL Coder 3.19
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: uz_threephase_VSD_transformation_src_inverse_Clarke
-- Source Path: uz_threephase_VSD_transformation/abc_to_dq/inverse_Clarke
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.uz_threephase_VSD_transformation_src_abc_to_dq_pkg.ALL;

ENTITY uz_threephase_VSD_transformation_src_inverse_Clarke IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        enb                               :   IN    std_logic;
        alpha_beta_0                      :   IN    vector_of_std_logic_vector27(0 TO 2);  -- sfix27_En18 [3]
        a_b_c                             :   OUT   vector_of_std_logic_vector27(0 TO 2)  -- sfix27_En18 [3]
        );
END uz_threephase_VSD_transformation_src_inverse_Clarke;


ARCHITECTURE rtl OF uz_threephase_VSD_transformation_src_inverse_Clarke IS

  -- Signals
  SIGNAL alpha_beta_0_signed              : vector_of_std_logic_vector27(0 TO 2);  -- ufix27 [3]
  SIGNAL c5_kconst                        : vector_of_signed18(0 TO 8);  -- sfix18_En16 [9]
  SIGNAL kconst                           : matrix_of_signed18(0 TO 2, 0 TO 2);  -- sfix18_En16 [3x3]
  SIGNAL s                                : vector_of_signed18(0 TO 8);  -- sfix18_En16 [9]
  SIGNAL selector_out                     : vector_of_signed18(0 TO 8);  -- sfix18_En16 [9]
  SIGNAL s_1                              : vector_of_signed18(0 TO 8);  -- sfix18_En16 [9]
  SIGNAL HwModeRegister_reg               : vector_of_signed18(0 TO 8);  -- sfix18 [9]
  SIGNAL HwModeRegister_reg_next          : vector_of_signed18(0 TO 8);  -- sfix18_En16 [9]
  SIGNAL s_2                              : vector_of_signed18(0 TO 8);  -- sfix18_En16 [9]
  SIGNAL selector_out_1                   : vector_of_std_logic_vector27(0 TO 8);  -- ufix27 [9]
  SIGNAL selector_out_2                   : vector_of_signed27(0 TO 8);  -- sfix27_En18 [9]
  SIGNAL s_3                              : vector_of_signed27(0 TO 8);  -- sfix27_En18 [9]
  SIGNAL HwModeRegister1_reg              : vector_of_signed27(0 TO 8);  -- sfix27 [9]
  SIGNAL HwModeRegister1_reg_next         : vector_of_signed27(0 TO 8);  -- sfix27_En18 [9]
  SIGNAL s_4                              : vector_of_signed27(0 TO 8);  -- sfix27_En18 [9]
  SIGNAL MMul_dot_product_out             : vector_of_signed45(0 TO 8);  -- sfix45_En34 [9]
  SIGNAL PipelineRegister_reg             : vector_of_signed45(0 TO 8);  -- sfix45 [9]
  SIGNAL PipelineRegister_reg_next        : vector_of_signed45(0 TO 8);  -- sfix45_En34 [9]
  SIGNAL MMul_dot_product_out_1           : vector_of_signed45(0 TO 8);  -- sfix45_En34 [9]
  SIGNAL MMul_dot_product_out_2           : vector_of_signed27(0 TO 8);  -- sfix27_En18 [9]
  SIGNAL reshape_out                      : matrix_of_signed27(0 TO 2, 0 TO 2);  -- sfix27_En18 [3x3]
  SIGNAL selector_out_3                   : vector_of_signed27(0 TO 2);  -- sfix27_En18 [3]
  SIGNAL selector_out_4                   : vector_of_signed27(0 TO 2);  -- sfix27_En18 [3]
  SIGNAL MMul_add_01_add_cast             : signed(27 DOWNTO 0);  -- sfix28_En18
  SIGNAL MMul_add_01_add_cast_1           : signed(27 DOWNTO 0);  -- sfix28_En18
  SIGNAL MMul_add_01_add_temp             : signed(27 DOWNTO 0);  -- sfix28_En18
  SIGNAL MMul_add_01_add_cast_2           : signed(27 DOWNTO 0);  -- sfix28_En18
  SIGNAL MMul_add_01_add_cast_3           : signed(27 DOWNTO 0);  -- sfix28_En18
  SIGNAL MMul_add_01_add_temp_1           : signed(27 DOWNTO 0);  -- sfix28_En18
  SIGNAL MMul_add_01_add_cast_4           : signed(27 DOWNTO 0);  -- sfix28_En18
  SIGNAL MMul_add_01_add_cast_5           : signed(27 DOWNTO 0);  -- sfix28_En18
  SIGNAL MMul_add_01_add_temp_2           : signed(27 DOWNTO 0);  -- sfix28_En18
  SIGNAL MMul_add_01_out                  : vector_of_signed27(0 TO 2);  -- sfix27_En18 [3]
  SIGNAL selector_out_5                   : vector_of_signed27(0 TO 2);  -- sfix27_En18 [3]
  SIGNAL MMul_add_12_add_cast             : signed(27 DOWNTO 0);  -- sfix28_En18
  SIGNAL MMul_add_12_add_cast_1           : signed(27 DOWNTO 0);  -- sfix28_En18
  SIGNAL MMul_add_12_add_temp             : signed(27 DOWNTO 0);  -- sfix28_En18
  SIGNAL MMul_add_12_add_cast_2           : signed(27 DOWNTO 0);  -- sfix28_En18
  SIGNAL MMul_add_12_add_cast_3           : signed(27 DOWNTO 0);  -- sfix28_En18
  SIGNAL MMul_add_12_add_temp_1           : signed(27 DOWNTO 0);  -- sfix28_En18
  SIGNAL MMul_add_12_add_cast_4           : signed(27 DOWNTO 0);  -- sfix28_En18
  SIGNAL MMul_add_12_add_cast_5           : signed(27 DOWNTO 0);  -- sfix28_En18
  SIGNAL MMul_add_12_add_temp_2           : signed(27 DOWNTO 0);  -- sfix28_En18
  SIGNAL s_5                              : vector_of_signed27(0 TO 2);  -- sfix27_En18 [3]
  SIGNAL Gain4_out1                       : vector_of_signed27(0 TO 2);  -- sfix27_En18 [3]

BEGIN
  alpha_beta_0_signed <= alpha_beta_0;

  c5_kconst(0) <= to_signed(16#10000#, 18);
  c5_kconst(1) <= to_signed(-16#08000#, 18);
  c5_kconst(2) <= to_signed(-16#08000#, 18);
  c5_kconst(3) <= to_signed(16#00000#, 18);
  c5_kconst(4) <= to_signed(16#0DDB4#, 18);
  c5_kconst(5) <= to_signed(-16#0DDB4#, 18);
  c5_kconst(6) <= to_signed(16#10000#, 18);
  c5_kconst(7) <= to_signed(16#10000#, 18);
  c5_kconst(8) <= to_signed(16#10000#, 18);

  kconstGEN_LABEL1: FOR d1 IN 0 TO 2 GENERATE
    kconstGEN_LABEL: FOR d0 IN 0 TO 2 GENERATE
      kconst(d0, d1) <= c5_kconst(d0 + (d1 * 3));
    END GENERATE;
  END GENERATE;

  sGEN_LABEL1: FOR d1 IN 0 TO 2 GENERATE
    sGEN_LABEL: FOR d0 IN 0 TO 2 GENERATE
      s(d0 + (d1 * 3)) <= kconst(d0, d1);
    END GENERATE;
  END GENERATE;

  selector_out(0) <= s(0);
  selector_out(1) <= s(3);
  selector_out(2) <= s(6);
  selector_out(3) <= s(1);
  selector_out(4) <= s(4);
  selector_out(5) <= s(7);
  selector_out(6) <= s(2);
  selector_out(7) <= s(5);
  selector_out(8) <= s(8);

  s_1GEN_LABEL: FOR d0 IN 0 TO 8 GENERATE
    s_1(d0) <= selector_out(d0);
  END GENERATE;

  HwModeRegister_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        HwModeRegister_reg(0) <= to_signed(16#00000#, 18);
        HwModeRegister_reg(1) <= to_signed(16#00000#, 18);
        HwModeRegister_reg(2) <= to_signed(16#00000#, 18);
        HwModeRegister_reg(3) <= to_signed(16#00000#, 18);
        HwModeRegister_reg(4) <= to_signed(16#00000#, 18);
        HwModeRegister_reg(5) <= to_signed(16#00000#, 18);
        HwModeRegister_reg(6) <= to_signed(16#00000#, 18);
        HwModeRegister_reg(7) <= to_signed(16#00000#, 18);
        HwModeRegister_reg(8) <= to_signed(16#00000#, 18);
      ELSIF enb = '1' THEN
        HwModeRegister_reg(0) <= HwModeRegister_reg_next(0);
        HwModeRegister_reg(1) <= HwModeRegister_reg_next(1);
        HwModeRegister_reg(2) <= HwModeRegister_reg_next(2);
        HwModeRegister_reg(3) <= HwModeRegister_reg_next(3);
        HwModeRegister_reg(4) <= HwModeRegister_reg_next(4);
        HwModeRegister_reg(5) <= HwModeRegister_reg_next(5);
        HwModeRegister_reg(6) <= HwModeRegister_reg_next(6);
        HwModeRegister_reg(7) <= HwModeRegister_reg_next(7);
        HwModeRegister_reg(8) <= HwModeRegister_reg_next(8);
      END IF;
    END IF;
  END PROCESS HwModeRegister_process;

  s_2(0) <= HwModeRegister_reg(0);
  s_2(1) <= HwModeRegister_reg(1);
  s_2(2) <= HwModeRegister_reg(2);
  s_2(3) <= HwModeRegister_reg(3);
  s_2(4) <= HwModeRegister_reg(4);
  s_2(5) <= HwModeRegister_reg(5);
  s_2(6) <= HwModeRegister_reg(6);
  s_2(7) <= HwModeRegister_reg(7);
  s_2(8) <= HwModeRegister_reg(8);
  HwModeRegister_reg_next(0) <= s_1(0);
  HwModeRegister_reg_next(1) <= s_1(1);
  HwModeRegister_reg_next(2) <= s_1(2);
  HwModeRegister_reg_next(3) <= s_1(3);
  HwModeRegister_reg_next(4) <= s_1(4);
  HwModeRegister_reg_next(5) <= s_1(5);
  HwModeRegister_reg_next(6) <= s_1(6);
  HwModeRegister_reg_next(7) <= s_1(7);
  HwModeRegister_reg_next(8) <= s_1(8);

  selector_out_1(0) <= alpha_beta_0_signed(0);
  selector_out_1(1) <= alpha_beta_0_signed(1);
  selector_out_1(2) <= alpha_beta_0_signed(2);
  selector_out_1(3) <= alpha_beta_0_signed(0);
  selector_out_1(4) <= alpha_beta_0_signed(1);
  selector_out_1(5) <= alpha_beta_0_signed(2);
  selector_out_1(6) <= alpha_beta_0_signed(0);
  selector_out_1(7) <= alpha_beta_0_signed(1);
  selector_out_1(8) <= alpha_beta_0_signed(2);

  outputgen1: FOR k IN 0 TO 8 GENERATE
    selector_out_2(k) <= signed(selector_out_1(k));
  END GENERATE;

  s_3GEN_LABEL: FOR d0 IN 0 TO 8 GENERATE
    s_3(d0) <= selector_out_2(d0);
  END GENERATE;

  HwModeRegister1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        HwModeRegister1_reg(0) <= to_signed(16#0000000#, 27);
        HwModeRegister1_reg(1) <= to_signed(16#0000000#, 27);
        HwModeRegister1_reg(2) <= to_signed(16#0000000#, 27);
        HwModeRegister1_reg(3) <= to_signed(16#0000000#, 27);
        HwModeRegister1_reg(4) <= to_signed(16#0000000#, 27);
        HwModeRegister1_reg(5) <= to_signed(16#0000000#, 27);
        HwModeRegister1_reg(6) <= to_signed(16#0000000#, 27);
        HwModeRegister1_reg(7) <= to_signed(16#0000000#, 27);
        HwModeRegister1_reg(8) <= to_signed(16#0000000#, 27);
      ELSIF enb = '1' THEN
        HwModeRegister1_reg(0) <= HwModeRegister1_reg_next(0);
        HwModeRegister1_reg(1) <= HwModeRegister1_reg_next(1);
        HwModeRegister1_reg(2) <= HwModeRegister1_reg_next(2);
        HwModeRegister1_reg(3) <= HwModeRegister1_reg_next(3);
        HwModeRegister1_reg(4) <= HwModeRegister1_reg_next(4);
        HwModeRegister1_reg(5) <= HwModeRegister1_reg_next(5);
        HwModeRegister1_reg(6) <= HwModeRegister1_reg_next(6);
        HwModeRegister1_reg(7) <= HwModeRegister1_reg_next(7);
        HwModeRegister1_reg(8) <= HwModeRegister1_reg_next(8);
      END IF;
    END IF;
  END PROCESS HwModeRegister1_process;

  s_4(0) <= HwModeRegister1_reg(0);
  s_4(1) <= HwModeRegister1_reg(1);
  s_4(2) <= HwModeRegister1_reg(2);
  s_4(3) <= HwModeRegister1_reg(3);
  s_4(4) <= HwModeRegister1_reg(4);
  s_4(5) <= HwModeRegister1_reg(5);
  s_4(6) <= HwModeRegister1_reg(6);
  s_4(7) <= HwModeRegister1_reg(7);
  s_4(8) <= HwModeRegister1_reg(8);
  HwModeRegister1_reg_next(0) <= s_3(0);
  HwModeRegister1_reg_next(1) <= s_3(1);
  HwModeRegister1_reg_next(2) <= s_3(2);
  HwModeRegister1_reg_next(3) <= s_3(3);
  HwModeRegister1_reg_next(4) <= s_3(4);
  HwModeRegister1_reg_next(5) <= s_3(5);
  HwModeRegister1_reg_next(6) <= s_3(6);
  HwModeRegister1_reg_next(7) <= s_3(7);
  HwModeRegister1_reg_next(8) <= s_3(8);

  MMul_dot_product_out(0) <= s_2(0) * s_4(0);
  MMul_dot_product_out(1) <= s_2(1) * s_4(1);
  MMul_dot_product_out(2) <= s_2(2) * s_4(2);
  MMul_dot_product_out(3) <= s_2(3) * s_4(3);
  MMul_dot_product_out(4) <= s_2(4) * s_4(4);
  MMul_dot_product_out(5) <= s_2(5) * s_4(5);
  MMul_dot_product_out(6) <= s_2(6) * s_4(6);
  MMul_dot_product_out(7) <= s_2(7) * s_4(7);
  MMul_dot_product_out(8) <= s_2(8) * s_4(8);

  PipelineRegister_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        PipelineRegister_reg(0) <= to_signed(0, 45);
        PipelineRegister_reg(1) <= to_signed(0, 45);
        PipelineRegister_reg(2) <= to_signed(0, 45);
        PipelineRegister_reg(3) <= to_signed(0, 45);
        PipelineRegister_reg(4) <= to_signed(0, 45);
        PipelineRegister_reg(5) <= to_signed(0, 45);
        PipelineRegister_reg(6) <= to_signed(0, 45);
        PipelineRegister_reg(7) <= to_signed(0, 45);
        PipelineRegister_reg(8) <= to_signed(0, 45);
      ELSIF enb = '1' THEN
        PipelineRegister_reg(0) <= PipelineRegister_reg_next(0);
        PipelineRegister_reg(1) <= PipelineRegister_reg_next(1);
        PipelineRegister_reg(2) <= PipelineRegister_reg_next(2);
        PipelineRegister_reg(3) <= PipelineRegister_reg_next(3);
        PipelineRegister_reg(4) <= PipelineRegister_reg_next(4);
        PipelineRegister_reg(5) <= PipelineRegister_reg_next(5);
        PipelineRegister_reg(6) <= PipelineRegister_reg_next(6);
        PipelineRegister_reg(7) <= PipelineRegister_reg_next(7);
        PipelineRegister_reg(8) <= PipelineRegister_reg_next(8);
      END IF;
    END IF;
  END PROCESS PipelineRegister_process;

  MMul_dot_product_out_1(0) <= PipelineRegister_reg(0);
  MMul_dot_product_out_1(1) <= PipelineRegister_reg(1);
  MMul_dot_product_out_1(2) <= PipelineRegister_reg(2);
  MMul_dot_product_out_1(3) <= PipelineRegister_reg(3);
  MMul_dot_product_out_1(4) <= PipelineRegister_reg(4);
  MMul_dot_product_out_1(5) <= PipelineRegister_reg(5);
  MMul_dot_product_out_1(6) <= PipelineRegister_reg(6);
  MMul_dot_product_out_1(7) <= PipelineRegister_reg(7);
  MMul_dot_product_out_1(8) <= PipelineRegister_reg(8);
  PipelineRegister_reg_next(0) <= MMul_dot_product_out(0);
  PipelineRegister_reg_next(1) <= MMul_dot_product_out(1);
  PipelineRegister_reg_next(2) <= MMul_dot_product_out(2);
  PipelineRegister_reg_next(3) <= MMul_dot_product_out(3);
  PipelineRegister_reg_next(4) <= MMul_dot_product_out(4);
  PipelineRegister_reg_next(5) <= MMul_dot_product_out(5);
  PipelineRegister_reg_next(6) <= MMul_dot_product_out(6);
  PipelineRegister_reg_next(7) <= MMul_dot_product_out(7);
  PipelineRegister_reg_next(8) <= MMul_dot_product_out(8);

  
  MMul_dot_product_out_2(0) <= "011111111111111111111111111" WHEN (MMul_dot_product_out_1(0)(44) = '0') AND (MMul_dot_product_out_1(0)(43 DOWNTO 42) /= "00") ELSE
      "100000000000000000000000000" WHEN (MMul_dot_product_out_1(0)(44) = '1') AND (MMul_dot_product_out_1(0)(43 DOWNTO 42) /= "11") ELSE
      MMul_dot_product_out_1(0)(42 DOWNTO 16);
  
  MMul_dot_product_out_2(1) <= "011111111111111111111111111" WHEN (MMul_dot_product_out_1(1)(44) = '0') AND (MMul_dot_product_out_1(1)(43 DOWNTO 42) /= "00") ELSE
      "100000000000000000000000000" WHEN (MMul_dot_product_out_1(1)(44) = '1') AND (MMul_dot_product_out_1(1)(43 DOWNTO 42) /= "11") ELSE
      MMul_dot_product_out_1(1)(42 DOWNTO 16);
  
  MMul_dot_product_out_2(2) <= "011111111111111111111111111" WHEN (MMul_dot_product_out_1(2)(44) = '0') AND (MMul_dot_product_out_1(2)(43 DOWNTO 42) /= "00") ELSE
      "100000000000000000000000000" WHEN (MMul_dot_product_out_1(2)(44) = '1') AND (MMul_dot_product_out_1(2)(43 DOWNTO 42) /= "11") ELSE
      MMul_dot_product_out_1(2)(42 DOWNTO 16);
  
  MMul_dot_product_out_2(3) <= "011111111111111111111111111" WHEN (MMul_dot_product_out_1(3)(44) = '0') AND (MMul_dot_product_out_1(3)(43 DOWNTO 42) /= "00") ELSE
      "100000000000000000000000000" WHEN (MMul_dot_product_out_1(3)(44) = '1') AND (MMul_dot_product_out_1(3)(43 DOWNTO 42) /= "11") ELSE
      MMul_dot_product_out_1(3)(42 DOWNTO 16);
  
  MMul_dot_product_out_2(4) <= "011111111111111111111111111" WHEN (MMul_dot_product_out_1(4)(44) = '0') AND (MMul_dot_product_out_1(4)(43 DOWNTO 42) /= "00") ELSE
      "100000000000000000000000000" WHEN (MMul_dot_product_out_1(4)(44) = '1') AND (MMul_dot_product_out_1(4)(43 DOWNTO 42) /= "11") ELSE
      MMul_dot_product_out_1(4)(42 DOWNTO 16);
  
  MMul_dot_product_out_2(5) <= "011111111111111111111111111" WHEN (MMul_dot_product_out_1(5)(44) = '0') AND (MMul_dot_product_out_1(5)(43 DOWNTO 42) /= "00") ELSE
      "100000000000000000000000000" WHEN (MMul_dot_product_out_1(5)(44) = '1') AND (MMul_dot_product_out_1(5)(43 DOWNTO 42) /= "11") ELSE
      MMul_dot_product_out_1(5)(42 DOWNTO 16);
  
  MMul_dot_product_out_2(6) <= "011111111111111111111111111" WHEN (MMul_dot_product_out_1(6)(44) = '0') AND (MMul_dot_product_out_1(6)(43 DOWNTO 42) /= "00") ELSE
      "100000000000000000000000000" WHEN (MMul_dot_product_out_1(6)(44) = '1') AND (MMul_dot_product_out_1(6)(43 DOWNTO 42) /= "11") ELSE
      MMul_dot_product_out_1(6)(42 DOWNTO 16);
  
  MMul_dot_product_out_2(7) <= "011111111111111111111111111" WHEN (MMul_dot_product_out_1(7)(44) = '0') AND (MMul_dot_product_out_1(7)(43 DOWNTO 42) /= "00") ELSE
      "100000000000000000000000000" WHEN (MMul_dot_product_out_1(7)(44) = '1') AND (MMul_dot_product_out_1(7)(43 DOWNTO 42) /= "11") ELSE
      MMul_dot_product_out_1(7)(42 DOWNTO 16);
  
  MMul_dot_product_out_2(8) <= "011111111111111111111111111" WHEN (MMul_dot_product_out_1(8)(44) = '0') AND (MMul_dot_product_out_1(8)(43 DOWNTO 42) /= "00") ELSE
      "100000000000000000000000000" WHEN (MMul_dot_product_out_1(8)(44) = '1') AND (MMul_dot_product_out_1(8)(43 DOWNTO 42) /= "11") ELSE
      MMul_dot_product_out_1(8)(42 DOWNTO 16);

  reshape_outGEN_LABEL1: FOR d1 IN 0 TO 2 GENERATE
    reshape_outGEN_LABEL: FOR d0 IN 0 TO 2 GENERATE
      reshape_out(d0, d1) <= MMul_dot_product_out_2(d0 + (d1 * 3));
    END GENERATE;
  END GENERATE;

  select_0_output : PROCESS (reshape_out)
  BEGIN
    selector_out_3(0) <= reshape_out(0, 0);
    selector_out_3(1) <= reshape_out(0, 1);
    selector_out_3(2) <= reshape_out(0, 2);
  END PROCESS select_0_output;


  select_1_output : PROCESS (reshape_out)
  BEGIN
    selector_out_4(0) <= reshape_out(1, 0);
    selector_out_4(1) <= reshape_out(1, 1);
    selector_out_4(2) <= reshape_out(1, 2);
  END PROCESS select_1_output;


  MMul_add_01_add_cast <= resize(selector_out_3(0), 28);
  MMul_add_01_add_cast_1 <= resize(selector_out_4(0), 28);
  MMul_add_01_add_temp <= MMul_add_01_add_cast + MMul_add_01_add_cast_1;
  
  MMul_add_01_out(0) <= "011111111111111111111111111" WHEN (MMul_add_01_add_temp(27) = '0') AND (MMul_add_01_add_temp(26) /= '0') ELSE
      "100000000000000000000000000" WHEN (MMul_add_01_add_temp(27) = '1') AND (MMul_add_01_add_temp(26) /= '1') ELSE
      MMul_add_01_add_temp(26 DOWNTO 0);
  MMul_add_01_add_cast_2 <= resize(selector_out_3(1), 28);
  MMul_add_01_add_cast_3 <= resize(selector_out_4(1), 28);
  MMul_add_01_add_temp_1 <= MMul_add_01_add_cast_2 + MMul_add_01_add_cast_3;
  
  MMul_add_01_out(1) <= "011111111111111111111111111" WHEN (MMul_add_01_add_temp_1(27) = '0') AND (MMul_add_01_add_temp_1(26) /= '0') ELSE
      "100000000000000000000000000" WHEN (MMul_add_01_add_temp_1(27) = '1') AND (MMul_add_01_add_temp_1(26) /= '1') ELSE
      MMul_add_01_add_temp_1(26 DOWNTO 0);
  MMul_add_01_add_cast_4 <= resize(selector_out_3(2), 28);
  MMul_add_01_add_cast_5 <= resize(selector_out_4(2), 28);
  MMul_add_01_add_temp_2 <= MMul_add_01_add_cast_4 + MMul_add_01_add_cast_5;
  
  MMul_add_01_out(2) <= "011111111111111111111111111" WHEN (MMul_add_01_add_temp_2(27) = '0') AND (MMul_add_01_add_temp_2(26) /= '0') ELSE
      "100000000000000000000000000" WHEN (MMul_add_01_add_temp_2(27) = '1') AND (MMul_add_01_add_temp_2(26) /= '1') ELSE
      MMul_add_01_add_temp_2(26 DOWNTO 0);

  select_2_output : PROCESS (reshape_out)
  BEGIN
    selector_out_5(0) <= reshape_out(2, 0);
    selector_out_5(1) <= reshape_out(2, 1);
    selector_out_5(2) <= reshape_out(2, 2);
  END PROCESS select_2_output;


  MMul_add_12_add_cast <= resize(MMul_add_01_out(0), 28);
  MMul_add_12_add_cast_1 <= resize(selector_out_5(0), 28);
  MMul_add_12_add_temp <= MMul_add_12_add_cast + MMul_add_12_add_cast_1;
  
  s_5(0) <= "011111111111111111111111111" WHEN (MMul_add_12_add_temp(27) = '0') AND (MMul_add_12_add_temp(26) /= '0') ELSE
      "100000000000000000000000000" WHEN (MMul_add_12_add_temp(27) = '1') AND (MMul_add_12_add_temp(26) /= '1') ELSE
      MMul_add_12_add_temp(26 DOWNTO 0);
  MMul_add_12_add_cast_2 <= resize(MMul_add_01_out(1), 28);
  MMul_add_12_add_cast_3 <= resize(selector_out_5(1), 28);
  MMul_add_12_add_temp_1 <= MMul_add_12_add_cast_2 + MMul_add_12_add_cast_3;
  
  s_5(1) <= "011111111111111111111111111" WHEN (MMul_add_12_add_temp_1(27) = '0') AND (MMul_add_12_add_temp_1(26) /= '0') ELSE
      "100000000000000000000000000" WHEN (MMul_add_12_add_temp_1(27) = '1') AND (MMul_add_12_add_temp_1(26) /= '1') ELSE
      MMul_add_12_add_temp_1(26 DOWNTO 0);
  MMul_add_12_add_cast_4 <= resize(MMul_add_01_out(2), 28);
  MMul_add_12_add_cast_5 <= resize(selector_out_5(2), 28);
  MMul_add_12_add_temp_2 <= MMul_add_12_add_cast_4 + MMul_add_12_add_cast_5;
  
  s_5(2) <= "011111111111111111111111111" WHEN (MMul_add_12_add_temp_2(27) = '0') AND (MMul_add_12_add_temp_2(26) /= '0') ELSE
      "100000000000000000000000000" WHEN (MMul_add_12_add_temp_2(27) = '1') AND (MMul_add_12_add_temp_2(26) /= '1') ELSE
      MMul_add_12_add_temp_2(26 DOWNTO 0);

  Gain4_out1GEN_LABEL: FOR d0 IN 0 TO 2 GENERATE
    Gain4_out1(d0) <= s_5(d0);
  END GENERATE;

  outputgen: FOR k IN 0 TO 2 GENERATE
    a_b_c(k) <= std_logic_vector(Gain4_out1(k));
  END GENERATE;

END rtl;

