Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot four_bit_adder_tb_behav xil_defaultlib.four_bit_adder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 4 into 'carry' is out of bounds [D:/2025/Learning/FPGA_Projects/gate_level_Modeling/gate_level_Modeling.srcs/sources_1/new/four_bit_full_adder.v:42]
WARNING: [VRFC 10-3705] select index 4 into 'carry' is out of bounds [D:/2025/Learning/FPGA_Projects/gate_level_Modeling/gate_level_Modeling.srcs/sources_1/new/four_bit_full_adder.v:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.one_bit_full_adder
Compiling module xil_defaultlib.four_bit_full_adder_default
Compiling module xil_defaultlib.four_bit_adder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot four_bit_adder_tb_behav
