

Microchip MPLAB XC8 Assembler V2.46 build 20240104201356 
                                                                                               Mon Aug 19 17:43:18 2024

Microchip MPLAB XC8 C Compiler v2.46 (Free license) build 20240104201356 Og9 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intcode,global,reloc=2,class=CODE,delta=1
     9                           	psect	intcode_body,global,reloc=2,class=CODE,delta=1
    10                           	psect	smallconst,global,reloc=2,class=SMALLCONST,delta=1,noexec
    11                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    12                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    13                           	psect	temp,global,ovrld,common,class=COMRAM,space=1,delta=1,lowdata
    14                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    15                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    16   000000                     
    17                           ; Generated 05/01/2024 GMT
    18                           ; 
    19                           ; Copyright Â© 2024, Microchip Technology Inc. and its subsidiaries ("Microchip")
    20                           ; All rights reserved.
    21                           ; 
    22                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    23                           ; 
    24                           ; Redistribution and use in source and binary forms, with or without modification, are
    25                           ; permitted provided that the following conditions are met:
    26                           ; 
    27                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    28                           ;        conditions and the following disclaimer.
    29                           ; 
    30                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    31                           ;        of conditions and the following disclaimer in the documentation and/or other
    32                           ;        materials provided with the distribution. Publication is not required when
    33                           ;        this file is used in an embedded application.
    34                           ; 
    35                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    36                           ;        software without specific prior written permission.
    37                           ; 
    38                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    39                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    40                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    41                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    42                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    43                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    44                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    45                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    46                           ; 
    47                           ; 
    48                           ; Code-generator required, PIC18F4550 Definitions
    49                           ; 
    50                           ; SFR Addresses
    51   000000                     _GIE	set	32663
    52   000000                     _INT0IE	set	32660
    53   000000                     _INT0IF	set	32657
    54   000000                     _TMR0ON	set	32431
    55   000000                     _TMR0IE	set	32661
    56   000000                     _LATD	set	3980
    57   000000                     _TRISA	set	3986
    58   000000                     _TRISD	set	3989
    59   000000                     _TRISE	set	3990
    60   000000                     _LATA1	set	31817
    61   000000                     _T0CON	set	4053
    62   000000                     _TRISB	set	3987
    63   000000                     _LATE	set	3981
    64   000000                     _TMR0	set	4054
    65   000000                     _INTEDG0	set	32654
    66   000000                     _TMR0IF	set	32658
    67                           
    68                           ; #config settings
    69                           
    70                           	psect	cinit
    71   00086A                     __pcinit:
    72                           	callstack 0
    73   00086A                     start_initialization:
    74                           	callstack 0
    75   00086A                     __initialization:
    76                           	callstack 0
    77   00086A                     end_of_initialization:
    78                           	callstack 0
    79   00086A                     __end_of__initialization:
    80                           	callstack 0
    81   00086A  9001               	bcf	int$flags,0,c	;clear compiler interrupt flag (level 1)
    82   00086C  9201               	bcf	int$flags,1,c	;clear compiler interrupt flag (level 2)
    83   00086E  0100               	movlb	0
    84   000870  EF01  F004         	goto	_main	;jump to C main() function
    85                           
    86                           	psect	cstackCOMRAM
    87   000000                     __pcstackCOMRAM:
    88                           	callstack 0
    89   000000                     
    90                           ; 1 bytes @ 0x0
    91 ;;
    92 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    93 ;;
    94 ;; *************** function _main *****************
    95 ;; Defined at:
    96 ;;		line 10 in file "Laboratorio03.c"
    97 ;; Parameters:    Size  Location     Type
    98 ;;		None
    99 ;; Auto vars:     Size  Location     Type
   100 ;;		None
   101 ;; Return value:  Size  Location     Type
   102 ;;                  1    wreg      void 
   103 ;; Registers used:
   104 ;;		wreg, status,2, status,0
   105 ;; Tracked objects:
   106 ;;		On entry : 0/0
   107 ;;		On exit  : 0/0
   108 ;;		Unchanged: 0/0
   109 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   110 ;;      Params:         0       0       0       0       0       0       0       0       0
   111 ;;      Locals:         0       0       0       0       0       0       0       0       0
   112 ;;      Temps:          0       0       0       0       0       0       0       0       0
   113 ;;      Totals:         0       0       0       0       0       0       0       0       0
   114 ;;Total ram usage:        0 bytes
   115 ;; Hardware stack levels required when called: 1
   116 ;; This function calls:
   117 ;;		Nothing
   118 ;; This function is called by:
   119 ;;		Startup code after reset
   120 ;; This function uses a non-reentrant model
   121 ;;
   122                           
   123                           	psect	text0
   124   000802                     __ptext0:
   125                           	callstack 0
   126   000802                     _main:
   127                           	callstack 30
   128                           
   129                           ;Laboratorio03.c: 11: TRISE=0;
   130                           
   131                           ;incstack = 0
   132   000802  0E00               	movlw	0
   133   000804  6E96               	movwf	150,c	;volatile
   134                           
   135                           ;Laboratorio03.c: 12: TRISD=0;
   136   000806  0E00               	movlw	0
   137   000808  6E95               	movwf	149,c	;volatile
   138                           
   139                           ;Laboratorio03.c: 13: TRISA=0;
   140   00080A  0E00               	movlw	0
   141   00080C  6E92               	movwf	146,c	;volatile
   142                           
   143                           ;Laboratorio03.c: 14: TRISB=1;
   144   00080E  0E01               	movlw	1
   145   000810  6E93               	movwf	147,c	;volatile
   146                           
   147                           ;Laboratorio03.c: 15: LATD = 0b00000000;
   148   000812  0E00               	movlw	0
   149   000814  6E8C               	movwf	140,c	;volatile
   150                           
   151                           ;Laboratorio03.c: 16: LATE = 0b00000111;
   152   000816  0E07               	movlw	7
   153   000818  6E8D               	movwf	141,c	;volatile
   154                           
   155                           ;Laboratorio03.c: 18: T0CON= 0b00000001;
   156   00081A  0E01               	movlw	1
   157   00081C  6ED5               	movwf	213,c	;volatile
   158                           
   159                           ;Laboratorio03.c: 19: TMR0=3036;
   160   00081E  0E0B               	movlw	11
   161   000820  6ED7               	movwf	215,c	;volatile
   162   000822  0EDC               	movlw	220
   163   000824  6ED6               	movwf	214,c	;volatile
   164                           
   165                           ;Laboratorio03.c: 20: TMR0IF=0;
   166   000826  94F2               	bcf	4082,2,c	;volatile
   167                           
   168                           ;Laboratorio03.c: 21: TMR0IE=1;
   169   000828  8AF2               	bsf	4082,5,c	;volatile
   170                           
   171                           ;Laboratorio03.c: 22: TMR0ON=1;
   172   00082A  8ED5               	bsf	4053,7,c	;volatile
   173                           
   174                           ;Laboratorio03.c: 24: INTEDG0=1;
   175   00082C  8CF1               	bsf	4081,6,c	;volatile
   176                           
   177                           ;Laboratorio03.c: 25: INT0IF=0;
   178   00082E  92F2               	bcf	4082,1,c	;volatile
   179                           
   180                           ;Laboratorio03.c: 26: INT0IE=1;
   181   000830  88F2               	bsf	4082,4,c	;volatile
   182                           
   183                           ;Laboratorio03.c: 28: GIE=1;
   184   000832  8EF2               	bsf	4082,7,c	;volatile
   185   000834                     l812:
   186                           
   187                           ;Laboratorio03.c: 31: if(LATD==0b00001010)
   188   000834  0E0A               	movlw	10
   189   000836  188C               	xorwf	140,w,c	;volatile
   190   000838  A4D8               	btfss	status,2,c
   191   00083A  D7FC               	goto	l812
   192                           
   193                           ;Laboratorio03.c: 32: {;Laboratorio03.c: 33: LATD=0;
   194   00083C  0E00               	movlw	0
   195   00083E  6E8C               	movwf	140,c	;volatile
   196                           
   197                           ;Laboratorio03.c: 34: LATE--;
   198   000840  068D               	decf	141,f,c	;volatile
   199   000842  D7F8               	goto	l812
   200   000844                     __end_of_main:
   201                           	callstack 0
   202                           
   203 ;; *************** function _ISR *****************
   204 ;; Defined at:
   205 ;;		line 43 in file "Laboratorio03.c"
   206 ;; Parameters:    Size  Location     Type
   207 ;;		None
   208 ;; Auto vars:     Size  Location     Type
   209 ;;		None
   210 ;; Return value:  Size  Location     Type
   211 ;;                  1    wreg      void 
   212 ;; Registers used:
   213 ;;		wreg, status,2, status,0
   214 ;; Tracked objects:
   215 ;;		On entry : 0/0
   216 ;;		On exit  : 0/0
   217 ;;		Unchanged: 0/0
   218 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   219 ;;      Params:         0       0       0       0       0       0       0       0       0
   220 ;;      Locals:         0       0       0       0       0       0       0       0       0
   221 ;;      Temps:          0       0       0       0       0       0       0       0       0
   222 ;;      Totals:         0       0       0       0       0       0       0       0       0
   223 ;;Total ram usage:        0 bytes
   224 ;; Hardware stack levels used: 1
   225 ;; This function calls:
   226 ;;		Nothing
   227 ;; This function is called by:
   228 ;;		Interrupt level 2
   229 ;; This function uses a non-reentrant model
   230 ;;
   231                           
   232                           	psect	intcode
   233   000008                     __pintcode:
   234                           	callstack 0
   235   000008                     _ISR:
   236                           	callstack 30
   237                           
   238                           ;incstack = 0
   239   000008  8201               	bsf	btemp,1,c	;set compiler interrupt flag (level 2)
   240   00000A  ED22  F004         	call	int_func,f	;refresh shadow registers
   241                           
   242                           	psect	intcode_body
   243   000844                     __pintcode_body:
   244                           	callstack 30
   245   000844                     int_func:
   246                           	callstack 30
   247   000844  0006               	pop		; remove dummy address from shadow register refresh
   248                           
   249                           ;Laboratorio03.c: 44: if(TMR0IF==1){
   250   000846  A4F2               	btfss	4082,2,c	;volatile
   251   000848  D00A               	goto	i2u4_45
   252                           
   253                           ;Laboratorio03.c: 45: TMR0=3036;
   254   00084A  0E0B               	movlw	11
   255   00084C  6ED7               	movwf	215,c	;volatile
   256   00084E  0EDC               	movlw	220
   257   000850  6ED6               	movwf	214,c	;volatile
   258                           
   259                           ;Laboratorio03.c: 46: TMR0IF=0;
   260   000852  94F2               	bcf	4082,2,c	;volatile
   261                           
   262                           ;Laboratorio03.c: 47: LATA1=!LATA1;
   263   000854  B289               	btfsc	3977,1,c	;volatile
   264   000856  D002               	goto	i2u3_40
   265   000858  8289               	bsf	3977,1,c	;volatile
   266   00085A  D001               	goto	i2u4_45
   267   00085C                     i2u3_40:
   268   00085C  9289               	bcf	3977,1,c	;volatile
   269   00085E                     i2u4_45:
   270                           
   271                           ;Laboratorio03.c: 48: };Laboratorio03.c: 49: if(INT0IF==1){
   272   00085E  A2F2               	btfss	4082,1,c	;volatile
   273   000860  D002               	goto	i2l48
   274                           
   275                           ;Laboratorio03.c: 50: INT0IF=0;
   276   000862  92F2               	bcf	4082,1,c	;volatile
   277                           
   278                           ;Laboratorio03.c: 51: LATD++;
   279   000864  2A8C               	incf	140,f,c	;volatile
   280   000866                     i2l48:
   281   000866  9201               	bcf	btemp,1,c	;clear compiler interrupt flag (level 2)
   282   000868  0011               	retfie		f
   283   00086A                     __end_of_ISR:
   284                           	callstack 0
   285                           
   286                           	psect	smallconst
   287   000800                     __psmallconst:
   288                           	callstack 0
   289   000800  00                 	db	0
   290   000801  00                 	db	0	; dummy byte at the end
   291   000000                     
   292                           	psect	rparam
   293   000000                     
   294                           	psect	temp
   295   000001                     btemp:
   296                           	callstack 0
   297   000001                     	ds	1
   298   000000                     int$flags	set	btemp
   299   000000                     wtemp8	set	btemp+1
   300   000000                     ttemp5	set	btemp+1
   301   000000                     ttemp6	set	btemp+4
   302   000000                     ttemp7	set	btemp+8
   303                           
   304                           	psect	idloc
   305                           
   306                           ;Config register IDLOC0 @ 0x200000
   307                           ;	unspecified, using default values
   308   200000                     	org	2097152
   309   200000  FF                 	db	255
   310                           
   311                           ;Config register IDLOC1 @ 0x200001
   312                           ;	unspecified, using default values
   313   200001                     	org	2097153
   314   200001  FF                 	db	255
   315                           
   316                           ;Config register IDLOC2 @ 0x200002
   317                           ;	unspecified, using default values
   318   200002                     	org	2097154
   319   200002  FF                 	db	255
   320                           
   321                           ;Config register IDLOC3 @ 0x200003
   322                           ;	unspecified, using default values
   323   200003                     	org	2097155
   324   200003  FF                 	db	255
   325                           
   326                           ;Config register IDLOC4 @ 0x200004
   327                           ;	unspecified, using default values
   328   200004                     	org	2097156
   329   200004  FF                 	db	255
   330                           
   331                           ;Config register IDLOC5 @ 0x200005
   332                           ;	unspecified, using default values
   333   200005                     	org	2097157
   334   200005  FF                 	db	255
   335                           
   336                           ;Config register IDLOC6 @ 0x200006
   337                           ;	unspecified, using default values
   338   200006                     	org	2097158
   339   200006  FF                 	db	255
   340                           
   341                           ;Config register IDLOC7 @ 0x200007
   342                           ;	unspecified, using default values
   343   200007                     	org	2097159
   344   200007  FF                 	db	255
   345                           
   346                           	psect	config
   347                           
   348                           ;Config register CONFIG1L @ 0x300000
   349                           ;	unspecified, using default values
   350                           ;	PLL Prescaler Selection bits
   351                           ;	PLLDIV = 0x0, unprogrammed default
   352                           ;	System Clock Postscaler Selection bits
   353                           ;	CPUDIV = 0x0, unprogrammed default
   354                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   355                           ;	USBDIV = 0x0, unprogrammed default
   356   300000                     	org	3145728
   357   300000  00                 	db	0
   358                           
   359                           ;Config register CONFIG1H @ 0x300001
   360                           ;	Oscillator Selection bits
   361                           ;	FOSC = INTOSC_EC, Internal oscillator, CLKO function on RA6, EC used by USB (INTCKO)
   362                           ;	Fail-Safe Clock Monitor Enable bit
   363                           ;	FCMEN = 0x0, unprogrammed default
   364                           ;	Internal/External Oscillator Switchover bit
   365                           ;	IESO = 0x0, unprogrammed default
   366   300001                     	org	3145729
   367   300001  09                 	db	9
   368                           
   369                           ;Config register CONFIG2L @ 0x300002
   370                           ;	unspecified, using default values
   371                           ;	Power-up Timer Enable bit
   372                           ;	PWRT = 0x1, unprogrammed default
   373                           ;	Brown-out Reset Enable bits
   374                           ;	BOR = 0x3, unprogrammed default
   375                           ;	Brown-out Reset Voltage bits
   376                           ;	BORV = 0x3, unprogrammed default
   377                           ;	USB Voltage Regulator Enable bit
   378                           ;	VREGEN = 0x0, unprogrammed default
   379   300002                     	org	3145730
   380   300002  1F                 	db	31
   381                           
   382                           ;Config register CONFIG2H @ 0x300003
   383                           ;	Watchdog Timer Enable bit
   384                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   385                           ;	Watchdog Timer Postscale Select bits
   386                           ;	WDTPS = 0xF, unprogrammed default
   387   300003                     	org	3145731
   388   300003  1E                 	db	30
   389                           
   390                           ; Padding undefined space
   391   300004                     	org	3145732
   392   300004  FF                 	db	255
   393                           
   394                           ;Config register CONFIG3H @ 0x300005
   395                           ;	CCP2 MUX bit
   396                           ;	CCP2MX = 0x1, unprogrammed default
   397                           ;	PORTB A/D Enable bit
   398                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   399                           ;	Low-Power Timer 1 Oscillator Enable bit
   400                           ;	LPT1OSC = 0x0, unprogrammed default
   401                           ;	MCLR Pin Enable bit
   402                           ;	MCLRE = 0x1, unprogrammed default
   403   300005                     	org	3145733
   404   300005  81                 	db	129
   405                           
   406                           ;Config register CONFIG4L @ 0x300006
   407                           ;	Stack Full/Underflow Reset Enable bit
   408                           ;	STVREN = 0x1, unprogrammed default
   409                           ;	Single-Supply ICSP Enable bit
   410                           ;	LVP = OFF, Single-Supply ICSP disabled
   411                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   412                           ;	ICPRT = 0x0, unprogrammed default
   413                           ;	Extended Instruction Set Enable bit
   414                           ;	XINST = 0x0, unprogrammed default
   415                           ;	Background Debugger Enable bit
   416                           ;	DEBUG = 0x1, unprogrammed default
   417   300006                     	org	3145734
   418   300006  81                 	db	129
   419                           
   420                           ; Padding undefined space
   421   300007                     	org	3145735
   422   300007  FF                 	db	255
   423                           
   424                           ;Config register CONFIG5L @ 0x300008
   425                           ;	unspecified, using default values
   426                           ;	Code Protection bit
   427                           ;	CP0 = 0x1, unprogrammed default
   428                           ;	Code Protection bit
   429                           ;	CP1 = 0x1, unprogrammed default
   430                           ;	Code Protection bit
   431                           ;	CP2 = 0x1, unprogrammed default
   432                           ;	Code Protection bit
   433                           ;	CP3 = 0x1, unprogrammed default
   434   300008                     	org	3145736
   435   300008  0F                 	db	15
   436                           
   437                           ;Config register CONFIG5H @ 0x300009
   438                           ;	unspecified, using default values
   439                           ;	Boot Block Code Protection bit
   440                           ;	CPB = 0x1, unprogrammed default
   441                           ;	Data EEPROM Code Protection bit
   442                           ;	CPD = 0x1, unprogrammed default
   443   300009                     	org	3145737
   444   300009  C0                 	db	192
   445                           
   446                           ;Config register CONFIG6L @ 0x30000A
   447                           ;	unspecified, using default values
   448                           ;	Write Protection bit
   449                           ;	WRT0 = 0x1, unprogrammed default
   450                           ;	Write Protection bit
   451                           ;	WRT1 = 0x1, unprogrammed default
   452                           ;	Write Protection bit
   453                           ;	WRT2 = 0x1, unprogrammed default
   454                           ;	Write Protection bit
   455                           ;	WRT3 = 0x1, unprogrammed default
   456   30000A                     	org	3145738
   457   30000A  0F                 	db	15
   458                           
   459                           ;Config register CONFIG6H @ 0x30000B
   460                           ;	unspecified, using default values
   461                           ;	Configuration Register Write Protection bit
   462                           ;	WRTC = 0x1, unprogrammed default
   463                           ;	Boot Block Write Protection bit
   464                           ;	WRTB = 0x1, unprogrammed default
   465                           ;	Data EEPROM Write Protection bit
   466                           ;	WRTD = 0x1, unprogrammed default
   467   30000B                     	org	3145739
   468   30000B  E0                 	db	224
   469                           
   470                           ;Config register CONFIG7L @ 0x30000C
   471                           ;	unspecified, using default values
   472                           ;	Table Read Protection bit
   473                           ;	EBTR0 = 0x1, unprogrammed default
   474                           ;	Table Read Protection bit
   475                           ;	EBTR1 = 0x1, unprogrammed default
   476                           ;	Table Read Protection bit
   477                           ;	EBTR2 = 0x1, unprogrammed default
   478                           ;	Table Read Protection bit
   479                           ;	EBTR3 = 0x1, unprogrammed default
   480   30000C                     	org	3145740
   481   30000C  0F                 	db	15
   482                           
   483                           ;Config register CONFIG7H @ 0x30000D
   484                           ;	unspecified, using default values
   485                           ;	Boot Block Table Read Protection bit
   486                           ;	EBTRB = 0x1, unprogrammed default
   487   30000D                     	org	3145741
   488   30000D  40                 	db	64
   489                           tosu	equ	0xFFF
   490                           tosh	equ	0xFFE
   491                           tosl	equ	0xFFD
   492                           stkptr	equ	0xFFC
   493                           pclatu	equ	0xFFB
   494                           pclath	equ	0xFFA
   495                           pcl	equ	0xFF9
   496                           tblptru	equ	0xFF8
   497                           tblptrh	equ	0xFF7
   498                           tblptrl	equ	0xFF6
   499                           tablat	equ	0xFF5
   500                           prodh	equ	0xFF4
   501                           prodl	equ	0xFF3
   502                           indf0	equ	0xFEF
   503                           postinc0	equ	0xFEE
   504                           postdec0	equ	0xFED
   505                           preinc0	equ	0xFEC
   506                           plusw0	equ	0xFEB
   507                           fsr0h	equ	0xFEA
   508                           fsr0l	equ	0xFE9
   509                           wreg	equ	0xFE8
   510                           indf1	equ	0xFE7
   511                           postinc1	equ	0xFE6
   512                           postdec1	equ	0xFE5
   513                           preinc1	equ	0xFE4
   514                           plusw1	equ	0xFE3
   515                           fsr1h	equ	0xFE2
   516                           fsr1l	equ	0xFE1
   517                           bsr	equ	0xFE0
   518                           indf2	equ	0xFDF
   519                           postinc2	equ	0xFDE
   520                           postdec2	equ	0xFDD
   521                           preinc2	equ	0xFDC
   522                           plusw2	equ	0xFDB
   523                           fsr2h	equ	0xFDA
   524                           fsr2l	equ	0xFD9
   525                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           94      0       0
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _ISR in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _ISR in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _ISR in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _ISR in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _ISR in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _ISR in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _ISR in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _ISR in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _ISR in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (1) _ISR                                                  0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 _ISR (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5E      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5E      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBIGSFRhhh         D      0       0      20        0.0%
BITBIGSFRhhl        19      0       0      21        0.0%
BITBIGSFRhl         3E      0       0      22        0.0%
BITBIGSFRlh          1      0       0      23        0.0%
BITBIGSFRllh         4      0       0      24        0.0%
BITBIGSFRlllh        2      0       0      25        0.0%
BITBIGSFRllll       29      0       0      26        0.0%
ABS                  0      0       0      27        0.0%
BIGRAM             7FF      0       0      28        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.46 build 20240104201356 
Symbol Table                                                                                   Mon Aug 19 17:43:18 2024

                    l812 0834                      _GIE 7F97                      _ISR 0008  
                   ?_ISR 0000                     _LATD 0F8C                     _LATE 0F8D  
                   i2l48 0866                     _TMR0 0FD6                     _main 0802  
                   btemp 0001                     start 000E             ___param_bank 0000  
                  ??_ISR 0000                    ?_main 0000                    _T0CON 0FD5  
                  _LATA1 7C49                    _TRISA 0F92                    _TRISB 0F93  
                  _TRISD 0F95                    _TRISE 0F96                    ttemp5 0002  
                  ttemp6 0005                    ttemp7 0009                    status 0FD8  
                  wtemp8 0002          __initialization 086A             __end_of_main 0844  
                 ??_main 0000            __activetblptr 0000                   _INT0IE 7F94  
                 _INT0IF 7F91                   _TMR0IE 7F95                   _TMR0IF 7F92  
                 _TMR0ON 7EAF                   i2u3_40 085C                   i2u4_45 085E  
                 isa$std 0001             __mediumconst 0000               __accesstop 0060  
__end_of__initialization 086A            ___rparam_used 0001           __pcstackCOMRAM 0000  
                _INTEDG0 7F8E                  __Hparam 0000                  __Lparam 0000  
           __psmallconst 0800                  __pcinit 086A                  __ramtop 0800  
                __ptext0 0802           __pintcode_body 0844     end_of_initialization 086A  
                int_func 0844      start_initialization 086A              __end_of_ISR 086A  
              __pintcode 0008              __smallconst 0800                 __Hrparam 0000  
               __Lrparam 0000                 isa$xinst 0000                 int$flags 0001  
               intlevel2 0000  
