arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	odin_synth_time	max_odin_mem	parmys_synth_time	max_parmys_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	initial_placed_wirelength_est	placed_wirelength_est	total_swap	accepted_swap	rejected_swap	aborted_swap	place_mem	place_time	place_quench_time	initial_placed_CPD_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	ap_mem	ap_time	ap_full_legalizer_mem	ap_full_legalizer_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_num_rr_graph_nodes	crit_path_num_rr_graph_edges	crit_path_collapsed_nodes	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	router_lookahead_computation_time	crit_path_route_time	crit_path_create_rr_graph_time	crit_path_create_intra_cluster_rr_graph_time	crit_path_tile_lookahead_computation_time	crit_path_router_lookahead_computation_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	
k4_n4_v7_bidir.xml	styr.blif	common	1.01	vpr	59.34 MiB		-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	69	10	-1	-1	success	v8.0.0-12551-ga27a74f90	release IPO VTR_ASSERT_LEVEL=2	GNU 13.3.0 on Linux-6.8.0-58-generic x86_64	2025-04-26T13:56:35	betzgrp-wintermute	/home/mohagh18/vtr-verilog-to-routing/vtr_flow/tasks	60768	10	10	253	263	1	165	89	11	11	121	clb	auto	19.9 MiB	0.03	1804	1289	4445	709	3622	114	59.3 MiB	0.03	0.00	9.34153	5.53874	-74.2274	-5.53874	5.53874	0.04	0.000382938	0.000345767	0.0109061	0.00995049	-1	-1	-1	-1	14	2049	35	2.43e+06	2.07e+06	-1	-1	0.44	0.0997079	0.0860532	3402	27531	-1	1798	14	979	3640	183496	23017	7.09355	7.09355	-91.9818	-7.09355	0	0	-1	-1	0.00	0.04	0.01	-1	-1	0.00	0.0157915	0.0142482	
k4_n4_v7_longline_bidir.xml	styr.blif	common	0.97	vpr	59.35 MiB		-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	69	10	-1	-1	success	v8.0.0-12551-ga27a74f90	release IPO VTR_ASSERT_LEVEL=2	GNU 13.3.0 on Linux-6.8.0-58-generic x86_64	2025-04-26T13:56:35	betzgrp-wintermute	/home/mohagh18/vtr-verilog-to-routing/vtr_flow/tasks	60772	10	10	253	263	1	165	89	11	11	121	clb	auto	19.9 MiB	0.03	1804	1238	4049	498	3469	82	59.3 MiB	0.03	0.00	4.76484	4.36619	-53.5982	-4.36619	4.36619	0.05	0.000385043	0.00035009	0.0103433	0.00946768	-1	-1	-1	-1	17	2523	42	2.43e+06	2.07e+06	-1	-1	0.35	0.0894948	0.0776479	3202	31699	-1	2240	24	1496	5150	332166	42907	8.95525	8.95525	-107.781	-8.95525	0	0	-1	-1	0.01	0.07	0.01	-1	-1	0.01	0.0213703	0.0189659	
k4_n4_v7_l1_bidir.xml	styr.blif	common	1.13	vpr	59.72 MiB		-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	69	10	-1	-1	success	v8.0.0-12551-ga27a74f90	release IPO VTR_ASSERT_LEVEL=2	GNU 13.3.0 on Linux-6.8.0-58-generic x86_64	2025-04-26T13:56:35	betzgrp-wintermute	/home/mohagh18/vtr-verilog-to-routing/vtr_flow/tasks	61152	10	10	253	263	1	165	89	11	11	121	clb	auto	19.9 MiB	0.03	1804	1267	7811	1537	6146	128	59.7 MiB	0.04	0.00	12.5716	7.06698	-87.4577	-7.06698	7.06698	0.06	0.00037671	0.000337639	0.0172045	0.0156479	-1	-1	-1	-1	10	1403	35	2.43e+06	2.07e+06	-1	-1	0.48	0.0819709	0.0716417	4482	22551	-1	1239	17	1070	3928	210496	32636	7.12667	7.12667	-91.3199	-7.12667	0	0	-1	-1	0.00	0.05	0.01	-1	-1	0.00	0.0170097	0.0152774	
k4_n4_v7_bidir_pass_gate.xml	styr.blif	common	1.36	vpr	59.72 MiB		-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	69	10	-1	-1	success	v8.0.0-12551-ga27a74f90	release IPO VTR_ASSERT_LEVEL=2	GNU 13.3.0 on Linux-6.8.0-58-generic x86_64	2025-04-26T13:56:35	betzgrp-wintermute	/home/mohagh18/vtr-verilog-to-routing/vtr_flow/tasks	61156	10	10	253	263	1	165	89	11	11	121	clb	auto	19.7 MiB	0.03	1804	1278	3851	504	3270	77	59.7 MiB	0.02	0.00	4.65609	3.55274	-45.2925	-3.55274	3.55274	0.04	0.000378057	0.000338777	0.00974618	0.00889362	-1	-1	-1	-1	16	2058	36	2.43e+06	2.07e+06	-1	-1	0.67	0.103108	0.0894064	3522	30407	-1	1949	20	1146	4144	792051	149942	13.8094	13.8094	-157.947	-13.8094	0	0	-1	-1	0.01	0.14	0.01	-1	-1	0.01	0.0215965	0.0192591	
