# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../IP_MAC_FP.srcs/sources_1/bd/IP_MAC_BD/ipshared/ec67/hdl" --include "../../../../IP_MAC_FP.srcs/sources_1/bd/IP_MAC_BD/ipshared/34f8/hdl" --include "../../../../IP_MAC_FP.srcs/sources_1/bd/IP_MAC_BD/ipshared/25b7/hdl/verilog" --include "../../../../IP_MAC_FP.srcs/sources_1/bd/IP_MAC_BD/ipshared/896c/hdl/verilog" --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" \
"../../../../../../Ethernet_Project/fp_det/preamble_detector.sv" \
"../../../../../../Ethernet_Project/fp_det/read_buffer.sv" \
"../../../../../../Ethernet_Project/fp_det/read_buffer_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
