\hypertarget{classfetch}{
\section{fetch Class Reference}
\label{classfetch}\index{fetch@{fetch}}
}


{\ttfamily \#include $<$fetch.h$>$}



Inheritance diagram for fetch:


Collaboration diagram for fetch:
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classfetch_a26e2014f97a0e55197156504b5bbcbf5}{fetch} (\hyperlink{classport}{port}$<$ \hyperlink{classdynInstruction}{dynInstruction} $\ast$ $>$ \&bp\_\-to\_\-fetch\_\-port, \hyperlink{classport}{port}$<$ \hyperlink{classdynInstruction}{dynInstruction} $\ast$ $>$ \&fetch\_\-to\_\-decode\_\-port, \hyperlink{classport}{port}$<$ \hyperlink{classdynInstruction}{dynInstruction} $\ast$ $>$ \&fetch\_\-to\_\-bp\_\-port, \hyperlink{classCAMtable}{CAMtable}$<$ \hyperlink{classdynInstruction}{dynInstruction} $\ast$ $>$ $\ast$iQUE, \hyperlink{classCAMtable}{CAMtable}$<$ \hyperlink{classdynInstruction}{dynInstruction} $\ast$ $>$ $\ast$iROB, \hyperlink{global_2global_8h_a6fa2e24b8a418fa215e183264cbea3aa}{WIDTH} fetch\_\-width, \hyperlink{classsysClock}{sysClock} $\ast$\hyperlink{g__objs_8h_afc4784c140eed1743728e83840e91c12}{clk}, string stage\_\-name)
\item 
\hyperlink{classfetch_a7bb4278b048d48d4225cb44b6553b3d6}{$\sim$fetch} ()
\item 
\hyperlink{stage_8h_ac68af0001af4b7049b2435ded74c4e5e}{SIM\_\-MODE} \hyperlink{classfetch_af54aeae9d6168f3c25ce11b8c2f60d2a}{doFETCH} (\hyperlink{global_2global_8h_afd483fa40f0fa2b1ac067845b91f0c6e}{FRONTEND\_\-STATUS})
\end{DoxyCompactItemize}


\subsection{Constructor \& Destructor Documentation}
\hypertarget{classfetch_a26e2014f97a0e55197156504b5bbcbf5}{
\index{fetch@{fetch}!fetch@{fetch}}
\index{fetch@{fetch}!fetch@{fetch}}
\subsubsection[{fetch}]{\setlength{\rightskip}{0pt plus 5cm}fetch::fetch (
\begin{DoxyParamCaption}
\item[{{\bf port}$<$ {\bf dynInstruction} $\ast$ $>$ \&}]{bp\_\-to\_\-fetch\_\-port, }
\item[{{\bf port}$<$ {\bf dynInstruction} $\ast$ $>$ \&}]{fetch\_\-to\_\-decode\_\-port, }
\item[{{\bf port}$<$ {\bf dynInstruction} $\ast$ $>$ \&}]{fetch\_\-to\_\-bp\_\-port, }
\item[{{\bf CAMtable}$<$ {\bf dynInstruction} $\ast$ $>$ $\ast$}]{iQUE, }
\item[{{\bf CAMtable}$<$ {\bf dynInstruction} $\ast$ $>$ $\ast$}]{iROB, }
\item[{{\bf WIDTH}}]{fetch\_\-width, }
\item[{{\bf sysClock} $\ast$}]{clk, }
\item[{string}]{stage\_\-name}
\end{DoxyParamCaption}
)}}
\label{classfetch_a26e2014f97a0e55197156504b5bbcbf5}

\begin{DoxyCode}
    : stage(fetch_width, stage_name, g_cfg->_root["cpu"]["backend"]["ino_pipe"]["
      fetch"], clk),
      _e_icache ("l1_i_0", g_cfg->_root["cpu"]["backend"]["mem"]["l1_i_0"])
{
    _bp_to_fetch_port = &bp_to_fetch_port;
    _fetch_to_bp_port = &fetch_to_bp_port;
    _fetch_to_decode_port = &fetch_to_decode_port;
    _iQUE = iQUE;
    _iROB = iROB;
    _insListIndx = 0;
    _switch_to_frontend = false;
    _fetched_so_far = 0;
}
\end{DoxyCode}
\hypertarget{classfetch_a7bb4278b048d48d4225cb44b6553b3d6}{
\index{fetch@{fetch}!$\sim$fetch@{$\sim$fetch}}
\index{$\sim$fetch@{$\sim$fetch}!fetch@{fetch}}
\subsubsection[{$\sim$fetch}]{\setlength{\rightskip}{0pt plus 5cm}fetch::$\sim$fetch (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}}
\label{classfetch_a7bb4278b048d48d4225cb44b6553b3d6}

\begin{DoxyCode}
{}
\end{DoxyCode}


\subsection{Member Function Documentation}
\hypertarget{classfetch_af54aeae9d6168f3c25ce11b8c2f60d2a}{
\index{fetch@{fetch}!doFETCH@{doFETCH}}
\index{doFETCH@{doFETCH}!fetch@{fetch}}
\subsubsection[{doFETCH}]{\setlength{\rightskip}{0pt plus 5cm}{\bf SIM\_\-MODE} fetch::doFETCH (
\begin{DoxyParamCaption}
\item[{{\bf FRONTEND\_\-STATUS}}]{frontend\_\-status}
\end{DoxyParamCaption}
)}}
\label{classfetch_af54aeae9d6168f3c25ce11b8c2f60d2a}

\begin{DoxyCode}
                                                        {
    dbg.print (DBG_FETCH, "%s: (cyc: %d)\n", _stage_name.c_str (), _clk->now ());
      
    /* STAT */
    regStat ();
    PIPE_ACTIVITY pipe_stall = PIPE_STALL;

    /* SQUASH HANDLING */
    if (g_var.g_pipe_state == PIPE_FLUSH) { squash (); }
    if (g_var.g_pipe_state == PIPE_NORMAL) {
        pipe_stall = fetchImpl (frontend_status);
    }

    /* STAT */
    if (pipe_stall == PIPE_STALL) s_stall_cycles++;

    if (_switch_to_frontend) {
        _switch_to_frontend = false;
        return FRONT_END;
    }
        return BACK_END;
}
\end{DoxyCode}


Here is the call graph for this function:




Here is the caller graph for this function:




The documentation for this class was generated from the following files:\begin{DoxyCompactItemize}
\item 
/home/milad/esc\_\-project/svn/PARS/src/backend/ino/\hyperlink{ino_2fetch_8h}{fetch.h}\item 
/home/milad/esc\_\-project/svn/PARS/src/backend/ino/\hyperlink{ino_2fetch_8cpp}{fetch.cpp}\end{DoxyCompactItemize}
