// Seed: 561249075
`timescale 1ps / 1ps
module module_0;
  logic id_1;
  assign {id_1, 1} = id_0;
  logic id_2;
  type_5(
      1, 1
  );
endmodule
