0.7
2020.2
May 22 2025
00:13:55
C:/Users/ADMIN1/Vivado_projects/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,uvm,,,,,,
C:/Users/ADMIN1/Vivado_projects/project_1/project_1.srcs/sim_1/new/memory_tb.sv,1759518271,systemVerilog,,,,memory_tb,,uvm,../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/ADMIN1/Vivado_projects/project_1/project_1.srcs/sim_1/new/tb_ALU.sv,1758656335,systemVerilog,,,,tb_alu,,uvm,../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/ADMIN1/Vivado_projects/project_1/project_1.srcs/sim_1/new/tb_register_file.sv,1758664176,systemVerilog,,,,tb_register_file,,uvm,../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/ADMIN1/Vivado_projects/project_1/project_1.srcs/sources_1/new/ALU.sv,1758656330,systemVerilog,C:/Users/ADMIN1/Vivado_projects/project_1/project_1.srcs/sim_1/new/tb_ALU.sv,C:/Users/ADMIN1/Vivado_projects/project_1/project_1.srcs/sim_1/new/tb_ALU.sv,,$unit_ALU_sv_2431056135;ALU,,uvm,../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/ADMIN1/Vivado_projects/project_1/project_1.srcs/sources_1/new/memory.sv,1759507980,systemVerilog,,C:/Users/ADMIN1/Vivado_projects/project_1/project_1.srcs/sim_1/new/memory_tb.sv,,memory,,uvm,../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/ADMIN1/Vivado_projects/project_1/project_1.srcs/sources_1/new/register_file.sv,1759255173,systemVerilog,,C:/Users/ADMIN1/Vivado_projects/project_1/project_1.srcs/sim_1/new/tb_register_file.sv,,regfile,,uvm,../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
