################################################################################
##$Date: 2007/08/01 23:10:49 $
##$RCSfile: attributes_ucf.ejava,v $
##$Revision: 1.1.2.1 $
################################################################################
##   ____  ____ 
##  /   /\/   / 
## /___/  \  /    Vendor: Xilinx 
## \   \   \/     Version : 1.7
##  \   \         Application : RocketIO GTP Wizard 
##  /   /         Filename : gtp_attributes.ucf
## /___/   /\     
## \   \  /  \ 
##  \___\/\___\ 
##
##
## MGT ATTRIBUTES 
## This file contains the attributes for the active and unused MGTs in the
## design. If you would like to use this files in your design, please make
## sure that the path to the MGT instance is correct.
## Generated by Xilinx RocketIO Wizard
##

############################## Active MGT Attributes #######################
 
 
 
##___________________________SharedAttributes________________________

##------------------------TileandPLLAttributes---------------------

INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CLK25_DIVIDER = 4; 
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CLKINDC_B = TRUE;   
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i OOB_CLK_DIVIDER = 4;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i OVERSAMPLE_MODE = "FALSE";
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i PLL_DIVSEL_FB = 5;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i PLL_DIVSEL_REF = 2;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i PLL_TXDIVSEL_COMM_OUT = 1;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i TX_SYNC_FILTERB = 1;   


##____________________TransmitInterfaceAttributes___________________

##----------------- TXBufferingandPhaseAlignment-------------------   

INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i TX_BUFFER_USE_0 = "TRUE";
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i TX_XCLK_SEL_0 = "TXOUT";
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i TXRX_INVERT_0 = 5'b00000;

INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i TX_BUFFER_USE_1 = "TRUE";
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i TX_XCLK_SEL_1 = "TXOUT";
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i TXRX_INVERT_1 = 5'b00000;             

##-------------------TXSerialLineRatesettings---------------------   

INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i PLL_TXDIVSEL_OUT_0 = 1;

INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i PLL_TXDIVSEL_OUT_1 = 1;

##-------------------TXDriverandOOBsignalling--------------------  

INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i TX_DIFF_BOOST_0 = "TRUE";

INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i TX_DIFF_BOOST_1 = "TRUE";

##---------------- TXPipeControlforPCIExpress/SATA ---------------

INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i COM_BURST_VAL_0 = 4'b1111;

INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i COM_BURST_VAL_1 = 4'b1111;

##_______________________ReceiveInterfaceAttributes ________________

##---------- RX Driver,OOBsignalling,CouplingandEq,CDR -------------  

INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i AC_CAP_DIS_0 = "TRUE";
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i OOBDETECT_THRESHOLD_0 = 3'b001;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i PMA_CDR_SCAN_0 = 27'h6c08040;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i PMA_RX_CFG_0 = 25'h09f0089;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i RCV_TERM_GND_0 = "FALSE";
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i RCV_TERM_MID_0 = "FALSE";
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i RCV_TERM_VTTRX_0 = "TRUE";
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i TERMINATION_IMP_0 = 50;

INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i AC_CAP_DIS_1 = "TRUE";
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i OOBDETECT_THRESHOLD_1 = 3'b001;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i PMA_CDR_SCAN_1 = 27'h6c08040;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i PMA_RX_CFG_1 = 25'h09f0089;  
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i RCV_TERM_GND_1 = "FALSE";
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i RCV_TERM_MID_1 = "FALSE";
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i RCV_TERM_VTTRX_1 = "TRUE";
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i TERMINATION_IMP_1 = 50;

INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i TERMINATION_CTRL = 5'b10100;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i TERMINATION_OVRD = "FALSE";

##-------------------RXSerialLineRateAttributes------------------   

INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i PLL_RXDIVSEL_OUT_0 = 1;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i PLL_SATA_0  = "FALSE";

INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i PLL_RXDIVSEL_OUT_1 = 1;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i PLL_SATA_1  = "FALSE";

##---------------------PRBSDetectionAttributes---------------------  

INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i PRBS_ERR_THRESHOLD_0 = 32'h00000001;

INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i PRBS_ERR_THRESHOLD_1 = 32'h00000001;

##-------------- CommaDetectionandAlignmentAttributes -------------  

INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i ALIGN_COMMA_WORD_0 = 1;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i COMMA_10B_ENABLE_0 = 10'b1111111111;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i COMMA_DOUBLE_0 = "FALSE";
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i DEC_MCOMMA_DETECT_0 = "TRUE";
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i DEC_PCOMMA_DETECT_0 = "TRUE";
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i DEC_VALID_COMMA_ONLY_0 = "FALSE";
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i MCOMMA_10B_VALUE_0 = 10'b1010000011;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i MCOMMA_DETECT_0 = "TRUE";
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i PCOMMA_10B_VALUE_0 = 10'b0101111100;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i PCOMMA_DETECT_0 = "TRUE";
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i RX_SLIDE_MODE_0 = "PCS";

INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i ALIGN_COMMA_WORD_1 = 1;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i COMMA_10B_ENABLE_1 = 10'b1111111111;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i COMMA_DOUBLE_1 = "FALSE";
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i DEC_MCOMMA_DETECT_1 = "TRUE";
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i DEC_PCOMMA_DETECT_1 = "TRUE";
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i DEC_VALID_COMMA_ONLY_1 = "FALSE";
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i MCOMMA_10B_VALUE_1 = 10'b1010000011;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i MCOMMA_DETECT_1 = "TRUE";
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i PCOMMA_10B_VALUE_1 = 10'b0101111100;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i PCOMMA_DETECT_1 = "TRUE";
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i RX_SLIDE_MODE_1 = "PCS";

##---------------- RXLoss-of-syncStateMachineAttributes -----------  

INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i RX_LOSS_OF_SYNC_FSM_0 = "FALSE";
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i RX_LOS_INVALID_INCR_0 = 1;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i RX_LOS_THRESHOLD_0 = 4;

INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i RX_LOSS_OF_SYNC_FSM_1 = "FALSE";
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i RX_LOS_INVALID_INCR_1 = 1;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i RX_LOS_THRESHOLD_1 = 4;

##------------ RX ElasticBufferandPhasealignmentAttributes -------   

INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i RX_BUFFER_USE_0 = "TRUE";
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i RX_XCLK_SEL_0 = "RXREC";

INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i RX_BUFFER_USE_1 = "TRUE";
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i RX_XCLK_SEL_1 = "RXREC";      

##----------------------ClockCorrectionAttributes------------------   

INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CLK_CORRECT_USE_0 = "TRUE";
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CLK_COR_ADJ_LEN_0 = 1;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CLK_COR_DET_LEN_0 = 1;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CLK_COR_INSERT_IDLE_FLAG_0 = "FALSE";
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CLK_COR_KEEP_IDLE_0 = "FALSE";
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CLK_COR_MAX_LAT_0 = 18;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CLK_COR_MIN_LAT_0 = 16;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CLK_COR_PRECEDENCE_0 = "TRUE";
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CLK_COR_REPEAT_WAIT_0 = 0;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CLK_COR_SEQ_1_1_0 = 10'b0100011100;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CLK_COR_SEQ_1_2_0 = 10'b0000000000;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CLK_COR_SEQ_1_3_0 = 10'b0000000000;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CLK_COR_SEQ_1_4_0 = 10'b0000000000;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CLK_COR_SEQ_1_ENABLE_0 = 4'b0001;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CLK_COR_SEQ_2_1_0 = 10'b0100011100;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CLK_COR_SEQ_2_2_0 = 10'b0000000000;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CLK_COR_SEQ_2_3_0 = 10'b0000000000;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CLK_COR_SEQ_2_4_0 = 10'b0000000000;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CLK_COR_SEQ_2_ENABLE_0 = 4'b0000;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CLK_COR_SEQ_2_USE_0 = "FALSE";
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i RX_DECODE_SEQ_MATCH_0 = "TRUE";
 
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CLK_CORRECT_USE_1 = "TRUE";
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CLK_COR_ADJ_LEN_1 = 1;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CLK_COR_DET_LEN_1 = 1;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CLK_COR_INSERT_IDLE_FLAG_1 = "FALSE";
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CLK_COR_KEEP_IDLE_1 = "FALSE";
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CLK_COR_MAX_LAT_1 = 18;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CLK_COR_MIN_LAT_1 = 16;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CLK_COR_PRECEDENCE_1 = "TRUE";
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CLK_COR_REPEAT_WAIT_1 = 0;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CLK_COR_SEQ_1_1_1 = 10'b0100011100;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CLK_COR_SEQ_1_2_1 = 10'b0000000000;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CLK_COR_SEQ_1_3_1 = 10'b0000000000;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CLK_COR_SEQ_1_4_1 = 10'b0000000000;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CLK_COR_SEQ_1_ENABLE_1 = 4'b0001;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CLK_COR_SEQ_2_1_1 = 10'b0100011100;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CLK_COR_SEQ_2_2_1 = 10'b0000000000;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CLK_COR_SEQ_2_3_1 = 10'b0000000000;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CLK_COR_SEQ_2_4_1 = 10'b0000000000;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CLK_COR_SEQ_2_ENABLE_1 = 4'b0000;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CLK_COR_SEQ_2_USE_1 = "FALSE";
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i RX_DECODE_SEQ_MATCH_1 = "TRUE";

##----------------------ChannelBondingAttributes-------------------   

INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CHAN_BOND_1_MAX_SKEW_0 = 7;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CHAN_BOND_2_MAX_SKEW_0 = 7;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CHAN_BOND_SEQ_1_1_0 = 10'b0000000000;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CHAN_BOND_SEQ_1_2_0 = 10'b0000000000;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CHAN_BOND_SEQ_1_3_0 = 10'b0000000000;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CHAN_BOND_SEQ_1_4_0 = 10'b0000000000;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CHAN_BOND_SEQ_1_ENABLE_0 = 4'b0000;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CHAN_BOND_SEQ_2_1_0 = 10'b0000000000;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CHAN_BOND_SEQ_2_2_0 = 10'b0000000000;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CHAN_BOND_SEQ_2_3_0 = 10'b0000000000;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CHAN_BOND_SEQ_2_4_0 = 10'b0000000000;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CHAN_BOND_SEQ_2_ENABLE_0 = 4'b0000;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CHAN_BOND_SEQ_2_USE_0 = "FALSE";  
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CHAN_BOND_SEQ_LEN_0 = 1;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i PCI_EXPRESS_MODE_0 = "FALSE";   
 
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CHAN_BOND_1_MAX_SKEW_1 = 7;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CHAN_BOND_2_MAX_SKEW_1 = 7;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CHAN_BOND_SEQ_1_1_1 = 10'b0000000000;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CHAN_BOND_SEQ_1_2_1 = 10'b0000000000;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CHAN_BOND_SEQ_1_3_1 = 10'b0000000000;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CHAN_BOND_SEQ_1_4_1 = 10'b0000000000;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CHAN_BOND_SEQ_1_ENABLE_1 = 4'b0000;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CHAN_BOND_SEQ_2_1_1 = 10'b0000000000;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CHAN_BOND_SEQ_2_2_1 = 10'b0000000000;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CHAN_BOND_SEQ_2_3_1 = 10'b0000000000;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CHAN_BOND_SEQ_2_4_1 = 10'b0000000000;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CHAN_BOND_SEQ_2_ENABLE_1 = 4'b0000;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CHAN_BOND_SEQ_2_USE_1 = "FALSE";  
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i CHAN_BOND_SEQ_LEN_1 = 1;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i PCI_EXPRESS_MODE_1 = "FALSE";

##---------------- RXAttributesforPCIExpress/SATA---------------

INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i RX_STATUS_FMT_0 = "PCIE";
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i SATA_BURST_VAL_0 = 3'b100;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i SATA_IDLE_VAL_0 = 3'b100;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i SATA_MAX_BURST_0 = 7;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i SATA_MAX_INIT_0 = 22;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i SATA_MAX_WAKE_0 = 7;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i SATA_MIN_BURST_0 = 4;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i SATA_MIN_INIT_0 = 12;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i SATA_MIN_WAKE_0 = 4;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i TRANS_TIME_FROM_P2_0 = 16'h0000;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i TRANS_TIME_NON_P2_0 = 16'h0000;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i TRANS_TIME_TO_P2_0 = 16'h0000;
 
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i RX_STATUS_FMT_1 = "PCIE";
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i SATA_BURST_VAL_1 = 3'b100;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i SATA_IDLE_VAL_1 = 3'b100;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i SATA_MAX_BURST_1 = 7;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i SATA_MAX_INIT_1 = 22;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i SATA_MAX_WAKE_1 = 7;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i SATA_MIN_BURST_1 = 4;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i SATA_MIN_INIT_1 = 12;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i SATA_MIN_WAKE_1 = 4;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i TRANS_TIME_FROM_P2_1 = 16'h0000;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i TRANS_TIME_NON_P2_1 = 16'h0000;
INST pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i TRANS_TIME_TO_P2_1 = 16'h0000;

