Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu May 12 21:20:55 2022
| Host         : DESKTOP-CCQ71SS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    50 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            4 |
| No           | No                    | Yes                    |               5 |            1 |
| No           | Yes                   | No                     |              13 |            4 |
| Yes          | No                    | No                     |               3 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              13 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+------------------------------+-----------------------------+------------------+----------------+--------------+
|      Clock Signal      |         Enable Signal        |       Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------+------------------------------+-----------------------------+------------------+----------------+--------------+
|  Clock500kHz           |                              |                             |                1 |              1 |         1.00 |
|  Clock500kHz           | temp                         |                             |                1 |              1 |         1.00 |
|  LED0_R_reg_i_1_n_0    |                              |                             |                1 |              1 |         1.00 |
|  Clock100MHz_IBUF_BUFG |                              |                             |                2 |              2 |         1.00 |
|  Clock100MHz_IBUF_BUFG | FSM_onehot_State_reg_n_0_[2] |                             |                2 |              2 |         1.00 |
|  Clock500kHz           | bitcounter[3]_i_2_n_0        | bitdone                     |                1 |              4 |         4.00 |
|  Clock100MHz_IBUF_BUFG |                              | clear                       |                2 |              8 |         4.00 |
|  Clock100MHz_IBUF_BUFG | FSM_onehot_State_reg_n_0_[2] | timecounter[10]_i_1_n_0     |                3 |              9 |         3.00 |
|  Clock100MHz_IBUF_BUFG |                              | FSM_onehot_State[4]_i_1_n_0 |                3 |             10 |         3.33 |
+------------------------+------------------------------+-----------------------------+------------------+----------------+--------------+


