// Seed: 2015483805
module module_0 (
    input  tri1 id_0,
    input  wand id_1,
    output tri0 id_2,
    output wand id_3
);
  assign id_2 = 1;
  module_2 modCall_1 (
      id_2,
      id_2,
      id_3,
      id_1
  );
  assign modCall_1.type_5 = 0;
endmodule
module module_1 (
    input  tri  id_0,
    input  wand id_1,
    output tri1 id_2
);
  wor  id_4;
  wire id_5;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_2,
      id_2
  );
  assign modCall_1.type_1 = 0;
  wire id_6;
  for (id_7 = id_0; ~id_4; id_7 = 1) begin : LABEL_0
    assign id_4 = 1;
  end
endmodule
module module_2 (
    output tri0 id_0,
    output tri0 id_1,
    output wand id_2,
    input  wand id_3
);
endmodule
