Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/karenTatiana/Desktop/Arquetectura-de-Computadores/Procesador6/Procesador6/Tb_union_isim_beh.exe -prj C:/Users/karenTatiana/Desktop/Arquetectura-de-Computadores/Procesador6/Procesador6/Tb_union_beh.prj work.Tb_union 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/karenTatiana/Desktop/Arquetectura-de-Computadores/Procesador6/Procesador6/../WindowsManager.vhd" into library work
Parsing VHDL file "C:/Users/karenTatiana/Desktop/Arquetectura-de-Computadores/Procesador6/Procesador6/../SEU30.vhd" into library work
Parsing VHDL file "C:/Users/karenTatiana/Desktop/Arquetectura-de-Computadores/Procesador6/Procesador6/../SEU2.vhd" into library work
Parsing VHDL file "C:/Users/karenTatiana/Desktop/Arquetectura-de-Computadores/Procesador6/Procesador6/../SEU.vhd" into library work
Parsing VHDL file "C:/Users/karenTatiana/Desktop/Arquetectura-de-Computadores/Procesador6/Procesador6/../Register_File.vhd" into library work
Parsing VHDL file "C:/Users/karenTatiana/Desktop/Arquetectura-de-Computadores/Procesador6/Procesador6/../PSR_Modifier.vhd" into library work
Parsing VHDL file "C:/Users/karenTatiana/Desktop/Arquetectura-de-Computadores/Procesador6/Procesador6/../PSR.vhd" into library work
Parsing VHDL file "C:/Users/karenTatiana/Desktop/Arquetectura-de-Computadores/Procesador6/Procesador6/../PC.vhd" into library work
Parsing VHDL file "C:/Users/karenTatiana/Desktop/Arquetectura-de-Computadores/Procesador6/Procesador6/../MUXUP.vhd" into library work
Parsing VHDL file "C:/Users/karenTatiana/Desktop/Arquetectura-de-Computadores/Procesador6/Procesador6/../MUXRF.vhd" into library work
Parsing VHDL file "C:/Users/karenTatiana/Desktop/Arquetectura-de-Computadores/Procesador6/Procesador6/../MuxDataMemory.vhd" into library work
Parsing VHDL file "C:/Users/karenTatiana/Desktop/Arquetectura-de-Computadores/Procesador6/Procesador6/../MUX.vhd" into library work
Parsing VHDL file "C:/Users/karenTatiana/Desktop/Arquetectura-de-Computadores/Procesador6/Procesador6/../IM.vhd" into library work
Parsing VHDL file "C:/Users/karenTatiana/Desktop/Arquetectura-de-Computadores/Procesador6/Procesador6/../DataMemory.vhd" into library work
Parsing VHDL file "C:/Users/karenTatiana/Desktop/Arquetectura-de-Computadores/Procesador6/Procesador6/../CU.vhd" into library work
Parsing VHDL file "C:/Users/karenTatiana/Desktop/Arquetectura-de-Computadores/Procesador6/Procesador6/../ALU.vhd" into library work
Parsing VHDL file "C:/Users/karenTatiana/Desktop/Arquetectura-de-Computadores/Procesador6/Procesador6/../Add.vhd" into library work
Parsing VHDL file "C:/Users/karenTatiana/Desktop/Arquetectura-de-Computadores/Procesador6/Procesador6/../Union.vhd" into library work
Parsing VHDL file "C:/Users/karenTatiana/Desktop/Arquetectura-de-Computadores/Procesador6/Procesador6/Tb_union.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package textio
Compiling package numeric_std
Compiling architecture arqpc of entity PC [pc_default]
Compiling architecture arqadd of entity Add [add_default]
Compiling architecture arqinstructionmemory of entity instructionMemory [instructionmemory_default]
Compiling architecture arq_register_file of entity Register_file [register_file_default]
Compiling architecture arqseu of entity SEU [seu_default]
Compiling architecture arqmux of entity MUX [mux_default]
Compiling architecture arq_cu of entity CU [cu_default]
Compiling architecture arqalu of entity ALU [alu_default]
Compiling architecture behavioral of entity PSR_Modifier [psr_modifier_default]
Compiling architecture arq_psr of entity PSR [psr_default]
Compiling architecture arq_wm of entity WindowsManager [windowsmanager_default]
Compiling architecture behavioral of entity DataMemory [datamemory_default]
Compiling architecture behavioral of entity MuxDataMemory [muxdatamemory_default]
Compiling architecture behavioral of entity MUXRF [muxrf_default]
Compiling architecture behavioral of entity SEU22 [seu22_default]
Compiling architecture behavioral of entity SEU30 [seu30_default]
Compiling architecture behavioral of entity MUXUP [muxup_default]
Compiling architecture arq_union of entity Union [union_default]
Compiling architecture behavior of entity tb_union
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 43 VHDL Units
Built simulation executable C:/Users/karenTatiana/Desktop/Arquetectura-de-Computadores/Procesador6/Procesador6/Tb_union_isim_beh.exe
Fuse Memory Usage: 37432 KB
Fuse CPU Usage: 952 ms
