// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module feedforward_stream_feedforward_stream_Pipeline_VITIS_LOOP_49_12 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        layer2_quant_reload,
        layer2_quant_1_reload,
        layer2_quant_2_reload,
        layer2_quant_3_reload,
        layer2_quant_4_reload,
        layer2_quant_5_reload,
        layer2_quant_6_reload,
        layer2_quant_7_reload,
        layer2_quant_8_reload,
        layer2_quant_9_reload,
        layer2_quant_10_reload,
        layer2_quant_11_reload,
        layer2_quant_12_reload,
        layer2_quant_13_reload,
        layer2_quant_14_reload,
        layer2_quant_15_reload,
        layer2_quant_16_reload,
        layer2_quant_17_reload,
        layer2_quant_18_reload,
        layer2_quant_19_reload,
        layer2_quant_20_reload,
        layer2_quant_21_reload,
        layer2_quant_22_reload,
        layer2_quant_23_reload,
        layer2_quant_24_reload,
        layer2_quant_25_reload,
        layer2_quant_26_reload,
        layer2_quant_27_reload,
        layer2_quant_28_reload,
        layer2_quant_29_reload,
        layer2_quant_30_reload,
        layer2_quant_31_reload,
        layer2_quant_32_reload,
        layer2_quant_33_reload,
        layer2_quant_34_reload,
        layer2_quant_35_reload,
        layer2_quant_36_reload,
        layer2_quant_37_reload,
        layer2_quant_38_reload,
        layer2_quant_39_reload,
        layer2_quant_40_reload,
        layer2_quant_41_reload,
        layer2_quant_42_reload,
        layer2_quant_43_reload,
        layer2_quant_44_reload,
        layer2_quant_45_reload,
        layer2_quant_46_reload,
        layer2_quant_47_reload,
        layer2_quant_48_reload,
        layer2_quant_49_reload,
        layer2_quant_50_reload,
        layer2_quant_51_reload,
        layer2_quant_52_reload,
        layer2_quant_53_reload,
        layer2_quant_54_reload,
        layer2_quant_55_reload,
        layer2_quant_56_reload,
        layer2_quant_57_reload,
        layer2_quant_58_reload,
        layer2_quant_59_reload,
        layer2_quant_60_reload,
        layer2_quant_61_reload,
        layer2_quant_62_reload,
        layer2_quant_63_reload,
        layer3_activations_address0,
        layer3_activations_ce0,
        layer3_activations_we0,
        layer3_activations_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] layer2_quant_reload;
input  [31:0] layer2_quant_1_reload;
input  [31:0] layer2_quant_2_reload;
input  [31:0] layer2_quant_3_reload;
input  [31:0] layer2_quant_4_reload;
input  [31:0] layer2_quant_5_reload;
input  [31:0] layer2_quant_6_reload;
input  [31:0] layer2_quant_7_reload;
input  [31:0] layer2_quant_8_reload;
input  [31:0] layer2_quant_9_reload;
input  [31:0] layer2_quant_10_reload;
input  [31:0] layer2_quant_11_reload;
input  [31:0] layer2_quant_12_reload;
input  [31:0] layer2_quant_13_reload;
input  [31:0] layer2_quant_14_reload;
input  [31:0] layer2_quant_15_reload;
input  [31:0] layer2_quant_16_reload;
input  [31:0] layer2_quant_17_reload;
input  [31:0] layer2_quant_18_reload;
input  [31:0] layer2_quant_19_reload;
input  [31:0] layer2_quant_20_reload;
input  [31:0] layer2_quant_21_reload;
input  [31:0] layer2_quant_22_reload;
input  [31:0] layer2_quant_23_reload;
input  [31:0] layer2_quant_24_reload;
input  [31:0] layer2_quant_25_reload;
input  [31:0] layer2_quant_26_reload;
input  [31:0] layer2_quant_27_reload;
input  [31:0] layer2_quant_28_reload;
input  [31:0] layer2_quant_29_reload;
input  [31:0] layer2_quant_30_reload;
input  [31:0] layer2_quant_31_reload;
input  [31:0] layer2_quant_32_reload;
input  [31:0] layer2_quant_33_reload;
input  [31:0] layer2_quant_34_reload;
input  [31:0] layer2_quant_35_reload;
input  [31:0] layer2_quant_36_reload;
input  [31:0] layer2_quant_37_reload;
input  [31:0] layer2_quant_38_reload;
input  [31:0] layer2_quant_39_reload;
input  [31:0] layer2_quant_40_reload;
input  [31:0] layer2_quant_41_reload;
input  [31:0] layer2_quant_42_reload;
input  [31:0] layer2_quant_43_reload;
input  [31:0] layer2_quant_44_reload;
input  [31:0] layer2_quant_45_reload;
input  [31:0] layer2_quant_46_reload;
input  [31:0] layer2_quant_47_reload;
input  [31:0] layer2_quant_48_reload;
input  [31:0] layer2_quant_49_reload;
input  [31:0] layer2_quant_50_reload;
input  [31:0] layer2_quant_51_reload;
input  [31:0] layer2_quant_52_reload;
input  [31:0] layer2_quant_53_reload;
input  [31:0] layer2_quant_54_reload;
input  [31:0] layer2_quant_55_reload;
input  [31:0] layer2_quant_56_reload;
input  [31:0] layer2_quant_57_reload;
input  [31:0] layer2_quant_58_reload;
input  [31:0] layer2_quant_59_reload;
input  [31:0] layer2_quant_60_reload;
input  [31:0] layer2_quant_61_reload;
input  [31:0] layer2_quant_62_reload;
input  [31:0] layer2_quant_63_reload;
output  [3:0] layer3_activations_address0;
output   layer3_activations_ce0;
output   layer3_activations_we0;
output  [31:0] layer3_activations_d0;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln49_fu_565_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [3:0] x_1_reg_1847;
wire    ap_block_pp0_stage0_11001;
reg   [3:0] x_1_reg_1847_pp0_iter1_reg;
wire   [2:0] add_ln54_2_fu_1237_p2;
reg   [2:0] add_ln54_2_reg_1856;
wire   [2:0] add_ln54_5_fu_1263_p2;
reg   [2:0] add_ln54_5_reg_1861;
wire   [2:0] add_ln54_9_fu_1289_p2;
reg   [2:0] add_ln54_9_reg_1866;
wire   [2:0] add_ln54_12_fu_1315_p2;
reg   [2:0] add_ln54_12_reg_1871;
wire   [2:0] add_ln54_17_fu_1341_p2;
reg   [2:0] add_ln54_17_reg_1876;
wire   [2:0] add_ln54_20_fu_1367_p2;
reg   [2:0] add_ln54_20_reg_1881;
wire   [2:0] add_ln54_24_fu_1393_p2;
reg   [2:0] add_ln54_24_reg_1886;
wire   [2:0] add_ln54_27_fu_1419_p2;
reg   [2:0] add_ln54_27_reg_1891;
wire   [2:0] add_ln54_33_fu_1445_p2;
reg   [2:0] add_ln54_33_reg_1896;
wire   [2:0] add_ln54_36_fu_1471_p2;
reg   [2:0] add_ln54_36_reg_1901;
wire   [2:0] add_ln54_40_fu_1497_p2;
reg   [2:0] add_ln54_40_reg_1906;
wire   [2:0] add_ln54_43_fu_1523_p2;
reg   [2:0] add_ln54_43_reg_1911;
wire   [2:0] add_ln54_48_fu_1549_p2;
reg   [2:0] add_ln54_48_reg_1916;
wire   [2:0] add_ln54_51_fu_1575_p2;
reg   [2:0] add_ln54_51_reg_1921;
wire   [2:0] add_ln54_55_fu_1601_p2;
reg   [2:0] add_ln54_55_reg_1926;
wire   [2:0] add_ln54_58_fu_1627_p2;
reg   [2:0] add_ln54_58_reg_1931;
wire   [6:0] cnt_1_fu_1826_p2;
reg   [6:0] cnt_1_reg_1936;
wire   [63:0] zext_ln49_fu_1832_p1;
wire    ap_block_pp0_stage0;
reg   [3:0] x_fu_156;
wire   [3:0] add_ln49_fu_571_p2;
wire    ap_loop_init;
reg   [3:0] ap_sig_allocacmp_x_1;
reg    layer3_activations_we0_local;
wire   [31:0] zext_ln51_1_fu_1836_p1;
reg    layer3_activations_ce0_local;
wire   [0:0] cnt_fu_577_p2;
wire   [0:0] icmp_ln23_fu_587_p2;
wire   [0:0] icmp_ln23_1_fu_597_p2;
wire   [0:0] icmp_ln23_2_fu_607_p2;
wire   [0:0] icmp_ln23_3_fu_617_p2;
wire   [0:0] icmp_ln23_4_fu_627_p2;
wire   [0:0] icmp_ln23_5_fu_637_p2;
wire   [0:0] icmp_ln23_6_fu_647_p2;
wire   [0:0] icmp_ln23_7_fu_657_p2;
wire   [0:0] icmp_ln23_8_fu_667_p2;
wire   [0:0] icmp_ln23_9_fu_677_p2;
wire   [0:0] icmp_ln23_10_fu_687_p2;
wire   [0:0] icmp_ln23_11_fu_697_p2;
wire   [0:0] icmp_ln23_12_fu_707_p2;
wire   [0:0] icmp_ln23_13_fu_717_p2;
wire   [0:0] icmp_ln23_14_fu_727_p2;
wire   [0:0] icmp_ln23_15_fu_737_p2;
wire   [0:0] icmp_ln23_16_fu_747_p2;
wire   [0:0] icmp_ln23_17_fu_757_p2;
wire   [0:0] icmp_ln23_18_fu_767_p2;
wire   [0:0] icmp_ln23_19_fu_777_p2;
wire   [0:0] icmp_ln23_20_fu_787_p2;
wire   [0:0] icmp_ln23_21_fu_797_p2;
wire   [0:0] icmp_ln23_22_fu_807_p2;
wire   [0:0] icmp_ln23_23_fu_817_p2;
wire   [0:0] icmp_ln23_24_fu_827_p2;
wire   [0:0] icmp_ln23_25_fu_837_p2;
wire   [0:0] icmp_ln23_26_fu_847_p2;
wire   [0:0] icmp_ln23_27_fu_857_p2;
wire   [0:0] icmp_ln23_28_fu_867_p2;
wire   [0:0] icmp_ln23_29_fu_877_p2;
wire   [0:0] icmp_ln23_30_fu_887_p2;
wire   [0:0] icmp_ln23_31_fu_897_p2;
wire   [0:0] icmp_ln23_32_fu_907_p2;
wire   [0:0] icmp_ln23_33_fu_917_p2;
wire   [0:0] icmp_ln23_34_fu_927_p2;
wire   [0:0] icmp_ln23_35_fu_937_p2;
wire   [0:0] icmp_ln23_36_fu_947_p2;
wire   [0:0] icmp_ln23_37_fu_957_p2;
wire   [0:0] icmp_ln23_38_fu_967_p2;
wire   [0:0] icmp_ln23_39_fu_977_p2;
wire   [0:0] icmp_ln23_40_fu_987_p2;
wire   [0:0] icmp_ln23_41_fu_997_p2;
wire   [0:0] icmp_ln23_42_fu_1007_p2;
wire   [0:0] icmp_ln23_43_fu_1017_p2;
wire   [0:0] icmp_ln23_44_fu_1027_p2;
wire   [0:0] icmp_ln23_45_fu_1037_p2;
wire   [0:0] icmp_ln23_46_fu_1047_p2;
wire   [0:0] icmp_ln23_47_fu_1057_p2;
wire   [0:0] icmp_ln23_48_fu_1067_p2;
wire   [0:0] icmp_ln23_49_fu_1077_p2;
wire   [0:0] icmp_ln23_50_fu_1087_p2;
wire   [0:0] icmp_ln23_51_fu_1097_p2;
wire   [0:0] icmp_ln23_52_fu_1107_p2;
wire   [0:0] icmp_ln23_53_fu_1117_p2;
wire   [0:0] icmp_ln23_54_fu_1127_p2;
wire   [0:0] icmp_ln23_55_fu_1137_p2;
wire   [0:0] icmp_ln23_56_fu_1147_p2;
wire   [0:0] icmp_ln23_57_fu_1157_p2;
wire   [0:0] icmp_ln23_58_fu_1167_p2;
wire   [0:0] icmp_ln23_59_fu_1177_p2;
wire   [0:0] icmp_ln23_60_fu_1187_p2;
wire   [0:0] icmp_ln23_61_fu_1197_p2;
wire   [0:0] icmp_ln23_62_fu_1207_p2;
wire   [1:0] zext_ln51_fu_583_p1;
wire   [1:0] zext_ln22_fu_593_p1;
wire   [1:0] add_ln54_fu_1217_p2;
wire   [1:0] zext_ln22_8_fu_673_p1;
wire   [1:0] zext_ln22_43_fu_1023_p1;
wire   [1:0] add_ln54_1_fu_1227_p2;
wire   [2:0] zext_ln54_2_fu_1233_p1;
wire   [2:0] zext_ln54_1_fu_1223_p1;
wire   [1:0] zext_ln22_41_fu_1003_p1;
wire   [1:0] zext_ln22_52_fu_1113_p1;
wire   [1:0] add_ln54_3_fu_1243_p2;
wire   [1:0] zext_ln22_23_fu_823_p1;
wire   [1:0] zext_ln22_48_fu_1073_p1;
wire   [1:0] add_ln54_4_fu_1253_p2;
wire   [2:0] zext_ln54_5_fu_1259_p1;
wire   [2:0] zext_ln54_4_fu_1249_p1;
wire   [1:0] zext_ln22_45_fu_1043_p1;
wire   [1:0] zext_ln22_58_fu_1173_p1;
wire   [1:0] add_ln54_7_fu_1269_p2;
wire   [1:0] zext_ln22_9_fu_683_p1;
wire   [1:0] zext_ln22_39_fu_983_p1;
wire   [1:0] add_ln54_8_fu_1279_p2;
wire   [2:0] zext_ln54_9_fu_1285_p1;
wire   [2:0] zext_ln54_8_fu_1275_p1;
wire   [1:0] zext_ln22_51_fu_1103_p1;
wire   [1:0] zext_ln22_36_fu_953_p1;
wire   [1:0] add_ln54_10_fu_1295_p2;
wire   [1:0] zext_ln22_26_fu_853_p1;
wire   [1:0] zext_ln22_3_fu_623_p1;
wire   [1:0] add_ln54_11_fu_1305_p2;
wire   [2:0] zext_ln54_12_fu_1311_p1;
wire   [2:0] zext_ln54_11_fu_1301_p1;
wire   [1:0] zext_ln22_16_fu_753_p1;
wire   [1:0] zext_ln22_22_fu_813_p1;
wire   [1:0] add_ln54_15_fu_1321_p2;
wire   [1:0] zext_ln22_20_fu_793_p1;
wire   [1:0] zext_ln22_47_fu_1063_p1;
wire   [1:0] add_ln54_16_fu_1331_p2;
wire   [2:0] zext_ln54_17_fu_1337_p1;
wire   [2:0] zext_ln54_16_fu_1327_p1;
wire   [1:0] zext_ln22_17_fu_763_p1;
wire   [1:0] zext_ln22_15_fu_743_p1;
wire   [1:0] add_ln54_18_fu_1347_p2;
wire   [1:0] zext_ln22_42_fu_1013_p1;
wire   [1:0] zext_ln22_50_fu_1093_p1;
wire   [1:0] add_ln54_19_fu_1357_p2;
wire   [2:0] zext_ln54_20_fu_1363_p1;
wire   [2:0] zext_ln54_19_fu_1353_p1;
wire   [1:0] zext_ln22_13_fu_723_p1;
wire   [1:0] zext_ln22_40_fu_993_p1;
wire   [1:0] add_ln54_22_fu_1373_p2;
wire   [1:0] zext_ln22_24_fu_833_p1;
wire   [1:0] zext_ln22_54_fu_1133_p1;
wire   [1:0] add_ln54_23_fu_1383_p2;
wire   [2:0] zext_ln54_24_fu_1389_p1;
wire   [2:0] zext_ln54_23_fu_1379_p1;
wire   [1:0] zext_ln22_1_fu_603_p1;
wire   [1:0] zext_ln22_31_fu_903_p1;
wire   [1:0] add_ln54_25_fu_1399_p2;
wire   [1:0] zext_ln22_32_fu_913_p1;
wire   [1:0] zext_ln22_49_fu_1083_p1;
wire   [1:0] add_ln54_26_fu_1409_p2;
wire   [2:0] zext_ln54_27_fu_1415_p1;
wire   [2:0] zext_ln54_26_fu_1405_p1;
wire   [1:0] zext_ln22_33_fu_923_p1;
wire   [1:0] zext_ln22_53_fu_1123_p1;
wire   [1:0] add_ln54_31_fu_1425_p2;
wire   [1:0] zext_ln22_28_fu_873_p1;
wire   [1:0] zext_ln54_fu_1213_p1;
wire   [1:0] add_ln54_32_fu_1435_p2;
wire   [2:0] zext_ln54_33_fu_1441_p1;
wire   [2:0] zext_ln54_32_fu_1431_p1;
wire   [1:0] zext_ln22_19_fu_783_p1;
wire   [1:0] zext_ln22_61_fu_1203_p1;
wire   [1:0] add_ln54_34_fu_1451_p2;
wire   [1:0] zext_ln22_60_fu_1193_p1;
wire   [1:0] zext_ln22_59_fu_1183_p1;
wire   [1:0] add_ln54_35_fu_1461_p2;
wire   [2:0] zext_ln54_36_fu_1467_p1;
wire   [2:0] zext_ln54_35_fu_1457_p1;
wire   [1:0] zext_ln22_35_fu_943_p1;
wire   [1:0] zext_ln22_7_fu_663_p1;
wire   [1:0] add_ln54_38_fu_1477_p2;
wire   [1:0] zext_ln22_27_fu_863_p1;
wire   [1:0] zext_ln22_11_fu_703_p1;
wire   [1:0] add_ln54_39_fu_1487_p2;
wire   [2:0] zext_ln54_40_fu_1493_p1;
wire   [2:0] zext_ln54_39_fu_1483_p1;
wire   [1:0] zext_ln22_6_fu_653_p1;
wire   [1:0] zext_ln22_57_fu_1163_p1;
wire   [1:0] add_ln54_41_fu_1503_p2;
wire   [1:0] zext_ln22_5_fu_643_p1;
wire   [1:0] zext_ln22_56_fu_1153_p1;
wire   [1:0] add_ln54_42_fu_1513_p2;
wire   [2:0] zext_ln54_43_fu_1519_p1;
wire   [2:0] zext_ln54_42_fu_1509_p1;
wire   [1:0] zext_ln22_25_fu_843_p1;
wire   [1:0] zext_ln22_55_fu_1143_p1;
wire   [1:0] add_ln54_46_fu_1529_p2;
wire   [1:0] zext_ln22_14_fu_733_p1;
wire   [1:0] zext_ln22_10_fu_693_p1;
wire   [1:0] add_ln54_47_fu_1539_p2;
wire   [2:0] zext_ln54_48_fu_1545_p1;
wire   [2:0] zext_ln54_47_fu_1535_p1;
wire   [1:0] zext_ln22_37_fu_963_p1;
wire   [1:0] zext_ln22_44_fu_1033_p1;
wire   [1:0] add_ln54_49_fu_1555_p2;
wire   [1:0] zext_ln22_18_fu_773_p1;
wire   [1:0] zext_ln22_2_fu_613_p1;
wire   [1:0] add_ln54_50_fu_1565_p2;
wire   [2:0] zext_ln54_51_fu_1571_p1;
wire   [2:0] zext_ln54_50_fu_1561_p1;
wire   [1:0] zext_ln22_46_fu_1053_p1;
wire   [1:0] zext_ln22_30_fu_893_p1;
wire   [1:0] add_ln54_53_fu_1581_p2;
wire   [1:0] zext_ln22_12_fu_713_p1;
wire   [1:0] zext_ln22_29_fu_883_p1;
wire   [1:0] add_ln54_54_fu_1591_p2;
wire   [2:0] zext_ln54_55_fu_1597_p1;
wire   [2:0] zext_ln54_54_fu_1587_p1;
wire   [1:0] zext_ln22_38_fu_973_p1;
wire   [1:0] zext_ln22_21_fu_803_p1;
wire   [1:0] add_ln54_56_fu_1607_p2;
wire   [1:0] zext_ln22_34_fu_933_p1;
wire   [1:0] zext_ln22_4_fu_633_p1;
wire   [1:0] add_ln54_57_fu_1617_p2;
wire   [2:0] zext_ln54_58_fu_1623_p1;
wire   [2:0] zext_ln54_57_fu_1613_p1;
wire   [3:0] zext_ln54_6_fu_1641_p1;
wire   [3:0] zext_ln54_3_fu_1638_p1;
wire   [3:0] add_ln54_6_fu_1644_p2;
wire   [3:0] zext_ln54_13_fu_1657_p1;
wire   [3:0] zext_ln54_10_fu_1654_p1;
wire   [3:0] add_ln54_13_fu_1660_p2;
wire   [4:0] zext_ln54_14_fu_1666_p1;
wire   [4:0] zext_ln54_7_fu_1650_p1;
wire   [4:0] add_ln54_14_fu_1670_p2;
wire   [3:0] zext_ln54_21_fu_1683_p1;
wire   [3:0] zext_ln54_18_fu_1680_p1;
wire   [3:0] add_ln54_21_fu_1686_p2;
wire   [3:0] zext_ln54_28_fu_1699_p1;
wire   [3:0] zext_ln54_25_fu_1696_p1;
wire   [3:0] add_ln54_28_fu_1702_p2;
wire   [4:0] zext_ln54_29_fu_1708_p1;
wire   [4:0] zext_ln54_22_fu_1692_p1;
wire   [4:0] add_ln54_29_fu_1712_p2;
wire   [5:0] zext_ln54_30_fu_1718_p1;
wire   [5:0] zext_ln54_15_fu_1676_p1;
wire   [5:0] add_ln54_30_fu_1722_p2;
wire   [3:0] zext_ln54_37_fu_1735_p1;
wire   [3:0] zext_ln54_34_fu_1732_p1;
wire   [3:0] add_ln54_37_fu_1738_p2;
wire   [3:0] zext_ln54_44_fu_1751_p1;
wire   [3:0] zext_ln54_41_fu_1748_p1;
wire   [3:0] add_ln54_44_fu_1754_p2;
wire   [4:0] zext_ln54_45_fu_1760_p1;
wire   [4:0] zext_ln54_38_fu_1744_p1;
wire   [4:0] add_ln54_45_fu_1764_p2;
wire   [3:0] zext_ln54_52_fu_1777_p1;
wire   [3:0] zext_ln54_49_fu_1774_p1;
wire   [3:0] add_ln54_52_fu_1780_p2;
wire   [3:0] zext_ln54_59_fu_1793_p1;
wire   [3:0] zext_ln54_56_fu_1790_p1;
wire   [3:0] add_ln54_59_fu_1796_p2;
wire   [4:0] zext_ln54_60_fu_1802_p1;
wire   [4:0] zext_ln54_53_fu_1786_p1;
wire   [4:0] add_ln54_60_fu_1806_p2;
wire   [5:0] zext_ln54_61_fu_1812_p1;
wire   [5:0] zext_ln54_46_fu_1770_p1;
wire   [5:0] add_ln54_61_fu_1816_p2;
wire   [6:0] zext_ln54_62_fu_1822_p1;
wire   [6:0] zext_ln54_31_fu_1728_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 x_fu_156 = 4'd0;
#0 ap_done_reg = 1'b0;
end

feedforward_stream_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln49_fu_565_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            x_fu_156 <= add_ln49_fu_571_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            x_fu_156 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln54_12_reg_1871 <= add_ln54_12_fu_1315_p2;
        add_ln54_17_reg_1876 <= add_ln54_17_fu_1341_p2;
        add_ln54_20_reg_1881 <= add_ln54_20_fu_1367_p2;
        add_ln54_24_reg_1886 <= add_ln54_24_fu_1393_p2;
        add_ln54_27_reg_1891 <= add_ln54_27_fu_1419_p2;
        add_ln54_2_reg_1856 <= add_ln54_2_fu_1237_p2;
        add_ln54_33_reg_1896 <= add_ln54_33_fu_1445_p2;
        add_ln54_36_reg_1901 <= add_ln54_36_fu_1471_p2;
        add_ln54_40_reg_1906 <= add_ln54_40_fu_1497_p2;
        add_ln54_43_reg_1911 <= add_ln54_43_fu_1523_p2;
        add_ln54_48_reg_1916 <= add_ln54_48_fu_1549_p2;
        add_ln54_51_reg_1921 <= add_ln54_51_fu_1575_p2;
        add_ln54_55_reg_1926 <= add_ln54_55_fu_1601_p2;
        add_ln54_58_reg_1931 <= add_ln54_58_fu_1627_p2;
        add_ln54_5_reg_1861 <= add_ln54_5_fu_1263_p2;
        add_ln54_9_reg_1866 <= add_ln54_9_fu_1289_p2;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        cnt_1_reg_1936 <= cnt_1_fu_1826_p2;
        x_1_reg_1847 <= ap_sig_allocacmp_x_1;
        x_1_reg_1847_pp0_iter1_reg <= x_1_reg_1847;
    end
end

always @ (*) begin
    if (((icmp_ln49_fu_565_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_x_1 = 4'd0;
    end else begin
        ap_sig_allocacmp_x_1 = x_fu_156;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        layer3_activations_ce0_local = 1'b1;
    end else begin
        layer3_activations_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        layer3_activations_we0_local = 1'b1;
    end else begin
        layer3_activations_we0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln49_fu_571_p2 = (ap_sig_allocacmp_x_1 + 4'd1);

assign add_ln54_10_fu_1295_p2 = (zext_ln22_51_fu_1103_p1 + zext_ln22_36_fu_953_p1);

assign add_ln54_11_fu_1305_p2 = (zext_ln22_26_fu_853_p1 + zext_ln22_3_fu_623_p1);

assign add_ln54_12_fu_1315_p2 = (zext_ln54_12_fu_1311_p1 + zext_ln54_11_fu_1301_p1);

assign add_ln54_13_fu_1660_p2 = (zext_ln54_13_fu_1657_p1 + zext_ln54_10_fu_1654_p1);

assign add_ln54_14_fu_1670_p2 = (zext_ln54_14_fu_1666_p1 + zext_ln54_7_fu_1650_p1);

assign add_ln54_15_fu_1321_p2 = (zext_ln22_16_fu_753_p1 + zext_ln22_22_fu_813_p1);

assign add_ln54_16_fu_1331_p2 = (zext_ln22_20_fu_793_p1 + zext_ln22_47_fu_1063_p1);

assign add_ln54_17_fu_1341_p2 = (zext_ln54_17_fu_1337_p1 + zext_ln54_16_fu_1327_p1);

assign add_ln54_18_fu_1347_p2 = (zext_ln22_17_fu_763_p1 + zext_ln22_15_fu_743_p1);

assign add_ln54_19_fu_1357_p2 = (zext_ln22_42_fu_1013_p1 + zext_ln22_50_fu_1093_p1);

assign add_ln54_1_fu_1227_p2 = (zext_ln22_8_fu_673_p1 + zext_ln22_43_fu_1023_p1);

assign add_ln54_20_fu_1367_p2 = (zext_ln54_20_fu_1363_p1 + zext_ln54_19_fu_1353_p1);

assign add_ln54_21_fu_1686_p2 = (zext_ln54_21_fu_1683_p1 + zext_ln54_18_fu_1680_p1);

assign add_ln54_22_fu_1373_p2 = (zext_ln22_13_fu_723_p1 + zext_ln22_40_fu_993_p1);

assign add_ln54_23_fu_1383_p2 = (zext_ln22_24_fu_833_p1 + zext_ln22_54_fu_1133_p1);

assign add_ln54_24_fu_1393_p2 = (zext_ln54_24_fu_1389_p1 + zext_ln54_23_fu_1379_p1);

assign add_ln54_25_fu_1399_p2 = (zext_ln22_1_fu_603_p1 + zext_ln22_31_fu_903_p1);

assign add_ln54_26_fu_1409_p2 = (zext_ln22_32_fu_913_p1 + zext_ln22_49_fu_1083_p1);

assign add_ln54_27_fu_1419_p2 = (zext_ln54_27_fu_1415_p1 + zext_ln54_26_fu_1405_p1);

assign add_ln54_28_fu_1702_p2 = (zext_ln54_28_fu_1699_p1 + zext_ln54_25_fu_1696_p1);

assign add_ln54_29_fu_1712_p2 = (zext_ln54_29_fu_1708_p1 + zext_ln54_22_fu_1692_p1);

assign add_ln54_2_fu_1237_p2 = (zext_ln54_2_fu_1233_p1 + zext_ln54_1_fu_1223_p1);

assign add_ln54_30_fu_1722_p2 = (zext_ln54_30_fu_1718_p1 + zext_ln54_15_fu_1676_p1);

assign add_ln54_31_fu_1425_p2 = (zext_ln22_33_fu_923_p1 + zext_ln22_53_fu_1123_p1);

assign add_ln54_32_fu_1435_p2 = (zext_ln22_28_fu_873_p1 + zext_ln54_fu_1213_p1);

assign add_ln54_33_fu_1445_p2 = (zext_ln54_33_fu_1441_p1 + zext_ln54_32_fu_1431_p1);

assign add_ln54_34_fu_1451_p2 = (zext_ln22_19_fu_783_p1 + zext_ln22_61_fu_1203_p1);

assign add_ln54_35_fu_1461_p2 = (zext_ln22_60_fu_1193_p1 + zext_ln22_59_fu_1183_p1);

assign add_ln54_36_fu_1471_p2 = (zext_ln54_36_fu_1467_p1 + zext_ln54_35_fu_1457_p1);

assign add_ln54_37_fu_1738_p2 = (zext_ln54_37_fu_1735_p1 + zext_ln54_34_fu_1732_p1);

assign add_ln54_38_fu_1477_p2 = (zext_ln22_35_fu_943_p1 + zext_ln22_7_fu_663_p1);

assign add_ln54_39_fu_1487_p2 = (zext_ln22_27_fu_863_p1 + zext_ln22_11_fu_703_p1);

assign add_ln54_3_fu_1243_p2 = (zext_ln22_41_fu_1003_p1 + zext_ln22_52_fu_1113_p1);

assign add_ln54_40_fu_1497_p2 = (zext_ln54_40_fu_1493_p1 + zext_ln54_39_fu_1483_p1);

assign add_ln54_41_fu_1503_p2 = (zext_ln22_6_fu_653_p1 + zext_ln22_57_fu_1163_p1);

assign add_ln54_42_fu_1513_p2 = (zext_ln22_5_fu_643_p1 + zext_ln22_56_fu_1153_p1);

assign add_ln54_43_fu_1523_p2 = (zext_ln54_43_fu_1519_p1 + zext_ln54_42_fu_1509_p1);

assign add_ln54_44_fu_1754_p2 = (zext_ln54_44_fu_1751_p1 + zext_ln54_41_fu_1748_p1);

assign add_ln54_45_fu_1764_p2 = (zext_ln54_45_fu_1760_p1 + zext_ln54_38_fu_1744_p1);

assign add_ln54_46_fu_1529_p2 = (zext_ln22_25_fu_843_p1 + zext_ln22_55_fu_1143_p1);

assign add_ln54_47_fu_1539_p2 = (zext_ln22_14_fu_733_p1 + zext_ln22_10_fu_693_p1);

assign add_ln54_48_fu_1549_p2 = (zext_ln54_48_fu_1545_p1 + zext_ln54_47_fu_1535_p1);

assign add_ln54_49_fu_1555_p2 = (zext_ln22_37_fu_963_p1 + zext_ln22_44_fu_1033_p1);

assign add_ln54_4_fu_1253_p2 = (zext_ln22_23_fu_823_p1 + zext_ln22_48_fu_1073_p1);

assign add_ln54_50_fu_1565_p2 = (zext_ln22_18_fu_773_p1 + zext_ln22_2_fu_613_p1);

assign add_ln54_51_fu_1575_p2 = (zext_ln54_51_fu_1571_p1 + zext_ln54_50_fu_1561_p1);

assign add_ln54_52_fu_1780_p2 = (zext_ln54_52_fu_1777_p1 + zext_ln54_49_fu_1774_p1);

assign add_ln54_53_fu_1581_p2 = (zext_ln22_46_fu_1053_p1 + zext_ln22_30_fu_893_p1);

assign add_ln54_54_fu_1591_p2 = (zext_ln22_12_fu_713_p1 + zext_ln22_29_fu_883_p1);

assign add_ln54_55_fu_1601_p2 = (zext_ln54_55_fu_1597_p1 + zext_ln54_54_fu_1587_p1);

assign add_ln54_56_fu_1607_p2 = (zext_ln22_38_fu_973_p1 + zext_ln22_21_fu_803_p1);

assign add_ln54_57_fu_1617_p2 = (zext_ln22_34_fu_933_p1 + zext_ln22_4_fu_633_p1);

assign add_ln54_58_fu_1627_p2 = (zext_ln54_58_fu_1623_p1 + zext_ln54_57_fu_1613_p1);

assign add_ln54_59_fu_1796_p2 = (zext_ln54_59_fu_1793_p1 + zext_ln54_56_fu_1790_p1);

assign add_ln54_5_fu_1263_p2 = (zext_ln54_5_fu_1259_p1 + zext_ln54_4_fu_1249_p1);

assign add_ln54_60_fu_1806_p2 = (zext_ln54_60_fu_1802_p1 + zext_ln54_53_fu_1786_p1);

assign add_ln54_61_fu_1816_p2 = (zext_ln54_61_fu_1812_p1 + zext_ln54_46_fu_1770_p1);

assign add_ln54_6_fu_1644_p2 = (zext_ln54_6_fu_1641_p1 + zext_ln54_3_fu_1638_p1);

assign add_ln54_7_fu_1269_p2 = (zext_ln22_45_fu_1043_p1 + zext_ln22_58_fu_1173_p1);

assign add_ln54_8_fu_1279_p2 = (zext_ln22_9_fu_683_p1 + zext_ln22_39_fu_983_p1);

assign add_ln54_9_fu_1289_p2 = (zext_ln54_9_fu_1285_p1 + zext_ln54_8_fu_1275_p1);

assign add_ln54_fu_1217_p2 = (zext_ln51_fu_583_p1 + zext_ln22_fu_593_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign cnt_1_fu_1826_p2 = (zext_ln54_62_fu_1822_p1 + zext_ln54_31_fu_1728_p1);

assign cnt_fu_577_p2 = ((layer2_quant_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_10_fu_687_p2 = ((layer2_quant_11_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_11_fu_697_p2 = ((layer2_quant_12_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_12_fu_707_p2 = ((layer2_quant_13_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_13_fu_717_p2 = ((layer2_quant_14_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_14_fu_727_p2 = ((layer2_quant_15_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_15_fu_737_p2 = ((layer2_quant_16_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_16_fu_747_p2 = ((layer2_quant_17_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_17_fu_757_p2 = ((layer2_quant_18_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_18_fu_767_p2 = ((layer2_quant_19_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_19_fu_777_p2 = ((layer2_quant_20_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_1_fu_597_p2 = ((layer2_quant_2_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_20_fu_787_p2 = ((layer2_quant_21_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_21_fu_797_p2 = ((layer2_quant_22_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_22_fu_807_p2 = ((layer2_quant_23_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_23_fu_817_p2 = ((layer2_quant_24_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_24_fu_827_p2 = ((layer2_quant_25_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_25_fu_837_p2 = ((layer2_quant_26_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_26_fu_847_p2 = ((layer2_quant_27_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_27_fu_857_p2 = ((layer2_quant_28_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_28_fu_867_p2 = ((layer2_quant_29_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_29_fu_877_p2 = ((layer2_quant_30_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_2_fu_607_p2 = ((layer2_quant_3_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_30_fu_887_p2 = ((layer2_quant_31_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_31_fu_897_p2 = ((layer2_quant_32_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_32_fu_907_p2 = ((layer2_quant_33_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_33_fu_917_p2 = ((layer2_quant_34_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_34_fu_927_p2 = ((layer2_quant_35_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_35_fu_937_p2 = ((layer2_quant_36_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_36_fu_947_p2 = ((layer2_quant_37_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_37_fu_957_p2 = ((layer2_quant_38_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_38_fu_967_p2 = ((layer2_quant_39_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_39_fu_977_p2 = ((layer2_quant_40_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_3_fu_617_p2 = ((layer2_quant_4_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_40_fu_987_p2 = ((layer2_quant_41_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_41_fu_997_p2 = ((layer2_quant_42_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_42_fu_1007_p2 = ((layer2_quant_43_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_43_fu_1017_p2 = ((layer2_quant_44_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_44_fu_1027_p2 = ((layer2_quant_45_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_45_fu_1037_p2 = ((layer2_quant_46_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_46_fu_1047_p2 = ((layer2_quant_47_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_47_fu_1057_p2 = ((layer2_quant_48_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_48_fu_1067_p2 = ((layer2_quant_49_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_49_fu_1077_p2 = ((layer2_quant_50_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_4_fu_627_p2 = ((layer2_quant_5_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_50_fu_1087_p2 = ((layer2_quant_51_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_51_fu_1097_p2 = ((layer2_quant_52_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_52_fu_1107_p2 = ((layer2_quant_53_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_53_fu_1117_p2 = ((layer2_quant_54_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_54_fu_1127_p2 = ((layer2_quant_55_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_55_fu_1137_p2 = ((layer2_quant_56_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_56_fu_1147_p2 = ((layer2_quant_57_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_57_fu_1157_p2 = ((layer2_quant_58_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_58_fu_1167_p2 = ((layer2_quant_59_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_59_fu_1177_p2 = ((layer2_quant_60_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_5_fu_637_p2 = ((layer2_quant_6_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_60_fu_1187_p2 = ((layer2_quant_61_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_61_fu_1197_p2 = ((layer2_quant_62_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_62_fu_1207_p2 = ((layer2_quant_63_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_6_fu_647_p2 = ((layer2_quant_7_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_7_fu_657_p2 = ((layer2_quant_8_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_8_fu_667_p2 = ((layer2_quant_9_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_9_fu_677_p2 = ((layer2_quant_10_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_fu_587_p2 = ((layer2_quant_1_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln49_fu_565_p2 = ((ap_sig_allocacmp_x_1 == 4'd10) ? 1'b1 : 1'b0);

assign layer3_activations_address0 = zext_ln49_fu_1832_p1;

assign layer3_activations_ce0 = layer3_activations_ce0_local;

assign layer3_activations_d0 = zext_ln51_1_fu_1836_p1;

assign layer3_activations_we0 = layer3_activations_we0_local;

assign zext_ln22_10_fu_693_p1 = icmp_ln23_10_fu_687_p2;

assign zext_ln22_11_fu_703_p1 = icmp_ln23_11_fu_697_p2;

assign zext_ln22_12_fu_713_p1 = icmp_ln23_12_fu_707_p2;

assign zext_ln22_13_fu_723_p1 = icmp_ln23_13_fu_717_p2;

assign zext_ln22_14_fu_733_p1 = icmp_ln23_14_fu_727_p2;

assign zext_ln22_15_fu_743_p1 = icmp_ln23_15_fu_737_p2;

assign zext_ln22_16_fu_753_p1 = icmp_ln23_16_fu_747_p2;

assign zext_ln22_17_fu_763_p1 = icmp_ln23_17_fu_757_p2;

assign zext_ln22_18_fu_773_p1 = icmp_ln23_18_fu_767_p2;

assign zext_ln22_19_fu_783_p1 = icmp_ln23_19_fu_777_p2;

assign zext_ln22_1_fu_603_p1 = icmp_ln23_1_fu_597_p2;

assign zext_ln22_20_fu_793_p1 = icmp_ln23_20_fu_787_p2;

assign zext_ln22_21_fu_803_p1 = icmp_ln23_21_fu_797_p2;

assign zext_ln22_22_fu_813_p1 = icmp_ln23_22_fu_807_p2;

assign zext_ln22_23_fu_823_p1 = icmp_ln23_23_fu_817_p2;

assign zext_ln22_24_fu_833_p1 = icmp_ln23_24_fu_827_p2;

assign zext_ln22_25_fu_843_p1 = icmp_ln23_25_fu_837_p2;

assign zext_ln22_26_fu_853_p1 = icmp_ln23_26_fu_847_p2;

assign zext_ln22_27_fu_863_p1 = icmp_ln23_27_fu_857_p2;

assign zext_ln22_28_fu_873_p1 = icmp_ln23_28_fu_867_p2;

assign zext_ln22_29_fu_883_p1 = icmp_ln23_29_fu_877_p2;

assign zext_ln22_2_fu_613_p1 = icmp_ln23_2_fu_607_p2;

assign zext_ln22_30_fu_893_p1 = icmp_ln23_30_fu_887_p2;

assign zext_ln22_31_fu_903_p1 = icmp_ln23_31_fu_897_p2;

assign zext_ln22_32_fu_913_p1 = icmp_ln23_32_fu_907_p2;

assign zext_ln22_33_fu_923_p1 = icmp_ln23_33_fu_917_p2;

assign zext_ln22_34_fu_933_p1 = icmp_ln23_34_fu_927_p2;

assign zext_ln22_35_fu_943_p1 = icmp_ln23_35_fu_937_p2;

assign zext_ln22_36_fu_953_p1 = icmp_ln23_36_fu_947_p2;

assign zext_ln22_37_fu_963_p1 = icmp_ln23_37_fu_957_p2;

assign zext_ln22_38_fu_973_p1 = icmp_ln23_38_fu_967_p2;

assign zext_ln22_39_fu_983_p1 = icmp_ln23_39_fu_977_p2;

assign zext_ln22_3_fu_623_p1 = icmp_ln23_3_fu_617_p2;

assign zext_ln22_40_fu_993_p1 = icmp_ln23_40_fu_987_p2;

assign zext_ln22_41_fu_1003_p1 = icmp_ln23_41_fu_997_p2;

assign zext_ln22_42_fu_1013_p1 = icmp_ln23_42_fu_1007_p2;

assign zext_ln22_43_fu_1023_p1 = icmp_ln23_43_fu_1017_p2;

assign zext_ln22_44_fu_1033_p1 = icmp_ln23_44_fu_1027_p2;

assign zext_ln22_45_fu_1043_p1 = icmp_ln23_45_fu_1037_p2;

assign zext_ln22_46_fu_1053_p1 = icmp_ln23_46_fu_1047_p2;

assign zext_ln22_47_fu_1063_p1 = icmp_ln23_47_fu_1057_p2;

assign zext_ln22_48_fu_1073_p1 = icmp_ln23_48_fu_1067_p2;

assign zext_ln22_49_fu_1083_p1 = icmp_ln23_49_fu_1077_p2;

assign zext_ln22_4_fu_633_p1 = icmp_ln23_4_fu_627_p2;

assign zext_ln22_50_fu_1093_p1 = icmp_ln23_50_fu_1087_p2;

assign zext_ln22_51_fu_1103_p1 = icmp_ln23_51_fu_1097_p2;

assign zext_ln22_52_fu_1113_p1 = icmp_ln23_52_fu_1107_p2;

assign zext_ln22_53_fu_1123_p1 = icmp_ln23_53_fu_1117_p2;

assign zext_ln22_54_fu_1133_p1 = icmp_ln23_54_fu_1127_p2;

assign zext_ln22_55_fu_1143_p1 = icmp_ln23_55_fu_1137_p2;

assign zext_ln22_56_fu_1153_p1 = icmp_ln23_56_fu_1147_p2;

assign zext_ln22_57_fu_1163_p1 = icmp_ln23_57_fu_1157_p2;

assign zext_ln22_58_fu_1173_p1 = icmp_ln23_58_fu_1167_p2;

assign zext_ln22_59_fu_1183_p1 = icmp_ln23_59_fu_1177_p2;

assign zext_ln22_5_fu_643_p1 = icmp_ln23_5_fu_637_p2;

assign zext_ln22_60_fu_1193_p1 = icmp_ln23_60_fu_1187_p2;

assign zext_ln22_61_fu_1203_p1 = icmp_ln23_61_fu_1197_p2;

assign zext_ln22_6_fu_653_p1 = icmp_ln23_6_fu_647_p2;

assign zext_ln22_7_fu_663_p1 = icmp_ln23_7_fu_657_p2;

assign zext_ln22_8_fu_673_p1 = icmp_ln23_8_fu_667_p2;

assign zext_ln22_9_fu_683_p1 = icmp_ln23_9_fu_677_p2;

assign zext_ln22_fu_593_p1 = icmp_ln23_fu_587_p2;

assign zext_ln49_fu_1832_p1 = x_1_reg_1847_pp0_iter1_reg;

assign zext_ln51_1_fu_1836_p1 = cnt_1_reg_1936;

assign zext_ln51_fu_583_p1 = cnt_fu_577_p2;

assign zext_ln54_10_fu_1654_p1 = add_ln54_9_reg_1866;

assign zext_ln54_11_fu_1301_p1 = add_ln54_10_fu_1295_p2;

assign zext_ln54_12_fu_1311_p1 = add_ln54_11_fu_1305_p2;

assign zext_ln54_13_fu_1657_p1 = add_ln54_12_reg_1871;

assign zext_ln54_14_fu_1666_p1 = add_ln54_13_fu_1660_p2;

assign zext_ln54_15_fu_1676_p1 = add_ln54_14_fu_1670_p2;

assign zext_ln54_16_fu_1327_p1 = add_ln54_15_fu_1321_p2;

assign zext_ln54_17_fu_1337_p1 = add_ln54_16_fu_1331_p2;

assign zext_ln54_18_fu_1680_p1 = add_ln54_17_reg_1876;

assign zext_ln54_19_fu_1353_p1 = add_ln54_18_fu_1347_p2;

assign zext_ln54_1_fu_1223_p1 = add_ln54_fu_1217_p2;

assign zext_ln54_20_fu_1363_p1 = add_ln54_19_fu_1357_p2;

assign zext_ln54_21_fu_1683_p1 = add_ln54_20_reg_1881;

assign zext_ln54_22_fu_1692_p1 = add_ln54_21_fu_1686_p2;

assign zext_ln54_23_fu_1379_p1 = add_ln54_22_fu_1373_p2;

assign zext_ln54_24_fu_1389_p1 = add_ln54_23_fu_1383_p2;

assign zext_ln54_25_fu_1696_p1 = add_ln54_24_reg_1886;

assign zext_ln54_26_fu_1405_p1 = add_ln54_25_fu_1399_p2;

assign zext_ln54_27_fu_1415_p1 = add_ln54_26_fu_1409_p2;

assign zext_ln54_28_fu_1699_p1 = add_ln54_27_reg_1891;

assign zext_ln54_29_fu_1708_p1 = add_ln54_28_fu_1702_p2;

assign zext_ln54_2_fu_1233_p1 = add_ln54_1_fu_1227_p2;

assign zext_ln54_30_fu_1718_p1 = add_ln54_29_fu_1712_p2;

assign zext_ln54_31_fu_1728_p1 = add_ln54_30_fu_1722_p2;

assign zext_ln54_32_fu_1431_p1 = add_ln54_31_fu_1425_p2;

assign zext_ln54_33_fu_1441_p1 = add_ln54_32_fu_1435_p2;

assign zext_ln54_34_fu_1732_p1 = add_ln54_33_reg_1896;

assign zext_ln54_35_fu_1457_p1 = add_ln54_34_fu_1451_p2;

assign zext_ln54_36_fu_1467_p1 = add_ln54_35_fu_1461_p2;

assign zext_ln54_37_fu_1735_p1 = add_ln54_36_reg_1901;

assign zext_ln54_38_fu_1744_p1 = add_ln54_37_fu_1738_p2;

assign zext_ln54_39_fu_1483_p1 = add_ln54_38_fu_1477_p2;

assign zext_ln54_3_fu_1638_p1 = add_ln54_2_reg_1856;

assign zext_ln54_40_fu_1493_p1 = add_ln54_39_fu_1487_p2;

assign zext_ln54_41_fu_1748_p1 = add_ln54_40_reg_1906;

assign zext_ln54_42_fu_1509_p1 = add_ln54_41_fu_1503_p2;

assign zext_ln54_43_fu_1519_p1 = add_ln54_42_fu_1513_p2;

assign zext_ln54_44_fu_1751_p1 = add_ln54_43_reg_1911;

assign zext_ln54_45_fu_1760_p1 = add_ln54_44_fu_1754_p2;

assign zext_ln54_46_fu_1770_p1 = add_ln54_45_fu_1764_p2;

assign zext_ln54_47_fu_1535_p1 = add_ln54_46_fu_1529_p2;

assign zext_ln54_48_fu_1545_p1 = add_ln54_47_fu_1539_p2;

assign zext_ln54_49_fu_1774_p1 = add_ln54_48_reg_1916;

assign zext_ln54_4_fu_1249_p1 = add_ln54_3_fu_1243_p2;

assign zext_ln54_50_fu_1561_p1 = add_ln54_49_fu_1555_p2;

assign zext_ln54_51_fu_1571_p1 = add_ln54_50_fu_1565_p2;

assign zext_ln54_52_fu_1777_p1 = add_ln54_51_reg_1921;

assign zext_ln54_53_fu_1786_p1 = add_ln54_52_fu_1780_p2;

assign zext_ln54_54_fu_1587_p1 = add_ln54_53_fu_1581_p2;

assign zext_ln54_55_fu_1597_p1 = add_ln54_54_fu_1591_p2;

assign zext_ln54_56_fu_1790_p1 = add_ln54_55_reg_1926;

assign zext_ln54_57_fu_1613_p1 = add_ln54_56_fu_1607_p2;

assign zext_ln54_58_fu_1623_p1 = add_ln54_57_fu_1617_p2;

assign zext_ln54_59_fu_1793_p1 = add_ln54_58_reg_1931;

assign zext_ln54_5_fu_1259_p1 = add_ln54_4_fu_1253_p2;

assign zext_ln54_60_fu_1802_p1 = add_ln54_59_fu_1796_p2;

assign zext_ln54_61_fu_1812_p1 = add_ln54_60_fu_1806_p2;

assign zext_ln54_62_fu_1822_p1 = add_ln54_61_fu_1816_p2;

assign zext_ln54_6_fu_1641_p1 = add_ln54_5_reg_1861;

assign zext_ln54_7_fu_1650_p1 = add_ln54_6_fu_1644_p2;

assign zext_ln54_8_fu_1275_p1 = add_ln54_7_fu_1269_p2;

assign zext_ln54_9_fu_1285_p1 = add_ln54_8_fu_1279_p2;

assign zext_ln54_fu_1213_p1 = icmp_ln23_62_fu_1207_p2;

endmodule //feedforward_stream_feedforward_stream_Pipeline_VITIS_LOOP_49_12
