physical page number
i/o wait
dram
main memory
vm
disk
page table entry
ptbr
virtual memory
memory hierarchy
dirty bit
page table length register
logical address
virtual page number
cache
paging
mmu
memory management
base register
multiprogramming
multilevel scheduling
virtual addresses
address translation
cpu scheduling
fixed
memory manager
pte
referenced bit
tlb
l3 cache
sram
memory management unit
memory partitions
multilevel feedback scheduling
exponential averaging
page table
multi-level feedback queues
physical address
page tables
ptlr
translation lookaside buffer
sjf
valid bit
mfs
embedded systems
