// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module eclair_backward_input_4_2_float_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        dL_dy_0_val,
        dL_dy_1_val,
        eclair_float_const_float_float_const_ap_uint_2_C_k_0_0,
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0,
        LUT_B0_address0,
        LUT_B0_ce0,
        LUT_B0_q0,
        p_ZL1P_0_0_0_address0,
        p_ZL1P_0_0_0_ce0,
        p_ZL1P_0_0_0_q0,
        p_ZL1P_0_0_0_address1,
        p_ZL1P_0_0_0_ce1,
        p_ZL1P_0_0_0_we1,
        p_ZL1P_0_0_0_d1,
        p_ZL1P_0_0_1_address0,
        p_ZL1P_0_0_1_ce0,
        p_ZL1P_0_0_1_q0,
        p_ZL1P_0_0_1_address1,
        p_ZL1P_0_0_1_ce1,
        p_ZL1P_0_0_1_we1,
        p_ZL1P_0_0_1_d1,
        p_ZL1P_0_0_2_address0,
        p_ZL1P_0_0_2_ce0,
        p_ZL1P_0_0_2_q0,
        p_ZL1P_0_0_2_address1,
        p_ZL1P_0_0_2_ce1,
        p_ZL1P_0_0_2_we1,
        p_ZL1P_0_0_2_d1,
        p_ZL1P_0_0_3_address0,
        p_ZL1P_0_0_3_ce0,
        p_ZL1P_0_0_3_q0,
        p_ZL1P_0_0_3_address1,
        p_ZL1P_0_0_3_ce1,
        p_ZL1P_0_0_3_we1,
        p_ZL1P_0_0_3_d1,
        LUT_B1_address0,
        LUT_B1_ce0,
        LUT_B1_q0,
        LUT_B2_address0,
        LUT_B2_ce0,
        LUT_B2_q0,
        LUT_B3_address0,
        LUT_B3_ce0,
        LUT_B3_q0,
        eclair_float_const_float_float_const_ap_uint_2_C_k_0_1,
        eclair_float_const_float_float_const_ap_uint_2_C_k_0_2,
        eclair_float_const_float_float_const_ap_uint_2_C_k_0_3,
        eclair_float_const_float_float_const_ap_uint_2_C_k_1_0,
        eclair_float_const_float_float_const_ap_uint_2_C_k_1_1,
        eclair_float_const_float_float_const_ap_uint_2_C_k_1_2,
        eclair_float_const_float_float_const_ap_uint_2_C_k_1_3,
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1,
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2,
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3,
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0,
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1,
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2,
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3,
        p_ZL1P_0_1_0_address0,
        p_ZL1P_0_1_0_ce0,
        p_ZL1P_0_1_0_q0,
        p_ZL1P_0_1_0_address1,
        p_ZL1P_0_1_0_ce1,
        p_ZL1P_0_1_0_we1,
        p_ZL1P_0_1_0_d1,
        p_ZL1P_0_1_1_address0,
        p_ZL1P_0_1_1_ce0,
        p_ZL1P_0_1_1_q0,
        p_ZL1P_0_1_1_address1,
        p_ZL1P_0_1_1_ce1,
        p_ZL1P_0_1_1_we1,
        p_ZL1P_0_1_1_d1,
        p_ZL1P_0_1_2_address0,
        p_ZL1P_0_1_2_ce0,
        p_ZL1P_0_1_2_q0,
        p_ZL1P_0_1_2_address1,
        p_ZL1P_0_1_2_ce1,
        p_ZL1P_0_1_2_we1,
        p_ZL1P_0_1_2_d1,
        p_ZL1P_0_1_3_address0,
        p_ZL1P_0_1_3_ce0,
        p_ZL1P_0_1_3_q0,
        p_ZL1P_0_1_3_address1,
        p_ZL1P_0_1_3_ce1,
        p_ZL1P_0_1_3_we1,
        p_ZL1P_0_1_3_d1,
        p_ZL1P_0_2_0_address0,
        p_ZL1P_0_2_0_ce0,
        p_ZL1P_0_2_0_q0,
        p_ZL1P_0_2_0_address1,
        p_ZL1P_0_2_0_ce1,
        p_ZL1P_0_2_0_we1,
        p_ZL1P_0_2_0_d1,
        p_ZL1P_0_2_1_address0,
        p_ZL1P_0_2_1_ce0,
        p_ZL1P_0_2_1_q0,
        p_ZL1P_0_2_1_address1,
        p_ZL1P_0_2_1_ce1,
        p_ZL1P_0_2_1_we1,
        p_ZL1P_0_2_1_d1,
        p_ZL1P_0_2_2_address0,
        p_ZL1P_0_2_2_ce0,
        p_ZL1P_0_2_2_q0,
        p_ZL1P_0_2_2_address1,
        p_ZL1P_0_2_2_ce1,
        p_ZL1P_0_2_2_we1,
        p_ZL1P_0_2_2_d1,
        p_ZL1P_0_2_3_address0,
        p_ZL1P_0_2_3_ce0,
        p_ZL1P_0_2_3_q0,
        p_ZL1P_0_2_3_address1,
        p_ZL1P_0_2_3_ce1,
        p_ZL1P_0_2_3_we1,
        p_ZL1P_0_2_3_d1,
        p_ZL1P_0_3_0_address0,
        p_ZL1P_0_3_0_ce0,
        p_ZL1P_0_3_0_q0,
        p_ZL1P_0_3_0_address1,
        p_ZL1P_0_3_0_ce1,
        p_ZL1P_0_3_0_we1,
        p_ZL1P_0_3_0_d1,
        p_ZL1P_0_3_1_address0,
        p_ZL1P_0_3_1_ce0,
        p_ZL1P_0_3_1_q0,
        p_ZL1P_0_3_1_address1,
        p_ZL1P_0_3_1_ce1,
        p_ZL1P_0_3_1_we1,
        p_ZL1P_0_3_1_d1,
        p_ZL1P_0_3_2_address0,
        p_ZL1P_0_3_2_ce0,
        p_ZL1P_0_3_2_q0,
        p_ZL1P_0_3_2_address1,
        p_ZL1P_0_3_2_ce1,
        p_ZL1P_0_3_2_we1,
        p_ZL1P_0_3_2_d1,
        p_ZL1P_0_3_3_address0,
        p_ZL1P_0_3_3_ce0,
        p_ZL1P_0_3_3_q0,
        p_ZL1P_0_3_3_address1,
        p_ZL1P_0_3_3_ce1,
        p_ZL1P_0_3_3_we1,
        p_ZL1P_0_3_3_d1,
        p_ZL1P_1_0_0_address0,
        p_ZL1P_1_0_0_ce0,
        p_ZL1P_1_0_0_q0,
        p_ZL1P_1_0_0_address1,
        p_ZL1P_1_0_0_ce1,
        p_ZL1P_1_0_0_we1,
        p_ZL1P_1_0_0_d1,
        p_ZL1P_1_0_1_address0,
        p_ZL1P_1_0_1_ce0,
        p_ZL1P_1_0_1_q0,
        p_ZL1P_1_0_1_address1,
        p_ZL1P_1_0_1_ce1,
        p_ZL1P_1_0_1_we1,
        p_ZL1P_1_0_1_d1,
        p_ZL1P_1_0_2_address0,
        p_ZL1P_1_0_2_ce0,
        p_ZL1P_1_0_2_q0,
        p_ZL1P_1_0_2_address1,
        p_ZL1P_1_0_2_ce1,
        p_ZL1P_1_0_2_we1,
        p_ZL1P_1_0_2_d1,
        p_ZL1P_1_0_3_address0,
        p_ZL1P_1_0_3_ce0,
        p_ZL1P_1_0_3_q0,
        p_ZL1P_1_0_3_address1,
        p_ZL1P_1_0_3_ce1,
        p_ZL1P_1_0_3_we1,
        p_ZL1P_1_0_3_d1,
        p_ZL1P_1_1_0_address0,
        p_ZL1P_1_1_0_ce0,
        p_ZL1P_1_1_0_q0,
        p_ZL1P_1_1_0_address1,
        p_ZL1P_1_1_0_ce1,
        p_ZL1P_1_1_0_we1,
        p_ZL1P_1_1_0_d1,
        p_ZL1P_1_1_0_q1,
        p_ZL1P_1_1_1_address0,
        p_ZL1P_1_1_1_ce0,
        p_ZL1P_1_1_1_q0,
        p_ZL1P_1_1_1_address1,
        p_ZL1P_1_1_1_ce1,
        p_ZL1P_1_1_1_we1,
        p_ZL1P_1_1_1_d1,
        p_ZL1P_1_1_1_q1,
        p_ZL1P_1_1_2_address0,
        p_ZL1P_1_1_2_ce0,
        p_ZL1P_1_1_2_q0,
        p_ZL1P_1_1_2_address1,
        p_ZL1P_1_1_2_ce1,
        p_ZL1P_1_1_2_we1,
        p_ZL1P_1_1_2_d1,
        p_ZL1P_1_1_2_q1,
        p_ZL1P_1_1_3_address0,
        p_ZL1P_1_1_3_ce0,
        p_ZL1P_1_1_3_q0,
        p_ZL1P_1_1_3_address1,
        p_ZL1P_1_1_3_ce1,
        p_ZL1P_1_1_3_we1,
        p_ZL1P_1_1_3_d1,
        p_ZL1P_1_1_3_q1,
        p_ZL1P_1_2_0_address0,
        p_ZL1P_1_2_0_ce0,
        p_ZL1P_1_2_0_q0,
        p_ZL1P_1_2_0_address1,
        p_ZL1P_1_2_0_ce1,
        p_ZL1P_1_2_0_we1,
        p_ZL1P_1_2_0_d1,
        p_ZL1P_1_2_0_q1,
        p_ZL1P_1_2_1_address0,
        p_ZL1P_1_2_1_ce0,
        p_ZL1P_1_2_1_q0,
        p_ZL1P_1_2_1_address1,
        p_ZL1P_1_2_1_ce1,
        p_ZL1P_1_2_1_we1,
        p_ZL1P_1_2_1_d1,
        p_ZL1P_1_2_1_q1,
        p_ZL1P_1_2_2_address0,
        p_ZL1P_1_2_2_ce0,
        p_ZL1P_1_2_2_q0,
        p_ZL1P_1_2_2_address1,
        p_ZL1P_1_2_2_ce1,
        p_ZL1P_1_2_2_we1,
        p_ZL1P_1_2_2_d1,
        p_ZL1P_1_2_2_q1,
        p_ZL1P_1_2_3_address0,
        p_ZL1P_1_2_3_ce0,
        p_ZL1P_1_2_3_q0,
        p_ZL1P_1_2_3_address1,
        p_ZL1P_1_2_3_ce1,
        p_ZL1P_1_2_3_we1,
        p_ZL1P_1_2_3_d1,
        p_ZL1P_1_2_3_q1,
        p_ZL1P_1_3_0_address0,
        p_ZL1P_1_3_0_ce0,
        p_ZL1P_1_3_0_q0,
        p_ZL1P_1_3_0_address1,
        p_ZL1P_1_3_0_ce1,
        p_ZL1P_1_3_0_we1,
        p_ZL1P_1_3_0_d1,
        p_ZL1P_1_3_0_q1,
        p_ZL1P_1_3_1_address0,
        p_ZL1P_1_3_1_ce0,
        p_ZL1P_1_3_1_q0,
        p_ZL1P_1_3_1_address1,
        p_ZL1P_1_3_1_ce1,
        p_ZL1P_1_3_1_we1,
        p_ZL1P_1_3_1_d1,
        p_ZL1P_1_3_1_q1,
        p_ZL1P_1_3_2_address0,
        p_ZL1P_1_3_2_ce0,
        p_ZL1P_1_3_2_q0,
        p_ZL1P_1_3_2_address1,
        p_ZL1P_1_3_2_ce1,
        p_ZL1P_1_3_2_we1,
        p_ZL1P_1_3_2_d1,
        p_ZL1P_1_3_2_q1,
        p_ZL1P_1_3_3_address0,
        p_ZL1P_1_3_3_ce0,
        p_ZL1P_1_3_3_q0,
        p_ZL1P_1_3_3_address1,
        p_ZL1P_1_3_3_ce1,
        p_ZL1P_1_3_3_we1,
        p_ZL1P_1_3_3_d1,
        p_ZL1P_1_3_3_q1,
        grp_fu_486_p_din0,
        grp_fu_486_p_din1,
        grp_fu_486_p_opcode,
        grp_fu_486_p_dout0,
        grp_fu_486_p_ce,
        grp_fu_494_p_din0,
        grp_fu_494_p_din1,
        grp_fu_494_p_opcode,
        grp_fu_494_p_dout0,
        grp_fu_494_p_ce,
        grp_fu_498_p_din0,
        grp_fu_498_p_din1,
        grp_fu_498_p_opcode,
        grp_fu_498_p_dout0,
        grp_fu_498_p_ce,
        grp_fu_502_p_din0,
        grp_fu_502_p_din1,
        grp_fu_502_p_opcode,
        grp_fu_502_p_dout0,
        grp_fu_502_p_ce,
        grp_fu_506_p_din0,
        grp_fu_506_p_din1,
        grp_fu_506_p_opcode,
        grp_fu_506_p_dout0,
        grp_fu_506_p_ce,
        grp_fu_510_p_din0,
        grp_fu_510_p_din1,
        grp_fu_510_p_opcode,
        grp_fu_510_p_dout0,
        grp_fu_510_p_ce,
        grp_fu_514_p_din0,
        grp_fu_514_p_din1,
        grp_fu_514_p_opcode,
        grp_fu_514_p_dout0,
        grp_fu_514_p_ce,
        grp_fu_518_p_din0,
        grp_fu_518_p_din1,
        grp_fu_518_p_opcode,
        grp_fu_518_p_dout0,
        grp_fu_518_p_ce,
        grp_fu_522_p_din0,
        grp_fu_522_p_din1,
        grp_fu_522_p_opcode,
        grp_fu_522_p_dout0,
        grp_fu_522_p_ce,
        grp_fu_526_p_din0,
        grp_fu_526_p_din1,
        grp_fu_526_p_opcode,
        grp_fu_526_p_dout0,
        grp_fu_526_p_ce,
        grp_fu_530_p_din0,
        grp_fu_530_p_din1,
        grp_fu_530_p_opcode,
        grp_fu_530_p_dout0,
        grp_fu_530_p_ce,
        grp_fu_534_p_din0,
        grp_fu_534_p_din1,
        grp_fu_534_p_opcode,
        grp_fu_534_p_dout0,
        grp_fu_534_p_ce,
        grp_fu_538_p_din0,
        grp_fu_538_p_din1,
        grp_fu_538_p_opcode,
        grp_fu_538_p_dout0,
        grp_fu_538_p_ce,
        grp_fu_542_p_din0,
        grp_fu_542_p_din1,
        grp_fu_542_p_opcode,
        grp_fu_542_p_dout0,
        grp_fu_542_p_ce,
        grp_fu_546_p_din0,
        grp_fu_546_p_din1,
        grp_fu_546_p_opcode,
        grp_fu_546_p_dout0,
        grp_fu_546_p_ce,
        grp_fu_550_p_din0,
        grp_fu_550_p_din1,
        grp_fu_550_p_opcode,
        grp_fu_550_p_dout0,
        grp_fu_550_p_ce,
        grp_fu_490_p_din0,
        grp_fu_490_p_din1,
        grp_fu_490_p_dout0,
        grp_fu_490_p_ce,
        grp_fu_554_p_din0,
        grp_fu_554_p_din1,
        grp_fu_554_p_dout0,
        grp_fu_554_p_ce,
        grp_fu_558_p_din0,
        grp_fu_558_p_din1,
        grp_fu_558_p_dout0,
        grp_fu_558_p_ce,
        grp_fu_562_p_din0,
        grp_fu_562_p_din1,
        grp_fu_562_p_dout0,
        grp_fu_562_p_ce,
        grp_fu_566_p_din0,
        grp_fu_566_p_din1,
        grp_fu_566_p_dout0,
        grp_fu_566_p_ce,
        grp_fu_570_p_din0,
        grp_fu_570_p_din1,
        grp_fu_570_p_dout0,
        grp_fu_570_p_ce,
        grp_fu_574_p_din0,
        grp_fu_574_p_din1,
        grp_fu_574_p_dout0,
        grp_fu_574_p_ce,
        grp_fu_578_p_din0,
        grp_fu_578_p_din1,
        grp_fu_578_p_dout0,
        grp_fu_578_p_ce,
        grp_fu_582_p_din0,
        grp_fu_582_p_din1,
        grp_fu_582_p_dout0,
        grp_fu_582_p_ce,
        grp_fu_586_p_din0,
        grp_fu_586_p_din1,
        grp_fu_586_p_dout0,
        grp_fu_586_p_ce,
        grp_fu_590_p_din0,
        grp_fu_590_p_din1,
        grp_fu_590_p_dout0,
        grp_fu_590_p_ce,
        grp_fu_594_p_din0,
        grp_fu_594_p_din1,
        grp_fu_594_p_dout0,
        grp_fu_594_p_ce,
        grp_fu_598_p_din0,
        grp_fu_598_p_din1,
        grp_fu_598_p_dout0,
        grp_fu_598_p_ce,
        grp_fu_602_p_din0,
        grp_fu_602_p_din1,
        grp_fu_602_p_dout0,
        grp_fu_602_p_ce,
        grp_fu_606_p_din0,
        grp_fu_606_p_din1,
        grp_fu_606_p_dout0,
        grp_fu_606_p_ce,
        grp_fu_610_p_din0,
        grp_fu_610_p_din1,
        grp_fu_610_p_dout0,
        grp_fu_610_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 8'd1;
parameter    ap_ST_fsm_pp0_stage1 = 8'd2;
parameter    ap_ST_fsm_pp0_stage2 = 8'd4;
parameter    ap_ST_fsm_pp0_stage3 = 8'd8;
parameter    ap_ST_fsm_pp0_stage4 = 8'd16;
parameter    ap_ST_fsm_pp0_stage5 = 8'd32;
parameter    ap_ST_fsm_pp0_stage6 = 8'd64;
parameter    ap_ST_fsm_pp0_stage7 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] dL_dy_0_val;
input  [31:0] dL_dy_1_val;
input  [2:0] eclair_float_const_float_float_const_ap_uint_2_C_k_0_0;
input  [7:0] eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0;
output  [7:0] LUT_B0_address0;
output   LUT_B0_ce0;
input  [31:0] LUT_B0_q0;
output  [0:0] p_ZL1P_0_0_0_address0;
output   p_ZL1P_0_0_0_ce0;
input  [31:0] p_ZL1P_0_0_0_q0;
output  [0:0] p_ZL1P_0_0_0_address1;
output   p_ZL1P_0_0_0_ce1;
output   p_ZL1P_0_0_0_we1;
output  [31:0] p_ZL1P_0_0_0_d1;
output  [0:0] p_ZL1P_0_0_1_address0;
output   p_ZL1P_0_0_1_ce0;
input  [31:0] p_ZL1P_0_0_1_q0;
output  [0:0] p_ZL1P_0_0_1_address1;
output   p_ZL1P_0_0_1_ce1;
output   p_ZL1P_0_0_1_we1;
output  [31:0] p_ZL1P_0_0_1_d1;
output  [0:0] p_ZL1P_0_0_2_address0;
output   p_ZL1P_0_0_2_ce0;
input  [31:0] p_ZL1P_0_0_2_q0;
output  [0:0] p_ZL1P_0_0_2_address1;
output   p_ZL1P_0_0_2_ce1;
output   p_ZL1P_0_0_2_we1;
output  [31:0] p_ZL1P_0_0_2_d1;
output  [0:0] p_ZL1P_0_0_3_address0;
output   p_ZL1P_0_0_3_ce0;
input  [31:0] p_ZL1P_0_0_3_q0;
output  [0:0] p_ZL1P_0_0_3_address1;
output   p_ZL1P_0_0_3_ce1;
output   p_ZL1P_0_0_3_we1;
output  [31:0] p_ZL1P_0_0_3_d1;
output  [7:0] LUT_B1_address0;
output   LUT_B1_ce0;
input  [31:0] LUT_B1_q0;
output  [7:0] LUT_B2_address0;
output   LUT_B2_ce0;
input  [31:0] LUT_B2_q0;
output  [7:0] LUT_B3_address0;
output   LUT_B3_ce0;
input  [31:0] LUT_B3_q0;
input  [2:0] eclair_float_const_float_float_const_ap_uint_2_C_k_0_1;
input  [2:0] eclair_float_const_float_float_const_ap_uint_2_C_k_0_2;
input  [2:0] eclair_float_const_float_float_const_ap_uint_2_C_k_0_3;
input  [2:0] eclair_float_const_float_float_const_ap_uint_2_C_k_1_0;
input  [2:0] eclair_float_const_float_float_const_ap_uint_2_C_k_1_1;
input  [2:0] eclair_float_const_float_float_const_ap_uint_2_C_k_1_2;
input  [2:0] eclair_float_const_float_float_const_ap_uint_2_C_k_1_3;
input  [7:0] eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1;
input  [7:0] eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2;
input  [7:0] eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3;
input  [7:0] eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0;
input  [7:0] eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1;
input  [7:0] eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2;
input  [7:0] eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3;
output  [0:0] p_ZL1P_0_1_0_address0;
output   p_ZL1P_0_1_0_ce0;
input  [31:0] p_ZL1P_0_1_0_q0;
output  [0:0] p_ZL1P_0_1_0_address1;
output   p_ZL1P_0_1_0_ce1;
output   p_ZL1P_0_1_0_we1;
output  [31:0] p_ZL1P_0_1_0_d1;
output  [0:0] p_ZL1P_0_1_1_address0;
output   p_ZL1P_0_1_1_ce0;
input  [31:0] p_ZL1P_0_1_1_q0;
output  [0:0] p_ZL1P_0_1_1_address1;
output   p_ZL1P_0_1_1_ce1;
output   p_ZL1P_0_1_1_we1;
output  [31:0] p_ZL1P_0_1_1_d1;
output  [0:0] p_ZL1P_0_1_2_address0;
output   p_ZL1P_0_1_2_ce0;
input  [31:0] p_ZL1P_0_1_2_q0;
output  [0:0] p_ZL1P_0_1_2_address1;
output   p_ZL1P_0_1_2_ce1;
output   p_ZL1P_0_1_2_we1;
output  [31:0] p_ZL1P_0_1_2_d1;
output  [0:0] p_ZL1P_0_1_3_address0;
output   p_ZL1P_0_1_3_ce0;
input  [31:0] p_ZL1P_0_1_3_q0;
output  [0:0] p_ZL1P_0_1_3_address1;
output   p_ZL1P_0_1_3_ce1;
output   p_ZL1P_0_1_3_we1;
output  [31:0] p_ZL1P_0_1_3_d1;
output  [0:0] p_ZL1P_0_2_0_address0;
output   p_ZL1P_0_2_0_ce0;
input  [31:0] p_ZL1P_0_2_0_q0;
output  [0:0] p_ZL1P_0_2_0_address1;
output   p_ZL1P_0_2_0_ce1;
output   p_ZL1P_0_2_0_we1;
output  [31:0] p_ZL1P_0_2_0_d1;
output  [0:0] p_ZL1P_0_2_1_address0;
output   p_ZL1P_0_2_1_ce0;
input  [31:0] p_ZL1P_0_2_1_q0;
output  [0:0] p_ZL1P_0_2_1_address1;
output   p_ZL1P_0_2_1_ce1;
output   p_ZL1P_0_2_1_we1;
output  [31:0] p_ZL1P_0_2_1_d1;
output  [0:0] p_ZL1P_0_2_2_address0;
output   p_ZL1P_0_2_2_ce0;
input  [31:0] p_ZL1P_0_2_2_q0;
output  [0:0] p_ZL1P_0_2_2_address1;
output   p_ZL1P_0_2_2_ce1;
output   p_ZL1P_0_2_2_we1;
output  [31:0] p_ZL1P_0_2_2_d1;
output  [0:0] p_ZL1P_0_2_3_address0;
output   p_ZL1P_0_2_3_ce0;
input  [31:0] p_ZL1P_0_2_3_q0;
output  [0:0] p_ZL1P_0_2_3_address1;
output   p_ZL1P_0_2_3_ce1;
output   p_ZL1P_0_2_3_we1;
output  [31:0] p_ZL1P_0_2_3_d1;
output  [0:0] p_ZL1P_0_3_0_address0;
output   p_ZL1P_0_3_0_ce0;
input  [31:0] p_ZL1P_0_3_0_q0;
output  [0:0] p_ZL1P_0_3_0_address1;
output   p_ZL1P_0_3_0_ce1;
output   p_ZL1P_0_3_0_we1;
output  [31:0] p_ZL1P_0_3_0_d1;
output  [0:0] p_ZL1P_0_3_1_address0;
output   p_ZL1P_0_3_1_ce0;
input  [31:0] p_ZL1P_0_3_1_q0;
output  [0:0] p_ZL1P_0_3_1_address1;
output   p_ZL1P_0_3_1_ce1;
output   p_ZL1P_0_3_1_we1;
output  [31:0] p_ZL1P_0_3_1_d1;
output  [0:0] p_ZL1P_0_3_2_address0;
output   p_ZL1P_0_3_2_ce0;
input  [31:0] p_ZL1P_0_3_2_q0;
output  [0:0] p_ZL1P_0_3_2_address1;
output   p_ZL1P_0_3_2_ce1;
output   p_ZL1P_0_3_2_we1;
output  [31:0] p_ZL1P_0_3_2_d1;
output  [0:0] p_ZL1P_0_3_3_address0;
output   p_ZL1P_0_3_3_ce0;
input  [31:0] p_ZL1P_0_3_3_q0;
output  [0:0] p_ZL1P_0_3_3_address1;
output   p_ZL1P_0_3_3_ce1;
output   p_ZL1P_0_3_3_we1;
output  [31:0] p_ZL1P_0_3_3_d1;
output  [0:0] p_ZL1P_1_0_0_address0;
output   p_ZL1P_1_0_0_ce0;
input  [31:0] p_ZL1P_1_0_0_q0;
output  [0:0] p_ZL1P_1_0_0_address1;
output   p_ZL1P_1_0_0_ce1;
output   p_ZL1P_1_0_0_we1;
output  [31:0] p_ZL1P_1_0_0_d1;
output  [0:0] p_ZL1P_1_0_1_address0;
output   p_ZL1P_1_0_1_ce0;
input  [31:0] p_ZL1P_1_0_1_q0;
output  [0:0] p_ZL1P_1_0_1_address1;
output   p_ZL1P_1_0_1_ce1;
output   p_ZL1P_1_0_1_we1;
output  [31:0] p_ZL1P_1_0_1_d1;
output  [0:0] p_ZL1P_1_0_2_address0;
output   p_ZL1P_1_0_2_ce0;
input  [31:0] p_ZL1P_1_0_2_q0;
output  [0:0] p_ZL1P_1_0_2_address1;
output   p_ZL1P_1_0_2_ce1;
output   p_ZL1P_1_0_2_we1;
output  [31:0] p_ZL1P_1_0_2_d1;
output  [0:0] p_ZL1P_1_0_3_address0;
output   p_ZL1P_1_0_3_ce0;
input  [31:0] p_ZL1P_1_0_3_q0;
output  [0:0] p_ZL1P_1_0_3_address1;
output   p_ZL1P_1_0_3_ce1;
output   p_ZL1P_1_0_3_we1;
output  [31:0] p_ZL1P_1_0_3_d1;
output  [0:0] p_ZL1P_1_1_0_address0;
output   p_ZL1P_1_1_0_ce0;
input  [31:0] p_ZL1P_1_1_0_q0;
output  [0:0] p_ZL1P_1_1_0_address1;
output   p_ZL1P_1_1_0_ce1;
output   p_ZL1P_1_1_0_we1;
output  [31:0] p_ZL1P_1_1_0_d1;
input  [31:0] p_ZL1P_1_1_0_q1;
output  [0:0] p_ZL1P_1_1_1_address0;
output   p_ZL1P_1_1_1_ce0;
input  [31:0] p_ZL1P_1_1_1_q0;
output  [0:0] p_ZL1P_1_1_1_address1;
output   p_ZL1P_1_1_1_ce1;
output   p_ZL1P_1_1_1_we1;
output  [31:0] p_ZL1P_1_1_1_d1;
input  [31:0] p_ZL1P_1_1_1_q1;
output  [0:0] p_ZL1P_1_1_2_address0;
output   p_ZL1P_1_1_2_ce0;
input  [31:0] p_ZL1P_1_1_2_q0;
output  [0:0] p_ZL1P_1_1_2_address1;
output   p_ZL1P_1_1_2_ce1;
output   p_ZL1P_1_1_2_we1;
output  [31:0] p_ZL1P_1_1_2_d1;
input  [31:0] p_ZL1P_1_1_2_q1;
output  [0:0] p_ZL1P_1_1_3_address0;
output   p_ZL1P_1_1_3_ce0;
input  [31:0] p_ZL1P_1_1_3_q0;
output  [0:0] p_ZL1P_1_1_3_address1;
output   p_ZL1P_1_1_3_ce1;
output   p_ZL1P_1_1_3_we1;
output  [31:0] p_ZL1P_1_1_3_d1;
input  [31:0] p_ZL1P_1_1_3_q1;
output  [0:0] p_ZL1P_1_2_0_address0;
output   p_ZL1P_1_2_0_ce0;
input  [31:0] p_ZL1P_1_2_0_q0;
output  [0:0] p_ZL1P_1_2_0_address1;
output   p_ZL1P_1_2_0_ce1;
output   p_ZL1P_1_2_0_we1;
output  [31:0] p_ZL1P_1_2_0_d1;
input  [31:0] p_ZL1P_1_2_0_q1;
output  [0:0] p_ZL1P_1_2_1_address0;
output   p_ZL1P_1_2_1_ce0;
input  [31:0] p_ZL1P_1_2_1_q0;
output  [0:0] p_ZL1P_1_2_1_address1;
output   p_ZL1P_1_2_1_ce1;
output   p_ZL1P_1_2_1_we1;
output  [31:0] p_ZL1P_1_2_1_d1;
input  [31:0] p_ZL1P_1_2_1_q1;
output  [0:0] p_ZL1P_1_2_2_address0;
output   p_ZL1P_1_2_2_ce0;
input  [31:0] p_ZL1P_1_2_2_q0;
output  [0:0] p_ZL1P_1_2_2_address1;
output   p_ZL1P_1_2_2_ce1;
output   p_ZL1P_1_2_2_we1;
output  [31:0] p_ZL1P_1_2_2_d1;
input  [31:0] p_ZL1P_1_2_2_q1;
output  [0:0] p_ZL1P_1_2_3_address0;
output   p_ZL1P_1_2_3_ce0;
input  [31:0] p_ZL1P_1_2_3_q0;
output  [0:0] p_ZL1P_1_2_3_address1;
output   p_ZL1P_1_2_3_ce1;
output   p_ZL1P_1_2_3_we1;
output  [31:0] p_ZL1P_1_2_3_d1;
input  [31:0] p_ZL1P_1_2_3_q1;
output  [0:0] p_ZL1P_1_3_0_address0;
output   p_ZL1P_1_3_0_ce0;
input  [31:0] p_ZL1P_1_3_0_q0;
output  [0:0] p_ZL1P_1_3_0_address1;
output   p_ZL1P_1_3_0_ce1;
output   p_ZL1P_1_3_0_we1;
output  [31:0] p_ZL1P_1_3_0_d1;
input  [31:0] p_ZL1P_1_3_0_q1;
output  [0:0] p_ZL1P_1_3_1_address0;
output   p_ZL1P_1_3_1_ce0;
input  [31:0] p_ZL1P_1_3_1_q0;
output  [0:0] p_ZL1P_1_3_1_address1;
output   p_ZL1P_1_3_1_ce1;
output   p_ZL1P_1_3_1_we1;
output  [31:0] p_ZL1P_1_3_1_d1;
input  [31:0] p_ZL1P_1_3_1_q1;
output  [0:0] p_ZL1P_1_3_2_address0;
output   p_ZL1P_1_3_2_ce0;
input  [31:0] p_ZL1P_1_3_2_q0;
output  [0:0] p_ZL1P_1_3_2_address1;
output   p_ZL1P_1_3_2_ce1;
output   p_ZL1P_1_3_2_we1;
output  [31:0] p_ZL1P_1_3_2_d1;
input  [31:0] p_ZL1P_1_3_2_q1;
output  [0:0] p_ZL1P_1_3_3_address0;
output   p_ZL1P_1_3_3_ce0;
input  [31:0] p_ZL1P_1_3_3_q0;
output  [0:0] p_ZL1P_1_3_3_address1;
output   p_ZL1P_1_3_3_ce1;
output   p_ZL1P_1_3_3_we1;
output  [31:0] p_ZL1P_1_3_3_d1;
input  [31:0] p_ZL1P_1_3_3_q1;
output  [31:0] grp_fu_486_p_din0;
output  [31:0] grp_fu_486_p_din1;
output  [0:0] grp_fu_486_p_opcode;
input  [31:0] grp_fu_486_p_dout0;
output   grp_fu_486_p_ce;
output  [31:0] grp_fu_494_p_din0;
output  [31:0] grp_fu_494_p_din1;
output  [0:0] grp_fu_494_p_opcode;
input  [31:0] grp_fu_494_p_dout0;
output   grp_fu_494_p_ce;
output  [31:0] grp_fu_498_p_din0;
output  [31:0] grp_fu_498_p_din1;
output  [0:0] grp_fu_498_p_opcode;
input  [31:0] grp_fu_498_p_dout0;
output   grp_fu_498_p_ce;
output  [31:0] grp_fu_502_p_din0;
output  [31:0] grp_fu_502_p_din1;
output  [0:0] grp_fu_502_p_opcode;
input  [31:0] grp_fu_502_p_dout0;
output   grp_fu_502_p_ce;
output  [31:0] grp_fu_506_p_din0;
output  [31:0] grp_fu_506_p_din1;
output  [0:0] grp_fu_506_p_opcode;
input  [31:0] grp_fu_506_p_dout0;
output   grp_fu_506_p_ce;
output  [31:0] grp_fu_510_p_din0;
output  [31:0] grp_fu_510_p_din1;
output  [0:0] grp_fu_510_p_opcode;
input  [31:0] grp_fu_510_p_dout0;
output   grp_fu_510_p_ce;
output  [31:0] grp_fu_514_p_din0;
output  [31:0] grp_fu_514_p_din1;
output  [0:0] grp_fu_514_p_opcode;
input  [31:0] grp_fu_514_p_dout0;
output   grp_fu_514_p_ce;
output  [31:0] grp_fu_518_p_din0;
output  [31:0] grp_fu_518_p_din1;
output  [0:0] grp_fu_518_p_opcode;
input  [31:0] grp_fu_518_p_dout0;
output   grp_fu_518_p_ce;
output  [31:0] grp_fu_522_p_din0;
output  [31:0] grp_fu_522_p_din1;
output  [0:0] grp_fu_522_p_opcode;
input  [31:0] grp_fu_522_p_dout0;
output   grp_fu_522_p_ce;
output  [31:0] grp_fu_526_p_din0;
output  [31:0] grp_fu_526_p_din1;
output  [0:0] grp_fu_526_p_opcode;
input  [31:0] grp_fu_526_p_dout0;
output   grp_fu_526_p_ce;
output  [31:0] grp_fu_530_p_din0;
output  [31:0] grp_fu_530_p_din1;
output  [0:0] grp_fu_530_p_opcode;
input  [31:0] grp_fu_530_p_dout0;
output   grp_fu_530_p_ce;
output  [31:0] grp_fu_534_p_din0;
output  [31:0] grp_fu_534_p_din1;
output  [0:0] grp_fu_534_p_opcode;
input  [31:0] grp_fu_534_p_dout0;
output   grp_fu_534_p_ce;
output  [31:0] grp_fu_538_p_din0;
output  [31:0] grp_fu_538_p_din1;
output  [0:0] grp_fu_538_p_opcode;
input  [31:0] grp_fu_538_p_dout0;
output   grp_fu_538_p_ce;
output  [31:0] grp_fu_542_p_din0;
output  [31:0] grp_fu_542_p_din1;
output  [0:0] grp_fu_542_p_opcode;
input  [31:0] grp_fu_542_p_dout0;
output   grp_fu_542_p_ce;
output  [31:0] grp_fu_546_p_din0;
output  [31:0] grp_fu_546_p_din1;
output  [0:0] grp_fu_546_p_opcode;
input  [31:0] grp_fu_546_p_dout0;
output   grp_fu_546_p_ce;
output  [31:0] grp_fu_550_p_din0;
output  [31:0] grp_fu_550_p_din1;
output  [0:0] grp_fu_550_p_opcode;
input  [31:0] grp_fu_550_p_dout0;
output   grp_fu_550_p_ce;
output  [31:0] grp_fu_490_p_din0;
output  [31:0] grp_fu_490_p_din1;
input  [31:0] grp_fu_490_p_dout0;
output   grp_fu_490_p_ce;
output  [31:0] grp_fu_554_p_din0;
output  [31:0] grp_fu_554_p_din1;
input  [31:0] grp_fu_554_p_dout0;
output   grp_fu_554_p_ce;
output  [31:0] grp_fu_558_p_din0;
output  [31:0] grp_fu_558_p_din1;
input  [31:0] grp_fu_558_p_dout0;
output   grp_fu_558_p_ce;
output  [31:0] grp_fu_562_p_din0;
output  [31:0] grp_fu_562_p_din1;
input  [31:0] grp_fu_562_p_dout0;
output   grp_fu_562_p_ce;
output  [31:0] grp_fu_566_p_din0;
output  [31:0] grp_fu_566_p_din1;
input  [31:0] grp_fu_566_p_dout0;
output   grp_fu_566_p_ce;
output  [31:0] grp_fu_570_p_din0;
output  [31:0] grp_fu_570_p_din1;
input  [31:0] grp_fu_570_p_dout0;
output   grp_fu_570_p_ce;
output  [31:0] grp_fu_574_p_din0;
output  [31:0] grp_fu_574_p_din1;
input  [31:0] grp_fu_574_p_dout0;
output   grp_fu_574_p_ce;
output  [31:0] grp_fu_578_p_din0;
output  [31:0] grp_fu_578_p_din1;
input  [31:0] grp_fu_578_p_dout0;
output   grp_fu_578_p_ce;
output  [31:0] grp_fu_582_p_din0;
output  [31:0] grp_fu_582_p_din1;
input  [31:0] grp_fu_582_p_dout0;
output   grp_fu_582_p_ce;
output  [31:0] grp_fu_586_p_din0;
output  [31:0] grp_fu_586_p_din1;
input  [31:0] grp_fu_586_p_dout0;
output   grp_fu_586_p_ce;
output  [31:0] grp_fu_590_p_din0;
output  [31:0] grp_fu_590_p_din1;
input  [31:0] grp_fu_590_p_dout0;
output   grp_fu_590_p_ce;
output  [31:0] grp_fu_594_p_din0;
output  [31:0] grp_fu_594_p_din1;
input  [31:0] grp_fu_594_p_dout0;
output   grp_fu_594_p_ce;
output  [31:0] grp_fu_598_p_din0;
output  [31:0] grp_fu_598_p_din1;
input  [31:0] grp_fu_598_p_dout0;
output   grp_fu_598_p_ce;
output  [31:0] grp_fu_602_p_din0;
output  [31:0] grp_fu_602_p_din1;
input  [31:0] grp_fu_602_p_dout0;
output   grp_fu_602_p_ce;
output  [31:0] grp_fu_606_p_din0;
output  [31:0] grp_fu_606_p_din1;
input  [31:0] grp_fu_606_p_dout0;
output   grp_fu_606_p_ce;
output  [31:0] grp_fu_610_p_din0;
output  [31:0] grp_fu_610_p_din1;
input  [31:0] grp_fu_610_p_dout0;
output   grp_fu_610_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7_subdone;
reg   [31:0] reg_1896;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_11001;
wire    ap_block_pp0_stage7_11001;
reg   [31:0] reg_1902;
reg   [31:0] reg_1908;
reg   [31:0] reg_1914;
reg   [31:0] reg_1920;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_11001;
wire    ap_block_pp0_stage0_11001;
reg   [31:0] reg_1926;
reg   [31:0] reg_1932;
reg   [31:0] reg_1938;
reg   [31:0] reg_1944;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6_11001;
reg   [31:0] reg_1968;
reg   [31:0] reg_1992;
reg   [31:0] reg_2016;
wire   [63:0] zext_ln112_fu_2044_p1;
reg   [63:0] zext_ln112_reg_3552;
wire   [63:0] zext_ln112_7_fu_2054_p1;
reg   [63:0] zext_ln112_7_reg_3568;
reg   [31:0] LUT_B0_load_reg_3584;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_11001;
reg   [31:0] LUT_B1_load_reg_3589;
wire   [63:0] zext_ln112_1_fu_2064_p1;
reg   [63:0] zext_ln112_1_reg_3594;
wire   [63:0] zext_ln112_6_fu_2074_p1;
reg   [63:0] zext_ln112_6_reg_3610;
reg   [31:0] LUT_B2_load_10_reg_3626;
reg   [31:0] LUT_B3_load_10_reg_3631;
wire   [63:0] zext_ln112_2_fu_2084_p1;
reg   [63:0] zext_ln112_2_reg_3636;
wire   [63:0] zext_ln112_5_fu_2094_p1;
reg   [63:0] zext_ln112_5_reg_3652;
reg   [31:0] delta_reg_3668;
reg   [31:0] delta_1_reg_3692;
wire   [63:0] zext_ln112_3_fu_2104_p1;
reg   [63:0] zext_ln112_3_reg_3706;
wire   [63:0] zext_ln112_4_fu_2114_p1;
reg   [63:0] zext_ln112_4_reg_3752;
reg   [2:0] k_reg_3768;
wire   [1:0] trunc_ln108_fu_2124_p1;
reg   [1:0] trunc_ln108_reg_3775;
reg   [0:0] tmp_65_reg_3783;
reg   [2:0] k_8_reg_3788;
wire   [1:0] trunc_ln108_1_fu_2140_p1;
reg   [1:0] trunc_ln108_1_reg_3795;
reg   [1:0] trunc_ln108_1_reg_3795_pp0_iter1_reg;
reg   [0:0] tmp_69_reg_3803;
reg   [2:0] k_9_reg_3808;
wire   [1:0] trunc_ln108_2_fu_2156_p1;
reg   [1:0] trunc_ln108_2_reg_3815;
reg   [1:0] trunc_ln108_2_reg_3815_pp0_iter1_reg;
reg   [0:0] tmp_73_reg_3823;
reg   [2:0] k_10_reg_3828;
wire   [1:0] trunc_ln108_3_fu_2172_p1;
reg   [1:0] trunc_ln108_3_reg_3835;
reg   [1:0] trunc_ln108_3_reg_3835_pp0_iter1_reg;
reg   [0:0] tmp_77_reg_3843;
reg   [0:0] p_ZL1P_0_0_0_addr_reg_3888;
reg   [0:0] p_ZL1P_0_0_1_addr_reg_3894;
reg   [0:0] p_ZL1P_0_0_2_addr_reg_3900;
reg   [0:0] p_ZL1P_0_0_3_addr_reg_3906;
reg   [0:0] p_ZL1P_0_0_0_addr_4_reg_3912;
reg   [0:0] p_ZL1P_0_0_1_addr_4_reg_3918;
reg   [0:0] p_ZL1P_0_0_2_addr_4_reg_3924;
reg   [0:0] p_ZL1P_0_0_3_addr_4_reg_3930;
reg   [0:0] p_ZL1P_0_0_0_addr_5_reg_3936;
reg   [0:0] p_ZL1P_0_0_1_addr_5_reg_3942;
reg   [0:0] p_ZL1P_0_0_2_addr_5_reg_3948;
reg   [0:0] p_ZL1P_0_0_3_addr_5_reg_3954;
reg   [0:0] p_ZL1P_0_0_0_addr_6_reg_3960;
reg   [0:0] p_ZL1P_0_0_1_addr_6_reg_3966;
reg   [0:0] p_ZL1P_0_0_2_addr_6_reg_3972;
reg   [0:0] p_ZL1P_0_0_3_addr_6_reg_3978;
reg   [0:0] p_ZL1P_0_1_0_addr_reg_3984;
reg   [0:0] p_ZL1P_0_1_1_addr_reg_3990;
reg   [0:0] p_ZL1P_0_1_2_addr_reg_3996;
reg   [0:0] p_ZL1P_0_1_3_addr_reg_4002;
reg   [0:0] p_ZL1P_0_1_0_addr_4_reg_4008;
reg   [0:0] p_ZL1P_0_1_1_addr_4_reg_4014;
reg   [0:0] p_ZL1P_0_1_2_addr_4_reg_4020;
reg   [0:0] p_ZL1P_0_1_3_addr_4_reg_4026;
reg   [0:0] tmp_71_reg_4032;
reg   [0:0] tmp_72_reg_4037;
reg   [0:0] p_ZL1P_0_2_0_addr_reg_4042;
reg   [0:0] p_ZL1P_0_2_1_addr_reg_4048;
reg   [0:0] p_ZL1P_0_2_2_addr_reg_4054;
reg   [0:0] p_ZL1P_0_2_3_addr_reg_4060;
reg   [0:0] p_ZL1P_0_2_0_addr_4_reg_4066;
reg   [0:0] p_ZL1P_0_2_1_addr_4_reg_4072;
reg   [0:0] p_ZL1P_0_2_2_addr_4_reg_4078;
reg   [0:0] p_ZL1P_0_2_3_addr_4_reg_4084;
reg   [0:0] tmp_75_reg_4090;
reg   [0:0] tmp_76_reg_4095;
reg   [0:0] p_ZL1P_0_3_0_addr_reg_4100;
reg   [0:0] p_ZL1P_0_3_1_addr_reg_4106;
reg   [0:0] p_ZL1P_0_3_2_addr_reg_4112;
reg   [0:0] p_ZL1P_0_3_3_addr_reg_4118;
reg   [0:0] p_ZL1P_0_3_0_addr_4_reg_4124;
reg   [0:0] p_ZL1P_0_3_1_addr_4_reg_4130;
reg   [0:0] p_ZL1P_0_3_2_addr_4_reg_4136;
reg   [0:0] p_ZL1P_0_3_3_addr_4_reg_4142;
reg   [0:0] tmp_79_reg_4148;
reg   [0:0] tmp_80_reg_4153;
reg   [2:0] k_11_reg_4158;
wire   [1:0] trunc_ln108_4_fu_2420_p1;
reg   [1:0] trunc_ln108_4_reg_4165;
reg   [1:0] trunc_ln108_4_reg_4165_pp0_iter1_reg;
reg   [0:0] tmp_81_reg_4173;
wire   [1:0] trunc_ln108_5_fu_2436_p1;
reg   [1:0] trunc_ln108_5_reg_4178;
reg   [1:0] trunc_ln108_5_reg_4178_pp0_iter1_reg;
reg   [0:0] tmp_85_reg_4186;
reg   [0:0] tmp_86_reg_4191;
reg   [0:0] p_ZL1P_1_1_0_addr_5_reg_4196;
reg   [0:0] p_ZL1P_1_1_1_addr_5_reg_4201;
reg   [0:0] p_ZL1P_1_1_2_addr_5_reg_4206;
reg   [0:0] p_ZL1P_1_1_3_addr_5_reg_4211;
reg   [0:0] p_ZL1P_1_1_0_addr_6_reg_4216;
reg   [0:0] p_ZL1P_1_1_1_addr_6_reg_4222;
reg   [0:0] p_ZL1P_1_1_2_addr_6_reg_4228;
reg   [0:0] p_ZL1P_1_1_3_addr_6_reg_4234;
wire   [1:0] trunc_ln108_6_fu_2510_p1;
reg   [1:0] trunc_ln108_6_reg_4240;
reg   [1:0] trunc_ln108_6_reg_4240_pp0_iter1_reg;
reg   [0:0] tmp_89_reg_4248;
reg   [0:0] tmp_90_reg_4253;
reg   [0:0] p_ZL1P_1_2_0_addr_5_reg_4258;
reg   [0:0] p_ZL1P_1_2_1_addr_5_reg_4263;
reg   [0:0] p_ZL1P_1_2_2_addr_5_reg_4268;
reg   [0:0] p_ZL1P_1_2_3_addr_5_reg_4273;
reg   [0:0] p_ZL1P_1_2_0_addr_6_reg_4278;
reg   [0:0] p_ZL1P_1_2_1_addr_6_reg_4284;
reg   [0:0] p_ZL1P_1_2_2_addr_6_reg_4290;
reg   [0:0] p_ZL1P_1_2_3_addr_6_reg_4296;
wire   [1:0] trunc_ln108_7_fu_2584_p1;
reg   [1:0] trunc_ln108_7_reg_4302;
reg   [1:0] trunc_ln108_7_reg_4302_pp0_iter1_reg;
reg   [0:0] tmp_93_reg_4310;
reg   [0:0] tmp_94_reg_4355;
reg   [0:0] p_ZL1P_1_3_0_addr_5_reg_4360;
reg   [0:0] p_ZL1P_1_3_1_addr_5_reg_4365;
reg   [0:0] p_ZL1P_1_3_2_addr_5_reg_4370;
reg   [0:0] p_ZL1P_1_3_3_addr_5_reg_4375;
reg   [0:0] p_ZL1P_1_3_0_addr_6_reg_4380;
reg   [0:0] p_ZL1P_1_3_1_addr_6_reg_4386;
reg   [0:0] p_ZL1P_1_3_2_addr_6_reg_4392;
reg   [0:0] p_ZL1P_1_3_3_addr_6_reg_4398;
reg   [31:0] mul_reg_4404;
wire   [31:0] tmp_fu_2654_p11;
reg   [31:0] tmp_reg_4409;
reg   [31:0] mul4_reg_4414;
reg   [31:0] mul5_reg_4419;
reg   [31:0] mul6_reg_4424;
reg   [0:0] p_ZL1P_0_1_0_addr_5_reg_4429;
reg   [0:0] p_ZL1P_0_1_1_addr_5_reg_4435;
reg   [0:0] p_ZL1P_0_1_2_addr_5_reg_4441;
reg   [0:0] p_ZL1P_0_1_3_addr_5_reg_4447;
reg   [0:0] p_ZL1P_0_1_0_addr_6_reg_4453;
reg   [0:0] p_ZL1P_0_1_1_addr_6_reg_4459;
reg   [0:0] p_ZL1P_0_1_2_addr_6_reg_4465;
reg   [0:0] p_ZL1P_0_1_3_addr_6_reg_4471;
reg   [0:0] p_ZL1P_1_0_0_addr_reg_4477;
reg   [0:0] p_ZL1P_1_0_1_addr_reg_4483;
reg   [0:0] p_ZL1P_1_0_2_addr_reg_4489;
reg   [0:0] p_ZL1P_1_0_3_addr_reg_4495;
reg   [0:0] p_ZL1P_1_0_0_addr_4_reg_4501;
reg   [0:0] p_ZL1P_1_0_1_addr_4_reg_4507;
reg   [0:0] p_ZL1P_1_0_2_addr_4_reg_4513;
reg   [0:0] p_ZL1P_1_0_3_addr_4_reg_4519;
reg   [0:0] tmp_83_reg_4525;
reg   [0:0] tmp_84_reg_4530;
reg   [31:0] mul17_s_reg_4535;
reg   [31:0] mul26_s_reg_4540;
reg   [31:0] mul17_2_reg_4545;
reg   [31:0] mul26_2_reg_4550;
reg   [31:0] mul17_3_reg_4555;
reg   [31:0] mul26_3_reg_4560;
reg   [31:0] mul38_1_1_reg_4575;
reg   [31:0] mul50_1_1_reg_4580;
reg   [31:0] mul38_1_2_reg_4585;
reg   [31:0] mul50_1_2_reg_4590;
reg   [31:0] mul38_1_3_reg_4605;
reg   [31:0] mul50_1_3_reg_4610;
wire   [31:0] tmp_s_fu_2745_p11;
reg   [31:0] tmp_s_reg_4615;
wire   [31:0] tmp_35_fu_2768_p11;
reg   [31:0] tmp_35_reg_4620;
wire   [31:0] tmp_36_fu_2791_p11;
reg   [31:0] tmp_36_reg_4625;
wire   [31:0] tmp_37_fu_2814_p11;
reg   [31:0] tmp_37_reg_4630;
wire   [31:0] tmp_38_fu_2837_p11;
reg   [31:0] tmp_38_reg_4635;
wire   [31:0] tmp_41_fu_2860_p11;
reg   [31:0] tmp_41_reg_4640;
wire   [31:0] tmp_42_fu_2883_p11;
reg   [31:0] tmp_42_reg_4645;
wire   [31:0] tmp_45_fu_2906_p11;
reg   [31:0] tmp_45_reg_4650;
wire   [31:0] tmp_46_fu_2929_p11;
reg   [31:0] tmp_46_reg_4655;
wire   [31:0] tmp_55_fu_2952_p11;
reg   [31:0] tmp_55_reg_4660;
wire   [31:0] tmp_56_fu_2975_p11;
reg   [31:0] tmp_56_reg_4665;
wire   [31:0] tmp_59_fu_2998_p11;
reg   [31:0] tmp_59_reg_4670;
wire   [31:0] tmp_60_fu_3021_p11;
reg   [31:0] tmp_60_reg_4675;
wire   [31:0] tmp_63_fu_3044_p11;
reg   [31:0] tmp_63_reg_4680;
wire   [31:0] tmp_64_fu_3067_p11;
reg   [31:0] tmp_64_reg_4685;
reg   [0:0] p_ZL1P_0_2_0_addr_5_reg_4690;
reg   [0:0] p_ZL1P_0_2_1_addr_5_reg_4696;
reg   [0:0] p_ZL1P_0_2_2_addr_5_reg_4702;
reg   [0:0] p_ZL1P_0_2_3_addr_5_reg_4708;
reg   [0:0] p_ZL1P_0_2_0_addr_6_reg_4714;
reg   [0:0] p_ZL1P_0_2_1_addr_6_reg_4720;
reg   [0:0] p_ZL1P_0_2_2_addr_6_reg_4726;
reg   [0:0] p_ZL1P_0_2_3_addr_6_reg_4732;
reg   [0:0] p_ZL1P_1_1_0_addr_reg_4738;
reg   [0:0] p_ZL1P_1_1_1_addr_reg_4744;
reg   [0:0] p_ZL1P_1_1_2_addr_reg_4750;
reg   [0:0] p_ZL1P_1_1_3_addr_reg_4756;
reg   [0:0] p_ZL1P_1_1_0_addr_4_reg_4762;
reg   [0:0] p_ZL1P_1_1_1_addr_4_reg_4768;
reg   [0:0] p_ZL1P_1_1_2_addr_4_reg_4774;
reg   [0:0] p_ZL1P_1_1_3_addr_4_reg_4780;
reg   [31:0] mul38_s_reg_4786;
reg   [31:0] mul50_s_reg_4791;
reg   [31:0] mul17_1_reg_4796;
reg   [31:0] mul26_1_reg_4801;
wire   [31:0] tmp_39_fu_3118_p11;
reg   [31:0] tmp_39_reg_4806;
wire   [31:0] tmp_40_fu_3141_p11;
reg   [31:0] tmp_40_reg_4811;
wire   [31:0] tmp_49_fu_3164_p11;
reg   [31:0] tmp_49_reg_4816;
wire   [31:0] tmp_50_fu_3187_p11;
reg   [31:0] tmp_50_reg_4821;
reg   [0:0] p_ZL1P_0_3_0_addr_5_reg_4826;
reg   [0:0] p_ZL1P_0_3_1_addr_5_reg_4832;
reg   [0:0] p_ZL1P_0_3_2_addr_5_reg_4838;
reg   [0:0] p_ZL1P_0_3_3_addr_5_reg_4844;
reg   [0:0] p_ZL1P_0_3_0_addr_6_reg_4850;
reg   [0:0] p_ZL1P_0_3_1_addr_6_reg_4856;
reg   [0:0] p_ZL1P_0_3_2_addr_6_reg_4862;
reg   [0:0] p_ZL1P_0_3_3_addr_6_reg_4868;
reg   [0:0] p_ZL1P_1_2_0_addr_reg_4874;
reg   [0:0] p_ZL1P_1_2_1_addr_reg_4880;
reg   [0:0] p_ZL1P_1_2_2_addr_reg_4886;
reg   [0:0] p_ZL1P_1_2_3_addr_reg_4892;
reg   [0:0] p_ZL1P_1_2_0_addr_4_reg_4898;
reg   [0:0] p_ZL1P_1_2_1_addr_4_reg_4904;
reg   [0:0] p_ZL1P_1_2_2_addr_4_reg_4910;
reg   [0:0] p_ZL1P_1_2_3_addr_4_reg_4916;
reg   [31:0] mul38_2_reg_4922;
reg   [31:0] mul50_2_reg_4927;
reg   [31:0] mul17_1_1_reg_4932;
reg   [31:0] mul26_1_1_reg_4937;
wire   [31:0] tmp_43_fu_3238_p11;
reg   [31:0] tmp_43_reg_4942;
wire   [31:0] tmp_44_fu_3261_p11;
reg   [31:0] tmp_44_reg_4947;
wire   [31:0] tmp_53_fu_3284_p11;
reg   [31:0] tmp_53_reg_4952;
wire   [31:0] tmp_54_fu_3307_p11;
reg   [31:0] tmp_54_reg_4957;
reg   [0:0] p_ZL1P_1_0_0_addr_5_reg_4962;
reg   [0:0] p_ZL1P_1_0_1_addr_5_reg_4968;
reg   [0:0] p_ZL1P_1_0_2_addr_5_reg_4974;
reg   [0:0] p_ZL1P_1_0_3_addr_5_reg_4980;
reg   [0:0] p_ZL1P_1_0_0_addr_6_reg_4986;
reg   [0:0] p_ZL1P_1_0_1_addr_6_reg_4992;
reg   [0:0] p_ZL1P_1_0_2_addr_6_reg_4998;
reg   [0:0] p_ZL1P_1_0_3_addr_6_reg_5004;
reg   [31:0] mul38_3_reg_5010;
reg   [31:0] mul50_3_reg_5015;
reg   [31:0] mul17_1_2_reg_5020;
reg   [31:0] mul26_1_2_reg_5025;
reg   [0:0] p_ZL1P_1_3_0_addr_reg_5030;
reg   [0:0] p_ZL1P_1_3_1_addr_reg_5036;
reg   [0:0] p_ZL1P_1_3_2_addr_reg_5042;
reg   [0:0] p_ZL1P_1_3_3_addr_reg_5048;
reg   [0:0] p_ZL1P_1_3_0_addr_4_reg_5054;
reg   [0:0] p_ZL1P_1_3_1_addr_4_reg_5060;
reg   [0:0] p_ZL1P_1_3_2_addr_4_reg_5066;
reg   [0:0] p_ZL1P_1_3_3_addr_4_reg_5072;
wire   [31:0] tmp_47_fu_3358_p11;
reg   [31:0] tmp_47_reg_5078;
wire   [31:0] tmp_48_fu_3381_p11;
reg   [31:0] tmp_48_reg_5083;
wire   [31:0] tmp_57_fu_3404_p11;
reg   [31:0] tmp_57_reg_5088;
wire   [31:0] tmp_58_fu_3427_p11;
reg   [31:0] tmp_58_reg_5093;
reg   [31:0] mul38_1_reg_5098;
reg   [31:0] mul50_1_reg_5103;
reg   [31:0] mul17_1_3_reg_5108;
reg   [31:0] mul26_1_3_reg_5113;
wire   [31:0] tmp_51_fu_3450_p11;
reg   [31:0] tmp_51_reg_5118;
wire   [31:0] tmp_52_fu_3473_p11;
reg   [31:0] tmp_52_reg_5123;
wire   [31:0] tmp_61_fu_3496_p11;
reg   [31:0] tmp_61_reg_5128;
wire   [31:0] tmp_62_fu_3519_p11;
reg   [31:0] tmp_62_reg_5133;
reg   [31:0] sub_s_reg_5138;
reg   [31:0] sub35_s_reg_5146;
reg   [31:0] sub_2_reg_5154;
reg   [31:0] sub35_2_reg_5162;
reg   [31:0] sub_3_reg_5170;
reg   [31:0] sub35_3_reg_5178;
reg   [31:0] sub47_1_1_reg_5186;
reg   [31:0] sub59_1_1_reg_5194;
reg   [31:0] sub47_1_2_reg_5202;
reg   [31:0] sub59_1_2_reg_5210;
reg   [31:0] sub47_1_3_reg_5218;
reg   [31:0] sub59_1_3_reg_5226;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage0;
wire    ap_block_pp0_stage1;
wire    ap_block_pp0_stage2;
wire    ap_block_pp0_stage3;
wire    ap_block_pp0_stage4;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln108_fu_2184_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln113_fu_2204_p1;
wire   [63:0] zext_ln114_fu_2225_p1;
wire   [63:0] zext_ln115_fu_2246_p1;
wire   [63:0] zext_ln108_1_fu_2254_p1;
wire   [63:0] zext_ln113_1_fu_2274_p1;
wire   [63:0] zext_ln108_2_fu_2308_p1;
wire   [63:0] zext_ln113_2_fu_2328_p1;
wire   [63:0] zext_ln108_3_fu_2362_p1;
wire   [63:0] zext_ln113_3_fu_2382_p1;
wire   [63:0] zext_ln114_5_fu_2476_p1;
wire   [63:0] zext_ln115_5_fu_2498_p1;
wire   [63:0] zext_ln114_6_fu_2550_p1;
wire   [63:0] zext_ln115_6_fu_2572_p1;
wire   [63:0] zext_ln114_7_fu_2624_p1;
wire   [63:0] zext_ln115_7_fu_2646_p1;
wire   [63:0] zext_ln114_1_fu_2677_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln115_1_fu_2684_p1;
wire   [63:0] zext_ln108_4_fu_2691_p1;
wire   [63:0] zext_ln113_4_fu_2711_p1;
wire   [63:0] zext_ln114_2_fu_3090_p1;
wire   [63:0] zext_ln115_2_fu_3097_p1;
wire   [63:0] zext_ln108_5_fu_3104_p1;
wire   [63:0] zext_ln113_5_fu_3111_p1;
wire   [63:0] zext_ln114_3_fu_3210_p1;
wire   [63:0] zext_ln115_3_fu_3217_p1;
wire   [63:0] zext_ln108_6_fu_3224_p1;
wire   [63:0] zext_ln113_6_fu_3231_p1;
wire   [63:0] zext_ln114_4_fu_3330_p1;
wire   [63:0] zext_ln115_4_fu_3337_p1;
wire   [63:0] zext_ln108_7_fu_3344_p1;
wire   [63:0] zext_ln113_7_fu_3351_p1;
reg    LUT_B0_ce0_local;
reg   [7:0] LUT_B0_address0_local;
reg    LUT_B1_ce0_local;
reg   [7:0] LUT_B1_address0_local;
reg    LUT_B2_ce0_local;
reg   [7:0] LUT_B2_address0_local;
reg    LUT_B3_ce0_local;
reg   [7:0] LUT_B3_address0_local;
reg    p_ZL1P_0_0_0_ce0_local;
reg   [0:0] p_ZL1P_0_0_0_address0_local;
reg    p_ZL1P_0_0_0_we1_local;
reg   [31:0] p_ZL1P_0_0_0_d1_local;
reg    p_ZL1P_0_0_0_ce1_local;
reg   [0:0] p_ZL1P_0_0_0_address1_local;
reg    p_ZL1P_0_0_1_ce0_local;
reg   [0:0] p_ZL1P_0_0_1_address0_local;
reg    p_ZL1P_0_0_1_we1_local;
reg   [31:0] p_ZL1P_0_0_1_d1_local;
reg    p_ZL1P_0_0_1_ce1_local;
reg   [0:0] p_ZL1P_0_0_1_address1_local;
reg    p_ZL1P_0_0_2_ce0_local;
reg   [0:0] p_ZL1P_0_0_2_address0_local;
reg    p_ZL1P_0_0_2_we1_local;
reg   [31:0] p_ZL1P_0_0_2_d1_local;
reg    p_ZL1P_0_0_2_ce1_local;
reg   [0:0] p_ZL1P_0_0_2_address1_local;
reg    p_ZL1P_0_0_3_ce0_local;
reg   [0:0] p_ZL1P_0_0_3_address0_local;
reg    p_ZL1P_0_0_3_we1_local;
reg   [31:0] p_ZL1P_0_0_3_d1_local;
reg    p_ZL1P_0_0_3_ce1_local;
reg   [0:0] p_ZL1P_0_0_3_address1_local;
reg    p_ZL1P_0_1_0_ce0_local;
reg   [0:0] p_ZL1P_0_1_0_address0_local;
reg    p_ZL1P_0_1_0_we1_local;
reg   [31:0] p_ZL1P_0_1_0_d1_local;
reg    p_ZL1P_0_1_0_ce1_local;
reg   [0:0] p_ZL1P_0_1_0_address1_local;
reg    p_ZL1P_0_1_1_ce0_local;
reg   [0:0] p_ZL1P_0_1_1_address0_local;
reg    p_ZL1P_0_1_1_we1_local;
reg   [31:0] p_ZL1P_0_1_1_d1_local;
reg    p_ZL1P_0_1_1_ce1_local;
reg   [0:0] p_ZL1P_0_1_1_address1_local;
reg    p_ZL1P_0_1_2_ce0_local;
reg   [0:0] p_ZL1P_0_1_2_address0_local;
reg    p_ZL1P_0_1_2_we1_local;
reg   [31:0] p_ZL1P_0_1_2_d1_local;
reg    p_ZL1P_0_1_2_ce1_local;
reg   [0:0] p_ZL1P_0_1_2_address1_local;
reg    p_ZL1P_0_1_3_ce0_local;
reg   [0:0] p_ZL1P_0_1_3_address0_local;
reg    p_ZL1P_0_1_3_we1_local;
reg   [31:0] p_ZL1P_0_1_3_d1_local;
reg    p_ZL1P_0_1_3_ce1_local;
reg   [0:0] p_ZL1P_0_1_3_address1_local;
reg    p_ZL1P_0_2_0_ce0_local;
reg   [0:0] p_ZL1P_0_2_0_address0_local;
reg    p_ZL1P_0_2_0_we1_local;
reg   [31:0] p_ZL1P_0_2_0_d1_local;
reg    p_ZL1P_0_2_0_ce1_local;
reg   [0:0] p_ZL1P_0_2_0_address1_local;
reg    p_ZL1P_0_2_1_ce0_local;
reg   [0:0] p_ZL1P_0_2_1_address0_local;
reg    p_ZL1P_0_2_1_we1_local;
reg   [31:0] p_ZL1P_0_2_1_d1_local;
reg    p_ZL1P_0_2_1_ce1_local;
reg   [0:0] p_ZL1P_0_2_1_address1_local;
reg    p_ZL1P_0_2_2_ce0_local;
reg   [0:0] p_ZL1P_0_2_2_address0_local;
reg    p_ZL1P_0_2_2_we1_local;
reg   [31:0] p_ZL1P_0_2_2_d1_local;
reg    p_ZL1P_0_2_2_ce1_local;
reg   [0:0] p_ZL1P_0_2_2_address1_local;
reg    p_ZL1P_0_2_3_ce0_local;
reg   [0:0] p_ZL1P_0_2_3_address0_local;
reg    p_ZL1P_0_2_3_we1_local;
reg   [31:0] p_ZL1P_0_2_3_d1_local;
reg    p_ZL1P_0_2_3_ce1_local;
reg   [0:0] p_ZL1P_0_2_3_address1_local;
reg    p_ZL1P_0_3_0_ce0_local;
reg   [0:0] p_ZL1P_0_3_0_address0_local;
reg    p_ZL1P_0_3_0_we1_local;
reg   [31:0] p_ZL1P_0_3_0_d1_local;
reg    p_ZL1P_0_3_0_ce1_local;
reg   [0:0] p_ZL1P_0_3_0_address1_local;
reg    p_ZL1P_0_3_1_ce0_local;
reg   [0:0] p_ZL1P_0_3_1_address0_local;
reg    p_ZL1P_0_3_1_we1_local;
reg   [31:0] p_ZL1P_0_3_1_d1_local;
reg    p_ZL1P_0_3_1_ce1_local;
reg   [0:0] p_ZL1P_0_3_1_address1_local;
reg    p_ZL1P_0_3_2_ce0_local;
reg   [0:0] p_ZL1P_0_3_2_address0_local;
reg    p_ZL1P_0_3_2_we1_local;
reg   [31:0] p_ZL1P_0_3_2_d1_local;
reg    p_ZL1P_0_3_2_ce1_local;
reg   [0:0] p_ZL1P_0_3_2_address1_local;
reg    p_ZL1P_0_3_3_ce0_local;
reg   [0:0] p_ZL1P_0_3_3_address0_local;
reg    p_ZL1P_0_3_3_we1_local;
reg   [31:0] p_ZL1P_0_3_3_d1_local;
reg    p_ZL1P_0_3_3_ce1_local;
reg   [0:0] p_ZL1P_0_3_3_address1_local;
reg    p_ZL1P_1_1_0_ce1_local;
reg   [0:0] p_ZL1P_1_1_0_address1_local;
reg    p_ZL1P_1_1_0_ce0_local;
reg   [0:0] p_ZL1P_1_1_0_address0_local;
reg    p_ZL1P_1_1_0_we1_local;
reg   [31:0] p_ZL1P_1_1_0_d1_local;
reg    p_ZL1P_1_1_1_ce1_local;
reg   [0:0] p_ZL1P_1_1_1_address1_local;
reg    p_ZL1P_1_1_1_ce0_local;
reg   [0:0] p_ZL1P_1_1_1_address0_local;
reg    p_ZL1P_1_1_1_we1_local;
reg   [31:0] p_ZL1P_1_1_1_d1_local;
reg    p_ZL1P_1_1_2_ce1_local;
reg   [0:0] p_ZL1P_1_1_2_address1_local;
reg    p_ZL1P_1_1_2_ce0_local;
reg   [0:0] p_ZL1P_1_1_2_address0_local;
reg    p_ZL1P_1_1_2_we1_local;
reg   [31:0] p_ZL1P_1_1_2_d1_local;
reg    p_ZL1P_1_1_3_ce1_local;
reg   [0:0] p_ZL1P_1_1_3_address1_local;
reg    p_ZL1P_1_1_3_ce0_local;
reg   [0:0] p_ZL1P_1_1_3_address0_local;
reg    p_ZL1P_1_1_3_we1_local;
reg   [31:0] p_ZL1P_1_1_3_d1_local;
reg    p_ZL1P_1_2_0_ce1_local;
reg   [0:0] p_ZL1P_1_2_0_address1_local;
reg    p_ZL1P_1_2_0_ce0_local;
reg   [0:0] p_ZL1P_1_2_0_address0_local;
reg    p_ZL1P_1_2_0_we1_local;
reg   [31:0] p_ZL1P_1_2_0_d1_local;
reg    p_ZL1P_1_2_1_ce1_local;
reg   [0:0] p_ZL1P_1_2_1_address1_local;
reg    p_ZL1P_1_2_1_ce0_local;
reg   [0:0] p_ZL1P_1_2_1_address0_local;
reg    p_ZL1P_1_2_1_we1_local;
reg   [31:0] p_ZL1P_1_2_1_d1_local;
reg    p_ZL1P_1_2_2_ce1_local;
reg   [0:0] p_ZL1P_1_2_2_address1_local;
reg    p_ZL1P_1_2_2_ce0_local;
reg   [0:0] p_ZL1P_1_2_2_address0_local;
reg    p_ZL1P_1_2_2_we1_local;
reg   [31:0] p_ZL1P_1_2_2_d1_local;
reg    p_ZL1P_1_2_3_ce1_local;
reg   [0:0] p_ZL1P_1_2_3_address1_local;
reg    p_ZL1P_1_2_3_ce0_local;
reg   [0:0] p_ZL1P_1_2_3_address0_local;
reg    p_ZL1P_1_2_3_we1_local;
reg   [31:0] p_ZL1P_1_2_3_d1_local;
reg    p_ZL1P_1_3_0_ce1_local;
reg   [0:0] p_ZL1P_1_3_0_address1_local;
reg    p_ZL1P_1_3_0_ce0_local;
reg   [0:0] p_ZL1P_1_3_0_address0_local;
reg    p_ZL1P_1_3_0_we1_local;
reg   [31:0] p_ZL1P_1_3_0_d1_local;
reg    p_ZL1P_1_3_1_ce1_local;
reg   [0:0] p_ZL1P_1_3_1_address1_local;
reg    p_ZL1P_1_3_1_ce0_local;
reg   [0:0] p_ZL1P_1_3_1_address0_local;
reg    p_ZL1P_1_3_1_we1_local;
reg   [31:0] p_ZL1P_1_3_1_d1_local;
reg    p_ZL1P_1_3_2_ce1_local;
reg   [0:0] p_ZL1P_1_3_2_address1_local;
reg    p_ZL1P_1_3_2_ce0_local;
reg   [0:0] p_ZL1P_1_3_2_address0_local;
reg    p_ZL1P_1_3_2_we1_local;
reg   [31:0] p_ZL1P_1_3_2_d1_local;
reg    p_ZL1P_1_3_3_ce1_local;
reg   [0:0] p_ZL1P_1_3_3_address1_local;
reg    p_ZL1P_1_3_3_ce0_local;
reg   [0:0] p_ZL1P_1_3_3_address0_local;
reg    p_ZL1P_1_3_3_we1_local;
reg   [31:0] p_ZL1P_1_3_3_d1_local;
reg    p_ZL1P_1_0_0_ce0_local;
reg   [0:0] p_ZL1P_1_0_0_address0_local;
reg    p_ZL1P_1_0_0_we1_local;
reg   [31:0] p_ZL1P_1_0_0_d1_local;
reg    p_ZL1P_1_0_0_ce1_local;
reg   [0:0] p_ZL1P_1_0_0_address1_local;
reg    p_ZL1P_1_0_1_ce0_local;
reg   [0:0] p_ZL1P_1_0_1_address0_local;
reg    p_ZL1P_1_0_1_we1_local;
reg   [31:0] p_ZL1P_1_0_1_d1_local;
reg    p_ZL1P_1_0_1_ce1_local;
reg   [0:0] p_ZL1P_1_0_1_address1_local;
reg    p_ZL1P_1_0_2_ce0_local;
reg   [0:0] p_ZL1P_1_0_2_address0_local;
reg    p_ZL1P_1_0_2_we1_local;
reg   [31:0] p_ZL1P_1_0_2_d1_local;
reg    p_ZL1P_1_0_2_ce1_local;
reg   [0:0] p_ZL1P_1_0_2_address1_local;
reg    p_ZL1P_1_0_3_ce0_local;
reg   [0:0] p_ZL1P_1_0_3_address0_local;
reg    p_ZL1P_1_0_3_we1_local;
reg   [31:0] p_ZL1P_1_0_3_d1_local;
reg    p_ZL1P_1_0_3_ce1_local;
reg   [0:0] p_ZL1P_1_0_3_address1_local;
reg   [31:0] grp_fu_1754_p0;
reg   [31:0] grp_fu_1754_p1;
reg   [31:0] grp_fu_1758_p0;
reg   [31:0] grp_fu_1758_p1;
reg   [31:0] grp_fu_1762_p0;
reg   [31:0] grp_fu_1762_p1;
reg   [31:0] grp_fu_1766_p0;
reg   [31:0] grp_fu_1766_p1;
reg   [31:0] grp_fu_1818_p0;
reg   [31:0] grp_fu_1818_p1;
reg   [31:0] grp_fu_1824_p0;
reg   [31:0] grp_fu_1824_p1;
reg   [31:0] grp_fu_1830_p0;
reg   [31:0] grp_fu_1830_p1;
reg   [31:0] grp_fu_1835_p0;
reg   [31:0] grp_fu_1835_p1;
reg   [31:0] grp_fu_1840_p0;
reg   [31:0] grp_fu_1840_p1;
reg   [31:0] grp_fu_1844_p0;
reg   [31:0] grp_fu_1844_p1;
wire   [2:0] add_ln113_fu_2191_p2;
wire   [0:0] tmp_66_fu_2196_p3;
wire   [2:0] add_ln114_fu_2212_p2;
wire   [0:0] tmp_67_fu_2217_p3;
wire   [2:0] add_ln115_fu_2233_p2;
wire   [0:0] tmp_68_fu_2238_p3;
wire   [2:0] add_ln113_1_fu_2261_p2;
wire   [0:0] tmp_70_fu_2266_p3;
wire   [2:0] add_ln114_1_fu_2282_p2;
wire   [2:0] add_ln115_1_fu_2295_p2;
wire   [2:0] add_ln113_2_fu_2315_p2;
wire   [0:0] tmp_74_fu_2320_p3;
wire   [2:0] add_ln114_2_fu_2336_p2;
wire   [2:0] add_ln115_2_fu_2349_p2;
wire   [2:0] add_ln113_3_fu_2369_p2;
wire   [0:0] tmp_78_fu_2374_p3;
wire   [2:0] add_ln114_3_fu_2390_p2;
wire   [2:0] add_ln115_3_fu_2403_p2;
wire   [2:0] add_ln113_5_fu_2448_p2;
wire   [2:0] add_ln114_5_fu_2462_p2;
wire   [0:0] tmp_87_fu_2468_p3;
wire   [2:0] add_ln115_5_fu_2484_p2;
wire   [0:0] tmp_88_fu_2490_p3;
wire   [2:0] add_ln113_6_fu_2522_p2;
wire   [2:0] add_ln114_6_fu_2536_p2;
wire   [0:0] tmp_91_fu_2542_p3;
wire   [2:0] add_ln115_6_fu_2558_p2;
wire   [0:0] tmp_92_fu_2564_p3;
wire   [2:0] add_ln113_7_fu_2596_p2;
wire   [2:0] add_ln114_7_fu_2610_p2;
wire   [0:0] tmp_95_fu_2616_p3;
wire   [2:0] add_ln115_7_fu_2632_p2;
wire   [0:0] tmp_96_fu_2638_p3;
wire   [31:0] tmp_fu_2654_p9;
wire   [2:0] add_ln113_4_fu_2698_p2;
wire   [0:0] tmp_82_fu_2703_p3;
wire   [2:0] add_ln114_4_fu_2719_p2;
wire   [2:0] add_ln115_4_fu_2732_p2;
wire   [31:0] tmp_s_fu_2745_p9;
wire   [31:0] tmp_35_fu_2768_p9;
wire   [31:0] tmp_36_fu_2791_p9;
wire   [31:0] tmp_37_fu_2814_p9;
wire   [31:0] tmp_38_fu_2837_p9;
wire   [31:0] tmp_41_fu_2860_p9;
wire   [31:0] tmp_42_fu_2883_p9;
wire   [31:0] tmp_45_fu_2906_p9;
wire   [31:0] tmp_46_fu_2929_p9;
wire   [31:0] tmp_55_fu_2952_p9;
wire   [31:0] tmp_56_fu_2975_p9;
wire   [31:0] tmp_59_fu_2998_p9;
wire   [31:0] tmp_60_fu_3021_p9;
wire   [31:0] tmp_63_fu_3044_p9;
wire   [31:0] tmp_64_fu_3067_p9;
wire   [31:0] tmp_39_fu_3118_p9;
wire   [31:0] tmp_40_fu_3141_p9;
wire   [31:0] tmp_49_fu_3164_p9;
wire   [31:0] tmp_50_fu_3187_p9;
wire   [31:0] tmp_43_fu_3238_p9;
wire   [31:0] tmp_44_fu_3261_p9;
wire   [31:0] tmp_53_fu_3284_p9;
wire   [31:0] tmp_54_fu_3307_p9;
wire   [31:0] tmp_47_fu_3358_p9;
wire   [31:0] tmp_48_fu_3381_p9;
wire   [31:0] tmp_57_fu_3404_p9;
wire   [31:0] tmp_58_fu_3427_p9;
wire   [31:0] tmp_51_fu_3450_p9;
wire   [31:0] tmp_52_fu_3473_p9;
wire   [31:0] tmp_61_fu_3496_p9;
wire   [31:0] tmp_62_fu_3519_p9;
wire    ap_block_pp0_stage0_00001;
wire    ap_block_pp0_stage1_00001;
wire    ap_block_pp0_stage2_00001;
wire    ap_block_pp0_stage3_00001;
wire    ap_block_pp0_stage4_00001;
reg   [7:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to2;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_enable_pp0;
reg    ap_condition_1150;
reg    ap_condition_1241;
reg    ap_condition_2992;
reg    ap_condition_2996;
reg    ap_condition_3000;
reg    ap_condition_3004;
reg    ap_condition_3008;
reg    ap_condition_3012;
reg    ap_condition_3016;
reg    ap_condition_3020;
reg    ap_condition_3024;
reg    ap_condition_3028;
reg    ap_condition_3032;
reg    ap_condition_3036;
reg    ap_condition_3040;
reg    ap_condition_3044;
reg    ap_condition_3048;
reg    ap_condition_3052;
reg    ap_condition_3056;
reg    ap_condition_3060;
reg    ap_condition_3064;
reg    ap_condition_3068;
reg    ap_condition_3072;
reg    ap_condition_3076;
reg    ap_condition_3080;
reg    ap_condition_3084;
reg    ap_condition_3088;
reg    ap_condition_3092;
reg    ap_condition_3096;
reg    ap_condition_3100;
reg    ap_condition_3104;
reg    ap_condition_3108;
reg    ap_condition_3112;
reg    ap_condition_3116;
wire   [1:0] tmp_fu_2654_p1;
wire   [1:0] tmp_fu_2654_p3;
wire  signed [1:0] tmp_fu_2654_p5;
wire  signed [1:0] tmp_fu_2654_p7;
wire  signed [1:0] tmp_s_fu_2745_p1;
wire   [1:0] tmp_s_fu_2745_p3;
wire   [1:0] tmp_s_fu_2745_p5;
wire  signed [1:0] tmp_s_fu_2745_p7;
wire  signed [1:0] tmp_35_fu_2768_p1;
wire  signed [1:0] tmp_35_fu_2768_p3;
wire   [1:0] tmp_35_fu_2768_p5;
wire   [1:0] tmp_35_fu_2768_p7;
wire   [1:0] tmp_36_fu_2791_p1;
wire  signed [1:0] tmp_36_fu_2791_p3;
wire  signed [1:0] tmp_36_fu_2791_p5;
wire   [1:0] tmp_36_fu_2791_p7;
wire   [1:0] tmp_37_fu_2814_p1;
wire   [1:0] tmp_37_fu_2814_p3;
wire  signed [1:0] tmp_37_fu_2814_p5;
wire  signed [1:0] tmp_37_fu_2814_p7;
wire  signed [1:0] tmp_38_fu_2837_p1;
wire   [1:0] tmp_38_fu_2837_p3;
wire   [1:0] tmp_38_fu_2837_p5;
wire  signed [1:0] tmp_38_fu_2837_p7;
wire   [1:0] tmp_41_fu_2860_p1;
wire   [1:0] tmp_41_fu_2860_p3;
wire  signed [1:0] tmp_41_fu_2860_p5;
wire  signed [1:0] tmp_41_fu_2860_p7;
wire  signed [1:0] tmp_42_fu_2883_p1;
wire   [1:0] tmp_42_fu_2883_p3;
wire   [1:0] tmp_42_fu_2883_p5;
wire  signed [1:0] tmp_42_fu_2883_p7;
wire   [1:0] tmp_45_fu_2906_p1;
wire   [1:0] tmp_45_fu_2906_p3;
wire  signed [1:0] tmp_45_fu_2906_p5;
wire  signed [1:0] tmp_45_fu_2906_p7;
wire  signed [1:0] tmp_46_fu_2929_p1;
wire   [1:0] tmp_46_fu_2929_p3;
wire   [1:0] tmp_46_fu_2929_p5;
wire  signed [1:0] tmp_46_fu_2929_p7;
wire  signed [1:0] tmp_55_fu_2952_p1;
wire  signed [1:0] tmp_55_fu_2952_p3;
wire   [1:0] tmp_55_fu_2952_p5;
wire   [1:0] tmp_55_fu_2952_p7;
wire   [1:0] tmp_56_fu_2975_p1;
wire  signed [1:0] tmp_56_fu_2975_p3;
wire  signed [1:0] tmp_56_fu_2975_p5;
wire   [1:0] tmp_56_fu_2975_p7;
wire  signed [1:0] tmp_59_fu_2998_p1;
wire  signed [1:0] tmp_59_fu_2998_p3;
wire   [1:0] tmp_59_fu_2998_p5;
wire   [1:0] tmp_59_fu_2998_p7;
wire   [1:0] tmp_60_fu_3021_p1;
wire  signed [1:0] tmp_60_fu_3021_p3;
wire  signed [1:0] tmp_60_fu_3021_p5;
wire   [1:0] tmp_60_fu_3021_p7;
wire  signed [1:0] tmp_63_fu_3044_p1;
wire  signed [1:0] tmp_63_fu_3044_p3;
wire   [1:0] tmp_63_fu_3044_p5;
wire   [1:0] tmp_63_fu_3044_p7;
wire   [1:0] tmp_64_fu_3067_p1;
wire  signed [1:0] tmp_64_fu_3067_p3;
wire  signed [1:0] tmp_64_fu_3067_p5;
wire   [1:0] tmp_64_fu_3067_p7;
wire  signed [1:0] tmp_39_fu_3118_p1;
wire  signed [1:0] tmp_39_fu_3118_p3;
wire   [1:0] tmp_39_fu_3118_p5;
wire   [1:0] tmp_39_fu_3118_p7;
wire   [1:0] tmp_40_fu_3141_p1;
wire  signed [1:0] tmp_40_fu_3141_p3;
wire  signed [1:0] tmp_40_fu_3141_p5;
wire   [1:0] tmp_40_fu_3141_p7;
wire   [1:0] tmp_49_fu_3164_p1;
wire   [1:0] tmp_49_fu_3164_p3;
wire  signed [1:0] tmp_49_fu_3164_p5;
wire  signed [1:0] tmp_49_fu_3164_p7;
wire  signed [1:0] tmp_50_fu_3187_p1;
wire   [1:0] tmp_50_fu_3187_p3;
wire   [1:0] tmp_50_fu_3187_p5;
wire  signed [1:0] tmp_50_fu_3187_p7;
wire  signed [1:0] tmp_43_fu_3238_p1;
wire  signed [1:0] tmp_43_fu_3238_p3;
wire   [1:0] tmp_43_fu_3238_p5;
wire   [1:0] tmp_43_fu_3238_p7;
wire   [1:0] tmp_44_fu_3261_p1;
wire  signed [1:0] tmp_44_fu_3261_p3;
wire  signed [1:0] tmp_44_fu_3261_p5;
wire   [1:0] tmp_44_fu_3261_p7;
wire   [1:0] tmp_53_fu_3284_p1;
wire   [1:0] tmp_53_fu_3284_p3;
wire  signed [1:0] tmp_53_fu_3284_p5;
wire  signed [1:0] tmp_53_fu_3284_p7;
wire  signed [1:0] tmp_54_fu_3307_p1;
wire   [1:0] tmp_54_fu_3307_p3;
wire   [1:0] tmp_54_fu_3307_p5;
wire  signed [1:0] tmp_54_fu_3307_p7;
wire  signed [1:0] tmp_47_fu_3358_p1;
wire  signed [1:0] tmp_47_fu_3358_p3;
wire   [1:0] tmp_47_fu_3358_p5;
wire   [1:0] tmp_47_fu_3358_p7;
wire   [1:0] tmp_48_fu_3381_p1;
wire  signed [1:0] tmp_48_fu_3381_p3;
wire  signed [1:0] tmp_48_fu_3381_p5;
wire   [1:0] tmp_48_fu_3381_p7;
wire   [1:0] tmp_57_fu_3404_p1;
wire   [1:0] tmp_57_fu_3404_p3;
wire  signed [1:0] tmp_57_fu_3404_p5;
wire  signed [1:0] tmp_57_fu_3404_p7;
wire  signed [1:0] tmp_58_fu_3427_p1;
wire   [1:0] tmp_58_fu_3427_p3;
wire   [1:0] tmp_58_fu_3427_p5;
wire  signed [1:0] tmp_58_fu_3427_p7;
wire  signed [1:0] tmp_51_fu_3450_p1;
wire  signed [1:0] tmp_51_fu_3450_p3;
wire   [1:0] tmp_51_fu_3450_p5;
wire   [1:0] tmp_51_fu_3450_p7;
wire   [1:0] tmp_52_fu_3473_p1;
wire  signed [1:0] tmp_52_fu_3473_p3;
wire  signed [1:0] tmp_52_fu_3473_p5;
wire   [1:0] tmp_52_fu_3473_p7;
wire   [1:0] tmp_61_fu_3496_p1;
wire   [1:0] tmp_61_fu_3496_p3;
wire  signed [1:0] tmp_61_fu_3496_p5;
wire  signed [1:0] tmp_61_fu_3496_p7;
wire  signed [1:0] tmp_62_fu_3519_p1;
wire   [1:0] tmp_62_fu_3519_p3;
wire   [1:0] tmp_62_fu_3519_p5;
wire  signed [1:0] tmp_62_fu_3519_p7;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
end

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U270(
    .din0(p_ZL1P_0_0_0_q0),
    .din1(p_ZL1P_0_0_1_q0),
    .din2(p_ZL1P_0_0_2_q0),
    .din3(p_ZL1P_0_0_3_q0),
    .def(tmp_fu_2654_p9),
    .sel(trunc_ln108_reg_3775),
    .dout(tmp_fu_2654_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h3 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h2 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U271(
    .din0(p_ZL1P_0_0_0_q0),
    .din1(p_ZL1P_0_0_1_q0),
    .din2(p_ZL1P_0_0_2_q0),
    .din3(p_ZL1P_0_0_3_q0),
    .def(tmp_s_fu_2745_p9),
    .sel(trunc_ln108_reg_3775),
    .dout(tmp_s_fu_2745_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h3 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h1 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U272(
    .din0(p_ZL1P_0_0_0_q0),
    .din1(p_ZL1P_0_0_1_q0),
    .din2(p_ZL1P_0_0_2_q0),
    .din3(p_ZL1P_0_0_3_q0),
    .def(tmp_35_fu_2768_p9),
    .sel(trunc_ln108_reg_3775),
    .dout(tmp_35_fu_2768_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h3 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h0 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U273(
    .din0(p_ZL1P_0_0_0_q0),
    .din1(p_ZL1P_0_0_1_q0),
    .din2(p_ZL1P_0_0_2_q0),
    .din3(p_ZL1P_0_0_3_q0),
    .def(tmp_36_fu_2791_p9),
    .sel(trunc_ln108_reg_3775),
    .dout(tmp_36_fu_2791_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U274(
    .din0(p_ZL1P_0_1_0_q0),
    .din1(p_ZL1P_0_1_1_q0),
    .din2(p_ZL1P_0_1_2_q0),
    .din3(p_ZL1P_0_1_3_q0),
    .def(tmp_37_fu_2814_p9),
    .sel(trunc_ln108_1_reg_3795),
    .dout(tmp_37_fu_2814_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h3 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h2 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U275(
    .din0(p_ZL1P_0_1_0_q0),
    .din1(p_ZL1P_0_1_1_q0),
    .din2(p_ZL1P_0_1_2_q0),
    .din3(p_ZL1P_0_1_3_q0),
    .def(tmp_38_fu_2837_p9),
    .sel(trunc_ln108_1_reg_3795),
    .dout(tmp_38_fu_2837_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U276(
    .din0(p_ZL1P_0_2_0_q0),
    .din1(p_ZL1P_0_2_1_q0),
    .din2(p_ZL1P_0_2_2_q0),
    .din3(p_ZL1P_0_2_3_q0),
    .def(tmp_41_fu_2860_p9),
    .sel(trunc_ln108_2_reg_3815),
    .dout(tmp_41_fu_2860_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h3 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h2 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U277(
    .din0(p_ZL1P_0_2_0_q0),
    .din1(p_ZL1P_0_2_1_q0),
    .din2(p_ZL1P_0_2_2_q0),
    .din3(p_ZL1P_0_2_3_q0),
    .def(tmp_42_fu_2883_p9),
    .sel(trunc_ln108_2_reg_3815),
    .dout(tmp_42_fu_2883_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U278(
    .din0(p_ZL1P_0_3_0_q0),
    .din1(p_ZL1P_0_3_1_q0),
    .din2(p_ZL1P_0_3_2_q0),
    .din3(p_ZL1P_0_3_3_q0),
    .def(tmp_45_fu_2906_p9),
    .sel(trunc_ln108_3_reg_3835),
    .dout(tmp_45_fu_2906_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h3 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h2 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U279(
    .din0(p_ZL1P_0_3_0_q0),
    .din1(p_ZL1P_0_3_1_q0),
    .din2(p_ZL1P_0_3_2_q0),
    .din3(p_ZL1P_0_3_3_q0),
    .def(tmp_46_fu_2929_p9),
    .sel(trunc_ln108_3_reg_3835),
    .dout(tmp_46_fu_2929_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h3 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h1 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U280(
    .din0(p_ZL1P_1_1_0_q1),
    .din1(p_ZL1P_1_1_1_q1),
    .din2(p_ZL1P_1_1_2_q1),
    .din3(p_ZL1P_1_1_3_q1),
    .def(tmp_55_fu_2952_p9),
    .sel(trunc_ln108_5_reg_4178),
    .dout(tmp_55_fu_2952_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h3 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h0 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U281(
    .din0(p_ZL1P_1_1_0_q0),
    .din1(p_ZL1P_1_1_1_q0),
    .din2(p_ZL1P_1_1_2_q0),
    .din3(p_ZL1P_1_1_3_q0),
    .def(tmp_56_fu_2975_p9),
    .sel(trunc_ln108_5_reg_4178),
    .dout(tmp_56_fu_2975_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h3 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h1 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U282(
    .din0(p_ZL1P_1_2_0_q1),
    .din1(p_ZL1P_1_2_1_q1),
    .din2(p_ZL1P_1_2_2_q1),
    .din3(p_ZL1P_1_2_3_q1),
    .def(tmp_59_fu_2998_p9),
    .sel(trunc_ln108_6_reg_4240),
    .dout(tmp_59_fu_2998_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h3 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h0 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U283(
    .din0(p_ZL1P_1_2_0_q0),
    .din1(p_ZL1P_1_2_1_q0),
    .din2(p_ZL1P_1_2_2_q0),
    .din3(p_ZL1P_1_2_3_q0),
    .def(tmp_60_fu_3021_p9),
    .sel(trunc_ln108_6_reg_4240),
    .dout(tmp_60_fu_3021_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h3 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h1 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U284(
    .din0(p_ZL1P_1_3_0_q1),
    .din1(p_ZL1P_1_3_1_q1),
    .din2(p_ZL1P_1_3_2_q1),
    .din3(p_ZL1P_1_3_3_q1),
    .def(tmp_63_fu_3044_p9),
    .sel(trunc_ln108_7_reg_4302),
    .dout(tmp_63_fu_3044_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h3 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h0 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U285(
    .din0(p_ZL1P_1_3_0_q0),
    .din1(p_ZL1P_1_3_1_q0),
    .din2(p_ZL1P_1_3_2_q0),
    .din3(p_ZL1P_1_3_3_q0),
    .def(tmp_64_fu_3067_p9),
    .sel(trunc_ln108_7_reg_4302),
    .dout(tmp_64_fu_3067_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h3 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h1 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U286(
    .din0(p_ZL1P_0_1_0_q0),
    .din1(p_ZL1P_0_1_1_q0),
    .din2(p_ZL1P_0_1_2_q0),
    .din3(p_ZL1P_0_1_3_q0),
    .def(tmp_39_fu_3118_p9),
    .sel(trunc_ln108_1_reg_3795),
    .dout(tmp_39_fu_3118_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h3 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h0 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U287(
    .din0(p_ZL1P_0_1_0_q0),
    .din1(p_ZL1P_0_1_1_q0),
    .din2(p_ZL1P_0_1_2_q0),
    .din3(p_ZL1P_0_1_3_q0),
    .def(tmp_40_fu_3141_p9),
    .sel(trunc_ln108_1_reg_3795),
    .dout(tmp_40_fu_3141_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U288(
    .din0(p_ZL1P_1_0_0_q0),
    .din1(p_ZL1P_1_0_1_q0),
    .din2(p_ZL1P_1_0_2_q0),
    .din3(p_ZL1P_1_0_3_q0),
    .def(tmp_49_fu_3164_p9),
    .sel(trunc_ln108_4_reg_4165),
    .dout(tmp_49_fu_3164_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h3 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h2 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U289(
    .din0(p_ZL1P_1_0_0_q0),
    .din1(p_ZL1P_1_0_1_q0),
    .din2(p_ZL1P_1_0_2_q0),
    .din3(p_ZL1P_1_0_3_q0),
    .def(tmp_50_fu_3187_p9),
    .sel(trunc_ln108_4_reg_4165),
    .dout(tmp_50_fu_3187_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h3 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h1 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U290(
    .din0(p_ZL1P_0_2_0_q0),
    .din1(p_ZL1P_0_2_1_q0),
    .din2(p_ZL1P_0_2_2_q0),
    .din3(p_ZL1P_0_2_3_q0),
    .def(tmp_43_fu_3238_p9),
    .sel(trunc_ln108_2_reg_3815),
    .dout(tmp_43_fu_3238_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h3 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h0 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U291(
    .din0(p_ZL1P_0_2_0_q0),
    .din1(p_ZL1P_0_2_1_q0),
    .din2(p_ZL1P_0_2_2_q0),
    .din3(p_ZL1P_0_2_3_q0),
    .def(tmp_44_fu_3261_p9),
    .sel(trunc_ln108_2_reg_3815),
    .dout(tmp_44_fu_3261_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U292(
    .din0(p_ZL1P_1_1_0_q0),
    .din1(p_ZL1P_1_1_1_q0),
    .din2(p_ZL1P_1_1_2_q0),
    .din3(p_ZL1P_1_1_3_q0),
    .def(tmp_53_fu_3284_p9),
    .sel(trunc_ln108_5_reg_4178),
    .dout(tmp_53_fu_3284_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h3 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h2 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U293(
    .din0(p_ZL1P_1_1_0_q0),
    .din1(p_ZL1P_1_1_1_q0),
    .din2(p_ZL1P_1_1_2_q0),
    .din3(p_ZL1P_1_1_3_q0),
    .def(tmp_54_fu_3307_p9),
    .sel(trunc_ln108_5_reg_4178),
    .dout(tmp_54_fu_3307_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h3 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h1 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U294(
    .din0(p_ZL1P_0_3_0_q0),
    .din1(p_ZL1P_0_3_1_q0),
    .din2(p_ZL1P_0_3_2_q0),
    .din3(p_ZL1P_0_3_3_q0),
    .def(tmp_47_fu_3358_p9),
    .sel(trunc_ln108_3_reg_3835),
    .dout(tmp_47_fu_3358_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h3 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h0 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U295(
    .din0(p_ZL1P_0_3_0_q0),
    .din1(p_ZL1P_0_3_1_q0),
    .din2(p_ZL1P_0_3_2_q0),
    .din3(p_ZL1P_0_3_3_q0),
    .def(tmp_48_fu_3381_p9),
    .sel(trunc_ln108_3_reg_3835),
    .dout(tmp_48_fu_3381_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U296(
    .din0(p_ZL1P_1_2_0_q0),
    .din1(p_ZL1P_1_2_1_q0),
    .din2(p_ZL1P_1_2_2_q0),
    .din3(p_ZL1P_1_2_3_q0),
    .def(tmp_57_fu_3404_p9),
    .sel(trunc_ln108_6_reg_4240),
    .dout(tmp_57_fu_3404_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h3 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h2 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U297(
    .din0(p_ZL1P_1_2_0_q0),
    .din1(p_ZL1P_1_2_1_q0),
    .din2(p_ZL1P_1_2_2_q0),
    .din3(p_ZL1P_1_2_3_q0),
    .def(tmp_58_fu_3427_p9),
    .sel(trunc_ln108_6_reg_4240),
    .dout(tmp_58_fu_3427_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h3 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h1 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U298(
    .din0(p_ZL1P_1_0_0_q0),
    .din1(p_ZL1P_1_0_1_q0),
    .din2(p_ZL1P_1_0_2_q0),
    .din3(p_ZL1P_1_0_3_q0),
    .def(tmp_51_fu_3450_p9),
    .sel(trunc_ln108_4_reg_4165),
    .dout(tmp_51_fu_3450_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h3 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h0 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U299(
    .din0(p_ZL1P_1_0_0_q0),
    .din1(p_ZL1P_1_0_1_q0),
    .din2(p_ZL1P_1_0_2_q0),
    .din3(p_ZL1P_1_0_3_q0),
    .def(tmp_52_fu_3473_p9),
    .sel(trunc_ln108_4_reg_4165),
    .dout(tmp_52_fu_3473_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U300(
    .din0(p_ZL1P_1_3_0_q0),
    .din1(p_ZL1P_1_3_1_q0),
    .din2(p_ZL1P_1_3_2_q0),
    .din3(p_ZL1P_1_3_3_q0),
    .def(tmp_61_fu_3496_p9),
    .sel(trunc_ln108_7_reg_4302),
    .dout(tmp_61_fu_3496_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h3 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h2 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U301(
    .din0(p_ZL1P_1_3_0_q0),
    .din1(p_ZL1P_1_3_1_q0),
    .din2(p_ZL1P_1_3_2_q0),
    .din3(p_ZL1P_1_3_3_q0),
    .def(tmp_62_fu_3519_p9),
    .sel(trunc_ln108_7_reg_4302),
    .dout(tmp_62_fu_3519_p11)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        LUT_B0_load_reg_3584 <= LUT_B0_q0;
        LUT_B1_load_reg_3589 <= LUT_B1_q0;
        LUT_B2_load_10_reg_3626 <= LUT_B2_q0;
        LUT_B3_load_10_reg_3631 <= LUT_B3_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        delta_1_reg_3692 <= grp_fu_554_p_dout0;
        delta_reg_3668 <= grp_fu_490_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        k_10_reg_3828 <= eclair_float_const_float_float_const_ap_uint_2_C_k_0_3;
        k_8_reg_3788 <= eclair_float_const_float_float_const_ap_uint_2_C_k_0_1;
        k_9_reg_3808 <= eclair_float_const_float_float_const_ap_uint_2_C_k_0_2;
        k_reg_3768 <= eclair_float_const_float_float_const_ap_uint_2_C_k_0_0;
        tmp_65_reg_3783 <= eclair_float_const_float_float_const_ap_uint_2_C_k_0_0[32'd2];
        tmp_69_reg_3803 <= eclair_float_const_float_float_const_ap_uint_2_C_k_0_1[32'd2];
        tmp_73_reg_3823 <= eclair_float_const_float_float_const_ap_uint_2_C_k_0_2[32'd2];
        tmp_77_reg_3843 <= eclair_float_const_float_float_const_ap_uint_2_C_k_0_3[32'd2];
        trunc_ln108_1_reg_3795 <= trunc_ln108_1_fu_2140_p1;
        trunc_ln108_1_reg_3795_pp0_iter1_reg <= trunc_ln108_1_reg_3795;
        trunc_ln108_2_reg_3815 <= trunc_ln108_2_fu_2156_p1;
        trunc_ln108_2_reg_3815_pp0_iter1_reg <= trunc_ln108_2_reg_3815;
        trunc_ln108_3_reg_3835 <= trunc_ln108_3_fu_2172_p1;
        trunc_ln108_3_reg_3835_pp0_iter1_reg <= trunc_ln108_3_reg_3835;
        trunc_ln108_reg_3775 <= trunc_ln108_fu_2124_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        k_11_reg_4158 <= eclair_float_const_float_float_const_ap_uint_2_C_k_1_0;
        p_ZL1P_0_0_0_addr_4_reg_3912 <= zext_ln113_fu_2204_p1;
        p_ZL1P_0_0_0_addr_5_reg_3936 <= zext_ln114_fu_2225_p1;
        p_ZL1P_0_0_0_addr_6_reg_3960 <= zext_ln115_fu_2246_p1;
        p_ZL1P_0_0_0_addr_reg_3888 <= zext_ln108_fu_2184_p1;
        p_ZL1P_0_0_1_addr_4_reg_3918 <= zext_ln113_fu_2204_p1;
        p_ZL1P_0_0_1_addr_5_reg_3942 <= zext_ln114_fu_2225_p1;
        p_ZL1P_0_0_1_addr_6_reg_3966 <= zext_ln115_fu_2246_p1;
        p_ZL1P_0_0_1_addr_reg_3894 <= zext_ln108_fu_2184_p1;
        p_ZL1P_0_0_2_addr_4_reg_3924 <= zext_ln113_fu_2204_p1;
        p_ZL1P_0_0_2_addr_5_reg_3948 <= zext_ln114_fu_2225_p1;
        p_ZL1P_0_0_2_addr_6_reg_3972 <= zext_ln115_fu_2246_p1;
        p_ZL1P_0_0_2_addr_reg_3900 <= zext_ln108_fu_2184_p1;
        p_ZL1P_0_0_3_addr_4_reg_3930 <= zext_ln113_fu_2204_p1;
        p_ZL1P_0_0_3_addr_5_reg_3954 <= zext_ln114_fu_2225_p1;
        p_ZL1P_0_0_3_addr_6_reg_3978 <= zext_ln115_fu_2246_p1;
        p_ZL1P_0_0_3_addr_reg_3906 <= zext_ln108_fu_2184_p1;
        p_ZL1P_0_1_0_addr_4_reg_4008 <= zext_ln113_1_fu_2274_p1;
        p_ZL1P_0_1_0_addr_reg_3984 <= zext_ln108_1_fu_2254_p1;
        p_ZL1P_0_1_1_addr_4_reg_4014 <= zext_ln113_1_fu_2274_p1;
        p_ZL1P_0_1_1_addr_reg_3990 <= zext_ln108_1_fu_2254_p1;
        p_ZL1P_0_1_2_addr_4_reg_4020 <= zext_ln113_1_fu_2274_p1;
        p_ZL1P_0_1_2_addr_reg_3996 <= zext_ln108_1_fu_2254_p1;
        p_ZL1P_0_1_3_addr_4_reg_4026 <= zext_ln113_1_fu_2274_p1;
        p_ZL1P_0_1_3_addr_reg_4002 <= zext_ln108_1_fu_2254_p1;
        p_ZL1P_0_2_0_addr_4_reg_4066 <= zext_ln113_2_fu_2328_p1;
        p_ZL1P_0_2_0_addr_reg_4042 <= zext_ln108_2_fu_2308_p1;
        p_ZL1P_0_2_1_addr_4_reg_4072 <= zext_ln113_2_fu_2328_p1;
        p_ZL1P_0_2_1_addr_reg_4048 <= zext_ln108_2_fu_2308_p1;
        p_ZL1P_0_2_2_addr_4_reg_4078 <= zext_ln113_2_fu_2328_p1;
        p_ZL1P_0_2_2_addr_reg_4054 <= zext_ln108_2_fu_2308_p1;
        p_ZL1P_0_2_3_addr_4_reg_4084 <= zext_ln113_2_fu_2328_p1;
        p_ZL1P_0_2_3_addr_reg_4060 <= zext_ln108_2_fu_2308_p1;
        p_ZL1P_0_3_0_addr_4_reg_4124 <= zext_ln113_3_fu_2382_p1;
        p_ZL1P_0_3_0_addr_reg_4100 <= zext_ln108_3_fu_2362_p1;
        p_ZL1P_0_3_1_addr_4_reg_4130 <= zext_ln113_3_fu_2382_p1;
        p_ZL1P_0_3_1_addr_reg_4106 <= zext_ln108_3_fu_2362_p1;
        p_ZL1P_0_3_2_addr_4_reg_4136 <= zext_ln113_3_fu_2382_p1;
        p_ZL1P_0_3_2_addr_reg_4112 <= zext_ln108_3_fu_2362_p1;
        p_ZL1P_0_3_3_addr_4_reg_4142 <= zext_ln113_3_fu_2382_p1;
        p_ZL1P_0_3_3_addr_reg_4118 <= zext_ln108_3_fu_2362_p1;
        p_ZL1P_1_1_0_addr_5_reg_4196 <= zext_ln114_5_fu_2476_p1;
        p_ZL1P_1_1_0_addr_6_reg_4216 <= zext_ln115_5_fu_2498_p1;
        p_ZL1P_1_1_1_addr_5_reg_4201 <= zext_ln114_5_fu_2476_p1;
        p_ZL1P_1_1_1_addr_6_reg_4222 <= zext_ln115_5_fu_2498_p1;
        p_ZL1P_1_1_2_addr_5_reg_4206 <= zext_ln114_5_fu_2476_p1;
        p_ZL1P_1_1_2_addr_6_reg_4228 <= zext_ln115_5_fu_2498_p1;
        p_ZL1P_1_1_3_addr_5_reg_4211 <= zext_ln114_5_fu_2476_p1;
        p_ZL1P_1_1_3_addr_6_reg_4234 <= zext_ln115_5_fu_2498_p1;
        p_ZL1P_1_2_0_addr_5_reg_4258 <= zext_ln114_6_fu_2550_p1;
        p_ZL1P_1_2_0_addr_6_reg_4278 <= zext_ln115_6_fu_2572_p1;
        p_ZL1P_1_2_1_addr_5_reg_4263 <= zext_ln114_6_fu_2550_p1;
        p_ZL1P_1_2_1_addr_6_reg_4284 <= zext_ln115_6_fu_2572_p1;
        p_ZL1P_1_2_2_addr_5_reg_4268 <= zext_ln114_6_fu_2550_p1;
        p_ZL1P_1_2_2_addr_6_reg_4290 <= zext_ln115_6_fu_2572_p1;
        p_ZL1P_1_2_3_addr_5_reg_4273 <= zext_ln114_6_fu_2550_p1;
        p_ZL1P_1_2_3_addr_6_reg_4296 <= zext_ln115_6_fu_2572_p1;
        p_ZL1P_1_3_0_addr_5_reg_4360 <= zext_ln114_7_fu_2624_p1;
        p_ZL1P_1_3_0_addr_6_reg_4380 <= zext_ln115_7_fu_2646_p1;
        p_ZL1P_1_3_1_addr_5_reg_4365 <= zext_ln114_7_fu_2624_p1;
        p_ZL1P_1_3_1_addr_6_reg_4386 <= zext_ln115_7_fu_2646_p1;
        p_ZL1P_1_3_2_addr_5_reg_4370 <= zext_ln114_7_fu_2624_p1;
        p_ZL1P_1_3_2_addr_6_reg_4392 <= zext_ln115_7_fu_2646_p1;
        p_ZL1P_1_3_3_addr_5_reg_4375 <= zext_ln114_7_fu_2624_p1;
        p_ZL1P_1_3_3_addr_6_reg_4398 <= zext_ln115_7_fu_2646_p1;
        tmp_71_reg_4032 <= add_ln114_1_fu_2282_p2[32'd2];
        tmp_72_reg_4037 <= add_ln115_1_fu_2295_p2[32'd2];
        tmp_75_reg_4090 <= add_ln114_2_fu_2336_p2[32'd2];
        tmp_76_reg_4095 <= add_ln115_2_fu_2349_p2[32'd2];
        tmp_79_reg_4148 <= add_ln114_3_fu_2390_p2[32'd2];
        tmp_80_reg_4153 <= add_ln115_3_fu_2403_p2[32'd2];
        tmp_81_reg_4173 <= eclair_float_const_float_float_const_ap_uint_2_C_k_1_0[32'd2];
        tmp_85_reg_4186 <= eclair_float_const_float_float_const_ap_uint_2_C_k_1_1[32'd2];
        tmp_86_reg_4191 <= add_ln113_5_fu_2448_p2[32'd2];
        tmp_89_reg_4248 <= eclair_float_const_float_float_const_ap_uint_2_C_k_1_2[32'd2];
        tmp_90_reg_4253 <= add_ln113_6_fu_2522_p2[32'd2];
        tmp_93_reg_4310 <= eclair_float_const_float_float_const_ap_uint_2_C_k_1_3[32'd2];
        tmp_94_reg_4355 <= add_ln113_7_fu_2596_p2[32'd2];
        trunc_ln108_4_reg_4165 <= trunc_ln108_4_fu_2420_p1;
        trunc_ln108_4_reg_4165_pp0_iter1_reg <= trunc_ln108_4_reg_4165;
        trunc_ln108_5_reg_4178 <= trunc_ln108_5_fu_2436_p1;
        trunc_ln108_5_reg_4178_pp0_iter1_reg <= trunc_ln108_5_reg_4178;
        trunc_ln108_6_reg_4240 <= trunc_ln108_6_fu_2510_p1;
        trunc_ln108_6_reg_4240_pp0_iter1_reg <= trunc_ln108_6_reg_4240;
        trunc_ln108_7_reg_4302 <= trunc_ln108_7_fu_2584_p1;
        trunc_ln108_7_reg_4302_pp0_iter1_reg <= trunc_ln108_7_reg_4302;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul17_1_1_reg_4932 <= grp_fu_558_p_dout0;
        mul26_1_1_reg_4937 <= grp_fu_562_p_dout0;
        mul38_2_reg_4922 <= grp_fu_490_p_dout0;
        mul50_2_reg_4927 <= grp_fu_554_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul17_1_2_reg_5020 <= grp_fu_558_p_dout0;
        mul26_1_2_reg_5025 <= grp_fu_562_p_dout0;
        mul38_3_reg_5010 <= grp_fu_490_p_dout0;
        mul50_3_reg_5015 <= grp_fu_554_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mul17_1_3_reg_5108 <= grp_fu_566_p_dout0;
        mul26_1_3_reg_5113 <= grp_fu_570_p_dout0;
        mul38_1_reg_5098 <= grp_fu_558_p_dout0;
        mul50_1_reg_5103 <= grp_fu_562_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul17_1_reg_4796 <= grp_fu_558_p_dout0;
        mul26_1_reg_4801 <= grp_fu_562_p_dout0;
        mul38_s_reg_4786 <= grp_fu_490_p_dout0;
        mul50_s_reg_4791 <= grp_fu_554_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        mul17_2_reg_4545 <= grp_fu_574_p_dout0;
        mul17_3_reg_4555 <= grp_fu_582_p_dout0;
        mul26_2_reg_4550 <= grp_fu_578_p_dout0;
        mul26_3_reg_4560 <= grp_fu_586_p_dout0;
        mul38_1_1_reg_4575 <= grp_fu_590_p_dout0;
        mul38_1_2_reg_4585 <= grp_fu_598_p_dout0;
        mul38_1_3_reg_4605 <= grp_fu_606_p_dout0;
        mul50_1_1_reg_4580 <= grp_fu_594_p_dout0;
        mul50_1_2_reg_4590 <= grp_fu_602_p_dout0;
        mul50_1_3_reg_4610 <= grp_fu_610_p_dout0;
        p_ZL1P_0_1_0_addr_5_reg_4429 <= zext_ln114_1_fu_2677_p1;
        p_ZL1P_0_1_0_addr_6_reg_4453 <= zext_ln115_1_fu_2684_p1;
        p_ZL1P_0_1_1_addr_5_reg_4435 <= zext_ln114_1_fu_2677_p1;
        p_ZL1P_0_1_1_addr_6_reg_4459 <= zext_ln115_1_fu_2684_p1;
        p_ZL1P_0_1_2_addr_5_reg_4441 <= zext_ln114_1_fu_2677_p1;
        p_ZL1P_0_1_2_addr_6_reg_4465 <= zext_ln115_1_fu_2684_p1;
        p_ZL1P_0_1_3_addr_5_reg_4447 <= zext_ln114_1_fu_2677_p1;
        p_ZL1P_0_1_3_addr_6_reg_4471 <= zext_ln115_1_fu_2684_p1;
        p_ZL1P_1_0_0_addr_4_reg_4501 <= zext_ln113_4_fu_2711_p1;
        p_ZL1P_1_0_0_addr_reg_4477 <= zext_ln108_4_fu_2691_p1;
        p_ZL1P_1_0_1_addr_4_reg_4507 <= zext_ln113_4_fu_2711_p1;
        p_ZL1P_1_0_1_addr_reg_4483 <= zext_ln108_4_fu_2691_p1;
        p_ZL1P_1_0_2_addr_4_reg_4513 <= zext_ln113_4_fu_2711_p1;
        p_ZL1P_1_0_2_addr_reg_4489 <= zext_ln108_4_fu_2691_p1;
        p_ZL1P_1_0_3_addr_4_reg_4519 <= zext_ln113_4_fu_2711_p1;
        p_ZL1P_1_0_3_addr_reg_4495 <= zext_ln108_4_fu_2691_p1;
        tmp_35_reg_4620 <= tmp_35_fu_2768_p11;
        tmp_36_reg_4625 <= tmp_36_fu_2791_p11;
        tmp_37_reg_4630 <= tmp_37_fu_2814_p11;
        tmp_38_reg_4635 <= tmp_38_fu_2837_p11;
        tmp_41_reg_4640 <= tmp_41_fu_2860_p11;
        tmp_42_reg_4645 <= tmp_42_fu_2883_p11;
        tmp_45_reg_4650 <= tmp_45_fu_2906_p11;
        tmp_46_reg_4655 <= tmp_46_fu_2929_p11;
        tmp_55_reg_4660 <= tmp_55_fu_2952_p11;
        tmp_56_reg_4665 <= tmp_56_fu_2975_p11;
        tmp_59_reg_4670 <= tmp_59_fu_2998_p11;
        tmp_60_reg_4675 <= tmp_60_fu_3021_p11;
        tmp_63_reg_4680 <= tmp_63_fu_3044_p11;
        tmp_64_reg_4685 <= tmp_64_fu_3067_p11;
        tmp_83_reg_4525 <= add_ln114_4_fu_2719_p2[32'd2];
        tmp_84_reg_4530 <= add_ln115_4_fu_2732_p2[32'd2];
        tmp_reg_4409 <= tmp_fu_2654_p11;
        tmp_s_reg_4615 <= tmp_s_fu_2745_p11;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        mul17_s_reg_4535 <= grp_fu_566_p_dout0;
        mul26_s_reg_4540 <= grp_fu_570_p_dout0;
        mul4_reg_4414 <= grp_fu_554_p_dout0;
        mul5_reg_4419 <= grp_fu_558_p_dout0;
        mul6_reg_4424 <= grp_fu_562_p_dout0;
        mul_reg_4404 <= grp_fu_490_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL1P_0_2_0_addr_5_reg_4690 <= zext_ln114_2_fu_3090_p1;
        p_ZL1P_0_2_0_addr_6_reg_4714 <= zext_ln115_2_fu_3097_p1;
        p_ZL1P_0_2_1_addr_5_reg_4696 <= zext_ln114_2_fu_3090_p1;
        p_ZL1P_0_2_1_addr_6_reg_4720 <= zext_ln115_2_fu_3097_p1;
        p_ZL1P_0_2_2_addr_5_reg_4702 <= zext_ln114_2_fu_3090_p1;
        p_ZL1P_0_2_2_addr_6_reg_4726 <= zext_ln115_2_fu_3097_p1;
        p_ZL1P_0_2_3_addr_5_reg_4708 <= zext_ln114_2_fu_3090_p1;
        p_ZL1P_0_2_3_addr_6_reg_4732 <= zext_ln115_2_fu_3097_p1;
        p_ZL1P_1_1_0_addr_4_reg_4762 <= zext_ln113_5_fu_3111_p1;
        p_ZL1P_1_1_0_addr_reg_4738 <= zext_ln108_5_fu_3104_p1;
        p_ZL1P_1_1_1_addr_4_reg_4768 <= zext_ln113_5_fu_3111_p1;
        p_ZL1P_1_1_1_addr_reg_4744 <= zext_ln108_5_fu_3104_p1;
        p_ZL1P_1_1_2_addr_4_reg_4774 <= zext_ln113_5_fu_3111_p1;
        p_ZL1P_1_1_2_addr_reg_4750 <= zext_ln108_5_fu_3104_p1;
        p_ZL1P_1_1_3_addr_4_reg_4780 <= zext_ln113_5_fu_3111_p1;
        p_ZL1P_1_1_3_addr_reg_4756 <= zext_ln108_5_fu_3104_p1;
        tmp_39_reg_4806 <= tmp_39_fu_3118_p11;
        tmp_40_reg_4811 <= tmp_40_fu_3141_p11;
        tmp_49_reg_4816 <= tmp_49_fu_3164_p11;
        tmp_50_reg_4821 <= tmp_50_fu_3187_p11;
        zext_ln112_7_reg_3568[7 : 0] <= zext_ln112_7_fu_2054_p1[7 : 0];
        zext_ln112_reg_3552[7 : 0] <= zext_ln112_fu_2044_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZL1P_0_3_0_addr_5_reg_4826 <= zext_ln114_3_fu_3210_p1;
        p_ZL1P_0_3_0_addr_6_reg_4850 <= zext_ln115_3_fu_3217_p1;
        p_ZL1P_0_3_1_addr_5_reg_4832 <= zext_ln114_3_fu_3210_p1;
        p_ZL1P_0_3_1_addr_6_reg_4856 <= zext_ln115_3_fu_3217_p1;
        p_ZL1P_0_3_2_addr_5_reg_4838 <= zext_ln114_3_fu_3210_p1;
        p_ZL1P_0_3_2_addr_6_reg_4862 <= zext_ln115_3_fu_3217_p1;
        p_ZL1P_0_3_3_addr_5_reg_4844 <= zext_ln114_3_fu_3210_p1;
        p_ZL1P_0_3_3_addr_6_reg_4868 <= zext_ln115_3_fu_3217_p1;
        p_ZL1P_1_2_0_addr_4_reg_4898 <= zext_ln113_6_fu_3231_p1;
        p_ZL1P_1_2_0_addr_reg_4874 <= zext_ln108_6_fu_3224_p1;
        p_ZL1P_1_2_1_addr_4_reg_4904 <= zext_ln113_6_fu_3231_p1;
        p_ZL1P_1_2_1_addr_reg_4880 <= zext_ln108_6_fu_3224_p1;
        p_ZL1P_1_2_2_addr_4_reg_4910 <= zext_ln113_6_fu_3231_p1;
        p_ZL1P_1_2_2_addr_reg_4886 <= zext_ln108_6_fu_3224_p1;
        p_ZL1P_1_2_3_addr_4_reg_4916 <= zext_ln113_6_fu_3231_p1;
        p_ZL1P_1_2_3_addr_reg_4892 <= zext_ln108_6_fu_3224_p1;
        tmp_43_reg_4942 <= tmp_43_fu_3238_p11;
        tmp_44_reg_4947 <= tmp_44_fu_3261_p11;
        tmp_53_reg_4952 <= tmp_53_fu_3284_p11;
        tmp_54_reg_4957 <= tmp_54_fu_3307_p11;
        zext_ln112_1_reg_3594[7 : 0] <= zext_ln112_1_fu_2064_p1[7 : 0];
        zext_ln112_6_reg_3610[7 : 0] <= zext_ln112_6_fu_2074_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_ZL1P_1_0_0_addr_5_reg_4962 <= zext_ln114_4_fu_3330_p1;
        p_ZL1P_1_0_0_addr_6_reg_4986 <= zext_ln115_4_fu_3337_p1;
        p_ZL1P_1_0_1_addr_5_reg_4968 <= zext_ln114_4_fu_3330_p1;
        p_ZL1P_1_0_1_addr_6_reg_4992 <= zext_ln115_4_fu_3337_p1;
        p_ZL1P_1_0_2_addr_5_reg_4974 <= zext_ln114_4_fu_3330_p1;
        p_ZL1P_1_0_2_addr_6_reg_4998 <= zext_ln115_4_fu_3337_p1;
        p_ZL1P_1_0_3_addr_5_reg_4980 <= zext_ln114_4_fu_3330_p1;
        p_ZL1P_1_0_3_addr_6_reg_5004 <= zext_ln115_4_fu_3337_p1;
        p_ZL1P_1_3_0_addr_4_reg_5054 <= zext_ln113_7_fu_3351_p1;
        p_ZL1P_1_3_0_addr_reg_5030 <= zext_ln108_7_fu_3344_p1;
        p_ZL1P_1_3_1_addr_4_reg_5060 <= zext_ln113_7_fu_3351_p1;
        p_ZL1P_1_3_1_addr_reg_5036 <= zext_ln108_7_fu_3344_p1;
        p_ZL1P_1_3_2_addr_4_reg_5066 <= zext_ln113_7_fu_3351_p1;
        p_ZL1P_1_3_2_addr_reg_5042 <= zext_ln108_7_fu_3344_p1;
        p_ZL1P_1_3_3_addr_4_reg_5072 <= zext_ln113_7_fu_3351_p1;
        p_ZL1P_1_3_3_addr_reg_5048 <= zext_ln108_7_fu_3344_p1;
        tmp_47_reg_5078 <= tmp_47_fu_3358_p11;
        tmp_48_reg_5083 <= tmp_48_fu_3381_p11;
        tmp_57_reg_5088 <= tmp_57_fu_3404_p11;
        tmp_58_reg_5093 <= tmp_58_fu_3427_p11;
        zext_ln112_2_reg_3636[7 : 0] <= zext_ln112_2_fu_2084_p1[7 : 0];
        zext_ln112_5_reg_3652[7 : 0] <= zext_ln112_5_fu_2094_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_1896 <= LUT_B0_q0;
        reg_1902 <= LUT_B1_q0;
        reg_1908 <= LUT_B2_q0;
        reg_1914 <= LUT_B3_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_1920 <= LUT_B0_q0;
        reg_1926 <= LUT_B1_q0;
        reg_1932 <= LUT_B2_q0;
        reg_1938 <= LUT_B3_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        reg_1944 <= grp_fu_486_p_dout0;
        reg_1968 <= grp_fu_494_p_dout0;
        reg_1992 <= grp_fu_498_p_dout0;
        reg_2016 <= grp_fu_502_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        sub35_2_reg_5162 <= grp_fu_518_p_dout0;
        sub35_3_reg_5178 <= grp_fu_526_p_dout0;
        sub35_s_reg_5146 <= grp_fu_510_p_dout0;
        sub47_1_1_reg_5186 <= grp_fu_530_p_dout0;
        sub47_1_2_reg_5202 <= grp_fu_538_p_dout0;
        sub47_1_3_reg_5218 <= grp_fu_546_p_dout0;
        sub59_1_1_reg_5194 <= grp_fu_534_p_dout0;
        sub59_1_2_reg_5210 <= grp_fu_542_p_dout0;
        sub59_1_3_reg_5226 <= grp_fu_550_p_dout0;
        sub_2_reg_5154 <= grp_fu_514_p_dout0;
        sub_3_reg_5170 <= grp_fu_522_p_dout0;
        sub_s_reg_5138 <= grp_fu_506_p_dout0;
        zext_ln112_4_reg_3752[7 : 0] <= zext_ln112_4_fu_2114_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        tmp_51_reg_5118 <= tmp_51_fu_3450_p11;
        tmp_52_reg_5123 <= tmp_52_fu_3473_p11;
        tmp_61_reg_5128 <= tmp_61_fu_3496_p11;
        tmp_62_reg_5133 <= tmp_62_fu_3519_p11;
        zext_ln112_3_reg_3706[7 : 0] <= zext_ln112_3_fu_2104_p1[7 : 0];
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            LUT_B0_address0_local = zext_ln112_7_reg_3568;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            LUT_B0_address0_local = zext_ln112_6_reg_3610;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            LUT_B0_address0_local = zext_ln112_5_reg_3652;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            LUT_B0_address0_local = zext_ln112_4_fu_2114_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            LUT_B0_address0_local = zext_ln112_3_fu_2104_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            LUT_B0_address0_local = zext_ln112_2_fu_2084_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            LUT_B0_address0_local = zext_ln112_1_fu_2064_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            LUT_B0_address0_local = zext_ln112_fu_2044_p1;
        end else begin
            LUT_B0_address0_local = 'bx;
        end
    end else begin
        LUT_B0_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        LUT_B0_ce0_local = 1'b1;
    end else begin
        LUT_B0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            LUT_B1_address0_local = zext_ln112_7_reg_3568;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            LUT_B1_address0_local = zext_ln112_6_reg_3610;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            LUT_B1_address0_local = zext_ln112_5_reg_3652;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            LUT_B1_address0_local = zext_ln112_4_fu_2114_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            LUT_B1_address0_local = zext_ln112_3_fu_2104_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            LUT_B1_address0_local = zext_ln112_2_fu_2084_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            LUT_B1_address0_local = zext_ln112_1_fu_2064_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            LUT_B1_address0_local = zext_ln112_fu_2044_p1;
        end else begin
            LUT_B1_address0_local = 'bx;
        end
    end else begin
        LUT_B1_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        LUT_B1_ce0_local = 1'b1;
    end else begin
        LUT_B1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            LUT_B2_address0_local = zext_ln112_4_reg_3752;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            LUT_B2_address0_local = zext_ln112_3_reg_3706;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            LUT_B2_address0_local = zext_ln112_2_reg_3636;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            LUT_B2_address0_local = zext_ln112_1_reg_3594;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            LUT_B2_address0_local = zext_ln112_reg_3552;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            LUT_B2_address0_local = zext_ln112_5_fu_2094_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            LUT_B2_address0_local = zext_ln112_6_fu_2074_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            LUT_B2_address0_local = zext_ln112_7_fu_2054_p1;
        end else begin
            LUT_B2_address0_local = 'bx;
        end
    end else begin
        LUT_B2_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        LUT_B2_ce0_local = 1'b1;
    end else begin
        LUT_B2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            LUT_B3_address0_local = zext_ln112_4_reg_3752;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            LUT_B3_address0_local = zext_ln112_3_reg_3706;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            LUT_B3_address0_local = zext_ln112_2_reg_3636;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            LUT_B3_address0_local = zext_ln112_1_reg_3594;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            LUT_B3_address0_local = zext_ln112_reg_3552;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            LUT_B3_address0_local = zext_ln112_5_fu_2094_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            LUT_B3_address0_local = zext_ln112_6_fu_2074_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            LUT_B3_address0_local = zext_ln112_7_fu_2054_p1;
        end else begin
            LUT_B3_address0_local = 'bx;
        end
    end else begin
        LUT_B3_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        LUT_B3_ce0_local = 1'b1;
    end else begin
        LUT_B3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to2 = 1'b1;
    end else begin
        ap_idle_pp0_1to2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0_0to1 == 1'b1) & (ap_start == 1'b0))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_1754_p0 = tmp_51_reg_5118;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_1754_p0 = tmp_47_reg_5078;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1754_p0 = tmp_43_reg_4942;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1754_p0 = tmp_39_reg_4806;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1754_p0 = tmp_reg_4409;
        end else begin
            grp_fu_1754_p0 = 'bx;
        end
    end else begin
        grp_fu_1754_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_1754_p1 = mul38_1_reg_5098;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_1754_p1 = mul38_3_reg_5010;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1754_p1 = mul38_2_reg_4922;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1754_p1 = mul38_s_reg_4786;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1754_p1 = mul_reg_4404;
        end else begin
            grp_fu_1754_p1 = 'bx;
        end
    end else begin
        grp_fu_1754_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_1758_p0 = tmp_52_reg_5123;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_1758_p0 = tmp_48_reg_5083;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1758_p0 = tmp_44_reg_4947;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1758_p0 = tmp_40_reg_4811;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1758_p0 = tmp_s_reg_4615;
        end else begin
            grp_fu_1758_p0 = 'bx;
        end
    end else begin
        grp_fu_1758_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_1758_p1 = mul50_1_reg_5103;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_1758_p1 = mul50_3_reg_5015;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1758_p1 = mul50_2_reg_4927;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1758_p1 = mul50_s_reg_4791;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1758_p1 = mul4_reg_4414;
        end else begin
            grp_fu_1758_p1 = 'bx;
        end
    end else begin
        grp_fu_1758_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_1762_p0 = tmp_61_reg_5128;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_1762_p0 = tmp_57_reg_5088;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1762_p0 = tmp_53_reg_4952;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1762_p0 = tmp_49_reg_4816;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1762_p0 = tmp_35_reg_4620;
        end else begin
            grp_fu_1762_p0 = 'bx;
        end
    end else begin
        grp_fu_1762_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_1762_p1 = mul17_1_3_reg_5108;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_1762_p1 = mul17_1_2_reg_5020;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1762_p1 = mul17_1_1_reg_4932;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1762_p1 = mul17_1_reg_4796;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1762_p1 = mul5_reg_4419;
        end else begin
            grp_fu_1762_p1 = 'bx;
        end
    end else begin
        grp_fu_1762_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_1766_p0 = tmp_62_reg_5133;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_1766_p0 = tmp_58_reg_5093;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1766_p0 = tmp_54_reg_4957;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1766_p0 = tmp_50_reg_4821;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1766_p0 = tmp_36_reg_4625;
        end else begin
            grp_fu_1766_p0 = 'bx;
        end
    end else begin
        grp_fu_1766_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_1766_p1 = mul26_1_3_reg_5113;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_1766_p1 = mul26_1_2_reg_5025;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1766_p1 = mul26_1_1_reg_4937;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1766_p1 = mul26_1_reg_4801;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1766_p1 = mul6_reg_4424;
        end else begin
            grp_fu_1766_p1 = 'bx;
        end
    end else begin
        grp_fu_1766_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_1818_p0 = delta_reg_3668;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1818_p0 = dL_dy_0_val;
    end else begin
        grp_fu_1818_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_1818_p1 = LUT_B2_q0;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1818_p1 = LUT_B0_load_reg_3584;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1818_p1 = 32'd1017370378;
    end else begin
        grp_fu_1818_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_1824_p0 = delta_reg_3668;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1824_p0 = dL_dy_1_val;
    end else begin
        grp_fu_1824_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_1824_p1 = LUT_B3_q0;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1824_p1 = LUT_B1_load_reg_3589;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1824_p1 = 32'd1017370378;
    end else begin
        grp_fu_1824_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1830_p0 = delta_1_reg_3692;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1830_p0 = delta_reg_3668;
    end else begin
        grp_fu_1830_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_1830_p1 = LUT_B0_q0;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1830_p1 = LUT_B2_q0;
    end else begin
        grp_fu_1830_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1835_p0 = delta_1_reg_3692;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1835_p0 = delta_reg_3668;
    end else begin
        grp_fu_1835_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_1835_p1 = LUT_B1_q0;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1835_p1 = LUT_B3_q0;
    end else begin
        grp_fu_1835_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1840_p0 = delta_1_reg_3692;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1840_p0 = delta_reg_3668;
    end else begin
        grp_fu_1840_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1840_p1 = LUT_B0_q0;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1840_p1 = reg_1896;
    end else begin
        grp_fu_1840_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1844_p0 = delta_1_reg_3692;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1844_p0 = delta_reg_3668;
    end else begin
        grp_fu_1844_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1844_p1 = LUT_B1_q0;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1844_p1 = reg_1902;
    end else begin
        grp_fu_1844_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1150)) begin
        if ((trunc_ln108_reg_3775 == 2'd1)) begin
            p_ZL1P_0_0_0_address0_local = zext_ln115_fu_2246_p1;
        end else if ((trunc_ln108_reg_3775 == 2'd2)) begin
            p_ZL1P_0_0_0_address0_local = zext_ln114_fu_2225_p1;
        end else if ((trunc_ln108_reg_3775 == 2'd3)) begin
            p_ZL1P_0_0_0_address0_local = zext_ln113_fu_2204_p1;
        end else if ((trunc_ln108_reg_3775 == 2'd0)) begin
            p_ZL1P_0_0_0_address0_local = zext_ln108_fu_2184_p1;
        end else begin
            p_ZL1P_0_0_0_address0_local = 'bx;
        end
    end else begin
        p_ZL1P_0_0_0_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1241)) begin
        if ((trunc_ln108_reg_3775 == 2'd3)) begin
            p_ZL1P_0_0_0_address1_local = p_ZL1P_0_0_0_addr_4_reg_3912;
        end else if ((trunc_ln108_reg_3775 == 2'd0)) begin
            p_ZL1P_0_0_0_address1_local = p_ZL1P_0_0_0_addr_reg_3888;
        end else if ((trunc_ln108_reg_3775 == 2'd1)) begin
            p_ZL1P_0_0_0_address1_local = p_ZL1P_0_0_0_addr_6_reg_3960;
        end else if ((trunc_ln108_reg_3775 == 2'd2)) begin
            p_ZL1P_0_0_0_address1_local = p_ZL1P_0_0_0_addr_5_reg_3936;
        end else begin
            p_ZL1P_0_0_0_address1_local = 'bx;
        end
    end else begin
        p_ZL1P_0_0_0_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln108_reg_3775 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_reg_3775 == 2'd2) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_reg_3775 == 2'd3) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_reg_3775 == 2'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        p_ZL1P_0_0_0_ce0_local = 1'b1;
    end else begin
        p_ZL1P_0_0_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln108_reg_3775 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_reg_3775 == 2'd2) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_reg_3775 == 2'd3) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_reg_3775 == 2'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        p_ZL1P_0_0_0_ce1_local = 1'b1;
    end else begin
        p_ZL1P_0_0_0_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1241)) begin
        if ((trunc_ln108_reg_3775 == 2'd3)) begin
            p_ZL1P_0_0_0_d1_local = reg_1968;
        end else if ((trunc_ln108_reg_3775 == 2'd0)) begin
            p_ZL1P_0_0_0_d1_local = reg_1944;
        end else if ((trunc_ln108_reg_3775 == 2'd1)) begin
            p_ZL1P_0_0_0_d1_local = reg_2016;
        end else if ((trunc_ln108_reg_3775 == 2'd2)) begin
            p_ZL1P_0_0_0_d1_local = reg_1992;
        end else begin
            p_ZL1P_0_0_0_d1_local = 'bx;
        end
    end else begin
        p_ZL1P_0_0_0_d1_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln108_reg_3775 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_reg_3775 == 2'd2) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_reg_3775 == 2'd3) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_reg_3775 == 2'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        p_ZL1P_0_0_0_we1_local = 1'b1;
    end else begin
        p_ZL1P_0_0_0_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1150)) begin
        if ((trunc_ln108_reg_3775 == 2'd2)) begin
            p_ZL1P_0_0_1_address0_local = zext_ln115_fu_2246_p1;
        end else if ((trunc_ln108_reg_3775 == 2'd3)) begin
            p_ZL1P_0_0_1_address0_local = zext_ln114_fu_2225_p1;
        end else if ((trunc_ln108_reg_3775 == 2'd0)) begin
            p_ZL1P_0_0_1_address0_local = zext_ln113_fu_2204_p1;
        end else if ((trunc_ln108_reg_3775 == 2'd1)) begin
            p_ZL1P_0_0_1_address0_local = zext_ln108_fu_2184_p1;
        end else begin
            p_ZL1P_0_0_1_address0_local = 'bx;
        end
    end else begin
        p_ZL1P_0_0_1_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1241)) begin
        if ((trunc_ln108_reg_3775 == 2'd3)) begin
            p_ZL1P_0_0_1_address1_local = p_ZL1P_0_0_1_addr_5_reg_3942;
        end else if ((trunc_ln108_reg_3775 == 2'd0)) begin
            p_ZL1P_0_0_1_address1_local = p_ZL1P_0_0_1_addr_4_reg_3918;
        end else if ((trunc_ln108_reg_3775 == 2'd1)) begin
            p_ZL1P_0_0_1_address1_local = p_ZL1P_0_0_1_addr_reg_3894;
        end else if ((trunc_ln108_reg_3775 == 2'd2)) begin
            p_ZL1P_0_0_1_address1_local = p_ZL1P_0_0_1_addr_6_reg_3966;
        end else begin
            p_ZL1P_0_0_1_address1_local = 'bx;
        end
    end else begin
        p_ZL1P_0_0_1_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln108_reg_3775 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_reg_3775 == 2'd2) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_reg_3775 == 2'd3) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_reg_3775 == 2'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        p_ZL1P_0_0_1_ce0_local = 1'b1;
    end else begin
        p_ZL1P_0_0_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln108_reg_3775 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_reg_3775 == 2'd2) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_reg_3775 == 2'd3) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_reg_3775 == 2'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        p_ZL1P_0_0_1_ce1_local = 1'b1;
    end else begin
        p_ZL1P_0_0_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1241)) begin
        if ((trunc_ln108_reg_3775 == 2'd3)) begin
            p_ZL1P_0_0_1_d1_local = reg_1992;
        end else if ((trunc_ln108_reg_3775 == 2'd0)) begin
            p_ZL1P_0_0_1_d1_local = reg_1968;
        end else if ((trunc_ln108_reg_3775 == 2'd1)) begin
            p_ZL1P_0_0_1_d1_local = reg_1944;
        end else if ((trunc_ln108_reg_3775 == 2'd2)) begin
            p_ZL1P_0_0_1_d1_local = reg_2016;
        end else begin
            p_ZL1P_0_0_1_d1_local = 'bx;
        end
    end else begin
        p_ZL1P_0_0_1_d1_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln108_reg_3775 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_reg_3775 == 2'd2) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_reg_3775 == 2'd3) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_reg_3775 == 2'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        p_ZL1P_0_0_1_we1_local = 1'b1;
    end else begin
        p_ZL1P_0_0_1_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1150)) begin
        if ((trunc_ln108_reg_3775 == 2'd3)) begin
            p_ZL1P_0_0_2_address0_local = zext_ln115_fu_2246_p1;
        end else if ((trunc_ln108_reg_3775 == 2'd0)) begin
            p_ZL1P_0_0_2_address0_local = zext_ln114_fu_2225_p1;
        end else if ((trunc_ln108_reg_3775 == 2'd1)) begin
            p_ZL1P_0_0_2_address0_local = zext_ln113_fu_2204_p1;
        end else if ((trunc_ln108_reg_3775 == 2'd2)) begin
            p_ZL1P_0_0_2_address0_local = zext_ln108_fu_2184_p1;
        end else begin
            p_ZL1P_0_0_2_address0_local = 'bx;
        end
    end else begin
        p_ZL1P_0_0_2_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1241)) begin
        if ((trunc_ln108_reg_3775 == 2'd3)) begin
            p_ZL1P_0_0_2_address1_local = p_ZL1P_0_0_2_addr_6_reg_3972;
        end else if ((trunc_ln108_reg_3775 == 2'd0)) begin
            p_ZL1P_0_0_2_address1_local = p_ZL1P_0_0_2_addr_5_reg_3948;
        end else if ((trunc_ln108_reg_3775 == 2'd1)) begin
            p_ZL1P_0_0_2_address1_local = p_ZL1P_0_0_2_addr_4_reg_3924;
        end else if ((trunc_ln108_reg_3775 == 2'd2)) begin
            p_ZL1P_0_0_2_address1_local = p_ZL1P_0_0_2_addr_reg_3900;
        end else begin
            p_ZL1P_0_0_2_address1_local = 'bx;
        end
    end else begin
        p_ZL1P_0_0_2_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln108_reg_3775 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_reg_3775 == 2'd2) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_reg_3775 == 2'd3) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_reg_3775 == 2'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        p_ZL1P_0_0_2_ce0_local = 1'b1;
    end else begin
        p_ZL1P_0_0_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln108_reg_3775 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_reg_3775 == 2'd2) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_reg_3775 == 2'd3) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_reg_3775 == 2'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        p_ZL1P_0_0_2_ce1_local = 1'b1;
    end else begin
        p_ZL1P_0_0_2_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1241)) begin
        if ((trunc_ln108_reg_3775 == 2'd3)) begin
            p_ZL1P_0_0_2_d1_local = reg_2016;
        end else if ((trunc_ln108_reg_3775 == 2'd0)) begin
            p_ZL1P_0_0_2_d1_local = reg_1992;
        end else if ((trunc_ln108_reg_3775 == 2'd1)) begin
            p_ZL1P_0_0_2_d1_local = reg_1968;
        end else if ((trunc_ln108_reg_3775 == 2'd2)) begin
            p_ZL1P_0_0_2_d1_local = reg_1944;
        end else begin
            p_ZL1P_0_0_2_d1_local = 'bx;
        end
    end else begin
        p_ZL1P_0_0_2_d1_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln108_reg_3775 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_reg_3775 == 2'd2) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_reg_3775 == 2'd3) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_reg_3775 == 2'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        p_ZL1P_0_0_2_we1_local = 1'b1;
    end else begin
        p_ZL1P_0_0_2_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1150)) begin
        if ((trunc_ln108_reg_3775 == 2'd0)) begin
            p_ZL1P_0_0_3_address0_local = zext_ln115_fu_2246_p1;
        end else if ((trunc_ln108_reg_3775 == 2'd1)) begin
            p_ZL1P_0_0_3_address0_local = zext_ln114_fu_2225_p1;
        end else if ((trunc_ln108_reg_3775 == 2'd2)) begin
            p_ZL1P_0_0_3_address0_local = zext_ln113_fu_2204_p1;
        end else if ((trunc_ln108_reg_3775 == 2'd3)) begin
            p_ZL1P_0_0_3_address0_local = zext_ln108_fu_2184_p1;
        end else begin
            p_ZL1P_0_0_3_address0_local = 'bx;
        end
    end else begin
        p_ZL1P_0_0_3_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1241)) begin
        if ((trunc_ln108_reg_3775 == 2'd3)) begin
            p_ZL1P_0_0_3_address1_local = p_ZL1P_0_0_3_addr_reg_3906;
        end else if ((trunc_ln108_reg_3775 == 2'd0)) begin
            p_ZL1P_0_0_3_address1_local = p_ZL1P_0_0_3_addr_6_reg_3978;
        end else if ((trunc_ln108_reg_3775 == 2'd1)) begin
            p_ZL1P_0_0_3_address1_local = p_ZL1P_0_0_3_addr_5_reg_3954;
        end else if ((trunc_ln108_reg_3775 == 2'd2)) begin
            p_ZL1P_0_0_3_address1_local = p_ZL1P_0_0_3_addr_4_reg_3930;
        end else begin
            p_ZL1P_0_0_3_address1_local = 'bx;
        end
    end else begin
        p_ZL1P_0_0_3_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln108_reg_3775 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_reg_3775 == 2'd2) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_reg_3775 == 2'd3) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_reg_3775 == 2'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        p_ZL1P_0_0_3_ce0_local = 1'b1;
    end else begin
        p_ZL1P_0_0_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln108_reg_3775 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_reg_3775 == 2'd2) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_reg_3775 == 2'd3) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_reg_3775 == 2'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        p_ZL1P_0_0_3_ce1_local = 1'b1;
    end else begin
        p_ZL1P_0_0_3_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1241)) begin
        if ((trunc_ln108_reg_3775 == 2'd3)) begin
            p_ZL1P_0_0_3_d1_local = reg_1944;
        end else if ((trunc_ln108_reg_3775 == 2'd0)) begin
            p_ZL1P_0_0_3_d1_local = reg_2016;
        end else if ((trunc_ln108_reg_3775 == 2'd1)) begin
            p_ZL1P_0_0_3_d1_local = reg_1992;
        end else if ((trunc_ln108_reg_3775 == 2'd2)) begin
            p_ZL1P_0_0_3_d1_local = reg_1968;
        end else begin
            p_ZL1P_0_0_3_d1_local = 'bx;
        end
    end else begin
        p_ZL1P_0_0_3_d1_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln108_reg_3775 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_reg_3775 == 2'd2) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_reg_3775 == 2'd3) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_reg_3775 == 2'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        p_ZL1P_0_0_3_we1_local = 1'b1;
    end else begin
        p_ZL1P_0_0_3_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if ((1'b1 == ap_condition_3004)) begin
            p_ZL1P_0_1_0_address0_local = zext_ln115_1_fu_2684_p1;
        end else if ((1'b1 == ap_condition_3000)) begin
            p_ZL1P_0_1_0_address0_local = zext_ln114_1_fu_2677_p1;
        end else if ((1'b1 == ap_condition_2996)) begin
            p_ZL1P_0_1_0_address0_local = zext_ln113_1_fu_2274_p1;
        end else if ((1'b1 == ap_condition_2992)) begin
            p_ZL1P_0_1_0_address0_local = zext_ln108_1_fu_2254_p1;
        end else begin
            p_ZL1P_0_1_0_address0_local = 'bx;
        end
    end else begin
        p_ZL1P_0_1_0_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_3020)) begin
            p_ZL1P_0_1_0_address1_local = p_ZL1P_0_1_0_addr_6_reg_4453;
        end else if ((1'b1 == ap_condition_3016)) begin
            p_ZL1P_0_1_0_address1_local = p_ZL1P_0_1_0_addr_5_reg_4429;
        end else if ((1'b1 == ap_condition_3012)) begin
            p_ZL1P_0_1_0_address1_local = p_ZL1P_0_1_0_addr_4_reg_4008;
        end else if ((1'b1 == ap_condition_3008)) begin
            p_ZL1P_0_1_0_address1_local = p_ZL1P_0_1_0_addr_reg_3984;
        end else begin
            p_ZL1P_0_1_0_address1_local = 'bx;
        end
    end else begin
        p_ZL1P_0_1_0_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln108_1_reg_3795 == 2'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((trunc_ln108_1_reg_3795 == 2'd2) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((trunc_ln108_1_reg_3795 == 2'd3) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_1_reg_3795 == 2'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        p_ZL1P_0_1_0_ce0_local = 1'b1;
    end else begin
        p_ZL1P_0_1_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln108_1_reg_3795_pp0_iter1_reg == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_1_reg_3795_pp0_iter1_reg == 2'd2) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_1_reg_3795 == 2'd3) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_1_reg_3795 == 2'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        p_ZL1P_0_1_0_ce1_local = 1'b1;
    end else begin
        p_ZL1P_0_1_0_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_3020)) begin
            p_ZL1P_0_1_0_d1_local = reg_1968;
        end else if ((1'b1 == ap_condition_3016)) begin
            p_ZL1P_0_1_0_d1_local = reg_1944;
        end else if ((1'b1 == ap_condition_3012)) begin
            p_ZL1P_0_1_0_d1_local = sub35_s_reg_5146;
        end else if ((1'b1 == ap_condition_3008)) begin
            p_ZL1P_0_1_0_d1_local = sub_s_reg_5138;
        end else begin
            p_ZL1P_0_1_0_d1_local = 'bx;
        end
    end else begin
        p_ZL1P_0_1_0_d1_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln108_1_reg_3795_pp0_iter1_reg == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_1_reg_3795_pp0_iter1_reg == 2'd2) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_1_reg_3795 == 2'd3) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_1_reg_3795 == 2'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        p_ZL1P_0_1_0_we1_local = 1'b1;
    end else begin
        p_ZL1P_0_1_0_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if ((1'b1 == ap_condition_3000)) begin
            p_ZL1P_0_1_1_address0_local = zext_ln115_1_fu_2684_p1;
        end else if ((1'b1 == ap_condition_3028)) begin
            p_ZL1P_0_1_1_address0_local = zext_ln114_1_fu_2677_p1;
        end else if ((1'b1 == ap_condition_2992)) begin
            p_ZL1P_0_1_1_address0_local = zext_ln113_1_fu_2274_p1;
        end else if ((1'b1 == ap_condition_3024)) begin
            p_ZL1P_0_1_1_address0_local = zext_ln108_1_fu_2254_p1;
        end else begin
            p_ZL1P_0_1_1_address0_local = 'bx;
        end
    end else begin
        p_ZL1P_0_1_1_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_3036)) begin
            p_ZL1P_0_1_1_address1_local = p_ZL1P_0_1_1_addr_5_reg_4435;
        end else if ((1'b1 == ap_condition_3016)) begin
            p_ZL1P_0_1_1_address1_local = p_ZL1P_0_1_1_addr_6_reg_4459;
        end else if ((1'b1 == ap_condition_3008)) begin
            p_ZL1P_0_1_1_address1_local = p_ZL1P_0_1_1_addr_4_reg_4014;
        end else if ((1'b1 == ap_condition_3032)) begin
            p_ZL1P_0_1_1_address1_local = p_ZL1P_0_1_1_addr_reg_3990;
        end else begin
            p_ZL1P_0_1_1_address1_local = 'bx;
        end
    end else begin
        p_ZL1P_0_1_1_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln108_1_reg_3795 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_1_reg_3795 == 2'd2) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((trunc_ln108_1_reg_3795 == 2'd3) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((trunc_ln108_1_reg_3795 == 2'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        p_ZL1P_0_1_1_ce0_local = 1'b1;
    end else begin
        p_ZL1P_0_1_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln108_1_reg_3795_pp0_iter1_reg == 2'd3) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_1_reg_3795_pp0_iter1_reg == 2'd2) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_1_reg_3795 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_1_reg_3795 == 2'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        p_ZL1P_0_1_1_ce1_local = 1'b1;
    end else begin
        p_ZL1P_0_1_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_3036)) begin
            p_ZL1P_0_1_1_d1_local = reg_1944;
        end else if ((1'b1 == ap_condition_3016)) begin
            p_ZL1P_0_1_1_d1_local = reg_1968;
        end else if ((1'b1 == ap_condition_3008)) begin
            p_ZL1P_0_1_1_d1_local = sub35_s_reg_5146;
        end else if ((1'b1 == ap_condition_3032)) begin
            p_ZL1P_0_1_1_d1_local = sub_s_reg_5138;
        end else begin
            p_ZL1P_0_1_1_d1_local = 'bx;
        end
    end else begin
        p_ZL1P_0_1_1_d1_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln108_1_reg_3795_pp0_iter1_reg == 2'd3) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_1_reg_3795_pp0_iter1_reg == 2'd2) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_1_reg_3795 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_1_reg_3795 == 2'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        p_ZL1P_0_1_1_we1_local = 1'b1;
    end else begin
        p_ZL1P_0_1_1_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if ((1'b1 == ap_condition_3028)) begin
            p_ZL1P_0_1_2_address0_local = zext_ln115_1_fu_2684_p1;
        end else if ((1'b1 == ap_condition_3044)) begin
            p_ZL1P_0_1_2_address0_local = zext_ln114_1_fu_2677_p1;
        end else if ((1'b1 == ap_condition_3024)) begin
            p_ZL1P_0_1_2_address0_local = zext_ln113_1_fu_2274_p1;
        end else if ((1'b1 == ap_condition_3040)) begin
            p_ZL1P_0_1_2_address0_local = zext_ln108_1_fu_2254_p1;
        end else begin
            p_ZL1P_0_1_2_address0_local = 'bx;
        end
    end else begin
        p_ZL1P_0_1_2_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_3036)) begin
            p_ZL1P_0_1_2_address1_local = p_ZL1P_0_1_2_addr_6_reg_4465;
        end else if ((1'b1 == ap_condition_3052)) begin
            p_ZL1P_0_1_2_address1_local = p_ZL1P_0_1_2_addr_5_reg_4441;
        end else if ((1'b1 == ap_condition_3032)) begin
            p_ZL1P_0_1_2_address1_local = p_ZL1P_0_1_2_addr_4_reg_4020;
        end else if ((1'b1 == ap_condition_3048)) begin
            p_ZL1P_0_1_2_address1_local = p_ZL1P_0_1_2_addr_reg_3996;
        end else begin
            p_ZL1P_0_1_2_address1_local = 'bx;
        end
    end else begin
        p_ZL1P_0_1_2_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln108_1_reg_3795 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_1_reg_3795 == 2'd2) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_1_reg_3795 == 2'd3) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((trunc_ln108_1_reg_3795 == 2'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        p_ZL1P_0_1_2_ce0_local = 1'b1;
    end else begin
        p_ZL1P_0_1_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln108_1_reg_3795_pp0_iter1_reg == 2'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_1_reg_3795_pp0_iter1_reg == 2'd3) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_1_reg_3795 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_1_reg_3795 == 2'd2) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        p_ZL1P_0_1_2_ce1_local = 1'b1;
    end else begin
        p_ZL1P_0_1_2_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_3036)) begin
            p_ZL1P_0_1_2_d1_local = reg_1968;
        end else if ((1'b1 == ap_condition_3052)) begin
            p_ZL1P_0_1_2_d1_local = reg_1944;
        end else if ((1'b1 == ap_condition_3032)) begin
            p_ZL1P_0_1_2_d1_local = sub35_s_reg_5146;
        end else if ((1'b1 == ap_condition_3048)) begin
            p_ZL1P_0_1_2_d1_local = sub_s_reg_5138;
        end else begin
            p_ZL1P_0_1_2_d1_local = 'bx;
        end
    end else begin
        p_ZL1P_0_1_2_d1_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln108_1_reg_3795_pp0_iter1_reg == 2'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_1_reg_3795_pp0_iter1_reg == 2'd3) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_1_reg_3795 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_1_reg_3795 == 2'd2) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        p_ZL1P_0_1_2_we1_local = 1'b1;
    end else begin
        p_ZL1P_0_1_2_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if ((1'b1 == ap_condition_3044)) begin
            p_ZL1P_0_1_3_address0_local = zext_ln115_1_fu_2684_p1;
        end else if ((1'b1 == ap_condition_3004)) begin
            p_ZL1P_0_1_3_address0_local = zext_ln114_1_fu_2677_p1;
        end else if ((1'b1 == ap_condition_3040)) begin
            p_ZL1P_0_1_3_address0_local = zext_ln113_1_fu_2274_p1;
        end else if ((1'b1 == ap_condition_2996)) begin
            p_ZL1P_0_1_3_address0_local = zext_ln108_1_fu_2254_p1;
        end else begin
            p_ZL1P_0_1_3_address0_local = 'bx;
        end
    end else begin
        p_ZL1P_0_1_3_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_3052)) begin
            p_ZL1P_0_1_3_address1_local = p_ZL1P_0_1_3_addr_6_reg_4471;
        end else if ((1'b1 == ap_condition_3020)) begin
            p_ZL1P_0_1_3_address1_local = p_ZL1P_0_1_3_addr_5_reg_4447;
        end else if ((1'b1 == ap_condition_3012)) begin
            p_ZL1P_0_1_3_address1_local = p_ZL1P_0_1_3_addr_reg_4002;
        end else if ((1'b1 == ap_condition_3048)) begin
            p_ZL1P_0_1_3_address1_local = p_ZL1P_0_1_3_addr_4_reg_4026;
        end else begin
            p_ZL1P_0_1_3_address1_local = 'bx;
        end
    end else begin
        p_ZL1P_0_1_3_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln108_1_reg_3795 == 2'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((trunc_ln108_1_reg_3795 == 2'd2) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_1_reg_3795 == 2'd3) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_1_reg_3795 == 2'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        p_ZL1P_0_1_3_ce0_local = 1'b1;
    end else begin
        p_ZL1P_0_1_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln108_1_reg_3795_pp0_iter1_reg == 2'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_1_reg_3795_pp0_iter1_reg == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_1_reg_3795 == 2'd2) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_1_reg_3795 == 2'd3) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        p_ZL1P_0_1_3_ce1_local = 1'b1;
    end else begin
        p_ZL1P_0_1_3_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_3052)) begin
            p_ZL1P_0_1_3_d1_local = reg_1968;
        end else if ((1'b1 == ap_condition_3020)) begin
            p_ZL1P_0_1_3_d1_local = reg_1944;
        end else if ((1'b1 == ap_condition_3012)) begin
            p_ZL1P_0_1_3_d1_local = sub_s_reg_5138;
        end else if ((1'b1 == ap_condition_3048)) begin
            p_ZL1P_0_1_3_d1_local = sub35_s_reg_5146;
        end else begin
            p_ZL1P_0_1_3_d1_local = 'bx;
        end
    end else begin
        p_ZL1P_0_1_3_d1_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln108_1_reg_3795_pp0_iter1_reg == 2'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_1_reg_3795_pp0_iter1_reg == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_1_reg_3795 == 2'd2) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_1_reg_3795 == 2'd3) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        p_ZL1P_0_1_3_we1_local = 1'b1;
    end else begin
        p_ZL1P_0_1_3_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln108_2_reg_3815 == 2'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL1P_0_2_0_address0_local = zext_ln115_2_fu_3097_p1;
    end else if (((trunc_ln108_2_reg_3815 == 2'd2) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL1P_0_2_0_address0_local = zext_ln114_2_fu_3090_p1;
    end else if (((trunc_ln108_2_reg_3815 == 2'd3) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        p_ZL1P_0_2_0_address0_local = zext_ln113_2_fu_2328_p1;
    end else if (((trunc_ln108_2_reg_3815 == 2'd0) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        p_ZL1P_0_2_0_address0_local = zext_ln108_2_fu_2308_p1;
    end else begin
        p_ZL1P_0_2_0_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_3068)) begin
            p_ZL1P_0_2_0_address1_local = p_ZL1P_0_2_0_addr_6_reg_4714;
        end else if ((1'b1 == ap_condition_3064)) begin
            p_ZL1P_0_2_0_address1_local = p_ZL1P_0_2_0_addr_5_reg_4690;
        end else if ((1'b1 == ap_condition_3060)) begin
            p_ZL1P_0_2_0_address1_local = p_ZL1P_0_2_0_addr_4_reg_4066;
        end else if ((1'b1 == ap_condition_3056)) begin
            p_ZL1P_0_2_0_address1_local = p_ZL1P_0_2_0_addr_reg_4042;
        end else begin
            p_ZL1P_0_2_0_address1_local = 'bx;
        end
    end else begin
        p_ZL1P_0_2_0_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln108_2_reg_3815 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln108_2_reg_3815 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln108_2_reg_3815 == 2'd3) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_2_reg_3815 == 2'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        p_ZL1P_0_2_0_ce0_local = 1'b1;
    end else begin
        p_ZL1P_0_2_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln108_2_reg_3815_pp0_iter1_reg == 2'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((trunc_ln108_2_reg_3815_pp0_iter1_reg == 2'd2) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((trunc_ln108_2_reg_3815 == 2'd3) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_2_reg_3815 == 2'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        p_ZL1P_0_2_0_ce1_local = 1'b1;
    end else begin
        p_ZL1P_0_2_0_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_3068)) begin
            p_ZL1P_0_2_0_d1_local = reg_1968;
        end else if ((1'b1 == ap_condition_3064)) begin
            p_ZL1P_0_2_0_d1_local = reg_1944;
        end else if ((1'b1 == ap_condition_3060)) begin
            p_ZL1P_0_2_0_d1_local = sub35_2_reg_5162;
        end else if ((1'b1 == ap_condition_3056)) begin
            p_ZL1P_0_2_0_d1_local = sub_2_reg_5154;
        end else begin
            p_ZL1P_0_2_0_d1_local = 'bx;
        end
    end else begin
        p_ZL1P_0_2_0_d1_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln108_2_reg_3815_pp0_iter1_reg == 2'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((trunc_ln108_2_reg_3815_pp0_iter1_reg == 2'd2) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((trunc_ln108_2_reg_3815 == 2'd3) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_2_reg_3815 == 2'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        p_ZL1P_0_2_0_we1_local = 1'b1;
    end else begin
        p_ZL1P_0_2_0_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln108_2_reg_3815 == 2'd2) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL1P_0_2_1_address0_local = zext_ln115_2_fu_3097_p1;
    end else if (((trunc_ln108_2_reg_3815 == 2'd3) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL1P_0_2_1_address0_local = zext_ln114_2_fu_3090_p1;
    end else if (((trunc_ln108_2_reg_3815 == 2'd0) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        p_ZL1P_0_2_1_address0_local = zext_ln113_2_fu_2328_p1;
    end else if (((trunc_ln108_2_reg_3815 == 2'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        p_ZL1P_0_2_1_address0_local = zext_ln108_2_fu_2308_p1;
    end else begin
        p_ZL1P_0_2_1_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_3076)) begin
            p_ZL1P_0_2_1_address1_local = p_ZL1P_0_2_1_addr_5_reg_4696;
        end else if ((1'b1 == ap_condition_3064)) begin
            p_ZL1P_0_2_1_address1_local = p_ZL1P_0_2_1_addr_6_reg_4720;
        end else if ((1'b1 == ap_condition_3056)) begin
            p_ZL1P_0_2_1_address1_local = p_ZL1P_0_2_1_addr_4_reg_4072;
        end else if ((1'b1 == ap_condition_3072)) begin
            p_ZL1P_0_2_1_address1_local = p_ZL1P_0_2_1_addr_reg_4048;
        end else begin
            p_ZL1P_0_2_1_address1_local = 'bx;
        end
    end else begin
        p_ZL1P_0_2_1_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln108_2_reg_3815 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_2_reg_3815 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln108_2_reg_3815 == 2'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln108_2_reg_3815 == 2'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        p_ZL1P_0_2_1_ce0_local = 1'b1;
    end else begin
        p_ZL1P_0_2_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln108_2_reg_3815_pp0_iter1_reg == 2'd3) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((trunc_ln108_2_reg_3815_pp0_iter1_reg == 2'd2) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((trunc_ln108_2_reg_3815 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_2_reg_3815 == 2'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        p_ZL1P_0_2_1_ce1_local = 1'b1;
    end else begin
        p_ZL1P_0_2_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_3076)) begin
            p_ZL1P_0_2_1_d1_local = reg_1944;
        end else if ((1'b1 == ap_condition_3064)) begin
            p_ZL1P_0_2_1_d1_local = reg_1968;
        end else if ((1'b1 == ap_condition_3056)) begin
            p_ZL1P_0_2_1_d1_local = sub35_2_reg_5162;
        end else if ((1'b1 == ap_condition_3072)) begin
            p_ZL1P_0_2_1_d1_local = sub_2_reg_5154;
        end else begin
            p_ZL1P_0_2_1_d1_local = 'bx;
        end
    end else begin
        p_ZL1P_0_2_1_d1_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln108_2_reg_3815_pp0_iter1_reg == 2'd3) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((trunc_ln108_2_reg_3815_pp0_iter1_reg == 2'd2) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((trunc_ln108_2_reg_3815 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_2_reg_3815 == 2'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        p_ZL1P_0_2_1_we1_local = 1'b1;
    end else begin
        p_ZL1P_0_2_1_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln108_2_reg_3815 == 2'd3) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL1P_0_2_2_address0_local = zext_ln115_2_fu_3097_p1;
    end else if (((trunc_ln108_2_reg_3815 == 2'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL1P_0_2_2_address0_local = zext_ln114_2_fu_3090_p1;
    end else if (((trunc_ln108_2_reg_3815 == 2'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        p_ZL1P_0_2_2_address0_local = zext_ln113_2_fu_2328_p1;
    end else if (((trunc_ln108_2_reg_3815 == 2'd2) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        p_ZL1P_0_2_2_address0_local = zext_ln108_2_fu_2308_p1;
    end else begin
        p_ZL1P_0_2_2_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_3076)) begin
            p_ZL1P_0_2_2_address1_local = p_ZL1P_0_2_2_addr_6_reg_4726;
        end else if ((1'b1 == ap_condition_3084)) begin
            p_ZL1P_0_2_2_address1_local = p_ZL1P_0_2_2_addr_5_reg_4702;
        end else if ((1'b1 == ap_condition_3072)) begin
            p_ZL1P_0_2_2_address1_local = p_ZL1P_0_2_2_addr_4_reg_4078;
        end else if ((1'b1 == ap_condition_3080)) begin
            p_ZL1P_0_2_2_address1_local = p_ZL1P_0_2_2_addr_reg_4054;
        end else begin
            p_ZL1P_0_2_2_address1_local = 'bx;
        end
    end else begin
        p_ZL1P_0_2_2_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln108_2_reg_3815 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_2_reg_3815 == 2'd2) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_2_reg_3815 == 2'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln108_2_reg_3815 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZL1P_0_2_2_ce0_local = 1'b1;
    end else begin
        p_ZL1P_0_2_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln108_2_reg_3815_pp0_iter1_reg == 2'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((trunc_ln108_2_reg_3815_pp0_iter1_reg == 2'd3) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((trunc_ln108_2_reg_3815 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_2_reg_3815 == 2'd2) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        p_ZL1P_0_2_2_ce1_local = 1'b1;
    end else begin
        p_ZL1P_0_2_2_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_3076)) begin
            p_ZL1P_0_2_2_d1_local = reg_1968;
        end else if ((1'b1 == ap_condition_3084)) begin
            p_ZL1P_0_2_2_d1_local = reg_1944;
        end else if ((1'b1 == ap_condition_3072)) begin
            p_ZL1P_0_2_2_d1_local = sub35_2_reg_5162;
        end else if ((1'b1 == ap_condition_3080)) begin
            p_ZL1P_0_2_2_d1_local = sub_2_reg_5154;
        end else begin
            p_ZL1P_0_2_2_d1_local = 'bx;
        end
    end else begin
        p_ZL1P_0_2_2_d1_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln108_2_reg_3815_pp0_iter1_reg == 2'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((trunc_ln108_2_reg_3815_pp0_iter1_reg == 2'd3) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((trunc_ln108_2_reg_3815 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_2_reg_3815 == 2'd2) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        p_ZL1P_0_2_2_we1_local = 1'b1;
    end else begin
        p_ZL1P_0_2_2_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln108_2_reg_3815 == 2'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL1P_0_2_3_address0_local = zext_ln115_2_fu_3097_p1;
    end else if (((trunc_ln108_2_reg_3815 == 2'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL1P_0_2_3_address0_local = zext_ln114_2_fu_3090_p1;
    end else if (((trunc_ln108_2_reg_3815 == 2'd2) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        p_ZL1P_0_2_3_address0_local = zext_ln113_2_fu_2328_p1;
    end else if (((trunc_ln108_2_reg_3815 == 2'd3) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        p_ZL1P_0_2_3_address0_local = zext_ln108_2_fu_2308_p1;
    end else begin
        p_ZL1P_0_2_3_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_3084)) begin
            p_ZL1P_0_2_3_address1_local = p_ZL1P_0_2_3_addr_6_reg_4732;
        end else if ((1'b1 == ap_condition_3068)) begin
            p_ZL1P_0_2_3_address1_local = p_ZL1P_0_2_3_addr_5_reg_4708;
        end else if ((1'b1 == ap_condition_3060)) begin
            p_ZL1P_0_2_3_address1_local = p_ZL1P_0_2_3_addr_reg_4060;
        end else if ((1'b1 == ap_condition_3080)) begin
            p_ZL1P_0_2_3_address1_local = p_ZL1P_0_2_3_addr_4_reg_4084;
        end else begin
            p_ZL1P_0_2_3_address1_local = 'bx;
        end
    end else begin
        p_ZL1P_0_2_3_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln108_2_reg_3815 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln108_2_reg_3815 == 2'd2) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_2_reg_3815 == 2'd3) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_2_reg_3815 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZL1P_0_2_3_ce0_local = 1'b1;
    end else begin
        p_ZL1P_0_2_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln108_2_reg_3815_pp0_iter1_reg == 2'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((trunc_ln108_2_reg_3815_pp0_iter1_reg == 2'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((trunc_ln108_2_reg_3815 == 2'd2) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_2_reg_3815 == 2'd3) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        p_ZL1P_0_2_3_ce1_local = 1'b1;
    end else begin
        p_ZL1P_0_2_3_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_3084)) begin
            p_ZL1P_0_2_3_d1_local = reg_1968;
        end else if ((1'b1 == ap_condition_3068)) begin
            p_ZL1P_0_2_3_d1_local = reg_1944;
        end else if ((1'b1 == ap_condition_3060)) begin
            p_ZL1P_0_2_3_d1_local = sub_2_reg_5154;
        end else if ((1'b1 == ap_condition_3080)) begin
            p_ZL1P_0_2_3_d1_local = sub35_2_reg_5162;
        end else begin
            p_ZL1P_0_2_3_d1_local = 'bx;
        end
    end else begin
        p_ZL1P_0_2_3_d1_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln108_2_reg_3815_pp0_iter1_reg == 2'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((trunc_ln108_2_reg_3815_pp0_iter1_reg == 2'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((trunc_ln108_2_reg_3815 == 2'd2) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_2_reg_3815 == 2'd3) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        p_ZL1P_0_2_3_we1_local = 1'b1;
    end else begin
        p_ZL1P_0_2_3_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln108_3_reg_3835 == 2'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZL1P_0_3_0_address0_local = zext_ln115_3_fu_3217_p1;
    end else if (((trunc_ln108_3_reg_3835 == 2'd2) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZL1P_0_3_0_address0_local = zext_ln114_3_fu_3210_p1;
    end else if (((trunc_ln108_3_reg_3835 == 2'd3) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        p_ZL1P_0_3_0_address0_local = zext_ln113_3_fu_2382_p1;
    end else if (((trunc_ln108_3_reg_3835 == 2'd0) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        p_ZL1P_0_3_0_address0_local = zext_ln108_3_fu_2362_p1;
    end else begin
        p_ZL1P_0_3_0_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln108_3_reg_3835_pp0_iter1_reg == 2'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL1P_0_3_0_address1_local = p_ZL1P_0_3_0_addr_6_reg_4850;
    end else if (((trunc_ln108_3_reg_3835_pp0_iter1_reg == 2'd2) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL1P_0_3_0_address1_local = p_ZL1P_0_3_0_addr_5_reg_4826;
    end else if (((trunc_ln108_3_reg_3835 == 2'd3) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        p_ZL1P_0_3_0_address1_local = p_ZL1P_0_3_0_addr_4_reg_4124;
    end else if (((trunc_ln108_3_reg_3835 == 2'd0) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        p_ZL1P_0_3_0_address1_local = p_ZL1P_0_3_0_addr_reg_4100;
    end else begin
        p_ZL1P_0_3_0_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln108_3_reg_3835 == 2'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln108_3_reg_3835 == 2'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln108_3_reg_3835 == 2'd3) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_3_reg_3835 == 2'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        p_ZL1P_0_3_0_ce0_local = 1'b1;
    end else begin
        p_ZL1P_0_3_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln108_3_reg_3835_pp0_iter1_reg == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln108_3_reg_3835_pp0_iter1_reg == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln108_3_reg_3835 == 2'd3) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_3_reg_3835 == 2'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        p_ZL1P_0_3_0_ce1_local = 1'b1;
    end else begin
        p_ZL1P_0_3_0_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln108_3_reg_3835_pp0_iter1_reg == 2'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL1P_0_3_0_d1_local = reg_1968;
    end else if (((trunc_ln108_3_reg_3835_pp0_iter1_reg == 2'd2) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL1P_0_3_0_d1_local = reg_1944;
    end else if (((trunc_ln108_3_reg_3835 == 2'd3) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        p_ZL1P_0_3_0_d1_local = sub35_3_reg_5178;
    end else if (((trunc_ln108_3_reg_3835 == 2'd0) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        p_ZL1P_0_3_0_d1_local = sub_3_reg_5170;
    end else begin
        p_ZL1P_0_3_0_d1_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln108_3_reg_3835_pp0_iter1_reg == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln108_3_reg_3835_pp0_iter1_reg == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln108_3_reg_3835 == 2'd3) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_3_reg_3835 == 2'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        p_ZL1P_0_3_0_we1_local = 1'b1;
    end else begin
        p_ZL1P_0_3_0_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln108_3_reg_3835 == 2'd2) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZL1P_0_3_1_address0_local = zext_ln115_3_fu_3217_p1;
    end else if (((trunc_ln108_3_reg_3835 == 2'd3) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZL1P_0_3_1_address0_local = zext_ln114_3_fu_3210_p1;
    end else if (((trunc_ln108_3_reg_3835 == 2'd0) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        p_ZL1P_0_3_1_address0_local = zext_ln113_3_fu_2382_p1;
    end else if (((trunc_ln108_3_reg_3835 == 2'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        p_ZL1P_0_3_1_address0_local = zext_ln108_3_fu_2362_p1;
    end else begin
        p_ZL1P_0_3_1_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln108_3_reg_3835_pp0_iter1_reg == 2'd3) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL1P_0_3_1_address1_local = p_ZL1P_0_3_1_addr_5_reg_4832;
    end else if (((trunc_ln108_3_reg_3835_pp0_iter1_reg == 2'd2) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL1P_0_3_1_address1_local = p_ZL1P_0_3_1_addr_6_reg_4856;
    end else if (((trunc_ln108_3_reg_3835 == 2'd0) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        p_ZL1P_0_3_1_address1_local = p_ZL1P_0_3_1_addr_4_reg_4130;
    end else if (((trunc_ln108_3_reg_3835 == 2'd1) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        p_ZL1P_0_3_1_address1_local = p_ZL1P_0_3_1_addr_reg_4106;
    end else begin
        p_ZL1P_0_3_1_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln108_3_reg_3835 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_3_reg_3835 == 2'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln108_3_reg_3835 == 2'd3) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln108_3_reg_3835 == 2'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        p_ZL1P_0_3_1_ce0_local = 1'b1;
    end else begin
        p_ZL1P_0_3_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln108_3_reg_3835_pp0_iter1_reg == 2'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln108_3_reg_3835_pp0_iter1_reg == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln108_3_reg_3835 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_3_reg_3835 == 2'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        p_ZL1P_0_3_1_ce1_local = 1'b1;
    end else begin
        p_ZL1P_0_3_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln108_3_reg_3835_pp0_iter1_reg == 2'd3) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL1P_0_3_1_d1_local = reg_1944;
    end else if (((trunc_ln108_3_reg_3835_pp0_iter1_reg == 2'd2) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL1P_0_3_1_d1_local = reg_1968;
    end else if (((trunc_ln108_3_reg_3835 == 2'd0) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        p_ZL1P_0_3_1_d1_local = sub35_3_reg_5178;
    end else if (((trunc_ln108_3_reg_3835 == 2'd1) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        p_ZL1P_0_3_1_d1_local = sub_3_reg_5170;
    end else begin
        p_ZL1P_0_3_1_d1_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln108_3_reg_3835_pp0_iter1_reg == 2'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln108_3_reg_3835_pp0_iter1_reg == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln108_3_reg_3835 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_3_reg_3835 == 2'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        p_ZL1P_0_3_1_we1_local = 1'b1;
    end else begin
        p_ZL1P_0_3_1_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln108_3_reg_3835 == 2'd3) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZL1P_0_3_2_address0_local = zext_ln115_3_fu_3217_p1;
    end else if (((trunc_ln108_3_reg_3835 == 2'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZL1P_0_3_2_address0_local = zext_ln114_3_fu_3210_p1;
    end else if (((trunc_ln108_3_reg_3835 == 2'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        p_ZL1P_0_3_2_address0_local = zext_ln113_3_fu_2382_p1;
    end else if (((trunc_ln108_3_reg_3835 == 2'd2) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        p_ZL1P_0_3_2_address0_local = zext_ln108_3_fu_2362_p1;
    end else begin
        p_ZL1P_0_3_2_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln108_3_reg_3835_pp0_iter1_reg == 2'd3) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL1P_0_3_2_address1_local = p_ZL1P_0_3_2_addr_6_reg_4862;
    end else if (((trunc_ln108_3_reg_3835_pp0_iter1_reg == 2'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL1P_0_3_2_address1_local = p_ZL1P_0_3_2_addr_5_reg_4838;
    end else if (((trunc_ln108_3_reg_3835 == 2'd1) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        p_ZL1P_0_3_2_address1_local = p_ZL1P_0_3_2_addr_4_reg_4136;
    end else if (((trunc_ln108_3_reg_3835 == 2'd2) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        p_ZL1P_0_3_2_address1_local = p_ZL1P_0_3_2_addr_reg_4112;
    end else begin
        p_ZL1P_0_3_2_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln108_3_reg_3835 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_3_reg_3835 == 2'd2) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_3_reg_3835 == 2'd3) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln108_3_reg_3835 == 2'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        p_ZL1P_0_3_2_ce0_local = 1'b1;
    end else begin
        p_ZL1P_0_3_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln108_3_reg_3835_pp0_iter1_reg == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln108_3_reg_3835_pp0_iter1_reg == 2'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln108_3_reg_3835 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_3_reg_3835 == 2'd2) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        p_ZL1P_0_3_2_ce1_local = 1'b1;
    end else begin
        p_ZL1P_0_3_2_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln108_3_reg_3835_pp0_iter1_reg == 2'd3) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL1P_0_3_2_d1_local = reg_1968;
    end else if (((trunc_ln108_3_reg_3835_pp0_iter1_reg == 2'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL1P_0_3_2_d1_local = reg_1944;
    end else if (((trunc_ln108_3_reg_3835 == 2'd1) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        p_ZL1P_0_3_2_d1_local = sub35_3_reg_5178;
    end else if (((trunc_ln108_3_reg_3835 == 2'd2) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        p_ZL1P_0_3_2_d1_local = sub_3_reg_5170;
    end else begin
        p_ZL1P_0_3_2_d1_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln108_3_reg_3835_pp0_iter1_reg == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln108_3_reg_3835_pp0_iter1_reg == 2'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln108_3_reg_3835 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_3_reg_3835 == 2'd2) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        p_ZL1P_0_3_2_we1_local = 1'b1;
    end else begin
        p_ZL1P_0_3_2_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln108_3_reg_3835 == 2'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZL1P_0_3_3_address0_local = zext_ln115_3_fu_3217_p1;
    end else if (((trunc_ln108_3_reg_3835 == 2'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZL1P_0_3_3_address0_local = zext_ln114_3_fu_3210_p1;
    end else if (((trunc_ln108_3_reg_3835 == 2'd2) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        p_ZL1P_0_3_3_address0_local = zext_ln113_3_fu_2382_p1;
    end else if (((trunc_ln108_3_reg_3835 == 2'd3) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        p_ZL1P_0_3_3_address0_local = zext_ln108_3_fu_2362_p1;
    end else begin
        p_ZL1P_0_3_3_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln108_3_reg_3835_pp0_iter1_reg == 2'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL1P_0_3_3_address1_local = p_ZL1P_0_3_3_addr_6_reg_4868;
    end else if (((trunc_ln108_3_reg_3835_pp0_iter1_reg == 2'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL1P_0_3_3_address1_local = p_ZL1P_0_3_3_addr_5_reg_4844;
    end else if (((trunc_ln108_3_reg_3835 == 2'd3) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        p_ZL1P_0_3_3_address1_local = p_ZL1P_0_3_3_addr_reg_4118;
    end else if (((trunc_ln108_3_reg_3835 == 2'd2) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        p_ZL1P_0_3_3_address1_local = p_ZL1P_0_3_3_addr_4_reg_4142;
    end else begin
        p_ZL1P_0_3_3_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln108_3_reg_3835 == 2'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln108_3_reg_3835 == 2'd2) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_3_reg_3835 == 2'd3) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_3_reg_3835 == 2'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        p_ZL1P_0_3_3_ce0_local = 1'b1;
    end else begin
        p_ZL1P_0_3_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln108_3_reg_3835_pp0_iter1_reg == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln108_3_reg_3835_pp0_iter1_reg == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln108_3_reg_3835 == 2'd2) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_3_reg_3835 == 2'd3) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        p_ZL1P_0_3_3_ce1_local = 1'b1;
    end else begin
        p_ZL1P_0_3_3_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln108_3_reg_3835_pp0_iter1_reg == 2'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL1P_0_3_3_d1_local = reg_1968;
    end else if (((trunc_ln108_3_reg_3835_pp0_iter1_reg == 2'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL1P_0_3_3_d1_local = reg_1944;
    end else if (((trunc_ln108_3_reg_3835 == 2'd3) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        p_ZL1P_0_3_3_d1_local = sub_3_reg_5170;
    end else if (((trunc_ln108_3_reg_3835 == 2'd2) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        p_ZL1P_0_3_3_d1_local = sub35_3_reg_5178;
    end else begin
        p_ZL1P_0_3_3_d1_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln108_3_reg_3835_pp0_iter1_reg == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln108_3_reg_3835_pp0_iter1_reg == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln108_3_reg_3835 == 2'd2) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_3_reg_3835 == 2'd3) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        p_ZL1P_0_3_3_we1_local = 1'b1;
    end else begin
        p_ZL1P_0_3_3_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln108_4_reg_4165 == 2'd1) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_ZL1P_1_0_0_address0_local = zext_ln115_4_fu_3337_p1;
    end else if (((trunc_ln108_4_reg_4165 == 2'd2) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_ZL1P_1_0_0_address0_local = zext_ln114_4_fu_3330_p1;
    end else if (((trunc_ln108_4_reg_4165 == 2'd3) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        p_ZL1P_1_0_0_address0_local = zext_ln113_4_fu_2711_p1;
    end else if (((trunc_ln108_4_reg_4165 == 2'd0) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        p_ZL1P_1_0_0_address0_local = zext_ln108_4_fu_2691_p1;
    end else begin
        p_ZL1P_1_0_0_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln108_4_reg_4165_pp0_iter1_reg == 2'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZL1P_1_0_0_address1_local = p_ZL1P_1_0_0_addr_6_reg_4986;
    end else if (((trunc_ln108_4_reg_4165_pp0_iter1_reg == 2'd2) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZL1P_1_0_0_address1_local = p_ZL1P_1_0_0_addr_5_reg_4962;
    end else if (((trunc_ln108_4_reg_4165 == 2'd3) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        p_ZL1P_1_0_0_address1_local = p_ZL1P_1_0_0_addr_4_reg_4501;
    end else if (((trunc_ln108_4_reg_4165 == 2'd0) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        p_ZL1P_1_0_0_address1_local = p_ZL1P_1_0_0_addr_reg_4477;
    end else begin
        p_ZL1P_1_0_0_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln108_4_reg_4165 == 2'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((trunc_ln108_4_reg_4165 == 2'd2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((trunc_ln108_4_reg_4165 == 2'd3) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((trunc_ln108_4_reg_4165 == 2'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        p_ZL1P_1_0_0_ce0_local = 1'b1;
    end else begin
        p_ZL1P_1_0_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln108_4_reg_4165_pp0_iter1_reg == 2'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln108_4_reg_4165_pp0_iter1_reg == 2'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln108_4_reg_4165 == 2'd3) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_4_reg_4165 == 2'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        p_ZL1P_1_0_0_ce1_local = 1'b1;
    end else begin
        p_ZL1P_1_0_0_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln108_4_reg_4165_pp0_iter1_reg == 2'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZL1P_1_0_0_d1_local = reg_1968;
    end else if (((trunc_ln108_4_reg_4165_pp0_iter1_reg == 2'd2) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZL1P_1_0_0_d1_local = reg_1944;
    end else if (((trunc_ln108_4_reg_4165 == 2'd3) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        p_ZL1P_1_0_0_d1_local = reg_2016;
    end else if (((trunc_ln108_4_reg_4165 == 2'd0) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        p_ZL1P_1_0_0_d1_local = reg_1992;
    end else begin
        p_ZL1P_1_0_0_d1_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln108_4_reg_4165_pp0_iter1_reg == 2'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln108_4_reg_4165_pp0_iter1_reg == 2'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln108_4_reg_4165 == 2'd3) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_4_reg_4165 == 2'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        p_ZL1P_1_0_0_we1_local = 1'b1;
    end else begin
        p_ZL1P_1_0_0_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln108_4_reg_4165 == 2'd2) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_ZL1P_1_0_1_address0_local = zext_ln115_4_fu_3337_p1;
    end else if (((trunc_ln108_4_reg_4165 == 2'd3) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_ZL1P_1_0_1_address0_local = zext_ln114_4_fu_3330_p1;
    end else if (((trunc_ln108_4_reg_4165 == 2'd0) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        p_ZL1P_1_0_1_address0_local = zext_ln113_4_fu_2711_p1;
    end else if (((trunc_ln108_4_reg_4165 == 2'd1) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        p_ZL1P_1_0_1_address0_local = zext_ln108_4_fu_2691_p1;
    end else begin
        p_ZL1P_1_0_1_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln108_4_reg_4165_pp0_iter1_reg == 2'd3) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZL1P_1_0_1_address1_local = p_ZL1P_1_0_1_addr_5_reg_4968;
    end else if (((trunc_ln108_4_reg_4165_pp0_iter1_reg == 2'd2) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZL1P_1_0_1_address1_local = p_ZL1P_1_0_1_addr_6_reg_4992;
    end else if (((trunc_ln108_4_reg_4165 == 2'd0) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        p_ZL1P_1_0_1_address1_local = p_ZL1P_1_0_1_addr_4_reg_4507;
    end else if (((trunc_ln108_4_reg_4165 == 2'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        p_ZL1P_1_0_1_address1_local = p_ZL1P_1_0_1_addr_reg_4483;
    end else begin
        p_ZL1P_1_0_1_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln108_4_reg_4165 == 2'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((trunc_ln108_4_reg_4165 == 2'd2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((trunc_ln108_4_reg_4165 == 2'd3) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((trunc_ln108_4_reg_4165 == 2'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        p_ZL1P_1_0_1_ce0_local = 1'b1;
    end else begin
        p_ZL1P_1_0_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln108_4_reg_4165_pp0_iter1_reg == 2'd3) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln108_4_reg_4165_pp0_iter1_reg == 2'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln108_4_reg_4165 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_4_reg_4165 == 2'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        p_ZL1P_1_0_1_ce1_local = 1'b1;
    end else begin
        p_ZL1P_1_0_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln108_4_reg_4165_pp0_iter1_reg == 2'd3) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZL1P_1_0_1_d1_local = reg_1944;
    end else if (((trunc_ln108_4_reg_4165_pp0_iter1_reg == 2'd2) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZL1P_1_0_1_d1_local = reg_1968;
    end else if (((trunc_ln108_4_reg_4165 == 2'd0) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        p_ZL1P_1_0_1_d1_local = reg_2016;
    end else if (((trunc_ln108_4_reg_4165 == 2'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        p_ZL1P_1_0_1_d1_local = reg_1992;
    end else begin
        p_ZL1P_1_0_1_d1_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln108_4_reg_4165_pp0_iter1_reg == 2'd3) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln108_4_reg_4165_pp0_iter1_reg == 2'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln108_4_reg_4165 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_4_reg_4165 == 2'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        p_ZL1P_1_0_1_we1_local = 1'b1;
    end else begin
        p_ZL1P_1_0_1_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln108_4_reg_4165 == 2'd3) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_ZL1P_1_0_2_address0_local = zext_ln115_4_fu_3337_p1;
    end else if (((trunc_ln108_4_reg_4165 == 2'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_ZL1P_1_0_2_address0_local = zext_ln114_4_fu_3330_p1;
    end else if (((trunc_ln108_4_reg_4165 == 2'd1) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        p_ZL1P_1_0_2_address0_local = zext_ln113_4_fu_2711_p1;
    end else if (((trunc_ln108_4_reg_4165 == 2'd2) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        p_ZL1P_1_0_2_address0_local = zext_ln108_4_fu_2691_p1;
    end else begin
        p_ZL1P_1_0_2_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln108_4_reg_4165_pp0_iter1_reg == 2'd3) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZL1P_1_0_2_address1_local = p_ZL1P_1_0_2_addr_6_reg_4998;
    end else if (((trunc_ln108_4_reg_4165_pp0_iter1_reg == 2'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZL1P_1_0_2_address1_local = p_ZL1P_1_0_2_addr_5_reg_4974;
    end else if (((trunc_ln108_4_reg_4165 == 2'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        p_ZL1P_1_0_2_address1_local = p_ZL1P_1_0_2_addr_4_reg_4513;
    end else if (((trunc_ln108_4_reg_4165 == 2'd2) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        p_ZL1P_1_0_2_address1_local = p_ZL1P_1_0_2_addr_reg_4489;
    end else begin
        p_ZL1P_1_0_2_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln108_4_reg_4165 == 2'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((trunc_ln108_4_reg_4165 == 2'd2) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((trunc_ln108_4_reg_4165 == 2'd3) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((trunc_ln108_4_reg_4165 == 2'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        p_ZL1P_1_0_2_ce0_local = 1'b1;
    end else begin
        p_ZL1P_1_0_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln108_4_reg_4165_pp0_iter1_reg == 2'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln108_4_reg_4165_pp0_iter1_reg == 2'd3) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln108_4_reg_4165 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_4_reg_4165 == 2'd2) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        p_ZL1P_1_0_2_ce1_local = 1'b1;
    end else begin
        p_ZL1P_1_0_2_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln108_4_reg_4165_pp0_iter1_reg == 2'd3) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZL1P_1_0_2_d1_local = reg_1968;
    end else if (((trunc_ln108_4_reg_4165_pp0_iter1_reg == 2'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZL1P_1_0_2_d1_local = reg_1944;
    end else if (((trunc_ln108_4_reg_4165 == 2'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        p_ZL1P_1_0_2_d1_local = reg_2016;
    end else if (((trunc_ln108_4_reg_4165 == 2'd2) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        p_ZL1P_1_0_2_d1_local = reg_1992;
    end else begin
        p_ZL1P_1_0_2_d1_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln108_4_reg_4165_pp0_iter1_reg == 2'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln108_4_reg_4165_pp0_iter1_reg == 2'd3) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln108_4_reg_4165 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_4_reg_4165 == 2'd2) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        p_ZL1P_1_0_2_we1_local = 1'b1;
    end else begin
        p_ZL1P_1_0_2_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln108_4_reg_4165 == 2'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_ZL1P_1_0_3_address0_local = zext_ln115_4_fu_3337_p1;
    end else if (((trunc_ln108_4_reg_4165 == 2'd1) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_ZL1P_1_0_3_address0_local = zext_ln114_4_fu_3330_p1;
    end else if (((trunc_ln108_4_reg_4165 == 2'd2) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        p_ZL1P_1_0_3_address0_local = zext_ln113_4_fu_2711_p1;
    end else if (((trunc_ln108_4_reg_4165 == 2'd3) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        p_ZL1P_1_0_3_address0_local = zext_ln108_4_fu_2691_p1;
    end else begin
        p_ZL1P_1_0_3_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln108_4_reg_4165_pp0_iter1_reg == 2'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZL1P_1_0_3_address1_local = p_ZL1P_1_0_3_addr_6_reg_5004;
    end else if (((trunc_ln108_4_reg_4165_pp0_iter1_reg == 2'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZL1P_1_0_3_address1_local = p_ZL1P_1_0_3_addr_5_reg_4980;
    end else if (((trunc_ln108_4_reg_4165 == 2'd3) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        p_ZL1P_1_0_3_address1_local = p_ZL1P_1_0_3_addr_reg_4495;
    end else if (((trunc_ln108_4_reg_4165 == 2'd2) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        p_ZL1P_1_0_3_address1_local = p_ZL1P_1_0_3_addr_4_reg_4519;
    end else begin
        p_ZL1P_1_0_3_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln108_4_reg_4165 == 2'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((trunc_ln108_4_reg_4165 == 2'd2) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((trunc_ln108_4_reg_4165 == 2'd3) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((trunc_ln108_4_reg_4165 == 2'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        p_ZL1P_1_0_3_ce0_local = 1'b1;
    end else begin
        p_ZL1P_1_0_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln108_4_reg_4165_pp0_iter1_reg == 2'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln108_4_reg_4165_pp0_iter1_reg == 2'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln108_4_reg_4165 == 2'd2) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_4_reg_4165 == 2'd3) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        p_ZL1P_1_0_3_ce1_local = 1'b1;
    end else begin
        p_ZL1P_1_0_3_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln108_4_reg_4165_pp0_iter1_reg == 2'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZL1P_1_0_3_d1_local = reg_1968;
    end else if (((trunc_ln108_4_reg_4165_pp0_iter1_reg == 2'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZL1P_1_0_3_d1_local = reg_1944;
    end else if (((trunc_ln108_4_reg_4165 == 2'd3) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        p_ZL1P_1_0_3_d1_local = reg_1992;
    end else if (((trunc_ln108_4_reg_4165 == 2'd2) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        p_ZL1P_1_0_3_d1_local = reg_2016;
    end else begin
        p_ZL1P_1_0_3_d1_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln108_4_reg_4165_pp0_iter1_reg == 2'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln108_4_reg_4165_pp0_iter1_reg == 2'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln108_4_reg_4165 == 2'd2) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_4_reg_4165 == 2'd3) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        p_ZL1P_1_0_3_we1_local = 1'b1;
    end else begin
        p_ZL1P_1_0_3_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln108_5_reg_4178 == 2'd3) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL1P_1_1_0_address0_local = zext_ln113_5_fu_3111_p1;
    end else if (((trunc_ln108_5_reg_4178 == 2'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL1P_1_1_0_address0_local = zext_ln108_5_fu_3104_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        p_ZL1P_1_1_0_address0_local = zext_ln115_5_fu_2498_p1;
    end else begin
        p_ZL1P_1_1_0_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln108_5_reg_4178_pp0_iter1_reg == 2'd3) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        p_ZL1P_1_1_0_address1_local = p_ZL1P_1_1_0_addr_4_reg_4762;
    end else if (((trunc_ln108_5_reg_4178_pp0_iter1_reg == 2'd0) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        p_ZL1P_1_1_0_address1_local = p_ZL1P_1_1_0_addr_reg_4738;
    end else if (((trunc_ln108_5_reg_4178 == 2'd1) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        p_ZL1P_1_1_0_address1_local = p_ZL1P_1_1_0_addr_6_reg_4216;
    end else if (((trunc_ln108_5_reg_4178 == 2'd2) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        p_ZL1P_1_1_0_address1_local = p_ZL1P_1_1_0_addr_5_reg_4196;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        p_ZL1P_1_1_0_address1_local = zext_ln114_5_fu_2476_p1;
    end else begin
        p_ZL1P_1_1_0_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_5_reg_4178 == 2'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln108_5_reg_4178 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZL1P_1_1_0_ce0_local = 1'b1;
    end else begin
        p_ZL1P_1_1_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_5_reg_4178_pp0_iter1_reg == 2'd3) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((trunc_ln108_5_reg_4178_pp0_iter1_reg == 2'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((trunc_ln108_5_reg_4178 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_5_reg_4178 == 2'd2) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        p_ZL1P_1_1_0_ce1_local = 1'b1;
    end else begin
        p_ZL1P_1_1_0_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_3100)) begin
            p_ZL1P_1_1_0_d1_local = reg_2016;
        end else if ((1'b1 == ap_condition_3096)) begin
            p_ZL1P_1_1_0_d1_local = reg_1992;
        end else if ((1'b1 == ap_condition_3092)) begin
            p_ZL1P_1_1_0_d1_local = sub59_1_1_reg_5194;
        end else if ((1'b1 == ap_condition_3088)) begin
            p_ZL1P_1_1_0_d1_local = sub47_1_1_reg_5186;
        end else begin
            p_ZL1P_1_1_0_d1_local = 'bx;
        end
    end else begin
        p_ZL1P_1_1_0_d1_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln108_5_reg_4178_pp0_iter1_reg == 2'd3) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((trunc_ln108_5_reg_4178_pp0_iter1_reg == 2'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((trunc_ln108_5_reg_4178 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_5_reg_4178 == 2'd2) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        p_ZL1P_1_1_0_we1_local = 1'b1;
    end else begin
        p_ZL1P_1_1_0_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln108_5_reg_4178 == 2'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL1P_1_1_1_address0_local = zext_ln113_5_fu_3111_p1;
    end else if (((trunc_ln108_5_reg_4178 == 2'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL1P_1_1_1_address0_local = zext_ln108_5_fu_3104_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        p_ZL1P_1_1_1_address0_local = zext_ln115_5_fu_2498_p1;
    end else begin
        p_ZL1P_1_1_1_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln108_5_reg_4178_pp0_iter1_reg == 2'd0) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        p_ZL1P_1_1_1_address1_local = p_ZL1P_1_1_1_addr_4_reg_4768;
    end else if (((trunc_ln108_5_reg_4178_pp0_iter1_reg == 2'd1) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        p_ZL1P_1_1_1_address1_local = p_ZL1P_1_1_1_addr_reg_4744;
    end else if (((trunc_ln108_5_reg_4178 == 2'd3) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        p_ZL1P_1_1_1_address1_local = p_ZL1P_1_1_1_addr_5_reg_4201;
    end else if (((trunc_ln108_5_reg_4178 == 2'd2) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        p_ZL1P_1_1_1_address1_local = p_ZL1P_1_1_1_addr_6_reg_4222;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        p_ZL1P_1_1_1_address1_local = zext_ln114_5_fu_2476_p1;
    end else begin
        p_ZL1P_1_1_1_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_5_reg_4178 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln108_5_reg_4178 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZL1P_1_1_1_ce0_local = 1'b1;
    end else begin
        p_ZL1P_1_1_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_5_reg_4178_pp0_iter1_reg == 2'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((trunc_ln108_5_reg_4178_pp0_iter1_reg == 2'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((trunc_ln108_5_reg_4178 == 2'd2) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_5_reg_4178 == 2'd3) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        p_ZL1P_1_1_1_ce1_local = 1'b1;
    end else begin
        p_ZL1P_1_1_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_3096)) begin
            p_ZL1P_1_1_1_d1_local = reg_2016;
        end else if ((1'b1 == ap_condition_3108)) begin
            p_ZL1P_1_1_1_d1_local = reg_1992;
        end else if ((1'b1 == ap_condition_3104)) begin
            p_ZL1P_1_1_1_d1_local = sub47_1_1_reg_5186;
        end else if ((1'b1 == ap_condition_3088)) begin
            p_ZL1P_1_1_1_d1_local = sub59_1_1_reg_5194;
        end else begin
            p_ZL1P_1_1_1_d1_local = 'bx;
        end
    end else begin
        p_ZL1P_1_1_1_d1_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln108_5_reg_4178_pp0_iter1_reg == 2'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((trunc_ln108_5_reg_4178_pp0_iter1_reg == 2'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((trunc_ln108_5_reg_4178 == 2'd2) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_5_reg_4178 == 2'd3) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        p_ZL1P_1_1_1_we1_local = 1'b1;
    end else begin
        p_ZL1P_1_1_1_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln108_5_reg_4178 == 2'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL1P_1_1_2_address0_local = zext_ln113_5_fu_3111_p1;
    end else if (((trunc_ln108_5_reg_4178 == 2'd2) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL1P_1_1_2_address0_local = zext_ln108_5_fu_3104_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        p_ZL1P_1_1_2_address0_local = zext_ln115_5_fu_2498_p1;
    end else begin
        p_ZL1P_1_1_2_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln108_5_reg_4178_pp0_iter1_reg == 2'd1) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        p_ZL1P_1_1_2_address1_local = p_ZL1P_1_1_2_addr_4_reg_4774;
    end else if (((trunc_ln108_5_reg_4178_pp0_iter1_reg == 2'd2) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        p_ZL1P_1_1_2_address1_local = p_ZL1P_1_1_2_addr_reg_4750;
    end else if (((trunc_ln108_5_reg_4178 == 2'd3) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        p_ZL1P_1_1_2_address1_local = p_ZL1P_1_1_2_addr_6_reg_4228;
    end else if (((trunc_ln108_5_reg_4178 == 2'd0) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        p_ZL1P_1_1_2_address1_local = p_ZL1P_1_1_2_addr_5_reg_4206;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        p_ZL1P_1_1_2_address1_local = zext_ln114_5_fu_2476_p1;
    end else begin
        p_ZL1P_1_1_2_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_5_reg_4178 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln108_5_reg_4178 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZL1P_1_1_2_ce0_local = 1'b1;
    end else begin
        p_ZL1P_1_1_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_5_reg_4178_pp0_iter1_reg == 2'd2) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((trunc_ln108_5_reg_4178_pp0_iter1_reg == 2'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((trunc_ln108_5_reg_4178 == 2'd3) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_5_reg_4178 == 2'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        p_ZL1P_1_1_2_ce1_local = 1'b1;
    end else begin
        p_ZL1P_1_1_2_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_3108)) begin
            p_ZL1P_1_1_2_d1_local = reg_2016;
        end else if ((1'b1 == ap_condition_3116)) begin
            p_ZL1P_1_1_2_d1_local = reg_1992;
        end else if ((1'b1 == ap_condition_3104)) begin
            p_ZL1P_1_1_2_d1_local = sub59_1_1_reg_5194;
        end else if ((1'b1 == ap_condition_3112)) begin
            p_ZL1P_1_1_2_d1_local = sub47_1_1_reg_5186;
        end else begin
            p_ZL1P_1_1_2_d1_local = 'bx;
        end
    end else begin
        p_ZL1P_1_1_2_d1_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln108_5_reg_4178_pp0_iter1_reg == 2'd2) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((trunc_ln108_5_reg_4178_pp0_iter1_reg == 2'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((trunc_ln108_5_reg_4178 == 2'd3) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_5_reg_4178 == 2'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        p_ZL1P_1_1_2_we1_local = 1'b1;
    end else begin
        p_ZL1P_1_1_2_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln108_5_reg_4178 == 2'd2) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL1P_1_1_3_address0_local = zext_ln113_5_fu_3111_p1;
    end else if (((trunc_ln108_5_reg_4178 == 2'd3) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL1P_1_1_3_address0_local = zext_ln108_5_fu_3104_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        p_ZL1P_1_1_3_address0_local = zext_ln115_5_fu_2498_p1;
    end else begin
        p_ZL1P_1_1_3_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln108_5_reg_4178_pp0_iter1_reg == 2'd3) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        p_ZL1P_1_1_3_address1_local = p_ZL1P_1_1_3_addr_reg_4756;
    end else if (((trunc_ln108_5_reg_4178_pp0_iter1_reg == 2'd2) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        p_ZL1P_1_1_3_address1_local = p_ZL1P_1_1_3_addr_4_reg_4780;
    end else if (((trunc_ln108_5_reg_4178 == 2'd0) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        p_ZL1P_1_1_3_address1_local = p_ZL1P_1_1_3_addr_6_reg_4234;
    end else if (((trunc_ln108_5_reg_4178 == 2'd1) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        p_ZL1P_1_1_3_address1_local = p_ZL1P_1_1_3_addr_5_reg_4211;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        p_ZL1P_1_1_3_address1_local = zext_ln114_5_fu_2476_p1;
    end else begin
        p_ZL1P_1_1_3_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_5_reg_4178 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln108_5_reg_4178 == 2'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZL1P_1_1_3_ce0_local = 1'b1;
    end else begin
        p_ZL1P_1_1_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_5_reg_4178_pp0_iter1_reg == 2'd2) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((trunc_ln108_5_reg_4178_pp0_iter1_reg == 2'd3) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((trunc_ln108_5_reg_4178 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_5_reg_4178 == 2'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        p_ZL1P_1_1_3_ce1_local = 1'b1;
    end else begin
        p_ZL1P_1_1_3_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_3100)) begin
            p_ZL1P_1_1_3_d1_local = reg_1992;
        end else if ((1'b1 == ap_condition_3116)) begin
            p_ZL1P_1_1_3_d1_local = reg_2016;
        end else if ((1'b1 == ap_condition_3112)) begin
            p_ZL1P_1_1_3_d1_local = sub59_1_1_reg_5194;
        end else if ((1'b1 == ap_condition_3092)) begin
            p_ZL1P_1_1_3_d1_local = sub47_1_1_reg_5186;
        end else begin
            p_ZL1P_1_1_3_d1_local = 'bx;
        end
    end else begin
        p_ZL1P_1_1_3_d1_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln108_5_reg_4178_pp0_iter1_reg == 2'd2) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((trunc_ln108_5_reg_4178_pp0_iter1_reg == 2'd3) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((trunc_ln108_5_reg_4178 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_5_reg_4178 == 2'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        p_ZL1P_1_1_3_we1_local = 1'b1;
    end else begin
        p_ZL1P_1_1_3_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln108_6_reg_4240 == 2'd3) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZL1P_1_2_0_address0_local = zext_ln113_6_fu_3231_p1;
    end else if (((trunc_ln108_6_reg_4240 == 2'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZL1P_1_2_0_address0_local = zext_ln108_6_fu_3224_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        p_ZL1P_1_2_0_address0_local = zext_ln115_6_fu_2572_p1;
    end else begin
        p_ZL1P_1_2_0_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln108_6_reg_4240_pp0_iter1_reg == 2'd3) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL1P_1_2_0_address1_local = p_ZL1P_1_2_0_addr_4_reg_4898;
    end else if (((trunc_ln108_6_reg_4240_pp0_iter1_reg == 2'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL1P_1_2_0_address1_local = p_ZL1P_1_2_0_addr_reg_4874;
    end else if (((trunc_ln108_6_reg_4240 == 2'd1) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        p_ZL1P_1_2_0_address1_local = p_ZL1P_1_2_0_addr_6_reg_4278;
    end else if (((trunc_ln108_6_reg_4240 == 2'd2) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        p_ZL1P_1_2_0_address1_local = p_ZL1P_1_2_0_addr_5_reg_4258;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        p_ZL1P_1_2_0_address1_local = zext_ln114_6_fu_2550_p1;
    end else begin
        p_ZL1P_1_2_0_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_6_reg_4240 == 2'd3) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln108_6_reg_4240 == 2'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        p_ZL1P_1_2_0_ce0_local = 1'b1;
    end else begin
        p_ZL1P_1_2_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_6_reg_4240_pp0_iter1_reg == 2'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln108_6_reg_4240_pp0_iter1_reg == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln108_6_reg_4240 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_6_reg_4240 == 2'd2) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        p_ZL1P_1_2_0_ce1_local = 1'b1;
    end else begin
        p_ZL1P_1_2_0_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln108_6_reg_4240_pp0_iter1_reg == 2'd3) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL1P_1_2_0_d1_local = reg_2016;
    end else if (((trunc_ln108_6_reg_4240_pp0_iter1_reg == 2'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL1P_1_2_0_d1_local = reg_1992;
    end else if (((trunc_ln108_6_reg_4240 == 2'd1) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        p_ZL1P_1_2_0_d1_local = sub59_1_2_reg_5210;
    end else if (((trunc_ln108_6_reg_4240 == 2'd2) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        p_ZL1P_1_2_0_d1_local = sub47_1_2_reg_5202;
    end else begin
        p_ZL1P_1_2_0_d1_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln108_6_reg_4240_pp0_iter1_reg == 2'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln108_6_reg_4240_pp0_iter1_reg == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln108_6_reg_4240 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_6_reg_4240 == 2'd2) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        p_ZL1P_1_2_0_we1_local = 1'b1;
    end else begin
        p_ZL1P_1_2_0_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln108_6_reg_4240 == 2'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZL1P_1_2_1_address0_local = zext_ln113_6_fu_3231_p1;
    end else if (((trunc_ln108_6_reg_4240 == 2'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZL1P_1_2_1_address0_local = zext_ln108_6_fu_3224_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        p_ZL1P_1_2_1_address0_local = zext_ln115_6_fu_2572_p1;
    end else begin
        p_ZL1P_1_2_1_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln108_6_reg_4240_pp0_iter1_reg == 2'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL1P_1_2_1_address1_local = p_ZL1P_1_2_1_addr_4_reg_4904;
    end else if (((trunc_ln108_6_reg_4240_pp0_iter1_reg == 2'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL1P_1_2_1_address1_local = p_ZL1P_1_2_1_addr_reg_4880;
    end else if (((trunc_ln108_6_reg_4240 == 2'd3) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        p_ZL1P_1_2_1_address1_local = p_ZL1P_1_2_1_addr_5_reg_4263;
    end else if (((trunc_ln108_6_reg_4240 == 2'd2) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        p_ZL1P_1_2_1_address1_local = p_ZL1P_1_2_1_addr_6_reg_4284;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        p_ZL1P_1_2_1_address1_local = zext_ln114_6_fu_2550_p1;
    end else begin
        p_ZL1P_1_2_1_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_6_reg_4240 == 2'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln108_6_reg_4240 == 2'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        p_ZL1P_1_2_1_ce0_local = 1'b1;
    end else begin
        p_ZL1P_1_2_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_6_reg_4240_pp0_iter1_reg == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln108_6_reg_4240_pp0_iter1_reg == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln108_6_reg_4240 == 2'd2) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_6_reg_4240 == 2'd3) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        p_ZL1P_1_2_1_ce1_local = 1'b1;
    end else begin
        p_ZL1P_1_2_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln108_6_reg_4240_pp0_iter1_reg == 2'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL1P_1_2_1_d1_local = reg_2016;
    end else if (((trunc_ln108_6_reg_4240_pp0_iter1_reg == 2'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL1P_1_2_1_d1_local = reg_1992;
    end else if (((trunc_ln108_6_reg_4240 == 2'd3) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        p_ZL1P_1_2_1_d1_local = sub47_1_2_reg_5202;
    end else if (((trunc_ln108_6_reg_4240 == 2'd2) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        p_ZL1P_1_2_1_d1_local = sub59_1_2_reg_5210;
    end else begin
        p_ZL1P_1_2_1_d1_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln108_6_reg_4240_pp0_iter1_reg == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln108_6_reg_4240_pp0_iter1_reg == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln108_6_reg_4240 == 2'd2) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_6_reg_4240 == 2'd3) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        p_ZL1P_1_2_1_we1_local = 1'b1;
    end else begin
        p_ZL1P_1_2_1_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln108_6_reg_4240 == 2'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZL1P_1_2_2_address0_local = zext_ln113_6_fu_3231_p1;
    end else if (((trunc_ln108_6_reg_4240 == 2'd2) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZL1P_1_2_2_address0_local = zext_ln108_6_fu_3224_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        p_ZL1P_1_2_2_address0_local = zext_ln115_6_fu_2572_p1;
    end else begin
        p_ZL1P_1_2_2_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln108_6_reg_4240_pp0_iter1_reg == 2'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL1P_1_2_2_address1_local = p_ZL1P_1_2_2_addr_4_reg_4910;
    end else if (((trunc_ln108_6_reg_4240_pp0_iter1_reg == 2'd2) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL1P_1_2_2_address1_local = p_ZL1P_1_2_2_addr_reg_4886;
    end else if (((trunc_ln108_6_reg_4240 == 2'd3) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        p_ZL1P_1_2_2_address1_local = p_ZL1P_1_2_2_addr_6_reg_4290;
    end else if (((trunc_ln108_6_reg_4240 == 2'd0) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        p_ZL1P_1_2_2_address1_local = p_ZL1P_1_2_2_addr_5_reg_4268;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        p_ZL1P_1_2_2_address1_local = zext_ln114_6_fu_2550_p1;
    end else begin
        p_ZL1P_1_2_2_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_6_reg_4240 == 2'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln108_6_reg_4240 == 2'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        p_ZL1P_1_2_2_ce0_local = 1'b1;
    end else begin
        p_ZL1P_1_2_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_6_reg_4240_pp0_iter1_reg == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln108_6_reg_4240_pp0_iter1_reg == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln108_6_reg_4240 == 2'd3) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_6_reg_4240 == 2'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        p_ZL1P_1_2_2_ce1_local = 1'b1;
    end else begin
        p_ZL1P_1_2_2_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln108_6_reg_4240_pp0_iter1_reg == 2'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL1P_1_2_2_d1_local = reg_2016;
    end else if (((trunc_ln108_6_reg_4240_pp0_iter1_reg == 2'd2) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL1P_1_2_2_d1_local = reg_1992;
    end else if (((trunc_ln108_6_reg_4240 == 2'd3) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        p_ZL1P_1_2_2_d1_local = sub59_1_2_reg_5210;
    end else if (((trunc_ln108_6_reg_4240 == 2'd0) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        p_ZL1P_1_2_2_d1_local = sub47_1_2_reg_5202;
    end else begin
        p_ZL1P_1_2_2_d1_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln108_6_reg_4240_pp0_iter1_reg == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln108_6_reg_4240_pp0_iter1_reg == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln108_6_reg_4240 == 2'd3) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_6_reg_4240 == 2'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        p_ZL1P_1_2_2_we1_local = 1'b1;
    end else begin
        p_ZL1P_1_2_2_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln108_6_reg_4240 == 2'd2) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZL1P_1_2_3_address0_local = zext_ln113_6_fu_3231_p1;
    end else if (((trunc_ln108_6_reg_4240 == 2'd3) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZL1P_1_2_3_address0_local = zext_ln108_6_fu_3224_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        p_ZL1P_1_2_3_address0_local = zext_ln115_6_fu_2572_p1;
    end else begin
        p_ZL1P_1_2_3_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln108_6_reg_4240_pp0_iter1_reg == 2'd3) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL1P_1_2_3_address1_local = p_ZL1P_1_2_3_addr_reg_4892;
    end else if (((trunc_ln108_6_reg_4240_pp0_iter1_reg == 2'd2) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL1P_1_2_3_address1_local = p_ZL1P_1_2_3_addr_4_reg_4916;
    end else if (((trunc_ln108_6_reg_4240 == 2'd0) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        p_ZL1P_1_2_3_address1_local = p_ZL1P_1_2_3_addr_6_reg_4296;
    end else if (((trunc_ln108_6_reg_4240 == 2'd1) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        p_ZL1P_1_2_3_address1_local = p_ZL1P_1_2_3_addr_5_reg_4273;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        p_ZL1P_1_2_3_address1_local = zext_ln114_6_fu_2550_p1;
    end else begin
        p_ZL1P_1_2_3_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_6_reg_4240 == 2'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln108_6_reg_4240 == 2'd3) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        p_ZL1P_1_2_3_ce0_local = 1'b1;
    end else begin
        p_ZL1P_1_2_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_6_reg_4240_pp0_iter1_reg == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln108_6_reg_4240_pp0_iter1_reg == 2'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln108_6_reg_4240 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_6_reg_4240 == 2'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        p_ZL1P_1_2_3_ce1_local = 1'b1;
    end else begin
        p_ZL1P_1_2_3_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln108_6_reg_4240_pp0_iter1_reg == 2'd3) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL1P_1_2_3_d1_local = reg_1992;
    end else if (((trunc_ln108_6_reg_4240_pp0_iter1_reg == 2'd2) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL1P_1_2_3_d1_local = reg_2016;
    end else if (((trunc_ln108_6_reg_4240 == 2'd0) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        p_ZL1P_1_2_3_d1_local = sub59_1_2_reg_5210;
    end else if (((trunc_ln108_6_reg_4240 == 2'd1) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        p_ZL1P_1_2_3_d1_local = sub47_1_2_reg_5202;
    end else begin
        p_ZL1P_1_2_3_d1_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln108_6_reg_4240_pp0_iter1_reg == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln108_6_reg_4240_pp0_iter1_reg == 2'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln108_6_reg_4240 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_6_reg_4240 == 2'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        p_ZL1P_1_2_3_we1_local = 1'b1;
    end else begin
        p_ZL1P_1_2_3_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln108_7_reg_4302 == 2'd3) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_ZL1P_1_3_0_address0_local = zext_ln113_7_fu_3351_p1;
    end else if (((trunc_ln108_7_reg_4302 == 2'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_ZL1P_1_3_0_address0_local = zext_ln108_7_fu_3344_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        p_ZL1P_1_3_0_address0_local = zext_ln115_7_fu_2646_p1;
    end else begin
        p_ZL1P_1_3_0_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln108_7_reg_4302_pp0_iter1_reg == 2'd3) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZL1P_1_3_0_address1_local = p_ZL1P_1_3_0_addr_4_reg_5054;
    end else if (((trunc_ln108_7_reg_4302_pp0_iter1_reg == 2'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZL1P_1_3_0_address1_local = p_ZL1P_1_3_0_addr_reg_5030;
    end else if (((trunc_ln108_7_reg_4302 == 2'd1) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        p_ZL1P_1_3_0_address1_local = p_ZL1P_1_3_0_addr_6_reg_4380;
    end else if (((trunc_ln108_7_reg_4302 == 2'd2) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        p_ZL1P_1_3_0_address1_local = p_ZL1P_1_3_0_addr_5_reg_4360;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        p_ZL1P_1_3_0_address1_local = zext_ln114_7_fu_2624_p1;
    end else begin
        p_ZL1P_1_3_0_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_7_reg_4302 == 2'd3) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((trunc_ln108_7_reg_4302 == 2'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        p_ZL1P_1_3_0_ce0_local = 1'b1;
    end else begin
        p_ZL1P_1_3_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_7_reg_4302_pp0_iter1_reg == 2'd3) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln108_7_reg_4302_pp0_iter1_reg == 2'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln108_7_reg_4302 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_7_reg_4302 == 2'd2) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        p_ZL1P_1_3_0_ce1_local = 1'b1;
    end else begin
        p_ZL1P_1_3_0_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln108_7_reg_4302_pp0_iter1_reg == 2'd3) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZL1P_1_3_0_d1_local = reg_2016;
    end else if (((trunc_ln108_7_reg_4302_pp0_iter1_reg == 2'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZL1P_1_3_0_d1_local = reg_1992;
    end else if (((trunc_ln108_7_reg_4302 == 2'd1) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        p_ZL1P_1_3_0_d1_local = sub59_1_3_reg_5226;
    end else if (((trunc_ln108_7_reg_4302 == 2'd2) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        p_ZL1P_1_3_0_d1_local = sub47_1_3_reg_5218;
    end else begin
        p_ZL1P_1_3_0_d1_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln108_7_reg_4302_pp0_iter1_reg == 2'd3) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln108_7_reg_4302_pp0_iter1_reg == 2'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln108_7_reg_4302 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_7_reg_4302 == 2'd2) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        p_ZL1P_1_3_0_we1_local = 1'b1;
    end else begin
        p_ZL1P_1_3_0_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln108_7_reg_4302 == 2'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_ZL1P_1_3_1_address0_local = zext_ln113_7_fu_3351_p1;
    end else if (((trunc_ln108_7_reg_4302 == 2'd1) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_ZL1P_1_3_1_address0_local = zext_ln108_7_fu_3344_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        p_ZL1P_1_3_1_address0_local = zext_ln115_7_fu_2646_p1;
    end else begin
        p_ZL1P_1_3_1_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln108_7_reg_4302_pp0_iter1_reg == 2'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZL1P_1_3_1_address1_local = p_ZL1P_1_3_1_addr_4_reg_5060;
    end else if (((trunc_ln108_7_reg_4302_pp0_iter1_reg == 2'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZL1P_1_3_1_address1_local = p_ZL1P_1_3_1_addr_reg_5036;
    end else if (((trunc_ln108_7_reg_4302 == 2'd3) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        p_ZL1P_1_3_1_address1_local = p_ZL1P_1_3_1_addr_5_reg_4365;
    end else if (((trunc_ln108_7_reg_4302 == 2'd2) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        p_ZL1P_1_3_1_address1_local = p_ZL1P_1_3_1_addr_6_reg_4386;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        p_ZL1P_1_3_1_address1_local = zext_ln114_7_fu_2624_p1;
    end else begin
        p_ZL1P_1_3_1_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_7_reg_4302 == 2'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((trunc_ln108_7_reg_4302 == 2'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        p_ZL1P_1_3_1_ce0_local = 1'b1;
    end else begin
        p_ZL1P_1_3_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_7_reg_4302_pp0_iter1_reg == 2'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln108_7_reg_4302_pp0_iter1_reg == 2'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln108_7_reg_4302 == 2'd2) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_7_reg_4302 == 2'd3) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        p_ZL1P_1_3_1_ce1_local = 1'b1;
    end else begin
        p_ZL1P_1_3_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln108_7_reg_4302_pp0_iter1_reg == 2'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZL1P_1_3_1_d1_local = reg_2016;
    end else if (((trunc_ln108_7_reg_4302_pp0_iter1_reg == 2'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZL1P_1_3_1_d1_local = reg_1992;
    end else if (((trunc_ln108_7_reg_4302 == 2'd3) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        p_ZL1P_1_3_1_d1_local = sub47_1_3_reg_5218;
    end else if (((trunc_ln108_7_reg_4302 == 2'd2) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        p_ZL1P_1_3_1_d1_local = sub59_1_3_reg_5226;
    end else begin
        p_ZL1P_1_3_1_d1_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln108_7_reg_4302_pp0_iter1_reg == 2'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln108_7_reg_4302_pp0_iter1_reg == 2'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln108_7_reg_4302 == 2'd2) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_7_reg_4302 == 2'd3) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        p_ZL1P_1_3_1_we1_local = 1'b1;
    end else begin
        p_ZL1P_1_3_1_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln108_7_reg_4302 == 2'd1) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_ZL1P_1_3_2_address0_local = zext_ln113_7_fu_3351_p1;
    end else if (((trunc_ln108_7_reg_4302 == 2'd2) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_ZL1P_1_3_2_address0_local = zext_ln108_7_fu_3344_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        p_ZL1P_1_3_2_address0_local = zext_ln115_7_fu_2646_p1;
    end else begin
        p_ZL1P_1_3_2_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln108_7_reg_4302_pp0_iter1_reg == 2'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZL1P_1_3_2_address1_local = p_ZL1P_1_3_2_addr_4_reg_5066;
    end else if (((trunc_ln108_7_reg_4302_pp0_iter1_reg == 2'd2) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZL1P_1_3_2_address1_local = p_ZL1P_1_3_2_addr_reg_5042;
    end else if (((trunc_ln108_7_reg_4302 == 2'd3) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        p_ZL1P_1_3_2_address1_local = p_ZL1P_1_3_2_addr_6_reg_4392;
    end else if (((trunc_ln108_7_reg_4302 == 2'd0) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        p_ZL1P_1_3_2_address1_local = p_ZL1P_1_3_2_addr_5_reg_4370;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        p_ZL1P_1_3_2_address1_local = zext_ln114_7_fu_2624_p1;
    end else begin
        p_ZL1P_1_3_2_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_7_reg_4302 == 2'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((trunc_ln108_7_reg_4302 == 2'd2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        p_ZL1P_1_3_2_ce0_local = 1'b1;
    end else begin
        p_ZL1P_1_3_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_7_reg_4302_pp0_iter1_reg == 2'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln108_7_reg_4302_pp0_iter1_reg == 2'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln108_7_reg_4302 == 2'd3) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_7_reg_4302 == 2'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        p_ZL1P_1_3_2_ce1_local = 1'b1;
    end else begin
        p_ZL1P_1_3_2_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln108_7_reg_4302_pp0_iter1_reg == 2'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZL1P_1_3_2_d1_local = reg_2016;
    end else if (((trunc_ln108_7_reg_4302_pp0_iter1_reg == 2'd2) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZL1P_1_3_2_d1_local = reg_1992;
    end else if (((trunc_ln108_7_reg_4302 == 2'd3) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        p_ZL1P_1_3_2_d1_local = sub59_1_3_reg_5226;
    end else if (((trunc_ln108_7_reg_4302 == 2'd0) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        p_ZL1P_1_3_2_d1_local = sub47_1_3_reg_5218;
    end else begin
        p_ZL1P_1_3_2_d1_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln108_7_reg_4302_pp0_iter1_reg == 2'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln108_7_reg_4302_pp0_iter1_reg == 2'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln108_7_reg_4302 == 2'd3) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_7_reg_4302 == 2'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        p_ZL1P_1_3_2_we1_local = 1'b1;
    end else begin
        p_ZL1P_1_3_2_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln108_7_reg_4302 == 2'd2) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_ZL1P_1_3_3_address0_local = zext_ln113_7_fu_3351_p1;
    end else if (((trunc_ln108_7_reg_4302 == 2'd3) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_ZL1P_1_3_3_address0_local = zext_ln108_7_fu_3344_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        p_ZL1P_1_3_3_address0_local = zext_ln115_7_fu_2646_p1;
    end else begin
        p_ZL1P_1_3_3_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln108_7_reg_4302_pp0_iter1_reg == 2'd3) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZL1P_1_3_3_address1_local = p_ZL1P_1_3_3_addr_reg_5048;
    end else if (((trunc_ln108_7_reg_4302_pp0_iter1_reg == 2'd2) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZL1P_1_3_3_address1_local = p_ZL1P_1_3_3_addr_4_reg_5072;
    end else if (((trunc_ln108_7_reg_4302 == 2'd0) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        p_ZL1P_1_3_3_address1_local = p_ZL1P_1_3_3_addr_6_reg_4398;
    end else if (((trunc_ln108_7_reg_4302 == 2'd1) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        p_ZL1P_1_3_3_address1_local = p_ZL1P_1_3_3_addr_5_reg_4375;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        p_ZL1P_1_3_3_address1_local = zext_ln114_7_fu_2624_p1;
    end else begin
        p_ZL1P_1_3_3_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_7_reg_4302 == 2'd2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((trunc_ln108_7_reg_4302 == 2'd3) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        p_ZL1P_1_3_3_ce0_local = 1'b1;
    end else begin
        p_ZL1P_1_3_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((trunc_ln108_7_reg_4302_pp0_iter1_reg == 2'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln108_7_reg_4302_pp0_iter1_reg == 2'd3) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln108_7_reg_4302 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_7_reg_4302 == 2'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        p_ZL1P_1_3_3_ce1_local = 1'b1;
    end else begin
        p_ZL1P_1_3_3_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln108_7_reg_4302_pp0_iter1_reg == 2'd3) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZL1P_1_3_3_d1_local = reg_1992;
    end else if (((trunc_ln108_7_reg_4302_pp0_iter1_reg == 2'd2) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZL1P_1_3_3_d1_local = reg_2016;
    end else if (((trunc_ln108_7_reg_4302 == 2'd0) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        p_ZL1P_1_3_3_d1_local = sub59_1_3_reg_5226;
    end else if (((trunc_ln108_7_reg_4302 == 2'd1) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        p_ZL1P_1_3_3_d1_local = sub47_1_3_reg_5218;
    end else begin
        p_ZL1P_1_3_3_d1_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln108_7_reg_4302_pp0_iter1_reg == 2'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln108_7_reg_4302_pp0_iter1_reg == 2'd3) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln108_7_reg_4302 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln108_7_reg_4302 == 2'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        p_ZL1P_1_3_3_we1_local = 1'b1;
    end else begin
        p_ZL1P_1_3_3_we1_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_idle_pp0_1to2 == 1'b1) & (ap_start == 1'b0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_reset_idle_pp0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign LUT_B0_address0 = LUT_B0_address0_local;

assign LUT_B0_ce0 = LUT_B0_ce0_local;

assign LUT_B1_address0 = LUT_B1_address0_local;

assign LUT_B1_ce0 = LUT_B1_ce0_local;

assign LUT_B2_address0 = LUT_B2_address0_local;

assign LUT_B2_ce0 = LUT_B2_ce0_local;

assign LUT_B3_address0 = LUT_B3_address0_local;

assign LUT_B3_ce0 = LUT_B3_ce0_local;

assign add_ln113_1_fu_2261_p2 = (k_8_reg_3788 + 3'd1);

assign add_ln113_2_fu_2315_p2 = (k_9_reg_3808 + 3'd1);

assign add_ln113_3_fu_2369_p2 = (k_10_reg_3828 + 3'd1);

assign add_ln113_4_fu_2698_p2 = (k_11_reg_4158 + 3'd1);

assign add_ln113_5_fu_2448_p2 = (eclair_float_const_float_float_const_ap_uint_2_C_k_1_1 + 3'd1);

assign add_ln113_6_fu_2522_p2 = (eclair_float_const_float_float_const_ap_uint_2_C_k_1_2 + 3'd1);

assign add_ln113_7_fu_2596_p2 = (eclair_float_const_float_float_const_ap_uint_2_C_k_1_3 + 3'd1);

assign add_ln113_fu_2191_p2 = (k_reg_3768 + 3'd1);

assign add_ln114_1_fu_2282_p2 = (k_8_reg_3788 + 3'd2);

assign add_ln114_2_fu_2336_p2 = (k_9_reg_3808 + 3'd2);

assign add_ln114_3_fu_2390_p2 = (k_10_reg_3828 + 3'd2);

assign add_ln114_4_fu_2719_p2 = (k_11_reg_4158 + 3'd2);

assign add_ln114_5_fu_2462_p2 = (eclair_float_const_float_float_const_ap_uint_2_C_k_1_1 + 3'd2);

assign add_ln114_6_fu_2536_p2 = (eclair_float_const_float_float_const_ap_uint_2_C_k_1_2 + 3'd2);

assign add_ln114_7_fu_2610_p2 = (eclair_float_const_float_float_const_ap_uint_2_C_k_1_3 + 3'd2);

assign add_ln114_fu_2212_p2 = (k_reg_3768 + 3'd2);

assign add_ln115_1_fu_2295_p2 = (k_8_reg_3788 + 3'd3);

assign add_ln115_2_fu_2349_p2 = (k_9_reg_3808 + 3'd3);

assign add_ln115_3_fu_2403_p2 = (k_10_reg_3828 + 3'd3);

assign add_ln115_4_fu_2732_p2 = (k_11_reg_4158 + 3'd3);

assign add_ln115_5_fu_2484_p2 = (eclair_float_const_float_float_const_ap_uint_2_C_k_1_1 + 3'd3);

assign add_ln115_6_fu_2558_p2 = (eclair_float_const_float_float_const_ap_uint_2_C_k_1_2 + 3'd3);

assign add_ln115_7_fu_2632_p2 = (eclair_float_const_float_float_const_ap_uint_2_C_k_1_3 + 3'd3);

assign add_ln115_fu_2233_p2 = (k_reg_3768 + 3'd3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1150 = ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6));
end

always @ (*) begin
    ap_condition_1241 = ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_condition_2992 = ((trunc_ln108_1_reg_3795 == 2'd0) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6));
end

always @ (*) begin
    ap_condition_2996 = ((trunc_ln108_1_reg_3795 == 2'd3) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6));
end

always @ (*) begin
    ap_condition_3000 = ((trunc_ln108_1_reg_3795 == 2'd2) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

always @ (*) begin
    ap_condition_3004 = ((trunc_ln108_1_reg_3795 == 2'd1) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

always @ (*) begin
    ap_condition_3008 = ((trunc_ln108_1_reg_3795 == 2'd0) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_condition_3012 = ((trunc_ln108_1_reg_3795 == 2'd3) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_condition_3016 = ((trunc_ln108_1_reg_3795_pp0_iter1_reg == 2'd2) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6));
end

always @ (*) begin
    ap_condition_3020 = ((trunc_ln108_1_reg_3795_pp0_iter1_reg == 2'd1) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6));
end

always @ (*) begin
    ap_condition_3024 = ((trunc_ln108_1_reg_3795 == 2'd1) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6));
end

always @ (*) begin
    ap_condition_3028 = ((trunc_ln108_1_reg_3795 == 2'd3) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

always @ (*) begin
    ap_condition_3032 = ((trunc_ln108_1_reg_3795 == 2'd1) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_condition_3036 = ((trunc_ln108_1_reg_3795_pp0_iter1_reg == 2'd3) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6));
end

always @ (*) begin
    ap_condition_3040 = ((trunc_ln108_1_reg_3795 == 2'd2) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6));
end

always @ (*) begin
    ap_condition_3044 = ((trunc_ln108_1_reg_3795 == 2'd0) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

always @ (*) begin
    ap_condition_3048 = ((trunc_ln108_1_reg_3795 == 2'd2) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_condition_3052 = ((trunc_ln108_1_reg_3795_pp0_iter1_reg == 2'd0) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6));
end

always @ (*) begin
    ap_condition_3056 = ((trunc_ln108_2_reg_3815 == 2'd0) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_condition_3060 = ((trunc_ln108_2_reg_3815 == 2'd3) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_condition_3064 = ((trunc_ln108_2_reg_3815_pp0_iter1_reg == 2'd2) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

always @ (*) begin
    ap_condition_3068 = ((trunc_ln108_2_reg_3815_pp0_iter1_reg == 2'd1) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

always @ (*) begin
    ap_condition_3072 = ((trunc_ln108_2_reg_3815 == 2'd1) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_condition_3076 = ((trunc_ln108_2_reg_3815_pp0_iter1_reg == 2'd3) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

always @ (*) begin
    ap_condition_3080 = ((trunc_ln108_2_reg_3815 == 2'd2) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_condition_3084 = ((trunc_ln108_2_reg_3815_pp0_iter1_reg == 2'd0) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

always @ (*) begin
    ap_condition_3088 = ((trunc_ln108_5_reg_4178 == 2'd2) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_condition_3092 = ((trunc_ln108_5_reg_4178 == 2'd1) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_condition_3096 = ((trunc_ln108_5_reg_4178_pp0_iter1_reg == 2'd0) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

always @ (*) begin
    ap_condition_3100 = ((trunc_ln108_5_reg_4178_pp0_iter1_reg == 2'd3) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

always @ (*) begin
    ap_condition_3104 = ((trunc_ln108_5_reg_4178 == 2'd3) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_condition_3108 = ((trunc_ln108_5_reg_4178_pp0_iter1_reg == 2'd1) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

always @ (*) begin
    ap_condition_3112 = ((trunc_ln108_5_reg_4178 == 2'd0) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_condition_3116 = ((trunc_ln108_5_reg_4178_pp0_iter1_reg == 2'd2) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign grp_fu_486_p_ce = 1'b1;

assign grp_fu_486_p_din0 = grp_fu_1754_p0;

assign grp_fu_486_p_din1 = grp_fu_1754_p1;

assign grp_fu_486_p_opcode = 2'd1;

assign grp_fu_490_p_ce = 1'b1;

assign grp_fu_490_p_din0 = grp_fu_1818_p0;

assign grp_fu_490_p_din1 = grp_fu_1818_p1;

assign grp_fu_494_p_ce = 1'b1;

assign grp_fu_494_p_din0 = grp_fu_1758_p0;

assign grp_fu_494_p_din1 = grp_fu_1758_p1;

assign grp_fu_494_p_opcode = 2'd1;

assign grp_fu_498_p_ce = 1'b1;

assign grp_fu_498_p_din0 = grp_fu_1762_p0;

assign grp_fu_498_p_din1 = grp_fu_1762_p1;

assign grp_fu_498_p_opcode = 2'd1;

assign grp_fu_502_p_ce = 1'b1;

assign grp_fu_502_p_din0 = grp_fu_1766_p0;

assign grp_fu_502_p_din1 = grp_fu_1766_p1;

assign grp_fu_502_p_opcode = 2'd1;

assign grp_fu_506_p_ce = 1'b1;

assign grp_fu_506_p_din0 = tmp_37_reg_4630;

assign grp_fu_506_p_din1 = mul17_s_reg_4535;

assign grp_fu_506_p_opcode = 2'd1;

assign grp_fu_510_p_ce = 1'b1;

assign grp_fu_510_p_din0 = tmp_38_reg_4635;

assign grp_fu_510_p_din1 = mul26_s_reg_4540;

assign grp_fu_510_p_opcode = 2'd1;

assign grp_fu_514_p_ce = 1'b1;

assign grp_fu_514_p_din0 = tmp_41_reg_4640;

assign grp_fu_514_p_din1 = mul17_2_reg_4545;

assign grp_fu_514_p_opcode = 2'd1;

assign grp_fu_518_p_ce = 1'b1;

assign grp_fu_518_p_din0 = tmp_42_reg_4645;

assign grp_fu_518_p_din1 = mul26_2_reg_4550;

assign grp_fu_518_p_opcode = 2'd1;

assign grp_fu_522_p_ce = 1'b1;

assign grp_fu_522_p_din0 = tmp_45_reg_4650;

assign grp_fu_522_p_din1 = mul17_3_reg_4555;

assign grp_fu_522_p_opcode = 2'd1;

assign grp_fu_526_p_ce = 1'b1;

assign grp_fu_526_p_din0 = tmp_46_reg_4655;

assign grp_fu_526_p_din1 = mul26_3_reg_4560;

assign grp_fu_526_p_opcode = 2'd1;

assign grp_fu_530_p_ce = 1'b1;

assign grp_fu_530_p_din0 = tmp_55_reg_4660;

assign grp_fu_530_p_din1 = mul38_1_1_reg_4575;

assign grp_fu_530_p_opcode = 2'd1;

assign grp_fu_534_p_ce = 1'b1;

assign grp_fu_534_p_din0 = tmp_56_reg_4665;

assign grp_fu_534_p_din1 = mul50_1_1_reg_4580;

assign grp_fu_534_p_opcode = 2'd1;

assign grp_fu_538_p_ce = 1'b1;

assign grp_fu_538_p_din0 = tmp_59_reg_4670;

assign grp_fu_538_p_din1 = mul38_1_2_reg_4585;

assign grp_fu_538_p_opcode = 2'd1;

assign grp_fu_542_p_ce = 1'b1;

assign grp_fu_542_p_din0 = tmp_60_reg_4675;

assign grp_fu_542_p_din1 = mul50_1_2_reg_4590;

assign grp_fu_542_p_opcode = 2'd1;

assign grp_fu_546_p_ce = 1'b1;

assign grp_fu_546_p_din0 = tmp_63_reg_4680;

assign grp_fu_546_p_din1 = mul38_1_3_reg_4605;

assign grp_fu_546_p_opcode = 2'd1;

assign grp_fu_550_p_ce = 1'b1;

assign grp_fu_550_p_din0 = tmp_64_reg_4685;

assign grp_fu_550_p_din1 = mul50_1_3_reg_4610;

assign grp_fu_550_p_opcode = 2'd1;

assign grp_fu_554_p_ce = 1'b1;

assign grp_fu_554_p_din0 = grp_fu_1824_p0;

assign grp_fu_554_p_din1 = grp_fu_1824_p1;

assign grp_fu_558_p_ce = 1'b1;

assign grp_fu_558_p_din0 = grp_fu_1830_p0;

assign grp_fu_558_p_din1 = grp_fu_1830_p1;

assign grp_fu_562_p_ce = 1'b1;

assign grp_fu_562_p_din0 = grp_fu_1835_p0;

assign grp_fu_562_p_din1 = grp_fu_1835_p1;

assign grp_fu_566_p_ce = 1'b1;

assign grp_fu_566_p_din0 = grp_fu_1840_p0;

assign grp_fu_566_p_din1 = grp_fu_1840_p1;

assign grp_fu_570_p_ce = 1'b1;

assign grp_fu_570_p_din0 = grp_fu_1844_p0;

assign grp_fu_570_p_din1 = grp_fu_1844_p1;

assign grp_fu_574_p_ce = 1'b1;

assign grp_fu_574_p_din0 = delta_reg_3668;

assign grp_fu_574_p_din1 = reg_1920;

assign grp_fu_578_p_ce = 1'b1;

assign grp_fu_578_p_din0 = delta_reg_3668;

assign grp_fu_578_p_din1 = reg_1926;

assign grp_fu_582_p_ce = 1'b1;

assign grp_fu_582_p_din0 = delta_reg_3668;

assign grp_fu_582_p_din1 = LUT_B0_q0;

assign grp_fu_586_p_ce = 1'b1;

assign grp_fu_586_p_din0 = delta_reg_3668;

assign grp_fu_586_p_din1 = LUT_B1_q0;

assign grp_fu_590_p_ce = 1'b1;

assign grp_fu_590_p_din0 = delta_1_reg_3692;

assign grp_fu_590_p_din1 = reg_1932;

assign grp_fu_594_p_ce = 1'b1;

assign grp_fu_594_p_din0 = delta_1_reg_3692;

assign grp_fu_594_p_din1 = reg_1938;

assign grp_fu_598_p_ce = 1'b1;

assign grp_fu_598_p_din0 = delta_1_reg_3692;

assign grp_fu_598_p_din1 = reg_1908;

assign grp_fu_602_p_ce = 1'b1;

assign grp_fu_602_p_din0 = delta_1_reg_3692;

assign grp_fu_602_p_din1 = reg_1914;

assign grp_fu_606_p_ce = 1'b1;

assign grp_fu_606_p_din0 = delta_1_reg_3692;

assign grp_fu_606_p_din1 = LUT_B2_load_10_reg_3626;

assign grp_fu_610_p_ce = 1'b1;

assign grp_fu_610_p_din0 = delta_1_reg_3692;

assign grp_fu_610_p_din1 = LUT_B3_load_10_reg_3631;

assign p_ZL1P_0_0_0_address0 = p_ZL1P_0_0_0_address0_local;

assign p_ZL1P_0_0_0_address1 = p_ZL1P_0_0_0_address1_local;

assign p_ZL1P_0_0_0_ce0 = p_ZL1P_0_0_0_ce0_local;

assign p_ZL1P_0_0_0_ce1 = p_ZL1P_0_0_0_ce1_local;

assign p_ZL1P_0_0_0_d1 = p_ZL1P_0_0_0_d1_local;

assign p_ZL1P_0_0_0_we1 = p_ZL1P_0_0_0_we1_local;

assign p_ZL1P_0_0_1_address0 = p_ZL1P_0_0_1_address0_local;

assign p_ZL1P_0_0_1_address1 = p_ZL1P_0_0_1_address1_local;

assign p_ZL1P_0_0_1_ce0 = p_ZL1P_0_0_1_ce0_local;

assign p_ZL1P_0_0_1_ce1 = p_ZL1P_0_0_1_ce1_local;

assign p_ZL1P_0_0_1_d1 = p_ZL1P_0_0_1_d1_local;

assign p_ZL1P_0_0_1_we1 = p_ZL1P_0_0_1_we1_local;

assign p_ZL1P_0_0_2_address0 = p_ZL1P_0_0_2_address0_local;

assign p_ZL1P_0_0_2_address1 = p_ZL1P_0_0_2_address1_local;

assign p_ZL1P_0_0_2_ce0 = p_ZL1P_0_0_2_ce0_local;

assign p_ZL1P_0_0_2_ce1 = p_ZL1P_0_0_2_ce1_local;

assign p_ZL1P_0_0_2_d1 = p_ZL1P_0_0_2_d1_local;

assign p_ZL1P_0_0_2_we1 = p_ZL1P_0_0_2_we1_local;

assign p_ZL1P_0_0_3_address0 = p_ZL1P_0_0_3_address0_local;

assign p_ZL1P_0_0_3_address1 = p_ZL1P_0_0_3_address1_local;

assign p_ZL1P_0_0_3_ce0 = p_ZL1P_0_0_3_ce0_local;

assign p_ZL1P_0_0_3_ce1 = p_ZL1P_0_0_3_ce1_local;

assign p_ZL1P_0_0_3_d1 = p_ZL1P_0_0_3_d1_local;

assign p_ZL1P_0_0_3_we1 = p_ZL1P_0_0_3_we1_local;

assign p_ZL1P_0_1_0_address0 = p_ZL1P_0_1_0_address0_local;

assign p_ZL1P_0_1_0_address1 = p_ZL1P_0_1_0_address1_local;

assign p_ZL1P_0_1_0_ce0 = p_ZL1P_0_1_0_ce0_local;

assign p_ZL1P_0_1_0_ce1 = p_ZL1P_0_1_0_ce1_local;

assign p_ZL1P_0_1_0_d1 = p_ZL1P_0_1_0_d1_local;

assign p_ZL1P_0_1_0_we1 = p_ZL1P_0_1_0_we1_local;

assign p_ZL1P_0_1_1_address0 = p_ZL1P_0_1_1_address0_local;

assign p_ZL1P_0_1_1_address1 = p_ZL1P_0_1_1_address1_local;

assign p_ZL1P_0_1_1_ce0 = p_ZL1P_0_1_1_ce0_local;

assign p_ZL1P_0_1_1_ce1 = p_ZL1P_0_1_1_ce1_local;

assign p_ZL1P_0_1_1_d1 = p_ZL1P_0_1_1_d1_local;

assign p_ZL1P_0_1_1_we1 = p_ZL1P_0_1_1_we1_local;

assign p_ZL1P_0_1_2_address0 = p_ZL1P_0_1_2_address0_local;

assign p_ZL1P_0_1_2_address1 = p_ZL1P_0_1_2_address1_local;

assign p_ZL1P_0_1_2_ce0 = p_ZL1P_0_1_2_ce0_local;

assign p_ZL1P_0_1_2_ce1 = p_ZL1P_0_1_2_ce1_local;

assign p_ZL1P_0_1_2_d1 = p_ZL1P_0_1_2_d1_local;

assign p_ZL1P_0_1_2_we1 = p_ZL1P_0_1_2_we1_local;

assign p_ZL1P_0_1_3_address0 = p_ZL1P_0_1_3_address0_local;

assign p_ZL1P_0_1_3_address1 = p_ZL1P_0_1_3_address1_local;

assign p_ZL1P_0_1_3_ce0 = p_ZL1P_0_1_3_ce0_local;

assign p_ZL1P_0_1_3_ce1 = p_ZL1P_0_1_3_ce1_local;

assign p_ZL1P_0_1_3_d1 = p_ZL1P_0_1_3_d1_local;

assign p_ZL1P_0_1_3_we1 = p_ZL1P_0_1_3_we1_local;

assign p_ZL1P_0_2_0_address0 = p_ZL1P_0_2_0_address0_local;

assign p_ZL1P_0_2_0_address1 = p_ZL1P_0_2_0_address1_local;

assign p_ZL1P_0_2_0_ce0 = p_ZL1P_0_2_0_ce0_local;

assign p_ZL1P_0_2_0_ce1 = p_ZL1P_0_2_0_ce1_local;

assign p_ZL1P_0_2_0_d1 = p_ZL1P_0_2_0_d1_local;

assign p_ZL1P_0_2_0_we1 = p_ZL1P_0_2_0_we1_local;

assign p_ZL1P_0_2_1_address0 = p_ZL1P_0_2_1_address0_local;

assign p_ZL1P_0_2_1_address1 = p_ZL1P_0_2_1_address1_local;

assign p_ZL1P_0_2_1_ce0 = p_ZL1P_0_2_1_ce0_local;

assign p_ZL1P_0_2_1_ce1 = p_ZL1P_0_2_1_ce1_local;

assign p_ZL1P_0_2_1_d1 = p_ZL1P_0_2_1_d1_local;

assign p_ZL1P_0_2_1_we1 = p_ZL1P_0_2_1_we1_local;

assign p_ZL1P_0_2_2_address0 = p_ZL1P_0_2_2_address0_local;

assign p_ZL1P_0_2_2_address1 = p_ZL1P_0_2_2_address1_local;

assign p_ZL1P_0_2_2_ce0 = p_ZL1P_0_2_2_ce0_local;

assign p_ZL1P_0_2_2_ce1 = p_ZL1P_0_2_2_ce1_local;

assign p_ZL1P_0_2_2_d1 = p_ZL1P_0_2_2_d1_local;

assign p_ZL1P_0_2_2_we1 = p_ZL1P_0_2_2_we1_local;

assign p_ZL1P_0_2_3_address0 = p_ZL1P_0_2_3_address0_local;

assign p_ZL1P_0_2_3_address1 = p_ZL1P_0_2_3_address1_local;

assign p_ZL1P_0_2_3_ce0 = p_ZL1P_0_2_3_ce0_local;

assign p_ZL1P_0_2_3_ce1 = p_ZL1P_0_2_3_ce1_local;

assign p_ZL1P_0_2_3_d1 = p_ZL1P_0_2_3_d1_local;

assign p_ZL1P_0_2_3_we1 = p_ZL1P_0_2_3_we1_local;

assign p_ZL1P_0_3_0_address0 = p_ZL1P_0_3_0_address0_local;

assign p_ZL1P_0_3_0_address1 = p_ZL1P_0_3_0_address1_local;

assign p_ZL1P_0_3_0_ce0 = p_ZL1P_0_3_0_ce0_local;

assign p_ZL1P_0_3_0_ce1 = p_ZL1P_0_3_0_ce1_local;

assign p_ZL1P_0_3_0_d1 = p_ZL1P_0_3_0_d1_local;

assign p_ZL1P_0_3_0_we1 = p_ZL1P_0_3_0_we1_local;

assign p_ZL1P_0_3_1_address0 = p_ZL1P_0_3_1_address0_local;

assign p_ZL1P_0_3_1_address1 = p_ZL1P_0_3_1_address1_local;

assign p_ZL1P_0_3_1_ce0 = p_ZL1P_0_3_1_ce0_local;

assign p_ZL1P_0_3_1_ce1 = p_ZL1P_0_3_1_ce1_local;

assign p_ZL1P_0_3_1_d1 = p_ZL1P_0_3_1_d1_local;

assign p_ZL1P_0_3_1_we1 = p_ZL1P_0_3_1_we1_local;

assign p_ZL1P_0_3_2_address0 = p_ZL1P_0_3_2_address0_local;

assign p_ZL1P_0_3_2_address1 = p_ZL1P_0_3_2_address1_local;

assign p_ZL1P_0_3_2_ce0 = p_ZL1P_0_3_2_ce0_local;

assign p_ZL1P_0_3_2_ce1 = p_ZL1P_0_3_2_ce1_local;

assign p_ZL1P_0_3_2_d1 = p_ZL1P_0_3_2_d1_local;

assign p_ZL1P_0_3_2_we1 = p_ZL1P_0_3_2_we1_local;

assign p_ZL1P_0_3_3_address0 = p_ZL1P_0_3_3_address0_local;

assign p_ZL1P_0_3_3_address1 = p_ZL1P_0_3_3_address1_local;

assign p_ZL1P_0_3_3_ce0 = p_ZL1P_0_3_3_ce0_local;

assign p_ZL1P_0_3_3_ce1 = p_ZL1P_0_3_3_ce1_local;

assign p_ZL1P_0_3_3_d1 = p_ZL1P_0_3_3_d1_local;

assign p_ZL1P_0_3_3_we1 = p_ZL1P_0_3_3_we1_local;

assign p_ZL1P_1_0_0_address0 = p_ZL1P_1_0_0_address0_local;

assign p_ZL1P_1_0_0_address1 = p_ZL1P_1_0_0_address1_local;

assign p_ZL1P_1_0_0_ce0 = p_ZL1P_1_0_0_ce0_local;

assign p_ZL1P_1_0_0_ce1 = p_ZL1P_1_0_0_ce1_local;

assign p_ZL1P_1_0_0_d1 = p_ZL1P_1_0_0_d1_local;

assign p_ZL1P_1_0_0_we1 = p_ZL1P_1_0_0_we1_local;

assign p_ZL1P_1_0_1_address0 = p_ZL1P_1_0_1_address0_local;

assign p_ZL1P_1_0_1_address1 = p_ZL1P_1_0_1_address1_local;

assign p_ZL1P_1_0_1_ce0 = p_ZL1P_1_0_1_ce0_local;

assign p_ZL1P_1_0_1_ce1 = p_ZL1P_1_0_1_ce1_local;

assign p_ZL1P_1_0_1_d1 = p_ZL1P_1_0_1_d1_local;

assign p_ZL1P_1_0_1_we1 = p_ZL1P_1_0_1_we1_local;

assign p_ZL1P_1_0_2_address0 = p_ZL1P_1_0_2_address0_local;

assign p_ZL1P_1_0_2_address1 = p_ZL1P_1_0_2_address1_local;

assign p_ZL1P_1_0_2_ce0 = p_ZL1P_1_0_2_ce0_local;

assign p_ZL1P_1_0_2_ce1 = p_ZL1P_1_0_2_ce1_local;

assign p_ZL1P_1_0_2_d1 = p_ZL1P_1_0_2_d1_local;

assign p_ZL1P_1_0_2_we1 = p_ZL1P_1_0_2_we1_local;

assign p_ZL1P_1_0_3_address0 = p_ZL1P_1_0_3_address0_local;

assign p_ZL1P_1_0_3_address1 = p_ZL1P_1_0_3_address1_local;

assign p_ZL1P_1_0_3_ce0 = p_ZL1P_1_0_3_ce0_local;

assign p_ZL1P_1_0_3_ce1 = p_ZL1P_1_0_3_ce1_local;

assign p_ZL1P_1_0_3_d1 = p_ZL1P_1_0_3_d1_local;

assign p_ZL1P_1_0_3_we1 = p_ZL1P_1_0_3_we1_local;

assign p_ZL1P_1_1_0_address0 = p_ZL1P_1_1_0_address0_local;

assign p_ZL1P_1_1_0_address1 = p_ZL1P_1_1_0_address1_local;

assign p_ZL1P_1_1_0_ce0 = p_ZL1P_1_1_0_ce0_local;

assign p_ZL1P_1_1_0_ce1 = p_ZL1P_1_1_0_ce1_local;

assign p_ZL1P_1_1_0_d1 = p_ZL1P_1_1_0_d1_local;

assign p_ZL1P_1_1_0_we1 = p_ZL1P_1_1_0_we1_local;

assign p_ZL1P_1_1_1_address0 = p_ZL1P_1_1_1_address0_local;

assign p_ZL1P_1_1_1_address1 = p_ZL1P_1_1_1_address1_local;

assign p_ZL1P_1_1_1_ce0 = p_ZL1P_1_1_1_ce0_local;

assign p_ZL1P_1_1_1_ce1 = p_ZL1P_1_1_1_ce1_local;

assign p_ZL1P_1_1_1_d1 = p_ZL1P_1_1_1_d1_local;

assign p_ZL1P_1_1_1_we1 = p_ZL1P_1_1_1_we1_local;

assign p_ZL1P_1_1_2_address0 = p_ZL1P_1_1_2_address0_local;

assign p_ZL1P_1_1_2_address1 = p_ZL1P_1_1_2_address1_local;

assign p_ZL1P_1_1_2_ce0 = p_ZL1P_1_1_2_ce0_local;

assign p_ZL1P_1_1_2_ce1 = p_ZL1P_1_1_2_ce1_local;

assign p_ZL1P_1_1_2_d1 = p_ZL1P_1_1_2_d1_local;

assign p_ZL1P_1_1_2_we1 = p_ZL1P_1_1_2_we1_local;

assign p_ZL1P_1_1_3_address0 = p_ZL1P_1_1_3_address0_local;

assign p_ZL1P_1_1_3_address1 = p_ZL1P_1_1_3_address1_local;

assign p_ZL1P_1_1_3_ce0 = p_ZL1P_1_1_3_ce0_local;

assign p_ZL1P_1_1_3_ce1 = p_ZL1P_1_1_3_ce1_local;

assign p_ZL1P_1_1_3_d1 = p_ZL1P_1_1_3_d1_local;

assign p_ZL1P_1_1_3_we1 = p_ZL1P_1_1_3_we1_local;

assign p_ZL1P_1_2_0_address0 = p_ZL1P_1_2_0_address0_local;

assign p_ZL1P_1_2_0_address1 = p_ZL1P_1_2_0_address1_local;

assign p_ZL1P_1_2_0_ce0 = p_ZL1P_1_2_0_ce0_local;

assign p_ZL1P_1_2_0_ce1 = p_ZL1P_1_2_0_ce1_local;

assign p_ZL1P_1_2_0_d1 = p_ZL1P_1_2_0_d1_local;

assign p_ZL1P_1_2_0_we1 = p_ZL1P_1_2_0_we1_local;

assign p_ZL1P_1_2_1_address0 = p_ZL1P_1_2_1_address0_local;

assign p_ZL1P_1_2_1_address1 = p_ZL1P_1_2_1_address1_local;

assign p_ZL1P_1_2_1_ce0 = p_ZL1P_1_2_1_ce0_local;

assign p_ZL1P_1_2_1_ce1 = p_ZL1P_1_2_1_ce1_local;

assign p_ZL1P_1_2_1_d1 = p_ZL1P_1_2_1_d1_local;

assign p_ZL1P_1_2_1_we1 = p_ZL1P_1_2_1_we1_local;

assign p_ZL1P_1_2_2_address0 = p_ZL1P_1_2_2_address0_local;

assign p_ZL1P_1_2_2_address1 = p_ZL1P_1_2_2_address1_local;

assign p_ZL1P_1_2_2_ce0 = p_ZL1P_1_2_2_ce0_local;

assign p_ZL1P_1_2_2_ce1 = p_ZL1P_1_2_2_ce1_local;

assign p_ZL1P_1_2_2_d1 = p_ZL1P_1_2_2_d1_local;

assign p_ZL1P_1_2_2_we1 = p_ZL1P_1_2_2_we1_local;

assign p_ZL1P_1_2_3_address0 = p_ZL1P_1_2_3_address0_local;

assign p_ZL1P_1_2_3_address1 = p_ZL1P_1_2_3_address1_local;

assign p_ZL1P_1_2_3_ce0 = p_ZL1P_1_2_3_ce0_local;

assign p_ZL1P_1_2_3_ce1 = p_ZL1P_1_2_3_ce1_local;

assign p_ZL1P_1_2_3_d1 = p_ZL1P_1_2_3_d1_local;

assign p_ZL1P_1_2_3_we1 = p_ZL1P_1_2_3_we1_local;

assign p_ZL1P_1_3_0_address0 = p_ZL1P_1_3_0_address0_local;

assign p_ZL1P_1_3_0_address1 = p_ZL1P_1_3_0_address1_local;

assign p_ZL1P_1_3_0_ce0 = p_ZL1P_1_3_0_ce0_local;

assign p_ZL1P_1_3_0_ce1 = p_ZL1P_1_3_0_ce1_local;

assign p_ZL1P_1_3_0_d1 = p_ZL1P_1_3_0_d1_local;

assign p_ZL1P_1_3_0_we1 = p_ZL1P_1_3_0_we1_local;

assign p_ZL1P_1_3_1_address0 = p_ZL1P_1_3_1_address0_local;

assign p_ZL1P_1_3_1_address1 = p_ZL1P_1_3_1_address1_local;

assign p_ZL1P_1_3_1_ce0 = p_ZL1P_1_3_1_ce0_local;

assign p_ZL1P_1_3_1_ce1 = p_ZL1P_1_3_1_ce1_local;

assign p_ZL1P_1_3_1_d1 = p_ZL1P_1_3_1_d1_local;

assign p_ZL1P_1_3_1_we1 = p_ZL1P_1_3_1_we1_local;

assign p_ZL1P_1_3_2_address0 = p_ZL1P_1_3_2_address0_local;

assign p_ZL1P_1_3_2_address1 = p_ZL1P_1_3_2_address1_local;

assign p_ZL1P_1_3_2_ce0 = p_ZL1P_1_3_2_ce0_local;

assign p_ZL1P_1_3_2_ce1 = p_ZL1P_1_3_2_ce1_local;

assign p_ZL1P_1_3_2_d1 = p_ZL1P_1_3_2_d1_local;

assign p_ZL1P_1_3_2_we1 = p_ZL1P_1_3_2_we1_local;

assign p_ZL1P_1_3_3_address0 = p_ZL1P_1_3_3_address0_local;

assign p_ZL1P_1_3_3_address1 = p_ZL1P_1_3_3_address1_local;

assign p_ZL1P_1_3_3_ce0 = p_ZL1P_1_3_3_ce0_local;

assign p_ZL1P_1_3_3_ce1 = p_ZL1P_1_3_3_ce1_local;

assign p_ZL1P_1_3_3_d1 = p_ZL1P_1_3_3_d1_local;

assign p_ZL1P_1_3_3_we1 = p_ZL1P_1_3_3_we1_local;

assign tmp_35_fu_2768_p9 = 'bx;

assign tmp_36_fu_2791_p9 = 'bx;

assign tmp_37_fu_2814_p9 = 'bx;

assign tmp_38_fu_2837_p9 = 'bx;

assign tmp_39_fu_3118_p9 = 'bx;

assign tmp_40_fu_3141_p9 = 'bx;

assign tmp_41_fu_2860_p9 = 'bx;

assign tmp_42_fu_2883_p9 = 'bx;

assign tmp_43_fu_3238_p9 = 'bx;

assign tmp_44_fu_3261_p9 = 'bx;

assign tmp_45_fu_2906_p9 = 'bx;

assign tmp_46_fu_2929_p9 = 'bx;

assign tmp_47_fu_3358_p9 = 'bx;

assign tmp_48_fu_3381_p9 = 'bx;

assign tmp_49_fu_3164_p9 = 'bx;

assign tmp_50_fu_3187_p9 = 'bx;

assign tmp_51_fu_3450_p9 = 'bx;

assign tmp_52_fu_3473_p9 = 'bx;

assign tmp_53_fu_3284_p9 = 'bx;

assign tmp_54_fu_3307_p9 = 'bx;

assign tmp_55_fu_2952_p9 = 'bx;

assign tmp_56_fu_2975_p9 = 'bx;

assign tmp_57_fu_3404_p9 = 'bx;

assign tmp_58_fu_3427_p9 = 'bx;

assign tmp_59_fu_2998_p9 = 'bx;

assign tmp_60_fu_3021_p9 = 'bx;

assign tmp_61_fu_3496_p9 = 'bx;

assign tmp_62_fu_3519_p9 = 'bx;

assign tmp_63_fu_3044_p9 = 'bx;

assign tmp_64_fu_3067_p9 = 'bx;

assign tmp_66_fu_2196_p3 = add_ln113_fu_2191_p2[32'd2];

assign tmp_67_fu_2217_p3 = add_ln114_fu_2212_p2[32'd2];

assign tmp_68_fu_2238_p3 = add_ln115_fu_2233_p2[32'd2];

assign tmp_70_fu_2266_p3 = add_ln113_1_fu_2261_p2[32'd2];

assign tmp_74_fu_2320_p3 = add_ln113_2_fu_2315_p2[32'd2];

assign tmp_78_fu_2374_p3 = add_ln113_3_fu_2369_p2[32'd2];

assign tmp_82_fu_2703_p3 = add_ln113_4_fu_2698_p2[32'd2];

assign tmp_87_fu_2468_p3 = add_ln114_5_fu_2462_p2[32'd2];

assign tmp_88_fu_2490_p3 = add_ln115_5_fu_2484_p2[32'd2];

assign tmp_91_fu_2542_p3 = add_ln114_6_fu_2536_p2[32'd2];

assign tmp_92_fu_2564_p3 = add_ln115_6_fu_2558_p2[32'd2];

assign tmp_95_fu_2616_p3 = add_ln114_7_fu_2610_p2[32'd2];

assign tmp_96_fu_2638_p3 = add_ln115_7_fu_2632_p2[32'd2];

assign tmp_fu_2654_p9 = 'bx;

assign tmp_s_fu_2745_p9 = 'bx;

assign trunc_ln108_1_fu_2140_p1 = eclair_float_const_float_float_const_ap_uint_2_C_k_0_1[1:0];

assign trunc_ln108_2_fu_2156_p1 = eclair_float_const_float_float_const_ap_uint_2_C_k_0_2[1:0];

assign trunc_ln108_3_fu_2172_p1 = eclair_float_const_float_float_const_ap_uint_2_C_k_0_3[1:0];

assign trunc_ln108_4_fu_2420_p1 = eclair_float_const_float_float_const_ap_uint_2_C_k_1_0[1:0];

assign trunc_ln108_5_fu_2436_p1 = eclair_float_const_float_float_const_ap_uint_2_C_k_1_1[1:0];

assign trunc_ln108_6_fu_2510_p1 = eclair_float_const_float_float_const_ap_uint_2_C_k_1_2[1:0];

assign trunc_ln108_7_fu_2584_p1 = eclair_float_const_float_float_const_ap_uint_2_C_k_1_3[1:0];

assign trunc_ln108_fu_2124_p1 = eclair_float_const_float_float_const_ap_uint_2_C_k_0_0[1:0];

assign zext_ln108_1_fu_2254_p1 = tmp_69_reg_3803;

assign zext_ln108_2_fu_2308_p1 = tmp_73_reg_3823;

assign zext_ln108_3_fu_2362_p1 = tmp_77_reg_3843;

assign zext_ln108_4_fu_2691_p1 = tmp_81_reg_4173;

assign zext_ln108_5_fu_3104_p1 = tmp_85_reg_4186;

assign zext_ln108_6_fu_3224_p1 = tmp_89_reg_4248;

assign zext_ln108_7_fu_3344_p1 = tmp_93_reg_4310;

assign zext_ln108_fu_2184_p1 = tmp_65_reg_3783;

assign zext_ln112_1_fu_2064_p1 = eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1;

assign zext_ln112_2_fu_2084_p1 = eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2;

assign zext_ln112_3_fu_2104_p1 = eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3;

assign zext_ln112_4_fu_2114_p1 = eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0;

assign zext_ln112_5_fu_2094_p1 = eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1;

assign zext_ln112_6_fu_2074_p1 = eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2;

assign zext_ln112_7_fu_2054_p1 = eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3;

assign zext_ln112_fu_2044_p1 = eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0;

assign zext_ln113_1_fu_2274_p1 = tmp_70_fu_2266_p3;

assign zext_ln113_2_fu_2328_p1 = tmp_74_fu_2320_p3;

assign zext_ln113_3_fu_2382_p1 = tmp_78_fu_2374_p3;

assign zext_ln113_4_fu_2711_p1 = tmp_82_fu_2703_p3;

assign zext_ln113_5_fu_3111_p1 = tmp_86_reg_4191;

assign zext_ln113_6_fu_3231_p1 = tmp_90_reg_4253;

assign zext_ln113_7_fu_3351_p1 = tmp_94_reg_4355;

assign zext_ln113_fu_2204_p1 = tmp_66_fu_2196_p3;

assign zext_ln114_1_fu_2677_p1 = tmp_71_reg_4032;

assign zext_ln114_2_fu_3090_p1 = tmp_75_reg_4090;

assign zext_ln114_3_fu_3210_p1 = tmp_79_reg_4148;

assign zext_ln114_4_fu_3330_p1 = tmp_83_reg_4525;

assign zext_ln114_5_fu_2476_p1 = tmp_87_fu_2468_p3;

assign zext_ln114_6_fu_2550_p1 = tmp_91_fu_2542_p3;

assign zext_ln114_7_fu_2624_p1 = tmp_95_fu_2616_p3;

assign zext_ln114_fu_2225_p1 = tmp_67_fu_2217_p3;

assign zext_ln115_1_fu_2684_p1 = tmp_72_reg_4037;

assign zext_ln115_2_fu_3097_p1 = tmp_76_reg_4095;

assign zext_ln115_3_fu_3217_p1 = tmp_80_reg_4153;

assign zext_ln115_4_fu_3337_p1 = tmp_84_reg_4530;

assign zext_ln115_5_fu_2498_p1 = tmp_88_fu_2490_p3;

assign zext_ln115_6_fu_2572_p1 = tmp_92_fu_2564_p3;

assign zext_ln115_7_fu_2646_p1 = tmp_96_fu_2638_p3;

assign zext_ln115_fu_2246_p1 = tmp_68_fu_2238_p3;

always @ (posedge ap_clk) begin
    zext_ln112_reg_3552[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln112_7_reg_3568[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln112_1_reg_3594[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln112_6_reg_3610[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln112_2_reg_3636[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln112_5_reg_3652[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln112_3_reg_3706[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln112_4_reg_3752[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
end

endmodule //eclair_backward_input_4_2_float_s
