{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 21 22:10:18 2019 " "Info: Processing started: Mon Oct 21 22:10:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off BasicGates -c BasicGates --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off BasicGates -c BasicGates --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "pin_name5 pin_name6 12.511 ns Longest " "Info: Longest tpd from source pin \"pin_name5\" to destination pin \"pin_name6\" is 12.511 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns pin_name5 1 PIN PIN_AE11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_AE11; Fanout = 1; PIN Node = 'pin_name5'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name5 } "NODE_NAME" } } { "BlockGate.bdf" "" { Schematic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/BlockGate.bdf" { { 320 304 472 336 "pin_name5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.150 ns) + CELL(0.370 ns) 8.464 ns inst1~0 2 COMB LCCOMB_X28_Y35_N0 1 " "Info: 2: + IC(7.150 ns) + CELL(0.370 ns) = 8.464 ns; Loc. = LCCOMB_X28_Y35_N0; Fanout = 1; COMB Node = 'inst1~0'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.520 ns" { pin_name5 inst1~0 } "NODE_NAME" } } { "BlockGate.bdf" "" { Schematic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/BlockGate.bdf" { { 224 616 680 272 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.841 ns) + CELL(3.206 ns) 12.511 ns pin_name6 3 PIN PIN_F12 0 " "Info: 3: + IC(0.841 ns) + CELL(3.206 ns) = 12.511 ns; Loc. = PIN_F12; Fanout = 0; PIN Node = 'pin_name6'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.047 ns" { inst1~0 pin_name6 } "NODE_NAME" } } { "BlockGate.bdf" "" { Schematic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/BlockGate.bdf" { { 240 680 856 256 "pin_name6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.520 ns ( 36.13 % ) " "Info: Total cell delay = 4.520 ns ( 36.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.991 ns ( 63.87 % ) " "Info: Total interconnect delay = 7.991 ns ( 63.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.511 ns" { pin_name5 inst1~0 pin_name6 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.511 ns" { pin_name5 {} pin_name5~combout {} inst1~0 {} pin_name6 {} } { 0.000ns 0.000ns 7.150ns 0.841ns } { 0.000ns 0.944ns 0.370ns 3.206ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 21 22:10:18 2019 " "Info: Processing ended: Mon Oct 21 22:10:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
