VPR FPGA Placement and Routing.
Version: 8.1.0-dev+unkown
Revision: unkown
Compiled: 2023-05-18T01:01:48
Compiler: GNU 11.3.0 on Linux-5.19.0-41-generic x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/home/ben/vtr/vpr/vpr /home/ben/vtr/vtr_flow/arch/timing/EArch.xml add_one --circuit_file add_one.pre-vpr.blif --route_chan_width 100


Architecture file: /home/ben/vtr/vtr_flow/arch/timing/EArch.xml
Circuit name: add_one

# Loading Architecture Description
# Loading Architecture Description took 0.00 seconds (max_rss 17.6 MiB, delta_rss +2.0 MiB)

Timing analysis: ON
Circuit netlist file: add_one.net
Circuit placement file: add_one.place
Circuit routing file: add_one.route
Circuit SDC file: add_one.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 0
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 100
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 1: io[0].clock[0] unconnected pin in architecture.
# Building complex block graph took 0.01 seconds (max_rss 25.3 MiB, delta_rss +7.7 MiB)
Circuit file: add_one.pre-vpr.blif
# Load circuit
Found constant-one generator 'vcc'
Found constant-zero generator 'gnd'
Found constant-zero generator 'unconn'
# Load circuit took 0.00 seconds (max_rss 25.3 MiB, delta_rss +0.0 MiB)
# Clean circuit
Absorbed 16 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    2 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 0
Constant Pins Marked: 2
# Clean circuit took 0.00 seconds (max_rss 25.3 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 25.3 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 25.3 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 67
    .input :      32
    .output:      16
    0-LUT  :       2
    adder  :      17
  Nets  : 66
    Avg Fanout:     1.0
    Max Fanout:     1.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 132
  Timing Graph Edges: 161
  Timing Graph Levels: 36
# Build Timing Graph took 0.00 seconds (max_rss 25.3 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file 'add_one.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 25.3 MiB, delta_rss +0.0 MiB)
# Packing
Begin packing 'add_one.pre-vpr.blif'.

After removing unused inputs...
	total blocks: 67, total nets: 66, total inputs: 32, total outputs: 16
Begin prepacking.

There is one chain in this architecture called "chain" with the following starting points:
	clb[0]/fle[0]/lut5inter[0]/ble5[0]/arithmetic[0]/adder[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.33777e-09
Packing with pin utilization targets: io:1,1 clb:0.8,1 mult_36:1,1 memory:1,1
Packing with high fanout thresholds: io:128 clb:32 mult_36:128 memory:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
     2/51        3%                            1     3 x 3     
     4/51        7%                            1     3 x 3     
     6/51       11%                            3     3 x 3     
     8/51       15%                            5     3 x 3     
    10/51       19%                            7     3 x 3     
    12/51       23%                            9     3 x 3     
    14/51       27%                           11     3 x 3     
    16/51       31%                           13     3 x 3     
    18/51       35%                           15     3 x 3     
    20/51       39%                           17     3 x 3     
    22/51       43%                           19     3 x 3     
    24/51       47%                           21     3 x 3     
    26/51       50%                           23     3 x 3     
    28/51       54%                           25     3 x 3     
    30/51       58%                           27     3 x 3     
    32/51       62%                           29     3 x 3     
    34/51       66%                           31     3 x 3     
    36/51       70%                           33     4 x 4     
    38/51       74%                           35     4 x 4     
    40/51       78%                           37     4 x 4     
    42/51       82%                           39     4 x 4     
    44/51       86%                           41     4 x 4     
    46/51       90%                           43     4 x 4     
    48/51       94%                           45     4 x 4     
    50/51       98%                           47     4 x 4     

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 9
  LEs used for logic and registers    : 0
  LEs used for logic only             : 9
  LEs used for registers only         : 0

Incr Slack updates 1 in 2.186e-06 sec
Full Max Req/Worst Slack updates 1 in 1.401e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 2.064e-06 sec
FPGA sized to 4 x 4 (auto)
Device Utilization: 0.44 (target 1.00)
	Block Utilization: 0.75 Type: io
	Block Utilization: 0.50 Type: clb

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         48                               0.333333                     0.666667   
       clb          1                                     32                           16   
   mult_36          0                                      0                            0   
    memory          0                                      0                            0   
Absorbed logical nets 18 out of 66 nets, 48 nets not absorbed.

Netlist conversion complete.

# Packing took 0.00 seconds (max_rss 26.1 MiB, delta_rss +0.8 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'add_one.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.013964 seconds).
Warning 2: Treated 0 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.01 seconds (max_rss 64.3 MiB, delta_rss +38.2 MiB)
Warning 3: Netlist contains 0 global net to non-global architecture pin connections

Pb types usage...
  io               : 48
   inpad           : 32
   outpad          : 16
  clb              : 1
   fle             : 9
    lut5inter      : 9
     ble5          : 17
      arithmetic   : 17
       lut4        : 2
        lut        : 2
       adder       : 17

# Create Device
## Build Device Grid
FPGA sized to 4 x 4: 16 grid tiles (auto)

Resource usage...
	Netlist
		48	blocks of type: io
	Architecture
		64	blocks of type: io
	Netlist
		1	blocks of type: clb
	Architecture
		2	blocks of type: clb
	Netlist
		0	blocks of type: mult_36
	Architecture
		0	blocks of type: mult_36
	Netlist
		0	blocks of type: memory
	Architecture
		0	blocks of type: memory

Device Utilization: 0.44 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.75 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.50 Logical Block: clb

FPGA size limited by block type(s): io

## Build Device Grid took 0.00 seconds (max_rss 64.6 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:342
OPIN->CHANX/CHANY edge count before creating direct connections: 1040
OPIN->CHANX/CHANY edge count after creating direct connections: 1041
CHAN->CHAN type edge count:4241
## Build routing resource graph took 0.00 seconds (max_rss 64.6 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 1336
  RR Graph Edges: 5624
# Create Device took 0.00 seconds (max_rss 64.6 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.00 seconds (max_rss 64.6 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 4: Found no sample locations for SOURCE in mult_36
Warning 5: Found no sample locations for OPIN in mult_36
Warning 6: Found no sample locations for SOURCE in memory
Warning 7: Found no sample locations for OPIN in memory
## Computing src/opin lookahead took 0.00 seconds (max_rss 64.6 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.00 seconds (max_rss 64.6 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
## Computing delta delays took 0.00 seconds (max_rss 64.6 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 0.00 seconds (max_rss 64.6 MiB, delta_rss +0.0 MiB)
Using simple RL 'Softmax agent' for choosing move types
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 64.6 MiB, delta_rss +0.0 MiB)

There are 48 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 146

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 1.46 td_cost: 9.17888e-09
Initial placement estimated Critical Path Delay (CPD): 1.60312 ns
Initial placement estimated setup Total Negative Slack (sTNS): -23.7164 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -1.60312 ns

Initial placement estimated setup slack histogram:
[ -1.6e-09: -1.6e-09) 5 ( 31.2%) |*************************************************
[ -1.6e-09: -1.5e-09) 3 ( 18.8%) |*****************************
[ -1.5e-09: -1.4e-09) 4 ( 25.0%) |***************************************
[ -1.4e-09: -1.4e-09) 2 ( 12.5%) |********************
[ -1.4e-09: -1.3e-09) 1 (  6.2%) |**********
[ -1.3e-09: -1.3e-09) 0 (  0.0%) |
[ -1.3e-09: -1.2e-09) 0 (  0.0%) |
[ -1.2e-09: -1.2e-09) 0 (  0.0%) |
[ -1.2e-09: -1.1e-09) 0 (  0.0%) |
[ -1.1e-09: -1.1e-09) 1 (  6.2%) |**********
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 89
Warning 8: Starting t: 25 of 49 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 1.5e-04   0.976       1.38 8.7492e-09   1.568      -23.3   -1.568   0.551  0.0146    3.0     1.00        89  0.200
   2    0.0 1.5e-04   0.989       1.35 8.5198e-09   1.554      -23.2   -1.554   0.551  0.0032    3.0     1.00       178  0.950
   3    0.0 1.4e-04   0.993       1.34 8.5219e-09   1.538      -23.3   -1.538   0.517  0.0027    3.0     1.00       267  0.950
   4    0.0 1.3e-04   0.990       1.33 8.2753e-09   1.579      -23.2   -1.579   0.584  0.0056    3.0     1.00       356  0.950
   5    0.0 1.3e-04   0.999       1.33 8.3664e-09   1.545      -22.9   -1.545   0.438  0.0006    3.0     1.00       445  0.950
   6    0.0 1.2e-04   0.998       1.33 8.4281e-09   1.524      -22.8   -1.524   0.506  0.0010    3.0     1.02       534  0.950
   7    0.0 1.1e-04   0.998       1.33 8.3584e-09   1.542      -22.4   -1.542   0.494  0.0022    3.0     1.00       623  0.950
   8    0.0 1.1e-04   0.998       1.32 8.3516e-09   1.600      -23.1   -1.600   0.483  0.0005    3.0     1.00       712  0.950
   9    0.0 0.0e+00   0.998       1.32 8.3673e-09   1.596      -22.9   -1.596   0.315  0.0013    3.0     1.00       801  0.950
## Placement Quench took 0.00 seconds (max_rss 64.6 MiB)
post-quench CPD = 1.55649 (ns) 

BB estimate of min-dist (placement) wire length: 132

Completed placement consistency check successfully.

Swaps called: 850

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 1.55649 ns, Fmax: 642.47 MHz
Placement estimated setup Worst Negative Slack (sWNS): -1.55649 ns
Placement estimated setup Total Negative Slack (sTNS): -23.1143 ns

Placement estimated setup slack histogram:
[ -1.6e-09: -1.5e-09) 2 ( 12.5%) |****************
[ -1.5e-09: -1.5e-09) 6 ( 37.5%) |*************************************************
[ -1.5e-09: -1.4e-09) 4 ( 25.0%) |*********************************
[ -1.4e-09: -1.4e-09) 3 ( 18.8%) |*************************
[ -1.4e-09: -1.3e-09) 0 (  0.0%) |
[ -1.3e-09: -1.3e-09) 0 (  0.0%) |
[ -1.3e-09: -1.2e-09) 0 (  0.0%) |
[ -1.2e-09: -1.2e-09) 0 (  0.0%) |
[ -1.2e-09: -1.1e-09) 0 (  0.0%) |
[ -1.1e-09: -1.1e-09) 1 (  6.2%) |********

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 0.996552, bb_cost: 1.32, td_cost: 8.35446e-09, 

Placement resource usage:
  io  implemented as io : 48
  clb implemented as clb: 1

Placement number of temperatures: 9
Placement total # of swap attempts: 850
	Swaps accepted: 420 (49.4 %)
	Swaps rejected: 397 (46.7 %)
	Swaps aborted :  33 ( 3.9 %)


Percentage of different move types:
	Uniform move: 9.76 % (acc=37.35 %, rej=60.24 %, aborted=2.41 %)
	Median move: 31.88 % (acc=54.61 %, rej=42.07 %, aborted=3.32 %)
	W. Centroid move: 18.94 % (acc=47.20 %, rej=50.31 %, aborted=2.48 %)
	Centroid move: 31.76 % (acc=54.44 %, rej=44.44 %, aborted=1.11 %)
	W. Median move: 0.12 % (acc=0.00 %, rej=100.00 %, aborted=0.00 %)
	Crit. Uniform move: 4.59 % (acc=23.08 %, rej=43.59 %, aborted=33.33 %)
	Feasible Region move: 2.94 % (acc=36.00 %, rej=56.00 %, aborted=8.00 %)

Placement Quench timing analysis took 1.5638e-05 seconds (1.2368e-05 STA, 3.27e-06 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.000377426 seconds (0.000337073 STA, 4.0353e-05 slack) (11 full updates: 11 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.00 seconds (max_rss 64.6 MiB, delta_rss +0.0 MiB)

# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)  0 (  0.0%) |
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4)  0 (  0.0%) |
[      0.4:      0.5)  0 (  0.0%) |
[      0.5:      0.6)  0 (  0.0%) |
[      0.6:      0.7)  2 (  4.2%) |*****
[      0.7:      0.8)  7 ( 14.6%) |****************
[      0.8:      0.9) 18 ( 37.5%) |*****************************************
[      0.9:        1) 21 ( 43.8%) |************************************************
## Initializing router criticalities took 0.00 seconds (max_rss 64.6 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0    1654      48      48      19 ( 1.422%)     134 (11.2%)    1.776     -25.25     -1.776      0.000      0.000      N/A
Incr Slack updates 11 in 1.2412e-05 sec
Full Max Req/Worst Slack updates 10 in 5.561e-06 sec
Incr Max Req/Worst Slack updates 1 in 4.94e-07 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 11 in 1.5424e-05 sec
   2    0.0     0.5    0    1080      31      31       7 ( 0.524%)     133 (11.1%)    1.839     -26.19     -1.839      0.000      0.000      N/A
   3    0.0     0.6    0     540      19      19       9 ( 0.674%)     135 (11.2%)    1.839     -26.19     -1.839      0.000      0.000      N/A
   4    0.0     0.8    0     608      18      18       9 ( 0.674%)     137 (11.4%)    1.839     -26.19     -1.839      0.000      0.000      N/A
   5    0.0     1.1    0     638      18      18       8 ( 0.599%)     135 (11.2%)    1.839     -26.19     -1.839      0.000      0.000      N/A
   6    0.0     1.4    0     583      15      15       5 ( 0.374%)     135 (11.2%)    1.839     -26.19     -1.839      0.000      0.000      N/A
   7    0.0     1.9    0     469      11      11       5 ( 0.374%)     137 (11.4%)    1.839     -26.19     -1.839      0.000      0.000      N/A
   8    0.0     2.4    0     421      11      11       5 ( 0.374%)     140 (11.7%)    1.839     -26.19     -1.839      0.000      0.000      N/A
   9    0.0     3.1    0     361       9       9       4 ( 0.299%)     136 (11.3%)    1.839     -26.19     -1.839      0.000      0.000      N/A
  10    0.0     4.1    0     363       9       9       4 ( 0.299%)     138 (11.5%)    1.839     -26.19     -1.839      0.000      0.000       19
  11    0.0     5.3    0     326       7       7       2 ( 0.150%)     137 (11.4%)    1.839     -26.19     -1.839      0.000      0.000       31
  12    0.0     6.9    0     187       4       4       2 ( 0.150%)     137 (11.4%)    1.839     -26.19     -1.839      0.000      0.000       17
  13    0.0     9.0    0     188       4       4       1 ( 0.075%)     138 (11.5%)    1.839     -26.19     -1.839      0.000      0.000       15
  14    0.0    11.6    0      80       1       1       0 ( 0.000%)     139 (11.6%)    1.839     -26.19     -1.839      0.000      0.000       14
Restoring best routing
Critical path: 1.83896 ns
Successfully routed after 14 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)  0 (  0.0%) |
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4)  0 (  0.0%) |
[      0.4:      0.5)  0 (  0.0%) |
[      0.5:      0.6)  0 (  0.0%) |
[      0.6:      0.7)  0 (  0.0%) |
[      0.7:      0.8)  3 (  6.2%) |******
[      0.8:      0.9) 23 ( 47.9%) |************************************************
[      0.9:        1) 22 ( 45.8%) |**********************************************
Router Stats: total_nets_routed: 205 total_connections_routed: 205 total_heap_pushes: 7498 total_heap_pops: 4057 total_internal_heap_pushes: 0 total_internal_heap_pops: 0 total_external_heap_pushes: 7498 total_external_heap_pops: 4057 total_external_SOURCE_pushes: 205 total_external_SOURCE_pops: 205 total_internal_SOURCE_pushes: 0 total_internal_SOURCE_pops: 0 rt_node_SOURCE_pushes: 205 rt_node_SOURCE_high_fanout_pushes: 0 rt_node_SOURCE_entire_tree_pushes: 205 total_external_SINK_pushes: 822 total_external_SINK_pops: 799 total_internal_SINK_pushes: 0 total_internal_SINK_pops: 0 rt_node_SINK_pushes: 0 rt_node_SINK_high_fanout_pushes: 0 rt_node_SINK_entire_tree_pushes: 0 total_external_IPIN_pushes: 1564 total_external_IPIN_pops: 1309 total_internal_IPIN_pushes: 0 total_internal_IPIN_pops: 0 rt_node_IPIN_pushes: 0 rt_node_IPIN_high_fanout_pushes: 0 rt_node_IPIN_entire_tree_pushes: 0 total_external_OPIN_pushes: 205 total_external_OPIN_pops: 205 total_internal_OPIN_pushes: 0 total_internal_OPIN_pops: 0 rt_node_OPIN_pushes: 0 rt_node_OPIN_high_fanout_pushes: 0 rt_node_OPIN_entire_tree_pushes: 0 total_external_CHANX_pushes: 2269 total_external_CHANX_pops: 803 total_internal_CHANX_pushes: 0 total_internal_CHANX_pops: 0 rt_node_CHANX_pushes: 0 rt_node_CHANX_high_fanout_pushes: 0 rt_node_CHANX_entire_tree_pushes: 0 total_external_CHANY_pushes: 2433 total_external_CHANY_pops: 736 total_internal_CHANY_pushes: 0 total_internal_CHANY_pops: 0 rt_node_CHANY_pushes: 0 rt_node_CHANY_high_fanout_pushes: 0 rt_node_CHANY_entire_tree_pushes: 0 total_number_of_adding_all_rt: 205 total_number_of_adding_high_fanout_rt: 0 total_number_of_adding_all_rt_from_calling_high_fanout_rt: 0 
# Routing took 0.00 seconds (max_rss 64.6 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 64.6 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -4089134
Circuit successfully routed with a channel width factor of 100.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 64.6 MiB, delta_rss +0.0 MiB)
Found 41 mismatches between routing and packing results.
Fixed 29 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.00 seconds (max_rss 64.6 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         48                               0.333333                     0.666667   
       clb          1                                     32                           16   
   mult_36          0                                      0                            0   
    memory          0                                      0                            0   
Absorbed logical nets 18 out of 66 nets, 48 nets not absorbed.


Average number of bends per net: 0.979167  Maximum # of bends: 3

Number of global nets: 0
Number of routed nets (nonglobal): 48
Wire length results (in units of 1 clb segments)...
	Total wirelength: 139, average net length: 2.89583
	Maximum net length: 6

Wire length results in terms of physical segments...
	Total wiring segments used: 99, average wire segments per net: 2.06250
	Maximum segments used by a net: 4
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)  0 (  0.0%) |
[      0.9:        1)  0 (  0.0%) |
[      0.8:      0.9)  0 (  0.0%) |
[      0.7:      0.8)  0 (  0.0%) |
[      0.5:      0.6)  0 (  0.0%) |
[      0.4:      0.5)  0 (  0.0%) |
[      0.3:      0.4)  0 (  0.0%) |
[      0.2:      0.3)  2 ( 11.1%) |*******
[      0.1:      0.2)  2 ( 11.1%) |*******
[        0:      0.1) 14 ( 77.8%) |************************************************
Maximum routing channel utilization:      0.24 at (1,0)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0      24  10.250      100
                         1      10   3.500      100
                         2      10   3.250      100
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0      22   9.500      100
                         1      12   4.750      100
                         2       9   3.500      100

Total tracks in x-direction: 300, in y-direction: 300

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 107788
	Total used logic block area: 53894

Routing area (in minimum width transistor areas)...
	Total routing area: 46126.9, per logic tile: 2882.93

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      4    374
                                                      Y      4    374

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            4       0.131

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            4       0.134

Segment usage by type (index):              name type utilization
                               ----------------- ---- -----------
                               unnamed_segment_0    0       0.265

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  6.2e-10:  6.5e-10) 3 ( 18.8%) |*************************************************
[  6.5e-10:  6.9e-10) 0 (  0.0%) |
[  6.9e-10:  7.2e-10) 2 ( 12.5%) |*********************************
[  7.2e-10:  7.5e-10) 1 (  6.2%) |****************
[  7.5e-10:  7.9e-10) 3 ( 18.8%) |*************************************************
[  7.9e-10:  8.2e-10) 0 (  0.0%) |
[  8.2e-10:  8.5e-10) 0 (  0.0%) |
[  8.5e-10:  8.9e-10) 3 ( 18.8%) |*************************************************
[  8.9e-10:  9.2e-10) 1 (  6.2%) |****************
[  9.2e-10:  9.6e-10) 3 ( 18.8%) |*************************************************

Final critical path delay (least slack): 1.83896 ns, Fmax: 543.784 MHz
Final setup Worst Negative Slack (sWNS): -1.83896 ns
Final setup Total Negative Slack (sTNS): -26.1899 ns

Final setup slack histogram:
[ -1.8e-09: -1.8e-09) 3 ( 18.8%) |*************************************
[ -1.8e-09: -1.7e-09) 1 (  6.2%) |************
[ -1.7e-09: -1.7e-09) 1 (  6.2%) |************
[ -1.7e-09: -1.6e-09) 2 ( 12.5%) |*************************
[ -1.6e-09: -1.6e-09) 4 ( 25.0%) |*************************************************
[ -1.6e-09: -1.5e-09) 3 ( 18.8%) |*************************************
[ -1.5e-09: -1.5e-09) 1 (  6.2%) |************
[ -1.5e-09: -1.4e-09) 0 (  0.0%) |
[ -1.4e-09: -1.4e-09) 0 (  0.0%) |
[ -1.4e-09: -1.3e-09) 1 (  6.2%) |************

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Incr Slack updates 1 in 2.066e-06 sec
Full Max Req/Worst Slack updates 1 in 8.81e-07 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 1.942e-06 sec
Flow timing analysis took 0.00133783 seconds (0.00121453 STA, 0.000123296 slack) (28 full updates: 12 setup, 0 hold, 16 combined).
VPR succeeded
The entire flow of VPR took 0.08 seconds (max_rss 64.6 MiB)
Incr Slack updates 15 in 1.6484e-05 sec
Full Max Req/Worst Slack updates 1 in 9.35e-07 sec
Incr Max Req/Worst Slack updates 14 in 5.568e-06 sec
Incr Criticality updates 12 in 1.7171e-05 sec
Full Criticality updates 3 in 4.723e-06 sec
