// Seed: 3896415241
module module_0 (
    input wor id_0
);
endmodule
module module_1 #(
    parameter id_3 = 32'd83,
    parameter id_6 = 32'd90
) (
    input tri0 id_0,
    output tri0 id_1,
    input tri0 id_2,
    input wand _id_3,
    input wor id_4,
    input tri id_5,
    input tri0 _id_6,
    input tri id_7,
    input supply1 id_8
);
  wire [id_6 : 1] id_10;
  assign id_1  = 1;
  assign id_10 = id_2;
  wire [id_3 : id_6] id_11;
  xor primCall (id_1, id_8, id_5, id_10);
  module_0 modCall_1 (id_0);
  assign modCall_1.id_0 = 0;
endmodule
