	component soc_system is
		port (
			clk_clk                             : in    std_logic                     := 'X';             -- clk
			hps_0_f2h_sdram0_data_address       : in    std_logic_vector(28 downto 0) := (others => 'X'); -- address
			hps_0_f2h_sdram0_data_burstcount    : in    std_logic_vector(7 downto 0)  := (others => 'X'); -- burstcount
			hps_0_f2h_sdram0_data_waitrequest   : out   std_logic;                                        -- waitrequest
			hps_0_f2h_sdram0_data_readdata      : out   std_logic_vector(63 downto 0);                    -- readdata
			hps_0_f2h_sdram0_data_readdatavalid : out   std_logic;                                        -- readdatavalid
			hps_0_f2h_sdram0_data_read          : in    std_logic                     := 'X';             -- read
			hps_0_f2h_sdram0_data_writedata     : in    std_logic_vector(63 downto 0) := (others => 'X'); -- writedata
			hps_0_f2h_sdram0_data_byteenable    : in    std_logic_vector(7 downto 0)  := (others => 'X'); -- byteenable
			hps_0_f2h_sdram0_data_write         : in    std_logic                     := 'X';             -- write
			hps_0_f2h_sdram1_data_address       : in    std_logic_vector(28 downto 0) := (others => 'X'); -- address
			hps_0_f2h_sdram1_data_burstcount    : in    std_logic_vector(7 downto 0)  := (others => 'X'); -- burstcount
			hps_0_f2h_sdram1_data_waitrequest   : out   std_logic;                                        -- waitrequest
			hps_0_f2h_sdram1_data_writedata     : in    std_logic_vector(63 downto 0) := (others => 'X'); -- writedata
			hps_0_f2h_sdram1_data_byteenable    : in    std_logic_vector(7 downto 0)  := (others => 'X'); -- byteenable
			hps_0_f2h_sdram1_data_write         : in    std_logic                     := 'X';             -- write
			hps_0_f2h_sdram2_data_address       : in    std_logic_vector(28 downto 0) := (others => 'X'); -- address
			hps_0_f2h_sdram2_data_burstcount    : in    std_logic_vector(7 downto 0)  := (others => 'X'); -- burstcount
			hps_0_f2h_sdram2_data_waitrequest   : out   std_logic;                                        -- waitrequest
			hps_0_f2h_sdram2_data_readdata      : out   std_logic_vector(63 downto 0);                    -- readdata
			hps_0_f2h_sdram2_data_readdatavalid : out   std_logic;                                        -- readdatavalid
			hps_0_f2h_sdram2_data_read          : in    std_logic                     := 'X';             -- read
			hps_0_i2c1_out_data                 : out   std_logic;                                        -- out_data
			hps_0_i2c1_sda                      : in    std_logic                     := 'X';             -- sda
			hps_0_i2c1_clk_clk                  : out   std_logic;                                        -- clk
			hps_0_i2c1_scl_in_clk               : in    std_logic                     := 'X';             -- clk
			memory_mem_a                        : out   std_logic_vector(14 downto 0);                    -- mem_a
			memory_mem_ba                       : out   std_logic_vector(2 downto 0);                     -- mem_ba
			memory_mem_ck                       : out   std_logic;                                        -- mem_ck
			memory_mem_ck_n                     : out   std_logic;                                        -- mem_ck_n
			memory_mem_cke                      : out   std_logic;                                        -- mem_cke
			memory_mem_cs_n                     : out   std_logic;                                        -- mem_cs_n
			memory_mem_ras_n                    : out   std_logic;                                        -- mem_ras_n
			memory_mem_cas_n                    : out   std_logic;                                        -- mem_cas_n
			memory_mem_we_n                     : out   std_logic;                                        -- mem_we_n
			memory_mem_reset_n                  : out   std_logic;                                        -- mem_reset_n
			memory_mem_dq                       : inout std_logic_vector(31 downto 0) := (others => 'X'); -- mem_dq
			memory_mem_dqs                      : inout std_logic_vector(3 downto 0)  := (others => 'X'); -- mem_dqs
			memory_mem_dqs_n                    : inout std_logic_vector(3 downto 0)  := (others => 'X'); -- mem_dqs_n
			memory_mem_odt                      : out   std_logic;                                        -- mem_odt
			memory_mem_dm                       : out   std_logic_vector(3 downto 0);                     -- mem_dm
			memory_oct_rzqin                    : in    std_logic                     := 'X';             -- oct_rzqin
			reset_reset_n                       : in    std_logic                     := 'X'              -- reset_n
		);
	end component soc_system;

