{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 15 23:25:30 2018 " "Info: Processing started: Sat Dec 15 23:25:30 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projetinho2 -c projetinho2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off projetinho2 -c projetinho2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Info: Found entity 1: CPU" {  } { { "CPU.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/CPU.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorx.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file registradorx.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegistradorX " "Info: Found entity 1: RegistradorX" {  } { { "RegistradorX.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/RegistradorX.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradory.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file registradory.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegistradorY " "Info: Found entity 1: RegistradorY" {  } { { "RegistradorY.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/RegistradorY.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorz.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file registradorz.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegistradorZ " "Info: Found entity 1: RegistradorZ" {  } { { "RegistradorZ.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/RegistradorZ.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Info: Found entity 1: ULA" {  } { { "ULA.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/ULA.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file contador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Contador " "Info: Found entity 1: Contador" {  } { { "Contador.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Contador.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controle " "Info: Found entity 1: Controle" {  } { { "Controle.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Controle.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file memoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "Memoria.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Memoria.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Memoria " "Info: Elaborating entity \"Memoria\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Memoria.v(15) " "Warning (10270): Verilog HDL Case Statement warning at Memoria.v(15): incomplete case statement has no default case item" {  } { { "Memoria.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Memoria.v" 15 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memoria Memoria.v(14) " "Warning (10240): Verilog HDL Always Construct warning at Memoria.v(14): inferring latch(es) for variable \"memoria\", which holds its previous value in one or more paths through the always construct" {  } { { "Memoria.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Memoria.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "entrada Memoria.v(14) " "Warning (10240): Verilog HDL Always Construct warning at Memoria.v(14): inferring latch(es) for variable \"entrada\", which holds its previous value in one or more paths through the always construct" {  } { { "Memoria.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Memoria.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entrada\[0\] Memoria.v(14) " "Info (10041): Inferred latch for \"entrada\[0\]\" at Memoria.v(14)" {  } { { "Memoria.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Memoria.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entrada\[1\] Memoria.v(14) " "Info (10041): Inferred latch for \"entrada\[1\]\" at Memoria.v(14)" {  } { { "Memoria.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Memoria.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entrada\[2\] Memoria.v(14) " "Info (10041): Inferred latch for \"entrada\[2\]\" at Memoria.v(14)" {  } { { "Memoria.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Memoria.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entrada\[3\] Memoria.v(14) " "Info (10041): Inferred latch for \"entrada\[3\]\" at Memoria.v(14)" {  } { { "Memoria.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Memoria.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[0\] Memoria.v(14) " "Info (10041): Inferred latch for \"memoria\[0\]\" at Memoria.v(14)" {  } { { "Memoria.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Memoria.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[1\] Memoria.v(14) " "Info (10041): Inferred latch for \"memoria\[1\]\" at Memoria.v(14)" {  } { { "Memoria.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Memoria.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[2\] Memoria.v(14) " "Info (10041): Inferred latch for \"memoria\[2\]\" at Memoria.v(14)" {  } { { "Memoria.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Memoria.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[3\] Memoria.v(14) " "Info (10041): Inferred latch for \"memoria\[3\]\" at Memoria.v(14)" {  } { { "Memoria.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Memoria.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "memoria\[1\]\$latch " "Warning: Latch memoria\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA contador\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal contador\[1\]" {  } { { "Memoria.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Memoria.v" 3 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Memoria.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Memoria.v" 14 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "memoria\[2\]\$latch " "Warning: Latch memoria\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA contador\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal contador\[2\]" {  } { { "Memoria.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Memoria.v" 3 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Memoria.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Memoria.v" 14 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "entrada\[1\]\$latch " "Warning: Latch entrada\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA contador\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal contador\[0\]" {  } { { "Memoria.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Memoria.v" 3 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Memoria.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Memoria.v" 14 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "entrada\[2\]\$latch " "Warning: Latch entrada\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA contador\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal contador\[0\]" {  } { { "Memoria.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Memoria.v" 3 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Memoria.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Memoria.v" 14 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "memoria\[3\] GND " "Warning (13410): Pin \"memoria\[3\]\" is stuck at GND" {  } { { "Memoria.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Memoria.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "entrada\[0\] GND " "Warning (13410): Pin \"entrada\[0\]\" is stuck at GND" {  } { { "Memoria.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Memoria.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "entrada\[3\] GND " "Warning (13410): Pin \"entrada\[3\]\" is stuck at GND" {  } { { "Memoria.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Memoria.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "projetinho2 " "Warning: Ignored assignments for entity \"projetinho2\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity projetinho2 -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity projetinho2 -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity projetinho2 -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity projetinho2 -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Info: Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Info: Implemented 8 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "246 " "Info: Peak virtual memory: 246 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 15 23:25:31 2018 " "Info: Processing ended: Sat Dec 15 23:25:31 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
