Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "secureip" -o "/home/pedro/Documents/ISE/Comunicacion_Memoria_RP/Simulacion_isim_beh.exe" -prj "/home/pedro/Documents/ISE/Comunicacion_Memoria_RP/Simulacion_beh.prj" "work.Simulacion" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "/home/pedro/Documents/ISE/Comunicacion_Memoria_RP/SDA.vhd" into library work
Parsing VHDL file "/home/pedro/Documents/ISE/Comunicacion_Memoria_RP/Maquina_Estados.vhd" into library work
Parsing VHDL file "/home/pedro/Documents/ISE/Comunicacion_Memoria_RP/I2C_slave.vhd" into library work
Parsing VHDL file "/home/pedro/Documents/ISE/Comunicacion_Memoria_RP/DIV_FREQ.vhd" into library work
Parsing VHDL file "/home/pedro/Documents/ISE/Comunicacion_Memoria_RP/div_frec_lectura.vhd" into library work
Parsing VHDL file "/home/pedro/Documents/ISE/Comunicacion_Memoria_RP/Contador_Lectura.vhd" into library work
Parsing VHDL file "/home/pedro/Documents/ISE/Comunicacion_Memoria_RP/TOP.vhd" into library work
WARNING:HDLCompiler:946 - "/home/pedro/Documents/ISE/Comunicacion_Memoria_RP/TOP.vhd" Line 111: Actual for formal port rst_maquina is neither a static name nor a globally static expression
Parsing VHDL file "/home/pedro/Documents/ISE/Comunicacion_Memoria_RP/Simulacion.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 113704 KB
Fuse CPU Usage: 2260 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package vcomponents
Compiling architecture behavioral of entity Maquina_Estados [maquina_estados_default]
Compiling architecture behavioral of entity Contador_Lectura [contador_lectura_default]
Compiling architecture behavioral of entity DIV_FREQ [div_freq_default]
Compiling architecture behavioral of entity div_frec_lectura [div_frec_lectura_default]
Compiling architecture arch of entity debounce [\debounce(4)\]
Compiling architecture arch of entity I2C_slave [\I2C_slave(('0','0','0','1','0',...]
Compiling architecture behavioral of entity TOP [top_default]
Compiling architecture behavior of entity simulacion
Time Resolution for simulation is 1ps.
Compiled 21 VHDL Units
Built simulation executable /home/pedro/Documents/ISE/Comunicacion_Memoria_RP/Simulacion_isim_beh.exe
Fuse Memory Usage: 428684 KB
Fuse CPU Usage: 2700 ms
GCC CPU Usage: 590 ms
