# FPGA_code

File Name  :   Function

Dither    :    Dither (arbitrary) phase lock

  constrs_1/imports/.Xilinx

      Nexys4_Master.xdc : Pin constraint file

  sources_1
  
      imports/new
      
          APD_counter_synchronized_triangle.vhd	: Count signal from APD. Count timing is synchronized with sine/triangle wave generated by FPGA
          ASCII_integer.vhd	: Convert ASCII code to integer
          FPGA_PC_read.vhd	: Transmit data from FPGA to PC          
          PCsent_integer_to_ASCII.vhd	: Integer to ASCII code	          
          Pmod3.vhd	: Digital to analog conversion          
          UARAT_receiver.vhd	: Decode ASCII code from PC          
          UART.vhd	: Decode ASCII code from PC	          
          clk_UART_receiver.vhd	: Generate clock signal for UART communication	          
          control_PID.vhd	: Convert decoded code to paramters used for functions	          
          divja.vhd	: Generate 50MHz clock	          
          segment.vhd	: Display on Nexys4	          
          setexpectedcount.vhd	: Set expected count
      
      new
      
        Arbitrary_lock.vhd : Arbitrary phase lock
        DitherLock.vhd : Dither phase lock (Not used if Arbitrary_lock.vhd is used)
        main_Lock.vhd : Main module
        sine_wave.vhd : Generate sine wave for modulation
        std_vector_to_floating.vhd : Convert std logic vector to floating point

Dolinar   :    Dolinar project

    constrs_1/imports/.Xilinx
    
        Nexys4_Master.xdc : Pin constraint file
        
    sources_1    
        
        imports/new
            
            AMPMOD_lock.vhd	: Amplitude modulator DC lock
            ASCII_integer.vhd : Convert ASCII code to integer
            DAC_AMPMOD.vhd : DAC for amplitude modulator
            DAC_AMPMOD_LOCK.vhd : DAC for amplitude modulator DC lock
            FPGA_PC_read.vhd : Transmit data from FPGA to PC
            PCsent_integer_to_ASCII.vhd	: Integer to ASCII code
            UART.vhd	: Decode ASCII code from PC	
            clk_UART_receiver.vhd	: Generate clock signal for UART communication
            control_PID.vhd	: Convert decoded code to paramters used for functions
            integer_ASCII.vhd : Convert integer to ASCII code
            phase_lock.vhd : DC phase lock
            segment.vhd : Display on Nexys4
            triangle_wave.vhd : Generate triangle wave
            
        new
        
            Analog_digital_conv.vhd : Analog to digital conversion
            DAC.vhd : Digital to analog conversion
            Dolinar.vhd: Main module
            Photon_counter.vhd : Counting digital signal from photon counter
            Photon_counter_AMPlock.vhd : Counting digital signal from photon counter, used for amplitude modulator DC lock
            Photon_counter_Analog.vhd : Counting analog signal
            Photon_counter_measurement.vhd : For measuring experimental data
            Photon_counter_synchronized_triangle.vhd : Counting digital signal from photon counter, synchronized to wave generation
            clk_50MHz.vhd : Generate 50MHz clock
            clk_ADC.vhd : Generate clock signal for ADC
        
        
        
