
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 3.69

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock clk
No launch/capture paths found.


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: srca[144] (input port clocked by clk)
Endpoint: result[112] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 ^ input external delay
     1    0.02    0.00    0.00    4.00 ^ srca[144] (in)
                                         srca[144] (net)
                  0.00    0.00    4.00 ^ input57/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     1    0.03    0.14    0.17    4.17 ^ input57/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         net57 (net)
                  0.14    0.00    4.17 ^ _4032_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi222_4)
     3    0.04    0.12    0.10    4.26 v _4032_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi222_4)
                                         _1291_ (net)
                  0.12    0.00    4.26 v _4035_/B (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     1    0.01    0.16    0.14    4.40 ^ _4035_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _1294_ (net)
                  0.16    0.00    4.40 ^ _4036_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.00    0.04    0.14    4.54 ^ _4036_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         net299 (net)
                  0.04    0.00    4.54 ^ output299/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.10    0.57    5.10 ^ output299/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         result[112] (net)
                  0.10    0.00    5.10 ^ result[112] (out)
                                  5.10   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                         -4.00   -4.00   output external delay
                                 -4.00   data required time
-----------------------------------------------------------------------------
                                 -4.00   data required time
                                 -5.10   data arrival time
-----------------------------------------------------------------------------
                                  9.10   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: is_greater_osize_vector[3] (input port clocked by clk)
Endpoint: result[122] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 v input external delay
     1    0.01    0.00    0.00    4.00 v is_greater_osize_vector[3] (in)
                                         is_greater_osize_vector[3] (net)
                  0.00    0.00    4.00 v input3/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.19    0.71    4.71 v input3/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net3 (net)
                  0.19    0.00    4.71 v _2201_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     2    0.03    0.12    0.26    4.97 v _2201_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _1633_ (net)
                  0.12    0.00    4.97 v _2202_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
    41    1.00    1.09    0.81    5.78 v _2202_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _1634_ (net)
                  1.09    0.00    5.78 v _3567_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi222_2)
     1    0.01    0.48    0.59    6.37 ^ _3567_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi222_2)
                                         _0861_ (net)
                  0.48    0.00    6.37 ^ _3568_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     5    0.08    0.34    0.36    6.73 ^ _3568_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _0862_ (net)
                  0.34    0.00    6.73 ^ _3607_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.08    0.30    7.03 v _3607_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _0900_ (net)
                  0.08    0.00    7.03 v _3608_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.02    0.12    0.29    7.32 v _3608_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _0901_ (net)
                  0.12    0.00    7.32 v _3609_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     4    0.06    0.26    0.35    7.67 ^ _3609_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0902_ (net)
                  0.26    0.00    7.67 ^ _3614_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
     3    0.05    0.31    0.14    7.81 v _3614_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
                                         _0907_ (net)
                  0.31    0.00    7.81 v _3615_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     3    0.07    0.29    0.52    8.33 ^ _3615_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _0908_ (net)
                  0.29    0.00    8.33 ^ _3732_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     1    0.01    0.50    0.15    8.48 v _3732_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _1018_ (net)
                  0.50    0.00    8.48 v _3733_/C (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.32    0.27    8.75 ^ _3733_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _1019_ (net)
                  0.32    0.00    8.75 ^ _3743_/A1 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.06    0.25    0.35    9.10 ^ _3743_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _1029_ (net)
                  0.25    0.00    9.10 ^ _3744_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_4)
     3    0.13    0.22    0.46    9.56 v _3744_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_4)
                                         net393 (net)
                  0.22    0.00    9.56 v _3747_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
     3    0.04    0.42    0.29    9.85 ^ _3747_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
                                         _1032_ (net)
                  0.42    0.00    9.85 ^ _4062_/B (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     2    0.03    0.21    0.16   10.01 v _4062_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _1317_ (net)
                  0.21    0.00   10.01 v _4063_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.03    0.14    0.40   10.41 ^ _4063_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _1318_ (net)
                  0.14    0.00   10.41 ^ _4064_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     2    0.03    0.14    0.23   10.64 ^ _4064_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _1319_ (net)
                  0.14    0.00   10.64 ^ _4213_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.09    0.24   10.88 v _4213_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _1453_ (net)
                  0.09    0.00   10.88 v _4217_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.31    0.22   11.10 ^ _4217_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _1457_ (net)
                  0.31    0.00   11.10 ^ _4219_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.06    0.19    0.39   11.49 v _4219_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         net310 (net)
                  0.19    0.00   11.49 v output310/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.03    0.24    0.82   12.31 v output310/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         result[122] (net)
                  0.24    0.00   12.31 v result[122] (out)
                                 12.31   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                         -4.00   16.00   output external delay
                                 16.00   data required time
-----------------------------------------------------------------------------
                                 16.00   data required time
                                -12.31   data arrival time
-----------------------------------------------------------------------------
                                  3.69   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: is_greater_osize_vector[3] (input port clocked by clk)
Endpoint: result[122] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 v input external delay
     1    0.01    0.00    0.00    4.00 v is_greater_osize_vector[3] (in)
                                         is_greater_osize_vector[3] (net)
                  0.00    0.00    4.00 v input3/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.19    0.71    4.71 v input3/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net3 (net)
                  0.19    0.00    4.71 v _2201_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     2    0.03    0.12    0.26    4.97 v _2201_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _1633_ (net)
                  0.12    0.00    4.97 v _2202_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
    41    1.00    1.09    0.81    5.78 v _2202_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _1634_ (net)
                  1.09    0.00    5.78 v _3567_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi222_2)
     1    0.01    0.48    0.59    6.37 ^ _3567_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi222_2)
                                         _0861_ (net)
                  0.48    0.00    6.37 ^ _3568_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     5    0.08    0.34    0.36    6.73 ^ _3568_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _0862_ (net)
                  0.34    0.00    6.73 ^ _3607_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.08    0.30    7.03 v _3607_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _0900_ (net)
                  0.08    0.00    7.03 v _3608_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.02    0.12    0.29    7.32 v _3608_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _0901_ (net)
                  0.12    0.00    7.32 v _3609_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     4    0.06    0.26    0.35    7.67 ^ _3609_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0902_ (net)
                  0.26    0.00    7.67 ^ _3614_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
     3    0.05    0.31    0.14    7.81 v _3614_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
                                         _0907_ (net)
                  0.31    0.00    7.81 v _3615_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     3    0.07    0.29    0.52    8.33 ^ _3615_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _0908_ (net)
                  0.29    0.00    8.33 ^ _3732_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     1    0.01    0.50    0.15    8.48 v _3732_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _1018_ (net)
                  0.50    0.00    8.48 v _3733_/C (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.32    0.27    8.75 ^ _3733_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _1019_ (net)
                  0.32    0.00    8.75 ^ _3743_/A1 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.06    0.25    0.35    9.10 ^ _3743_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _1029_ (net)
                  0.25    0.00    9.10 ^ _3744_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_4)
     3    0.13    0.22    0.46    9.56 v _3744_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_4)
                                         net393 (net)
                  0.22    0.00    9.56 v _3747_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
     3    0.04    0.42    0.29    9.85 ^ _3747_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
                                         _1032_ (net)
                  0.42    0.00    9.85 ^ _4062_/B (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     2    0.03    0.21    0.16   10.01 v _4062_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _1317_ (net)
                  0.21    0.00   10.01 v _4063_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.03    0.14    0.40   10.41 ^ _4063_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _1318_ (net)
                  0.14    0.00   10.41 ^ _4064_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     2    0.03    0.14    0.23   10.64 ^ _4064_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _1319_ (net)
                  0.14    0.00   10.64 ^ _4213_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.09    0.24   10.88 v _4213_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _1453_ (net)
                  0.09    0.00   10.88 v _4217_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.31    0.22   11.10 ^ _4217_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _1457_ (net)
                  0.31    0.00   11.10 ^ _4219_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.06    0.19    0.39   11.49 v _4219_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         net310 (net)
                  0.19    0.00   11.49 v output310/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.03    0.24    0.82   12.31 v output310/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         result[122] (net)
                  0.24    0.00   12.31 v result[122] (out)
                                 12.31   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                         -4.00   16.00   output external delay
                                 16.00   data required time
-----------------------------------------------------------------------------
                                 16.00   data required time
                                -12.31   data arrival time
-----------------------------------------------------------------------------
                                  3.69   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.7544956207275391

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2695

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.20393885672092438

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9141

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
12.3114

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
3.6886

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
29.960849

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          1.86e-02   1.38e-02   6.09e-07   3.25e-02 100.0%
Clock                  0.00e+00   0.00e+00   1.33e-07   1.33e-07   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.86e-02   1.38e-02   7.42e-07   3.25e-02 100.0%
                          57.3%      42.7%       0.0%
