/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire [5:0] _07_;
  wire [8:0] _08_;
  reg [16:0] _09_;
  wire [6:0] _10_;
  wire [3:0] _11_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [9:0] celloutsig_0_11z;
  wire [26:0] celloutsig_0_12z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire [2:0] celloutsig_0_24z;
  wire [5:0] celloutsig_0_29z;
  wire [4:0] celloutsig_0_2z;
  wire [6:0] celloutsig_0_30z;
  wire celloutsig_0_3z;
  wire [46:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire [12:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [9:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [7:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = celloutsig_0_4z[42] ? celloutsig_0_0z : celloutsig_0_2z[4];
  assign celloutsig_0_9z = in_data[2] ? celloutsig_0_3z : celloutsig_0_5z;
  assign celloutsig_1_4z = ~((_01_ | in_data[191]) & _02_);
  assign celloutsig_0_22z = ~((celloutsig_0_17z | celloutsig_0_4z[13]) & _03_);
  assign celloutsig_1_10z = celloutsig_1_6z | ~(_05_);
  reg [5:0] _17_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _17_ <= 6'h00;
    else _17_ <= in_data[173:168];
  assign { _07_[5:4], _02_, _05_, _07_[1:0] } = _17_;
  reg [8:0] _18_;
  always_ff @(negedge clkin_data[64], negedge clkin_data[128])
    if (!clkin_data[128]) _18_ <= 9'h000;
    else _18_ <= celloutsig_1_0z[9:1];
  assign { _08_[8:2], _01_, _08_[0] } = _18_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _09_ <= 17'h00000;
    else _09_ <= { celloutsig_1_0z[12:1], celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_6z };
  reg [6:0] _20_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[96])
    if (clkin_data[96]) _20_ <= 7'h00;
    else _20_ <= in_data[37:31];
  assign { _03_, _10_[5], _04_, _06_, _10_[2:0] } = _20_;
  reg [3:0] _21_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _21_ <= 4'h0;
    else _21_ <= { celloutsig_0_4z[39:38], celloutsig_0_7z, celloutsig_0_0z };
  assign { _11_[3:2], _00_, _11_[0] } = _21_;
  assign celloutsig_1_9z = _09_[11:6] >= { celloutsig_1_0z[4:0], celloutsig_1_4z };
  assign celloutsig_1_16z = { _08_[7], _07_[5:4], _02_, _05_, _07_[1:0], celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_5z } >= _09_[11:0];
  assign celloutsig_0_6z = celloutsig_0_4z[40:16] >= { celloutsig_0_4z[18:1], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_17z = celloutsig_0_12z[18:15] >= in_data[89:86];
  assign celloutsig_0_5z = { in_data[3], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z } <= { celloutsig_0_4z[21:16], celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_18z = - { _09_[4:0], celloutsig_1_16z, celloutsig_1_15z, celloutsig_1_15z };
  assign celloutsig_0_30z = - { celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_24z, celloutsig_0_22z };
  assign celloutsig_0_0z = ~^ in_data[27:18];
  assign celloutsig_1_6z = ~^ { celloutsig_1_0z[7:6], celloutsig_1_4z };
  assign celloutsig_1_11z = ~^ { _07_[4], _02_, _05_, _07_[1:0] };
  assign celloutsig_1_19z = ~^ { in_data[118:113], celloutsig_1_12z, celloutsig_1_14z };
  assign celloutsig_0_3z = ~^ in_data[58:56];
  assign celloutsig_1_14z = ^ _08_[4:2];
  assign celloutsig_1_15z = ^ celloutsig_1_5z;
  assign celloutsig_0_1z = ^ { in_data[40:28], celloutsig_0_0z };
  assign celloutsig_0_10z = ^ { celloutsig_0_4z[22:18], _03_, _10_[5], _04_, _06_, _10_[2:0], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_12z = in_data[26:0] <<< { in_data[22:9], celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_2z = in_data[29:25] <<< { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_29z = { celloutsig_0_12z[5:1], celloutsig_0_1z } <<< { celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_1_0z = in_data[138:126] <<< in_data[138:126];
  assign celloutsig_0_4z = { in_data[64:27], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z } ~^ { in_data[93:58], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_5z = in_data[149:147] ~^ { _08_[5:4], celloutsig_1_4z };
  assign celloutsig_1_12z = { _08_[7:2], _01_, _08_[0], celloutsig_1_6z, celloutsig_1_11z } ~^ { celloutsig_1_9z, _08_[8:2], _01_, _08_[0] };
  assign celloutsig_0_11z = { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_1z } ~^ { _03_, _10_[5], _04_, _06_, _10_[2:0], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_24z = { celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_9z } ~^ { _11_[3:2], _00_ };
  assign _07_[3:2] = { _02_, _05_ };
  assign _08_[1] = _01_;
  assign { _10_[6], _10_[4:3] } = { _03_, _04_, _06_ };
  assign _11_[1] = _00_;
  assign { out_data[135:128], out_data[96], out_data[37:32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
