{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648709192447 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648709192454 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 31 12:16:32 2022 " "Processing started: Thu Mar 31 12:16:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648709192454 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648709192454 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips -c mips " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips -c mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648709192454 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1648709193007 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1648709193007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modified_mips.v 10 10 " "Found 10 design units, including 10 entities, in source file modified_mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 log_barrel_shifter_left " "Found entity 1: log_barrel_shifter_left" {  } { { "modified_mips.v" "" { Text "D:/Documents/Quartus Projects/EE705_Unit23_MIPS_Verilog/modified_mips.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648709208843 ""} { "Info" "ISGN_ENTITY_NAME" "2 data_memory " "Found entity 2: data_memory" {  } { { "modified_mips.v" "" { Text "D:/Documents/Quartus Projects/EE705_Unit23_MIPS_Verilog/modified_mips.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648709208843 ""} { "Info" "ISGN_ENTITY_NAME" "3 ALUControl " "Found entity 3: ALUControl" {  } { { "modified_mips.v" "" { Text "D:/Documents/Quartus Projects/EE705_Unit23_MIPS_Verilog/modified_mips.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648709208843 ""} { "Info" "ISGN_ENTITY_NAME" "4 JR_Control " "Found entity 4: JR_Control" {  } { { "modified_mips.v" "" { Text "D:/Documents/Quartus Projects/EE705_Unit23_MIPS_Verilog/modified_mips.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648709208843 ""} { "Info" "ISGN_ENTITY_NAME" "5 control " "Found entity 5: control" {  } { { "modified_mips.v" "" { Text "D:/Documents/Quartus Projects/EE705_Unit23_MIPS_Verilog/modified_mips.v" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648709208843 ""} { "Info" "ISGN_ENTITY_NAME" "6 alu " "Found entity 6: alu" {  } { { "modified_mips.v" "" { Text "D:/Documents/Quartus Projects/EE705_Unit23_MIPS_Verilog/modified_mips.v" 252 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648709208843 ""} { "Info" "ISGN_ENTITY_NAME" "7 register_file " "Found entity 7: register_file" {  } { { "modified_mips.v" "" { Text "D:/Documents/Quartus Projects/EE705_Unit23_MIPS_Verilog/modified_mips.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648709208843 ""} { "Info" "ISGN_ENTITY_NAME" "8 instr_mem " "Found entity 8: instr_mem" {  } { { "modified_mips.v" "" { Text "D:/Documents/Quartus Projects/EE705_Unit23_MIPS_Verilog/modified_mips.v" 330 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648709208843 ""} { "Info" "ISGN_ENTITY_NAME" "9 mips_16 " "Found entity 9: mips_16" {  } { { "modified_mips.v" "" { Text "D:/Documents/Quartus Projects/EE705_Unit23_MIPS_Verilog/modified_mips.v" 374 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648709208843 ""} { "Info" "ISGN_ENTITY_NAME" "10 tb_mips16 " "Found entity 10: tb_mips16" {  } { { "modified_mips.v" "" { Text "D:/Documents/Quartus Projects/EE705_Unit23_MIPS_Verilog/modified_mips.v" 480 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648709208843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648709208843 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips_16 " "Elaborating entity \"mips_16\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1648709208879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_mem instr_mem:instrucion_memory " "Elaborating entity \"instr_mem\" for hierarchy \"instr_mem:instrucion_memory\"" {  } { { "modified_mips.v" "instrucion_memory" { Text "D:/Documents/Quartus Projects/EE705_Unit23_MIPS_Verilog/modified_mips.v" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648709208895 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 modified_mips.v(344) " "Net \"rom.data_a\" at modified_mips.v(344) has no driver or initial value, using a default initial value '0'" {  } { { "modified_mips.v" "" { Text "D:/Documents/Quartus Projects/EE705_Unit23_MIPS_Verilog/modified_mips.v" 344 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1648709208897 "|mips_16|instr_mem:instrucion_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 modified_mips.v(344) " "Net \"rom.waddr_a\" at modified_mips.v(344) has no driver or initial value, using a default initial value '0'" {  } { { "modified_mips.v" "" { Text "D:/Documents/Quartus Projects/EE705_Unit23_MIPS_Verilog/modified_mips.v" 344 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1648709208897 "|mips_16|instr_mem:instrucion_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 modified_mips.v(344) " "Net \"rom.we_a\" at modified_mips.v(344) has no driver or initial value, using a default initial value '0'" {  } { { "modified_mips.v" "" { Text "D:/Documents/Quartus Projects/EE705_Unit23_MIPS_Verilog/modified_mips.v" 344 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1648709208897 "|mips_16|instr_mem:instrucion_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:control_unit " "Elaborating entity \"control\" for hierarchy \"control:control_unit\"" {  } { { "modified_mips.v" "control_unit" { Text "D:/Documents/Quartus Projects/EE705_Unit23_MIPS_Verilog/modified_mips.v" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648709208904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:reg_file " "Elaborating entity \"register_file\" for hierarchy \"register_file:reg_file\"" {  } { { "modified_mips.v" "reg_file" { Text "D:/Documents/Quartus Projects/EE705_Unit23_MIPS_Verilog/modified_mips.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648709208912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JR_Control JR_Control:JRControl_unit " "Elaborating entity \"JR_Control\" for hierarchy \"JR_Control:JRControl_unit\"" {  } { { "modified_mips.v" "JRControl_unit" { Text "D:/Documents/Quartus Projects/EE705_Unit23_MIPS_Verilog/modified_mips.v" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648709208935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl ALUControl:ALU_Control_unit " "Elaborating entity \"ALUControl\" for hierarchy \"ALUControl:ALU_Control_unit\"" {  } { { "modified_mips.v" "ALU_Control_unit" { Text "D:/Documents/Quartus Projects/EE705_Unit23_MIPS_Verilog/modified_mips.v" 439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648709208940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_unit " "Elaborating entity \"alu\" for hierarchy \"alu:alu_unit\"" {  } { { "modified_mips.v" "alu_unit" { Text "D:/Documents/Quartus Projects/EE705_Unit23_MIPS_Verilog/modified_mips.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648709208947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "log_barrel_shifter_left alu:alu_unit\|log_barrel_shifter_left:shifter_left " "Elaborating entity \"log_barrel_shifter_left\" for hierarchy \"alu:alu_unit\|log_barrel_shifter_left:shifter_left\"" {  } { { "modified_mips.v" "shifter_left" { Text "D:/Documents/Quartus Projects/EE705_Unit23_MIPS_Verilog/modified_mips.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648709208964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:datamem " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:datamem\"" {  } { { "modified_mips.v" "datamem" { Text "D:/Documents/Quartus Projects/EE705_Unit23_MIPS_Verilog/modified_mips.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648709208977 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "data_memory:datamem\|ram " "RAM logic \"data_memory:datamem\|ram\" is uninferred due to asynchronous read logic" {  } { { "modified_mips.v" "ram" { Text "D:/Documents/Quartus Projects/EE705_Unit23_MIPS_Verilog/modified_mips.v" 78 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1648709209525 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "instr_mem:instrucion_memory\|rom " "RAM logic \"instr_mem:instrucion_memory\|rom\" is uninferred due to inappropriate RAM size" {  } { { "modified_mips.v" "rom" { Text "D:/Documents/Quartus Projects/EE705_Unit23_MIPS_Verilog/modified_mips.v" 344 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1648709209525 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1648709209525 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1648709220602 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1648709225218 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1648709225794 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648709225794 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6311 " "Implemented 6311 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1648709226314 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1648709226314 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6276 " "Implemented 6276 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1648709226314 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1648709226314 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1648709226314 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648709226350 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 31 12:17:06 2022 " "Processing ended: Thu Mar 31 12:17:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648709226350 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648709226350 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648709226350 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1648709226350 ""}
