
---------- Begin Simulation Statistics ----------
final_tick                                36096400000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    672                       # Simulator instruction rate (inst/s)
host_mem_usage                               10703540                       # Number of bytes of host memory used
host_op_rate                                      687                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 25156.60                       # Real time elapsed on the host
host_tick_rate                                1161093                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16907969                       # Number of instructions simulated
sim_ops                                      17291871                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.029209                       # Number of seconds simulated
sim_ticks                                 29209143750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.843031                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  841181                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               859725                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1137                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7560                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            871080                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               8136                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           10388                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2252                       # Number of indirect misses.
system.cpu.branchPred.lookups                  956429                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   31508                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1261                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5735961                       # Number of instructions committed
system.cpu.committedOps                       5805958                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.062348                       # CPI: cycles per instruction
system.cpu.discardedOps                         18578                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3154397                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            197017                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1576970                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5097019                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.326547                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     1006                       # number of quiesce instructions executed
system.cpu.numCycles                         17565507                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      1006                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3992017     68.76%     68.76% # Class of committed instruction
system.cpu.op_class_0::IntMult                   4137      0.07%     68.83% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::MemRead                 203274      3.50%     72.33% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1606530     27.67%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5805958                       # Class of committed instruction
system.cpu.quiesceCycles                     29169123                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        12468488                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          988                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1475222                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  36096400000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  36096400000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  36096400000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  36096400000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              471334                       # Transaction distribution
system.membus.trans_dist::ReadResp             472224                       # Transaction distribution
system.membus.trans_dist::WriteReq             275353                       # Transaction distribution
system.membus.trans_dist::WriteResp            275353                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          623                       # Transaction distribution
system.membus.trans_dist::WriteClean                4                       # Transaction distribution
system.membus.trans_dist::CleanEvict              345                       # Transaction distribution
system.membus.trans_dist::ReadExReq               276                       # Transaction distribution
system.membus.trans_dist::ReadExResp              276                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            283                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           607                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       736541                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        736541                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          651                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          651                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         4132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1475683                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        16160                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1496027                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1473082                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1473082                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2969760                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        18112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        18112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         8264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        95232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        22768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       127672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     47138284                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     47138284                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                47284068                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2221362                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000011                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.003287                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2221338    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      24      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2221362                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3807828253                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              13.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            20499000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              622937                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             4012000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  36096400000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           16220080                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2887054005                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              9.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1423250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  36096400000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  36096400000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  36096400000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  36096400000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       566784                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       566784                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       982985                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       982985                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        10080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        16160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        57424                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        98384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2949120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2973696                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      3099538                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        22768                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       918504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1573864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     47185920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     47579136                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     49356508                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         5225528250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             17.9                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   4231813462                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         14.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2684105000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          9.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  36096400000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  36096400000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  36096400000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2243681                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      1682761                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      2243681                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      6170123                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      2243681                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      1682761                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      3926442                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2243681                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      3926442                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      3926442                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     10096564                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  36096400000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  36096400000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  36096400000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  36096400000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  36096400000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  36096400000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  36096400000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      1682761                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      3926442                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        5609202                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      1682761                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       578586                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       2261347                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      1682761                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      5609202                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       578586                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total       7870549                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  36096400000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       470301                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       470301                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       266240                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       266240                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8232                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1462272                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1473082                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       263144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     46792704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     47138284                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       915905                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       915905    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       915905                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2158088875                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          7.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2617732000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          9.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  36096400000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1100904575                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma      8974724                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     13462086                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1123341385                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     22436810                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     22471046                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     44907855                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1123341385                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     31445769                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     13462086                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1168249240                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  36096400000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  36096400000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  36096400000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  36096400000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31719424                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16711680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     49020928                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     30474240                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     48431104                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7929856                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       522240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8470528                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       952320                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5441536                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     20193129                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1085941590                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    572138648                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1678273366                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    614768586                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1043311651                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1658080237                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     20193129                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1700710176                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1615450299                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3336353603                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  36096400000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  36096400000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  36096400000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  36096400000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  36096400000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  36096400000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  36096400000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  36096400000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  36096400000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  36096400000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  36096400000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  36096400000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  36096400000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  36096400000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  36096400000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  36096400000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  36096400000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  36096400000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  36096400000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        18112                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        19520                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        18112                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        18112                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          283                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           22                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          305                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       620080                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        48204                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         668284                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       620080                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       620080                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       620080                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        48204                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        668284                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  36096400000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  36096400000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  36096400000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  36096400000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  36096400000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  36096400000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  36096400000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  36096400000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  36096400000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  36096400000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  36096400000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  36096400000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  36096400000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  36096400000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     30081024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          55104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           30154028                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        40128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16711680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17079488                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       470016                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             861                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              471162                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          627                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       261120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             266867                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        34236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1029849566                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       578586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1886533                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1032348920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1373816                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma      8974724                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    572138648                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      2243681                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            584730869                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1373816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma      9008960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1601988213                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      2243681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       578586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1886533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1617079789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       627.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    731054.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       861.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006457258500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          417                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          417                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              853218                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             285274                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      471162                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     266867                       # Number of write requests accepted
system.mem_ctrls.readBursts                    471162                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   266867                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     82                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             29398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             29488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             29470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             29454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             29469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             29456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            29421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            29407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            29418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16679                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15211172775                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2355400000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             27577022775                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32290.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58540.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       421                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   439504                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  248441                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                471161                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               266867                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1289                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     666                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1486                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  416531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16629                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   16411                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  43986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  42324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    853                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        50012                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    944.349356                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   873.742310                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   226.559894                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1116      2.23%      2.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1039      2.08%      4.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          812      1.62%      5.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          642      1.28%      7.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1106      2.21%      9.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          732      1.46%     10.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          731      1.46%     12.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          742      1.48%     13.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        43092     86.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        50012                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          417                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1129.717026                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    982.715195                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           160     38.37%     38.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.24%     38.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           62     14.87%     53.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.48%     53.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          186     44.60%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.24%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.24%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            2      0.48%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.24%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.24%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           417                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          417                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     639.995204                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    267.201207                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    480.665234                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            122     29.26%     29.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            18      4.32%     33.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            11      2.64%     36.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            4      0.96%     37.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.24%     37.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.48%     37.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.24%     38.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      0.72%     38.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.24%     39.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.24%     39.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.24%     39.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           16      3.84%     43.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          236     56.59%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           417                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               30149120                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5248                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17080192                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                30154028                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17079488                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1032.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       584.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1032.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    584.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.63                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   29209013750                       # Total gap between requests
system.mem_ctrls.avgGap                      39577.05                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     30075776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        55104                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        41792                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16710720                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 34235.854654246752                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1029669895.749682903290                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 578585.943656770163                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1886532.534867613111                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1430784.837710280437                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 8974723.882482862100                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 572105781.087814331055                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 2243680.970620715525                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       470016                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          861                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          627                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       261120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1362540                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  27520093010                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     18891965                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     36675260                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  37117857130                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   2013783375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 517902562000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2392647625                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     68127.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58551.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     71290.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42596.12                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  59199134.18                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    491646.33                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1983389.10                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   2336569.95                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18857545920                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1580040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8771918080                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  36096400000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                2012                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          1006                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     18122343.315109                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    111051713.284921                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         1006    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1706625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545335375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            1006                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     17865322625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  18231077375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  36096400000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2904519                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2904519                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2904519                       # number of overall hits
system.cpu.icache.overall_hits::total         2904519                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          283                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            283                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          283                       # number of overall misses
system.cpu.icache.overall_misses::total           283                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     12311250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     12311250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     12311250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     12311250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2904802                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2904802                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2904802                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2904802                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000097                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000097                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000097                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000097                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43502.650177                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43502.650177                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43502.650177                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43502.650177                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          283                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          283                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          283                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          283                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     11862375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11862375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     11862375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11862375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000097                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000097                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000097                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000097                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41916.519435                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41916.519435                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41916.519435                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41916.519435                       # average overall mshr miss latency
system.cpu.icache.replacements                     85                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2904519                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2904519                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          283                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           283                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     12311250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     12311250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2904802                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2904802                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000097                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000097                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43502.650177                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43502.650177                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          283                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          283                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     11862375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11862375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000097                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000097                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41916.519435                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41916.519435                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  36096400000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           442.386621                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              788880                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                85                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           9280.941176                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   442.386621                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.864036                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.864036                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          444                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          442                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5809887                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5809887                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  36096400000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  36096400000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  36096400000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       323256                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           323256                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       323256                       # number of overall hits
system.cpu.dcache.overall_hits::total          323256                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1127                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1127                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1127                       # number of overall misses
system.cpu.dcache.overall_misses::total          1127                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     84373500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     84373500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     84373500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     84373500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       324383                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       324383                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       324383                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       324383                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003474                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003474                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003474                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003474                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74865.572316                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74865.572316                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74865.572316                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74865.572316                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          623                       # number of writebacks
system.cpu.dcache.writebacks::total               623                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          244                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          244                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          244                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          244                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          883                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          883                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          883                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          883                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        10146                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        10146                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     65880500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     65880500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     65880500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     65880500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     22458250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     22458250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002722                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002722                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002722                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002722                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74609.852775                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74609.852775                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74609.852775                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74609.852775                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2213.507786                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2213.507786                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    883                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       200882                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          200882                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          611                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           611                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     47938500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     47938500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       201493                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       201493                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003032                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003032                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78459.083470                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78459.083470                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          607                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          607                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1033                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1033                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     46800875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     46800875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     22458250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     22458250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003013                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003013                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77101.935750                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77101.935750                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21740.803485                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21740.803485                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       122374                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         122374                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          516                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          516                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     36435000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     36435000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       122890                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       122890                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004199                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004199                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70610.465116                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70610.465116                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          240                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          240                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          276                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          276                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         9113                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         9113                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     19079625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     19079625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002246                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002246                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69129.076087                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69129.076087                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       736541                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       736541                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   7662747625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   7662747625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10403.694601                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10403.694601                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       180302                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       180302                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       556239                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       556239                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   7434622628                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   7434622628                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13365.878027                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13365.878027                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  36096400000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.450909                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               16262                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               887                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.333709                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.450909                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996974                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996974                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           67                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          438                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7190743                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7190743                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  36096400000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  36096400000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                36096633125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    672                       # Simulator instruction rate (inst/s)
host_mem_usage                               10703540                       # Number of bytes of host memory used
host_op_rate                                      687                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 25156.69                       # Real time elapsed on the host
host_tick_rate                                1161098                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16907978                       # Number of instructions simulated
sim_ops                                      17291886                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.029209                       # Number of seconds simulated
sim_ticks                                 29209376875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.842581                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  841183                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               859731                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1138                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7562                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            871081                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               8136                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           10389                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2253                       # Number of indirect misses.
system.cpu.branchPred.lookups                  956437                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   31510                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1261                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5735970                       # Number of instructions committed
system.cpu.committedOps                       5805973                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.062408                       # CPI: cycles per instruction
system.cpu.discardedOps                         18585                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3154416                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            197018                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1576971                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5097340                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.326540                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     1006                       # number of quiesce instructions executed
system.cpu.numCycles                         17565880                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      1006                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3992025     68.76%     68.76% # Class of committed instruction
system.cpu.op_class_0::IntMult                   4137      0.07%     68.83% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.83% # Class of committed instruction
system.cpu.op_class_0::MemRead                 203280      3.50%     72.33% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1606530     27.67%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5805973                       # Class of committed instruction
system.cpu.quiesceCycles                     29169123                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        12468540                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          992                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1475230                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  36096633125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  36096633125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  36096633125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  36096633125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              471334                       # Transaction distribution
system.membus.trans_dist::ReadResp             472228                       # Transaction distribution
system.membus.trans_dist::WriteReq             275353                       # Transaction distribution
system.membus.trans_dist::WriteResp            275353                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          625                       # Transaction distribution
system.membus.trans_dist::WriteClean                4                       # Transaction distribution
system.membus.trans_dist::CleanEvict              347                       # Transaction distribution
system.membus.trans_dist::ReadExReq               276                       # Transaction distribution
system.membus.trans_dist::ReadExResp              276                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            285                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           609                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       736541                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        736541                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          657                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          657                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         4132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1475689                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        16160                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1496033                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1473082                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1473082                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2969772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        18240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        18240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         8264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        95488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        22768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       127928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     47138284                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     47138284                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                47284452                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2221366                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000011                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.003287                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2221342    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      24      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2221366                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3807842628                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              13.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            20499000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              628812                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             4012000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  36096633125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           16231580                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2887054005                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              9.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1433250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  36096633125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  36096633125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  36096633125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  36096633125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       566784                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       566784                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       982985                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       982985                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        10080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        16160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        57424                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        98384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2949120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2973696                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      3099538                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        22768                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       918504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1573864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     47185920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     47579136                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     49356508                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         5225528250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             17.9                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   4231813462                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         14.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2684105000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          9.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  36096633125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  36096633125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  36096633125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2243663                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      1682747                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      2243663                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      6170073                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      2243663                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      1682747                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      3926410                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2243663                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      3926410                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      3926410                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     10096484                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  36096633125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  36096633125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  36096633125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  36096633125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  36096633125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  36096633125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  36096633125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      1682747                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      3926410                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        5609158                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      1682747                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       578581                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       2261329                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      1682747                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      5609158                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       578581                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total       7870486                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  36096633125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       470301                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       470301                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       266240                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       266240                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8232                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1462272                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1473082                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       263144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     46792704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     47138284                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       915905                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       915905    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       915905                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2158088875                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          7.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2617732000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          9.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  36096633125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1100895789                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma      8974652                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     13461978                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1123332420                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     22436631                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     22470866                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     44907497                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1123332420                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     31445518                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     13461978                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1168239916                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  36096633125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  36096633125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  36096633125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  36096633125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31719424                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16711680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     49020928                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     30474240                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     48431104                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7929856                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       522240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8470528                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       952320                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5441536                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     20192968                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1085932923                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    572134081                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1678259971                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    614763679                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1043303324                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1658067004                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     20192968                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1700696602                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1615437406                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3336326975                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  36096633125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  36096633125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  36096633125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  36096633125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  36096633125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  36096633125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  36096633125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  36096633125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  36096633125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  36096633125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  36096633125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  36096633125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  36096633125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  36096633125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  36096633125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  36096633125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  36096633125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  36096633125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  36096633125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        18240                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        19648                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        18240                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        18240                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          285                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           22                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          307                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       624457                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        48204                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         672661                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       624457                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       624457                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       624457                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        48204                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        672661                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  36096633125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  36096633125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  36096633125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  36096633125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  36096633125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  36096633125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  36096633125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  36096633125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  36096633125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  36096633125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  36096633125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  36096633125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  36096633125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  36096633125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     30081024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          55232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           30154156                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        40256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16711680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17079616                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       470016                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             863                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              471164                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          629                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       261120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             266869                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        34236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1029841346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       578581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1890900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1032345063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1378188                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma      8974652                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    572134081                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      2243663                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            584730584                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1378188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma      9008888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1601975427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      2243663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       578581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1890900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1617075647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       629.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    731054.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       863.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006457258500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          417                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          417                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              853224                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             285274                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      471164                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     266869                       # Number of write requests accepted
system.mem_ctrls.readBursts                    471164                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   266869                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     82                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             29398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             29488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             29470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             29454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             29469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             29456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            29421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            29407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            29418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16679                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15211172775                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2355410000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             27577075275                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32289.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58539.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       421                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   439506                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  248441                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                471163                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               266869                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     666                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1486                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  416531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16629                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   16411                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  43987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  42324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    853                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        50012                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    944.349356                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   873.742310                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   226.559894                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1116      2.23%      2.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1039      2.08%      4.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          812      1.62%      5.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          642      1.28%      7.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1106      2.21%      9.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          732      1.46%     10.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          731      1.46%     12.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          742      1.48%     13.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        43092     86.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        50012                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          417                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1129.717026                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    982.715195                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           160     38.37%     38.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.24%     38.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           62     14.87%     53.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.48%     53.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          186     44.60%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.24%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.24%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            2      0.48%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.24%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.24%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           417                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          417                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     639.995204                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    267.201207                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    480.665234                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            122     29.26%     29.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            18      4.32%     33.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            11      2.64%     36.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            4      0.96%     37.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.24%     37.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.48%     37.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.24%     38.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      0.72%     38.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.24%     39.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.24%     39.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.24%     39.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           16      3.84%     43.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          236     56.59%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           417                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               30149248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5248                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17080192                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                30154156                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17079616                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1032.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       584.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1032.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    584.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.63                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   29209338750                       # Total gap between requests
system.mem_ctrls.avgGap                      39577.28                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     30075776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        55232                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        41792                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16710720                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 34235.581412073516                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1029661677.779286742210                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 578581.325864042388                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1890899.632551644230                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1430773.418373376364                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 8974652.253686599433                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 572101215.014365077019                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 2243663.063421649858                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       470016                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          863                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          629                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       261120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1362540                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  27520093010                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     18891965                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     36727760                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  37117857130                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   2013783375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 517902562000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2392647625                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     68127.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58551.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     71290.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42558.24                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  59010901.64                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    491646.33                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1983389.10                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   2336569.95                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18857545920                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1580040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8772151205                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  36096633125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                2012                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          1006                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     18122343.315109                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    111051713.284921                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         1006    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1706625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545335375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            1006                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     17865555750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  18231077375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  36096633125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2904529                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2904529                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2904529                       # number of overall hits
system.cpu.icache.overall_hits::total         2904529                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          285                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            285                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          285                       # number of overall misses
system.cpu.icache.overall_misses::total           285                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     12398125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     12398125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     12398125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     12398125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2904814                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2904814                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2904814                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2904814                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000098                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000098                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000098                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000098                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43502.192982                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43502.192982                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43502.192982                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43502.192982                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          285                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          285                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          285                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          285                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     11946000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11946000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     11946000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11946000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000098                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000098                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000098                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000098                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41915.789474                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41915.789474                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41915.789474                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41915.789474                       # average overall mshr miss latency
system.cpu.icache.replacements                     87                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2904529                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2904529                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          285                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           285                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     12398125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     12398125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2904814                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2904814                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000098                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000098                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43502.192982                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43502.192982                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          285                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          285                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     11946000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11946000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000098                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000098                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41915.789474                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41915.789474                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  36096633125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           442.386634                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5882476                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               531                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11078.109228                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   442.386634                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.864036                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.864036                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          444                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          440                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5809913                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5809913                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  36096633125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  36096633125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  36096633125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       323260                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           323260                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       323260                       # number of overall hits
system.cpu.dcache.overall_hits::total          323260                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1129                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1129                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1129                       # number of overall misses
system.cpu.dcache.overall_misses::total          1129                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     84494125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     84494125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     84494125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     84494125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       324389                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       324389                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       324389                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       324389                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003480                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003480                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003480                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003480                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74839.791851                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74839.791851                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74839.791851                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74839.791851                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          625                       # number of writebacks
system.cpu.dcache.writebacks::total               625                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          244                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          244                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          244                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          244                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          885                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          885                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          885                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          885                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        10146                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        10146                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     65998250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     65998250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     65998250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     65998250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     22458250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     22458250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002728                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002728                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002728                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002728                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74574.293785                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74574.293785                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74574.293785                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74574.293785                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2213.507786                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2213.507786                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    885                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       200886                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          200886                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          613                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           613                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     48059125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     48059125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       201499                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       201499                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003042                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003042                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78399.877651                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78399.877651                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          609                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          609                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1033                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1033                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     46918625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     46918625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     22458250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     22458250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003022                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003022                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77042.077176                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77042.077176                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21740.803485                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21740.803485                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       122374                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         122374                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          516                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          516                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     36435000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     36435000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       122890                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       122890                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004199                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004199                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70610.465116                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70610.465116                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          240                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          240                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          276                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          276                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         9113                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         9113                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     19079625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     19079625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002246                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002246                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69129.076087                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69129.076087                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       736541                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       736541                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   7662747625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   7662747625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10403.694601                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10403.694601                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       180302                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       180302                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       556239                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       556239                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   7434622628                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   7434622628                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13365.878027                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13365.878027                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  36096633125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.450889                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              325986                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1397                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            233.347173                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.450889                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996974                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996974                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           67                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          436                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7190769                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7190769                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  36096633125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  36096633125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
