# MIPS16-simple
A simple 5-stage pipeline processor based on MIPS16 ISA.
Written in VHDL, simulation under XSIM.

# Microarchitecture
<img src = "https://github.com/sheldonz7/MIPS16-simple/blob/main/block_diagram_3.png">
