# Tiny Tapeout project information
project:
  title:        "Test Project FH"      # Project title
  author:       "Bruno"      # Your name
  discord:      ""      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "Empty! just test the Tiny Tapeout workflow."      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     0       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "3x2"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_workflow_test"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "tt_um_workflow_test.v"
    - "RAM32.v"
    - "serv/serv_top.v"
    - "serv/serv_state.v"
    - "serv/serv_decode.v"
    - "serv/serv_bufreg.v"
    - "serv/serv_bufreg2.v"
    - "serv/serv_ctrl.v"
    - "serv/serv_alu.v"
    - "serv/serv_csr.v"
    - "serv/serv_immdec.v"
    - "serv/serv_mem_if.v"
    - "serv/serv_aligner.v"
    - "serv/serv_compdec.v"
    - "serv/serv_rf_top.v"
    - "serv/serv_rf_ram_if.v"
    - "serv/serv_rf_ram.v"
    - "serv/serv_rf_if.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "Address bit 0 / Byte index 0"
  ui[1]: "Address bit 1 / Byte index 1"
  ui[2]: "Address bit 2"
  ui[3]: "Address bit 3"
  ui[4]: "Address bit 4"
  ui[5]: "Address bit 5"
  ui[6]: "Address bit 6"
  ui[7]: "Write Enable (0=Read, 1=Write)"
  
  # Outputs
  uo[0]: "RAM/SERV Data out bit 0"
  uo[1]: "RAM/SERV Data out bit 1"
  uo[2]: "RAM/SERV Data out bit 2"
  uo[3]: "RAM/SERV Data out bit 3"
  uo[4]: "RAM/SERV Data out bit 4"
  uo[5]: "RAM/SERV Data out bit 5"
  uo[6]: "RAM/SERV Data out bit 6"
  uo[7]: "RAM/SERV Data out bit 7"
  
  # Bidirectional pins
  uio[0]: "SERV Activity / Data in bit 0 (output when active)"
  uio[1]: "Data in bit 1 (input)"
  uio[2]: "Data in bit 2 (input)"
  uio[3]: "Data in bit 3 (input)"
  uio[4]: "Data in bit 4 (input)"
  uio[5]: "Data in bit 5 (input)"
  uio[6]: "Data in bit 6 (input)"
  uio[7]: "Data in bit 7 (input)"

# Do not change!
yaml_version: 6
