vhdl blk_mem_gen_v8_3_1 "../../../ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" 
vhdl axi_bram_ctrl_v4_0_6 "../../../ipstatic/axi_bram_ctrl_v4_0_6/hdl/vhdl/srl_fifo.vhd" 
vhdl axi_bram_ctrl_v4_0_6 "../../../ipstatic/axi_bram_ctrl_v4_0_6/hdl/vhdl/axi_bram_ctrl_funcs.vhd" 
vhdl axi_bram_ctrl_v4_0_6 "../../../ipstatic/axi_bram_ctrl_v4_0_6/hdl/vhdl/coregen_comp_defs.vhd" 
vhdl axi_bram_ctrl_v4_0_6 "../../../ipstatic/axi_bram_ctrl_v4_0_6/hdl/vhdl/axi_lite_if.vhd" 
vhdl axi_bram_ctrl_v4_0_6 "../../../ipstatic/axi_bram_ctrl_v4_0_6/hdl/vhdl/checkbit_handler_64.vhd" 
vhdl axi_bram_ctrl_v4_0_6 "../../../ipstatic/axi_bram_ctrl_v4_0_6/hdl/vhdl/checkbit_handler.vhd" 
vhdl axi_bram_ctrl_v4_0_6 "../../../ipstatic/axi_bram_ctrl_v4_0_6/hdl/vhdl/correct_one_bit_64.vhd" 
vhdl axi_bram_ctrl_v4_0_6 "../../../ipstatic/axi_bram_ctrl_v4_0_6/hdl/vhdl/correct_one_bit.vhd" 
vhdl axi_bram_ctrl_v4_0_6 "../../../ipstatic/axi_bram_ctrl_v4_0_6/hdl/vhdl/xor18.vhd" 
vhdl axi_bram_ctrl_v4_0_6 "../../../ipstatic/axi_bram_ctrl_v4_0_6/hdl/vhdl/parity.vhd" 
vhdl axi_bram_ctrl_v4_0_6 "../../../ipstatic/axi_bram_ctrl_v4_0_6/hdl/vhdl/ecc_gen.vhd" 
vhdl axi_bram_ctrl_v4_0_6 "../../../ipstatic/axi_bram_ctrl_v4_0_6/hdl/vhdl/lite_ecc_reg.vhd" 
vhdl axi_bram_ctrl_v4_0_6 "../../../ipstatic/axi_bram_ctrl_v4_0_6/hdl/vhdl/axi_lite.vhd" 
vhdl axi_bram_ctrl_v4_0_6 "../../../ipstatic/axi_bram_ctrl_v4_0_6/hdl/vhdl/sng_port_arb.vhd" 
vhdl axi_bram_ctrl_v4_0_6 "../../../ipstatic/axi_bram_ctrl_v4_0_6/hdl/vhdl/ua_narrow.vhd" 
vhdl axi_bram_ctrl_v4_0_6 "../../../ipstatic/axi_bram_ctrl_v4_0_6/hdl/vhdl/wrap_brst.vhd" 
vhdl axi_bram_ctrl_v4_0_6 "../../../ipstatic/axi_bram_ctrl_v4_0_6/hdl/vhdl/rd_chnl.vhd" 
vhdl axi_bram_ctrl_v4_0_6 "../../../ipstatic/axi_bram_ctrl_v4_0_6/hdl/vhdl/wr_chnl.vhd" 
vhdl axi_bram_ctrl_v4_0_6 "../../../ipstatic/axi_bram_ctrl_v4_0_6/hdl/vhdl/full_axi.vhd" 
vhdl axi_bram_ctrl_v4_0_6 "../../../ipstatic/axi_bram_ctrl_v4_0_6/hdl/vhdl/axi_bram_ctrl_top.vhd" 
vhdl axi_bram_ctrl_v4_0_6 "../../../ipstatic/axi_bram_ctrl_v4_0_6/hdl/vhdl/axi_bram_ctrl.vhd" 
vhdl xil_defaultlib "../../../../../ip/axi_waveform_bram_ctrl/sim/axi_waveform_bram_ctrl.vhd" 

nosort
