<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4005" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4005{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_4005{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4005{left:780px;bottom:1141px;letter-spacing:-0.14px;}
#t4_4005{left:148px;bottom:1088px;}
#t5_4005{left:174px;bottom:1088px;letter-spacing:-0.15px;word-spacing:0.04px;}
#t6_4005{left:148px;bottom:1063px;}
#t7_4005{left:174px;bottom:1063px;letter-spacing:-0.14px;word-spacing:0.03px;}
#t8_4005{left:148px;bottom:1039px;}
#t9_4005{left:174px;bottom:1039px;letter-spacing:-0.15px;word-spacing:1.99px;}
#ta_4005{left:174px;bottom:1022px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tb_4005{left:122px;bottom:996px;}
#tc_4005{left:148px;bottom:998px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#td_4005{left:148px;bottom:973px;}
#te_4005{left:174px;bottom:973px;letter-spacing:-0.25px;word-spacing:0.21px;}
#tf_4005{left:174px;bottom:947px;}
#tg_4005{left:200px;bottom:949px;letter-spacing:-0.16px;word-spacing:4.16px;}
#th_4005{left:200px;bottom:932px;letter-spacing:-0.14px;}
#ti_4005{left:200px;bottom:907px;}
#tj_4005{left:226px;bottom:907px;letter-spacing:-0.16px;word-spacing:0.03px;}
#tk_4005{left:200px;bottom:883px;}
#tl_4005{left:226px;bottom:883px;letter-spacing:-0.17px;word-spacing:3.98px;}
#tm_4005{left:226px;bottom:866px;letter-spacing:-0.14px;}
#tn_4005{left:174px;bottom:840px;}
#to_4005{left:200px;bottom:842px;letter-spacing:-0.16px;word-spacing:0.03px;}
#tp_4005{left:174px;bottom:815px;}
#tq_4005{left:200px;bottom:817px;letter-spacing:-0.14px;word-spacing:0.02px;}
#tr_4005{left:200px;bottom:793px;}
#ts_4005{left:226px;bottom:793px;letter-spacing:-0.18px;word-spacing:0.06px;}
#tt_4005{left:200px;bottom:768px;}
#tu_4005{left:226px;bottom:768px;letter-spacing:-0.18px;word-spacing:0.06px;}
#tv_4005{left:148px;bottom:744px;}
#tw_4005{left:174px;bottom:744px;letter-spacing:-0.13px;word-spacing:0.02px;}
#tx_4005{left:148px;bottom:719px;}
#ty_4005{left:174px;bottom:719px;letter-spacing:-0.14px;word-spacing:0.04px;}
#tz_4005{left:174px;bottom:693px;}
#t10_4005{left:200px;bottom:695px;letter-spacing:-0.25px;}
#t11_4005{left:200px;bottom:671px;}
#t12_4005{left:226px;bottom:671px;letter-spacing:-0.17px;word-spacing:1.07px;}
#t13_4005{left:226px;bottom:654px;letter-spacing:-0.16px;word-spacing:0.03px;}
#t14_4005{left:200px;bottom:629px;}
#t15_4005{left:226px;bottom:629px;letter-spacing:-0.16px;word-spacing:0.31px;}
#t16_4005{left:226px;bottom:613px;letter-spacing:-0.15px;word-spacing:0.05px;}
#t17_4005{left:200px;bottom:588px;}
#t18_4005{left:226px;bottom:588px;letter-spacing:-0.17px;word-spacing:1.4px;}
#t19_4005{left:226px;bottom:571px;letter-spacing:-0.15px;word-spacing:0.02px;}
#t1a_4005{left:174px;bottom:545px;}
#t1b_4005{left:200px;bottom:547px;letter-spacing:-0.28px;}
#t1c_4005{left:200px;bottom:522px;}
#t1d_4005{left:226px;bottom:522px;letter-spacing:-0.15px;word-spacing:-0.07px;}
#t1e_4005{left:226px;bottom:506px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t1f_4005{left:200px;bottom:481px;}
#t1g_4005{left:226px;bottom:481px;letter-spacing:-0.16px;word-spacing:2.36px;}
#t1h_4005{left:226px;bottom:464px;letter-spacing:-0.14px;word-spacing:-0.24px;}
#t1i_4005{left:226px;bottom:448px;letter-spacing:-0.16px;}
#t1j_4005{left:240px;bottom:454px;}
#t1k_4005{left:174px;bottom:421px;}
#t1l_4005{left:200px;bottom:423px;letter-spacing:-0.16px;word-spacing:4.5px;}
#t1m_4005{left:200px;bottom:406px;letter-spacing:-0.16px;word-spacing:0.56px;}
#t1n_4005{left:200px;bottom:389px;letter-spacing:-0.14px;word-spacing:-0.34px;}
#t1o_4005{left:148px;bottom:365px;}
#t1p_4005{left:174px;bottom:365px;letter-spacing:-0.13px;}
#t1q_4005{left:148px;bottom:341px;}
#t1r_4005{left:174px;bottom:341px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t1s_4005{left:148px;bottom:316px;}
#t1t_4005{left:174px;bottom:316px;letter-spacing:-0.15px;word-spacing:0.31px;}
#t1u_4005{left:174px;bottom:299px;letter-spacing:-0.13px;}
#t1v_4005{left:148px;bottom:275px;}
#t1w_4005{left:174px;bottom:275px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1x_4005{left:174px;bottom:248px;}
#t1y_4005{left:200px;bottom:250px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t1z_4005{left:174px;bottom:224px;}
#t20_4005{left:200px;bottom:226px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t21_4005{left:148px;bottom:202px;}
#t22_4005{left:174px;bottom:202px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t23_4005{left:70px;bottom:149px;letter-spacing:-0.14px;}
#t24_4005{left:92px;bottom:149px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t25_4005{left:92px;bottom:133px;letter-spacing:-0.12px;word-spacing:-0.46px;}
#t26_4005{left:92px;bottom:116px;letter-spacing:-0.11px;}

.s1_4005{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4005{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4005{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4005{font-size:18px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_4005{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_4005{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4005" type="text/css" >

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4005Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4005" style="-webkit-user-select: none;"><object width="935" height="1210" data="4005/4005.svg" type="image/svg+xml" id="pdf4005" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4005" class="t s1_4005">Vol. 3C </span><span id="t2_4005" class="t s1_4005">27-11 </span>
<span id="t3_4005" class="t s2_4005">VM ENTRIES </span>
<span id="t4_4005" class="t s3_4005">— </span><span id="t5_4005" class="t s3_4005">Bits 6:5 (DPL) must be 3. </span>
<span id="t6_4005" class="t s3_4005">— </span><span id="t7_4005" class="t s3_4005">Bit 7 (P) must be 1. </span>
<span id="t8_4005" class="t s3_4005">— </span><span id="t9_4005" class="t s3_4005">Bits 11:8 (reserved), bit 12 (software available), bit 13 (reserved/L), bit 14 (D/B), bit 15 (G), </span>
<span id="ta_4005" class="t s3_4005">bit 16 (unusable), and bits 31:17 (reserved) must all be 0. </span>
<span id="tb_4005" class="t s4_4005">• </span><span id="tc_4005" class="t s3_4005">If the guest will not be virtual-8086, the different sub-fields are considered separately: </span>
<span id="td_4005" class="t s3_4005">— </span><span id="te_4005" class="t s3_4005">Bits 3:0 (Type). </span>
<span id="tf_4005" class="t s4_4005">• </span><span id="tg_4005" class="t s3_4005">CS. The values allowed depend on the setting of the “unrestricted guest” VM-execution </span>
<span id="th_4005" class="t s3_4005">control: </span>
<span id="ti_4005" class="t s3_4005">— </span><span id="tj_4005" class="t s3_4005">If the control is 0, the Type must be 9, 11, 13, or 15 (accessed code segment). </span>
<span id="tk_4005" class="t s3_4005">— </span><span id="tl_4005" class="t s3_4005">If the control is 1, the Type must be either 3 (read/write accessed expand-up data </span>
<span id="tm_4005" class="t s3_4005">segment) or one of 9, 11, 13, and 15 (accessed code segment). </span>
<span id="tn_4005" class="t s4_4005">• </span><span id="to_4005" class="t s3_4005">SS. If SS is usable, the Type must be 3 or 7 (read/write, accessed data segment). </span>
<span id="tp_4005" class="t s4_4005">• </span><span id="tq_4005" class="t s3_4005">DS, ES, FS, GS. The following checks apply if the register is usable: </span>
<span id="tr_4005" class="t s3_4005">— </span><span id="ts_4005" class="t s3_4005">Bit 0 of the Type must be 1 (accessed). </span>
<span id="tt_4005" class="t s3_4005">— </span><span id="tu_4005" class="t s3_4005">If bit 3 of the Type is 1 (code segment), then bit 1 of the Type must be 1 (readable). </span>
<span id="tv_4005" class="t s3_4005">— </span><span id="tw_4005" class="t s3_4005">Bit 4 (S). If the register is CS or if the register is usable, S must be 1. </span>
<span id="tx_4005" class="t s3_4005">— </span><span id="ty_4005" class="t s3_4005">Bits 6:5 (DPL). </span>
<span id="tz_4005" class="t s4_4005">• </span><span id="t10_4005" class="t s3_4005">CS. </span>
<span id="t11_4005" class="t s3_4005">— </span><span id="t12_4005" class="t s3_4005">If the Type is 3 (read/write accessed expand-up data segment), the DPL must be 0. The </span>
<span id="t13_4005" class="t s3_4005">Type can be 3 only if the “unrestricted guest” VM-execution control is 1. </span>
<span id="t14_4005" class="t s3_4005">— </span><span id="t15_4005" class="t s3_4005">If the Type is 9 or 11 (non-conforming code segment), the DPL must equal the DPL in the </span>
<span id="t16_4005" class="t s3_4005">access-rights field for SS. </span>
<span id="t17_4005" class="t s3_4005">— </span><span id="t18_4005" class="t s3_4005">If the Type is 13 or 15 (conforming code segment), the DPL cannot be greater than the </span>
<span id="t19_4005" class="t s3_4005">DPL in the access-rights field for SS. </span>
<span id="t1a_4005" class="t s4_4005">• </span><span id="t1b_4005" class="t s3_4005">SS. </span>
<span id="t1c_4005" class="t s3_4005">— </span><span id="t1d_4005" class="t s3_4005">If the “unrestricted guest” VM-execution control is 0, the DPL must equal the RPL from the </span>
<span id="t1e_4005" class="t s3_4005">selector field. </span>
<span id="t1f_4005" class="t s3_4005">— </span><span id="t1g_4005" class="t s3_4005">The DPL must be 0 either if the Type in the access-rights field for CS is 3 (read/write </span>
<span id="t1h_4005" class="t s3_4005">accessed expand-up data segment) or if bit 0 in the CR0 field (corresponding to CR0.PE) is </span>
<span id="t1i_4005" class="t s3_4005">0. </span>
<span id="t1j_4005" class="t s5_4005">1 </span>
<span id="t1k_4005" class="t s4_4005">• </span><span id="t1l_4005" class="t s3_4005">DS, ES, FS, GS. The DPL cannot be less than the RPL in the selector field if (1) the </span>
<span id="t1m_4005" class="t s3_4005">“unrestricted guest” VM-execution control is 0; (2) the register is usable; and (3) the Type in </span>
<span id="t1n_4005" class="t s3_4005">the access-rights field is in the range 0 – 11 (data segment or non-conforming code segment). </span>
<span id="t1o_4005" class="t s3_4005">— </span><span id="t1p_4005" class="t s3_4005">Bit 7 (P). If the register is CS or if the register is usable, P must be 1. </span>
<span id="t1q_4005" class="t s3_4005">— </span><span id="t1r_4005" class="t s3_4005">Bits 11:8 (reserved). If the register is CS or if the register is usable, these bits must all be 0. </span>
<span id="t1s_4005" class="t s3_4005">— </span><span id="t1t_4005" class="t s3_4005">Bit 14 (D/B). For CS, D/B must be 0 if the guest will be IA-32e mode and the L bit (bit 13) in the </span>
<span id="t1u_4005" class="t s3_4005">access-rights field is 1. </span>
<span id="t1v_4005" class="t s3_4005">— </span><span id="t1w_4005" class="t s3_4005">Bit 15 (G). The following checks apply if the register is CS or if the register is usable: </span>
<span id="t1x_4005" class="t s4_4005">• </span><span id="t1y_4005" class="t s3_4005">If any bit in the limit field in the range 11:0 is 0, G must be 0. </span>
<span id="t1z_4005" class="t s4_4005">• </span><span id="t20_4005" class="t s3_4005">If any bit in the limit field in the range 31:20 is 1, G must be 1. </span>
<span id="t21_4005" class="t s3_4005">— </span><span id="t22_4005" class="t s3_4005">Bits 31:17 (reserved). If the register is CS or if the register is usable, these bits must all be 0. </span>
<span id="t23_4005" class="t s6_4005">1. </span><span id="t24_4005" class="t s6_4005">The following apply if either the “unrestricted guest” VM-execution control or bit 31 of the primary processor-based VM-execution </span>
<span id="t25_4005" class="t s6_4005">controls is 0: (1) bit 0 in the CR0 field must be 1 if the capability MSR IA32_VMX_CR0_FIXED0 reports that CR0.PE must be 1 in VMX </span>
<span id="t26_4005" class="t s6_4005">operation; and (2) the Type in the access-rights field for CS cannot be 3. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
