	component clocks is
		port (
			clk_clk           : in  std_logic := 'X'; -- clk
			clk_lento_clk     : out std_logic;        -- clk
			clk_mas_lento_clk : out std_logic;        -- clk
			clk_rapido_clk    : out std_logic;        -- clk
			reset_reset_n     : in  std_logic := 'X'  -- reset_n
		);
	end component clocks;

