Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri May 10 23:48:04 2019
| Host         : Arthur-Desk running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file W:/PCR/RoboMovel/timing_report.txt
| Design       : top_module
| Device       : xa7a35t-cpg236
| Speed File   : -1I  PRODUCTION 1.16 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

addr_in[0]
addr_in[1]
addr_in[2]
addr_in[3]
addr_in[4]
addr_in[5]
addr_in[6]
reset_in
start_in

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

led_out[0]
led_out[10]
led_out[11]
led_out[12]
led_out[13]
led_out[14]
led_out[15]
led_out[1]
led_out[2]
led_out[3]
led_out[4]
led_out[5]
led_out[6]
led_out[7]
led_out[8]
led_out[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.341        0.000                      0                  765        0.153        0.000                      0                  765        4.500        0.000                       0                   408  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.341        0.000                      0                  765        0.153        0.000                      0                  765        4.500        0.000                       0                   408  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.341ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.341ns  (required time - arrival time)
  Source:                 RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.262ns  (logic 6.569ns (70.924%)  route 2.693ns (29.076%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.659     5.180    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/clock_in_IBUF_BUFG
    DSP48_X0Y2           DSP48E1                                      r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009     9.189 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp/P[17]
                         net (fo=2, routed)           0.971    10.160    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp_n_88
    SLICE_X12Y6                                                       r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/i__carry_i_4__2/I0
    SLICE_X12Y6          LUT2 (Prop_lut2_I0_O)        0.124    10.284 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/i__carry_i_4__2/O
                         net (fo=1, routed)           0.000    10.284    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/i__carry_i_4__2_n_0
    SLICE_X12Y6                                                       r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp_inferred__0/i__carry/S[0]
    SLICE_X12Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.797 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.797    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp_inferred__0/i__carry_n_0
    SLICE_X12Y7                                                       r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp_inferred__0/i__carry__0/CI
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.112 f  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp_inferred__0/i__carry__0/O[3]
                         net (fo=4, routed)           0.586    11.699    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/p_0_in[6]
    SLICE_X11Y7                                                       f  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul[8]_i_5/I0
    SLICE_X11Y7          LUT1 (Prop_lut1_I0_O)        0.307    12.006 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul[8]_i_5/O
                         net (fo=1, routed)           0.000    12.006    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul[8]_i_5_n_0
    SLICE_X11Y7                                                       r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[8]_i_2/S[1]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.556 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.556    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[8]_i_2_n_0
    SLICE_X11Y8                                                       r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[12]_i_2/CI
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.670 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.670    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[12]_i_2_n_0
    SLICE_X11Y9                                                       r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[16]_i_2/CI
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.004 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[16]_i_2/O[1]
                         net (fo=1, routed)           0.451    13.454    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/plusOp[14]
    SLICE_X10Y11                                                      r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul[14]_i_1/I2
    SLICE_X10Y11         LUT5 (Prop_lut5_I2_O)        0.303    13.757 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul[14]_i_1/O
                         net (fo=2, routed)           0.684    14.442    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/D[14]
    DSP48_X0Y2           DSP48E1                                      r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.541    14.882    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/clock_in_IBUF_BUFG
    DSP48_X0Y2           DSP48E1                                      r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp/CLK
                         clock pessimism              0.298    15.180    
                         clock uncertainty           -0.035    15.144    
    DSP48_X0Y2           DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -0.362    14.782    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp
  -------------------------------------------------------------------
                         required time                         14.782    
                         arrival time                         -14.442    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.467ns  (required time - arrival time)
  Source:                 RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.136ns  (logic 6.455ns (70.656%)  route 2.681ns (29.344%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.659     5.180    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/clock_in_IBUF_BUFG
    DSP48_X0Y2           DSP48E1                                      r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009     9.189 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp/P[17]
                         net (fo=2, routed)           0.971    10.160    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp_n_88
    SLICE_X12Y6                                                       r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/i__carry_i_4__2/I0
    SLICE_X12Y6          LUT2 (Prop_lut2_I0_O)        0.124    10.284 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/i__carry_i_4__2/O
                         net (fo=1, routed)           0.000    10.284    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/i__carry_i_4__2_n_0
    SLICE_X12Y6                                                       r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp_inferred__0/i__carry/S[0]
    SLICE_X12Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.797 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.797    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp_inferred__0/i__carry_n_0
    SLICE_X12Y7                                                       r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp_inferred__0/i__carry__0/CI
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.112 f  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp_inferred__0/i__carry__0/O[3]
                         net (fo=4, routed)           0.586    11.699    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/p_0_in[6]
    SLICE_X11Y7                                                       f  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul[8]_i_5/I0
    SLICE_X11Y7          LUT1 (Prop_lut1_I0_O)        0.307    12.006 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul[8]_i_5/O
                         net (fo=1, routed)           0.000    12.006    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul[8]_i_5_n_0
    SLICE_X11Y7                                                       r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[8]_i_2/S[1]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.556 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.556    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[8]_i_2_n_0
    SLICE_X11Y8                                                       r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[12]_i_2/CI
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.890 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.426    13.315    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/plusOp[10]
    SLICE_X13Y8                                                       r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul[10]_i_1/I2
    SLICE_X13Y8          LUT5 (Prop_lut5_I2_O)        0.303    13.618 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul[10]_i_1/O
                         net (fo=2, routed)           0.697    14.316    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/D[10]
    DSP48_X0Y2           DSP48E1                                      r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.541    14.882    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/clock_in_IBUF_BUFG
    DSP48_X0Y2           DSP48E1                                      r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp/CLK
                         clock pessimism              0.298    15.180    
                         clock uncertainty           -0.035    15.144    
    DSP48_X0Y2           DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -0.362    14.782    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp
  -------------------------------------------------------------------
                         required time                         14.782    
                         arrival time                         -14.316    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.490ns  (required time - arrival time)
  Source:                 RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.112ns  (logic 6.473ns (71.035%)  route 2.639ns (28.965%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.659     5.180    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/clock_in_IBUF_BUFG
    DSP48_X0Y2           DSP48E1                                      r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009     9.189 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp/P[17]
                         net (fo=2, routed)           0.971    10.160    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp_n_88
    SLICE_X12Y6                                                       r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/i__carry_i_4__2/I0
    SLICE_X12Y6          LUT2 (Prop_lut2_I0_O)        0.124    10.284 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/i__carry_i_4__2/O
                         net (fo=1, routed)           0.000    10.284    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/i__carry_i_4__2_n_0
    SLICE_X12Y6                                                       r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp_inferred__0/i__carry/S[0]
    SLICE_X12Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.797 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.797    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp_inferred__0/i__carry_n_0
    SLICE_X12Y7                                                       r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp_inferred__0/i__carry__0/CI
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.112 f  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp_inferred__0/i__carry__0/O[3]
                         net (fo=4, routed)           0.586    11.699    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/p_0_in[6]
    SLICE_X11Y7                                                       f  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul[8]_i_5/I0
    SLICE_X11Y7          LUT1 (Prop_lut1_I0_O)        0.307    12.006 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul[8]_i_5/O
                         net (fo=1, routed)           0.000    12.006    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul[8]_i_5_n_0
    SLICE_X11Y7                                                       r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[8]_i_2/S[1]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.556 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.556    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[8]_i_2_n_0
    SLICE_X11Y8                                                       r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[12]_i_2/CI
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.670 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.670    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[12]_i_2_n_0
    SLICE_X11Y9                                                       r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[16]_i_2/CI
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.909 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.549    13.457    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/plusOp[15]
    SLICE_X11Y11                                                      r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul[15]_i_1/I2
    SLICE_X11Y11         LUT5 (Prop_lut5_I2_O)        0.302    13.759 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul[15]_i_1/O
                         net (fo=2, routed)           0.533    14.292    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/D[15]
    DSP48_X0Y2           DSP48E1                                      r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.541    14.882    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/clock_in_IBUF_BUFG
    DSP48_X0Y2           DSP48E1                                      r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp/CLK
                         clock pessimism              0.298    15.180    
                         clock uncertainty           -0.035    15.144    
    DSP48_X0Y2           DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -0.362    14.782    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp
  -------------------------------------------------------------------
                         required time                         14.782    
                         arrival time                         -14.292    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.527ns  (required time - arrival time)
  Source:                 RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.075ns  (logic 6.683ns (73.640%)  route 2.392ns (26.360%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.659     5.180    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/clock_in_IBUF_BUFG
    DSP48_X0Y2           DSP48E1                                      r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009     9.189 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp/P[17]
                         net (fo=2, routed)           0.971    10.160    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp_n_88
    SLICE_X12Y6                                                       r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/i__carry_i_4__2/I0
    SLICE_X12Y6          LUT2 (Prop_lut2_I0_O)        0.124    10.284 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/i__carry_i_4__2/O
                         net (fo=1, routed)           0.000    10.284    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/i__carry_i_4__2_n_0
    SLICE_X12Y6                                                       r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp_inferred__0/i__carry/S[0]
    SLICE_X12Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.797 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.797    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp_inferred__0/i__carry_n_0
    SLICE_X12Y7                                                       r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp_inferred__0/i__carry__0/CI
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.112 f  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp_inferred__0/i__carry__0/O[3]
                         net (fo=4, routed)           0.586    11.699    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/p_0_in[6]
    SLICE_X11Y7                                                       f  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul[8]_i_5/I0
    SLICE_X11Y7          LUT1 (Prop_lut1_I0_O)        0.307    12.006 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul[8]_i_5/O
                         net (fo=1, routed)           0.000    12.006    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul[8]_i_5_n_0
    SLICE_X11Y7                                                       r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[8]_i_2/S[1]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.556 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.556    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[8]_i_2_n_0
    SLICE_X11Y8                                                       r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[12]_i_2/CI
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.670 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.670    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[12]_i_2_n_0
    SLICE_X11Y9                                                       r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[16]_i_2/CI
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.784 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.784    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[16]_i_2_n_0
    SLICE_X11Y10                                                      r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[18]_i_3/CI
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.118 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[18]_i_3/O[1]
                         net (fo=1, routed)           0.306    13.423    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/plusOp[18]
    SLICE_X10Y11                                                      r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul[18]_i_2/I0
    SLICE_X10Y11         LUT4 (Prop_lut4_I0_O)        0.303    13.726 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul[18]_i_2/O
                         net (fo=2, routed)           0.529    14.255    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/D[18]
    DSP48_X0Y2           DSP48E1                                      r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.541    14.882    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/clock_in_IBUF_BUFG
    DSP48_X0Y2           DSP48E1                                      r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp/CLK
                         clock pessimism              0.298    15.180    
                         clock uncertainty           -0.035    15.144    
    DSP48_X0Y2           DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -0.362    14.782    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp
  -------------------------------------------------------------------
                         required time                         14.782    
                         arrival time                         -14.255    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.608ns  (required time - arrival time)
  Source:                 RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RoboMovel_i/Ganho_i/divNR_ganho/opB_mul_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.177ns  (logic 6.683ns (72.821%)  route 2.494ns (27.179%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.659     5.180    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/clock_in_IBUF_BUFG
    DSP48_X0Y2           DSP48E1                                      r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009     9.189 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp/P[17]
                         net (fo=2, routed)           0.971    10.160    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp_n_88
    SLICE_X12Y6                                                       r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/i__carry_i_4__2/I0
    SLICE_X12Y6          LUT2 (Prop_lut2_I0_O)        0.124    10.284 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/i__carry_i_4__2/O
                         net (fo=1, routed)           0.000    10.284    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/i__carry_i_4__2_n_0
    SLICE_X12Y6                                                       r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp_inferred__0/i__carry/S[0]
    SLICE_X12Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.797 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.797    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp_inferred__0/i__carry_n_0
    SLICE_X12Y7                                                       r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp_inferred__0/i__carry__0/CI
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.112 f  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp_inferred__0/i__carry__0/O[3]
                         net (fo=4, routed)           0.586    11.699    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/p_0_in[6]
    SLICE_X11Y7                                                       f  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul[8]_i_5/I0
    SLICE_X11Y7          LUT1 (Prop_lut1_I0_O)        0.307    12.006 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul[8]_i_5/O
                         net (fo=1, routed)           0.000    12.006    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul[8]_i_5_n_0
    SLICE_X11Y7                                                       r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[8]_i_2/S[1]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.556 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.556    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[8]_i_2_n_0
    SLICE_X11Y8                                                       r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[12]_i_2/CI
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.670 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.670    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[12]_i_2_n_0
    SLICE_X11Y9                                                       r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[16]_i_2/CI
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.784 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.784    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[16]_i_2_n_0
    SLICE_X11Y10                                                      r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[18]_i_3/CI
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.118 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[18]_i_3/O[1]
                         net (fo=1, routed)           0.306    13.423    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/plusOp[18]
    SLICE_X10Y11                                                      r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul[18]_i_2/I0
    SLICE_X10Y11         LUT4 (Prop_lut4_I0_O)        0.303    13.726 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul[18]_i_2/O
                         net (fo=2, routed)           0.631    14.357    RoboMovel_i/Ganho_i/divNR_ganho/FMul1_n_1
    SLICE_X11Y11         FDRE                                         r  RoboMovel_i/Ganho_i/divNR_ganho/opB_mul_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.448    14.789    RoboMovel_i/Ganho_i/divNR_ganho/clock_in_IBUF_BUFG
    SLICE_X11Y11         FDRE                                         r  RoboMovel_i/Ganho_i/divNR_ganho/opB_mul_reg[18]/C
                         clock pessimism              0.273    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X11Y11         FDRE (Setup_fdre_C_D)       -0.062    14.965    RoboMovel_i/Ganho_i/divNR_ganho/opB_mul_reg[18]
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -14.357    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.615ns  (required time - arrival time)
  Source:                 RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.988ns  (logic 6.567ns (73.066%)  route 2.421ns (26.934%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.659     5.180    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/clock_in_IBUF_BUFG
    DSP48_X0Y2           DSP48E1                                      r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009     9.189 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp/P[17]
                         net (fo=2, routed)           0.971    10.160    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp_n_88
    SLICE_X12Y6                                                       r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/i__carry_i_4__2/I0
    SLICE_X12Y6          LUT2 (Prop_lut2_I0_O)        0.124    10.284 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/i__carry_i_4__2/O
                         net (fo=1, routed)           0.000    10.284    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/i__carry_i_4__2_n_0
    SLICE_X12Y6                                                       r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp_inferred__0/i__carry/S[0]
    SLICE_X12Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.797 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.797    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp_inferred__0/i__carry_n_0
    SLICE_X12Y7                                                       r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp_inferred__0/i__carry__0/CI
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.112 f  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp_inferred__0/i__carry__0/O[3]
                         net (fo=4, routed)           0.586    11.699    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/p_0_in[6]
    SLICE_X11Y7                                                       f  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul[8]_i_5/I0
    SLICE_X11Y7          LUT1 (Prop_lut1_I0_O)        0.307    12.006 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul[8]_i_5/O
                         net (fo=1, routed)           0.000    12.006    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul[8]_i_5_n_0
    SLICE_X11Y7                                                       r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[8]_i_2/S[1]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.556 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.556    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[8]_i_2_n_0
    SLICE_X11Y8                                                       r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[12]_i_2/CI
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.670 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.670    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[12]_i_2_n_0
    SLICE_X11Y9                                                       r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[16]_i_2/CI
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.784 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.784    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[16]_i_2_n_0
    SLICE_X11Y10                                                      r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[18]_i_3/CI
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.006 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[18]_i_3/O[0]
                         net (fo=1, routed)           0.318    13.324    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/plusOp[17]
    SLICE_X10Y12                                                      r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul[17]_i_1/I0
    SLICE_X10Y12         LUT4 (Prop_lut4_I0_O)        0.299    13.623 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul[17]_i_1/O
                         net (fo=2, routed)           0.545    14.168    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/D[17]
    DSP48_X0Y2           DSP48E1                                      r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.541    14.882    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/clock_in_IBUF_BUFG
    DSP48_X0Y2           DSP48E1                                      r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp/CLK
                         clock pessimism              0.298    15.180    
                         clock uncertainty           -0.035    15.144    
    DSP48_X0Y2           DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -0.362    14.782    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp
  -------------------------------------------------------------------
                         required time                         14.782    
                         arrival time                         -14.168    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.965ns  (logic 6.551ns (73.072%)  route 2.414ns (26.928%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.659     5.180    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/clock_in_IBUF_BUFG
    DSP48_X0Y2           DSP48E1                                      r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009     9.189 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp/P[17]
                         net (fo=2, routed)           0.971    10.160    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp_n_88
    SLICE_X12Y6                                                       r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/i__carry_i_4__2/I0
    SLICE_X12Y6          LUT2 (Prop_lut2_I0_O)        0.124    10.284 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/i__carry_i_4__2/O
                         net (fo=1, routed)           0.000    10.284    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/i__carry_i_4__2_n_0
    SLICE_X12Y6                                                       r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp_inferred__0/i__carry/S[0]
    SLICE_X12Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.797 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.797    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp_inferred__0/i__carry_n_0
    SLICE_X12Y7                                                       r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp_inferred__0/i__carry__0/CI
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.112 f  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp_inferred__0/i__carry__0/O[3]
                         net (fo=4, routed)           0.586    11.699    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/p_0_in[6]
    SLICE_X11Y7                                                       f  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul[8]_i_5/I0
    SLICE_X11Y7          LUT1 (Prop_lut1_I0_O)        0.307    12.006 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul[8]_i_5/O
                         net (fo=1, routed)           0.000    12.006    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul[8]_i_5_n_0
    SLICE_X11Y7                                                       r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[8]_i_2/S[1]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.556 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.556    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[8]_i_2_n_0
    SLICE_X11Y8                                                       r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[12]_i_2/CI
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.670 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.670    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[12]_i_2_n_0
    SLICE_X11Y9                                                       r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[16]_i_2/CI
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.983 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[16]_i_2/O[3]
                         net (fo=1, routed)           0.316    13.298    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/plusOp[16]
    SLICE_X9Y8                                                        r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul[16]_i_1/I2
    SLICE_X9Y8           LUT5 (Prop_lut5_I2_O)        0.306    13.604 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul[16]_i_1/O
                         net (fo=2, routed)           0.541    14.145    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/D[16]
    DSP48_X0Y2           DSP48E1                                      r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.541    14.882    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/clock_in_IBUF_BUFG
    DSP48_X0Y2           DSP48E1                                      r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp/CLK
                         clock pessimism              0.298    15.180    
                         clock uncertainty           -0.035    15.144    
    DSP48_X0Y2           DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.362    14.782    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp
  -------------------------------------------------------------------
                         required time                         14.782    
                         arrival time                         -14.145    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.666ns  (required time - arrival time)
  Source:                 RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RoboMovel_i/Ganho_i/divNR_ganho/opB_mul_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.114ns  (logic 6.455ns (70.828%)  route 2.659ns (29.172%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.659     5.180    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/clock_in_IBUF_BUFG
    DSP48_X0Y2           DSP48E1                                      r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009     9.189 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp/P[17]
                         net (fo=2, routed)           0.971    10.160    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp_n_88
    SLICE_X12Y6                                                       r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/i__carry_i_4__2/I0
    SLICE_X12Y6          LUT2 (Prop_lut2_I0_O)        0.124    10.284 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/i__carry_i_4__2/O
                         net (fo=1, routed)           0.000    10.284    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/i__carry_i_4__2_n_0
    SLICE_X12Y6                                                       r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp_inferred__0/i__carry/S[0]
    SLICE_X12Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.797 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.797    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp_inferred__0/i__carry_n_0
    SLICE_X12Y7                                                       r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp_inferred__0/i__carry__0/CI
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.112 f  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp_inferred__0/i__carry__0/O[3]
                         net (fo=4, routed)           0.586    11.699    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/p_0_in[6]
    SLICE_X11Y7                                                       f  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul[8]_i_5/I0
    SLICE_X11Y7          LUT1 (Prop_lut1_I0_O)        0.307    12.006 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul[8]_i_5/O
                         net (fo=1, routed)           0.000    12.006    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul[8]_i_5_n_0
    SLICE_X11Y7                                                       r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[8]_i_2/S[1]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.556 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.556    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[8]_i_2_n_0
    SLICE_X11Y8                                                       r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[12]_i_2/CI
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.890 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.426    13.315    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/plusOp[10]
    SLICE_X13Y8                                                       r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul[10]_i_1/I2
    SLICE_X13Y8          LUT5 (Prop_lut5_I2_O)        0.303    13.618 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul[10]_i_1/O
                         net (fo=2, routed)           0.675    14.293    RoboMovel_i/Ganho_i/divNR_ganho/FMul1_n_9
    SLICE_X12Y8          FDRE                                         r  RoboMovel_i/Ganho_i/divNR_ganho/opB_mul_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.449    14.790    RoboMovel_i/Ganho_i/divNR_ganho/clock_in_IBUF_BUFG
    SLICE_X12Y8          FDRE                                         r  RoboMovel_i/Ganho_i/divNR_ganho/opB_mul_reg[10]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X12Y8          FDRE (Setup_fdre_C_D)       -0.056    14.959    RoboMovel_i/Ganho_i/divNR_ganho/opB_mul_reg[10]
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                         -14.293    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.683ns  (required time - arrival time)
  Source:                 RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.919ns  (logic 6.359ns (71.296%)  route 2.560ns (28.704%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.659     5.180    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/clock_in_IBUF_BUFG
    DSP48_X0Y2           DSP48E1                                      r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009     9.189 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp/P[17]
                         net (fo=2, routed)           0.971    10.160    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp_n_88
    SLICE_X12Y6                                                       r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/i__carry_i_4__2/I0
    SLICE_X12Y6          LUT2 (Prop_lut2_I0_O)        0.124    10.284 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/i__carry_i_4__2/O
                         net (fo=1, routed)           0.000    10.284    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/i__carry_i_4__2_n_0
    SLICE_X12Y6                                                       r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp_inferred__0/i__carry/S[0]
    SLICE_X12Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.797 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.797    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp_inferred__0/i__carry_n_0
    SLICE_X12Y7                                                       r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp_inferred__0/i__carry__0/CI
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.112 f  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp_inferred__0/i__carry__0/O[3]
                         net (fo=4, routed)           0.586    11.699    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/p_0_in[6]
    SLICE_X11Y7                                                       f  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul[8]_i_5/I0
    SLICE_X11Y7          LUT1 (Prop_lut1_I0_O)        0.307    12.006 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul[8]_i_5/O
                         net (fo=1, routed)           0.000    12.006    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul[8]_i_5_n_0
    SLICE_X11Y7                                                       r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[8]_i_2/S[1]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.556 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.556    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[8]_i_2_n_0
    SLICE_X11Y8                                                       r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[12]_i_2/CI
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.795 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.446    13.241    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/plusOp[11]
    SLICE_X13Y7                                                       r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul[11]_i_1/I2
    SLICE_X13Y7          LUT5 (Prop_lut5_I2_O)        0.302    13.543 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul[11]_i_1/O
                         net (fo=2, routed)           0.556    14.099    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/D[11]
    DSP48_X0Y2           DSP48E1                                      r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.541    14.882    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/clock_in_IBUF_BUFG
    DSP48_X0Y2           DSP48E1                                      r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp/CLK
                         clock pessimism              0.298    15.180    
                         clock uncertainty           -0.035    15.144    
    DSP48_X0Y2           DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -0.362    14.782    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp
  -------------------------------------------------------------------
                         required time                         14.782    
                         arrival time                         -14.099    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.686ns  (required time - arrival time)
  Source:                 RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.917ns  (logic 6.217ns (69.720%)  route 2.700ns (30.280%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.659     5.180    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/clock_in_IBUF_BUFG
    DSP48_X0Y2           DSP48E1                                      r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009     9.189 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp/P[17]
                         net (fo=2, routed)           0.971    10.160    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp_n_88
    SLICE_X12Y6                                                       r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/i__carry_i_4__2/I0
    SLICE_X12Y6          LUT2 (Prop_lut2_I0_O)        0.124    10.284 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/i__carry_i_4__2/O
                         net (fo=1, routed)           0.000    10.284    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/i__carry_i_4__2_n_0
    SLICE_X12Y6                                                       r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp_inferred__0/i__carry/S[0]
    SLICE_X12Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.797 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.797    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp_inferred__0/i__carry_n_0
    SLICE_X12Y7                                                       r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp_inferred__0/i__carry__0/CI
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.120 f  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp_inferred__0/i__carry__0/O[1]
                         net (fo=4, routed)           0.605    11.725    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/p_0_in[4]
    SLICE_X11Y6                                                       f  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul[4]_i_4/I0
    SLICE_X11Y6          LUT1 (Prop_lut1_I0_O)        0.306    12.031 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul[4]_i_4/O
                         net (fo=1, routed)           0.000    12.031    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul[4]_i_4_n_0
    SLICE_X11Y6                                                       r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[4]_i_2/S[3]
    SLICE_X11Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.432 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.432    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[4]_i_2_n_0
    SLICE_X11Y7                                                       r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[8]_i_2/CI
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.671 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.507    13.178    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/plusOp[7]
    SLICE_X13Y7                                                       r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul[7]_i_1/I2
    SLICE_X13Y7          LUT5 (Prop_lut5_I2_O)        0.302    13.480 r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/opB_mul[7]_i_1/O
                         net (fo=2, routed)           0.617    14.097    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/D[7]
    DSP48_X0Y2           DSP48E1                                      r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.541    14.882    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/clock_in_IBUF_BUFG
    DSP48_X0Y2           DSP48E1                                      r  RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp/CLK
                         clock pessimism              0.298    15.180    
                         clock uncertainty           -0.035    15.144    
    DSP48_X0Y2           DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -0.362    14.782    RoboMovel_i/Ganho_i/divNR_ganho/FMul1/multOp
  -------------------------------------------------------------------
                         required time                         14.782    
                         arrival time                         -14.097    
  -------------------------------------------------------------------
                         slack                                  0.686    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 RoboMovel_i/Ganho_i/divNR_ganho/Ea_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RoboMovel_i/Ganho_i/divNR_ganho/opA_mul_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.564     1.447    RoboMovel_i/Ganho_i/divNR_ganho/clock_in_IBUF_BUFG
    SLICE_X10Y11         FDRE                                         r  RoboMovel_i/Ganho_i/divNR_ganho/Ea_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  RoboMovel_i/Ganho_i/divNR_ganho/Ea_reg[17]/Q
                         net (fo=1, routed)           0.049     1.660    RoboMovel_i/Ganho_i/divNR_ganho/Ea[17]
    SLICE_X11Y11                                                      r  RoboMovel_i/Ganho_i/divNR_ganho/opA_mul[17]_i_1/I3
    SLICE_X11Y11         LUT6 (Prop_lut6_I3_O)        0.045     1.705 r  RoboMovel_i/Ganho_i/divNR_ganho/opA_mul[17]_i_1/O
                         net (fo=1, routed)           0.000     1.705    RoboMovel_i/Ganho_i/divNR_ganho/opA_mul[17]_i_1_n_0
    SLICE_X11Y11         FDRE                                         r  RoboMovel_i/Ganho_i/divNR_ganho/opA_mul_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.834     1.961    RoboMovel_i/Ganho_i/divNR_ganho/clock_in_IBUF_BUFG
    SLICE_X11Y11         FDRE                                         r  RoboMovel_i/Ganho_i/divNR_ganho/opA_mul_reg[17]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X11Y11         FDRE (Hold_fdre_C_D)         0.092     1.552    RoboMovel_i/Ganho_i/divNR_ganho/opA_mul_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 RoboMovel_i/Erro_i/subfsm_v6_erro/addsub_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RoboMovel_i/covK_reg[19]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.581     1.464    RoboMovel_i/Erro_i/subfsm_v6_erro/clock_in_IBUF_BUFG
    SLICE_X7Y23          FDRE                                         r  RoboMovel_i/Erro_i/subfsm_v6_erro/addsub_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  RoboMovel_i/Erro_i/subfsm_v6_erro/addsub_out_reg[19]/Q
                         net (fo=1, routed)           0.110     1.715    RoboMovel_i/addsub_out[19]
    SLICE_X7Y22          FDPE                                         r  RoboMovel_i/covK_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.851     1.978    RoboMovel_i/clock_in_IBUF_BUFG
    SLICE_X7Y22          FDPE                                         r  RoboMovel_i/covK_reg[19]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X7Y22          FDPE (Hold_fdpe_C_D)         0.070     1.549    RoboMovel_i/covK_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 RoboMovel_i/Erro_i/subfsm_v6_erro/addsub_out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RoboMovel_i/covK_reg[17]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.585     1.468    RoboMovel_i/Erro_i/subfsm_v6_erro/clock_in_IBUF_BUFG
    SLICE_X7Y30          FDRE                                         r  RoboMovel_i/Erro_i/subfsm_v6_erro/addsub_out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  RoboMovel_i/Erro_i/subfsm_v6_erro/addsub_out_reg[17]/Q
                         net (fo=1, routed)           0.110     1.719    RoboMovel_i/addsub_out[17]
    SLICE_X7Y29          FDPE                                         r  RoboMovel_i/covK_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.853     1.980    RoboMovel_i/clock_in_IBUF_BUFG
    SLICE_X7Y29          FDPE                                         r  RoboMovel_i/covK_reg[17]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X7Y29          FDPE (Hold_fdpe_C_D)         0.070     1.551    RoboMovel_i/covK_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 RoboMovel_i/Erro_i/subfsm_v6_erro/addsub_out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RoboMovel_i/covK_reg[23]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.580     1.463    RoboMovel_i/Erro_i/subfsm_v6_erro/clock_in_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  RoboMovel_i/Erro_i/subfsm_v6_erro/addsub_out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  RoboMovel_i/Erro_i/subfsm_v6_erro/addsub_out_reg[23]/Q
                         net (fo=1, routed)           0.112     1.716    RoboMovel_i/addsub_out[23]
    SLICE_X7Y26          FDPE                                         r  RoboMovel_i/covK_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.849     1.976    RoboMovel_i/clock_in_IBUF_BUFG
    SLICE_X7Y26          FDPE                                         r  RoboMovel_i/covK_reg[23]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X7Y26          FDPE (Hold_fdpe_C_D)         0.070     1.547    RoboMovel_i/covK_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 RoboMovel_i/Erro_i/subfsm_v6_erro/addsub_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RoboMovel_i/covK_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.227%)  route 0.113ns (40.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.586     1.469    RoboMovel_i/Erro_i/subfsm_v6_erro/clock_in_IBUF_BUFG
    SLICE_X2Y29          FDRE                                         r  RoboMovel_i/Erro_i/subfsm_v6_erro/addsub_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164     1.633 r  RoboMovel_i/Erro_i/subfsm_v6_erro/addsub_out_reg[10]/Q
                         net (fo=1, routed)           0.113     1.746    RoboMovel_i/addsub_out[10]
    SLICE_X5Y29          FDPE                                         r  RoboMovel_i/covK_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.853     1.980    RoboMovel_i/clock_in_IBUF_BUFG
    SLICE_X5Y29          FDPE                                         r  RoboMovel_i/covK_reg[10]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X5Y29          FDPE (Hold_fdpe_C_D)         0.070     1.572    RoboMovel_i/covK_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 RoboMovel_i/Erro_i/subfsm_v6_erro/addsub_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RoboMovel_i/covK_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.586     1.469    RoboMovel_i/Erro_i/subfsm_v6_erro/clock_in_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  RoboMovel_i/Erro_i/subfsm_v6_erro/addsub_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  RoboMovel_i/Erro_i/subfsm_v6_erro/addsub_out_reg[6]/Q
                         net (fo=1, routed)           0.112     1.722    RoboMovel_i/addsub_out[6]
    SLICE_X5Y30          FDPE                                         r  RoboMovel_i/covK_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.854     1.981    RoboMovel_i/clock_in_IBUF_BUFG
    SLICE_X5Y30          FDPE                                         r  RoboMovel_i/covK_reg[6]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X5Y30          FDPE (Hold_fdpe_C_D)         0.066     1.548    RoboMovel_i/covK_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 RoboMovel_i/Fusao_i/subfsm_v6_fusao/s_sign_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RoboMovel_i/Fusao_i/subfsm_v6_fusao/addsub_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.114%)  route 0.145ns (43.886%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.567     1.450    RoboMovel_i/Fusao_i/subfsm_v6_fusao/clock_in_IBUF_BUFG
    SLICE_X9Y0           FDRE                                         r  RoboMovel_i/Fusao_i/subfsm_v6_fusao/s_sign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDRE (Prop_fdre_C_Q)         0.141     1.591 r  RoboMovel_i/Fusao_i/subfsm_v6_fusao/s_sign_reg/Q
                         net (fo=1, routed)           0.145     1.737    RoboMovel_i/Fusao_i/subfsm_v6_fusao/s_sign
    SLICE_X10Y1                                                       r  RoboMovel_i/Fusao_i/subfsm_v6_fusao/addsub_out[26]_i_1__0/I2
    SLICE_X10Y1          LUT6 (Prop_lut6_I2_O)        0.045     1.782 r  RoboMovel_i/Fusao_i/subfsm_v6_fusao/addsub_out[26]_i_1__0/O
                         net (fo=1, routed)           0.000     1.782    RoboMovel_i/Fusao_i/subfsm_v6_fusao/addsub_out[26]_i_1__0_n_0
    SLICE_X10Y1          FDRE                                         r  RoboMovel_i/Fusao_i/subfsm_v6_fusao/addsub_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.837     1.964    RoboMovel_i/Fusao_i/subfsm_v6_fusao/clock_in_IBUF_BUFG
    SLICE_X10Y1          FDRE                                         r  RoboMovel_i/Fusao_i/subfsm_v6_fusao/addsub_out_reg[26]/C
                         clock pessimism             -0.478     1.486    
    SLICE_X10Y1          FDRE (Hold_fdre_C_D)         0.120     1.606    RoboMovel_i/Fusao_i/subfsm_v6_fusao/addsub_out_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 RoboMovel_i/Erro_i/subfsm_v6_erro/addsub_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RoboMovel_i/covK_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.584     1.467    RoboMovel_i/Erro_i/subfsm_v6_erro/clock_in_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  RoboMovel_i/Erro_i/subfsm_v6_erro/addsub_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  RoboMovel_i/Erro_i/subfsm_v6_erro/addsub_out_reg[15]/Q
                         net (fo=1, routed)           0.119     1.728    RoboMovel_i/addsub_out[15]
    SLICE_X4Y28          FDCE                                         r  RoboMovel_i/covK_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.852     1.979    RoboMovel_i/clock_in_IBUF_BUFG
    SLICE_X4Y28          FDCE                                         r  RoboMovel_i/covK_reg[15]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X4Y28          FDCE (Hold_fdce_C_D)         0.070     1.550    RoboMovel_i/covK_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 RoboMovel_i/Erro_i/subfsm_v6_erro/addsub_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RoboMovel_i/covK_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.417%)  route 0.117ns (41.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.587     1.470    RoboMovel_i/Erro_i/subfsm_v6_erro/clock_in_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  RoboMovel_i/Erro_i/subfsm_v6_erro/addsub_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.164     1.634 r  RoboMovel_i/Erro_i/subfsm_v6_erro/addsub_out_reg[9]/Q
                         net (fo=1, routed)           0.117     1.751    RoboMovel_i/addsub_out[9]
    SLICE_X4Y30          FDPE                                         r  RoboMovel_i/covK_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.854     1.981    RoboMovel_i/clock_in_IBUF_BUFG
    SLICE_X4Y30          FDPE                                         r  RoboMovel_i/covK_reg[9]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X4Y30          FDPE (Hold_fdpe_C_D)         0.070     1.573    RoboMovel_i/covK_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 RoboMovel_i/Erro_i/subfsm_v6_erro/addsub_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RoboMovel_i/covK_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.227%)  route 0.113ns (40.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.585     1.468    RoboMovel_i/Erro_i/subfsm_v6_erro/clock_in_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  RoboMovel_i/Erro_i/subfsm_v6_erro/addsub_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  RoboMovel_i/Erro_i/subfsm_v6_erro/addsub_out_reg[7]/Q
                         net (fo=1, routed)           0.113     1.745    RoboMovel_i/addsub_out[7]
    SLICE_X4Y28          FDCE                                         r  RoboMovel_i/covK_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.852     1.979    RoboMovel_i/clock_in_IBUF_BUFG
    SLICE_X4Y28          FDCE                                         r  RoboMovel_i/covK_reg[7]/C
                         clock pessimism             -0.478     1.501    
    SLICE_X4Y28          FDCE (Hold_fdce_C_D)         0.066     1.567    RoboMovel_i/covK_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_in }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y0    Mem_XIR/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y0    Mem_XIR/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2    Mem_XUL/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2    Mem_XUL/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_in_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y23    RoboMovel_i/Erro_i/multiplierfsm_v2_erro/ready_mul_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y14    RoboMovel_i/Fusao_i/multiplierfsm_v2_fusao/ready_mul_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y14    RoboMovel_i/Ganho_i/divNR_ganho/FinDiv_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X15Y8    RoboMovel_i/Ganho_i/divNR_ganho/MntResul_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y9    RoboMovel_i/Ganho_i/divNR_ganho/MntResul_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y14    RoboMovel_i/Ganho_i/divNR_ganho/FinDiv_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y12   RoboMovel_i/Ganho_i/divNR_ganho/MntResul_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y12   RoboMovel_i/Ganho_i/divNR_ganho/MntResul_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y13   RoboMovel_i/Ganho_i/divNR_ganho/MntResul_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y12   RoboMovel_i/Ganho_i/divNR_ganho/MntResul_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y12   RoboMovel_i/Ganho_i/divNR_ganho/MntResul_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y12   RoboMovel_i/Ganho_i/divNR_ganho/MntResul_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y12   RoboMovel_i/Ganho_i/divNR_ganho/MntResul_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y11   RoboMovel_i/Ganho_i/divNR_ganho/MntResul_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y11   RoboMovel_i/Ganho_i/divNR_ganho/MntResul_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y14    RoboMovel_i/Fusao_i/multiplierfsm_v2_fusao/ready_mul_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y8    RoboMovel_i/Ganho_i/divNR_ganho/MntResul_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y8    RoboMovel_i/Ganho_i/divNR_ganho/MntResul_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y8    RoboMovel_i/Ganho_i/divNR_ganho/MntResul_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y8    RoboMovel_i/Ganho_i/divNR_ganho/SDOut_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y8    RoboMovel_i/Ganho_i/divNR_ganho/SDOut_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y8    RoboMovel_i/Ganho_i/divNR_ganho/SDOut_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y8    RoboMovel_i/Ganho_i/divNR_ganho/SDOut_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y8    RoboMovel_i/Ganho_i/divNR_ganho/SDOut_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y8    RoboMovel_i/Ganho_i/divNR_ganho/SDOut_reg[8]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_in
                            (input port)
  Destination:            led_out[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.910ns  (logic 5.102ns (36.676%)  route 8.808ns (63.324%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw_in (IN)
                         net (fo=0)                   0.000     0.000    sw_in
    R2                                                                r  sw_in_IBUF_inst/I
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_in_IBUF_inst/O
                         net (fo=16, routed)          3.176     4.632    RoboMovel_i/Fusao_i/addfsm_v6_fusao/sw_in_IBUF
    SLICE_X4Y14                                                       r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[15]_inst_i_1/I1
    SLICE_X4Y14          LUT3 (Prop_lut3_I1_O)        0.124     4.756 r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           5.632    10.388    led_out_OBUF[15]
    L1                                                                r  led_out_OBUF[15]_inst/I
    L1                   OBUF (Prop_obuf_I_O)         3.521    13.910 r  led_out_OBUF[15]_inst/O
                         net (fo=0)                   0.000    13.910    led_out[15]
    L1                                                                r  led_out[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_in
                            (input port)
  Destination:            led_out[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.678ns  (logic 5.324ns (38.921%)  route 8.354ns (61.079%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw_in (IN)
                         net (fo=0)                   0.000     0.000    sw_in
    R2                                                                r  sw_in_IBUF_inst/I
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_in_IBUF_inst/O
                         net (fo=16, routed)          3.094     4.550    RoboMovel_i/Fusao_i/addfsm_v6_fusao/sw_in_IBUF
    SLICE_X6Y14                                                       r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[13]_inst_i_1/I1
    SLICE_X6Y14          LUT3 (Prop_lut3_I1_O)        0.153     4.703 r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           5.260     9.963    led_out_OBUF[13]
    N3                                                                r  led_out_OBUF[13]_inst/I
    N3                   OBUF (Prop_obuf_I_O)         3.714    13.678 r  led_out_OBUF[13]_inst/O
                         net (fo=0)                   0.000    13.678    led_out[13]
    N3                                                                r  led_out[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_in
                            (input port)
  Destination:            led_out[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.302ns  (logic 5.096ns (38.307%)  route 8.206ns (61.693%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw_in (IN)
                         net (fo=0)                   0.000     0.000    sw_in
    R2                                                                r  sw_in_IBUF_inst/I
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_in_IBUF_inst/O
                         net (fo=16, routed)          3.404     4.860    RoboMovel_i/Fusao_i/addfsm_v6_fusao/sw_in_IBUF
    SLICE_X5Y14                                                       r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[14]_inst_i_1/I1
    SLICE_X5Y14          LUT3 (Prop_lut3_I1_O)        0.124     4.984 r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           4.802     9.786    led_out_OBUF[14]
    P1                                                                r  led_out_OBUF[14]_inst/I
    P1                   OBUF (Prop_obuf_I_O)         3.515    13.302 r  led_out_OBUF[14]_inst/O
                         net (fo=0)                   0.000    13.302    led_out[14]
    P1                                                                r  led_out[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_in
                            (input port)
  Destination:            led_out[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.275ns  (logic 5.098ns (38.405%)  route 8.177ns (61.595%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw_in (IN)
                         net (fo=0)                   0.000     0.000    sw_in
    R2                                                                r  sw_in_IBUF_inst/I
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_in_IBUF_inst/O
                         net (fo=16, routed)          3.094     4.550    RoboMovel_i/Fusao_i/addfsm_v6_fusao/sw_in_IBUF
    SLICE_X6Y14                                                       r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[12]_inst_i_1/I1
    SLICE_X6Y14          LUT3 (Prop_lut3_I1_O)        0.124     4.674 r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           5.083     9.757    led_out_OBUF[12]
    P3                                                                r  led_out_OBUF[12]_inst/I
    P3                   OBUF (Prop_obuf_I_O)         3.518    13.275 r  led_out_OBUF[12]_inst/O
                         net (fo=0)                   0.000    13.275    led_out[12]
    P3                                                                r  led_out[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_in
                            (input port)
  Destination:            led_out[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.890ns  (logic 5.321ns (41.282%)  route 7.569ns (58.718%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw_in (IN)
                         net (fo=0)                   0.000     0.000    sw_in
    R2                                                                r  sw_in_IBUF_inst/I
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_in_IBUF_inst/O
                         net (fo=16, routed)          3.545     5.001    RoboMovel_i/Fusao_i/addfsm_v6_fusao/sw_in_IBUF
    SLICE_X5Y13                                                       r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[9]_inst_i_1/I1
    SLICE_X5Y13          LUT3 (Prop_lut3_I1_O)        0.149     5.150 r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           4.024     9.174    led_out_OBUF[9]
    V3                                                                r  led_out_OBUF[9]_inst/I
    V3                   OBUF (Prop_obuf_I_O)         3.716    12.890 r  led_out_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.890    led_out[9]
    V3                                                                r  led_out[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_in
                            (input port)
  Destination:            led_out[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.453ns  (logic 5.106ns (41.000%)  route 7.347ns (59.000%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw_in (IN)
                         net (fo=0)                   0.000     0.000    sw_in
    R2                                                                r  sw_in_IBUF_inst/I
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_in_IBUF_inst/O
                         net (fo=16, routed)          3.381     4.837    RoboMovel_i/Fusao_i/addfsm_v6_fusao/sw_in_IBUF
    SLICE_X6Y14                                                       r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[10]_inst_i_1/I1
    SLICE_X6Y14          LUT3 (Prop_lut3_I1_O)        0.124     4.961 r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.966     8.927    led_out_OBUF[10]
    W3                                                                r  led_out_OBUF[10]_inst/I
    W3                   OBUF (Prop_obuf_I_O)         3.525    12.453 r  led_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.453    led_out[10]
    W3                                                                r  led_out[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_in
                            (input port)
  Destination:            led_out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.380ns  (logic 5.336ns (43.101%)  route 7.044ns (56.899%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw_in (IN)
                         net (fo=0)                   0.000     0.000    sw_in
    R2                                                                r  sw_in_IBUF_inst/I
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_in_IBUF_inst/O
                         net (fo=16, routed)          3.381     4.837    RoboMovel_i/Fusao_i/addfsm_v6_fusao/sw_in_IBUF
    SLICE_X6Y14                                                       r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[11]_inst_i_1/I1
    SLICE_X6Y14          LUT3 (Prop_lut3_I1_O)        0.152     4.989 r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.663     8.652    led_out_OBUF[11]
    U3                                                                r  led_out_OBUF[11]_inst/I
    U3                   OBUF (Prop_obuf_I_O)         3.728    12.380 r  led_out_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.380    led_out[11]
    U3                                                                r  led_out[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_in
                            (input port)
  Destination:            led_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.009ns  (logic 5.328ns (48.392%)  route 5.682ns (51.608%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw_in (IN)
                         net (fo=0)                   0.000     0.000    sw_in
    R2                                                                r  sw_in_IBUF_inst/I
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_in_IBUF_inst/O
                         net (fo=16, routed)          3.552     5.008    RoboMovel_i/Fusao_i/addfsm_v6_fusao/sw_in_IBUF
    SLICE_X3Y14                                                       r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[5]_inst_i_1/I1
    SLICE_X3Y14          LUT3 (Prop_lut3_I1_O)        0.154     5.162 r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.130     7.292    led_out_OBUF[5]
    U15                                                               r  led_out_OBUF[5]_inst/I
    U15                  OBUF (Prop_obuf_I_O)         3.717    11.009 r  led_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.009    led_out[5]
    U15                                                               r  led_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_in
                            (input port)
  Destination:            led_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.904ns  (logic 5.282ns (48.439%)  route 5.622ns (51.561%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw_in (IN)
                         net (fo=0)                   0.000     0.000    sw_in
    R2                                                                r  sw_in_IBUF_inst/I
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_in_IBUF_inst/O
                         net (fo=16, routed)          3.537     4.993    RoboMovel_i/Fusao_i/addfsm_v6_fusao/sw_in_IBUF
    SLICE_X3Y14                                                       r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[7]_inst_i_1/I1
    SLICE_X3Y14          LUT3 (Prop_lut3_I1_O)        0.117     5.110 r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.086     7.195    led_out_OBUF[7]
    V14                                                               r  led_out_OBUF[7]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         3.709    10.904 r  led_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.904    led_out[7]
    V14                                                               r  led_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_in
                            (input port)
  Destination:            led_out[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.844ns  (logic 5.084ns (46.884%)  route 5.760ns (53.116%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw_in (IN)
                         net (fo=0)                   0.000     0.000    sw_in
    R2                                                                r  sw_in_IBUF_inst/I
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_in_IBUF_inst/O
                         net (fo=16, routed)          3.545     5.001    RoboMovel_i/Fusao_i/addfsm_v6_fusao/sw_in_IBUF
    SLICE_X5Y13                                                       r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[8]_inst_i_1/I1
    SLICE_X5Y13          LUT3 (Prop_lut3_I1_O)        0.124     5.125 r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.215     7.340    led_out_OBUF[8]
    V13                                                               r  led_out_OBUF[8]_inst/I
    V13                  OBUF (Prop_obuf_I_O)         3.504    10.844 r  led_out_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.844    led_out[8]
    V13                                                               r  led_out[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_in
                            (input port)
  Destination:            led_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.377ns  (logic 1.544ns (45.723%)  route 1.833ns (54.277%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw_in (IN)
                         net (fo=0)                   0.000     0.000    sw_in
    R2                                                                r  sw_in_IBUF_inst/I
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_in_IBUF_inst/O
                         net (fo=16, routed)          1.408     1.633    RoboMovel_i/Fusao_i/addfsm_v6_fusao/sw_in_IBUF
    SLICE_X4Y14                                                       r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[4]_inst_i_1/I1
    SLICE_X4Y14          LUT3 (Prop_lut3_I1_O)        0.045     1.678 r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.425     2.102    led_out_OBUF[4]
    W18                                                               r  led_out_OBUF[4]_inst/I
    W18                  OBUF (Prop_obuf_I_O)         1.275     3.377 r  led_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.377    led_out[4]
    W18                                                               r  led_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_in
                            (input port)
  Destination:            led_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.418ns  (logic 1.471ns (43.045%)  route 1.947ns (56.955%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw_in (IN)
                         net (fo=0)                   0.000     0.000    sw_in
    R2                                                                r  sw_in_IBUF_inst/I
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_in_IBUF_inst/O
                         net (fo=16, routed)          1.536     1.760    RoboMovel_i/Fusao_i/addfsm_v6_fusao/sw_in_IBUF
    SLICE_X3Y14                                                       r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[2]_inst_i_1/I1
    SLICE_X3Y14          LUT3 (Prop_lut3_I1_O)        0.045     1.805 r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.411     2.216    led_out_OBUF[2]
    U19                                                               r  led_out_OBUF[2]_inst/I
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.418 r  led_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.418    led_out[2]
    U19                                                               r  led_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_in
                            (input port)
  Destination:            led_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.435ns  (logic 1.540ns (44.840%)  route 1.895ns (55.160%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw_in (IN)
                         net (fo=0)                   0.000     0.000    sw_in
    R2                                                                r  sw_in_IBUF_inst/I
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_in_IBUF_inst/O
                         net (fo=16, routed)          1.486     1.710    RoboMovel_i/Fusao_i/addfsm_v6_fusao/sw_in_IBUF
    SLICE_X5Y14                                                       r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[3]_inst_i_1/I1
    SLICE_X5Y14          LUT3 (Prop_lut3_I1_O)        0.044     1.754 r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.409     2.163    led_out_OBUF[3]
    V19                                                               r  led_out_OBUF[3]_inst/I
    V19                  OBUF (Prop_obuf_I_O)         1.272     3.435 r  led_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.435    led_out[3]
    V19                                                               r  led_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_in
                            (input port)
  Destination:            led_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.473ns  (logic 1.548ns (44.559%)  route 1.925ns (55.441%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw_in (IN)
                         net (fo=0)                   0.000     0.000    sw_in
    R2                                                                r  sw_in_IBUF_inst/I
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_in_IBUF_inst/O
                         net (fo=16, routed)          1.408     1.632    RoboMovel_i/Fusao_i/addfsm_v6_fusao/sw_in_IBUF
    SLICE_X1Y14                                                       r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[6]_inst_i_1/I1
    SLICE_X1Y14          LUT3 (Prop_lut3_I1_O)        0.051     1.683 r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.517     2.201    led_out_OBUF[6]
    U14                                                               r  led_out_OBUF[6]_inst/I
    U14                  OBUF (Prop_obuf_I_O)         1.272     3.473 r  led_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.473    led_out[6]
    U14                                                               r  led_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_in
                            (input port)
  Destination:            led_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.518ns  (logic 1.475ns (41.935%)  route 2.043ns (58.065%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw_in (IN)
                         net (fo=0)                   0.000     0.000    sw_in
    R2                                                                r  sw_in_IBUF_inst/I
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_in_IBUF_inst/O
                         net (fo=16, routed)          1.553     1.777    RoboMovel_i/Fusao_i/addfsm_v6_fusao/sw_in_IBUF
    SLICE_X3Y14                                                       r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[0]_inst_i_1/I1
    SLICE_X3Y14          LUT3 (Prop_lut3_I1_O)        0.045     1.822 r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.490     2.312    led_out_OBUF[0]
    U16                                                               r  led_out_OBUF[0]_inst/I
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.518 r  led_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.518    led_out[0]
    U16                                                               r  led_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_in
                            (input port)
  Destination:            led_out[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.560ns  (logic 1.474ns (41.412%)  route 2.086ns (58.588%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw_in (IN)
                         net (fo=0)                   0.000     0.000    sw_in
    R2                                                                r  sw_in_IBUF_inst/I
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_in_IBUF_inst/O
                         net (fo=16, routed)          1.523     1.747    RoboMovel_i/Fusao_i/addfsm_v6_fusao/sw_in_IBUF
    SLICE_X5Y13                                                       r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[8]_inst_i_1/I1
    SLICE_X5Y13          LUT3 (Prop_lut3_I1_O)        0.045     1.792 r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.563     2.355    led_out_OBUF[8]
    V13                                                               r  led_out_OBUF[8]_inst/I
    V13                  OBUF (Prop_obuf_I_O)         1.205     3.560 r  led_out_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.560    led_out[8]
    V13                                                               r  led_out[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_in
                            (input port)
  Destination:            led_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.579ns  (logic 1.542ns (43.083%)  route 2.037ns (56.917%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw_in (IN)
                         net (fo=0)                   0.000     0.000    sw_in
    R2                                                                r  sw_in_IBUF_inst/I
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_in_IBUF_inst/O
                         net (fo=16, routed)          1.536     1.760    RoboMovel_i/Fusao_i/addfsm_v6_fusao/sw_in_IBUF
    SLICE_X3Y14                                                       r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[7]_inst_i_1/I1
    SLICE_X3Y14          LUT3 (Prop_lut3_I1_O)        0.049     1.809 r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.502     2.311    led_out_OBUF[7]
    V14                                                               r  led_out_OBUF[7]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         1.269     3.579 r  led_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.579    led_out[7]
    V14                                                               r  led_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_in
                            (input port)
  Destination:            led_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.622ns  (logic 1.548ns (42.728%)  route 2.075ns (57.272%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw_in (IN)
                         net (fo=0)                   0.000     0.000    sw_in
    R2                                                                r  sw_in_IBUF_inst/I
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_in_IBUF_inst/O
                         net (fo=16, routed)          1.553     1.777    RoboMovel_i/Fusao_i/addfsm_v6_fusao/sw_in_IBUF
    SLICE_X3Y14                                                       r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[5]_inst_i_1/I1
    SLICE_X3Y14          LUT3 (Prop_lut3_I1_O)        0.043     1.820 r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.522     2.342    led_out_OBUF[5]
    U15                                                               r  led_out_OBUF[5]_inst/I
    U15                  OBUF (Prop_obuf_I_O)         1.281     3.622 r  led_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.622    led_out[5]
    U15                                                               r  led_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_in
                            (input port)
  Destination:            led_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.635ns  (logic 1.500ns (41.261%)  route 2.135ns (58.739%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw_in (IN)
                         net (fo=0)                   0.000     0.000    sw_in
    R2                                                                r  sw_in_IBUF_inst/I
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_in_IBUF_inst/O
                         net (fo=16, routed)          1.408     1.632    RoboMovel_i/Fusao_i/addfsm_v6_fusao/sw_in_IBUF
    SLICE_X1Y14                                                       r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[1]_inst_i_1/I1
    SLICE_X1Y14          LUT3 (Prop_lut3_I1_O)        0.045     1.677 r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.727     2.405    led_out_OBUF[1]
    E19                                                               r  led_out_OBUF[1]_inst/I
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.635 r  led_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.635    led_out[1]
    E19                                                               r  led_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_in
                            (input port)
  Destination:            led_out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.383ns  (logic 1.546ns (35.274%)  route 2.837ns (64.726%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw_in (IN)
                         net (fo=0)                   0.000     0.000    sw_in
    R2                                                                r  sw_in_IBUF_inst/I
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_in_IBUF_inst/O
                         net (fo=16, routed)          1.479     1.703    RoboMovel_i/Fusao_i/addfsm_v6_fusao/sw_in_IBUF
    SLICE_X6Y14                                                       r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[11]_inst_i_1/I1
    SLICE_X6Y14          LUT3 (Prop_lut3_I1_O)        0.044     1.747 r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           1.358     3.105    led_out_OBUF[11]
    U3                                                                r  led_out_OBUF[11]_inst/I
    U3                   OBUF (Prop_obuf_I_O)         1.278     4.383 r  led_out_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.383    led_out[11]
    U3                                                                r  led_out[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.740ns  (logic 4.101ns (38.188%)  route 6.639ns (61.812%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.631     5.152    RoboMovel_i/Fusao_i/addfsm_v6_fusao/clock_in_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[26]/Q
                         net (fo=2, routed)           1.007     6.615    RoboMovel_i/Fusao_i/addfsm_v6_fusao/xfusao_out[26]
    SLICE_X4Y14                                                       r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[15]_inst_i_1/I2
    SLICE_X4Y14          LUT3 (Prop_lut3_I2_O)        0.124     6.739 r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           5.632    12.371    led_out_OBUF[15]
    L1                                                                r  led_out_OBUF[15]_inst/I
    L1                   OBUF (Prop_obuf_I_O)         3.521    15.892 r  led_out_OBUF[15]_inst/O
                         net (fo=0)                   0.000    15.892    led_out[15]
    L1                                                                r  led_out[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.458ns  (logic 4.385ns (41.935%)  route 6.072ns (58.065%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.630     5.151    RoboMovel_i/Fusao_i/addfsm_v6_fusao/clock_in_IBUF_BUFG
    SLICE_X6Y13          FDRE                                         r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.518     5.669 r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[24]/Q
                         net (fo=1, routed)           0.812     6.481    RoboMovel_i/Fusao_i/addfsm_v6_fusao/xfusao_out[24]
    SLICE_X6Y14                                                       r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[13]_inst_i_1/I2
    SLICE_X6Y14          LUT3 (Prop_lut3_I2_O)        0.153     6.634 r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           5.260    11.895    led_out_OBUF[13]
    N3                                                                r  led_out_OBUF[13]_inst/I
    N3                   OBUF (Prop_obuf_I_O)         3.714    15.609 r  led_out_OBUF[13]_inst/O
                         net (fo=0)                   0.000    15.609    led_out[13]
    N3                                                                r  led_out[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.039ns  (logic 4.160ns (41.440%)  route 5.879ns (58.560%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.630     5.151    RoboMovel_i/Fusao_i/addfsm_v6_fusao/clock_in_IBUF_BUFG
    SLICE_X6Y14          FDRE                                         r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDRE (Prop_fdre_C_Q)         0.518     5.669 r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[23]/Q
                         net (fo=1, routed)           0.796     6.465    RoboMovel_i/Fusao_i/addfsm_v6_fusao/xfusao_out[23]
    SLICE_X6Y14                                                       r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[12]_inst_i_1/I2
    SLICE_X6Y14          LUT3 (Prop_lut3_I2_O)        0.124     6.589 r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           5.083    11.672    led_out_OBUF[12]
    P3                                                                r  led_out_OBUF[12]_inst/I
    P3                   OBUF (Prop_obuf_I_O)         3.518    15.190 r  led_out_OBUF[12]_inst/O
                         net (fo=0)                   0.000    15.190    led_out[12]
    P3                                                                r  led_out[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.765ns  (logic 4.157ns (42.576%)  route 5.607ns (57.424%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.633     5.154    RoboMovel_i/Fusao_i/addfsm_v6_fusao/clock_in_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.518     5.672 r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[14]/Q
                         net (fo=2, routed)           0.805     6.477    RoboMovel_i/Fusao_i/addfsm_v6_fusao/xfusao_out[14]
    SLICE_X5Y14                                                       r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[14]_inst_i_1/I0
    SLICE_X5Y14          LUT3 (Prop_lut3_I0_O)        0.124     6.601 r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           4.802    11.404    led_out_OBUF[14]
    P1                                                                r  led_out_OBUF[14]_inst/I
    P1                   OBUF (Prop_obuf_I_O)         3.515    14.919 r  led_out_OBUF[14]_inst/O
                         net (fo=0)                   0.000    14.919    led_out[14]
    P1                                                                r  led_out[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.038ns  (logic 4.167ns (46.108%)  route 4.871ns (53.892%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.632     5.153    RoboMovel_i/Fusao_i/addfsm_v6_fusao/clock_in_IBUF_BUFG
    SLICE_X6Y11          FDRE                                         r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.518     5.671 r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[21]/Q
                         net (fo=1, routed)           0.905     6.576    RoboMovel_i/Fusao_i/addfsm_v6_fusao/xfusao_out[21]
    SLICE_X6Y14                                                       r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[10]_inst_i_1/I2
    SLICE_X6Y14          LUT3 (Prop_lut3_I2_O)        0.124     6.700 r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.966    10.666    led_out_OBUF[10]
    W3                                                                r  led_out_OBUF[10]_inst/I
    W3                   OBUF (Prop_obuf_I_O)         3.525    14.192 r  led_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000    14.192    led_out[10]
    W3                                                                r  led_out[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.004ns  (logic 4.322ns (48.003%)  route 4.682ns (51.997%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.630     5.151    RoboMovel_i/Fusao_i/addfsm_v6_fusao/clock_in_IBUF_BUFG
    SLICE_X5Y13          FDRE                                         r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[20]/Q
                         net (fo=1, routed)           0.658     6.265    RoboMovel_i/Fusao_i/addfsm_v6_fusao/xfusao_out[20]
    SLICE_X5Y13                                                       r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[9]_inst_i_1/I2
    SLICE_X5Y13          LUT3 (Prop_lut3_I2_O)        0.150     6.415 r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           4.024    10.439    led_out_OBUF[9]
    V3                                                                r  led_out_OBUF[9]_inst/I
    V3                   OBUF (Prop_obuf_I_O)         3.716    14.155 r  led_out_OBUF[9]_inst/O
                         net (fo=0)                   0.000    14.155    led_out[9]
    V3                                                                r  led_out[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.963ns  (logic 4.336ns (48.373%)  route 4.627ns (51.627%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.633     5.154    RoboMovel_i/Fusao_i/addfsm_v6_fusao/clock_in_IBUF_BUFG
    SLICE_X3Y14          FDRE                                         r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[11]/Q
                         net (fo=2, routed)           0.964     6.575    RoboMovel_i/Fusao_i/addfsm_v6_fusao/xfusao_out[11]
    SLICE_X6Y14                                                       r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[11]_inst_i_1/I0
    SLICE_X6Y14          LUT3 (Prop_lut3_I0_O)        0.152     6.727 r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.663    10.390    led_out_OBUF[11]
    U3                                                                r  led_out_OBUF[11]_inst/I
    U3                   OBUF (Prop_obuf_I_O)         3.728    14.117 r  led_out_OBUF[11]_inst/O
                         net (fo=0)                   0.000    14.117    led_out[11]
    U3                                                                r  led_out[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.704ns  (logic 4.319ns (56.064%)  route 3.385ns (43.936%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.634     5.155    RoboMovel_i/Fusao_i/addfsm_v6_fusao/clock_in_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[17]/Q
                         net (fo=1, routed)           1.298     6.910    RoboMovel_i/Fusao_i/addfsm_v6_fusao/xfusao_out[17]
    SLICE_X1Y14                                                       r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[6]_inst_i_1/I2
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.154     7.064 r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.086     9.150    led_out_OBUF[6]
    U14                                                               r  led_out_OBUF[6]_inst/I
    U14                  OBUF (Prop_obuf_I_O)         3.709    12.859 r  led_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.859    led_out[6]
    U14                                                               r  led_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.609ns  (logic 4.110ns (54.010%)  route 3.499ns (45.990%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.631     5.152    RoboMovel_i/Fusao_i/addfsm_v6_fusao/clock_in_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[1]/Q
                         net (fo=1, routed)           0.952     6.561    RoboMovel_i/Fusao_i/addfsm_v6_fusao/xfusao_out[1]
    SLICE_X1Y14                                                       r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[1]_inst_i_1/I0
    SLICE_X1Y14          LUT3 (Prop_lut3_I0_O)        0.124     6.685 r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.547     9.232    led_out_OBUF[1]
    E19                                                               r  led_out_OBUF[1]_inst/I
    E19                  OBUF (Prop_obuf_I_O)         3.530    12.761 r  led_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.761    led_out[1]
    E19                                                               r  led_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.411ns  (logic 4.315ns (58.221%)  route 3.096ns (41.779%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.630     5.151    RoboMovel_i/Fusao_i/addfsm_v6_fusao/clock_in_IBUF_BUFG
    SLICE_X5Y13          FDRE                                         r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[18]/Q
                         net (fo=1, routed)           1.011     6.618    RoboMovel_i/Fusao_i/addfsm_v6_fusao/xfusao_out[18]
    SLICE_X3Y14                                                       r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[7]_inst_i_1/I2
    SLICE_X3Y14          LUT3 (Prop_lut3_I2_O)        0.150     6.768 r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.086     8.853    led_out_OBUF[7]
    V14                                                               r  led_out_OBUF[7]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         3.709    12.562 r  led_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.562    led_out[7]
    V14                                                               r  led_out[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.991ns  (logic 1.388ns (69.736%)  route 0.602ns (30.264%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.591     1.474    RoboMovel_i/Fusao_i/addfsm_v6_fusao/clock_in_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[2]/Q
                         net (fo=1, routed)           0.191     1.806    RoboMovel_i/Fusao_i/addfsm_v6_fusao/xfusao_out[2]
    SLICE_X3Y14                                                       r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[2]_inst_i_1/I0
    SLICE_X3Y14          LUT3 (Prop_lut3_I0_O)        0.045     1.851 r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.411     2.263    led_out_OBUF[2]
    U19                                                               r  led_out_OBUF[2]_inst/I
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.465 r  led_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.465    led_out[2]
    U19                                                               r  led_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.028ns  (logic 1.392ns (68.645%)  route 0.636ns (31.355%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.591     1.474    RoboMovel_i/Fusao_i/addfsm_v6_fusao/clock_in_IBUF_BUFG
    SLICE_X3Y14          FDRE                                         r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[11]/Q
                         net (fo=2, routed)           0.146     1.761    RoboMovel_i/Fusao_i/addfsm_v6_fusao/xfusao_out[11]
    SLICE_X3Y14                                                       r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[0]_inst_i_1/I2
    SLICE_X3Y14          LUT3 (Prop_lut3_I2_O)        0.045     1.806 r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.490     2.296    led_out_OBUF[0]
    U16                                                               r  led_out_OBUF[0]_inst/I
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.502 r  led_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.502    led_out[0]
    U16                                                               r  led_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.060ns  (logic 1.459ns (70.823%)  route 0.601ns (29.177%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.591     1.474    RoboMovel_i/Fusao_i/addfsm_v6_fusao/clock_in_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[3]/Q
                         net (fo=1, routed)           0.192     1.807    RoboMovel_i/Fusao_i/addfsm_v6_fusao/xfusao_out[3]
    SLICE_X5Y14                                                       r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[3]_inst_i_1/I0
    SLICE_X5Y14          LUT3 (Prop_lut3_I0_O)        0.046     1.853 r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.409     2.262    led_out_OBUF[3]
    V19                                                               r  led_out_OBUF[3]_inst/I
    V19                  OBUF (Prop_obuf_I_O)         1.272     3.534 r  led_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.534    led_out[3]
    V19                                                               r  led_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.101ns  (logic 1.458ns (69.388%)  route 0.643ns (30.612%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.589     1.472    RoboMovel_i/Fusao_i/addfsm_v6_fusao/clock_in_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[15]/Q
                         net (fo=2, routed)           0.219     1.832    RoboMovel_i/Fusao_i/addfsm_v6_fusao/xfusao_out[15]
    SLICE_X4Y14                                                       r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[4]_inst_i_1/I2
    SLICE_X4Y14          LUT3 (Prop_lut3_I2_O)        0.042     1.874 r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.425     2.298    led_out_OBUF[4]
    W18                                                               r  led_out_OBUF[4]_inst/I
    W18                  OBUF (Prop_obuf_I_O)         1.275     3.573 r  led_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.573    led_out[4]
    W18                                                               r  led_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.147ns  (logic 1.490ns (69.364%)  route 0.658ns (30.636%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.591     1.474    RoboMovel_i/Fusao_i/addfsm_v6_fusao/clock_in_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[5]/Q
                         net (fo=1, routed)           0.136     1.774    RoboMovel_i/Fusao_i/addfsm_v6_fusao/xfusao_out[5]
    SLICE_X3Y14                                                       r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[5]_inst_i_1/I0
    SLICE_X3Y14          LUT3 (Prop_lut3_I0_O)        0.045     1.819 r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.522     2.341    led_out_OBUF[5]
    U15                                                               r  led_out_OBUF[5]_inst/I
    U15                  OBUF (Prop_obuf_I_O)         1.281     3.622 r  led_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.622    led_out[5]
    U15                                                               r  led_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.179ns  (logic 1.481ns (67.986%)  route 0.698ns (32.014%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.591     1.474    RoboMovel_i/Fusao_i/addfsm_v6_fusao/clock_in_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[6]/Q
                         net (fo=1, routed)           0.180     1.818    RoboMovel_i/Fusao_i/addfsm_v6_fusao/xfusao_out[6]
    SLICE_X1Y14                                                       r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[6]_inst_i_1/I0
    SLICE_X1Y14          LUT3 (Prop_lut3_I0_O)        0.045     1.863 r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.517     2.381    led_out_OBUF[6]
    U14                                                               r  led_out_OBUF[6]_inst/I
    U14                  OBUF (Prop_obuf_I_O)         1.272     3.653 r  led_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.653    led_out[6]
    U14                                                               r  led_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.207ns  (logic 1.391ns (63.028%)  route 0.816ns (36.972%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.589     1.472    RoboMovel_i/Fusao_i/addfsm_v6_fusao/clock_in_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[8]/Q
                         net (fo=1, routed)           0.253     1.866    RoboMovel_i/Fusao_i/addfsm_v6_fusao/xfusao_out[8]
    SLICE_X5Y13                                                       r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[8]_inst_i_1/I0
    SLICE_X5Y13          LUT3 (Prop_lut3_I0_O)        0.045     1.911 r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.563     2.474    led_out_OBUF[8]
    V13                                                               r  led_out_OBUF[8]_inst/I
    V13                  OBUF (Prop_obuf_I_O)         1.205     3.679 r  led_out_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.679    led_out[8]
    V13                                                               r  led_out[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.240ns  (logic 1.454ns (64.905%)  route 0.786ns (35.095%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.589     1.472    RoboMovel_i/Fusao_i/addfsm_v6_fusao/clock_in_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[7]/Q
                         net (fo=1, routed)           0.284     1.898    RoboMovel_i/Fusao_i/addfsm_v6_fusao/xfusao_out[7]
    SLICE_X3Y14                                                       r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[7]_inst_i_1/I0
    SLICE_X3Y14          LUT3 (Prop_lut3_I0_O)        0.044     1.942 r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.502     2.443    led_out_OBUF[7]
    V14                                                               r  led_out_OBUF[7]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         1.269     3.712 r  led_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.712    led_out[7]
    V14                                                               r  led_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.382ns  (logic 1.440ns (60.436%)  route 0.942ns (39.564%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.591     1.474    RoboMovel_i/Fusao_i/addfsm_v6_fusao/clock_in_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[12]/Q
                         net (fo=2, routed)           0.215     1.853    RoboMovel_i/Fusao_i/addfsm_v6_fusao/xfusao_out[12]
    SLICE_X1Y14                                                       r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[1]_inst_i_1/I2
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.045     1.898 r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.727     2.626    led_out_OBUF[1]
    E19                                                               r  led_out_OBUF[1]_inst/I
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.856 r  led_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.856    led_out[1]
    E19                                                               r  led_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.066ns  (logic 1.485ns (48.426%)  route 1.581ns (51.574%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.590     1.473    RoboMovel_i/Fusao_i/addfsm_v6_fusao/clock_in_IBUF_BUFG
    SLICE_X6Y12          FDRE                                         r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDRE (Prop_fdre_C_Q)         0.164     1.637 r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[22]/Q
                         net (fo=1, routed)           0.223     1.861    RoboMovel_i/Fusao_i/addfsm_v6_fusao/xfusao_out[22]
    SLICE_X6Y14                                                       r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[11]_inst_i_1/I2
    SLICE_X6Y14          LUT3 (Prop_lut3_I2_O)        0.043     1.904 r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/led_out_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           1.358     3.262    led_out_OBUF[11]
    U3                                                                r  led_out_OBUF[11]_inst/I
    U3                   OBUF (Prop_obuf_I_O)         1.278     4.539 r  led_out_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.539    led_out[11]
    U3                                                                r  led_out[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           441 Endpoints
Min Delay           441 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            RoboMovel_i/Ganho_i/divNR_ganho/SDOut_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.860ns  (logic 1.702ns (24.805%)  route 5.159ns (75.195%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    T18                                                               f  reset_in_IBUF_inst/I
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  reset_in_IBUF_inst/O
                         net (fo=392, routed)         4.250     5.704    RoboMovel_i/Ganho_i/divNR_ganho/SR[0]
    SLICE_X14Y9                                                       f  RoboMovel_i/Ganho_i/divNR_ganho/SDOut[16]_i_1/I0
    SLICE_X14Y9          LUT3 (Prop_lut3_I0_O)        0.124     5.828 r  RoboMovel_i/Ganho_i/divNR_ganho/SDOut[16]_i_1/O
                         net (fo=17, routed)          0.908     6.736    RoboMovel_i/Ganho_i/addfsm_v6_ganho/SDOut_reg[9]_0
    SLICE_X15Y9                                                       r  RoboMovel_i/Ganho_i/addfsm_v6_ganho/SDOut[9]_i_1/I5
    SLICE_X15Y9          LUT6 (Prop_lut6_I5_O)        0.124     6.860 r  RoboMovel_i/Ganho_i/addfsm_v6_ganho/SDOut[9]_i_1/O
                         net (fo=1, routed)           0.000     6.860    RoboMovel_i/Ganho_i/divNR_ganho/SDOut_reg[9]_1
    SLICE_X15Y9          FDRE                                         r  RoboMovel_i/Ganho_i/divNR_ganho/SDOut_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.448     4.789    RoboMovel_i/Ganho_i/divNR_ganho/clock_in_IBUF_BUFG
    SLICE_X15Y9          FDRE                                         r  RoboMovel_i/Ganho_i/divNR_ganho/SDOut_reg[9]/C

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            RoboMovel_i/Erro_i/multiplierfsm_v2_erro/mul_out_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.471ns  (logic 1.454ns (22.467%)  route 5.017ns (77.533%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    T18                                                               r  reset_in_IBUF_inst/I
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  reset_in_IBUF_inst/O
                         net (fo=392, routed)         5.017     6.471    RoboMovel_i/Erro_i/multiplierfsm_v2_erro/SR[0]
    SLICE_X4Y19          FDRE                                         r  RoboMovel_i/Erro_i/multiplierfsm_v2_erro/mul_out_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.506     4.847    RoboMovel_i/Erro_i/multiplierfsm_v2_erro/clock_in_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  RoboMovel_i/Erro_i/multiplierfsm_v2_erro/mul_out_reg[12]/C

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            RoboMovel_i/Erro_i/multiplierfsm_v2_erro/mul_out_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.471ns  (logic 1.454ns (22.467%)  route 5.017ns (77.533%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    T18                                                               r  reset_in_IBUF_inst/I
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  reset_in_IBUF_inst/O
                         net (fo=392, routed)         5.017     6.471    RoboMovel_i/Erro_i/multiplierfsm_v2_erro/SR[0]
    SLICE_X4Y19          FDRE                                         r  RoboMovel_i/Erro_i/multiplierfsm_v2_erro/mul_out_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.506     4.847    RoboMovel_i/Erro_i/multiplierfsm_v2_erro/clock_in_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  RoboMovel_i/Erro_i/multiplierfsm_v2_erro/mul_out_reg[13]/C

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            RoboMovel_i/Erro_i/multiplierfsm_v2_erro/mul_out_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.471ns  (logic 1.454ns (22.467%)  route 5.017ns (77.533%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    T18                                                               r  reset_in_IBUF_inst/I
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  reset_in_IBUF_inst/O
                         net (fo=392, routed)         5.017     6.471    RoboMovel_i/Erro_i/multiplierfsm_v2_erro/SR[0]
    SLICE_X4Y19          FDRE                                         r  RoboMovel_i/Erro_i/multiplierfsm_v2_erro/mul_out_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.506     4.847    RoboMovel_i/Erro_i/multiplierfsm_v2_erro/clock_in_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  RoboMovel_i/Erro_i/multiplierfsm_v2_erro/mul_out_reg[14]/C

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            RoboMovel_i/Erro_i/multiplierfsm_v2_erro/mul_out_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.466ns  (logic 1.454ns (22.482%)  route 5.013ns (77.518%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    T18                                                               r  reset_in_IBUF_inst/I
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  reset_in_IBUF_inst/O
                         net (fo=392, routed)         5.013     6.466    RoboMovel_i/Erro_i/multiplierfsm_v2_erro/SR[0]
    SLICE_X5Y19          FDRE                                         r  RoboMovel_i/Erro_i/multiplierfsm_v2_erro/mul_out_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.506     4.847    RoboMovel_i/Erro_i/multiplierfsm_v2_erro/clock_in_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  RoboMovel_i/Erro_i/multiplierfsm_v2_erro/mul_out_reg[11]/C

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            RoboMovel_i/Erro_i/multiplierfsm_v2_erro/mul_out_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.466ns  (logic 1.454ns (22.482%)  route 5.013ns (77.518%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    T18                                                               r  reset_in_IBUF_inst/I
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  reset_in_IBUF_inst/O
                         net (fo=392, routed)         5.013     6.466    RoboMovel_i/Erro_i/multiplierfsm_v2_erro/SR[0]
    SLICE_X5Y19          FDRE                                         r  RoboMovel_i/Erro_i/multiplierfsm_v2_erro/mul_out_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.506     4.847    RoboMovel_i/Erro_i/multiplierfsm_v2_erro/clock_in_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  RoboMovel_i/Erro_i/multiplierfsm_v2_erro/mul_out_reg[15]/C

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            RoboMovel_i/Erro_i/multiplierfsm_v2_erro/mul_out_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.466ns  (logic 1.454ns (22.482%)  route 5.013ns (77.518%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    T18                                                               r  reset_in_IBUF_inst/I
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  reset_in_IBUF_inst/O
                         net (fo=392, routed)         5.013     6.466    RoboMovel_i/Erro_i/multiplierfsm_v2_erro/SR[0]
    SLICE_X5Y19          FDRE                                         r  RoboMovel_i/Erro_i/multiplierfsm_v2_erro/mul_out_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.506     4.847    RoboMovel_i/Erro_i/multiplierfsm_v2_erro/clock_in_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  RoboMovel_i/Erro_i/multiplierfsm_v2_erro/mul_out_reg[16]/C

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            RoboMovel_i/Erro_i/multiplierfsm_v2_erro/mul_out_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.466ns  (logic 1.454ns (22.482%)  route 5.013ns (77.518%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    T18                                                               r  reset_in_IBUF_inst/I
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  reset_in_IBUF_inst/O
                         net (fo=392, routed)         5.013     6.466    RoboMovel_i/Erro_i/multiplierfsm_v2_erro/SR[0]
    SLICE_X5Y19          FDRE                                         r  RoboMovel_i/Erro_i/multiplierfsm_v2_erro/mul_out_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.506     4.847    RoboMovel_i/Erro_i/multiplierfsm_v2_erro/clock_in_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  RoboMovel_i/Erro_i/multiplierfsm_v2_erro/mul_out_reg[19]/C

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            RoboMovel_i/Erro_i/subfsm_v6_erro/addsub_out_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.378ns  (logic 1.454ns (22.793%)  route 4.924ns (77.207%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    T18                                                               r  reset_in_IBUF_inst/I
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  reset_in_IBUF_inst/O
                         net (fo=392, routed)         4.924     6.378    RoboMovel_i/Erro_i/subfsm_v6_erro/SR[0]
    SLICE_X3Y30          FDRE                                         r  RoboMovel_i/Erro_i/subfsm_v6_erro/addsub_out_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.508     4.849    RoboMovel_i/Erro_i/subfsm_v6_erro/clock_in_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  RoboMovel_i/Erro_i/subfsm_v6_erro/addsub_out_reg[11]/C

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            RoboMovel_i/Erro_i/subfsm_v6_erro/addsub_out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.378ns  (logic 1.454ns (22.793%)  route 4.924ns (77.207%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    T18                                                               r  reset_in_IBUF_inst/I
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  reset_in_IBUF_inst/O
                         net (fo=392, routed)         4.924     6.378    RoboMovel_i/Erro_i/subfsm_v6_erro/SR[0]
    SLICE_X3Y30          FDRE                                         r  RoboMovel_i/Erro_i/subfsm_v6_erro/addsub_out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.508     4.849    RoboMovel_i/Erro_i/subfsm_v6_erro/clock_in_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  RoboMovel_i/Erro_i/subfsm_v6_erro/addsub_out_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.222ns (37.503%)  route 0.370ns (62.497%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    T18                                                               r  reset_in_IBUF_inst/I
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  reset_in_IBUF_inst/O
                         net (fo=392, routed)         0.370     0.592    RoboMovel_i/Fusao_i/addfsm_v6_fusao/SR[0]
    SLICE_X1Y15          FDRE                                         r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.860     1.987    RoboMovel_i/Fusao_i/addfsm_v6_fusao/clock_in_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[1]/C

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.645ns  (logic 0.222ns (34.389%)  route 0.423ns (65.611%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    T18                                                               r  reset_in_IBUF_inst/I
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  reset_in_IBUF_inst/O
                         net (fo=392, routed)         0.423     0.645    RoboMovel_i/Fusao_i/addfsm_v6_fusao/SR[0]
    SLICE_X3Y14          FDRE                                         r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.861     1.988    RoboMovel_i/Fusao_i/addfsm_v6_fusao/clock_in_IBUF_BUFG
    SLICE_X3Y14          FDRE                                         r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[11]/C

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.645ns  (logic 0.222ns (34.389%)  route 0.423ns (65.611%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    T18                                                               r  reset_in_IBUF_inst/I
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  reset_in_IBUF_inst/O
                         net (fo=392, routed)         0.423     0.645    RoboMovel_i/Fusao_i/addfsm_v6_fusao/SR[0]
    SLICE_X2Y14          FDRE                                         r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.861     1.988    RoboMovel_i/Fusao_i/addfsm_v6_fusao/clock_in_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[14]/C

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.645ns  (logic 0.222ns (34.389%)  route 0.423ns (65.611%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    T18                                                               r  reset_in_IBUF_inst/I
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  reset_in_IBUF_inst/O
                         net (fo=392, routed)         0.423     0.645    RoboMovel_i/Fusao_i/addfsm_v6_fusao/SR[0]
    SLICE_X2Y14          FDRE                                         r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.861     1.988    RoboMovel_i/Fusao_i/addfsm_v6_fusao/clock_in_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[5]/C

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.645ns  (logic 0.222ns (34.389%)  route 0.423ns (65.611%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    T18                                                               r  reset_in_IBUF_inst/I
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  reset_in_IBUF_inst/O
                         net (fo=392, routed)         0.423     0.645    RoboMovel_i/Fusao_i/addfsm_v6_fusao/SR[0]
    SLICE_X2Y14          FDRE                                         r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.861     1.988    RoboMovel_i/Fusao_i/addfsm_v6_fusao/clock_in_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[6]/C

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.703ns  (logic 0.222ns (31.579%)  route 0.481ns (68.421%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    T18                                                               r  reset_in_IBUF_inst/I
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  reset_in_IBUF_inst/O
                         net (fo=392, routed)         0.481     0.703    RoboMovel_i/Fusao_i/addfsm_v6_fusao/SR[0]
    SLICE_X1Y12          FDRE                                         r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.862     1.989    RoboMovel_i/Fusao_i/addfsm_v6_fusao/clock_in_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[17]/C

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            RoboMovel_i/Fusao_i/addfsm_v6_fusao/FSM_onehot_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.718ns  (logic 0.222ns (30.919%)  route 0.496ns (69.081%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    T18                                                               r  reset_in_IBUF_inst/I
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  reset_in_IBUF_inst/O
                         net (fo=392, routed)         0.496     0.718    RoboMovel_i/Fusao_i/addfsm_v6_fusao/SR[0]
    SLICE_X4Y15          FDRE                                         r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/FSM_onehot_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.858     1.985    RoboMovel_i/Fusao_i/addfsm_v6_fusao/clock_in_IBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.719ns  (logic 0.222ns (30.867%)  route 0.497ns (69.133%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    T18                                                               r  reset_in_IBUF_inst/I
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  reset_in_IBUF_inst/O
                         net (fo=392, routed)         0.497     0.719    RoboMovel_i/Fusao_i/addfsm_v6_fusao/SR[0]
    SLICE_X2Y13          FDRE                                         r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.861     1.988    RoboMovel_i/Fusao_i/addfsm_v6_fusao/clock_in_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[13]/C

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.719ns  (logic 0.222ns (30.867%)  route 0.497ns (69.133%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    T18                                                               r  reset_in_IBUF_inst/I
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  reset_in_IBUF_inst/O
                         net (fo=392, routed)         0.497     0.719    RoboMovel_i/Fusao_i/addfsm_v6_fusao/SR[0]
    SLICE_X3Y13          FDRE                                         r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.861     1.988    RoboMovel_i/Fusao_i/addfsm_v6_fusao/clock_in_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[9]/C

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.723ns  (logic 0.222ns (30.685%)  route 0.501ns (69.315%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    T18                                                               r  reset_in_IBUF_inst/I
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  reset_in_IBUF_inst/O
                         net (fo=392, routed)         0.501     0.723    RoboMovel_i/Fusao_i/addfsm_v6_fusao/SR[0]
    SLICE_X3Y15          FDRE                                         r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.860     1.987    RoboMovel_i/Fusao_i/addfsm_v6_fusao/clock_in_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  RoboMovel_i/Fusao_i/addfsm_v6_fusao/addsub_out_reg[0]/C





