{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717428311535 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717428311535 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun  3 12:25:11 2024 " "Processing started: Mon Jun  3 12:25:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717428311535 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428311535 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off programador -c programador " "Command: quartus_map --read_settings_files=on --write_settings_files=off programador -c programador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428311535 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717428311804 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717428311804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_fsm_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_fsm_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_fsm_2-Behavioral " "Found design unit 1: i2c_fsm_2-Behavioral" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717428316908 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_fsm_2 " "Found entity 1: i2c_fsm_2" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717428316908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316908 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "i2c_fsm_2 " "Elaborating entity \"i2c_fsm_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717428316930 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ack_received i2c_fsm_2.vhd(30) " "Verilog HDL or VHDL warning at i2c_fsm_2.vhd(30): object \"ack_received\" assigned a value but never read" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717428316931 "|i2c_fsm_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SCA i2c_fsm_2.vhd(85) " "VHDL Process Statement warning at i2c_fsm_2.vhd(85): signal \"SCA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717428316931 "|i2c_fsm_2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "busy i2c_fsm_2.vhd(46) " "VHDL Process Statement warning at i2c_fsm_2.vhd(46): inferring latch(es) for signal or variable \"busy\", which holds its previous value in one or more paths through the process" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717428316932 "|i2c_fsm_2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "error i2c_fsm_2.vhd(46) " "VHDL Process Statement warning at i2c_fsm_2.vhd(46): inferring latch(es) for signal or variable \"error\", which holds its previous value in one or more paths through the process" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717428316932 "|i2c_fsm_2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "address_int i2c_fsm_2.vhd(46) " "VHDL Process Statement warning at i2c_fsm_2.vhd(46): inferring latch(es) for signal or variable \"address_int\", which holds its previous value in one or more paths through the process" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717428316932 "|i2c_fsm_2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_MSB_int i2c_fsm_2.vhd(46) " "VHDL Process Statement warning at i2c_fsm_2.vhd(46): inferring latch(es) for signal or variable \"data_MSB_int\", which holds its previous value in one or more paths through the process" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717428316933 "|i2c_fsm_2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_LSB_int i2c_fsm_2.vhd(46) " "VHDL Process Statement warning at i2c_fsm_2.vhd(46): inferring latch(es) for signal or variable \"data_LSB_int\", which holds its previous value in one or more paths through the process" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717428316933 "|i2c_fsm_2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SCA i2c_fsm_2.vhd(46) " "VHDL Process Statement warning at i2c_fsm_2.vhd(46): inferring latch(es) for signal or variable \"SCA\", which holds its previous value in one or more paths through the process" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717428316933 "|i2c_fsm_2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SDA i2c_fsm_2.vhd(46) " "VHDL Process Statement warning at i2c_fsm_2.vhd(46): inferring latch(es) for signal or variable \"SDA\", which holds its previous value in one or more paths through the process" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717428316933 "|i2c_fsm_2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bit_count i2c_fsm_2.vhd(46) " "VHDL Process Statement warning at i2c_fsm_2.vhd(46): inferring latch(es) for signal or variable \"bit_count\", which holds its previous value in one or more paths through the process" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717428316933 "|i2c_fsm_2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "current_data i2c_fsm_2.vhd(46) " "VHDL Process Statement warning at i2c_fsm_2.vhd(46): inferring latch(es) for signal or variable \"current_data\", which holds its previous value in one or more paths through the process" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717428316933 "|i2c_fsm_2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_pointer i2c_fsm_2.vhd(46) " "VHDL Process Statement warning at i2c_fsm_2.vhd(46): inferring latch(es) for signal or variable \"data_pointer\", which holds its previous value in one or more paths through the process" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717428316933 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_pointer\[0\] i2c_fsm_2.vhd(46) " "Inferred latch for \"data_pointer\[0\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316935 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_pointer\[1\] i2c_fsm_2.vhd(46) " "Inferred latch for \"data_pointer\[1\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316935 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_pointer\[2\] i2c_fsm_2.vhd(46) " "Inferred latch for \"data_pointer\[2\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316935 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_pointer\[3\] i2c_fsm_2.vhd(46) " "Inferred latch for \"data_pointer\[3\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316935 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_pointer\[4\] i2c_fsm_2.vhd(46) " "Inferred latch for \"data_pointer\[4\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316935 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_pointer\[5\] i2c_fsm_2.vhd(46) " "Inferred latch for \"data_pointer\[5\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316935 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_pointer\[6\] i2c_fsm_2.vhd(46) " "Inferred latch for \"data_pointer\[6\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316935 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_pointer\[7\] i2c_fsm_2.vhd(46) " "Inferred latch for \"data_pointer\[7\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316935 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_pointer\[8\] i2c_fsm_2.vhd(46) " "Inferred latch for \"data_pointer\[8\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316935 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_pointer\[9\] i2c_fsm_2.vhd(46) " "Inferred latch for \"data_pointer\[9\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316935 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_pointer\[10\] i2c_fsm_2.vhd(46) " "Inferred latch for \"data_pointer\[10\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316935 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_pointer\[11\] i2c_fsm_2.vhd(46) " "Inferred latch for \"data_pointer\[11\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316935 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_pointer\[12\] i2c_fsm_2.vhd(46) " "Inferred latch for \"data_pointer\[12\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316935 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_pointer\[13\] i2c_fsm_2.vhd(46) " "Inferred latch for \"data_pointer\[13\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316935 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_pointer\[14\] i2c_fsm_2.vhd(46) " "Inferred latch for \"data_pointer\[14\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316935 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_pointer\[15\] i2c_fsm_2.vhd(46) " "Inferred latch for \"data_pointer\[15\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316935 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_pointer\[16\] i2c_fsm_2.vhd(46) " "Inferred latch for \"data_pointer\[16\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316935 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_pointer\[17\] i2c_fsm_2.vhd(46) " "Inferred latch for \"data_pointer\[17\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316935 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_pointer\[18\] i2c_fsm_2.vhd(46) " "Inferred latch for \"data_pointer\[18\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316935 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_pointer\[19\] i2c_fsm_2.vhd(46) " "Inferred latch for \"data_pointer\[19\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316935 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_pointer\[20\] i2c_fsm_2.vhd(46) " "Inferred latch for \"data_pointer\[20\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316935 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_pointer\[21\] i2c_fsm_2.vhd(46) " "Inferred latch for \"data_pointer\[21\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316935 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_pointer\[22\] i2c_fsm_2.vhd(46) " "Inferred latch for \"data_pointer\[22\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316935 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_pointer\[23\] i2c_fsm_2.vhd(46) " "Inferred latch for \"data_pointer\[23\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316936 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_pointer\[24\] i2c_fsm_2.vhd(46) " "Inferred latch for \"data_pointer\[24\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316936 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_pointer\[25\] i2c_fsm_2.vhd(46) " "Inferred latch for \"data_pointer\[25\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316936 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_pointer\[26\] i2c_fsm_2.vhd(46) " "Inferred latch for \"data_pointer\[26\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316936 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_pointer\[27\] i2c_fsm_2.vhd(46) " "Inferred latch for \"data_pointer\[27\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316936 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_pointer\[28\] i2c_fsm_2.vhd(46) " "Inferred latch for \"data_pointer\[28\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316936 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_pointer\[29\] i2c_fsm_2.vhd(46) " "Inferred latch for \"data_pointer\[29\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316936 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_pointer\[30\] i2c_fsm_2.vhd(46) " "Inferred latch for \"data_pointer\[30\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316936 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_pointer\[31\] i2c_fsm_2.vhd(46) " "Inferred latch for \"data_pointer\[31\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316936 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_data\[0\] i2c_fsm_2.vhd(46) " "Inferred latch for \"current_data\[0\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316936 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_data\[1\] i2c_fsm_2.vhd(46) " "Inferred latch for \"current_data\[1\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316936 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_data\[2\] i2c_fsm_2.vhd(46) " "Inferred latch for \"current_data\[2\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316936 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_data\[3\] i2c_fsm_2.vhd(46) " "Inferred latch for \"current_data\[3\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316936 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_data\[4\] i2c_fsm_2.vhd(46) " "Inferred latch for \"current_data\[4\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316936 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_data\[5\] i2c_fsm_2.vhd(46) " "Inferred latch for \"current_data\[5\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316936 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_data\[6\] i2c_fsm_2.vhd(46) " "Inferred latch for \"current_data\[6\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316936 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_data\[7\] i2c_fsm_2.vhd(46) " "Inferred latch for \"current_data\[7\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316936 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_count\[0\] i2c_fsm_2.vhd(46) " "Inferred latch for \"bit_count\[0\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316936 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_count\[1\] i2c_fsm_2.vhd(46) " "Inferred latch for \"bit_count\[1\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316936 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_count\[2\] i2c_fsm_2.vhd(46) " "Inferred latch for \"bit_count\[2\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316936 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_count\[3\] i2c_fsm_2.vhd(46) " "Inferred latch for \"bit_count\[3\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316936 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_count\[4\] i2c_fsm_2.vhd(46) " "Inferred latch for \"bit_count\[4\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316936 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_count\[5\] i2c_fsm_2.vhd(46) " "Inferred latch for \"bit_count\[5\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316937 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_count\[6\] i2c_fsm_2.vhd(46) " "Inferred latch for \"bit_count\[6\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316937 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_count\[7\] i2c_fsm_2.vhd(46) " "Inferred latch for \"bit_count\[7\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316937 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_count\[8\] i2c_fsm_2.vhd(46) " "Inferred latch for \"bit_count\[8\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316937 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_count\[9\] i2c_fsm_2.vhd(46) " "Inferred latch for \"bit_count\[9\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316937 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_count\[10\] i2c_fsm_2.vhd(46) " "Inferred latch for \"bit_count\[10\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316937 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_count\[11\] i2c_fsm_2.vhd(46) " "Inferred latch for \"bit_count\[11\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316937 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_count\[12\] i2c_fsm_2.vhd(46) " "Inferred latch for \"bit_count\[12\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316937 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_count\[13\] i2c_fsm_2.vhd(46) " "Inferred latch for \"bit_count\[13\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316937 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_count\[14\] i2c_fsm_2.vhd(46) " "Inferred latch for \"bit_count\[14\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316937 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_count\[15\] i2c_fsm_2.vhd(46) " "Inferred latch for \"bit_count\[15\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316937 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_count\[16\] i2c_fsm_2.vhd(46) " "Inferred latch for \"bit_count\[16\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316937 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_count\[17\] i2c_fsm_2.vhd(46) " "Inferred latch for \"bit_count\[17\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316937 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_count\[18\] i2c_fsm_2.vhd(46) " "Inferred latch for \"bit_count\[18\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316937 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_count\[19\] i2c_fsm_2.vhd(46) " "Inferred latch for \"bit_count\[19\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316937 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_count\[20\] i2c_fsm_2.vhd(46) " "Inferred latch for \"bit_count\[20\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316937 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_count\[21\] i2c_fsm_2.vhd(46) " "Inferred latch for \"bit_count\[21\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316937 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_count\[22\] i2c_fsm_2.vhd(46) " "Inferred latch for \"bit_count\[22\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316937 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_count\[23\] i2c_fsm_2.vhd(46) " "Inferred latch for \"bit_count\[23\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316937 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_count\[24\] i2c_fsm_2.vhd(46) " "Inferred latch for \"bit_count\[24\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316937 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_count\[25\] i2c_fsm_2.vhd(46) " "Inferred latch for \"bit_count\[25\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316937 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_count\[26\] i2c_fsm_2.vhd(46) " "Inferred latch for \"bit_count\[26\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316937 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_count\[27\] i2c_fsm_2.vhd(46) " "Inferred latch for \"bit_count\[27\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316937 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_count\[28\] i2c_fsm_2.vhd(46) " "Inferred latch for \"bit_count\[28\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316938 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_count\[29\] i2c_fsm_2.vhd(46) " "Inferred latch for \"bit_count\[29\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316938 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_count\[30\] i2c_fsm_2.vhd(46) " "Inferred latch for \"bit_count\[30\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316938 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_count\[31\] i2c_fsm_2.vhd(46) " "Inferred latch for \"bit_count\[31\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316938 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SDA i2c_fsm_2.vhd(46) " "Inferred latch for \"SDA\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316938 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SCA i2c_fsm_2.vhd(46) " "Inferred latch for \"SCA\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316938 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_LSB_int\[0\] i2c_fsm_2.vhd(46) " "Inferred latch for \"data_LSB_int\[0\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316938 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_LSB_int\[1\] i2c_fsm_2.vhd(46) " "Inferred latch for \"data_LSB_int\[1\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316938 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_LSB_int\[2\] i2c_fsm_2.vhd(46) " "Inferred latch for \"data_LSB_int\[2\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316938 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_LSB_int\[3\] i2c_fsm_2.vhd(46) " "Inferred latch for \"data_LSB_int\[3\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316938 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_LSB_int\[4\] i2c_fsm_2.vhd(46) " "Inferred latch for \"data_LSB_int\[4\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316938 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_LSB_int\[5\] i2c_fsm_2.vhd(46) " "Inferred latch for \"data_LSB_int\[5\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316938 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_LSB_int\[6\] i2c_fsm_2.vhd(46) " "Inferred latch for \"data_LSB_int\[6\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316938 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_LSB_int\[7\] i2c_fsm_2.vhd(46) " "Inferred latch for \"data_LSB_int\[7\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316938 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_MSB_int\[0\] i2c_fsm_2.vhd(46) " "Inferred latch for \"data_MSB_int\[0\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316938 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_MSB_int\[1\] i2c_fsm_2.vhd(46) " "Inferred latch for \"data_MSB_int\[1\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316938 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_MSB_int\[2\] i2c_fsm_2.vhd(46) " "Inferred latch for \"data_MSB_int\[2\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316938 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_MSB_int\[3\] i2c_fsm_2.vhd(46) " "Inferred latch for \"data_MSB_int\[3\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316938 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_MSB_int\[4\] i2c_fsm_2.vhd(46) " "Inferred latch for \"data_MSB_int\[4\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316938 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_MSB_int\[5\] i2c_fsm_2.vhd(46) " "Inferred latch for \"data_MSB_int\[5\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316938 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_MSB_int\[6\] i2c_fsm_2.vhd(46) " "Inferred latch for \"data_MSB_int\[6\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316938 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_MSB_int\[7\] i2c_fsm_2.vhd(46) " "Inferred latch for \"data_MSB_int\[7\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316938 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_int\[0\] i2c_fsm_2.vhd(46) " "Inferred latch for \"address_int\[0\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316938 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_int\[1\] i2c_fsm_2.vhd(46) " "Inferred latch for \"address_int\[1\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316938 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_int\[2\] i2c_fsm_2.vhd(46) " "Inferred latch for \"address_int\[2\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316938 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_int\[3\] i2c_fsm_2.vhd(46) " "Inferred latch for \"address_int\[3\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316939 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_int\[4\] i2c_fsm_2.vhd(46) " "Inferred latch for \"address_int\[4\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316939 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_int\[5\] i2c_fsm_2.vhd(46) " "Inferred latch for \"address_int\[5\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316939 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_int\[6\] i2c_fsm_2.vhd(46) " "Inferred latch for \"address_int\[6\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316939 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_int\[7\] i2c_fsm_2.vhd(46) " "Inferred latch for \"address_int\[7\]\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316939 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error i2c_fsm_2.vhd(46) " "Inferred latch for \"error\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316939 "|i2c_fsm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy i2c_fsm_2.vhd(46) " "Inferred latch for \"busy\" at i2c_fsm_2.vhd(46)" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428316939 "|i2c_fsm_2"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "busy\$latch " "Latch busy\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.START_BIT " "Ports D and ENA on the latch are fed by the same signal state.START_BIT" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717428317177 ""}  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717428317177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "error\$latch " "Latch error\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.ERROR_STATE " "Ports D and ENA on the latch are fed by the same signal state.ERROR_STATE" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717428317177 ""}  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717428317177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_pointer\[1\] " "Latch data_pointer\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.SEND_LSB " "Ports D and ENA on the latch are fed by the same signal state.SEND_LSB" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717428317177 ""}  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717428317177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "current_data\[5\] " "Latch current_data\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_pointer\[1\] " "Ports D and ENA on the latch are fed by the same signal data_pointer\[1\]" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717428317177 ""}  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717428317177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "current_data\[6\] " "Latch current_data\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_pointer\[1\] " "Ports D and ENA on the latch are fed by the same signal data_pointer\[1\]" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717428317177 ""}  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717428317177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "current_data\[7\] " "Latch current_data\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_pointer\[1\] " "Ports D and ENA on the latch are fed by the same signal data_pointer\[1\]" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717428317177 ""}  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717428317177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "current_data\[4\] " "Latch current_data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_pointer\[1\] " "Ports D and ENA on the latch are fed by the same signal data_pointer\[1\]" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717428317177 ""}  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717428317177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "current_data\[2\] " "Latch current_data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_pointer\[1\] " "Ports D and ENA on the latch are fed by the same signal data_pointer\[1\]" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717428317177 ""}  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717428317177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "current_data\[1\] " "Latch current_data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_pointer\[1\] " "Ports D and ENA on the latch are fed by the same signal data_pointer\[1\]" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717428317177 ""}  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717428317177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "current_data\[3\] " "Latch current_data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_pointer\[1\] " "Ports D and ENA on the latch are fed by the same signal data_pointer\[1\]" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717428317177 ""}  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717428317177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "current_data\[0\] " "Latch current_data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_pointer\[1\] " "Ports D and ENA on the latch are fed by the same signal data_pointer\[1\]" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717428317177 ""}  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717428317177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_pointer\[0\] " "Latch data_pointer\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.SEND_LSB " "Ports D and ENA on the latch are fed by the same signal state.SEND_LSB" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717428317177 ""}  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717428317177 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1717428317238 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1717428317483 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717428317483 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "stop " "No output dependent on input pin \"stop\"" {  } { { "i2c_fsm_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/porgramador_chat_GPT/i2c_fsm_2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717428317505 "|i2c_fsm_2|stop"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1717428317505 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "194 " "Implemented 194 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Implemented 29 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717428317505 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717428317505 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1717428317505 ""} { "Info" "ICUT_CUT_TM_LCELLS" "161 " "Implemented 161 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1717428317505 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717428317505 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717428317515 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun  3 12:25:17 2024 " "Processing ended: Mon Jun  3 12:25:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717428317515 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717428317515 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717428317515 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428317515 ""}
