library ieee;
use ieee.std_logic_1164.all;


entity CLA is
	port(
		input1: in std_logic;
		input2: in std_logic;
		output: out std_logic
	);
end CLA;


architecture rtl of CLA is
begin
end rtl;