# ENTITY
OUT = "out"
IN = "in"
STD_LOGIC = "std_logic"

# Architecture

# Logical 
def NOT():
    pass
def OR():
    pass
def wait():
    pass

# types of variable
def ns():
    pass

def int():
    pass





# others
def report(val,type):
    pass

FAILURE = "FAILURE"

# class VHDL_CONST:

# #Entity
#     #Port

#     OUT = "out"
#     IN = "in"
#     STD_LOGIC = "std_logic"



