

================================================================
== Vitis HLS Report for 'top_Pipeline_LOOP_DMEM_O'
================================================================
* Date:           Fri Dec 13 13:11:58 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.334 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        2|    65540|  20.000 ns|  0.655 ms|    2|  65540|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- LOOP_DMEM_O  |        0|    65538|         5|          1|          1|  0 ~ 65535|       yes|
        +---------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      138|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       54|    -|
|Register             |        -|     -|      211|       64|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|      211|      256|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-------------------------------------+--------------------------------+--------------+
    |               Instance              |             Module             |  Expression  |
    +-------------------------------------+--------------------------------+--------------+
    |mac_muladd_12s_5ns_10ns_12_4_1_U407  |mac_muladd_12s_5ns_10ns_12_4_1  |  i0 * i1 + i2|
    +-------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln840_fu_176_p2    |         +|   0|  0|  15|           8|           1|
    |add_ln849_fu_288_p2    |         +|   0|  0|  19|          12|          12|
    |img_idx_V_1_fu_213_p2  |         +|   0|  0|  23|          16|           1|
    |img_off_V_fu_202_p2    |         +|   0|  0|  17|          10|           1|
    |icmp_ln1019_fu_208_p2  |      icmp|   0|  0|  11|          10|          10|
    |icmp_ln1027_fu_171_p2  |      icmp|   0|  0|  13|          16|          16|
    |img_idx_V_2_fu_219_p3  |    select|   0|  0|  16|           1|          16|
    |img_off_V_1_fu_227_p3  |    select|   0|  0|  10|           1|           1|
    |storemerge_fu_293_p3   |    select|   0|  0|  12|           1|          12|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 138|          76|          72|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_V_fu_80                |   9|          2|    8|         16|
    |img_idx_V_fu_72          |   9|          2|   16|         32|
    |rhs_V_fu_76              |   9|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   37|         74|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg    |   1|   0|    1|          0|
    |i_V_3_reg_364                       |   8|   0|    8|          0|
    |i_V_fu_80                           |   8|   0|    8|          0|
    |img_idx_V_fu_72                     |  16|   0|   16|          0|
    |ret_V_5_reg_380                     |   1|   0|    1|          0|
    |rhs_V_fu_76                         |  10|   0|   10|          0|
    |rhs_V_load_reg_375                  |  10|   0|   10|          0|
    |rhs_V_load_reg_375_pp0_iter2_reg    |  10|   0|   10|          0|
    |words_per_out_V_cast5_cast_reg_354  |   5|   0|   10|          5|
    |zext_ln1494_cast_reg_359            |   5|   0|   12|          7|
    |i_V_3_reg_364                       |  64|  32|    8|          0|
    |ret_V_5_reg_380                     |  64|  32|    1|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 211|  64|  104|         12|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+-----------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  top_Pipeline_LOOP_DMEM_O|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  top_Pipeline_LOOP_DMEM_O|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  top_Pipeline_LOOP_DMEM_O|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  top_Pipeline_LOOP_DMEM_O|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  top_Pipeline_LOOP_DMEM_O|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  top_Pipeline_LOOP_DMEM_O|  return value|
|output_words           |   in|   16|     ap_none|              output_words|        scalar|
|dmem_o_address0        |  out|    7|   ap_memory|                    dmem_o|         array|
|dmem_o_ce0             |  out|    1|   ap_memory|                    dmem_o|         array|
|dmem_o_we0             |  out|    1|   ap_memory|                    dmem_o|         array|
|dmem_o_d0              |  out|   64|   ap_memory|                    dmem_o|         array|
|r_V                    |   in|    1|     ap_none|                       r_V|        scalar|
|zext_ln1494            |   in|    5|     ap_none|               zext_ln1494|        scalar|
|brmerge22              |   in|    1|     ap_none|                 brmerge22|        scalar|
|words_per_out_V_cast5  |   in|    5|     ap_none|     words_per_out_V_cast5|        scalar|
|dmem_V_address0        |  out|   12|   ap_memory|                    dmem_V|         array|
|dmem_V_ce0             |  out|    1|   ap_memory|                    dmem_V|         array|
|dmem_V_q0              |   in|   64|   ap_memory|                    dmem_V|         array|
+-----------------------+-----+-----+------------+--------------------------+--------------+

