// Seed: 365346178
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  supply1 [-1 : 1] id_7 = id_2 == -1;
  assign id_6 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_5,
      id_9,
      id_5,
      id_9
  );
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  always @(posedge 1'b0 or posedge -1'b0) begin : LABEL_0
    disable id_15;
  end
  assign id_14 = id_4;
  always disable id_16;
endmodule
