/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [2:0] _03_;
  reg [12:0] _04_;
  wire [9:0] _05_;
  wire [23:0] _06_;
  wire celloutsig_0_0z;
  wire [8:0] celloutsig_0_11z;
  wire [21:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire [8:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire [6:0] celloutsig_0_22z;
  wire [5:0] celloutsig_0_23z;
  wire [4:0] celloutsig_0_24z;
  wire [13:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire [13:0] celloutsig_0_29z;
  wire celloutsig_0_30z;
  wire [6:0] celloutsig_0_31z;
  wire [9:0] celloutsig_0_32z;
  wire [8:0] celloutsig_0_33z;
  wire [2:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_40z;
  wire [11:0] celloutsig_0_43z;
  wire celloutsig_0_46z;
  wire [7:0] celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire [5:0] celloutsig_0_4z;
  wire [6:0] celloutsig_0_51z;
  wire celloutsig_0_58z;
  wire [5:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_64z;
  wire [35:0] celloutsig_0_6z;
  wire [28:0] celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_94z;
  wire [16:0] celloutsig_0_95z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire [6:0] celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [13:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = ~((celloutsig_1_3z[3] | celloutsig_1_1z) & (in_data[100] | celloutsig_1_3z[1]));
  assign celloutsig_0_30z = ~((celloutsig_0_28z | celloutsig_0_22z[3]) & (celloutsig_0_8z[6] | celloutsig_0_26z[11]));
  assign celloutsig_0_0z = in_data[26] | in_data[12];
  assign celloutsig_0_46z = celloutsig_0_43z[5] | celloutsig_0_15z[0];
  assign celloutsig_0_58z = celloutsig_0_31z[0] | celloutsig_0_13z[16];
  assign celloutsig_1_8z = celloutsig_1_7z | celloutsig_1_1z;
  assign celloutsig_0_18z = celloutsig_0_11z[2] | celloutsig_0_0z;
  assign celloutsig_0_20z = celloutsig_0_14z | celloutsig_0_13z[0];
  assign celloutsig_0_28z = celloutsig_0_24z[4] | celloutsig_0_5z[4];
  assign celloutsig_0_40z = celloutsig_0_33z[4:2] + _03_;
  assign celloutsig_0_64z = { celloutsig_0_58z, celloutsig_0_28z, celloutsig_0_48z } + celloutsig_0_1z[4:2];
  assign celloutsig_1_0z = in_data[162:158] + in_data[140:136];
  assign celloutsig_1_2z = { in_data[188:183], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } + { celloutsig_1_0z[2:0], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_18z = celloutsig_1_2z[12:6] + { celloutsig_1_0z[1:0], celloutsig_1_0z };
  assign celloutsig_0_17z = celloutsig_0_13z[21:13] + celloutsig_0_11z;
  assign celloutsig_0_21z = celloutsig_0_11z[7:4] + { celloutsig_0_4z[1:0], celloutsig_0_20z, celloutsig_0_9z };
  reg [23:0] _23_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _23_ <= 24'h000000;
    else _23_ <= { celloutsig_0_7z[18:7], celloutsig_0_4z, celloutsig_0_5z };
  assign { _06_[23:18], _00_, _06_[16:11], _03_, _06_[7:0] } = _23_;
  reg [4:0] _24_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _24_ <= 5'h00;
    else _24_ <= celloutsig_0_4z[5:1];
  assign { _02_, _01_, _05_[2:0] } = _24_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[64])
    if (clkin_data[64]) _04_ <= 13'h0000;
    else _04_ <= in_data[88:76];
  assign celloutsig_1_1z = in_data[181:165] <= in_data[162:146];
  assign celloutsig_0_48z = celloutsig_0_7z[22:1] < { celloutsig_0_26z, celloutsig_0_47z };
  assign celloutsig_0_9z = celloutsig_0_7z[26:1] < in_data[65:40];
  assign celloutsig_1_6z = in_data[143:136] < celloutsig_1_2z[7:0];
  assign celloutsig_1_7z = in_data[178:169] < { in_data[162:161], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_0_14z = { _04_[9:5], celloutsig_0_3z, celloutsig_0_5z } < { _04_[6:5], celloutsig_0_3z, celloutsig_0_11z };
  assign celloutsig_0_43z = { _06_[20:18], _00_, celloutsig_0_8z } % { 1'h1, celloutsig_0_29z[8:7], celloutsig_0_8z, celloutsig_0_30z };
  assign celloutsig_0_51z = celloutsig_0_32z[9:3] % { 1'h1, _04_[11:6] };
  assign celloutsig_0_7z = in_data[38:10] % { 1'h1, celloutsig_0_6z[34:17], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_15z = celloutsig_0_11z[7:5] % { 1'h1, celloutsig_0_7z[27:26] };
  assign celloutsig_0_31z = { celloutsig_0_7z[12:7], celloutsig_0_30z } % { 1'h1, celloutsig_0_6z[29:24] };
  assign celloutsig_0_3z = - celloutsig_0_1z[4:2];
  assign celloutsig_0_5z = - celloutsig_0_1z;
  assign celloutsig_0_6z = - { in_data[89:69], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_11z = - { celloutsig_0_7z[8], celloutsig_0_8z };
  assign celloutsig_1_19z = - { celloutsig_1_2z[4], celloutsig_1_3z, celloutsig_1_8z };
  assign celloutsig_0_23z = - celloutsig_0_8z[7:2];
  assign celloutsig_0_26z = - celloutsig_0_7z[28:15];
  assign celloutsig_0_32z = - { celloutsig_0_24z, celloutsig_0_24z };
  assign celloutsig_0_94z = ~ celloutsig_0_8z[4:2];
  assign celloutsig_1_3z = ~ { celloutsig_1_2z[13:11], celloutsig_1_1z };
  assign celloutsig_0_4z = { _04_[9:7], celloutsig_0_3z } | { in_data[4:2], celloutsig_0_3z };
  assign celloutsig_0_47z = { celloutsig_0_17z[3], celloutsig_0_46z, celloutsig_0_23z } | { _03_, _06_[7:3] };
  assign celloutsig_0_33z = _04_[12:4] ~^ celloutsig_0_17z;
  assign celloutsig_0_8z = celloutsig_0_6z[12:5] ~^ { celloutsig_0_1z[5:1], celloutsig_0_3z };
  assign celloutsig_0_95z = { celloutsig_0_26z[12:3], celloutsig_0_51z } ~^ { in_data[22:14], celloutsig_0_64z, celloutsig_0_0z, celloutsig_0_40z, celloutsig_0_30z };
  assign celloutsig_0_1z = in_data[82:77] ~^ in_data[56:51];
  assign celloutsig_0_13z = { celloutsig_0_6z[25:12], celloutsig_0_8z } ~^ { celloutsig_0_6z[33:23], celloutsig_0_4z, _02_, _01_, _05_[2:0] };
  assign celloutsig_0_22z = { celloutsig_0_3z[2], celloutsig_0_3z, celloutsig_0_3z } ~^ { celloutsig_0_13z[7:6], celloutsig_0_21z, celloutsig_0_14z };
  assign celloutsig_0_24z = { celloutsig_0_17z[7:4], celloutsig_0_18z } ~^ { celloutsig_0_8z[4:1], celloutsig_0_9z };
  assign celloutsig_0_29z = { celloutsig_0_5z[3:2], celloutsig_0_11z, celloutsig_0_15z } ~^ { celloutsig_0_23z[5:3], celloutsig_0_8z, celloutsig_0_3z };
  assign _05_[9:3] = { celloutsig_0_3z[1], celloutsig_0_21z, _02_, _01_ };
  assign { _06_[17], _06_[10:8] } = { _00_, _03_ };
  assign { out_data[134:128], out_data[101:96], out_data[34:32], out_data[16:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_94z, celloutsig_0_95z };
endmodule
