<?xml version="1.0"?>
<Index Version="1" Minor="0">
<<<<<<< HEAD
	<Repository value="c:/Users/valen/Documents/repos/UZ/ultrazohm_sw_working/ip_cores">
=======
	<Repository value="c:/ultrazohm_sw/ip_cores">
>>>>>>> feature/Test_6Phase_FCS_MPC
	</Repository>
	<IP>
		<VLNV value="UltraZohm:user:ADC_LTC2311:3.0">
		</VLNV>
		<DisplayName value="ADC_LTC2311_v3.0">
		</DisplayName>
		<Description value="Read out and process data from the LTC2311 ADC">
		</Description>
		<ProductGuide value="https://docs.ultrazohm.com/mpsoc/ip_cores/adc_LTC2311_v3.html">
		</ProductGuide>
		<CoreRevision value="49">
		</CoreRevision>
		<ComponentPath value="ADC_LTC2311_3.0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="AXI_Peripheral">
			</Taxonomy>
		</Taxonomies>
		<LockPrevVersions value="false">
		</LockPrevVersions>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
		<VendorDisplayName value="UltraZohm">
		</VendorDisplayName>
		<VendorURL value="https://ultrazohm.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="Wendel_ELSYS:AA_IP_Repository:ADC_Module_LVDS_v2_0:2.0">
		</VLNV>
		<DisplayName value="ADC_Module_LVDS_v2_0">
		</DisplayName>
		<Description value="ADC_Module_LVDS_v2_0">
		</Description>
		<CoreRevision value="42">
		</CoreRevision>
		<ComponentPath value="ADC_Module_LVDS_LTC2311_V2_ip/ADC_Module_LVDS_LTC2311_V2.0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="aspartan7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="spartan7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/UserIP">
			</Taxonomy>
		</Taxonomies>
		<LockPrevVersions value="false">
		</LockPrevVersions>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
		<VendorDisplayName value="Wendel_ELSYS">
		</VendorDisplayName>
	</IP>
	<IP>
		<VLNV value="TUM:user:AXI2TCM:1.1">
		</VLNV>
		<DisplayName value="AXI2TCM">
		</DisplayName>
		<Description value="AXI interface to R5-TCM">
		</Description>
		<CoreRevision value="69">
		</CoreRevision>
		<ComponentPath value="AXI2TCM/IP/AXI2TCM_1.0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="zynq">
				<Part status="Beta" name="ALL">
				</Part>
			</Family>
			<Family name="zynquplus">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="AXI_Peripheral">
			</Taxonomy>
		</Taxonomies>
		<LockPrevVersions value="false">
		</LockPrevVersions>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:module_ref:AXI2TCM_v1_0:1.0">
		</VLNV>
		<DisplayName value="AXI2TCM_v1_0_v1_0">
		</DisplayName>
		<Description value="xilinx.com:module_ref:AXI2TCM_v1_0:1.0">
		</Description>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="AXI2TCM/Simulation/AXI2TCM_sim_VHDL/AXI2TCM_sim_VHDL.srcs/sources_1/bd/mref/AXI2TCM_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/UserIP">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_1">
		</AutoFamilySupport>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
		<DesignToolContexts>
			<DesignTool value="IPI">
			</DesignTool>
		</DesignToolContexts>
	</IP>
	<IP>
		<VLNV value="user.org:ip:uz_axi_testIP:1.0">
		</VLNV>
		<DisplayName value="uz_axi_testIP">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/doc_arch_axi4.jpg">
		</ProductGuide>
		<CoreRevision value="2104181321">
		</CoreRevision>
		<ComponentPath value="AXI_testIP/uz_axi_testIP/ipcore/uz_axi_testIP_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="akintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="aspartan7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="spartan7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplus58g">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplushbm">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<LockPrevVersions value="false">
		</LockPrevVersions>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:Counter_f_sw_V2_ip:1.0">
		</VLNV>
		<DisplayName value="Counter_f_sw_V2_ip">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/doc_arch_axi4_lite.jpg">
		</ProductGuide>
		<CoreRevision value="2004271915">
		</CoreRevision>
		<ComponentPath value="Counter_f_sw_V2_ip/Counter_f_sw_V2_ip_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="aspartan7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="spartan7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
<<<<<<< HEAD
=======
		<VLNV value="xilinx.com:ip:Delay_compensation_FCS_MPC_6Phase_PMSM:1.0">
		</VLNV>
		<DisplayName value="Delay_compensation_FCS_MPC_6Phase_PMSM">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/doc_arch_axi4_lite.jpg">
		</ProductGuide>
		<CoreRevision value="2112662834">
		</CoreRevision>
		<ComponentPath value="Delay_compensation_FCS_MPC_6Phase_PMSM/ipcore/Delay_compensation_FCS_MPC_6Phase_PMSM_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:MPC_switching_states_6Phase_2level_inverter:1.0">
		</VLNV>
		<DisplayName value="MPC_switching_states_6Phase_2level_inverter">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/doc_arch_axi4_lite.jpg">
		</ProductGuide>
		<CoreRevision value="2112663065">
		</CoreRevision>
		<ComponentPath value="FCS_MPC_switching_states_6Phase_2level_inverter/ipcore/MPC_switching_states_6Phase_2level_inverter_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
>>>>>>> feature/Test_6Phase_FCS_MPC
		<VLNV value="xilinx.com:ip:IncreEncoder_V24_ip:24.0">
		</VLNV>
		<DisplayName value="IncreEncoder_V24_ip">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/doc_arch_axi4_lite.jpg">
		</ProductGuide>
		<CoreRevision value="2006131116">
		</CoreRevision>
		<ComponentPath value="IncreEncoder_V24_ip/IncreEncoder_V24_ip_v24_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="aspartan7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="spartan7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:IncreEncoder_V24_ip:24.0">
		</VLNV>
		<DisplayName value="IncreEncoder_V24_ip">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/doc_arch_axi4_lite.jpg">
		</ProductGuide>
		<CoreRevision value="2006131116">
		</CoreRevision>
		<ComponentPath value="IncreEncoder_V24_ip/Simulation/hdl_prj/ipcore/IncreEncoder_V24_ip_v24_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="aspartan7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="spartan7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="user.org:ip:uz_interlockDeadtime2L:1.0">
		</VLNV>
		<DisplayName value="uz_interlockDeadtime2L">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/doc_arch_axi4.jpg">
		</ProductGuide>
		<CoreRevision value="2104221435">
		</CoreRevision>
		<ComponentPath value="InterlockDeadtime2L/ipcore/uz_interlockDeadtime2L_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="akintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="aspartan7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="spartan7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplus58g">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplushbm">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<LockPrevVersions value="false">
		</LockPrevVersions>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="ELSYS:InterLock_Lib:InterLock_Module:2.0">
		</VLNV>
		<DisplayName value="InterLock_Module">
		</DisplayName>
		<Description value="Module to make InterLock times (Deadtime)">
		</Description>
		<CoreRevision value="3">
		</CoreRevision>
		<ComponentPath value="Interlock_Module_V2_ip/Interlock_Module_2.0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="zynq">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynquplus">
				<Part status="Beta" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="AXI_Peripheral">
			</Taxonomy>
		</Taxonomies>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:user:InterLock_Module:1.0">
			</Upgrade>
			<Upgrade value="ELSYS:ADC_Lib:InterLock_Module:1.0">
			</Upgrade>
			<Upgrade value="ELSYS:ADC_Lib:InterLock_Module:2.0">
			</Upgrade>
		</UpgradesFrom>
		<LockPrevVersions value="false">
		</LockPrevVersions>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
<<<<<<< HEAD
=======
		<VLNV value="xilinx.com:ip:min_cost_function_and_vopt_FCS_MPC_6Phase:1.0">
		</VLNV>
		<DisplayName value="min_cost_function_and_vopt_FCS_MPC_6Phase">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/doc_arch_axi4_lite.jpg">
		</ProductGuide>
		<CoreRevision value="2112662879">
		</CoreRevision>
		<ComponentPath value="Min_cost_function_and_vopt_FCS_MPC_6Phase_PMSM/ipcore/min_cost_function_and_vopt_FCS_MPC_6Phase_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
>>>>>>> feature/Test_6Phase_FCS_MPC
		<VLNV value="mwn.de:ip:mux_axi_ip:1.1">
		</VLNV>
		<DisplayName value="mux_axi_ip">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/doc_arch_axi4_lite.jpg">
		</ProductGuide>
		<CoreRevision value="2009181126">
		</CoreRevision>
		<ComponentPath value="mux_axi/hdl_prj/ipcore/mux_axi_ip_v1_1/component.xml">
		</ComponentPath>
		<Families>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplushbm">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<LockPrevVersions value="false">
		</LockPrevVersions>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
<<<<<<< HEAD
=======
		<VLNV value="xilinx.com:ip:parallel_8_cost_function:1.0">
		</VLNV>
		<DisplayName value="parallel_8_cost_function">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/InBitPacking.jpg">
		</ProductGuide>
		<CoreRevision value="2112730553">
		</CoreRevision>
		<ComponentPath value="parallel_8_cost_function/ipcore/parallel_8_cost_function_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:parallel_8_sim_delay_compensation:1.0">
		</VLNV>
		<DisplayName value="parallel_8_sim_delay_compensation">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/InBitPacking.jpg">
		</ProductGuide>
		<CoreRevision value="2112802950">
		</CoreRevision>
		<ComponentPath value="parallel_8_delay_compensation/ipcore/parallel_8_sim_delay_compensation_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:parallel_8_sim_min_cost_function:1.0">
		</VLNV>
		<DisplayName value="parallel_8_sim_min_cost_function">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/InBitPacking.jpg">
		</ProductGuide>
		<CoreRevision value="2112805564">
		</CoreRevision>
		<ComponentPath value="parallel_8_min_cost_function/ipcore/parallel_8_sim_min_cost_function_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:parallel_8_sim_phase_voltages:1.0">
		</VLNV>
		<DisplayName value="parallel_8_sim_phase_voltages">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/InBitPacking.jpg">
		</ProductGuide>
		<CoreRevision value="2112815633">
		</CoreRevision>
		<ComponentPath value="parallel_8_phase_voltages/ipcore/parallel_8_sim_phase_voltages_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:parallel_8_prediction:1.0">
		</VLNV>
		<DisplayName value="parallel_8_prediction">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/InBitPacking.jpg">
		</ProductGuide>
		<CoreRevision value="2112730535">
		</CoreRevision>
		<ComponentPath value="parallel_8_prediction/ipcore/parallel_8_prediction_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:parallel_8_sim_prediction_and_cost_function:1.0">
		</VLNV>
		<DisplayName value="parallel_8_sim_prediction_and_cost_function">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/InBitPacking.jpg">
		</ProductGuide>
		<CoreRevision value="2112804130">
		</CoreRevision>
		<ComponentPath value="parallel_8_prediction_and_cost_function/ipcore/parallel_8_sim_prediction_and_cost_function_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:parallel_8_sim_switching_states:1.0">
		</VLNV>
		<DisplayName value="parallel_8_sim_switching_states">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/doc_arch_axi4_lite.jpg">
		</ProductGuide>
		<CoreRevision value="2112772302">
		</CoreRevision>
		<ComponentPath value="parallel_8_switching_states/ipcore/parallel_8_sim_switching_states_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:parallel_8_sim_vsd_and_park:1.0">
		</VLNV>
		<DisplayName value="parallel_8_sim_vsd_and_park">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/doc_arch_axi4_lite.jpg">
		</ProductGuide>
		<CoreRevision value="2112815624">
		</CoreRevision>
		<ComponentPath value="parallel_8_vsd_and_park/ipcore/parallel_8_sim_vsd_and_park_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:parallel_delay_compensation_6Phase:1.0">
		</VLNV>
		<DisplayName value="parallel_delay_compensation_6Phase">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/InBitPacking.jpg">
		</ProductGuide>
		<CoreRevision value="2112712110">
		</CoreRevision>
		<ComponentPath value="parallel_delay_compensation_6phase/ipcore/parallel_delay_compensation_6Phase_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:parallel_min_cost_function_vopt_6Phase:1.0">
		</VLNV>
		<DisplayName value="parallel_min_cost_function_vopt_6Phase">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/InBitPacking.jpg">
		</ProductGuide>
		<CoreRevision value="2112712078">
		</CoreRevision>
		<ComponentPath value="parallel_min_cost_function_vopt_6phase/ipcore/parallel_min_cost_function_vopt_6Phase_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:parallel_phase_voltages_per_switching_state:1.0">
		</VLNV>
		<DisplayName value="parallel_phase_voltages_per_switching_state">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/InBitPacking.jpg">
		</ProductGuide>
		<CoreRevision value="2112713536">
		</CoreRevision>
		<ComponentPath value="parallel_phase_voltages_6Phase/ipcore/parallel_phase_voltages_per_switching_state_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:parallel_prediction_and_cost_function_6phase:1.0">
		</VLNV>
		<DisplayName value="parallel_prediction_and_cost_function_6phase">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/InBitPacking.jpg">
		</ProductGuide>
		<CoreRevision value="2112713247">
		</CoreRevision>
		<ComponentPath value="parallel_Prediction_and_cost_function_6phase/ipcore/parallel_prediction_and_cost_function_6phase_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:Phase_voltages_per_switching_state_MPC_6Phase:1.0">
		</VLNV>
		<DisplayName value="Phase_voltages_per_switching_state_MPC_6Phase">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/doc_arch_axi4_lite.jpg">
		</ProductGuide>
		<CoreRevision value="2112662917">
		</CoreRevision>
		<ComponentPath value="Phase_voltages_per_switching_state_FCS_MPC_6Phase_PMSM/ipcore/Phase_voltages_per_switching_state_MPC_6Phase_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:Prediction_and_cost_FCS_MPC_6Phase_PMSM:1.0">
		</VLNV>
		<DisplayName value="Prediction_and_cost_FCS_MPC_6Phase_PMSM">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/doc_arch_axi4_lite.jpg">
		</ProductGuide>
		<CoreRevision value="2112662967">
		</CoreRevision>
		<ComponentPath value="Prediction_and_cost_function_FCS_MPC_6Phase_PMSM/ipcore/Prediction_and_cost_FCS_MPC_6Phase_PMSM_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
>>>>>>> feature/Test_6Phase_FCS_MPC
		<VLNV value="xilinx.com:ip:PWM_and_SS_control_V3_ip:1.0">
		</VLNV>
		<DisplayName value="PWM_and_SS_control_V3_ip">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/doc_arch_axi4_lite.jpg">
		</ProductGuide>
		<CoreRevision value="2002071411">
		</CoreRevision>
		<ComponentPath value="PWM_and_SS_control_ip_v3_0/PWM_and_SS_control_V3_ip_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="aspartan7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="spartan7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:PWM_and_SS_control_V3_ip:1.0">
		</VLNV>
		<DisplayName value="PWM_and_SS_control_V3_ip">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/doc_arch_axi4_lite.jpg">
		</ProductGuide>
		<CoreRevision value="2002071411">
		</CoreRevision>
		<ComponentPath value="PWM_and_SS_control_ip_v3_0/Simulation/hdl_prj/ipcore/PWM_and_SS_control_V3_ip_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="aspartan7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="spartan7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:PWM_and_SS_control_V4_ip:4.0">
		</VLNV>
		<DisplayName value="PWM_and_SS_control_V4_ip">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/doc_arch_axi4_lite.jpg">
		</ProductGuide>
		<CoreRevision value="2112497588">
		</CoreRevision>
		<ComponentPath value="PWM_and_SS_control_ip_v4_0/Simulation/hdl_prj/ipcore/PWM_and_SS_control_V4_ip_v4_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplushbm">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:PWM_and_SS_control_V4_ip:4.1">
		</VLNV>
		<DisplayName value="PWM_and_SS_control_V4_ip">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/doc_arch_axi4_lite.jpg">
		</ProductGuide>
		<CoreRevision value="2112567927">
		</CoreRevision>
		<ComponentPath value="PWM_and_SS_control_ip_v4_0/Simulation/hdl_prj/ipcore/PWM_and_SS_control_V4_ip_v4_1/component.xml">
		</ComponentPath>
		<Families>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplushbm">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="mwn.de:ip:PWM_SS_3L_ip:1.4">
		</VLNV>
		<DisplayName value="PWM_SS_3L_ip">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/doc_arch_axi4_lite.jpg">
		</ProductGuide>
		<CoreRevision value="2004061735">
		</CoreRevision>
		<ComponentPath value="PWM_SS_3L/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="akintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="aspartan7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="spartan7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplushbm">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<LockPrevVersions value="false">
		</LockPrevVersions>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="user.org:ip:uz_simscapeExample:1.0">
		</VLNV>
		<DisplayName value="uz_simscapeExample">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/doc_arch_axi4_lite.jpg">
		</ProductGuide>
		<CoreRevision value="2104191133">
		</CoreRevision>
		<ComponentPath value="simscapeHDL_example_v1_0/ipcore/uz_simscapeExample_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="akintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="aspartan7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="spartan7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplus58g">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplushbm">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<LockPrevVersions value="false">
		</LockPrevVersions>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
<<<<<<< HEAD
=======
		<VLNV value="xilinx.com:ip:test_cost_function_only:1.0">
		</VLNV>
		<DisplayName value="test_cost_function_only">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/InBitPacking.jpg">
		</ProductGuide>
		<CoreRevision value="2112722189">
		</CoreRevision>
		<ComponentPath value="test_cost_function_only/ipcore/test_cost_function_only_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:test_cost_function_only_without_delays:1.0">
		</VLNV>
		<DisplayName value="test_cost_function_only_without_delays">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/InBitPacking.jpg">
		</ProductGuide>
		<CoreRevision value="2112725157">
		</CoreRevision>
		<ComponentPath value="test_cost_function_only_without_delays/ipcore/test_cost_function_only_without_delays_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:test2_parallel_delay_compensation_6Phase:1.0">
		</VLNV>
		<DisplayName value="test2_parallel_delay_compensation_6Phase">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/InBitPacking.jpg">
		</ProductGuide>
		<CoreRevision value="2112730517">
		</CoreRevision>
		<ComponentPath value="test_delay_compensation/ipcore/test2_parallel_delay_compensation_6Phase_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:test_delay_compensation_without_delays:1.0">
		</VLNV>
		<DisplayName value="test_delay_compensation_without_delays">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/InBitPacking.jpg">
		</ProductGuide>
		<CoreRevision value="2112724827">
		</CoreRevision>
		<ComponentPath value="test_delay_compensation_only_without_delay/ipcore/test_delay_compensation_without_delays_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:test_parallel_min_cost_function:1.0">
		</VLNV>
		<DisplayName value="test_parallel_min_cost_function">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/InBitPacking.jpg">
		</ProductGuide>
		<CoreRevision value="2112719508">
		</CoreRevision>
		<ComponentPath value="test_min_cost_function/ipcore/test_parallel_min_cost_function_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:test_min_cost_function_without_delays:1.0">
		</VLNV>
		<DisplayName value="test_min_cost_function_without_delays">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/InBitPacking.jpg">
		</ProductGuide>
		<CoreRevision value="2112725173">
		</CoreRevision>
		<ComponentPath value="test_min_cost_function_without_delays/ipcore/test_min_cost_function_without_delays_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:test2_parallel_phase_voltages:1.0">
		</VLNV>
		<DisplayName value="test2_parallel_phase_voltages">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/InBitPacking.jpg">
		</ProductGuide>
		<CoreRevision value="2112719247">
		</CoreRevision>
		<ComponentPath value="test_parallel_phase_voltages/ipcore/test2_parallel_phase_voltages_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:test_phase_voltages_without_delays:1.0">
		</VLNV>
		<DisplayName value="test_phase_voltages_without_delays">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/InBitPacking.jpg">
		</ProductGuide>
		<CoreRevision value="2112725040">
		</CoreRevision>
		<ComponentPath value="test_phase_voltages_without_delays/ipcore/test_phase_voltages_without_delays_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:test_parallel_prediction_only:1.0">
		</VLNV>
		<DisplayName value="test_parallel_prediction_only">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/InBitPacking.jpg">
		</ProductGuide>
		<CoreRevision value="2112721928">
		</CoreRevision>
		<ComponentPath value="test_prediction_only/ipcore/test_parallel_prediction_only_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:test_prediction_without_delays:1.0">
		</VLNV>
		<DisplayName value="test_prediction_without_delays">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/InBitPacking.jpg">
		</ProductGuide>
		<CoreRevision value="2112725074">
		</CoreRevision>
		<ComponentPath value="test_prediction_without_delays/ipcore/test_prediction_without_delays_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:test_swithcing_states_6Phase_without_delays:1.0">
		</VLNV>
		<DisplayName value="test_swithcing_states_6Phase_without_delays">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/doc_arch_axi4_lite.jpg">
		</ProductGuide>
		<CoreRevision value="2112725182">
		</CoreRevision>
		<ComponentPath value="test_switching_states_6Phase_without_delays/ipcore/test_swithcing_states_6Phase_without_delays_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
>>>>>>> feature/Test_6Phase_FCS_MPC
		<VLNV value="xilinx.com:ip:Trans_123_dq_V11_ip:1.0">
		</VLNV>
		<DisplayName value="Trans_123_dq_V11_ip">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/doc_arch_axi4_lite.jpg">
		</ProductGuide>
		<CoreRevision value="1811221308">
		</CoreRevision>
		<ComponentPath value="Trans_123_dq_V12_ip/Simulation/hdl_prj/ipcore/Trans_123_dq_V11_ip_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="aspartan7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="spartan7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:Trans_123_dq_V12_ip:1.0">
		</VLNV>
		<DisplayName value="Trans_123_dq_V12_ip">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/doc_arch_axi4_lite.jpg">
		</ProductGuide>
		<CoreRevision value="2006101903">
		</CoreRevision>
		<ComponentPath value="Trans_123_dq_V12_ip/Simulation/hdl_prj/ipcore/Trans_123_dq_V12_ip_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="aspartan7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="spartan7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:Trans_123_dq_V12_ip:1.0">
		</VLNV>
		<DisplayName value="Trans_123_dq_V12_ip">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/doc_arch_axi4_lite.jpg">
		</ProductGuide>
		<CoreRevision value="2006101903">
		</CoreRevision>
		<ComponentPath value="Trans_123_dq_V12_ip/Trans_123_dq_V12_ip_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="aspartan7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="spartan7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="user.org:ip:uz_dac_spi_interface:1.0">
		</VLNV>
		<DisplayName value="uz_dac_spi_interface">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/doc_arch_axi4.jpg">
		</ProductGuide>
		<CoreRevision value="2112508800">
		</CoreRevision>
		<ComponentPath value="uz_dac_interface/hdl_prj/ipcore/uz_dac_spi_interface_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="akintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="aspartan7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="spartan7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplus58g">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplushbm">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<LockPrevVersions value="false">
		</LockPrevVersions>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
<<<<<<< HEAD
		<VLNV value="xilinx.com:ip:uz_d_inverter_adapter:1.0">
		</VLNV>
		<DisplayName value="uz_d_inverter_adapter">
=======
		<VLNV value="xilinx.com:ip:UZ_D_GaN_Inverter:1.1">
		</VLNV>
		<DisplayName value="UZ_D_GaN_Inverter">
>>>>>>> feature/Test_6Phase_FCS_MPC
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/doc_arch_axi4_lite.jpg">
		</ProductGuide>
<<<<<<< HEAD
		<CoreRevision value="2112529435">
		</CoreRevision>
		<ComponentPath value="uz_d_inverter_adapter/driver_ip_core/hdl_prj/ipcore/uz_d_inverter_adapter_v1_0/component.xml">
=======
		<CoreRevision value="2112361916">
		</CoreRevision>
		<ComponentPath value="uz_d_gan_inverter/driver_ip_core/hdl_prj/ipcore/UZ_D_GaN_Inverter_v1_1/component.xml">
>>>>>>> feature/Test_6Phase_FCS_MPC
		</ComponentPath>
		<Families>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplushbm">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
<<<<<<< HEAD
		<VLNV value="xilinx.com:user:uz_inverter_adapter_mapping:1.0">
		</VLNV>
		<DisplayName value="uz_inverter_adapter_mapping_v1_0">
		</DisplayName>
		<Description value="uz_inverter_adapter_mapping_v1_0">
		</Description>
		<CoreRevision value="2">
		</CoreRevision>
		<ComponentPath value="uz_d_inverter_adapter/mapping_ip_core/component.xml">
=======
		<VLNV value="xilinx.com:ip:UZ_D_GaN_Inverter:1.0">
		</VLNV>
		<DisplayName value="UZ_D_GaN_Inverter">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/doc_arch_axi4_lite.jpg">
		</ProductGuide>
		<CoreRevision value="2105071144">
		</CoreRevision>
		<ComponentPath value="uz_d_gan_inverter/driver_ip_core/ipcore/UZ_D_GaN_Inverter_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplushbm">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:user:UZ_D_GaN_Inverter_Mapping:1.0">
		</VLNV>
		<DisplayName value="UZ_D_GaN_Inverter_Mapping_v1_0">
		</DisplayName>
		<Description value="UZ_D_GaN_Inverter_Mapping_v1_0">
		</Description>
		<CoreRevision value="2">
		</CoreRevision>
		<ComponentPath value="uz_d_gan_inverter/mapping_ip_core/component.xml">
>>>>>>> feature/Test_6Phase_FCS_MPC
		</ComponentPath>
		<Families>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Beta" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Beta" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplus">
				<Part status="Beta" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplushbm">
				<Part status="Beta" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Beta" name="ALL">
				</Part>
			</Family>
			<Family name="zynquplus">
				<Part status="Beta" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/UserIP">
			</Taxonomy>
		</Taxonomies>
		<SubcoreVLNVs>
			<SubcoreVLNV value="xilinx.com:ip:xlslice:1.0">
			</SubcoreVLNV>
			<SubcoreVLNV value="xilinx.com:ip:xlconcat:2.1">
			</SubcoreVLNV>
		</SubcoreVLNVs>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:uz_inverter_3ph:1.0">
		</VLNV>
		<DisplayName value="uz_inverter_3ph">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/InBitPacking.jpg">
		</ProductGuide>
		<CoreRevision value="2112583855">
		</CoreRevision>
		<ComponentPath value="uz_inverter_3ph/hdl_prj/ipcore/uz_inverter_3ph_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplushbm">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="user.org:ip:uz_mlp_three_layer:3.0">
		</VLNV>
		<DisplayName value="uz_mlp_three_layer">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/doc_arch_axi4.jpg">
		</ProductGuide>
		<CoreRevision value="2103171647">
		</CoreRevision>
		<ComponentPath value="uz_mlp_three_layer/simulation/hdl_prj/ipcore/uz_mlp_three_layer_v3_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="akintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="aspartan7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="spartan7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplus58g">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplushbm">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<LockPrevVersions value="false">
		</LockPrevVersions>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:mux_axi_ip:1.2">
		</VLNV>
		<DisplayName value="mux_axi_ip">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/doc_arch_axi4_lite.jpg">
		</ProductGuide>
		<CoreRevision value="2110211105">
		</CoreRevision>
		<ComponentPath value="uz_mux_axi/hdl_prj/ipcore/mux_axi_ip_v1_2/component.xml">
		</ComponentPath>
		<Families>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplushbm">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:uz_ninephase_VSD_transformation:1.0">
		</VLNV>
		<DisplayName value="uz_ninephase_VSD_transformation">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/InBitPacking.jpg">
		</ProductGuide>
<<<<<<< HEAD
		<CoreRevision value="2112729185">
		</CoreRevision>
		<ComponentPath value="uz_ninephase_VSD_transformation/hdl_proj/ipcore/uz_ninephase_VSD_transformation_v1_0/component.xml">
=======
		<CoreRevision value="2112572499">
		</CoreRevision>
		<ComponentPath value="uz_ninephase_VSD_transformation/ipcore/uz_ninephase_VSD_transformation_v1_0/component.xml">
>>>>>>> feature/Test_6Phase_FCS_MPC
		</ComponentPath>
		<Families>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplushbm">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="user.org:ip:uz_plantModel_pt1:1.0">
		</VLNV>
		<DisplayName value="uz_plantModel_pt1">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/doc_arch_axi4_lite.jpg">
		</ProductGuide>
		<CoreRevision value="2106171007">
		</CoreRevision>
		<ComponentPath value="uz_plantModel_pt1/hdl_prj/ipcore/uz_plantModel_pt1_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="akintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="aspartan7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="spartan7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplus58g">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplushbm">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<LockPrevVersions value="false">
		</LockPrevVersions>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="user.org:ip:uz_pmsm_model:1.0">
		</VLNV>
		<DisplayName value="uz_pmsm_model">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/doc_arch_axi4.jpg">
		</ProductGuide>
		<CoreRevision value="2107231645">
		</CoreRevision>
		<ComponentPath value="uz_pmsm_model/hdl_prj/ipcore/uz_pmsm_model_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="akintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="aspartan7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="spartan7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplus58g">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplushbm">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<LockPrevVersions value="false">
		</LockPrevVersions>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:uz_pmsm_model_9ph_dq:1.0">
		</VLNV>
		<DisplayName value="uz_pmsm_model_9ph_dq">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/InBitPacking.jpg">
		</ProductGuide>
		<CoreRevision value="2112577910">
		</CoreRevision>
		<ComponentPath value="uz_pmsm_model_9ph_dq/hdl_prj/ipcore/uz_pmsm_model_9ph_dq_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplushbm">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
<<<<<<< HEAD
		<VLNV value="xilinx.com:ip:uz_rs_flip_flop:1.0">
		</VLNV>
		<DisplayName value="uz_rs_flip_flop">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/uz_rs_flip_flop_ip_core_report.html">
		</ProductGuide>
		<CoreRevision value="1000000">
		</CoreRevision>
		<ComponentPath value="uz_rs_flip_flop/hdl_prj/ipcore/uz_rs_flip_flop_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplushbm">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:uz_sixphase_VSD_transformation:1.0">
		</VLNV>
		<DisplayName value="uz_sixphase_VSD_transformation">
=======
		<VLNV value="xilinx.com:ip:VSD_and_Park_transformation:1.0">
		</VLNV>
		<DisplayName value="VSD_and_Park_transformation">
>>>>>>> feature/Test_6Phase_FCS_MPC
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/InBitPacking.jpg">
		</ProductGuide>
<<<<<<< HEAD
		<CoreRevision value="2112729135">
		</CoreRevision>
		<ComponentPath value="uz_sixphase_VSD_transformation/hdl_prj/ipcore/uz_sixphase_VSD_transformation_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplushbm">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
=======
		<CoreRevision value="2112641285">
		</CoreRevision>
		<ComponentPath value="VSD_and_Park_transformation_6Phase/ipcore/VSD_and_Park_transformation_v1_0/component.xml">
		</ComponentPath>
		<Families>
>>>>>>> feature/Test_6Phase_FCS_MPC
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<BUSDEF>
<<<<<<< HEAD
		<VLNV value="th-nuernberg.de:user:uz_inverter_adapter:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="uz_d_inverter_adapter/interface_definition/uz_inverter_adapter.xml">
		</XMLFile>
	</BUSDEF>
	<BUSABS>
		<VLNV value="th-nuernberg.de:user:uz_inverter_adapter_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="uz_d_inverter_adapter/interface_definition/uz_inverter_adapter_rtl.xml">
=======
		<VLNV value="th-nuernberg.de:user:UZ_D_GaN_Inverter:1.0">
		</VLNV>
		<Description value="Interface for UZ_D_GaN_Inverter">
		</Description>
		<XMLFile value="uz_d_gan_inverter/interface_definition/UZ_D_GaN_Inverter.xml">
		</XMLFile>
	</BUSDEF>
	<BUSABS>
		<VLNV value="th-nuernberg.de:user:UZ_D_GaN_Inverter_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="uz_d_gan_inverter/interface_definition/UZ_D_GaN_Inverter_rtl.xml">
>>>>>>> feature/Test_6Phase_FCS_MPC
		</XMLFile>
	</BUSABS>
	<IPInst>
		<VLNV value="xilinx.com:xci:unknown:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="AXI2TCM/Simulation/AXI2TCM_sim_IP/AXI2TCM_sim.srcs/sources_1/bd/design_1/ip/design_1_AXI2TCM_0_0/design_1_AXI2TCM_0_0.xci">
		</XMLFile>
		<CoreVLNV value="TUM:user:AXI2TCM:1.1">
		</CoreVLNV>
		<CoreRevision value="68">
		</CoreRevision>
		<InstID value="">
		</InstID>
	</IPInst>
	<IPInst>
		<VLNV value="xilinx.com:xci:unknown:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="AXI2TCM/Simulation/AXI2TCM_sim_IP/AXI2TCM_sim.srcs/sources_1/bd/design_1/ip/design_1_axi_vip_0_0/design_1_axi_vip_0_0.xci">
		</XMLFile>
		<CoreVLNV value="xilinx.com:ip:axi_vip:1.1">
		</CoreVLNV>
		<CoreRevision value="1">
		</CoreRevision>
		<InstID value="">
		</InstID>
	</IPInst>
	<IPInst>
		<VLNV value="xilinx.com:xci:unknown:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="AXI2TCM/Simulation/AXI2TCM_sim_VHDL/AXI2TCM_sim_VHDL.srcs/sources_1/bd/design_1/ip/design_1_AXI2TCM_v1_0_0_0/design_1_AXI2TCM_v1_0_0_0.xci">
		</XMLFile>
		<CoreVLNV value="xilinx.com:module_ref:AXI2TCM_v1_0:1.0">
		</CoreVLNV>
		<CoreRevision value="1">
		</CoreRevision>
		<InstID value="">
		</InstID>
	</IPInst>
	<IPInst>
		<VLNV value="xilinx.com:xci:unknown:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="AXI2TCM/Simulation/AXI2TCM_sim_VHDL/AXI2TCM_sim_VHDL.srcs/sources_1/bd/design_1/ip/design_1_axi_vip_0_0/design_1_axi_vip_0_0.xci">
		</XMLFile>
		<CoreVLNV value="xilinx.com:ip:axi_vip:1.1">
		</CoreVLNV>
		<CoreRevision value="1">
		</CoreRevision>
		<InstID value="">
		</InstID>
	</IPInst>
</Index>

