{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 24 10:31:25 2016 " "Info: Processing started: Sun Apr 24 10:31:25 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rca_16 -c rca_16 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off rca_16 -c rca_16" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca_16.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rca_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 rca_16 " "Info: Found entity 1: rca_16" {  } { { "rca_16.v" "" { Text "F:/lf/temp/20160424/rca_16/rca_16.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca_4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rca_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 rca_4 " "Info: Found entity 1: rca_4" {  } { { "rca_4.v" "" { Text "F:/lf/temp/20160424/rca_16/rca_4.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_full.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file adder_full.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_full " "Info: Found entity 1: adder_full" {  } { { "adder_full.v" "" { Text "F:/lf/temp/20160424/rca_16/adder_full.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_half.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file adder_half.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_half " "Info: Found entity 1: adder_half" {  } { { "adder_half.v" "" { Text "F:/lf/temp/20160424/rca_16/adder_half.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_half_tb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file adder_half_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_half_tb " "Info: Found entity 1: adder_half_tb" {  } { { "adder_half_tb.v" "" { Text "F:/lf/temp/20160424/rca_16/adder_half_tb.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_full_tb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file adder_full_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_full_tb " "Info: Found entity 1: adder_full_tb" {  } { { "adder_full_tb.v" "" { Text "F:/lf/temp/20160424/rca_16/adder_full_tb.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca_4_tb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rca_4_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 rca_4_tb " "Info: Found entity 1: rca_4_tb" {  } { { "rca_4_tb.v" "" { Text "F:/lf/temp/20160424/rca_16/rca_4_tb.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "rca_16 " "Info: Elaborating entity \"rca_16\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rca_4 rca_4:m0 " "Info: Elaborating entity \"rca_4\" for hierarchy \"rca_4:m0\"" {  } { { "rca_16.v" "m0" { Text "F:/lf/temp/20160424/rca_16/rca_16.v" 10 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_full rca_4:m0\|adder_full:b0 " "Info: Elaborating entity \"adder_full\" for hierarchy \"rca_4:m0\|adder_full:b0\"" {  } { { "rca_4.v" "b0" { Text "F:/lf/temp/20160424/rca_16/rca_4.v" 10 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_half rca_4:m0\|adder_full:b0\|adder_half:h0 " "Info: Elaborating entity \"adder_half\" for hierarchy \"rca_4:m0\|adder_full:b0\|adder_half:h0\"" {  } { { "adder_full.v" "h0" { Text "F:/lf/temp/20160424/rca_16/adder_full.v" 10 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "88 " "Info: Implemented 88 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Info: Implemented 33 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Info: Implemented 17 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "38 " "Info: Implemented 38 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "223 " "Info: Peak virtual memory: 223 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 24 10:31:26 2016 " "Info: Processing ended: Sun Apr 24 10:31:26 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
