#include "port.h"
#include "asic.h"
#include "cpu.h"
#include "debug/debug.h"
#include "schedule.h"

#define PORT_READ_DELAY  2
#define PORT_WRITE_DELAY 4

/* Global APB state */
eZ80portrange_t port_map[0x10];

#define port_range(a) (((a)>>12)&0xF) /* converts an address to a port range 0x0-0xF */

static const uint32_t port_mirrors[2][0x10] = {
    {0xFF, 0xFF,0xFF,0x1FF,0xFFF,0xFF,0x1F,0xFF,0x7F,0xFFF,0x7F,0xFFF,0xFF,0x7F,0x7F,0xFFF},
    {0xFF,0xFFF,0xFF,0x1FF,0xFFF,0xFF,0x1F,0xFF,0x7F,0xFFF,0x7F,0xFFF,0xFF,0x7F,0x7F,0xFFF},
};

static uint8_t port_read(uint16_t address, uint8_t loc, bool peek) {
    return port_map[loc].read(address & port_mirrors[asic.serFlash][loc], peek);
}
uint8_t port_peek_byte(uint16_t address) {
    return port_read(address, port_range(address), true);
}
uint8_t port_read_byte(uint16_t address) {
    uint8_t port_loc = port_range(address);
    uint8_t value;
    static const uint8_t port_read_cycles[0x10] = {2,2,2,4,3,3,3,3,3,3,3,3,3,3,3,3};

#ifdef DEBUG_SUPPORT
    if (debug.port[address] & DBG_MASK_PORT_READ) {
        debug_open(DBG_PORT_READ, address);
    }
#endif

    cpu.cycles += PORT_READ_DELAY;
    sched_process_pending_events(); /* make io ports consistent with mid-instruction state */
    value = port_read(address, port_loc, false);
    cpu.cycles += port_read_cycles[port_loc] - PORT_READ_DELAY;
    return value;
}

static void port_write(uint16_t address, uint8_t loc, uint8_t value, bool peek) {
    port_map[loc].write(address & port_mirrors[asic.serFlash][loc], value, peek);
}
void port_poke_byte(uint16_t address, uint8_t value) {
    port_write(address, port_range(address), value, true);
}
void port_write_byte(uint16_t address, uint8_t value) {
    uint8_t port_loc = port_range(address);
    static const uint8_t port_write_cycles[0x10] = {2,2,2,4,2,3,3,3,3,3,3,3,3,3,3,3};

#ifdef DEBUG_SUPPORT
    if (debug.port[address] & (DBG_MASK_PORT_FREEZE | DBG_MASK_PORT_WRITE)) {
        if (debug.port[address] & DBG_MASK_PORT_WRITE) {
            debug_open(DBG_PORT_WRITE, address);
        }
        if (debug.port[address] & DBG_MASK_PORT_FREEZE) {
            return;
        }
    }
#endif

    cpu.cycles += PORT_WRITE_DELAY;
    sched_process_pending_events(); /* make io ports consistent with mid-instruction state */
    port_write(address, port_loc, value, false);
    sched_rewind_cpu(PORT_WRITE_DELAY - port_write_cycles[port_loc]); /* safely handle underflow */
}
