$date
	Mon Oct 24 11:01:29 2011
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testmodule $end
$var wire 1 ! clock $end
$var wire 1 " p1 $end
$scope module clk $end
$var reg 1 # clk $end
$upscope $end
$scope module pls $end
$var wire 1 ! clock $end
$var reg 1 $ signal $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
0#
x"
0!
$end
#12
1$
1"
1#
1!
#24
0#
0!
#36
1#
1!
0$
0"
#48
0#
0!
#60
1#
1!
1$
1"
#72
0#
0!
#84
1#
1!
0$
0"
#96
0#
0!
#108
1#
1!
1$
1"
#120
0#
0!
#132
1#
1!
0$
0"
#144
0#
0!
#156
1#
1!
1$
1"
#168
0#
0!
#180
1#
1!
#192
0#
0!
