[INF:CM0023] Creating log file ../../../../build/regression/YosysBigSimReed/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] rtl/BM_lamda.v:20:1: No timescale set for "BM_lamda".

[WRN:PA0205] rtl/DP_RAM.v:18:1: No timescale set for "DP_RAM".

[WRN:PA0205] rtl/GF_matrix_ascending_binary.v:20:1: No timescale set for "GF_matrix_ascending_binary".

[WRN:PA0205] rtl/GF_matrix_dec.v:21:1: No timescale set for "GF_matrix_dec".

[WRN:PA0205] rtl/GF_mult_add_syndromes.v:28:1: No timescale set for "GF_mult_add_syndromes".

[WRN:PA0205] rtl/Omega_Phy.v:21:1: No timescale set for "Omega_Phy".

[WRN:PA0205] rtl/RS_dec.v:21:1: No timescale set for "RS_dec".

[WRN:PA0205] rtl/error_correction.v:20:1: No timescale set for "error_correction".

[WRN:PA0205] rtl/input_syndromes.v:24:1: No timescale set for "input_syndromes".

[WRN:PA0205] rtl/lamda_roots.v:21:1: No timescale set for "lamda_roots".

[WRN:PA0205] rtl/out_stage.v:21:1: No timescale set for "out_stage".

[WRN:PA0205] rtl/transport_in2out.v:22:1: No timescale set for "transport_in2out".

[WRN:PA0205] sim/RS_dec_tb.v:3:1: No timescale set for "testbench".

[INF:CP0300] Compilation...

[INF:CP0303] rtl/BM_lamda.v:20:1: Compile module "work@BM_lamda".

[INF:CP0303] rtl/DP_RAM.v:18:1: Compile module "work@DP_RAM".

[INF:CP0303] rtl/GF_matrix_ascending_binary.v:20:1: Compile module "work@GF_matrix_ascending_binary".

[INF:CP0303] rtl/GF_matrix_dec.v:21:1: Compile module "work@GF_matrix_dec".

[INF:CP0303] rtl/GF_mult_add_syndromes.v:28:1: Compile module "work@GF_mult_add_syndromes".

[INF:CP0303] rtl/Omega_Phy.v:21:1: Compile module "work@Omega_Phy".

[INF:CP0303] rtl/RS_dec.v:21:1: Compile module "work@RS_dec".

[INF:CP0303] rtl/error_correction.v:20:1: Compile module "work@error_correction".

[INF:CP0303] rtl/input_syndromes.v:24:1: Compile module "work@input_syndromes".

[INF:CP0303] rtl/lamda_roots.v:21:1: Compile module "work@lamda_roots".

[INF:CP0303] rtl/out_stage.v:21:1: Compile module "work@out_stage".

[INF:CP0303] sim/RS_dec_tb.v:3:1: Compile module "work@testbench".

[INF:CP0303] rtl/transport_in2out.v:22:1: Compile module "work@transport_in2out".

[NTE:CP0309] rtl/BM_lamda.v:41:15: Implicit port type (wire) for "add_dec1",
there are 8 more instances of this message.

[NTE:CP0309] rtl/Omega_Phy.v:45:15: Implicit port type (wire) for "add_dec1",
there are 16 more instances of this message.

[NTE:CP0309] rtl/RS_dec.v:29:16: Implicit port type (wire) for "Out_byte",
there are 2 more instances of this message.

[NTE:CP0309] rtl/error_correction.v:45:15: Implicit port type (wire) for "add_dec1",
there are 5 more instances of this message.

[NTE:CP0309] rtl/input_syndromes.v:39:14: Implicit port type (wire) for "Read_byte".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] sim/RS_dec_tb.v:3:1: Top level module "work@testbench".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 5.

[NTE:EL0510] Nb instances: 26.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0708] Writing UHDM DB: ../../../../build/regression/YosysBigSimReed/slpp_unit/surelog.uhdm ...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 13
[   NOTE] : 10


[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysBigSim/reed_solomon_decoder/rtl/BM_lamda.v                   | ${SURELOG_DIR}/build/regression/YosysBigSimReed/roundtrip/BM_lamda_000.v                   | 82 | 327 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysBigSim/reed_solomon_decoder/rtl/DP_RAM.v                     | ${SURELOG_DIR}/build/regression/YosysBigSimReed/roundtrip/DP_RAM_000.v                     | 21 | 51 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysBigSim/reed_solomon_decoder/rtl/GF_matrix_ascending_binary.v | ${SURELOG_DIR}/build/regression/YosysBigSimReed/roundtrip/GF_matrix_ascending_binary_000.v | 19 | 295 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysBigSim/reed_solomon_decoder/rtl/GF_matrix_dec.v              | ${SURELOG_DIR}/build/regression/YosysBigSimReed/roundtrip/GF_matrix_dec_000.v              | 19 | 296 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysBigSim/reed_solomon_decoder/rtl/GF_mult_add_syndromes.v      | ${SURELOG_DIR}/build/regression/YosysBigSimReed/roundtrip/GF_mult_add_syndromes_000.v      | 46 | 266 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysBigSim/reed_solomon_decoder/rtl/Omega_Phy.v                  | ${SURELOG_DIR}/build/regression/YosysBigSimReed/roundtrip/Omega_Phy_000.v                  | 68 | 772 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysBigSim/reed_solomon_decoder/rtl/RS_dec.v                     | ${SURELOG_DIR}/build/regression/YosysBigSimReed/roundtrip/RS_dec_000.v                     | 390 | 868 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysBigSim/reed_solomon_decoder/rtl/error_correction.v           | ${SURELOG_DIR}/build/regression/YosysBigSimReed/roundtrip/error_correction_000.v           | 106 | 455 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysBigSim/reed_solomon_decoder/rtl/input_syndromes.v            | ${SURELOG_DIR}/build/regression/YosysBigSimReed/roundtrip/input_syndromes_000.v            | 143 | 487 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysBigSim/reed_solomon_decoder/rtl/lamda_roots.v                | ${SURELOG_DIR}/build/regression/YosysBigSimReed/roundtrip/lamda_roots_000.v                | 105 | 325 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysBigSim/reed_solomon_decoder/rtl/out_stage.v                  | ${SURELOG_DIR}/build/regression/YosysBigSimReed/roundtrip/out_stage_000.v                  | 30 | 131 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysBigSim/reed_solomon_decoder/rtl/transport_in2out.v           | ${SURELOG_DIR}/build/regression/YosysBigSimReed/roundtrip/transport_in2out_000.v           | 24 | 98 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysBigSim/reed_solomon_decoder/sim/RS_dec_tb.v                  | ${SURELOG_DIR}/build/regression/YosysBigSimReed/roundtrip/RS_dec_tb_000.v                  | 32 | 166 | 

