
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -16.04

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -0.20

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.20

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: u0.u3.d[3]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][3]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ u0.u3.d[3]$_DFF_P_/CK (DFF_X1)
     1    2.32    0.01    0.06    0.06 ^ u0.u3.d[3]$_DFF_P_/QN (DFF_X1)
                                         _00413_ (net)
                  0.01    0.00    0.06 ^ _15878_/A (XNOR2_X1)
     2    4.03    0.01    0.02    0.08 v _15878_/ZN (XNOR2_X1)
                                         _06727_ (net)
                  0.01    0.00    0.08 v _15987_/B1 (AOI21_X1)
     1    1.27    0.01    0.02    0.11 ^ _15987_/ZN (AOI21_X1)
                                         _00346_ (net)
                  0.01    0.00    0.11 ^ u0.w[1][3]$_DFF_P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ u0.w[1][3]$_DFF_P_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: sa21_sr[0]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa32_sr[6]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ sa21_sr[0]$_DFF_P_/CK (DFF_X1)
     5   25.11    0.06    0.14    0.14 ^ sa21_sr[0]$_DFF_P_/Q (DFF_X1)
                                         sa21_sr[0] (net)
                  0.06    0.01    0.14 ^ _19042_/A (XNOR2_X2)
     5   14.69    0.04    0.06    0.20 ^ _19042_/ZN (XNOR2_X2)
                                         _09739_ (net)
                  0.04    0.00    0.20 ^ _27262_/B (XOR2_X1)
     1    1.81    0.02    0.05    0.26 ^ _27262_/Z (XOR2_X1)
                                         _04242_ (net)
                  0.02    0.00    0.26 ^ _27265_/A (AOI21_X1)
     1    1.62    0.01    0.02    0.27 v _27265_/ZN (AOI21_X1)
                                         _04245_ (net)
                  0.01    0.00    0.27 v _27270_/A2 (OR3_X2)
     3    6.33    0.01    0.08    0.35 v _27270_/ZN (OR3_X2)
                                         _04250_ (net)
                  0.01    0.00    0.35 v _27271_/A (INV_X1)
     9   18.80    0.04    0.06    0.41 ^ _27271_/ZN (INV_X1)
                                         _04251_ (net)
                  0.04    0.00    0.41 ^ _27272_/A (BUF_X1)
    13   35.53    0.08    0.11    0.52 ^ _27272_/Z (BUF_X1)
                                         _15235_ (net)
                  0.08    0.00    0.52 ^ _29789_/A (HA_X1)
     9   21.93    0.05    0.10    0.61 ^ _29789_/CO (HA_X1)
                                         _15242_ (net)
                  0.05    0.00    0.62 ^ _27662_/A (AOI21_X1)
     4    9.32    0.03    0.04    0.65 v _27662_/ZN (AOI21_X1)
                                         _04634_ (net)
                  0.03    0.00    0.65 v _27829_/B1 (AOI22_X1)
     1    1.70    0.02    0.05    0.70 ^ _27829_/ZN (AOI22_X1)
                                         _04798_ (net)
                  0.02    0.00    0.70 ^ _27830_/C1 (OAI221_X1)
     1    1.59    0.02    0.03    0.73 v _27830_/ZN (OAI221_X1)
                                         _04799_ (net)
                  0.02    0.00    0.73 v _27833_/A (AOI21_X1)
     1    3.62    0.03    0.05    0.78 ^ _27833_/ZN (AOI21_X1)
                                         _04802_ (net)
                  0.03    0.00    0.78 ^ _27838_/B (AOI211_X2)
     1    2.47    0.02    0.02    0.80 v _27838_/ZN (AOI211_X2)
                                         _04807_ (net)
                  0.02    0.00    0.80 v _27839_/A4 (NOR4_X1)
     1   10.42    0.12    0.17    0.97 ^ _27839_/ZN (NOR4_X1)
                                         _00142_ (net)
                  0.12    0.00    0.97 ^ sa32_sr[6]$_DFF_P_/D (DFF_X1)
                                  0.97   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ sa32_sr[6]$_DFF_P_/CK (DFF_X1)
                         -0.05    0.77   library setup time
                                  0.77   data required time
-----------------------------------------------------------------------------
                                  0.77   data required time
                                 -0.97   data arrival time
-----------------------------------------------------------------------------
                                 -0.20   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: sa21_sr[0]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa32_sr[6]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ sa21_sr[0]$_DFF_P_/CK (DFF_X1)
     5   25.11    0.06    0.14    0.14 ^ sa21_sr[0]$_DFF_P_/Q (DFF_X1)
                                         sa21_sr[0] (net)
                  0.06    0.01    0.14 ^ _19042_/A (XNOR2_X2)
     5   14.69    0.04    0.06    0.20 ^ _19042_/ZN (XNOR2_X2)
                                         _09739_ (net)
                  0.04    0.00    0.20 ^ _27262_/B (XOR2_X1)
     1    1.81    0.02    0.05    0.26 ^ _27262_/Z (XOR2_X1)
                                         _04242_ (net)
                  0.02    0.00    0.26 ^ _27265_/A (AOI21_X1)
     1    1.62    0.01    0.02    0.27 v _27265_/ZN (AOI21_X1)
                                         _04245_ (net)
                  0.01    0.00    0.27 v _27270_/A2 (OR3_X2)
     3    6.33    0.01    0.08    0.35 v _27270_/ZN (OR3_X2)
                                         _04250_ (net)
                  0.01    0.00    0.35 v _27271_/A (INV_X1)
     9   18.80    0.04    0.06    0.41 ^ _27271_/ZN (INV_X1)
                                         _04251_ (net)
                  0.04    0.00    0.41 ^ _27272_/A (BUF_X1)
    13   35.53    0.08    0.11    0.52 ^ _27272_/Z (BUF_X1)
                                         _15235_ (net)
                  0.08    0.00    0.52 ^ _29789_/A (HA_X1)
     9   21.93    0.05    0.10    0.61 ^ _29789_/CO (HA_X1)
                                         _15242_ (net)
                  0.05    0.00    0.62 ^ _27662_/A (AOI21_X1)
     4    9.32    0.03    0.04    0.65 v _27662_/ZN (AOI21_X1)
                                         _04634_ (net)
                  0.03    0.00    0.65 v _27829_/B1 (AOI22_X1)
     1    1.70    0.02    0.05    0.70 ^ _27829_/ZN (AOI22_X1)
                                         _04798_ (net)
                  0.02    0.00    0.70 ^ _27830_/C1 (OAI221_X1)
     1    1.59    0.02    0.03    0.73 v _27830_/ZN (OAI221_X1)
                                         _04799_ (net)
                  0.02    0.00    0.73 v _27833_/A (AOI21_X1)
     1    3.62    0.03    0.05    0.78 ^ _27833_/ZN (AOI21_X1)
                                         _04802_ (net)
                  0.03    0.00    0.78 ^ _27838_/B (AOI211_X2)
     1    2.47    0.02    0.02    0.80 v _27838_/ZN (AOI211_X2)
                                         _04807_ (net)
                  0.02    0.00    0.80 v _27839_/A4 (NOR4_X1)
     1   10.42    0.12    0.17    0.97 ^ _27839_/ZN (NOR4_X1)
                                         _00142_ (net)
                  0.12    0.00    0.97 ^ sa32_sr[6]$_DFF_P_/D (DFF_X1)
                                  0.97   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ sa32_sr[6]$_DFF_P_/CK (DFF_X1)
                         -0.05    0.77   library setup time
                                  0.77   data required time
-----------------------------------------------------------------------------
                                  0.77   data required time
                                 -0.97   data arrival time
-----------------------------------------------------------------------------
                                 -0.20   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.23e-03   1.07e-03   4.44e-05   1.03e-02   2.9%
Combinational          1.67e-01   1.78e-01   5.07e-04   3.45e-01  97.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.76e-01   1.79e-01   5.51e-04   3.56e-01 100.0%
                          49.5%      50.3%       0.2%
