lbl_8072A680:
/* 8072A680 00000000  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 8072A684 00000004  7C 08 02 A6 */	mflr r0
/* 8072A688 00000008  90 01 00 34 */	stw r0, 0x34(r1)
/* 8072A68C 0000000C  39 61 00 30 */	addi r11, r1, 0x30
/* 8072A690 00000010  4B FF F2 C9 */	bl _savegpr_29
/* 8072A694 00000014  7C 7D 1B 78 */	mr r29, r3
/* 8072A698 00000018  3C 80 00 00 */	lis r4, lit_3789@ha
/* 8072A69C 0000001C  3B E4 00 00 */	addi r31, r4, lit_3789@l
/* 8072A6A0 00000020  3B C0 00 00 */	li r30, 0
/* 8072A6A4 00000024  A8 03 05 B4 */	lha r0, 0x5b4(r3)
/* 8072A6A8 00000028  2C 00 00 01 */	cmpwi r0, 1
/* 8072A6AC 0000002C  41 82 00 64 */	beq lbl_8072A710
/* 8072A6B0 00000030  40 80 00 FC */	bge lbl_8072A7AC
/* 8072A6B4 00000034  2C 00 00 00 */	cmpwi r0, 0
/* 8072A6B8 00000038  40 80 00 08 */	bge lbl_8072A6C0
/* 8072A6BC 0000003C  48 00 00 F0 */	b lbl_8072A7AC
lbl_8072A6C0:
/* 8072A6C0 00000000  38 80 00 05 */	li r4, 5
/* 8072A6C4 00000004  C0 3F 00 48 */	lfs f1, 0x48(r31)
/* 8072A6C8 00000008  38 A0 00 02 */	li r5, 2
/* 8072A6CC 0000000C  C0 5F 00 08 */	lfs f2, 8(r31)
/* 8072A6D0 00000010  4B FF F3 6D */	bl anm_init__FP10e_nz_classifUcf
/* 8072A6D4 00000014  38 00 00 01 */	li r0, 1
/* 8072A6D8 00000018  B0 1D 05 B4 */	sth r0, 0x5b4(r29)
/* 8072A6DC 0000001C  C0 3F 00 04 */	lfs f1, 4(r31)
/* 8072A6E0 00000020  D0 21 00 0C */	stfs f1, 0xc(r1)
/* 8072A6E4 00000024  C0 1F 00 08 */	lfs f0, 8(r31)
/* 8072A6E8 00000028  D0 01 00 10 */	stfs f0, 0x10(r1)
/* 8072A6EC 0000002C  D0 21 00 14 */	stfs f1, 0x14(r1)
/* 8072A6F0 00000030  3C 60 00 00 */	lis r3, g_dComIfG_gameInfo@ha
/* 8072A6F4 00000034  38 63 00 00 */	addi r3, r3, g_dComIfG_gameInfo@l
/* 8072A6F8 00000038  38 63 5B D4 */	addi r3, r3, 0x5bd4
/* 8072A6FC 0000003C  38 80 00 01 */	li r4, 1
/* 8072A700 00000040  38 A0 00 01 */	li r5, 1
/* 8072A704 00000044  38 C1 00 0C */	addi r6, r1, 0xc
/* 8072A708 00000048  4B FF F2 51 */	bl StartShock__12dVibration_cFii4cXyz
/* 8072A70C 0000004C  48 00 00 A0 */	b lbl_8072A7AC
lbl_8072A710:
/* 8072A710 00000000  80 7D 05 E0 */	lwz r3, 0x5e0(r29)
/* 8072A714 00000004  38 63 00 0C */	addi r3, r3, 0xc
/* 8072A718 00000008  C0 3F 00 80 */	lfs f1, 0x80(r31)
/* 8072A71C 0000000C  4B FF F2 3D */	bl checkPass__12J3DFrameCtrlFf
/* 8072A720 00000010  2C 03 00 00 */	cmpwi r3, 0
/* 8072A724 00000014  41 82 00 30 */	beq lbl_8072A754
/* 8072A728 00000018  3C 60 00 07 */	lis r3, 0x0007 /* 0x000700C6@ha */
/* 8072A72C 0000001C  38 03 00 C6 */	addi r0, r3, 0x00C6 /* 0x000700C6@l */
/* 8072A730 00000020  90 01 00 08 */	stw r0, 8(r1)
/* 8072A734 00000024  38 7D 05 F4 */	addi r3, r29, 0x5f4
/* 8072A738 00000028  38 81 00 08 */	addi r4, r1, 8
/* 8072A73C 0000002C  38 A0 00 00 */	li r5, 0
/* 8072A740 00000030  38 C0 FF FF */	li r6, -1
/* 8072A744 00000034  81 9D 05 F4 */	lwz r12, 0x5f4(r29)
/* 8072A748 00000038  81 8C 00 14 */	lwz r12, 0x14(r12)
/* 8072A74C 0000003C  7D 89 03 A6 */	mtctr r12
/* 8072A750 00000040  4E 80 04 21 */	bctrl 
lbl_8072A754:
/* 8072A754 00000000  3C 60 00 00 */	lis r3, data_8072C460@ha
/* 8072A758 00000004  88 83 00 00 */	lbz r4, data_8072C460@l(r3)
/* 8072A75C 00000008  3C 60 00 00 */	lis r3, stick_bit@ha
/* 8072A760 0000000C  38 63 00 00 */	addi r3, r3, stick_bit@l
/* 8072A764 00000010  38 00 00 08 */	li r0, 8
/* 8072A768 00000014  7C 09 03 A6 */	mtctr r0
lbl_8072A76C:
/* 8072A76C 00000000  88 03 00 00 */	lbz r0, 0(r3)
/* 8072A770 00000004  7C 80 00 39 */	and. r0, r4, r0
/* 8072A774 00000008  41 82 00 0C */	beq lbl_8072A780
/* 8072A778 0000000C  38 1E 00 01 */	addi r0, r30, 1
/* 8072A77C 00000010  7C 1E 07 74 */	extsb r30, r0
lbl_8072A780:
/* 8072A780 00000000  38 63 00 01 */	addi r3, r3, 1
/* 8072A784 00000004  42 00 FF E8 */	bdnz lbl_8072A76C
/* 8072A788 00000008  7F C0 07 74 */	extsb r0, r30
/* 8072A78C 0000000C  2C 00 00 03 */	cmpwi r0, 3
/* 8072A790 00000010  41 80 00 1C */	blt lbl_8072A7AC
/* 8072A794 00000014  3C 60 00 00 */	lis r3, g_dComIfG_gameInfo@ha
/* 8072A798 00000018  38 63 00 00 */	addi r3, r3, g_dComIfG_gameInfo@l
/* 8072A79C 0000001C  80 63 5D B4 */	lwz r3, 0x5db4(r3)
/* 8072A7A0 00000020  80 03 05 70 */	lwz r0, 0x570(r3)
/* 8072A7A4 00000024  64 00 40 00 */	oris r0, r0, 0x4000
/* 8072A7A8 00000028  90 03 05 70 */	stw r0, 0x570(r3)
lbl_8072A7AC:
/* 8072A7AC 00000000  39 61 00 30 */	addi r11, r1, 0x30
/* 8072A7B0 00000004  4B FF F1 A9 */	bl _restgpr_29
/* 8072A7B4 00000008  80 01 00 34 */	lwz r0, 0x34(r1)
/* 8072A7B8 0000000C  7C 08 03 A6 */	mtlr r0
/* 8072A7BC 00000010  38 21 00 30 */	addi r1, r1, 0x30
/* 8072A7C0 00000014  4E 80 00 20 */	blr 
