============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Oct 11 2025  05:27:12 pm
  Module:                 Top_wrap
  Operating conditions:   NCCOM (balanced_tree)
  Wireload mode:          segmented
  Area mode:              timing library
============================================================


Path 1: MET (9621 ps) Late External Delay Assertion at pin alu_inst0/I
          Group: CLK
     Startpoint: (R) instr_inst0/C
          Clock: (R) CLK
       Endpoint: (R) alu_inst0/I
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
      Output Delay:-    5000                  
       Uncertainty:-     200                  
     Required Time:=   14800                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-    3179                  
             Slack:=    9621                  

Exceptions/Constraints:
  input_delay              2000            CORE.sdc_line_25 
  output_delay             5000            CORE.sdc_line_72 

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  instr_inst0/C        (b)     -      R     (arrival)      5   5.0     0     0    2000    (-,-) 
  uut/g103565/ZN       -       B1->ZN F     IIND4D1        3   2.3    83    60    2060    (-,-) 
  uut/g103388/ZN       -       A1->ZN R     NR2XD0        12   9.1   161   121    2180    (-,-) 
  uut/g103207/Z        -       A1->Z  R     AN2XD1        35  31.0   257   202    2383    (-,-) 
  uut/g103035/ZN       -       I->ZN  F     INVD1          4   3.4    77    65    2448    (-,-) 
  uut/g103032/ZN       -       A1->ZN R     ND3D1          6   8.0    88    76    2524    (-,-) 
  uut/g102986/ZN       -       I->ZN  F     INVD1          3   2.7    37    38    2561    (-,-) 
  uut/g102934__6161/Z  -       A1->Z  F     AN2XD1        32  29.4   164   128    2689    (-,-) 
  uut/g102658__1666/Z  -       B2->Z  F     AO22D0         1   0.7    31   129    2818    (-,-) 
  uut/g102389__2802/ZN -       C->ZN  R     AOI221D0       1   1.1   126   123    2940    (-,-) 
  uut/g102204__9315/ZN -       A1->ZN F     ND4D1          1   0.7    68    63    3004    (-,-) 
  uut/g102153__7410/ZN -       C->ZN  R     AOI221D0       1   1.1   132   134    3138    (-,-) 
  uut/g102072__2398/ZN -       A1->ZN F     ND4D1          1   0.7    70    64    3202    (-,-) 
  uut/g102058__6131/ZN -       C->ZN  R     AOI221D0       1   1.1   128   135    3337    (-,-) 
  uut/g102026__1705/ZN -       A1->ZN F     ND4D1          1   0.7    69    64    3400    (-,-) 
  uut/g102022__6783/Z  -       C->Z   F     AO221D0        7   6.4    93   211    3611    (-,-) 
  uut/g58281/ZN        -       I->ZN  R     INVD1          5   3.9    56    55    3666    (-,-) 
  uut/g57976/ZN        -       B1->ZN F     AOI221D0       1   0.9    82    58    3724    (-,-) 
  uut/g57907/ZN        -       A1->ZN R     OAI21D1        1   1.1    51    50    3774    (-,-) 
  uut/g57874/Z         -       A1->Z  R     AN2XD1         1   1.0    22    51    3826    (-,-) 
  uut/g57821/ZN        -       A1->ZN F     OAI21D1        1   1.0    40    24    3849    (-,-) 
  uut/g57783/Z         -       A1->Z  F     AO21D1         1   1.0    22    59    3908    (-,-) 
  uut/g57736/ZN        -       A1->ZN R     AOI32D1        1   0.9    62    41    3950    (-,-) 
  uut/g57668/Z         -       A1->Z  R     AO211D1        1   0.7    21    60    4009    (-,-) 
  uut/g57632/ZN        -       A1->ZN F     OAI222D0       1   0.9    92    62    4071    (-,-) 
  uut/g57588/ZN        -       B1->ZN R     IND4D1         1   0.8    41    44    4115    (-,-) 
  uut/g57586/ZN        -       C->ZN  F     OAI221D0       1   0.9    84    89    4204    (-,-) 
  uut/g57585/ZN        -       B1->ZN R     IND4D1         1   0.7    38    42    4246    (-,-) 
  uut/g57584/ZN        -       A1->ZN F     OAI221D0       1   0.9    86    60    4306    (-,-) 
  uut/g57583/ZN        -       A2->ZN R     OAI211D1       1   1.0    58    56    4362    (-,-) 
  uut/g57582/ZN        -       A3->ZN F     OAI32D1        1   1.0    48    40    4401    (-,-) 
  uut/g57581/Z         -       B->Z   F     AO211D1        1   1.0    29   106    4507    (-,-) 
  uut/g57580/Z         -       A1->Z  F     AO211D1        1   1.0    29    77    4584    (-,-) 
  uut/g57579/Z         -       A1->Z  F     AO31D1         2   1.4    26    64    4648    (-,-) 
  uut/g57578/ZN        -       A1->ZN F     IND2D1         1   1.0    31    55    4704    (-,-) 
  uut/g57577/ZN        -       A1->ZN R     AOI21D1        1   0.7    49    32    4736    (-,-) 
  uut/g57576/ZN        -       A1->ZN F     AOI222D0       1   0.8   100    45    4781    (-,-) 
  uut/g57575/ZN        -       C->ZN  R     OAI221D0       1   1.2   125    74    4855    (-,-) 
  uut/g57574/Z         -       C->Z   R     AO221D2        3 112.3   459   324    5179    (-,-) 
  alu_inst0/I          <<< (b) -      R     PDDW16DGZ      -     -     -     0    5179    (-,-) 
#-----------------------------------------------------------------------------------------------

(b) : Timing paths are broken.

