/*
    This file was generated automatically by Alchitry Labs 2.0.29-BETA.
    Do not edit this file directly. Instead edit the original Lucid source.
    This is a temporary file and any changes made to it will be destroyed.
*/

module boolean #(
        parameter SIZE = 6'h20
    ) (
        input wire [(SIZE)-1:0] a,
        input wire [(SIZE)-1:0] b,
        input wire [5:0] alufn,
        output reg [(SIZE)-1:0] bool
    );
    logic [31:0] R_4d011b31_i;
    logic [31:0] RR_4d011b31_i;
    logic start = 1'h0;
    logic step = 1'h1;
    logic [31:0] M_mux_4_32_s0;
    logic [31:0] M_mux_4_32_s1;
    logic [31:0][3:0] M_mux_4_32_in;
    logic [31:0] M_mux_4_32_out;
    
    genvar idx_0_1695872303;
    
    generate
        for (idx_0_1695872303 = 0; idx_0_1695872303 < 32; idx_0_1695872303 = idx_0_1695872303 + 1) begin: forLoop_idx_0_1695872303
            mux_4 mux_4_32 (
                .s0(M_mux_4_32_s0[idx_0_1695872303]),
                .s1(M_mux_4_32_s1[idx_0_1695872303]),
                .in(M_mux_4_32_in[idx_0_1695872303]),
                .out(M_mux_4_32_out[idx_0_1695872303])
            );
        end
    endgenerate
    
    
    always @* begin
        M_mux_4_32_in = {6'h20{{alufn[2'h3:1'h0]}}};
        for (RR_4d011b31_i = 0; RR_4d011b31_i < 6'h20; RR_4d011b31_i = RR_4d011b31_i + 1) begin
      R_4d011b31_i = (start) + RR_4d011b31_i * (step);
            M_mux_4_32_s0[R_4d011b31_i] = a[R_4d011b31_i];
            M_mux_4_32_s1[R_4d011b31_i] = b[R_4d011b31_i];
        end
        bool = M_mux_4_32_out;
    end
    
    
endmodule