

================================================================
== Vivado HLS Report for 'to_double'
================================================================
* Date:           Wed Nov  8 16:07:49 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        astroSim
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffve1924-3-e-es2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.69|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   11|   11|   11|   11|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    9|    9|         8|          1|          1|     3|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      -|        0|     174|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |        -|    198|    13078|   11743|    -|
|Memory           |        -|      -|        -|       -|    -|
|Multiplexer      |        -|      -|        -|      57|    -|
|Register         |        -|      -|     1244|      32|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |        0|    198|    14322|   12006|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     1968|   1968|  1045440|  522720|  128|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |        0|     10|        1|       2|    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+----------------------+---------+-------+-----+-----+
    |           Instance          |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------+----------------------+---------+-------+-----+-----+
    |astroSim_dmul_64nbkb_x_U118  |astroSim_dmul_64nbkb  |        0|     11|  275|  185|
    |astroSim_dmul_64nbkb_x_U119  |astroSim_dmul_64nbkb  |        0|     11|  275|  185|
    |astroSim_dmul_64nbkb_x_U120  |astroSim_dmul_64nbkb  |        0|     11|  275|  185|
    |astroSim_dmul_64nbkb_x_U121  |astroSim_dmul_64nbkb  |        0|     11|  275|  185|
    |astroSim_dmul_64nbkb_x_U122  |astroSim_dmul_64nbkb  |        0|     11|  275|  185|
    |astroSim_dmul_64nbkb_x_U123  |astroSim_dmul_64nbkb  |        0|     11|  275|  185|
    |astroSim_dmul_64nbkb_x_U124  |astroSim_dmul_64nbkb  |        0|     11|  275|  185|
    |astroSim_dmul_64nbkb_x_U125  |astroSim_dmul_64nbkb  |        0|     11|  275|  185|
    |astroSim_dmul_64nbkb_x_U126  |astroSim_dmul_64nbkb  |        0|     11|  275|  185|
    |astroSim_dmul_64nbkb_x_U127  |astroSim_dmul_64nbkb  |        0|     11|  275|  185|
    |astroSim_dmul_64nbkb_x_U128  |astroSim_dmul_64nbkb  |        0|     11|  275|  185|
    |astroSim_dmul_64nbkb_x_U129  |astroSim_dmul_64nbkb  |        0|     11|  275|  185|
    |astroSim_dmul_64nbkb_x_U130  |astroSim_dmul_64nbkb  |        0|     11|  275|  185|
    |astroSim_dmul_64nbkb_x_U131  |astroSim_dmul_64nbkb  |        0|     11|  275|  185|
    |astroSim_dmul_64nbkb_x_U132  |astroSim_dmul_64nbkb  |        0|     11|  275|  185|
    |astroSim_dmul_64nbkb_x_U133  |astroSim_dmul_64nbkb  |        0|     11|  275|  185|
    |astroSim_dmul_64nbkb_x_U134  |astroSim_dmul_64nbkb  |        0|     11|  275|  185|
    |astroSim_dmul_64nbkb_x_U135  |astroSim_dmul_64nbkb  |        0|     11|  275|  185|
    |astroSim_mux_164_dEe_x_U154  |astroSim_mux_164_dEe  |        0|      0|  278|   65|
    |astroSim_mux_164_dEe_x_U155  |astroSim_mux_164_dEe  |        0|      0|  278|   65|
    |astroSim_mux_164_dEe_x_U156  |astroSim_mux_164_dEe  |        0|      0|  278|   65|
    |astroSim_mux_164_dEe_x_U157  |astroSim_mux_164_dEe  |        0|      0|  278|   65|
    |astroSim_mux_164_dEe_x_U158  |astroSim_mux_164_dEe  |        0|      0|  278|   65|
    |astroSim_mux_164_dEe_x_U159  |astroSim_mux_164_dEe  |        0|      0|  278|   65|
    |astroSim_mux_164_dEe_x_U160  |astroSim_mux_164_dEe  |        0|      0|  278|   65|
    |astroSim_mux_164_dEe_x_U161  |astroSim_mux_164_dEe  |        0|      0|  278|   65|
    |astroSim_mux_164_dEe_x_U162  |astroSim_mux_164_dEe  |        0|      0|  278|   65|
    |astroSim_mux_164_dEe_x_U163  |astroSim_mux_164_dEe  |        0|      0|  278|   65|
    |astroSim_mux_164_dEe_x_U164  |astroSim_mux_164_dEe  |        0|      0|  278|   65|
    |astroSim_mux_164_dEe_x_U165  |astroSim_mux_164_dEe  |        0|      0|  278|   65|
    |astroSim_mux_164_dEe_x_U166  |astroSim_mux_164_dEe  |        0|      0|  278|   65|
    |astroSim_mux_164_dEe_x_U167  |astroSim_mux_164_dEe  |        0|      0|  278|   65|
    |astroSim_mux_164_dEe_x_U168  |astroSim_mux_164_dEe  |        0|      0|  278|   65|
    |astroSim_mux_164_dEe_x_U169  |astroSim_mux_164_dEe  |        0|      0|  278|   65|
    |astroSim_mux_164_dEe_x_U170  |astroSim_mux_164_dEe  |        0|      0|  278|   65|
    |astroSim_sitodp_6cud_x_U136  |astroSim_sitodp_6cud  |        0|      0|  189|  406|
    |astroSim_sitodp_6cud_x_U137  |astroSim_sitodp_6cud  |        0|      0|  189|  406|
    |astroSim_sitodp_6cud_x_U138  |astroSim_sitodp_6cud  |        0|      0|  189|  406|
    |astroSim_sitodp_6cud_x_U139  |astroSim_sitodp_6cud  |        0|      0|  189|  406|
    |astroSim_sitodp_6cud_x_U140  |astroSim_sitodp_6cud  |        0|      0|  189|  406|
    |astroSim_sitodp_6cud_x_U141  |astroSim_sitodp_6cud  |        0|      0|  189|  406|
    |astroSim_sitodp_6cud_x_U142  |astroSim_sitodp_6cud  |        0|      0|  189|  406|
    |astroSim_sitodp_6cud_x_U143  |astroSim_sitodp_6cud  |        0|      0|  189|  406|
    |astroSim_sitodp_6cud_x_U144  |astroSim_sitodp_6cud  |        0|      0|  189|  406|
    |astroSim_sitodp_6cud_x_U145  |astroSim_sitodp_6cud  |        0|      0|  189|  406|
    |astroSim_sitodp_6cud_x_U146  |astroSim_sitodp_6cud  |        0|      0|  189|  406|
    |astroSim_sitodp_6cud_x_U147  |astroSim_sitodp_6cud  |        0|      0|  189|  406|
    |astroSim_sitodp_6cud_x_U148  |astroSim_sitodp_6cud  |        0|      0|  189|  406|
    |astroSim_sitodp_6cud_x_U149  |astroSim_sitodp_6cud  |        0|      0|  189|  406|
    |astroSim_sitodp_6cud_x_U150  |astroSim_sitodp_6cud  |        0|      0|  189|  406|
    |astroSim_sitodp_6cud_x_U151  |astroSim_sitodp_6cud  |        0|      0|  189|  406|
    |astroSim_sitodp_6cud_x_U152  |astroSim_sitodp_6cud  |        0|      0|  189|  406|
    |astroSim_sitodp_6cud_x_U153  |astroSim_sitodp_6cud  |        0|      0|  189|  406|
    +-----------------------------+----------------------+---------+-------+-----+-----+
    |Total                        |                      |        0|    198|13078|11743|
    +-----------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |i_1_0_t_fu_879_p2        |     +    |      0|  0|  12|           4|           1|
    |i_1_1_t_fu_885_p2        |     +    |      0|  0|  12|           4|           2|
    |i_1_2_fu_891_p2          |     +    |      0|  0|  12|           4|           2|
    |sel_tmp2_fu_750_p2       |   icmp   |      0|  0|   2|           4|           1|
    |sel_tmp_fu_738_p2        |   icmp   |      0|  0|   2|           4|           2|
    |tmp_fu_732_p2            |   icmp   |      0|  0|   2|           4|           4|
    |grp_fu_678_p0            |  select  |      0|  0|  64|           1|          64|
    |sel_tmp1_fu_744_p3       |  select  |      0|  0|  64|           1|          64|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 174|          28|         144|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter7  |   9|          2|    1|          2|
    |i_phi_fu_580_p4          |   9|          2|    4|          8|
    |i_reg_576                |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  57|         12|   11|         24|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7  |   1|   0|    1|          0|
    |i_1_0_t_reg_2010         |   4|   0|    4|          0|
    |i_1_1_t_reg_2020         |   4|   0|    4|          0|
    |i_1_2_reg_2030           |   4|   0|    4|          0|
    |i_reg_576                |   4|   0|    4|          0|
    |tmp_11_1_reg_2150        |  64|   0|   64|          0|
    |tmp_11_2_reg_2180        |  64|   0|   64|          0|
    |tmp_11_reg_2120          |  64|   0|   64|          0|
    |tmp_1_7_reg_2145         |  64|   0|   64|          0|
    |tmp_2_1_reg_2125         |  64|   0|   64|          0|
    |tmp_2_2_reg_2155         |  64|   0|   64|          0|
    |tmp_2_8_reg_2175         |  64|   0|   64|          0|
    |tmp_2_reg_2095           |  64|   0|   64|          0|
    |tmp_4_1_reg_2130         |  64|   0|   64|          0|
    |tmp_4_2_reg_2160         |  64|   0|   64|          0|
    |tmp_4_reg_2100           |  64|   0|   64|          0|
    |tmp_6_1_reg_2135         |  64|   0|   64|          0|
    |tmp_6_2_reg_2165         |  64|   0|   64|          0|
    |tmp_6_reg_2105           |  64|   0|   64|          0|
    |tmp_8_1_reg_2140         |  64|   0|   64|          0|
    |tmp_8_2_reg_2170         |  64|   0|   64|          0|
    |tmp_8_reg_2110           |  64|   0|   64|          0|
    |tmp_reg_1976             |   1|   0|    1|          0|
    |tmp_s_reg_2115           |  64|   0|   64|          0|
    |i_reg_576                |  64|  32|    4|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |1244|  32| 1184|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-----------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------+-----+-----+------------+-----------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |    to_double    | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |    to_double    | return value |
|ap_start         |  in |    1| ap_ctrl_hs |    to_double    | return value |
|ap_done          | out |    1| ap_ctrl_hs |    to_double    | return value |
|ap_idle          | out |    1| ap_ctrl_hs |    to_double    | return value |
|ap_ready         | out |    1| ap_ctrl_hs |    to_double    | return value |
|p_int_0_x_read   |  in |   64|   ap_none  |  p_int_0_x_read |    scalar    |
|p_int_1_x_read   |  in |   64|   ap_none  |  p_int_1_x_read |    scalar    |
|p_int_2_x_read   |  in |   64|   ap_none  |  p_int_2_x_read |    scalar    |
|p_int_3_x_read   |  in |   64|   ap_none  |  p_int_3_x_read |    scalar    |
|p_int_4_x_read   |  in |   64|   ap_none  |  p_int_4_x_read |    scalar    |
|p_int_5_x_read   |  in |   64|   ap_none  |  p_int_5_x_read |    scalar    |
|p_int_6_x_read   |  in |   64|   ap_none  |  p_int_6_x_read |    scalar    |
|p_int_7_x_read   |  in |   64|   ap_none  |  p_int_7_x_read |    scalar    |
|p_int_8_x_read   |  in |   64|   ap_none  |  p_int_8_x_read |    scalar    |
|p_int_0_y_read   |  in |   64|   ap_none  |  p_int_0_y_read |    scalar    |
|p_int_1_y_read   |  in |   64|   ap_none  |  p_int_1_y_read |    scalar    |
|p_int_2_y_read   |  in |   64|   ap_none  |  p_int_2_y_read |    scalar    |
|p_int_3_y_read   |  in |   64|   ap_none  |  p_int_3_y_read |    scalar    |
|p_int_4_y_read   |  in |   64|   ap_none  |  p_int_4_y_read |    scalar    |
|p_int_5_y_read   |  in |   64|   ap_none  |  p_int_5_y_read |    scalar    |
|p_int_6_y_read   |  in |   64|   ap_none  |  p_int_6_y_read |    scalar    |
|p_int_7_y_read   |  in |   64|   ap_none  |  p_int_7_y_read |    scalar    |
|p_int_8_y_read   |  in |   64|   ap_none  |  p_int_8_y_read |    scalar    |
|p_int_0_z_read   |  in |   64|   ap_none  |  p_int_0_z_read |    scalar    |
|p_int_1_z_read   |  in |   64|   ap_none  |  p_int_1_z_read |    scalar    |
|p_int_2_z_read   |  in |   64|   ap_none  |  p_int_2_z_read |    scalar    |
|p_int_3_z_read   |  in |   64|   ap_none  |  p_int_3_z_read |    scalar    |
|p_int_4_z_read   |  in |   64|   ap_none  |  p_int_4_z_read |    scalar    |
|p_int_5_z_read   |  in |   64|   ap_none  |  p_int_5_z_read |    scalar    |
|p_int_6_z_read   |  in |   64|   ap_none  |  p_int_6_z_read |    scalar    |
|p_int_7_z_read   |  in |   64|   ap_none  |  p_int_7_z_read |    scalar    |
|p_int_8_z_read   |  in |   64|   ap_none  |  p_int_8_z_read |    scalar    |
|p_int_0_vx_read  |  in |   64|   ap_none  | p_int_0_vx_read |    scalar    |
|p_int_1_vx_read  |  in |   64|   ap_none  | p_int_1_vx_read |    scalar    |
|p_int_2_vx_read  |  in |   64|   ap_none  | p_int_2_vx_read |    scalar    |
|p_int_3_vx_read  |  in |   64|   ap_none  | p_int_3_vx_read |    scalar    |
|p_int_4_vx_read  |  in |   64|   ap_none  | p_int_4_vx_read |    scalar    |
|p_int_5_vx_read  |  in |   64|   ap_none  | p_int_5_vx_read |    scalar    |
|p_int_6_vx_read  |  in |   64|   ap_none  | p_int_6_vx_read |    scalar    |
|p_int_7_vx_read  |  in |   64|   ap_none  | p_int_7_vx_read |    scalar    |
|p_int_8_vx_read  |  in |   64|   ap_none  | p_int_8_vx_read |    scalar    |
|p_int_0_vy_read  |  in |   64|   ap_none  | p_int_0_vy_read |    scalar    |
|p_int_1_vy_read  |  in |   64|   ap_none  | p_int_1_vy_read |    scalar    |
|p_int_2_vy_read  |  in |   64|   ap_none  | p_int_2_vy_read |    scalar    |
|p_int_3_vy_read  |  in |   64|   ap_none  | p_int_3_vy_read |    scalar    |
|p_int_4_vy_read  |  in |   64|   ap_none  | p_int_4_vy_read |    scalar    |
|p_int_5_vy_read  |  in |   64|   ap_none  | p_int_5_vy_read |    scalar    |
|p_int_6_vy_read  |  in |   64|   ap_none  | p_int_6_vy_read |    scalar    |
|p_int_7_vy_read  |  in |   64|   ap_none  | p_int_7_vy_read |    scalar    |
|p_int_8_vy_read  |  in |   64|   ap_none  | p_int_8_vy_read |    scalar    |
|p_int_0_vz_read  |  in |   64|   ap_none  | p_int_0_vz_read |    scalar    |
|p_int_1_vz_read  |  in |   64|   ap_none  | p_int_1_vz_read |    scalar    |
|p_int_2_vz_read  |  in |   64|   ap_none  | p_int_2_vz_read |    scalar    |
|p_int_3_vz_read  |  in |   64|   ap_none  | p_int_3_vz_read |    scalar    |
|p_int_4_vz_read  |  in |   64|   ap_none  | p_int_4_vz_read |    scalar    |
|p_int_5_vz_read  |  in |   64|   ap_none  | p_int_5_vz_read |    scalar    |
|p_int_6_vz_read  |  in |   64|   ap_none  | p_int_6_vz_read |    scalar    |
|p_int_7_vz_read  |  in |   64|   ap_none  | p_int_7_vz_read |    scalar    |
|p_int_8_vz_read  |  in |   64|   ap_none  | p_int_8_vz_read |    scalar    |
|p_x_0            | out |   64|   ap_vld   |      p_x_0      |    pointer   |
|p_x_0_ap_vld     | out |    1|   ap_vld   |      p_x_0      |    pointer   |
|p_y_0            | out |   64|   ap_vld   |      p_y_0      |    pointer   |
|p_y_0_ap_vld     | out |    1|   ap_vld   |      p_y_0      |    pointer   |
|p_z_0            | out |   64|   ap_vld   |      p_z_0      |    pointer   |
|p_z_0_ap_vld     | out |    1|   ap_vld   |      p_z_0      |    pointer   |
|p_vx_0           | out |   64|   ap_vld   |      p_vx_0     |    pointer   |
|p_vx_0_ap_vld    | out |    1|   ap_vld   |      p_vx_0     |    pointer   |
|p_vy_0           | out |   64|   ap_vld   |      p_vy_0     |    pointer   |
|p_vy_0_ap_vld    | out |    1|   ap_vld   |      p_vy_0     |    pointer   |
|p_vz_0           | out |   64|   ap_vld   |      p_vz_0     |    pointer   |
|p_vz_0_ap_vld    | out |    1|   ap_vld   |      p_vz_0     |    pointer   |
|p_x_1            | out |   64|   ap_vld   |      p_x_1      |    pointer   |
|p_x_1_ap_vld     | out |    1|   ap_vld   |      p_x_1      |    pointer   |
|p_y_1            | out |   64|   ap_vld   |      p_y_1      |    pointer   |
|p_y_1_ap_vld     | out |    1|   ap_vld   |      p_y_1      |    pointer   |
|p_z_1            | out |   64|   ap_vld   |      p_z_1      |    pointer   |
|p_z_1_ap_vld     | out |    1|   ap_vld   |      p_z_1      |    pointer   |
|p_vx_1           | out |   64|   ap_vld   |      p_vx_1     |    pointer   |
|p_vx_1_ap_vld    | out |    1|   ap_vld   |      p_vx_1     |    pointer   |
|p_vy_1           | out |   64|   ap_vld   |      p_vy_1     |    pointer   |
|p_vy_1_ap_vld    | out |    1|   ap_vld   |      p_vy_1     |    pointer   |
|p_vz_1           | out |   64|   ap_vld   |      p_vz_1     |    pointer   |
|p_vz_1_ap_vld    | out |    1|   ap_vld   |      p_vz_1     |    pointer   |
|p_x_2            | out |   64|   ap_vld   |      p_x_2      |    pointer   |
|p_x_2_ap_vld     | out |    1|   ap_vld   |      p_x_2      |    pointer   |
|p_y_2            | out |   64|   ap_vld   |      p_y_2      |    pointer   |
|p_y_2_ap_vld     | out |    1|   ap_vld   |      p_y_2      |    pointer   |
|p_z_2            | out |   64|   ap_vld   |      p_z_2      |    pointer   |
|p_z_2_ap_vld     | out |    1|   ap_vld   |      p_z_2      |    pointer   |
|p_vx_2           | out |   64|   ap_vld   |      p_vx_2     |    pointer   |
|p_vx_2_ap_vld    | out |    1|   ap_vld   |      p_vx_2     |    pointer   |
|p_vy_2           | out |   64|   ap_vld   |      p_vy_2     |    pointer   |
|p_vy_2_ap_vld    | out |    1|   ap_vld   |      p_vy_2     |    pointer   |
|p_vz_2           | out |   64|   ap_vld   |      p_vz_2     |    pointer   |
|p_vz_2_ap_vld    | out |    1|   ap_vld   |      p_vz_2     |    pointer   |
|p_x_3            | out |   64|   ap_vld   |      p_x_3      |    pointer   |
|p_x_3_ap_vld     | out |    1|   ap_vld   |      p_x_3      |    pointer   |
|p_y_3            | out |   64|   ap_vld   |      p_y_3      |    pointer   |
|p_y_3_ap_vld     | out |    1|   ap_vld   |      p_y_3      |    pointer   |
|p_z_3            | out |   64|   ap_vld   |      p_z_3      |    pointer   |
|p_z_3_ap_vld     | out |    1|   ap_vld   |      p_z_3      |    pointer   |
|p_vx_3           | out |   64|   ap_vld   |      p_vx_3     |    pointer   |
|p_vx_3_ap_vld    | out |    1|   ap_vld   |      p_vx_3     |    pointer   |
|p_vy_3           | out |   64|   ap_vld   |      p_vy_3     |    pointer   |
|p_vy_3_ap_vld    | out |    1|   ap_vld   |      p_vy_3     |    pointer   |
|p_vz_3           | out |   64|   ap_vld   |      p_vz_3     |    pointer   |
|p_vz_3_ap_vld    | out |    1|   ap_vld   |      p_vz_3     |    pointer   |
|p_x_4            | out |   64|   ap_vld   |      p_x_4      |    pointer   |
|p_x_4_ap_vld     | out |    1|   ap_vld   |      p_x_4      |    pointer   |
|p_y_4            | out |   64|   ap_vld   |      p_y_4      |    pointer   |
|p_y_4_ap_vld     | out |    1|   ap_vld   |      p_y_4      |    pointer   |
|p_z_4            | out |   64|   ap_vld   |      p_z_4      |    pointer   |
|p_z_4_ap_vld     | out |    1|   ap_vld   |      p_z_4      |    pointer   |
|p_vx_4           | out |   64|   ap_vld   |      p_vx_4     |    pointer   |
|p_vx_4_ap_vld    | out |    1|   ap_vld   |      p_vx_4     |    pointer   |
|p_vy_4           | out |   64|   ap_vld   |      p_vy_4     |    pointer   |
|p_vy_4_ap_vld    | out |    1|   ap_vld   |      p_vy_4     |    pointer   |
|p_vz_4           | out |   64|   ap_vld   |      p_vz_4     |    pointer   |
|p_vz_4_ap_vld    | out |    1|   ap_vld   |      p_vz_4     |    pointer   |
|p_x_5            | out |   64|   ap_vld   |      p_x_5      |    pointer   |
|p_x_5_ap_vld     | out |    1|   ap_vld   |      p_x_5      |    pointer   |
|p_y_5            | out |   64|   ap_vld   |      p_y_5      |    pointer   |
|p_y_5_ap_vld     | out |    1|   ap_vld   |      p_y_5      |    pointer   |
|p_z_5            | out |   64|   ap_vld   |      p_z_5      |    pointer   |
|p_z_5_ap_vld     | out |    1|   ap_vld   |      p_z_5      |    pointer   |
|p_vx_5           | out |   64|   ap_vld   |      p_vx_5     |    pointer   |
|p_vx_5_ap_vld    | out |    1|   ap_vld   |      p_vx_5     |    pointer   |
|p_vy_5           | out |   64|   ap_vld   |      p_vy_5     |    pointer   |
|p_vy_5_ap_vld    | out |    1|   ap_vld   |      p_vy_5     |    pointer   |
|p_vz_5           | out |   64|   ap_vld   |      p_vz_5     |    pointer   |
|p_vz_5_ap_vld    | out |    1|   ap_vld   |      p_vz_5     |    pointer   |
|p_x_6            | out |   64|   ap_vld   |      p_x_6      |    pointer   |
|p_x_6_ap_vld     | out |    1|   ap_vld   |      p_x_6      |    pointer   |
|p_y_6            | out |   64|   ap_vld   |      p_y_6      |    pointer   |
|p_y_6_ap_vld     | out |    1|   ap_vld   |      p_y_6      |    pointer   |
|p_z_6            | out |   64|   ap_vld   |      p_z_6      |    pointer   |
|p_z_6_ap_vld     | out |    1|   ap_vld   |      p_z_6      |    pointer   |
|p_vx_6           | out |   64|   ap_vld   |      p_vx_6     |    pointer   |
|p_vx_6_ap_vld    | out |    1|   ap_vld   |      p_vx_6     |    pointer   |
|p_vy_6           | out |   64|   ap_vld   |      p_vy_6     |    pointer   |
|p_vy_6_ap_vld    | out |    1|   ap_vld   |      p_vy_6     |    pointer   |
|p_vz_6           | out |   64|   ap_vld   |      p_vz_6     |    pointer   |
|p_vz_6_ap_vld    | out |    1|   ap_vld   |      p_vz_6     |    pointer   |
|p_x_7            | out |   64|   ap_vld   |      p_x_7      |    pointer   |
|p_x_7_ap_vld     | out |    1|   ap_vld   |      p_x_7      |    pointer   |
|p_y_7            | out |   64|   ap_vld   |      p_y_7      |    pointer   |
|p_y_7_ap_vld     | out |    1|   ap_vld   |      p_y_7      |    pointer   |
|p_z_7            | out |   64|   ap_vld   |      p_z_7      |    pointer   |
|p_z_7_ap_vld     | out |    1|   ap_vld   |      p_z_7      |    pointer   |
|p_vx_7           | out |   64|   ap_vld   |      p_vx_7     |    pointer   |
|p_vx_7_ap_vld    | out |    1|   ap_vld   |      p_vx_7     |    pointer   |
|p_vy_7           | out |   64|   ap_vld   |      p_vy_7     |    pointer   |
|p_vy_7_ap_vld    | out |    1|   ap_vld   |      p_vy_7     |    pointer   |
|p_vz_7           | out |   64|   ap_vld   |      p_vz_7     |    pointer   |
|p_vz_7_ap_vld    | out |    1|   ap_vld   |      p_vz_7     |    pointer   |
|p_x_8            | out |   64|   ap_vld   |      p_x_8      |    pointer   |
|p_x_8_ap_vld     | out |    1|   ap_vld   |      p_x_8      |    pointer   |
|p_y_8            | out |   64|   ap_vld   |      p_y_8      |    pointer   |
|p_y_8_ap_vld     | out |    1|   ap_vld   |      p_y_8      |    pointer   |
|p_z_8            | out |   64|   ap_vld   |      p_z_8      |    pointer   |
|p_z_8_ap_vld     | out |    1|   ap_vld   |      p_z_8      |    pointer   |
|p_vx_8           | out |   64|   ap_vld   |      p_vx_8     |    pointer   |
|p_vx_8_ap_vld    | out |    1|   ap_vld   |      p_vx_8     |    pointer   |
|p_vy_8           | out |   64|   ap_vld   |      p_vy_8     |    pointer   |
|p_vy_8_ap_vld    | out |    1|   ap_vld   |      p_vy_8     |    pointer   |
|p_vz_8           | out |   64|   ap_vld   |      p_vz_8     |    pointer   |
|p_vz_8_ap_vld    | out |    1|   ap_vld   |      p_vz_8     |    pointer   |
+-----------------+-----+-----+------------+-----------------+--------------+

