{"Source Block": ["amiga2000-gfxcard/z2-minispartan/z2.v@376:386@HdlIdDef", "parameter ram_size = 32'h5f0000;\nparameter reg_base = ram_size;\nparameter reg_size = 32'h001000;\nreg [31:0] ram_high = 32'h48000000 + ram_size-4;\nreg [31:0] reg_low  = 32'h48000000 + reg_base;\nreg [31:0] reg_high = 32'h48000000 + reg_base + reg_size;\n\nreg [7:0] read_counter = 0;\nreg [9:0] margin_x = 8; // 8f0006\n\nreg [7:0] dataout_time = 'h02; // 8f000a\n"], "Clone Blocks": [["amiga2000-gfxcard/z2-minispartan/z2.v@374:384", "parameter autoconf_high = 24'he80080;\nreg [31:0] ram_low  = 32'h48000000;\nparameter ram_size = 32'h5f0000;\nparameter reg_base = ram_size;\nparameter reg_size = 32'h001000;\nreg [31:0] ram_high = 32'h48000000 + ram_size-4;\nreg [31:0] reg_low  = 32'h48000000 + reg_base;\nreg [31:0] reg_high = 32'h48000000 + reg_base + reg_size;\n\nreg [7:0] read_counter = 0;\nreg [9:0] margin_x = 8; // 8f0006\n"], ["amiga2000-gfxcard/z2-minispartan/z2.v@375:385", "reg [31:0] ram_low  = 32'h48000000;\nparameter ram_size = 32'h5f0000;\nparameter reg_base = ram_size;\nparameter reg_size = 32'h001000;\nreg [31:0] ram_high = 32'h48000000 + ram_size-4;\nreg [31:0] reg_low  = 32'h48000000 + reg_base;\nreg [31:0] reg_high = 32'h48000000 + reg_base + reg_size;\n\nreg [7:0] read_counter = 0;\nreg [9:0] margin_x = 8; // 8f0006\n\n"], ["amiga2000-gfxcard/z2-minispartan/z2.v@379:389", "reg [31:0] ram_high = 32'h48000000 + ram_size-4;\nreg [31:0] reg_low  = 32'h48000000 + reg_base;\nreg [31:0] reg_high = 32'h48000000 + reg_base + reg_size;\n\nreg [7:0] read_counter = 0;\nreg [9:0] margin_x = 8; // 8f0006\n\nreg [7:0] dataout_time = 'h02; // 8f000a\n\nreg [10:0] safe_x1 = 0;\nreg [10:0] safe_x2 = 1300;\n"], ["amiga2000-gfxcard/z2-minispartan/z2.v@378:388", "parameter reg_size = 32'h001000;\nreg [31:0] ram_high = 32'h48000000 + ram_size-4;\nreg [31:0] reg_low  = 32'h48000000 + reg_base;\nreg [31:0] reg_high = 32'h48000000 + reg_base + reg_size;\n\nreg [7:0] read_counter = 0;\nreg [9:0] margin_x = 8; // 8f0006\n\nreg [7:0] dataout_time = 'h02; // 8f000a\n\nreg [10:0] safe_x1 = 0;\n"]], "Diff Content": {"Delete": [[381, "reg [31:0] reg_high = 32'h48000000 + reg_base + reg_size;\n"]], "Add": [[381, "reg [31:0] ram_high = 32'h9f0000;//32'h48000000 + 32'h02000000-'h10000-4;\n"], [381, "reg [31:0] reg_low  = 32'h9f0000;//32'h48000000 + 32'h02000000-'h10000;\n"], [381, "reg [31:0] reg_high = 32'h9f1000;//32'h48000000 + 32'h02000000-'h10000 + reg_size;\n"]]}}