Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Mar 21 14:07:31 2019
| Host         : DESKTOP-OV0R6TO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file chronopixel_timing_summary_routed.rpt -pb chronopixel_timing_summary_routed.pb -rpx chronopixel_timing_summary_routed.rpx -warn_on_violation
| Design       : chronopixel
| Device       : 7a50t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: okHost_inst/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.440        0.000                      0                 4191        0.089        0.000                      0                 4163        1.100        0.000                       0                  1645  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
okHostClk             {0.000 10.415}       20.830          48.008          
  mmcm0_clk0          {0.260 10.675}       20.830          48.008          
  mmcm0_clkfb         {0.000 10.415}       20.830          48.008          
sys_clk_p             {0.000 2.500}        5.000           200.000         
  clk_20MHz_clk_mmcm  {0.000 25.000}       50.000          20.000          
  clk_5MHz_clk_mmcm   {0.000 100.000}      200.000         5.000           
  clkfbout_clk_mmcm   {0.000 12.500}       25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
okHostClk                                                                                                                                                               5.415        0.000                       0                     1  
  mmcm0_clk0               11.285        0.000                      0                 1554        0.094        0.000                      0                 1554        9.165        0.000                       0                   713  
  mmcm0_clkfb                                                                                                                                                          18.675        0.000                       0                     3  
sys_clk_p                                                                                                                                                               1.100        0.000                       0                     1  
  clk_20MHz_clk_mmcm       42.703        0.000                      0                 2313        0.089        0.000                      0                 2313       24.020        0.000                       0                   881  
  clk_5MHz_clk_mmcm       195.329        0.000                      0                   72        0.122        0.000                      0                   72       13.360        0.000                       0                    44  
  clkfbout_clk_mmcm                                                                                                                                                    23.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mmcm0_clk0          okHostClk                 6.440        0.000                      0                   17        9.781        0.000                      0                   17  
okHostClk           mmcm0_clk0                6.980        0.000                      0                   66        0.582        0.000                      0                   66  
clk_20MHz_clk_mmcm  mmcm0_clk0               48.648        0.000                      0                   14                                                                        
mmcm0_clk0          clk_20MHz_clk_mmcm       19.463        0.000                      0                   14                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  mmcm0_clk0         mmcm0_clk0              17.758        0.000                      0                  103        0.416        0.000                      0                  103  
**async_default**  okHostClk          mmcm0_clk0               7.741        0.000                      0                  132        1.623        0.000                      0                  132  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  okHostClk
  To Clock:  okHostClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.415ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         okHostClk
Waveform(ns):       { 0.000 10.415 }
Period(ns):         20.830
Sources:            { hi_in[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.830      19.581     MMCME2_ADV_X0Y0  okHost_inst/mmcm0/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.830      79.170     MMCME2_ADV_X0Y0  okHost_inst/mmcm0/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         10.415      5.415      MMCME2_ADV_X0Y0  okHost_inst/mmcm0/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         10.415      5.415      MMCME2_ADV_X0Y0  okHost_inst/mmcm0/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         10.415      5.415      MMCME2_ADV_X0Y0  okHost_inst/mmcm0/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         10.415      5.415      MMCME2_ADV_X0Y0  okHost_inst/mmcm0/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack       11.285ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.285ns  (required time - arrival time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/delays[10].fdreout0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        8.606ns  (logic 3.183ns (36.984%)  route 5.423ns (63.016%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 19.667 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( -0.618 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.595    -0.618    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X1Y5          RAMB36E1                                     r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.836 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           1.356     3.192    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[14][3]
    SLICE_X48Y34         LUT6 (Prop_lut6_I1_O)        0.124     3.316 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[10]_INST_0/O
                         net (fo=1, routed)           1.838     5.154    pipe_out/ep_datain[10]
    SLICE_X11Y34         LUT4 (Prop_lut4_I3_O)        0.124     5.278 r  pipe_out/ok2[10]_INST_0/O
                         net (fo=1, routed)           1.059     6.337    okWO/ok2s[26]
    SLICE_X3Y36          LUT2 (Prop_lut2_I0_O)        0.149     6.486 r  okWO/core0_i_6/O
                         net (fo=1, routed)           0.467     6.953    okHost_inst/core0/core0/la1327f79b34bfbd40dd43a268139b612[10]
    SLICE_X2Y36          LUT3 (Prop_lut3_I0_O)        0.332     7.285 r  okHost_inst/core0/core0/le78b033d3a3b15350c4085b407bdacef[10]_INST_0/O
                         net (fo=1, routed)           0.703     7.988    okHost_inst/okCH[13]
    OLOGIC_X0Y41         FDRE                                         r  okHost_inst/delays[10].fdreout0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.533    19.667    okHost_inst/mmcm0_0[0]
    OLOGIC_X0Y41         FDRE                                         r  okHost_inst/delays[10].fdreout0/C
                         clock pessimism              0.491    20.158    
                         clock uncertainty           -0.050    20.107    
    OLOGIC_X0Y41         FDRE (Setup_fdre_C_D)       -0.834    19.273    okHost_inst/delays[10].fdreout0
  -------------------------------------------------------------------
                         required time                         19.273    
                         arrival time                          -7.988    
  -------------------------------------------------------------------
                         slack                                 11.285    

Slack (MET) :             11.360ns  (required time - arrival time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/delays[8].fdreout0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        8.315ns  (logic 3.207ns (38.571%)  route 5.108ns (61.429%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 19.667 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.866ns = ( -0.605 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.608    -0.605    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X1Y7          RAMB36E1                                     r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.849 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.299     3.148    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[1]
    SLICE_X48Y34         LUT6 (Prop_lut6_I0_O)        0.124     3.272 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[8]_INST_0/O
                         net (fo=1, routed)           1.485     4.757    pipe_out/ep_datain[8]
    SLICE_X11Y34         LUT4 (Prop_lut4_I3_O)        0.124     4.881 r  pipe_out/ok2[8]_INST_0/O
                         net (fo=1, routed)           0.987     5.868    okWO/ok2s[24]
    SLICE_X5Y37          LUT2 (Prop_lut2_I0_O)        0.149     6.017 r  okWO/core0_i_8/O
                         net (fo=1, routed)           0.673     6.690    okHost_inst/core0/core0/la1327f79b34bfbd40dd43a268139b612[8]
    SLICE_X2Y37          LUT3 (Prop_lut3_I1_O)        0.356     7.046 r  okHost_inst/core0/core0/le78b033d3a3b15350c4085b407bdacef[8]_INST_0/O
                         net (fo=1, routed)           0.663     7.709    okHost_inst/okCH[11]
    OLOGIC_X0Y39         FDRE                                         r  okHost_inst/delays[8].fdreout0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.533    19.667    okHost_inst/mmcm0_0[0]
    OLOGIC_X0Y39         FDRE                                         r  okHost_inst/delays[8].fdreout0/C
                         clock pessimism              0.491    20.158    
                         clock uncertainty           -0.050    20.107    
    OLOGIC_X0Y39         FDRE (Setup_fdre_C_D)       -1.038    19.069    okHost_inst/delays[8].fdreout0
  -------------------------------------------------------------------
                         required time                         19.069    
                         arrival time                          -7.709    
  -------------------------------------------------------------------
                         slack                                 11.360    

Slack (MET) :             11.479ns  (required time - arrival time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/delays[13].fdreout0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        8.414ns  (logic 2.950ns (35.061%)  route 5.464ns (64.939%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 19.668 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( -0.618 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.595    -0.618    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X1Y5          RAMB36E1                                     r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     1.836 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           1.513     3.349    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[14][6]
    SLICE_X48Y35         LUT6 (Prop_lut6_I1_O)        0.124     3.473 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[13]_INST_0/O
                         net (fo=1, routed)           1.980     5.453    pipe_out/ep_datain[13]
    SLICE_X7Y35          LUT4 (Prop_lut4_I3_O)        0.124     5.577 r  pipe_out/ok2[13]_INST_0/O
                         net (fo=1, routed)           0.825     6.402    okWO/ok2s[29]
    SLICE_X2Y36          LUT2 (Prop_lut2_I0_O)        0.124     6.526 r  okWO/core0_i_3/O
                         net (fo=1, routed)           0.395     6.921    okHost_inst/core0/core0/la1327f79b34bfbd40dd43a268139b612[13]
    SLICE_X1Y37          LUT3 (Prop_lut3_I1_O)        0.124     7.045 r  okHost_inst/core0/core0/le78b033d3a3b15350c4085b407bdacef[13]_INST_0/O
                         net (fo=1, routed)           0.751     7.796    okHost_inst/okCH[16]
    OLOGIC_X0Y46         FDRE                                         r  okHost_inst/delays[13].fdreout0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.534    19.668    okHost_inst/mmcm0_0[0]
    OLOGIC_X0Y46         FDRE                                         r  okHost_inst/delays[13].fdreout0/C
                         clock pessimism              0.491    20.159    
                         clock uncertainty           -0.050    20.108    
    OLOGIC_X0Y46         FDRE (Setup_fdre_C_D)       -0.834    19.274    okHost_inst/delays[13].fdreout0
  -------------------------------------------------------------------
                         required time                         19.274    
                         arrival time                          -7.796    
  -------------------------------------------------------------------
                         slack                                 11.479    

Slack (MET) :             11.651ns  (required time - arrival time)
  Source:                 okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/pc0/internal_reset_flop/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        9.151ns  (logic 4.252ns (46.464%)  route 4.899ns (53.536%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 19.641 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.880ns = ( -0.619 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.594    -0.619    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y9          RAMB18E1                                     r  okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.835 r  okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[13]
                         net (fo=25, routed)          2.383     4.218    okHost_inst/core0/core0/a0/pc0/move_type_lut/I1
    SLICE_X5Y19          LUT6 (Prop_lut6_I1_O)        0.124     4.342 f  okHost_inst/core0/core0/a0/pc0/move_type_lut/LUT6/O
                         net (fo=4, routed)           0.817     5.159    okHost_inst/core0/core0/a0/pc0/push_pop_lut/I2
    SLICE_X5Y19          LUT5 (Prop_lut5_I2_O)        0.153     5.312 f  okHost_inst/core0/core0/a0/pc0/push_pop_lut/LUT5/O
                         net (fo=5, routed)           0.680     5.992    okHost_inst/core0/core0/a0/pc0/pop_stack
    SLICE_X9Y18          LUT5 (Prop_lut5_I1_O)        0.327     6.319 r  okHost_inst/core0/core0/a0/pc0/stack_loop[1].upper_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000     6.319    okHost_inst/core0/core0/a0/pc0/half_pointer_value_1
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.869 r  okHost_inst/core0/core0/a0/pc0/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.869    okHost_inst/core0/core0/a0/pc0/stack_pointer_carry_3
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.140 r  okHost_inst/core0/core0/a0/pc0/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           1.019     8.159    okHost_inst/core0/core0/a0/pc0/reset_lut/I2
    SLICE_X7Y18          LUT6 (Prop_lut6_I2_O)        0.373     8.532 r  okHost_inst/core0/core0/a0/pc0/reset_lut/LUT6/O
                         net (fo=1, routed)           0.000     8.532    okHost_inst/core0/core0/a0/pc0/internal_reset_value
    SLICE_X7Y18          FDRE                                         r  okHost_inst/core0/core0/a0/pc0/internal_reset_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.507    19.641    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X7Y18          FDRE                                         r  okHost_inst/core0/core0/a0/pc0/internal_reset_flop/C
                         clock pessimism              0.563    20.204    
                         clock uncertainty           -0.050    20.154    
    SLICE_X7Y18          FDRE (Setup_fdre_C_D)        0.029    20.183    okHost_inst/core0/core0/a0/pc0/internal_reset_flop
  -------------------------------------------------------------------
                         required time                         20.183    
                         arrival time                          -8.532    
  -------------------------------------------------------------------
                         slack                                 11.651    

Slack (MET) :             11.671ns  (required time - arrival time)
  Source:                 okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/pc0/run_flop/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        9.177ns  (logic 4.278ns (46.616%)  route 4.899ns (53.384%))
  Logic Levels:           6  (CARRY4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 19.641 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.880ns = ( -0.619 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.594    -0.619    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y9          RAMB18E1                                     r  okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.835 r  okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[13]
                         net (fo=25, routed)          2.383     4.218    okHost_inst/core0/core0/a0/pc0/move_type_lut/I1
    SLICE_X5Y19          LUT6 (Prop_lut6_I1_O)        0.124     4.342 f  okHost_inst/core0/core0/a0/pc0/move_type_lut/LUT6/O
                         net (fo=4, routed)           0.817     5.159    okHost_inst/core0/core0/a0/pc0/push_pop_lut/I2
    SLICE_X5Y19          LUT5 (Prop_lut5_I2_O)        0.153     5.312 f  okHost_inst/core0/core0/a0/pc0/push_pop_lut/LUT5/O
                         net (fo=5, routed)           0.680     5.992    okHost_inst/core0/core0/a0/pc0/pop_stack
    SLICE_X9Y18          LUT5 (Prop_lut5_I1_O)        0.327     6.319 r  okHost_inst/core0/core0/a0/pc0/stack_loop[1].upper_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000     6.319    okHost_inst/core0/core0/a0/pc0/half_pointer_value_1
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.869 r  okHost_inst/core0/core0/a0/pc0/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.869    okHost_inst/core0/core0/a0/pc0/stack_pointer_carry_3
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.140 f  okHost_inst/core0/core0/a0/pc0/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           1.019     8.159    okHost_inst/core0/core0/a0/pc0/reset_lut/I2
    SLICE_X7Y18          LUT5 (Prop_lut5_I2_O)        0.399     8.558 r  okHost_inst/core0/core0/a0/pc0/reset_lut/LUT5/O
                         net (fo=1, routed)           0.000     8.558    okHost_inst/core0/core0/a0/pc0/run_value
    SLICE_X7Y18          FDRE                                         r  okHost_inst/core0/core0/a0/pc0/run_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.507    19.641    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X7Y18          FDRE                                         r  okHost_inst/core0/core0/a0/pc0/run_flop/C
                         clock pessimism              0.563    20.204    
                         clock uncertainty           -0.050    20.154    
    SLICE_X7Y18          FDRE (Setup_fdre_C_D)        0.075    20.229    okHost_inst/core0/core0/a0/pc0/run_flop
  -------------------------------------------------------------------
                         required time                         20.229    
                         arrival time                          -8.558    
  -------------------------------------------------------------------
                         slack                                 11.671    

Slack (MET) :             11.724ns  (required time - arrival time)
  Source:                 okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        8.618ns  (logic 3.773ns (43.782%)  route 4.845ns (56.218%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 19.639 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.880ns = ( -0.619 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.594    -0.619    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y9          RAMB18E1                                     r  okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.835 r  okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.553     3.388    okHost_inst/core0/core0/a0/pc0/lower_reg_banks/ADDRC1
    SLICE_X6Y21          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.541 f  okHost_inst/core0/core0/a0/pc0/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.827     4.368    okHost_inst/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X4Y20          LUT5 (Prop_lut5_I0_O)        0.359     4.727 f  okHost_inst/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=21, routed)          0.620     5.347    okHost_inst/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[2]
    SLICE_X4Y22          LUT6 (Prop_lut6_I5_O)        0.326     5.673 f  okHost_inst/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.831     6.505    okHost_inst/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X5Y20          LUT3 (Prop_lut3_I0_O)        0.154     6.659 r  okHost_inst/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=11, routed)          0.481     7.140    okHost_inst/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_2_n_0
    SLICE_X4Y21          LUT2 (Prop_lut2_I1_O)        0.327     7.467 r  okHost_inst/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1/O
                         net (fo=4, routed)           0.532     7.999    okHost_inst/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0
    SLICE_X4Y21          FDRE                                         r  okHost_inst/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.505    19.639    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y21          FDRE                                         r  okHost_inst/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[4]/C
                         clock pessimism              0.563    20.202    
                         clock uncertainty           -0.050    20.152    
    SLICE_X4Y21          FDRE (Setup_fdre_C_R)       -0.429    19.723    okHost_inst/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[4]
  -------------------------------------------------------------------
                         required time                         19.723    
                         arrival time                          -7.999    
  -------------------------------------------------------------------
                         slack                                 11.724    

Slack (MET) :             11.724ns  (required time - arrival time)
  Source:                 okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        8.618ns  (logic 3.773ns (43.782%)  route 4.845ns (56.218%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 19.639 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.880ns = ( -0.619 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.594    -0.619    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y9          RAMB18E1                                     r  okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.835 r  okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.553     3.388    okHost_inst/core0/core0/a0/pc0/lower_reg_banks/ADDRC1
    SLICE_X6Y21          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.541 f  okHost_inst/core0/core0/a0/pc0/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.827     4.368    okHost_inst/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X4Y20          LUT5 (Prop_lut5_I0_O)        0.359     4.727 f  okHost_inst/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=21, routed)          0.620     5.347    okHost_inst/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[2]
    SLICE_X4Y22          LUT6 (Prop_lut6_I5_O)        0.326     5.673 f  okHost_inst/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.831     6.505    okHost_inst/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X5Y20          LUT3 (Prop_lut3_I0_O)        0.154     6.659 r  okHost_inst/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=11, routed)          0.481     7.140    okHost_inst/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_2_n_0
    SLICE_X4Y21          LUT2 (Prop_lut2_I1_O)        0.327     7.467 r  okHost_inst/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1/O
                         net (fo=4, routed)           0.532     7.999    okHost_inst/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0
    SLICE_X4Y21          FDRE                                         r  okHost_inst/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.505    19.639    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y21          FDRE                                         r  okHost_inst/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[5]/C
                         clock pessimism              0.563    20.202    
                         clock uncertainty           -0.050    20.152    
    SLICE_X4Y21          FDRE (Setup_fdre_C_R)       -0.429    19.723    okHost_inst/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[5]
  -------------------------------------------------------------------
                         required time                         19.723    
                         arrival time                          -7.999    
  -------------------------------------------------------------------
                         slack                                 11.724    

Slack (MET) :             11.724ns  (required time - arrival time)
  Source:                 okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        8.618ns  (logic 3.773ns (43.782%)  route 4.845ns (56.218%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 19.639 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.880ns = ( -0.619 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.594    -0.619    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y9          RAMB18E1                                     r  okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.835 r  okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.553     3.388    okHost_inst/core0/core0/a0/pc0/lower_reg_banks/ADDRC1
    SLICE_X6Y21          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.541 f  okHost_inst/core0/core0/a0/pc0/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.827     4.368    okHost_inst/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X4Y20          LUT5 (Prop_lut5_I0_O)        0.359     4.727 f  okHost_inst/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=21, routed)          0.620     5.347    okHost_inst/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[2]
    SLICE_X4Y22          LUT6 (Prop_lut6_I5_O)        0.326     5.673 f  okHost_inst/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.831     6.505    okHost_inst/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X5Y20          LUT3 (Prop_lut3_I0_O)        0.154     6.659 r  okHost_inst/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=11, routed)          0.481     7.140    okHost_inst/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_2_n_0
    SLICE_X4Y21          LUT2 (Prop_lut2_I1_O)        0.327     7.467 r  okHost_inst/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1/O
                         net (fo=4, routed)           0.532     7.999    okHost_inst/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0
    SLICE_X4Y21          FDRE                                         r  okHost_inst/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.505    19.639    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y21          FDRE                                         r  okHost_inst/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[6]/C
                         clock pessimism              0.563    20.202    
                         clock uncertainty           -0.050    20.152    
    SLICE_X4Y21          FDRE (Setup_fdre_C_R)       -0.429    19.723    okHost_inst/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[6]
  -------------------------------------------------------------------
                         required time                         19.723    
                         arrival time                          -7.999    
  -------------------------------------------------------------------
                         slack                                 11.724    

Slack (MET) :             11.724ns  (required time - arrival time)
  Source:                 okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        8.618ns  (logic 3.773ns (43.782%)  route 4.845ns (56.218%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 19.639 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.880ns = ( -0.619 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.594    -0.619    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y9          RAMB18E1                                     r  okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.835 r  okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.553     3.388    okHost_inst/core0/core0/a0/pc0/lower_reg_banks/ADDRC1
    SLICE_X6Y21          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.541 f  okHost_inst/core0/core0/a0/pc0/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.827     4.368    okHost_inst/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X4Y20          LUT5 (Prop_lut5_I0_O)        0.359     4.727 f  okHost_inst/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=21, routed)          0.620     5.347    okHost_inst/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[2]
    SLICE_X4Y22          LUT6 (Prop_lut6_I5_O)        0.326     5.673 f  okHost_inst/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.831     6.505    okHost_inst/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X5Y20          LUT3 (Prop_lut3_I0_O)        0.154     6.659 r  okHost_inst/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=11, routed)          0.481     7.140    okHost_inst/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_2_n_0
    SLICE_X4Y21          LUT2 (Prop_lut2_I1_O)        0.327     7.467 r  okHost_inst/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1/O
                         net (fo=4, routed)           0.532     7.999    okHost_inst/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0
    SLICE_X4Y21          FDRE                                         r  okHost_inst/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.505    19.639    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y21          FDRE                                         r  okHost_inst/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[7]/C
                         clock pessimism              0.563    20.202    
                         clock uncertainty           -0.050    20.152    
    SLICE_X4Y21          FDRE (Setup_fdre_C_R)       -0.429    19.723    okHost_inst/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[7]
  -------------------------------------------------------------------
                         required time                         19.723    
                         arrival time                          -7.999    
  -------------------------------------------------------------------
                         slack                                 11.724    

Slack (MET) :             11.750ns  (required time - arrival time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/delays[7].fdreout0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        8.142ns  (logic 3.176ns (39.008%)  route 4.966ns (60.992%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 19.667 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( -0.618 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.595    -0.618    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X1Y5          RAMB36E1                                     r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.836 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.413     3.249    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[14][0]
    SLICE_X48Y35         LUT6 (Prop_lut6_I1_O)        0.124     3.373 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[7]_INST_0/O
                         net (fo=1, routed)           1.483     4.856    pipe_out/ep_datain[7]
    SLICE_X9Y36          LUT4 (Prop_lut4_I3_O)        0.124     4.980 r  pipe_out/ok2[7]_INST_0/O
                         net (fo=1, routed)           0.804     5.784    okWO/ok2s[23]
    SLICE_X2Y36          LUT2 (Prop_lut2_I0_O)        0.119     5.903 r  okWO/core0_i_9/O
                         net (fo=1, routed)           0.760     6.664    okHost_inst/core0/core0/la1327f79b34bfbd40dd43a268139b612[7]
    SLICE_X2Y37          LUT3 (Prop_lut3_I0_O)        0.355     7.019 r  okHost_inst/core0/core0/le78b033d3a3b15350c4085b407bdacef[7]_INST_0/O
                         net (fo=1, routed)           0.505     7.524    okHost_inst/okCH[10]
    OLOGIC_X0Y37         FDRE                                         r  okHost_inst/delays[7].fdreout0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.533    19.667    okHost_inst/mmcm0_0[0]
    OLOGIC_X0Y37         FDRE                                         r  okHost_inst/delays[7].fdreout0/C
                         clock pessimism              0.491    20.158    
                         clock uncertainty           -0.050    20.107    
    OLOGIC_X0Y37         FDRE (Setup_fdre_C_D)       -0.834    19.273    okHost_inst/delays[7].fdreout0
  -------------------------------------------------------------------
                         required time                         19.273    
                         arrival time                          -7.524    
  -------------------------------------------------------------------
                         slack                                 11.750    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 okHost_inst/core0/core0/a0/c0/lbe59f904be1e8440c2d6333521aaa29a_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.902%)  route 0.166ns (54.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( -0.525 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.590ns = ( -0.330 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.554    -0.330    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y23          FDRE                                         r  okHost_inst/core0/core0/a0/c0/lbe59f904be1e8440c2d6333521aaa29a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.189 r  okHost_inst/core0/core0/a0/c0/lbe59f904be1e8440c2d6333521aaa29a_reg[1]/Q
                         net (fo=1, routed)           0.166    -0.023    okHost_inst/core0/core0/a0/cb0/U0/din[1]
    RAMB18_X0Y8          RAMB18E1                                     r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.712 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.192    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.953 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.420    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.391 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.866    -0.525    okHost_inst/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y8          RAMB18E1                                     r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.253    -0.271    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[1])
                                                      0.155    -0.116    okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 okHost_inst/core0/core0/a0/c0/lbe59f904be1e8440c2d6333521aaa29a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.670%)  route 0.166ns (50.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( -0.525 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.590ns = ( -0.330 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.554    -0.330    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y23          FDRE                                         r  okHost_inst/core0/core0/a0/c0/lbe59f904be1e8440c2d6333521aaa29a_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.164    -0.166 r  okHost_inst/core0/core0/a0/c0/lbe59f904be1e8440c2d6333521aaa29a_reg[5]/Q
                         net (fo=1, routed)           0.166     0.000    okHost_inst/core0/core0/a0/cb0/U0/din[5]
    RAMB18_X0Y8          RAMB18E1                                     r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.712 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.192    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.953 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.420    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.391 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.866    -0.525    okHost_inst/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y8          RAMB18E1                                     r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.253    -0.271    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.155    -0.116    okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                           0.000    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[42]/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/des0/lee850ccdc8e3a4cfe18e16eca8aa053c_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns = ( -0.564 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.585ns = ( -0.325 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.559    -0.325    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X15Y31         FDCE                                         r  okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.184 r  okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[42]/Q
                         net (fo=2, routed)           0.066    -0.118    okHost_inst/core0/core0/le5e2e6110dd7478b8ed0143f21b04d30[42]
    SLICE_X14Y31         LUT4 (Prop_lut4_I0_O)        0.045    -0.073 r  okHost_inst/core0/core0/lee850ccdc8e3a4cfe18e16eca8aa053c[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.073    okHost_inst/core0/core0/a0/lc51cc989dfe3deb69373fc00081012cc[42]
    SLICE_X14Y31         FDRE                                         r  okHost_inst/core0/core0/a0/des0/lee850ccdc8e3a4cfe18e16eca8aa053c_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.712 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.192    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.953 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.420    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.391 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.827    -0.564    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X14Y31         FDRE                                         r  okHost_inst/core0/core0/a0/des0/lee850ccdc8e3a4cfe18e16eca8aa053c_reg[22]/C
                         clock pessimism              0.252    -0.312    
    SLICE_X14Y31         FDRE (Hold_fdre_C_D)         0.121    -0.191    okHost_inst/core0/core0/a0/des0/lee850ccdc8e3a4cfe18e16eca8aa053c_reg[22]
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 okHost_inst/core0/core0/a0/c0/lbe59f904be1e8440c2d6333521aaa29a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.389%)  route 0.192ns (57.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( -0.525 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.590ns = ( -0.330 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.554    -0.330    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y23          FDRE                                         r  okHost_inst/core0/core0/a0/c0/lbe59f904be1e8440c2d6333521aaa29a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.189 r  okHost_inst/core0/core0/a0/c0/lbe59f904be1e8440c2d6333521aaa29a_reg[0]/Q
                         net (fo=1, routed)           0.192     0.003    okHost_inst/core0/core0/a0/cb0/U0/din[0]
    RAMB18_X0Y8          RAMB18E1                                     r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.712 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.192    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.953 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.420    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.391 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.866    -0.525    okHost_inst/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y8          RAMB18E1                                     r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.253    -0.271    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[0])
                                                      0.155    -0.116    okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                           0.003    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 okHost_inst/core0/core0/a0/pc0/address_loop[0].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/pc0/stack_ram_low/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (50.999%)  route 0.135ns (49.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns = ( -0.538 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.560ns = ( -0.300 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.584    -0.300    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X7Y20          FDRE                                         r  okHost_inst/core0/core0/a0/pc0/address_loop[0].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.159 r  okHost_inst/core0/core0/a0/pc0/address_loop[0].pc_flop/Q
                         net (fo=3, routed)           0.135    -0.023    okHost_inst/core0/core0/a0/pc0/stack_ram_low/DIC0
    SLICE_X6Y20          RAMD32                                       r  okHost_inst/core0/core0/a0/pc0/stack_ram_low/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.712 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.192    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.953 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.420    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.391 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.853    -0.538    okHost_inst/core0/core0/a0/pc0/stack_ram_low/WCLK
    SLICE_X6Y20          RAMD32                                       r  okHost_inst/core0/core0/a0/pc0/stack_ram_low/RAMC/CLK
                         clock pessimism              0.251    -0.287    
    SLICE_X6Y20          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.143    okHost_inst/core0/core0/a0/pc0/stack_ram_low/RAMC
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns = ( -0.560 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.582ns = ( -0.322 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.562    -0.322    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y35          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.181 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056    -0.125    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X9Y35          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.712 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.192    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.953 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.420    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.391 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.831    -0.560    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y35          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism              0.238    -0.322    
    SLICE_X9Y35          FDRE (Hold_fdre_C_D)         0.075    -0.247    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( -0.527 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.551ns = ( -0.291 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.593    -0.291    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y38          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.150 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.056    -0.094    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][10]
    SLICE_X3Y38          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.712 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.192    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.953 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.420    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.391 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.864    -0.527    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y38          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
                         clock pessimism              0.236    -0.291    
    SLICE_X3Y38          FDRE (Hold_fdre_C_D)         0.075    -0.216    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns = ( -0.562 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.583ns = ( -0.323 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.561    -0.323    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y33          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.182 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056    -0.126    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X9Y33          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.712 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.192    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.953 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.420    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.391 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.829    -0.562    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y33          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism              0.239    -0.323    
    SLICE_X9Y33          FDRE (Hold_fdre_C_D)         0.075    -0.248    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns = ( -0.560 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.582ns = ( -0.322 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.562    -0.322    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y36          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.181 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056    -0.125    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X9Y36          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.712 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.192    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.953 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.420    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.391 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.831    -0.560    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y36          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism              0.238    -0.322    
    SLICE_X9Y36          FDRE (Hold_fdre_C_D)         0.075    -0.247    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns = ( -0.528 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.552ns = ( -0.292 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.592    -0.292    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y40          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.151 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056    -0.095    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X5Y40          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.712 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.192    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.953 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.420    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.391 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.863    -0.528    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y40          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism              0.236    -0.292    
    SLICE_X5Y40          FDRE (Hold_fdre_C_D)         0.075    -0.217    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clk0
Waveform(ns):       { 0.260 10.675 }
Period(ns):         20.830
Sources:            { okHost_inst/mmcm0/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.830      17.886     RAMB18_X0Y8      okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.830      17.886     RAMB18_X0Y8      okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.830      18.254     RAMB36_X0Y6      fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.830      18.254     RAMB36_X0Y8      fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.830      18.254     RAMB36_X1Y8      fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.830      18.254     RAMB36_X1Y7      fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.830      18.254     RAMB36_X1Y5      fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.830      18.254     RAMB36_X1Y6      fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.830      18.254     RAMB18_X0Y10     fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.830      18.254     RAMB36_X0Y7      fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.830      192.530    MMCME2_ADV_X0Y0  okHost_inst/mmcm0/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X2Y20      okHost_inst/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X2Y20      okHost_inst/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X2Y20      okHost_inst/core0/core0/a0/pc0/data_path_loop[3].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X2Y20      okHost_inst/core0/core0/a0/pc0/data_path_loop[3].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X2Y21      okHost_inst/core0/core0/a0/pc0/data_path_loop[4].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X2Y21      okHost_inst/core0/core0/a0/pc0/data_path_loop[4].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X2Y21      okHost_inst/core0/core0/a0/pc0/data_path_loop[5].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X2Y21      okHost_inst/core0/core0/a0/pc0/data_path_loop[5].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X2Y23      okHost_inst/core0/core0/a0/pc0/data_path_loop[6].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X2Y23      okHost_inst/core0/core0/a0/pc0/data_path_loop[6].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X2Y22      okHost_inst/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X2Y22      okHost_inst/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X2Y22      okHost_inst/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X2Y22      okHost_inst/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X2Y20      okHost_inst/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X2Y20      okHost_inst/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X2Y20      okHost_inst/core0/core0/a0/pc0/data_path_loop[3].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X2Y20      okHost_inst/core0/core0/a0/pc0/data_path_loop[3].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X2Y21      okHost_inst/core0/core0/a0/pc0/data_path_loop[4].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X2Y21      okHost_inst/core0/core0/a0/pc0/data_path_loop[4].medium_spm.spm_ram/LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clkfb
  To Clock:  mmcm0_clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.675ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clkfb
Waveform(ns):       { 0.000 10.415 }
Period(ns):         20.830
Sources:            { okHost_inst/mmcm0/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.830      18.675     BUFGCTRL_X0Y1    okHost_inst/mmcm0fb_bufg/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.830      19.581     MMCME2_ADV_X0Y0  okHost_inst/mmcm0/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.830      19.581     MMCME2_ADV_X0Y0  okHost_inst/mmcm0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.830      79.170     MMCME2_ADV_X0Y0  okHost_inst/mmcm0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.830      192.530    MMCME2_ADV_X0Y0  okHost_inst/mmcm0/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1  clk_mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  clk_mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clk_mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clk_mmcm_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clk_mmcm_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clk_mmcm_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_20MHz_clk_mmcm
  To Clock:  clk_20MHz_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       42.703ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.703ns  (required time - arrival time)
  Source:                 serial_inst/FSM_onehot_trcv_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            serial_inst/RAdrValid_buf_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20MHz_clk_mmcm rise@50.000ns - clk_20MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        6.416ns  (logic 0.842ns (13.124%)  route 5.574ns (86.876%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.283ns = ( 55.283 - 50.000 ) 
    Source Clock Delay      (SCD):    5.689ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.203    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.292 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661     3.954    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.050 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=870, routed)         1.639     5.689    serial_inst/clk_20MHz
    SLICE_X3Y42          FDRE                                         r  serial_inst/FSM_onehot_trcv_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.419     6.108 r  serial_inst/FSM_onehot_trcv_state_reg[1]/Q
                         net (fo=113, routed)         1.781     7.889    serial_inst/FSM_onehot_trcv_state_reg[1]_0
    SLICE_X8Y43          LUT2 (Prop_lut2_I1_O)        0.299     8.188 r  serial_inst/latch_buf[24]_i_3/O
                         net (fo=9, routed)           1.417     9.605    serial_inst/latch_buf[24]_i_3_n_0
    SLICE_X11Y47         LUT6 (Prop_lut6_I5_O)        0.124     9.729 r  serial_inst/latch_buf[24]_i_1/O
                         net (fo=120, routed)         2.376    12.105    serial_inst/latch_buf[24]_i_1_n_0
    SLICE_X10Y50         FDSE                                         r  serial_inst/RAdrValid_buf_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_20MHz_clk_mmcm rise edge)
                                                     50.000    50.000 r  
    K4                                                0.000    50.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926    50.926 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    52.088    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    52.172 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    53.753    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    53.844 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=870, routed)         1.439    55.283    serial_inst/clk_20MHz
    SLICE_X10Y50         FDSE                                         r  serial_inst/RAdrValid_buf_reg[14]/C
                         clock pessimism              0.205    55.488    
                         clock uncertainty           -0.156    55.332    
    SLICE_X10Y50         FDSE (Setup_fdse_C_S)       -0.524    54.808    serial_inst/RAdrValid_buf_reg[14]
  -------------------------------------------------------------------
                         required time                         54.808    
                         arrival time                         -12.105    
  -------------------------------------------------------------------
                         slack                                 42.703    

Slack (MET) :             42.703ns  (required time - arrival time)
  Source:                 serial_inst/FSM_onehot_trcv_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            serial_inst/RAdrValid_buf_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20MHz_clk_mmcm rise@50.000ns - clk_20MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        6.416ns  (logic 0.842ns (13.124%)  route 5.574ns (86.876%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.283ns = ( 55.283 - 50.000 ) 
    Source Clock Delay      (SCD):    5.689ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.203    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.292 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661     3.954    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.050 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=870, routed)         1.639     5.689    serial_inst/clk_20MHz
    SLICE_X3Y42          FDRE                                         r  serial_inst/FSM_onehot_trcv_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.419     6.108 r  serial_inst/FSM_onehot_trcv_state_reg[1]/Q
                         net (fo=113, routed)         1.781     7.889    serial_inst/FSM_onehot_trcv_state_reg[1]_0
    SLICE_X8Y43          LUT2 (Prop_lut2_I1_O)        0.299     8.188 r  serial_inst/latch_buf[24]_i_3/O
                         net (fo=9, routed)           1.417     9.605    serial_inst/latch_buf[24]_i_3_n_0
    SLICE_X11Y47         LUT6 (Prop_lut6_I5_O)        0.124     9.729 r  serial_inst/latch_buf[24]_i_1/O
                         net (fo=120, routed)         2.376    12.105    serial_inst/latch_buf[24]_i_1_n_0
    SLICE_X10Y50         FDSE                                         r  serial_inst/RAdrValid_buf_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_20MHz_clk_mmcm rise edge)
                                                     50.000    50.000 r  
    K4                                                0.000    50.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926    50.926 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    52.088    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    52.172 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    53.753    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    53.844 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=870, routed)         1.439    55.283    serial_inst/clk_20MHz
    SLICE_X10Y50         FDSE                                         r  serial_inst/RAdrValid_buf_reg[15]/C
                         clock pessimism              0.205    55.488    
                         clock uncertainty           -0.156    55.332    
    SLICE_X10Y50         FDSE (Setup_fdse_C_S)       -0.524    54.808    serial_inst/RAdrValid_buf_reg[15]
  -------------------------------------------------------------------
                         required time                         54.808    
                         arrival time                         -12.105    
  -------------------------------------------------------------------
                         slack                                 42.703    

Slack (MET) :             42.703ns  (required time - arrival time)
  Source:                 serial_inst/FSM_onehot_trcv_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            serial_inst/RAdrValid_buf_reg[16]/S
                            (rising edge-triggered cell FDSE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20MHz_clk_mmcm rise@50.000ns - clk_20MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        6.416ns  (logic 0.842ns (13.124%)  route 5.574ns (86.876%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.283ns = ( 55.283 - 50.000 ) 
    Source Clock Delay      (SCD):    5.689ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.203    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.292 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661     3.954    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.050 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=870, routed)         1.639     5.689    serial_inst/clk_20MHz
    SLICE_X3Y42          FDRE                                         r  serial_inst/FSM_onehot_trcv_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.419     6.108 r  serial_inst/FSM_onehot_trcv_state_reg[1]/Q
                         net (fo=113, routed)         1.781     7.889    serial_inst/FSM_onehot_trcv_state_reg[1]_0
    SLICE_X8Y43          LUT2 (Prop_lut2_I1_O)        0.299     8.188 r  serial_inst/latch_buf[24]_i_3/O
                         net (fo=9, routed)           1.417     9.605    serial_inst/latch_buf[24]_i_3_n_0
    SLICE_X11Y47         LUT6 (Prop_lut6_I5_O)        0.124     9.729 r  serial_inst/latch_buf[24]_i_1/O
                         net (fo=120, routed)         2.376    12.105    serial_inst/latch_buf[24]_i_1_n_0
    SLICE_X10Y50         FDSE                                         r  serial_inst/RAdrValid_buf_reg[16]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_20MHz_clk_mmcm rise edge)
                                                     50.000    50.000 r  
    K4                                                0.000    50.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926    50.926 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    52.088    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    52.172 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    53.753    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    53.844 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=870, routed)         1.439    55.283    serial_inst/clk_20MHz
    SLICE_X10Y50         FDSE                                         r  serial_inst/RAdrValid_buf_reg[16]/C
                         clock pessimism              0.205    55.488    
                         clock uncertainty           -0.156    55.332    
    SLICE_X10Y50         FDSE (Setup_fdse_C_S)       -0.524    54.808    serial_inst/RAdrValid_buf_reg[16]
  -------------------------------------------------------------------
                         required time                         54.808    
                         arrival time                         -12.105    
  -------------------------------------------------------------------
                         slack                                 42.703    

Slack (MET) :             42.798ns  (required time - arrival time)
  Source:                 serial_inst/FSM_onehot_trcv_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            serial_inst/PDRST_buf_reg[26]/S
                            (rising edge-triggered cell FDSE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20MHz_clk_mmcm rise@50.000ns - clk_20MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        6.416ns  (logic 0.842ns (13.124%)  route 5.574ns (86.876%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.283ns = ( 55.283 - 50.000 ) 
    Source Clock Delay      (SCD):    5.689ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.203    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.292 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661     3.954    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.050 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=870, routed)         1.639     5.689    serial_inst/clk_20MHz
    SLICE_X3Y42          FDRE                                         r  serial_inst/FSM_onehot_trcv_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.419     6.108 r  serial_inst/FSM_onehot_trcv_state_reg[1]/Q
                         net (fo=113, routed)         1.781     7.889    serial_inst/FSM_onehot_trcv_state_reg[1]_0
    SLICE_X8Y43          LUT2 (Prop_lut2_I1_O)        0.299     8.188 r  serial_inst/latch_buf[24]_i_3/O
                         net (fo=9, routed)           1.417     9.605    serial_inst/latch_buf[24]_i_3_n_0
    SLICE_X11Y47         LUT6 (Prop_lut6_I5_O)        0.124     9.729 r  serial_inst/latch_buf[24]_i_1/O
                         net (fo=120, routed)         2.376    12.105    serial_inst/latch_buf[24]_i_1_n_0
    SLICE_X11Y50         FDSE                                         r  serial_inst/PDRST_buf_reg[26]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_20MHz_clk_mmcm rise edge)
                                                     50.000    50.000 r  
    K4                                                0.000    50.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926    50.926 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    52.088    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    52.172 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    53.753    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    53.844 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=870, routed)         1.439    55.283    serial_inst/clk_20MHz
    SLICE_X11Y50         FDSE                                         r  serial_inst/PDRST_buf_reg[26]/C
                         clock pessimism              0.205    55.488    
                         clock uncertainty           -0.156    55.332    
    SLICE_X11Y50         FDSE (Setup_fdse_C_S)       -0.429    54.903    serial_inst/PDRST_buf_reg[26]
  -------------------------------------------------------------------
                         required time                         54.903    
                         arrival time                         -12.105    
  -------------------------------------------------------------------
                         slack                                 42.798    

Slack (MET) :             42.798ns  (required time - arrival time)
  Source:                 serial_inst/FSM_onehot_trcv_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            serial_inst/PDRST_buf_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20MHz_clk_mmcm rise@50.000ns - clk_20MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        6.416ns  (logic 0.842ns (13.124%)  route 5.574ns (86.876%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.283ns = ( 55.283 - 50.000 ) 
    Source Clock Delay      (SCD):    5.689ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.203    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.292 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661     3.954    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.050 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=870, routed)         1.639     5.689    serial_inst/clk_20MHz
    SLICE_X3Y42          FDRE                                         r  serial_inst/FSM_onehot_trcv_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.419     6.108 r  serial_inst/FSM_onehot_trcv_state_reg[1]/Q
                         net (fo=113, routed)         1.781     7.889    serial_inst/FSM_onehot_trcv_state_reg[1]_0
    SLICE_X8Y43          LUT2 (Prop_lut2_I1_O)        0.299     8.188 r  serial_inst/latch_buf[24]_i_3/O
                         net (fo=9, routed)           1.417     9.605    serial_inst/latch_buf[24]_i_3_n_0
    SLICE_X11Y47         LUT6 (Prop_lut6_I5_O)        0.124     9.729 r  serial_inst/latch_buf[24]_i_1/O
                         net (fo=120, routed)         2.376    12.105    serial_inst/latch_buf[24]_i_1_n_0
    SLICE_X11Y50         FDSE                                         r  serial_inst/PDRST_buf_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_20MHz_clk_mmcm rise edge)
                                                     50.000    50.000 r  
    K4                                                0.000    50.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926    50.926 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    52.088    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    52.172 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    53.753    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    53.844 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=870, routed)         1.439    55.283    serial_inst/clk_20MHz
    SLICE_X11Y50         FDSE                                         r  serial_inst/PDRST_buf_reg[4]/C
                         clock pessimism              0.205    55.488    
                         clock uncertainty           -0.156    55.332    
    SLICE_X11Y50         FDSE (Setup_fdse_C_S)       -0.429    54.903    serial_inst/PDRST_buf_reg[4]
  -------------------------------------------------------------------
                         required time                         54.903    
                         arrival time                         -12.105    
  -------------------------------------------------------------------
                         slack                                 42.798    

Slack (MET) :             42.798ns  (required time - arrival time)
  Source:                 serial_inst/FSM_onehot_trcv_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            serial_inst/PDRST_buf_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20MHz_clk_mmcm rise@50.000ns - clk_20MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        6.416ns  (logic 0.842ns (13.124%)  route 5.574ns (86.876%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.283ns = ( 55.283 - 50.000 ) 
    Source Clock Delay      (SCD):    5.689ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.203    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.292 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661     3.954    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.050 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=870, routed)         1.639     5.689    serial_inst/clk_20MHz
    SLICE_X3Y42          FDRE                                         r  serial_inst/FSM_onehot_trcv_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.419     6.108 r  serial_inst/FSM_onehot_trcv_state_reg[1]/Q
                         net (fo=113, routed)         1.781     7.889    serial_inst/FSM_onehot_trcv_state_reg[1]_0
    SLICE_X8Y43          LUT2 (Prop_lut2_I1_O)        0.299     8.188 r  serial_inst/latch_buf[24]_i_3/O
                         net (fo=9, routed)           1.417     9.605    serial_inst/latch_buf[24]_i_3_n_0
    SLICE_X11Y47         LUT6 (Prop_lut6_I5_O)        0.124     9.729 r  serial_inst/latch_buf[24]_i_1/O
                         net (fo=120, routed)         2.376    12.105    serial_inst/latch_buf[24]_i_1_n_0
    SLICE_X11Y50         FDSE                                         r  serial_inst/PDRST_buf_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_20MHz_clk_mmcm rise edge)
                                                     50.000    50.000 r  
    K4                                                0.000    50.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926    50.926 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    52.088    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    52.172 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    53.753    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    53.844 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=870, routed)         1.439    55.283    serial_inst/clk_20MHz
    SLICE_X11Y50         FDSE                                         r  serial_inst/PDRST_buf_reg[5]/C
                         clock pessimism              0.205    55.488    
                         clock uncertainty           -0.156    55.332    
    SLICE_X11Y50         FDSE (Setup_fdse_C_S)       -0.429    54.903    serial_inst/PDRST_buf_reg[5]
  -------------------------------------------------------------------
                         required time                         54.903    
                         arrival time                         -12.105    
  -------------------------------------------------------------------
                         slack                                 42.798    

Slack (MET) :             42.798ns  (required time - arrival time)
  Source:                 serial_inst/FSM_onehot_trcv_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            serial_inst/PDRST_buf_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20MHz_clk_mmcm rise@50.000ns - clk_20MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        6.416ns  (logic 0.842ns (13.124%)  route 5.574ns (86.876%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.283ns = ( 55.283 - 50.000 ) 
    Source Clock Delay      (SCD):    5.689ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.203    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.292 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661     3.954    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.050 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=870, routed)         1.639     5.689    serial_inst/clk_20MHz
    SLICE_X3Y42          FDRE                                         r  serial_inst/FSM_onehot_trcv_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.419     6.108 r  serial_inst/FSM_onehot_trcv_state_reg[1]/Q
                         net (fo=113, routed)         1.781     7.889    serial_inst/FSM_onehot_trcv_state_reg[1]_0
    SLICE_X8Y43          LUT2 (Prop_lut2_I1_O)        0.299     8.188 r  serial_inst/latch_buf[24]_i_3/O
                         net (fo=9, routed)           1.417     9.605    serial_inst/latch_buf[24]_i_3_n_0
    SLICE_X11Y47         LUT6 (Prop_lut6_I5_O)        0.124     9.729 r  serial_inst/latch_buf[24]_i_1/O
                         net (fo=120, routed)         2.376    12.105    serial_inst/latch_buf[24]_i_1_n_0
    SLICE_X11Y50         FDSE                                         r  serial_inst/PDRST_buf_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_20MHz_clk_mmcm rise edge)
                                                     50.000    50.000 r  
    K4                                                0.000    50.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926    50.926 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    52.088    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    52.172 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    53.753    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    53.844 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=870, routed)         1.439    55.283    serial_inst/clk_20MHz
    SLICE_X11Y50         FDSE                                         r  serial_inst/PDRST_buf_reg[6]/C
                         clock pessimism              0.205    55.488    
                         clock uncertainty           -0.156    55.332    
    SLICE_X11Y50         FDSE (Setup_fdse_C_S)       -0.429    54.903    serial_inst/PDRST_buf_reg[6]
  -------------------------------------------------------------------
                         required time                         54.903    
                         arrival time                         -12.105    
  -------------------------------------------------------------------
                         slack                                 42.798    

Slack (MET) :             42.798ns  (required time - arrival time)
  Source:                 serial_inst/FSM_onehot_trcv_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            serial_inst/RdClk_buf_reg[47]/S
                            (rising edge-triggered cell FDSE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20MHz_clk_mmcm rise@50.000ns - clk_20MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        6.416ns  (logic 0.842ns (13.124%)  route 5.574ns (86.876%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.283ns = ( 55.283 - 50.000 ) 
    Source Clock Delay      (SCD):    5.689ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.203    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.292 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661     3.954    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.050 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=870, routed)         1.639     5.689    serial_inst/clk_20MHz
    SLICE_X3Y42          FDRE                                         r  serial_inst/FSM_onehot_trcv_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.419     6.108 r  serial_inst/FSM_onehot_trcv_state_reg[1]/Q
                         net (fo=113, routed)         1.781     7.889    serial_inst/FSM_onehot_trcv_state_reg[1]_0
    SLICE_X8Y43          LUT2 (Prop_lut2_I1_O)        0.299     8.188 r  serial_inst/latch_buf[24]_i_3/O
                         net (fo=9, routed)           1.417     9.605    serial_inst/latch_buf[24]_i_3_n_0
    SLICE_X11Y47         LUT6 (Prop_lut6_I5_O)        0.124     9.729 r  serial_inst/latch_buf[24]_i_1/O
                         net (fo=120, routed)         2.376    12.105    serial_inst/latch_buf[24]_i_1_n_0
    SLICE_X11Y50         FDSE                                         r  serial_inst/RdClk_buf_reg[47]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_20MHz_clk_mmcm rise edge)
                                                     50.000    50.000 r  
    K4                                                0.000    50.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926    50.926 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    52.088    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    52.172 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    53.753    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    53.844 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=870, routed)         1.439    55.283    serial_inst/clk_20MHz
    SLICE_X11Y50         FDSE                                         r  serial_inst/RdClk_buf_reg[47]/C
                         clock pessimism              0.205    55.488    
                         clock uncertainty           -0.156    55.332    
    SLICE_X11Y50         FDSE (Setup_fdse_C_S)       -0.429    54.903    serial_inst/RdClk_buf_reg[47]
  -------------------------------------------------------------------
                         required time                         54.903    
                         arrival time                         -12.105    
  -------------------------------------------------------------------
                         slack                                 42.798    

Slack (MET) :             42.798ns  (required time - arrival time)
  Source:                 serial_inst/FSM_onehot_trcv_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            serial_inst/RdClk_buf_reg[48]/S
                            (rising edge-triggered cell FDSE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20MHz_clk_mmcm rise@50.000ns - clk_20MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        6.416ns  (logic 0.842ns (13.124%)  route 5.574ns (86.876%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.283ns = ( 55.283 - 50.000 ) 
    Source Clock Delay      (SCD):    5.689ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.203    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.292 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661     3.954    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.050 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=870, routed)         1.639     5.689    serial_inst/clk_20MHz
    SLICE_X3Y42          FDRE                                         r  serial_inst/FSM_onehot_trcv_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.419     6.108 r  serial_inst/FSM_onehot_trcv_state_reg[1]/Q
                         net (fo=113, routed)         1.781     7.889    serial_inst/FSM_onehot_trcv_state_reg[1]_0
    SLICE_X8Y43          LUT2 (Prop_lut2_I1_O)        0.299     8.188 r  serial_inst/latch_buf[24]_i_3/O
                         net (fo=9, routed)           1.417     9.605    serial_inst/latch_buf[24]_i_3_n_0
    SLICE_X11Y47         LUT6 (Prop_lut6_I5_O)        0.124     9.729 r  serial_inst/latch_buf[24]_i_1/O
                         net (fo=120, routed)         2.376    12.105    serial_inst/latch_buf[24]_i_1_n_0
    SLICE_X11Y50         FDSE                                         r  serial_inst/RdClk_buf_reg[48]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_20MHz_clk_mmcm rise edge)
                                                     50.000    50.000 r  
    K4                                                0.000    50.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926    50.926 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    52.088    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    52.172 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    53.753    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    53.844 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=870, routed)         1.439    55.283    serial_inst/clk_20MHz
    SLICE_X11Y50         FDSE                                         r  serial_inst/RdClk_buf_reg[48]/C
                         clock pessimism              0.205    55.488    
                         clock uncertainty           -0.156    55.332    
    SLICE_X11Y50         FDSE (Setup_fdse_C_S)       -0.429    54.903    serial_inst/RdClk_buf_reg[48]
  -------------------------------------------------------------------
                         required time                         54.903    
                         arrival time                         -12.105    
  -------------------------------------------------------------------
                         slack                                 42.798    

Slack (MET) :             42.798ns  (required time - arrival time)
  Source:                 serial_inst/FSM_onehot_trcv_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            serial_inst/RdClk_buf_reg[53]/S
                            (rising edge-triggered cell FDSE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20MHz_clk_mmcm rise@50.000ns - clk_20MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        6.416ns  (logic 0.842ns (13.124%)  route 5.574ns (86.876%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.283ns = ( 55.283 - 50.000 ) 
    Source Clock Delay      (SCD):    5.689ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.203    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.292 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661     3.954    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.050 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=870, routed)         1.639     5.689    serial_inst/clk_20MHz
    SLICE_X3Y42          FDRE                                         r  serial_inst/FSM_onehot_trcv_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.419     6.108 r  serial_inst/FSM_onehot_trcv_state_reg[1]/Q
                         net (fo=113, routed)         1.781     7.889    serial_inst/FSM_onehot_trcv_state_reg[1]_0
    SLICE_X8Y43          LUT2 (Prop_lut2_I1_O)        0.299     8.188 r  serial_inst/latch_buf[24]_i_3/O
                         net (fo=9, routed)           1.417     9.605    serial_inst/latch_buf[24]_i_3_n_0
    SLICE_X11Y47         LUT6 (Prop_lut6_I5_O)        0.124     9.729 r  serial_inst/latch_buf[24]_i_1/O
                         net (fo=120, routed)         2.376    12.105    serial_inst/latch_buf[24]_i_1_n_0
    SLICE_X11Y50         FDSE                                         r  serial_inst/RdClk_buf_reg[53]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_20MHz_clk_mmcm rise edge)
                                                     50.000    50.000 r  
    K4                                                0.000    50.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926    50.926 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    52.088    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    52.172 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    53.753    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    53.844 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=870, routed)         1.439    55.283    serial_inst/clk_20MHz
    SLICE_X11Y50         FDSE                                         r  serial_inst/RdClk_buf_reg[53]/C
                         clock pessimism              0.205    55.488    
                         clock uncertainty           -0.156    55.332    
    SLICE_X11Y50         FDSE (Setup_fdse_C_S)       -0.429    54.903    serial_inst/RdClk_buf_reg[53]
  -------------------------------------------------------------------
                         required time                         54.903    
                         arrival time                         -12.105    
  -------------------------------------------------------------------
                         slack                                 42.798    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20MHz_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20MHz_clk_mmcm rise@0.000ns - clk_20MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.658%)  route 0.166ns (50.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    1.966ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.838    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.889 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486     1.375    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.401 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=870, routed)         0.566     1.966    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X8Y39          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDRE (Prop_fdre_C_Q)         0.164     2.130 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]/Q
                         net (fo=10, routed)          0.166     2.297    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[11]
    RAMB36_X0Y7          RAMB36E1                                     r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_20MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.967 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     1.497    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.526 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=870, routed)         0.878     2.404    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y7          RAMB36E1                                     r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.379     2.025    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     2.208    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 serial_inst/TNIN_buf_reg[28]/C
                            (rising edge-triggered cell FDSE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            serial_inst/TNIN_buf_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20MHz_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20MHz_clk_mmcm rise@0.000ns - clk_20MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.128ns (31.277%)  route 0.281ns (68.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.838    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.889 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486     1.375    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.401 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=870, routed)         0.569     1.969    serial_inst/clk_20MHz
    SLICE_X11Y47         FDSE                                         r  serial_inst/TNIN_buf_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDSE (Prop_fdse_C_Q)         0.128     2.097 r  serial_inst/TNIN_buf_reg[28]/Q
                         net (fo=1, routed)           0.281     2.379    serial_inst/in20[102]
    SLICE_X7Y51          FDRE                                         r  serial_inst/TNIN_buf_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.967 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     1.497    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.526 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=870, routed)         0.861     2.386    serial_inst/clk_20MHz
    SLICE_X7Y51          FDRE                                         r  serial_inst/TNIN_buf_reg[27]/C
                         clock pessimism             -0.125     2.261    
    SLICE_X7Y51          FDRE (Hold_fdre_C_D)         0.021     2.282    serial_inst/TNIN_buf_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 serial_inst/TIN_buf_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            serial_inst/TIN_buf_reg[25]_srl9___serial_inst_latch_buf_reg_r_7/D
                            (rising edge-triggered cell SRL16E clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20MHz_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20MHz_clk_mmcm rise@0.000ns - clk_20MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.442%)  route 0.338ns (70.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.996ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.838    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.889 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486     1.375    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.401 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=870, routed)         0.596     1.996    serial_inst/clk_20MHz
    SLICE_X7Y49          FDRE                                         r  serial_inst/TIN_buf_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     2.137 r  serial_inst/TIN_buf_reg[34]/Q
                         net (fo=1, routed)           0.338     2.475    serial_inst/in17[96]
    SLICE_X6Y50          SRL16E                                       r  serial_inst/TIN_buf_reg[25]_srl9___serial_inst_latch_buf_reg_r_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.967 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     1.497    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.526 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=870, routed)         0.861     2.386    serial_inst/clk_20MHz
    SLICE_X6Y50          SRL16E                                       r  serial_inst/TIN_buf_reg[25]_srl9___serial_inst_latch_buf_reg_r_7/CLK
                         clock pessimism             -0.125     2.261    
    SLICE_X6Y50          SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     2.376    serial_inst/TIN_buf_reg[25]_srl9___serial_inst_latch_buf_reg_r_7
  -------------------------------------------------------------------
                         required time                         -2.376    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 controller_inst/driver_opcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            serial_inst/SET_buf_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20MHz_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20MHz_clk_mmcm rise@0.000ns - clk_20MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.186ns (40.093%)  route 0.278ns (59.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.996ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.838    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.889 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486     1.375    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.401 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=870, routed)         0.596     1.996    controller_inst/clk_20MHz
    SLICE_X4Y47          FDRE                                         r  controller_inst/driver_opcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDRE (Prop_fdre_C_Q)         0.141     2.137 r  controller_inst/driver_opcode_reg[0]/Q
                         net (fo=22, routed)          0.278     2.415    serial_inst/i_serial[opcode][0]
    SLICE_X4Y50          LUT6 (Prop_lut6_I5_O)        0.045     2.460 r  serial_inst/SET_buf[4]_i_1/O
                         net (fo=1, routed)           0.000     2.460    serial_inst/SET_buf[4]_i_1_n_0
    SLICE_X4Y50          FDRE                                         r  serial_inst/SET_buf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.967 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     1.497    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.526 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=870, routed)         0.861     2.386    serial_inst/clk_20MHz
    SLICE_X4Y50          FDRE                                         r  serial_inst/SET_buf_reg[4]/C
                         clock pessimism             -0.125     2.261    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.091     2.352    serial_inst/SET_buf_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.352    
                         arrival time                           2.460    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 serial_inst/TNIN_buf_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            serial_inst/TNIN_buf_reg[31]/D
                            (rising edge-triggered cell FDSE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20MHz_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20MHz_clk_mmcm rise@0.000ns - clk_20MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.227ns (46.136%)  route 0.265ns (53.864%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.838    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.889 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486     1.375    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.401 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=870, routed)         0.563     1.964    serial_inst/clk_20MHz
    SLICE_X9Y51          FDRE                                         r  serial_inst/TNIN_buf_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDRE (Prop_fdre_C_Q)         0.128     2.092 r  serial_inst/TNIN_buf_reg[32]/Q
                         net (fo=1, routed)           0.265     2.357    serial_inst/in20[98]
    SLICE_X11Y46         LUT2 (Prop_lut2_I1_O)        0.099     2.456 r  serial_inst/TNIN_buf[31]_i_1/O
                         net (fo=1, routed)           0.000     2.456    serial_inst/TNIN_buf[31]_i_1_n_0
    SLICE_X11Y46         FDSE                                         r  serial_inst/TNIN_buf_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.967 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     1.497    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.526 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=870, routed)         0.838     2.363    serial_inst/clk_20MHz
    SLICE_X11Y46         FDSE                                         r  serial_inst/TNIN_buf_reg[31]/C
                         clock pessimism             -0.125     2.238    
    SLICE_X11Y46         FDSE (Hold_fdse_C_D)         0.107     2.345    serial_inst/TNIN_buf_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.345    
                         arrival time                           2.456    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 serial_inst/RAdrValid_buf_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            serial_inst/RAdrValid_buf_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20MHz_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20MHz_clk_mmcm rise@0.000ns - clk_20MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.207ns (39.932%)  route 0.311ns (60.068%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.838    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.889 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486     1.375    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.401 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=870, routed)         0.563     1.964    serial_inst/clk_20MHz
    SLICE_X10Y50         FDSE                                         r  serial_inst/RAdrValid_buf_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDSE (Prop_fdse_C_Q)         0.164     2.128 r  serial_inst/RAdrValid_buf_reg[14]/Q
                         net (fo=1, routed)           0.311     2.439    serial_inst/in28[116]
    SLICE_X10Y47         LUT2 (Prop_lut2_I1_O)        0.043     2.482 r  serial_inst/RAdrValid_buf[13]_i_1/O
                         net (fo=1, routed)           0.000     2.482    serial_inst/RAdrValid_buf[13]_i_1_n_0
    SLICE_X10Y47         FDSE                                         r  serial_inst/RAdrValid_buf_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.967 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     1.497    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.526 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=870, routed)         0.839     2.364    serial_inst/clk_20MHz
    SLICE_X10Y47         FDSE                                         r  serial_inst/RAdrValid_buf_reg[13]/C
                         clock pessimism             -0.125     2.239    
    SLICE_X10Y47         FDSE (Hold_fdse_C_D)         0.131     2.370    serial_inst/RAdrValid_buf_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.370    
                         arrival time                           2.482    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20MHz_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20MHz_clk_mmcm rise@0.000ns - clk_20MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.224%)  route 0.175ns (57.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    1.965ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.838    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.889 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486     1.375    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.401 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=870, routed)         0.565     1.965    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y37          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.128     2.093 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=9, routed)           0.175     2.269    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[0]
    RAMB36_X0Y7          RAMB36E1                                     r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_20MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.967 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     1.497    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.526 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=870, routed)         0.878     2.404    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y7          RAMB36E1                                     r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.379     2.025    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.130     2.155    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20MHz_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20MHz_clk_mmcm rise@0.000ns - clk_20MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.838    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.889 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486     1.375    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.401 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=870, routed)         0.564     1.964    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X13Y36         FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDRE (Prop_fdre_C_Q)         0.141     2.105 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056     2.161    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X13Y36         FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.967 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     1.497    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.526 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=870, routed)         0.833     2.358    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X13Y36         FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.394     1.964    
    SLICE_X13Y36         FDRE (Hold_fdre_C_D)         0.076     2.040    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20MHz_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20MHz_clk_mmcm rise@0.000ns - clk_20MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.967ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.838    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.889 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486     1.375    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.401 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=870, routed)         0.567     1.967    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X13Y40         FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.141     2.108 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     2.164    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X13Y40         FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.967 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     1.497    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.526 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=870, routed)         0.837     2.362    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X13Y40         FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.395     1.967    
    SLICE_X13Y40         FDRE (Hold_fdre_C_D)         0.075     2.042    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20MHz_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20MHz_clk_mmcm rise@0.000ns - clk_20MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.838    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.889 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486     1.375    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.401 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=870, routed)         0.564     1.964    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X11Y36         FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDRE (Prop_fdre_C_Q)         0.141     2.105 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/Q
                         net (fo=1, routed)           0.056     2.161    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][12]
    SLICE_X11Y36         FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.967 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     1.497    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.526 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=870, routed)         0.833     2.358    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X11Y36         FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][12]/C
                         clock pessimism             -0.394     1.964    
    SLICE_X11Y36         FDRE (Hold_fdre_C_D)         0.075     2.039    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][12]
  -------------------------------------------------------------------
                         required time                         -2.039    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_20MHz_clk_mmcm
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y6      fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y8      fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y8      fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y7      fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y5      fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y6      fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB18_X0Y10     fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y7      fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16   clk_mmcm_inst/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         50.000      47.845     BUFHCE_X0Y12     clk_mmcm_inst/inst/clkout1_buf_en/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y1  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X14Y53     serial_inst/RdClk_buf_reg[75]_srl2___serial_inst_latch_buf_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X14Y53     serial_inst/RdClk_buf_reg[75]_srl2___serial_inst_latch_buf_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X2Y52      serial_inst/RdParLd_buf_reg[2]_srl7___serial_inst_latch_buf_reg_r_5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X2Y52      serial_inst/TIN_buf_reg[14]_srl6___serial_inst_latch_buf_reg_r_4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X6Y50      serial_inst/TNIN_buf_reg[17]_srl6___serial_inst_latch_buf_reg_r_4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X12Y51     serial_inst/TNIN_buf_reg[34]_srl6___serial_inst_latch_buf_reg_r_4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X6Y50      serial_inst/TNIN_buf_reg[6]_srl4___serial_inst_latch_buf_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X12Y46     serial_inst/latch_buf_reg[107]_srl4___serial_inst_latch_buf_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X12Y46     serial_inst/latch_buf_reg[107]_srl4___serial_inst_latch_buf_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X14Y46     serial_inst/latch_buf_reg[27]_srl5___serial_inst_latch_buf_reg_r_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X10Y49     serial_inst/TIN_buf_reg[42]_srl6___serial_inst_TNIN_buf_reg_r_26/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X6Y50      serial_inst/TNIN_buf_reg[17]_srl6___serial_inst_latch_buf_reg_r_4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X6Y50      serial_inst/TNIN_buf_reg[17]_srl6___serial_inst_latch_buf_reg_r_4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X10Y49     serial_inst/TNIN_buf_reg[42]_srl14___serial_inst_TNIN_buf_reg_r_34/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X6Y46      serial_inst/TNIN_buf_reg[62]_srl22___serial_inst_TNIN_buf_reg_r_42/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X6Y46      serial_inst/TNIN_buf_reg[62]_srl22___serial_inst_TNIN_buf_reg_r_42/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X6Y50      serial_inst/TNIN_buf_reg[6]_srl4___serial_inst_latch_buf_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X6Y50      serial_inst/TNIN_buf_reg[6]_srl4___serial_inst_latch_buf_reg_r_2/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X6Y46      serial_inst/TNIN_buf_reg[90]_srl22___serial_inst_TNIN_buf_reg_r_42/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X6Y46      serial_inst/TNIN_buf_reg[90]_srl22___serial_inst_TNIN_buf_reg_r_42/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_mmcm
  To Clock:  clk_5MHz_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack      195.329ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.329ns  (required time - arrival time)
  Source:                 heartbeat_inst/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            heartbeat_inst/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_mmcm rise@200.000ns - clk_5MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.017ns  (logic 0.828ns (20.612%)  route 3.189ns (79.388%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.366ns = ( 205.366 - 200.000 ) 
    Source Clock Delay      (SCD):    5.689ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.393ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.203    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.292 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     3.954    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.050 r  clk_mmcm_inst/inst/clkout2_buf/O
                         net (fo=33, routed)          1.639     5.689    heartbeat_inst/clk_5MHz
    SLICE_X0Y7           FDRE                                         r  heartbeat_inst/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     6.145 f  heartbeat_inst/counter_reg[27]/Q
                         net (fo=2, routed)           0.860     7.005    heartbeat_inst/counter[27]
    SLICE_X1Y7           LUT4 (Prop_lut4_I0_O)        0.124     7.129 f  heartbeat_inst/counter[31]_i_9/O
                         net (fo=1, routed)           0.508     7.637    heartbeat_inst/counter[31]_i_9_n_0
    SLICE_X1Y6           LUT6 (Prop_lut6_I5_O)        0.124     7.761 f  heartbeat_inst/counter[31]_i_4/O
                         net (fo=3, routed)           0.872     8.632    heartbeat_inst/counter[31]_i_4_n_0
    SLICE_X1Y3           LUT4 (Prop_lut4_I3_O)        0.124     8.756 r  heartbeat_inst/counter[31]_i_1/O
                         net (fo=31, routed)          0.950     9.706    heartbeat_inst/led_reg
    SLICE_X0Y8           FDRE                                         r  heartbeat_inst/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_mmcm rise edge)
                                                    200.000   200.000 r  
    K4                                                0.000   200.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000   200.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926   200.926 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162   202.088    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084   202.172 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581   203.753    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   203.844 r  clk_mmcm_inst/inst/clkout2_buf/O
                         net (fo=33, routed)          1.521   205.366    heartbeat_inst/clk_5MHz
    SLICE_X0Y8           FDRE                                         r  heartbeat_inst/counter_reg[29]/C
                         clock pessimism              0.298   205.664    
                         clock uncertainty           -0.200   205.464    
    SLICE_X0Y8           FDRE (Setup_fdre_C_R)       -0.429   205.035    heartbeat_inst/counter_reg[29]
  -------------------------------------------------------------------
                         required time                        205.035    
                         arrival time                          -9.706    
  -------------------------------------------------------------------
                         slack                                195.329    

Slack (MET) :             195.329ns  (required time - arrival time)
  Source:                 heartbeat_inst/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            heartbeat_inst/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_mmcm rise@200.000ns - clk_5MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.017ns  (logic 0.828ns (20.612%)  route 3.189ns (79.388%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.366ns = ( 205.366 - 200.000 ) 
    Source Clock Delay      (SCD):    5.689ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.393ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.203    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.292 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     3.954    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.050 r  clk_mmcm_inst/inst/clkout2_buf/O
                         net (fo=33, routed)          1.639     5.689    heartbeat_inst/clk_5MHz
    SLICE_X0Y7           FDRE                                         r  heartbeat_inst/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     6.145 f  heartbeat_inst/counter_reg[27]/Q
                         net (fo=2, routed)           0.860     7.005    heartbeat_inst/counter[27]
    SLICE_X1Y7           LUT4 (Prop_lut4_I0_O)        0.124     7.129 f  heartbeat_inst/counter[31]_i_9/O
                         net (fo=1, routed)           0.508     7.637    heartbeat_inst/counter[31]_i_9_n_0
    SLICE_X1Y6           LUT6 (Prop_lut6_I5_O)        0.124     7.761 f  heartbeat_inst/counter[31]_i_4/O
                         net (fo=3, routed)           0.872     8.632    heartbeat_inst/counter[31]_i_4_n_0
    SLICE_X1Y3           LUT4 (Prop_lut4_I3_O)        0.124     8.756 r  heartbeat_inst/counter[31]_i_1/O
                         net (fo=31, routed)          0.950     9.706    heartbeat_inst/led_reg
    SLICE_X0Y8           FDRE                                         r  heartbeat_inst/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_mmcm rise edge)
                                                    200.000   200.000 r  
    K4                                                0.000   200.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000   200.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926   200.926 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162   202.088    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084   202.172 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581   203.753    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   203.844 r  clk_mmcm_inst/inst/clkout2_buf/O
                         net (fo=33, routed)          1.521   205.366    heartbeat_inst/clk_5MHz
    SLICE_X0Y8           FDRE                                         r  heartbeat_inst/counter_reg[30]/C
                         clock pessimism              0.298   205.664    
                         clock uncertainty           -0.200   205.464    
    SLICE_X0Y8           FDRE (Setup_fdre_C_R)       -0.429   205.035    heartbeat_inst/counter_reg[30]
  -------------------------------------------------------------------
                         required time                        205.035    
                         arrival time                          -9.706    
  -------------------------------------------------------------------
                         slack                                195.329    

Slack (MET) :             195.329ns  (required time - arrival time)
  Source:                 heartbeat_inst/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            heartbeat_inst/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_mmcm rise@200.000ns - clk_5MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.017ns  (logic 0.828ns (20.612%)  route 3.189ns (79.388%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.366ns = ( 205.366 - 200.000 ) 
    Source Clock Delay      (SCD):    5.689ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.393ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.203    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.292 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     3.954    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.050 r  clk_mmcm_inst/inst/clkout2_buf/O
                         net (fo=33, routed)          1.639     5.689    heartbeat_inst/clk_5MHz
    SLICE_X0Y7           FDRE                                         r  heartbeat_inst/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     6.145 f  heartbeat_inst/counter_reg[27]/Q
                         net (fo=2, routed)           0.860     7.005    heartbeat_inst/counter[27]
    SLICE_X1Y7           LUT4 (Prop_lut4_I0_O)        0.124     7.129 f  heartbeat_inst/counter[31]_i_9/O
                         net (fo=1, routed)           0.508     7.637    heartbeat_inst/counter[31]_i_9_n_0
    SLICE_X1Y6           LUT6 (Prop_lut6_I5_O)        0.124     7.761 f  heartbeat_inst/counter[31]_i_4/O
                         net (fo=3, routed)           0.872     8.632    heartbeat_inst/counter[31]_i_4_n_0
    SLICE_X1Y3           LUT4 (Prop_lut4_I3_O)        0.124     8.756 r  heartbeat_inst/counter[31]_i_1/O
                         net (fo=31, routed)          0.950     9.706    heartbeat_inst/led_reg
    SLICE_X0Y8           FDRE                                         r  heartbeat_inst/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_mmcm rise edge)
                                                    200.000   200.000 r  
    K4                                                0.000   200.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000   200.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926   200.926 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162   202.088    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084   202.172 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581   203.753    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   203.844 r  clk_mmcm_inst/inst/clkout2_buf/O
                         net (fo=33, routed)          1.521   205.366    heartbeat_inst/clk_5MHz
    SLICE_X0Y8           FDRE                                         r  heartbeat_inst/counter_reg[31]/C
                         clock pessimism              0.298   205.664    
                         clock uncertainty           -0.200   205.464    
    SLICE_X0Y8           FDRE (Setup_fdre_C_R)       -0.429   205.035    heartbeat_inst/counter_reg[31]
  -------------------------------------------------------------------
                         required time                        205.035    
                         arrival time                          -9.706    
  -------------------------------------------------------------------
                         slack                                195.329    

Slack (MET) :             195.493ns  (required time - arrival time)
  Source:                 heartbeat_inst/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            heartbeat_inst/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_mmcm rise@200.000ns - clk_5MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.879ns  (logic 0.828ns (21.347%)  route 3.051ns (78.653%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.366ns = ( 205.366 - 200.000 ) 
    Source Clock Delay      (SCD):    5.689ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.393ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.203    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.292 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     3.954    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.050 r  clk_mmcm_inst/inst/clkout2_buf/O
                         net (fo=33, routed)          1.639     5.689    heartbeat_inst/clk_5MHz
    SLICE_X0Y7           FDRE                                         r  heartbeat_inst/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     6.145 f  heartbeat_inst/counter_reg[27]/Q
                         net (fo=2, routed)           0.860     7.005    heartbeat_inst/counter[27]
    SLICE_X1Y7           LUT4 (Prop_lut4_I0_O)        0.124     7.129 f  heartbeat_inst/counter[31]_i_9/O
                         net (fo=1, routed)           0.508     7.637    heartbeat_inst/counter[31]_i_9_n_0
    SLICE_X1Y6           LUT6 (Prop_lut6_I5_O)        0.124     7.761 f  heartbeat_inst/counter[31]_i_4/O
                         net (fo=3, routed)           0.872     8.632    heartbeat_inst/counter[31]_i_4_n_0
    SLICE_X1Y3           LUT4 (Prop_lut4_I3_O)        0.124     8.756 r  heartbeat_inst/counter[31]_i_1/O
                         net (fo=31, routed)          0.811     9.568    heartbeat_inst/led_reg
    SLICE_X0Y7           FDRE                                         r  heartbeat_inst/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_mmcm rise edge)
                                                    200.000   200.000 r  
    K4                                                0.000   200.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000   200.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926   200.926 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162   202.088    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084   202.172 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581   203.753    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   203.844 r  clk_mmcm_inst/inst/clkout2_buf/O
                         net (fo=33, routed)          1.521   205.366    heartbeat_inst/clk_5MHz
    SLICE_X0Y7           FDRE                                         r  heartbeat_inst/counter_reg[25]/C
                         clock pessimism              0.323   205.689    
                         clock uncertainty           -0.200   205.489    
    SLICE_X0Y7           FDRE (Setup_fdre_C_R)       -0.429   205.060    heartbeat_inst/counter_reg[25]
  -------------------------------------------------------------------
                         required time                        205.060    
                         arrival time                          -9.568    
  -------------------------------------------------------------------
                         slack                                195.493    

Slack (MET) :             195.493ns  (required time - arrival time)
  Source:                 heartbeat_inst/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            heartbeat_inst/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_mmcm rise@200.000ns - clk_5MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.879ns  (logic 0.828ns (21.347%)  route 3.051ns (78.653%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.366ns = ( 205.366 - 200.000 ) 
    Source Clock Delay      (SCD):    5.689ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.393ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.203    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.292 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     3.954    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.050 r  clk_mmcm_inst/inst/clkout2_buf/O
                         net (fo=33, routed)          1.639     5.689    heartbeat_inst/clk_5MHz
    SLICE_X0Y7           FDRE                                         r  heartbeat_inst/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     6.145 f  heartbeat_inst/counter_reg[27]/Q
                         net (fo=2, routed)           0.860     7.005    heartbeat_inst/counter[27]
    SLICE_X1Y7           LUT4 (Prop_lut4_I0_O)        0.124     7.129 f  heartbeat_inst/counter[31]_i_9/O
                         net (fo=1, routed)           0.508     7.637    heartbeat_inst/counter[31]_i_9_n_0
    SLICE_X1Y6           LUT6 (Prop_lut6_I5_O)        0.124     7.761 f  heartbeat_inst/counter[31]_i_4/O
                         net (fo=3, routed)           0.872     8.632    heartbeat_inst/counter[31]_i_4_n_0
    SLICE_X1Y3           LUT4 (Prop_lut4_I3_O)        0.124     8.756 r  heartbeat_inst/counter[31]_i_1/O
                         net (fo=31, routed)          0.811     9.568    heartbeat_inst/led_reg
    SLICE_X0Y7           FDRE                                         r  heartbeat_inst/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_mmcm rise edge)
                                                    200.000   200.000 r  
    K4                                                0.000   200.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000   200.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926   200.926 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162   202.088    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084   202.172 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581   203.753    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   203.844 r  clk_mmcm_inst/inst/clkout2_buf/O
                         net (fo=33, routed)          1.521   205.366    heartbeat_inst/clk_5MHz
    SLICE_X0Y7           FDRE                                         r  heartbeat_inst/counter_reg[26]/C
                         clock pessimism              0.323   205.689    
                         clock uncertainty           -0.200   205.489    
    SLICE_X0Y7           FDRE (Setup_fdre_C_R)       -0.429   205.060    heartbeat_inst/counter_reg[26]
  -------------------------------------------------------------------
                         required time                        205.060    
                         arrival time                          -9.568    
  -------------------------------------------------------------------
                         slack                                195.493    

Slack (MET) :             195.493ns  (required time - arrival time)
  Source:                 heartbeat_inst/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            heartbeat_inst/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_mmcm rise@200.000ns - clk_5MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.879ns  (logic 0.828ns (21.347%)  route 3.051ns (78.653%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.366ns = ( 205.366 - 200.000 ) 
    Source Clock Delay      (SCD):    5.689ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.393ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.203    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.292 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     3.954    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.050 r  clk_mmcm_inst/inst/clkout2_buf/O
                         net (fo=33, routed)          1.639     5.689    heartbeat_inst/clk_5MHz
    SLICE_X0Y7           FDRE                                         r  heartbeat_inst/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     6.145 f  heartbeat_inst/counter_reg[27]/Q
                         net (fo=2, routed)           0.860     7.005    heartbeat_inst/counter[27]
    SLICE_X1Y7           LUT4 (Prop_lut4_I0_O)        0.124     7.129 f  heartbeat_inst/counter[31]_i_9/O
                         net (fo=1, routed)           0.508     7.637    heartbeat_inst/counter[31]_i_9_n_0
    SLICE_X1Y6           LUT6 (Prop_lut6_I5_O)        0.124     7.761 f  heartbeat_inst/counter[31]_i_4/O
                         net (fo=3, routed)           0.872     8.632    heartbeat_inst/counter[31]_i_4_n_0
    SLICE_X1Y3           LUT4 (Prop_lut4_I3_O)        0.124     8.756 r  heartbeat_inst/counter[31]_i_1/O
                         net (fo=31, routed)          0.811     9.568    heartbeat_inst/led_reg
    SLICE_X0Y7           FDRE                                         r  heartbeat_inst/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_mmcm rise edge)
                                                    200.000   200.000 r  
    K4                                                0.000   200.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000   200.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926   200.926 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162   202.088    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084   202.172 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581   203.753    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   203.844 r  clk_mmcm_inst/inst/clkout2_buf/O
                         net (fo=33, routed)          1.521   205.366    heartbeat_inst/clk_5MHz
    SLICE_X0Y7           FDRE                                         r  heartbeat_inst/counter_reg[27]/C
                         clock pessimism              0.323   205.689    
                         clock uncertainty           -0.200   205.489    
    SLICE_X0Y7           FDRE (Setup_fdre_C_R)       -0.429   205.060    heartbeat_inst/counter_reg[27]
  -------------------------------------------------------------------
                         required time                        205.060    
                         arrival time                          -9.568    
  -------------------------------------------------------------------
                         slack                                195.493    

Slack (MET) :             195.493ns  (required time - arrival time)
  Source:                 heartbeat_inst/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            heartbeat_inst/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_mmcm rise@200.000ns - clk_5MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.879ns  (logic 0.828ns (21.347%)  route 3.051ns (78.653%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.366ns = ( 205.366 - 200.000 ) 
    Source Clock Delay      (SCD):    5.689ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.393ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.203    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.292 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     3.954    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.050 r  clk_mmcm_inst/inst/clkout2_buf/O
                         net (fo=33, routed)          1.639     5.689    heartbeat_inst/clk_5MHz
    SLICE_X0Y7           FDRE                                         r  heartbeat_inst/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     6.145 f  heartbeat_inst/counter_reg[27]/Q
                         net (fo=2, routed)           0.860     7.005    heartbeat_inst/counter[27]
    SLICE_X1Y7           LUT4 (Prop_lut4_I0_O)        0.124     7.129 f  heartbeat_inst/counter[31]_i_9/O
                         net (fo=1, routed)           0.508     7.637    heartbeat_inst/counter[31]_i_9_n_0
    SLICE_X1Y6           LUT6 (Prop_lut6_I5_O)        0.124     7.761 f  heartbeat_inst/counter[31]_i_4/O
                         net (fo=3, routed)           0.872     8.632    heartbeat_inst/counter[31]_i_4_n_0
    SLICE_X1Y3           LUT4 (Prop_lut4_I3_O)        0.124     8.756 r  heartbeat_inst/counter[31]_i_1/O
                         net (fo=31, routed)          0.811     9.568    heartbeat_inst/led_reg
    SLICE_X0Y7           FDRE                                         r  heartbeat_inst/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_mmcm rise edge)
                                                    200.000   200.000 r  
    K4                                                0.000   200.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000   200.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926   200.926 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162   202.088    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084   202.172 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581   203.753    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   203.844 r  clk_mmcm_inst/inst/clkout2_buf/O
                         net (fo=33, routed)          1.521   205.366    heartbeat_inst/clk_5MHz
    SLICE_X0Y7           FDRE                                         r  heartbeat_inst/counter_reg[28]/C
                         clock pessimism              0.323   205.689    
                         clock uncertainty           -0.200   205.489    
    SLICE_X0Y7           FDRE (Setup_fdre_C_R)       -0.429   205.060    heartbeat_inst/counter_reg[28]
  -------------------------------------------------------------------
                         required time                        205.060    
                         arrival time                          -9.568    
  -------------------------------------------------------------------
                         slack                                195.493    

Slack (MET) :             195.617ns  (required time - arrival time)
  Source:                 heartbeat_inst/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            heartbeat_inst/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_mmcm rise@200.000ns - clk_5MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.730ns  (logic 0.828ns (22.196%)  route 2.902ns (77.804%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.367ns = ( 205.367 - 200.000 ) 
    Source Clock Delay      (SCD):    5.689ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.393ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.203    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.292 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     3.954    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.050 r  clk_mmcm_inst/inst/clkout2_buf/O
                         net (fo=33, routed)          1.639     5.689    heartbeat_inst/clk_5MHz
    SLICE_X0Y7           FDRE                                         r  heartbeat_inst/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     6.145 f  heartbeat_inst/counter_reg[27]/Q
                         net (fo=2, routed)           0.860     7.005    heartbeat_inst/counter[27]
    SLICE_X1Y7           LUT4 (Prop_lut4_I0_O)        0.124     7.129 f  heartbeat_inst/counter[31]_i_9/O
                         net (fo=1, routed)           0.508     7.637    heartbeat_inst/counter[31]_i_9_n_0
    SLICE_X1Y6           LUT6 (Prop_lut6_I5_O)        0.124     7.761 f  heartbeat_inst/counter[31]_i_4/O
                         net (fo=3, routed)           0.872     8.632    heartbeat_inst/counter[31]_i_4_n_0
    SLICE_X1Y3           LUT4 (Prop_lut4_I3_O)        0.124     8.756 r  heartbeat_inst/counter[31]_i_1/O
                         net (fo=31, routed)          0.663     9.419    heartbeat_inst/led_reg
    SLICE_X0Y6           FDRE                                         r  heartbeat_inst/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_mmcm rise edge)
                                                    200.000   200.000 r  
    K4                                                0.000   200.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000   200.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926   200.926 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162   202.088    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084   202.172 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581   203.753    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   203.844 r  clk_mmcm_inst/inst/clkout2_buf/O
                         net (fo=33, routed)          1.522   205.367    heartbeat_inst/clk_5MHz
    SLICE_X0Y6           FDRE                                         r  heartbeat_inst/counter_reg[21]/C
                         clock pessimism              0.298   205.665    
                         clock uncertainty           -0.200   205.465    
    SLICE_X0Y6           FDRE (Setup_fdre_C_R)       -0.429   205.036    heartbeat_inst/counter_reg[21]
  -------------------------------------------------------------------
                         required time                        205.036    
                         arrival time                          -9.419    
  -------------------------------------------------------------------
                         slack                                195.617    

Slack (MET) :             195.617ns  (required time - arrival time)
  Source:                 heartbeat_inst/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            heartbeat_inst/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_mmcm rise@200.000ns - clk_5MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.730ns  (logic 0.828ns (22.196%)  route 2.902ns (77.804%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.367ns = ( 205.367 - 200.000 ) 
    Source Clock Delay      (SCD):    5.689ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.393ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.203    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.292 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     3.954    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.050 r  clk_mmcm_inst/inst/clkout2_buf/O
                         net (fo=33, routed)          1.639     5.689    heartbeat_inst/clk_5MHz
    SLICE_X0Y7           FDRE                                         r  heartbeat_inst/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     6.145 f  heartbeat_inst/counter_reg[27]/Q
                         net (fo=2, routed)           0.860     7.005    heartbeat_inst/counter[27]
    SLICE_X1Y7           LUT4 (Prop_lut4_I0_O)        0.124     7.129 f  heartbeat_inst/counter[31]_i_9/O
                         net (fo=1, routed)           0.508     7.637    heartbeat_inst/counter[31]_i_9_n_0
    SLICE_X1Y6           LUT6 (Prop_lut6_I5_O)        0.124     7.761 f  heartbeat_inst/counter[31]_i_4/O
                         net (fo=3, routed)           0.872     8.632    heartbeat_inst/counter[31]_i_4_n_0
    SLICE_X1Y3           LUT4 (Prop_lut4_I3_O)        0.124     8.756 r  heartbeat_inst/counter[31]_i_1/O
                         net (fo=31, routed)          0.663     9.419    heartbeat_inst/led_reg
    SLICE_X0Y6           FDRE                                         r  heartbeat_inst/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_mmcm rise edge)
                                                    200.000   200.000 r  
    K4                                                0.000   200.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000   200.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926   200.926 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162   202.088    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084   202.172 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581   203.753    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   203.844 r  clk_mmcm_inst/inst/clkout2_buf/O
                         net (fo=33, routed)          1.522   205.367    heartbeat_inst/clk_5MHz
    SLICE_X0Y6           FDRE                                         r  heartbeat_inst/counter_reg[22]/C
                         clock pessimism              0.298   205.665    
                         clock uncertainty           -0.200   205.465    
    SLICE_X0Y6           FDRE (Setup_fdre_C_R)       -0.429   205.036    heartbeat_inst/counter_reg[22]
  -------------------------------------------------------------------
                         required time                        205.036    
                         arrival time                          -9.419    
  -------------------------------------------------------------------
                         slack                                195.617    

Slack (MET) :             195.617ns  (required time - arrival time)
  Source:                 heartbeat_inst/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            heartbeat_inst/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_mmcm rise@200.000ns - clk_5MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.730ns  (logic 0.828ns (22.196%)  route 2.902ns (77.804%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.367ns = ( 205.367 - 200.000 ) 
    Source Clock Delay      (SCD):    5.689ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.393ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.203    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.292 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     3.954    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.050 r  clk_mmcm_inst/inst/clkout2_buf/O
                         net (fo=33, routed)          1.639     5.689    heartbeat_inst/clk_5MHz
    SLICE_X0Y7           FDRE                                         r  heartbeat_inst/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     6.145 f  heartbeat_inst/counter_reg[27]/Q
                         net (fo=2, routed)           0.860     7.005    heartbeat_inst/counter[27]
    SLICE_X1Y7           LUT4 (Prop_lut4_I0_O)        0.124     7.129 f  heartbeat_inst/counter[31]_i_9/O
                         net (fo=1, routed)           0.508     7.637    heartbeat_inst/counter[31]_i_9_n_0
    SLICE_X1Y6           LUT6 (Prop_lut6_I5_O)        0.124     7.761 f  heartbeat_inst/counter[31]_i_4/O
                         net (fo=3, routed)           0.872     8.632    heartbeat_inst/counter[31]_i_4_n_0
    SLICE_X1Y3           LUT4 (Prop_lut4_I3_O)        0.124     8.756 r  heartbeat_inst/counter[31]_i_1/O
                         net (fo=31, routed)          0.663     9.419    heartbeat_inst/led_reg
    SLICE_X0Y6           FDRE                                         r  heartbeat_inst/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_mmcm rise edge)
                                                    200.000   200.000 r  
    K4                                                0.000   200.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000   200.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926   200.926 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162   202.088    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084   202.172 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581   203.753    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   203.844 r  clk_mmcm_inst/inst/clkout2_buf/O
                         net (fo=33, routed)          1.522   205.367    heartbeat_inst/clk_5MHz
    SLICE_X0Y6           FDRE                                         r  heartbeat_inst/counter_reg[23]/C
                         clock pessimism              0.298   205.665    
                         clock uncertainty           -0.200   205.465    
    SLICE_X0Y6           FDRE (Setup_fdre_C_R)       -0.429   205.036    heartbeat_inst/counter_reg[23]
  -------------------------------------------------------------------
                         required time                        205.036    
                         arrival time                          -9.419    
  -------------------------------------------------------------------
                         slack                                195.617    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 clk_mmcm_inst/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_mmcm_inst/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_mmcm rise@0.000ns - clk_5MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.915ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.838    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.889 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366     1.255    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020     1.275 r  clk_mmcm_inst/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.273     1.548    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm_en_clk
    SLICE_X35Y50         FDRE                                         r  clk_mmcm_inst/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     1.689 r  clk_mmcm_inst/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056     1.745    clk_mmcm_inst/inst/seq_reg2[0]
    SLICE_X35Y50         FDRE                                         r  clk_mmcm_inst/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.967 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407     1.374    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043     1.417 r  clk_mmcm_inst/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.498     1.915    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm_en_clk
    SLICE_X35Y50         FDRE                                         r  clk_mmcm_inst/inst/seq_reg2_reg[1]/C
                         clock pessimism             -0.367     1.548    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.075     1.623    clk_mmcm_inst/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 clk_mmcm_inst/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_mmcm_inst/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_mmcm rise@0.000ns - clk_5MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.915ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.838    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.889 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366     1.255    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020     1.275 r  clk_mmcm_inst/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.273     1.548    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm_en_clk
    SLICE_X35Y50         FDRE                                         r  clk_mmcm_inst/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.128     1.676 r  clk_mmcm_inst/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055     1.731    clk_mmcm_inst/inst/seq_reg2[6]
    SLICE_X35Y50         FDRE                                         r  clk_mmcm_inst/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.967 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407     1.374    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043     1.417 r  clk_mmcm_inst/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.498     1.915    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm_en_clk
    SLICE_X35Y50         FDRE                                         r  clk_mmcm_inst/inst/seq_reg2_reg[7]/C
                         clock pessimism             -0.367     1.548    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)        -0.006     1.542    clk_mmcm_inst/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 clk_mmcm_inst/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_mmcm_inst/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_mmcm rise@0.000ns - clk_5MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.915ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.838    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.889 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366     1.255    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020     1.275 r  clk_mmcm_inst/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.273     1.548    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm_en_clk
    SLICE_X35Y50         FDRE                                         r  clk_mmcm_inst/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.128     1.676 r  clk_mmcm_inst/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.119     1.795    clk_mmcm_inst/inst/seq_reg2[1]
    SLICE_X35Y50         FDRE                                         r  clk_mmcm_inst/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.967 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407     1.374    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043     1.417 r  clk_mmcm_inst/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.498     1.915    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm_en_clk
    SLICE_X35Y50         FDRE                                         r  clk_mmcm_inst/inst/seq_reg2_reg[2]/C
                         clock pessimism             -0.367     1.548    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.017     1.565    clk_mmcm_inst/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 clk_mmcm_inst/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_mmcm_inst/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_mmcm rise@0.000ns - clk_5MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.915ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.838    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.889 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366     1.255    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020     1.275 r  clk_mmcm_inst/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.273     1.548    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm_en_clk
    SLICE_X35Y50         FDRE                                         r  clk_mmcm_inst/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     1.689 r  clk_mmcm_inst/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.170     1.859    clk_mmcm_inst/inst/seq_reg2[3]
    SLICE_X35Y50         FDRE                                         r  clk_mmcm_inst/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.967 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407     1.374    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043     1.417 r  clk_mmcm_inst/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.498     1.915    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm_en_clk
    SLICE_X35Y50         FDRE                                         r  clk_mmcm_inst/inst/seq_reg2_reg[4]/C
                         clock pessimism             -0.367     1.548    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.076     1.624    clk_mmcm_inst/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 clk_mmcm_inst/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_mmcm_inst/inst/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_mmcm rise@0.000ns - clk_5MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.692%)  route 0.161ns (53.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.838    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.889 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366     1.255    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020     1.275 r  clk_mmcm_inst/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.273     1.548    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm_en_clk
    SLICE_X35Y50         FDRE                                         r  clk_mmcm_inst/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     1.689 r  clk_mmcm_inst/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.161     1.850    clk_mmcm_inst/inst/seq_reg2[7]
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  clk_mmcm_inst/inst/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.967 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530     1.497    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  clk_mmcm_inst/inst/clkout2_buf/I0
                         clock pessimism             -0.078     1.419    
    BUFGCTRL_X0Y17       BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159     1.578    clk_mmcm_inst/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 heartbeat_inst/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            heartbeat_inst/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_mmcm rise@0.000ns - clk_5MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.838    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.889 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486     1.375    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.401 r  clk_mmcm_inst/inst/clkout2_buf/O
                         net (fo=33, routed)          0.597     1.997    heartbeat_inst/clk_5MHz
    SLICE_X0Y3           FDRE                                         r  heartbeat_inst/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141     2.138 r  heartbeat_inst/counter_reg[11]/Q
                         net (fo=2, routed)           0.133     2.271    heartbeat_inst/counter[11]
    SLICE_X0Y3           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.382 r  heartbeat_inst/plusOp_carry__1/O[2]
                         net (fo=1, routed)           0.000     2.382    heartbeat_inst/plusOp_carry__1_n_5
    SLICE_X0Y3           FDRE                                         r  heartbeat_inst/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.967 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530     1.497    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.526 r  clk_mmcm_inst/inst/clkout2_buf/O
                         net (fo=33, routed)          0.868     2.393    heartbeat_inst/clk_5MHz
    SLICE_X0Y3           FDRE                                         r  heartbeat_inst/counter_reg[11]/C
                         clock pessimism             -0.396     1.997    
    SLICE_X0Y3           FDRE (Hold_fdre_C_D)         0.105     2.102    heartbeat_inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 heartbeat_inst/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            heartbeat_inst/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_mmcm rise@0.000ns - clk_5MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.838    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.889 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486     1.375    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.401 r  clk_mmcm_inst/inst/clkout2_buf/O
                         net (fo=33, routed)          0.597     1.997    heartbeat_inst/clk_5MHz
    SLICE_X0Y4           FDRE                                         r  heartbeat_inst/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141     2.138 r  heartbeat_inst/counter_reg[15]/Q
                         net (fo=2, routed)           0.133     2.271    heartbeat_inst/counter[15]
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.382 r  heartbeat_inst/plusOp_carry__2/O[2]
                         net (fo=1, routed)           0.000     2.382    heartbeat_inst/plusOp_carry__2_n_5
    SLICE_X0Y4           FDRE                                         r  heartbeat_inst/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.967 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530     1.497    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.526 r  clk_mmcm_inst/inst/clkout2_buf/O
                         net (fo=33, routed)          0.868     2.393    heartbeat_inst/clk_5MHz
    SLICE_X0Y4           FDRE                                         r  heartbeat_inst/counter_reg[15]/C
                         clock pessimism             -0.396     1.997    
    SLICE_X0Y4           FDRE (Hold_fdre_C_D)         0.105     2.102    heartbeat_inst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 heartbeat_inst/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            heartbeat_inst/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_mmcm rise@0.000ns - clk_5MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.838    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.889 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486     1.375    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.401 r  clk_mmcm_inst/inst/clkout2_buf/O
                         net (fo=33, routed)          0.597     1.997    heartbeat_inst/clk_5MHz
    SLICE_X0Y5           FDRE                                         r  heartbeat_inst/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.141     2.138 r  heartbeat_inst/counter_reg[19]/Q
                         net (fo=2, routed)           0.133     2.271    heartbeat_inst/counter[19]
    SLICE_X0Y5           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.382 r  heartbeat_inst/plusOp_carry__3/O[2]
                         net (fo=1, routed)           0.000     2.382    heartbeat_inst/plusOp_carry__3_n_5
    SLICE_X0Y5           FDRE                                         r  heartbeat_inst/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.967 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530     1.497    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.526 r  clk_mmcm_inst/inst/clkout2_buf/O
                         net (fo=33, routed)          0.868     2.393    heartbeat_inst/clk_5MHz
    SLICE_X0Y5           FDRE                                         r  heartbeat_inst/counter_reg[19]/C
                         clock pessimism             -0.396     1.997    
    SLICE_X0Y5           FDRE (Hold_fdre_C_D)         0.105     2.102    heartbeat_inst/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 heartbeat_inst/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            heartbeat_inst/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_mmcm rise@0.000ns - clk_5MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.838    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.889 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486     1.375    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.401 r  clk_mmcm_inst/inst/clkout2_buf/O
                         net (fo=33, routed)          0.597     1.997    heartbeat_inst/clk_5MHz
    SLICE_X0Y6           FDRE                                         r  heartbeat_inst/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.141     2.138 r  heartbeat_inst/counter_reg[23]/Q
                         net (fo=2, routed)           0.133     2.271    heartbeat_inst/counter[23]
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.382 r  heartbeat_inst/plusOp_carry__4/O[2]
                         net (fo=1, routed)           0.000     2.382    heartbeat_inst/plusOp_carry__4_n_5
    SLICE_X0Y6           FDRE                                         r  heartbeat_inst/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.967 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530     1.497    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.526 r  clk_mmcm_inst/inst/clkout2_buf/O
                         net (fo=33, routed)          0.868     2.393    heartbeat_inst/clk_5MHz
    SLICE_X0Y6           FDRE                                         r  heartbeat_inst/counter_reg[23]/C
                         clock pessimism             -0.396     1.997    
    SLICE_X0Y6           FDRE (Hold_fdre_C_D)         0.105     2.102    heartbeat_inst/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 heartbeat_inst/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            heartbeat_inst/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_mmcm rise@0.000ns - clk_5MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.996ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.838    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.889 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486     1.375    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.401 r  clk_mmcm_inst/inst/clkout2_buf/O
                         net (fo=33, routed)          0.596     1.996    heartbeat_inst/clk_5MHz
    SLICE_X0Y7           FDRE                                         r  heartbeat_inst/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.141     2.137 r  heartbeat_inst/counter_reg[27]/Q
                         net (fo=2, routed)           0.133     2.270    heartbeat_inst/counter[27]
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.381 r  heartbeat_inst/plusOp_carry__5/O[2]
                         net (fo=1, routed)           0.000     2.381    heartbeat_inst/plusOp_carry__5_n_5
    SLICE_X0Y7           FDRE                                         r  heartbeat_inst/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.967 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530     1.497    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.526 r  clk_mmcm_inst/inst/clkout2_buf/O
                         net (fo=33, routed)          0.867     2.392    heartbeat_inst/clk_5MHz
    SLICE_X0Y7           FDRE                                         r  heartbeat_inst/counter_reg[27]/C
                         clock pessimism             -0.396     1.996    
    SLICE_X0Y7           FDRE (Hold_fdre_C_D)         0.105     2.101    heartbeat_inst/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_5MHz_clk_mmcm
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         200.000     197.845    BUFGCTRL_X0Y17   clk_mmcm_inst/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         200.000     197.845    BUFHCE_X0Y13     clk_mmcm_inst/inst/clkout2_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y1  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X35Y50     clk_mmcm_inst/inst/seq_reg2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X35Y50     clk_mmcm_inst/inst/seq_reg2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X1Y3       heartbeat_inst/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X35Y50     clk_mmcm_inst/inst/seq_reg2_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X35Y50     clk_mmcm_inst/inst/seq_reg2_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X35Y50     clk_mmcm_inst/inst/seq_reg2_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X35Y50     clk_mmcm_inst/inst/seq_reg2_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y1  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y50     clk_mmcm_inst/inst/seq_reg2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y50     clk_mmcm_inst/inst/seq_reg2_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y3       heartbeat_inst/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y50     clk_mmcm_inst/inst/seq_reg2_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y50     clk_mmcm_inst/inst/seq_reg2_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y50     clk_mmcm_inst/inst/seq_reg2_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y50     clk_mmcm_inst/inst/seq_reg2_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y50     clk_mmcm_inst/inst/seq_reg2_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y50     clk_mmcm_inst/inst/seq_reg2_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y3       heartbeat_inst/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y50     clk_mmcm_inst/inst/seq_reg2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y50     clk_mmcm_inst/inst/seq_reg2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y50     clk_mmcm_inst/inst/seq_reg2_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y50     clk_mmcm_inst/inst/seq_reg2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y3       heartbeat_inst/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y3       heartbeat_inst/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y50     clk_mmcm_inst/inst/seq_reg2_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y50     clk_mmcm_inst/inst/seq_reg2_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y50     clk_mmcm_inst/inst/seq_reg2_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y50     clk_mmcm_inst/inst/seq_reg2_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_mmcm
  To Clock:  clkfbout_clk_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_mmcm
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y1  clk_mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y1  clk_mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y1  clk_mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y1  clk_mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  okHostClk

Setup :            0  Failing Endpoints,  Worst Slack        6.440ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.781ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.440ns  (required time - arrival time)
  Source:                 okHost_inst/core0/core0/l59874d0ad0412d80424d66b41f47de0c_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_out[0]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        5.935ns  (logic 4.087ns (68.857%)  route 1.848ns (31.143%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           8.900ns
  Clock Path Skew:        0.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.840ns = ( -0.580 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.633    -0.580    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X2Y35          FDRE                                         r  okHost_inst/core0/core0/l59874d0ad0412d80424d66b41f47de0c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.518    -0.062 r  okHost_inst/core0/core0/l59874d0ad0412d80424d66b41f47de0c_reg/Q
                         net (fo=1, routed)           1.848     1.787    okHost_inst/okCH[0]
    Y21                  OBUF (Prop_obuf_I_O)         3.569     5.356 r  okHost_inst/obuf0/O
                         net (fo=0)                   0.000     5.356    hi_out[0]
    Y21                                                               r  hi_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -8.900    11.796    
  -------------------------------------------------------------------
                         required time                         11.796    
                         arrival time                          -5.356    
  -------------------------------------------------------------------
                         slack                                  6.440    

Slack (MET) :             7.889ns  (required time - arrival time)
  Source:                 okHost_inst/delays[3].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[3]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.147ns  (logic 4.146ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.801ns = ( -0.540 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.673    -0.540    okHost_inst/mmcm0_0[0]
    OLOGIC_X0Y33         FDRE                                         r  okHost_inst/delays[3].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y33         FDRE (Prop_fdre_C_Q)         0.552     0.012 f  okHost_inst/delays[3].fdreout1/Q
                         net (fo=1, routed)           0.001     0.013    okHost_inst/delays[3].iobf0/T
    AA21                 OBUFT (TriStatE_obuft_T_O)
                                                      3.594     3.607 r  okHost_inst/delays[3].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.607    hi_inout[3]
    AA21                                                              r  hi_inout[3] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -9.200    11.496    
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -3.607    
  -------------------------------------------------------------------
                         slack                                  7.889    

Slack (MET) :             7.889ns  (required time - arrival time)
  Source:                 okHost_inst/delays[0].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[0]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.154ns  (logic 4.153ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.808ns = ( -0.547 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.666    -0.547    okHost_inst/mmcm0_0[0]
    OLOGIC_X0Y29         FDRE                                         r  okHost_inst/delays[0].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y29         FDRE (Prop_fdre_C_Q)         0.552     0.005 f  okHost_inst/delays[0].fdreout1/Q
                         net (fo=1, routed)           0.001     0.006    okHost_inst/delays[0].iobf0/T
    AB22                 OBUFT (TriStatE_obuft_T_O)
                                                      3.601     3.607 r  okHost_inst/delays[0].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.607    hi_inout[0]
    AB22                                                              r  hi_inout[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -9.200    11.496    
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -3.607    
  -------------------------------------------------------------------
                         slack                                  7.889    

Slack (MET) :             7.893ns  (required time - arrival time)
  Source:                 okHost_inst/delays[1].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[1]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.150ns  (logic 4.149ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.808ns = ( -0.547 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.666    -0.547    okHost_inst/mmcm0_0[0]
    OLOGIC_X0Y30         FDRE                                         r  okHost_inst/delays[1].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y30         FDRE (Prop_fdre_C_Q)         0.552     0.005 f  okHost_inst/delays[1].fdreout1/Q
                         net (fo=1, routed)           0.001     0.006    okHost_inst/delays[1].iobf0/T
    AB21                 OBUFT (TriStatE_obuft_T_O)
                                                      3.597     3.603 r  okHost_inst/delays[1].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.603    hi_inout[1]
    AB21                                                              r  hi_inout[1] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -9.200    11.496    
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -3.603    
  -------------------------------------------------------------------
                         slack                                  7.893    

Slack (MET) :             7.898ns  (required time - arrival time)
  Source:                 okHost_inst/delays[4].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[4]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.138ns  (logic 4.137ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.801ns = ( -0.540 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.673    -0.540    okHost_inst/mmcm0_0[0]
    OLOGIC_X0Y34         FDRE                                         r  okHost_inst/delays[4].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y34         FDRE (Prop_fdre_C_Q)         0.552     0.012 f  okHost_inst/delays[4].fdreout1/Q
                         net (fo=1, routed)           0.001     0.013    okHost_inst/delays[4].iobf0/T
    AA20                 OBUFT (TriStatE_obuft_T_O)
                                                      3.585     3.598 r  okHost_inst/delays[4].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.598    hi_inout[4]
    AA20                                                              r  hi_inout[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -9.200    11.496    
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -3.598    
  -------------------------------------------------------------------
                         slack                                  7.898    

Slack (MET) :             7.900ns  (required time - arrival time)
  Source:                 okHost_inst/delays[2].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[2]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.138ns  (logic 4.137ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.803ns = ( -0.542 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.671    -0.542    okHost_inst/mmcm0_0[0]
    OLOGIC_X0Y31         FDRE                                         r  okHost_inst/delays[2].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y31         FDRE (Prop_fdre_C_Q)         0.552     0.010 f  okHost_inst/delays[2].fdreout1/Q
                         net (fo=1, routed)           0.001     0.011    okHost_inst/delays[2].iobf0/T
    Y22                  OBUFT (TriStatE_obuft_T_O)
                                                      3.585     3.595 r  okHost_inst/delays[2].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.595    hi_inout[2]
    Y22                                                               r  hi_inout[2] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -9.200    11.496    
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -3.595    
  -------------------------------------------------------------------
                         slack                                  7.900    

Slack (MET) :             7.901ns  (required time - arrival time)
  Source:                 okHost_inst/delays[6].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[6]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.134ns  (logic 4.133ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.800ns = ( -0.539 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.674    -0.539    okHost_inst/mmcm0_0[0]
    OLOGIC_X0Y36         FDRE                                         r  okHost_inst/delays[6].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y36         FDRE (Prop_fdre_C_Q)         0.552     0.013 f  okHost_inst/delays[6].fdreout1/Q
                         net (fo=1, routed)           0.001     0.014    okHost_inst/delays[6].iobf0/T
    W21                  OBUFT (TriStatE_obuft_T_O)
                                                      3.581     3.595 r  okHost_inst/delays[6].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.595    hi_inout[6]
    W21                                                               r  hi_inout[6] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -9.200    11.496    
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -3.595    
  -------------------------------------------------------------------
                         slack                                  7.901    

Slack (MET) :             7.903ns  (required time - arrival time)
  Source:                 okHost_inst/delays[5].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[5]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.132ns  (logic 4.131ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.800ns = ( -0.539 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.674    -0.539    okHost_inst/mmcm0_0[0]
    OLOGIC_X0Y35         FDRE                                         r  okHost_inst/delays[5].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y35         FDRE (Prop_fdre_C_Q)         0.552     0.013 f  okHost_inst/delays[5].fdreout1/Q
                         net (fo=1, routed)           0.001     0.014    okHost_inst/delays[5].iobf0/T
    W22                  OBUFT (TriStatE_obuft_T_O)
                                                      3.579     3.593 r  okHost_inst/delays[5].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.593    hi_inout[5]
    W22                                                               r  hi_inout[5] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -9.200    11.496    
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -3.593    
  -------------------------------------------------------------------
                         slack                                  7.903    

Slack (MET) :             7.914ns  (required time - arrival time)
  Source:                 okHost_inst/delays[15].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[15]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.115ns  (logic 4.114ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.794ns = ( -0.533 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.680    -0.533    okHost_inst/mmcm0_0[0]
    OLOGIC_X0Y48         FDRE                                         r  okHost_inst/delays[15].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y48         FDRE (Prop_fdre_C_Q)         0.552     0.019 f  okHost_inst/delays[15].fdreout1/Q
                         net (fo=1, routed)           0.001     0.020    okHost_inst/delays[15].iobf0/T
    P22                  OBUFT (TriStatE_obuft_T_O)
                                                      3.562     3.582 r  okHost_inst/delays[15].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.582    hi_inout[15]
    P22                                                               r  hi_inout[15] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -9.200    11.496    
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -3.582    
  -------------------------------------------------------------------
                         slack                                  7.914    

Slack (MET) :             7.914ns  (required time - arrival time)
  Source:                 okHost_inst/delays[14].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[14]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.115ns  (logic 4.114ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.794ns = ( -0.533 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.680    -0.533    okHost_inst/mmcm0_0[0]
    OLOGIC_X0Y47         FDRE                                         r  okHost_inst/delays[14].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y47         FDRE (Prop_fdre_C_Q)         0.552     0.019 f  okHost_inst/delays[14].fdreout1/Q
                         net (fo=1, routed)           0.001     0.020    okHost_inst/delays[14].iobf0/T
    R22                  OBUFT (TriStatE_obuft_T_O)
                                                      3.562     3.581 r  okHost_inst/delays[14].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.581    hi_inout[14]
    R22                                                               r  hi_inout[14] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -9.200    11.496    
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -3.581    
  -------------------------------------------------------------------
                         slack                                  7.914    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.781ns  (arrival time - required time)
  Source:                 okHost_inst/delays[0].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[0]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.562ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.562ns = ( -0.302 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.582    -0.302    okHost_inst/mmcm0_0[0]
    OLOGIC_X0Y29         FDRE                                         r  okHost_inst/delays[0].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y29         FDRE (Prop_fdre_C_Q)         0.192    -0.110 r  okHost_inst/delays[0].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.109    okHost_inst/delays[0].iobf0/T
    AB22                 OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.715 r  okHost_inst/delays[0].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.715    hi_inout[0]
    AB22                                                              r  hi_inout[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.715    
  -------------------------------------------------------------------
                         slack                                  9.781    

Slack (MET) :             9.781ns  (arrival time - required time)
  Source:                 okHost_inst/delays[1].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[1]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.562ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.562ns = ( -0.302 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.582    -0.302    okHost_inst/mmcm0_0[0]
    OLOGIC_X0Y30         FDRE                                         r  okHost_inst/delays[1].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y30         FDRE (Prop_fdre_C_Q)         0.192    -0.110 r  okHost_inst/delays[1].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.109    okHost_inst/delays[1].iobf0/T
    AB21                 OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.715 r  okHost_inst/delays[1].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.715    hi_inout[1]
    AB21                                                              r  hi_inout[1] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.715    
  -------------------------------------------------------------------
                         slack                                  9.781    

Slack (MET) :             9.783ns  (arrival time - required time)
  Source:                 okHost_inst/delays[2].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[2]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.560ns = ( -0.300 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.584    -0.300    okHost_inst/mmcm0_0[0]
    OLOGIC_X0Y31         FDRE                                         r  okHost_inst/delays[2].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y31         FDRE (Prop_fdre_C_Q)         0.192    -0.108 r  okHost_inst/delays[2].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.107    okHost_inst/delays[2].iobf0/T
    Y22                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.717 r  okHost_inst/delays[2].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.717    hi_inout[2]
    Y22                                                               r  hi_inout[2] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.717    
  -------------------------------------------------------------------
                         slack                                  9.783    

Slack (MET) :             9.784ns  (arrival time - required time)
  Source:                 okHost_inst/delays[3].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[3]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.559ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.559ns = ( -0.299 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.585    -0.299    okHost_inst/mmcm0_0[0]
    OLOGIC_X0Y33         FDRE                                         r  okHost_inst/delays[3].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y33         FDRE (Prop_fdre_C_Q)         0.192    -0.107 r  okHost_inst/delays[3].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.106    okHost_inst/delays[3].iobf0/T
    AA21                 OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.718 r  okHost_inst/delays[3].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.718    hi_inout[3]
    AA21                                                              r  hi_inout[3] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.718    
  -------------------------------------------------------------------
                         slack                                  9.784    

Slack (MET) :             9.784ns  (arrival time - required time)
  Source:                 okHost_inst/delays[4].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[4]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.559ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.559ns = ( -0.299 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.585    -0.299    okHost_inst/mmcm0_0[0]
    OLOGIC_X0Y34         FDRE                                         r  okHost_inst/delays[4].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y34         FDRE (Prop_fdre_C_Q)         0.192    -0.107 r  okHost_inst/delays[4].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.106    okHost_inst/delays[4].iobf0/T
    AA20                 OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.718 r  okHost_inst/delays[4].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.718    hi_inout[4]
    AA20                                                              r  hi_inout[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.718    
  -------------------------------------------------------------------
                         slack                                  9.784    

Slack (MET) :             9.784ns  (arrival time - required time)
  Source:                 okHost_inst/delays[5].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[5]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.559ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.559ns = ( -0.299 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.585    -0.299    okHost_inst/mmcm0_0[0]
    OLOGIC_X0Y35         FDRE                                         r  okHost_inst/delays[5].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y35         FDRE (Prop_fdre_C_Q)         0.192    -0.107 r  okHost_inst/delays[5].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.106    okHost_inst/delays[5].iobf0/T
    W22                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.718 r  okHost_inst/delays[5].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.718    hi_inout[5]
    W22                                                               r  hi_inout[5] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.718    
  -------------------------------------------------------------------
                         slack                                  9.784    

Slack (MET) :             9.784ns  (arrival time - required time)
  Source:                 okHost_inst/delays[6].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[6]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.559ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.559ns = ( -0.299 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.585    -0.299    okHost_inst/mmcm0_0[0]
    OLOGIC_X0Y36         FDRE                                         r  okHost_inst/delays[6].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y36         FDRE (Prop_fdre_C_Q)         0.192    -0.107 r  okHost_inst/delays[6].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.106    okHost_inst/delays[6].iobf0/T
    W21                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.718 r  okHost_inst/delays[6].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.718    hi_inout[6]
    W21                                                               r  hi_inout[6] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.718    
  -------------------------------------------------------------------
                         slack                                  9.784    

Slack (MET) :             9.786ns  (arrival time - required time)
  Source:                 okHost_inst/delays[10].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[10]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.557ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.557ns = ( -0.297 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.587    -0.297    okHost_inst/mmcm0_0[0]
    OLOGIC_X0Y41         FDRE                                         r  okHost_inst/delays[10].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y41         FDRE (Prop_fdre_C_Q)         0.192    -0.105 r  okHost_inst/delays[10].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.104    okHost_inst/delays[10].iobf0/T
    U21                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.720 r  okHost_inst/delays[10].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.720    hi_inout[10]
    U21                                                               r  hi_inout[10] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.720    
  -------------------------------------------------------------------
                         slack                                  9.786    

Slack (MET) :             9.786ns  (arrival time - required time)
  Source:                 okHost_inst/delays[11].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[11]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.557ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.557ns = ( -0.297 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.587    -0.297    okHost_inst/mmcm0_0[0]
    OLOGIC_X0Y42         FDRE                                         r  okHost_inst/delays[11].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y42         FDRE (Prop_fdre_C_Q)         0.192    -0.105 r  okHost_inst/delays[11].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.104    okHost_inst/delays[11].iobf0/T
    T21                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.720 r  okHost_inst/delays[11].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.720    hi_inout[11]
    T21                                                               r  hi_inout[11] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.720    
  -------------------------------------------------------------------
                         slack                                  9.786    

Slack (MET) :             9.786ns  (arrival time - required time)
  Source:                 okHost_inst/delays[7].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[7]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.557ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.557ns = ( -0.297 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.587    -0.297    okHost_inst/mmcm0_0[0]
    OLOGIC_X0Y37         FDRE                                         r  okHost_inst/delays[7].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y37         FDRE (Prop_fdre_C_Q)         0.192    -0.105 r  okHost_inst/delays[7].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.104    okHost_inst/delays[7].iobf0/T
    T20                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.720 r  okHost_inst/delays[7].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.720    hi_inout[7]
    T20                                                               r  hi_inout[7] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.720    
  -------------------------------------------------------------------
                         slack                                  9.786    





---------------------------------------------------------------------------------------------------
From Clock:  okHostClk
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        6.980ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.582ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.980ns  (required time - arrival time)
  Source:                 hi_inout[0]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/delays[0].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.531ns  (logic 1.531ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( -1.173 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    AB22                                              0.000    11.000 r  hi_inout[0] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHost_inst/delays[0].iobf0/IO
    AB22                 IBUF (Prop_ibuf_I_O)         1.531    12.531 r  okHost_inst/delays[0].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.531    okHost_inst/iobf0_hi_datain_0
    ILOGIC_X0Y29         FDRE                                         r  okHost_inst/delays[0].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.523    19.657    okHost_inst/mmcm0_0[0]
    ILOGIC_X0Y29         FDRE                                         r  okHost_inst/delays[0].fdrein0/C
                         clock pessimism              0.000    19.657    
                         clock uncertainty           -0.134    19.523    
    ILOGIC_X0Y29         FDRE (Setup_fdre_C_D)       -0.011    19.512    okHost_inst/delays[0].fdrein0
  -------------------------------------------------------------------
                         required time                         19.512    
                         arrival time                         -12.531    
  -------------------------------------------------------------------
                         slack                                  6.980    

Slack (MET) :             6.985ns  (required time - arrival time)
  Source:                 hi_inout[1]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/delays[1].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.527ns  (logic 1.527ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( -1.173 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    AB21                                              0.000    11.000 r  hi_inout[1] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHost_inst/delays[1].iobf0/IO
    AB21                 IBUF (Prop_ibuf_I_O)         1.527    12.527 r  okHost_inst/delays[1].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.527    okHost_inst/iobf0_hi_datain_1
    ILOGIC_X0Y30         FDRE                                         r  okHost_inst/delays[1].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.523    19.657    okHost_inst/mmcm0_0[0]
    ILOGIC_X0Y30         FDRE                                         r  okHost_inst/delays[1].fdrein0/C
                         clock pessimism              0.000    19.657    
                         clock uncertainty           -0.134    19.523    
    ILOGIC_X0Y30         FDRE (Setup_fdre_C_D)       -0.011    19.512    okHost_inst/delays[1].fdrein0
  -------------------------------------------------------------------
                         required time                         19.512    
                         arrival time                         -12.527    
  -------------------------------------------------------------------
                         slack                                  6.985    

Slack (MET) :             6.993ns  (required time - arrival time)
  Source:                 hi_inout[3]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/delays[3].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 1.524ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( -1.167 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    AA21                                              0.000    11.000 r  hi_inout[3] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHost_inst/delays[3].iobf0/IO
    AA21                 IBUF (Prop_ibuf_I_O)         1.524    12.524 r  okHost_inst/delays[3].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.524    okHost_inst/iobf0_hi_datain_3
    ILOGIC_X0Y33         FDRE                                         r  okHost_inst/delays[3].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.529    19.663    okHost_inst/mmcm0_0[0]
    ILOGIC_X0Y33         FDRE                                         r  okHost_inst/delays[3].fdrein0/C
                         clock pessimism              0.000    19.663    
                         clock uncertainty           -0.134    19.529    
    ILOGIC_X0Y33         FDRE (Setup_fdre_C_D)       -0.011    19.518    okHost_inst/delays[3].fdrein0
  -------------------------------------------------------------------
                         required time                         19.518    
                         arrival time                         -12.524    
  -------------------------------------------------------------------
                         slack                                  6.993    

Slack (MET) :             7.001ns  (required time - arrival time)
  Source:                 hi_inout[2]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/delays[2].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.514ns  (logic 1.514ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( -1.169 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    Y22                                               0.000    11.000 r  hi_inout[2] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHost_inst/delays[2].iobf0/IO
    Y22                  IBUF (Prop_ibuf_I_O)         1.514    12.514 r  okHost_inst/delays[2].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.514    okHost_inst/iobf0_hi_datain_2
    ILOGIC_X0Y31         FDRE                                         r  okHost_inst/delays[2].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.527    19.661    okHost_inst/mmcm0_0[0]
    ILOGIC_X0Y31         FDRE                                         r  okHost_inst/delays[2].fdrein0/C
                         clock pessimism              0.000    19.661    
                         clock uncertainty           -0.134    19.527    
    ILOGIC_X0Y31         FDRE (Setup_fdre_C_D)       -0.011    19.516    okHost_inst/delays[2].fdrein0
  -------------------------------------------------------------------
                         required time                         19.516    
                         arrival time                         -12.514    
  -------------------------------------------------------------------
                         slack                                  7.001    

Slack (MET) :             7.002ns  (required time - arrival time)
  Source:                 hi_inout[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/delays[4].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.515ns  (logic 1.515ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( -1.167 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    AA20                                              0.000    11.000 r  hi_inout[4] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHost_inst/delays[4].iobf0/IO
    AA20                 IBUF (Prop_ibuf_I_O)         1.515    12.515 r  okHost_inst/delays[4].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.515    okHost_inst/iobf0_hi_datain_4
    ILOGIC_X0Y34         FDRE                                         r  okHost_inst/delays[4].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.529    19.663    okHost_inst/mmcm0_0[0]
    ILOGIC_X0Y34         FDRE                                         r  okHost_inst/delays[4].fdrein0/C
                         clock pessimism              0.000    19.663    
                         clock uncertainty           -0.134    19.529    
    ILOGIC_X0Y34         FDRE (Setup_fdre_C_D)       -0.011    19.518    okHost_inst/delays[4].fdrein0
  -------------------------------------------------------------------
                         required time                         19.518    
                         arrival time                         -12.515    
  -------------------------------------------------------------------
                         slack                                  7.002    

Slack (MET) :             7.007ns  (required time - arrival time)
  Source:                 hi_inout[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/delays[6].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.511ns  (logic 1.511ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( -1.166 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    W21                                               0.000    11.000 r  hi_inout[6] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHost_inst/delays[6].iobf0/IO
    W21                  IBUF (Prop_ibuf_I_O)         1.511    12.511 r  okHost_inst/delays[6].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.511    okHost_inst/iobf0_hi_datain_6
    ILOGIC_X0Y36         FDRE                                         r  okHost_inst/delays[6].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.530    19.664    okHost_inst/mmcm0_0[0]
    ILOGIC_X0Y36         FDRE                                         r  okHost_inst/delays[6].fdrein0/C
                         clock pessimism              0.000    19.664    
                         clock uncertainty           -0.134    19.530    
    ILOGIC_X0Y36         FDRE (Setup_fdre_C_D)       -0.011    19.519    okHost_inst/delays[6].fdrein0
  -------------------------------------------------------------------
                         required time                         19.519    
                         arrival time                         -12.511    
  -------------------------------------------------------------------
                         slack                                  7.007    

Slack (MET) :             7.009ns  (required time - arrival time)
  Source:                 hi_inout[5]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/delays[5].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.509ns  (logic 1.509ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( -1.166 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    W22                                               0.000    11.000 r  hi_inout[5] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHost_inst/delays[5].iobf0/IO
    W22                  IBUF (Prop_ibuf_I_O)         1.509    12.509 r  okHost_inst/delays[5].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.509    okHost_inst/iobf0_hi_datain_5
    ILOGIC_X0Y35         FDRE                                         r  okHost_inst/delays[5].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.530    19.664    okHost_inst/mmcm0_0[0]
    ILOGIC_X0Y35         FDRE                                         r  okHost_inst/delays[5].fdrein0/C
                         clock pessimism              0.000    19.664    
                         clock uncertainty           -0.134    19.530    
    ILOGIC_X0Y35         FDRE (Setup_fdre_C_D)       -0.011    19.519    okHost_inst/delays[5].fdrein0
  -------------------------------------------------------------------
                         required time                         19.519    
                         arrival time                         -12.509    
  -------------------------------------------------------------------
                         slack                                  7.009    

Slack (MET) :             7.032ns  (required time - arrival time)
  Source:                 hi_inout[10]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/delays[10].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 1.490ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( -1.163 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    U21                                               0.000    11.000 r  hi_inout[10] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHost_inst/delays[10].iobf0/IO
    U21                  IBUF (Prop_ibuf_I_O)         1.490    12.490 r  okHost_inst/delays[10].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.490    okHost_inst/iobf0_hi_datain_10
    ILOGIC_X0Y41         FDRE                                         r  okHost_inst/delays[10].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.533    19.667    okHost_inst/mmcm0_0[0]
    ILOGIC_X0Y41         FDRE                                         r  okHost_inst/delays[10].fdrein0/C
                         clock pessimism              0.000    19.667    
                         clock uncertainty           -0.134    19.533    
    ILOGIC_X0Y41         FDRE (Setup_fdre_C_D)       -0.011    19.522    okHost_inst/delays[10].fdrein0
  -------------------------------------------------------------------
                         required time                         19.522    
                         arrival time                         -12.490    
  -------------------------------------------------------------------
                         slack                                  7.032    

Slack (MET) :             7.033ns  (required time - arrival time)
  Source:                 hi_inout[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/delays[7].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.488ns  (logic 1.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( -1.163 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    T20                                               0.000    11.000 r  hi_inout[7] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHost_inst/delays[7].iobf0/IO
    T20                  IBUF (Prop_ibuf_I_O)         1.488    12.488 r  okHost_inst/delays[7].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.488    okHost_inst/iobf0_hi_datain_7
    ILOGIC_X0Y37         FDRE                                         r  okHost_inst/delays[7].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.533    19.667    okHost_inst/mmcm0_0[0]
    ILOGIC_X0Y37         FDRE                                         r  okHost_inst/delays[7].fdrein0/C
                         clock pessimism              0.000    19.667    
                         clock uncertainty           -0.134    19.533    
    ILOGIC_X0Y37         FDRE (Setup_fdre_C_D)       -0.011    19.522    okHost_inst/delays[7].fdrein0
  -------------------------------------------------------------------
                         required time                         19.522    
                         arrival time                         -12.488    
  -------------------------------------------------------------------
                         slack                                  7.033    

Slack (MET) :             7.037ns  (required time - arrival time)
  Source:                 hi_inout[8]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/delays[8].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.485ns  (logic 1.485ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( -1.163 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    R19                                               0.000    11.000 r  hi_inout[8] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHost_inst/delays[8].iobf0/IO
    R19                  IBUF (Prop_ibuf_I_O)         1.485    12.485 r  okHost_inst/delays[8].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.485    okHost_inst/iobf0_hi_datain_8
    ILOGIC_X0Y39         FDRE                                         r  okHost_inst/delays[8].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.533    19.667    okHost_inst/mmcm0_0[0]
    ILOGIC_X0Y39         FDRE                                         r  okHost_inst/delays[8].fdrein0/C
                         clock pessimism              0.000    19.667    
                         clock uncertainty           -0.134    19.533    
    ILOGIC_X0Y39         FDRE (Setup_fdre_C_D)       -0.011    19.522    okHost_inst/delays[8].fdrein0
  -------------------------------------------------------------------
                         required time                         19.522    
                         arrival time                         -12.485    
  -------------------------------------------------------------------
                         slack                                  7.037    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 hi_inout[9]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/delays[9].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.252ns  (logic 0.252ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( -0.532 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    P19                                               0.000    20.830 r  hi_inout[9] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHost_inst/delays[9].iobf0/IO
    P19                  IBUF (Prop_ibuf_I_O)         0.252    21.082 r  okHost_inst/delays[9].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.082    okHost_inst/iobf0_hi_datain_9
    ILOGIC_X0Y40         FDRE                                         r  okHost_inst/delays[9].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452    21.542 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.022    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.877 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.410    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.439 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.859    20.298    okHost_inst/mmcm0_0[0]
    ILOGIC_X0Y40         FDRE                                         r  okHost_inst/delays[9].fdrein0/C
                         clock pessimism              0.000    20.298    
                         clock uncertainty            0.134    20.432    
    ILOGIC_X0Y40         FDRE (Hold_fdre_C_D)         0.068    20.500    okHost_inst/delays[9].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.500    
                         arrival time                          21.082    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 hi_inout[8]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/delays[8].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.252ns  (logic 0.252ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( -0.532 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    R19                                               0.000    20.830 r  hi_inout[8] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHost_inst/delays[8].iobf0/IO
    R19                  IBUF (Prop_ibuf_I_O)         0.252    21.082 r  okHost_inst/delays[8].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.082    okHost_inst/iobf0_hi_datain_8
    ILOGIC_X0Y39         FDRE                                         r  okHost_inst/delays[8].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452    21.542 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.022    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.877 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.410    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.439 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.859    20.298    okHost_inst/mmcm0_0[0]
    ILOGIC_X0Y39         FDRE                                         r  okHost_inst/delays[8].fdrein0/C
                         clock pessimism              0.000    20.298    
                         clock uncertainty            0.134    20.432    
    ILOGIC_X0Y39         FDRE (Hold_fdre_C_D)         0.068    20.500    okHost_inst/delays[8].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.500    
                         arrival time                          21.082    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 hi_inout[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/delays[7].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.256ns  (logic 0.256ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( -0.532 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    T20                                               0.000    20.830 r  hi_inout[7] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHost_inst/delays[7].iobf0/IO
    T20                  IBUF (Prop_ibuf_I_O)         0.256    21.086 r  okHost_inst/delays[7].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.086    okHost_inst/iobf0_hi_datain_7
    ILOGIC_X0Y37         FDRE                                         r  okHost_inst/delays[7].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452    21.542 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.022    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.877 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.410    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.439 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.859    20.298    okHost_inst/mmcm0_0[0]
    ILOGIC_X0Y37         FDRE                                         r  okHost_inst/delays[7].fdrein0/C
                         clock pessimism              0.000    20.298    
                         clock uncertainty            0.134    20.432    
    ILOGIC_X0Y37         FDRE (Hold_fdre_C_D)         0.068    20.500    okHost_inst/delays[7].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.500    
                         arrival time                          21.086    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 hi_inout[10]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/delays[10].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.258ns  (logic 0.258ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( -0.532 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    U21                                               0.000    20.830 r  hi_inout[10] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHost_inst/delays[10].iobf0/IO
    U21                  IBUF (Prop_ibuf_I_O)         0.258    21.088 r  okHost_inst/delays[10].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.088    okHost_inst/iobf0_hi_datain_10
    ILOGIC_X0Y41         FDRE                                         r  okHost_inst/delays[10].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452    21.542 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.022    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.877 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.410    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.439 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.859    20.298    okHost_inst/mmcm0_0[0]
    ILOGIC_X0Y41         FDRE                                         r  okHost_inst/delays[10].fdrein0/C
                         clock pessimism              0.000    20.298    
                         clock uncertainty            0.134    20.432    
    ILOGIC_X0Y41         FDRE (Hold_fdre_C_D)         0.068    20.500    okHost_inst/delays[10].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.500    
                         arrival time                          21.088    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 hi_inout[5]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/delays[5].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.277ns  (logic 0.277ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns = ( -0.534 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    W22                                               0.000    20.830 r  hi_inout[5] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHost_inst/delays[5].iobf0/IO
    W22                  IBUF (Prop_ibuf_I_O)         0.277    21.107 r  okHost_inst/delays[5].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.107    okHost_inst/iobf0_hi_datain_5
    ILOGIC_X0Y35         FDRE                                         r  okHost_inst/delays[5].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452    21.542 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.022    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.877 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.410    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.439 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.857    20.296    okHost_inst/mmcm0_0[0]
    ILOGIC_X0Y35         FDRE                                         r  okHost_inst/delays[5].fdrein0/C
                         clock pessimism              0.000    20.296    
                         clock uncertainty            0.134    20.430    
    ILOGIC_X0Y35         FDRE (Hold_fdre_C_D)         0.068    20.498    okHost_inst/delays[5].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.498    
                         arrival time                          21.107    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 hi_inout[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/delays[6].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.279ns  (logic 0.279ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns = ( -0.534 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    W21                                               0.000    20.830 r  hi_inout[6] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHost_inst/delays[6].iobf0/IO
    W21                  IBUF (Prop_ibuf_I_O)         0.279    21.109 r  okHost_inst/delays[6].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.109    okHost_inst/iobf0_hi_datain_6
    ILOGIC_X0Y36         FDRE                                         r  okHost_inst/delays[6].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452    21.542 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.022    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.877 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.410    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.439 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.857    20.296    okHost_inst/mmcm0_0[0]
    ILOGIC_X0Y36         FDRE                                         r  okHost_inst/delays[6].fdrein0/C
                         clock pessimism              0.000    20.296    
                         clock uncertainty            0.134    20.430    
    ILOGIC_X0Y36         FDRE (Hold_fdre_C_D)         0.068    20.498    okHost_inst/delays[6].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.498    
                         arrival time                          21.109    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 hi_inout[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/delays[4].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.283ns  (logic 0.283ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns = ( -0.534 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    AA20                                              0.000    20.830 r  hi_inout[4] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHost_inst/delays[4].iobf0/IO
    AA20                 IBUF (Prop_ibuf_I_O)         0.283    21.113 r  okHost_inst/delays[4].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.113    okHost_inst/iobf0_hi_datain_4
    ILOGIC_X0Y34         FDRE                                         r  okHost_inst/delays[4].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452    21.542 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.022    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.877 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.410    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.439 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.857    20.296    okHost_inst/mmcm0_0[0]
    ILOGIC_X0Y34         FDRE                                         r  okHost_inst/delays[4].fdrein0/C
                         clock pessimism              0.000    20.296    
                         clock uncertainty            0.134    20.430    
    ILOGIC_X0Y34         FDRE (Hold_fdre_C_D)         0.068    20.498    okHost_inst/delays[4].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.498    
                         arrival time                          21.113    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 hi_inout[2]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/delays[2].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.282ns  (logic 0.282ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns = ( -0.536 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    Y22                                               0.000    20.830 r  hi_inout[2] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHost_inst/delays[2].iobf0/IO
    Y22                  IBUF (Prop_ibuf_I_O)         0.282    21.112 r  okHost_inst/delays[2].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.112    okHost_inst/iobf0_hi_datain_2
    ILOGIC_X0Y31         FDRE                                         r  okHost_inst/delays[2].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452    21.542 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.022    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.877 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.410    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.439 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.855    20.294    okHost_inst/mmcm0_0[0]
    ILOGIC_X0Y31         FDRE                                         r  okHost_inst/delays[2].fdrein0/C
                         clock pessimism              0.000    20.294    
                         clock uncertainty            0.134    20.428    
    ILOGIC_X0Y31         FDRE (Hold_fdre_C_D)         0.068    20.496    okHost_inst/delays[2].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.496    
                         arrival time                          21.112    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 hi_inout[3]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/delays[3].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.292ns  (logic 0.292ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns = ( -0.534 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    AA21                                              0.000    20.830 r  hi_inout[3] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHost_inst/delays[3].iobf0/IO
    AA21                 IBUF (Prop_ibuf_I_O)         0.292    21.122 r  okHost_inst/delays[3].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.122    okHost_inst/iobf0_hi_datain_3
    ILOGIC_X0Y33         FDRE                                         r  okHost_inst/delays[3].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452    21.542 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.022    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.877 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.410    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.439 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.857    20.296    okHost_inst/mmcm0_0[0]
    ILOGIC_X0Y33         FDRE                                         r  okHost_inst/delays[3].fdrein0/C
                         clock pessimism              0.000    20.296    
                         clock uncertainty            0.134    20.430    
    ILOGIC_X0Y33         FDRE (Hold_fdre_C_D)         0.068    20.498    okHost_inst/delays[3].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.498    
                         arrival time                          21.122    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 hi_inout[1]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/delays[1].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.294ns  (logic 0.294ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns = ( -0.538 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    AB21                                              0.000    20.830 r  hi_inout[1] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHost_inst/delays[1].iobf0/IO
    AB21                 IBUF (Prop_ibuf_I_O)         0.294    21.124 r  okHost_inst/delays[1].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.124    okHost_inst/iobf0_hi_datain_1
    ILOGIC_X0Y30         FDRE                                         r  okHost_inst/delays[1].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452    21.542 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.022    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.877 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.410    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.439 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.853    20.292    okHost_inst/mmcm0_0[0]
    ILOGIC_X0Y30         FDRE                                         r  okHost_inst/delays[1].fdrein0/C
                         clock pessimism              0.000    20.292    
                         clock uncertainty            0.134    20.426    
    ILOGIC_X0Y30         FDRE (Hold_fdre_C_D)         0.068    20.494    okHost_inst/delays[1].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.494    
                         arrival time                          21.124    
  -------------------------------------------------------------------
                         slack                                  0.630    





---------------------------------------------------------------------------------------------------
From Clock:  clk_20MHz_clk_mmcm
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack       48.648ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.648ns  (required time - arrival time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        1.100ns  (logic 0.478ns (43.438%)  route 0.622ns (56.562%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35                                      0.000     0.000 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.622     1.100    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X11Y35         FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X11Y35         FDRE (Setup_fdre_C_D)       -0.252    49.748    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         49.748    
                         arrival time                          -1.100    
  -------------------------------------------------------------------
                         slack                                 48.648    

Slack (MET) :             48.690ns  (required time - arrival time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        1.042ns  (logic 0.419ns (40.221%)  route 0.623ns (59.779%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39                                       0.000     0.000 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.623     1.042    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X5Y40          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X5Y40          FDRE (Setup_fdre_C_D)       -0.268    49.732    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         49.732    
                         arrival time                          -1.042    
  -------------------------------------------------------------------
                         slack                                 48.690    

Slack (MET) :             48.723ns  (required time - arrival time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        1.029ns  (logic 0.478ns (46.438%)  route 0.551ns (53.562%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35                                      0.000     0.000 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.551     1.029    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X9Y36          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X9Y36          FDRE (Setup_fdre_C_D)       -0.248    49.752    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         49.752    
                         arrival time                          -1.029    
  -------------------------------------------------------------------
                         slack                                 48.723    

Slack (MET) :             48.758ns  (required time - arrival time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        1.020ns  (logic 0.419ns (41.092%)  route 0.601ns (58.908%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39                                       0.000     0.000 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.601     1.020    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[11]
    SLICE_X6Y39          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X6Y39          FDRE (Setup_fdre_C_D)       -0.222    49.778    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                         49.778    
                         arrival time                          -1.020    
  -------------------------------------------------------------------
                         slack                                 48.758    

Slack (MET) :             48.767ns  (required time - arrival time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        1.011ns  (logic 0.419ns (41.452%)  route 0.592ns (58.548%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34                                       0.000     0.000 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.592     1.011    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X8Y34          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X8Y34          FDRE (Setup_fdre_C_D)       -0.222    49.778    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         49.778    
                         arrival time                          -1.011    
  -------------------------------------------------------------------
                         slack                                 48.767    

Slack (MET) :             48.774ns  (required time - arrival time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        1.008ns  (logic 0.419ns (41.575%)  route 0.589ns (58.425%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37                                      0.000     0.000 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X13Y37         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.589     1.008    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X12Y37         FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X12Y37         FDRE (Setup_fdre_C_D)       -0.218    49.782    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         49.782    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                 48.774    

Slack (MET) :             48.840ns  (required time - arrival time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        1.065ns  (logic 0.456ns (42.814%)  route 0.609ns (57.186%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39                                       0.000     0.000 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.609     1.065    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X5Y39          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X5Y39          FDRE (Setup_fdre_C_D)       -0.095    49.905    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         49.905    
                         arrival time                          -1.065    
  -------------------------------------------------------------------
                         slack                                 48.840    

Slack (MET) :             48.863ns  (required time - arrival time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        1.042ns  (logic 0.456ns (43.745%)  route 0.586ns (56.255%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39                                       0.000     0.000 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.586     1.042    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[10]
    SLICE_X3Y38          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X3Y38          FDRE (Setup_fdre_C_D)       -0.095    49.905    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                         49.905    
                         arrival time                          -1.042    
  -------------------------------------------------------------------
                         slack                                 48.863    

Slack (MET) :             48.887ns  (required time - arrival time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        1.018ns  (logic 0.456ns (44.797%)  route 0.562ns (55.203%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34                                       0.000     0.000 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.562     1.018    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X9Y33          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X9Y33          FDRE (Setup_fdre_C_D)       -0.095    49.905    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         49.905    
                         arrival time                          -1.018    
  -------------------------------------------------------------------
                         slack                                 48.887    

Slack (MET) :             48.906ns  (required time - arrival time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        1.047ns  (logic 0.456ns (43.545%)  route 0.591ns (56.455%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40                                       0.000     0.000 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[13]/C
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[13]/Q
                         net (fo=1, routed)           0.591     1.047    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[13]
    SLICE_X6Y40          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X6Y40          FDRE (Setup_fdre_C_D)       -0.047    49.953    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][13]
  -------------------------------------------------------------------
                         required time                         49.953    
                         arrival time                          -1.047    
  -------------------------------------------------------------------
                         slack                                 48.906    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  clk_20MHz_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       19.463ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.463ns  (required time - arrival time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (MaxDelay Path 20.830ns)
  Data Path Delay:        1.152ns  (logic 0.419ns (36.377%)  route 0.733ns (63.623%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.830ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37                                      0.000     0.000 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.733     1.152    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[11]
    SLICE_X10Y37         FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.830    20.830    
    SLICE_X10Y37         FDRE (Setup_fdre_C_D)       -0.215    20.615    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                         20.615    
                         arrival time                          -1.152    
  -------------------------------------------------------------------
                         slack                                 19.463    

Slack (MET) :             19.514ns  (required time - arrival time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (MaxDelay Path 20.830ns)
  Data Path Delay:        1.052ns  (logic 0.478ns (45.453%)  route 0.574ns (54.547%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.830ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36                                      0.000     0.000 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.574     1.052    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X13Y36         FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.830    20.830    
    SLICE_X13Y36         FDRE (Setup_fdre_C_D)       -0.264    20.566    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         20.566    
                         arrival time                          -1.052    
  -------------------------------------------------------------------
                         slack                                 19.514    

Slack (MET) :             19.525ns  (required time - arrival time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (MaxDelay Path 20.830ns)
  Data Path Delay:        1.087ns  (logic 0.478ns (43.979%)  route 0.609ns (56.021%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.830ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37                                      0.000     0.000 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.609     1.087    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X14Y38         FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.830    20.830    
    SLICE_X14Y38         FDRE (Setup_fdre_C_D)       -0.218    20.612    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         20.612    
                         arrival time                          -1.087    
  -------------------------------------------------------------------
                         slack                                 19.525    

Slack (MET) :             19.563ns  (required time - arrival time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (MaxDelay Path 20.830ns)
  Data Path Delay:        1.001ns  (logic 0.419ns (41.875%)  route 0.582ns (58.125%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.830ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37                                      0.000     0.000 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.582     1.001    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X11Y36         FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.830    20.830    
    SLICE_X11Y36         FDRE (Setup_fdre_C_D)       -0.266    20.564    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         20.564    
                         arrival time                          -1.001    
  -------------------------------------------------------------------
                         slack                                 19.563    

Slack (MET) :             19.603ns  (required time - arrival time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (MaxDelay Path 20.830ns)
  Data Path Delay:        1.007ns  (logic 0.419ns (41.616%)  route 0.588ns (58.384%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.830ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37                                      0.000     0.000 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.588     1.007    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X10Y37         FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.830    20.830    
    SLICE_X10Y37         FDRE (Setup_fdre_C_D)       -0.220    20.610    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         20.610    
                         arrival time                          -1.007    
  -------------------------------------------------------------------
                         slack                                 19.603    

Slack (MET) :             19.613ns  (required time - arrival time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (MaxDelay Path 20.830ns)
  Data Path Delay:        1.124ns  (logic 0.518ns (46.070%)  route 0.606ns (53.930%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.830ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36                                      0.000     0.000 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.606     1.124    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X13Y36         FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.830    20.830    
    SLICE_X13Y36         FDRE (Setup_fdre_C_D)       -0.093    20.737    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         20.737    
                         arrival time                          -1.124    
  -------------------------------------------------------------------
                         slack                                 19.613    

Slack (MET) :             19.635ns  (required time - arrival time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (MaxDelay Path 20.830ns)
  Data Path Delay:        0.973ns  (logic 0.478ns (49.102%)  route 0.495ns (50.898%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.830ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37                                      0.000     0.000 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.495     0.973    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X14Y38         FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.830    20.830    
    SLICE_X14Y38         FDRE (Setup_fdre_C_D)       -0.222    20.608    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         20.608    
                         arrival time                          -0.973    
  -------------------------------------------------------------------
                         slack                                 19.635    

Slack (MET) :             19.647ns  (required time - arrival time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (MaxDelay Path 20.830ns)
  Data Path Delay:        1.088ns  (logic 0.518ns (47.614%)  route 0.570ns (52.386%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.830ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37                                      0.000     0.000 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.570     1.088    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X13Y36         FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.830    20.830    
    SLICE_X13Y36         FDRE (Setup_fdre_C_D)       -0.095    20.735    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         20.735    
                         arrival time                          -1.088    
  -------------------------------------------------------------------
                         slack                                 19.647    

Slack (MET) :             19.684ns  (required time - arrival time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (MaxDelay Path 20.830ns)
  Data Path Delay:        1.103ns  (logic 0.518ns (46.966%)  route 0.585ns (53.034%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.830ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34                                      0.000     0.000 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/C
    SLICE_X10Y34         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/Q
                         net (fo=1, routed)           0.585     1.103    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[13]
    SLICE_X10Y36         FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.830    20.830    
    SLICE_X10Y36         FDRE (Setup_fdre_C_D)       -0.043    20.787    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]
  -------------------------------------------------------------------
                         required time                         20.787    
                         arrival time                          -1.103    
  -------------------------------------------------------------------
                         slack                                 19.684    

Slack (MET) :             19.716ns  (required time - arrival time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (MaxDelay Path 20.830ns)
  Data Path Delay:        1.067ns  (logic 0.456ns (42.730%)  route 0.611ns (57.270%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.830ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37                                      0.000     0.000 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.611     1.067    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[10]
    SLICE_X10Y37         FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.830    20.830    
    SLICE_X10Y37         FDRE (Setup_fdre_C_D)       -0.047    20.783    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                         20.783    
                         arrival time                          -1.067    
  -------------------------------------------------------------------
                         slack                                 19.716    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm0_clk0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack       17.758ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.416ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.758ns  (required time - arrival time)
  Source:                 okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[1]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.555ns  (logic 0.580ns (22.698%)  route 1.975ns (77.302%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 19.574 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.848ns = ( -0.588 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.625    -0.588    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X1Y29          FDRE                                         r  okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.456    -0.132 f  okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.656     0.524    okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X1Y29          LUT5 (Prop_lut5_I0_O)        0.124     0.648 f  okHost_inst/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.319     1.968    okHost_inst/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X8Y31          FDCE                                         f  okHost_inst/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.440    19.574    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y31          FDCE                                         r  okHost_inst/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[1]/C
                         clock pessimism              0.563    20.137    
                         clock uncertainty           -0.050    20.087    
    SLICE_X8Y31          FDCE (Recov_fdce_C_CLR)     -0.361    19.726    okHost_inst/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[1]
  -------------------------------------------------------------------
                         required time                         19.726    
                         arrival time                          -1.968    
  -------------------------------------------------------------------
                         slack                                 17.758    

Slack (MET) :             17.758ns  (required time - arrival time)
  Source:                 okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[3]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.555ns  (logic 0.580ns (22.698%)  route 1.975ns (77.302%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 19.574 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.848ns = ( -0.588 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.625    -0.588    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X1Y29          FDRE                                         r  okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.456    -0.132 f  okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.656     0.524    okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X1Y29          LUT5 (Prop_lut5_I0_O)        0.124     0.648 f  okHost_inst/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.319     1.968    okHost_inst/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X8Y31          FDCE                                         f  okHost_inst/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.440    19.574    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y31          FDCE                                         r  okHost_inst/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[3]/C
                         clock pessimism              0.563    20.137    
                         clock uncertainty           -0.050    20.087    
    SLICE_X8Y31          FDCE (Recov_fdce_C_CLR)     -0.361    19.726    okHost_inst/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[3]
  -------------------------------------------------------------------
                         required time                         19.726    
                         arrival time                          -1.968    
  -------------------------------------------------------------------
                         slack                                 17.758    

Slack (MET) :             17.800ns  (required time - arrival time)
  Source:                 okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[0]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.555ns  (logic 0.580ns (22.698%)  route 1.975ns (77.302%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 19.574 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.848ns = ( -0.588 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.625    -0.588    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X1Y29          FDRE                                         r  okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.456    -0.132 f  okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.656     0.524    okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X1Y29          LUT5 (Prop_lut5_I0_O)        0.124     0.648 f  okHost_inst/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.319     1.968    okHost_inst/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X8Y31          FDCE                                         f  okHost_inst/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.440    19.574    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y31          FDCE                                         r  okHost_inst/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[0]/C
                         clock pessimism              0.563    20.137    
                         clock uncertainty           -0.050    20.087    
    SLICE_X8Y31          FDCE (Recov_fdce_C_CLR)     -0.319    19.768    okHost_inst/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[0]
  -------------------------------------------------------------------
                         required time                         19.768    
                         arrival time                          -1.968    
  -------------------------------------------------------------------
                         slack                                 17.800    

Slack (MET) :             17.800ns  (required time - arrival time)
  Source:                 okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[2]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.555ns  (logic 0.580ns (22.698%)  route 1.975ns (77.302%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 19.574 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.848ns = ( -0.588 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.625    -0.588    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X1Y29          FDRE                                         r  okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.456    -0.132 f  okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.656     0.524    okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X1Y29          LUT5 (Prop_lut5_I0_O)        0.124     0.648 f  okHost_inst/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.319     1.968    okHost_inst/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X8Y31          FDCE                                         f  okHost_inst/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.440    19.574    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y31          FDCE                                         r  okHost_inst/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[2]/C
                         clock pessimism              0.563    20.137    
                         clock uncertainty           -0.050    20.087    
    SLICE_X8Y31          FDCE (Recov_fdce_C_CLR)     -0.319    19.768    okHost_inst/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[2]
  -------------------------------------------------------------------
                         required time                         19.768    
                         arrival time                          -1.968    
  -------------------------------------------------------------------
                         slack                                 17.800    

Slack (MET) :             17.977ns  (required time - arrival time)
  Source:                 okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.401ns  (logic 0.773ns (32.193%)  route 1.628ns (67.807%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 19.640 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.844ns = ( -0.584 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.629    -0.584    okHost_inst/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X2Y17          FDRE                                         r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.478    -0.106 r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.748    okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X2Y17          LUT2 (Prop_lut2_I1_O)        0.295     1.043 f  okHost_inst/core0/core0/a0/cb0/U0/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.775     1.817    okHost_inst/core0/core0/a0/cb0/U0/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X7Y19          FDPE                                         f  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.506    19.640    okHost_inst/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X7Y19          FDPE                                         r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.563    20.203    
                         clock uncertainty           -0.050    20.153    
    SLICE_X7Y19          FDPE (Recov_fdpe_C_PRE)     -0.359    19.794    okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.794    
                         arrival time                          -1.817    
  -------------------------------------------------------------------
                         slack                                 17.977    

Slack (MET) :             17.977ns  (required time - arrival time)
  Source:                 okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.401ns  (logic 0.773ns (32.193%)  route 1.628ns (67.807%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 19.640 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.844ns = ( -0.584 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.629    -0.584    okHost_inst/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X2Y17          FDRE                                         r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.478    -0.106 r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.748    okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X2Y17          LUT2 (Prop_lut2_I1_O)        0.295     1.043 f  okHost_inst/core0/core0/a0/cb0/U0/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.775     1.817    okHost_inst/core0/core0/a0/cb0/U0/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X7Y19          FDPE                                         f  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.506    19.640    okHost_inst/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X7Y19          FDPE                                         r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.563    20.203    
                         clock uncertainty           -0.050    20.153    
    SLICE_X7Y19          FDPE (Recov_fdpe_C_PRE)     -0.359    19.794    okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.794    
                         arrival time                          -1.817    
  -------------------------------------------------------------------
                         slack                                 17.977    

Slack (MET) :             17.977ns  (required time - arrival time)
  Source:                 okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.401ns  (logic 0.773ns (32.193%)  route 1.628ns (67.807%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 19.640 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.844ns = ( -0.584 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.629    -0.584    okHost_inst/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X2Y17          FDRE                                         r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.478    -0.106 r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.748    okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X2Y17          LUT2 (Prop_lut2_I1_O)        0.295     1.043 f  okHost_inst/core0/core0/a0/cb0/U0/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.775     1.817    okHost_inst/core0/core0/a0/cb0/U0/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X7Y19          FDPE                                         f  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.506    19.640    okHost_inst/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X7Y19          FDPE                                         r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.563    20.203    
                         clock uncertainty           -0.050    20.153    
    SLICE_X7Y19          FDPE (Recov_fdpe_C_PRE)     -0.359    19.794    okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.794    
                         arrival time                          -1.817    
  -------------------------------------------------------------------
                         slack                                 17.977    

Slack (MET) :             18.001ns  (required time - arrival time)
  Source:                 okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[13]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.312ns  (logic 0.580ns (25.089%)  route 1.732ns (74.911%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 19.573 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.848ns = ( -0.588 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.625    -0.588    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X1Y29          FDRE                                         r  okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.456    -0.132 f  okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.656     0.524    okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X1Y29          LUT5 (Prop_lut5_I0_O)        0.124     0.648 f  okHost_inst/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.076     1.724    okHost_inst/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X8Y29          FDPE                                         f  okHost_inst/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.439    19.573    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y29          FDPE                                         r  okHost_inst/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[13]/C
                         clock pessimism              0.563    20.136    
                         clock uncertainty           -0.050    20.086    
    SLICE_X8Y29          FDPE (Recov_fdpe_C_PRE)     -0.361    19.725    okHost_inst/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[13]
  -------------------------------------------------------------------
                         required time                         19.725    
                         arrival time                          -1.724    
  -------------------------------------------------------------------
                         slack                                 18.001    

Slack (MET) :             18.001ns  (required time - arrival time)
  Source:                 okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[18]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.312ns  (logic 0.580ns (25.089%)  route 1.732ns (74.911%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 19.573 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.848ns = ( -0.588 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.625    -0.588    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X1Y29          FDRE                                         r  okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.456    -0.132 f  okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.656     0.524    okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X1Y29          LUT5 (Prop_lut5_I0_O)        0.124     0.648 f  okHost_inst/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.076     1.724    okHost_inst/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X8Y29          FDPE                                         f  okHost_inst/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[18]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.439    19.573    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y29          FDPE                                         r  okHost_inst/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[18]/C
                         clock pessimism              0.563    20.136    
                         clock uncertainty           -0.050    20.086    
    SLICE_X8Y29          FDPE (Recov_fdpe_C_PRE)     -0.361    19.725    okHost_inst/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[18]
  -------------------------------------------------------------------
                         required time                         19.725    
                         arrival time                          -1.724    
  -------------------------------------------------------------------
                         slack                                 18.001    

Slack (MET) :             18.005ns  (required time - arrival time)
  Source:                 okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[11]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.304ns  (logic 0.580ns (25.169%)  route 1.724ns (74.831%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 19.570 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.848ns = ( -0.588 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.625    -0.588    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X1Y29          FDRE                                         r  okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.456    -0.132 f  okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.656     0.524    okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X1Y29          LUT5 (Prop_lut5_I0_O)        0.124     0.648 f  okHost_inst/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.068     1.717    okHost_inst/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X8Y27          FDPE                                         f  okHost_inst/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.436    19.570    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y27          FDPE                                         r  okHost_inst/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[11]/C
                         clock pessimism              0.563    20.133    
                         clock uncertainty           -0.050    20.083    
    SLICE_X8Y27          FDPE (Recov_fdpe_C_PRE)     -0.361    19.722    okHost_inst/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[11]
  -------------------------------------------------------------------
                         required time                         19.722    
                         arrival time                          -1.717    
  -------------------------------------------------------------------
                         slack                                 18.005    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.905%)  route 0.177ns (58.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns = ( -0.535 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.557ns = ( -0.297 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.587    -0.297    okHost_inst/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y17          FDPE                                         r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDPE (Prop_fdpe_C_Q)         0.128    -0.169 f  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.177     0.009    okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2
    SLICE_X6Y17          FDPE                                         f  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.712 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.192    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.953 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.420    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.391 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.856    -0.535    okHost_inst/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y17          FDPE                                         r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.252    -0.283    
    SLICE_X6Y17          FDPE (Remov_fdpe_C_PRE)     -0.125    -0.408    okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.905%)  route 0.177ns (58.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns = ( -0.535 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.557ns = ( -0.297 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.587    -0.297    okHost_inst/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y17          FDPE                                         r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDPE (Prop_fdpe_C_Q)         0.128    -0.169 f  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.177     0.009    okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2
    SLICE_X6Y17          FDPE                                         f  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.712 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.192    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.953 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.420    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.391 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.856    -0.535    okHost_inst/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y17          FDPE                                         r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.252    -0.283    
    SLICE_X6Y17          FDPE (Remov_fdpe_C_PRE)     -0.125    -0.408    okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.293ns  (logic 0.128ns (43.640%)  route 0.165ns (56.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns = ( -0.533 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.555ns = ( -0.295 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.589    -0.295    okHost_inst/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y17          FDPE                                         r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDPE (Prop_fdpe_C_Q)         0.128    -0.167 f  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.165    -0.002    okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X1Y17          FDPE                                         f  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.712 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.192    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.953 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.420    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.391 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.858    -0.533    okHost_inst/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X1Y17          FDPE                                         r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.252    -0.281    
    SLICE_X1Y17          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.430    okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.002    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.611%)  route 0.195ns (60.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns = ( -0.534 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.555ns = ( -0.295 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.589    -0.295    okHost_inst/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y17          FDPE                                         r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDPE (Prop_fdpe_C_Q)         0.128    -0.167 f  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.195     0.028    okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y18          FDPE                                         f  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.712 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.192    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.953 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.420    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.391 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.857    -0.534    okHost_inst/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X2Y18          FDPE                                         r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.252    -0.282    
    SLICE_X2Y18          FDPE (Remov_fdpe_C_PRE)     -0.124    -0.406    okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.529%)  route 0.267ns (65.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( -0.565 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.559ns = ( -0.299 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.585    -0.299    okHost_inst/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X7Y19          FDPE                                         r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDPE (Prop_fdpe_C_Q)         0.141    -0.158 f  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.267     0.109    okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]
    SLICE_X8Y19          FDCE                                         f  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.712 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.192    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.953 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.420    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.391 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.826    -0.565    okHost_inst/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y19          FDCE                                         r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.273    -0.292    
    SLICE_X8Y19          FDCE (Remov_fdce_C_CLR)     -0.067    -0.359    okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.529%)  route 0.267ns (65.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( -0.565 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.559ns = ( -0.299 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.585    -0.299    okHost_inst/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X7Y19          FDPE                                         r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDPE (Prop_fdpe_C_Q)         0.141    -0.158 f  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.267     0.109    okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]
    SLICE_X8Y19          FDCE                                         f  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.712 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.192    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.953 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.420    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.391 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.826    -0.565    okHost_inst/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y19          FDCE                                         r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.273    -0.292    
    SLICE_X8Y19          FDCE (Remov_fdce_C_CLR)     -0.067    -0.359    okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.529%)  route 0.267ns (65.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( -0.565 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.559ns = ( -0.299 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.585    -0.299    okHost_inst/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X7Y19          FDPE                                         r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDPE (Prop_fdpe_C_Q)         0.141    -0.158 f  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.267     0.109    okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]
    SLICE_X8Y19          FDCE                                         f  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.712 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.192    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.953 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.420    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.391 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.826    -0.565    okHost_inst/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y19          FDCE                                         r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.273    -0.292    
    SLICE_X8Y19          FDCE (Remov_fdce_C_CLR)     -0.067    -0.359    okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.529%)  route 0.267ns (65.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( -0.565 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.559ns = ( -0.299 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.585    -0.299    okHost_inst/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X7Y19          FDPE                                         r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDPE (Prop_fdpe_C_Q)         0.141    -0.158 f  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.267     0.109    okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]
    SLICE_X8Y19          FDCE                                         f  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.712 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.192    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.953 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.420    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.391 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.826    -0.565    okHost_inst/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y19          FDCE                                         r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.273    -0.292    
    SLICE_X8Y19          FDCE (Remov_fdce_C_CLR)     -0.067    -0.359    okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.529%)  route 0.267ns (65.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( -0.565 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.559ns = ( -0.299 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.585    -0.299    okHost_inst/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X7Y19          FDPE                                         r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDPE (Prop_fdpe_C_Q)         0.141    -0.158 f  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.267     0.109    okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]
    SLICE_X8Y19          FDCE                                         f  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.712 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.192    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.953 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.420    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.391 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.826    -0.565    okHost_inst/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y19          FDCE                                         r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.273    -0.292    
    SLICE_X8Y19          FDCE (Remov_fdce_C_CLR)     -0.067    -0.359    okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.529%)  route 0.267ns (65.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( -0.565 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.559ns = ( -0.299 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.585    -0.299    okHost_inst/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X7Y19          FDPE                                         r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDPE (Prop_fdpe_C_Q)         0.141    -0.158 f  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.267     0.109    okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]
    SLICE_X8Y19          FDCE                                         f  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.712 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.192    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.953 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.420    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.391 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.826    -0.565    okHost_inst/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y19          FDCE                                         r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism              0.273    -0.292    
    SLICE_X8Y19          FDCE (Remov_fdce_C_CLR)     -0.067    -0.359    okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.468    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  okHostClk
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        7.741ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.623ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.741ns  (required time - arrival time)
  Source:                 hi_in[5]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[25]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        4.640ns  (logic 1.633ns (35.197%)  route 3.007ns (64.803%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( -1.254 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    AB20                                              0.000     6.700 f  hi_in[5] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[5]
    AB20                 IBUF (Prop_ibuf_I_O)         1.509     8.209 f  hi_in_IBUF[5]_inst/O
                         net (fo=13, routed)          1.672     9.881    okHost_inst/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[1]
    SLICE_X1Y29          LUT4 (Prop_lut4_I1_O)        0.124    10.005 f  okHost_inst/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=93, routed)          1.335    11.340    okHost_inst/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X14Y32         FDCE                                         f  okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.442    19.576    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X14Y32         FDCE                                         r  okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[25]/C
                         clock pessimism              0.000    19.576    
                         clock uncertainty           -0.134    19.442    
    SLICE_X14Y32         FDCE (Recov_fdce_C_CLR)     -0.361    19.081    okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[25]
  -------------------------------------------------------------------
                         required time                         19.081    
                         arrival time                         -11.340    
  -------------------------------------------------------------------
                         slack                                  7.741    

Slack (MET) :             7.741ns  (required time - arrival time)
  Source:                 hi_in[5]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[26]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        4.640ns  (logic 1.633ns (35.197%)  route 3.007ns (64.803%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( -1.254 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    AB20                                              0.000     6.700 f  hi_in[5] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[5]
    AB20                 IBUF (Prop_ibuf_I_O)         1.509     8.209 f  hi_in_IBUF[5]_inst/O
                         net (fo=13, routed)          1.672     9.881    okHost_inst/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[1]
    SLICE_X1Y29          LUT4 (Prop_lut4_I1_O)        0.124    10.005 f  okHost_inst/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=93, routed)          1.335    11.340    okHost_inst/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X14Y32         FDCE                                         f  okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.442    19.576    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X14Y32         FDCE                                         r  okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[26]/C
                         clock pessimism              0.000    19.576    
                         clock uncertainty           -0.134    19.442    
    SLICE_X14Y32         FDCE (Recov_fdce_C_CLR)     -0.361    19.081    okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[26]
  -------------------------------------------------------------------
                         required time                         19.081    
                         arrival time                         -11.340    
  -------------------------------------------------------------------
                         slack                                  7.741    

Slack (MET) :             7.757ns  (required time - arrival time)
  Source:                 hi_in[5]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[1]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        4.622ns  (logic 1.633ns (35.332%)  route 2.989ns (64.668%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( -1.256 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    AB20                                              0.000     6.700 f  hi_in[5] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[5]
    AB20                 IBUF (Prop_ibuf_I_O)         1.509     8.209 f  hi_in_IBUF[5]_inst/O
                         net (fo=13, routed)          1.670     9.879    okHost_inst/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[1]
    SLICE_X1Y29          LUT5 (Prop_lut5_I2_O)        0.124    10.003 f  okHost_inst/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.319    11.322    okHost_inst/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X8Y31          FDCE                                         f  okHost_inst/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.440    19.574    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y31          FDCE                                         r  okHost_inst/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[1]/C
                         clock pessimism              0.000    19.574    
                         clock uncertainty           -0.134    19.440    
    SLICE_X8Y31          FDCE (Recov_fdce_C_CLR)     -0.361    19.079    okHost_inst/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[1]
  -------------------------------------------------------------------
                         required time                         19.079    
                         arrival time                         -11.322    
  -------------------------------------------------------------------
                         slack                                  7.757    

Slack (MET) :             7.757ns  (required time - arrival time)
  Source:                 hi_in[5]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[3]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        4.622ns  (logic 1.633ns (35.332%)  route 2.989ns (64.668%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( -1.256 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    AB20                                              0.000     6.700 f  hi_in[5] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[5]
    AB20                 IBUF (Prop_ibuf_I_O)         1.509     8.209 f  hi_in_IBUF[5]_inst/O
                         net (fo=13, routed)          1.670     9.879    okHost_inst/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[1]
    SLICE_X1Y29          LUT5 (Prop_lut5_I2_O)        0.124    10.003 f  okHost_inst/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.319    11.322    okHost_inst/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X8Y31          FDCE                                         f  okHost_inst/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.440    19.574    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y31          FDCE                                         r  okHost_inst/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[3]/C
                         clock pessimism              0.000    19.574    
                         clock uncertainty           -0.134    19.440    
    SLICE_X8Y31          FDCE (Recov_fdce_C_CLR)     -0.361    19.079    okHost_inst/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[3]
  -------------------------------------------------------------------
                         required time                         19.079    
                         arrival time                         -11.322    
  -------------------------------------------------------------------
                         slack                                  7.757    

Slack (MET) :             7.757ns  (required time - arrival time)
  Source:                 hi_in[5]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[2]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        4.627ns  (logic 1.633ns (35.300%)  route 2.994ns (64.700%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( -1.251 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    AB20                                              0.000     6.700 f  hi_in[5] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[5]
    AB20                 IBUF (Prop_ibuf_I_O)         1.509     8.209 f  hi_in_IBUF[5]_inst/O
                         net (fo=13, routed)          1.672     9.881    okHost_inst/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[1]
    SLICE_X1Y29          LUT4 (Prop_lut4_I1_O)        0.124    10.005 f  okHost_inst/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=93, routed)          1.321    11.327    okHost_inst/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X14Y35         FDPE                                         f  okHost_inst/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.445    19.579    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X14Y35         FDPE                                         r  okHost_inst/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[2]/C
                         clock pessimism              0.000    19.579    
                         clock uncertainty           -0.134    19.445    
    SLICE_X14Y35         FDPE (Recov_fdpe_C_PRE)     -0.361    19.084    okHost_inst/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[2]
  -------------------------------------------------------------------
                         required time                         19.084    
                         arrival time                         -11.327    
  -------------------------------------------------------------------
                         slack                                  7.757    

Slack (MET) :             7.783ns  (required time - arrival time)
  Source:                 hi_in[5]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[21]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        4.640ns  (logic 1.633ns (35.197%)  route 3.007ns (64.803%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( -1.254 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    AB20                                              0.000     6.700 f  hi_in[5] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[5]
    AB20                 IBUF (Prop_ibuf_I_O)         1.509     8.209 f  hi_in_IBUF[5]_inst/O
                         net (fo=13, routed)          1.672     9.881    okHost_inst/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[1]
    SLICE_X1Y29          LUT4 (Prop_lut4_I1_O)        0.124    10.005 f  okHost_inst/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=93, routed)          1.335    11.340    okHost_inst/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X14Y32         FDCE                                         f  okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.442    19.576    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X14Y32         FDCE                                         r  okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[21]/C
                         clock pessimism              0.000    19.576    
                         clock uncertainty           -0.134    19.442    
    SLICE_X14Y32         FDCE (Recov_fdce_C_CLR)     -0.319    19.123    okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[21]
  -------------------------------------------------------------------
                         required time                         19.123    
                         arrival time                         -11.340    
  -------------------------------------------------------------------
                         slack                                  7.783    

Slack (MET) :             7.783ns  (required time - arrival time)
  Source:                 hi_in[5]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[22]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        4.640ns  (logic 1.633ns (35.197%)  route 3.007ns (64.803%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( -1.254 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    AB20                                              0.000     6.700 f  hi_in[5] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[5]
    AB20                 IBUF (Prop_ibuf_I_O)         1.509     8.209 f  hi_in_IBUF[5]_inst/O
                         net (fo=13, routed)          1.672     9.881    okHost_inst/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[1]
    SLICE_X1Y29          LUT4 (Prop_lut4_I1_O)        0.124    10.005 f  okHost_inst/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=93, routed)          1.335    11.340    okHost_inst/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X14Y32         FDCE                                         f  okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.442    19.576    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X14Y32         FDCE                                         r  okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[22]/C
                         clock pessimism              0.000    19.576    
                         clock uncertainty           -0.134    19.442    
    SLICE_X14Y32         FDCE (Recov_fdce_C_CLR)     -0.319    19.123    okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[22]
  -------------------------------------------------------------------
                         required time                         19.123    
                         arrival time                         -11.340    
  -------------------------------------------------------------------
                         slack                                  7.783    

Slack (MET) :             7.783ns  (required time - arrival time)
  Source:                 hi_in[5]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[23]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        4.640ns  (logic 1.633ns (35.197%)  route 3.007ns (64.803%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( -1.254 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    AB20                                              0.000     6.700 f  hi_in[5] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[5]
    AB20                 IBUF (Prop_ibuf_I_O)         1.509     8.209 f  hi_in_IBUF[5]_inst/O
                         net (fo=13, routed)          1.672     9.881    okHost_inst/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[1]
    SLICE_X1Y29          LUT4 (Prop_lut4_I1_O)        0.124    10.005 f  okHost_inst/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=93, routed)          1.335    11.340    okHost_inst/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X14Y32         FDCE                                         f  okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.442    19.576    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X14Y32         FDCE                                         r  okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[23]/C
                         clock pessimism              0.000    19.576    
                         clock uncertainty           -0.134    19.442    
    SLICE_X14Y32         FDCE (Recov_fdce_C_CLR)     -0.319    19.123    okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[23]
  -------------------------------------------------------------------
                         required time                         19.123    
                         arrival time                         -11.340    
  -------------------------------------------------------------------
                         slack                                  7.783    

Slack (MET) :             7.783ns  (required time - arrival time)
  Source:                 hi_in[5]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[24]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        4.640ns  (logic 1.633ns (35.197%)  route 3.007ns (64.803%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( -1.254 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    AB20                                              0.000     6.700 f  hi_in[5] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[5]
    AB20                 IBUF (Prop_ibuf_I_O)         1.509     8.209 f  hi_in_IBUF[5]_inst/O
                         net (fo=13, routed)          1.672     9.881    okHost_inst/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[1]
    SLICE_X1Y29          LUT4 (Prop_lut4_I1_O)        0.124    10.005 f  okHost_inst/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=93, routed)          1.335    11.340    okHost_inst/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X14Y32         FDCE                                         f  okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.442    19.576    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X14Y32         FDCE                                         r  okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[24]/C
                         clock pessimism              0.000    19.576    
                         clock uncertainty           -0.134    19.442    
    SLICE_X14Y32         FDCE (Recov_fdce_C_CLR)     -0.319    19.123    okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[24]
  -------------------------------------------------------------------
                         required time                         19.123    
                         arrival time                         -11.340    
  -------------------------------------------------------------------
                         slack                                  7.783    

Slack (MET) :             7.799ns  (required time - arrival time)
  Source:                 hi_in[5]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[0]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        4.622ns  (logic 1.633ns (35.332%)  route 2.989ns (64.668%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( -1.256 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    AB20                                              0.000     6.700 f  hi_in[5] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[5]
    AB20                 IBUF (Prop_ibuf_I_O)         1.509     8.209 f  hi_in_IBUF[5]_inst/O
                         net (fo=13, routed)          1.670     9.879    okHost_inst/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[1]
    SLICE_X1Y29          LUT5 (Prop_lut5_I2_O)        0.124    10.003 f  okHost_inst/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.319    11.322    okHost_inst/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X8Y31          FDCE                                         f  okHost_inst/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.440    19.574    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y31          FDCE                                         r  okHost_inst/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[0]/C
                         clock pessimism              0.000    19.574    
                         clock uncertainty           -0.134    19.440    
    SLICE_X8Y31          FDCE (Recov_fdce_C_CLR)     -0.319    19.121    okHost_inst/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[0]
  -------------------------------------------------------------------
                         required time                         19.121    
                         arrival time                         -11.322    
  -------------------------------------------------------------------
                         slack                                  7.799    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.623ns  (arrival time - required time)
  Source:                 hi_in[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[28]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.156ns  (logic 0.297ns (25.674%)  route 0.859ns (74.326%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns = ( -0.535 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    V19                                               0.000    20.830 f  hi_in[6] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[6]
    V19                  IBUF (Prop_ibuf_I_O)         0.252    21.082 f  hi_in_IBUF[6]_inst/O
                         net (fo=12, routed)          0.585    21.667    okHost_inst/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X1Y29          LUT5 (Prop_lut5_I3_O)        0.045    21.712 f  okHost_inst/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.274    21.986    okHost_inst/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X6Y32          FDCE                                         f  okHost_inst/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452    21.542 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.022    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.877 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.410    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.439 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.856    20.295    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y32          FDCE                                         r  okHost_inst/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[28]/C
                         clock pessimism              0.000    20.295    
                         clock uncertainty            0.134    20.429    
    SLICE_X6Y32          FDCE (Remov_fdce_C_CLR)     -0.067    20.362    okHost_inst/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[28]
  -------------------------------------------------------------------
                         required time                        -20.362    
                         arrival time                          21.986    
  -------------------------------------------------------------------
                         slack                                  1.623    

Slack (MET) :             1.623ns  (arrival time - required time)
  Source:                 hi_in[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[29]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.156ns  (logic 0.297ns (25.674%)  route 0.859ns (74.326%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns = ( -0.535 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    V19                                               0.000    20.830 f  hi_in[6] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[6]
    V19                  IBUF (Prop_ibuf_I_O)         0.252    21.082 f  hi_in_IBUF[6]_inst/O
                         net (fo=12, routed)          0.585    21.667    okHost_inst/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X1Y29          LUT5 (Prop_lut5_I3_O)        0.045    21.712 f  okHost_inst/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.274    21.986    okHost_inst/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X6Y32          FDCE                                         f  okHost_inst/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452    21.542 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.022    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.877 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.410    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.439 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.856    20.295    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y32          FDCE                                         r  okHost_inst/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[29]/C
                         clock pessimism              0.000    20.295    
                         clock uncertainty            0.134    20.429    
    SLICE_X6Y32          FDCE (Remov_fdce_C_CLR)     -0.067    20.362    okHost_inst/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[29]
  -------------------------------------------------------------------
                         required time                        -20.362    
                         arrival time                          21.986    
  -------------------------------------------------------------------
                         slack                                  1.623    

Slack (MET) :             1.623ns  (arrival time - required time)
  Source:                 hi_in[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[30]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.156ns  (logic 0.297ns (25.674%)  route 0.859ns (74.326%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns = ( -0.535 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    V19                                               0.000    20.830 f  hi_in[6] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[6]
    V19                  IBUF (Prop_ibuf_I_O)         0.252    21.082 f  hi_in_IBUF[6]_inst/O
                         net (fo=12, routed)          0.585    21.667    okHost_inst/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X1Y29          LUT5 (Prop_lut5_I3_O)        0.045    21.712 f  okHost_inst/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.274    21.986    okHost_inst/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X6Y32          FDCE                                         f  okHost_inst/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452    21.542 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.022    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.877 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.410    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.439 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.856    20.295    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y32          FDCE                                         r  okHost_inst/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[30]/C
                         clock pessimism              0.000    20.295    
                         clock uncertainty            0.134    20.429    
    SLICE_X6Y32          FDCE (Remov_fdce_C_CLR)     -0.067    20.362    okHost_inst/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[30]
  -------------------------------------------------------------------
                         required time                        -20.362    
                         arrival time                          21.986    
  -------------------------------------------------------------------
                         slack                                  1.623    

Slack (MET) :             1.623ns  (arrival time - required time)
  Source:                 hi_in[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[31]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.156ns  (logic 0.297ns (25.674%)  route 0.859ns (74.326%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns = ( -0.535 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    V19                                               0.000    20.830 f  hi_in[6] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[6]
    V19                  IBUF (Prop_ibuf_I_O)         0.252    21.082 f  hi_in_IBUF[6]_inst/O
                         net (fo=12, routed)          0.585    21.667    okHost_inst/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X1Y29          LUT5 (Prop_lut5_I3_O)        0.045    21.712 f  okHost_inst/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.274    21.986    okHost_inst/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X6Y32          FDCE                                         f  okHost_inst/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452    21.542 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.022    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.877 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.410    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.439 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.856    20.295    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y32          FDCE                                         r  okHost_inst/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[31]/C
                         clock pessimism              0.000    20.295    
                         clock uncertainty            0.134    20.429    
    SLICE_X6Y32          FDCE (Remov_fdce_C_CLR)     -0.067    20.362    okHost_inst/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[31]
  -------------------------------------------------------------------
                         required time                        -20.362    
                         arrival time                          21.986    
  -------------------------------------------------------------------
                         slack                                  1.623    

Slack (MET) :             1.627ns  (arrival time - required time)
  Source:                 hi_in[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[12]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.155ns  (logic 0.297ns (25.690%)  route 0.858ns (74.310%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns = ( -0.539 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    V19                                               0.000    20.830 f  hi_in[6] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[6]
    V19                  IBUF (Prop_ibuf_I_O)         0.252    21.082 f  hi_in_IBUF[6]_inst/O
                         net (fo=12, routed)          0.585    21.667    okHost_inst/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X1Y29          LUT5 (Prop_lut5_I3_O)        0.045    21.712 f  okHost_inst/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.273    21.985    okHost_inst/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X6Y28          FDCE                                         f  okHost_inst/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452    21.542 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.022    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.877 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.410    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.439 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.852    20.291    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y28          FDCE                                         r  okHost_inst/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[12]/C
                         clock pessimism              0.000    20.291    
                         clock uncertainty            0.134    20.425    
    SLICE_X6Y28          FDCE (Remov_fdce_C_CLR)     -0.067    20.358    okHost_inst/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[12]
  -------------------------------------------------------------------
                         required time                        -20.358    
                         arrival time                          21.985    
  -------------------------------------------------------------------
                         slack                                  1.627    

Slack (MET) :             1.627ns  (arrival time - required time)
  Source:                 hi_in[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[13]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.155ns  (logic 0.297ns (25.690%)  route 0.858ns (74.310%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns = ( -0.539 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    V19                                               0.000    20.830 f  hi_in[6] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[6]
    V19                  IBUF (Prop_ibuf_I_O)         0.252    21.082 f  hi_in_IBUF[6]_inst/O
                         net (fo=12, routed)          0.585    21.667    okHost_inst/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X1Y29          LUT5 (Prop_lut5_I3_O)        0.045    21.712 f  okHost_inst/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.273    21.985    okHost_inst/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X6Y28          FDCE                                         f  okHost_inst/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452    21.542 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.022    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.877 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.410    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.439 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.852    20.291    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y28          FDCE                                         r  okHost_inst/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[13]/C
                         clock pessimism              0.000    20.291    
                         clock uncertainty            0.134    20.425    
    SLICE_X6Y28          FDCE (Remov_fdce_C_CLR)     -0.067    20.358    okHost_inst/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[13]
  -------------------------------------------------------------------
                         required time                        -20.358    
                         arrival time                          21.985    
  -------------------------------------------------------------------
                         slack                                  1.627    

Slack (MET) :             1.627ns  (arrival time - required time)
  Source:                 hi_in[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[14]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.155ns  (logic 0.297ns (25.690%)  route 0.858ns (74.310%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns = ( -0.539 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    V19                                               0.000    20.830 f  hi_in[6] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[6]
    V19                  IBUF (Prop_ibuf_I_O)         0.252    21.082 f  hi_in_IBUF[6]_inst/O
                         net (fo=12, routed)          0.585    21.667    okHost_inst/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X1Y29          LUT5 (Prop_lut5_I3_O)        0.045    21.712 f  okHost_inst/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.273    21.985    okHost_inst/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X6Y28          FDCE                                         f  okHost_inst/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452    21.542 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.022    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.877 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.410    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.439 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.852    20.291    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y28          FDCE                                         r  okHost_inst/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[14]/C
                         clock pessimism              0.000    20.291    
                         clock uncertainty            0.134    20.425    
    SLICE_X6Y28          FDCE (Remov_fdce_C_CLR)     -0.067    20.358    okHost_inst/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[14]
  -------------------------------------------------------------------
                         required time                        -20.358    
                         arrival time                          21.985    
  -------------------------------------------------------------------
                         slack                                  1.627    

Slack (MET) :             1.627ns  (arrival time - required time)
  Source:                 hi_in[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[15]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.155ns  (logic 0.297ns (25.690%)  route 0.858ns (74.310%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns = ( -0.539 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    V19                                               0.000    20.830 f  hi_in[6] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[6]
    V19                  IBUF (Prop_ibuf_I_O)         0.252    21.082 f  hi_in_IBUF[6]_inst/O
                         net (fo=12, routed)          0.585    21.667    okHost_inst/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X1Y29          LUT5 (Prop_lut5_I3_O)        0.045    21.712 f  okHost_inst/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.273    21.985    okHost_inst/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X6Y28          FDCE                                         f  okHost_inst/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452    21.542 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.022    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.877 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.410    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.439 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.852    20.291    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y28          FDCE                                         r  okHost_inst/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[15]/C
                         clock pessimism              0.000    20.291    
                         clock uncertainty            0.134    20.425    
    SLICE_X6Y28          FDCE (Remov_fdce_C_CLR)     -0.067    20.358    okHost_inst/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[15]
  -------------------------------------------------------------------
                         required time                        -20.358    
                         arrival time                          21.985    
  -------------------------------------------------------------------
                         slack                                  1.627    

Slack (MET) :             1.655ns  (arrival time - required time)
  Source:                 hi_in[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[6]/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.155ns  (logic 0.297ns (25.690%)  route 0.858ns (74.310%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns = ( -0.539 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    V19                                               0.000    20.830 f  hi_in[6] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[6]
    V19                  IBUF (Prop_ibuf_I_O)         0.252    21.082 f  hi_in_IBUF[6]_inst/O
                         net (fo=12, routed)          0.585    21.667    okHost_inst/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X1Y29          LUT5 (Prop_lut5_I3_O)        0.045    21.712 f  okHost_inst/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.273    21.985    okHost_inst/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X7Y28          FDPE                                         f  okHost_inst/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452    21.542 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.022    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.877 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.410    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.439 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.852    20.291    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X7Y28          FDPE                                         r  okHost_inst/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[6]/C
                         clock pessimism              0.000    20.291    
                         clock uncertainty            0.134    20.425    
    SLICE_X7Y28          FDPE (Remov_fdpe_C_PRE)     -0.095    20.330    okHost_inst/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[6]
  -------------------------------------------------------------------
                         required time                        -20.330    
                         arrival time                          21.985    
  -------------------------------------------------------------------
                         slack                                  1.655    

Slack (MET) :             1.656ns  (arrival time - required time)
  Source:                 hi_in[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[20]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.186ns  (logic 0.297ns (25.015%)  route 0.889ns (74.985%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns = ( -0.537 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    V19                                               0.000    20.830 f  hi_in[6] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[6]
    V19                  IBUF (Prop_ibuf_I_O)         0.252    21.082 f  hi_in_IBUF[6]_inst/O
                         net (fo=12, routed)          0.585    21.667    okHost_inst/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X1Y29          LUT5 (Prop_lut5_I3_O)        0.045    21.712 f  okHost_inst/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.304    22.016    okHost_inst/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X6Y30          FDCE                                         f  okHost_inst/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452    21.542 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.022    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.877 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.410    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.439 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.854    20.293    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y30          FDCE                                         r  okHost_inst/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[20]/C
                         clock pessimism              0.000    20.293    
                         clock uncertainty            0.134    20.427    
    SLICE_X6Y30          FDCE (Remov_fdce_C_CLR)     -0.067    20.360    okHost_inst/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[20]
  -------------------------------------------------------------------
                         required time                        -20.360    
                         arrival time                          22.016    
  -------------------------------------------------------------------
                         slack                                  1.656    





