// Seed: 1050322052
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  assign module_1.id_20 = 0;
  input wire id_2;
  output wire id_1;
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    output tri0 id_0,
    output wor id_1
    , id_23,
    input wor id_2,
    output supply0 id_3,
    output supply0 id_4,
    input supply1 module_1,
    input tri id_6
    , id_24,
    output tri1 id_7,
    input tri0 id_8,
    input wire id_9,
    input supply0 id_10,
    output tri1 id_11,
    input wand id_12,
    input supply1 id_13,
    input wire id_14,
    output tri1 id_15,
    input wor id_16,
    output supply1 id_17,
    output wor id_18,
    input tri id_19,
    output uwire id_20,
    input tri0 id_21
);
  assign id_18 = -1;
  xor primCall (id_0, id_21, id_24, id_6, id_10, id_19, id_16, id_2, id_9, id_23, id_8, id_12);
  assign id_1 = id_14;
  module_0 modCall_1 (
      id_24,
      id_23,
      id_24,
      id_24,
      id_24,
      id_23,
      id_24
  );
  logic id_25;
endmodule
