
SD_H7_062.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006ec0  08000298  08000298  00010298  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000174  08007158  08007158  00017158  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080072cc  080072cc  000172cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080072d4  080072d4  000172d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080072d8  080072d8  000172d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000014  20000000  080072dc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .RxDecripSection 00000060  20000014  080072f0  00020014  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .TxDecripSection 00000060  20000074  08007350  00020074  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000f3c  200000d4  080073b0  000200d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001010  080073b0  00021010  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000200d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000302e0  00000000  00000000  00020102  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00004e39  00000000  00000000  000503e2  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    000117f5  00000000  00000000  0005521b  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00001280  00000000  00000000  00066a10  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00001a40  00000000  00000000  00067c90  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000b84e  00000000  00000000  000696d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000082f4  00000000  00000000  00074f1e  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007c  00000000  00000000  0007d212  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003658  00000000  00000000  0007d290  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	; (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	; (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	200000d4 	.word	0x200000d4
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08007140 	.word	0x08007140

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	; (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	; (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	; (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	200000d8 	.word	0x200000d8
 80002d4:	08007140 	.word	0x08007140

080002d8 <strlen>:
 80002d8:	4603      	mov	r3, r0
 80002da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002de:	2a00      	cmp	r2, #0
 80002e0:	d1fb      	bne.n	80002da <strlen+0x2>
 80002e2:	1a18      	subs	r0, r3, r0
 80002e4:	3801      	subs	r0, #1
 80002e6:	4770      	bx	lr

080002e8 <__aeabi_uldivmod>:
 80002e8:	b953      	cbnz	r3, 8000300 <__aeabi_uldivmod+0x18>
 80002ea:	b94a      	cbnz	r2, 8000300 <__aeabi_uldivmod+0x18>
 80002ec:	2900      	cmp	r1, #0
 80002ee:	bf08      	it	eq
 80002f0:	2800      	cmpeq	r0, #0
 80002f2:	bf1c      	itt	ne
 80002f4:	f04f 31ff 	movne.w	r1, #4294967295
 80002f8:	f04f 30ff 	movne.w	r0, #4294967295
 80002fc:	f000 b97a 	b.w	80005f4 <__aeabi_idiv0>
 8000300:	f1ad 0c08 	sub.w	ip, sp, #8
 8000304:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000308:	f000 f806 	bl	8000318 <__udivmoddi4>
 800030c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000310:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000314:	b004      	add	sp, #16
 8000316:	4770      	bx	lr

08000318 <__udivmoddi4>:
 8000318:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800031c:	468c      	mov	ip, r1
 800031e:	460d      	mov	r5, r1
 8000320:	4604      	mov	r4, r0
 8000322:	9e08      	ldr	r6, [sp, #32]
 8000324:	2b00      	cmp	r3, #0
 8000326:	d151      	bne.n	80003cc <__udivmoddi4+0xb4>
 8000328:	428a      	cmp	r2, r1
 800032a:	4617      	mov	r7, r2
 800032c:	d96d      	bls.n	800040a <__udivmoddi4+0xf2>
 800032e:	fab2 fe82 	clz	lr, r2
 8000332:	f1be 0f00 	cmp.w	lr, #0
 8000336:	d00b      	beq.n	8000350 <__udivmoddi4+0x38>
 8000338:	f1ce 0c20 	rsb	ip, lr, #32
 800033c:	fa01 f50e 	lsl.w	r5, r1, lr
 8000340:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000344:	fa02 f70e 	lsl.w	r7, r2, lr
 8000348:	ea4c 0c05 	orr.w	ip, ip, r5
 800034c:	fa00 f40e 	lsl.w	r4, r0, lr
 8000350:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000354:	0c25      	lsrs	r5, r4, #16
 8000356:	fbbc f8fa 	udiv	r8, ip, sl
 800035a:	fa1f f987 	uxth.w	r9, r7
 800035e:	fb0a cc18 	mls	ip, sl, r8, ip
 8000362:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000366:	fb08 f309 	mul.w	r3, r8, r9
 800036a:	42ab      	cmp	r3, r5
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x6c>
 800036e:	19ed      	adds	r5, r5, r7
 8000370:	f108 32ff 	add.w	r2, r8, #4294967295
 8000374:	f080 8123 	bcs.w	80005be <__udivmoddi4+0x2a6>
 8000378:	42ab      	cmp	r3, r5
 800037a:	f240 8120 	bls.w	80005be <__udivmoddi4+0x2a6>
 800037e:	f1a8 0802 	sub.w	r8, r8, #2
 8000382:	443d      	add	r5, r7
 8000384:	1aed      	subs	r5, r5, r3
 8000386:	b2a4      	uxth	r4, r4
 8000388:	fbb5 f0fa 	udiv	r0, r5, sl
 800038c:	fb0a 5510 	mls	r5, sl, r0, r5
 8000390:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000394:	fb00 f909 	mul.w	r9, r0, r9
 8000398:	45a1      	cmp	r9, r4
 800039a:	d909      	bls.n	80003b0 <__udivmoddi4+0x98>
 800039c:	19e4      	adds	r4, r4, r7
 800039e:	f100 33ff 	add.w	r3, r0, #4294967295
 80003a2:	f080 810a 	bcs.w	80005ba <__udivmoddi4+0x2a2>
 80003a6:	45a1      	cmp	r9, r4
 80003a8:	f240 8107 	bls.w	80005ba <__udivmoddi4+0x2a2>
 80003ac:	3802      	subs	r0, #2
 80003ae:	443c      	add	r4, r7
 80003b0:	eba4 0409 	sub.w	r4, r4, r9
 80003b4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003b8:	2100      	movs	r1, #0
 80003ba:	2e00      	cmp	r6, #0
 80003bc:	d061      	beq.n	8000482 <__udivmoddi4+0x16a>
 80003be:	fa24 f40e 	lsr.w	r4, r4, lr
 80003c2:	2300      	movs	r3, #0
 80003c4:	6034      	str	r4, [r6, #0]
 80003c6:	6073      	str	r3, [r6, #4]
 80003c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d907      	bls.n	80003e0 <__udivmoddi4+0xc8>
 80003d0:	2e00      	cmp	r6, #0
 80003d2:	d054      	beq.n	800047e <__udivmoddi4+0x166>
 80003d4:	2100      	movs	r1, #0
 80003d6:	e886 0021 	stmia.w	r6, {r0, r5}
 80003da:	4608      	mov	r0, r1
 80003dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e0:	fab3 f183 	clz	r1, r3
 80003e4:	2900      	cmp	r1, #0
 80003e6:	f040 808e 	bne.w	8000506 <__udivmoddi4+0x1ee>
 80003ea:	42ab      	cmp	r3, r5
 80003ec:	d302      	bcc.n	80003f4 <__udivmoddi4+0xdc>
 80003ee:	4282      	cmp	r2, r0
 80003f0:	f200 80fa 	bhi.w	80005e8 <__udivmoddi4+0x2d0>
 80003f4:	1a84      	subs	r4, r0, r2
 80003f6:	eb65 0503 	sbc.w	r5, r5, r3
 80003fa:	2001      	movs	r0, #1
 80003fc:	46ac      	mov	ip, r5
 80003fe:	2e00      	cmp	r6, #0
 8000400:	d03f      	beq.n	8000482 <__udivmoddi4+0x16a>
 8000402:	e886 1010 	stmia.w	r6, {r4, ip}
 8000406:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800040a:	b912      	cbnz	r2, 8000412 <__udivmoddi4+0xfa>
 800040c:	2701      	movs	r7, #1
 800040e:	fbb7 f7f2 	udiv	r7, r7, r2
 8000412:	fab7 fe87 	clz	lr, r7
 8000416:	f1be 0f00 	cmp.w	lr, #0
 800041a:	d134      	bne.n	8000486 <__udivmoddi4+0x16e>
 800041c:	1beb      	subs	r3, r5, r7
 800041e:	0c3a      	lsrs	r2, r7, #16
 8000420:	fa1f fc87 	uxth.w	ip, r7
 8000424:	2101      	movs	r1, #1
 8000426:	fbb3 f8f2 	udiv	r8, r3, r2
 800042a:	0c25      	lsrs	r5, r4, #16
 800042c:	fb02 3318 	mls	r3, r2, r8, r3
 8000430:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000434:	fb0c f308 	mul.w	r3, ip, r8
 8000438:	42ab      	cmp	r3, r5
 800043a:	d907      	bls.n	800044c <__udivmoddi4+0x134>
 800043c:	19ed      	adds	r5, r5, r7
 800043e:	f108 30ff 	add.w	r0, r8, #4294967295
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x132>
 8000444:	42ab      	cmp	r3, r5
 8000446:	f200 80d1 	bhi.w	80005ec <__udivmoddi4+0x2d4>
 800044a:	4680      	mov	r8, r0
 800044c:	1aed      	subs	r5, r5, r3
 800044e:	b2a3      	uxth	r3, r4
 8000450:	fbb5 f0f2 	udiv	r0, r5, r2
 8000454:	fb02 5510 	mls	r5, r2, r0, r5
 8000458:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 800045c:	fb0c fc00 	mul.w	ip, ip, r0
 8000460:	45a4      	cmp	ip, r4
 8000462:	d907      	bls.n	8000474 <__udivmoddi4+0x15c>
 8000464:	19e4      	adds	r4, r4, r7
 8000466:	f100 33ff 	add.w	r3, r0, #4294967295
 800046a:	d202      	bcs.n	8000472 <__udivmoddi4+0x15a>
 800046c:	45a4      	cmp	ip, r4
 800046e:	f200 80b8 	bhi.w	80005e2 <__udivmoddi4+0x2ca>
 8000472:	4618      	mov	r0, r3
 8000474:	eba4 040c 	sub.w	r4, r4, ip
 8000478:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800047c:	e79d      	b.n	80003ba <__udivmoddi4+0xa2>
 800047e:	4631      	mov	r1, r6
 8000480:	4630      	mov	r0, r6
 8000482:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000486:	f1ce 0420 	rsb	r4, lr, #32
 800048a:	fa05 f30e 	lsl.w	r3, r5, lr
 800048e:	fa07 f70e 	lsl.w	r7, r7, lr
 8000492:	fa20 f804 	lsr.w	r8, r0, r4
 8000496:	0c3a      	lsrs	r2, r7, #16
 8000498:	fa25 f404 	lsr.w	r4, r5, r4
 800049c:	ea48 0803 	orr.w	r8, r8, r3
 80004a0:	fbb4 f1f2 	udiv	r1, r4, r2
 80004a4:	ea4f 4518 	mov.w	r5, r8, lsr #16
 80004a8:	fb02 4411 	mls	r4, r2, r1, r4
 80004ac:	fa1f fc87 	uxth.w	ip, r7
 80004b0:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 80004b4:	fb01 f30c 	mul.w	r3, r1, ip
 80004b8:	42ab      	cmp	r3, r5
 80004ba:	fa00 f40e 	lsl.w	r4, r0, lr
 80004be:	d909      	bls.n	80004d4 <__udivmoddi4+0x1bc>
 80004c0:	19ed      	adds	r5, r5, r7
 80004c2:	f101 30ff 	add.w	r0, r1, #4294967295
 80004c6:	f080 808a 	bcs.w	80005de <__udivmoddi4+0x2c6>
 80004ca:	42ab      	cmp	r3, r5
 80004cc:	f240 8087 	bls.w	80005de <__udivmoddi4+0x2c6>
 80004d0:	3902      	subs	r1, #2
 80004d2:	443d      	add	r5, r7
 80004d4:	1aeb      	subs	r3, r5, r3
 80004d6:	fa1f f588 	uxth.w	r5, r8
 80004da:	fbb3 f0f2 	udiv	r0, r3, r2
 80004de:	fb02 3310 	mls	r3, r2, r0, r3
 80004e2:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80004e6:	fb00 f30c 	mul.w	r3, r0, ip
 80004ea:	42ab      	cmp	r3, r5
 80004ec:	d907      	bls.n	80004fe <__udivmoddi4+0x1e6>
 80004ee:	19ed      	adds	r5, r5, r7
 80004f0:	f100 38ff 	add.w	r8, r0, #4294967295
 80004f4:	d26f      	bcs.n	80005d6 <__udivmoddi4+0x2be>
 80004f6:	42ab      	cmp	r3, r5
 80004f8:	d96d      	bls.n	80005d6 <__udivmoddi4+0x2be>
 80004fa:	3802      	subs	r0, #2
 80004fc:	443d      	add	r5, r7
 80004fe:	1aeb      	subs	r3, r5, r3
 8000500:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000504:	e78f      	b.n	8000426 <__udivmoddi4+0x10e>
 8000506:	f1c1 0720 	rsb	r7, r1, #32
 800050a:	fa22 f807 	lsr.w	r8, r2, r7
 800050e:	408b      	lsls	r3, r1
 8000510:	fa05 f401 	lsl.w	r4, r5, r1
 8000514:	ea48 0303 	orr.w	r3, r8, r3
 8000518:	fa20 fe07 	lsr.w	lr, r0, r7
 800051c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000520:	40fd      	lsrs	r5, r7
 8000522:	ea4e 0e04 	orr.w	lr, lr, r4
 8000526:	fbb5 f9fc 	udiv	r9, r5, ip
 800052a:	ea4f 441e 	mov.w	r4, lr, lsr #16
 800052e:	fb0c 5519 	mls	r5, ip, r9, r5
 8000532:	fa1f f883 	uxth.w	r8, r3
 8000536:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 800053a:	fb09 f408 	mul.w	r4, r9, r8
 800053e:	42ac      	cmp	r4, r5
 8000540:	fa02 f201 	lsl.w	r2, r2, r1
 8000544:	fa00 fa01 	lsl.w	sl, r0, r1
 8000548:	d908      	bls.n	800055c <__udivmoddi4+0x244>
 800054a:	18ed      	adds	r5, r5, r3
 800054c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000550:	d243      	bcs.n	80005da <__udivmoddi4+0x2c2>
 8000552:	42ac      	cmp	r4, r5
 8000554:	d941      	bls.n	80005da <__udivmoddi4+0x2c2>
 8000556:	f1a9 0902 	sub.w	r9, r9, #2
 800055a:	441d      	add	r5, r3
 800055c:	1b2d      	subs	r5, r5, r4
 800055e:	fa1f fe8e 	uxth.w	lr, lr
 8000562:	fbb5 f0fc 	udiv	r0, r5, ip
 8000566:	fb0c 5510 	mls	r5, ip, r0, r5
 800056a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 800056e:	fb00 f808 	mul.w	r8, r0, r8
 8000572:	45a0      	cmp	r8, r4
 8000574:	d907      	bls.n	8000586 <__udivmoddi4+0x26e>
 8000576:	18e4      	adds	r4, r4, r3
 8000578:	f100 35ff 	add.w	r5, r0, #4294967295
 800057c:	d229      	bcs.n	80005d2 <__udivmoddi4+0x2ba>
 800057e:	45a0      	cmp	r8, r4
 8000580:	d927      	bls.n	80005d2 <__udivmoddi4+0x2ba>
 8000582:	3802      	subs	r0, #2
 8000584:	441c      	add	r4, r3
 8000586:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800058a:	eba4 0408 	sub.w	r4, r4, r8
 800058e:	fba0 8902 	umull	r8, r9, r0, r2
 8000592:	454c      	cmp	r4, r9
 8000594:	46c6      	mov	lr, r8
 8000596:	464d      	mov	r5, r9
 8000598:	d315      	bcc.n	80005c6 <__udivmoddi4+0x2ae>
 800059a:	d012      	beq.n	80005c2 <__udivmoddi4+0x2aa>
 800059c:	b156      	cbz	r6, 80005b4 <__udivmoddi4+0x29c>
 800059e:	ebba 030e 	subs.w	r3, sl, lr
 80005a2:	eb64 0405 	sbc.w	r4, r4, r5
 80005a6:	fa04 f707 	lsl.w	r7, r4, r7
 80005aa:	40cb      	lsrs	r3, r1
 80005ac:	431f      	orrs	r7, r3
 80005ae:	40cc      	lsrs	r4, r1
 80005b0:	6037      	str	r7, [r6, #0]
 80005b2:	6074      	str	r4, [r6, #4]
 80005b4:	2100      	movs	r1, #0
 80005b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005ba:	4618      	mov	r0, r3
 80005bc:	e6f8      	b.n	80003b0 <__udivmoddi4+0x98>
 80005be:	4690      	mov	r8, r2
 80005c0:	e6e0      	b.n	8000384 <__udivmoddi4+0x6c>
 80005c2:	45c2      	cmp	sl, r8
 80005c4:	d2ea      	bcs.n	800059c <__udivmoddi4+0x284>
 80005c6:	ebb8 0e02 	subs.w	lr, r8, r2
 80005ca:	eb69 0503 	sbc.w	r5, r9, r3
 80005ce:	3801      	subs	r0, #1
 80005d0:	e7e4      	b.n	800059c <__udivmoddi4+0x284>
 80005d2:	4628      	mov	r0, r5
 80005d4:	e7d7      	b.n	8000586 <__udivmoddi4+0x26e>
 80005d6:	4640      	mov	r0, r8
 80005d8:	e791      	b.n	80004fe <__udivmoddi4+0x1e6>
 80005da:	4681      	mov	r9, r0
 80005dc:	e7be      	b.n	800055c <__udivmoddi4+0x244>
 80005de:	4601      	mov	r1, r0
 80005e0:	e778      	b.n	80004d4 <__udivmoddi4+0x1bc>
 80005e2:	3802      	subs	r0, #2
 80005e4:	443c      	add	r4, r7
 80005e6:	e745      	b.n	8000474 <__udivmoddi4+0x15c>
 80005e8:	4608      	mov	r0, r1
 80005ea:	e708      	b.n	80003fe <__udivmoddi4+0xe6>
 80005ec:	f1a8 0802 	sub.w	r8, r8, #2
 80005f0:	443d      	add	r5, r7
 80005f2:	e72b      	b.n	800044c <__udivmoddi4+0x134>

080005f4 <__aeabi_idiv0>:
 80005f4:	4770      	bx	lr
 80005f6:	bf00      	nop

080005f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005f8:	b538      	push	{r3, r4, r5, lr}
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80005fa:	4b0f      	ldr	r3, [pc, #60]	; (8000638 <HAL_InitTick+0x40>)
{
 80005fc:	4605      	mov	r5, r0
  if((uint32_t)uwTickFreq == 0UL)
 80005fe:	7818      	ldrb	r0, [r3, #0]
 8000600:	b908      	cbnz	r0, 8000606 <HAL_InitTick+0xe>
  {
    return HAL_ERROR;
 8000602:	2001      	movs	r0, #1
 8000604:	bd38      	pop	{r3, r4, r5, pc}
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000606:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800060a:	4a0c      	ldr	r2, [pc, #48]	; (800063c <HAL_InitTick+0x44>)
 800060c:	fbb3 f3f0 	udiv	r3, r3, r0
 8000610:	6810      	ldr	r0, [r2, #0]
 8000612:	fbb0 f0f3 	udiv	r0, r0, r3
 8000616:	f000 f8cf 	bl	80007b8 <HAL_SYSTICK_Config>
 800061a:	4604      	mov	r4, r0
 800061c:	2800      	cmp	r0, #0
 800061e:	d1f0      	bne.n	8000602 <HAL_InitTick+0xa>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000620:	2d0f      	cmp	r5, #15
 8000622:	d8ee      	bhi.n	8000602 <HAL_InitTick+0xa>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000624:	4602      	mov	r2, r0
 8000626:	4629      	mov	r1, r5
 8000628:	f04f 30ff 	mov.w	r0, #4294967295
 800062c:	f000 f87e 	bl	800072c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000630:	4b03      	ldr	r3, [pc, #12]	; (8000640 <HAL_InitTick+0x48>)
 8000632:	4620      	mov	r0, r4
 8000634:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000636:	bd38      	pop	{r3, r4, r5, pc}
 8000638:	20000000 	.word	0x20000000
 800063c:	2000000c 	.word	0x2000000c
 8000640:	20000004 	.word	0x20000004

08000644 <HAL_Init>:
{
 8000644:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000646:	2003      	movs	r0, #3
 8000648:	f000 f85e 	bl	8000708 <HAL_NVIC_SetPriorityGrouping>
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800064c:	f000 ff90 	bl	8001570 <HAL_RCC_GetSysClockFreq>
 8000650:	490f      	ldr	r1, [pc, #60]	; (8000690 <HAL_Init+0x4c>)
 8000652:	4a10      	ldr	r2, [pc, #64]	; (8000694 <HAL_Init+0x50>)
 8000654:	698b      	ldr	r3, [r1, #24]
 8000656:	f3c3 2303 	ubfx	r3, r3, #8, #4
 800065a:	5cd3      	ldrb	r3, [r2, r3]
 800065c:	f003 031f 	and.w	r3, r3, #31
 8000660:	40d8      	lsrs	r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000662:	698b      	ldr	r3, [r1, #24]
 8000664:	f003 030f 	and.w	r3, r3, #15
 8000668:	5cd3      	ldrb	r3, [r2, r3]
 800066a:	4a0b      	ldr	r2, [pc, #44]	; (8000698 <HAL_Init+0x54>)
 800066c:	f003 031f 	and.w	r3, r3, #31
 8000670:	fa20 f303 	lsr.w	r3, r0, r3
 8000674:	6013      	str	r3, [r2, #0]
  SystemCoreClock = common_system_clock;
 8000676:	4b09      	ldr	r3, [pc, #36]	; (800069c <HAL_Init+0x58>)
 8000678:	6018      	str	r0, [r3, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800067a:	2000      	movs	r0, #0
 800067c:	f7ff ffbc 	bl	80005f8 <HAL_InitTick>
 8000680:	4604      	mov	r4, r0
 8000682:	b918      	cbnz	r0, 800068c <HAL_Init+0x48>
  HAL_MspInit();
 8000684:	f006 fb36 	bl	8006cf4 <HAL_MspInit>
}
 8000688:	4620      	mov	r0, r4
 800068a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800068c:	2401      	movs	r4, #1
 800068e:	e7fb      	b.n	8000688 <HAL_Init+0x44>
 8000690:	58024400 	.word	0x58024400
 8000694:	080072bc 	.word	0x080072bc
 8000698:	20000010 	.word	0x20000010
 800069c:	2000000c 	.word	0x2000000c

080006a0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 80006a0:	4a03      	ldr	r2, [pc, #12]	; (80006b0 <HAL_IncTick+0x10>)
 80006a2:	4b04      	ldr	r3, [pc, #16]	; (80006b4 <HAL_IncTick+0x14>)
 80006a4:	6811      	ldr	r1, [r2, #0]
 80006a6:	781b      	ldrb	r3, [r3, #0]
 80006a8:	440b      	add	r3, r1
 80006aa:	6013      	str	r3, [r2, #0]
 80006ac:	4770      	bx	lr
 80006ae:	bf00      	nop
 80006b0:	20000124 	.word	0x20000124
 80006b4:	20000000 	.word	0x20000000

080006b8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80006b8:	4b01      	ldr	r3, [pc, #4]	; (80006c0 <HAL_GetTick+0x8>)
 80006ba:	6818      	ldr	r0, [r3, #0]
}
 80006bc:	4770      	bx	lr
 80006be:	bf00      	nop
 80006c0:	20000124 	.word	0x20000124

080006c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80006c4:	b538      	push	{r3, r4, r5, lr}
 80006c6:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80006c8:	f7ff fff6 	bl	80006b8 <HAL_GetTick>
 80006cc:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80006ce:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 80006d0:	bf1e      	ittt	ne
 80006d2:	4b04      	ldrne	r3, [pc, #16]	; (80006e4 <HAL_Delay+0x20>)
 80006d4:	781b      	ldrbne	r3, [r3, #0]
 80006d6:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80006d8:	f7ff ffee 	bl	80006b8 <HAL_GetTick>
 80006dc:	1b40      	subs	r0, r0, r5
 80006de:	4284      	cmp	r4, r0
 80006e0:	d8fa      	bhi.n	80006d8 <HAL_Delay+0x14>
  {
  }
}
 80006e2:	bd38      	pop	{r3, r4, r5, pc}
 80006e4:	20000000 	.word	0x20000000

080006e8 <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
   return((DBGMCU->IDCODE) >> 16);
 80006e8:	4b01      	ldr	r3, [pc, #4]	; (80006f0 <HAL_GetREVID+0x8>)
 80006ea:	6818      	ldr	r0, [r3, #0]
}
 80006ec:	0c00      	lsrs	r0, r0, #16
 80006ee:	4770      	bx	lr
 80006f0:	5c001000 	.word	0x5c001000

080006f4 <HAL_SYSCFG_ETHInterfaceSelect>:
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 80006f4:	4a03      	ldr	r2, [pc, #12]	; (8000704 <HAL_SYSCFG_ETHInterfaceSelect+0x10>)
 80006f6:	6853      	ldr	r3, [r2, #4]
 80006f8:	f423 0360 	bic.w	r3, r3, #14680064	; 0xe00000
 80006fc:	4318      	orrs	r0, r3
 80006fe:	6050      	str	r0, [r2, #4]
 8000700:	4770      	bx	lr
 8000702:	bf00      	nop
 8000704:	58000400 	.word	0x58000400

08000708 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000708:	4a07      	ldr	r2, [pc, #28]	; (8000728 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800070a:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800070c:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800070e:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000712:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000716:	041b      	lsls	r3, r3, #16
 8000718:	0c1b      	lsrs	r3, r3, #16
 800071a:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800071e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8000722:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000724:	60d3      	str	r3, [r2, #12]
 8000726:	4770      	bx	lr
 8000728:	e000ed00 	.word	0xe000ed00

0800072c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800072c:	4b19      	ldr	r3, [pc, #100]	; (8000794 <HAL_NVIC_SetPriority+0x68>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800072e:	b530      	push	{r4, r5, lr}
 8000730:	68dc      	ldr	r4, [r3, #12]
 8000732:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000736:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800073a:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800073c:	2b04      	cmp	r3, #4
 800073e:	bf28      	it	cs
 8000740:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000742:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000744:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000748:	bf8c      	ite	hi
 800074a:	3c03      	subhi	r4, #3
 800074c:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800074e:	fa05 f303 	lsl.w	r3, r5, r3
  if ((int32_t)(IRQn) >= 0)
 8000752:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000754:	f103 33ff 	add.w	r3, r3, #4294967295
 8000758:	ea01 0103 	and.w	r1, r1, r3
 800075c:	fa01 f104 	lsl.w	r1, r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000760:	fa05 f404 	lsl.w	r4, r5, r4
 8000764:	f104 34ff 	add.w	r4, r4, #4294967295
 8000768:	ea02 0204 	and.w	r2, r2, r4
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800076c:	ea42 0201 	orr.w	r2, r2, r1
 8000770:	ea4f 1202 	mov.w	r2, r2, lsl #4
  if ((int32_t)(IRQn) >= 0)
 8000774:	db07      	blt.n	8000786 <HAL_NVIC_SetPriority+0x5a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000776:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 800077a:	b2d2      	uxtb	r2, r2
 800077c:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8000780:	f880 2300 	strb.w	r2, [r0, #768]	; 0x300
 8000784:	bd30      	pop	{r4, r5, pc}
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000786:	f000 000f 	and.w	r0, r0, #15
 800078a:	b2d2      	uxtb	r2, r2
 800078c:	4b02      	ldr	r3, [pc, #8]	; (8000798 <HAL_NVIC_SetPriority+0x6c>)
 800078e:	541a      	strb	r2, [r3, r0]
 8000790:	bd30      	pop	{r4, r5, pc}
 8000792:	bf00      	nop
 8000794:	e000ed00 	.word	0xe000ed00
 8000798:	e000ed14 	.word	0xe000ed14

0800079c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800079c:	2800      	cmp	r0, #0
 800079e:	db08      	blt.n	80007b2 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80007a0:	0942      	lsrs	r2, r0, #5
 80007a2:	2301      	movs	r3, #1
 80007a4:	f000 001f 	and.w	r0, r0, #31
 80007a8:	fa03 f000 	lsl.w	r0, r3, r0
 80007ac:	4b01      	ldr	r3, [pc, #4]	; (80007b4 <HAL_NVIC_EnableIRQ+0x18>)
 80007ae:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80007b2:	4770      	bx	lr
 80007b4:	e000e100 	.word	0xe000e100

080007b8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80007b8:	3801      	subs	r0, #1
 80007ba:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80007be:	d20a      	bcs.n	80007d6 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80007c0:	4b06      	ldr	r3, [pc, #24]	; (80007dc <HAL_SYSTICK_Config+0x24>)
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007c2:	21f0      	movs	r1, #240	; 0xf0
 80007c4:	4a06      	ldr	r2, [pc, #24]	; (80007e0 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80007c6:	6058      	str	r0, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80007c8:	2000      	movs	r0, #0
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007ca:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80007ce:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80007d0:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80007d2:	601a      	str	r2, [r3, #0]
 80007d4:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80007d6:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80007d8:	4770      	bx	lr
 80007da:	bf00      	nop
 80007dc:	e000e010 	.word	0xe000e010
 80007e0:	e000ed00 	.word	0xe000ed00

080007e4 <ETH_SetMACConfig>:
/**
  * @}
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 80007e4:	688b      	ldr	r3, [r1, #8]
 80007e6:	680a      	ldr	r2, [r1, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval =(macconf->InterPacketGapVal |
              macconf->SourceAddrControl |
                ((uint32_t)macconf->ChecksumOffload<< 27) |
 80007e8:	f891 c004 	ldrb.w	ip, [r1, #4]
 80007ec:	431a      	orrs	r2, r3
                  ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
                    ((uint32_t)macconf->Support2KPacket  << 22) |
                      ((uint32_t)macconf->CRCStripTypePacket << 21) |
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
                          ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 80007ee:	7c0b      	ldrb	r3, [r1, #16]
 80007f0:	2b00      	cmp	r3, #0
{
 80007f2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
                          ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 80007f6:	bf08      	it	eq
 80007f8:	f44f 2300 	moveq.w	r3, #524288	; 0x80000
{
 80007fc:	b085      	sub	sp, #20
                          ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 80007fe:	bf18      	it	ne
 8000800:	2300      	movne	r3, #0
                  ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8000802:	f891 e00c 	ldrb.w	lr, [r1, #12]
                    ((uint32_t)macconf->Support2KPacket  << 22) |
 8000806:	7b4f      	ldrb	r7, [r1, #13]
                          ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8000808:	9300      	str	r3, [sp, #0]
                            ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 800080a:	7c4b      	ldrb	r3, [r1, #17]
                      ((uint32_t)macconf->CRCStripTypePacket << 21) |
 800080c:	7b8e      	ldrb	r6, [r1, #14]
                            ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 800080e:	2b00      	cmp	r3, #0
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8000810:	7bcd      	ldrb	r5, [r1, #15]
                              ((uint32_t)macconf->JumboPacket << 16) |
 8000812:	7c8c      	ldrb	r4, [r1, #18]
                            ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8000814:	bf0c      	ite	eq
 8000816:	f44f 3300 	moveq.w	r3, #131072	; 0x20000
 800081a:	2300      	movne	r3, #0
                                macconf->Speed |
                                  macconf->DuplexMode |
                                    ((uint32_t)macconf->LoopbackMode << 12) |
 800081c:	f891 901c 	ldrb.w	r9, [r1, #28]
                            ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8000820:	9301      	str	r3, [sp, #4]
 8000822:	694b      	ldr	r3, [r1, #20]
                                      ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11)|
 8000824:	f891 b01d 	ldrb.w	fp, [r1, #29]
 8000828:	431a      	orrs	r2, r3
 800082a:	698b      	ldr	r3, [r1, #24]
 800082c:	4313      	orrs	r3, r2
                                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10)|
 800082e:	7f8a      	ldrb	r2, [r1, #30]
 8000830:	2a00      	cmp	r2, #0
 8000832:	bf0c      	ite	eq
 8000834:	f44f 6280 	moveq.w	r2, #1024	; 0x400
 8000838:	2200      	movne	r2, #0
 800083a:	9202      	str	r2, [sp, #8]
                                          ((uint32_t)macconf->CarrierSenseDuringTransmit << 9)|
 800083c:	7fca      	ldrb	r2, [r1, #31]
 800083e:	9203      	str	r2, [sp, #12]
                                            ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8)|
 8000840:	f891 2020 	ldrb.w	r2, [r1, #32]
 8000844:	2a00      	cmp	r2, #0
                                              macconf->BackOffLimit |
                                                ((uint32_t)macconf->DeferralCheck << 4)|
                                                  macconf->PreambleLength);

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8000846:	6802      	ldr	r2, [r0, #0]
 8000848:	6a48      	ldr	r0, [r1, #36]	; 0x24
 800084a:	f8d2 a000 	ldr.w	sl, [r2]
                                            ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8)|
 800084e:	bf08      	it	eq
 8000850:	f44f 7880 	moveq.w	r8, #256	; 0x100
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8000854:	ea43 0300 	orr.w	r3, r3, r0
 8000858:	6ac8      	ldr	r0, [r1, #44]	; 0x2c
 800085a:	f02a 4a7f 	bic.w	sl, sl, #4278190080	; 0xff000000
                                            ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8)|
 800085e:	bf18      	it	ne
 8000860:	f04f 0800 	movne.w	r8, #0
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8000864:	4303      	orrs	r3, r0
 8000866:	9803      	ldr	r0, [sp, #12]
 8000868:	f42a 0a7b 	bic.w	sl, sl, #16449536	; 0xfb0000
 800086c:	f42a 4afe 	bic.w	sl, sl, #32512	; 0x7f00
 8000870:	f02a 0a7c 	bic.w	sl, sl, #124	; 0x7c
 8000874:	ea43 030a 	orr.w	r3, r3, sl
 8000878:	ea43 63cc 	orr.w	r3, r3, ip, lsl #27
 800087c:	ea43 53ce 	orr.w	r3, r3, lr, lsl #23
 8000880:	ea43 5387 	orr.w	r3, r3, r7, lsl #22
 8000884:	ea43 5346 	orr.w	r3, r3, r6, lsl #21
 8000888:	ea43 5305 	orr.w	r3, r3, r5, lsl #20
 800088c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000890:	ea43 3309 	orr.w	r3, r3, r9, lsl #12
 8000894:	ea43 23cb 	orr.w	r3, r3, fp, lsl #11
                                                ((uint32_t)macconf->DeferralCheck << 4)|
 8000898:	f891 b028 	ldrb.w	fp, [r1, #40]	; 0x28
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 800089c:	ea43 2340 	orr.w	r3, r3, r0, lsl #9
 80008a0:	9800      	ldr	r0, [sp, #0]
 80008a2:	ea43 130b 	orr.w	r3, r3, fp, lsl #4
 80008a6:	4303      	orrs	r3, r0
 80008a8:	9801      	ldr	r0, [sp, #4]
 80008aa:	4303      	orrs	r3, r0
 80008ac:	9802      	ldr	r0, [sp, #8]
 80008ae:	4303      	orrs	r3, r0
 80008b0:	ea43 0308 	orr.w	r3, r3, r8
 80008b4:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 80008b6:	6bce      	ldr	r6, [r1, #60]	; 0x3c
               ((uint32_t)macconf->ExtendedInterPacketGap << 24)|
                 ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18)|
                   ((uint32_t)macconf->SlowProtocolDetect << 17)|
                     ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U)<< 16) |
 80008b8:	f891 3032 	ldrb.w	r3, [r1, #50]	; 0x32
               ((uint32_t)macconf->ExtendedInterPacketGap << 24)|
 80008bc:	f891 7038 	ldrb.w	r7, [r1, #56]	; 0x38
                     ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U)<< 16) |
 80008c0:	2b00      	cmp	r3, #0
                       macconf->GiantPacketSizeLimit);

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 80008c2:	6853      	ldr	r3, [r2, #4]
                 ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18)|
 80008c4:	f891 5030 	ldrb.w	r5, [r1, #48]	; 0x30
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 80008c8:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
                   ((uint32_t)macconf->SlowProtocolDetect << 17)|
 80008cc:	f891 4031 	ldrb.w	r4, [r1, #49]	; 0x31
                     ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U)<< 16) |
 80008d0:	bf0c      	ite	eq
 80008d2:	f44f 3080 	moveq.w	r0, #65536	; 0x10000
 80008d6:	2000      	movne	r0, #0
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 80008d8:	f423 23ef 	bic.w	r3, r3, #489472	; 0x77800
 80008dc:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80008e0:	f023 0307 	bic.w	r3, r3, #7
 80008e4:	ea43 6346 	orr.w	r3, r3, r6, lsl #25
 80008e8:	6b4e      	ldr	r6, [r1, #52]	; 0x34
 80008ea:	4333      	orrs	r3, r6

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
               macconf->PauseLowThreshold |
                 ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U)<< 7) |
                   (macconf->PauseTime << 16));
 80008ec:	6c8e      	ldr	r6, [r1, #72]	; 0x48
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 80008ee:	ea43 6307 	orr.w	r3, r3, r7, lsl #24
 80008f2:	ea43 4385 	orr.w	r3, r3, r5, lsl #18
               macconf->PauseLowThreshold |
 80008f6:	6d0d      	ldr	r5, [r1, #80]	; 0x50
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 80008f8:	ea43 4344 	orr.w	r3, r3, r4, lsl #17
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 80008fc:	f891 4054 	ldrb.w	r4, [r1, #84]	; 0x54
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8000900:	4303      	orrs	r3, r0
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 8000902:	6c48      	ldr	r0, [r1, #68]	; 0x44
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8000904:	6053      	str	r3, [r2, #4]
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 8000906:	68d3      	ldr	r3, [r2, #12]
 8000908:	f423 7387 	bic.w	r3, r3, #270	; 0x10e
 800090c:	f023 0301 	bic.w	r3, r3, #1
 8000910:	4303      	orrs	r3, r0
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8000912:	f891 0040 	ldrb.w	r0, [r1, #64]	; 0x40
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 8000916:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 800091a:	60d3      	str	r3, [r2, #12]
                 ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U)<< 7) |
 800091c:	f891 304c 	ldrb.w	r3, [r1, #76]	; 0x4c
 8000920:	2b00      	cmp	r3, #0

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8000922:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8000924:	f023 03f2 	bic.w	r3, r3, #242	; 0xf2
                 ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U)<< 7) |
 8000928:	bf0c      	ite	eq
 800092a:	2080      	moveq	r0, #128	; 0x80
 800092c:	2000      	movne	r0, #0
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 800092e:	041b      	lsls	r3, r3, #16
 8000930:	0c1b      	lsrs	r3, r3, #16
 8000932:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000936:	432b      	orrs	r3, r5
  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 8000938:	6dcd      	ldr	r5, [r1, #92]	; 0x5c
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 800093a:	ea43 0344 	orr.w	r3, r3, r4, lsl #1
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
                 ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 800093e:	f891 4061 	ldrb.w	r4, [r1, #97]	; 0x61
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8000942:	4303      	orrs	r3, r0
 8000944:	6713      	str	r3, [r2, #112]	; 0x70
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 8000946:	f8d2 0090 	ldr.w	r0, [r2, #144]	; 0x90
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 800094a:	f891 3056 	ldrb.w	r3, [r1, #86]	; 0x56
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 800094e:	f020 0003 	bic.w	r0, r0, #3
 8000952:	4303      	orrs	r3, r0
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 8000954:	f891 0055 	ldrb.w	r0, [r1, #85]	; 0x55
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 8000958:	ea43 0340 	orr.w	r3, r3, r0, lsl #1
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 800095c:	6d88      	ldr	r0, [r1, #88]	; 0x58
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 800095e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 8000962:	f8d2 3d00 	ldr.w	r3, [r2, #3328]	; 0xd00
 8000966:	f023 0372 	bic.w	r3, r3, #114	; 0x72
 800096a:	4303      	orrs	r3, r0
 800096c:	f8c2 3d00 	str.w	r3, [r2, #3328]	; 0xd00
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8000970:	f891 3060 	ldrb.w	r3, [r1, #96]	; 0x60
                   ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 8000974:	f891 1062 	ldrb.w	r1, [r1, #98]	; 0x62
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8000978:	2b00      	cmp	r3, #0

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 800097a:	f8d2 3d30 	ldr.w	r3, [r2, #3376]	; 0xd30
 800097e:	f023 037b 	bic.w	r3, r3, #123	; 0x7b
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8000982:	bf0c      	ite	eq
 8000984:	2040      	moveq	r0, #64	; 0x40
 8000986:	2000      	movne	r0, #0
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8000988:	432b      	orrs	r3, r5
 800098a:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
 800098e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000992:	4303      	orrs	r3, r0
 8000994:	f8c2 3d30 	str.w	r3, [r2, #3376]	; 0xd30
}
 8000998:	b005      	add	sp, #20
 800099a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

080009a0 <ETH_SetDMAConfig>:
static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 80009a0:	6802      	ldr	r2, [r0, #0]
 80009a2:	f502 5080 	add.w	r0, r2, #4096	; 0x1000
 80009a6:	6803      	ldr	r3, [r0, #0]
 80009a8:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
{
 80009ac:	b530      	push	{r4, r5, lr}
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 80009ae:	f023 0302 	bic.w	r3, r3, #2
 80009b2:	680c      	ldr	r4, [r1, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 80009b4:	790d      	ldrb	r5, [r1, #4]
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 80009b6:	4323      	orrs	r3, r4
               dmaconf->BurstMode |
                 ((uint32_t)dmaconf->RebuildINCRxBurst << 15));

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 80009b8:	f241 0404 	movw	r4, #4100	; 0x1004
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 80009bc:	6003      	str	r3, [r0, #0]
                 ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 80009be:	7b0b      	ldrb	r3, [r1, #12]
  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 80009c0:	5910      	ldr	r0, [r2, r4]
                 ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 80009c2:	03db      	lsls	r3, r3, #15
  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 80009c4:	f420 4050 	bic.w	r0, r0, #53248	; 0xd000
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 80009c8:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
 80009cc:	688d      	ldr	r5, [r1, #8]
  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 80009ce:	f020 0001 	bic.w	r0, r0, #1
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 80009d2:	432b      	orrs	r3, r5
  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 80009d4:	4303      	orrs	r3, r0

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 80009d6:	7b48      	ldrb	r0, [r1, #13]
  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 80009d8:	5113      	str	r3, [r2, r4]
               dmaconf->MaximumSegmentSize);

  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 80009da:	f502 5488 	add.w	r4, r2, #4352	; 0x1100
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 80009de:	6a0b      	ldr	r3, [r1, #32]
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 80009e0:	6825      	ldr	r5, [r4, #0]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 80009e2:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 80009e6:	4810      	ldr	r0, [pc, #64]	; (8000a28 <ETH_SetDMAConfig+0x88>)
 80009e8:	4028      	ands	r0, r5
 80009ea:	4303      	orrs	r3, r0

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
               ((uint32_t)dmaconf->SecondPacketOperate << 4)|
 80009ec:	7d08      	ldrb	r0, [r1, #20]
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 80009ee:	6023      	str	r3, [r4, #0]
                 ((uint32_t)dmaconf->TCPSegmentation << 12));

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 80009f0:	f241 1404 	movw	r4, #4356	; 0x1104
                 ((uint32_t)dmaconf->TCPSegmentation << 12));
 80009f4:	7f4b      	ldrb	r3, [r1, #29]
  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 80009f6:	5915      	ldr	r5, [r2, r4]
                 ((uint32_t)dmaconf->TCPSegmentation << 12));
 80009f8:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 80009fa:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 80009fe:	6908      	ldr	r0, [r1, #16]
 8000a00:	4303      	orrs	r3, r0
  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 8000a02:	480a      	ldr	r0, [pc, #40]	; (8000a2c <ETH_SetDMAConfig+0x8c>)
 8000a04:	4028      	ands	r0, r5

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8000a06:	7f0d      	ldrb	r5, [r1, #28]
  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 8000a08:	4303      	orrs	r3, r0
 8000a0a:	5113      	str	r3, [r2, r4]
               dmaconf->RxDMABurstLength);

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8000a0c:	f241 1408 	movw	r4, #4360	; 0x1108
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8000a10:	698b      	ldr	r3, [r1, #24]
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8000a12:	5910      	ldr	r0, [r2, r4]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8000a14:	ea43 73c5 	orr.w	r3, r3, r5, lsl #31
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8000a18:	f020 4100 	bic.w	r1, r0, #2147483648	; 0x80000000
 8000a1c:	f421 117c 	bic.w	r1, r1, #4128768	; 0x3f0000
 8000a20:	430b      	orrs	r3, r1
 8000a22:	5113      	str	r3, [r2, r4]
 8000a24:	bd30      	pop	{r4, r5, pc}
 8000a26:	bf00      	nop
 8000a28:	fffec000 	.word	0xfffec000
 8000a2c:	ffc0efef 	.word	0xffc0efef

08000a30 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MAC_MDIO_ClkConfig(ETH_HandleTypeDef *heth)
{
 8000a30:	b538      	push	{r3, r4, r5, lr}
  uint32_t tmpreg, hclk;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 8000a32:	6803      	ldr	r3, [r0, #0]
{
 8000a34:	4605      	mov	r5, r0
  tmpreg = (heth->Instance)->MACMDIOAR;
 8000a36:	f8d3 4200 	ldr.w	r4, [r3, #512]	; 0x200

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8000a3a:	f000 ff63 	bl	8001904 <HAL_RCC_GetHCLKFreq>

  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 8000a3e:	4b12      	ldr	r3, [pc, #72]	; (8000a88 <HAL_ETH_SetMDIOClockRange+0x58>)
 8000a40:	4a12      	ldr	r2, [pc, #72]	; (8000a8c <HAL_ETH_SetMDIOClockRange+0x5c>)
  tmpreg &= ~ETH_MACMDIOAR_CR;
 8000a42:	f424 6470 	bic.w	r4, r4, #3840	; 0xf00
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 8000a46:	4403      	add	r3, r0
 8000a48:	4293      	cmp	r3, r2
 8000a4a:	d805      	bhi.n	8000a58 <HAL_ETH_SetMDIOClockRange+0x28>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 8000a4c:	f444 7400 	orr.w	r4, r4, #512	; 0x200
    /* CSR Clock Range between 150-200 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8000a50:	682b      	ldr	r3, [r5, #0]
 8000a52:	f8c3 4200 	str.w	r4, [r3, #512]	; 0x200
 8000a56:	bd38      	pop	{r3, r4, r5, pc}
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 8000a58:	4b0d      	ldr	r3, [pc, #52]	; (8000a90 <HAL_ETH_SetMDIOClockRange+0x60>)
 8000a5a:	4a0e      	ldr	r2, [pc, #56]	; (8000a94 <HAL_ETH_SetMDIOClockRange+0x64>)
 8000a5c:	4403      	add	r3, r0
 8000a5e:	4293      	cmp	r3, r2
 8000a60:	d802      	bhi.n	8000a68 <HAL_ETH_SetMDIOClockRange+0x38>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 8000a62:	f444 7440 	orr.w	r4, r4, #768	; 0x300
 8000a66:	e7f3      	b.n	8000a50 <HAL_ETH_SetMDIOClockRange+0x20>
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 8000a68:	4b0b      	ldr	r3, [pc, #44]	; (8000a98 <HAL_ETH_SetMDIOClockRange+0x68>)
 8000a6a:	4a0c      	ldr	r2, [pc, #48]	; (8000a9c <HAL_ETH_SetMDIOClockRange+0x6c>)
 8000a6c:	4403      	add	r3, r0
 8000a6e:	4293      	cmp	r3, r2
 8000a70:	d9ee      	bls.n	8000a50 <HAL_ETH_SetMDIOClockRange+0x20>
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 8000a72:	4b0b      	ldr	r3, [pc, #44]	; (8000aa0 <HAL_ETH_SetMDIOClockRange+0x70>)
 8000a74:	4a0b      	ldr	r2, [pc, #44]	; (8000aa4 <HAL_ETH_SetMDIOClockRange+0x74>)
 8000a76:	4403      	add	r3, r0
 8000a78:	4293      	cmp	r3, r2
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 8000a7a:	bf94      	ite	ls
 8000a7c:	f444 7480 	orrls.w	r4, r4, #256	; 0x100
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 8000a80:	f444 6480 	orrhi.w	r4, r4, #1024	; 0x400
 8000a84:	e7e4      	b.n	8000a50 <HAL_ETH_SetMDIOClockRange+0x20>
 8000a86:	bf00      	nop
 8000a88:	feced300 	.word	0xfeced300
 8000a8c:	00e4e1bf 	.word	0x00e4e1bf
 8000a90:	fde9f140 	.word	0xfde9f140
 8000a94:	017d783f 	.word	0x017d783f
 8000a98:	fc6c7900 	.word	0xfc6c7900
 8000a9c:	026259ff 	.word	0x026259ff
 8000aa0:	fa0a1f00 	.word	0xfa0a1f00
 8000aa4:	02faf07f 	.word	0x02faf07f

08000aa8 <HAL_ETH_Init>:
{
 8000aa8:	b570      	push	{r4, r5, r6, lr}
  if(heth == NULL)
 8000aaa:	4605      	mov	r5, r0
{
 8000aac:	b0a4      	sub	sp, #144	; 0x90
  if(heth == NULL)
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	f000 80bd 	beq.w	8000c2e <HAL_ETH_Init+0x186>
  if(heth->gState == HAL_ETH_STATE_RESET)
 8000ab4:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8000ab6:	b90b      	cbnz	r3, 8000abc <HAL_ETH_Init+0x14>
    HAL_ETH_MspInit(heth);
 8000ab8:	f006 f92e 	bl	8006d18 <HAL_ETH_MspInit>
  heth->gState = HAL_ETH_STATE_BUSY;
 8000abc:	2323      	movs	r3, #35	; 0x23
  if(heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8000abe:	7a28      	ldrb	r0, [r5, #8]
  heth->gState = HAL_ETH_STATE_BUSY;
 8000ac0:	656b      	str	r3, [r5, #84]	; 0x54
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ac2:	4b86      	ldr	r3, [pc, #536]	; (8000cdc <HAL_ETH_Init+0x234>)
 8000ac4:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 8000ac8:	f042 0202 	orr.w	r2, r2, #2
 8000acc:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
 8000ad0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000ad4:	f003 0302 	and.w	r3, r3, #2
 8000ad8:	9301      	str	r3, [sp, #4]
 8000ada:	9b01      	ldr	r3, [sp, #4]
  if(heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8000adc:	2800      	cmp	r0, #0
 8000ade:	f040 8098 	bne.w	8000c12 <HAL_ETH_Init+0x16a>
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 8000ae2:	f7ff fe07 	bl	80006f4 <HAL_SYSCFG_ETHInterfaceSelect>
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 8000ae6:	682b      	ldr	r3, [r5, #0]
 8000ae8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000aec:	681a      	ldr	r2, [r3, #0]
 8000aee:	f042 0201 	orr.w	r2, r2, #1
 8000af2:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 8000af4:	f7ff fde0 	bl	80006b8 <HAL_GetTick>
 8000af8:	4606      	mov	r6, r0
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8000afa:	682b      	ldr	r3, [r5, #0]
 8000afc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000b00:	681c      	ldr	r4, [r3, #0]
 8000b02:	f014 0401 	ands.w	r4, r4, #1
 8000b06:	f040 8087 	bne.w	8000c18 <HAL_ETH_Init+0x170>
  ETH_MAC_MDIO_ClkConfig(heth);
 8000b0a:	4628      	mov	r0, r5
 8000b0c:	f7ff ff90 	bl	8000a30 <HAL_ETH_SetMDIOClockRange>
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8000b10:	682e      	ldr	r6, [r5, #0]
 8000b12:	f000 fef7 	bl	8001904 <HAL_RCC_GetHCLKFreq>
 8000b16:	4b72      	ldr	r3, [pc, #456]	; (8000ce0 <HAL_ETH_Init+0x238>)
  ETH_SetMACConfig(heth, &macDefaultConf);
 8000b18:	a90b      	add	r1, sp, #44	; 0x2c
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8000b1a:	9414      	str	r4, [sp, #80]	; 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 8000b1c:	f88d 4049 	strb.w	r4, [sp, #73]	; 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8000b20:	f88d 404b 	strb.w	r4, [sp, #75]	; 0x4b
  macDefaultConf.DeferralCheck = DISABLE;
 8000b24:	f88d 4054 	strb.w	r4, [sp, #84]	; 0x54
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 8000b28:	f88d 4064 	strb.w	r4, [sp, #100]	; 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0;
 8000b2c:	941a      	str	r4, [sp, #104]	; 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 8000b2e:	f88d 408d 	strb.w	r4, [sp, #141]	; 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 8000b32:	f88d 408e 	strb.w	r4, [sp, #142]	; 0x8e
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 8000b36:	f88d 4038 	strb.w	r4, [sp, #56]	; 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 8000b3a:	940d      	str	r4, [sp, #52]	; 0x34
  macDefaultConf.JumboPacket = DISABLE;
 8000b3c:	f88d 403e 	strb.w	r4, [sp, #62]	; 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 8000b40:	f88d 4048 	strb.w	r4, [sp, #72]	; 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 8000b44:	941f      	str	r4, [sp, #124]	; 0x7c
  macDefaultConf.PauseTime = 0x0;
 8000b46:	941d      	str	r4, [sp, #116]	; 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 8000b48:	9416      	str	r4, [sp, #88]	; 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 8000b4a:	f88d 406c 	strb.w	r4, [sp, #108]	; 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8000b4e:	f88d 4082 	strb.w	r4, [sp, #130]	; 0x82
  macDefaultConf.SlowProtocolDetect = DISABLE;
 8000b52:	f88d 405d 	strb.w	r4, [sp, #93]	; 0x5d
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8000b56:	fbb0 f0f3 	udiv	r0, r0, r3
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8000b5a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8000b5e:	3801      	subs	r0, #1
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8000b60:	9311      	str	r3, [sp, #68]	; 0x44
  macDefaultConf.GiantPacketSizeLimit = 0x618;
 8000b62:	f44f 63c3 	mov.w	r3, #1560	; 0x618
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8000b66:	f8c6 00dc 	str.w	r0, [r6, #220]	; 0xdc
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 8000b6a:	2601      	movs	r6, #1
  macDefaultConf.GiantPacketSizeLimit = 0x618;
 8000b6c:	9318      	str	r3, [sp, #96]	; 0x60
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 8000b6e:	2320      	movs	r3, #32
  ETH_SetMACConfig(heth, &macDefaultConf);
 8000b70:	4628      	mov	r0, r5
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 8000b72:	f88d 603b 	strb.w	r6, [sp, #59]	; 0x3b
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 8000b76:	9322      	str	r3, [sp, #136]	; 0x88
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 8000b78:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
  macDefaultConf.ChecksumOffload = ENABLE;
 8000b7c:	f88d 6030 	strb.w	r6, [sp, #48]	; 0x30
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 8000b80:	930b      	str	r3, [sp, #44]	; 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 8000b82:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 8000b86:	f88d 605e 	strb.w	r6, [sp, #94]	; 0x5e
  macDefaultConf.Speed = ETH_SPEED_100M;
 8000b8a:	9310      	str	r3, [sp, #64]	; 0x40
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 8000b8c:	2302      	movs	r3, #2
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8000b8e:	f88d 603a 	strb.w	r6, [sp, #58]	; 0x3a
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 8000b92:	f88d 608c 	strb.w	r6, [sp, #140]	; 0x8c
  macDefaultConf.Jabber = ENABLE;
 8000b96:	f88d 603d 	strb.w	r6, [sp, #61]	; 0x3d
  macDefaultConf.ReceiveOwn = ENABLE;
 8000b9a:	f88d 604a 	strb.w	r6, [sp, #74]	; 0x4a
  macDefaultConf.RetryTransmission = ENABLE;
 8000b9e:	f88d 604c 	strb.w	r6, [sp, #76]	; 0x4c
  macDefaultConf.Support2KPacket = DISABLE;
 8000ba2:	f88d 4039 	strb.w	r4, [sp, #57]	; 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 8000ba6:	9321      	str	r3, [sp, #132]	; 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 8000ba8:	f88d 4080 	strb.w	r4, [sp, #128]	; 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8000bac:	f88d 4081 	strb.w	r4, [sp, #129]	; 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 8000bb0:	f88d 405c 	strb.w	r4, [sp, #92]	; 0x5c
  macDefaultConf.Watchdog = ENABLE;
 8000bb4:	f88d 603c 	strb.w	r6, [sp, #60]	; 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 8000bb8:	941c      	str	r4, [sp, #112]	; 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 8000bba:	f88d 6078 	strb.w	r6, [sp, #120]	; 0x78
  ETH_SetMACConfig(heth, &macDefaultConf);
 8000bbe:	f7ff fe11 	bl	80007e4 <ETH_SetMACConfig>
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8000bc2:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8000bc6:	a902      	add	r1, sp, #8
 8000bc8:	4628      	mov	r0, r5
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8000bca:	f88d 600c 	strb.w	r6, [sp, #12]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8000bce:	9308      	str	r3, [sp, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8000bd0:	9306      	str	r3, [sp, #24]
  dmaDefaultConf.MaximumSegmentSize = 536;
 8000bd2:	f44f 7306 	mov.w	r3, #536	; 0x218
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8000bd6:	9604      	str	r6, [sp, #16]
  dmaDefaultConf.MaximumSegmentSize = 536;
 8000bd8:	930a      	str	r3, [sp, #40]	; 0x28
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 8000bda:	9402      	str	r4, [sp, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 8000bdc:	f88d 4024 	strb.w	r4, [sp, #36]	; 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 8000be0:	f88d 4015 	strb.w	r4, [sp, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 8000be4:	f88d 4014 	strb.w	r4, [sp, #20]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 8000be8:	f88d 401c 	strb.w	r4, [sp, #28]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 8000bec:	f88d 4025 	strb.w	r4, [sp, #37]	; 0x25
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8000bf0:	f7ff fed6 	bl	80009a0 <ETH_SetDMAConfig>
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 8000bf4:	682b      	ldr	r3, [r5, #0]
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 8000bf6:	6968      	ldr	r0, [r5, #20]
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 8000bf8:	f503 5188 	add.w	r1, r3, #4352	; 0x1100
 8000bfc:	680a      	ldr	r2, [r1, #0]
 8000bfe:	f422 12e0 	bic.w	r2, r2, #1835008	; 0x1c0000
 8000c02:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8000c06:	600a      	str	r2, [r1, #0]
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 8000c08:	f010 0103 	ands.w	r1, r0, #3
 8000c0c:	d011      	beq.n	8000c32 <HAL_ETH_Init+0x18a>
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 8000c0e:	65ee      	str	r6, [r5, #92]	; 0x5c
 8000c10:	e00b      	b.n	8000c2a <HAL_ETH_Init+0x182>
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 8000c12:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8000c16:	e764      	b.n	8000ae2 <HAL_ETH_Init+0x3a>
    if(((HAL_GetTick() - tickstart ) > ETH_SWRESET_TIMEOUT))
 8000c18:	f7ff fd4e 	bl	80006b8 <HAL_GetTick>
 8000c1c:	1b80      	subs	r0, r0, r6
 8000c1e:	f5b0 7ffa 	cmp.w	r0, #500	; 0x1f4
 8000c22:	f67f af6a 	bls.w	8000afa <HAL_ETH_Init+0x52>
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8000c26:	2304      	movs	r3, #4
 8000c28:	65eb      	str	r3, [r5, #92]	; 0x5c
    heth->gState = HAL_ETH_STATE_ERROR;
 8000c2a:	23e0      	movs	r3, #224	; 0xe0
 8000c2c:	656b      	str	r3, [r5, #84]	; 0x54
    return HAL_ERROR;
 8000c2e:	2001      	movs	r0, #1
 8000c30:	e052      	b.n	8000cd8 <HAL_ETH_Init+0x230>
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 8000c32:	f241 1408 	movw	r4, #4360	; 0x1108
 8000c36:	591a      	ldr	r2, [r3, r4]
 8000c38:	f422 42ff 	bic.w	r2, r2, #32640	; 0x7f80
 8000c3c:	f022 027e 	bic.w	r2, r2, #126	; 0x7e
 8000c40:	ea42 0240 	orr.w	r2, r2, r0, lsl #1
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for(i=0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8000c44:	68e8      	ldr	r0, [r5, #12]
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 8000c46:	511a      	str	r2, [r3, r4]
 8000c48:	f100 0660 	add.w	r6, r0, #96	; 0x60
 8000c4c:	f105 0418 	add.w	r4, r5, #24
    dmatxdesc = heth->Init.TxDesc + i;
 8000c50:	4602      	mov	r2, r0

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8000c52:	6011      	str	r1, [r2, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8000c54:	6051      	str	r1, [r2, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8000c56:	6091      	str	r1, [r2, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 8000c58:	60d1      	str	r1, [r2, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8000c5a:	f844 2b04 	str.w	r2, [r4], #4
 8000c5e:	3218      	adds	r2, #24
  for(i=0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8000c60:	42b2      	cmp	r2, r6
 8000c62:	d1f6      	bne.n	8000c52 <HAL_ETH_Init+0x1aa>
  }

  heth->TxDescList.CurTxDesc = 0;
 8000c64:	62a9      	str	r1, [r5, #40]	; 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT -1));
 8000c66:	f241 122c 	movw	r2, #4396	; 0x112c
 8000c6a:	2103      	movs	r1, #3

  for(i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
  {
    dmarxdesc =  heth->Init.RxDesc + i;

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8000c6c:	2400      	movs	r4, #0
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT -1));
 8000c6e:	5099      	str	r1, [r3, r2]
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 8000c70:	f241 1214 	movw	r2, #4372	; 0x1114
    dmarxdesc =  heth->Init.RxDesc + i;
 8000c74:	6929      	ldr	r1, [r5, #16]
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 8000c76:	5098      	str	r0, [r3, r2]
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 8000c78:	f503 5289 	add.w	r2, r3, #4384	; 0x1120
 8000c7c:	f101 0660 	add.w	r6, r1, #96	; 0x60
 8000c80:	6010      	str	r0, [r2, #0]
 8000c82:	f105 002c 	add.w	r0, r5, #44	; 0x2c
    dmarxdesc =  heth->Init.RxDesc + i;
 8000c86:	460a      	mov	r2, r1
    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8000c88:	6014      	str	r4, [r2, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8000c8a:	6054      	str	r4, [r2, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8000c8c:	6094      	str	r4, [r2, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8000c8e:	60d4      	str	r4, [r2, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8000c90:	6114      	str	r4, [r2, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8000c92:	6154      	str	r4, [r2, #20]

    /* Set Rx descritors adresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8000c94:	f840 2b04 	str.w	r2, [r0], #4
 8000c98:	3218      	adds	r2, #24
  for(i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8000c9a:	42b2      	cmp	r2, r6
 8000c9c:	d1f4      	bne.n	8000c88 <HAL_ETH_Init+0x1e0>
  WRITE_REG(heth->RxDescList.AppDescNbr, 0);
  WRITE_REG(heth->RxDescList.ItMode, 0);
  WRITE_REG(heth->RxDescList.AppContextDesc, 0);

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1)));
 8000c9e:	2003      	movs	r0, #3
 8000ca0:	f241 1230 	movw	r2, #4400	; 0x1130
  WRITE_REG(heth->RxDescList.CurRxDesc, 0);
 8000ca4:	63ec      	str	r4, [r5, #60]	; 0x3c
  WRITE_REG(heth->RxDescList.FirstAppDesc, 0);
 8000ca6:	642c      	str	r4, [r5, #64]	; 0x40
  WRITE_REG(heth->RxDescList.AppDescNbr, 0);
 8000ca8:	646c      	str	r4, [r5, #68]	; 0x44
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8000caa:	64ec      	str	r4, [r5, #76]	; 0x4c
  WRITE_REG(heth->RxDescList.AppContextDesc, 0);
 8000cac:	64ac      	str	r4, [r5, #72]	; 0x48
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1)));
 8000cae:	5098      	str	r0, [r3, r2]

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 8000cb0:	f241 121c 	movw	r2, #4380	; 0x111c
  return HAL_OK;
 8000cb4:	2000      	movs	r0, #0
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 8000cb6:	5099      	str	r1, [r3, r2]

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (((uint32_t)(ETH_RX_DESC_CNT - 1))*sizeof(ETH_DMADescTypeDef)))));
 8000cb8:	f501 61d8 	add.w	r1, r1, #1728	; 0x6c0
 8000cbc:	f241 1228 	movw	r2, #4392	; 0x1128
 8000cc0:	5099      	str	r1, [r3, r2]
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 8000cc2:	686a      	ldr	r2, [r5, #4]
 8000cc4:	8891      	ldrh	r1, [r2, #4]
 8000cc6:	f8c3 1300 	str.w	r1, [r3, #768]	; 0x300
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8000cca:	6812      	ldr	r2, [r2, #0]
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8000ccc:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
  heth->gState = HAL_ETH_STATE_READY;
 8000cd0:	2310      	movs	r3, #16
  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8000cd2:	65ec      	str	r4, [r5, #92]	; 0x5c
  heth->gState = HAL_ETH_STATE_READY;
 8000cd4:	656b      	str	r3, [r5, #84]	; 0x54
  heth->RxState = HAL_ETH_STATE_READY;
 8000cd6:	65ab      	str	r3, [r5, #88]	; 0x58
}
 8000cd8:	b024      	add	sp, #144	; 0x90
 8000cda:	bd70      	pop	{r4, r5, r6, pc}
 8000cdc:	58024400 	.word	0x58024400
 8000ce0:	000f4240 	.word	0x000f4240

08000ce4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ce4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8000ce8:	680b      	ldr	r3, [r1, #0]
{
 8000cea:	b085      	sub	sp, #20
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cec:	f8df 81c8 	ldr.w	r8, [pc, #456]	; 8000eb8 <HAL_GPIO_Init+0x1d4>
          temp |= iocurrent;
        }
        EXTI_CurrentCPU->EMR1 = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000cf0:	f04f 49b0 	mov.w	r9, #1476395008	; 0x58000000
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8000cf4:	9301      	str	r3, [sp, #4]
  uint32_t position = 0x00U;
 8000cf6:	2300      	movs	r3, #0
        temp = EXTI_CurrentCPU->IMR1;
 8000cf8:	f8df c1c0 	ldr.w	ip, [pc, #448]	; 8000ebc <HAL_GPIO_Init+0x1d8>
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8000cfc:	9a01      	ldr	r2, [sp, #4]
 8000cfe:	40da      	lsrs	r2, r3
 8000d00:	d102      	bne.n	8000d08 <HAL_GPIO_Init+0x24>
      }
    }

    position++;
  }
}
 8000d02:	b005      	add	sp, #20
 8000d04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000d08:	2701      	movs	r7, #1
    if (iocurrent != 0x00U)
 8000d0a:	9a01      	ldr	r2, [sp, #4]
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000d0c:	409f      	lsls	r7, r3
    if (iocurrent != 0x00U)
 8000d0e:	ea12 0507 	ands.w	r5, r2, r7
 8000d12:	f000 80bb 	beq.w	8000e8c <HAL_GPIO_Init+0x1a8>
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000d16:	684a      	ldr	r2, [r1, #4]
 8000d18:	005e      	lsls	r6, r3, #1
 8000d1a:	f022 0e10 	bic.w	lr, r2, #16
 8000d1e:	f10e 34ff 	add.w	r4, lr, #4294967295
 8000d22:	2c01      	cmp	r4, #1
 8000d24:	d814      	bhi.n	8000d50 <HAL_GPIO_Init+0x6c>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000d26:	f04f 0a03 	mov.w	sl, #3
        temp = GPIOx->OSPEEDR;
 8000d2a:	f8d0 b008 	ldr.w	fp, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000d2e:	fa0a f406 	lsl.w	r4, sl, r6
 8000d32:	ea2b 0a04 	bic.w	sl, fp, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000d36:	68cc      	ldr	r4, [r1, #12]
 8000d38:	40b4      	lsls	r4, r6
 8000d3a:	ea44 040a 	orr.w	r4, r4, sl
        GPIOx->OSPEEDR = temp;
 8000d3e:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 8000d40:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000d42:	ea24 0707 	bic.w	r7, r4, r7
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000d46:	f3c2 1400 	ubfx	r4, r2, #4, #1
 8000d4a:	409c      	lsls	r4, r3
 8000d4c:	4327      	orrs	r7, r4
        GPIOx->OTYPER = temp;
 8000d4e:	6047      	str	r7, [r0, #4]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000d50:	2403      	movs	r4, #3
      temp = GPIOx->PUPDR;
 8000d52:	68c7      	ldr	r7, [r0, #12]
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000d54:	f1be 0f02 	cmp.w	lr, #2
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000d58:	fa04 f406 	lsl.w	r4, r4, r6
 8000d5c:	ea6f 0404 	mvn.w	r4, r4
 8000d60:	ea07 0a04 	and.w	sl, r7, r4
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000d64:	688f      	ldr	r7, [r1, #8]
 8000d66:	fa07 f706 	lsl.w	r7, r7, r6
 8000d6a:	ea47 070a 	orr.w	r7, r7, sl
      GPIOx->PUPDR = temp;
 8000d6e:	60c7      	str	r7, [r0, #12]
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000d70:	d116      	bne.n	8000da0 <HAL_GPIO_Init+0xbc>
        temp = GPIOx->AFR[position >> 3U];
 8000d72:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8000d76:	f003 0b07 	and.w	fp, r3, #7
 8000d7a:	f04f 0e0f 	mov.w	lr, #15
 8000d7e:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
 8000d82:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = GPIOx->AFR[position >> 3U];
 8000d86:	f8da 7020 	ldr.w	r7, [sl, #32]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8000d8a:	fa0e fe0b 	lsl.w	lr, lr, fp
 8000d8e:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8000d92:	690f      	ldr	r7, [r1, #16]
 8000d94:	fa07 f70b 	lsl.w	r7, r7, fp
 8000d98:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->AFR[position >> 3U] = temp;
 8000d9c:	f8ca 7020 	str.w	r7, [sl, #32]
      temp = GPIOx->MODER;
 8000da0:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000da2:	403c      	ands	r4, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000da4:	f002 0703 	and.w	r7, r2, #3
 8000da8:	fa07 f606 	lsl.w	r6, r7, r6
 8000dac:	4334      	orrs	r4, r6
      GPIOx->MODER = temp;
 8000dae:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000db0:	00d4      	lsls	r4, r2, #3
 8000db2:	d56b      	bpl.n	8000e8c <HAL_GPIO_Init+0x1a8>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000db4:	f8d8 40f4 	ldr.w	r4, [r8, #244]	; 0xf4
 8000db8:	f023 0603 	bic.w	r6, r3, #3
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8000dbc:	f003 0703 	and.w	r7, r3, #3
 8000dc0:	f04f 0e0f 	mov.w	lr, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000dc4:	f044 0402 	orr.w	r4, r4, #2
 8000dc8:	f106 46b0 	add.w	r6, r6, #1476395008	; 0x58000000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8000dcc:	00bf      	lsls	r7, r7, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000dce:	f8c8 40f4 	str.w	r4, [r8, #244]	; 0xf4
 8000dd2:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000dd6:	f8d8 40f4 	ldr.w	r4, [r8, #244]	; 0xf4
 8000dda:	f004 0402 	and.w	r4, r4, #2
 8000dde:	9403      	str	r4, [sp, #12]
 8000de0:	9c03      	ldr	r4, [sp, #12]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8000de2:	fa0e f407 	lsl.w	r4, lr, r7
        temp = SYSCFG->EXTICR[position >> 2U];
 8000de6:	f8d6 a008 	ldr.w	sl, [r6, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8000dea:	ea2a 0e04 	bic.w	lr, sl, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000dee:	4c31      	ldr	r4, [pc, #196]	; (8000eb4 <HAL_GPIO_Init+0x1d0>)
 8000df0:	42a0      	cmp	r0, r4
 8000df2:	d04d      	beq.n	8000e90 <HAL_GPIO_Init+0x1ac>
 8000df4:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8000df8:	42a0      	cmp	r0, r4
 8000dfa:	d04b      	beq.n	8000e94 <HAL_GPIO_Init+0x1b0>
 8000dfc:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8000e00:	42a0      	cmp	r0, r4
 8000e02:	d049      	beq.n	8000e98 <HAL_GPIO_Init+0x1b4>
 8000e04:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8000e08:	42a0      	cmp	r0, r4
 8000e0a:	d047      	beq.n	8000e9c <HAL_GPIO_Init+0x1b8>
 8000e0c:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8000e10:	42a0      	cmp	r0, r4
 8000e12:	d045      	beq.n	8000ea0 <HAL_GPIO_Init+0x1bc>
 8000e14:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8000e18:	42a0      	cmp	r0, r4
 8000e1a:	d043      	beq.n	8000ea4 <HAL_GPIO_Init+0x1c0>
 8000e1c:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8000e20:	42a0      	cmp	r0, r4
 8000e22:	d041      	beq.n	8000ea8 <HAL_GPIO_Init+0x1c4>
 8000e24:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8000e28:	42a0      	cmp	r0, r4
 8000e2a:	d03f      	beq.n	8000eac <HAL_GPIO_Init+0x1c8>
 8000e2c:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8000e30:	42a0      	cmp	r0, r4
 8000e32:	d03d      	beq.n	8000eb0 <HAL_GPIO_Init+0x1cc>
 8000e34:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8000e38:	42a0      	cmp	r0, r4
 8000e3a:	bf14      	ite	ne
 8000e3c:	240a      	movne	r4, #10
 8000e3e:	2409      	moveq	r4, #9
 8000e40:	40bc      	lsls	r4, r7
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000e42:	03d7      	lsls	r7, r2, #15
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000e44:	ea44 040e 	orr.w	r4, r4, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000e48:	60b4      	str	r4, [r6, #8]
        temp &= ~(iocurrent);
 8000e4a:	ea6f 0605 	mvn.w	r6, r5
        temp = EXTI_CurrentCPU->IMR1;
 8000e4e:	f8dc 4000 	ldr.w	r4, [ip]
        temp &= ~(iocurrent);
 8000e52:	bf54      	ite	pl
 8000e54:	4034      	andpl	r4, r6
          temp |= iocurrent;
 8000e56:	432c      	orrmi	r4, r5
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000e58:	0397      	lsls	r7, r2, #14
        EXTI_CurrentCPU->IMR1 = temp;
 8000e5a:	f8cc 4000 	str.w	r4, [ip]
        temp = EXTI_CurrentCPU->EMR1;
 8000e5e:	f8dc 4004 	ldr.w	r4, [ip, #4]
        temp &= ~(iocurrent);
 8000e62:	bf54      	ite	pl
 8000e64:	4034      	andpl	r4, r6
          temp |= iocurrent;
 8000e66:	432c      	orrmi	r4, r5
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000e68:	02d7      	lsls	r7, r2, #11
        EXTI->RTSR1 = temp;
 8000e6a:	f04f 47b0 	mov.w	r7, #1476395008	; 0x58000000
        EXTI_CurrentCPU->EMR1 = temp;
 8000e6e:	f8cc 4004 	str.w	r4, [ip, #4]
        temp = EXTI->RTSR1;
 8000e72:	f8d9 4000 	ldr.w	r4, [r9]
        temp &= ~(iocurrent);
 8000e76:	bf54      	ite	pl
 8000e78:	4034      	andpl	r4, r6
          temp |= iocurrent;
 8000e7a:	432c      	orrmi	r4, r5
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000e7c:	0292      	lsls	r2, r2, #10
        EXTI->RTSR1 = temp;
 8000e7e:	603c      	str	r4, [r7, #0]
        temp = EXTI->FTSR1;
 8000e80:	687c      	ldr	r4, [r7, #4]
        temp &= ~(iocurrent);
 8000e82:	bf54      	ite	pl
 8000e84:	4034      	andpl	r4, r6
          temp |= iocurrent;
 8000e86:	432c      	orrmi	r4, r5
        EXTI->FTSR1 = temp;
 8000e88:	f8c9 4004 	str.w	r4, [r9, #4]
    position++;
 8000e8c:	3301      	adds	r3, #1
 8000e8e:	e735      	b.n	8000cfc <HAL_GPIO_Init+0x18>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000e90:	2400      	movs	r4, #0
 8000e92:	e7d5      	b.n	8000e40 <HAL_GPIO_Init+0x15c>
 8000e94:	2401      	movs	r4, #1
 8000e96:	e7d3      	b.n	8000e40 <HAL_GPIO_Init+0x15c>
 8000e98:	2402      	movs	r4, #2
 8000e9a:	e7d1      	b.n	8000e40 <HAL_GPIO_Init+0x15c>
 8000e9c:	2403      	movs	r4, #3
 8000e9e:	e7cf      	b.n	8000e40 <HAL_GPIO_Init+0x15c>
 8000ea0:	2404      	movs	r4, #4
 8000ea2:	e7cd      	b.n	8000e40 <HAL_GPIO_Init+0x15c>
 8000ea4:	2405      	movs	r4, #5
 8000ea6:	e7cb      	b.n	8000e40 <HAL_GPIO_Init+0x15c>
 8000ea8:	2406      	movs	r4, #6
 8000eaa:	e7c9      	b.n	8000e40 <HAL_GPIO_Init+0x15c>
 8000eac:	2407      	movs	r4, #7
 8000eae:	e7c7      	b.n	8000e40 <HAL_GPIO_Init+0x15c>
 8000eb0:	2408      	movs	r4, #8
 8000eb2:	e7c5      	b.n	8000e40 <HAL_GPIO_Init+0x15c>
 8000eb4:	58020000 	.word	0x58020000
 8000eb8:	58024400 	.word	0x58024400
 8000ebc:	58000080 	.word	0x58000080

08000ec0 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8000ec0:	6903      	ldr	r3, [r0, #16]
 8000ec2:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8000ec4:	bf14      	ite	ne
 8000ec6:	2001      	movne	r0, #1
 8000ec8:	2000      	moveq	r0, #0
 8000eca:	4770      	bx	lr

08000ecc <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000ecc:	b10a      	cbz	r2, 8000ed2 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8000ece:	6181      	str	r1, [r0, #24]
 8000ed0:	4770      	bx	lr
 8000ed2:	0409      	lsls	r1, r1, #16
 8000ed4:	e7fb      	b.n	8000ece <HAL_GPIO_WritePin+0x2>

08000ed6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8000ed6:	b5f0      	push	{r4, r5, r6, r7, lr}
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8000ed8:	4604      	mov	r4, r0
{
 8000eda:	b08b      	sub	sp, #44	; 0x2c
  if (hpcd == NULL)
 8000edc:	b360      	cbz	r0, 8000f38 <HAL_PCD_Init+0x62>
  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8000ede:	f890 33bd 	ldrb.w	r3, [r0, #957]	; 0x3bd
  USBx = hpcd->Instance;
 8000ee2:	6805      	ldr	r5, [r0, #0]
  if (hpcd->State == HAL_PCD_STATE_RESET)
 8000ee4:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000ee8:	b91b      	cbnz	r3, 8000ef2 <HAL_PCD_Init+0x1c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8000eea:	f880 23bc 	strb.w	r2, [r0, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8000eee:	f006 f843 	bl	8006f78 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8000ef2:	2303      	movs	r3, #3

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8000ef4:	466e      	mov	r6, sp
 8000ef6:	1d27      	adds	r7, r4, #4
  hpcd->State = HAL_PCD_STATE_BUSY;
 8000ef8:	f884 33bd 	strb.w	r3, [r4, #957]	; 0x3bd
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8000efc:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  __HAL_PCD_DISABLE(hpcd);
 8000efe:	4625      	mov	r5, r4
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8000f00:	f413 7380 	ands.w	r3, r3, #256	; 0x100
  __HAL_PCD_DISABLE(hpcd);
 8000f04:	f855 0b10 	ldr.w	r0, [r5], #16
    hpcd->Init.dma_enable = 0U;
 8000f08:	bf08      	it	eq
 8000f0a:	6123      	streq	r3, [r4, #16]
  __HAL_PCD_DISABLE(hpcd);
 8000f0c:	f004 fabf 	bl	800548e <USB_DisableGlobalInt>
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8000f10:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f12:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8000f14:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f16:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8000f18:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000f1c:	4625      	mov	r5, r4
 8000f1e:	e886 0003 	stmia.w	r6, {r0, r1}
 8000f22:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 8000f26:	f855 0b10 	ldr.w	r0, [r5], #16
 8000f2a:	f004 fa6f 	bl	800540c <USB_CoreInit>
 8000f2e:	4606      	mov	r6, r0
 8000f30:	b120      	cbz	r0, 8000f3c <HAL_PCD_Init+0x66>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8000f32:	2302      	movs	r3, #2
 8000f34:	f884 33bd 	strb.w	r3, [r4, #957]	; 0x3bd
    return HAL_ERROR;
 8000f38:	2501      	movs	r5, #1
 8000f3a:	e054      	b.n	8000fe6 <HAL_PCD_Init+0x110>
    return HAL_ERROR;
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8000f3c:	4601      	mov	r1, r0
 8000f3e:	6820      	ldr	r0, [r4, #0]
 8000f40:	f004 faab 	bl	800549a <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000f44:	4630      	mov	r0, r6
 8000f46:	f8d4 e004 	ldr.w	lr, [r4, #4]
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8000f4a:	261c      	movs	r6, #28
 8000f4c:	f04f 0c01 	mov.w	ip, #1
    hpcd->IN_ep[i].num = i;
    hpcd->IN_ep[i].tx_fifo_num = i;
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8000f50:	4601      	mov	r1, r0
 8000f52:	b2c2      	uxtb	r2, r0
 8000f54:	3001      	adds	r0, #1
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000f56:	4596      	cmp	lr, r2
 8000f58:	d81b      	bhi.n	8000f92 <HAL_PCD_Init+0xbc>
 8000f5a:	2300      	movs	r3, #0
    hpcd->IN_ep[i].xfer_len = 0U;
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8000f5c:	261c      	movs	r6, #28
 8000f5e:	4619      	mov	r1, r3
 8000f60:	b2d8      	uxtb	r0, r3
 8000f62:	3301      	adds	r3, #1
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000f64:	4586      	cmp	lr, r0
 8000f66:	d822      	bhi.n	8000fae <HAL_PCD_Init+0xd8>
    hpcd->OUT_ep[i].xfer_buff = 0U;
    hpcd->OUT_ep[i].xfer_len = 0U;
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8000f68:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f6a:	466e      	mov	r6, sp
 8000f6c:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8000f6e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f70:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8000f72:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000f76:	e886 0003 	stmia.w	r6, {r0, r1}
 8000f7a:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 8000f7e:	6820      	ldr	r0, [r4, #0]
 8000f80:	f004 facc 	bl	800551c <USB_DevInit>
 8000f84:	2301      	movs	r3, #1
 8000f86:	4605      	mov	r5, r0
 8000f88:	b300      	cbz	r0, 8000fcc <HAL_PCD_Init+0xf6>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8000f8a:	2202      	movs	r2, #2
 8000f8c:	f884 23bd 	strb.w	r2, [r4, #957]	; 0x3bd
 8000f90:	e7d2      	b.n	8000f38 <HAL_PCD_Init+0x62>
    hpcd->IN_ep[i].is_in = 1U;
 8000f92:	fb06 4302 	mla	r3, r6, r2, r4
 8000f96:	f883 c03d 	strb.w	ip, [r3, #61]	; 0x3d
    hpcd->IN_ep[i].num = i;
 8000f9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    hpcd->IN_ep[i].tx_fifo_num = i;
 8000f9e:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8000fa2:	f883 103f 	strb.w	r1, [r3, #63]	; 0x3f
    hpcd->IN_ep[i].maxpacket = 0U;
 8000fa6:	6459      	str	r1, [r3, #68]	; 0x44
    hpcd->IN_ep[i].xfer_buff = 0U;
 8000fa8:	6499      	str	r1, [r3, #72]	; 0x48
    hpcd->IN_ep[i].xfer_len = 0U;
 8000faa:	6519      	str	r1, [r3, #80]	; 0x50
 8000fac:	e7d1      	b.n	8000f52 <HAL_PCD_Init+0x7c>
    hpcd->OUT_ep[i].is_in = 0U;
 8000fae:	fb06 4200 	mla	r2, r6, r0, r4
 8000fb2:	f882 11fd 	strb.w	r1, [r2, #509]	; 0x1fd
    hpcd->OUT_ep[i].num = i;
 8000fb6:	f882 01fc 	strb.w	r0, [r2, #508]	; 0x1fc
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8000fba:	f882 11ff 	strb.w	r1, [r2, #511]	; 0x1ff
    hpcd->OUT_ep[i].maxpacket = 0U;
 8000fbe:	f8c2 1204 	str.w	r1, [r2, #516]	; 0x204
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8000fc2:	f8c2 1208 	str.w	r1, [r2, #520]	; 0x208
    hpcd->OUT_ep[i].xfer_len = 0U;
 8000fc6:	f8c2 1210 	str.w	r1, [r2, #528]	; 0x210
 8000fca:	e7c9      	b.n	8000f60 <HAL_PCD_Init+0x8a>
    return HAL_ERROR;
  }

  hpcd->USB_Address = 0U;
 8000fcc:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8000fd0:	f884 33bd 	strb.w	r3, [r4, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8000fd4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000fd6:	2b01      	cmp	r3, #1
 8000fd8:	d102      	bne.n	8000fe0 <HAL_PCD_Init+0x10a>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8000fda:	4620      	mov	r0, r4
 8000fdc:	f000 f806 	bl	8000fec <HAL_PCDEx_ActivateLPM>
  }
  
  (void)USB_DevDisconnect(hpcd->Instance);
 8000fe0:	6820      	ldr	r0, [r4, #0]
 8000fe2:	f004 fb53 	bl	800568c <USB_DevDisconnect>

  return HAL_OK;
}
 8000fe6:	4628      	mov	r0, r5
 8000fe8:	b00b      	add	sp, #44	; 0x2c
 8000fea:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000fec <HAL_PCDEx_ActivateLPM>:
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;

  hpcd->lpm_active = 1U;
 8000fec:	2101      	movs	r1, #1
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8000fee:	6802      	ldr	r2, [r0, #0]
{
 8000ff0:	4603      	mov	r3, r0
  hpcd->lpm_active = 1U;
 8000ff2:	f8c0 13fc 	str.w	r1, [r0, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 8000ff6:	2000      	movs	r0, #0
 8000ff8:	f883 03f4 	strb.w	r0, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8000ffc:	6993      	ldr	r3, [r2, #24]
 8000ffe:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001002:	6193      	str	r3, [r2, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8001004:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8001006:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800100a:	f043 0303 	orr.w	r3, r3, #3
 800100e:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
}
 8001010:	4770      	bx	lr
	...

08001014 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8001014:	b538      	push	{r3, r4, r5, lr}
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8001016:	4c10      	ldr	r4, [pc, #64]	; (8001058 <HAL_PWREx_ConfigSupply+0x44>)
 8001018:	68e3      	ldr	r3, [r4, #12]
 800101a:	f013 0f04 	tst.w	r3, #4
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800101e:	68e3      	ldr	r3, [r4, #12]
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8001020:	d105      	bne.n	800102e <HAL_PWREx_ConfigSupply+0x1a>
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8001022:	f003 0307 	and.w	r3, r3, #7
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8001026:	1a18      	subs	r0, r3, r0
 8001028:	bf18      	it	ne
 800102a:	2001      	movne	r0, #1
 800102c:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_OK;
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800102e:	f023 0307 	bic.w	r3, r3, #7
 8001032:	4318      	orrs	r0, r3
 8001034:	60e0      	str	r0, [r4, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8001036:	f7ff fb3f 	bl	80006b8 <HAL_GetTick>
 800103a:	4605      	mov	r5, r0

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800103c:	6863      	ldr	r3, [r4, #4]
 800103e:	049b      	lsls	r3, r3, #18
 8001040:	d501      	bpl.n	8001046 <HAL_PWREx_ConfigSupply+0x32>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8001042:	2000      	movs	r0, #0
 8001044:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001046:	f7ff fb37 	bl	80006b8 <HAL_GetTick>
 800104a:	1b40      	subs	r0, r0, r5
 800104c:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8001050:	d9f4      	bls.n	800103c <HAL_PWREx_ConfigSupply+0x28>
      return HAL_ERROR;
 8001052:	2001      	movs	r0, #1
}
 8001054:	bd38      	pop	{r3, r4, r5, pc}
 8001056:	bf00      	nop
 8001058:	58024800 	.word	0x58024800

0800105c <HAL_PWREx_EnableUSBVoltageDetector>:
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 800105c:	4a02      	ldr	r2, [pc, #8]	; (8001068 <HAL_PWREx_EnableUSBVoltageDetector+0xc>)
 800105e:	68d3      	ldr	r3, [r2, #12]
 8001060:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001064:	60d3      	str	r3, [r2, #12]
 8001066:	4770      	bx	lr
 8001068:	58024800 	.word	0x58024800

0800106c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800106c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800106e:	4604      	mov	r4, r0
 8001070:	b908      	cbnz	r0, 8001076 <HAL_RCC_OscConfig+0xa>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
      {
        return HAL_ERROR;
 8001072:	2001      	movs	r0, #1
 8001074:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001076:	6803      	ldr	r3, [r0, #0]
 8001078:	07d8      	lsls	r0, r3, #31
 800107a:	d45a      	bmi.n	8001132 <HAL_RCC_OscConfig+0xc6>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800107c:	6823      	ldr	r3, [r4, #0]
 800107e:	0799      	lsls	r1, r3, #30
 8001080:	f100 80a7 	bmi.w	80011d2 <HAL_RCC_OscConfig+0x166>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001084:	6823      	ldr	r3, [r4, #0]
 8001086:	06da      	lsls	r2, r3, #27
 8001088:	d523      	bpl.n	80010d2 <HAL_RCC_OscConfig+0x66>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800108a:	4ba9      	ldr	r3, [pc, #676]	; (8001330 <HAL_RCC_OscConfig+0x2c4>)
 800108c:	691a      	ldr	r2, [r3, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800108e:	6a99      	ldr	r1, [r3, #40]	; 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001090:	f002 0238 	and.w	r2, r2, #56	; 0x38
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8001094:	2a08      	cmp	r2, #8
 8001096:	d007      	beq.n	80010a8 <HAL_RCC_OscConfig+0x3c>
 8001098:	2a18      	cmp	r2, #24
 800109a:	f040 80fb 	bne.w	8001294 <HAL_RCC_OscConfig+0x228>
 800109e:	f001 0203 	and.w	r2, r1, #3
 80010a2:	2a01      	cmp	r2, #1
 80010a4:	f040 80f6 	bne.w	8001294 <HAL_RCC_OscConfig+0x228>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	05db      	lsls	r3, r3, #23
 80010ac:	d502      	bpl.n	80010b4 <HAL_RCC_OscConfig+0x48>
 80010ae:	69e3      	ldr	r3, [r4, #28]
 80010b0:	2b80      	cmp	r3, #128	; 0x80
 80010b2:	d1de      	bne.n	8001072 <HAL_RCC_OscConfig+0x6>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80010b4:	f7ff fb18 	bl	80006e8 <HAL_GetREVID>
 80010b8:	f241 0303 	movw	r3, #4099	; 0x1003
 80010bc:	4a9c      	ldr	r2, [pc, #624]	; (8001330 <HAL_RCC_OscConfig+0x2c4>)
 80010be:	4298      	cmp	r0, r3
 80010c0:	6a21      	ldr	r1, [r4, #32]
 80010c2:	f200 80e0 	bhi.w	8001286 <HAL_RCC_OscConfig+0x21a>
 80010c6:	6853      	ldr	r3, [r2, #4]
 80010c8:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80010cc:	ea43 6381 	orr.w	r3, r3, r1, lsl #26
 80010d0:	6053      	str	r3, [r2, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80010d2:	6823      	ldr	r3, [r4, #0]
 80010d4:	0719      	lsls	r1, r3, #28
 80010d6:	f100 8116 	bmi.w	8001306 <HAL_RCC_OscConfig+0x29a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80010da:	6823      	ldr	r3, [r4, #0]
 80010dc:	069a      	lsls	r2, r3, #26
 80010de:	f100 813c 	bmi.w	800135a <HAL_RCC_OscConfig+0x2ee>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80010e2:	6823      	ldr	r3, [r4, #0]
 80010e4:	075d      	lsls	r5, r3, #29
 80010e6:	d51e      	bpl.n	8001126 <HAL_RCC_OscConfig+0xba>
    PWR->CR1 |= PWR_CR1_DBP;
 80010e8:	4d92      	ldr	r5, [pc, #584]	; (8001334 <HAL_RCC_OscConfig+0x2c8>)
 80010ea:	682b      	ldr	r3, [r5, #0]
 80010ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010f0:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 80010f2:	f7ff fae1 	bl	80006b8 <HAL_GetTick>
 80010f6:	4606      	mov	r6, r0
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80010f8:	682b      	ldr	r3, [r5, #0]
 80010fa:	05da      	lsls	r2, r3, #23
 80010fc:	f140 8152 	bpl.w	80013a4 <HAL_RCC_OscConfig+0x338>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001100:	68a3      	ldr	r3, [r4, #8]
 8001102:	4d8b      	ldr	r5, [pc, #556]	; (8001330 <HAL_RCC_OscConfig+0x2c4>)
 8001104:	2b01      	cmp	r3, #1
 8001106:	f040 8154 	bne.w	80013b2 <HAL_RCC_OscConfig+0x346>
 800110a:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800110c:	f043 0301 	orr.w	r3, r3, #1
 8001110:	672b      	str	r3, [r5, #112]	; 0x70
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001112:	f241 3588 	movw	r5, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001116:	f7ff facf 	bl	80006b8 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800111a:	4e85      	ldr	r6, [pc, #532]	; (8001330 <HAL_RCC_OscConfig+0x2c4>)
      tickstart = HAL_GetTick();
 800111c:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800111e:	6f33      	ldr	r3, [r6, #112]	; 0x70
 8001120:	079b      	lsls	r3, r3, #30
 8001122:	f140 816c 	bpl.w	80013fe <HAL_RCC_OscConfig+0x392>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001126:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8001128:	2800      	cmp	r0, #0
 800112a:	f040 816f 	bne.w	800140c <HAL_RCC_OscConfig+0x3a0>
      }
    }
  }
  return HAL_OK;
 800112e:	2000      	movs	r0, #0
 8001130:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001132:	4b7f      	ldr	r3, [pc, #508]	; (8001330 <HAL_RCC_OscConfig+0x2c4>)
 8001134:	691a      	ldr	r2, [r3, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001136:	6a99      	ldr	r1, [r3, #40]	; 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001138:	f002 0238 	and.w	r2, r2, #56	; 0x38
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800113c:	2a10      	cmp	r2, #16
 800113e:	d005      	beq.n	800114c <HAL_RCC_OscConfig+0xe0>
 8001140:	2a18      	cmp	r2, #24
 8001142:	d10a      	bne.n	800115a <HAL_RCC_OscConfig+0xee>
 8001144:	f001 0203 	and.w	r2, r1, #3
 8001148:	2a02      	cmp	r2, #2
 800114a:	d106      	bne.n	800115a <HAL_RCC_OscConfig+0xee>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	039a      	lsls	r2, r3, #14
 8001150:	d594      	bpl.n	800107c <HAL_RCC_OscConfig+0x10>
 8001152:	6863      	ldr	r3, [r4, #4]
 8001154:	2b00      	cmp	r3, #0
 8001156:	d191      	bne.n	800107c <HAL_RCC_OscConfig+0x10>
 8001158:	e78b      	b.n	8001072 <HAL_RCC_OscConfig+0x6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800115a:	6863      	ldr	r3, [r4, #4]
 800115c:	4d74      	ldr	r5, [pc, #464]	; (8001330 <HAL_RCC_OscConfig+0x2c4>)
 800115e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001162:	d111      	bne.n	8001188 <HAL_RCC_OscConfig+0x11c>
 8001164:	682b      	ldr	r3, [r5, #0]
 8001166:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800116a:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800116c:	f7ff faa4 	bl	80006b8 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001170:	4d6f      	ldr	r5, [pc, #444]	; (8001330 <HAL_RCC_OscConfig+0x2c4>)
        tickstart = HAL_GetTick();
 8001172:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001174:	682b      	ldr	r3, [r5, #0]
 8001176:	039b      	lsls	r3, r3, #14
 8001178:	d480      	bmi.n	800107c <HAL_RCC_OscConfig+0x10>
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800117a:	f7ff fa9d 	bl	80006b8 <HAL_GetTick>
 800117e:	1b80      	subs	r0, r0, r6
 8001180:	2864      	cmp	r0, #100	; 0x64
 8001182:	d9f7      	bls.n	8001174 <HAL_RCC_OscConfig+0x108>
            return HAL_TIMEOUT;
 8001184:	2003      	movs	r0, #3
 8001186:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001188:	b9a3      	cbnz	r3, 80011b4 <HAL_RCC_OscConfig+0x148>
 800118a:	682b      	ldr	r3, [r5, #0]
 800118c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001190:	602b      	str	r3, [r5, #0]
 8001192:	682b      	ldr	r3, [r5, #0]
 8001194:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001198:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800119a:	f7ff fa8d 	bl	80006b8 <HAL_GetTick>
 800119e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80011a0:	682b      	ldr	r3, [r5, #0]
 80011a2:	039f      	lsls	r7, r3, #14
 80011a4:	f57f af6a 	bpl.w	800107c <HAL_RCC_OscConfig+0x10>
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80011a8:	f7ff fa86 	bl	80006b8 <HAL_GetTick>
 80011ac:	1b80      	subs	r0, r0, r6
 80011ae:	2864      	cmp	r0, #100	; 0x64
 80011b0:	d9f6      	bls.n	80011a0 <HAL_RCC_OscConfig+0x134>
 80011b2:	e7e7      	b.n	8001184 <HAL_RCC_OscConfig+0x118>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80011b4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80011b8:	682b      	ldr	r3, [r5, #0]
 80011ba:	d103      	bne.n	80011c4 <HAL_RCC_OscConfig+0x158>
 80011bc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80011c0:	602b      	str	r3, [r5, #0]
 80011c2:	e7cf      	b.n	8001164 <HAL_RCC_OscConfig+0xf8>
 80011c4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80011c8:	602b      	str	r3, [r5, #0]
 80011ca:	682b      	ldr	r3, [r5, #0]
 80011cc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80011d0:	e7cb      	b.n	800116a <HAL_RCC_OscConfig+0xfe>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80011d2:	4b57      	ldr	r3, [pc, #348]	; (8001330 <HAL_RCC_OscConfig+0x2c4>)
 80011d4:	691a      	ldr	r2, [r3, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80011d6:	6a99      	ldr	r1, [r3, #40]	; 0x28
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80011d8:	f012 0238 	ands.w	r2, r2, #56	; 0x38
 80011dc:	d003      	beq.n	80011e6 <HAL_RCC_OscConfig+0x17a>
 80011de:	2a18      	cmp	r2, #24
 80011e0:	d11b      	bne.n	800121a <HAL_RCC_OscConfig+0x1ae>
 80011e2:	078e      	lsls	r6, r1, #30
 80011e4:	d119      	bne.n	800121a <HAL_RCC_OscConfig+0x1ae>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	075d      	lsls	r5, r3, #29
 80011ea:	d503      	bpl.n	80011f4 <HAL_RCC_OscConfig+0x188>
 80011ec:	68e3      	ldr	r3, [r4, #12]
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	f43f af3f 	beq.w	8001072 <HAL_RCC_OscConfig+0x6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011f4:	f7ff fa78 	bl	80006e8 <HAL_GetREVID>
 80011f8:	f241 0303 	movw	r3, #4099	; 0x1003
 80011fc:	4a4c      	ldr	r2, [pc, #304]	; (8001330 <HAL_RCC_OscConfig+0x2c4>)
 80011fe:	4298      	cmp	r0, r3
 8001200:	6921      	ldr	r1, [r4, #16]
 8001202:	6853      	ldr	r3, [r2, #4]
 8001204:	bf95      	itete	ls
 8001206:	f423 337c 	bicls.w	r3, r3, #258048	; 0x3f000
 800120a:	f023 43fe 	bichi.w	r3, r3, #2130706432	; 0x7f000000
 800120e:	ea43 3301 	orrls.w	r3, r3, r1, lsl #12
 8001212:	ea43 6301 	orrhi.w	r3, r3, r1, lsl #24
 8001216:	6053      	str	r3, [r2, #4]
 8001218:	e734      	b.n	8001084 <HAL_RCC_OscConfig+0x18>
 800121a:	4d45      	ldr	r5, [pc, #276]	; (8001330 <HAL_RCC_OscConfig+0x2c4>)
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800121c:	68e2      	ldr	r2, [r4, #12]
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800121e:	682b      	ldr	r3, [r5, #0]
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001220:	b30a      	cbz	r2, 8001266 <HAL_RCC_OscConfig+0x1fa>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001222:	f023 0319 	bic.w	r3, r3, #25
 8001226:	4313      	orrs	r3, r2
 8001228:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800122a:	f7ff fa45 	bl	80006b8 <HAL_GetTick>
 800122e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001230:	682b      	ldr	r3, [r5, #0]
 8001232:	0758      	lsls	r0, r3, #29
 8001234:	d511      	bpl.n	800125a <HAL_RCC_OscConfig+0x1ee>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001236:	f7ff fa57 	bl	80006e8 <HAL_GetREVID>
 800123a:	f241 0303 	movw	r3, #4099	; 0x1003
 800123e:	6922      	ldr	r2, [r4, #16]
 8001240:	4298      	cmp	r0, r3
 8001242:	686b      	ldr	r3, [r5, #4]
 8001244:	bf95      	itete	ls
 8001246:	f423 337c 	bicls.w	r3, r3, #258048	; 0x3f000
 800124a:	f023 43fe 	bichi.w	r3, r3, #2130706432	; 0x7f000000
 800124e:	ea43 3302 	orrls.w	r3, r3, r2, lsl #12
 8001252:	ea43 6302 	orrhi.w	r3, r3, r2, lsl #24
 8001256:	606b      	str	r3, [r5, #4]
 8001258:	e714      	b.n	8001084 <HAL_RCC_OscConfig+0x18>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800125a:	f7ff fa2d 	bl	80006b8 <HAL_GetTick>
 800125e:	1b80      	subs	r0, r0, r6
 8001260:	2802      	cmp	r0, #2
 8001262:	d9e5      	bls.n	8001230 <HAL_RCC_OscConfig+0x1c4>
 8001264:	e78e      	b.n	8001184 <HAL_RCC_OscConfig+0x118>
        __HAL_RCC_HSI_DISABLE();
 8001266:	f023 0301 	bic.w	r3, r3, #1
 800126a:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800126c:	f7ff fa24 	bl	80006b8 <HAL_GetTick>
 8001270:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001272:	682b      	ldr	r3, [r5, #0]
 8001274:	0759      	lsls	r1, r3, #29
 8001276:	f57f af05 	bpl.w	8001084 <HAL_RCC_OscConfig+0x18>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800127a:	f7ff fa1d 	bl	80006b8 <HAL_GetTick>
 800127e:	1b80      	subs	r0, r0, r6
 8001280:	2802      	cmp	r0, #2
 8001282:	d9f6      	bls.n	8001272 <HAL_RCC_OscConfig+0x206>
 8001284:	e77e      	b.n	8001184 <HAL_RCC_OscConfig+0x118>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001286:	68d3      	ldr	r3, [r2, #12]
 8001288:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
 800128c:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8001290:	60d3      	str	r3, [r2, #12]
 8001292:	e71e      	b.n	80010d2 <HAL_RCC_OscConfig+0x66>
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8001294:	69e3      	ldr	r3, [r4, #28]
 8001296:	4d26      	ldr	r5, [pc, #152]	; (8001330 <HAL_RCC_OscConfig+0x2c4>)
 8001298:	b323      	cbz	r3, 80012e4 <HAL_RCC_OscConfig+0x278>
        __HAL_RCC_CSI_ENABLE();
 800129a:	682b      	ldr	r3, [r5, #0]
 800129c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80012a0:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80012a2:	f7ff fa09 	bl	80006b8 <HAL_GetTick>
 80012a6:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80012a8:	682b      	ldr	r3, [r5, #0]
 80012aa:	05df      	lsls	r7, r3, #23
 80012ac:	d50d      	bpl.n	80012ca <HAL_RCC_OscConfig+0x25e>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80012ae:	f7ff fa1b 	bl	80006e8 <HAL_GetREVID>
 80012b2:	f241 0303 	movw	r3, #4099	; 0x1003
 80012b6:	6a22      	ldr	r2, [r4, #32]
 80012b8:	4298      	cmp	r0, r3
 80012ba:	d80c      	bhi.n	80012d6 <HAL_RCC_OscConfig+0x26a>
 80012bc:	686b      	ldr	r3, [r5, #4]
 80012be:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80012c2:	ea43 6382 	orr.w	r3, r3, r2, lsl #26
 80012c6:	606b      	str	r3, [r5, #4]
 80012c8:	e703      	b.n	80010d2 <HAL_RCC_OscConfig+0x66>
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80012ca:	f7ff f9f5 	bl	80006b8 <HAL_GetTick>
 80012ce:	1b80      	subs	r0, r0, r6
 80012d0:	2802      	cmp	r0, #2
 80012d2:	d9e9      	bls.n	80012a8 <HAL_RCC_OscConfig+0x23c>
 80012d4:	e756      	b.n	8001184 <HAL_RCC_OscConfig+0x118>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80012d6:	68eb      	ldr	r3, [r5, #12]
 80012d8:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
 80012dc:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80012e0:	60eb      	str	r3, [r5, #12]
 80012e2:	e6f6      	b.n	80010d2 <HAL_RCC_OscConfig+0x66>
        __HAL_RCC_CSI_DISABLE();
 80012e4:	682b      	ldr	r3, [r5, #0]
 80012e6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80012ea:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80012ec:	f7ff f9e4 	bl	80006b8 <HAL_GetTick>
 80012f0:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80012f2:	682b      	ldr	r3, [r5, #0]
 80012f4:	05d8      	lsls	r0, r3, #23
 80012f6:	f57f aeec 	bpl.w	80010d2 <HAL_RCC_OscConfig+0x66>
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80012fa:	f7ff f9dd 	bl	80006b8 <HAL_GetTick>
 80012fe:	1b80      	subs	r0, r0, r6
 8001300:	2802      	cmp	r0, #2
 8001302:	d9f6      	bls.n	80012f2 <HAL_RCC_OscConfig+0x286>
 8001304:	e73e      	b.n	8001184 <HAL_RCC_OscConfig+0x118>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001306:	6963      	ldr	r3, [r4, #20]
 8001308:	4d09      	ldr	r5, [pc, #36]	; (8001330 <HAL_RCC_OscConfig+0x2c4>)
 800130a:	b1ab      	cbz	r3, 8001338 <HAL_RCC_OscConfig+0x2cc>
      __HAL_RCC_LSI_ENABLE();
 800130c:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800130e:	f043 0301 	orr.w	r3, r3, #1
 8001312:	676b      	str	r3, [r5, #116]	; 0x74
      tickstart = HAL_GetTick();
 8001314:	f7ff f9d0 	bl	80006b8 <HAL_GetTick>
 8001318:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800131a:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800131c:	079b      	lsls	r3, r3, #30
 800131e:	f53f aedc 	bmi.w	80010da <HAL_RCC_OscConfig+0x6e>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001322:	f7ff f9c9 	bl	80006b8 <HAL_GetTick>
 8001326:	1b80      	subs	r0, r0, r6
 8001328:	2802      	cmp	r0, #2
 800132a:	d9f6      	bls.n	800131a <HAL_RCC_OscConfig+0x2ae>
 800132c:	e72a      	b.n	8001184 <HAL_RCC_OscConfig+0x118>
 800132e:	bf00      	nop
 8001330:	58024400 	.word	0x58024400
 8001334:	58024800 	.word	0x58024800
      __HAL_RCC_LSI_DISABLE();
 8001338:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800133a:	f023 0301 	bic.w	r3, r3, #1
 800133e:	676b      	str	r3, [r5, #116]	; 0x74
      tickstart = HAL_GetTick();
 8001340:	f7ff f9ba 	bl	80006b8 <HAL_GetTick>
 8001344:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001346:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001348:	079f      	lsls	r7, r3, #30
 800134a:	f57f aec6 	bpl.w	80010da <HAL_RCC_OscConfig+0x6e>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800134e:	f7ff f9b3 	bl	80006b8 <HAL_GetTick>
 8001352:	1b80      	subs	r0, r0, r6
 8001354:	2802      	cmp	r0, #2
 8001356:	d9f6      	bls.n	8001346 <HAL_RCC_OscConfig+0x2da>
 8001358:	e714      	b.n	8001184 <HAL_RCC_OscConfig+0x118>
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 800135a:	69a3      	ldr	r3, [r4, #24]
 800135c:	4d83      	ldr	r5, [pc, #524]	; (800156c <HAL_RCC_OscConfig+0x500>)
 800135e:	b183      	cbz	r3, 8001382 <HAL_RCC_OscConfig+0x316>
      __HAL_RCC_HSI48_ENABLE();
 8001360:	682b      	ldr	r3, [r5, #0]
 8001362:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001366:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8001368:	f7ff f9a6 	bl	80006b8 <HAL_GetTick>
 800136c:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800136e:	682b      	ldr	r3, [r5, #0]
 8001370:	0498      	lsls	r0, r3, #18
 8001372:	f53f aeb6 	bmi.w	80010e2 <HAL_RCC_OscConfig+0x76>
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8001376:	f7ff f99f 	bl	80006b8 <HAL_GetTick>
 800137a:	1b80      	subs	r0, r0, r6
 800137c:	2802      	cmp	r0, #2
 800137e:	d9f6      	bls.n	800136e <HAL_RCC_OscConfig+0x302>
 8001380:	e700      	b.n	8001184 <HAL_RCC_OscConfig+0x118>
      __HAL_RCC_HSI48_DISABLE();
 8001382:	682b      	ldr	r3, [r5, #0]
 8001384:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001388:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 800138a:	f7ff f995 	bl	80006b8 <HAL_GetTick>
 800138e:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001390:	682b      	ldr	r3, [r5, #0]
 8001392:	0499      	lsls	r1, r3, #18
 8001394:	f57f aea5 	bpl.w	80010e2 <HAL_RCC_OscConfig+0x76>
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8001398:	f7ff f98e 	bl	80006b8 <HAL_GetTick>
 800139c:	1b80      	subs	r0, r0, r6
 800139e:	2802      	cmp	r0, #2
 80013a0:	d9f6      	bls.n	8001390 <HAL_RCC_OscConfig+0x324>
 80013a2:	e6ef      	b.n	8001184 <HAL_RCC_OscConfig+0x118>
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80013a4:	f7ff f988 	bl	80006b8 <HAL_GetTick>
 80013a8:	1b80      	subs	r0, r0, r6
 80013aa:	2864      	cmp	r0, #100	; 0x64
 80013ac:	f67f aea4 	bls.w	80010f8 <HAL_RCC_OscConfig+0x8c>
 80013b0:	e6e8      	b.n	8001184 <HAL_RCC_OscConfig+0x118>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80013b2:	b9b3      	cbnz	r3, 80013e2 <HAL_RCC_OscConfig+0x376>
 80013b4:	6f2b      	ldr	r3, [r5, #112]	; 0x70
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80013b6:	f241 3788 	movw	r7, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80013ba:	f023 0301 	bic.w	r3, r3, #1
 80013be:	672b      	str	r3, [r5, #112]	; 0x70
 80013c0:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80013c2:	f023 0304 	bic.w	r3, r3, #4
 80013c6:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 80013c8:	f7ff f976 	bl	80006b8 <HAL_GetTick>
 80013cc:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80013ce:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80013d0:	0798      	lsls	r0, r3, #30
 80013d2:	f57f aea8 	bpl.w	8001126 <HAL_RCC_OscConfig+0xba>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80013d6:	f7ff f96f 	bl	80006b8 <HAL_GetTick>
 80013da:	1b80      	subs	r0, r0, r6
 80013dc:	42b8      	cmp	r0, r7
 80013de:	d9f6      	bls.n	80013ce <HAL_RCC_OscConfig+0x362>
 80013e0:	e6d0      	b.n	8001184 <HAL_RCC_OscConfig+0x118>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80013e2:	2b05      	cmp	r3, #5
 80013e4:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80013e6:	d103      	bne.n	80013f0 <HAL_RCC_OscConfig+0x384>
 80013e8:	f043 0304 	orr.w	r3, r3, #4
 80013ec:	672b      	str	r3, [r5, #112]	; 0x70
 80013ee:	e68c      	b.n	800110a <HAL_RCC_OscConfig+0x9e>
 80013f0:	f023 0301 	bic.w	r3, r3, #1
 80013f4:	672b      	str	r3, [r5, #112]	; 0x70
 80013f6:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80013f8:	f023 0304 	bic.w	r3, r3, #4
 80013fc:	e688      	b.n	8001110 <HAL_RCC_OscConfig+0xa4>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80013fe:	f7ff f95b 	bl	80006b8 <HAL_GetTick>
 8001402:	1bc0      	subs	r0, r0, r7
 8001404:	42a8      	cmp	r0, r5
 8001406:	f67f ae8a 	bls.w	800111e <HAL_RCC_OscConfig+0xb2>
 800140a:	e6bb      	b.n	8001184 <HAL_RCC_OscConfig+0x118>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800140c:	4d57      	ldr	r5, [pc, #348]	; (800156c <HAL_RCC_OscConfig+0x500>)
 800140e:	692b      	ldr	r3, [r5, #16]
 8001410:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001414:	2b18      	cmp	r3, #24
 8001416:	d07a      	beq.n	800150e <HAL_RCC_OscConfig+0x4a2>
        __HAL_RCC_PLL_DISABLE();
 8001418:	682b      	ldr	r3, [r5, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800141a:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 800141c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001420:	602b      	str	r3, [r5, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001422:	d167      	bne.n	80014f4 <HAL_RCC_OscConfig+0x488>
        tickstart = HAL_GetTick();
 8001424:	f7ff f948 	bl	80006b8 <HAL_GetTick>
 8001428:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800142a:	682b      	ldr	r3, [r5, #0]
 800142c:	0199      	lsls	r1, r3, #6
 800142e:	d45b      	bmi.n	80014e8 <HAL_RCC_OscConfig+0x47c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001430:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8001432:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001434:	f423 737c 	bic.w	r3, r3, #1008	; 0x3f0
 8001438:	f023 0303 	bic.w	r3, r3, #3
 800143c:	4313      	orrs	r3, r2
 800143e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001440:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8001444:	62ab      	str	r3, [r5, #40]	; 0x28
 8001446:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001448:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800144a:	3b01      	subs	r3, #1
 800144c:	3a01      	subs	r2, #1
 800144e:	025b      	lsls	r3, r3, #9
 8001450:	0412      	lsls	r2, r2, #16
 8001452:	b29b      	uxth	r3, r3
 8001454:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 8001458:	4313      	orrs	r3, r2
 800145a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800145c:	3a01      	subs	r2, #1
 800145e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001462:	4313      	orrs	r3, r2
 8001464:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8001466:	3a01      	subs	r2, #1
 8001468:	0612      	lsls	r2, r2, #24
 800146a:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 800146e:	4313      	orrs	r3, r2
 8001470:	632b      	str	r3, [r5, #48]	; 0x30
         __HAL_RCC_PLLFRACN_DISABLE();
 8001472:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8001474:	f023 0301 	bic.w	r3, r3, #1
 8001478:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800147a:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 800147c:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 800147e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001482:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001486:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800148a:	636b      	str	r3, [r5, #52]	; 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800148c:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800148e:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001490:	f023 030c 	bic.w	r3, r3, #12
 8001494:	4313      	orrs	r3, r2
 8001496:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8001498:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800149a:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800149c:	f023 0302 	bic.w	r3, r3, #2
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80014a0:	4c32      	ldr	r4, [pc, #200]	; (800156c <HAL_RCC_OscConfig+0x500>)
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80014a2:	4313      	orrs	r3, r2
 80014a4:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80014a6:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 80014a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80014ac:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80014ae:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 80014b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80014b4:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80014b6:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 80014b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80014bc:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_ENABLE();
 80014be:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 80014c0:	f043 0301 	orr.w	r3, r3, #1
 80014c4:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLL_ENABLE();
 80014c6:	682b      	ldr	r3, [r5, #0]
 80014c8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80014cc:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80014ce:	f7ff f8f3 	bl	80006b8 <HAL_GetTick>
 80014d2:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80014d4:	6823      	ldr	r3, [r4, #0]
 80014d6:	019a      	lsls	r2, r3, #6
 80014d8:	f53f ae29 	bmi.w	800112e <HAL_RCC_OscConfig+0xc2>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80014dc:	f7ff f8ec 	bl	80006b8 <HAL_GetTick>
 80014e0:	1b40      	subs	r0, r0, r5
 80014e2:	2802      	cmp	r0, #2
 80014e4:	d9f6      	bls.n	80014d4 <HAL_RCC_OscConfig+0x468>
 80014e6:	e64d      	b.n	8001184 <HAL_RCC_OscConfig+0x118>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80014e8:	f7ff f8e6 	bl	80006b8 <HAL_GetTick>
 80014ec:	1b80      	subs	r0, r0, r6
 80014ee:	2802      	cmp	r0, #2
 80014f0:	d99b      	bls.n	800142a <HAL_RCC_OscConfig+0x3be>
 80014f2:	e647      	b.n	8001184 <HAL_RCC_OscConfig+0x118>
        tickstart = HAL_GetTick();
 80014f4:	f7ff f8e0 	bl	80006b8 <HAL_GetTick>
 80014f8:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80014fa:	682b      	ldr	r3, [r5, #0]
 80014fc:	019b      	lsls	r3, r3, #6
 80014fe:	f57f ae16 	bpl.w	800112e <HAL_RCC_OscConfig+0xc2>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001502:	f7ff f8d9 	bl	80006b8 <HAL_GetTick>
 8001506:	1b00      	subs	r0, r0, r4
 8001508:	2802      	cmp	r0, #2
 800150a:	d9f6      	bls.n	80014fa <HAL_RCC_OscConfig+0x48e>
 800150c:	e63a      	b.n	8001184 <HAL_RCC_OscConfig+0x118>
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800150e:	2801      	cmp	r0, #1
      temp1_pllckcfg = RCC->PLLCKSELR;
 8001510:	6aaa      	ldr	r2, [r5, #40]	; 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 8001512:	6b2b      	ldr	r3, [r5, #48]	; 0x30
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001514:	d028      	beq.n	8001568 <HAL_RCC_OscConfig+0x4fc>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001516:	f002 0103 	and.w	r1, r2, #3
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800151a:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800151c:	4281      	cmp	r1, r0
 800151e:	f47f ada8 	bne.w	8001072 <HAL_RCC_OscConfig+0x6>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8001522:	f3c2 1205 	ubfx	r2, r2, #4, #6
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001526:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8001528:	428a      	cmp	r2, r1
 800152a:	f47f ada2 	bne.w	8001072 <HAL_RCC_OscConfig+0x6>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800152e:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001530:	f3c3 0108 	ubfx	r1, r3, #0, #9
 8001534:	3a01      	subs	r2, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8001536:	4291      	cmp	r1, r2
 8001538:	f47f ad9b 	bne.w	8001072 <HAL_RCC_OscConfig+0x6>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800153c:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800153e:	f3c3 2146 	ubfx	r1, r3, #9, #7
 8001542:	3a01      	subs	r2, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001544:	4291      	cmp	r1, r2
 8001546:	f47f ad94 	bne.w	8001072 <HAL_RCC_OscConfig+0x6>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800154a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800154c:	f3c3 4106 	ubfx	r1, r3, #16, #7
 8001550:	3a01      	subs	r2, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001552:	4291      	cmp	r1, r2
 8001554:	f47f ad8d 	bne.w	8001072 <HAL_RCC_OscConfig+0x6>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8001558:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 800155a:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800155e:	3801      	subs	r0, #1
    return HAL_ERROR;
 8001560:	1a18      	subs	r0, r3, r0
 8001562:	bf18      	it	ne
 8001564:	2001      	movne	r0, #1
 8001566:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
}
 8001568:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800156a:	bf00      	nop
 800156c:	58024400 	.word	0x58024400

08001570 <HAL_RCC_GetSysClockFreq>:
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001570:	4b48      	ldr	r3, [pc, #288]	; (8001694 <HAL_RCC_GetSysClockFreq+0x124>)
 8001572:	691a      	ldr	r2, [r3, #16]
 8001574:	f002 0238 	and.w	r2, r2, #56	; 0x38
 8001578:	2a10      	cmp	r2, #16
{
 800157a:	b510      	push	{r4, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800157c:	d00e      	beq.n	800159c <HAL_RCC_GetSysClockFreq+0x2c>
 800157e:	2a18      	cmp	r2, #24
 8001580:	d00e      	beq.n	80015a0 <HAL_RCC_GetSysClockFreq+0x30>
 8001582:	2a00      	cmp	r2, #0
 8001584:	f040 8083 	bne.w	800168e <HAL_RCC_GetSysClockFreq+0x11e>
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001588:	681a      	ldr	r2, [r3, #0]
 800158a:	4843      	ldr	r0, [pc, #268]	; (8001698 <HAL_RCC_GetSysClockFreq+0x128>)
 800158c:	f012 0f20 	tst.w	r2, #32
 8001590:	d07e      	beq.n	8001690 <HAL_RCC_GetSysClockFreq+0x120>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8001598:	40d8      	lsrs	r0, r3
 800159a:	bd10      	pop	{r4, pc}
  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
    break;

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 800159c:	483f      	ldr	r0, [pc, #252]	; (800169c <HAL_RCC_GetSysClockFreq+0x12c>)
 800159e:	bd10      	pop	{r4, pc}
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80015a0:	6a99      	ldr	r1, [r3, #40]	; 0x28
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 80015a2:	6a98      	ldr	r0, [r3, #40]	; 0x28
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 80015a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 80015a6:	f3c0 1005 	ubfx	r0, r0, #4, #6
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80015aa:	6b5c      	ldr	r4, [r3, #52]	; 0x34

    if (pllm != 0U)
 80015ac:	2800      	cmp	r0, #0
 80015ae:	d06f      	beq.n	8001690 <HAL_RCC_GetSysClockFreq+0x120>
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80015b0:	f3c4 04cc 	ubfx	r4, r4, #3, #13
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 80015b4:	f002 0201 	and.w	r2, r2, #1
 80015b8:	ed9f 5a39 	vldr	s10, [pc, #228]	; 80016a0 <HAL_RCC_GetSysClockFreq+0x130>
 80015bc:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80015c0:	4362      	muls	r2, r4
 80015c2:	ee07 2a90 	vmov	s15, r2
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80015c6:	f001 0203 	and.w	r2, r1, #3
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80015ca:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
    {
      switch (pllsource)
 80015ce:	2a01      	cmp	r2, #1
 80015d0:	ee07 0a90 	vmov	s15, r0
 80015d4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80015d8:	d002      	beq.n	80015e0 <HAL_RCC_GetSysClockFreq+0x70>
 80015da:	d30f      	bcc.n	80015fc <HAL_RCC_GetSysClockFreq+0x8c>
 80015dc:	2a02      	cmp	r2, #2
 80015de:	d048      	beq.n	8001672 <HAL_RCC_GetSysClockFreq+0x102>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        break;

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80015e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80015e6:	ee07 3a90 	vmov	s15, r3
 80015ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015ee:	eee6 7a05 	vfma.f32	s15, s12, s10
 80015f2:	ed9f 6a2c 	vldr	s12, [pc, #176]	; 80016a4 <HAL_RCC_GetSysClockFreq+0x134>
 80015f6:	ee77 7aa5 	vadd.f32	s15, s15, s11
 80015fa:	e037      	b.n	800166c <HAL_RCC_GetSysClockFreq+0xfc>
       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80015fc:	681a      	ldr	r2, [r3, #0]
 80015fe:	0692      	lsls	r2, r2, #26
 8001600:	d527      	bpl.n	8001652 <HAL_RCC_GetSysClockFreq+0xe2>
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8001602:	6819      	ldr	r1, [r3, #0]
 8001604:	4a24      	ldr	r2, [pc, #144]	; (8001698 <HAL_RCC_GetSysClockFreq+0x128>)
 8001606:	f3c1 01c1 	ubfx	r1, r1, #3, #2
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800160a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800160c:	40ca      	lsrs	r2, r1
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800160e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001612:	ee07 2a90 	vmov	s15, r2
 8001616:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800161a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800161e:	ee07 3a90 	vmov	s15, r3
 8001622:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001626:	eee6 7a05 	vfma.f32	s15, s12, s10
 800162a:	ee77 7aa5 	vadd.f32	s15, s15, s11
        break;
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 800162e:	4b19      	ldr	r3, [pc, #100]	; (8001694 <HAL_RCC_GetSysClockFreq+0x124>)
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8001630:	ee67 7a87 	vmul.f32	s15, s15, s14
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8001634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001636:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800163a:	3301      	adds	r3, #1
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 800163c:	ee07 3a10 	vmov	s14, r3
 8001640:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 8001644:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001648:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 800164c:	ee17 0a90 	vmov	r0, s15
 8001650:	bd10      	pop	{r4, pc}
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8001652:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001654:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001658:	ee07 3a90 	vmov	s15, r3
 800165c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001660:	eee6 7a05 	vfma.f32	s15, s12, s10
 8001664:	ed9f 6a10 	vldr	s12, [pc, #64]	; 80016a8 <HAL_RCC_GetSysClockFreq+0x138>
 8001668:	ee77 7aa5 	vadd.f32	s15, s15, s11
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800166c:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8001670:	e7dd      	b.n	800162e <HAL_RCC_GetSysClockFreq+0xbe>
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8001672:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001674:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001678:	ee07 3a90 	vmov	s15, r3
 800167c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001680:	eee6 7a05 	vfma.f32	s15, s12, s10
 8001684:	ed9f 6a09 	vldr	s12, [pc, #36]	; 80016ac <HAL_RCC_GetSysClockFreq+0x13c>
 8001688:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800168c:	e7ee      	b.n	800166c <HAL_RCC_GetSysClockFreq+0xfc>
    sysclockfreq = CSI_VALUE;
 800168e:	4808      	ldr	r0, [pc, #32]	; (80016b0 <HAL_RCC_GetSysClockFreq+0x140>)
    sysclockfreq = CSI_VALUE;
    break;
  }

  return sysclockfreq;
}
 8001690:	bd10      	pop	{r4, pc}
 8001692:	bf00      	nop
 8001694:	58024400 	.word	0x58024400
 8001698:	03d09000 	.word	0x03d09000
 800169c:	007a1200 	.word	0x007a1200
 80016a0:	39000000 	.word	0x39000000
 80016a4:	4a742400 	.word	0x4a742400
 80016a8:	4c742400 	.word	0x4c742400
 80016ac:	4af42400 	.word	0x4af42400
 80016b0:	003d0900 	.word	0x003d0900

080016b4 <HAL_RCC_ClockConfig>:
{
 80016b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80016b8:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 80016ba:	4604      	mov	r4, r0
 80016bc:	b910      	cbnz	r0, 80016c4 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 80016be:	2001      	movs	r0, #1
 80016c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80016c4:	4a89      	ldr	r2, [pc, #548]	; (80018ec <HAL_RCC_ClockConfig+0x238>)
 80016c6:	6813      	ldr	r3, [r2, #0]
 80016c8:	f003 030f 	and.w	r3, r3, #15
 80016cc:	428b      	cmp	r3, r1
 80016ce:	f0c0 8093 	bcc.w	80017f8 <HAL_RCC_ClockConfig+0x144>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80016d2:	6823      	ldr	r3, [r4, #0]
 80016d4:	075f      	lsls	r7, r3, #29
 80016d6:	f100 809b 	bmi.w	8001810 <HAL_RCC_ClockConfig+0x15c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016da:	071e      	lsls	r6, r3, #28
 80016dc:	d50b      	bpl.n	80016f6 <HAL_RCC_ClockConfig+0x42>
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80016de:	4984      	ldr	r1, [pc, #528]	; (80018f0 <HAL_RCC_ClockConfig+0x23c>)
 80016e0:	6966      	ldr	r6, [r4, #20]
 80016e2:	69c8      	ldr	r0, [r1, #28]
 80016e4:	f000 0070 	and.w	r0, r0, #112	; 0x70
 80016e8:	4286      	cmp	r6, r0
 80016ea:	d904      	bls.n	80016f6 <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80016ec:	69ca      	ldr	r2, [r1, #28]
 80016ee:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80016f2:	4332      	orrs	r2, r6
 80016f4:	61ca      	str	r2, [r1, #28]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80016f6:	06d8      	lsls	r0, r3, #27
 80016f8:	d50b      	bpl.n	8001712 <HAL_RCC_ClockConfig+0x5e>
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80016fa:	497d      	ldr	r1, [pc, #500]	; (80018f0 <HAL_RCC_ClockConfig+0x23c>)
 80016fc:	69a6      	ldr	r6, [r4, #24]
 80016fe:	69c8      	ldr	r0, [r1, #28]
 8001700:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
 8001704:	4286      	cmp	r6, r0
 8001706:	d904      	bls.n	8001712 <HAL_RCC_ClockConfig+0x5e>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8001708:	69ca      	ldr	r2, [r1, #28]
 800170a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800170e:	4332      	orrs	r2, r6
 8001710:	61ca      	str	r2, [r1, #28]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8001712:	0699      	lsls	r1, r3, #26
 8001714:	d50b      	bpl.n	800172e <HAL_RCC_ClockConfig+0x7a>
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8001716:	4976      	ldr	r1, [pc, #472]	; (80018f0 <HAL_RCC_ClockConfig+0x23c>)
 8001718:	69e6      	ldr	r6, [r4, #28]
 800171a:	6a08      	ldr	r0, [r1, #32]
 800171c:	f000 0070 	and.w	r0, r0, #112	; 0x70
 8001720:	4286      	cmp	r6, r0
 8001722:	d904      	bls.n	800172e <HAL_RCC_ClockConfig+0x7a>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8001724:	6a0a      	ldr	r2, [r1, #32]
 8001726:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800172a:	4332      	orrs	r2, r6
 800172c:	620a      	str	r2, [r1, #32]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800172e:	079a      	lsls	r2, r3, #30
 8001730:	d50b      	bpl.n	800174a <HAL_RCC_ClockConfig+0x96>
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8001732:	496f      	ldr	r1, [pc, #444]	; (80018f0 <HAL_RCC_ClockConfig+0x23c>)
 8001734:	68e6      	ldr	r6, [r4, #12]
 8001736:	6988      	ldr	r0, [r1, #24]
 8001738:	f000 000f 	and.w	r0, r0, #15
 800173c:	4286      	cmp	r6, r0
 800173e:	d904      	bls.n	800174a <HAL_RCC_ClockConfig+0x96>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001740:	698a      	ldr	r2, [r1, #24]
 8001742:	f022 020f 	bic.w	r2, r2, #15
 8001746:	4332      	orrs	r2, r6
 8001748:	618a      	str	r2, [r1, #24]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800174a:	07df      	lsls	r7, r3, #31
 800174c:	d46e      	bmi.n	800182c <HAL_RCC_ClockConfig+0x178>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800174e:	6823      	ldr	r3, [r4, #0]
 8001750:	079e      	lsls	r6, r3, #30
 8001752:	f100 80a2 	bmi.w	800189a <HAL_RCC_ClockConfig+0x1e6>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001756:	4965      	ldr	r1, [pc, #404]	; (80018ec <HAL_RCC_ClockConfig+0x238>)
 8001758:	680a      	ldr	r2, [r1, #0]
 800175a:	f002 020f 	and.w	r2, r2, #15
 800175e:	4295      	cmp	r5, r2
 8001760:	f0c0 80a9 	bcc.w	80018b6 <HAL_RCC_ClockConfig+0x202>
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8001764:	0758      	lsls	r0, r3, #29
 8001766:	f100 80b2 	bmi.w	80018ce <HAL_RCC_ClockConfig+0x21a>
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800176a:	0719      	lsls	r1, r3, #28
 800176c:	d50b      	bpl.n	8001786 <HAL_RCC_ClockConfig+0xd2>
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800176e:	4960      	ldr	r1, [pc, #384]	; (80018f0 <HAL_RCC_ClockConfig+0x23c>)
 8001770:	6965      	ldr	r5, [r4, #20]
 8001772:	69c8      	ldr	r0, [r1, #28]
 8001774:	f000 0070 	and.w	r0, r0, #112	; 0x70
 8001778:	4285      	cmp	r5, r0
 800177a:	d204      	bcs.n	8001786 <HAL_RCC_ClockConfig+0xd2>
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800177c:	69ca      	ldr	r2, [r1, #28]
 800177e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001782:	432a      	orrs	r2, r5
 8001784:	61ca      	str	r2, [r1, #28]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001786:	06da      	lsls	r2, r3, #27
 8001788:	d50b      	bpl.n	80017a2 <HAL_RCC_ClockConfig+0xee>
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800178a:	4959      	ldr	r1, [pc, #356]	; (80018f0 <HAL_RCC_ClockConfig+0x23c>)
 800178c:	69a5      	ldr	r5, [r4, #24]
 800178e:	69c8      	ldr	r0, [r1, #28]
 8001790:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
 8001794:	4285      	cmp	r5, r0
 8001796:	d204      	bcs.n	80017a2 <HAL_RCC_ClockConfig+0xee>
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8001798:	69ca      	ldr	r2, [r1, #28]
 800179a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800179e:	432a      	orrs	r2, r5
 80017a0:	61ca      	str	r2, [r1, #28]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80017a2:	069b      	lsls	r3, r3, #26
 80017a4:	d50b      	bpl.n	80017be <HAL_RCC_ClockConfig+0x10a>
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80017a6:	4a52      	ldr	r2, [pc, #328]	; (80018f0 <HAL_RCC_ClockConfig+0x23c>)
 80017a8:	69e0      	ldr	r0, [r4, #28]
 80017aa:	6a11      	ldr	r1, [r2, #32]
 80017ac:	f001 0170 	and.w	r1, r1, #112	; 0x70
 80017b0:	4288      	cmp	r0, r1
 80017b2:	d204      	bcs.n	80017be <HAL_RCC_ClockConfig+0x10a>
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80017b4:	6a13      	ldr	r3, [r2, #32]
 80017b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80017ba:	4303      	orrs	r3, r0
 80017bc:	6213      	str	r3, [r2, #32]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80017be:	f7ff fed7 	bl	8001570 <HAL_RCC_GetSysClockFreq>
 80017c2:	494b      	ldr	r1, [pc, #300]	; (80018f0 <HAL_RCC_ClockConfig+0x23c>)
 80017c4:	4a4b      	ldr	r2, [pc, #300]	; (80018f4 <HAL_RCC_ClockConfig+0x240>)
 80017c6:	698b      	ldr	r3, [r1, #24]
 80017c8:	f3c3 2303 	ubfx	r3, r3, #8, #4
 80017cc:	5cd3      	ldrb	r3, [r2, r3]
 80017ce:	f003 031f 	and.w	r3, r3, #31
 80017d2:	40d8      	lsrs	r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80017d4:	698b      	ldr	r3, [r1, #24]
 80017d6:	f003 030f 	and.w	r3, r3, #15
 80017da:	5cd3      	ldrb	r3, [r2, r3]
 80017dc:	4a46      	ldr	r2, [pc, #280]	; (80018f8 <HAL_RCC_ClockConfig+0x244>)
 80017de:	f003 031f 	and.w	r3, r3, #31
 80017e2:	fa20 f303 	lsr.w	r3, r0, r3
 80017e6:	6013      	str	r3, [r2, #0]
  SystemCoreClock = common_system_clock;
 80017e8:	4b44      	ldr	r3, [pc, #272]	; (80018fc <HAL_RCC_ClockConfig+0x248>)
 80017ea:	6018      	str	r0, [r3, #0]
  halstatus = HAL_InitTick (uwTickPrio);
 80017ec:	4b44      	ldr	r3, [pc, #272]	; (8001900 <HAL_RCC_ClockConfig+0x24c>)
}
 80017ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  halstatus = HAL_InitTick (uwTickPrio);
 80017f2:	6818      	ldr	r0, [r3, #0]
 80017f4:	f7fe bf00 	b.w	80005f8 <HAL_InitTick>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017f8:	6813      	ldr	r3, [r2, #0]
 80017fa:	f023 030f 	bic.w	r3, r3, #15
 80017fe:	430b      	orrs	r3, r1
 8001800:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001802:	6813      	ldr	r3, [r2, #0]
 8001804:	f003 030f 	and.w	r3, r3, #15
 8001808:	4299      	cmp	r1, r3
 800180a:	f47f af58 	bne.w	80016be <HAL_RCC_ClockConfig+0xa>
 800180e:	e760      	b.n	80016d2 <HAL_RCC_ClockConfig+0x1e>
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8001810:	4937      	ldr	r1, [pc, #220]	; (80018f0 <HAL_RCC_ClockConfig+0x23c>)
 8001812:	6926      	ldr	r6, [r4, #16]
 8001814:	6988      	ldr	r0, [r1, #24]
 8001816:	f000 0070 	and.w	r0, r0, #112	; 0x70
 800181a:	4286      	cmp	r6, r0
 800181c:	f67f af5d 	bls.w	80016da <HAL_RCC_ClockConfig+0x26>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8001820:	698a      	ldr	r2, [r1, #24]
 8001822:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001826:	4332      	orrs	r2, r6
 8001828:	618a      	str	r2, [r1, #24]
 800182a:	e756      	b.n	80016da <HAL_RCC_ClockConfig+0x26>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800182c:	4b30      	ldr	r3, [pc, #192]	; (80018f0 <HAL_RCC_ClockConfig+0x23c>)
 800182e:	68a1      	ldr	r1, [r4, #8]
 8001830:	699a      	ldr	r2, [r3, #24]
 8001832:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
 8001836:	430a      	orrs	r2, r1
 8001838:	619a      	str	r2, [r3, #24]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800183a:	6861      	ldr	r1, [r4, #4]
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800183c:	681a      	ldr	r2, [r3, #0]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800183e:	2902      	cmp	r1, #2
 8001840:	d11e      	bne.n	8001880 <HAL_RCC_ClockConfig+0x1cc>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001842:	f412 3f00 	tst.w	r2, #131072	; 0x20000
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001846:	f43f af3a 	beq.w	80016be <HAL_RCC_ClockConfig+0xa>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800184a:	691a      	ldr	r2, [r3, #16]
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800184c:	f241 3888 	movw	r8, #5000	; 0x1388
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001850:	4e27      	ldr	r6, [pc, #156]	; (80018f0 <HAL_RCC_ClockConfig+0x23c>)
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001852:	f022 0207 	bic.w	r2, r2, #7
 8001856:	430a      	orrs	r2, r1
 8001858:	611a      	str	r2, [r3, #16]
      tickstart = HAL_GetTick();
 800185a:	f7fe ff2d 	bl	80006b8 <HAL_GetTick>
 800185e:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001860:	6933      	ldr	r3, [r6, #16]
 8001862:	6862      	ldr	r2, [r4, #4]
 8001864:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001868:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 800186c:	f43f af6f 	beq.w	800174e <HAL_RCC_ClockConfig+0x9a>
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001870:	f7fe ff22 	bl	80006b8 <HAL_GetTick>
 8001874:	1bc0      	subs	r0, r0, r7
 8001876:	4540      	cmp	r0, r8
 8001878:	d9f2      	bls.n	8001860 <HAL_RCC_ClockConfig+0x1ac>
            return HAL_TIMEOUT;
 800187a:	2003      	movs	r0, #3
}
 800187c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001880:	2903      	cmp	r1, #3
 8001882:	d102      	bne.n	800188a <HAL_RCC_ClockConfig+0x1d6>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001884:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8001888:	e7dd      	b.n	8001846 <HAL_RCC_ClockConfig+0x192>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800188a:	2901      	cmp	r1, #1
 800188c:	d102      	bne.n	8001894 <HAL_RCC_ClockConfig+0x1e0>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800188e:	f412 7f80 	tst.w	r2, #256	; 0x100
 8001892:	e7d8      	b.n	8001846 <HAL_RCC_ClockConfig+0x192>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001894:	f012 0f04 	tst.w	r2, #4
 8001898:	e7d5      	b.n	8001846 <HAL_RCC_ClockConfig+0x192>
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800189a:	4915      	ldr	r1, [pc, #84]	; (80018f0 <HAL_RCC_ClockConfig+0x23c>)
 800189c:	68e6      	ldr	r6, [r4, #12]
 800189e:	6988      	ldr	r0, [r1, #24]
 80018a0:	f000 000f 	and.w	r0, r0, #15
 80018a4:	4286      	cmp	r6, r0
 80018a6:	f4bf af56 	bcs.w	8001756 <HAL_RCC_ClockConfig+0xa2>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80018aa:	698a      	ldr	r2, [r1, #24]
 80018ac:	f022 020f 	bic.w	r2, r2, #15
 80018b0:	4332      	orrs	r2, r6
 80018b2:	618a      	str	r2, [r1, #24]
 80018b4:	e74f      	b.n	8001756 <HAL_RCC_ClockConfig+0xa2>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018b6:	680a      	ldr	r2, [r1, #0]
 80018b8:	f022 020f 	bic.w	r2, r2, #15
 80018bc:	432a      	orrs	r2, r5
 80018be:	600a      	str	r2, [r1, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80018c0:	680a      	ldr	r2, [r1, #0]
 80018c2:	f002 020f 	and.w	r2, r2, #15
 80018c6:	4295      	cmp	r5, r2
 80018c8:	f47f aef9 	bne.w	80016be <HAL_RCC_ClockConfig+0xa>
 80018cc:	e74a      	b.n	8001764 <HAL_RCC_ClockConfig+0xb0>
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80018ce:	4908      	ldr	r1, [pc, #32]	; (80018f0 <HAL_RCC_ClockConfig+0x23c>)
 80018d0:	6925      	ldr	r5, [r4, #16]
 80018d2:	6988      	ldr	r0, [r1, #24]
 80018d4:	f000 0070 	and.w	r0, r0, #112	; 0x70
 80018d8:	4285      	cmp	r5, r0
 80018da:	f4bf af46 	bcs.w	800176a <HAL_RCC_ClockConfig+0xb6>
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80018de:	698a      	ldr	r2, [r1, #24]
 80018e0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80018e4:	432a      	orrs	r2, r5
 80018e6:	618a      	str	r2, [r1, #24]
 80018e8:	e73f      	b.n	800176a <HAL_RCC_ClockConfig+0xb6>
 80018ea:	bf00      	nop
 80018ec:	52002000 	.word	0x52002000
 80018f0:	58024400 	.word	0x58024400
 80018f4:	080072bc 	.word	0x080072bc
 80018f8:	20000010 	.word	0x20000010
 80018fc:	2000000c 	.word	0x2000000c
 8001900:	20000004 	.word	0x20000004

08001904 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001904:	b508      	push	{r3, lr}
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8001906:	f7ff fe33 	bl	8001570 <HAL_RCC_GetSysClockFreq>
 800190a:	4a0b      	ldr	r2, [pc, #44]	; (8001938 <HAL_RCC_GetHCLKFreq+0x34>)
 800190c:	490b      	ldr	r1, [pc, #44]	; (800193c <HAL_RCC_GetHCLKFreq+0x38>)
 800190e:	6993      	ldr	r3, [r2, #24]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001910:	6992      	ldr	r2, [r2, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8001912:	f3c3 2303 	ubfx	r3, r3, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001916:	f002 020f 	and.w	r2, r2, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800191a:	5ccb      	ldrb	r3, [r1, r3]
 800191c:	f003 031f 	and.w	r3, r3, #31
 8001920:	fa20 f303 	lsr.w	r3, r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001924:	5c88      	ldrb	r0, [r1, r2]
 8001926:	4a06      	ldr	r2, [pc, #24]	; (8001940 <HAL_RCC_GetHCLKFreq+0x3c>)
 8001928:	f000 001f 	and.w	r0, r0, #31
 800192c:	fa23 f000 	lsr.w	r0, r3, r0
 8001930:	6010      	str	r0, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001932:	4a04      	ldr	r2, [pc, #16]	; (8001944 <HAL_RCC_GetHCLKFreq+0x40>)
 8001934:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
}
 8001936:	bd08      	pop	{r3, pc}
 8001938:	58024400 	.word	0x58024400
 800193c:	080072bc 	.word	0x080072bc
 8001940:	20000010 	.word	0x20000010
 8001944:	2000000c 	.word	0x2000000c

08001948 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001948:	b508      	push	{r3, lr}
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800194a:	f7ff ffdb 	bl	8001904 <HAL_RCC_GetHCLKFreq>
 800194e:	4b05      	ldr	r3, [pc, #20]	; (8001964 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001950:	4a05      	ldr	r2, [pc, #20]	; (8001968 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001952:	69db      	ldr	r3, [r3, #28]
 8001954:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8001958:	5cd3      	ldrb	r3, [r2, r3]
 800195a:	f003 031f 	and.w	r3, r3, #31
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800195e:	40d8      	lsrs	r0, r3
 8001960:	bd08      	pop	{r3, pc}
 8001962:	bf00      	nop
 8001964:	58024400 	.word	0x58024400
 8001968:	080072bc 	.word	0x080072bc

0800196c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800196c:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800196e:	f7ff ffc9 	bl	8001904 <HAL_RCC_GetHCLKFreq>
 8001972:	4b05      	ldr	r3, [pc, #20]	; (8001988 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001974:	4a05      	ldr	r2, [pc, #20]	; (800198c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001976:	69db      	ldr	r3, [r3, #28]
 8001978:	f3c3 2302 	ubfx	r3, r3, #8, #3
 800197c:	5cd3      	ldrb	r3, [r2, r3]
 800197e:	f003 031f 	and.w	r3, r3, #31
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8001982:	40d8      	lsrs	r0, r3
 8001984:	bd08      	pop	{r3, pc}
 8001986:	bf00      	nop
 8001988:	58024400 	.word	0x58024400
 800198c:	080072bc 	.word	0x080072bc

08001990 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8001990:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8001992:	4c3a      	ldr	r4, [pc, #232]	; (8001a7c <RCCEx_PLL2_Config+0xec>)
{
 8001994:	4606      	mov	r6, r0
 8001996:	460d      	mov	r5, r1
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8001998:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800199a:	f003 0303 	and.w	r3, r3, #3
 800199e:	2b03      	cmp	r3, #3
 80019a0:	d069      	beq.n	8001a76 <RCCEx_PLL2_Config+0xe6>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80019a2:	6823      	ldr	r3, [r4, #0]
 80019a4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80019a8:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80019aa:	f7fe fe85 	bl	80006b8 <HAL_GetTick>
 80019ae:	4607      	mov	r7, r0

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80019b0:	6823      	ldr	r3, [r4, #0]
 80019b2:	011a      	lsls	r2, r3, #4
 80019b4:	d44b      	bmi.n	8001a4e <RCCEx_PLL2_Config+0xbe>
        return HAL_TIMEOUT;
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80019b6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80019b8:	6832      	ldr	r2, [r6, #0]
 80019ba:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80019be:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 80019c2:	62a3      	str	r3, [r4, #40]	; 0x28
 80019c4:	68b3      	ldr	r3, [r6, #8]
 80019c6:	68f2      	ldr	r2, [r6, #12]
 80019c8:	3b01      	subs	r3, #1
 80019ca:	3a01      	subs	r2, #1
 80019cc:	025b      	lsls	r3, r3, #9
 80019ce:	0412      	lsls	r2, r2, #16
 80019d0:	b29b      	uxth	r3, r3
 80019d2:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 80019d6:	4313      	orrs	r3, r2
 80019d8:	6872      	ldr	r2, [r6, #4]
 80019da:	3a01      	subs	r2, #1
 80019dc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80019e0:	4313      	orrs	r3, r2
 80019e2:	6932      	ldr	r2, [r6, #16]
 80019e4:	3a01      	subs	r2, #1
 80019e6:	0612      	lsls	r2, r2, #24
 80019e8:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 80019ec:	4313      	orrs	r3, r2
 80019ee:	63a3      	str	r3, [r4, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80019f0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80019f2:	6972      	ldr	r2, [r6, #20]
 80019f4:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80019f8:	4313      	orrs	r3, r2
 80019fa:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80019fc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80019fe:	69b2      	ldr	r2, [r6, #24]
 8001a00:	f023 0320 	bic.w	r3, r3, #32
 8001a04:	4313      	orrs	r3, r2
 8001a06:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8001a08:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001a0a:	f023 0310 	bic.w	r3, r3, #16
 8001a0e:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8001a10:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001a12:	69f2      	ldr	r2, [r6, #28]
 8001a14:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001a18:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001a1c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001a20:	63e3      	str	r3, [r4, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8001a22:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001a24:	f043 0310 	orr.w	r3, r3, #16
 8001a28:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8001a2a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if(Divider == DIVIDER_P_UPDATE)
 8001a2c:	b9b5      	cbnz	r5, 8001a5c <RCCEx_PLL2_Config+0xcc>
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8001a2e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8001a32:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8001a34:	4c11      	ldr	r4, [pc, #68]	; (8001a7c <RCCEx_PLL2_Config+0xec>)
 8001a36:	6823      	ldr	r3, [r4, #0]
 8001a38:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001a3c:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001a3e:	f7fe fe3b 	bl	80006b8 <HAL_GetTick>
 8001a42:	4605      	mov	r5, r0

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8001a44:	6823      	ldr	r3, [r4, #0]
 8001a46:	011b      	lsls	r3, r3, #4
 8001a48:	d50f      	bpl.n	8001a6a <RCCEx_PLL2_Config+0xda>
    }

  }


  return status;
 8001a4a:	2000      	movs	r0, #0
 8001a4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8001a4e:	f7fe fe33 	bl	80006b8 <HAL_GetTick>
 8001a52:	1bc0      	subs	r0, r0, r7
 8001a54:	2802      	cmp	r0, #2
 8001a56:	d9ab      	bls.n	80019b0 <RCCEx_PLL2_Config+0x20>
        return HAL_TIMEOUT;
 8001a58:	2003      	movs	r0, #3
 8001a5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    else if(Divider == DIVIDER_Q_UPDATE)
 8001a5c:	2d01      	cmp	r5, #1
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8001a5e:	bf0c      	ite	eq
 8001a60:	f443 1380 	orreq.w	r3, r3, #1048576	; 0x100000
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8001a64:	f443 1300 	orrne.w	r3, r3, #2097152	; 0x200000
 8001a68:	e7e3      	b.n	8001a32 <RCCEx_PLL2_Config+0xa2>
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8001a6a:	f7fe fe25 	bl	80006b8 <HAL_GetTick>
 8001a6e:	1b40      	subs	r0, r0, r5
 8001a70:	2802      	cmp	r0, #2
 8001a72:	d9e7      	bls.n	8001a44 <RCCEx_PLL2_Config+0xb4>
 8001a74:	e7f0      	b.n	8001a58 <RCCEx_PLL2_Config+0xc8>
    return HAL_ERROR;
 8001a76:	2001      	movs	r0, #1
}
 8001a78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	58024400 	.word	0x58024400

08001a80 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8001a80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8001a82:	4c3a      	ldr	r4, [pc, #232]	; (8001b6c <RCCEx_PLL3_Config+0xec>)
{
 8001a84:	4606      	mov	r6, r0
 8001a86:	460d      	mov	r5, r1
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8001a88:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001a8a:	f003 0303 	and.w	r3, r3, #3
 8001a8e:	2b03      	cmp	r3, #3
 8001a90:	d069      	beq.n	8001b66 <RCCEx_PLL3_Config+0xe6>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8001a92:	6823      	ldr	r3, [r4, #0]
 8001a94:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001a98:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001a9a:	f7fe fe0d 	bl	80006b8 <HAL_GetTick>
 8001a9e:	4607      	mov	r7, r0
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8001aa0:	6823      	ldr	r3, [r4, #0]
 8001aa2:	009a      	lsls	r2, r3, #2
 8001aa4:	d44b      	bmi.n	8001b3e <RCCEx_PLL3_Config+0xbe>
        return HAL_TIMEOUT;
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8001aa6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001aa8:	6832      	ldr	r2, [r6, #0]
 8001aaa:	f023 737c 	bic.w	r3, r3, #66060288	; 0x3f00000
 8001aae:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 8001ab2:	62a3      	str	r3, [r4, #40]	; 0x28
 8001ab4:	68b3      	ldr	r3, [r6, #8]
 8001ab6:	68f2      	ldr	r2, [r6, #12]
 8001ab8:	3b01      	subs	r3, #1
 8001aba:	3a01      	subs	r2, #1
 8001abc:	025b      	lsls	r3, r3, #9
 8001abe:	0412      	lsls	r2, r2, #16
 8001ac0:	b29b      	uxth	r3, r3
 8001ac2:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 8001ac6:	4313      	orrs	r3, r2
 8001ac8:	6872      	ldr	r2, [r6, #4]
 8001aca:	3a01      	subs	r2, #1
 8001acc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001ad0:	4313      	orrs	r3, r2
 8001ad2:	6932      	ldr	r2, [r6, #16]
 8001ad4:	3a01      	subs	r2, #1
 8001ad6:	0612      	lsls	r2, r2, #24
 8001ad8:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8001adc:	4313      	orrs	r3, r2
 8001ade:	6423      	str	r3, [r4, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8001ae0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001ae2:	6972      	ldr	r2, [r6, #20]
 8001ae4:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8001ae8:	4313      	orrs	r3, r2
 8001aea:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8001aec:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001aee:	69b2      	ldr	r2, [r6, #24]
 8001af0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001af4:	4313      	orrs	r3, r2
 8001af6:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8001af8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001afa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001afe:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8001b00:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001b02:	69f2      	ldr	r2, [r6, #28]
 8001b04:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001b08:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001b0c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001b10:	6463      	str	r3, [r4, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8001b12:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001b14:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b18:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8001b1a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if(Divider == DIVIDER_P_UPDATE)
 8001b1c:	b9b5      	cbnz	r5, 8001b4c <RCCEx_PLL3_Config+0xcc>
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8001b1e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8001b22:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8001b24:	4c11      	ldr	r4, [pc, #68]	; (8001b6c <RCCEx_PLL3_Config+0xec>)
 8001b26:	6823      	ldr	r3, [r4, #0]
 8001b28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b2c:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001b2e:	f7fe fdc3 	bl	80006b8 <HAL_GetTick>
 8001b32:	4605      	mov	r5, r0

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8001b34:	6823      	ldr	r3, [r4, #0]
 8001b36:	009b      	lsls	r3, r3, #2
 8001b38:	d50f      	bpl.n	8001b5a <RCCEx_PLL3_Config+0xda>
    }

  }


  return status;
 8001b3a:	2000      	movs	r0, #0
 8001b3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8001b3e:	f7fe fdbb 	bl	80006b8 <HAL_GetTick>
 8001b42:	1bc0      	subs	r0, r0, r7
 8001b44:	2802      	cmp	r0, #2
 8001b46:	d9ab      	bls.n	8001aa0 <RCCEx_PLL3_Config+0x20>
        return HAL_TIMEOUT;
 8001b48:	2003      	movs	r0, #3
 8001b4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    else if(Divider == DIVIDER_Q_UPDATE)
 8001b4c:	2d01      	cmp	r5, #1
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8001b4e:	bf0c      	ite	eq
 8001b50:	f443 0300 	orreq.w	r3, r3, #8388608	; 0x800000
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8001b54:	f043 7380 	orrne.w	r3, r3, #16777216	; 0x1000000
 8001b58:	e7e3      	b.n	8001b22 <RCCEx_PLL3_Config+0xa2>
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8001b5a:	f7fe fdad 	bl	80006b8 <HAL_GetTick>
 8001b5e:	1b40      	subs	r0, r0, r5
 8001b60:	2802      	cmp	r0, #2
 8001b62:	d9e7      	bls.n	8001b34 <RCCEx_PLL3_Config+0xb4>
 8001b64:	e7f0      	b.n	8001b48 <RCCEx_PLL3_Config+0xc8>
    return HAL_ERROR;
 8001b66:	2001      	movs	r0, #1
}
 8001b68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	58024400 	.word	0x58024400

08001b70 <HAL_RCCEx_PeriphCLKConfig>:
{
 8001b70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8001b74:	6806      	ldr	r6, [r0, #0]
{
 8001b76:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8001b78:	f016 6600 	ands.w	r6, r6, #134217728	; 0x8000000
 8001b7c:	d023      	beq.n	8001bc6 <HAL_RCCEx_PeriphCLKConfig+0x56>
    switch(PeriphClkInit->SpdifrxClockSelection)
 8001b7e:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8001b80:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001b84:	d018      	beq.n	8001bb8 <HAL_RCCEx_PeriphCLKConfig+0x48>
 8001b86:	d802      	bhi.n	8001b8e <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8001b88:	b183      	cbz	r3, 8001bac <HAL_RCCEx_PeriphCLKConfig+0x3c>
      ret = HAL_ERROR;
 8001b8a:	2601      	movs	r6, #1
 8001b8c:	e01b      	b.n	8001bc6 <HAL_RCCEx_PeriphCLKConfig+0x56>
    switch(PeriphClkInit->SpdifrxClockSelection)
 8001b8e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001b92:	d023      	beq.n	8001bdc <HAL_RCCEx_PeriphCLKConfig+0x6c>
 8001b94:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8001b98:	d1f7      	bne.n	8001b8a <HAL_RCCEx_PeriphCLKConfig+0x1a>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8001b9a:	4a9f      	ldr	r2, [pc, #636]	; (8001e18 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8001b9c:	2600      	movs	r6, #0
 8001b9e:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8001ba0:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8001ba2:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8001ba6:	430b      	orrs	r3, r1
 8001ba8:	6513      	str	r3, [r2, #80]	; 0x50
 8001baa:	e00c      	b.n	8001bc6 <HAL_RCCEx_PeriphCLKConfig+0x56>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001bac:	4a9a      	ldr	r2, [pc, #616]	; (8001e18 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8001bae:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001bb0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001bb4:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 8001bb6:	e7f0      	b.n	8001b9a <HAL_RCCEx_PeriphCLKConfig+0x2a>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8001bb8:	2102      	movs	r1, #2
 8001bba:	3004      	adds	r0, #4
 8001bbc:	f7ff fee8 	bl	8001990 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8001bc0:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8001bc2:	2800      	cmp	r0, #0
 8001bc4:	d0e9      	beq.n	8001b9a <HAL_RCCEx_PeriphCLKConfig+0x2a>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8001bc6:	6823      	ldr	r3, [r4, #0]
 8001bc8:	05dd      	lsls	r5, r3, #23
 8001bca:	d534      	bpl.n	8001c36 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    switch(PeriphClkInit->Sai1ClockSelection)
 8001bcc:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001bce:	2b04      	cmp	r3, #4
 8001bd0:	d830      	bhi.n	8001c34 <HAL_RCCEx_PeriphCLKConfig+0xc4>
 8001bd2:	e8df f003 	tbb	[pc, r3]
 8001bd6:	0f08      	.short	0x0f08
 8001bd8:	0d29      	.short	0x0d29
 8001bda:	0d          	.byte	0x0d
 8001bdb:	00          	.byte	0x00
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8001bdc:	2102      	movs	r1, #2
 8001bde:	3024      	adds	r0, #36	; 0x24
 8001be0:	f7ff ff4e 	bl	8001a80 <RCCEx_PLL3_Config>
 8001be4:	e7ec      	b.n	8001bc0 <HAL_RCCEx_PeriphCLKConfig+0x50>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001be6:	4a8c      	ldr	r2, [pc, #560]	; (8001e18 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8001be8:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001bea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001bee:	62d3      	str	r3, [r2, #44]	; 0x2c
    switch(PeriphClkInit->Sai1ClockSelection)
 8001bf0:	4635      	mov	r5, r6
 8001bf2:	e004      	b.n	8001bfe <HAL_RCCEx_PeriphCLKConfig+0x8e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8001bf4:	2100      	movs	r1, #0
 8001bf6:	1d20      	adds	r0, r4, #4
 8001bf8:	f7ff feca 	bl	8001990 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8001bfc:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8001bfe:	b9e5      	cbnz	r5, 8001c3a <HAL_RCCEx_PeriphCLKConfig+0xca>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001c00:	4a85      	ldr	r2, [pc, #532]	; (8001e18 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8001c02:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8001c04:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8001c06:	f023 0307 	bic.w	r3, r3, #7
 8001c0a:	430b      	orrs	r3, r1
 8001c0c:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8001c0e:	6823      	ldr	r3, [r4, #0]
 8001c10:	0598      	lsls	r0, r3, #22
 8001c12:	d521      	bpl.n	8001c58 <HAL_RCCEx_PeriphCLKConfig+0xe8>
    switch(PeriphClkInit->Sai23ClockSelection)
 8001c14:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001c16:	2b80      	cmp	r3, #128	; 0x80
 8001c18:	d03b      	beq.n	8001c92 <HAL_RCCEx_PeriphCLKConfig+0x122>
 8001c1a:	d810      	bhi.n	8001c3e <HAL_RCCEx_PeriphCLKConfig+0xce>
 8001c1c:	b36b      	cbz	r3, 8001c7a <HAL_RCCEx_PeriphCLKConfig+0x10a>
 8001c1e:	2b40      	cmp	r3, #64	; 0x40
 8001c20:	d031      	beq.n	8001c86 <HAL_RCCEx_PeriphCLKConfig+0x116>
      ret = HAL_ERROR;
 8001c22:	2601      	movs	r6, #1
 8001c24:	4635      	mov	r5, r6
 8001c26:	e017      	b.n	8001c58 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8001c28:	2100      	movs	r1, #0
 8001c2a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8001c2e:	f7ff ff27 	bl	8001a80 <RCCEx_PLL3_Config>
 8001c32:	e7e3      	b.n	8001bfc <HAL_RCCEx_PeriphCLKConfig+0x8c>
      ret = HAL_ERROR;
 8001c34:	2601      	movs	r6, #1
 8001c36:	4635      	mov	r5, r6
 8001c38:	e7e9      	b.n	8001c0e <HAL_RCCEx_PeriphCLKConfig+0x9e>
 8001c3a:	462e      	mov	r6, r5
 8001c3c:	e7e7      	b.n	8001c0e <HAL_RCCEx_PeriphCLKConfig+0x9e>
    switch(PeriphClkInit->Sai23ClockSelection)
 8001c3e:	2bc0      	cmp	r3, #192	; 0xc0
 8001c40:	d002      	beq.n	8001c48 <HAL_RCCEx_PeriphCLKConfig+0xd8>
 8001c42:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001c46:	d1ec      	bne.n	8001c22 <HAL_RCCEx_PeriphCLKConfig+0xb2>
    if(ret == HAL_OK)
 8001c48:	bb4d      	cbnz	r5, 8001c9e <HAL_RCCEx_PeriphCLKConfig+0x12e>
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8001c4a:	4a73      	ldr	r2, [pc, #460]	; (8001e18 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8001c4c:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8001c4e:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8001c50:	f423 73e0 	bic.w	r3, r3, #448	; 0x1c0
 8001c54:	430b      	orrs	r3, r1
 8001c56:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8001c58:	6823      	ldr	r3, [r4, #0]
 8001c5a:	0559      	lsls	r1, r3, #21
 8001c5c:	d530      	bpl.n	8001cc0 <HAL_RCCEx_PeriphCLKConfig+0x150>
    switch(PeriphClkInit->Sai4AClockSelection)
 8001c5e:	f8d4 30a4 	ldr.w	r3, [r4, #164]	; 0xa4
 8001c62:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001c66:	d047      	beq.n	8001cf8 <HAL_RCCEx_PeriphCLKConfig+0x188>
 8001c68:	d81b      	bhi.n	8001ca2 <HAL_RCCEx_PeriphCLKConfig+0x132>
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d038      	beq.n	8001ce0 <HAL_RCCEx_PeriphCLKConfig+0x170>
 8001c6e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001c72:	d03b      	beq.n	8001cec <HAL_RCCEx_PeriphCLKConfig+0x17c>
      ret = HAL_ERROR;
 8001c74:	2601      	movs	r6, #1
 8001c76:	4635      	mov	r5, r6
 8001c78:	e022      	b.n	8001cc0 <HAL_RCCEx_PeriphCLKConfig+0x150>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001c7a:	4a67      	ldr	r2, [pc, #412]	; (8001e18 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8001c7c:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001c7e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c82:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 8001c84:	e7e0      	b.n	8001c48 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8001c86:	2100      	movs	r1, #0
 8001c88:	1d20      	adds	r0, r4, #4
 8001c8a:	f7ff fe81 	bl	8001990 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8001c8e:	4605      	mov	r5, r0
      break;
 8001c90:	e7da      	b.n	8001c48 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8001c92:	2100      	movs	r1, #0
 8001c94:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8001c98:	f7ff fef2 	bl	8001a80 <RCCEx_PLL3_Config>
 8001c9c:	e7f7      	b.n	8001c8e <HAL_RCCEx_PeriphCLKConfig+0x11e>
 8001c9e:	462e      	mov	r6, r5
 8001ca0:	e7da      	b.n	8001c58 <HAL_RCCEx_PeriphCLKConfig+0xe8>
    switch(PeriphClkInit->Sai4AClockSelection)
 8001ca2:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8001ca6:	d002      	beq.n	8001cae <HAL_RCCEx_PeriphCLKConfig+0x13e>
 8001ca8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8001cac:	d1e2      	bne.n	8001c74 <HAL_RCCEx_PeriphCLKConfig+0x104>
    if(ret == HAL_OK)
 8001cae:	bb4d      	cbnz	r5, 8001d04 <HAL_RCCEx_PeriphCLKConfig+0x194>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8001cb0:	4a59      	ldr	r2, [pc, #356]	; (8001e18 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8001cb2:	f8d4 10a4 	ldr.w	r1, [r4, #164]	; 0xa4
 8001cb6:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8001cb8:	f423 0360 	bic.w	r3, r3, #14680064	; 0xe00000
 8001cbc:	430b      	orrs	r3, r1
 8001cbe:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8001cc0:	6823      	ldr	r3, [r4, #0]
 8001cc2:	051a      	lsls	r2, r3, #20
 8001cc4:	d52f      	bpl.n	8001d26 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    switch(PeriphClkInit->Sai4BClockSelection)
 8001cc6:	f8d4 30a8 	ldr.w	r3, [r4, #168]	; 0xa8
 8001cca:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001cce:	d041      	beq.n	8001d54 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8001cd0:	d81a      	bhi.n	8001d08 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8001cd2:	b39b      	cbz	r3, 8001d3c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8001cd4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001cd8:	d036      	beq.n	8001d48 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      ret = HAL_ERROR;
 8001cda:	2601      	movs	r6, #1
 8001cdc:	4635      	mov	r5, r6
 8001cde:	e022      	b.n	8001d26 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001ce0:	4a4d      	ldr	r2, [pc, #308]	; (8001e18 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8001ce2:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001ce4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ce8:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 8001cea:	e7e0      	b.n	8001cae <HAL_RCCEx_PeriphCLKConfig+0x13e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8001cec:	2100      	movs	r1, #0
 8001cee:	1d20      	adds	r0, r4, #4
 8001cf0:	f7ff fe4e 	bl	8001990 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8001cf4:	4605      	mov	r5, r0
      break;
 8001cf6:	e7da      	b.n	8001cae <HAL_RCCEx_PeriphCLKConfig+0x13e>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8001cf8:	2100      	movs	r1, #0
 8001cfa:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8001cfe:	f7ff febf 	bl	8001a80 <RCCEx_PLL3_Config>
 8001d02:	e7f7      	b.n	8001cf4 <HAL_RCCEx_PeriphCLKConfig+0x184>
 8001d04:	462e      	mov	r6, r5
 8001d06:	e7db      	b.n	8001cc0 <HAL_RCCEx_PeriphCLKConfig+0x150>
    switch(PeriphClkInit->Sai4BClockSelection)
 8001d08:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8001d0c:	d002      	beq.n	8001d14 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 8001d0e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8001d12:	d1e2      	bne.n	8001cda <HAL_RCCEx_PeriphCLKConfig+0x16a>
    if(ret == HAL_OK)
 8001d14:	bb25      	cbnz	r5, 8001d60 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8001d16:	4a40      	ldr	r2, [pc, #256]	; (8001e18 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8001d18:	f8d4 10a8 	ldr.w	r1, [r4, #168]	; 0xa8
 8001d1c:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8001d1e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001d22:	430b      	orrs	r3, r1
 8001d24:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8001d26:	6823      	ldr	r3, [r4, #0]
 8001d28:	019b      	lsls	r3, r3, #6
 8001d2a:	d527      	bpl.n	8001d7c <HAL_RCCEx_PeriphCLKConfig+0x20c>
    switch(PeriphClkInit->QspiClockSelection)
 8001d2c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8001d2e:	2b10      	cmp	r3, #16
 8001d30:	d033      	beq.n	8001d9a <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8001d32:	d817      	bhi.n	8001d64 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
 8001d34:	b1d3      	cbz	r3, 8001d6c <HAL_RCCEx_PeriphCLKConfig+0x1fc>
      ret = HAL_ERROR;
 8001d36:	2601      	movs	r6, #1
 8001d38:	4635      	mov	r5, r6
 8001d3a:	e01f      	b.n	8001d7c <HAL_RCCEx_PeriphCLKConfig+0x20c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001d3c:	4a36      	ldr	r2, [pc, #216]	; (8001e18 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8001d3e:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001d40:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d44:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 8001d46:	e7e5      	b.n	8001d14 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8001d48:	2100      	movs	r1, #0
 8001d4a:	1d20      	adds	r0, r4, #4
 8001d4c:	f7ff fe20 	bl	8001990 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8001d50:	4605      	mov	r5, r0
      break;
 8001d52:	e7df      	b.n	8001d14 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8001d54:	2100      	movs	r1, #0
 8001d56:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8001d5a:	f7ff fe91 	bl	8001a80 <RCCEx_PLL3_Config>
 8001d5e:	e7f7      	b.n	8001d50 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
 8001d60:	462e      	mov	r6, r5
 8001d62:	e7e0      	b.n	8001d26 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    switch(PeriphClkInit->QspiClockSelection)
 8001d64:	2b20      	cmp	r3, #32
 8001d66:	d01e      	beq.n	8001da6 <HAL_RCCEx_PeriphCLKConfig+0x236>
 8001d68:	2b30      	cmp	r3, #48	; 0x30
 8001d6a:	d1e4      	bne.n	8001d36 <HAL_RCCEx_PeriphCLKConfig+0x1c6>
    if(ret == HAL_OK)
 8001d6c:	bb0d      	cbnz	r5, 8001db2 <HAL_RCCEx_PeriphCLKConfig+0x242>
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8001d6e:	4a2a      	ldr	r2, [pc, #168]	; (8001e18 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8001d70:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8001d72:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8001d74:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001d78:	430b      	orrs	r3, r1
 8001d7a:	64d3      	str	r3, [r2, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8001d7c:	6823      	ldr	r3, [r4, #0]
 8001d7e:	04df      	lsls	r7, r3, #19
 8001d80:	d527      	bpl.n	8001dd2 <HAL_RCCEx_PeriphCLKConfig+0x262>
    switch(PeriphClkInit->Spi123ClockSelection)
 8001d82:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8001d84:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001d88:	d03e      	beq.n	8001e08 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8001d8a:	d814      	bhi.n	8001db6 <HAL_RCCEx_PeriphCLKConfig+0x246>
 8001d8c:	b383      	cbz	r3, 8001df0 <HAL_RCCEx_PeriphCLKConfig+0x280>
 8001d8e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001d92:	d033      	beq.n	8001dfc <HAL_RCCEx_PeriphCLKConfig+0x28c>
      ret = HAL_ERROR;
 8001d94:	2601      	movs	r6, #1
 8001d96:	4635      	mov	r5, r6
 8001d98:	e01b      	b.n	8001dd2 <HAL_RCCEx_PeriphCLKConfig+0x262>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001d9a:	4a1f      	ldr	r2, [pc, #124]	; (8001e18 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8001d9c:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001d9e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001da2:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 8001da4:	e7e2      	b.n	8001d6c <HAL_RCCEx_PeriphCLKConfig+0x1fc>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8001da6:	2102      	movs	r1, #2
 8001da8:	1d20      	adds	r0, r4, #4
 8001daa:	f7ff fdf1 	bl	8001990 <RCCEx_PLL2_Config>
 8001dae:	4605      	mov	r5, r0
      break;
 8001db0:	e7dc      	b.n	8001d6c <HAL_RCCEx_PeriphCLKConfig+0x1fc>
 8001db2:	462e      	mov	r6, r5
 8001db4:	e7e2      	b.n	8001d7c <HAL_RCCEx_PeriphCLKConfig+0x20c>
    switch(PeriphClkInit->Spi123ClockSelection)
 8001db6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8001dba:	d002      	beq.n	8001dc2 <HAL_RCCEx_PeriphCLKConfig+0x252>
 8001dbc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001dc0:	d1e8      	bne.n	8001d94 <HAL_RCCEx_PeriphCLKConfig+0x224>
    if(ret == HAL_OK)
 8001dc2:	bb3d      	cbnz	r5, 8001e14 <HAL_RCCEx_PeriphCLKConfig+0x2a4>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8001dc4:	4a14      	ldr	r2, [pc, #80]	; (8001e18 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8001dc6:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8001dc8:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8001dca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001dce:	430b      	orrs	r3, r1
 8001dd0:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8001dd2:	6823      	ldr	r3, [r4, #0]
 8001dd4:	0498      	lsls	r0, r3, #18
 8001dd6:	d532      	bpl.n	8001e3e <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    switch(PeriphClkInit->Spi45ClockSelection)
 8001dd8:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8001dda:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001dde:	d044      	beq.n	8001e6a <HAL_RCCEx_PeriphCLKConfig+0x2fa>
 8001de0:	d81c      	bhi.n	8001e1c <HAL_RCCEx_PeriphCLKConfig+0x2ac>
 8001de2:	b323      	cbz	r3, 8001e2e <HAL_RCCEx_PeriphCLKConfig+0x2be>
 8001de4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001de8:	d039      	beq.n	8001e5e <HAL_RCCEx_PeriphCLKConfig+0x2ee>
      ret = HAL_ERROR;
 8001dea:	2601      	movs	r6, #1
 8001dec:	4635      	mov	r5, r6
 8001dee:	e026      	b.n	8001e3e <HAL_RCCEx_PeriphCLKConfig+0x2ce>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001df0:	4a09      	ldr	r2, [pc, #36]	; (8001e18 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8001df2:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001df4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001df8:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 8001dfa:	e7e2      	b.n	8001dc2 <HAL_RCCEx_PeriphCLKConfig+0x252>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8001dfc:	2100      	movs	r1, #0
 8001dfe:	1d20      	adds	r0, r4, #4
 8001e00:	f7ff fdc6 	bl	8001990 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8001e04:	4605      	mov	r5, r0
      break;
 8001e06:	e7dc      	b.n	8001dc2 <HAL_RCCEx_PeriphCLKConfig+0x252>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8001e08:	2100      	movs	r1, #0
 8001e0a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8001e0e:	f7ff fe37 	bl	8001a80 <RCCEx_PLL3_Config>
 8001e12:	e7f7      	b.n	8001e04 <HAL_RCCEx_PeriphCLKConfig+0x294>
 8001e14:	462e      	mov	r6, r5
 8001e16:	e7dc      	b.n	8001dd2 <HAL_RCCEx_PeriphCLKConfig+0x262>
 8001e18:	58024400 	.word	0x58024400
    switch(PeriphClkInit->Spi45ClockSelection)
 8001e1c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8001e20:	d005      	beq.n	8001e2e <HAL_RCCEx_PeriphCLKConfig+0x2be>
 8001e22:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001e26:	d002      	beq.n	8001e2e <HAL_RCCEx_PeriphCLKConfig+0x2be>
 8001e28:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8001e2c:	d1dd      	bne.n	8001dea <HAL_RCCEx_PeriphCLKConfig+0x27a>
    if(ret == HAL_OK)
 8001e2e:	bb15      	cbnz	r5, 8001e76 <HAL_RCCEx_PeriphCLKConfig+0x306>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8001e30:	4aa0      	ldr	r2, [pc, #640]	; (80020b4 <HAL_RCCEx_PeriphCLKConfig+0x544>)
 8001e32:	6e21      	ldr	r1, [r4, #96]	; 0x60
 8001e34:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8001e36:	f423 23e0 	bic.w	r3, r3, #458752	; 0x70000
 8001e3a:	430b      	orrs	r3, r1
 8001e3c:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8001e3e:	6823      	ldr	r3, [r4, #0]
 8001e40:	0459      	lsls	r1, r3, #17
 8001e42:	d52d      	bpl.n	8001ea0 <HAL_RCCEx_PeriphCLKConfig+0x330>
    switch(PeriphClkInit->Spi6ClockSelection)
 8001e44:	f8d4 30ac 	ldr.w	r3, [r4, #172]	; 0xac
 8001e48:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001e4c:	d04b      	beq.n	8001ee6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8001e4e:	d814      	bhi.n	8001e7a <HAL_RCCEx_PeriphCLKConfig+0x30a>
 8001e50:	b1e3      	cbz	r3, 8001e8c <HAL_RCCEx_PeriphCLKConfig+0x31c>
 8001e52:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001e56:	d040      	beq.n	8001eda <HAL_RCCEx_PeriphCLKConfig+0x36a>
      ret = HAL_ERROR;
 8001e58:	2601      	movs	r6, #1
 8001e5a:	4635      	mov	r5, r6
 8001e5c:	e020      	b.n	8001ea0 <HAL_RCCEx_PeriphCLKConfig+0x330>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8001e5e:	2101      	movs	r1, #1
 8001e60:	1d20      	adds	r0, r4, #4
 8001e62:	f7ff fd95 	bl	8001990 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8001e66:	4605      	mov	r5, r0
      break;
 8001e68:	e7e1      	b.n	8001e2e <HAL_RCCEx_PeriphCLKConfig+0x2be>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8001e6a:	2101      	movs	r1, #1
 8001e6c:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8001e70:	f7ff fe06 	bl	8001a80 <RCCEx_PLL3_Config>
 8001e74:	e7f7      	b.n	8001e66 <HAL_RCCEx_PeriphCLKConfig+0x2f6>
 8001e76:	462e      	mov	r6, r5
 8001e78:	e7e1      	b.n	8001e3e <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    switch(PeriphClkInit->Spi6ClockSelection)
 8001e7a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e7e:	d005      	beq.n	8001e8c <HAL_RCCEx_PeriphCLKConfig+0x31c>
 8001e80:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001e84:	d002      	beq.n	8001e8c <HAL_RCCEx_PeriphCLKConfig+0x31c>
 8001e86:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8001e8a:	d1e5      	bne.n	8001e58 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
    if(ret == HAL_OK)
 8001e8c:	2d00      	cmp	r5, #0
 8001e8e:	d130      	bne.n	8001ef2 <HAL_RCCEx_PeriphCLKConfig+0x382>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8001e90:	4a88      	ldr	r2, [pc, #544]	; (80020b4 <HAL_RCCEx_PeriphCLKConfig+0x544>)
 8001e92:	f8d4 10ac 	ldr.w	r1, [r4, #172]	; 0xac
 8001e96:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8001e98:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
 8001e9c:	430b      	orrs	r3, r1
 8001e9e:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8001ea0:	6823      	ldr	r3, [r4, #0]
 8001ea2:	041a      	lsls	r2, r3, #16
 8001ea4:	d50f      	bpl.n	8001ec6 <HAL_RCCEx_PeriphCLKConfig+0x356>
    switch(PeriphClkInit->FdcanClockSelection)
 8001ea6:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8001ea8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001eac:	d023      	beq.n	8001ef6 <HAL_RCCEx_PeriphCLKConfig+0x386>
 8001eae:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001eb2:	d026      	beq.n	8001f02 <HAL_RCCEx_PeriphCLKConfig+0x392>
 8001eb4:	bb5b      	cbnz	r3, 8001f0e <HAL_RCCEx_PeriphCLKConfig+0x39e>
    if(ret == HAL_OK)
 8001eb6:	bb6d      	cbnz	r5, 8001f14 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8001eb8:	4a7e      	ldr	r2, [pc, #504]	; (80020b4 <HAL_RCCEx_PeriphCLKConfig+0x544>)
 8001eba:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 8001ebc:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8001ebe:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8001ec2:	430b      	orrs	r3, r1
 8001ec4:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8001ec6:	6823      	ldr	r3, [r4, #0]
 8001ec8:	01db      	lsls	r3, r3, #7
 8001eca:	d533      	bpl.n	8001f34 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
    switch(PeriphClkInit->FmcClockSelection)
 8001ecc:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001ece:	2b03      	cmp	r3, #3
 8001ed0:	d87d      	bhi.n	8001fce <HAL_RCCEx_PeriphCLKConfig+0x45e>
 8001ed2:	e8df f003 	tbb	[pc, r3]
 8001ed6:	2126      	.short	0x2126
 8001ed8:	2676      	.short	0x2676
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8001eda:	2101      	movs	r1, #1
 8001edc:	1d20      	adds	r0, r4, #4
 8001ede:	f7ff fd57 	bl	8001990 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8001ee2:	4605      	mov	r5, r0
      break;
 8001ee4:	e7d2      	b.n	8001e8c <HAL_RCCEx_PeriphCLKConfig+0x31c>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8001ee6:	2101      	movs	r1, #1
 8001ee8:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8001eec:	f7ff fdc8 	bl	8001a80 <RCCEx_PLL3_Config>
 8001ef0:	e7f7      	b.n	8001ee2 <HAL_RCCEx_PeriphCLKConfig+0x372>
 8001ef2:	462e      	mov	r6, r5
 8001ef4:	e7d4      	b.n	8001ea0 <HAL_RCCEx_PeriphCLKConfig+0x330>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001ef6:	4a6f      	ldr	r2, [pc, #444]	; (80020b4 <HAL_RCCEx_PeriphCLKConfig+0x544>)
 8001ef8:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001efa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001efe:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 8001f00:	e7d9      	b.n	8001eb6 <HAL_RCCEx_PeriphCLKConfig+0x346>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8001f02:	2101      	movs	r1, #1
 8001f04:	1d20      	adds	r0, r4, #4
 8001f06:	f7ff fd43 	bl	8001990 <RCCEx_PLL2_Config>
 8001f0a:	4605      	mov	r5, r0
      break;
 8001f0c:	e7d3      	b.n	8001eb6 <HAL_RCCEx_PeriphCLKConfig+0x346>
      ret = HAL_ERROR;
 8001f0e:	2601      	movs	r6, #1
 8001f10:	4635      	mov	r5, r6
 8001f12:	e7d8      	b.n	8001ec6 <HAL_RCCEx_PeriphCLKConfig+0x356>
 8001f14:	462e      	mov	r6, r5
 8001f16:	e7d6      	b.n	8001ec6 <HAL_RCCEx_PeriphCLKConfig+0x356>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001f18:	4a66      	ldr	r2, [pc, #408]	; (80020b4 <HAL_RCCEx_PeriphCLKConfig+0x544>)
 8001f1a:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001f1c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f20:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 8001f22:	2d00      	cmp	r5, #0
 8001f24:	d156      	bne.n	8001fd4 <HAL_RCCEx_PeriphCLKConfig+0x464>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8001f26:	4a63      	ldr	r2, [pc, #396]	; (80020b4 <HAL_RCCEx_PeriphCLKConfig+0x544>)
 8001f28:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8001f2a:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8001f2c:	f023 0303 	bic.w	r3, r3, #3
 8001f30:	430b      	orrs	r3, r1
 8001f32:	64d3      	str	r3, [r2, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001f34:	6823      	ldr	r3, [r4, #0]
 8001f36:	025f      	lsls	r7, r3, #9
 8001f38:	d556      	bpl.n	8001fe8 <HAL_RCCEx_PeriphCLKConfig+0x478>
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001f3a:	4f5f      	ldr	r7, [pc, #380]	; (80020b8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f42:	603b      	str	r3, [r7, #0]
    tickstart = HAL_GetTick();
 8001f44:	f7fe fbb8 	bl	80006b8 <HAL_GetTick>
 8001f48:	4680      	mov	r8, r0
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	05d8      	lsls	r0, r3, #23
 8001f4e:	d543      	bpl.n	8001fd8 <HAL_RCCEx_PeriphCLKConfig+0x468>
    if(ret == HAL_OK)
 8001f50:	2d00      	cmp	r5, #0
 8001f52:	d161      	bne.n	8002018 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8001f54:	4b57      	ldr	r3, [pc, #348]	; (80020b4 <HAL_RCCEx_PeriphCLKConfig+0x544>)
 8001f56:	f8d4 00b0 	ldr.w	r0, [r4, #176]	; 0xb0
 8001f5a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001f5c:	4042      	eors	r2, r0
 8001f5e:	f412 7f40 	tst.w	r2, #768	; 0x300
 8001f62:	d00b      	beq.n	8001f7c <HAL_RCCEx_PeriphCLKConfig+0x40c>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001f64:	6f1a      	ldr	r2, [r3, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_FORCE();
 8001f66:	6f19      	ldr	r1, [r3, #112]	; 0x70
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001f68:	f422 7240 	bic.w	r2, r2, #768	; 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 8001f6c:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 8001f70:	6719      	str	r1, [r3, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001f72:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8001f74:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8001f78:	6719      	str	r1, [r3, #112]	; 0x70
        RCC->BDCR = tmpreg;
 8001f7a:	671a      	str	r2, [r3, #112]	; 0x70
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8001f7c:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 8001f80:	d108      	bne.n	8001f94 <HAL_RCCEx_PeriphCLKConfig+0x424>
        tickstart = HAL_GetTick();
 8001f82:	f7fe fb99 	bl	80006b8 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001f86:	4f4b      	ldr	r7, [pc, #300]	; (80020b4 <HAL_RCCEx_PeriphCLKConfig+0x544>)
        tickstart = HAL_GetTick();
 8001f88:	4680      	mov	r8, r0
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f8a:	f241 3988 	movw	r9, #5000	; 0x1388
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001f8e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001f90:	0799      	lsls	r1, r3, #30
 8001f92:	d536      	bpl.n	8002002 <HAL_RCCEx_PeriphCLKConfig+0x492>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001f94:	f8d4 30b0 	ldr.w	r3, [r4, #176]	; 0xb0
 8001f98:	4946      	ldr	r1, [pc, #280]	; (80020b4 <HAL_RCCEx_PeriphCLKConfig+0x544>)
 8001f9a:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8001f9e:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8001fa2:	d135      	bne.n	8002010 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 8001fa4:	6908      	ldr	r0, [r1, #16]
 8001fa6:	4a45      	ldr	r2, [pc, #276]	; (80020bc <HAL_RCCEx_PeriphCLKConfig+0x54c>)
 8001fa8:	f420 507c 	bic.w	r0, r0, #16128	; 0x3f00
 8001fac:	ea02 1213 	and.w	r2, r2, r3, lsr #4
 8001fb0:	4302      	orrs	r2, r0
 8001fb2:	610a      	str	r2, [r1, #16]
 8001fb4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001fb8:	4a3e      	ldr	r2, [pc, #248]	; (80020b4 <HAL_RCCEx_PeriphCLKConfig+0x544>)
 8001fba:	6f11      	ldr	r1, [r2, #112]	; 0x70
 8001fbc:	430b      	orrs	r3, r1
 8001fbe:	6713      	str	r3, [r2, #112]	; 0x70
 8001fc0:	e012      	b.n	8001fe8 <HAL_RCCEx_PeriphCLKConfig+0x478>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8001fc2:	2102      	movs	r1, #2
 8001fc4:	1d20      	adds	r0, r4, #4
 8001fc6:	f7ff fce3 	bl	8001990 <RCCEx_PLL2_Config>
 8001fca:	4605      	mov	r5, r0
      break;
 8001fcc:	e7a9      	b.n	8001f22 <HAL_RCCEx_PeriphCLKConfig+0x3b2>
      ret = HAL_ERROR;
 8001fce:	2601      	movs	r6, #1
 8001fd0:	4635      	mov	r5, r6
 8001fd2:	e7af      	b.n	8001f34 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
 8001fd4:	462e      	mov	r6, r5
 8001fd6:	e7ad      	b.n	8001f34 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001fd8:	f7fe fb6e 	bl	80006b8 <HAL_GetTick>
 8001fdc:	eba0 0008 	sub.w	r0, r0, r8
 8001fe0:	2864      	cmp	r0, #100	; 0x64
 8001fe2:	d9b2      	bls.n	8001f4a <HAL_RCCEx_PeriphCLKConfig+0x3da>
        ret = HAL_TIMEOUT;
 8001fe4:	2603      	movs	r6, #3
 8001fe6:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8001fe8:	6823      	ldr	r3, [r4, #0]
 8001fea:	07da      	lsls	r2, r3, #31
 8001fec:	d524      	bpl.n	8002038 <HAL_RCCEx_PeriphCLKConfig+0x4c8>
    switch(PeriphClkInit->Usart16ClockSelection)
 8001fee:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 8001ff0:	2b10      	cmp	r3, #16
 8001ff2:	d032      	beq.n	800205a <HAL_RCCEx_PeriphCLKConfig+0x4ea>
 8001ff4:	d812      	bhi.n	800201c <HAL_RCCEx_PeriphCLKConfig+0x4ac>
 8001ff6:	b1bb      	cbz	r3, 8002028 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
 8001ff8:	2b08      	cmp	r3, #8
 8001ffa:	d028      	beq.n	800204e <HAL_RCCEx_PeriphCLKConfig+0x4de>
      ret = HAL_ERROR;
 8001ffc:	2601      	movs	r6, #1
 8001ffe:	4635      	mov	r5, r6
 8002000:	e01a      	b.n	8002038 <HAL_RCCEx_PeriphCLKConfig+0x4c8>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002002:	f7fe fb59 	bl	80006b8 <HAL_GetTick>
 8002006:	eba0 0008 	sub.w	r0, r0, r8
 800200a:	4548      	cmp	r0, r9
 800200c:	d9bf      	bls.n	8001f8e <HAL_RCCEx_PeriphCLKConfig+0x41e>
 800200e:	e7e9      	b.n	8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x474>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002010:	690a      	ldr	r2, [r1, #16]
 8002012:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
 8002016:	e7cc      	b.n	8001fb2 <HAL_RCCEx_PeriphCLKConfig+0x442>
 8002018:	462e      	mov	r6, r5
 800201a:	e7e5      	b.n	8001fe8 <HAL_RCCEx_PeriphCLKConfig+0x478>
    switch(PeriphClkInit->Usart16ClockSelection)
 800201c:	2b20      	cmp	r3, #32
 800201e:	d003      	beq.n	8002028 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
 8002020:	2b28      	cmp	r3, #40	; 0x28
 8002022:	d001      	beq.n	8002028 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
 8002024:	2b18      	cmp	r3, #24
 8002026:	d1e9      	bne.n	8001ffc <HAL_RCCEx_PeriphCLKConfig+0x48c>
    if(ret == HAL_OK)
 8002028:	b9ed      	cbnz	r5, 8002066 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800202a:	4a22      	ldr	r2, [pc, #136]	; (80020b4 <HAL_RCCEx_PeriphCLKConfig+0x544>)
 800202c:	6fa1      	ldr	r1, [r4, #120]	; 0x78
 800202e:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8002030:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 8002034:	430b      	orrs	r3, r1
 8002036:	6553      	str	r3, [r2, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8002038:	6823      	ldr	r3, [r4, #0]
 800203a:	079b      	lsls	r3, r3, #30
 800203c:	d522      	bpl.n	8002084 <HAL_RCCEx_PeriphCLKConfig+0x514>
    switch(PeriphClkInit->Usart234578ClockSelection)
 800203e:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8002040:	2b05      	cmp	r3, #5
 8002042:	d831      	bhi.n	80020a8 <HAL_RCCEx_PeriphCLKConfig+0x538>
 8002044:	e8df f003 	tbb	[pc, r3]
 8002048:	162a1116 	.word	0x162a1116
 800204c:	1616      	.short	0x1616
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800204e:	2101      	movs	r1, #1
 8002050:	1d20      	adds	r0, r4, #4
 8002052:	f7ff fc9d 	bl	8001990 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002056:	4605      	mov	r5, r0
      break;
 8002058:	e7e6      	b.n	8002028 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800205a:	2101      	movs	r1, #1
 800205c:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002060:	f7ff fd0e 	bl	8001a80 <RCCEx_PLL3_Config>
 8002064:	e7f7      	b.n	8002056 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8002066:	462e      	mov	r6, r5
 8002068:	e7e6      	b.n	8002038 <HAL_RCCEx_PeriphCLKConfig+0x4c8>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800206a:	2101      	movs	r1, #1
 800206c:	1d20      	adds	r0, r4, #4
 800206e:	f7ff fc8f 	bl	8001990 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002072:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8002074:	b9dd      	cbnz	r5, 80020ae <HAL_RCCEx_PeriphCLKConfig+0x53e>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8002076:	4a0f      	ldr	r2, [pc, #60]	; (80020b4 <HAL_RCCEx_PeriphCLKConfig+0x544>)
 8002078:	6f61      	ldr	r1, [r4, #116]	; 0x74
 800207a:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800207c:	f023 0307 	bic.w	r3, r3, #7
 8002080:	430b      	orrs	r3, r1
 8002082:	6553      	str	r3, [r2, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002084:	6823      	ldr	r3, [r4, #0]
 8002086:	075f      	lsls	r7, r3, #29
 8002088:	d528      	bpl.n	80020dc <HAL_RCCEx_PeriphCLKConfig+0x56c>
    switch(PeriphClkInit->Lpuart1ClockSelection)
 800208a:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 800208e:	2b05      	cmp	r3, #5
 8002090:	d83a      	bhi.n	8002108 <HAL_RCCEx_PeriphCLKConfig+0x598>
 8002092:	e8df f003 	tbb	[pc, r3]
 8002096:	151a      	.short	0x151a
 8002098:	1a1a1a33 	.word	0x1a1a1a33
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800209c:	2101      	movs	r1, #1
 800209e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80020a2:	f7ff fced 	bl	8001a80 <RCCEx_PLL3_Config>
 80020a6:	e7e4      	b.n	8002072 <HAL_RCCEx_PeriphCLKConfig+0x502>
      ret = HAL_ERROR;
 80020a8:	2601      	movs	r6, #1
 80020aa:	4635      	mov	r5, r6
 80020ac:	e7ea      	b.n	8002084 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80020ae:	462e      	mov	r6, r5
 80020b0:	e7e8      	b.n	8002084 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80020b2:	bf00      	nop
 80020b4:	58024400 	.word	0x58024400
 80020b8:	58024800 	.word	0x58024800
 80020bc:	00ffffcf 	.word	0x00ffffcf
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80020c0:	2101      	movs	r1, #1
 80020c2:	1d20      	adds	r0, r4, #4
 80020c4:	f7ff fc64 	bl	8001990 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80020c8:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80020ca:	bb05      	cbnz	r5, 800210e <HAL_RCCEx_PeriphCLKConfig+0x59e>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80020cc:	4a98      	ldr	r2, [pc, #608]	; (8002330 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 80020ce:	f8d4 1090 	ldr.w	r1, [r4, #144]	; 0x90
 80020d2:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80020d4:	f023 0307 	bic.w	r3, r3, #7
 80020d8:	430b      	orrs	r3, r1
 80020da:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80020dc:	6823      	ldr	r3, [r4, #0]
 80020de:	0698      	lsls	r0, r3, #26
 80020e0:	d529      	bpl.n	8002136 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
    switch(PeriphClkInit->Lptim1ClockSelection)
 80020e2:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 80020e6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80020ea:	d03a      	beq.n	8002162 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
 80020ec:	d811      	bhi.n	8002112 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 80020ee:	b1cb      	cbz	r3, 8002124 <HAL_RCCEx_PeriphCLKConfig+0x5b4>
 80020f0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80020f4:	d02f      	beq.n	8002156 <HAL_RCCEx_PeriphCLKConfig+0x5e6>
      ret = HAL_ERROR;
 80020f6:	2601      	movs	r6, #1
 80020f8:	4635      	mov	r5, r6
 80020fa:	e01c      	b.n	8002136 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80020fc:	2101      	movs	r1, #1
 80020fe:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002102:	f7ff fcbd 	bl	8001a80 <RCCEx_PLL3_Config>
 8002106:	e7df      	b.n	80020c8 <HAL_RCCEx_PeriphCLKConfig+0x558>
      ret = HAL_ERROR;
 8002108:	2601      	movs	r6, #1
 800210a:	4635      	mov	r5, r6
 800210c:	e7e6      	b.n	80020dc <HAL_RCCEx_PeriphCLKConfig+0x56c>
 800210e:	462e      	mov	r6, r5
 8002110:	e7e4      	b.n	80020dc <HAL_RCCEx_PeriphCLKConfig+0x56c>
    switch(PeriphClkInit->Lptim1ClockSelection)
 8002112:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002116:	d005      	beq.n	8002124 <HAL_RCCEx_PeriphCLKConfig+0x5b4>
 8002118:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800211c:	d002      	beq.n	8002124 <HAL_RCCEx_PeriphCLKConfig+0x5b4>
 800211e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8002122:	d1e8      	bne.n	80020f6 <HAL_RCCEx_PeriphCLKConfig+0x586>
    if(ret == HAL_OK)
 8002124:	bb1d      	cbnz	r5, 800216e <HAL_RCCEx_PeriphCLKConfig+0x5fe>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002126:	4a82      	ldr	r2, [pc, #520]	; (8002330 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8002128:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 800212c:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800212e:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
 8002132:	430b      	orrs	r3, r1
 8002134:	6553      	str	r3, [r2, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8002136:	6823      	ldr	r3, [r4, #0]
 8002138:	0659      	lsls	r1, r3, #25
 800213a:	d52c      	bpl.n	8002196 <HAL_RCCEx_PeriphCLKConfig+0x626>
    switch(PeriphClkInit->Lptim2ClockSelection)
 800213c:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 8002140:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002144:	d03f      	beq.n	80021c6 <HAL_RCCEx_PeriphCLKConfig+0x656>
 8002146:	d814      	bhi.n	8002172 <HAL_RCCEx_PeriphCLKConfig+0x602>
 8002148:	b1e3      	cbz	r3, 8002184 <HAL_RCCEx_PeriphCLKConfig+0x614>
 800214a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800214e:	d034      	beq.n	80021ba <HAL_RCCEx_PeriphCLKConfig+0x64a>
      ret = HAL_ERROR;
 8002150:	2601      	movs	r6, #1
 8002152:	4635      	mov	r5, r6
 8002154:	e01f      	b.n	8002196 <HAL_RCCEx_PeriphCLKConfig+0x626>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002156:	2100      	movs	r1, #0
 8002158:	1d20      	adds	r0, r4, #4
 800215a:	f7ff fc19 	bl	8001990 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800215e:	4605      	mov	r5, r0
      break;
 8002160:	e7e0      	b.n	8002124 <HAL_RCCEx_PeriphCLKConfig+0x5b4>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002162:	2102      	movs	r1, #2
 8002164:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002168:	f7ff fc8a 	bl	8001a80 <RCCEx_PLL3_Config>
 800216c:	e7f7      	b.n	800215e <HAL_RCCEx_PeriphCLKConfig+0x5ee>
 800216e:	462e      	mov	r6, r5
 8002170:	e7e1      	b.n	8002136 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
    switch(PeriphClkInit->Lptim2ClockSelection)
 8002172:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002176:	d005      	beq.n	8002184 <HAL_RCCEx_PeriphCLKConfig+0x614>
 8002178:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800217c:	d002      	beq.n	8002184 <HAL_RCCEx_PeriphCLKConfig+0x614>
 800217e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8002182:	d1e5      	bne.n	8002150 <HAL_RCCEx_PeriphCLKConfig+0x5e0>
    if(ret == HAL_OK)
 8002184:	bb2d      	cbnz	r5, 80021d2 <HAL_RCCEx_PeriphCLKConfig+0x662>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002186:	4a6a      	ldr	r2, [pc, #424]	; (8002330 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8002188:	f8d4 1098 	ldr.w	r1, [r4, #152]	; 0x98
 800218c:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800218e:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8002192:	430b      	orrs	r3, r1
 8002194:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8002196:	6823      	ldr	r3, [r4, #0]
 8002198:	061a      	lsls	r2, r3, #24
 800219a:	d530      	bpl.n	80021fe <HAL_RCCEx_PeriphCLKConfig+0x68e>
    switch(PeriphClkInit->Lptim345ClockSelection)
 800219c:	f8d4 309c 	ldr.w	r3, [r4, #156]	; 0x9c
 80021a0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80021a4:	f000 80a4 	beq.w	80022f0 <HAL_RCCEx_PeriphCLKConfig+0x780>
 80021a8:	d815      	bhi.n	80021d6 <HAL_RCCEx_PeriphCLKConfig+0x666>
 80021aa:	b1eb      	cbz	r3, 80021e8 <HAL_RCCEx_PeriphCLKConfig+0x678>
 80021ac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80021b0:	f000 8098 	beq.w	80022e4 <HAL_RCCEx_PeriphCLKConfig+0x774>
      ret = HAL_ERROR;
 80021b4:	2601      	movs	r6, #1
 80021b6:	4635      	mov	r5, r6
 80021b8:	e021      	b.n	80021fe <HAL_RCCEx_PeriphCLKConfig+0x68e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80021ba:	2100      	movs	r1, #0
 80021bc:	1d20      	adds	r0, r4, #4
 80021be:	f7ff fbe7 	bl	8001990 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80021c2:	4605      	mov	r5, r0
      break;
 80021c4:	e7de      	b.n	8002184 <HAL_RCCEx_PeriphCLKConfig+0x614>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80021c6:	2102      	movs	r1, #2
 80021c8:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80021cc:	f7ff fc58 	bl	8001a80 <RCCEx_PLL3_Config>
 80021d0:	e7f7      	b.n	80021c2 <HAL_RCCEx_PeriphCLKConfig+0x652>
 80021d2:	462e      	mov	r6, r5
 80021d4:	e7df      	b.n	8002196 <HAL_RCCEx_PeriphCLKConfig+0x626>
    switch(PeriphClkInit->Lptim345ClockSelection)
 80021d6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80021da:	d005      	beq.n	80021e8 <HAL_RCCEx_PeriphCLKConfig+0x678>
 80021dc:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80021e0:	d002      	beq.n	80021e8 <HAL_RCCEx_PeriphCLKConfig+0x678>
 80021e2:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80021e6:	d1e5      	bne.n	80021b4 <HAL_RCCEx_PeriphCLKConfig+0x644>
    if(ret == HAL_OK)
 80021e8:	2d00      	cmp	r5, #0
 80021ea:	f040 8087 	bne.w	80022fc <HAL_RCCEx_PeriphCLKConfig+0x78c>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80021ee:	4a50      	ldr	r2, [pc, #320]	; (8002330 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 80021f0:	f8d4 109c 	ldr.w	r1, [r4, #156]	; 0x9c
 80021f4:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80021f6:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80021fa:	430b      	orrs	r3, r1
 80021fc:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80021fe:	6823      	ldr	r3, [r4, #0]
 8002200:	071b      	lsls	r3, r3, #28
 8002202:	d514      	bpl.n	800222e <HAL_RCCEx_PeriphCLKConfig+0x6be>
    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8002204:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 8002208:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800220c:	d107      	bne.n	800221e <HAL_RCCEx_PeriphCLKConfig+0x6ae>
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 800220e:	2102      	movs	r1, #2
 8002210:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002214:	f7ff fc34 	bl	8001a80 <RCCEx_PLL3_Config>
          status = HAL_ERROR;
 8002218:	2800      	cmp	r0, #0
 800221a:	bf18      	it	ne
 800221c:	2601      	movne	r6, #1
      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800221e:	4a44      	ldr	r2, [pc, #272]	; (8002330 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8002220:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8002224:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8002226:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800222a:	430b      	orrs	r3, r1
 800222c:	6553      	str	r3, [r2, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800222e:	6823      	ldr	r3, [r4, #0]
 8002230:	06df      	lsls	r7, r3, #27
 8002232:	d514      	bpl.n	800225e <HAL_RCCEx_PeriphCLKConfig+0x6ee>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8002234:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8002238:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800223c:	d107      	bne.n	800224e <HAL_RCCEx_PeriphCLKConfig+0x6de>
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 800223e:	2102      	movs	r1, #2
 8002240:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002244:	f7ff fc1c 	bl	8001a80 <RCCEx_PLL3_Config>
        status = HAL_ERROR;
 8002248:	2800      	cmp	r0, #0
 800224a:	bf18      	it	ne
 800224c:	2601      	movne	r6, #1
      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800224e:	4a38      	ldr	r2, [pc, #224]	; (8002330 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8002250:	f8d4 1094 	ldr.w	r1, [r4, #148]	; 0x94
 8002254:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8002256:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800225a:	430b      	orrs	r3, r1
 800225c:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800225e:	6823      	ldr	r3, [r4, #0]
 8002260:	0318      	lsls	r0, r3, #12
 8002262:	d517      	bpl.n	8002294 <HAL_RCCEx_PeriphCLKConfig+0x724>
    switch(PeriphClkInit->AdcClockSelection)
 8002264:	f8d4 10a0 	ldr.w	r1, [r4, #160]	; 0xa0
 8002268:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 800226c:	d048      	beq.n	8002300 <HAL_RCCEx_PeriphCLKConfig+0x790>
 800226e:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 8002272:	d005      	beq.n	8002280 <HAL_RCCEx_PeriphCLKConfig+0x710>
 8002274:	2900      	cmp	r1, #0
 8002276:	d149      	bne.n	800230c <HAL_RCCEx_PeriphCLKConfig+0x79c>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002278:	1d20      	adds	r0, r4, #4
 800227a:	f7ff fb89 	bl	8001990 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800227e:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8002280:	2d00      	cmp	r5, #0
 8002282:	d146      	bne.n	8002312 <HAL_RCCEx_PeriphCLKConfig+0x7a2>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002284:	4a2a      	ldr	r2, [pc, #168]	; (8002330 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8002286:	f8d4 10a0 	ldr.w	r1, [r4, #160]	; 0xa0
 800228a:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800228c:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8002290:	430b      	orrs	r3, r1
 8002292:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002294:	6823      	ldr	r3, [r4, #0]
 8002296:	0359      	lsls	r1, r3, #13
 8002298:	d518      	bpl.n	80022cc <HAL_RCCEx_PeriphCLKConfig+0x75c>
    switch(PeriphClkInit->UsbClockSelection)
 800229a:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 800229e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80022a2:	d038      	beq.n	8002316 <HAL_RCCEx_PeriphCLKConfig+0x7a6>
 80022a4:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80022a8:	d007      	beq.n	80022ba <HAL_RCCEx_PeriphCLKConfig+0x74a>
 80022aa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80022ae:	d139      	bne.n	8002324 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80022b0:	4a1f      	ldr	r2, [pc, #124]	; (8002330 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 80022b2:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80022b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80022b8:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 80022ba:	bbb5      	cbnz	r5, 800232a <HAL_RCCEx_PeriphCLKConfig+0x7ba>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80022bc:	4a1c      	ldr	r2, [pc, #112]	; (8002330 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 80022be:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
 80022c2:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80022c4:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80022c8:	430b      	orrs	r3, r1
 80022ca:	6553      	str	r3, [r2, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80022cc:	6823      	ldr	r3, [r4, #0]
 80022ce:	03da      	lsls	r2, r3, #15
 80022d0:	d53e      	bpl.n	8002350 <HAL_RCCEx_PeriphCLKConfig+0x7e0>
    switch(PeriphClkInit->SdmmcClockSelection)
 80022d2:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80022d4:	b373      	cbz	r3, 8002334 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
 80022d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80022da:	f000 8082 	beq.w	80023e2 <HAL_RCCEx_PeriphCLKConfig+0x872>
      ret = HAL_ERROR;
 80022de:	2601      	movs	r6, #1
 80022e0:	4635      	mov	r5, r6
 80022e2:	e035      	b.n	8002350 <HAL_RCCEx_PeriphCLKConfig+0x7e0>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80022e4:	2100      	movs	r1, #0
 80022e6:	1d20      	adds	r0, r4, #4
 80022e8:	f7ff fb52 	bl	8001990 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80022ec:	4605      	mov	r5, r0
      break;
 80022ee:	e77b      	b.n	80021e8 <HAL_RCCEx_PeriphCLKConfig+0x678>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80022f0:	2102      	movs	r1, #2
 80022f2:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80022f6:	f7ff fbc3 	bl	8001a80 <RCCEx_PLL3_Config>
 80022fa:	e7f7      	b.n	80022ec <HAL_RCCEx_PeriphCLKConfig+0x77c>
 80022fc:	462e      	mov	r6, r5
 80022fe:	e77e      	b.n	80021fe <HAL_RCCEx_PeriphCLKConfig+0x68e>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002300:	2102      	movs	r1, #2
 8002302:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002306:	f7ff fbbb 	bl	8001a80 <RCCEx_PLL3_Config>
 800230a:	e7b8      	b.n	800227e <HAL_RCCEx_PeriphCLKConfig+0x70e>
      ret = HAL_ERROR;
 800230c:	2601      	movs	r6, #1
 800230e:	4635      	mov	r5, r6
 8002310:	e7c0      	b.n	8002294 <HAL_RCCEx_PeriphCLKConfig+0x724>
 8002312:	462e      	mov	r6, r5
 8002314:	e7be      	b.n	8002294 <HAL_RCCEx_PeriphCLKConfig+0x724>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002316:	2101      	movs	r1, #1
 8002318:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800231c:	f7ff fbb0 	bl	8001a80 <RCCEx_PLL3_Config>
 8002320:	4605      	mov	r5, r0
      break;
 8002322:	e7ca      	b.n	80022ba <HAL_RCCEx_PeriphCLKConfig+0x74a>
      ret = HAL_ERROR;
 8002324:	2601      	movs	r6, #1
 8002326:	4635      	mov	r5, r6
 8002328:	e7d0      	b.n	80022cc <HAL_RCCEx_PeriphCLKConfig+0x75c>
 800232a:	462e      	mov	r6, r5
 800232c:	e7ce      	b.n	80022cc <HAL_RCCEx_PeriphCLKConfig+0x75c>
 800232e:	bf00      	nop
 8002330:	58024400 	.word	0x58024400
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002334:	4a37      	ldr	r2, [pc, #220]	; (8002414 <HAL_RCCEx_PeriphCLKConfig+0x8a4>)
 8002336:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002338:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800233c:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 800233e:	2d00      	cmp	r5, #0
 8002340:	d155      	bne.n	80023ee <HAL_RCCEx_PeriphCLKConfig+0x87e>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8002342:	4a34      	ldr	r2, [pc, #208]	; (8002414 <HAL_RCCEx_PeriphCLKConfig+0x8a4>)
 8002344:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8002346:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8002348:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800234c:	430b      	orrs	r3, r1
 800234e:	64d3      	str	r3, [r2, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8002350:	6823      	ldr	r3, [r4, #0]
 8002352:	009b      	lsls	r3, r3, #2
 8002354:	d507      	bpl.n	8002366 <HAL_RCCEx_PeriphCLKConfig+0x7f6>
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8002356:	2102      	movs	r1, #2
 8002358:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800235c:	f7ff fb90 	bl	8001a80 <RCCEx_PLL3_Config>
      status=HAL_ERROR;
 8002360:	2800      	cmp	r0, #0
 8002362:	bf18      	it	ne
 8002364:	2601      	movne	r6, #1
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8002366:	6823      	ldr	r3, [r4, #0]
 8002368:	039f      	lsls	r7, r3, #14
 800236a:	d50e      	bpl.n	800238a <HAL_RCCEx_PeriphCLKConfig+0x81a>
    switch(PeriphClkInit->RngClockSelection)
 800236c:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 800236e:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8002372:	d046      	beq.n	8002402 <HAL_RCCEx_PeriphCLKConfig+0x892>
 8002374:	d83d      	bhi.n	80023f2 <HAL_RCCEx_PeriphCLKConfig+0x882>
 8002376:	2900      	cmp	r1, #0
 8002378:	d141      	bne.n	80023fe <HAL_RCCEx_PeriphCLKConfig+0x88e>
    if(ret == HAL_OK)
 800237a:	2d00      	cmp	r5, #0
 800237c:	d147      	bne.n	800240e <HAL_RCCEx_PeriphCLKConfig+0x89e>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800237e:	4825      	ldr	r0, [pc, #148]	; (8002414 <HAL_RCCEx_PeriphCLKConfig+0x8a4>)
 8002380:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8002382:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002386:	430a      	orrs	r2, r1
 8002388:	6542      	str	r2, [r0, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800238a:	02d8      	lsls	r0, r3, #11
 800238c:	d506      	bpl.n	800239c <HAL_RCCEx_PeriphCLKConfig+0x82c>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800238e:	4921      	ldr	r1, [pc, #132]	; (8002414 <HAL_RCCEx_PeriphCLKConfig+0x8a4>)
 8002390:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8002392:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8002394:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002398:	4302      	orrs	r2, r0
 800239a:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800239c:	0299      	lsls	r1, r3, #10
 800239e:	d506      	bpl.n	80023ae <HAL_RCCEx_PeriphCLKConfig+0x83e>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80023a0:	491c      	ldr	r1, [pc, #112]	; (8002414 <HAL_RCCEx_PeriphCLKConfig+0x8a4>)
 80023a2:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 80023a4:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 80023a6:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80023aa:	4302      	orrs	r2, r0
 80023ac:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80023ae:	005a      	lsls	r2, r3, #1
 80023b0:	d509      	bpl.n	80023c6 <HAL_RCCEx_PeriphCLKConfig+0x856>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80023b2:	4a18      	ldr	r2, [pc, #96]	; (8002414 <HAL_RCCEx_PeriphCLKConfig+0x8a4>)
 80023b4:	6911      	ldr	r1, [r2, #16]
 80023b6:	f421 4100 	bic.w	r1, r1, #32768	; 0x8000
 80023ba:	6111      	str	r1, [r2, #16]
 80023bc:	6911      	ldr	r1, [r2, #16]
 80023be:	f8d4 00b8 	ldr.w	r0, [r4, #184]	; 0xb8
 80023c2:	4301      	orrs	r1, r0
 80023c4:	6111      	str	r1, [r2, #16]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	da06      	bge.n	80023d8 <HAL_RCCEx_PeriphCLKConfig+0x868>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80023ca:	4a12      	ldr	r2, [pc, #72]	; (8002414 <HAL_RCCEx_PeriphCLKConfig+0x8a4>)
 80023cc:	6d21      	ldr	r1, [r4, #80]	; 0x50
 80023ce:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80023d0:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 80023d4:	430b      	orrs	r3, r1
 80023d6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80023d8:	1c30      	adds	r0, r6, #0
 80023da:	bf18      	it	ne
 80023dc:	2001      	movne	r0, #1
}
 80023de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80023e2:	2102      	movs	r1, #2
 80023e4:	1d20      	adds	r0, r4, #4
 80023e6:	f7ff fad3 	bl	8001990 <RCCEx_PLL2_Config>
 80023ea:	4605      	mov	r5, r0
      break;
 80023ec:	e7a7      	b.n	800233e <HAL_RCCEx_PeriphCLKConfig+0x7ce>
 80023ee:	462e      	mov	r6, r5
 80023f0:	e7ae      	b.n	8002350 <HAL_RCCEx_PeriphCLKConfig+0x7e0>
    switch(PeriphClkInit->RngClockSelection)
 80023f2:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 80023f6:	d0c0      	beq.n	800237a <HAL_RCCEx_PeriphCLKConfig+0x80a>
 80023f8:	f5b1 7f40 	cmp.w	r1, #768	; 0x300
 80023fc:	d0bd      	beq.n	800237a <HAL_RCCEx_PeriphCLKConfig+0x80a>
      ret = HAL_ERROR;
 80023fe:	2601      	movs	r6, #1
 8002400:	e7c3      	b.n	800238a <HAL_RCCEx_PeriphCLKConfig+0x81a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002402:	4804      	ldr	r0, [pc, #16]	; (8002414 <HAL_RCCEx_PeriphCLKConfig+0x8a4>)
 8002404:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8002406:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800240a:	62c2      	str	r2, [r0, #44]	; 0x2c
      break;
 800240c:	e7b5      	b.n	800237a <HAL_RCCEx_PeriphCLKConfig+0x80a>
 800240e:	462e      	mov	r6, r5
 8002410:	e7bb      	b.n	800238a <HAL_RCCEx_PeriphCLKConfig+0x81a>
 8002412:	bf00      	nop
 8002414:	58024400 	.word	0x58024400

08002418 <HAL_RCCEx_GetD3PCLK1Freq>:
{
 8002418:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800241a:	f7ff fa73 	bl	8001904 <HAL_RCC_GetHCLKFreq>
 800241e:	4b05      	ldr	r3, [pc, #20]	; (8002434 <HAL_RCCEx_GetD3PCLK1Freq+0x1c>)
 8002420:	4a05      	ldr	r2, [pc, #20]	; (8002438 <HAL_RCCEx_GetD3PCLK1Freq+0x20>)
 8002422:	6a1b      	ldr	r3, [r3, #32]
 8002424:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8002428:	5cd3      	ldrb	r3, [r2, r3]
 800242a:	f003 031f 	and.w	r3, r3, #31
}
 800242e:	40d8      	lsrs	r0, r3
 8002430:	bd08      	pop	{r3, pc}
 8002432:	bf00      	nop
 8002434:	58024400 	.word	0x58024400
 8002438:	080072bc 	.word	0x080072bc

0800243c <HAL_RCCEx_GetPLL2ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800243c:	494e      	ldr	r1, [pc, #312]	; (8002578 <HAL_RCCEx_GetPLL2ClockFreq+0x13c>)
{
 800243e:	b530      	push	{r4, r5, lr}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002440:	6a8c      	ldr	r4, [r1, #40]	; 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8002442:	6a8b      	ldr	r3, [r1, #40]	; 0x28
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8002444:	6acd      	ldr	r5, [r1, #44]	; 0x2c
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8002446:	f3c3 3305 	ubfx	r3, r3, #12, #6
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 800244a:	6bca      	ldr	r2, [r1, #60]	; 0x3c
  if (pll2m != 0U)
 800244c:	2b00      	cmp	r3, #0
 800244e:	f000 808e 	beq.w	800256e <HAL_RCCEx_GetPLL2ClockFreq+0x132>
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8002452:	f3c5 1500 	ubfx	r5, r5, #4, #1
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8002456:	f3c2 02cc 	ubfx	r2, r2, #3, #13
 800245a:	ed9f 5a48 	vldr	s10, [pc, #288]	; 800257c <HAL_RCCEx_GetPLL2ClockFreq+0x140>
 800245e:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 8002462:	436a      	muls	r2, r5
 8002464:	ee07 2a90 	vmov	s15, r2
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002468:	f004 0203 	and.w	r2, r4, #3
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 800246c:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
    switch (pllsource)
 8002470:	2a01      	cmp	r2, #1
 8002472:	ee07 3a90 	vmov	s15, r3
 8002476:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800247a:	d002      	beq.n	8002482 <HAL_RCCEx_GetPLL2ClockFreq+0x46>
 800247c:	d30f      	bcc.n	800249e <HAL_RCCEx_GetPLL2ClockFreq+0x62>
 800247e:	2a02      	cmp	r2, #2
 8002480:	d067      	beq.n	8002552 <HAL_RCCEx_GetPLL2ClockFreq+0x116>
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8002482:	6b8b      	ldr	r3, [r1, #56]	; 0x38
 8002484:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002488:	ee07 3a90 	vmov	s15, r3
 800248c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002490:	eee6 7a05 	vfma.f32	s15, s12, s10
 8002494:	ed9f 6a3a 	vldr	s12, [pc, #232]	; 8002580 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 8002498:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800249c:	e056      	b.n	800254c <HAL_RCCEx_GetPLL2ClockFreq+0x110>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800249e:	680b      	ldr	r3, [r1, #0]
 80024a0:	069b      	lsls	r3, r3, #26
 80024a2:	d546      	bpl.n	8002532 <HAL_RCCEx_GetPLL2ClockFreq+0xf6>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80024a4:	680a      	ldr	r2, [r1, #0]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80024a6:	6b8b      	ldr	r3, [r1, #56]	; 0x38
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80024a8:	f3c2 01c1 	ubfx	r1, r2, #3, #2
 80024ac:	4a35      	ldr	r2, [pc, #212]	; (8002584 <HAL_RCCEx_GetPLL2ClockFreq+0x148>)
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80024ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80024b2:	40ca      	lsrs	r2, r1
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80024b4:	ee07 2a90 	vmov	s15, r2
 80024b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80024bc:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80024c0:	ee07 3a90 	vmov	s15, r3
 80024c4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80024c8:	eee6 7a05 	vfma.f32	s15, s12, s10
 80024cc:	ee77 7aa5 	vadd.f32	s15, s15, s11
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 80024d0:	4a29      	ldr	r2, [pc, #164]	; (8002578 <HAL_RCCEx_GetPLL2ClockFreq+0x13c>)
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80024d2:	ee67 7a87 	vmul.f32	s15, s15, s14
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 80024d6:	6b93      	ldr	r3, [r2, #56]	; 0x38
 80024d8:	f3c3 2346 	ubfx	r3, r3, #9, #7
 80024dc:	ee07 3a10 	vmov	s14, r3
 80024e0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80024e4:	ee37 7a25 	vadd.f32	s14, s14, s11
 80024e8:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80024ec:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 80024f0:	edc0 6a00 	vstr	s13, [r0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 80024f4:	6b93      	ldr	r3, [r2, #56]	; 0x38
 80024f6:	f3c3 4306 	ubfx	r3, r3, #16, #7
 80024fa:	ee07 3a10 	vmov	s14, r3
 80024fe:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002502:	ee37 7a25 	vadd.f32	s14, s14, s11
 8002506:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800250a:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 800250e:	edc0 6a01 	vstr	s13, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8002512:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8002514:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8002518:	ee07 3a10 	vmov	s14, r3
 800251c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002520:	ee77 5a25 	vadd.f32	s11, s14, s11
 8002524:	ee87 7aa5 	vdiv.f32	s14, s15, s11
 8002528:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800252c:	ed80 7a02 	vstr	s14, [r0, #8]
 8002530:	bd30      	pop	{r4, r5, pc}
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8002532:	6b8b      	ldr	r3, [r1, #56]	; 0x38
 8002534:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002538:	ee07 3a90 	vmov	s15, r3
 800253c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002540:	eee6 7a05 	vfma.f32	s15, s12, s10
 8002544:	ed9f 6a10 	vldr	s12, [pc, #64]	; 8002588 <HAL_RCCEx_GetPLL2ClockFreq+0x14c>
 8002548:	ee77 7aa5 	vadd.f32	s15, s15, s11
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800254c:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8002550:	e7be      	b.n	80024d0 <HAL_RCCEx_GetPLL2ClockFreq+0x94>
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8002552:	6b8b      	ldr	r3, [r1, #56]	; 0x38
 8002554:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002558:	ee07 3a90 	vmov	s15, r3
 800255c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002560:	eee6 7a05 	vfma.f32	s15, s12, s10
 8002564:	ed9f 6a09 	vldr	s12, [pc, #36]	; 800258c <HAL_RCCEx_GetPLL2ClockFreq+0x150>
 8002568:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800256c:	e7ee      	b.n	800254c <HAL_RCCEx_GetPLL2ClockFreq+0x110>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800256e:	6003      	str	r3, [r0, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8002570:	6043      	str	r3, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8002572:	6083      	str	r3, [r0, #8]
 8002574:	bd30      	pop	{r4, r5, pc}
 8002576:	bf00      	nop
 8002578:	58024400 	.word	0x58024400
 800257c:	39000000 	.word	0x39000000
 8002580:	4a742400 	.word	0x4a742400
 8002584:	03d09000 	.word	0x03d09000
 8002588:	4c742400 	.word	0x4c742400
 800258c:	4af42400 	.word	0x4af42400

08002590 <HAL_RCCEx_GetPLL3ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002590:	494e      	ldr	r1, [pc, #312]	; (80026cc <HAL_RCCEx_GetPLL3ClockFreq+0x13c>)
{
 8002592:	b530      	push	{r4, r5, lr}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002594:	6a8c      	ldr	r4, [r1, #40]	; 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8002596:	6a8b      	ldr	r3, [r1, #40]	; 0x28
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8002598:	6acd      	ldr	r5, [r1, #44]	; 0x2c
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 800259a:	f3c3 5305 	ubfx	r3, r3, #20, #6
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 800259e:	6c4a      	ldr	r2, [r1, #68]	; 0x44
  if (pll3m != 0U)
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	f000 808e 	beq.w	80026c2 <HAL_RCCEx_GetPLL3ClockFreq+0x132>
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80025a6:	f3c5 2500 	ubfx	r5, r5, #8, #1
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 80025aa:	f3c2 02cc 	ubfx	r2, r2, #3, #13
 80025ae:	ed9f 5a48 	vldr	s10, [pc, #288]	; 80026d0 <HAL_RCCEx_GetPLL3ClockFreq+0x140>
 80025b2:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 80025b6:	436a      	muls	r2, r5
 80025b8:	ee07 2a90 	vmov	s15, r2
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80025bc:	f004 0203 	and.w	r2, r4, #3
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 80025c0:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
    switch (pllsource)
 80025c4:	2a01      	cmp	r2, #1
 80025c6:	ee07 3a90 	vmov	s15, r3
 80025ca:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80025ce:	d002      	beq.n	80025d6 <HAL_RCCEx_GetPLL3ClockFreq+0x46>
 80025d0:	d30f      	bcc.n	80025f2 <HAL_RCCEx_GetPLL3ClockFreq+0x62>
 80025d2:	2a02      	cmp	r2, #2
 80025d4:	d067      	beq.n	80026a6 <HAL_RCCEx_GetPLL3ClockFreq+0x116>
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80025d6:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80025d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80025dc:	ee07 3a90 	vmov	s15, r3
 80025e0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80025e4:	eee6 7a05 	vfma.f32	s15, s12, s10
 80025e8:	ed9f 6a3a 	vldr	s12, [pc, #232]	; 80026d4 <HAL_RCCEx_GetPLL3ClockFreq+0x144>
 80025ec:	ee77 7aa5 	vadd.f32	s15, s15, s11
 80025f0:	e056      	b.n	80026a0 <HAL_RCCEx_GetPLL3ClockFreq+0x110>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80025f2:	680b      	ldr	r3, [r1, #0]
 80025f4:	069b      	lsls	r3, r3, #26
 80025f6:	d546      	bpl.n	8002686 <HAL_RCCEx_GetPLL3ClockFreq+0xf6>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80025f8:	680a      	ldr	r2, [r1, #0]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80025fa:	6c0b      	ldr	r3, [r1, #64]	; 0x40
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80025fc:	f3c2 01c1 	ubfx	r1, r2, #3, #2
 8002600:	4a35      	ldr	r2, [pc, #212]	; (80026d8 <HAL_RCCEx_GetPLL3ClockFreq+0x148>)
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8002602:	f3c3 0308 	ubfx	r3, r3, #0, #9
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8002606:	40ca      	lsrs	r2, r1
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8002608:	ee07 2a90 	vmov	s15, r2
 800260c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002610:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002614:	ee07 3a90 	vmov	s15, r3
 8002618:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800261c:	eee6 7a05 	vfma.f32	s15, s12, s10
 8002620:	ee77 7aa5 	vadd.f32	s15, s15, s11
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8002624:	4a29      	ldr	r2, [pc, #164]	; (80026cc <HAL_RCCEx_GetPLL3ClockFreq+0x13c>)
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8002626:	ee67 7a87 	vmul.f32	s15, s15, s14
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 800262a:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800262c:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8002630:	ee07 3a10 	vmov	s14, r3
 8002634:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002638:	ee37 7a25 	vadd.f32	s14, s14, s11
 800263c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002640:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8002644:	edc0 6a00 	vstr	s13, [r0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8002648:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800264a:	f3c3 4306 	ubfx	r3, r3, #16, #7
 800264e:	ee07 3a10 	vmov	s14, r3
 8002652:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002656:	ee37 7a25 	vadd.f32	s14, s14, s11
 800265a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800265e:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8002662:	edc0 6a01 	vstr	s13, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8002666:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8002668:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800266c:	ee07 3a10 	vmov	s14, r3
 8002670:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002674:	ee77 5a25 	vadd.f32	s11, s14, s11
 8002678:	ee87 7aa5 	vdiv.f32	s14, s15, s11
 800267c:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8002680:	ed80 7a02 	vstr	s14, [r0, #8]
 8002684:	bd30      	pop	{r4, r5, pc}
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8002686:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002688:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800268c:	ee07 3a90 	vmov	s15, r3
 8002690:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002694:	eee6 7a05 	vfma.f32	s15, s12, s10
 8002698:	ed9f 6a10 	vldr	s12, [pc, #64]	; 80026dc <HAL_RCCEx_GetPLL3ClockFreq+0x14c>
 800269c:	ee77 7aa5 	vadd.f32	s15, s15, s11
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80026a0:	ee86 7a26 	vdiv.f32	s14, s12, s13
 80026a4:	e7be      	b.n	8002624 <HAL_RCCEx_GetPLL3ClockFreq+0x94>
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80026a6:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80026a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80026ac:	ee07 3a90 	vmov	s15, r3
 80026b0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80026b4:	eee6 7a05 	vfma.f32	s15, s12, s10
 80026b8:	ed9f 6a09 	vldr	s12, [pc, #36]	; 80026e0 <HAL_RCCEx_GetPLL3ClockFreq+0x150>
 80026bc:	ee77 7aa5 	vadd.f32	s15, s15, s11
 80026c0:	e7ee      	b.n	80026a0 <HAL_RCCEx_GetPLL3ClockFreq+0x110>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80026c2:	6003      	str	r3, [r0, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80026c4:	6043      	str	r3, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80026c6:	6083      	str	r3, [r0, #8]
 80026c8:	bd30      	pop	{r4, r5, pc}
 80026ca:	bf00      	nop
 80026cc:	58024400 	.word	0x58024400
 80026d0:	39000000 	.word	0x39000000
 80026d4:	4a742400 	.word	0x4a742400
 80026d8:	03d09000 	.word	0x03d09000
 80026dc:	4c742400 	.word	0x4c742400
 80026e0:	4af42400 	.word	0x4af42400

080026e4 <HAL_RCCEx_GetPLL1ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80026e4:	494e      	ldr	r1, [pc, #312]	; (8002820 <HAL_RCCEx_GetPLL1ClockFreq+0x13c>)
{
 80026e6:	b530      	push	{r4, r5, lr}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80026e8:	6a8c      	ldr	r4, [r1, #40]	; 0x28
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 80026ea:	6a8b      	ldr	r3, [r1, #40]	; 0x28
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 80026ec:	6aca      	ldr	r2, [r1, #44]	; 0x2c
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 80026ee:	f3c3 1305 	ubfx	r3, r3, #4, #6
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80026f2:	6b4d      	ldr	r5, [r1, #52]	; 0x34
  if (pll1m != 0U)
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	f000 808e 	beq.w	8002816 <HAL_RCCEx_GetPLL1ClockFreq+0x132>
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80026fa:	f3c5 05cc 	ubfx	r5, r5, #3, #13
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 80026fe:	f002 0201 	and.w	r2, r2, #1
 8002702:	ed9f 5a48 	vldr	s10, [pc, #288]	; 8002824 <HAL_RCCEx_GetPLL1ClockFreq+0x140>
 8002706:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800270a:	436a      	muls	r2, r5
 800270c:	ee07 2a90 	vmov	s15, r2
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002710:	f004 0203 	and.w	r2, r4, #3
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8002714:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
    switch (pllsource)
 8002718:	2a01      	cmp	r2, #1
 800271a:	ee07 3a90 	vmov	s15, r3
 800271e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002722:	d002      	beq.n	800272a <HAL_RCCEx_GetPLL1ClockFreq+0x46>
 8002724:	d30f      	bcc.n	8002746 <HAL_RCCEx_GetPLL1ClockFreq+0x62>
 8002726:	2a02      	cmp	r2, #2
 8002728:	d067      	beq.n	80027fa <HAL_RCCEx_GetPLL1ClockFreq+0x116>
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800272a:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 800272c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002730:	ee07 3a90 	vmov	s15, r3
 8002734:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002738:	eee6 7a05 	vfma.f32	s15, s12, s10
 800273c:	ed9f 6a3a 	vldr	s12, [pc, #232]	; 8002828 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
 8002740:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8002744:	e056      	b.n	80027f4 <HAL_RCCEx_GetPLL1ClockFreq+0x110>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002746:	680b      	ldr	r3, [r1, #0]
 8002748:	069b      	lsls	r3, r3, #26
 800274a:	d546      	bpl.n	80027da <HAL_RCCEx_GetPLL1ClockFreq+0xf6>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800274c:	680a      	ldr	r2, [r1, #0]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800274e:	6b0b      	ldr	r3, [r1, #48]	; 0x30
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8002750:	f3c2 01c1 	ubfx	r1, r2, #3, #2
 8002754:	4a35      	ldr	r2, [pc, #212]	; (800282c <HAL_RCCEx_GetPLL1ClockFreq+0x148>)
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002756:	f3c3 0308 	ubfx	r3, r3, #0, #9
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800275a:	40ca      	lsrs	r2, r1
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800275c:	ee07 2a90 	vmov	s15, r2
 8002760:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002764:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002768:	ee07 3a90 	vmov	s15, r3
 800276c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002770:	eee6 7a05 	vfma.f32	s15, s12, s10
 8002774:	ee77 7aa5 	vadd.f32	s15, s15, s11
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 8002778:	4a29      	ldr	r2, [pc, #164]	; (8002820 <HAL_RCCEx_GetPLL1ClockFreq+0x13c>)
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800277a:	ee67 7a87 	vmul.f32	s15, s15, s14
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 800277e:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002780:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8002784:	ee07 3a10 	vmov	s14, r3
 8002788:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800278c:	ee37 7a25 	vadd.f32	s14, s14, s11
 8002790:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002794:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8002798:	edc0 6a00 	vstr	s13, [r0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >>16) + (float_t)1 )) ;
 800279c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800279e:	f3c3 4306 	ubfx	r3, r3, #16, #7
 80027a2:	ee07 3a10 	vmov	s14, r3
 80027a6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80027aa:	ee37 7a25 	vadd.f32	s14, s14, s11
 80027ae:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80027b2:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 80027b6:	edc0 6a01 	vstr	s13, [r0, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >>24) + (float_t)1 )) ;
 80027ba:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80027bc:	f3c3 6306 	ubfx	r3, r3, #24, #7
 80027c0:	ee07 3a10 	vmov	s14, r3
 80027c4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80027c8:	ee77 5a25 	vadd.f32	s11, s14, s11
 80027cc:	ee87 7aa5 	vdiv.f32	s14, s15, s11
 80027d0:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 80027d4:	ed80 7a02 	vstr	s14, [r0, #8]
 80027d8:	bd30      	pop	{r4, r5, pc}
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80027da:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 80027dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80027e0:	ee07 3a90 	vmov	s15, r3
 80027e4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80027e8:	eee6 7a05 	vfma.f32	s15, s12, s10
 80027ec:	ed9f 6a10 	vldr	s12, [pc, #64]	; 8002830 <HAL_RCCEx_GetPLL1ClockFreq+0x14c>
 80027f0:	ee77 7aa5 	vadd.f32	s15, s15, s11
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80027f4:	ee86 7a26 	vdiv.f32	s14, s12, s13
 80027f8:	e7be      	b.n	8002778 <HAL_RCCEx_GetPLL1ClockFreq+0x94>
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80027fa:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 80027fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002800:	ee07 3a90 	vmov	s15, r3
 8002804:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002808:	eee6 7a05 	vfma.f32	s15, s12, s10
 800280c:	ed9f 6a09 	vldr	s12, [pc, #36]	; 8002834 <HAL_RCCEx_GetPLL1ClockFreq+0x150>
 8002810:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8002814:	e7ee      	b.n	80027f4 <HAL_RCCEx_GetPLL1ClockFreq+0x110>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8002816:	6003      	str	r3, [r0, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8002818:	6043      	str	r3, [r0, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800281a:	6083      	str	r3, [r0, #8]
 800281c:	bd30      	pop	{r4, r5, pc}
 800281e:	bf00      	nop
 8002820:	58024400 	.word	0x58024400
 8002824:	39000000 	.word	0x39000000
 8002828:	4a742400 	.word	0x4a742400
 800282c:	03d09000 	.word	0x03d09000
 8002830:	4c742400 	.word	0x4c742400
 8002834:	4af42400 	.word	0x4af42400

08002838 <HAL_RCCEx_GetPeriphCLKFreq>:
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8002838:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
{
 800283c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800283e:	d119      	bne.n	8002874 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
      saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 8002840:	4b6a      	ldr	r3, [pc, #424]	; (80029ec <HAL_RCCEx_GetPeriphCLKFreq+0x1b4>)
 8002842:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002844:	f002 0207 	and.w	r2, r2, #7
      switch (saiclocksource)
 8002848:	2a04      	cmp	r2, #4
 800284a:	d821      	bhi.n	8002890 <HAL_RCCEx_GetPeriphCLKFreq+0x58>
 800284c:	e8df f002 	tbb	[pc, r2]
 8002850:	c96d809a 	.word	0xc96d809a
 8002854:	03          	.byte	0x03
 8002855:	00          	.byte	0x00
          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8002856:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
          if(ckpclocksource== RCC_CLKPSOURCE_HSI)
 8002858:	f013 5340 	ands.w	r3, r3, #805306368	; 0x30000000
 800285c:	f000 80b6 	beq.w	80029cc <HAL_RCCEx_GetPeriphCLKFreq+0x194>
          else if(ckpclocksource== RCC_CLKPSOURCE_CSI)
 8002860:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002864:	f000 80bf 	beq.w	80029e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
            frequency = HSE_VALUE;
 8002868:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800286c:	4860      	ldr	r0, [pc, #384]	; (80029f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>)
 800286e:	bf18      	it	ne
 8002870:	2000      	movne	r0, #0
 8002872:	e071      	b.n	8002958 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8002874:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8002878:	d114      	bne.n	80028a4 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
      saiclocksource= __HAL_RCC_GET_SAI23_SOURCE();
 800287a:	4a5c      	ldr	r2, [pc, #368]	; (80029ec <HAL_RCCEx_GetPeriphCLKFreq+0x1b4>)
 800287c:	6d13      	ldr	r3, [r2, #80]	; 0x50
 800287e:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
      switch (saiclocksource)
 8002882:	2b80      	cmp	r3, #128	; 0x80
 8002884:	d051      	beq.n	800292a <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 8002886:	d805      	bhi.n	8002894 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
 8002888:	2b00      	cmp	r3, #0
 800288a:	d07b      	beq.n	8002984 <HAL_RCCEx_GetPeriphCLKFreq+0x14c>
 800288c:	2b40      	cmp	r3, #64	; 0x40
      switch (srcclk)
 800288e:	d05f      	beq.n	8002950 <HAL_RCCEx_GetPeriphCLKFreq+0x118>
      frequency = 0;
 8002890:	2000      	movs	r0, #0
 8002892:	e061      	b.n	8002958 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      switch (saiclocksource)
 8002894:	2bc0      	cmp	r3, #192	; 0xc0
 8002896:	f000 80a4 	beq.w	80029e2 <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 800289a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
      switch (srcclk)
 800289e:	d1f7      	bne.n	8002890 <HAL_RCCEx_GetPeriphCLKFreq+0x58>
          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80028a0:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80028a2:	e7d9      	b.n	8002858 <HAL_RCCEx_GetPeriphCLKFreq+0x20>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 80028a4:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 80028a8:	d113      	bne.n	80028d2 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
      saiclocksource= __HAL_RCC_GET_SAI4A_SOURCE();
 80028aa:	4a50      	ldr	r2, [pc, #320]	; (80029ec <HAL_RCCEx_GetPeriphCLKFreq+0x1b4>)
 80028ac:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80028ae:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
      switch (saiclocksource)
 80028b2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80028b6:	d038      	beq.n	800292a <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 80028b8:	d804      	bhi.n	80028c4 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d062      	beq.n	8002984 <HAL_RCCEx_GetPeriphCLKFreq+0x14c>
 80028be:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80028c2:	e7e4      	b.n	800288e <HAL_RCCEx_GetPeriphCLKFreq+0x56>
 80028c4:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80028c8:	f000 808b 	beq.w	80029e2 <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 80028cc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80028d0:	e7e5      	b.n	800289e <HAL_RCCEx_GetPeriphCLKFreq+0x66>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 80028d2:	f5b0 6f00 	cmp.w	r0, #2048	; 0x800
 80028d6:	d112      	bne.n	80028fe <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
      saiclocksource= __HAL_RCC_GET_SAI4B_SOURCE();
 80028d8:	4a44      	ldr	r2, [pc, #272]	; (80029ec <HAL_RCCEx_GetPeriphCLKFreq+0x1b4>)
 80028da:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80028dc:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
      switch (saiclocksource)
 80028e0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80028e4:	d021      	beq.n	800292a <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 80028e6:	d804      	bhi.n	80028f2 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d04b      	beq.n	8002984 <HAL_RCCEx_GetPeriphCLKFreq+0x14c>
 80028ec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80028f0:	e7cd      	b.n	800288e <HAL_RCCEx_GetPeriphCLKFreq+0x56>
 80028f2:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80028f6:	d074      	beq.n	80029e2 <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 80028f8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80028fc:	e7cf      	b.n	800289e <HAL_RCCEx_GetPeriphCLKFreq+0x66>
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 80028fe:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 8002902:	d116      	bne.n	8002932 <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
      srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 8002904:	4a39      	ldr	r2, [pc, #228]	; (80029ec <HAL_RCCEx_GetPeriphCLKFreq+0x1b4>)
 8002906:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8002908:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
      switch (srcclk)
 800290c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002910:	d00b      	beq.n	800292a <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 8002912:	d804      	bhi.n	800291e <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 8002914:	2b00      	cmp	r3, #0
 8002916:	d035      	beq.n	8002984 <HAL_RCCEx_GetPeriphCLKFreq+0x14c>
 8002918:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800291c:	e7b7      	b.n	800288e <HAL_RCCEx_GetPeriphCLKFreq+0x56>
 800291e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8002922:	d05e      	beq.n	80029e2 <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 8002924:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002928:	e7b9      	b.n	800289e <HAL_RCCEx_GetPeriphCLKFreq+0x66>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800292a:	a801      	add	r0, sp, #4
 800292c:	f7ff fe30 	bl	8002590 <HAL_RCCEx_GetPLL3ClockFreq>
 8002930:	e011      	b.n	8002956 <HAL_RCCEx_GetPeriphCLKFreq+0x11e>
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8002932:	f5b0 2f00 	cmp.w	r0, #524288	; 0x80000
 8002936:	d117      	bne.n	8002968 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
      srcclk= __HAL_RCC_GET_ADC_SOURCE();
 8002938:	4a2c      	ldr	r2, [pc, #176]	; (80029ec <HAL_RCCEx_GetPeriphCLKFreq+0x1b4>)
 800293a:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800293c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
      switch (srcclk)
 8002940:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002944:	d00b      	beq.n	800295e <HAL_RCCEx_GetPeriphCLKFreq+0x126>
 8002946:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800294a:	d0a9      	beq.n	80028a0 <HAL_RCCEx_GetPeriphCLKFreq+0x68>
 800294c:	2b00      	cmp	r3, #0
 800294e:	d19f      	bne.n	8002890 <HAL_RCCEx_GetPeriphCLKFreq+0x58>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8002950:	a801      	add	r0, sp, #4
 8002952:	f7ff fd73 	bl	800243c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8002956:	9801      	ldr	r0, [sp, #4]
}
 8002958:	b005      	add	sp, #20
 800295a:	f85d fb04 	ldr.w	pc, [sp], #4
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800295e:	a801      	add	r0, sp, #4
 8002960:	f7ff fe16 	bl	8002590 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8002964:	9803      	ldr	r0, [sp, #12]
          break;
 8002966:	e7f7      	b.n	8002958 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8002968:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 800296c:	d10f      	bne.n	800298e <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 800296e:	4b1f      	ldr	r3, [pc, #124]	; (80029ec <HAL_RCCEx_GetPeriphCLKFreq+0x1b4>)
 8002970:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      switch (srcclk)
 8002972:	f413 3380 	ands.w	r3, r3, #65536	; 0x10000
 8002976:	d005      	beq.n	8002984 <HAL_RCCEx_GetPeriphCLKFreq+0x14c>
 8002978:	2b00      	cmp	r3, #0
 800297a:	d089      	beq.n	8002890 <HAL_RCCEx_GetPeriphCLKFreq+0x58>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800297c:	a801      	add	r0, sp, #4
 800297e:	f7ff fd5d 	bl	800243c <HAL_RCCEx_GetPLL2ClockFreq>
 8002982:	e7ef      	b.n	8002964 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8002984:	a801      	add	r0, sp, #4
 8002986:	f7ff fead 	bl	80026e4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800298a:	9802      	ldr	r0, [sp, #8]
          break;
 800298c:	e7e4      	b.n	8002958 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800298e:	f5b0 4f80 	cmp.w	r0, #16384	; 0x4000
 8002992:	f47f af7d 	bne.w	8002890 <HAL_RCCEx_GetPeriphCLKFreq+0x58>
      srcclk= __HAL_RCC_GET_SPI6_SOURCE();
 8002996:	4b15      	ldr	r3, [pc, #84]	; (80029ec <HAL_RCCEx_GetPeriphCLKFreq+0x1b4>)
 8002998:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800299a:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
      switch (srcclk)
 800299e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80029a2:	d018      	beq.n	80029d6 <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
 80029a4:	d808      	bhi.n	80029b8 <HAL_RCCEx_GetPeriphCLKFreq+0x180>
 80029a6:	b19b      	cbz	r3, 80029d0 <HAL_RCCEx_GetPeriphCLKFreq+0x198>
 80029a8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80029ac:	f47f af70 	bne.w	8002890 <HAL_RCCEx_GetPeriphCLKFreq+0x58>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80029b0:	a801      	add	r0, sp, #4
 80029b2:	f7ff fd43 	bl	800243c <HAL_RCCEx_GetPLL2ClockFreq>
 80029b6:	e7e8      	b.n	800298a <HAL_RCCEx_GetPeriphCLKFreq+0x152>
      switch (srcclk)
 80029b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80029bc:	d013      	beq.n	80029e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
 80029be:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80029c2:	d00c      	beq.n	80029de <HAL_RCCEx_GetPeriphCLKFreq+0x1a6>
 80029c4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80029c8:	f47f af62 	bne.w	8002890 <HAL_RCCEx_GetPeriphCLKFreq+0x58>
          frequency = HSI_VALUE;
 80029cc:	4809      	ldr	r0, [pc, #36]	; (80029f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
  return frequency;
 80029ce:	e7c3      	b.n	8002958 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
          frequency = HAL_RCCEx_GetD3PCLK1Freq();
 80029d0:	f7ff fd22 	bl	8002418 <HAL_RCCEx_GetD3PCLK1Freq>
          break;
 80029d4:	e7c0      	b.n	8002958 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80029d6:	a801      	add	r0, sp, #4
 80029d8:	f7ff fdda 	bl	8002590 <HAL_RCCEx_GetPLL3ClockFreq>
 80029dc:	e7d5      	b.n	800298a <HAL_RCCEx_GetPeriphCLKFreq+0x152>
          frequency = HSE_VALUE;
 80029de:	4804      	ldr	r0, [pc, #16]	; (80029f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>)
          break;
 80029e0:	e7ba      	b.n	8002958 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
          frequency = EXTERNAL_CLOCK_VALUE;
 80029e2:	4805      	ldr	r0, [pc, #20]	; (80029f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 80029e4:	e7b8      	b.n	8002958 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
            frequency = CSI_VALUE;
 80029e6:	4805      	ldr	r0, [pc, #20]	; (80029fc <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>)
 80029e8:	e7b6      	b.n	8002958 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
 80029ea:	bf00      	nop
 80029ec:	58024400 	.word	0x58024400
 80029f0:	007a1200 	.word	0x007a1200
 80029f4:	03d09000 	.word	0x03d09000
 80029f8:	00bb8000 	.word	0x00bb8000
 80029fc:	003d0900 	.word	0x003d0900

08002a00 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8002a00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002a04:	4606      	mov	r6, r0
 8002a06:	b087      	sub	sp, #28
 8002a08:	4688      	mov	r8, r1
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8002a0a:	f7fd fe55 	bl	80006b8 <HAL_GetTick>
  uint32_t index = 0U;
  uint32_t tempscr[2U] = {0UL, 0UL};
  uint32_t *scr = pSCR;

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8002a0e:	2108      	movs	r1, #8
  uint32_t tickstart = HAL_GetTick();
 8002a10:	4682      	mov	sl, r0
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8002a12:	6830      	ldr	r0, [r6, #0]
 8002a14:	f002 fa88 	bl	8004f28 <SDMMC_CmdBlockLength>
  if(errorstate != HAL_SD_ERROR_NONE)
 8002a18:	4604      	mov	r4, r0
 8002a1a:	bb40      	cbnz	r0, 8002a6e <SD_FindSCR+0x6e>
  {
    return errorstate;
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8002a1c:	6cb1      	ldr	r1, [r6, #72]	; 0x48
 8002a1e:	6830      	ldr	r0, [r6, #0]
 8002a20:	0409      	lsls	r1, r1, #16
 8002a22:	f002 fbad 	bl	8005180 <SDMMC_CmdAppCommand>
  if(errorstate != HAL_SD_ERROR_NONE)
 8002a26:	4604      	mov	r4, r0
 8002a28:	bb08      	cbnz	r0, 8002a6e <SD_FindSCR+0x6e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
  config.DataLength    = 8U;
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8002a2a:	2230      	movs	r2, #48	; 0x30
 8002a2c:	f04f 30ff 	mov.w	r0, #4294967295
 8002a30:	2108      	movs	r1, #8
 8002a32:	2302      	movs	r3, #2
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8002a34:	9404      	str	r4, [sp, #16]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8002a36:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
  config.DPSM          = SDMMC_DPSM_ENABLE;
 8002a3a:	2301      	movs	r3, #1
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 8002a3c:	4669      	mov	r1, sp
 8002a3e:	6830      	ldr	r0, [r6, #0]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 8002a40:	9305      	str	r3, [sp, #20]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 8002a42:	f002 fa5e 	bl	8004f02 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8002a46:	6830      	ldr	r0, [r6, #0]
 8002a48:	f002 fbc9 	bl	80051de <SDMMC_CmdSendSCR>
  if(errorstate != HAL_SD_ERROR_NONE)
 8002a4c:	4604      	mov	r4, r0
 8002a4e:	b970      	cbnz	r0, 8002a6e <SD_FindSCR+0x6e>
 8002a50:	4605      	mov	r5, r0
 8002a52:	4607      	mov	r7, r0
 8002a54:	4683      	mov	fp, r0
  {
    return errorstate;
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND | SDMMC_FLAG_DATAEND))
 8002a56:	f240 592a 	movw	r9, #1322	; 0x52a
 8002a5a:	6830      	ldr	r0, [r6, #0]
 8002a5c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002a5e:	ea13 0f09 	tst.w	r3, r9
  {
    if((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 8002a62:	6b43      	ldr	r3, [r0, #52]	; 0x34
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND | SDMMC_FLAG_DATAEND))
 8002a64:	d007      	beq.n	8002a76 <SD_FindSCR+0x76>
    {
      return HAL_SD_ERROR_TIMEOUT;
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8002a66:	0719      	lsls	r1, r3, #28
 8002a68:	d51c      	bpl.n	8002aa4 <SD_FindSCR+0xa4>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 8002a6a:	2408      	movs	r4, #8

    return HAL_SD_ERROR_DATA_CRC_FAIL;
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 8002a6c:	6384      	str	r4, [r0, #56]	; 0x38
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));

  }

  return HAL_SD_ERROR_NONE;
}
 8002a6e:	4620      	mov	r0, r4
 8002a70:	b007      	add	sp, #28
 8002a72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 8002a76:	031b      	lsls	r3, r3, #12
 8002a78:	d40b      	bmi.n	8002a92 <SD_FindSCR+0x92>
 8002a7a:	f1bb 0f00 	cmp.w	fp, #0
 8002a7e:	d108      	bne.n	8002a92 <SD_FindSCR+0x92>
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 8002a80:	f002 fa16 	bl	8004eb0 <SDMMC_ReadFIFO>
 8002a84:	4607      	mov	r7, r0
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 8002a86:	6830      	ldr	r0, [r6, #0]
      index++;
 8002a88:	f04f 0b01 	mov.w	fp, #1
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 8002a8c:	f002 fa10 	bl	8004eb0 <SDMMC_ReadFIFO>
 8002a90:	4605      	mov	r5, r0
    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8002a92:	f7fd fe11 	bl	80006b8 <HAL_GetTick>
 8002a96:	eba0 000a 	sub.w	r0, r0, sl
 8002a9a:	3001      	adds	r0, #1
 8002a9c:	d1dd      	bne.n	8002a5a <SD_FindSCR+0x5a>
      return HAL_SD_ERROR_TIMEOUT;
 8002a9e:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8002aa2:	e7e4      	b.n	8002a6e <SD_FindSCR+0x6e>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8002aa4:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002aa6:	079a      	lsls	r2, r3, #30
 8002aa8:	d501      	bpl.n	8002aae <SD_FindSCR+0xae>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 8002aaa:	2402      	movs	r4, #2
 8002aac:	e7de      	b.n	8002a6c <SD_FindSCR+0x6c>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8002aae:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002ab0:	069b      	lsls	r3, r3, #26
 8002ab2:	d501      	bpl.n	8002ab8 <SD_FindSCR+0xb8>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 8002ab4:	2420      	movs	r4, #32
 8002ab6:	e7d9      	b.n	8002a6c <SD_FindSCR+0x6c>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8002ab8:	4b04      	ldr	r3, [pc, #16]	; (8002acc <SD_FindSCR+0xcc>)
 8002aba:	ba2d      	rev	r5, r5
 8002abc:	ba3f      	rev	r7, r7
 8002abe:	6383      	str	r3, [r0, #56]	; 0x38
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8002ac0:	f8c8 5000 	str.w	r5, [r8]
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8002ac4:	f8c8 7004 	str.w	r7, [r8, #4]
  return HAL_SD_ERROR_NONE;
 8002ac8:	e7d1      	b.n	8002a6e <SD_FindSCR+0x6e>
 8002aca:	bf00      	nop
 8002acc:	18000f3a 	.word	0x18000f3a

08002ad0 <HAL_SD_ReadBlocks>:
{
 8002ad0:	e92d 4bf0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, fp, lr}
 8002ad4:	460f      	mov	r7, r1
 8002ad6:	b086      	sub	sp, #24
 8002ad8:	4604      	mov	r4, r0
 8002ada:	4616      	mov	r6, r2
 8002adc:	4698      	mov	r8, r3
  uint32_t tickstart = HAL_GetTick();
 8002ade:	f7fd fdeb 	bl	80006b8 <HAL_GetTick>
 8002ae2:	4681      	mov	r9, r0
  if(NULL == pData)
 8002ae4:	b92f      	cbnz	r7, 8002af2 <HAL_SD_ReadBlocks+0x22>
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8002ae6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002ae8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8002aec:	63a3      	str	r3, [r4, #56]	; 0x38
    return HAL_ERROR;
 8002aee:	2001      	movs	r0, #1
 8002af0:	e010      	b.n	8002b14 <HAL_SD_ReadBlocks+0x44>
  if(hsd->State == HAL_SD_STATE_READY)
 8002af2:	f894 0034 	ldrb.w	r0, [r4, #52]	; 0x34
 8002af6:	b2c0      	uxtb	r0, r0
 8002af8:	2801      	cmp	r0, #1
 8002afa:	f040 80bd 	bne.w	8002c78 <HAL_SD_ReadBlocks+0x1a8>
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8002afe:	eb06 0308 	add.w	r3, r6, r8
 8002b02:	6d62      	ldr	r2, [r4, #84]	; 0x54
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8002b04:	2100      	movs	r1, #0
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8002b06:	4293      	cmp	r3, r2
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8002b08:	63a1      	str	r1, [r4, #56]	; 0x38
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8002b0a:	d906      	bls.n	8002b1a <HAL_SD_ReadBlocks+0x4a>
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8002b0c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002b0e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002b12:	63a3      	str	r3, [r4, #56]	; 0x38
}
 8002b14:	b006      	add	sp, #24
 8002b16:	e8bd 8bf0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, fp, pc}
    hsd->State = HAL_SD_STATE_BUSY;
 8002b1a:	2303      	movs	r3, #3
    hsd->Instance->DCTRL = 0U;
 8002b1c:	6820      	ldr	r0, [r4, #0]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8002b1e:	2502      	movs	r5, #2
    hsd->State = HAL_SD_STATE_BUSY;
 8002b20:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8002b24:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    hsd->Instance->DCTRL = 0U;
 8002b26:	62c1      	str	r1, [r0, #44]	; 0x2c
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 8002b28:	4669      	mov	r1, sp
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8002b2a:	2b01      	cmp	r3, #1
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8002b2c:	f04f 33ff 	mov.w	r3, #4294967295
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8002b30:	9503      	str	r5, [sp, #12]
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8002b32:	9300      	str	r3, [sp, #0]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8002b34:	ea4f 2348 	mov.w	r3, r8, lsl #9
      add *= 512U;
 8002b38:	bf18      	it	ne
 8002b3a:	0276      	lslne	r6, r6, #9
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8002b3c:	9301      	str	r3, [sp, #4]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8002b3e:	2390      	movs	r3, #144	; 0x90
 8002b40:	9302      	str	r3, [sp, #8]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8002b42:	2300      	movs	r3, #0
 8002b44:	9304      	str	r3, [sp, #16]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 8002b46:	9305      	str	r3, [sp, #20]
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 8002b48:	f002 f9db 	bl	8004f02 <SDMMC_ConfigData>
    __SDMMC_CMDTRANS_ENABLE( hsd->Instance);
 8002b4c:	6820      	ldr	r0, [r4, #0]
    if(NumberOfBlocks > 1U)
 8002b4e:	f1b8 0f01 	cmp.w	r8, #1
    __SDMMC_CMDTRANS_ENABLE( hsd->Instance);
 8002b52:	68c3      	ldr	r3, [r0, #12]
 8002b54:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002b58:	60c3      	str	r3, [r0, #12]
    if(NumberOfBlocks > 1U)
 8002b5a:	d910      	bls.n	8002b7e <HAL_SD_ReadBlocks+0xae>
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 8002b5c:	6325      	str	r5, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8002b5e:	4631      	mov	r1, r6
 8002b60:	f002 fa14 	bl	8004f8c <SDMMC_CmdReadMultiBlock>
    if(errorstate != HAL_SD_ERROR_NONE)
 8002b64:	b188      	cbz	r0, 8002b8a <HAL_SD_ReadBlocks+0xba>
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8002b66:	6823      	ldr	r3, [r4, #0]
 8002b68:	4a45      	ldr	r2, [pc, #276]	; (8002c80 <HAL_SD_ReadBlocks+0x1b0>)
 8002b6a:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8002b6c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002b6e:	4318      	orrs	r0, r3
 8002b70:	63a0      	str	r0, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8002b72:	2001      	movs	r0, #1
      hsd->Context = SD_CONTEXT_NONE;
 8002b74:	2300      	movs	r3, #0
      hsd->State = HAL_SD_STATE_READY;
 8002b76:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8002b7a:	6323      	str	r3, [r4, #48]	; 0x30
      return HAL_ERROR;
 8002b7c:	e7ca      	b.n	8002b14 <HAL_SD_ReadBlocks+0x44>
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 8002b7e:	2301      	movs	r3, #1
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8002b80:	4631      	mov	r1, r6
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 8002b82:	6323      	str	r3, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8002b84:	f002 f9e9 	bl	8004f5a <SDMMC_CmdReadSingleBlock>
 8002b88:	e7ec      	b.n	8002b64 <HAL_SD_ReadBlocks+0x94>
    dataremaining = config.DataLength;
 8002b8a:	9d01      	ldr	r5, [sp, #4]
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8002b8c:	6820      	ldr	r0, [r4, #0]
 8002b8e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002b90:	f413 7f95 	tst.w	r3, #298	; 0x12a
 8002b94:	d01c      	beq.n	8002bd0 <HAL_SD_ReadBlocks+0x100>
    __SDMMC_CMDTRANS_DISABLE( hsd->Instance);
 8002b96:	68c3      	ldr	r3, [r0, #12]
 8002b98:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002b9c:	60c3      	str	r3, [r0, #12]
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8002b9e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002ba0:	05db      	lsls	r3, r3, #23
 8002ba2:	d509      	bpl.n	8002bb8 <HAL_SD_ReadBlocks+0xe8>
 8002ba4:	f1b8 0f01 	cmp.w	r8, #1
 8002ba8:	d906      	bls.n	8002bb8 <HAL_SD_ReadBlocks+0xe8>
      if(hsd->SdCard.CardType != CARD_SECURED)
 8002baa:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002bac:	2b03      	cmp	r3, #3
 8002bae:	d003      	beq.n	8002bb8 <HAL_SD_ReadBlocks+0xe8>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8002bb0:	f002 fa38 	bl	8005024 <SDMMC_CmdStopTransfer>
        if(errorstate != HAL_SD_ERROR_NONE)
 8002bb4:	2800      	cmp	r0, #0
 8002bb6:	d1d6      	bne.n	8002b66 <HAL_SD_ReadBlocks+0x96>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8002bb8:	6823      	ldr	r3, [r4, #0]
 8002bba:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002bbc:	f011 0108 	ands.w	r1, r1, #8
 8002bc0:	d036      	beq.n	8002c30 <HAL_SD_ReadBlocks+0x160>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8002bc2:	4a2f      	ldr	r2, [pc, #188]	; (8002c80 <HAL_SD_ReadBlocks+0x1b0>)
 8002bc4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8002bc6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002bc8:	f043 0308 	orr.w	r3, r3, #8
 8002bcc:	63a3      	str	r3, [r4, #56]	; 0x38
 8002bce:	e7d0      	b.n	8002b72 <HAL_SD_ReadBlocks+0xa2>
      if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) && (dataremaining >= 32U))
 8002bd0:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002bd2:	041a      	lsls	r2, r3, #16
 8002bd4:	d517      	bpl.n	8002c06 <HAL_SD_ReadBlocks+0x136>
 8002bd6:	2d1f      	cmp	r5, #31
 8002bd8:	d915      	bls.n	8002c06 <HAL_SD_ReadBlocks+0x136>
 8002bda:	1d3e      	adds	r6, r7, #4
 8002bdc:	f107 0b24 	add.w	fp, r7, #36	; 0x24
          data = SDMMC_ReadFIFO(hsd->Instance);
 8002be0:	6820      	ldr	r0, [r4, #0]
 8002be2:	3604      	adds	r6, #4
 8002be4:	f002 f964 	bl	8004eb0 <SDMMC_ReadFIFO>
          *tempbuff = (uint8_t)(data & 0xFFU);
 8002be8:	f806 0c08 	strb.w	r0, [r6, #-8]
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8002bec:	0a03      	lsrs	r3, r0, #8
 8002bee:	f806 3c07 	strb.w	r3, [r6, #-7]
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8002bf2:	0c03      	lsrs	r3, r0, #16
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8002bf4:	0e00      	lsrs	r0, r0, #24
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8002bf6:	f806 3c06 	strb.w	r3, [r6, #-6]
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8002bfa:	f806 0c05 	strb.w	r0, [r6, #-5]
        for(count = 0U; count < 8U; count++)
 8002bfe:	45b3      	cmp	fp, r6
 8002c00:	d1ee      	bne.n	8002be0 <HAL_SD_ReadBlocks+0x110>
 8002c02:	3720      	adds	r7, #32
        dataremaining -= 32U;
 8002c04:	3d20      	subs	r5, #32
      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8002c06:	f7fd fd57 	bl	80006b8 <HAL_GetTick>
 8002c0a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002c0c:	eba0 0009 	sub.w	r0, r0, r9
 8002c10:	4298      	cmp	r0, r3
 8002c12:	d3bb      	bcc.n	8002b8c <HAL_SD_ReadBlocks+0xbc>
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8002c14:	6823      	ldr	r3, [r4, #0]
        return HAL_TIMEOUT;
 8002c16:	2003      	movs	r0, #3
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8002c18:	4a19      	ldr	r2, [pc, #100]	; (8002c80 <HAL_SD_ReadBlocks+0x1b0>)
 8002c1a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8002c1c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002c1e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002c22:	63a3      	str	r3, [r4, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8002c24:	2301      	movs	r3, #1
 8002c26:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	6323      	str	r3, [r4, #48]	; 0x30
        return HAL_TIMEOUT;
 8002c2e:	e771      	b.n	8002b14 <HAL_SD_ReadBlocks+0x44>
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8002c30:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002c32:	f012 0202 	ands.w	r2, r2, #2
 8002c36:	d00a      	beq.n	8002c4e <HAL_SD_ReadBlocks+0x17e>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8002c38:	4a11      	ldr	r2, [pc, #68]	; (8002c80 <HAL_SD_ReadBlocks+0x1b0>)
      hsd->State = HAL_SD_STATE_READY;
 8002c3a:	2001      	movs	r0, #1
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8002c3c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8002c3e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002c40:	f043 0302 	orr.w	r3, r3, #2
 8002c44:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8002c46:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8002c4a:	6321      	str	r1, [r4, #48]	; 0x30
      return HAL_ERROR;
 8002c4c:	e762      	b.n	8002b14 <HAL_SD_ReadBlocks+0x44>
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8002c4e:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8002c50:	f010 0020 	ands.w	r0, r0, #32
 8002c54:	d00a      	beq.n	8002c6c <HAL_SD_ReadBlocks+0x19c>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8002c56:	490a      	ldr	r1, [pc, #40]	; (8002c80 <HAL_SD_ReadBlocks+0x1b0>)
      hsd->State = HAL_SD_STATE_READY;
 8002c58:	2001      	movs	r0, #1
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8002c5a:	6399      	str	r1, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8002c5c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002c5e:	f043 0320 	orr.w	r3, r3, #32
 8002c62:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8002c64:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8002c68:	6322      	str	r2, [r4, #48]	; 0x30
      return HAL_ERROR;
 8002c6a:	e753      	b.n	8002b14 <HAL_SD_ReadBlocks+0x44>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8002c6c:	4a05      	ldr	r2, [pc, #20]	; (8002c84 <HAL_SD_ReadBlocks+0x1b4>)
 8002c6e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8002c70:	2301      	movs	r3, #1
 8002c72:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    return HAL_OK;
 8002c76:	e74d      	b.n	8002b14 <HAL_SD_ReadBlocks+0x44>
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8002c78:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002c7a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002c7e:	e735      	b.n	8002aec <HAL_SD_ReadBlocks+0x1c>
 8002c80:	1fe00fff 	.word	0x1fe00fff
 8002c84:	18000f3a 	.word	0x18000f3a

08002c88 <HAL_SD_WriteBlocks>:
{
 8002c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002c8c:	460e      	mov	r6, r1
 8002c8e:	b088      	sub	sp, #32
 8002c90:	4604      	mov	r4, r0
 8002c92:	4691      	mov	r9, r2
 8002c94:	461f      	mov	r7, r3
  uint32_t tickstart = HAL_GetTick();
 8002c96:	f7fd fd0f 	bl	80006b8 <HAL_GetTick>
 8002c9a:	4680      	mov	r8, r0
  if(NULL == pData)
 8002c9c:	b92e      	cbnz	r6, 8002caa <HAL_SD_WriteBlocks+0x22>
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8002c9e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002ca0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8002ca4:	63a3      	str	r3, [r4, #56]	; 0x38
    return HAL_ERROR;
 8002ca6:	2001      	movs	r0, #1
 8002ca8:	e010      	b.n	8002ccc <HAL_SD_WriteBlocks+0x44>
  if(hsd->State == HAL_SD_STATE_READY)
 8002caa:	f894 0034 	ldrb.w	r0, [r4, #52]	; 0x34
 8002cae:	b2c0      	uxtb	r0, r0
 8002cb0:	2801      	cmp	r0, #1
 8002cb2:	f040 80b0 	bne.w	8002e16 <HAL_SD_WriteBlocks+0x18e>
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8002cb6:	eb09 0307 	add.w	r3, r9, r7
 8002cba:	6d62      	ldr	r2, [r4, #84]	; 0x54
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8002cbc:	2100      	movs	r1, #0
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8002cbe:	4293      	cmp	r3, r2
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8002cc0:	63a1      	str	r1, [r4, #56]	; 0x38
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8002cc2:	d906      	bls.n	8002cd2 <HAL_SD_WriteBlocks+0x4a>
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8002cc4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002cc6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002cca:	63a3      	str	r3, [r4, #56]	; 0x38
}
 8002ccc:	b008      	add	sp, #32
 8002cce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    hsd->State = HAL_SD_STATE_BUSY;
 8002cd2:	2303      	movs	r3, #3
    hsd->Instance->DCTRL = 0U;
 8002cd4:	6820      	ldr	r0, [r4, #0]
    hsd->State = HAL_SD_STATE_BUSY;
 8002cd6:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8002cda:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    hsd->Instance->DCTRL = 0U;
 8002cdc:	62c1      	str	r1, [r0, #44]	; 0x2c
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 8002cde:	a902      	add	r1, sp, #8
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8002ce0:	2b01      	cmp	r3, #1
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8002ce2:	f04f 33ff 	mov.w	r3, #4294967295
 8002ce6:	9302      	str	r3, [sp, #8]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8002ce8:	ea4f 2347 	mov.w	r3, r7, lsl #9
      add *= 512U;
 8002cec:	bf18      	it	ne
 8002cee:	ea4f 2949 	movne.w	r9, r9, lsl #9
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8002cf2:	9303      	str	r3, [sp, #12]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8002cf4:	2390      	movs	r3, #144	; 0x90
 8002cf6:	9304      	str	r3, [sp, #16]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	9305      	str	r3, [sp, #20]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8002cfc:	9306      	str	r3, [sp, #24]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 8002cfe:	9307      	str	r3, [sp, #28]
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 8002d00:	f002 f8ff 	bl	8004f02 <SDMMC_ConfigData>
    __SDMMC_CMDTRANS_ENABLE( hsd->Instance);
 8002d04:	6820      	ldr	r0, [r4, #0]
    if(NumberOfBlocks > 1U)
 8002d06:	2f01      	cmp	r7, #1
    __SDMMC_CMDTRANS_ENABLE( hsd->Instance);
 8002d08:	68c3      	ldr	r3, [r0, #12]
 8002d0a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002d0e:	60c3      	str	r3, [r0, #12]
    if(NumberOfBlocks > 1U)
 8002d10:	d911      	bls.n	8002d36 <HAL_SD_WriteBlocks+0xae>
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 8002d12:	2320      	movs	r3, #32
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8002d14:	4649      	mov	r1, r9
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 8002d16:	6323      	str	r3, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8002d18:	f002 f96a 	bl	8004ff0 <SDMMC_CmdWriteMultiBlock>
    if(errorstate != HAL_SD_ERROR_NONE)
 8002d1c:	b188      	cbz	r0, 8002d42 <HAL_SD_WriteBlocks+0xba>
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8002d1e:	6823      	ldr	r3, [r4, #0]
 8002d20:	4a3f      	ldr	r2, [pc, #252]	; (8002e20 <HAL_SD_WriteBlocks+0x198>)
 8002d22:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8002d24:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002d26:	4318      	orrs	r0, r3
 8002d28:	63a0      	str	r0, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8002d2a:	2001      	movs	r0, #1
      hsd->Context = SD_CONTEXT_NONE;
 8002d2c:	2300      	movs	r3, #0
      hsd->State = HAL_SD_STATE_READY;
 8002d2e:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8002d32:	6323      	str	r3, [r4, #48]	; 0x30
      return HAL_ERROR;
 8002d34:	e7ca      	b.n	8002ccc <HAL_SD_WriteBlocks+0x44>
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 8002d36:	2310      	movs	r3, #16
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8002d38:	4649      	mov	r1, r9
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 8002d3a:	6323      	str	r3, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8002d3c:	f002 f93f 	bl	8004fbe <SDMMC_CmdWriteSingleBlock>
 8002d40:	e7ec      	b.n	8002d1c <HAL_SD_WriteBlocks+0x94>
    dataremaining = config.DataLength;
 8002d42:	9d03      	ldr	r5, [sp, #12]
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8002d44:	6820      	ldr	r0, [r4, #0]
 8002d46:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002d48:	f413 7f8d 	tst.w	r3, #282	; 0x11a
 8002d4c:	d01b      	beq.n	8002d86 <HAL_SD_WriteBlocks+0xfe>
    __SDMMC_CMDTRANS_DISABLE( hsd->Instance);
 8002d4e:	68c3      	ldr	r3, [r0, #12]
 8002d50:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002d54:	60c3      	str	r3, [r0, #12]
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8002d56:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002d58:	05db      	lsls	r3, r3, #23
 8002d5a:	d508      	bpl.n	8002d6e <HAL_SD_WriteBlocks+0xe6>
 8002d5c:	2f01      	cmp	r7, #1
 8002d5e:	d906      	bls.n	8002d6e <HAL_SD_WriteBlocks+0xe6>
      if(hsd->SdCard.CardType != CARD_SECURED)
 8002d60:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002d62:	2b03      	cmp	r3, #3
 8002d64:	d003      	beq.n	8002d6e <HAL_SD_WriteBlocks+0xe6>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8002d66:	f002 f95d 	bl	8005024 <SDMMC_CmdStopTransfer>
        if(errorstate != HAL_SD_ERROR_NONE)
 8002d6a:	2800      	cmp	r0, #0
 8002d6c:	d1d7      	bne.n	8002d1e <HAL_SD_WriteBlocks+0x96>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8002d6e:	6823      	ldr	r3, [r4, #0]
 8002d70:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002d72:	f011 0108 	ands.w	r1, r1, #8
 8002d76:	d02a      	beq.n	8002dce <HAL_SD_WriteBlocks+0x146>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8002d78:	4a29      	ldr	r2, [pc, #164]	; (8002e20 <HAL_SD_WriteBlocks+0x198>)
 8002d7a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8002d7c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002d7e:	f043 0308 	orr.w	r3, r3, #8
 8002d82:	63a3      	str	r3, [r4, #56]	; 0x38
 8002d84:	e7d1      	b.n	8002d2a <HAL_SD_WriteBlocks+0xa2>
      if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) && (dataremaining >= 32U))
 8002d86:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002d88:	045a      	lsls	r2, r3, #17
 8002d8a:	d50d      	bpl.n	8002da8 <HAL_SD_WriteBlocks+0x120>
 8002d8c:	2d1f      	cmp	r5, #31
 8002d8e:	d90b      	bls.n	8002da8 <HAL_SD_WriteBlocks+0x120>
 8002d90:	f106 0a20 	add.w	sl, r6, #32
          data |= ((uint32_t)(*tempbuff) << 24U);
 8002d94:	f856 3b04 	ldr.w	r3, [r6], #4
          (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 8002d98:	a901      	add	r1, sp, #4
 8002d9a:	6820      	ldr	r0, [r4, #0]
          data |= ((uint32_t)(*tempbuff) << 24U);
 8002d9c:	9301      	str	r3, [sp, #4]
          (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 8002d9e:	f002 f88a 	bl	8004eb6 <SDMMC_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 8002da2:	45b2      	cmp	sl, r6
 8002da4:	d1f6      	bne.n	8002d94 <HAL_SD_WriteBlocks+0x10c>
        dataremaining -= 32U;
 8002da6:	3d20      	subs	r5, #32
      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8002da8:	f7fd fc86 	bl	80006b8 <HAL_GetTick>
 8002dac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8002dae:	eba0 0008 	sub.w	r0, r0, r8
 8002db2:	4298      	cmp	r0, r3
 8002db4:	d3c6      	bcc.n	8002d44 <HAL_SD_WriteBlocks+0xbc>
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8002db6:	6823      	ldr	r3, [r4, #0]
        return HAL_TIMEOUT;
 8002db8:	2003      	movs	r0, #3
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8002dba:	4a19      	ldr	r2, [pc, #100]	; (8002e20 <HAL_SD_WriteBlocks+0x198>)
 8002dbc:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8002dbe:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002dc0:	63a3      	str	r3, [r4, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8002dc2:	2301      	movs	r3, #1
 8002dc4:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8002dc8:	2300      	movs	r3, #0
 8002dca:	6323      	str	r3, [r4, #48]	; 0x30
        return HAL_TIMEOUT;
 8002dcc:	e77e      	b.n	8002ccc <HAL_SD_WriteBlocks+0x44>
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8002dce:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002dd0:	f012 0202 	ands.w	r2, r2, #2
 8002dd4:	d00a      	beq.n	8002dec <HAL_SD_WriteBlocks+0x164>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8002dd6:	4a12      	ldr	r2, [pc, #72]	; (8002e20 <HAL_SD_WriteBlocks+0x198>)
      hsd->State = HAL_SD_STATE_READY;
 8002dd8:	2001      	movs	r0, #1
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8002dda:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8002ddc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002dde:	f043 0302 	orr.w	r3, r3, #2
 8002de2:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8002de4:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8002de8:	6321      	str	r1, [r4, #48]	; 0x30
      return HAL_ERROR;
 8002dea:	e76f      	b.n	8002ccc <HAL_SD_WriteBlocks+0x44>
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR))
 8002dec:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8002dee:	f010 0010 	ands.w	r0, r0, #16
 8002df2:	d00a      	beq.n	8002e0a <HAL_SD_WriteBlocks+0x182>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8002df4:	490a      	ldr	r1, [pc, #40]	; (8002e20 <HAL_SD_WriteBlocks+0x198>)
      hsd->State = HAL_SD_STATE_READY;
 8002df6:	2001      	movs	r0, #1
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8002df8:	6399      	str	r1, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8002dfa:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002dfc:	f043 0310 	orr.w	r3, r3, #16
 8002e00:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8002e02:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8002e06:	6322      	str	r2, [r4, #48]	; 0x30
      return HAL_ERROR;
 8002e08:	e760      	b.n	8002ccc <HAL_SD_WriteBlocks+0x44>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8002e0a:	4a06      	ldr	r2, [pc, #24]	; (8002e24 <HAL_SD_WriteBlocks+0x19c>)
 8002e0c:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8002e0e:	2301      	movs	r3, #1
 8002e10:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    return HAL_OK;
 8002e14:	e75a      	b.n	8002ccc <HAL_SD_WriteBlocks+0x44>
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8002e16:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002e18:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002e1c:	e742      	b.n	8002ca4 <HAL_SD_WriteBlocks+0x1c>
 8002e1e:	bf00      	nop
 8002e20:	1fe00fff 	.word	0x1fe00fff
 8002e24:	18000f3a 	.word	0x18000f3a

08002e28 <HAL_SD_ErrorCallback>:
 8002e28:	4770      	bx	lr

08002e2a <HAL_SD_DriveTransceiver_1_8V_Callback>:
{
 8002e2a:	4770      	bx	lr

08002e2c <HAL_SD_GetCardCSD>:
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8002e2c:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8002e2e:	0f9a      	lsrs	r2, r3, #30
 8002e30:	700a      	strb	r2, [r1, #0]
  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8002e32:	f3c3 6283 	ubfx	r2, r3, #26, #4
 8002e36:	704a      	strb	r2, [r1, #1]
  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8002e38:	f3c3 6201 	ubfx	r2, r3, #24, #2
 8002e3c:	708a      	strb	r2, [r1, #2]
  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8002e3e:	f3c3 4207 	ubfx	r2, r3, #16, #8
 8002e42:	70ca      	strb	r2, [r1, #3]
  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8002e44:	f3c3 2207 	ubfx	r2, r3, #8, #8
  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8002e48:	b2db      	uxtb	r3, r3
  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8002e4a:	710a      	strb	r2, [r1, #4]
  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8002e4c:	714b      	strb	r3, [r1, #5]
  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8002e4e:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8002e50:	0d1a      	lsrs	r2, r3, #20
 8002e52:	80ca      	strh	r2, [r1, #6]
  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8002e54:	f3c3 4203 	ubfx	r2, r3, #16, #4
 8002e58:	720a      	strb	r2, [r1, #8]
  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8002e5a:	f3c3 32c0 	ubfx	r2, r3, #15, #1
 8002e5e:	724a      	strb	r2, [r1, #9]
  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8002e60:	f3c3 3280 	ubfx	r2, r3, #14, #1
 8002e64:	728a      	strb	r2, [r1, #10]
  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8002e66:	f3c3 3240 	ubfx	r2, r3, #13, #1
 8002e6a:	72ca      	strb	r2, [r1, #11]
  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8002e6c:	f3c3 3200 	ubfx	r2, r3, #12, #1
 8002e70:	730a      	strb	r2, [r1, #12]
  pCSD->Reserved2 = 0U; /*!< Reserved */
 8002e72:	2200      	movs	r2, #0
 8002e74:	734a      	strb	r2, [r1, #13]
  if(hsd->SdCard.CardType == CARD_SDSC)
 8002e76:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
{
 8002e78:	b510      	push	{r4, lr}
  if(hsd->SdCard.CardType == CARD_SDSC)
 8002e7a:	2a00      	cmp	r2, #0
 8002e7c:	d16b      	bne.n	8002f56 <HAL_SD_GetCardCSD+0x12a>
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8002e7e:	f640 74fc 	movw	r4, #4092	; 0xffc
 8002e82:	6e82      	ldr	r2, [r0, #104]	; 0x68
 8002e84:	ea04 0383 	and.w	r3, r4, r3, lsl #2
 8002e88:	ea43 7392 	orr.w	r3, r3, r2, lsr #30
 8002e8c:	610b      	str	r3, [r1, #16]
    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8002e8e:	f3c2 63c2 	ubfx	r3, r2, #27, #3
 8002e92:	750b      	strb	r3, [r1, #20]
    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8002e94:	f3c2 6302 	ubfx	r3, r2, #24, #3
 8002e98:	754b      	strb	r3, [r1, #21]
    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8002e9a:	f3c2 5342 	ubfx	r3, r2, #21, #3
 8002e9e:	758b      	strb	r3, [r1, #22]
    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8002ea0:	f3c2 4382 	ubfx	r3, r2, #18, #3
    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8002ea4:	f3c2 32c2 	ubfx	r2, r2, #15, #3
    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8002ea8:	75cb      	strb	r3, [r1, #23]
    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8002eaa:	760a      	strb	r2, [r1, #24]
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8002eac:	690b      	ldr	r3, [r1, #16]
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8002eae:	7e0a      	ldrb	r2, [r1, #24]
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8002eb0:	3301      	adds	r3, #1
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8002eb2:	f002 0207 	and.w	r2, r2, #7
 8002eb6:	3202      	adds	r2, #2
 8002eb8:	4093      	lsls	r3, r2
 8002eba:	64c3      	str	r3, [r0, #76]	; 0x4c
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8002ebc:	7a0a      	ldrb	r2, [r1, #8]
 8002ebe:	f002 040f 	and.w	r4, r2, #15
 8002ec2:	2201      	movs	r2, #1
 8002ec4:	40a2      	lsls	r2, r4
 8002ec6:	6502      	str	r2, [r0, #80]	; 0x50
    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8002ec8:	0a52      	lsrs	r2, r2, #9
 8002eca:	4353      	muls	r3, r2
 8002ecc:	6543      	str	r3, [r0, #84]	; 0x54
    hsd->SdCard.LogBlockSize = 512U;
 8002ece:	f44f 7300 	mov.w	r3, #512	; 0x200
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8002ed2:	6583      	str	r3, [r0, #88]	; 0x58
  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8002ed4:	6e83      	ldr	r3, [r0, #104]	; 0x68
 8002ed6:	f3c3 3280 	ubfx	r2, r3, #14, #1
 8002eda:	764a      	strb	r2, [r1, #25]
  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8002edc:	f3c3 12c6 	ubfx	r2, r3, #7, #7
  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8002ee0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8002ee4:	768a      	strb	r2, [r1, #26]
  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8002ee6:	76cb      	strb	r3, [r1, #27]
  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8002ee8:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
  pCSD->Reserved3 = 0;
 8002eea:	2000      	movs	r0, #0
  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8002eec:	0fda      	lsrs	r2, r3, #31
 8002eee:	770a      	strb	r2, [r1, #28]
  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8002ef0:	f3c3 7241 	ubfx	r2, r3, #29, #2
 8002ef4:	774a      	strb	r2, [r1, #29]
  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8002ef6:	f3c3 6282 	ubfx	r2, r3, #26, #3
 8002efa:	778a      	strb	r2, [r1, #30]
  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8002efc:	f3c3 5283 	ubfx	r2, r3, #22, #4
 8002f00:	77ca      	strb	r2, [r1, #31]
  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8002f02:	f3c3 5240 	ubfx	r2, r3, #21, #1
 8002f06:	f881 2020 	strb.w	r2, [r1, #32]
  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8002f0a:	f3c3 4200 	ubfx	r2, r3, #16, #1
  pCSD->Reserved3 = 0;
 8002f0e:	f881 0021 	strb.w	r0, [r1, #33]	; 0x21
  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8002f12:	f881 2022 	strb.w	r2, [r1, #34]	; 0x22
  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8002f16:	f3c3 32c0 	ubfx	r2, r3, #15, #1
 8002f1a:	f881 2023 	strb.w	r2, [r1, #35]	; 0x23
  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8002f1e:	f3c3 3280 	ubfx	r2, r3, #14, #1
 8002f22:	f881 2024 	strb.w	r2, [r1, #36]	; 0x24
  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8002f26:	f3c3 3240 	ubfx	r2, r3, #13, #1
 8002f2a:	f881 2025 	strb.w	r2, [r1, #37]	; 0x25
  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8002f2e:	f3c3 3200 	ubfx	r2, r3, #12, #1
 8002f32:	f881 2026 	strb.w	r2, [r1, #38]	; 0x26
  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8002f36:	f3c3 2281 	ubfx	r2, r3, #10, #2
 8002f3a:	f881 2027 	strb.w	r2, [r1, #39]	; 0x27
  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8002f3e:	f3c3 2201 	ubfx	r2, r3, #8, #2
  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8002f42:	f3c3 0346 	ubfx	r3, r3, #1, #7
  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8002f46:	f881 2028 	strb.w	r2, [r1, #40]	; 0x28
  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8002f4a:	f881 3029 	strb.w	r3, [r1, #41]	; 0x29
  pCSD->Reserved4 = 1;
 8002f4e:	2301      	movs	r3, #1
 8002f50:	f881 302a 	strb.w	r3, [r1, #42]	; 0x2a
}
 8002f54:	bd10      	pop	{r4, pc}
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8002f56:	2a01      	cmp	r2, #1
 8002f58:	d10f      	bne.n	8002f7a <HAL_SD_GetCardCSD+0x14e>
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8002f5a:	041b      	lsls	r3, r3, #16
 8002f5c:	f8b0 206a 	ldrh.w	r2, [r0, #106]	; 0x6a
 8002f60:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 8002f64:	4313      	orrs	r3, r2
 8002f66:	610b      	str	r3, [r1, #16]
    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8002f68:	690b      	ldr	r3, [r1, #16]
 8002f6a:	3301      	adds	r3, #1
 8002f6c:	029b      	lsls	r3, r3, #10
 8002f6e:	64c3      	str	r3, [r0, #76]	; 0x4c
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8002f70:	6543      	str	r3, [r0, #84]	; 0x54
    hsd->SdCard.BlockSize = 512U;
 8002f72:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002f76:	6503      	str	r3, [r0, #80]	; 0x50
 8002f78:	e7ab      	b.n	8002ed2 <HAL_SD_GetCardCSD+0xa6>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8002f7a:	6803      	ldr	r3, [r0, #0]
 8002f7c:	4a05      	ldr	r2, [pc, #20]	; (8002f94 <HAL_SD_GetCardCSD+0x168>)
 8002f7e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8002f80:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8002f82:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f86:	6383      	str	r3, [r0, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8002f88:	2301      	movs	r3, #1
 8002f8a:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
    return HAL_ERROR;
 8002f8e:	4618      	mov	r0, r3
 8002f90:	bd10      	pop	{r4, pc}
 8002f92:	bf00      	nop
 8002f94:	1fe00fff 	.word	0x1fe00fff

08002f98 <HAL_SD_InitCard>:
{
 8002f98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8002f9c:	2300      	movs	r3, #0
{
 8002f9e:	b098      	sub	sp, #96	; 0x60
 8002fa0:	4604      	mov	r4, r0
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8002fa2:	9307      	str	r3, [sp, #28]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8002fa4:	9308      	str	r3, [sp, #32]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 8002fa6:	9309      	str	r3, [sp, #36]	; 0x24
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8002fa8:	930a      	str	r3, [sp, #40]	; 0x28
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 8002faa:	23fa      	movs	r3, #250	; 0xfa
 8002fac:	930b      	str	r3, [sp, #44]	; 0x2c
  if (hsd->Init.TranceiverPresent == SDMMC_TRANSCEIVER_PRESENT)
 8002fae:	6983      	ldr	r3, [r0, #24]
 8002fb0:	2b02      	cmp	r3, #2
 8002fb2:	d104      	bne.n	8002fbe <HAL_SD_InitCard+0x26>
    hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
 8002fb4:	6802      	ldr	r2, [r0, #0]
 8002fb6:	6813      	ldr	r3, [r2, #0]
 8002fb8:	f043 0310 	orr.w	r3, r3, #16
 8002fbc:	6013      	str	r3, [r2, #0]
  (void)SDMMC_Init(hsd->Instance, Init);
 8002fbe:	ab0a      	add	r3, sp, #40	; 0x28
 8002fc0:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002fc4:	ab07      	add	r3, sp, #28
 8002fc6:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8002fca:	6820      	ldr	r0, [r4, #0]
 8002fcc:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002fce:	f001 ff55 	bl	8004e7c <SDMMC_Init>
  (void)SDMMC_PowerState_ON(hsd->Instance);
 8002fd2:	6820      	ldr	r0, [r4, #0]
 8002fd4:	f001 ff74 	bl	8004ec0 <SDMMC_PowerState_ON>
  sdmmc_clk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC)/(2U*SDMMC_INIT_CLK_DIV);
 8002fd8:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8002fdc:	f7ff fc2c 	bl	8002838 <HAL_RCCEx_GetPeriphCLKFreq>
 8002fe0:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8002fe4:	fbb0 f0f3 	udiv	r0, r0, r3
  if(sdmmc_clk != 0U)
 8002fe8:	b1f8      	cbz	r0, 800302a <HAL_SD_InitCard+0x92>
    HAL_Delay(1U+ (74U*1000U/(sdmmc_clk)));
 8002fea:	4b8e      	ldr	r3, [pc, #568]	; (8003224 <HAL_SD_InitCard+0x28c>)
 8002fec:	fbb3 f0f0 	udiv	r0, r3, r0
 8002ff0:	3001      	adds	r0, #1
    HAL_Delay(2U);
 8002ff2:	f7fd fb67 	bl	80006c4 <HAL_Delay>
  __IO uint32_t count = 0U;
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	9306      	str	r3, [sp, #24]
  uint32_t tickstart = HAL_GetTick();
 8002ffa:	f7fd fb5d 	bl	80006b8 <HAL_GetTick>
 8002ffe:	4607      	mov	r7, r0
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8003000:	6820      	ldr	r0, [r4, #0]
 8003002:	f002 f853 	bl	80050ac <SDMMC_CmdGoIdleState>
  if(errorstate != HAL_SD_ERROR_NONE)
 8003006:	4605      	mov	r5, r0
 8003008:	b940      	cbnz	r0, 800301c <HAL_SD_InitCard+0x84>
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800300a:	6820      	ldr	r0, [r4, #0]
 800300c:	f002 f878 	bl	8005100 <SDMMC_CmdOperCond>
  if(errorstate != HAL_SD_ERROR_NONE)
 8003010:	b168      	cbz	r0, 800302e <HAL_SD_InitCard+0x96>
    hsd->SdCard.CardVersion = CARD_V1_X;
 8003012:	6425      	str	r5, [r4, #64]	; 0x40
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8003014:	6820      	ldr	r0, [r4, #0]
 8003016:	f002 f849 	bl	80050ac <SDMMC_CmdGoIdleState>
    if(errorstate != HAL_SD_ERROR_NONE)
 800301a:	b150      	cbz	r0, 8003032 <HAL_SD_InitCard+0x9a>
    hsd->State = HAL_SD_STATE_READY;
 800301c:	2501      	movs	r5, #1
 800301e:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8003022:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003024:	4318      	orrs	r0, r3
    hsd->ErrorCode |= errorstate;
 8003026:	63a0      	str	r0, [r4, #56]	; 0x38
    return HAL_ERROR;
 8003028:	e0ca      	b.n	80031c0 <HAL_SD_InitCard+0x228>
    HAL_Delay(2U);
 800302a:	2002      	movs	r0, #2
 800302c:	e7e1      	b.n	8002ff2 <HAL_SD_InitCard+0x5a>
    hsd->SdCard.CardVersion = CARD_V2_X;
 800302e:	2301      	movs	r3, #1
 8003030:	6423      	str	r3, [r4, #64]	; 0x40
  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8003032:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003034:	2b01      	cmp	r3, #1
 8003036:	d04c      	beq.n	80030d2 <HAL_SD_InitCard+0x13a>
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8003038:	f64f 78fe 	movw	r8, #65534	; 0xfffe
{
 800303c:	2600      	movs	r6, #0
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800303e:	f8df a1ec 	ldr.w	sl, [pc, #492]	; 800322c <HAL_SD_InitCard+0x294>
 8003042:	46c1      	mov	r9, r8
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8003044:	9b06      	ldr	r3, [sp, #24]
 8003046:	4543      	cmp	r3, r8
 8003048:	d94c      	bls.n	80030e4 <HAL_SD_InitCard+0x14c>
  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800304a:	9b06      	ldr	r3, [sp, #24]
 800304c:	454b      	cmp	r3, r9
 800304e:	d861      	bhi.n	8003114 <HAL_SD_InitCard+0x17c>
  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8003050:	006b      	lsls	r3, r5, #1
 8003052:	d533      	bpl.n	80030bc <HAL_SD_InitCard+0x124>
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8003054:	2301      	movs	r3, #1
 8003056:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (hsd->Init.TranceiverPresent == SDMMC_TRANSCEIVER_PRESENT)
 8003058:	69a3      	ldr	r3, [r4, #24]
 800305a:	2b02      	cmp	r3, #2
 800305c:	d12e      	bne.n	80030bc <HAL_SD_InitCard+0x124>
      if((response & SD_SWITCH_1_8V_CAPACITY) == SD_SWITCH_1_8V_CAPACITY)
 800305e:	01ee      	lsls	r6, r5, #7
 8003060:	d52c      	bpl.n	80030bc <HAL_SD_InitCard+0x124>
        hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 8003062:	f44f 7300 	mov.w	r3, #512	; 0x200
        hsd->Instance->POWER |= SDMMC_POWER_VSWITCHEN;
 8003066:	6820      	ldr	r0, [r4, #0]
        hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 8003068:	65e3      	str	r3, [r4, #92]	; 0x5c
        hsd->Instance->POWER |= SDMMC_POWER_VSWITCHEN;
 800306a:	6803      	ldr	r3, [r0, #0]
 800306c:	f043 0308 	orr.w	r3, r3, #8
 8003070:	6003      	str	r3, [r0, #0]
        errorstate = SDMMC_CmdVoltageSwitch(hsd->Instance);
 8003072:	f002 f99a 	bl	80053aa <SDMMC_CmdVoltageSwitch>
        if(errorstate != HAL_SD_ERROR_NONE)
 8003076:	2800      	cmp	r0, #0
 8003078:	d1d0      	bne.n	800301c <HAL_SD_InitCard+0x84>
        while(( hsd->Instance->STA & SDMMC_FLAG_CKSTOP) != SDMMC_FLAG_CKSTOP)
 800307a:	6823      	ldr	r3, [r4, #0]
 800307c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800307e:	0155      	lsls	r5, r2, #5
 8003080:	d54b      	bpl.n	800311a <HAL_SD_InitCard+0x182>
        hsd->Instance->ICR = SDMMC_FLAG_CKSTOP;
 8003082:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8003086:	639a      	str	r2, [r3, #56]	; 0x38
        if(( hsd->Instance->STA & SDMMC_FLAG_BUSYD0) != SDMMC_FLAG_BUSYD0)
 8003088:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800308a:	02d8      	lsls	r0, r3, #11
 800308c:	d527      	bpl.n	80030de <HAL_SD_InitCard+0x146>
          HAL_SD_DriveTransceiver_1_8V_Callback(SET);
 800308e:	2001      	movs	r0, #1
 8003090:	f7ff fecb 	bl	8002e2a <HAL_SD_DriveTransceiver_1_8V_Callback>
          hsd->Instance->POWER |= SDMMC_POWER_VSWITCH;
 8003094:	6822      	ldr	r2, [r4, #0]
 8003096:	6813      	ldr	r3, [r2, #0]
 8003098:	f043 0304 	orr.w	r3, r3, #4
 800309c:	6013      	str	r3, [r2, #0]
          while(( hsd->Instance->STA & SDMMC_FLAG_VSWEND) != SDMMC_FLAG_VSWEND)
 800309e:	6823      	ldr	r3, [r4, #0]
 80030a0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80030a2:	0191      	lsls	r1, r2, #6
 80030a4:	d541      	bpl.n	800312a <HAL_SD_InitCard+0x192>
          hsd->Instance->ICR = SDMMC_FLAG_VSWEND;
 80030a6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80030aa:	639a      	str	r2, [r3, #56]	; 0x38
          if(( hsd->Instance->STA & SDMMC_FLAG_BUSYD0) == SDMMC_FLAG_BUSYD0)
 80030ac:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80030ae:	02d2      	lsls	r2, r2, #11
 80030b0:	d430      	bmi.n	8003114 <HAL_SD_InitCard+0x17c>
          hsd->Instance->POWER = 0x13U;
 80030b2:	2213      	movs	r2, #19
 80030b4:	601a      	str	r2, [r3, #0]
          hsd->Instance->ICR = 0xFFFFFFFFU;
 80030b6:	f04f 32ff 	mov.w	r2, #4294967295
 80030ba:	639a      	str	r2, [r3, #56]	; 0x38
  uint16_t sd_rca = 1U;
 80030bc:	2301      	movs	r3, #1
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 80030be:	6820      	ldr	r0, [r4, #0]
  uint16_t sd_rca = 1U;
 80030c0:	f8ad 3016 	strh.w	r3, [sp, #22]
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 80030c4:	f001 ff02 	bl	8004ecc <SDMMC_GetPowerState>
 80030c8:	2800      	cmp	r0, #0
 80030ca:	d134      	bne.n	8003136 <HAL_SD_InitCard+0x19e>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80030cc:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 80030d0:	e081      	b.n	80031d6 <HAL_SD_InitCard+0x23e>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80030d2:	2100      	movs	r1, #0
 80030d4:	6820      	ldr	r0, [r4, #0]
 80030d6:	f002 f853 	bl	8005180 <SDMMC_CmdAppCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 80030da:	2800      	cmp	r0, #0
 80030dc:	d0ac      	beq.n	8003038 <HAL_SD_InitCard+0xa0>
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80030de:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 80030e2:	e79b      	b.n	800301c <HAL_SD_InitCard+0x84>
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 80030e4:	2e00      	cmp	r6, #0
 80030e6:	d1b0      	bne.n	800304a <HAL_SD_InitCard+0xb2>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80030e8:	4631      	mov	r1, r6
 80030ea:	6820      	ldr	r0, [r4, #0]
 80030ec:	f002 f848 	bl	8005180 <SDMMC_CmdAppCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 80030f0:	2800      	cmp	r0, #0
 80030f2:	d193      	bne.n	800301c <HAL_SD_InitCard+0x84>
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 80030f4:	4651      	mov	r1, sl
 80030f6:	6820      	ldr	r0, [r4, #0]
 80030f8:	f002 f85b 	bl	80051b2 <SDMMC_CmdAppOperCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 80030fc:	2800      	cmp	r0, #0
 80030fe:	d1ee      	bne.n	80030de <HAL_SD_InitCard+0x146>
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8003100:	4631      	mov	r1, r6
 8003102:	6820      	ldr	r0, [r4, #0]
 8003104:	f001 fefa 	bl	8004efc <SDMMC_GetResponse>
    count++;
 8003108:	9b06      	ldr	r3, [sp, #24]
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800310a:	4605      	mov	r5, r0
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800310c:	0fc6      	lsrs	r6, r0, #31
    count++;
 800310e:	3301      	adds	r3, #1
 8003110:	9306      	str	r3, [sp, #24]
 8003112:	e797      	b.n	8003044 <HAL_SD_InitCard+0xac>
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8003114:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 8003118:	e780      	b.n	800301c <HAL_SD_InitCard+0x84>
          if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800311a:	f7fd facd 	bl	80006b8 <HAL_GetTick>
 800311e:	1bc0      	subs	r0, r0, r7
 8003120:	3001      	adds	r0, #1
 8003122:	d1aa      	bne.n	800307a <HAL_SD_InitCard+0xe2>
            return HAL_SD_ERROR_TIMEOUT;
 8003124:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8003128:	e778      	b.n	800301c <HAL_SD_InitCard+0x84>
            if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800312a:	f7fd fac5 	bl	80006b8 <HAL_GetTick>
 800312e:	1bc0      	subs	r0, r0, r7
 8003130:	3001      	adds	r0, #1
 8003132:	d1b4      	bne.n	800309e <HAL_SD_InitCard+0x106>
 8003134:	e7f6      	b.n	8003124 <HAL_SD_InitCard+0x18c>
  if(hsd->SdCard.CardType != CARD_SECURED)
 8003136:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003138:	2b03      	cmp	r3, #3
 800313a:	d018      	beq.n	800316e <HAL_SD_InitCard+0x1d6>
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800313c:	6820      	ldr	r0, [r4, #0]
 800313e:	f002 f867 	bl	8005210 <SDMMC_CmdSendCID>
    if(errorstate != HAL_SD_ERROR_NONE)
 8003142:	2800      	cmp	r0, #0
 8003144:	d147      	bne.n	80031d6 <HAL_SD_InitCard+0x23e>
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8003146:	4601      	mov	r1, r0
 8003148:	6820      	ldr	r0, [r4, #0]
 800314a:	f001 fed7 	bl	8004efc <SDMMC_GetResponse>
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800314e:	2104      	movs	r1, #4
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8003150:	6720      	str	r0, [r4, #112]	; 0x70
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8003152:	6820      	ldr	r0, [r4, #0]
 8003154:	f001 fed2 	bl	8004efc <SDMMC_GetResponse>
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8003158:	2108      	movs	r1, #8
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800315a:	6760      	str	r0, [r4, #116]	; 0x74
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800315c:	6820      	ldr	r0, [r4, #0]
 800315e:	f001 fecd 	bl	8004efc <SDMMC_GetResponse>
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8003162:	210c      	movs	r1, #12
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8003164:	67a0      	str	r0, [r4, #120]	; 0x78
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8003166:	6820      	ldr	r0, [r4, #0]
 8003168:	f001 fec8 	bl	8004efc <SDMMC_GetResponse>
 800316c:	67e0      	str	r0, [r4, #124]	; 0x7c
  if(hsd->SdCard.CardType != CARD_SECURED)
 800316e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003170:	2b03      	cmp	r3, #3
 8003172:	d129      	bne.n	80031c8 <HAL_SD_InitCard+0x230>
  if(hsd->SdCard.CardType != CARD_SECURED)
 8003174:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003176:	2b03      	cmp	r3, #3
 8003178:	d133      	bne.n	80031e2 <HAL_SD_InitCard+0x24a>
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800317a:	2104      	movs	r1, #4
 800317c:	6820      	ldr	r0, [r4, #0]
 800317e:	f001 febd 	bl	8004efc <SDMMC_GetResponse>
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8003182:	a90d      	add	r1, sp, #52	; 0x34
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 8003184:	0d00      	lsrs	r0, r0, #20
 8003186:	6460      	str	r0, [r4, #68]	; 0x44
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8003188:	4620      	mov	r0, r4
 800318a:	f7ff fe4f 	bl	8002e2c <HAL_SD_GetCardCSD>
 800318e:	4605      	mov	r5, r0
 8003190:	2800      	cmp	r0, #0
 8003192:	d144      	bne.n	800321e <HAL_SD_InitCard+0x286>
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8003194:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8003196:	4603      	mov	r3, r0
 8003198:	6820      	ldr	r0, [r4, #0]
 800319a:	0412      	lsls	r2, r2, #16
 800319c:	f001 ff6c 	bl	8005078 <SDMMC_CmdSelDesel>
  if(errorstate != HAL_SD_ERROR_NONE)
 80031a0:	b9c8      	cbnz	r0, 80031d6 <HAL_SD_InitCard+0x23e>
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80031a2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80031a6:	6820      	ldr	r0, [r4, #0]
 80031a8:	f001 febe 	bl	8004f28 <SDMMC_CmdBlockLength>
  if(errorstate != HAL_SD_ERROR_NONE)
 80031ac:	b140      	cbz	r0, 80031c0 <HAL_SD_InitCard+0x228>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80031ae:	6823      	ldr	r3, [r4, #0]
    hsd->State = HAL_SD_STATE_READY;
 80031b0:	2501      	movs	r5, #1
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80031b2:	4a1d      	ldr	r2, [pc, #116]	; (8003228 <HAL_SD_InitCard+0x290>)
 80031b4:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 80031b6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80031b8:	4318      	orrs	r0, r3
 80031ba:	63a0      	str	r0, [r4, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80031bc:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
}
 80031c0:	4628      	mov	r0, r5
 80031c2:	b018      	add	sp, #96	; 0x60
 80031c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 80031c8:	f10d 0116 	add.w	r1, sp, #22
 80031cc:	6820      	ldr	r0, [r4, #0]
 80031ce:	f002 f84b 	bl	8005268 <SDMMC_CmdSetRelAdd>
    if(errorstate != HAL_SD_ERROR_NONE)
 80031d2:	2800      	cmp	r0, #0
 80031d4:	d0ce      	beq.n	8003174 <HAL_SD_InitCard+0x1dc>
    hsd->State = HAL_SD_STATE_READY;
 80031d6:	2501      	movs	r5, #1
 80031d8:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80031dc:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80031de:	4308      	orrs	r0, r1
 80031e0:	e721      	b.n	8003026 <HAL_SD_InitCard+0x8e>
    hsd->SdCard.RelCardAdd = sd_rca;
 80031e2:	f8bd 1016 	ldrh.w	r1, [sp, #22]
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80031e6:	6820      	ldr	r0, [r4, #0]
    hsd->SdCard.RelCardAdd = sd_rca;
 80031e8:	64a1      	str	r1, [r4, #72]	; 0x48
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80031ea:	0409      	lsls	r1, r1, #16
 80031ec:	f002 f826 	bl	800523c <SDMMC_CmdSendCSD>
    if(errorstate != HAL_SD_ERROR_NONE)
 80031f0:	2800      	cmp	r0, #0
 80031f2:	d1f0      	bne.n	80031d6 <HAL_SD_InitCard+0x23e>
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80031f4:	4601      	mov	r1, r0
 80031f6:	6820      	ldr	r0, [r4, #0]
 80031f8:	f001 fe80 	bl	8004efc <SDMMC_GetResponse>
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 80031fc:	2104      	movs	r1, #4
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80031fe:	6620      	str	r0, [r4, #96]	; 0x60
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8003200:	6820      	ldr	r0, [r4, #0]
 8003202:	f001 fe7b 	bl	8004efc <SDMMC_GetResponse>
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8003206:	2108      	movs	r1, #8
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8003208:	6660      	str	r0, [r4, #100]	; 0x64
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800320a:	6820      	ldr	r0, [r4, #0]
 800320c:	f001 fe76 	bl	8004efc <SDMMC_GetResponse>
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8003210:	210c      	movs	r1, #12
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8003212:	66a0      	str	r0, [r4, #104]	; 0x68
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8003214:	6820      	ldr	r0, [r4, #0]
 8003216:	f001 fe71 	bl	8004efc <SDMMC_GetResponse>
 800321a:	66e0      	str	r0, [r4, #108]	; 0x6c
 800321c:	e7ad      	b.n	800317a <HAL_SD_InitCard+0x1e2>
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800321e:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8003222:	e7d8      	b.n	80031d6 <HAL_SD_InitCard+0x23e>
 8003224:	00012110 	.word	0x00012110
 8003228:	1fe00fff 	.word	0x1fe00fff
 800322c:	c1100000 	.word	0xc1100000

08003230 <HAL_SD_GetCardStatus>:
{
 8003230:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003234:	4604      	mov	r4, r0
 8003236:	b096      	sub	sp, #88	; 0x58
 8003238:	460e      	mov	r6, r1
  uint32_t tickstart = HAL_GetTick();
 800323a:	f7fd fa3d 	bl	80006b8 <HAL_GetTick>
  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800323e:	2100      	movs	r1, #0
  uint32_t tickstart = HAL_GetTick();
 8003240:	4680      	mov	r8, r0
  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8003242:	6820      	ldr	r0, [r4, #0]
 8003244:	f001 fe5a 	bl	8004efc <SDMMC_GetResponse>
 8003248:	0183      	lsls	r3, r0, #6
 800324a:	f100 80a3 	bmi.w	8003394 <HAL_SD_GetCardStatus+0x164>
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 800324e:	2140      	movs	r1, #64	; 0x40
 8003250:	6820      	ldr	r0, [r4, #0]
 8003252:	f001 fe69 	bl	8004f28 <SDMMC_CmdBlockLength>
  if(errorstate != HAL_SD_ERROR_NONE)
 8003256:	b158      	cbz	r0, 8003270 <HAL_SD_GetCardStatus+0x40>
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8003258:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800325a:	63a3      	str	r3, [r4, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800325c:	6823      	ldr	r3, [r4, #0]
    hsd->State = HAL_SD_STATE_READY;
 800325e:	2501      	movs	r5, #1
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8003260:	4a51      	ldr	r2, [pc, #324]	; (80033a8 <HAL_SD_GetCardStatus+0x178>)
 8003262:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8003264:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003266:	4318      	orrs	r0, r3
 8003268:	63a0      	str	r0, [r4, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800326a:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
 800326e:	e060      	b.n	8003332 <HAL_SD_GetCardStatus+0x102>
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8003270:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8003272:	6820      	ldr	r0, [r4, #0]
 8003274:	0409      	lsls	r1, r1, #16
 8003276:	f001 ff83 	bl	8005180 <SDMMC_CmdAppCommand>
  if(errorstate != HAL_SD_ERROR_NONE)
 800327a:	2800      	cmp	r0, #0
 800327c:	d1ec      	bne.n	8003258 <HAL_SD_GetCardStatus+0x28>
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800327e:	f04f 33ff 	mov.w	r3, #4294967295
 8003282:	f04f 0e02 	mov.w	lr, #2
 8003286:	2540      	movs	r5, #64	; 0x40
 8003288:	2760      	movs	r7, #96	; 0x60
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800328a:	9004      	str	r0, [sp, #16]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800328c:	4669      	mov	r1, sp
 800328e:	6820      	ldr	r0, [r4, #0]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8003290:	e88d 40a8 	stmia.w	sp, {r3, r5, r7, lr}
  config.DPSM          = SDMMC_DPSM_ENABLE;
 8003294:	2301      	movs	r3, #1
 8003296:	9305      	str	r3, [sp, #20]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 8003298:	f001 fe33 	bl	8004f02 <SDMMC_ConfigData>
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 800329c:	6820      	ldr	r0, [r4, #0]
 800329e:	f002 f850 	bl	8005342 <SDMMC_CmdStatusRegister>
  if(errorstate != HAL_SD_ERROR_NONE)
 80032a2:	2800      	cmp	r0, #0
 80032a4:	d1d8      	bne.n	8003258 <HAL_SD_GetCardStatus+0x28>
 80032a6:	af06      	add	r7, sp, #24
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 80032a8:	6823      	ldr	r3, [r4, #0]
 80032aa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80032ac:	f412 7f95 	tst.w	r2, #298	; 0x12a
 80032b0:	d050      	beq.n	8003354 <HAL_SD_GetCardStatus+0x124>
  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 80032b2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80032b4:	0711      	lsls	r1, r2, #28
 80032b6:	d470      	bmi.n	800339a <HAL_SD_GetCardStatus+0x16a>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 80032b8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80032ba:	0792      	lsls	r2, r2, #30
 80032bc:	d46f      	bmi.n	800339e <HAL_SD_GetCardStatus+0x16e>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 80032be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80032c0:	069b      	lsls	r3, r3, #26
 80032c2:	d46e      	bmi.n	80033a2 <HAL_SD_GetCardStatus+0x172>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 80032c4:	6820      	ldr	r0, [r4, #0]
 80032c6:	6b45      	ldr	r5, [r0, #52]	; 0x34
 80032c8:	f415 5580 	ands.w	r5, r5, #4096	; 0x1000
 80032cc:	d157      	bne.n	800337e <HAL_SD_GetCardStatus+0x14e>
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 80032ce:	9a06      	ldr	r2, [sp, #24]
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 80032d0:	4b36      	ldr	r3, [pc, #216]	; (80033ac <HAL_SD_GetCardStatus+0x17c>)
 80032d2:	6383      	str	r3, [r0, #56]	; 0x38
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 80032d4:	f3c2 1381 	ubfx	r3, r2, #6, #2
 80032d8:	7033      	strb	r3, [r6, #0]
    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 80032da:	f3c2 1340 	ubfx	r3, r2, #5, #1
 80032de:	7073      	strb	r3, [r6, #1]
    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 80032e0:	0a13      	lsrs	r3, r2, #8
 80032e2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80032e6:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80032ea:	b29b      	uxth	r3, r3
 80032ec:	8073      	strh	r3, [r6, #2]
 80032ee:	9b07      	ldr	r3, [sp, #28]
 80032f0:	ba1b      	rev	r3, r3
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 80032f2:	6073      	str	r3, [r6, #4]
    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 80032f4:	9b08      	ldr	r3, [sp, #32]
 80032f6:	b2da      	uxtb	r2, r3
 80032f8:	7232      	strb	r2, [r6, #8]
    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 80032fa:	f3c3 2207 	ubfx	r2, r3, #8, #8
 80032fe:	7272      	strb	r2, [r6, #9]
    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 8003300:	f3c3 5203 	ubfx	r2, r3, #20, #4
    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 8003304:	0c1b      	lsrs	r3, r3, #16
    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 8003306:	72b2      	strb	r2, [r6, #10]
    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 8003308:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800330a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800330e:	b2d1      	uxtb	r1, r2
 8003310:	430b      	orrs	r3, r1
 8003312:	81b3      	strh	r3, [r6, #12]
    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 8003314:	f3c2 2385 	ubfx	r3, r2, #10, #6
 8003318:	73b3      	strb	r3, [r6, #14]
    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 800331a:	f3c2 2301 	ubfx	r3, r2, #8, #2
 800331e:	73f3      	strb	r3, [r6, #15]
    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 8003320:	f3c2 1303 	ubfx	r3, r2, #4, #4
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 8003324:	f002 020f 	and.w	r2, r2, #15
    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 8003328:	7433      	strb	r3, [r6, #16]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 800332a:	f89d 302b 	ldrb.w	r3, [sp, #43]	; 0x2b
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 800332e:	7472      	strb	r2, [r6, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 8003330:	74b3      	strb	r3, [r6, #18]
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8003332:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003336:	6820      	ldr	r0, [r4, #0]
 8003338:	f001 fdf6 	bl	8004f28 <SDMMC_CmdBlockLength>
  if(errorstate != HAL_SD_ERROR_NONE)
 800333c:	b130      	cbz	r0, 800334c <HAL_SD_GetCardStatus+0x11c>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800333e:	6823      	ldr	r3, [r4, #0]
    hsd->State = HAL_SD_STATE_READY;
 8003340:	2501      	movs	r5, #1
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8003342:	4a19      	ldr	r2, [pc, #100]	; (80033a8 <HAL_SD_GetCardStatus+0x178>)
 8003344:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode = errorstate;
 8003346:	63a0      	str	r0, [r4, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8003348:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
}
 800334c:	4628      	mov	r0, r5
 800334e:	b016      	add	sp, #88	; 0x58
 8003350:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 8003354:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003356:	0418      	lsls	r0, r3, #16
 8003358:	d508      	bpl.n	800336c <HAL_SD_GetCardStatus+0x13c>
 800335a:	f107 0520 	add.w	r5, r7, #32
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 800335e:	6820      	ldr	r0, [r4, #0]
 8003360:	f001 fda6 	bl	8004eb0 <SDMMC_ReadFIFO>
 8003364:	f847 0b04 	str.w	r0, [r7], #4
      for(count = 0U; count < 8U; count++)
 8003368:	42af      	cmp	r7, r5
 800336a:	d1f8      	bne.n	800335e <HAL_SD_GetCardStatus+0x12e>
    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800336c:	f7fd f9a4 	bl	80006b8 <HAL_GetTick>
 8003370:	eba0 0008 	sub.w	r0, r0, r8
 8003374:	3001      	adds	r0, #1
 8003376:	d197      	bne.n	80032a8 <HAL_SD_GetCardStatus+0x78>
      return HAL_SD_ERROR_TIMEOUT;
 8003378:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 800337c:	e76e      	b.n	800325c <HAL_SD_GetCardStatus+0x2c>
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 800337e:	f001 fd97 	bl	8004eb0 <SDMMC_ReadFIFO>
 8003382:	f847 0b04 	str.w	r0, [r7], #4
    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8003386:	f7fd f997 	bl	80006b8 <HAL_GetTick>
 800338a:	eba0 0008 	sub.w	r0, r0, r8
 800338e:	3001      	adds	r0, #1
 8003390:	d198      	bne.n	80032c4 <HAL_SD_GetCardStatus+0x94>
 8003392:	e7f1      	b.n	8003378 <HAL_SD_GetCardStatus+0x148>
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8003394:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8003398:	e760      	b.n	800325c <HAL_SD_GetCardStatus+0x2c>
    return HAL_SD_ERROR_DATA_TIMEOUT;
 800339a:	2008      	movs	r0, #8
 800339c:	e75e      	b.n	800325c <HAL_SD_GetCardStatus+0x2c>
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800339e:	2002      	movs	r0, #2
 80033a0:	e75c      	b.n	800325c <HAL_SD_GetCardStatus+0x2c>
    return HAL_SD_ERROR_RX_OVERRUN;
 80033a2:	2020      	movs	r0, #32
 80033a4:	e75a      	b.n	800325c <HAL_SD_GetCardStatus+0x2c>
 80033a6:	bf00      	nop
 80033a8:	1fe00fff 	.word	0x1fe00fff
 80033ac:	18000f3a 	.word	0x18000f3a

080033b0 <HAL_SD_GetCardInfo>:
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 80033b0:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 80033b2:	600b      	str	r3, [r1, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 80033b4:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80033b6:	604b      	str	r3, [r1, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 80033b8:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80033ba:	608b      	str	r3, [r1, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 80033bc:	6c83      	ldr	r3, [r0, #72]	; 0x48
 80033be:	60cb      	str	r3, [r1, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 80033c0:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 80033c2:	610b      	str	r3, [r1, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 80033c4:	6d03      	ldr	r3, [r0, #80]	; 0x50
 80033c6:	614b      	str	r3, [r1, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 80033c8:	6d43      	ldr	r3, [r0, #84]	; 0x54
 80033ca:	618b      	str	r3, [r1, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 80033cc:	6d83      	ldr	r3, [r0, #88]	; 0x58
}
 80033ce:	2000      	movs	r0, #0
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 80033d0:	61cb      	str	r3, [r1, #28]
}
 80033d2:	4770      	bx	lr

080033d4 <HAL_SD_ConfigWideBusOperation>:
  hsd->State = HAL_SD_STATE_BUSY;
 80033d4:	2303      	movs	r3, #3
{
 80033d6:	b530      	push	{r4, r5, lr}
  hsd->State = HAL_SD_STATE_BUSY;
 80033d8:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
{
 80033dc:	b08b      	sub	sp, #44	; 0x2c
  if(hsd->SdCard.CardType != CARD_SECURED)
 80033de:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
{
 80033e0:	4604      	mov	r4, r0
 80033e2:	460d      	mov	r5, r1
  if(hsd->SdCard.CardType != CARD_SECURED)
 80033e4:	2b03      	cmp	r3, #3
 80033e6:	d002      	beq.n	80033ee <HAL_SD_ConfigWideBusOperation+0x1a>
    if(WideMode == SDMMC_BUS_WIDE_8B)
 80033e8:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 80033ec:	d103      	bne.n	80033f6 <HAL_SD_ConfigWideBusOperation+0x22>
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80033ee:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80033f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80033f4:	e065      	b.n	80034c2 <HAL_SD_ConfigWideBusOperation+0xee>
    else if(WideMode == SDMMC_BUS_WIDE_4B)
 80033f6:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
 80033fa:	d13c      	bne.n	8003476 <HAL_SD_ConfigWideBusOperation+0xa2>
  uint32_t scr[2U] = {0UL, 0UL};
 80033fc:	2100      	movs	r1, #0
  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80033fe:	6800      	ldr	r0, [r0, #0]
  uint32_t scr[2U] = {0UL, 0UL};
 8003400:	9104      	str	r1, [sp, #16]
 8003402:	9105      	str	r1, [sp, #20]
  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8003404:	f001 fd7a 	bl	8004efc <SDMMC_GetResponse>
 8003408:	0180      	lsls	r0, r0, #6
 800340a:	d42e      	bmi.n	800346a <HAL_SD_ConfigWideBusOperation+0x96>
  errorstate = SD_FindSCR(hsd, scr);
 800340c:	a904      	add	r1, sp, #16
 800340e:	4620      	mov	r0, r4
 8003410:	f7ff faf6 	bl	8002a00 <SD_FindSCR>
  if(errorstate != HAL_SD_ERROR_NONE)
 8003414:	b960      	cbnz	r0, 8003430 <HAL_SD_ConfigWideBusOperation+0x5c>
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8003416:	9b05      	ldr	r3, [sp, #20]
 8003418:	0359      	lsls	r1, r3, #13
 800341a:	d529      	bpl.n	8003470 <HAL_SD_ConfigWideBusOperation+0x9c>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800341c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800341e:	6820      	ldr	r0, [r4, #0]
 8003420:	0409      	lsls	r1, r1, #16
 8003422:	f001 fead 	bl	8005180 <SDMMC_CmdAppCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 8003426:	b918      	cbnz	r0, 8003430 <HAL_SD_ConfigWideBusOperation+0x5c>
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8003428:	2102      	movs	r1, #2
 800342a:	6820      	ldr	r0, [r4, #0]
 800342c:	f001 ffbb 	bl	80053a6 <SDMMC_CmdBusWidth>
      hsd->ErrorCode |= errorstate;
 8003430:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003432:	4318      	orrs	r0, r3
      hsd->ErrorCode |= errorstate;
 8003434:	63a0      	str	r0, [r4, #56]	; 0x38
  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8003436:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003438:	2b00      	cmp	r3, #0
 800343a:	d044      	beq.n	80034c6 <HAL_SD_ConfigWideBusOperation+0xf2>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800343c:	6823      	ldr	r3, [r4, #0]
    status = HAL_ERROR;
 800343e:	2501      	movs	r5, #1
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8003440:	4a31      	ldr	r2, [pc, #196]	; (8003508 <HAL_SD_ConfigWideBusOperation+0x134>)
 8003442:	639a      	str	r2, [r3, #56]	; 0x38
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8003444:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003448:	6820      	ldr	r0, [r4, #0]
 800344a:	f001 fd6d 	bl	8004f28 <SDMMC_CmdBlockLength>
  if(errorstate != HAL_SD_ERROR_NONE)
 800344e:	b130      	cbz	r0, 800345e <HAL_SD_ConfigWideBusOperation+0x8a>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8003450:	6823      	ldr	r3, [r4, #0]
    status = HAL_ERROR;
 8003452:	2501      	movs	r5, #1
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8003454:	4a2c      	ldr	r2, [pc, #176]	; (8003508 <HAL_SD_ConfigWideBusOperation+0x134>)
 8003456:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8003458:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800345a:	4318      	orrs	r0, r3
 800345c:	63a0      	str	r0, [r4, #56]	; 0x38
  hsd->State = HAL_SD_STATE_READY;
 800345e:	2301      	movs	r3, #1
}
 8003460:	4628      	mov	r0, r5
  hsd->State = HAL_SD_STATE_READY;
 8003462:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
}
 8003466:	b00b      	add	sp, #44	; 0x2c
 8003468:	bd30      	pop	{r4, r5, pc}
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800346a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800346e:	e7df      	b.n	8003430 <HAL_SD_ConfigWideBusOperation+0x5c>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8003470:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8003474:	e7dc      	b.n	8003430 <HAL_SD_ConfigWideBusOperation+0x5c>
    else if(WideMode == SDMMC_BUS_WIDE_1B)
 8003476:	bb09      	cbnz	r1, 80034bc <HAL_SD_ConfigWideBusOperation+0xe8>
  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8003478:	6800      	ldr	r0, [r0, #0]
  uint32_t scr[2U] = {0UL, 0UL};
 800347a:	9104      	str	r1, [sp, #16]
 800347c:	9105      	str	r1, [sp, #20]
  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800347e:	f001 fd3d 	bl	8004efc <SDMMC_GetResponse>
 8003482:	0182      	lsls	r2, r0, #6
 8003484:	d414      	bmi.n	80034b0 <HAL_SD_ConfigWideBusOperation+0xdc>
  errorstate = SD_FindSCR(hsd, scr);
 8003486:	a904      	add	r1, sp, #16
 8003488:	4620      	mov	r0, r4
 800348a:	f7ff fab9 	bl	8002a00 <SD_FindSCR>
  if(errorstate != HAL_SD_ERROR_NONE)
 800348e:	b960      	cbnz	r0, 80034aa <HAL_SD_ConfigWideBusOperation+0xd6>
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8003490:	9b05      	ldr	r3, [sp, #20]
 8003492:	03db      	lsls	r3, r3, #15
 8003494:	d50f      	bpl.n	80034b6 <HAL_SD_ConfigWideBusOperation+0xe2>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8003496:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8003498:	6820      	ldr	r0, [r4, #0]
 800349a:	0409      	lsls	r1, r1, #16
 800349c:	f001 fe70 	bl	8005180 <SDMMC_CmdAppCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 80034a0:	b918      	cbnz	r0, 80034aa <HAL_SD_ConfigWideBusOperation+0xd6>
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 80034a2:	4601      	mov	r1, r0
 80034a4:	6820      	ldr	r0, [r4, #0]
 80034a6:	f001 ff7e 	bl	80053a6 <SDMMC_CmdBusWidth>
      hsd->ErrorCode |= errorstate;
 80034aa:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80034ac:	4308      	orrs	r0, r1
 80034ae:	e7c1      	b.n	8003434 <HAL_SD_ConfigWideBusOperation+0x60>
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80034b0:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80034b4:	e7f9      	b.n	80034aa <HAL_SD_ConfigWideBusOperation+0xd6>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80034b6:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 80034ba:	e7f6      	b.n	80034aa <HAL_SD_ConfigWideBusOperation+0xd6>
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80034bc:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80034be:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80034c2:	63a3      	str	r3, [r4, #56]	; 0x38
 80034c4:	e7b7      	b.n	8003436 <HAL_SD_ConfigWideBusOperation+0x62>
    Init.ClockEdge           = hsd->Init.ClockEdge;
 80034c6:	6863      	ldr	r3, [r4, #4]
    Init.BusWide             = WideMode;
 80034c8:	9506      	str	r5, [sp, #24]
    Init.ClockEdge           = hsd->Init.ClockEdge;
 80034ca:	9304      	str	r3, [sp, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 80034cc:	68a3      	ldr	r3, [r4, #8]
 80034ce:	9305      	str	r3, [sp, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 80034d0:	6923      	ldr	r3, [r4, #16]
 80034d2:	9307      	str	r3, [sp, #28]
    if(hsd->Init.ClockDiv >= SDMMC_NSpeed_CLK_DIV)
 80034d4:	6963      	ldr	r3, [r4, #20]
 80034d6:	2b03      	cmp	r3, #3
 80034d8:	d90c      	bls.n	80034f4 <HAL_SD_ConfigWideBusOperation+0x120>
      Init.ClockDiv = SDMMC_NSpeed_CLK_DIV;
 80034da:	9308      	str	r3, [sp, #32]
    (void)SDMMC_Init(hsd->Instance, Init);
 80034dc:	ab0a      	add	r3, sp, #40	; 0x28
  HAL_StatusTypeDef status = HAL_OK;
 80034de:	2500      	movs	r5, #0
    (void)SDMMC_Init(hsd->Instance, Init);
 80034e0:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 80034e4:	ab04      	add	r3, sp, #16
 80034e6:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 80034ea:	6820      	ldr	r0, [r4, #0]
 80034ec:	cb0e      	ldmia	r3, {r1, r2, r3}
 80034ee:	f001 fcc5 	bl	8004e7c <SDMMC_Init>
 80034f2:	e7a7      	b.n	8003444 <HAL_SD_ConfigWideBusOperation+0x70>
    else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 80034f4:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80034f6:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 80034fa:	d0ee      	beq.n	80034da <HAL_SD_ConfigWideBusOperation+0x106>
    else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 80034fc:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
      Init.ClockDiv = SDMMC_HSpeed_CLK_DIV;
 8003500:	bf0c      	ite	eq
 8003502:	2302      	moveq	r3, #2
      Init.ClockDiv = SDMMC_NSpeed_CLK_DIV;
 8003504:	2304      	movne	r3, #4
 8003506:	e7e8      	b.n	80034da <HAL_SD_ConfigWideBusOperation+0x106>
 8003508:	1fe00fff 	.word	0x1fe00fff

0800350c <HAL_SD_GetCardState>:
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800350c:	6c81      	ldr	r1, [r0, #72]	; 0x48
{
 800350e:	b510      	push	{r4, lr}
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8003510:	0409      	lsls	r1, r1, #16
{
 8003512:	4604      	mov	r4, r0
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8003514:	6800      	ldr	r0, [r0, #0]
 8003516:	f001 fefb 	bl	8005310 <SDMMC_CmdSendStatus>
  if(errorstate != HAL_SD_ERROR_NONE)
 800351a:	4601      	mov	r1, r0
 800351c:	b928      	cbnz	r0, 800352a <HAL_SD_GetCardState+0x1e>
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800351e:	6820      	ldr	r0, [r4, #0]
 8003520:	f001 fcec 	bl	8004efc <SDMMC_GetResponse>
  cardstate = ((resp1 >> 9U) & 0x0FU);
 8003524:	f3c0 2043 	ubfx	r0, r0, #9, #4
}
 8003528:	bd10      	pop	{r4, pc}
    hsd->ErrorCode |= errorstate;
 800352a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  uint32_t resp1 = 0;
 800352c:	2000      	movs	r0, #0
    hsd->ErrorCode |= errorstate;
 800352e:	4319      	orrs	r1, r3
 8003530:	63a1      	str	r1, [r4, #56]	; 0x38
 8003532:	e7f7      	b.n	8003524 <HAL_SD_GetCardState+0x18>

08003534 <HAL_SD_Init>:
{
 8003534:	b570      	push	{r4, r5, r6, lr}
  if(hsd == NULL)
 8003536:	4604      	mov	r4, r0
{
 8003538:	b086      	sub	sp, #24
  if(hsd == NULL)
 800353a:	b918      	cbnz	r0, 8003544 <HAL_SD_Init+0x10>
    return HAL_ERROR;
 800353c:	2501      	movs	r5, #1
}
 800353e:	4628      	mov	r0, r5
 8003540:	b006      	add	sp, #24
 8003542:	bd70      	pop	{r4, r5, r6, pc}
  if(hsd->State == HAL_SD_STATE_RESET)
 8003544:	f890 3034 	ldrb.w	r3, [r0, #52]	; 0x34
 8003548:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800354c:	b93b      	cbnz	r3, 800355e <HAL_SD_Init+0x2a>
    if (hsd->Init.TranceiverPresent == SDMMC_TRANSCEIVER_UNKNOWN)
 800354e:	6983      	ldr	r3, [r0, #24]
    hsd->Lock = HAL_UNLOCKED;
 8003550:	7702      	strb	r2, [r0, #28]
    if (hsd->Init.TranceiverPresent == SDMMC_TRANSCEIVER_UNKNOWN)
 8003552:	b90b      	cbnz	r3, 8003558 <HAL_SD_Init+0x24>
      hsd->Init.TranceiverPresent = SDMMC_TRANSCEIVER_PRESENT;
 8003554:	2302      	movs	r3, #2
 8003556:	6183      	str	r3, [r0, #24]
    HAL_SD_MspInit(hsd);
 8003558:	4620      	mov	r0, r4
 800355a:	f003 fc77 	bl	8006e4c <HAL_SD_MspInit>
  hsd->State = HAL_SD_STATE_BUSY;
 800355e:	2303      	movs	r3, #3
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8003560:	4620      	mov	r0, r4
  hsd->State = HAL_SD_STATE_BUSY;
 8003562:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8003566:	f7ff fd17 	bl	8002f98 <HAL_SD_InitCard>
 800356a:	2800      	cmp	r0, #0
 800356c:	d1e6      	bne.n	800353c <HAL_SD_Init+0x8>
  if( HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 800356e:	a901      	add	r1, sp, #4
 8003570:	4620      	mov	r0, r4
 8003572:	f7ff fe5d 	bl	8003230 <HAL_SD_GetCardStatus>
 8003576:	2800      	cmp	r0, #0
 8003578:	d1e0      	bne.n	800353c <HAL_SD_Init+0x8>
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 800357a:	6be1      	ldr	r1, [r4, #60]	; 0x3c
  speedgrade = CardStatus.UhsSpeedGrade;
 800357c:	f89d 2014 	ldrb.w	r2, [sp, #20]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 8003580:	2901      	cmp	r1, #1
  unitsize = CardStatus.UhsAllocationUnitSize;
 8003582:	f89d 3015 	ldrb.w	r3, [sp, #21]
  speedgrade = CardStatus.UhsSpeedGrade;
 8003586:	b2d2      	uxtb	r2, r2
  unitsize = CardStatus.UhsAllocationUnitSize;
 8003588:	b2db      	uxtb	r3, r3
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 800358a:	d11d      	bne.n	80035c8 <HAL_SD_Init+0x94>
 800358c:	b902      	cbnz	r2, 8003590 <HAL_SD_Init+0x5c>
 800358e:	b1c3      	cbz	r3, 80035c2 <HAL_SD_Init+0x8e>
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 8003590:	f44f 7300 	mov.w	r3, #512	; 0x200
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 8003594:	65e3      	str	r3, [r4, #92]	; 0x5c
  if(HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 8003596:	68e1      	ldr	r1, [r4, #12]
 8003598:	4620      	mov	r0, r4
 800359a:	f7ff ff1b 	bl	80033d4 <HAL_SD_ConfigWideBusOperation>
 800359e:	4605      	mov	r5, r0
 80035a0:	2800      	cmp	r0, #0
 80035a2:	d1cb      	bne.n	800353c <HAL_SD_Init+0x8>
  tickstart = HAL_GetTick();
 80035a4:	f7fd f888 	bl	80006b8 <HAL_GetTick>
 80035a8:	4606      	mov	r6, r0
  while((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 80035aa:	4620      	mov	r0, r4
 80035ac:	f7ff ffae 	bl	800350c <HAL_SD_GetCardState>
 80035b0:	2804      	cmp	r0, #4
 80035b2:	d10b      	bne.n	80035cc <HAL_SD_Init+0x98>
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80035b4:	2300      	movs	r3, #0
 80035b6:	63a3      	str	r3, [r4, #56]	; 0x38
  hsd->Context = SD_CONTEXT_NONE;
 80035b8:	6323      	str	r3, [r4, #48]	; 0x30
  hsd->State = HAL_SD_STATE_READY;
 80035ba:	2301      	movs	r3, #1
 80035bc:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  return HAL_OK;
 80035c0:	e7bd      	b.n	800353e <HAL_SD_Init+0xa>
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 80035c2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80035c6:	e7e5      	b.n	8003594 <HAL_SD_Init+0x60>
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
 80035c8:	65e0      	str	r0, [r4, #92]	; 0x5c
 80035ca:	e7e4      	b.n	8003596 <HAL_SD_Init+0x62>
    if((HAL_GetTick()-tickstart) >=  SDMMC_DATATIMEOUT)
 80035cc:	f7fd f874 	bl	80006b8 <HAL_GetTick>
 80035d0:	1b80      	subs	r0, r0, r6
 80035d2:	3001      	adds	r0, #1
 80035d4:	d1e9      	bne.n	80035aa <HAL_SD_Init+0x76>
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 80035d6:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
      return HAL_TIMEOUT;
 80035da:	2503      	movs	r5, #3
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 80035dc:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State= HAL_SD_STATE_READY;
 80035de:	2301      	movs	r3, #1
 80035e0:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      return HAL_TIMEOUT;
 80035e4:	e7ab      	b.n	800353e <HAL_SD_Init+0xa>

080035e6 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>:
 80035e6:	4770      	bx	lr

080035e8 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>:
 80035e8:	4770      	bx	lr

080035ea <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>:
 80035ea:	4770      	bx	lr

080035ec <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>:
  * @brief Write DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuf1CpltCallback(SD_HandleTypeDef *hsd)
{
 80035ec:	4770      	bx	lr
	...

080035f0 <HAL_SD_IRQHandler>:
{
 80035f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint32_t context = hsd->Context;
 80035f2:	6b05      	ldr	r5, [r0, #48]	; 0x30
{
 80035f4:	4604      	mov	r4, r0
  if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80035f6:	6800      	ldr	r0, [r0, #0]
 80035f8:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80035fa:	0419      	lsls	r1, r3, #16
 80035fc:	d520      	bpl.n	8003640 <HAL_SD_IRQHandler+0x50>
 80035fe:	072a      	lsls	r2, r5, #28
 8003600:	d51e      	bpl.n	8003640 <HAL_SD_IRQHandler+0x50>
  if (hsd->RxXferSize >= 32U)
 8003602:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8003604:	2b1f      	cmp	r3, #31
 8003606:	d919      	bls.n	800363c <HAL_SD_IRQHandler+0x4c>
  tmp = hsd->pRxBuffPtr;
 8003608:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800360a:	1d35      	adds	r5, r6, #4
 800360c:	f106 0724 	add.w	r7, r6, #36	; 0x24
      data = SDMMC_ReadFIFO(hsd->Instance);
 8003610:	6820      	ldr	r0, [r4, #0]
 8003612:	3504      	adds	r5, #4
 8003614:	f001 fc4c 	bl	8004eb0 <SDMMC_ReadFIFO>
      *tmp = (uint8_t)(data & 0xFFU);
 8003618:	f805 0c08 	strb.w	r0, [r5, #-8]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800361c:	0a03      	lsrs	r3, r0, #8
 800361e:	f805 3c07 	strb.w	r3, [r5, #-7]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8003622:	0c03      	lsrs	r3, r0, #16
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8003624:	0e00      	lsrs	r0, r0, #24
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8003626:	f805 3c06 	strb.w	r3, [r5, #-6]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800362a:	f805 0c05 	strb.w	r0, [r5, #-5]
    for(count = 0U; count < 8U; count++)
 800362e:	42af      	cmp	r7, r5
 8003630:	d1ee      	bne.n	8003610 <HAL_SD_IRQHandler+0x20>
    hsd->RxXferSize -= 32U;
 8003632:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    hsd->pRxBuffPtr = tmp;
 8003634:	3620      	adds	r6, #32
    hsd->RxXferSize -= 32U;
 8003636:	3b20      	subs	r3, #32
    hsd->pRxBuffPtr = tmp;
 8003638:	62a6      	str	r6, [r4, #40]	; 0x28
    hsd->RxXferSize -= 32U;
 800363a:	62e3      	str	r3, [r4, #44]	; 0x2c
}
 800363c:	b003      	add	sp, #12
 800363e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 8003640:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003642:	05db      	lsls	r3, r3, #23
 8003644:	d553      	bpl.n	80036ee <HAL_SD_IRQHandler+0xfe>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 8003646:	f44f 7380 	mov.w	r3, #256	; 0x100
 800364a:	6383      	str	r3, [r0, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT |\
 800364c:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800364e:	f423 4341 	bic.w	r3, r3, #49408	; 0xc100
 8003652:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 8003656:	63c3      	str	r3, [r0, #60]	; 0x3c
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 8003658:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800365a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800365e:	63c3      	str	r3, [r0, #60]	; 0x3c
    __SDMMC_CMDTRANS_DISABLE( hsd->Instance);
 8003660:	68c3      	ldr	r3, [r0, #12]
 8003662:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003666:	60c3      	str	r3, [r0, #12]
    if((context & SD_CONTEXT_IT) != 0U)
 8003668:	f015 0308 	ands.w	r3, r5, #8
 800366c:	d01f      	beq.n	80036ae <HAL_SD_IRQHandler+0xbe>
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800366e:	f015 0f22 	tst.w	r5, #34	; 0x22
 8003672:	d008      	beq.n	8003686 <HAL_SD_IRQHandler+0x96>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8003674:	f001 fcd6 	bl	8005024 <SDMMC_CmdStopTransfer>
        if(errorstate != HAL_SD_ERROR_NONE)
 8003678:	b128      	cbz	r0, 8003686 <HAL_SD_IRQHandler+0x96>
          hsd->ErrorCode |= errorstate;
 800367a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800367c:	4318      	orrs	r0, r3
 800367e:	63a0      	str	r0, [r4, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8003680:	4620      	mov	r0, r4
 8003682:	f7ff fbd1 	bl	8002e28 <HAL_SD_ErrorCallback>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8003686:	6823      	ldr	r3, [r4, #0]
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8003688:	07af      	lsls	r7, r5, #30
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800368a:	4a6a      	ldr	r2, [pc, #424]	; (8003834 <HAL_SD_IRQHandler+0x244>)
 800368c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800368e:	f04f 0301 	mov.w	r3, #1
 8003692:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003696:	f04f 0300 	mov.w	r3, #0
 800369a:	6323      	str	r3, [r4, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800369c:	d003      	beq.n	80036a6 <HAL_SD_IRQHandler+0xb6>
        HAL_SD_RxCpltCallback(hsd);
 800369e:	4620      	mov	r0, r4
 80036a0:	f003 f87e 	bl	80067a0 <HAL_SD_RxCpltCallback>
 80036a4:	e7ca      	b.n	800363c <HAL_SD_IRQHandler+0x4c>
        HAL_SD_TxCpltCallback(hsd);
 80036a6:	4620      	mov	r0, r4
 80036a8:	f003 f875 	bl	8006796 <HAL_SD_TxCpltCallback>
 80036ac:	e7c6      	b.n	800363c <HAL_SD_IRQHandler+0x4c>
    else if((context & SD_CONTEXT_DMA) != 0U)
 80036ae:	062e      	lsls	r6, r5, #24
 80036b0:	d5c4      	bpl.n	800363c <HAL_SD_IRQHandler+0x4c>
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80036b2:	f015 0f22 	tst.w	r5, #34	; 0x22
      hsd->Instance->DLEN = 0;
 80036b6:	6283      	str	r3, [r0, #40]	; 0x28
      hsd->Instance->DCTRL = 0;
 80036b8:	62c3      	str	r3, [r0, #44]	; 0x2c
      hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 80036ba:	6503      	str	r3, [r0, #80]	; 0x50
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80036bc:	d008      	beq.n	80036d0 <HAL_SD_IRQHandler+0xe0>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80036be:	f001 fcb1 	bl	8005024 <SDMMC_CmdStopTransfer>
        if(errorstate != HAL_SD_ERROR_NONE)
 80036c2:	b128      	cbz	r0, 80036d0 <HAL_SD_IRQHandler+0xe0>
          hsd->ErrorCode |= errorstate;
 80036c4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80036c6:	4318      	orrs	r0, r3
 80036c8:	63a0      	str	r0, [r4, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 80036ca:	4620      	mov	r0, r4
 80036cc:	f7ff fbac 	bl	8002e28 <HAL_SD_ErrorCallback>
      hsd->State = HAL_SD_STATE_READY;
 80036d0:	2301      	movs	r3, #1
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80036d2:	f015 0f30 	tst.w	r5, #48	; 0x30
      hsd->State = HAL_SD_STATE_READY;
 80036d6:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80036da:	f04f 0300 	mov.w	r3, #0
 80036de:	6323      	str	r3, [r4, #48]	; 0x30
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80036e0:	d002      	beq.n	80036e8 <HAL_SD_IRQHandler+0xf8>
        HAL_SD_TxCpltCallback(hsd);
 80036e2:	4620      	mov	r0, r4
 80036e4:	f003 f857 	bl	8006796 <HAL_SD_TxCpltCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 80036e8:	07a8      	lsls	r0, r5, #30
 80036ea:	d0a7      	beq.n	800363c <HAL_SD_IRQHandler+0x4c>
 80036ec:	e7d7      	b.n	800369e <HAL_SD_IRQHandler+0xae>
  else if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80036ee:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80036f0:	0459      	lsls	r1, r3, #17
 80036f2:	d527      	bpl.n	8003744 <HAL_SD_IRQHandler+0x154>
 80036f4:	072a      	lsls	r2, r5, #28
 80036f6:	d525      	bpl.n	8003744 <HAL_SD_IRQHandler+0x154>
  if (hsd->TxXferSize >= 32U)
 80036f8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80036fa:	2b1f      	cmp	r3, #31
 80036fc:	d99e      	bls.n	800363c <HAL_SD_IRQHandler+0x4c>
  tmp = hsd->pTxBuffPtr;
 80036fe:	6a26      	ldr	r6, [r4, #32]
 8003700:	1d35      	adds	r5, r6, #4
 8003702:	f106 0724 	add.w	r7, r6, #36	; 0x24
      data = (uint32_t)(*tmp);
 8003706:	f815 3c04 	ldrb.w	r3, [r5, #-4]
 800370a:	3504      	adds	r5, #4
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 800370c:	a901      	add	r1, sp, #4
 800370e:	6820      	ldr	r0, [r4, #0]
      data = (uint32_t)(*tmp);
 8003710:	9301      	str	r3, [sp, #4]
      data |= ((uint32_t)(*tmp) << 8U);
 8003712:	f815 2c07 	ldrb.w	r2, [r5, #-7]
 8003716:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800371a:	9301      	str	r3, [sp, #4]
      data |= ((uint32_t)(*tmp) << 16U);
 800371c:	f815 2c06 	ldrb.w	r2, [r5, #-6]
 8003720:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003724:	9301      	str	r3, [sp, #4]
      data |= ((uint32_t)(*tmp) << 24U);
 8003726:	f815 2c05 	ldrb.w	r2, [r5, #-5]
 800372a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800372e:	9301      	str	r3, [sp, #4]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 8003730:	f001 fbc1 	bl	8004eb6 <SDMMC_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8003734:	42af      	cmp	r7, r5
 8003736:	d1e6      	bne.n	8003706 <HAL_SD_IRQHandler+0x116>
    hsd->TxXferSize -= 32U;
 8003738:	6a63      	ldr	r3, [r4, #36]	; 0x24
    hsd->pTxBuffPtr = tmp;
 800373a:	3620      	adds	r6, #32
    hsd->TxXferSize -= 32U;
 800373c:	3b20      	subs	r3, #32
    hsd->pTxBuffPtr = tmp;
 800373e:	6226      	str	r6, [r4, #32]
    hsd->TxXferSize -= 32U;
 8003740:	6263      	str	r3, [r4, #36]	; 0x24
 8003742:	e77b      	b.n	800363c <HAL_SD_IRQHandler+0x4c>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR | SDMMC_FLAG_TXUNDERR) != RESET)
 8003744:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003746:	f013 0f3a 	tst.w	r3, #58	; 0x3a
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DCRCFAIL) != RESET)
 800374a:	6b43      	ldr	r3, [r0, #52]	; 0x34
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR | SDMMC_FLAG_TXUNDERR) != RESET)
 800374c:	d056      	beq.n	80037fc <HAL_SD_IRQHandler+0x20c>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DCRCFAIL) != RESET)
 800374e:	079b      	lsls	r3, r3, #30
 8003750:	d503      	bpl.n	800375a <HAL_SD_IRQHandler+0x16a>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8003752:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003754:	f043 0302 	orr.w	r3, r3, #2
 8003758:	63a3      	str	r3, [r4, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DTIMEOUT) != RESET)
 800375a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800375c:	071f      	lsls	r7, r3, #28
 800375e:	d503      	bpl.n	8003768 <HAL_SD_IRQHandler+0x178>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8003760:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003762:	f043 0308 	orr.w	r3, r3, #8
 8003766:	63a3      	str	r3, [r4, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_RXOVERR) != RESET)
 8003768:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800376a:	069e      	lsls	r6, r3, #26
 800376c:	d503      	bpl.n	8003776 <HAL_SD_IRQHandler+0x186>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800376e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003770:	f043 0320 	orr.w	r3, r3, #32
 8003774:	63a3      	str	r3, [r4, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_TXUNDERR) != RESET)
 8003776:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003778:	06d9      	lsls	r1, r3, #27
 800377a:	d503      	bpl.n	8003784 <HAL_SD_IRQHandler+0x194>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800377c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800377e:	f043 0310 	orr.w	r3, r3, #16
 8003782:	63a3      	str	r3, [r4, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8003784:	4b2b      	ldr	r3, [pc, #172]	; (8003834 <HAL_SD_IRQHandler+0x244>)
 8003786:	6383      	str	r3, [r0, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 8003788:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800378a:	f423 739d 	bic.w	r3, r3, #314	; 0x13a
 800378e:	63c3      	str	r3, [r0, #60]	; 0x3c
    __SDMMC_CMDTRANS_DISABLE( hsd->Instance);
 8003790:	68c3      	ldr	r3, [r0, #12]
 8003792:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003796:	60c3      	str	r3, [r0, #12]
    hsd->Instance->DCTRL |= SDMMC_DCTRL_FIFORST;
 8003798:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800379a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800379e:	62c3      	str	r3, [r0, #44]	; 0x2c
    hsd->Instance->CMD |= SDMMC_CMD_CMDSTOP;
 80037a0:	68c3      	ldr	r3, [r0, #12]
 80037a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80037a6:	60c3      	str	r3, [r0, #12]
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80037a8:	f001 fc3c 	bl	8005024 <SDMMC_CmdStopTransfer>
 80037ac:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 80037ae:	f015 0108 	ands.w	r1, r5, #8
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80037b2:	ea40 0003 	orr.w	r0, r0, r3
    hsd->Instance->CMD &= ~(SDMMC_CMD_CMDSTOP);
 80037b6:	6823      	ldr	r3, [r4, #0]
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80037b8:	63a0      	str	r0, [r4, #56]	; 0x38
    hsd->Instance->CMD &= ~(SDMMC_CMD_CMDSTOP);
 80037ba:	68da      	ldr	r2, [r3, #12]
 80037bc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80037c0:	60da      	str	r2, [r3, #12]
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DABORT);
 80037c2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80037c6:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 80037c8:	d008      	beq.n	80037dc <HAL_SD_IRQHandler+0x1ec>
      hsd->State = HAL_SD_STATE_READY;
 80037ca:	2301      	movs	r3, #1
 80037cc:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80037d0:	2300      	movs	r3, #0
 80037d2:	6323      	str	r3, [r4, #48]	; 0x30
        HAL_SD_ErrorCallback(hsd);
 80037d4:	4620      	mov	r0, r4
 80037d6:	f7ff fb27 	bl	8002e28 <HAL_SD_ErrorCallback>
 80037da:	e72f      	b.n	800363c <HAL_SD_IRQHandler+0x4c>
    else if((context & SD_CONTEXT_DMA) != 0U)
 80037dc:	062a      	lsls	r2, r5, #24
 80037de:	f57f af2d 	bpl.w	800363c <HAL_SD_IRQHandler+0x4c>
      if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 80037e2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80037e4:	2a00      	cmp	r2, #0
 80037e6:	f43f af29 	beq.w	800363c <HAL_SD_IRQHandler+0x4c>
        __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 80037ea:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80037ec:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 80037f0:	63da      	str	r2, [r3, #60]	; 0x3c
        hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 80037f2:	6519      	str	r1, [r3, #80]	; 0x50
        hsd->State = HAL_SD_STATE_READY;
 80037f4:	2301      	movs	r3, #1
 80037f6:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
 80037fa:	e7eb      	b.n	80037d4 <HAL_SD_IRQHandler+0x1e4>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_IDMABTC) != RESET)
 80037fc:	00db      	lsls	r3, r3, #3
 80037fe:	f57f af1d 	bpl.w	800363c <HAL_SD_IRQHandler+0x4c>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_IDMABTC);
 8003802:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8003806:	f005 0520 	and.w	r5, r5, #32
 800380a:	6383      	str	r3, [r0, #56]	; 0x38
    if(READ_BIT(hsd->Instance->IDMACTRL, SDMMC_IDMA_IDMABACT) == 0U)
 800380c:	6d03      	ldr	r3, [r0, #80]	; 0x50
        HAL_SDEx_Write_DMADoubleBuf1CpltCallback(hsd);
 800380e:	4620      	mov	r0, r4
    if(READ_BIT(hsd->Instance->IDMACTRL, SDMMC_IDMA_IDMABACT) == 0U)
 8003810:	f013 0f04 	tst.w	r3, #4
 8003814:	d106      	bne.n	8003824 <HAL_SD_IRQHandler+0x234>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8003816:	b115      	cbz	r5, 800381e <HAL_SD_IRQHandler+0x22e>
        HAL_SDEx_Write_DMADoubleBuf1CpltCallback(hsd);
 8003818:	f7ff fee8 	bl	80035ec <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>
 800381c:	e70e      	b.n	800363c <HAL_SD_IRQHandler+0x4c>
        HAL_SDEx_Read_DMADoubleBuf1CpltCallback(hsd);
 800381e:	f7ff fee3 	bl	80035e8 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>
 8003822:	e70b      	b.n	800363c <HAL_SD_IRQHandler+0x4c>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8003824:	b115      	cbz	r5, 800382c <HAL_SD_IRQHandler+0x23c>
        HAL_SDEx_Write_DMADoubleBuf0CpltCallback(hsd);
 8003826:	f7ff fee0 	bl	80035ea <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>
 800382a:	e707      	b.n	800363c <HAL_SD_IRQHandler+0x4c>
        HAL_SDEx_Read_DMADoubleBuf0CpltCallback(hsd);
 800382c:	f7ff fedb 	bl	80035e6 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>
}
 8003830:	e704      	b.n	800363c <HAL_SD_IRQHandler+0x4c>
 8003832:	bf00      	nop
 8003834:	18000f3a 	.word	0x18000f3a

08003838 <UART_SetConfig>:
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8003838:	6803      	ldr	r3, [r0, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800383a:	69c2      	ldr	r2, [r0, #28]
 800383c:	6881      	ldr	r1, [r0, #8]
{
 800383e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003842:	4605      	mov	r5, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003844:	6900      	ldr	r0, [r0, #16]
  tmpreg |= (uint32_t)huart->FifoMode;
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003846:	681c      	ldr	r4, [r3, #0]
{
 8003848:	b087      	sub	sp, #28
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800384a:	4301      	orrs	r1, r0
 800384c:	6968      	ldr	r0, [r5, #20]
 800384e:	4301      	orrs	r1, r0
  tmpreg |= (uint32_t)huart->FifoMode;
 8003850:	6e68      	ldr	r0, [r5, #100]	; 0x64
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003852:	4311      	orrs	r1, r2
  tmpreg |= (uint32_t)huart->FifoMode;
 8003854:	4301      	orrs	r1, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003856:	48bb      	ldr	r0, [pc, #748]	; (8003b44 <UART_SetConfig+0x30c>)
 8003858:	4020      	ands	r0, r4
 800385a:	4301      	orrs	r1, r0

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800385c:	68e8      	ldr	r0, [r5, #12]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800385e:	6019      	str	r1, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003860:	6859      	ldr	r1, [r3, #4]
 8003862:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
 8003866:	4301      	orrs	r1, r0
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003868:	69a8      	ldr	r0, [r5, #24]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800386a:	6059      	str	r1, [r3, #4]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800386c:	49b6      	ldr	r1, [pc, #728]	; (8003b48 <UART_SetConfig+0x310>)
 800386e:	428b      	cmp	r3, r1
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003870:	bf1c      	itt	ne
 8003872:	6a29      	ldrne	r1, [r5, #32]
 8003874:	4308      	orrne	r0, r1
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003876:	6899      	ldr	r1, [r3, #8]
 8003878:	f021 416e 	bic.w	r1, r1, #3992977408	; 0xee000000
 800387c:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
 8003880:	4301      	orrs	r1, r0

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003882:	6a68      	ldr	r0, [r5, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003884:	6099      	str	r1, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003886:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003888:	f021 010f 	bic.w	r1, r1, #15
 800388c:	4301      	orrs	r1, r0
 800388e:	62d9      	str	r1, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003890:	49ae      	ldr	r1, [pc, #696]	; (8003b4c <UART_SetConfig+0x314>)
 8003892:	428b      	cmp	r3, r1
 8003894:	d11d      	bne.n	80038d2 <UART_SetConfig+0x9a>
 8003896:	4bae      	ldr	r3, [pc, #696]	; (8003b50 <UART_SetConfig+0x318>)
 8003898:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800389a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800389e:	2b28      	cmp	r3, #40	; 0x28
 80038a0:	f200 875e 	bhi.w	8004760 <UART_SetConfig+0xf28>
 80038a4:	49ab      	ldr	r1, [pc, #684]	; (8003b54 <UART_SetConfig+0x31c>)
 80038a6:	5ccc      	ldrb	r4, [r1, r3]
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80038a8:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 80038ac:	f040 875f 	bne.w	800476e <UART_SetConfig+0xf36>
  {
    switch (clocksource)
 80038b0:	2c08      	cmp	r4, #8
 80038b2:	f000 84de 	beq.w	8004272 <UART_SetConfig+0xa3a>
 80038b6:	f200 83ba 	bhi.w	800402e <UART_SetConfig+0x7f6>
 80038ba:	2c01      	cmp	r4, #1
 80038bc:	f000 8432 	beq.w	8004124 <UART_SetConfig+0x8ec>
 80038c0:	f0c0 83f4 	bcc.w	80040ac <UART_SetConfig+0x874>
 80038c4:	2c04      	cmp	r4, #4
 80038c6:	f000 84af 	beq.w	8004228 <UART_SetConfig+0x9f0>
        break;
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
        break;
      default:
        ret = HAL_ERROR;
 80038ca:	2201      	movs	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 80038cc:	2300      	movs	r3, #0
 80038ce:	f000 bc50 	b.w	8004172 <UART_SetConfig+0x93a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80038d2:	49a1      	ldr	r1, [pc, #644]	; (8003b58 <UART_SetConfig+0x320>)
 80038d4:	428b      	cmp	r3, r1
 80038d6:	d108      	bne.n	80038ea <UART_SetConfig+0xb2>
 80038d8:	4b9d      	ldr	r3, [pc, #628]	; (8003b50 <UART_SetConfig+0x318>)
 80038da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038dc:	f003 0307 	and.w	r3, r3, #7
 80038e0:	2b05      	cmp	r3, #5
 80038e2:	f200 873a 	bhi.w	800475a <UART_SetConfig+0xf22>
 80038e6:	499d      	ldr	r1, [pc, #628]	; (8003b5c <UART_SetConfig+0x324>)
 80038e8:	e7dd      	b.n	80038a6 <UART_SetConfig+0x6e>
 80038ea:	499d      	ldr	r1, [pc, #628]	; (8003b60 <UART_SetConfig+0x328>)
 80038ec:	428b      	cmp	r3, r1
 80038ee:	d108      	bne.n	8003902 <UART_SetConfig+0xca>
 80038f0:	4b97      	ldr	r3, [pc, #604]	; (8003b50 <UART_SetConfig+0x318>)
 80038f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038f4:	f003 0307 	and.w	r3, r3, #7
 80038f8:	2b05      	cmp	r3, #5
 80038fa:	f200 872e 	bhi.w	800475a <UART_SetConfig+0xf22>
 80038fe:	4999      	ldr	r1, [pc, #612]	; (8003b64 <UART_SetConfig+0x32c>)
 8003900:	e7d1      	b.n	80038a6 <UART_SetConfig+0x6e>
 8003902:	4999      	ldr	r1, [pc, #612]	; (8003b68 <UART_SetConfig+0x330>)
 8003904:	428b      	cmp	r3, r1
 8003906:	d108      	bne.n	800391a <UART_SetConfig+0xe2>
 8003908:	4b91      	ldr	r3, [pc, #580]	; (8003b50 <UART_SetConfig+0x318>)
 800390a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800390c:	f003 0307 	and.w	r3, r3, #7
 8003910:	2b05      	cmp	r3, #5
 8003912:	f200 8722 	bhi.w	800475a <UART_SetConfig+0xf22>
 8003916:	4995      	ldr	r1, [pc, #596]	; (8003b6c <UART_SetConfig+0x334>)
 8003918:	e7c5      	b.n	80038a6 <UART_SetConfig+0x6e>
 800391a:	4995      	ldr	r1, [pc, #596]	; (8003b70 <UART_SetConfig+0x338>)
 800391c:	428b      	cmp	r3, r1
 800391e:	d108      	bne.n	8003932 <UART_SetConfig+0xfa>
 8003920:	4b8b      	ldr	r3, [pc, #556]	; (8003b50 <UART_SetConfig+0x318>)
 8003922:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003924:	f003 0307 	and.w	r3, r3, #7
 8003928:	2b05      	cmp	r3, #5
 800392a:	f200 8716 	bhi.w	800475a <UART_SetConfig+0xf22>
 800392e:	4991      	ldr	r1, [pc, #580]	; (8003b74 <UART_SetConfig+0x33c>)
 8003930:	e7b9      	b.n	80038a6 <UART_SetConfig+0x6e>
 8003932:	4991      	ldr	r1, [pc, #580]	; (8003b78 <UART_SetConfig+0x340>)
 8003934:	428b      	cmp	r3, r1
 8003936:	d108      	bne.n	800394a <UART_SetConfig+0x112>
 8003938:	4b85      	ldr	r3, [pc, #532]	; (8003b50 <UART_SetConfig+0x318>)
 800393a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800393c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003940:	2b28      	cmp	r3, #40	; 0x28
 8003942:	f200 870a 	bhi.w	800475a <UART_SetConfig+0xf22>
 8003946:	498d      	ldr	r1, [pc, #564]	; (8003b7c <UART_SetConfig+0x344>)
 8003948:	e7ad      	b.n	80038a6 <UART_SetConfig+0x6e>
 800394a:	498d      	ldr	r1, [pc, #564]	; (8003b80 <UART_SetConfig+0x348>)
 800394c:	428b      	cmp	r3, r1
 800394e:	d108      	bne.n	8003962 <UART_SetConfig+0x12a>
 8003950:	4b7f      	ldr	r3, [pc, #508]	; (8003b50 <UART_SetConfig+0x318>)
 8003952:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003954:	f003 0307 	and.w	r3, r3, #7
 8003958:	2b05      	cmp	r3, #5
 800395a:	f200 86fe 	bhi.w	800475a <UART_SetConfig+0xf22>
 800395e:	4989      	ldr	r1, [pc, #548]	; (8003b84 <UART_SetConfig+0x34c>)
 8003960:	e7a1      	b.n	80038a6 <UART_SetConfig+0x6e>
 8003962:	4989      	ldr	r1, [pc, #548]	; (8003b88 <UART_SetConfig+0x350>)
 8003964:	428b      	cmp	r3, r1
 8003966:	d108      	bne.n	800397a <UART_SetConfig+0x142>
 8003968:	4b79      	ldr	r3, [pc, #484]	; (8003b50 <UART_SetConfig+0x318>)
 800396a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800396c:	f003 0307 	and.w	r3, r3, #7
 8003970:	2b05      	cmp	r3, #5
 8003972:	f200 86f2 	bhi.w	800475a <UART_SetConfig+0xf22>
 8003976:	4985      	ldr	r1, [pc, #532]	; (8003b8c <UART_SetConfig+0x354>)
 8003978:	e795      	b.n	80038a6 <UART_SetConfig+0x6e>
 800397a:	4973      	ldr	r1, [pc, #460]	; (8003b48 <UART_SetConfig+0x310>)
 800397c:	428b      	cmp	r3, r1
 800397e:	f040 86ec 	bne.w	800475a <UART_SetConfig+0xf22>
 8003982:	4b73      	ldr	r3, [pc, #460]	; (8003b50 <UART_SetConfig+0x318>)
 8003984:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003986:	f003 0307 	and.w	r3, r3, #7
 800398a:	2b05      	cmp	r3, #5
 800398c:	d901      	bls.n	8003992 <UART_SetConfig+0x15a>
        ret = HAL_ERROR;
 800398e:	2201      	movs	r2, #1
 8003990:	e0a6      	b.n	8003ae0 <UART_SetConfig+0x2a8>
 8003992:	4a7f      	ldr	r2, [pc, #508]	; (8003b90 <UART_SetConfig+0x358>)
 8003994:	5cd4      	ldrb	r4, [r2, r3]
    switch (clocksource)
 8003996:	2c08      	cmp	r4, #8
 8003998:	f000 80c8 	beq.w	8003b2c <UART_SetConfig+0x2f4>
 800399c:	d82f      	bhi.n	80039fe <UART_SetConfig+0x1c6>
 800399e:	2c02      	cmp	r4, #2
 80039a0:	d07d      	beq.n	8003a9e <UART_SetConfig+0x266>
 80039a2:	2c04      	cmp	r4, #4
 80039a4:	d1f3      	bne.n	800398e <UART_SetConfig+0x156>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80039a6:	4668      	mov	r0, sp
 80039a8:	f7fe fd48 	bl	800243c <HAL_RCCEx_GetPLL2ClockFreq>
        lpuart_ker_ck_pres = (pll2_clocks.PLL2_Q_Frequency / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 80039ac:	9a01      	ldr	r2, [sp, #4]
        lpuart_ker_ck_pres = (pll3_clocks.PLL3_Q_Frequency / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 80039ae:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	f000 80c0 	beq.w	8003b36 <UART_SetConfig+0x2fe>
 80039b6:	2b01      	cmp	r3, #1
 80039b8:	f000 80bf 	beq.w	8003b3a <UART_SetConfig+0x302>
 80039bc:	2b02      	cmp	r3, #2
 80039be:	f000 80be 	beq.w	8003b3e <UART_SetConfig+0x306>
 80039c2:	2b03      	cmp	r3, #3
 80039c4:	f000 80e8 	beq.w	8003b98 <UART_SetConfig+0x360>
 80039c8:	2b04      	cmp	r3, #4
 80039ca:	f000 80ab 	beq.w	8003b24 <UART_SetConfig+0x2ec>
 80039ce:	2b05      	cmp	r3, #5
 80039d0:	f000 80e4 	beq.w	8003b9c <UART_SetConfig+0x364>
 80039d4:	2b06      	cmp	r3, #6
 80039d6:	f000 80e3 	beq.w	8003ba0 <UART_SetConfig+0x368>
 80039da:	2b07      	cmp	r3, #7
 80039dc:	f000 80e2 	beq.w	8003ba4 <UART_SetConfig+0x36c>
 80039e0:	2b08      	cmp	r3, #8
 80039e2:	f000 80e1 	beq.w	8003ba8 <UART_SetConfig+0x370>
 80039e6:	2b09      	cmp	r3, #9
 80039e8:	f000 80e0 	beq.w	8003bac <UART_SetConfig+0x374>
 80039ec:	2b0a      	cmp	r3, #10
 80039ee:	f000 80df 	beq.w	8003bb0 <UART_SetConfig+0x378>
 80039f2:	2b0b      	cmp	r3, #11
 80039f4:	bf14      	ite	ne
 80039f6:	2301      	movne	r3, #1
 80039f8:	f44f 7380 	moveq.w	r3, #256	; 0x100
 80039fc:	e093      	b.n	8003b26 <UART_SetConfig+0x2ee>
    switch (clocksource)
 80039fe:	2c20      	cmp	r4, #32
 8003a00:	f000 810a 	beq.w	8003c18 <UART_SetConfig+0x3e0>
 8003a04:	2c40      	cmp	r4, #64	; 0x40
 8003a06:	f000 8121 	beq.w	8003c4c <UART_SetConfig+0x414>
 8003a0a:	2c10      	cmp	r4, #16
 8003a0c:	d1bf      	bne.n	800398e <UART_SetConfig+0x156>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003a0e:	4b50      	ldr	r3, [pc, #320]	; (8003b50 <UART_SetConfig+0x318>)
 8003a10:	681a      	ldr	r2, [r3, #0]
 8003a12:	0692      	lsls	r2, r2, #26
 8003a14:	f140 80e4 	bpl.w	8003be0 <UART_SetConfig+0x3a8>
          lpuart_ker_ck_pres = ((uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U)) / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8003a18:	681a      	ldr	r2, [r3, #0]
 8003a1a:	4b5e      	ldr	r3, [pc, #376]	; (8003b94 <UART_SetConfig+0x35c>)
 8003a1c:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8003a20:	40d3      	lsrs	r3, r2
 8003a22:	2800      	cmp	r0, #0
 8003a24:	f000 80c6 	beq.w	8003bb4 <UART_SetConfig+0x37c>
 8003a28:	2801      	cmp	r0, #1
 8003a2a:	f000 80c5 	beq.w	8003bb8 <UART_SetConfig+0x380>
 8003a2e:	2802      	cmp	r0, #2
 8003a30:	f000 80c4 	beq.w	8003bbc <UART_SetConfig+0x384>
 8003a34:	2803      	cmp	r0, #3
 8003a36:	f000 80c3 	beq.w	8003bc0 <UART_SetConfig+0x388>
 8003a3a:	2804      	cmp	r0, #4
 8003a3c:	f000 80c2 	beq.w	8003bc4 <UART_SetConfig+0x38c>
 8003a40:	2805      	cmp	r0, #5
 8003a42:	f000 80c1 	beq.w	8003bc8 <UART_SetConfig+0x390>
 8003a46:	2806      	cmp	r0, #6
 8003a48:	f000 80c0 	beq.w	8003bcc <UART_SetConfig+0x394>
 8003a4c:	2807      	cmp	r0, #7
 8003a4e:	f000 80bf 	beq.w	8003bd0 <UART_SetConfig+0x398>
 8003a52:	2808      	cmp	r0, #8
 8003a54:	f000 80be 	beq.w	8003bd4 <UART_SetConfig+0x39c>
 8003a58:	2809      	cmp	r0, #9
 8003a5a:	f000 80bd 	beq.w	8003bd8 <UART_SetConfig+0x3a0>
 8003a5e:	280a      	cmp	r0, #10
 8003a60:	f000 80bc 	beq.w	8003bdc <UART_SetConfig+0x3a4>
 8003a64:	280b      	cmp	r0, #11
 8003a66:	bf14      	ite	ne
 8003a68:	2001      	movne	r0, #1
 8003a6a:	f44f 7080 	moveq.w	r0, #256	; 0x100
 8003a6e:	fbb3 f2f0 	udiv	r2, r3, r0
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003a72:	686e      	ldr	r6, [r5, #4]
 8003a74:	eb06 0346 	add.w	r3, r6, r6, lsl #1
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d888      	bhi.n	800398e <UART_SetConfig+0x156>
 8003a7c:	ebb2 3f06 	cmp.w	r2, r6, lsl #12
 8003a80:	d885      	bhi.n	800398e <UART_SetConfig+0x156>
        switch (clocksource)
 8003a82:	2c08      	cmp	r4, #8
 8003a84:	f000 81d2 	beq.w	8003e2c <UART_SetConfig+0x5f4>
 8003a88:	f200 8143 	bhi.w	8003d12 <UART_SetConfig+0x4da>
 8003a8c:	2c02      	cmp	r4, #2
 8003a8e:	f000 818d 	beq.w	8003dac <UART_SetConfig+0x574>
 8003a92:	2c04      	cmp	r4, #4
 8003a94:	f000 81c5 	beq.w	8003e22 <UART_SetConfig+0x5ea>
            ret = HAL_ERROR;
 8003a98:	2201      	movs	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 8003a9a:	2000      	movs	r0, #0
 8003a9c:	e1b8      	b.n	8003e10 <UART_SetConfig+0x5d8>
        lpuart_ker_ck_pres = (HAL_RCCEx_GetD3PCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8003a9e:	f7fe fcbb 	bl	8002418 <HAL_RCCEx_GetD3PCLK1Freq>
 8003aa2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8003aa4:	b343      	cbz	r3, 8003af8 <UART_SetConfig+0x2c0>
 8003aa6:	2b01      	cmp	r3, #1
 8003aa8:	d028      	beq.n	8003afc <UART_SetConfig+0x2c4>
 8003aaa:	2b02      	cmp	r3, #2
 8003aac:	d028      	beq.n	8003b00 <UART_SetConfig+0x2c8>
 8003aae:	2b03      	cmp	r3, #3
 8003ab0:	d028      	beq.n	8003b04 <UART_SetConfig+0x2cc>
 8003ab2:	2b04      	cmp	r3, #4
 8003ab4:	d028      	beq.n	8003b08 <UART_SetConfig+0x2d0>
 8003ab6:	2b05      	cmp	r3, #5
 8003ab8:	d028      	beq.n	8003b0c <UART_SetConfig+0x2d4>
 8003aba:	2b06      	cmp	r3, #6
 8003abc:	d028      	beq.n	8003b10 <UART_SetConfig+0x2d8>
 8003abe:	2b07      	cmp	r3, #7
 8003ac0:	d028      	beq.n	8003b14 <UART_SetConfig+0x2dc>
 8003ac2:	2b08      	cmp	r3, #8
 8003ac4:	d028      	beq.n	8003b18 <UART_SetConfig+0x2e0>
 8003ac6:	2b09      	cmp	r3, #9
 8003ac8:	d028      	beq.n	8003b1c <UART_SetConfig+0x2e4>
 8003aca:	2b0a      	cmp	r3, #10
 8003acc:	d028      	beq.n	8003b20 <UART_SetConfig+0x2e8>
 8003ace:	2b0b      	cmp	r3, #11
 8003ad0:	bf14      	ite	ne
 8003ad2:	2301      	movne	r3, #1
 8003ad4:	f44f 7380 	moveq.w	r3, #256	; 0x100
 8003ad8:	fbb0 f2f3 	udiv	r2, r0, r3
    if (lpuart_ker_ck_pres != 0U)
 8003adc:	2a00      	cmp	r2, #0
 8003ade:	d1c8      	bne.n	8003a72 <UART_SetConfig+0x23a>
      ret = HAL_ERROR;
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003ae0:	2301      	movs	r3, #1
  /* Clear ISR function pointers */
  huart->RxISR = NULL;
  huart->TxISR = NULL;

  return ret;
}
 8003ae2:	4610      	mov	r0, r2
  huart->NbTxDataToProcess = 1;
 8003ae4:	f8a5 306a 	strh.w	r3, [r5, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8003ae8:	f8a5 3068 	strh.w	r3, [r5, #104]	; 0x68
  huart->RxISR = NULL;
 8003aec:	2300      	movs	r3, #0
 8003aee:	66eb      	str	r3, [r5, #108]	; 0x6c
  huart->TxISR = NULL;
 8003af0:	672b      	str	r3, [r5, #112]	; 0x70
}
 8003af2:	b007      	add	sp, #28
 8003af4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        lpuart_ker_ck_pres = (HAL_RCCEx_GetD3PCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8003af8:	2301      	movs	r3, #1
 8003afa:	e7ed      	b.n	8003ad8 <UART_SetConfig+0x2a0>
 8003afc:	4623      	mov	r3, r4
 8003afe:	e7eb      	b.n	8003ad8 <UART_SetConfig+0x2a0>
 8003b00:	2304      	movs	r3, #4
 8003b02:	e7e9      	b.n	8003ad8 <UART_SetConfig+0x2a0>
 8003b04:	2306      	movs	r3, #6
 8003b06:	e7e7      	b.n	8003ad8 <UART_SetConfig+0x2a0>
 8003b08:	2308      	movs	r3, #8
 8003b0a:	e7e5      	b.n	8003ad8 <UART_SetConfig+0x2a0>
 8003b0c:	230a      	movs	r3, #10
 8003b0e:	e7e3      	b.n	8003ad8 <UART_SetConfig+0x2a0>
 8003b10:	230c      	movs	r3, #12
 8003b12:	e7e1      	b.n	8003ad8 <UART_SetConfig+0x2a0>
 8003b14:	2310      	movs	r3, #16
 8003b16:	e7df      	b.n	8003ad8 <UART_SetConfig+0x2a0>
 8003b18:	2320      	movs	r3, #32
 8003b1a:	e7dd      	b.n	8003ad8 <UART_SetConfig+0x2a0>
 8003b1c:	2340      	movs	r3, #64	; 0x40
 8003b1e:	e7db      	b.n	8003ad8 <UART_SetConfig+0x2a0>
 8003b20:	2380      	movs	r3, #128	; 0x80
 8003b22:	e7d9      	b.n	8003ad8 <UART_SetConfig+0x2a0>
        lpuart_ker_ck_pres = (pll2_clocks.PLL2_Q_Frequency / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8003b24:	2308      	movs	r3, #8
        lpuart_ker_ck_pres = (pll3_clocks.PLL3_Q_Frequency / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8003b26:	fbb2 f2f3 	udiv	r2, r2, r3
        break;
 8003b2a:	e7d7      	b.n	8003adc <UART_SetConfig+0x2a4>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8003b2c:	a803      	add	r0, sp, #12
 8003b2e:	f7fe fd2f 	bl	8002590 <HAL_RCCEx_GetPLL3ClockFreq>
        lpuart_ker_ck_pres = (pll3_clocks.PLL3_Q_Frequency / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8003b32:	9a04      	ldr	r2, [sp, #16]
 8003b34:	e73b      	b.n	80039ae <UART_SetConfig+0x176>
 8003b36:	2301      	movs	r3, #1
 8003b38:	e7f5      	b.n	8003b26 <UART_SetConfig+0x2ee>
 8003b3a:	2302      	movs	r3, #2
 8003b3c:	e7f3      	b.n	8003b26 <UART_SetConfig+0x2ee>
 8003b3e:	2304      	movs	r3, #4
 8003b40:	e7f1      	b.n	8003b26 <UART_SetConfig+0x2ee>
 8003b42:	bf00      	nop
 8003b44:	cfff69f3 	.word	0xcfff69f3
 8003b48:	58000c00 	.word	0x58000c00
 8003b4c:	40011000 	.word	0x40011000
 8003b50:	58024400 	.word	0x58024400
 8003b54:	08007158 	.word	0x08007158
 8003b58:	40004400 	.word	0x40004400
 8003b5c:	08007181 	.word	0x08007181
 8003b60:	40004800 	.word	0x40004800
 8003b64:	08007181 	.word	0x08007181
 8003b68:	40004c00 	.word	0x40004c00
 8003b6c:	08007181 	.word	0x08007181
 8003b70:	40005000 	.word	0x40005000
 8003b74:	08007181 	.word	0x08007181
 8003b78:	40011400 	.word	0x40011400
 8003b7c:	08007158 	.word	0x08007158
 8003b80:	40007800 	.word	0x40007800
 8003b84:	08007181 	.word	0x08007181
 8003b88:	40007c00 	.word	0x40007c00
 8003b8c:	08007181 	.word	0x08007181
 8003b90:	08007187 	.word	0x08007187
 8003b94:	03d09000 	.word	0x03d09000
 8003b98:	2306      	movs	r3, #6
 8003b9a:	e7c4      	b.n	8003b26 <UART_SetConfig+0x2ee>
 8003b9c:	230a      	movs	r3, #10
 8003b9e:	e7c2      	b.n	8003b26 <UART_SetConfig+0x2ee>
 8003ba0:	230c      	movs	r3, #12
 8003ba2:	e7c0      	b.n	8003b26 <UART_SetConfig+0x2ee>
 8003ba4:	2310      	movs	r3, #16
 8003ba6:	e7be      	b.n	8003b26 <UART_SetConfig+0x2ee>
 8003ba8:	2320      	movs	r3, #32
 8003baa:	e7bc      	b.n	8003b26 <UART_SetConfig+0x2ee>
 8003bac:	2340      	movs	r3, #64	; 0x40
 8003bae:	e7ba      	b.n	8003b26 <UART_SetConfig+0x2ee>
 8003bb0:	2380      	movs	r3, #128	; 0x80
 8003bb2:	e7b8      	b.n	8003b26 <UART_SetConfig+0x2ee>
          lpuart_ker_ck_pres = ((uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U)) / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8003bb4:	2001      	movs	r0, #1
 8003bb6:	e75a      	b.n	8003a6e <UART_SetConfig+0x236>
 8003bb8:	2002      	movs	r0, #2
 8003bba:	e758      	b.n	8003a6e <UART_SetConfig+0x236>
 8003bbc:	2004      	movs	r0, #4
 8003bbe:	e756      	b.n	8003a6e <UART_SetConfig+0x236>
 8003bc0:	2006      	movs	r0, #6
 8003bc2:	e754      	b.n	8003a6e <UART_SetConfig+0x236>
 8003bc4:	2008      	movs	r0, #8
 8003bc6:	e752      	b.n	8003a6e <UART_SetConfig+0x236>
 8003bc8:	200a      	movs	r0, #10
 8003bca:	e750      	b.n	8003a6e <UART_SetConfig+0x236>
 8003bcc:	200c      	movs	r0, #12
 8003bce:	e74e      	b.n	8003a6e <UART_SetConfig+0x236>
 8003bd0:	2010      	movs	r0, #16
 8003bd2:	e74c      	b.n	8003a6e <UART_SetConfig+0x236>
 8003bd4:	2020      	movs	r0, #32
 8003bd6:	e74a      	b.n	8003a6e <UART_SetConfig+0x236>
 8003bd8:	2040      	movs	r0, #64	; 0x40
 8003bda:	e748      	b.n	8003a6e <UART_SetConfig+0x236>
 8003bdc:	2080      	movs	r0, #128	; 0x80
 8003bde:	e746      	b.n	8003a6e <UART_SetConfig+0x236>
          lpuart_ker_ck_pres = ((uint32_t) HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8003be0:	2800      	cmp	r0, #0
 8003be2:	d04f      	beq.n	8003c84 <UART_SetConfig+0x44c>
 8003be4:	2801      	cmp	r0, #1
 8003be6:	d04f      	beq.n	8003c88 <UART_SetConfig+0x450>
 8003be8:	2802      	cmp	r0, #2
 8003bea:	d04f      	beq.n	8003c8c <UART_SetConfig+0x454>
 8003bec:	2803      	cmp	r0, #3
 8003bee:	d04f      	beq.n	8003c90 <UART_SetConfig+0x458>
 8003bf0:	2804      	cmp	r0, #4
 8003bf2:	d04f      	beq.n	8003c94 <UART_SetConfig+0x45c>
 8003bf4:	2805      	cmp	r0, #5
 8003bf6:	d04f      	beq.n	8003c98 <UART_SetConfig+0x460>
 8003bf8:	2806      	cmp	r0, #6
 8003bfa:	d04f      	beq.n	8003c9c <UART_SetConfig+0x464>
 8003bfc:	2807      	cmp	r0, #7
 8003bfe:	d04f      	beq.n	8003ca0 <UART_SetConfig+0x468>
 8003c00:	2808      	cmp	r0, #8
 8003c02:	d04f      	beq.n	8003ca4 <UART_SetConfig+0x46c>
 8003c04:	2809      	cmp	r0, #9
 8003c06:	d04f      	beq.n	8003ca8 <UART_SetConfig+0x470>
 8003c08:	280a      	cmp	r0, #10
 8003c0a:	d051      	beq.n	8003cb0 <UART_SetConfig+0x478>
 8003c0c:	4aad      	ldr	r2, [pc, #692]	; (8003ec4 <UART_SetConfig+0x68c>)
 8003c0e:	4bae      	ldr	r3, [pc, #696]	; (8003ec8 <UART_SetConfig+0x690>)
        lpuart_ker_ck_pres = ((uint32_t)CSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8003c10:	280b      	cmp	r0, #11
 8003c12:	bf18      	it	ne
 8003c14:	461a      	movne	r2, r3
 8003c16:	e72c      	b.n	8003a72 <UART_SetConfig+0x23a>
 8003c18:	2800      	cmp	r0, #0
 8003c1a:	d041      	beq.n	8003ca0 <UART_SetConfig+0x468>
 8003c1c:	2801      	cmp	r0, #1
 8003c1e:	d041      	beq.n	8003ca4 <UART_SetConfig+0x46c>
 8003c20:	2802      	cmp	r0, #2
 8003c22:	d041      	beq.n	8003ca8 <UART_SetConfig+0x470>
 8003c24:	2803      	cmp	r0, #3
 8003c26:	d041      	beq.n	8003cac <UART_SetConfig+0x474>
 8003c28:	2804      	cmp	r0, #4
 8003c2a:	d041      	beq.n	8003cb0 <UART_SetConfig+0x478>
 8003c2c:	2805      	cmp	r0, #5
 8003c2e:	d041      	beq.n	8003cb4 <UART_SetConfig+0x47c>
 8003c30:	2806      	cmp	r0, #6
 8003c32:	d041      	beq.n	8003cb8 <UART_SetConfig+0x480>
 8003c34:	2807      	cmp	r0, #7
 8003c36:	d041      	beq.n	8003cbc <UART_SetConfig+0x484>
 8003c38:	2808      	cmp	r0, #8
 8003c3a:	d041      	beq.n	8003cc0 <UART_SetConfig+0x488>
 8003c3c:	2809      	cmp	r0, #9
 8003c3e:	d041      	beq.n	8003cc4 <UART_SetConfig+0x48c>
 8003c40:	280a      	cmp	r0, #10
 8003c42:	d042      	beq.n	8003cca <UART_SetConfig+0x492>
 8003c44:	f643 5209 	movw	r2, #15625	; 0x3d09
 8003c48:	4ba0      	ldr	r3, [pc, #640]	; (8003ecc <UART_SetConfig+0x694>)
 8003c4a:	e7e1      	b.n	8003c10 <UART_SetConfig+0x3d8>
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8003c4c:	2800      	cmp	r0, #0
 8003c4e:	d03f      	beq.n	8003cd0 <UART_SetConfig+0x498>
 8003c50:	2801      	cmp	r0, #1
 8003c52:	d040      	beq.n	8003cd6 <UART_SetConfig+0x49e>
 8003c54:	2802      	cmp	r0, #2
 8003c56:	d041      	beq.n	8003cdc <UART_SetConfig+0x4a4>
 8003c58:	2803      	cmp	r0, #3
 8003c5a:	d042      	beq.n	8003ce2 <UART_SetConfig+0x4aa>
 8003c5c:	2804      	cmp	r0, #4
 8003c5e:	d043      	beq.n	8003ce8 <UART_SetConfig+0x4b0>
 8003c60:	2805      	cmp	r0, #5
 8003c62:	d044      	beq.n	8003cee <UART_SetConfig+0x4b6>
 8003c64:	2806      	cmp	r0, #6
 8003c66:	d045      	beq.n	8003cf4 <UART_SetConfig+0x4bc>
 8003c68:	2807      	cmp	r0, #7
 8003c6a:	d046      	beq.n	8003cfa <UART_SetConfig+0x4c2>
 8003c6c:	2808      	cmp	r0, #8
 8003c6e:	d047      	beq.n	8003d00 <UART_SetConfig+0x4c8>
 8003c70:	2809      	cmp	r0, #9
 8003c72:	d048      	beq.n	8003d06 <UART_SetConfig+0x4ce>
 8003c74:	280a      	cmp	r0, #10
 8003c76:	d049      	beq.n	8003d0c <UART_SetConfig+0x4d4>
 8003c78:	280b      	cmp	r0, #11
 8003c7a:	bf0c      	ite	eq
 8003c7c:	2280      	moveq	r2, #128	; 0x80
 8003c7e:	f44f 4200 	movne.w	r2, #32768	; 0x8000
 8003c82:	e6f6      	b.n	8003a72 <UART_SetConfig+0x23a>
          lpuart_ker_ck_pres = ((uint32_t) HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8003c84:	4a90      	ldr	r2, [pc, #576]	; (8003ec8 <UART_SetConfig+0x690>)
 8003c86:	e6f4      	b.n	8003a72 <UART_SetConfig+0x23a>
 8003c88:	4a91      	ldr	r2, [pc, #580]	; (8003ed0 <UART_SetConfig+0x698>)
 8003c8a:	e6f2      	b.n	8003a72 <UART_SetConfig+0x23a>
 8003c8c:	4a91      	ldr	r2, [pc, #580]	; (8003ed4 <UART_SetConfig+0x69c>)
 8003c8e:	e6f0      	b.n	8003a72 <UART_SetConfig+0x23a>
 8003c90:	4a91      	ldr	r2, [pc, #580]	; (8003ed8 <UART_SetConfig+0x6a0>)
 8003c92:	e6ee      	b.n	8003a72 <UART_SetConfig+0x23a>
 8003c94:	4a91      	ldr	r2, [pc, #580]	; (8003edc <UART_SetConfig+0x6a4>)
 8003c96:	e6ec      	b.n	8003a72 <UART_SetConfig+0x23a>
 8003c98:	4a91      	ldr	r2, [pc, #580]	; (8003ee0 <UART_SetConfig+0x6a8>)
 8003c9a:	e6ea      	b.n	8003a72 <UART_SetConfig+0x23a>
 8003c9c:	4a91      	ldr	r2, [pc, #580]	; (8003ee4 <UART_SetConfig+0x6ac>)
 8003c9e:	e6e8      	b.n	8003a72 <UART_SetConfig+0x23a>
        lpuart_ker_ck_pres = ((uint32_t)CSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8003ca0:	4a8a      	ldr	r2, [pc, #552]	; (8003ecc <UART_SetConfig+0x694>)
 8003ca2:	e6e6      	b.n	8003a72 <UART_SetConfig+0x23a>
          lpuart_ker_ck_pres = ((uint32_t) HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8003ca4:	4a90      	ldr	r2, [pc, #576]	; (8003ee8 <UART_SetConfig+0x6b0>)
 8003ca6:	e6e4      	b.n	8003a72 <UART_SetConfig+0x23a>
 8003ca8:	4a90      	ldr	r2, [pc, #576]	; (8003eec <UART_SetConfig+0x6b4>)
 8003caa:	e6e2      	b.n	8003a72 <UART_SetConfig+0x23a>
        lpuart_ker_ck_pres = ((uint32_t)CSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8003cac:	4a90      	ldr	r2, [pc, #576]	; (8003ef0 <UART_SetConfig+0x6b8>)
 8003cae:	e6e0      	b.n	8003a72 <UART_SetConfig+0x23a>
          lpuart_ker_ck_pres = ((uint32_t) HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8003cb0:	4a90      	ldr	r2, [pc, #576]	; (8003ef4 <UART_SetConfig+0x6bc>)
 8003cb2:	e6de      	b.n	8003a72 <UART_SetConfig+0x23a>
        lpuart_ker_ck_pres = ((uint32_t)CSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8003cb4:	4a90      	ldr	r2, [pc, #576]	; (8003ef8 <UART_SetConfig+0x6c0>)
 8003cb6:	e6dc      	b.n	8003a72 <UART_SetConfig+0x23a>
 8003cb8:	4a90      	ldr	r2, [pc, #576]	; (8003efc <UART_SetConfig+0x6c4>)
 8003cba:	e6da      	b.n	8003a72 <UART_SetConfig+0x23a>
          lpuart_ker_ck_pres = ((uint32_t) HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8003cbc:	4a81      	ldr	r2, [pc, #516]	; (8003ec4 <UART_SetConfig+0x68c>)
 8003cbe:	e6d8      	b.n	8003a72 <UART_SetConfig+0x23a>
        lpuart_ker_ck_pres = ((uint32_t)CSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8003cc0:	4a8f      	ldr	r2, [pc, #572]	; (8003f00 <UART_SetConfig+0x6c8>)
 8003cc2:	e6d6      	b.n	8003a72 <UART_SetConfig+0x23a>
 8003cc4:	f24f 4224 	movw	r2, #62500	; 0xf424
 8003cc8:	e6d3      	b.n	8003a72 <UART_SetConfig+0x23a>
 8003cca:	f647 2212 	movw	r2, #31250	; 0x7a12
 8003cce:	e6d0      	b.n	8003a72 <UART_SetConfig+0x23a>
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8003cd0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003cd4:	e6cd      	b.n	8003a72 <UART_SetConfig+0x23a>
 8003cd6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003cda:	e6ca      	b.n	8003a72 <UART_SetConfig+0x23a>
 8003cdc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003ce0:	e6c7      	b.n	8003a72 <UART_SetConfig+0x23a>
 8003ce2:	f241 5255 	movw	r2, #5461	; 0x1555
 8003ce6:	e6c4      	b.n	8003a72 <UART_SetConfig+0x23a>
 8003ce8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003cec:	e6c1      	b.n	8003a72 <UART_SetConfig+0x23a>
 8003cee:	f640 42cc 	movw	r2, #3276	; 0xccc
 8003cf2:	e6be      	b.n	8003a72 <UART_SetConfig+0x23a>
 8003cf4:	f640 22aa 	movw	r2, #2730	; 0xaaa
 8003cf8:	e6bb      	b.n	8003a72 <UART_SetConfig+0x23a>
 8003cfa:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003cfe:	e6b8      	b.n	8003a72 <UART_SetConfig+0x23a>
 8003d00:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003d04:	e6b5      	b.n	8003a72 <UART_SetConfig+0x23a>
 8003d06:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003d0a:	e6b2      	b.n	8003a72 <UART_SetConfig+0x23a>
 8003d0c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003d10:	e6af      	b.n	8003a72 <UART_SetConfig+0x23a>
        switch (clocksource)
 8003d12:	2c20      	cmp	r4, #32
 8003d14:	f000 811c 	beq.w	8003f50 <UART_SetConfig+0x718>
 8003d18:	2c40      	cmp	r4, #64	; 0x40
 8003d1a:	f000 814f 	beq.w	8003fbc <UART_SetConfig+0x784>
 8003d1e:	2c10      	cmp	r4, #16
 8003d20:	f47f aeba 	bne.w	8003a98 <UART_SetConfig+0x260>
            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003d24:	4a77      	ldr	r2, [pc, #476]	; (8003f04 <UART_SetConfig+0x6cc>)
 8003d26:	0874      	lsrs	r4, r6, #1
 8003d28:	6813      	ldr	r3, [r2, #0]
 8003d2a:	f013 0f20 	tst.w	r3, #32
 8003d2e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8003d30:	f000 80ad 	beq.w	8003e8e <UART_SetConfig+0x656>
              usartdiv = (uint32_t)(UART_DIV_LPUART((uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U)), huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003d34:	6812      	ldr	r2, [r2, #0]
 8003d36:	4864      	ldr	r0, [pc, #400]	; (8003ec8 <UART_SetConfig+0x690>)
 8003d38:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8003d3c:	40d0      	lsrs	r0, r2
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	f000 80a3 	beq.w	8003e8a <UART_SetConfig+0x652>
 8003d44:	2b01      	cmp	r3, #1
 8003d46:	f000 808c 	beq.w	8003e62 <UART_SetConfig+0x62a>
 8003d4a:	2b02      	cmp	r3, #2
 8003d4c:	f000 808b 	beq.w	8003e66 <UART_SetConfig+0x62e>
 8003d50:	2b03      	cmp	r3, #3
 8003d52:	f000 808a 	beq.w	8003e6a <UART_SetConfig+0x632>
 8003d56:	2b04      	cmp	r3, #4
 8003d58:	f000 8089 	beq.w	8003e6e <UART_SetConfig+0x636>
 8003d5c:	2b05      	cmp	r3, #5
 8003d5e:	f000 8088 	beq.w	8003e72 <UART_SetConfig+0x63a>
 8003d62:	2b06      	cmp	r3, #6
 8003d64:	f000 8087 	beq.w	8003e76 <UART_SetConfig+0x63e>
 8003d68:	2b07      	cmp	r3, #7
 8003d6a:	f000 8086 	beq.w	8003e7a <UART_SetConfig+0x642>
 8003d6e:	2b08      	cmp	r3, #8
 8003d70:	f000 8085 	beq.w	8003e7e <UART_SetConfig+0x646>
 8003d74:	2b09      	cmp	r3, #9
 8003d76:	f000 8084 	beq.w	8003e82 <UART_SetConfig+0x64a>
 8003d7a:	2b0a      	cmp	r3, #10
 8003d7c:	f000 8083 	beq.w	8003e86 <UART_SetConfig+0x64e>
 8003d80:	2b0b      	cmp	r3, #11
 8003d82:	f040 8082 	bne.w	8003e8a <UART_SetConfig+0x652>
 8003d86:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003d8a:	2300      	movs	r3, #0
 8003d8c:	2100      	movs	r1, #0
 8003d8e:	f7fc faab 	bl	80002e8 <__aeabi_uldivmod>
 8003d92:	4632      	mov	r2, r6
 8003d94:	ea4f 2901 	mov.w	r9, r1, lsl #8
 8003d98:	2300      	movs	r3, #0
 8003d9a:	ea4f 2800 	mov.w	r8, r0, lsl #8
 8003d9e:	ea49 6910 	orr.w	r9, r9, r0, lsr #24
 8003da2:	eb18 0004 	adds.w	r0, r8, r4
 8003da6:	f149 0100 	adc.w	r1, r9, #0
 8003daa:	e02e      	b.n	8003e0a <UART_SetConfig+0x5d2>
            pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8003dac:	f7fe fb34 	bl	8002418 <HAL_RCCEx_GetD3PCLK1Freq>
            usartdiv = (uint32_t)(UART_DIV_LPUART(pll3_clocks.PLL3_Q_Frequency, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003db0:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d053      	beq.n	8003e5e <UART_SetConfig+0x626>
 8003db6:	2b01      	cmp	r3, #1
 8003db8:	d03d      	beq.n	8003e36 <UART_SetConfig+0x5fe>
 8003dba:	2b02      	cmp	r3, #2
 8003dbc:	d03d      	beq.n	8003e3a <UART_SetConfig+0x602>
 8003dbe:	2b03      	cmp	r3, #3
 8003dc0:	d03d      	beq.n	8003e3e <UART_SetConfig+0x606>
 8003dc2:	2b04      	cmp	r3, #4
 8003dc4:	d03d      	beq.n	8003e42 <UART_SetConfig+0x60a>
 8003dc6:	2b05      	cmp	r3, #5
 8003dc8:	d03d      	beq.n	8003e46 <UART_SetConfig+0x60e>
 8003dca:	2b06      	cmp	r3, #6
 8003dcc:	d03d      	beq.n	8003e4a <UART_SetConfig+0x612>
 8003dce:	2b07      	cmp	r3, #7
 8003dd0:	d03d      	beq.n	8003e4e <UART_SetConfig+0x616>
 8003dd2:	2b08      	cmp	r3, #8
 8003dd4:	d03d      	beq.n	8003e52 <UART_SetConfig+0x61a>
 8003dd6:	2b09      	cmp	r3, #9
 8003dd8:	d03d      	beq.n	8003e56 <UART_SetConfig+0x61e>
 8003dda:	2b0a      	cmp	r3, #10
 8003ddc:	d03d      	beq.n	8003e5a <UART_SetConfig+0x622>
 8003dde:	2b0b      	cmp	r3, #11
 8003de0:	d13d      	bne.n	8003e5e <UART_SetConfig+0x626>
 8003de2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003de6:	2300      	movs	r3, #0
 8003de8:	2100      	movs	r1, #0
 8003dea:	f7fc fa7d 	bl	80002e8 <__aeabi_uldivmod>
 8003dee:	686c      	ldr	r4, [r5, #4]
 8003df0:	020f      	lsls	r7, r1, #8
 8003df2:	2300      	movs	r3, #0
 8003df4:	0206      	lsls	r6, r0, #8
 8003df6:	4622      	mov	r2, r4
 8003df8:	ea47 6710 	orr.w	r7, r7, r0, lsr #24
 8003dfc:	0860      	lsrs	r0, r4, #1
 8003dfe:	eb16 0800 	adds.w	r8, r6, r0
 8003e02:	f147 0900 	adc.w	r9, r7, #0
 8003e06:	4640      	mov	r0, r8
 8003e08:	4649      	mov	r1, r9
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003e0a:	f7fc fa6d 	bl	80002e8 <__aeabi_uldivmod>
            break;
 8003e0e:	2200      	movs	r2, #0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003e10:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
 8003e14:	4b3c      	ldr	r3, [pc, #240]	; (8003f08 <UART_SetConfig+0x6d0>)
 8003e16:	4299      	cmp	r1, r3
 8003e18:	f63f adb9 	bhi.w	800398e <UART_SetConfig+0x156>
          huart->Instance->BRR = usartdiv;
 8003e1c:	682b      	ldr	r3, [r5, #0]
 8003e1e:	60d8      	str	r0, [r3, #12]
 8003e20:	e65e      	b.n	8003ae0 <UART_SetConfig+0x2a8>
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003e22:	4668      	mov	r0, sp
 8003e24:	f7fe fb0a 	bl	800243c <HAL_RCCEx_GetPLL2ClockFreq>
            usartdiv = (uint32_t)(UART_DIV_LPUART(pll2_clocks.PLL2_Q_Frequency, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003e28:	9801      	ldr	r0, [sp, #4]
 8003e2a:	e7c1      	b.n	8003db0 <UART_SetConfig+0x578>
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8003e2c:	a803      	add	r0, sp, #12
 8003e2e:	f7fe fbaf 	bl	8002590 <HAL_RCCEx_GetPLL3ClockFreq>
            usartdiv = (uint32_t)(UART_DIV_LPUART(pll3_clocks.PLL3_Q_Frequency, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003e32:	9804      	ldr	r0, [sp, #16]
 8003e34:	e7bc      	b.n	8003db0 <UART_SetConfig+0x578>
 8003e36:	2202      	movs	r2, #2
 8003e38:	e7d5      	b.n	8003de6 <UART_SetConfig+0x5ae>
 8003e3a:	2204      	movs	r2, #4
 8003e3c:	e7d3      	b.n	8003de6 <UART_SetConfig+0x5ae>
 8003e3e:	2206      	movs	r2, #6
 8003e40:	e7d1      	b.n	8003de6 <UART_SetConfig+0x5ae>
 8003e42:	2208      	movs	r2, #8
 8003e44:	e7cf      	b.n	8003de6 <UART_SetConfig+0x5ae>
 8003e46:	220a      	movs	r2, #10
 8003e48:	e7cd      	b.n	8003de6 <UART_SetConfig+0x5ae>
 8003e4a:	220c      	movs	r2, #12
 8003e4c:	e7cb      	b.n	8003de6 <UART_SetConfig+0x5ae>
 8003e4e:	2210      	movs	r2, #16
 8003e50:	e7c9      	b.n	8003de6 <UART_SetConfig+0x5ae>
 8003e52:	2220      	movs	r2, #32
 8003e54:	e7c7      	b.n	8003de6 <UART_SetConfig+0x5ae>
 8003e56:	2240      	movs	r2, #64	; 0x40
 8003e58:	e7c5      	b.n	8003de6 <UART_SetConfig+0x5ae>
 8003e5a:	2280      	movs	r2, #128	; 0x80
 8003e5c:	e7c3      	b.n	8003de6 <UART_SetConfig+0x5ae>
 8003e5e:	2201      	movs	r2, #1
 8003e60:	e7c1      	b.n	8003de6 <UART_SetConfig+0x5ae>
              usartdiv = (uint32_t)(UART_DIV_LPUART((uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U)), huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003e62:	2202      	movs	r2, #2
 8003e64:	e791      	b.n	8003d8a <UART_SetConfig+0x552>
 8003e66:	2204      	movs	r2, #4
 8003e68:	e78f      	b.n	8003d8a <UART_SetConfig+0x552>
 8003e6a:	2206      	movs	r2, #6
 8003e6c:	e78d      	b.n	8003d8a <UART_SetConfig+0x552>
 8003e6e:	2208      	movs	r2, #8
 8003e70:	e78b      	b.n	8003d8a <UART_SetConfig+0x552>
 8003e72:	220a      	movs	r2, #10
 8003e74:	e789      	b.n	8003d8a <UART_SetConfig+0x552>
 8003e76:	220c      	movs	r2, #12
 8003e78:	e787      	b.n	8003d8a <UART_SetConfig+0x552>
 8003e7a:	2210      	movs	r2, #16
 8003e7c:	e785      	b.n	8003d8a <UART_SetConfig+0x552>
 8003e7e:	2220      	movs	r2, #32
 8003e80:	e783      	b.n	8003d8a <UART_SetConfig+0x552>
 8003e82:	2240      	movs	r2, #64	; 0x40
 8003e84:	e781      	b.n	8003d8a <UART_SetConfig+0x552>
 8003e86:	2280      	movs	r2, #128	; 0x80
 8003e88:	e77f      	b.n	8003d8a <UART_SetConfig+0x552>
 8003e8a:	2201      	movs	r2, #1
 8003e8c:	e77d      	b.n	8003d8a <UART_SetConfig+0x552>
              usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d05b      	beq.n	8003f4a <UART_SetConfig+0x712>
 8003e92:	2b01      	cmp	r3, #1
 8003e94:	d03a      	beq.n	8003f0c <UART_SetConfig+0x6d4>
 8003e96:	2b02      	cmp	r3, #2
 8003e98:	d041      	beq.n	8003f1e <UART_SetConfig+0x6e6>
 8003e9a:	2b03      	cmp	r3, #3
 8003e9c:	d041      	beq.n	8003f22 <UART_SetConfig+0x6ea>
 8003e9e:	2b04      	cmp	r3, #4
 8003ea0:	d043      	beq.n	8003f2a <UART_SetConfig+0x6f2>
 8003ea2:	2b05      	cmp	r3, #5
 8003ea4:	d043      	beq.n	8003f2e <UART_SetConfig+0x6f6>
 8003ea6:	2b06      	cmp	r3, #6
 8003ea8:	d043      	beq.n	8003f32 <UART_SetConfig+0x6fa>
 8003eaa:	2b07      	cmp	r3, #7
 8003eac:	d045      	beq.n	8003f3a <UART_SetConfig+0x702>
 8003eae:	2b08      	cmp	r3, #8
 8003eb0:	d045      	beq.n	8003f3e <UART_SetConfig+0x706>
 8003eb2:	2b09      	cmp	r3, #9
 8003eb4:	d045      	beq.n	8003f42 <UART_SetConfig+0x70a>
 8003eb6:	2b0a      	cmp	r3, #10
 8003eb8:	d045      	beq.n	8003f46 <UART_SetConfig+0x70e>
 8003eba:	2b0b      	cmp	r3, #11
 8003ebc:	d145      	bne.n	8003f4a <UART_SetConfig+0x712>
 8003ebe:	4802      	ldr	r0, [pc, #8]	; (8003ec8 <UART_SetConfig+0x690>)
 8003ec0:	2100      	movs	r1, #0
 8003ec2:	e025      	b.n	8003f10 <UART_SetConfig+0x6d8>
 8003ec4:	0003d090 	.word	0x0003d090
 8003ec8:	03d09000 	.word	0x03d09000
 8003ecc:	003d0900 	.word	0x003d0900
 8003ed0:	01e84800 	.word	0x01e84800
 8003ed4:	00f42400 	.word	0x00f42400
 8003ed8:	00a2c2aa 	.word	0x00a2c2aa
 8003edc:	007a1200 	.word	0x007a1200
 8003ee0:	0061a800 	.word	0x0061a800
 8003ee4:	00516155 	.word	0x00516155
 8003ee8:	001e8480 	.word	0x001e8480
 8003eec:	000f4240 	.word	0x000f4240
 8003ef0:	000a2c2a 	.word	0x000a2c2a
 8003ef4:	0007a120 	.word	0x0007a120
 8003ef8:	00061a80 	.word	0x00061a80
 8003efc:	00051615 	.word	0x00051615
 8003f00:	0001e848 	.word	0x0001e848
 8003f04:	58024400 	.word	0x58024400
 8003f08:	000ffcff 	.word	0x000ffcff
 8003f0c:	48ae      	ldr	r0, [pc, #696]	; (80041c8 <UART_SetConfig+0x990>)
 8003f0e:	2101      	movs	r1, #1
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003f10:	1900      	adds	r0, r0, r4
 8003f12:	4632      	mov	r2, r6
 8003f14:	f04f 0300 	mov.w	r3, #0
 8003f18:	f141 0100 	adc.w	r1, r1, #0
 8003f1c:	e775      	b.n	8003e0a <UART_SetConfig+0x5d2>
              usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003f1e:	48ab      	ldr	r0, [pc, #684]	; (80041cc <UART_SetConfig+0x994>)
 8003f20:	e7ce      	b.n	8003ec0 <UART_SetConfig+0x688>
 8003f22:	a1a1      	add	r1, pc, #644	; (adr r1, 80041a8 <UART_SetConfig+0x970>)
 8003f24:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003f28:	e7f2      	b.n	8003f10 <UART_SetConfig+0x6d8>
 8003f2a:	48a9      	ldr	r0, [pc, #676]	; (80041d0 <UART_SetConfig+0x998>)
 8003f2c:	e7c8      	b.n	8003ec0 <UART_SetConfig+0x688>
 8003f2e:	48a9      	ldr	r0, [pc, #676]	; (80041d4 <UART_SetConfig+0x99c>)
 8003f30:	e7c6      	b.n	8003ec0 <UART_SetConfig+0x688>
 8003f32:	a19f      	add	r1, pc, #636	; (adr r1, 80041b0 <UART_SetConfig+0x978>)
 8003f34:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003f38:	e7ea      	b.n	8003f10 <UART_SetConfig+0x6d8>
 8003f3a:	48a7      	ldr	r0, [pc, #668]	; (80041d8 <UART_SetConfig+0x9a0>)
 8003f3c:	e7c0      	b.n	8003ec0 <UART_SetConfig+0x688>
 8003f3e:	48a7      	ldr	r0, [pc, #668]	; (80041dc <UART_SetConfig+0x9a4>)
 8003f40:	e7be      	b.n	8003ec0 <UART_SetConfig+0x688>
 8003f42:	48a7      	ldr	r0, [pc, #668]	; (80041e0 <UART_SetConfig+0x9a8>)
 8003f44:	e7bc      	b.n	8003ec0 <UART_SetConfig+0x688>
 8003f46:	48a7      	ldr	r0, [pc, #668]	; (80041e4 <UART_SetConfig+0x9ac>)
 8003f48:	e7ba      	b.n	8003ec0 <UART_SetConfig+0x688>
 8003f4a:	48a7      	ldr	r0, [pc, #668]	; (80041e8 <UART_SetConfig+0x9b0>)
 8003f4c:	2103      	movs	r1, #3
 8003f4e:	e7df      	b.n	8003f10 <UART_SetConfig+0x6d8>
            usartdiv = (uint32_t)(UART_DIV_LPUART(CSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003f50:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8003f52:	b38b      	cbz	r3, 8003fb8 <UART_SetConfig+0x780>
 8003f54:	2b01      	cmp	r3, #1
 8003f56:	d016      	beq.n	8003f86 <UART_SetConfig+0x74e>
 8003f58:	2b02      	cmp	r3, #2
 8003f5a:	d016      	beq.n	8003f8a <UART_SetConfig+0x752>
 8003f5c:	2b03      	cmp	r3, #3
 8003f5e:	d016      	beq.n	8003f8e <UART_SetConfig+0x756>
 8003f60:	2b04      	cmp	r3, #4
 8003f62:	d019      	beq.n	8003f98 <UART_SetConfig+0x760>
 8003f64:	2b05      	cmp	r3, #5
 8003f66:	d019      	beq.n	8003f9c <UART_SetConfig+0x764>
 8003f68:	2b06      	cmp	r3, #6
 8003f6a:	d019      	beq.n	8003fa0 <UART_SetConfig+0x768>
 8003f6c:	2b07      	cmp	r3, #7
 8003f6e:	d01b      	beq.n	8003fa8 <UART_SetConfig+0x770>
 8003f70:	2b08      	cmp	r3, #8
 8003f72:	d01b      	beq.n	8003fac <UART_SetConfig+0x774>
 8003f74:	2b09      	cmp	r3, #9
 8003f76:	d01b      	beq.n	8003fb0 <UART_SetConfig+0x778>
 8003f78:	2b0a      	cmp	r3, #10
 8003f7a:	d01b      	beq.n	8003fb4 <UART_SetConfig+0x77c>
 8003f7c:	2b0b      	cmp	r3, #11
 8003f7e:	d11b      	bne.n	8003fb8 <UART_SetConfig+0x780>
 8003f80:	489a      	ldr	r0, [pc, #616]	; (80041ec <UART_SetConfig+0x9b4>)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003f82:	2100      	movs	r1, #0
 8003f84:	e006      	b.n	8003f94 <UART_SetConfig+0x75c>
            usartdiv = (uint32_t)(UART_DIV_LPUART(CSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003f86:	4895      	ldr	r0, [pc, #596]	; (80041dc <UART_SetConfig+0x9a4>)
 8003f88:	e7fb      	b.n	8003f82 <UART_SetConfig+0x74a>
 8003f8a:	4895      	ldr	r0, [pc, #596]	; (80041e0 <UART_SetConfig+0x9a8>)
 8003f8c:	e7f9      	b.n	8003f82 <UART_SetConfig+0x74a>
 8003f8e:	a18a      	add	r1, pc, #552	; (adr r1, 80041b8 <UART_SetConfig+0x980>)
 8003f90:	e9d1 0100 	ldrd	r0, r1, [r1]
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003f94:	0874      	lsrs	r4, r6, #1
 8003f96:	e7bb      	b.n	8003f10 <UART_SetConfig+0x6d8>
            usartdiv = (uint32_t)(UART_DIV_LPUART(CSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003f98:	4892      	ldr	r0, [pc, #584]	; (80041e4 <UART_SetConfig+0x9ac>)
 8003f9a:	e7f2      	b.n	8003f82 <UART_SetConfig+0x74a>
 8003f9c:	4894      	ldr	r0, [pc, #592]	; (80041f0 <UART_SetConfig+0x9b8>)
 8003f9e:	e7f0      	b.n	8003f82 <UART_SetConfig+0x74a>
 8003fa0:	a187      	add	r1, pc, #540	; (adr r1, 80041c0 <UART_SetConfig+0x988>)
 8003fa2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003fa6:	e7f5      	b.n	8003f94 <UART_SetConfig+0x75c>
 8003fa8:	4892      	ldr	r0, [pc, #584]	; (80041f4 <UART_SetConfig+0x9bc>)
 8003faa:	e7ea      	b.n	8003f82 <UART_SetConfig+0x74a>
 8003fac:	4892      	ldr	r0, [pc, #584]	; (80041f8 <UART_SetConfig+0x9c0>)
 8003fae:	e7e8      	b.n	8003f82 <UART_SetConfig+0x74a>
 8003fb0:	4892      	ldr	r0, [pc, #584]	; (80041fc <UART_SetConfig+0x9c4>)
 8003fb2:	e7e6      	b.n	8003f82 <UART_SetConfig+0x74a>
 8003fb4:	4892      	ldr	r0, [pc, #584]	; (8004200 <UART_SetConfig+0x9c8>)
 8003fb6:	e7e4      	b.n	8003f82 <UART_SetConfig+0x74a>
 8003fb8:	4887      	ldr	r0, [pc, #540]	; (80041d8 <UART_SetConfig+0x9a0>)
 8003fba:	e7e2      	b.n	8003f82 <UART_SetConfig+0x74a>
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003fbc:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8003fbe:	b39b      	cbz	r3, 8004028 <UART_SetConfig+0x7f0>
 8003fc0:	2b01      	cmp	r3, #1
 8003fc2:	d016      	beq.n	8003ff2 <UART_SetConfig+0x7ba>
 8003fc4:	2b02      	cmp	r3, #2
 8003fc6:	d017      	beq.n	8003ff8 <UART_SetConfig+0x7c0>
 8003fc8:	2b03      	cmp	r3, #3
 8003fca:	d018      	beq.n	8003ffe <UART_SetConfig+0x7c6>
 8003fcc:	2b04      	cmp	r3, #4
 8003fce:	d018      	beq.n	8004002 <UART_SetConfig+0x7ca>
 8003fd0:	2b05      	cmp	r3, #5
 8003fd2:	d019      	beq.n	8004008 <UART_SetConfig+0x7d0>
 8003fd4:	2b06      	cmp	r3, #6
 8003fd6:	d019      	beq.n	800400c <UART_SetConfig+0x7d4>
 8003fd8:	2b07      	cmp	r3, #7
 8003fda:	d019      	beq.n	8004010 <UART_SetConfig+0x7d8>
 8003fdc:	2b08      	cmp	r3, #8
 8003fde:	d01a      	beq.n	8004016 <UART_SetConfig+0x7de>
 8003fe0:	2b09      	cmp	r3, #9
 8003fe2:	d01b      	beq.n	800401c <UART_SetConfig+0x7e4>
 8003fe4:	2b0a      	cmp	r3, #10
 8003fe6:	d01c      	beq.n	8004022 <UART_SetConfig+0x7ea>
 8003fe8:	2b0b      	cmp	r3, #11
 8003fea:	d11d      	bne.n	8004028 <UART_SetConfig+0x7f0>
 8003fec:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003ff0:	e7c7      	b.n	8003f82 <UART_SetConfig+0x74a>
 8003ff2:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8003ff6:	e7c4      	b.n	8003f82 <UART_SetConfig+0x74a>
 8003ff8:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8003ffc:	e7c1      	b.n	8003f82 <UART_SetConfig+0x74a>
 8003ffe:	4881      	ldr	r0, [pc, #516]	; (8004204 <UART_SetConfig+0x9cc>)
 8004000:	e7bf      	b.n	8003f82 <UART_SetConfig+0x74a>
 8004002:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8004006:	e7bc      	b.n	8003f82 <UART_SetConfig+0x74a>
 8004008:	487f      	ldr	r0, [pc, #508]	; (8004208 <UART_SetConfig+0x9d0>)
 800400a:	e7ba      	b.n	8003f82 <UART_SetConfig+0x74a>
 800400c:	487f      	ldr	r0, [pc, #508]	; (800420c <UART_SetConfig+0x9d4>)
 800400e:	e7b8      	b.n	8003f82 <UART_SetConfig+0x74a>
 8004010:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8004014:	e7b5      	b.n	8003f82 <UART_SetConfig+0x74a>
 8004016:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800401a:	e7b2      	b.n	8003f82 <UART_SetConfig+0x74a>
 800401c:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8004020:	e7af      	b.n	8003f82 <UART_SetConfig+0x74a>
 8004022:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8004026:	e7ac      	b.n	8003f82 <UART_SetConfig+0x74a>
 8004028:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 800402c:	e7a9      	b.n	8003f82 <UART_SetConfig+0x74a>
    switch (clocksource)
 800402e:	2c20      	cmp	r4, #32
 8004030:	f000 818e 	beq.w	8004350 <UART_SetConfig+0xb18>
 8004034:	2c40      	cmp	r4, #64	; 0x40
 8004036:	f000 81c4 	beq.w	80043c2 <UART_SetConfig+0xb8a>
 800403a:	2c10      	cmp	r4, #16
 800403c:	f47f ac45 	bne.w	80038ca <UART_SetConfig+0x92>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004040:	4b73      	ldr	r3, [pc, #460]	; (8004210 <UART_SetConfig+0x9d8>)
 8004042:	6869      	ldr	r1, [r5, #4]
 8004044:	681a      	ldr	r2, [r3, #0]
 8004046:	f012 0f20 	tst.w	r2, #32
 800404a:	f000 814b 	beq.w	80042e4 <UART_SetConfig+0xaac>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8((HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U)), huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	4a68      	ldr	r2, [pc, #416]	; (80041f4 <UART_SetConfig+0x9bc>)
 8004052:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8004056:	fa22 f303 	lsr.w	r3, r2, r3
 800405a:	2800      	cmp	r0, #0
 800405c:	f000 812c 	beq.w	80042b8 <UART_SetConfig+0xa80>
 8004060:	2801      	cmp	r0, #1
 8004062:	f000 812b 	beq.w	80042bc <UART_SetConfig+0xa84>
 8004066:	2802      	cmp	r0, #2
 8004068:	f000 812a 	beq.w	80042c0 <UART_SetConfig+0xa88>
 800406c:	2803      	cmp	r0, #3
 800406e:	f000 8129 	beq.w	80042c4 <UART_SetConfig+0xa8c>
 8004072:	2804      	cmp	r0, #4
 8004074:	f000 8128 	beq.w	80042c8 <UART_SetConfig+0xa90>
 8004078:	2805      	cmp	r0, #5
 800407a:	f000 8127 	beq.w	80042cc <UART_SetConfig+0xa94>
 800407e:	2806      	cmp	r0, #6
 8004080:	f000 8126 	beq.w	80042d0 <UART_SetConfig+0xa98>
 8004084:	2807      	cmp	r0, #7
 8004086:	f000 8125 	beq.w	80042d4 <UART_SetConfig+0xa9c>
 800408a:	2808      	cmp	r0, #8
 800408c:	f000 8124 	beq.w	80042d8 <UART_SetConfig+0xaa0>
 8004090:	2809      	cmp	r0, #9
 8004092:	f000 8123 	beq.w	80042dc <UART_SetConfig+0xaa4>
 8004096:	280a      	cmp	r0, #10
 8004098:	f000 8122 	beq.w	80042e0 <UART_SetConfig+0xaa8>
 800409c:	280b      	cmp	r0, #11
 800409e:	bf14      	ite	ne
 80040a0:	2201      	movne	r2, #1
 80040a2:	f44f 7280 	moveq.w	r2, #256	; 0x100
 80040a6:	fbb3 f2f2 	udiv	r2, r3, r2
 80040aa:	e01f      	b.n	80040ec <UART_SetConfig+0x8b4>
        pclk = HAL_RCC_GetPCLK1Freq();
 80040ac:	f7fd fc4c 	bl	8001948 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80040b0:	6a69      	ldr	r1, [r5, #36]	; 0x24
 80040b2:	b309      	cbz	r1, 80040f8 <UART_SetConfig+0x8c0>
 80040b4:	2901      	cmp	r1, #1
 80040b6:	d021      	beq.n	80040fc <UART_SetConfig+0x8c4>
 80040b8:	2902      	cmp	r1, #2
 80040ba:	d021      	beq.n	8004100 <UART_SetConfig+0x8c8>
 80040bc:	2903      	cmp	r1, #3
 80040be:	d021      	beq.n	8004104 <UART_SetConfig+0x8cc>
 80040c0:	2904      	cmp	r1, #4
 80040c2:	d021      	beq.n	8004108 <UART_SetConfig+0x8d0>
 80040c4:	2905      	cmp	r1, #5
 80040c6:	d021      	beq.n	800410c <UART_SetConfig+0x8d4>
 80040c8:	2906      	cmp	r1, #6
 80040ca:	d021      	beq.n	8004110 <UART_SetConfig+0x8d8>
 80040cc:	2907      	cmp	r1, #7
 80040ce:	d021      	beq.n	8004114 <UART_SetConfig+0x8dc>
 80040d0:	2908      	cmp	r1, #8
 80040d2:	d021      	beq.n	8004118 <UART_SetConfig+0x8e0>
 80040d4:	2909      	cmp	r1, #9
 80040d6:	d021      	beq.n	800411c <UART_SetConfig+0x8e4>
 80040d8:	290a      	cmp	r1, #10
 80040da:	d021      	beq.n	8004120 <UART_SetConfig+0x8e8>
 80040dc:	290b      	cmp	r1, #11
 80040de:	bf14      	ite	ne
 80040e0:	2201      	movne	r2, #1
 80040e2:	f44f 7280 	moveq.w	r2, #256	; 0x100
 80040e6:	6869      	ldr	r1, [r5, #4]
 80040e8:	fbb0 f2f2 	udiv	r2, r0, r2
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8((HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U)), huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80040ec:	084b      	lsrs	r3, r1, #1
 80040ee:	eb03 0342 	add.w	r3, r3, r2, lsl #1
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80040f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80040f6:	e03a      	b.n	800416e <UART_SetConfig+0x936>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80040f8:	2201      	movs	r2, #1
 80040fa:	e7f4      	b.n	80040e6 <UART_SetConfig+0x8ae>
 80040fc:	2202      	movs	r2, #2
 80040fe:	e7f2      	b.n	80040e6 <UART_SetConfig+0x8ae>
 8004100:	2204      	movs	r2, #4
 8004102:	e7f0      	b.n	80040e6 <UART_SetConfig+0x8ae>
 8004104:	2206      	movs	r2, #6
 8004106:	e7ee      	b.n	80040e6 <UART_SetConfig+0x8ae>
 8004108:	2208      	movs	r2, #8
 800410a:	e7ec      	b.n	80040e6 <UART_SetConfig+0x8ae>
 800410c:	220a      	movs	r2, #10
 800410e:	e7ea      	b.n	80040e6 <UART_SetConfig+0x8ae>
 8004110:	220c      	movs	r2, #12
 8004112:	e7e8      	b.n	80040e6 <UART_SetConfig+0x8ae>
 8004114:	2210      	movs	r2, #16
 8004116:	e7e6      	b.n	80040e6 <UART_SetConfig+0x8ae>
 8004118:	2220      	movs	r2, #32
 800411a:	e7e4      	b.n	80040e6 <UART_SetConfig+0x8ae>
 800411c:	2240      	movs	r2, #64	; 0x40
 800411e:	e7e2      	b.n	80040e6 <UART_SetConfig+0x8ae>
 8004120:	2280      	movs	r2, #128	; 0x80
 8004122:	e7e0      	b.n	80040e6 <UART_SetConfig+0x8ae>
        pclk = HAL_RCC_GetPCLK2Freq();
 8004124:	f7fd fc22 	bl	800196c <HAL_RCC_GetPCLK2Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004128:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 800412a:	b1c2      	cbz	r2, 800415e <UART_SetConfig+0x926>
 800412c:	2a01      	cmp	r2, #1
 800412e:	d02f      	beq.n	8004190 <UART_SetConfig+0x958>
 8004130:	2a02      	cmp	r2, #2
 8004132:	d02f      	beq.n	8004194 <UART_SetConfig+0x95c>
 8004134:	2a03      	cmp	r2, #3
 8004136:	d02f      	beq.n	8004198 <UART_SetConfig+0x960>
 8004138:	2a04      	cmp	r2, #4
 800413a:	d02f      	beq.n	800419c <UART_SetConfig+0x964>
 800413c:	2a05      	cmp	r2, #5
 800413e:	d02f      	beq.n	80041a0 <UART_SetConfig+0x968>
 8004140:	2a06      	cmp	r2, #6
 8004142:	d067      	beq.n	8004214 <UART_SetConfig+0x9dc>
 8004144:	2a07      	cmp	r2, #7
 8004146:	d067      	beq.n	8004218 <UART_SetConfig+0x9e0>
 8004148:	2a08      	cmp	r2, #8
 800414a:	d067      	beq.n	800421c <UART_SetConfig+0x9e4>
 800414c:	2a09      	cmp	r2, #9
 800414e:	d067      	beq.n	8004220 <UART_SetConfig+0x9e8>
 8004150:	2a0a      	cmp	r2, #10
 8004152:	d067      	beq.n	8004224 <UART_SetConfig+0x9ec>
 8004154:	2a0b      	cmp	r2, #11
 8004156:	bf14      	ite	ne
 8004158:	2401      	movne	r4, #1
 800415a:	f44f 7480 	moveq.w	r4, #256	; 0x100
 800415e:	686a      	ldr	r2, [r5, #4]
 8004160:	fbb0 f4f4 	udiv	r4, r0, r4
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pll3_clocks.PLL3_Q_Frequency, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004164:	0853      	lsrs	r3, r2, #1
 8004166:	eb03 0344 	add.w	r3, r3, r4, lsl #1
 800416a:	fbb3 f3f2 	udiv	r3, r3, r2
 800416e:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8004170:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004172:	f1a3 0010 	sub.w	r0, r3, #16
 8004176:	f64f 71ef 	movw	r1, #65519	; 0xffef
 800417a:	4288      	cmp	r0, r1
 800417c:	f63f ac07 	bhi.w	800398e <UART_SetConfig+0x156>
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004180:	f023 010f 	bic.w	r1, r3, #15
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004184:	f3c3 0342 	ubfx	r3, r3, #1, #3
      huart->Instance->BRR = brrtemp;
 8004188:	6828      	ldr	r0, [r5, #0]
 800418a:	430b      	orrs	r3, r1
 800418c:	60c3      	str	r3, [r0, #12]
 800418e:	e4a7      	b.n	8003ae0 <UART_SetConfig+0x2a8>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004190:	2402      	movs	r4, #2
 8004192:	e7e4      	b.n	800415e <UART_SetConfig+0x926>
 8004194:	2404      	movs	r4, #4
 8004196:	e7e2      	b.n	800415e <UART_SetConfig+0x926>
 8004198:	2406      	movs	r4, #6
 800419a:	e7e0      	b.n	800415e <UART_SetConfig+0x926>
 800419c:	2408      	movs	r4, #8
 800419e:	e7de      	b.n	800415e <UART_SetConfig+0x926>
 80041a0:	240a      	movs	r4, #10
 80041a2:	e7dc      	b.n	800415e <UART_SetConfig+0x926>
 80041a4:	f3af 8000 	nop.w
 80041a8:	a2c2aa00 	.word	0xa2c2aa00
 80041ac:	00000000 	.word	0x00000000
 80041b0:	51615500 	.word	0x51615500
 80041b4:	00000000 	.word	0x00000000
 80041b8:	0a2c2a00 	.word	0x0a2c2a00
 80041bc:	00000000 	.word	0x00000000
 80041c0:	05161500 	.word	0x05161500
 80041c4:	00000000 	.word	0x00000000
 80041c8:	e8480000 	.word	0xe8480000
 80041cc:	f4240000 	.word	0xf4240000
 80041d0:	7a120000 	.word	0x7a120000
 80041d4:	61a80000 	.word	0x61a80000
 80041d8:	3d090000 	.word	0x3d090000
 80041dc:	1e848000 	.word	0x1e848000
 80041e0:	0f424000 	.word	0x0f424000
 80041e4:	07a12000 	.word	0x07a12000
 80041e8:	d0900000 	.word	0xd0900000
 80041ec:	003d0900 	.word	0x003d0900
 80041f0:	061a8000 	.word	0x061a8000
 80041f4:	03d09000 	.word	0x03d09000
 80041f8:	01e84800 	.word	0x01e84800
 80041fc:	00f42400 	.word	0x00f42400
 8004200:	007a1200 	.word	0x007a1200
 8004204:	00155500 	.word	0x00155500
 8004208:	000ccc00 	.word	0x000ccc00
 800420c:	000aaa00 	.word	0x000aaa00
 8004210:	58024400 	.word	0x58024400
 8004214:	240c      	movs	r4, #12
 8004216:	e7a2      	b.n	800415e <UART_SetConfig+0x926>
 8004218:	2410      	movs	r4, #16
 800421a:	e7a0      	b.n	800415e <UART_SetConfig+0x926>
 800421c:	2420      	movs	r4, #32
 800421e:	e79e      	b.n	800415e <UART_SetConfig+0x926>
 8004220:	2440      	movs	r4, #64	; 0x40
 8004222:	e79c      	b.n	800415e <UART_SetConfig+0x926>
 8004224:	2480      	movs	r4, #128	; 0x80
 8004226:	e79a      	b.n	800415e <UART_SetConfig+0x926>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004228:	4668      	mov	r0, sp
 800422a:	f7fe f907 	bl	800243c <HAL_RCCEx_GetPLL2ClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pll2_clocks.PLL2_Q_Frequency, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800422e:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8004230:	9b01      	ldr	r3, [sp, #4]
 8004232:	b36a      	cbz	r2, 8004290 <UART_SetConfig+0xa58>
 8004234:	2a01      	cmp	r2, #1
 8004236:	d02d      	beq.n	8004294 <UART_SetConfig+0xa5c>
 8004238:	2a02      	cmp	r2, #2
 800423a:	d016      	beq.n	800426a <UART_SetConfig+0xa32>
 800423c:	2a03      	cmp	r2, #3
 800423e:	d02d      	beq.n	800429c <UART_SetConfig+0xa64>
 8004240:	2a04      	cmp	r2, #4
 8004242:	d011      	beq.n	8004268 <UART_SetConfig+0xa30>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pll3_clocks.PLL3_Q_Frequency, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004244:	2a05      	cmp	r2, #5
 8004246:	d02b      	beq.n	80042a0 <UART_SetConfig+0xa68>
 8004248:	2a06      	cmp	r2, #6
 800424a:	d02b      	beq.n	80042a4 <UART_SetConfig+0xa6c>
 800424c:	2a07      	cmp	r2, #7
 800424e:	d02b      	beq.n	80042a8 <UART_SetConfig+0xa70>
 8004250:	2a08      	cmp	r2, #8
 8004252:	d02b      	beq.n	80042ac <UART_SetConfig+0xa74>
 8004254:	2a09      	cmp	r2, #9
 8004256:	d02b      	beq.n	80042b0 <UART_SetConfig+0xa78>
 8004258:	2a0a      	cmp	r2, #10
 800425a:	d02b      	beq.n	80042b4 <UART_SetConfig+0xa7c>
 800425c:	2a0b      	cmp	r2, #11
 800425e:	bf14      	ite	ne
 8004260:	2401      	movne	r4, #1
 8004262:	f44f 7480 	moveq.w	r4, #256	; 0x100
 8004266:	e000      	b.n	800426a <UART_SetConfig+0xa32>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pll2_clocks.PLL2_Q_Frequency, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004268:	2408      	movs	r4, #8
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pll3_clocks.PLL3_Q_Frequency, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800426a:	686a      	ldr	r2, [r5, #4]
 800426c:	fbb3 f4f4 	udiv	r4, r3, r4
 8004270:	e778      	b.n	8004164 <UART_SetConfig+0x92c>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004272:	a803      	add	r0, sp, #12
 8004274:	f7fe f98c 	bl	8002590 <HAL_RCCEx_GetPLL3ClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pll3_clocks.PLL3_Q_Frequency, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004278:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 800427a:	9b04      	ldr	r3, [sp, #16]
 800427c:	b142      	cbz	r2, 8004290 <UART_SetConfig+0xa58>
 800427e:	2a01      	cmp	r2, #1
 8004280:	d008      	beq.n	8004294 <UART_SetConfig+0xa5c>
 8004282:	2a02      	cmp	r2, #2
 8004284:	d008      	beq.n	8004298 <UART_SetConfig+0xa60>
 8004286:	2a03      	cmp	r2, #3
 8004288:	d008      	beq.n	800429c <UART_SetConfig+0xa64>
 800428a:	2a04      	cmp	r2, #4
 800428c:	d1da      	bne.n	8004244 <UART_SetConfig+0xa0c>
 800428e:	e7ec      	b.n	800426a <UART_SetConfig+0xa32>
 8004290:	2401      	movs	r4, #1
 8004292:	e7ea      	b.n	800426a <UART_SetConfig+0xa32>
 8004294:	2402      	movs	r4, #2
 8004296:	e7e8      	b.n	800426a <UART_SetConfig+0xa32>
 8004298:	2404      	movs	r4, #4
 800429a:	e7e6      	b.n	800426a <UART_SetConfig+0xa32>
 800429c:	2406      	movs	r4, #6
 800429e:	e7e4      	b.n	800426a <UART_SetConfig+0xa32>
 80042a0:	240a      	movs	r4, #10
 80042a2:	e7e2      	b.n	800426a <UART_SetConfig+0xa32>
 80042a4:	240c      	movs	r4, #12
 80042a6:	e7e0      	b.n	800426a <UART_SetConfig+0xa32>
 80042a8:	2410      	movs	r4, #16
 80042aa:	e7de      	b.n	800426a <UART_SetConfig+0xa32>
 80042ac:	2420      	movs	r4, #32
 80042ae:	e7dc      	b.n	800426a <UART_SetConfig+0xa32>
 80042b0:	2440      	movs	r4, #64	; 0x40
 80042b2:	e7da      	b.n	800426a <UART_SetConfig+0xa32>
 80042b4:	2480      	movs	r4, #128	; 0x80
 80042b6:	e7d8      	b.n	800426a <UART_SetConfig+0xa32>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8((HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U)), huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80042b8:	2201      	movs	r2, #1
 80042ba:	e6f4      	b.n	80040a6 <UART_SetConfig+0x86e>
 80042bc:	2202      	movs	r2, #2
 80042be:	e6f2      	b.n	80040a6 <UART_SetConfig+0x86e>
 80042c0:	2204      	movs	r2, #4
 80042c2:	e6f0      	b.n	80040a6 <UART_SetConfig+0x86e>
 80042c4:	2206      	movs	r2, #6
 80042c6:	e6ee      	b.n	80040a6 <UART_SetConfig+0x86e>
 80042c8:	2208      	movs	r2, #8
 80042ca:	e6ec      	b.n	80040a6 <UART_SetConfig+0x86e>
 80042cc:	220a      	movs	r2, #10
 80042ce:	e6ea      	b.n	80040a6 <UART_SetConfig+0x86e>
 80042d0:	220c      	movs	r2, #12
 80042d2:	e6e8      	b.n	80040a6 <UART_SetConfig+0x86e>
 80042d4:	2210      	movs	r2, #16
 80042d6:	e6e6      	b.n	80040a6 <UART_SetConfig+0x86e>
 80042d8:	2220      	movs	r2, #32
 80042da:	e6e4      	b.n	80040a6 <UART_SetConfig+0x86e>
 80042dc:	2240      	movs	r2, #64	; 0x40
 80042de:	e6e2      	b.n	80040a6 <UART_SetConfig+0x86e>
 80042e0:	2280      	movs	r2, #128	; 0x80
 80042e2:	e6e0      	b.n	80040a6 <UART_SetConfig+0x86e>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80042e4:	b1f0      	cbz	r0, 8004324 <UART_SetConfig+0xaec>
 80042e6:	2801      	cmp	r0, #1
 80042e8:	d01e      	beq.n	8004328 <UART_SetConfig+0xaf0>
 80042ea:	2802      	cmp	r0, #2
 80042ec:	d01e      	beq.n	800432c <UART_SetConfig+0xaf4>
 80042ee:	2803      	cmp	r0, #3
 80042f0:	d01e      	beq.n	8004330 <UART_SetConfig+0xaf8>
 80042f2:	2804      	cmp	r0, #4
 80042f4:	d01e      	beq.n	8004334 <UART_SetConfig+0xafc>
 80042f6:	2805      	cmp	r0, #5
 80042f8:	d01e      	beq.n	8004338 <UART_SetConfig+0xb00>
 80042fa:	2806      	cmp	r0, #6
 80042fc:	d01e      	beq.n	800433c <UART_SetConfig+0xb04>
 80042fe:	2807      	cmp	r0, #7
 8004300:	d01e      	beq.n	8004340 <UART_SetConfig+0xb08>
 8004302:	2808      	cmp	r0, #8
 8004304:	d01e      	beq.n	8004344 <UART_SetConfig+0xb0c>
 8004306:	2809      	cmp	r0, #9
 8004308:	d01e      	beq.n	8004348 <UART_SetConfig+0xb10>
 800430a:	280a      	cmp	r0, #10
 800430c:	d01e      	beq.n	800434c <UART_SetConfig+0xb14>
 800430e:	4ba3      	ldr	r3, [pc, #652]	; (800459c <UART_SetConfig+0xd64>)
 8004310:	4aa3      	ldr	r2, [pc, #652]	; (80045a0 <UART_SetConfig+0xd68>)
 8004312:	280b      	cmp	r0, #11
 8004314:	bf14      	ite	ne
 8004316:	4610      	movne	r0, r2
 8004318:	4618      	moveq	r0, r3
 800431a:	eb00 0051 	add.w	r0, r0, r1, lsr #1
 800431e:	fbb0 f3f1 	udiv	r3, r0, r1
 8004322:	e724      	b.n	800416e <UART_SetConfig+0x936>
 8004324:	489e      	ldr	r0, [pc, #632]	; (80045a0 <UART_SetConfig+0xd68>)
 8004326:	e7f8      	b.n	800431a <UART_SetConfig+0xae2>
 8004328:	489e      	ldr	r0, [pc, #632]	; (80045a4 <UART_SetConfig+0xd6c>)
 800432a:	e7f6      	b.n	800431a <UART_SetConfig+0xae2>
 800432c:	489e      	ldr	r0, [pc, #632]	; (80045a8 <UART_SetConfig+0xd70>)
 800432e:	e7f4      	b.n	800431a <UART_SetConfig+0xae2>
 8004330:	489e      	ldr	r0, [pc, #632]	; (80045ac <UART_SetConfig+0xd74>)
 8004332:	e7f2      	b.n	800431a <UART_SetConfig+0xae2>
 8004334:	489e      	ldr	r0, [pc, #632]	; (80045b0 <UART_SetConfig+0xd78>)
 8004336:	e7f0      	b.n	800431a <UART_SetConfig+0xae2>
 8004338:	489e      	ldr	r0, [pc, #632]	; (80045b4 <UART_SetConfig+0xd7c>)
 800433a:	e7ee      	b.n	800431a <UART_SetConfig+0xae2>
 800433c:	489e      	ldr	r0, [pc, #632]	; (80045b8 <UART_SetConfig+0xd80>)
 800433e:	e7ec      	b.n	800431a <UART_SetConfig+0xae2>
 8004340:	489e      	ldr	r0, [pc, #632]	; (80045bc <UART_SetConfig+0xd84>)
 8004342:	e7ea      	b.n	800431a <UART_SetConfig+0xae2>
 8004344:	489e      	ldr	r0, [pc, #632]	; (80045c0 <UART_SetConfig+0xd88>)
 8004346:	e7e8      	b.n	800431a <UART_SetConfig+0xae2>
 8004348:	489e      	ldr	r0, [pc, #632]	; (80045c4 <UART_SetConfig+0xd8c>)
 800434a:	e7e6      	b.n	800431a <UART_SetConfig+0xae2>
 800434c:	489e      	ldr	r0, [pc, #632]	; (80045c8 <UART_SetConfig+0xd90>)
 800434e:	e7e4      	b.n	800431a <UART_SetConfig+0xae2>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(CSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004350:	b300      	cbz	r0, 8004394 <UART_SetConfig+0xb5c>
 8004352:	2801      	cmp	r0, #1
 8004354:	d020      	beq.n	8004398 <UART_SetConfig+0xb60>
 8004356:	2802      	cmp	r0, #2
 8004358:	d020      	beq.n	800439c <UART_SetConfig+0xb64>
 800435a:	2803      	cmp	r0, #3
 800435c:	d020      	beq.n	80043a0 <UART_SetConfig+0xb68>
 800435e:	2804      	cmp	r0, #4
 8004360:	d020      	beq.n	80043a4 <UART_SetConfig+0xb6c>
 8004362:	2805      	cmp	r0, #5
 8004364:	d020      	beq.n	80043a8 <UART_SetConfig+0xb70>
 8004366:	2806      	cmp	r0, #6
 8004368:	d020      	beq.n	80043ac <UART_SetConfig+0xb74>
 800436a:	2807      	cmp	r0, #7
 800436c:	d020      	beq.n	80043b0 <UART_SetConfig+0xb78>
 800436e:	2808      	cmp	r0, #8
 8004370:	d020      	beq.n	80043b4 <UART_SetConfig+0xb7c>
 8004372:	2809      	cmp	r0, #9
 8004374:	d020      	beq.n	80043b8 <UART_SetConfig+0xb80>
 8004376:	280a      	cmp	r0, #10
 8004378:	d020      	beq.n	80043bc <UART_SetConfig+0xb84>
 800437a:	f647 2212 	movw	r2, #31250	; 0x7a12
 800437e:	4b8f      	ldr	r3, [pc, #572]	; (80045bc <UART_SetConfig+0xd84>)
 8004380:	280b      	cmp	r0, #11
 8004382:	bf14      	ite	ne
 8004384:	4618      	movne	r0, r3
 8004386:	4610      	moveq	r0, r2
 8004388:	686b      	ldr	r3, [r5, #4]
 800438a:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 800438e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004392:	e6ec      	b.n	800416e <UART_SetConfig+0x936>
 8004394:	4889      	ldr	r0, [pc, #548]	; (80045bc <UART_SetConfig+0xd84>)
 8004396:	e7f7      	b.n	8004388 <UART_SetConfig+0xb50>
 8004398:	4889      	ldr	r0, [pc, #548]	; (80045c0 <UART_SetConfig+0xd88>)
 800439a:	e7f5      	b.n	8004388 <UART_SetConfig+0xb50>
 800439c:	4889      	ldr	r0, [pc, #548]	; (80045c4 <UART_SetConfig+0xd8c>)
 800439e:	e7f3      	b.n	8004388 <UART_SetConfig+0xb50>
 80043a0:	488a      	ldr	r0, [pc, #552]	; (80045cc <UART_SetConfig+0xd94>)
 80043a2:	e7f1      	b.n	8004388 <UART_SetConfig+0xb50>
 80043a4:	4888      	ldr	r0, [pc, #544]	; (80045c8 <UART_SetConfig+0xd90>)
 80043a6:	e7ef      	b.n	8004388 <UART_SetConfig+0xb50>
 80043a8:	4889      	ldr	r0, [pc, #548]	; (80045d0 <UART_SetConfig+0xd98>)
 80043aa:	e7ed      	b.n	8004388 <UART_SetConfig+0xb50>
 80043ac:	4889      	ldr	r0, [pc, #548]	; (80045d4 <UART_SetConfig+0xd9c>)
 80043ae:	e7eb      	b.n	8004388 <UART_SetConfig+0xb50>
 80043b0:	487a      	ldr	r0, [pc, #488]	; (800459c <UART_SetConfig+0xd64>)
 80043b2:	e7e9      	b.n	8004388 <UART_SetConfig+0xb50>
 80043b4:	4888      	ldr	r0, [pc, #544]	; (80045d8 <UART_SetConfig+0xda0>)
 80043b6:	e7e7      	b.n	8004388 <UART_SetConfig+0xb50>
 80043b8:	4888      	ldr	r0, [pc, #544]	; (80045dc <UART_SetConfig+0xda4>)
 80043ba:	e7e5      	b.n	8004388 <UART_SetConfig+0xb50>
 80043bc:	f24f 4024 	movw	r0, #62500	; 0xf424
 80043c0:	e7e2      	b.n	8004388 <UART_SetConfig+0xb50>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80043c2:	b1e8      	cbz	r0, 8004400 <UART_SetConfig+0xbc8>
 80043c4:	2801      	cmp	r0, #1
 80043c6:	d017      	beq.n	80043f8 <UART_SetConfig+0xbc0>
 80043c8:	2802      	cmp	r0, #2
 80043ca:	d01c      	beq.n	8004406 <UART_SetConfig+0xbce>
 80043cc:	2803      	cmp	r0, #3
 80043ce:	d01d      	beq.n	800440c <UART_SetConfig+0xbd4>
 80043d0:	2804      	cmp	r0, #4
 80043d2:	d01e      	beq.n	8004412 <UART_SetConfig+0xbda>
 80043d4:	2805      	cmp	r0, #5
 80043d6:	d01f      	beq.n	8004418 <UART_SetConfig+0xbe0>
 80043d8:	2806      	cmp	r0, #6
 80043da:	d020      	beq.n	800441e <UART_SetConfig+0xbe6>
 80043dc:	2807      	cmp	r0, #7
 80043de:	d021      	beq.n	8004424 <UART_SetConfig+0xbec>
 80043e0:	2808      	cmp	r0, #8
 80043e2:	d022      	beq.n	800442a <UART_SetConfig+0xbf2>
 80043e4:	2809      	cmp	r0, #9
 80043e6:	d023      	beq.n	8004430 <UART_SetConfig+0xbf8>
 80043e8:	280a      	cmp	r0, #10
 80043ea:	d024      	beq.n	8004436 <UART_SetConfig+0xbfe>
 80043ec:	280b      	cmp	r0, #11
 80043ee:	bf14      	ite	ne
 80043f0:	f44f 3280 	movne.w	r2, #65536	; 0x10000
 80043f4:	f44f 7280 	moveq.w	r2, #256	; 0x100
 80043f8:	6869      	ldr	r1, [r5, #4]
 80043fa:	eb02 0351 	add.w	r3, r2, r1, lsr #1
 80043fe:	e678      	b.n	80040f2 <UART_SetConfig+0x8ba>
 8004400:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004404:	e7f8      	b.n	80043f8 <UART_SetConfig+0xbc0>
 8004406:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800440a:	e7f5      	b.n	80043f8 <UART_SetConfig+0xbc0>
 800440c:	f642 22aa 	movw	r2, #10922	; 0x2aaa
 8004410:	e7f2      	b.n	80043f8 <UART_SetConfig+0xbc0>
 8004412:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004416:	e7ef      	b.n	80043f8 <UART_SetConfig+0xbc0>
 8004418:	f641 1298 	movw	r2, #6552	; 0x1998
 800441c:	e7ec      	b.n	80043f8 <UART_SetConfig+0xbc0>
 800441e:	f241 5254 	movw	r2, #5460	; 0x1554
 8004422:	e7e9      	b.n	80043f8 <UART_SetConfig+0xbc0>
 8004424:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004428:	e7e6      	b.n	80043f8 <UART_SetConfig+0xbc0>
 800442a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800442e:	e7e3      	b.n	80043f8 <UART_SetConfig+0xbc0>
 8004430:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004434:	e7e0      	b.n	80043f8 <UART_SetConfig+0xbc0>
 8004436:	f44f 7200 	mov.w	r2, #512	; 0x200
 800443a:	e7dd      	b.n	80043f8 <UART_SetConfig+0xbc0>
        pclk = HAL_RCC_GetPCLK1Freq();
 800443c:	f7fd fa84 	bl	8001948 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004440:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004442:	b363      	cbz	r3, 800449e <UART_SetConfig+0xc66>
 8004444:	2b01      	cmp	r3, #1
 8004446:	d02c      	beq.n	80044a2 <UART_SetConfig+0xc6a>
 8004448:	2b02      	cmp	r3, #2
 800444a:	d02c      	beq.n	80044a6 <UART_SetConfig+0xc6e>
 800444c:	2b03      	cmp	r3, #3
 800444e:	d02c      	beq.n	80044aa <UART_SetConfig+0xc72>
 8004450:	2b04      	cmp	r3, #4
 8004452:	d02c      	beq.n	80044ae <UART_SetConfig+0xc76>
 8004454:	2b05      	cmp	r3, #5
 8004456:	d02c      	beq.n	80044b2 <UART_SetConfig+0xc7a>
 8004458:	2b06      	cmp	r3, #6
 800445a:	d02c      	beq.n	80044b6 <UART_SetConfig+0xc7e>
 800445c:	2b07      	cmp	r3, #7
 800445e:	d02c      	beq.n	80044ba <UART_SetConfig+0xc82>
 8004460:	2b08      	cmp	r3, #8
 8004462:	d02c      	beq.n	80044be <UART_SetConfig+0xc86>
 8004464:	2b09      	cmp	r3, #9
 8004466:	d02c      	beq.n	80044c2 <UART_SetConfig+0xc8a>
 8004468:	2b0a      	cmp	r3, #10
 800446a:	d02c      	beq.n	80044c6 <UART_SetConfig+0xc8e>
 800446c:	2b0b      	cmp	r3, #11
 800446e:	bf14      	ite	ne
 8004470:	2301      	movne	r3, #1
 8004472:	f44f 7380 	moveq.w	r3, #256	; 0x100
 8004476:	686a      	ldr	r2, [r5, #4]
 8004478:	fbb0 f3f3 	udiv	r3, r0, r3
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800447c:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8004480:	fbb3 f3f2 	udiv	r3, r3, r2
 8004484:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8004486:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004488:	f1a3 0010 	sub.w	r0, r3, #16
 800448c:	f64f 71ef 	movw	r1, #65519	; 0xffef
 8004490:	4288      	cmp	r0, r1
 8004492:	f63f aa7c 	bhi.w	800398e <UART_SetConfig+0x156>
      huart->Instance->BRR = usartdiv;
 8004496:	6829      	ldr	r1, [r5, #0]
 8004498:	60cb      	str	r3, [r1, #12]
 800449a:	f7ff bb21 	b.w	8003ae0 <UART_SetConfig+0x2a8>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800449e:	2301      	movs	r3, #1
 80044a0:	e7e9      	b.n	8004476 <UART_SetConfig+0xc3e>
 80044a2:	2302      	movs	r3, #2
 80044a4:	e7e7      	b.n	8004476 <UART_SetConfig+0xc3e>
 80044a6:	2304      	movs	r3, #4
 80044a8:	e7e5      	b.n	8004476 <UART_SetConfig+0xc3e>
 80044aa:	2306      	movs	r3, #6
 80044ac:	e7e3      	b.n	8004476 <UART_SetConfig+0xc3e>
 80044ae:	2308      	movs	r3, #8
 80044b0:	e7e1      	b.n	8004476 <UART_SetConfig+0xc3e>
 80044b2:	230a      	movs	r3, #10
 80044b4:	e7df      	b.n	8004476 <UART_SetConfig+0xc3e>
 80044b6:	230c      	movs	r3, #12
 80044b8:	e7dd      	b.n	8004476 <UART_SetConfig+0xc3e>
 80044ba:	2310      	movs	r3, #16
 80044bc:	e7db      	b.n	8004476 <UART_SetConfig+0xc3e>
 80044be:	2320      	movs	r3, #32
 80044c0:	e7d9      	b.n	8004476 <UART_SetConfig+0xc3e>
 80044c2:	2340      	movs	r3, #64	; 0x40
 80044c4:	e7d7      	b.n	8004476 <UART_SetConfig+0xc3e>
 80044c6:	2380      	movs	r3, #128	; 0x80
 80044c8:	e7d5      	b.n	8004476 <UART_SetConfig+0xc3e>
        pclk = HAL_RCC_GetPCLK2Freq();
 80044ca:	f7fd fa4f 	bl	800196c <HAL_RCC_GetPCLK2Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80044ce:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80044d0:	b1c3      	cbz	r3, 8004504 <UART_SetConfig+0xccc>
 80044d2:	2b01      	cmp	r3, #1
 80044d4:	d01a      	beq.n	800450c <UART_SetConfig+0xcd4>
 80044d6:	2b02      	cmp	r3, #2
 80044d8:	d01a      	beq.n	8004510 <UART_SetConfig+0xcd8>
 80044da:	2b03      	cmp	r3, #3
 80044dc:	d01a      	beq.n	8004514 <UART_SetConfig+0xcdc>
 80044de:	2b04      	cmp	r3, #4
 80044e0:	d01a      	beq.n	8004518 <UART_SetConfig+0xce0>
 80044e2:	2b05      	cmp	r3, #5
 80044e4:	d01a      	beq.n	800451c <UART_SetConfig+0xce4>
 80044e6:	2b06      	cmp	r3, #6
 80044e8:	d01a      	beq.n	8004520 <UART_SetConfig+0xce8>
 80044ea:	2b07      	cmp	r3, #7
 80044ec:	d01a      	beq.n	8004524 <UART_SetConfig+0xcec>
 80044ee:	2b08      	cmp	r3, #8
 80044f0:	d01a      	beq.n	8004528 <UART_SetConfig+0xcf0>
 80044f2:	2b09      	cmp	r3, #9
 80044f4:	d01a      	beq.n	800452c <UART_SetConfig+0xcf4>
 80044f6:	2b0a      	cmp	r3, #10
 80044f8:	d01a      	beq.n	8004530 <UART_SetConfig+0xcf8>
 80044fa:	2b0b      	cmp	r3, #11
 80044fc:	bf14      	ite	ne
 80044fe:	2401      	movne	r4, #1
 8004500:	f44f 7480 	moveq.w	r4, #256	; 0x100
 8004504:	686a      	ldr	r2, [r5, #4]
 8004506:	fbb0 f3f4 	udiv	r3, r0, r4
 800450a:	e7b7      	b.n	800447c <UART_SetConfig+0xc44>
 800450c:	2402      	movs	r4, #2
 800450e:	e7f9      	b.n	8004504 <UART_SetConfig+0xccc>
 8004510:	2404      	movs	r4, #4
 8004512:	e7f7      	b.n	8004504 <UART_SetConfig+0xccc>
 8004514:	2406      	movs	r4, #6
 8004516:	e7f5      	b.n	8004504 <UART_SetConfig+0xccc>
 8004518:	2408      	movs	r4, #8
 800451a:	e7f3      	b.n	8004504 <UART_SetConfig+0xccc>
 800451c:	240a      	movs	r4, #10
 800451e:	e7f1      	b.n	8004504 <UART_SetConfig+0xccc>
 8004520:	240c      	movs	r4, #12
 8004522:	e7ef      	b.n	8004504 <UART_SetConfig+0xccc>
 8004524:	2410      	movs	r4, #16
 8004526:	e7ed      	b.n	8004504 <UART_SetConfig+0xccc>
 8004528:	2420      	movs	r4, #32
 800452a:	e7eb      	b.n	8004504 <UART_SetConfig+0xccc>
 800452c:	2440      	movs	r4, #64	; 0x40
 800452e:	e7e9      	b.n	8004504 <UART_SetConfig+0xccc>
 8004530:	2480      	movs	r4, #128	; 0x80
 8004532:	e7e7      	b.n	8004504 <UART_SetConfig+0xccc>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pll2_clocks.PLL2_Q_Frequency, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004534:	2408      	movs	r4, #8
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pll3_clocks.PLL3_Q_Frequency, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004536:	6868      	ldr	r0, [r5, #4]
 8004538:	fbb3 f3f4 	udiv	r3, r3, r4
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800453c:	eb03 0350 	add.w	r3, r3, r0, lsr #1
 8004540:	fbb3 f3f0 	udiv	r3, r3, r0
 8004544:	e79e      	b.n	8004484 <UART_SetConfig+0xc4c>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004546:	a803      	add	r0, sp, #12
 8004548:	f7fe f822 	bl	8002590 <HAL_RCCEx_GetPLL3ClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pll3_clocks.PLL3_Q_Frequency, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800454c:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 800454e:	9b04      	ldr	r3, [sp, #16]
 8004550:	b14a      	cbz	r2, 8004566 <UART_SetConfig+0xd2e>
 8004552:	2a01      	cmp	r2, #1
 8004554:	d009      	beq.n	800456a <UART_SetConfig+0xd32>
 8004556:	2a02      	cmp	r2, #2
 8004558:	d009      	beq.n	800456e <UART_SetConfig+0xd36>
 800455a:	2a03      	cmp	r2, #3
 800455c:	d009      	beq.n	8004572 <UART_SetConfig+0xd3a>
 800455e:	2a04      	cmp	r2, #4
 8004560:	f040 8125 	bne.w	80047ae <UART_SetConfig+0xf76>
 8004564:	e7e7      	b.n	8004536 <UART_SetConfig+0xcfe>
 8004566:	2401      	movs	r4, #1
 8004568:	e7e5      	b.n	8004536 <UART_SetConfig+0xcfe>
 800456a:	2402      	movs	r4, #2
 800456c:	e7e3      	b.n	8004536 <UART_SetConfig+0xcfe>
 800456e:	2404      	movs	r4, #4
 8004570:	e7e1      	b.n	8004536 <UART_SetConfig+0xcfe>
 8004572:	2406      	movs	r4, #6
 8004574:	e7df      	b.n	8004536 <UART_SetConfig+0xcfe>
 8004576:	240a      	movs	r4, #10
 8004578:	e7dd      	b.n	8004536 <UART_SetConfig+0xcfe>
 800457a:	240c      	movs	r4, #12
 800457c:	e7db      	b.n	8004536 <UART_SetConfig+0xcfe>
 800457e:	2410      	movs	r4, #16
 8004580:	e7d9      	b.n	8004536 <UART_SetConfig+0xcfe>
 8004582:	2420      	movs	r4, #32
 8004584:	e7d7      	b.n	8004536 <UART_SetConfig+0xcfe>
 8004586:	2440      	movs	r4, #64	; 0x40
 8004588:	e7d5      	b.n	8004536 <UART_SetConfig+0xcfe>
 800458a:	2480      	movs	r4, #128	; 0x80
 800458c:	e7d3      	b.n	8004536 <UART_SetConfig+0xcfe>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16((HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U)), huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800458e:	2201      	movs	r2, #1
 8004590:	e160      	b.n	8004854 <UART_SetConfig+0x101c>
 8004592:	2202      	movs	r2, #2
 8004594:	e15e      	b.n	8004854 <UART_SetConfig+0x101c>
 8004596:	2204      	movs	r2, #4
 8004598:	e15c      	b.n	8004854 <UART_SetConfig+0x101c>
 800459a:	bf00      	nop
 800459c:	0007a120 	.word	0x0007a120
 80045a0:	07a12000 	.word	0x07a12000
 80045a4:	03d09000 	.word	0x03d09000
 80045a8:	01e84800 	.word	0x01e84800
 80045ac:	01458554 	.word	0x01458554
 80045b0:	00f42400 	.word	0x00f42400
 80045b4:	00c35000 	.word	0x00c35000
 80045b8:	00a2c2aa 	.word	0x00a2c2aa
 80045bc:	007a1200 	.word	0x007a1200
 80045c0:	003d0900 	.word	0x003d0900
 80045c4:	001e8480 	.word	0x001e8480
 80045c8:	000f4240 	.word	0x000f4240
 80045cc:	00145854 	.word	0x00145854
 80045d0:	000c3500 	.word	0x000c3500
 80045d4:	000a2c2a 	.word	0x000a2c2a
 80045d8:	0003d090 	.word	0x0003d090
 80045dc:	0001e848 	.word	0x0001e848
 80045e0:	2206      	movs	r2, #6
 80045e2:	e137      	b.n	8004854 <UART_SetConfig+0x101c>
 80045e4:	2208      	movs	r2, #8
 80045e6:	e135      	b.n	8004854 <UART_SetConfig+0x101c>
 80045e8:	220a      	movs	r2, #10
 80045ea:	e133      	b.n	8004854 <UART_SetConfig+0x101c>
 80045ec:	220c      	movs	r2, #12
 80045ee:	e131      	b.n	8004854 <UART_SetConfig+0x101c>
 80045f0:	2210      	movs	r2, #16
 80045f2:	e12f      	b.n	8004854 <UART_SetConfig+0x101c>
 80045f4:	2220      	movs	r2, #32
 80045f6:	e12d      	b.n	8004854 <UART_SetConfig+0x101c>
 80045f8:	2240      	movs	r2, #64	; 0x40
 80045fa:	e12b      	b.n	8004854 <UART_SetConfig+0x101c>
 80045fc:	2280      	movs	r2, #128	; 0x80
 80045fe:	e129      	b.n	8004854 <UART_SetConfig+0x101c>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004600:	b1f0      	cbz	r0, 8004640 <UART_SetConfig+0xe08>
 8004602:	2801      	cmp	r0, #1
 8004604:	d01e      	beq.n	8004644 <UART_SetConfig+0xe0c>
 8004606:	2802      	cmp	r0, #2
 8004608:	d01e      	beq.n	8004648 <UART_SetConfig+0xe10>
 800460a:	2803      	cmp	r0, #3
 800460c:	d01e      	beq.n	800464c <UART_SetConfig+0xe14>
 800460e:	2804      	cmp	r0, #4
 8004610:	d01e      	beq.n	8004650 <UART_SetConfig+0xe18>
 8004612:	2805      	cmp	r0, #5
 8004614:	d01e      	beq.n	8004654 <UART_SetConfig+0xe1c>
 8004616:	2806      	cmp	r0, #6
 8004618:	d01e      	beq.n	8004658 <UART_SetConfig+0xe20>
 800461a:	2807      	cmp	r0, #7
 800461c:	d01e      	beq.n	800465c <UART_SetConfig+0xe24>
 800461e:	2808      	cmp	r0, #8
 8004620:	d01e      	beq.n	8004660 <UART_SetConfig+0xe28>
 8004622:	2809      	cmp	r0, #9
 8004624:	d01e      	beq.n	8004664 <UART_SetConfig+0xe2c>
 8004626:	280a      	cmp	r0, #10
 8004628:	d01e      	beq.n	8004668 <UART_SetConfig+0xe30>
 800462a:	4b8e      	ldr	r3, [pc, #568]	; (8004864 <UART_SetConfig+0x102c>)
 800462c:	4a8e      	ldr	r2, [pc, #568]	; (8004868 <UART_SetConfig+0x1030>)
 800462e:	280b      	cmp	r0, #11
 8004630:	bf14      	ite	ne
 8004632:	4610      	movne	r0, r2
 8004634:	4618      	moveq	r0, r3
 8004636:	eb00 0051 	add.w	r0, r0, r1, lsr #1
 800463a:	fbb0 f3f1 	udiv	r3, r0, r1
 800463e:	e721      	b.n	8004484 <UART_SetConfig+0xc4c>
 8004640:	4889      	ldr	r0, [pc, #548]	; (8004868 <UART_SetConfig+0x1030>)
 8004642:	e7f8      	b.n	8004636 <UART_SetConfig+0xdfe>
 8004644:	4889      	ldr	r0, [pc, #548]	; (800486c <UART_SetConfig+0x1034>)
 8004646:	e7f6      	b.n	8004636 <UART_SetConfig+0xdfe>
 8004648:	4889      	ldr	r0, [pc, #548]	; (8004870 <UART_SetConfig+0x1038>)
 800464a:	e7f4      	b.n	8004636 <UART_SetConfig+0xdfe>
 800464c:	4889      	ldr	r0, [pc, #548]	; (8004874 <UART_SetConfig+0x103c>)
 800464e:	e7f2      	b.n	8004636 <UART_SetConfig+0xdfe>
 8004650:	4889      	ldr	r0, [pc, #548]	; (8004878 <UART_SetConfig+0x1040>)
 8004652:	e7f0      	b.n	8004636 <UART_SetConfig+0xdfe>
 8004654:	4889      	ldr	r0, [pc, #548]	; (800487c <UART_SetConfig+0x1044>)
 8004656:	e7ee      	b.n	8004636 <UART_SetConfig+0xdfe>
 8004658:	4889      	ldr	r0, [pc, #548]	; (8004880 <UART_SetConfig+0x1048>)
 800465a:	e7ec      	b.n	8004636 <UART_SetConfig+0xdfe>
 800465c:	4889      	ldr	r0, [pc, #548]	; (8004884 <UART_SetConfig+0x104c>)
 800465e:	e7ea      	b.n	8004636 <UART_SetConfig+0xdfe>
 8004660:	4889      	ldr	r0, [pc, #548]	; (8004888 <UART_SetConfig+0x1050>)
 8004662:	e7e8      	b.n	8004636 <UART_SetConfig+0xdfe>
 8004664:	4889      	ldr	r0, [pc, #548]	; (800488c <UART_SetConfig+0x1054>)
 8004666:	e7e6      	b.n	8004636 <UART_SetConfig+0xdfe>
 8004668:	4889      	ldr	r0, [pc, #548]	; (8004890 <UART_SetConfig+0x1058>)
 800466a:	e7e4      	b.n	8004636 <UART_SetConfig+0xdfe>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(CSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800466c:	b300      	cbz	r0, 80046b0 <UART_SetConfig+0xe78>
 800466e:	2801      	cmp	r0, #1
 8004670:	d020      	beq.n	80046b4 <UART_SetConfig+0xe7c>
 8004672:	2802      	cmp	r0, #2
 8004674:	d020      	beq.n	80046b8 <UART_SetConfig+0xe80>
 8004676:	2803      	cmp	r0, #3
 8004678:	d020      	beq.n	80046bc <UART_SetConfig+0xe84>
 800467a:	2804      	cmp	r0, #4
 800467c:	d020      	beq.n	80046c0 <UART_SetConfig+0xe88>
 800467e:	2805      	cmp	r0, #5
 8004680:	d020      	beq.n	80046c4 <UART_SetConfig+0xe8c>
 8004682:	2806      	cmp	r0, #6
 8004684:	d020      	beq.n	80046c8 <UART_SetConfig+0xe90>
 8004686:	2807      	cmp	r0, #7
 8004688:	d020      	beq.n	80046cc <UART_SetConfig+0xe94>
 800468a:	2808      	cmp	r0, #8
 800468c:	d020      	beq.n	80046d0 <UART_SetConfig+0xe98>
 800468e:	2809      	cmp	r0, #9
 8004690:	d020      	beq.n	80046d4 <UART_SetConfig+0xe9c>
 8004692:	280a      	cmp	r0, #10
 8004694:	d021      	beq.n	80046da <UART_SetConfig+0xea2>
 8004696:	f643 5209 	movw	r2, #15625	; 0x3d09
 800469a:	4b7a      	ldr	r3, [pc, #488]	; (8004884 <UART_SetConfig+0x104c>)
 800469c:	280b      	cmp	r0, #11
 800469e:	bf14      	ite	ne
 80046a0:	4618      	movne	r0, r3
 80046a2:	4610      	moveq	r0, r2
 80046a4:	686b      	ldr	r3, [r5, #4]
 80046a6:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 80046aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80046ae:	e6e9      	b.n	8004484 <UART_SetConfig+0xc4c>
 80046b0:	4874      	ldr	r0, [pc, #464]	; (8004884 <UART_SetConfig+0x104c>)
 80046b2:	e7f7      	b.n	80046a4 <UART_SetConfig+0xe6c>
 80046b4:	4874      	ldr	r0, [pc, #464]	; (8004888 <UART_SetConfig+0x1050>)
 80046b6:	e7f5      	b.n	80046a4 <UART_SetConfig+0xe6c>
 80046b8:	4874      	ldr	r0, [pc, #464]	; (800488c <UART_SetConfig+0x1054>)
 80046ba:	e7f3      	b.n	80046a4 <UART_SetConfig+0xe6c>
 80046bc:	4875      	ldr	r0, [pc, #468]	; (8004894 <UART_SetConfig+0x105c>)
 80046be:	e7f1      	b.n	80046a4 <UART_SetConfig+0xe6c>
 80046c0:	4873      	ldr	r0, [pc, #460]	; (8004890 <UART_SetConfig+0x1058>)
 80046c2:	e7ef      	b.n	80046a4 <UART_SetConfig+0xe6c>
 80046c4:	4874      	ldr	r0, [pc, #464]	; (8004898 <UART_SetConfig+0x1060>)
 80046c6:	e7ed      	b.n	80046a4 <UART_SetConfig+0xe6c>
 80046c8:	4874      	ldr	r0, [pc, #464]	; (800489c <UART_SetConfig+0x1064>)
 80046ca:	e7eb      	b.n	80046a4 <UART_SetConfig+0xe6c>
 80046cc:	4865      	ldr	r0, [pc, #404]	; (8004864 <UART_SetConfig+0x102c>)
 80046ce:	e7e9      	b.n	80046a4 <UART_SetConfig+0xe6c>
 80046d0:	4873      	ldr	r0, [pc, #460]	; (80048a0 <UART_SetConfig+0x1068>)
 80046d2:	e7e7      	b.n	80046a4 <UART_SetConfig+0xe6c>
 80046d4:	f24f 4024 	movw	r0, #62500	; 0xf424
 80046d8:	e7e4      	b.n	80046a4 <UART_SetConfig+0xe6c>
 80046da:	f647 2012 	movw	r0, #31250	; 0x7a12
 80046de:	e7e1      	b.n	80046a4 <UART_SetConfig+0xe6c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80046e0:	b1d0      	cbz	r0, 8004718 <UART_SetConfig+0xee0>
 80046e2:	2801      	cmp	r0, #1
 80046e4:	d01b      	beq.n	800471e <UART_SetConfig+0xee6>
 80046e6:	2802      	cmp	r0, #2
 80046e8:	d01c      	beq.n	8004724 <UART_SetConfig+0xeec>
 80046ea:	2803      	cmp	r0, #3
 80046ec:	d01d      	beq.n	800472a <UART_SetConfig+0xef2>
 80046ee:	2804      	cmp	r0, #4
 80046f0:	d01e      	beq.n	8004730 <UART_SetConfig+0xef8>
 80046f2:	2805      	cmp	r0, #5
 80046f4:	d01f      	beq.n	8004736 <UART_SetConfig+0xefe>
 80046f6:	2806      	cmp	r0, #6
 80046f8:	d020      	beq.n	800473c <UART_SetConfig+0xf04>
 80046fa:	2807      	cmp	r0, #7
 80046fc:	d021      	beq.n	8004742 <UART_SetConfig+0xf0a>
 80046fe:	2808      	cmp	r0, #8
 8004700:	d022      	beq.n	8004748 <UART_SetConfig+0xf10>
 8004702:	2809      	cmp	r0, #9
 8004704:	d023      	beq.n	800474e <UART_SetConfig+0xf16>
 8004706:	280a      	cmp	r0, #10
 8004708:	d024      	beq.n	8004754 <UART_SetConfig+0xf1c>
 800470a:	280b      	cmp	r0, #11
 800470c:	bf14      	ite	ne
 800470e:	f44f 4300 	movne.w	r3, #32768	; 0x8000
 8004712:	2380      	moveq	r3, #128	; 0x80
 8004714:	6868      	ldr	r0, [r5, #4]
 8004716:	e711      	b.n	800453c <UART_SetConfig+0xd04>
 8004718:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800471c:	e7fa      	b.n	8004714 <UART_SetConfig+0xedc>
 800471e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004722:	e7f7      	b.n	8004714 <UART_SetConfig+0xedc>
 8004724:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004728:	e7f4      	b.n	8004714 <UART_SetConfig+0xedc>
 800472a:	f241 5355 	movw	r3, #5461	; 0x1555
 800472e:	e7f1      	b.n	8004714 <UART_SetConfig+0xedc>
 8004730:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004734:	e7ee      	b.n	8004714 <UART_SetConfig+0xedc>
 8004736:	f640 43cc 	movw	r3, #3276	; 0xccc
 800473a:	e7eb      	b.n	8004714 <UART_SetConfig+0xedc>
 800473c:	f640 23aa 	movw	r3, #2730	; 0xaaa
 8004740:	e7e8      	b.n	8004714 <UART_SetConfig+0xedc>
 8004742:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004746:	e7e5      	b.n	8004714 <UART_SetConfig+0xedc>
 8004748:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800474c:	e7e2      	b.n	8004714 <UART_SetConfig+0xedc>
 800474e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004752:	e7df      	b.n	8004714 <UART_SetConfig+0xedc>
 8004754:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004758:	e7dc      	b.n	8004714 <UART_SetConfig+0xedc>
 800475a:	2480      	movs	r4, #128	; 0x80
 800475c:	f7ff b8a4 	b.w	80038a8 <UART_SetConfig+0x70>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004760:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8004764:	f43f a8b1 	beq.w	80038ca <UART_SetConfig+0x92>
        ret = HAL_ERROR;
 8004768:	2201      	movs	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 800476a:	2300      	movs	r3, #0
 800476c:	e68c      	b.n	8004488 <UART_SetConfig+0xc50>
    switch (clocksource)
 800476e:	2c08      	cmp	r4, #8
 8004770:	f43f aee9 	beq.w	8004546 <UART_SetConfig+0xd0e>
 8004774:	d833      	bhi.n	80047de <UART_SetConfig+0xfa6>
 8004776:	2c01      	cmp	r4, #1
 8004778:	f43f aea7 	beq.w	80044ca <UART_SetConfig+0xc92>
 800477c:	f4ff ae5e 	bcc.w	800443c <UART_SetConfig+0xc04>
 8004780:	2c04      	cmp	r4, #4
 8004782:	f47f a904 	bne.w	800398e <UART_SetConfig+0x156>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004786:	4668      	mov	r0, sp
 8004788:	f7fd fe58 	bl	800243c <HAL_RCCEx_GetPLL2ClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pll2_clocks.PLL2_Q_Frequency, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800478c:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 800478e:	9b01      	ldr	r3, [sp, #4]
 8004790:	2a00      	cmp	r2, #0
 8004792:	f43f aee8 	beq.w	8004566 <UART_SetConfig+0xd2e>
 8004796:	2a01      	cmp	r2, #1
 8004798:	f43f aee7 	beq.w	800456a <UART_SetConfig+0xd32>
 800479c:	2a02      	cmp	r2, #2
 800479e:	f43f aeca 	beq.w	8004536 <UART_SetConfig+0xcfe>
 80047a2:	2a03      	cmp	r2, #3
 80047a4:	f43f aee5 	beq.w	8004572 <UART_SetConfig+0xd3a>
 80047a8:	2a04      	cmp	r2, #4
 80047aa:	f43f aec3 	beq.w	8004534 <UART_SetConfig+0xcfc>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pll3_clocks.PLL3_Q_Frequency, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80047ae:	2a05      	cmp	r2, #5
 80047b0:	f43f aee1 	beq.w	8004576 <UART_SetConfig+0xd3e>
 80047b4:	2a06      	cmp	r2, #6
 80047b6:	f43f aee0 	beq.w	800457a <UART_SetConfig+0xd42>
 80047ba:	2a07      	cmp	r2, #7
 80047bc:	f43f aedf 	beq.w	800457e <UART_SetConfig+0xd46>
 80047c0:	2a08      	cmp	r2, #8
 80047c2:	f43f aede 	beq.w	8004582 <UART_SetConfig+0xd4a>
 80047c6:	2a09      	cmp	r2, #9
 80047c8:	f43f aedd 	beq.w	8004586 <UART_SetConfig+0xd4e>
 80047cc:	2a0a      	cmp	r2, #10
 80047ce:	f43f aedc 	beq.w	800458a <UART_SetConfig+0xd52>
 80047d2:	2a0b      	cmp	r2, #11
 80047d4:	bf14      	ite	ne
 80047d6:	2401      	movne	r4, #1
 80047d8:	f44f 7480 	moveq.w	r4, #256	; 0x100
 80047dc:	e6ab      	b.n	8004536 <UART_SetConfig+0xcfe>
    switch (clocksource)
 80047de:	2c20      	cmp	r4, #32
 80047e0:	f43f af44 	beq.w	800466c <UART_SetConfig+0xe34>
 80047e4:	2c40      	cmp	r4, #64	; 0x40
 80047e6:	f43f af7b 	beq.w	80046e0 <UART_SetConfig+0xea8>
 80047ea:	2c10      	cmp	r4, #16
 80047ec:	f47f a8cf 	bne.w	800398e <UART_SetConfig+0x156>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80047f0:	4b2c      	ldr	r3, [pc, #176]	; (80048a4 <UART_SetConfig+0x106c>)
 80047f2:	6869      	ldr	r1, [r5, #4]
 80047f4:	681a      	ldr	r2, [r3, #0]
 80047f6:	f012 0f20 	tst.w	r2, #32
 80047fa:	f43f af01 	beq.w	8004600 <UART_SetConfig+0xdc8>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16((HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U)), huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80047fe:	681a      	ldr	r2, [r3, #0]
 8004800:	4b19      	ldr	r3, [pc, #100]	; (8004868 <UART_SetConfig+0x1030>)
 8004802:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8004806:	40d3      	lsrs	r3, r2
 8004808:	2800      	cmp	r0, #0
 800480a:	f43f aec0 	beq.w	800458e <UART_SetConfig+0xd56>
 800480e:	2801      	cmp	r0, #1
 8004810:	f43f aebf 	beq.w	8004592 <UART_SetConfig+0xd5a>
 8004814:	2802      	cmp	r0, #2
 8004816:	f43f aebe 	beq.w	8004596 <UART_SetConfig+0xd5e>
 800481a:	2803      	cmp	r0, #3
 800481c:	f43f aee0 	beq.w	80045e0 <UART_SetConfig+0xda8>
 8004820:	2804      	cmp	r0, #4
 8004822:	f43f aedf 	beq.w	80045e4 <UART_SetConfig+0xdac>
 8004826:	2805      	cmp	r0, #5
 8004828:	f43f aede 	beq.w	80045e8 <UART_SetConfig+0xdb0>
 800482c:	2806      	cmp	r0, #6
 800482e:	f43f aedd 	beq.w	80045ec <UART_SetConfig+0xdb4>
 8004832:	2807      	cmp	r0, #7
 8004834:	f43f aedc 	beq.w	80045f0 <UART_SetConfig+0xdb8>
 8004838:	2808      	cmp	r0, #8
 800483a:	f43f aedb 	beq.w	80045f4 <UART_SetConfig+0xdbc>
 800483e:	2809      	cmp	r0, #9
 8004840:	f43f aeda 	beq.w	80045f8 <UART_SetConfig+0xdc0>
 8004844:	280a      	cmp	r0, #10
 8004846:	f43f aed9 	beq.w	80045fc <UART_SetConfig+0xdc4>
 800484a:	280b      	cmp	r0, #11
 800484c:	bf14      	ite	ne
 800484e:	2201      	movne	r2, #1
 8004850:	f44f 7280 	moveq.w	r2, #256	; 0x100
 8004854:	fbb3 f3f2 	udiv	r3, r3, r2
 8004858:	eb03 0351 	add.w	r3, r3, r1, lsr #1
 800485c:	fbb3 f3f1 	udiv	r3, r3, r1
 8004860:	e610      	b.n	8004484 <UART_SetConfig+0xc4c>
 8004862:	bf00      	nop
 8004864:	0003d090 	.word	0x0003d090
 8004868:	03d09000 	.word	0x03d09000
 800486c:	01e84800 	.word	0x01e84800
 8004870:	00f42400 	.word	0x00f42400
 8004874:	00a2c2aa 	.word	0x00a2c2aa
 8004878:	007a1200 	.word	0x007a1200
 800487c:	0061a800 	.word	0x0061a800
 8004880:	00516155 	.word	0x00516155
 8004884:	003d0900 	.word	0x003d0900
 8004888:	001e8480 	.word	0x001e8480
 800488c:	000f4240 	.word	0x000f4240
 8004890:	0007a120 	.word	0x0007a120
 8004894:	000a2c2a 	.word	0x000a2c2a
 8004898:	00061a80 	.word	0x00061a80
 800489c:	00051615 	.word	0x00051615
 80048a0:	0001e848 	.word	0x0001e848
 80048a4:	58024400 	.word	0x58024400

080048a8 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80048a8:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80048aa:	07da      	lsls	r2, r3, #31
{
 80048ac:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80048ae:	d506      	bpl.n	80048be <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80048b0:	6801      	ldr	r1, [r0, #0]
 80048b2:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 80048b4:	684a      	ldr	r2, [r1, #4]
 80048b6:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80048ba:	4322      	orrs	r2, r4
 80048bc:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80048be:	079c      	lsls	r4, r3, #30
 80048c0:	d506      	bpl.n	80048d0 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80048c2:	6801      	ldr	r1, [r0, #0]
 80048c4:	6b04      	ldr	r4, [r0, #48]	; 0x30
 80048c6:	684a      	ldr	r2, [r1, #4]
 80048c8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80048cc:	4322      	orrs	r2, r4
 80048ce:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80048d0:	0759      	lsls	r1, r3, #29
 80048d2:	d506      	bpl.n	80048e2 <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80048d4:	6801      	ldr	r1, [r0, #0]
 80048d6:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80048d8:	684a      	ldr	r2, [r1, #4]
 80048da:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80048de:	4322      	orrs	r2, r4
 80048e0:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80048e2:	071a      	lsls	r2, r3, #28
 80048e4:	d506      	bpl.n	80048f4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80048e6:	6801      	ldr	r1, [r0, #0]
 80048e8:	6b84      	ldr	r4, [r0, #56]	; 0x38
 80048ea:	684a      	ldr	r2, [r1, #4]
 80048ec:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80048f0:	4322      	orrs	r2, r4
 80048f2:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80048f4:	06dc      	lsls	r4, r3, #27
 80048f6:	d506      	bpl.n	8004906 <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80048f8:	6801      	ldr	r1, [r0, #0]
 80048fa:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 80048fc:	688a      	ldr	r2, [r1, #8]
 80048fe:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004902:	4322      	orrs	r2, r4
 8004904:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004906:	0699      	lsls	r1, r3, #26
 8004908:	d506      	bpl.n	8004918 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800490a:	6801      	ldr	r1, [r0, #0]
 800490c:	6c04      	ldr	r4, [r0, #64]	; 0x40
 800490e:	688a      	ldr	r2, [r1, #8]
 8004910:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004914:	4322      	orrs	r2, r4
 8004916:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004918:	065a      	lsls	r2, r3, #25
 800491a:	d510      	bpl.n	800493e <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800491c:	6801      	ldr	r1, [r0, #0]
 800491e:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8004920:	684a      	ldr	r2, [r1, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004922:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004926:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800492a:	ea42 0204 	orr.w	r2, r2, r4
 800492e:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004930:	d105      	bne.n	800493e <UART_AdvFeatureConfig+0x96>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004932:	684a      	ldr	r2, [r1, #4]
 8004934:	6c84      	ldr	r4, [r0, #72]	; 0x48
 8004936:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 800493a:	4322      	orrs	r2, r4
 800493c:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800493e:	061b      	lsls	r3, r3, #24
 8004940:	d506      	bpl.n	8004950 <UART_AdvFeatureConfig+0xa8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004942:	6802      	ldr	r2, [r0, #0]
 8004944:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 8004946:	6853      	ldr	r3, [r2, #4]
 8004948:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800494c:	430b      	orrs	r3, r1
 800494e:	6053      	str	r3, [r2, #4]
 8004950:	bd10      	pop	{r4, pc}

08004952 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004952:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004956:	9d06      	ldr	r5, [sp, #24]
 8004958:	4604      	mov	r4, r0
 800495a:	460f      	mov	r7, r1
 800495c:	4616      	mov	r6, r2
 800495e:	4698      	mov	r8, r3
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004960:	6821      	ldr	r1, [r4, #0]
 8004962:	69ca      	ldr	r2, [r1, #28]
 8004964:	ea37 0302 	bics.w	r3, r7, r2
 8004968:	bf0c      	ite	eq
 800496a:	2201      	moveq	r2, #1
 800496c:	2200      	movne	r2, #0
 800496e:	42b2      	cmp	r2, r6
 8004970:	d002      	beq.n	8004978 <UART_WaitOnFlagUntilTimeout+0x26>
          return HAL_TIMEOUT;
        }
      }
    }
  }
  return HAL_OK;
 8004972:	2000      	movs	r0, #0
}
 8004974:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 8004978:	1c68      	adds	r0, r5, #1
 800497a:	d0f2      	beq.n	8004962 <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800497c:	f7fb fe9c 	bl	80006b8 <HAL_GetTick>
 8004980:	eba0 0008 	sub.w	r0, r0, r8
 8004984:	4285      	cmp	r5, r0
 8004986:	6820      	ldr	r0, [r4, #0]
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8004988:	6803      	ldr	r3, [r0, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800498a:	d300      	bcc.n	800498e <UART_WaitOnFlagUntilTimeout+0x3c>
 800498c:	b98d      	cbnz	r5, 80049b2 <UART_WaitOnFlagUntilTimeout+0x60>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800498e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004992:	6003      	str	r3, [r0, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004994:	6883      	ldr	r3, [r0, #8]
 8004996:	f023 0301 	bic.w	r3, r3, #1
 800499a:	6083      	str	r3, [r0, #8]
        huart->gState = HAL_UART_STATE_READY;
 800499c:	2320      	movs	r3, #32
 800499e:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 80049a2:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
          __HAL_UNLOCK(huart);
 80049a6:	2300      	movs	r3, #0
          return HAL_TIMEOUT;
 80049a8:	2003      	movs	r0, #3
          __HAL_UNLOCK(huart);
 80049aa:	f884 307c 	strb.w	r3, [r4, #124]	; 0x7c
          return HAL_TIMEOUT;
 80049ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80049b2:	075a      	lsls	r2, r3, #29
 80049b4:	d5d4      	bpl.n	8004960 <UART_WaitOnFlagUntilTimeout+0xe>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80049b6:	69c3      	ldr	r3, [r0, #28]
 80049b8:	051b      	lsls	r3, r3, #20
 80049ba:	d5d1      	bpl.n	8004960 <UART_WaitOnFlagUntilTimeout+0xe>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80049bc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80049c0:	6203      	str	r3, [r0, #32]
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80049c2:	6803      	ldr	r3, [r0, #0]
 80049c4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80049c8:	6003      	str	r3, [r0, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049ca:	6883      	ldr	r3, [r0, #8]
 80049cc:	f023 0301 	bic.w	r3, r3, #1
 80049d0:	6083      	str	r3, [r0, #8]
          huart->gState = HAL_UART_STATE_READY;
 80049d2:	2320      	movs	r3, #32
 80049d4:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 80049d8:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80049dc:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 80049e0:	e7e1      	b.n	80049a6 <UART_WaitOnFlagUntilTimeout+0x54>

080049e2 <HAL_UART_Transmit>:
{
 80049e2:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80049e6:	4698      	mov	r8, r3
  if (huart->gState == HAL_UART_STATE_READY)
 80049e8:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
{
 80049ec:	4604      	mov	r4, r0
 80049ee:	460e      	mov	r6, r1
  if (huart->gState == HAL_UART_STATE_READY)
 80049f0:	2b20      	cmp	r3, #32
{
 80049f2:	4691      	mov	r9, r2
  if (huart->gState == HAL_UART_STATE_READY)
 80049f4:	d14e      	bne.n	8004a94 <HAL_UART_Transmit+0xb2>
    if ((pData == NULL) || (Size == 0U))
 80049f6:	2900      	cmp	r1, #0
 80049f8:	d04a      	beq.n	8004a90 <HAL_UART_Transmit+0xae>
 80049fa:	2a00      	cmp	r2, #0
 80049fc:	d048      	beq.n	8004a90 <HAL_UART_Transmit+0xae>
    __HAL_LOCK(huart);
 80049fe:	f890 307c 	ldrb.w	r3, [r0, #124]	; 0x7c
 8004a02:	2b01      	cmp	r3, #1
 8004a04:	d046      	beq.n	8004a94 <HAL_UART_Transmit+0xb2>
 8004a06:	2301      	movs	r3, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a08:	2500      	movs	r5, #0
    __HAL_LOCK(huart);
 8004a0a:	f880 307c 	strb.w	r3, [r0, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004a0e:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a10:	f8c0 5088 	str.w	r5, [r0, #136]	; 0x88
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004a14:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
    tickstart = HAL_GetTick();
 8004a18:	f7fb fe4e 	bl	80006b8 <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a1c:	68a3      	ldr	r3, [r4, #8]
    tickstart = HAL_GetTick();
 8004a1e:	4607      	mov	r7, r0
    huart->TxXferSize  = Size;
 8004a20:	f8a4 9054 	strh.w	r9, [r4, #84]	; 0x54
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a24:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    huart->TxXferCount = Size;
 8004a28:	f8a4 9056 	strh.w	r9, [r4, #86]	; 0x56
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a2c:	d103      	bne.n	8004a36 <HAL_UART_Transmit+0x54>
 8004a2e:	6923      	ldr	r3, [r4, #16]
 8004a30:	b90b      	cbnz	r3, 8004a36 <HAL_UART_Transmit+0x54>
 8004a32:	4635      	mov	r5, r6
      pdata8bits  = NULL;
 8004a34:	461e      	mov	r6, r3
    while (huart->TxXferCount > 0U)
 8004a36:	f8b4 2056 	ldrh.w	r2, [r4, #86]	; 0x56
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004a3a:	463b      	mov	r3, r7
 8004a3c:	f8cd 8000 	str.w	r8, [sp]
    while (huart->TxXferCount > 0U)
 8004a40:	b292      	uxth	r2, r2
 8004a42:	b952      	cbnz	r2, 8004a5a <HAL_UART_Transmit+0x78>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004a44:	2140      	movs	r1, #64	; 0x40
 8004a46:	4620      	mov	r0, r4
 8004a48:	f7ff ff83 	bl	8004952 <UART_WaitOnFlagUntilTimeout>
 8004a4c:	b958      	cbnz	r0, 8004a66 <HAL_UART_Transmit+0x84>
    huart->gState = HAL_UART_STATE_READY;
 8004a4e:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 8004a50:	f884 007c 	strb.w	r0, [r4, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_READY;
 8004a54:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
    return HAL_OK;
 8004a58:	e006      	b.n	8004a68 <HAL_UART_Transmit+0x86>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	2180      	movs	r1, #128	; 0x80
 8004a5e:	4620      	mov	r0, r4
 8004a60:	f7ff ff77 	bl	8004952 <UART_WaitOnFlagUntilTimeout>
 8004a64:	b118      	cbz	r0, 8004a6e <HAL_UART_Transmit+0x8c>
        return HAL_TIMEOUT;
 8004a66:	2003      	movs	r0, #3
}
 8004a68:	b003      	add	sp, #12
 8004a6a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004a6e:	6822      	ldr	r2, [r4, #0]
      if (pdata8bits == NULL)
 8004a70:	b95e      	cbnz	r6, 8004a8a <HAL_UART_Transmit+0xa8>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004a72:	f835 3b02 	ldrh.w	r3, [r5], #2
 8004a76:	f3c3 0308 	ubfx	r3, r3, #0, #9
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004a7a:	6293      	str	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 8004a7c:	f8b4 3056 	ldrh.w	r3, [r4, #86]	; 0x56
 8004a80:	3b01      	subs	r3, #1
 8004a82:	b29b      	uxth	r3, r3
 8004a84:	f8a4 3056 	strh.w	r3, [r4, #86]	; 0x56
 8004a88:	e7d5      	b.n	8004a36 <HAL_UART_Transmit+0x54>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004a8a:	f816 3b01 	ldrb.w	r3, [r6], #1
 8004a8e:	e7f4      	b.n	8004a7a <HAL_UART_Transmit+0x98>
      return  HAL_ERROR;
 8004a90:	2001      	movs	r0, #1
 8004a92:	e7e9      	b.n	8004a68 <HAL_UART_Transmit+0x86>
    return HAL_BUSY;
 8004a94:	2002      	movs	r0, #2
 8004a96:	e7e7      	b.n	8004a68 <HAL_UART_Transmit+0x86>

08004a98 <UART_CheckIdleState>:
{
 8004a98:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a9a:	2600      	movs	r6, #0
{
 8004a9c:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a9e:	f8c0 6088 	str.w	r6, [r0, #136]	; 0x88
  tickstart = HAL_GetTick();
 8004aa2:	f7fb fe09 	bl	80006b8 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004aa6:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8004aa8:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	071a      	lsls	r2, r3, #28
 8004aae:	d417      	bmi.n	8004ae0 <UART_CheckIdleState+0x48>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004ab0:	6823      	ldr	r3, [r4, #0]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	075b      	lsls	r3, r3, #29
 8004ab6:	d50a      	bpl.n	8004ace <UART_CheckIdleState+0x36>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004ab8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004abc:	2200      	movs	r2, #0
 8004abe:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004ac2:	4620      	mov	r0, r4
 8004ac4:	9300      	str	r3, [sp, #0]
 8004ac6:	462b      	mov	r3, r5
 8004ac8:	f7ff ff43 	bl	8004952 <UART_WaitOnFlagUntilTimeout>
 8004acc:	b9a0      	cbnz	r0, 8004af8 <UART_CheckIdleState+0x60>
  huart->gState = HAL_UART_STATE_READY;
 8004ace:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 8004ad0:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8004ad2:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
  __HAL_UNLOCK(huart);
 8004ad6:	f884 007c 	strb.w	r0, [r4, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004ada:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  return HAL_OK;
 8004ade:	e00c      	b.n	8004afa <UART_CheckIdleState+0x62>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004ae0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004ae4:	4632      	mov	r2, r6
 8004ae6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004aea:	9300      	str	r3, [sp, #0]
 8004aec:	4603      	mov	r3, r0
 8004aee:	4620      	mov	r0, r4
 8004af0:	f7ff ff2f 	bl	8004952 <UART_WaitOnFlagUntilTimeout>
 8004af4:	2800      	cmp	r0, #0
 8004af6:	d0db      	beq.n	8004ab0 <UART_CheckIdleState+0x18>
      return HAL_TIMEOUT;
 8004af8:	2003      	movs	r0, #3
}
 8004afa:	b002      	add	sp, #8
 8004afc:	bd70      	pop	{r4, r5, r6, pc}

08004afe <HAL_UART_Init>:
{
 8004afe:	b510      	push	{r4, lr}
  if (huart == NULL)
 8004b00:	4604      	mov	r4, r0
 8004b02:	b350      	cbz	r0, 8004b5a <HAL_UART_Init+0x5c>
  if (huart->gState == HAL_UART_STATE_RESET)
 8004b04:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
 8004b08:	b91b      	cbnz	r3, 8004b12 <HAL_UART_Init+0x14>
    huart->Lock = HAL_UNLOCKED;
 8004b0a:	f880 307c 	strb.w	r3, [r0, #124]	; 0x7c
    HAL_UART_MspInit(huart);
 8004b0e:	f002 f9fb 	bl	8006f08 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8004b12:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8004b14:	2324      	movs	r3, #36	; 0x24
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004b16:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_BUSY;
 8004b18:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
  __HAL_UART_DISABLE(huart);
 8004b1c:	6813      	ldr	r3, [r2, #0]
 8004b1e:	f023 0301 	bic.w	r3, r3, #1
 8004b22:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004b24:	f7fe fe88 	bl	8003838 <UART_SetConfig>
 8004b28:	2801      	cmp	r0, #1
 8004b2a:	d016      	beq.n	8004b5a <HAL_UART_Init+0x5c>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004b2c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8004b2e:	b113      	cbz	r3, 8004b36 <HAL_UART_Init+0x38>
    UART_AdvFeatureConfig(huart);
 8004b30:	4620      	mov	r0, r4
 8004b32:	f7ff feb9 	bl	80048a8 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004b36:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 8004b38:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004b3a:	685a      	ldr	r2, [r3, #4]
 8004b3c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004b40:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004b42:	689a      	ldr	r2, [r3, #8]
 8004b44:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004b48:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8004b4a:	681a      	ldr	r2, [r3, #0]
 8004b4c:	f042 0201 	orr.w	r2, r2, #1
}
 8004b50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  __HAL_UART_ENABLE(huart);
 8004b54:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8004b56:	f7ff bf9f 	b.w	8004a98 <UART_CheckIdleState>
}
 8004b5a:	2001      	movs	r0, #1
 8004b5c:	bd10      	pop	{r4, pc}

08004b5e <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004b5e:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 8004b60:	2203      	movs	r2, #3
 8004b62:	2301      	movs	r3, #1
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 8004b64:	2104      	movs	r1, #4
 8004b66:	2402      	movs	r4, #2
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 8004b68:	f88d 2003 	strb.w	r2, [sp, #3]
 8004b6c:	2207      	movs	r2, #7
 8004b6e:	f88d 3000 	strb.w	r3, [sp]
 8004b72:	f88d 2004 	strb.w	r2, [sp, #4]
 8004b76:	2200      	movs	r2, #0
 8004b78:	f88d 3001 	strb.w	r3, [sp, #1]
 8004b7c:	f88d 2006 	strb.w	r2, [sp, #6]
 8004b80:	f88d 2007 	strb.w	r2, [sp, #7]
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 8004b84:	2208      	movs	r2, #8
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 8004b86:	f88d 3002 	strb.w	r3, [sp, #2]
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 8004b8a:	f88d 2008 	strb.w	r2, [sp, #8]
 8004b8e:	f88d 200c 	strb.w	r2, [sp, #12]

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004b92:	6e42      	ldr	r2, [r0, #100]	; 0x64
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 8004b94:	f88d 3005 	strb.w	r3, [sp, #5]
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 8004b98:	f88d 1009 	strb.w	r1, [sp, #9]
 8004b9c:	f88d 400a 	strb.w	r4, [sp, #10]
 8004ba0:	f88d 100b 	strb.w	r1, [sp, #11]
 8004ba4:	f88d 300d 	strb.w	r3, [sp, #13]
 8004ba8:	f88d 300e 	strb.w	r3, [sp, #14]
 8004bac:	f88d 300f 	strb.w	r3, [sp, #15]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004bb0:	b92a      	cbnz	r2, 8004bbe <UARTEx_SetNbDataToProcess+0x60>
  {
    huart->NbTxDataToProcess = 1U;
 8004bb2:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 8004bb6:	f8a0 3068 	strh.w	r3, [r0, #104]	; 0x68
  }
}
 8004bba:	b004      	add	sp, #16
 8004bbc:	bd10      	pop	{r4, pc}
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004bbe:	6802      	ldr	r2, [r0, #0]
 8004bc0:	6893      	ldr	r3, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004bc2:	6891      	ldr	r1, [r2, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 8004bc4:	aa04      	add	r2, sp, #16
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 8004bc6:	f3c3 6342 	ubfx	r3, r3, #25, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 8004bca:	eb02 7151 	add.w	r1, r2, r1, lsr #29
 8004bce:	f811 2c10 	ldrb.w	r2, [r1, #-16]
 8004bd2:	f811 1c08 	ldrb.w	r1, [r1, #-8]
 8004bd6:	00d2      	lsls	r2, r2, #3
 8004bd8:	fb92 f2f1 	sdiv	r2, r2, r1
 8004bdc:	f8a0 206a 	strh.w	r2, [r0, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 8004be0:	aa04      	add	r2, sp, #16
 8004be2:	4413      	add	r3, r2
 8004be4:	f813 2c10 	ldrb.w	r2, [r3, #-16]
 8004be8:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 8004bec:	00d2      	lsls	r2, r2, #3
 8004bee:	fb92 f3f3 	sdiv	r3, r2, r3
 8004bf2:	e7e0      	b.n	8004bb6 <UARTEx_SetNbDataToProcess+0x58>

08004bf4 <HAL_UARTEx_DisableFifoMode>:
  __HAL_LOCK(huart);
 8004bf4:	f890 307c 	ldrb.w	r3, [r0, #124]	; 0x7c
 8004bf8:	2b01      	cmp	r3, #1
 8004bfa:	d014      	beq.n	8004c26 <HAL_UARTEx_DisableFifoMode+0x32>
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004bfc:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8004bfe:	2324      	movs	r3, #36	; 0x24
 8004c00:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004c04:	6811      	ldr	r1, [r2, #0]
  __HAL_UART_DISABLE(huart);
 8004c06:	6813      	ldr	r3, [r2, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004c08:	f021 5100 	bic.w	r1, r1, #536870912	; 0x20000000
  __HAL_UART_DISABLE(huart);
 8004c0c:	f023 0301 	bic.w	r3, r3, #1
 8004c10:	6013      	str	r3, [r2, #0]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004c12:	2300      	movs	r3, #0
 8004c14:	6643      	str	r3, [r0, #100]	; 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004c16:	6011      	str	r1, [r2, #0]
  huart->gState = HAL_UART_STATE_READY;
 8004c18:	2220      	movs	r2, #32
  __HAL_UNLOCK(huart);
 8004c1a:	f880 307c 	strb.w	r3, [r0, #124]	; 0x7c
  huart->gState = HAL_UART_STATE_READY;
 8004c1e:	f8c0 2080 	str.w	r2, [r0, #128]	; 0x80
  return HAL_OK;
 8004c22:	4618      	mov	r0, r3
 8004c24:	4770      	bx	lr
  __HAL_LOCK(huart);
 8004c26:	2002      	movs	r0, #2
}
 8004c28:	4770      	bx	lr

08004c2a <HAL_UARTEx_SetTxFifoThreshold>:
{
 8004c2a:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 8004c2c:	f890 307c 	ldrb.w	r3, [r0, #124]	; 0x7c
{
 8004c30:	4604      	mov	r4, r0
  __HAL_LOCK(huart);
 8004c32:	2b01      	cmp	r3, #1
 8004c34:	d01b      	beq.n	8004c6e <HAL_UARTEx_SetTxFifoThreshold+0x44>
 8004c36:	2301      	movs	r3, #1
 8004c38:	f880 307c 	strb.w	r3, [r0, #124]	; 0x7c
  huart->gState = HAL_UART_STATE_BUSY;
 8004c3c:	2324      	movs	r3, #36	; 0x24
 8004c3e:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004c42:	6803      	ldr	r3, [r0, #0]
 8004c44:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8004c46:	681a      	ldr	r2, [r3, #0]
 8004c48:	f022 0201 	bic.w	r2, r2, #1
 8004c4c:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004c4e:	689a      	ldr	r2, [r3, #8]
 8004c50:	f022 4260 	bic.w	r2, r2, #3758096384	; 0xe0000000
 8004c54:	4311      	orrs	r1, r2
 8004c56:	6099      	str	r1, [r3, #8]
  UARTEx_SetNbDataToProcess(huart);
 8004c58:	f7ff ff81 	bl	8004b5e <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004c5c:	6803      	ldr	r3, [r0, #0]
 8004c5e:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8004c60:	2320      	movs	r3, #32
 8004c62:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
  __HAL_UNLOCK(huart);
 8004c66:	2000      	movs	r0, #0
 8004c68:	f884 007c 	strb.w	r0, [r4, #124]	; 0x7c
  return HAL_OK;
 8004c6c:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 8004c6e:	2002      	movs	r0, #2
}
 8004c70:	bd38      	pop	{r3, r4, r5, pc}

08004c72 <HAL_UARTEx_SetRxFifoThreshold>:
{
 8004c72:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 8004c74:	f890 307c 	ldrb.w	r3, [r0, #124]	; 0x7c
{
 8004c78:	4604      	mov	r4, r0
  __HAL_LOCK(huart);
 8004c7a:	2b01      	cmp	r3, #1
 8004c7c:	d01b      	beq.n	8004cb6 <HAL_UARTEx_SetRxFifoThreshold+0x44>
 8004c7e:	2301      	movs	r3, #1
 8004c80:	f880 307c 	strb.w	r3, [r0, #124]	; 0x7c
  huart->gState = HAL_UART_STATE_BUSY;
 8004c84:	2324      	movs	r3, #36	; 0x24
 8004c86:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004c8a:	6803      	ldr	r3, [r0, #0]
 8004c8c:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8004c8e:	681a      	ldr	r2, [r3, #0]
 8004c90:	f022 0201 	bic.w	r2, r2, #1
 8004c94:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004c96:	689a      	ldr	r2, [r3, #8]
 8004c98:	f022 6260 	bic.w	r2, r2, #234881024	; 0xe000000
 8004c9c:	4311      	orrs	r1, r2
 8004c9e:	6099      	str	r1, [r3, #8]
  UARTEx_SetNbDataToProcess(huart);
 8004ca0:	f7ff ff5d 	bl	8004b5e <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004ca4:	6803      	ldr	r3, [r0, #0]
 8004ca6:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8004ca8:	2320      	movs	r3, #32
 8004caa:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
  __HAL_UNLOCK(huart);
 8004cae:	2000      	movs	r0, #0
 8004cb0:	f884 007c 	strb.w	r0, [r4, #124]	; 0x7c
  return HAL_OK;
 8004cb4:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 8004cb6:	2002      	movs	r0, #2
}
 8004cb8:	bd38      	pop	{r3, r4, r5, pc}
	...

08004cbc <SDMMC_GetCmdResp2>:
static uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8004cbc:	4b12      	ldr	r3, [pc, #72]	; (8004d08 <SDMMC_GetCmdResp2+0x4c>)
 8004cbe:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	fbb3 f2f2 	udiv	r2, r3, r2
 8004cc8:	f241 3388 	movw	r3, #5000	; 0x1388
 8004ccc:	4353      	muls	r3, r2

  do
  {
    if (count-- == 0U)
 8004cce:	f113 33ff 	adds.w	r3, r3, #4294967295
 8004cd2:	d315      	bcc.n	8004d00 <SDMMC_GetCmdResp2+0x44>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    sta_reg = SDMMCx->STA;
 8004cd4:	6b42      	ldr	r2, [r0, #52]	; 0x34
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8004cd6:	f012 0f45 	tst.w	r2, #69	; 0x45
 8004cda:	d0f8      	beq.n	8004cce <SDMMC_GetCmdResp2+0x12>
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8004cdc:	0492      	lsls	r2, r2, #18
 8004cde:	d4f6      	bmi.n	8004cce <SDMMC_GetCmdResp2+0x12>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8004ce0:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8004ce2:	075b      	lsls	r3, r3, #29
 8004ce4:	d503      	bpl.n	8004cee <SDMMC_GetCmdResp2+0x32>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8004ce6:	2304      	movs	r3, #4

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8004ce8:	6383      	str	r3, [r0, #56]	; 0x38
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
  }

  return SDMMC_ERROR_NONE;
}
 8004cea:	4618      	mov	r0, r3
 8004cec:	4770      	bx	lr
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8004cee:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8004cf0:	f013 0301 	ands.w	r3, r3, #1
 8004cf4:	d001      	beq.n	8004cfa <SDMMC_GetCmdResp2+0x3e>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8004cf6:	2301      	movs	r3, #1
 8004cf8:	e7f6      	b.n	8004ce8 <SDMMC_GetCmdResp2+0x2c>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8004cfa:	4a04      	ldr	r2, [pc, #16]	; (8004d0c <SDMMC_GetCmdResp2+0x50>)
 8004cfc:	6382      	str	r2, [r0, #56]	; 0x38
 8004cfe:	e7f4      	b.n	8004cea <SDMMC_GetCmdResp2+0x2e>
      return SDMMC_ERROR_TIMEOUT;
 8004d00:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8004d04:	e7f1      	b.n	8004cea <SDMMC_GetCmdResp2+0x2e>
 8004d06:	bf00      	nop
 8004d08:	2000000c 	.word	0x2000000c
 8004d0c:	002000c5 	.word	0x002000c5

08004d10 <SDMMC_GetCmdResp3>:
static uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8004d10:	4b0f      	ldr	r3, [pc, #60]	; (8004d50 <SDMMC_GetCmdResp3+0x40>)
 8004d12:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	fbb3 f2f2 	udiv	r2, r3, r2
 8004d1c:	f241 3388 	movw	r3, #5000	; 0x1388
 8004d20:	4353      	muls	r3, r2

  do
  {
    if (count-- == 0U)
 8004d22:	f113 33ff 	adds.w	r3, r3, #4294967295
 8004d26:	d310      	bcc.n	8004d4a <SDMMC_GetCmdResp3+0x3a>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    sta_reg = SDMMCx->STA;
 8004d28:	6b42      	ldr	r2, [r0, #52]	; 0x34
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8004d2a:	f012 0f45 	tst.w	r2, #69	; 0x45
 8004d2e:	d0f8      	beq.n	8004d22 <SDMMC_GetCmdResp3+0x12>
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8004d30:	0492      	lsls	r2, r2, #18
 8004d32:	d4f6      	bmi.n	8004d22 <SDMMC_GetCmdResp3+0x12>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8004d34:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8004d36:	f013 0304 	ands.w	r3, r3, #4
 8004d3a:	d003      	beq.n	8004d44 <SDMMC_GetCmdResp3+0x34>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8004d3c:	2304      	movs	r3, #4
 8004d3e:	6383      	str	r3, [r0, #56]	; 0x38
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
  }

  return SDMMC_ERROR_NONE;
 8004d40:	4618      	mov	r0, r3
 8004d42:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8004d44:	4a03      	ldr	r2, [pc, #12]	; (8004d54 <SDMMC_GetCmdResp3+0x44>)
 8004d46:	6382      	str	r2, [r0, #56]	; 0x38
 8004d48:	e7fa      	b.n	8004d40 <SDMMC_GetCmdResp3+0x30>
      return SDMMC_ERROR_TIMEOUT;
 8004d4a:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
}
 8004d4e:	4770      	bx	lr
 8004d50:	2000000c 	.word	0x2000000c
 8004d54:	002000c5 	.word	0x002000c5

08004d58 <SDMMC_GetCmdResp1>:
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8004d58:	4b44      	ldr	r3, [pc, #272]	; (8004e6c <SDMMC_GetCmdResp1+0x114>)
{
 8004d5a:	b510      	push	{r4, lr}
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f44f 54fa 	mov.w	r4, #8000	; 0x1f40
 8004d62:	fbb3 f3f4 	udiv	r3, r3, r4
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
 8004d66:	4c42      	ldr	r4, [pc, #264]	; (8004e70 <SDMMC_GetCmdResp1+0x118>)
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8004d68:	435a      	muls	r2, r3
    if (count-- == 0U)
 8004d6a:	2a00      	cmp	r2, #0
 8004d6c:	d049      	beq.n	8004e02 <SDMMC_GetCmdResp1+0xaa>
    sta_reg = SDMMCx->STA;
 8004d6e:	6b43      	ldr	r3, [r0, #52]	; 0x34
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8004d70:	4223      	tst	r3, r4
 8004d72:	d008      	beq.n	8004d86 <SDMMC_GetCmdResp1+0x2e>
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
 8004d74:	049b      	lsls	r3, r3, #18
 8004d76:	d406      	bmi.n	8004d86 <SDMMC_GetCmdResp1+0x2e>
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8004d78:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8004d7a:	075b      	lsls	r3, r3, #29
 8004d7c:	d505      	bpl.n	8004d8a <SDMMC_GetCmdResp1+0x32>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8004d7e:	2304      	movs	r3, #4
 8004d80:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8004d82:	4618      	mov	r0, r3
 8004d84:	bd10      	pop	{r4, pc}
 8004d86:	3a01      	subs	r2, #1
 8004d88:	e7ef      	b.n	8004d6a <SDMMC_GetCmdResp1+0x12>
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8004d8a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8004d8c:	07dc      	lsls	r4, r3, #31
 8004d8e:	d503      	bpl.n	8004d98 <SDMMC_GetCmdResp1+0x40>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8004d90:	2301      	movs	r3, #1
 8004d92:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8004d94:	2001      	movs	r0, #1
 8004d96:	bd10      	pop	{r4, pc}
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8004d98:	4b36      	ldr	r3, [pc, #216]	; (8004e74 <SDMMC_GetCmdResp1+0x11c>)
 8004d9a:	6383      	str	r3, [r0, #56]	; 0x38
  return (uint8_t)(SDMMCx->RESPCMD);
 8004d9c:	6903      	ldr	r3, [r0, #16]
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8004d9e:	b2db      	uxtb	r3, r3
 8004da0:	4299      	cmp	r1, r3
 8004da2:	d1f7      	bne.n	8004d94 <SDMMC_GetCmdResp1+0x3c>
  return (*(__IO uint32_t *) tmp);
 8004da4:	6943      	ldr	r3, [r0, #20]
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8004da6:	4834      	ldr	r0, [pc, #208]	; (8004e78 <SDMMC_GetCmdResp1+0x120>)
 8004da8:	4018      	ands	r0, r3
 8004daa:	2800      	cmp	r0, #0
 8004dac:	d05c      	beq.n	8004e68 <SDMMC_GetCmdResp1+0x110>
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	db2a      	blt.n	8004e08 <SDMMC_GetCmdResp1+0xb0>
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8004db2:	005a      	lsls	r2, r3, #1
 8004db4:	d42b      	bmi.n	8004e0e <SDMMC_GetCmdResp1+0xb6>
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8004db6:	009c      	lsls	r4, r3, #2
 8004db8:	d42b      	bmi.n	8004e12 <SDMMC_GetCmdResp1+0xba>
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8004dba:	00d9      	lsls	r1, r3, #3
 8004dbc:	d42b      	bmi.n	8004e16 <SDMMC_GetCmdResp1+0xbe>
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8004dbe:	011a      	lsls	r2, r3, #4
 8004dc0:	d42c      	bmi.n	8004e1c <SDMMC_GetCmdResp1+0xc4>
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8004dc2:	015c      	lsls	r4, r3, #5
 8004dc4:	d42d      	bmi.n	8004e22 <SDMMC_GetCmdResp1+0xca>
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8004dc6:	01d9      	lsls	r1, r3, #7
 8004dc8:	d42e      	bmi.n	8004e28 <SDMMC_GetCmdResp1+0xd0>
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8004dca:	021a      	lsls	r2, r3, #8
 8004dcc:	d42f      	bmi.n	8004e2e <SDMMC_GetCmdResp1+0xd6>
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8004dce:	025c      	lsls	r4, r3, #9
 8004dd0:	d430      	bmi.n	8004e34 <SDMMC_GetCmdResp1+0xdc>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8004dd2:	0299      	lsls	r1, r3, #10
 8004dd4:	d431      	bmi.n	8004e3a <SDMMC_GetCmdResp1+0xe2>
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8004dd6:	02da      	lsls	r2, r3, #11
 8004dd8:	d432      	bmi.n	8004e40 <SDMMC_GetCmdResp1+0xe8>
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8004dda:	035c      	lsls	r4, r3, #13
 8004ddc:	d433      	bmi.n	8004e46 <SDMMC_GetCmdResp1+0xee>
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8004dde:	0399      	lsls	r1, r3, #14
 8004de0:	d434      	bmi.n	8004e4c <SDMMC_GetCmdResp1+0xf4>
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8004de2:	03da      	lsls	r2, r3, #15
 8004de4:	d435      	bmi.n	8004e52 <SDMMC_GetCmdResp1+0xfa>
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8004de6:	041c      	lsls	r4, r3, #16
 8004de8:	d436      	bmi.n	8004e58 <SDMMC_GetCmdResp1+0x100>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8004dea:	0459      	lsls	r1, r3, #17
 8004dec:	d437      	bmi.n	8004e5e <SDMMC_GetCmdResp1+0x106>
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8004dee:	049a      	lsls	r2, r3, #18
 8004df0:	d438      	bmi.n	8004e64 <SDMMC_GetCmdResp1+0x10c>
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8004df2:	f013 0f08 	tst.w	r3, #8
 8004df6:	bf0c      	ite	eq
 8004df8:	f44f 3080 	moveq.w	r0, #65536	; 0x10000
 8004dfc:	f44f 0000 	movne.w	r0, #8388608	; 0x800000
 8004e00:	bd10      	pop	{r4, pc}
      return SDMMC_ERROR_TIMEOUT;
 8004e02:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8004e06:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8004e08:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 8004e0c:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8004e0e:	2040      	movs	r0, #64	; 0x40
 8004e10:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8004e12:	2080      	movs	r0, #128	; 0x80
 8004e14:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8004e16:	f44f 7080 	mov.w	r0, #256	; 0x100
 8004e1a:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8004e1c:	f44f 7000 	mov.w	r0, #512	; 0x200
 8004e20:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8004e22:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8004e26:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8004e28:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8004e2c:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_COM_CRC_FAILED;
 8004e2e:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8004e32:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_ILLEGAL_CMD;
 8004e34:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8004e38:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8004e3a:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8004e3e:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_CC_ERR;
 8004e40:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8004e44:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8004e46:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8004e4a:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8004e4c:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8004e50:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8004e52:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8004e56:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8004e58:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8004e5c:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8004e5e:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8004e62:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_ERASE_RESET;
 8004e64:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
}
 8004e68:	bd10      	pop	{r4, pc}
 8004e6a:	bf00      	nop
 8004e6c:	2000000c 	.word	0x2000000c
 8004e70:	00200045 	.word	0x00200045
 8004e74:	002000c5 	.word	0x002000c5
 8004e78:	fdffe008 	.word	0xfdffe008

08004e7c <SDMMC_Init>:
{
 8004e7c:	b084      	sub	sp, #16
 8004e7e:	b510      	push	{r4, lr}
 8004e80:	ac03      	add	r4, sp, #12
 8004e82:	e884 000e 	stmia.w	r4, {r1, r2, r3}
  tmpreg |= (Init.ClockEdge           |\
 8004e86:	9a04      	ldr	r2, [sp, #16]
 8004e88:	9b03      	ldr	r3, [sp, #12]
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 8004e8a:	6841      	ldr	r1, [r0, #4]
  tmpreg |= (Init.ClockEdge           |\
 8004e8c:	4313      	orrs	r3, r2
             Init.ClockPowerSave      |\
 8004e8e:	9a05      	ldr	r2, [sp, #20]
 8004e90:	4313      	orrs	r3, r2
             Init.BusWide             |\
 8004e92:	9a06      	ldr	r2, [sp, #24]
 8004e94:	4313      	orrs	r3, r2
             Init.HardwareFlowControl |\
 8004e96:	9a07      	ldr	r2, [sp, #28]
 8004e98:	4313      	orrs	r3, r2
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 8004e9a:	4a04      	ldr	r2, [pc, #16]	; (8004eac <SDMMC_Init+0x30>)
 8004e9c:	400a      	ands	r2, r1
}
 8004e9e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 8004ea2:	4313      	orrs	r3, r2
}
 8004ea4:	b004      	add	sp, #16
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 8004ea6:	6043      	str	r3, [r0, #4]
}
 8004ea8:	2000      	movs	r0, #0
 8004eaa:	4770      	bx	lr
 8004eac:	ffc02c00 	.word	0xffc02c00

08004eb0 <SDMMC_ReadFIFO>:
 8004eb0:	f8d0 0080 	ldr.w	r0, [r0, #128]	; 0x80
 8004eb4:	4770      	bx	lr

08004eb6 <SDMMC_WriteFIFO>:
  SDMMCx->FIFO = *pWriteData;
 8004eb6:	680b      	ldr	r3, [r1, #0]
 8004eb8:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
}
 8004ebc:	2000      	movs	r0, #0
 8004ebe:	4770      	bx	lr

08004ec0 <SDMMC_PowerState_ON>:
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 8004ec0:	6803      	ldr	r3, [r0, #0]
 8004ec2:	f043 0303 	orr.w	r3, r3, #3
 8004ec6:	6003      	str	r3, [r0, #0]
}
 8004ec8:	2000      	movs	r0, #0
 8004eca:	4770      	bx	lr

08004ecc <SDMMC_GetPowerState>:
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 8004ecc:	6800      	ldr	r0, [r0, #0]
}
 8004ece:	f000 0003 	and.w	r0, r0, #3
 8004ed2:	4770      	bx	lr

08004ed4 <SDMMC_SendCommand>:
  SDMMCx->ARG = Command->Argument;
 8004ed4:	680b      	ldr	r3, [r1, #0]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8004ed6:	688a      	ldr	r2, [r1, #8]
{
 8004ed8:	b510      	push	{r4, lr}
  SDMMCx->ARG = Command->Argument;
 8004eda:	6083      	str	r3, [r0, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8004edc:	684b      	ldr	r3, [r1, #4]
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8004ede:	68c4      	ldr	r4, [r0, #12]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8004ee0:	4313      	orrs	r3, r2
                       Command->Response         |\
 8004ee2:	68ca      	ldr	r2, [r1, #12]
 8004ee4:	4313      	orrs	r3, r2
                       Command->WaitForInterrupt |\
 8004ee6:	690a      	ldr	r2, [r1, #16]
 8004ee8:	4313      	orrs	r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8004eea:	4a03      	ldr	r2, [pc, #12]	; (8004ef8 <SDMMC_SendCommand+0x24>)
 8004eec:	4022      	ands	r2, r4
 8004eee:	4313      	orrs	r3, r2
 8004ef0:	60c3      	str	r3, [r0, #12]
}
 8004ef2:	2000      	movs	r0, #0
 8004ef4:	bd10      	pop	{r4, pc}
 8004ef6:	bf00      	nop
 8004ef8:	fffee0c0 	.word	0xfffee0c0

08004efc <SDMMC_GetResponse>:
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 8004efc:	3014      	adds	r0, #20
  return (*(__IO uint32_t *) tmp);
 8004efe:	5840      	ldr	r0, [r0, r1]
}
 8004f00:	4770      	bx	lr

08004f02 <SDMMC_ConfigData>:
  SDMMCx->DTIMER = Data->DataTimeOut;
 8004f02:	680b      	ldr	r3, [r1, #0]
{
 8004f04:	b510      	push	{r4, lr}
  SDMMCx->DTIMER = Data->DataTimeOut;
 8004f06:	6243      	str	r3, [r0, #36]	; 0x24
  SDMMCx->DLEN = Data->DataLength;
 8004f08:	684b      	ldr	r3, [r1, #4]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8004f0a:	68cc      	ldr	r4, [r1, #12]
  SDMMCx->DLEN = Data->DataLength;
 8004f0c:	6283      	str	r3, [r0, #40]	; 0x28
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8004f0e:	688b      	ldr	r3, [r1, #8]
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8004f10:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8004f12:	4323      	orrs	r3, r4
                       Data->TransferDir   |\
 8004f14:	690c      	ldr	r4, [r1, #16]
                       Data->TransferMode  |\
 8004f16:	6949      	ldr	r1, [r1, #20]
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8004f18:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
                       Data->TransferDir   |\
 8004f1c:	4323      	orrs	r3, r4
                       Data->TransferMode  |\
 8004f1e:	430b      	orrs	r3, r1
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8004f20:	4313      	orrs	r3, r2
 8004f22:	62c3      	str	r3, [r0, #44]	; 0x2c
}
 8004f24:	2000      	movs	r0, #0
 8004f26:	bd10      	pop	{r4, pc}

08004f28 <SDMMC_CmdBlockLength>:
{
 8004f28:	b530      	push	{r4, r5, lr}
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8004f2a:	f44f 7380 	mov.w	r3, #256	; 0x100
{
 8004f2e:	b087      	sub	sp, #28
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8004f30:	2410      	movs	r4, #16
{
 8004f32:	4605      	mov	r5, r0
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8004f34:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004f36:	2300      	movs	r3, #0
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8004f38:	9101      	str	r1, [sp, #4]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8004f3a:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004f3c:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8004f3e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8004f42:	9402      	str	r4, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8004f44:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8004f46:	f7ff ffc5 	bl	8004ed4 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 8004f4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f4e:	4621      	mov	r1, r4
 8004f50:	4628      	mov	r0, r5
 8004f52:	f7ff ff01 	bl	8004d58 <SDMMC_GetCmdResp1>
}
 8004f56:	b007      	add	sp, #28
 8004f58:	bd30      	pop	{r4, r5, pc}

08004f5a <SDMMC_CmdReadSingleBlock>:
{
 8004f5a:	b530      	push	{r4, r5, lr}
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8004f5c:	f44f 7380 	mov.w	r3, #256	; 0x100
{
 8004f60:	b087      	sub	sp, #28
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8004f62:	2411      	movs	r4, #17
{
 8004f64:	4605      	mov	r5, r0
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8004f66:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004f68:	2300      	movs	r3, #0
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8004f6a:	9101      	str	r1, [sp, #4]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8004f6c:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004f6e:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8004f70:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8004f74:	9402      	str	r4, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8004f76:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8004f78:	f7ff ffac 	bl	8004ed4 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8004f7c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f80:	4621      	mov	r1, r4
 8004f82:	4628      	mov	r0, r5
 8004f84:	f7ff fee8 	bl	8004d58 <SDMMC_GetCmdResp1>
}
 8004f88:	b007      	add	sp, #28
 8004f8a:	bd30      	pop	{r4, r5, pc}

08004f8c <SDMMC_CmdReadMultiBlock>:
{
 8004f8c:	b530      	push	{r4, r5, lr}
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8004f8e:	f44f 7380 	mov.w	r3, #256	; 0x100
{
 8004f92:	b087      	sub	sp, #28
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8004f94:	2412      	movs	r4, #18
{
 8004f96:	4605      	mov	r5, r0
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8004f98:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004f9a:	2300      	movs	r3, #0
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8004f9c:	9101      	str	r1, [sp, #4]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8004f9e:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004fa0:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8004fa2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8004fa6:	9402      	str	r4, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8004fa8:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8004faa:	f7ff ff93 	bl	8004ed4 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8004fae:	f241 3288 	movw	r2, #5000	; 0x1388
 8004fb2:	4621      	mov	r1, r4
 8004fb4:	4628      	mov	r0, r5
 8004fb6:	f7ff fecf 	bl	8004d58 <SDMMC_GetCmdResp1>
}
 8004fba:	b007      	add	sp, #28
 8004fbc:	bd30      	pop	{r4, r5, pc}

08004fbe <SDMMC_CmdWriteSingleBlock>:
{
 8004fbe:	b530      	push	{r4, r5, lr}
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8004fc0:	f44f 7380 	mov.w	r3, #256	; 0x100
{
 8004fc4:	b087      	sub	sp, #28
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8004fc6:	2418      	movs	r4, #24
{
 8004fc8:	4605      	mov	r5, r0
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8004fca:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004fcc:	2300      	movs	r3, #0
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8004fce:	9101      	str	r1, [sp, #4]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8004fd0:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004fd2:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8004fd4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8004fd8:	9402      	str	r4, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8004fda:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8004fdc:	f7ff ff7a 	bl	8004ed4 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8004fe0:	f241 3288 	movw	r2, #5000	; 0x1388
 8004fe4:	4621      	mov	r1, r4
 8004fe6:	4628      	mov	r0, r5
 8004fe8:	f7ff feb6 	bl	8004d58 <SDMMC_GetCmdResp1>
}
 8004fec:	b007      	add	sp, #28
 8004fee:	bd30      	pop	{r4, r5, pc}

08004ff0 <SDMMC_CmdWriteMultiBlock>:
{
 8004ff0:	b530      	push	{r4, r5, lr}
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8004ff2:	f44f 7380 	mov.w	r3, #256	; 0x100
{
 8004ff6:	b087      	sub	sp, #28
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8004ff8:	2419      	movs	r4, #25
{
 8004ffa:	4605      	mov	r5, r0
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8004ffc:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004ffe:	2300      	movs	r3, #0
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8005000:	9101      	str	r1, [sp, #4]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8005002:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8005004:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8005006:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800500a:	9402      	str	r4, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800500c:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800500e:	f7ff ff61 	bl	8004ed4 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8005012:	f241 3288 	movw	r2, #5000	; 0x1388
 8005016:	4621      	mov	r1, r4
 8005018:	4628      	mov	r0, r5
 800501a:	f7ff fe9d 	bl	8004d58 <SDMMC_GetCmdResp1>
}
 800501e:	b007      	add	sp, #28
 8005020:	bd30      	pop	{r4, r5, pc}
	...

08005024 <SDMMC_CmdStopTransfer>:
{
 8005024:	b530      	push	{r4, r5, lr}
  sdmmc_cmdinit.Argument         = 0U;
 8005026:	2300      	movs	r3, #0
{
 8005028:	b087      	sub	sp, #28
 800502a:	4604      	mov	r4, r0
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800502c:	250c      	movs	r5, #12
  sdmmc_cmdinit.Argument         = 0U;
 800502e:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8005030:	f44f 7280 	mov.w	r2, #256	; 0x100
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8005034:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8005036:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800503a:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800503c:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800503e:	9305      	str	r3, [sp, #20]
  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 8005040:	68c3      	ldr	r3, [r0, #12]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8005042:	9502      	str	r5, [sp, #8]
  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 8005044:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005048:	60c3      	str	r3, [r0, #12]
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 800504a:	68c3      	ldr	r3, [r0, #12]
 800504c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005050:	60c3      	str	r3, [r0, #12]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8005052:	f7ff ff3f 	bl	8004ed4 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 8005056:	4a07      	ldr	r2, [pc, #28]	; (8005074 <SDMMC_CmdStopTransfer+0x50>)
 8005058:	4629      	mov	r1, r5
 800505a:	4620      	mov	r0, r4
 800505c:	f7ff fe7c 	bl	8004d58 <SDMMC_GetCmdResp1>
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 8005060:	68e3      	ldr	r3, [r4, #12]
}
 8005062:	f1b0 7f00 	cmp.w	r0, #33554432	; 0x2000000
 8005066:	bf08      	it	eq
 8005068:	2000      	moveq	r0, #0
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800506a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800506e:	60e3      	str	r3, [r4, #12]
}
 8005070:	b007      	add	sp, #28
 8005072:	bd30      	pop	{r4, r5, pc}
 8005074:	05f5e100 	.word	0x05f5e100

08005078 <SDMMC_CmdSelDesel>:
{
 8005078:	b530      	push	{r4, r5, lr}
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800507a:	f44f 7380 	mov.w	r3, #256	; 0x100
{
 800507e:	b087      	sub	sp, #28
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8005080:	2407      	movs	r4, #7
{
 8005082:	4605      	mov	r5, r0
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8005084:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8005086:	2300      	movs	r3, #0
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8005088:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800508a:	9201      	str	r2, [sp, #4]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800508c:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800508e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8005092:	9402      	str	r4, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8005094:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8005096:	f7ff ff1d 	bl	8004ed4 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 800509a:	f241 3288 	movw	r2, #5000	; 0x1388
 800509e:	4621      	mov	r1, r4
 80050a0:	4628      	mov	r0, r5
 80050a2:	f7ff fe59 	bl	8004d58 <SDMMC_GetCmdResp1>
}
 80050a6:	b007      	add	sp, #28
 80050a8:	bd30      	pop	{r4, r5, pc}
	...

080050ac <SDMMC_CmdGoIdleState>:
{
 80050ac:	b510      	push	{r4, lr}
  sdmmc_cmdinit.Argument         = 0U;
 80050ae:	2300      	movs	r3, #0
{
 80050b0:	b086      	sub	sp, #24
 80050b2:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = 0U;
 80050b4:	9301      	str	r3, [sp, #4]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80050b6:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 80050b8:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 80050ba:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80050bc:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80050be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80050c2:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80050c4:	f7ff ff06 	bl	8004ed4 <SDMMC_SendCommand>
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80050c8:	4b0b      	ldr	r3, [pc, #44]	; (80050f8 <SDMMC_CmdGoIdleState+0x4c>)
 80050ca:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	fbb3 f2f2 	udiv	r2, r3, r2
 80050d4:	f241 3388 	movw	r3, #5000	; 0x1388
 80050d8:	4353      	muls	r3, r2
    if (count-- == 0U)
 80050da:	f113 33ff 	adds.w	r3, r3, #4294967295
 80050de:	d307      	bcc.n	80050f0 <SDMMC_CmdGoIdleState+0x44>
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 80050e0:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80050e2:	0612      	lsls	r2, r2, #24
 80050e4:	d5f9      	bpl.n	80050da <SDMMC_CmdGoIdleState+0x2e>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80050e6:	4b05      	ldr	r3, [pc, #20]	; (80050fc <SDMMC_CmdGoIdleState+0x50>)
  return SDMMC_ERROR_NONE;
 80050e8:	2000      	movs	r0, #0
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80050ea:	63a3      	str	r3, [r4, #56]	; 0x38
}
 80050ec:	b006      	add	sp, #24
 80050ee:	bd10      	pop	{r4, pc}
      return SDMMC_ERROR_TIMEOUT;
 80050f0:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
  return errorstate;
 80050f4:	e7fa      	b.n	80050ec <SDMMC_CmdGoIdleState+0x40>
 80050f6:	bf00      	nop
 80050f8:	2000000c 	.word	0x2000000c
 80050fc:	002000c5 	.word	0x002000c5

08005100 <SDMMC_CmdOperCond>:
{
 8005100:	b510      	push	{r4, lr}
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8005102:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
{
 8005106:	b086      	sub	sp, #24
 8005108:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800510a:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800510c:	2308      	movs	r3, #8
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800510e:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8005110:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8005112:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005116:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8005118:	2300      	movs	r3, #0
 800511a:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800511c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005120:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8005122:	f7ff fed7 	bl	8004ed4 <SDMMC_SendCommand>
static uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8005126:	4b15      	ldr	r3, [pc, #84]	; (800517c <SDMMC_CmdOperCond+0x7c>)
 8005128:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	fbb3 f2f2 	udiv	r2, r3, r2
 8005132:	f241 3388 	movw	r3, #5000	; 0x1388
 8005136:	4353      	muls	r3, r2

  do
  {
    if (count-- == 0U)
 8005138:	f113 33ff 	adds.w	r3, r3, #4294967295
 800513c:	d31a      	bcc.n	8005174 <SDMMC_CmdOperCond+0x74>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    sta_reg = SDMMCx->STA;
 800513e:	6b62      	ldr	r2, [r4, #52]	; 0x34
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8005140:	f012 0f45 	tst.w	r2, #69	; 0x45
 8005144:	d0f8      	beq.n	8005138 <SDMMC_CmdOperCond+0x38>
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8005146:	0492      	lsls	r2, r2, #18
 8005148:	d4f6      	bmi.n	8005138 <SDMMC_CmdOperCond+0x38>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800514a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800514c:	075b      	lsls	r3, r3, #29
 800514e:	d503      	bpl.n	8005158 <SDMMC_CmdOperCond+0x58>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8005150:	2004      	movs	r0, #4
  }

  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8005152:	63a0      	str	r0, [r4, #56]	; 0x38
}
 8005154:	b006      	add	sp, #24
 8005156:	bd10      	pop	{r4, pc}
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8005158:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800515a:	f012 0201 	ands.w	r2, r2, #1
 800515e:	d001      	beq.n	8005164 <SDMMC_CmdOperCond+0x64>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8005160:	2001      	movs	r0, #1
 8005162:	e7f6      	b.n	8005152 <SDMMC_CmdOperCond+0x52>
  else
  {
    /* Nothing to do */
  }

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 8005164:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8005166:	f010 0040 	ands.w	r0, r0, #64	; 0x40
 800516a:	d0f3      	beq.n	8005154 <SDMMC_CmdOperCond+0x54>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 800516c:	2340      	movs	r3, #64	; 0x40
  }

  return SDMMC_ERROR_NONE;
 800516e:	4610      	mov	r0, r2
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 8005170:	63a3      	str	r3, [r4, #56]	; 0x38
 8005172:	e7ef      	b.n	8005154 <SDMMC_CmdOperCond+0x54>
      return SDMMC_ERROR_TIMEOUT;
 8005174:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8005178:	e7ec      	b.n	8005154 <SDMMC_CmdOperCond+0x54>
 800517a:	bf00      	nop
 800517c:	2000000c 	.word	0x2000000c

08005180 <SDMMC_CmdAppCommand>:
{
 8005180:	b530      	push	{r4, r5, lr}
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8005182:	f44f 7380 	mov.w	r3, #256	; 0x100
{
 8005186:	b087      	sub	sp, #28
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8005188:	2437      	movs	r4, #55	; 0x37
{
 800518a:	4605      	mov	r5, r0
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800518c:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800518e:	2300      	movs	r3, #0
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8005190:	9101      	str	r1, [sp, #4]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8005192:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8005194:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8005196:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800519a:	9402      	str	r4, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800519c:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800519e:	f7ff fe99 	bl	8004ed4 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 80051a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80051a6:	4621      	mov	r1, r4
 80051a8:	4628      	mov	r0, r5
 80051aa:	f7ff fdd5 	bl	8004d58 <SDMMC_GetCmdResp1>
}
 80051ae:	b007      	add	sp, #28
 80051b0:	bd30      	pop	{r4, r5, pc}

080051b2 <SDMMC_CmdAppOperCommand>:
{
 80051b2:	b510      	push	{r4, lr}
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 80051b4:	2329      	movs	r3, #41	; 0x29
{
 80051b6:	b086      	sub	sp, #24
 80051b8:	4604      	mov	r4, r0
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 80051ba:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80051bc:	f44f 7380 	mov.w	r3, #256	; 0x100
  sdmmc_cmdinit.Argument         = Argument;
 80051c0:	9101      	str	r1, [sp, #4]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80051c2:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80051c4:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80051c6:	2300      	movs	r3, #0
 80051c8:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80051ca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80051ce:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80051d0:	f7ff fe80 	bl	8004ed4 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 80051d4:	4620      	mov	r0, r4
 80051d6:	f7ff fd9b 	bl	8004d10 <SDMMC_GetCmdResp3>
}
 80051da:	b006      	add	sp, #24
 80051dc:	bd10      	pop	{r4, pc}

080051de <SDMMC_CmdSendSCR>:
{
 80051de:	b530      	push	{r4, r5, lr}
  sdmmc_cmdinit.Argument         = 0U;
 80051e0:	2300      	movs	r3, #0
{
 80051e2:	b087      	sub	sp, #28
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 80051e4:	2433      	movs	r4, #51	; 0x33
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80051e6:	f44f 7280 	mov.w	r2, #256	; 0x100
  sdmmc_cmdinit.Argument         = 0U;
 80051ea:	9301      	str	r3, [sp, #4]
{
 80051ec:	4605      	mov	r5, r0
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80051ee:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80051f0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80051f4:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80051f6:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80051f8:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 80051fa:	9402      	str	r4, [sp, #8]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80051fc:	f7ff fe6a 	bl	8004ed4 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 8005200:	f241 3288 	movw	r2, #5000	; 0x1388
 8005204:	4621      	mov	r1, r4
 8005206:	4628      	mov	r0, r5
 8005208:	f7ff fda6 	bl	8004d58 <SDMMC_GetCmdResp1>
}
 800520c:	b007      	add	sp, #28
 800520e:	bd30      	pop	{r4, r5, pc}

08005210 <SDMMC_CmdSendCID>:
{
 8005210:	b510      	push	{r4, lr}
  sdmmc_cmdinit.Argument         = 0U;
 8005212:	2300      	movs	r3, #0
{
 8005214:	b086      	sub	sp, #24
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8005216:	2202      	movs	r2, #2
{
 8005218:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = 0U;
 800521a:	9301      	str	r3, [sp, #4]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800521c:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800521e:	9202      	str	r2, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8005220:	f44f 7240 	mov.w	r2, #768	; 0x300
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8005224:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8005226:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800522a:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800522c:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800522e:	f7ff fe51 	bl	8004ed4 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8005232:	4620      	mov	r0, r4
 8005234:	f7ff fd42 	bl	8004cbc <SDMMC_GetCmdResp2>
}
 8005238:	b006      	add	sp, #24
 800523a:	bd10      	pop	{r4, pc}

0800523c <SDMMC_CmdSendCSD>:
{
 800523c:	b510      	push	{r4, lr}
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800523e:	2309      	movs	r3, #9
{
 8005240:	b086      	sub	sp, #24
 8005242:	4604      	mov	r4, r0
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8005244:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8005246:	f44f 7340 	mov.w	r3, #768	; 0x300
  sdmmc_cmdinit.Argument         = Argument;
 800524a:	9101      	str	r1, [sp, #4]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800524c:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800524e:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8005250:	2300      	movs	r3, #0
 8005252:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8005254:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005258:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800525a:	f7ff fe3b 	bl	8004ed4 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800525e:	4620      	mov	r0, r4
 8005260:	f7ff fd2c 	bl	8004cbc <SDMMC_GetCmdResp2>
}
 8005264:	b006      	add	sp, #24
 8005266:	bd10      	pop	{r4, pc}

08005268 <SDMMC_CmdSetRelAdd>:
{
 8005268:	b530      	push	{r4, r5, lr}
  sdmmc_cmdinit.Argument         = 0U;
 800526a:	2300      	movs	r3, #0
{
 800526c:	b087      	sub	sp, #28
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800526e:	2203      	movs	r2, #3
{
 8005270:	460d      	mov	r5, r1
  sdmmc_cmdinit.Argument         = 0U;
 8005272:	9301      	str	r3, [sp, #4]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8005274:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8005276:	9202      	str	r2, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8005278:	f44f 7280 	mov.w	r2, #256	; 0x100
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800527c:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800527e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8005282:	9203      	str	r2, [sp, #12]
{
 8005284:	4604      	mov	r4, r0
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8005286:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8005288:	f7ff fe24 	bl	8004ed4 <SDMMC_SendCommand>
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800528c:	4b1e      	ldr	r3, [pc, #120]	; (8005308 <SDMMC_CmdSetRelAdd+0xa0>)
 800528e:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	fbb3 f2f2 	udiv	r2, r3, r2
 8005298:	f241 3388 	movw	r3, #5000	; 0x1388
 800529c:	4353      	muls	r3, r2
    if (count-- == 0U)
 800529e:	f113 33ff 	adds.w	r3, r3, #4294967295
 80052a2:	d328      	bcc.n	80052f6 <SDMMC_CmdSetRelAdd+0x8e>
    sta_reg = SDMMCx->STA;
 80052a4:	6b62      	ldr	r2, [r4, #52]	; 0x34
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 80052a6:	f012 0f45 	tst.w	r2, #69	; 0x45
 80052aa:	d0f8      	beq.n	800529e <SDMMC_CmdSetRelAdd+0x36>
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80052ac:	0492      	lsls	r2, r2, #18
 80052ae:	d4f6      	bmi.n	800529e <SDMMC_CmdSetRelAdd+0x36>
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80052b0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80052b2:	0758      	lsls	r0, r3, #29
 80052b4:	d503      	bpl.n	80052be <SDMMC_CmdSetRelAdd+0x56>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80052b6:	2004      	movs	r0, #4
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80052b8:	63a0      	str	r0, [r4, #56]	; 0x38
}
 80052ba:	b007      	add	sp, #28
 80052bc:	bd30      	pop	{r4, r5, pc}
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80052be:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80052c0:	07d9      	lsls	r1, r3, #31
 80052c2:	d501      	bpl.n	80052c8 <SDMMC_CmdSetRelAdd+0x60>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80052c4:	2001      	movs	r0, #1
 80052c6:	e7f7      	b.n	80052b8 <SDMMC_CmdSetRelAdd+0x50>
  return (uint8_t)(SDMMCx->RESPCMD);
 80052c8:	6923      	ldr	r3, [r4, #16]
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 80052ca:	b2db      	uxtb	r3, r3
 80052cc:	2b03      	cmp	r3, #3
 80052ce:	d115      	bne.n	80052fc <SDMMC_CmdSetRelAdd+0x94>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80052d0:	4b0e      	ldr	r3, [pc, #56]	; (800530c <SDMMC_CmdSetRelAdd+0xa4>)
 80052d2:	63a3      	str	r3, [r4, #56]	; 0x38
  return (*(__IO uint32_t *) tmp);
 80052d4:	6963      	ldr	r3, [r4, #20]
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 80052d6:	f413 4060 	ands.w	r0, r3, #57344	; 0xe000
 80052da:	d102      	bne.n	80052e2 <SDMMC_CmdSetRelAdd+0x7a>
    *pRCA = (uint16_t) (response_r1 >> 16);
 80052dc:	0c1b      	lsrs	r3, r3, #16
 80052de:	802b      	strh	r3, [r5, #0]
 80052e0:	e7eb      	b.n	80052ba <SDMMC_CmdSetRelAdd+0x52>
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 80052e2:	045a      	lsls	r2, r3, #17
 80052e4:	d40c      	bmi.n	8005300 <SDMMC_CmdSetRelAdd+0x98>
    return SDMMC_ERROR_COM_CRC_FAILED;
 80052e6:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 80052ea:	bf0c      	ite	eq
 80052ec:	f44f 3080 	moveq.w	r0, #65536	; 0x10000
 80052f0:	f44f 5080 	movne.w	r0, #4096	; 0x1000
 80052f4:	e7e1      	b.n	80052ba <SDMMC_CmdSetRelAdd+0x52>
      return SDMMC_ERROR_TIMEOUT;
 80052f6:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 80052fa:	e7de      	b.n	80052ba <SDMMC_CmdSetRelAdd+0x52>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80052fc:	2001      	movs	r0, #1
 80052fe:	e7dc      	b.n	80052ba <SDMMC_CmdSetRelAdd+0x52>
    return SDMMC_ERROR_ILLEGAL_CMD;
 8005300:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8005304:	e7d9      	b.n	80052ba <SDMMC_CmdSetRelAdd+0x52>
 8005306:	bf00      	nop
 8005308:	2000000c 	.word	0x2000000c
 800530c:	002000c5 	.word	0x002000c5

08005310 <SDMMC_CmdSendStatus>:
{
 8005310:	b530      	push	{r4, r5, lr}
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8005312:	f44f 7380 	mov.w	r3, #256	; 0x100
{
 8005316:	b087      	sub	sp, #28
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8005318:	240d      	movs	r4, #13
{
 800531a:	4605      	mov	r5, r0
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800531c:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800531e:	2300      	movs	r3, #0
  sdmmc_cmdinit.Argument         = Argument;
 8005320:	9101      	str	r1, [sp, #4]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8005322:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8005324:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8005326:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800532a:	9402      	str	r4, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800532c:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800532e:	f7ff fdd1 	bl	8004ed4 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 8005332:	f241 3288 	movw	r2, #5000	; 0x1388
 8005336:	4621      	mov	r1, r4
 8005338:	4628      	mov	r0, r5
 800533a:	f7ff fd0d 	bl	8004d58 <SDMMC_GetCmdResp1>
}
 800533e:	b007      	add	sp, #28
 8005340:	bd30      	pop	{r4, r5, pc}

08005342 <SDMMC_CmdStatusRegister>:
{
 8005342:	b530      	push	{r4, r5, lr}
  sdmmc_cmdinit.Argument         = 0U;
 8005344:	2300      	movs	r3, #0
{
 8005346:	b087      	sub	sp, #28
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 8005348:	240d      	movs	r4, #13
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800534a:	f44f 7280 	mov.w	r2, #256	; 0x100
  sdmmc_cmdinit.Argument         = 0U;
 800534e:	9301      	str	r3, [sp, #4]
{
 8005350:	4605      	mov	r5, r0
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8005352:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8005354:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8005358:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800535a:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800535c:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 800535e:	9402      	str	r4, [sp, #8]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8005360:	f7ff fdb8 	bl	8004ed4 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
 8005364:	f241 3288 	movw	r2, #5000	; 0x1388
 8005368:	4621      	mov	r1, r4
 800536a:	4628      	mov	r0, r5
 800536c:	f7ff fcf4 	bl	8004d58 <SDMMC_GetCmdResp1>
}
 8005370:	b007      	add	sp, #28
 8005372:	bd30      	pop	{r4, r5, pc}

08005374 <SDMMC_CmdSwitch>:
{
 8005374:	b530      	push	{r4, r5, lr}
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8005376:	f44f 7380 	mov.w	r3, #256	; 0x100
{
 800537a:	b087      	sub	sp, #28
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SWITCH;
 800537c:	2406      	movs	r4, #6
{
 800537e:	4605      	mov	r5, r0
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8005380:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8005382:	2300      	movs	r3, #0
  sdmmc_cmdinit.Argument         = Argument; /* SDMMC_SDR25_SWITCH_PATTERN;*/
 8005384:	9101      	str	r1, [sp, #4]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8005386:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8005388:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800538a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SWITCH;
 800538e:	9402      	str	r4, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8005390:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8005392:	f7ff fd9f 	bl	8004ed4 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_HS_SWITCH, SDMMC_CMDTIMEOUT);
 8005396:	f241 3288 	movw	r2, #5000	; 0x1388
 800539a:	4621      	mov	r1, r4
 800539c:	4628      	mov	r0, r5
 800539e:	f7ff fcdb 	bl	8004d58 <SDMMC_GetCmdResp1>
}
 80053a2:	b007      	add	sp, #28
 80053a4:	bd30      	pop	{r4, r5, pc}

080053a6 <SDMMC_CmdBusWidth>:
 80053a6:	f7ff bfe5 	b.w	8005374 <SDMMC_CmdSwitch>

080053aa <SDMMC_CmdVoltageSwitch>:
{
 80053aa:	b530      	push	{r4, r5, lr}
  sdmmc_cmdinit.Argument         = 0x00000000;
 80053ac:	2300      	movs	r3, #0
{
 80053ae:	b087      	sub	sp, #28
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_VOLTAGE_SWITCH;
 80053b0:	240b      	movs	r4, #11
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80053b2:	f44f 7280 	mov.w	r2, #256	; 0x100
  sdmmc_cmdinit.Argument         = 0x00000000;
 80053b6:	9301      	str	r3, [sp, #4]
{
 80053b8:	4605      	mov	r5, r0
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80053ba:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80053bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80053c0:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80053c2:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80053c4:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_VOLTAGE_SWITCH;
 80053c6:	9402      	str	r4, [sp, #8]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80053c8:	f7ff fd84 	bl	8004ed4 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_VOLTAGE_SWITCH, SDMMC_CMDTIMEOUT);
 80053cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80053d0:	4621      	mov	r1, r4
 80053d2:	4628      	mov	r0, r5
 80053d4:	f7ff fcc0 	bl	8004d58 <SDMMC_GetCmdResp1>
}
 80053d8:	b007      	add	sp, #28
 80053da:	bd30      	pop	{r4, r5, pc}

080053dc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80053dc:	4b0a      	ldr	r3, [pc, #40]	; (8005408 <USB_CoreReset+0x2c>)
  uint32_t count = 0U;

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 80053de:	3b01      	subs	r3, #1
 80053e0:	d101      	bne.n	80053e6 <USB_CoreReset+0xa>
    {
      return HAL_TIMEOUT;
 80053e2:	2003      	movs	r0, #3
 80053e4:	4770      	bx	lr
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80053e6:	6902      	ldr	r2, [r0, #16]
 80053e8:	2a00      	cmp	r2, #0
 80053ea:	daf8      	bge.n	80053de <USB_CoreReset+0x2>

  /* Core Soft Reset */
  count = 0U;
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80053ec:	6903      	ldr	r3, [r0, #16]
 80053ee:	4a06      	ldr	r2, [pc, #24]	; (8005408 <USB_CoreReset+0x2c>)
 80053f0:	f043 0301 	orr.w	r3, r3, #1
 80053f4:	6103      	str	r3, [r0, #16]

  do
  {
    if (++count > 200000U)
 80053f6:	3a01      	subs	r2, #1
 80053f8:	d0f3      	beq.n	80053e2 <USB_CoreReset+0x6>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80053fa:	6903      	ldr	r3, [r0, #16]
 80053fc:	f013 0301 	ands.w	r3, r3, #1
 8005400:	d1f9      	bne.n	80053f6 <USB_CoreReset+0x1a>

  return HAL_OK;
 8005402:	4618      	mov	r0, r3
}
 8005404:	4770      	bx	lr
 8005406:	bf00      	nop
 8005408:	00030d41 	.word	0x00030d41

0800540c <USB_CoreInit>:
{
 800540c:	b084      	sub	sp, #16
 800540e:	b538      	push	{r3, r4, r5, lr}
 8005410:	ad05      	add	r5, sp, #20
 8005412:	4604      	mov	r4, r0
 8005414:	e885 000e 	stmia.w	r5, {r1, r2, r3}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005418:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800541a:	2b01      	cmp	r3, #1
 800541c:	d126      	bne.n	800546c <USB_CoreInit+0x60>
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800541e:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8005420:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005424:	6383      	str	r3, [r0, #56]	; 0x38
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005426:	68c3      	ldr	r3, [r0, #12]
 8005428:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800542c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005430:	60c3      	str	r3, [r0, #12]
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005432:	68c3      	ldr	r3, [r0, #12]
 8005434:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8005438:	60c3      	str	r3, [r0, #12]
    if (cfg.use_external_vbus == 1U)
 800543a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800543c:	2b01      	cmp	r3, #1
 800543e:	d103      	bne.n	8005448 <USB_CoreInit+0x3c>
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005440:	68c3      	ldr	r3, [r0, #12]
 8005442:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005446:	60c3      	str	r3, [r0, #12]
    ret = USB_CoreReset(USBx);
 8005448:	4620      	mov	r0, r4
 800544a:	f7ff ffc7 	bl	80053dc <USB_CoreReset>
  if (cfg.dma_enable == 1U)
 800544e:	9b08      	ldr	r3, [sp, #32]
 8005450:	2b01      	cmp	r3, #1
 8005452:	d107      	bne.n	8005464 <USB_CoreInit+0x58>
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005454:	68a3      	ldr	r3, [r4, #8]
 8005456:	f043 0306 	orr.w	r3, r3, #6
 800545a:	60a3      	str	r3, [r4, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800545c:	68a3      	ldr	r3, [r4, #8]
 800545e:	f043 0320 	orr.w	r3, r3, #32
 8005462:	60a3      	str	r3, [r4, #8]
}
 8005464:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005468:	b004      	add	sp, #16
 800546a:	4770      	bx	lr
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800546c:	68c3      	ldr	r3, [r0, #12]
 800546e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005472:	60c3      	str	r3, [r0, #12]
    ret = USB_CoreReset(USBx);
 8005474:	f7ff ffb2 	bl	80053dc <USB_CoreReset>
    if (cfg.battery_charging_enable == 0U)
 8005478:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800547a:	b923      	cbnz	r3, 8005486 <USB_CoreInit+0x7a>
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800547c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800547e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005482:	63a3      	str	r3, [r4, #56]	; 0x38
 8005484:	e7e3      	b.n	800544e <USB_CoreInit+0x42>
 8005486:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005488:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800548c:	e7f9      	b.n	8005482 <USB_CoreInit+0x76>

0800548e <USB_DisableGlobalInt>:
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800548e:	6883      	ldr	r3, [r0, #8]
 8005490:	f023 0301 	bic.w	r3, r3, #1
 8005494:	6083      	str	r3, [r0, #8]
}
 8005496:	2000      	movs	r0, #0
 8005498:	4770      	bx	lr

0800549a <USB_SetCurrentMode>:
{
 800549a:	b508      	push	{r3, lr}
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800549c:	68c3      	ldr	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 800549e:	2901      	cmp	r1, #1
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80054a0:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 80054a4:	60c3      	str	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 80054a6:	d108      	bne.n	80054ba <USB_SetCurrentMode+0x20>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80054a8:	68c3      	ldr	r3, [r0, #12]
 80054aa:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80054ae:	60c3      	str	r3, [r0, #12]
  HAL_Delay(50U);
 80054b0:	2032      	movs	r0, #50	; 0x32
 80054b2:	f7fb f907 	bl	80006c4 <HAL_Delay>
  return HAL_OK;
 80054b6:	2000      	movs	r0, #0
 80054b8:	bd08      	pop	{r3, pc}
  else if (mode == USB_DEVICE_MODE)
 80054ba:	b919      	cbnz	r1, 80054c4 <USB_SetCurrentMode+0x2a>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80054bc:	68c3      	ldr	r3, [r0, #12]
 80054be:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80054c2:	e7f4      	b.n	80054ae <USB_SetCurrentMode+0x14>
    return HAL_ERROR;
 80054c4:	2001      	movs	r0, #1
}
 80054c6:	bd08      	pop	{r3, pc}

080054c8 <USB_FlushTxFifo>:
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80054c8:	0189      	lsls	r1, r1, #6
 80054ca:	4a07      	ldr	r2, [pc, #28]	; (80054e8 <USB_FlushTxFifo+0x20>)
 80054cc:	f041 0120 	orr.w	r1, r1, #32
 80054d0:	6101      	str	r1, [r0, #16]
    if (++count > 200000U)
 80054d2:	3a01      	subs	r2, #1
 80054d4:	d005      	beq.n	80054e2 <USB_FlushTxFifo+0x1a>
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80054d6:	6903      	ldr	r3, [r0, #16]
 80054d8:	f013 0320 	ands.w	r3, r3, #32
 80054dc:	d1f9      	bne.n	80054d2 <USB_FlushTxFifo+0xa>
  return HAL_OK;
 80054de:	4618      	mov	r0, r3
 80054e0:	4770      	bx	lr
      return HAL_TIMEOUT;
 80054e2:	2003      	movs	r0, #3
}
 80054e4:	4770      	bx	lr
 80054e6:	bf00      	nop
 80054e8:	00030d41 	.word	0x00030d41

080054ec <USB_FlushRxFifo>:
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80054ec:	2310      	movs	r3, #16
 80054ee:	4a06      	ldr	r2, [pc, #24]	; (8005508 <USB_FlushRxFifo+0x1c>)
 80054f0:	6103      	str	r3, [r0, #16]
    if (++count > 200000U)
 80054f2:	3a01      	subs	r2, #1
 80054f4:	d005      	beq.n	8005502 <USB_FlushRxFifo+0x16>
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80054f6:	6903      	ldr	r3, [r0, #16]
 80054f8:	f013 0310 	ands.w	r3, r3, #16
 80054fc:	d1f9      	bne.n	80054f2 <USB_FlushRxFifo+0x6>
  return HAL_OK;
 80054fe:	4618      	mov	r0, r3
 8005500:	4770      	bx	lr
      return HAL_TIMEOUT;
 8005502:	2003      	movs	r0, #3
}
 8005504:	4770      	bx	lr
 8005506:	bf00      	nop
 8005508:	00030d41 	.word	0x00030d41

0800550c <USB_SetDevSpeed>:
  USBx_DEVICE->DCFG |= speed;
 800550c:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 8005510:	4319      	orrs	r1, r3
 8005512:	f8c0 1800 	str.w	r1, [r0, #2048]	; 0x800
}
 8005516:	2000      	movs	r0, #0
 8005518:	4770      	bx	lr
	...

0800551c <USB_DevInit>:
{
 800551c:	b084      	sub	sp, #16
 800551e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005522:	4604      	mov	r4, r0
 8005524:	a809      	add	r0, sp, #36	; 0x24
 8005526:	460f      	mov	r7, r1
 8005528:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  for (i = 0U; i < 15U; i++)
 800552c:	2300      	movs	r3, #0
 800552e:	9d13      	ldr	r5, [sp, #76]	; 0x4c
    USBx->DIEPTXF[i] = 0U;
 8005530:	4619      	mov	r1, r3
 8005532:	f103 0240 	add.w	r2, r3, #64	; 0x40
  for (i = 0U; i < 15U; i++)
 8005536:	3301      	adds	r3, #1
    USBx->DIEPTXF[i] = 0U;
 8005538:	eb04 0282 	add.w	r2, r4, r2, lsl #2
  for (i = 0U; i < 15U; i++)
 800553c:	2b0f      	cmp	r3, #15
    USBx->DIEPTXF[i] = 0U;
 800553e:	6051      	str	r1, [r2, #4]
  for (i = 0U; i < 15U; i++)
 8005540:	d1f7      	bne.n	8005532 <USB_DevInit+0x16>
 8005542:	f504 6600 	add.w	r6, r4, #2048	; 0x800
  if (cfg.vbus_sensing_enable == 0U)
 8005546:	2d00      	cmp	r5, #0
 8005548:	d16c      	bne.n	8005624 <USB_DevInit+0x108>
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800554a:	6873      	ldr	r3, [r6, #4]
 800554c:	f043 0302 	orr.w	r3, r3, #2
 8005550:	6073      	str	r3, [r6, #4]
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8005552:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005554:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005558:	63a3      	str	r3, [r4, #56]	; 0x38
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800555a:	6823      	ldr	r3, [r4, #0]
 800555c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005560:	6023      	str	r3, [r4, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8005562:	6823      	ldr	r3, [r4, #0]
 8005564:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005568:	6023      	str	r3, [r4, #0]
  USBx_PCGCCTL = 0U;
 800556a:	2300      	movs	r3, #0
 800556c:	f8c4 3e00 	str.w	r3, [r4, #3584]	; 0xe00
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8005570:	f8d4 3800 	ldr.w	r3, [r4, #2048]	; 0x800
 8005574:	f8c4 3800 	str.w	r3, [r4, #2048]	; 0x800
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005578:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800557a:	2b01      	cmp	r3, #1
 800557c:	d159      	bne.n	8005632 <USB_DevInit+0x116>
    if (cfg.speed == USBD_HS_SPEED)
 800557e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005580:	2900      	cmp	r1, #0
 8005582:	d154      	bne.n	800562e <USB_DevInit+0x112>
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005584:	4620      	mov	r0, r4
 8005586:	f7ff ffc1 	bl	800550c <USB_SetDevSpeed>
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800558a:	2110      	movs	r1, #16
 800558c:	4620      	mov	r0, r4
 800558e:	f7ff ff9b 	bl	80054c8 <USB_FlushTxFifo>
 8005592:	4601      	mov	r1, r0
  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005594:	4620      	mov	r0, r4
 8005596:	f7ff ffa9 	bl	80054ec <USB_FlushRxFifo>
 800559a:	2800      	cmp	r0, #0
 800559c:	d14b      	bne.n	8005636 <USB_DevInit+0x11a>
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800559e:	1c08      	adds	r0, r1, #0
 80055a0:	bf18      	it	ne
 80055a2:	2001      	movne	r0, #1
  USBx_DEVICE->DIEPMSK = 0U;
 80055a4:	2300      	movs	r3, #0
 80055a6:	f504 6210 	add.w	r2, r4, #2304	; 0x900
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80055aa:	f04f 4e90 	mov.w	lr, #1207959552	; 0x48000000
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80055ae:	f04f 6c00 	mov.w	ip, #134217728	; 0x8000000
      USBx_INEP(i)->DIEPCTL = 0U;
 80055b2:	4619      	mov	r1, r3
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80055b4:	f64f 387f 	movw	r8, #64383	; 0xfb7f
  USBx_DEVICE->DIEPMSK = 0U;
 80055b8:	6133      	str	r3, [r6, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80055ba:	6173      	str	r3, [r6, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80055bc:	61f3      	str	r3, [r6, #28]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80055be:	42bb      	cmp	r3, r7
 80055c0:	d13b      	bne.n	800563a <USB_DevInit+0x11e>
 80055c2:	2100      	movs	r1, #0
 80055c4:	f504 6230 	add.w	r2, r4, #2816	; 0xb00
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80055c8:	f04f 4e90 	mov.w	lr, #1207959552	; 0x48000000
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80055cc:	f04f 6c00 	mov.w	ip, #134217728	; 0x8000000
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80055d0:	460f      	mov	r7, r1
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80055d2:	f64f 387f 	movw	r8, #64383	; 0xfb7f
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80055d6:	428b      	cmp	r3, r1
 80055d8:	d142      	bne.n	8005660 <USB_DevInit+0x144>
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80055da:	6933      	ldr	r3, [r6, #16]
 80055dc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80055e0:	6133      	str	r3, [r6, #16]
  USBx->GINTMSK = 0U;
 80055e2:	2300      	movs	r3, #0
 80055e4:	61a3      	str	r3, [r4, #24]
  USBx->GINTSTS = 0xBFFFFFFFU;
 80055e6:	f06f 4380 	mvn.w	r3, #1073741824	; 0x40000000
 80055ea:	6163      	str	r3, [r4, #20]
  if (cfg.dma_enable == 0U)
 80055ec:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80055ee:	b91b      	cbnz	r3, 80055f8 <USB_DevInit+0xdc>
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80055f0:	69a3      	ldr	r3, [r4, #24]
 80055f2:	f043 0310 	orr.w	r3, r3, #16
 80055f6:	61a3      	str	r3, [r4, #24]
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80055f8:	69a2      	ldr	r2, [r4, #24]
 80055fa:	4b23      	ldr	r3, [pc, #140]	; (8005688 <USB_DevInit+0x16c>)
 80055fc:	4313      	orrs	r3, r2
 80055fe:	61a3      	str	r3, [r4, #24]
  if (cfg.Sof_enable != 0U)
 8005600:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005602:	b11b      	cbz	r3, 800560c <USB_DevInit+0xf0>
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005604:	69a3      	ldr	r3, [r4, #24]
 8005606:	f043 0308 	orr.w	r3, r3, #8
 800560a:	61a3      	str	r3, [r4, #24]
  if (cfg.vbus_sensing_enable == 1U)
 800560c:	2d01      	cmp	r5, #1
 800560e:	d105      	bne.n	800561c <USB_DevInit+0x100>
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005610:	69a3      	ldr	r3, [r4, #24]
 8005612:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005616:	f043 0304 	orr.w	r3, r3, #4
 800561a:	61a3      	str	r3, [r4, #24]
}
 800561c:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005620:	b004      	add	sp, #16
 8005622:	4770      	bx	lr
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8005624:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005626:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800562a:	63a3      	str	r3, [r4, #56]	; 0x38
 800562c:	e79d      	b.n	800556a <USB_DevInit+0x4e>
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800562e:	4619      	mov	r1, r3
 8005630:	e7a8      	b.n	8005584 <USB_DevInit+0x68>
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005632:	2103      	movs	r1, #3
 8005634:	e7a6      	b.n	8005584 <USB_DevInit+0x68>
 8005636:	2001      	movs	r0, #1
 8005638:	e7b4      	b.n	80055a4 <USB_DevInit+0x88>
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800563a:	f8d2 9000 	ldr.w	r9, [r2]
 800563e:	f1b9 0f00 	cmp.w	r9, #0
 8005642:	da0b      	bge.n	800565c <USB_DevInit+0x140>
      if (i == 0U)
 8005644:	b93b      	cbnz	r3, 8005656 <USB_DevInit+0x13a>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005646:	f8c2 c000 	str.w	ip, [r2]
    USBx_INEP(i)->DIEPTSIZ = 0U;
 800564a:	6111      	str	r1, [r2, #16]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800564c:	3301      	adds	r3, #1
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800564e:	f8c2 8008 	str.w	r8, [r2, #8]
 8005652:	3220      	adds	r2, #32
 8005654:	e7b3      	b.n	80055be <USB_DevInit+0xa2>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005656:	f8c2 e000 	str.w	lr, [r2]
 800565a:	e7f6      	b.n	800564a <USB_DevInit+0x12e>
      USBx_INEP(i)->DIEPCTL = 0U;
 800565c:	6011      	str	r1, [r2, #0]
 800565e:	e7f4      	b.n	800564a <USB_DevInit+0x12e>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005660:	f8d2 9000 	ldr.w	r9, [r2]
 8005664:	f1b9 0f00 	cmp.w	r9, #0
 8005668:	da0b      	bge.n	8005682 <USB_DevInit+0x166>
      if (i == 0U)
 800566a:	b939      	cbnz	r1, 800567c <USB_DevInit+0x160>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800566c:	f8c2 c000 	str.w	ip, [r2]
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005670:	6117      	str	r7, [r2, #16]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005672:	3101      	adds	r1, #1
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005674:	f8c2 8008 	str.w	r8, [r2, #8]
 8005678:	3220      	adds	r2, #32
 800567a:	e7ac      	b.n	80055d6 <USB_DevInit+0xba>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800567c:	f8c2 e000 	str.w	lr, [r2]
 8005680:	e7f6      	b.n	8005670 <USB_DevInit+0x154>
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005682:	6017      	str	r7, [r2, #0]
 8005684:	e7f4      	b.n	8005670 <USB_DevInit+0x154>
 8005686:	bf00      	nop
 8005688:	803c3800 	.word	0x803c3800

0800568c <USB_DevDisconnect>:
{
 800568c:	b508      	push	{r3, lr}
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800568e:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 8005692:	f043 0302 	orr.w	r3, r3, #2
 8005696:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804
  HAL_Delay(3U);
 800569a:	2003      	movs	r0, #3
 800569c:	f7fb f812 	bl	80006c4 <HAL_Delay>
}
 80056a0:	2000      	movs	r0, #0
 80056a2:	bd08      	pop	{r3, pc}

080056a4 <disk_status>:
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 80056a4:	4b03      	ldr	r3, [pc, #12]	; (80056b4 <disk_status+0x10>)
 80056a6:	181a      	adds	r2, r3, r0
 80056a8:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 80056ac:	685b      	ldr	r3, [r3, #4]
 80056ae:	7a10      	ldrb	r0, [r2, #8]
 80056b0:	685b      	ldr	r3, [r3, #4]
 80056b2:	4718      	bx	r3
 80056b4:	20000118 	.word	0x20000118

080056b8 <disk_initialize>:
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
  DSTATUS stat = RES_OK;

  if(disk.is_initialized[pdrv] == 0)
 80056b8:	4b06      	ldr	r3, [pc, #24]	; (80056d4 <disk_initialize+0x1c>)
 80056ba:	5c1a      	ldrb	r2, [r3, r0]
 80056bc:	b942      	cbnz	r2, 80056d0 <disk_initialize+0x18>
  {
    disk.is_initialized[pdrv] = 1;
 80056be:	2201      	movs	r2, #1
 80056c0:	541a      	strb	r2, [r3, r0]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80056c2:	181a      	adds	r2, r3, r0
 80056c4:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 80056c8:	7a10      	ldrb	r0, [r2, #8]
 80056ca:	685b      	ldr	r3, [r3, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	4718      	bx	r3
  }
  return stat;
}
 80056d0:	2000      	movs	r0, #0
 80056d2:	4770      	bx	lr
 80056d4:	20000118 	.word	0x20000118

080056d8 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80056d8:	b430      	push	{r4, r5}
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80056da:	4c05      	ldr	r4, [pc, #20]	; (80056f0 <disk_read+0x18>)
 80056dc:	1825      	adds	r5, r4, r0
 80056de:	eb04 0480 	add.w	r4, r4, r0, lsl #2
 80056e2:	6860      	ldr	r0, [r4, #4]
 80056e4:	6884      	ldr	r4, [r0, #8]
 80056e6:	7a28      	ldrb	r0, [r5, #8]
 80056e8:	46a4      	mov	ip, r4
  return res;
}
 80056ea:	bc30      	pop	{r4, r5}
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80056ec:	4760      	bx	ip
 80056ee:	bf00      	nop
 80056f0:	20000118 	.word	0x20000118

080056f4 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80056f4:	b430      	push	{r4, r5}
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80056f6:	4c05      	ldr	r4, [pc, #20]	; (800570c <disk_write+0x18>)
 80056f8:	1825      	adds	r5, r4, r0
 80056fa:	eb04 0480 	add.w	r4, r4, r0, lsl #2
 80056fe:	6860      	ldr	r0, [r4, #4]
 8005700:	68c4      	ldr	r4, [r0, #12]
 8005702:	7a28      	ldrb	r0, [r5, #8]
 8005704:	46a4      	mov	ip, r4
  return res;
}
 8005706:	bc30      	pop	{r4, r5}
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8005708:	4760      	bx	ip
 800570a:	bf00      	nop
 800570c:	20000118 	.word	0x20000118

08005710 <ld_dword>:
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
	DWORD rv;

	rv = ptr[3];
	rv = rv << 8 | ptr[2];
 8005710:	8842      	ldrh	r2, [r0, #2]
	rv = rv << 8 | ptr[1];
 8005712:	7843      	ldrb	r3, [r0, #1]
	rv = rv << 8 | ptr[0];
 8005714:	7800      	ldrb	r0, [r0, #0]
	rv = rv << 8 | ptr[1];
 8005716:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	return rv;
}
 800571a:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 800571e:	4770      	bx	lr

08005720 <st_dword>:
}

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
	*ptr++ = (BYTE)val; val >>= 8;
 8005720:	0a0b      	lsrs	r3, r1, #8
 8005722:	7001      	strb	r1, [r0, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8005724:	7043      	strb	r3, [r0, #1]
 8005726:	0c0b      	lsrs	r3, r1, #16
	*ptr++ = (BYTE)val; val >>= 8;
 8005728:	0e09      	lsrs	r1, r1, #24
 800572a:	7083      	strb	r3, [r0, #2]
	*ptr++ = (BYTE)val;
 800572c:	70c1      	strb	r1, [r0, #3]
 800572e:	4770      	bx	lr

08005730 <mem_set>:
	}
}

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8005730:	4402      	add	r2, r0
	BYTE *d = (BYTE*)dst;

	do {
		*d++ = (BYTE)val;
 8005732:	f800 1b01 	strb.w	r1, [r0], #1
	} while (--cnt);
 8005736:	4290      	cmp	r0, r2
 8005738:	d1fb      	bne.n	8005732 <mem_set+0x2>
}
 800573a:	4770      	bx	lr

0800573c <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800573c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800573e:	4b15      	ldr	r3, [pc, #84]	; (8005794 <chk_lock+0x58>)
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8005740:	2500      	movs	r5, #0
 8005742:	461c      	mov	r4, r3
 8005744:	462a      	mov	r2, r5
		if (Files[i].fs) {	/* Existing entry */
 8005746:	681e      	ldr	r6, [r3, #0]
 8005748:	b1a6      	cbz	r6, 8005774 <chk_lock+0x38>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800574a:	6807      	ldr	r7, [r0, #0]
 800574c:	42be      	cmp	r6, r7
 800574e:	d112      	bne.n	8005776 <chk_lock+0x3a>
 8005750:	685f      	ldr	r7, [r3, #4]
 8005752:	6886      	ldr	r6, [r0, #8]
 8005754:	42b7      	cmp	r7, r6
 8005756:	d10e      	bne.n	8005776 <chk_lock+0x3a>
				Files[i].clu == dp->obj.sclust &&
 8005758:	689f      	ldr	r7, [r3, #8]
 800575a:	6946      	ldr	r6, [r0, #20]
 800575c:	42b7      	cmp	r7, r6
 800575e:	d10a      	bne.n	8005776 <chk_lock+0x3a>
	if (i == _FS_LOCK) {	/* The object is not opened */
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8005760:	b9a9      	cbnz	r1, 800578e <chk_lock+0x52>
 8005762:	eb04 1202 	add.w	r2, r4, r2, lsl #4
 8005766:	8993      	ldrh	r3, [r2, #12]
 8005768:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800576c:	bf14      	ite	ne
 800576e:	2000      	movne	r0, #0
 8005770:	2010      	moveq	r0, #16
 8005772:	bdf0      	pop	{r4, r5, r6, r7, pc}
			be = 1;
 8005774:	2501      	movs	r5, #1
	for (i = be = 0; i < _FS_LOCK; i++) {
 8005776:	3201      	adds	r2, #1
 8005778:	3310      	adds	r3, #16
 800577a:	2a02      	cmp	r2, #2
 800577c:	d1e3      	bne.n	8005746 <chk_lock+0xa>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800577e:	b10d      	cbz	r5, 8005784 <chk_lock+0x48>
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8005780:	2000      	movs	r0, #0
 8005782:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8005784:	2902      	cmp	r1, #2
 8005786:	bf0c      	ite	eq
 8005788:	2000      	moveq	r0, #0
 800578a:	2012      	movne	r0, #18
 800578c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800578e:	2010      	movs	r0, #16
 8005790:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005792:	bf00      	nop
 8005794:	200000f4 	.word	0x200000f4

08005798 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8005798:	4a1b      	ldr	r2, [pc, #108]	; (8005808 <inc_lock+0x70>)
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800579a:	2300      	movs	r3, #0
{
 800579c:	b5f0      	push	{r4, r5, r6, r7, lr}
		if (Files[i].fs == dp->obj.fs &&
 800579e:	6805      	ldr	r5, [r0, #0]
 80057a0:	4616      	mov	r6, r2
 80057a2:	6814      	ldr	r4, [r2, #0]
 80057a4:	42ac      	cmp	r4, r5
 80057a6:	d107      	bne.n	80057b8 <inc_lock+0x20>
 80057a8:	6857      	ldr	r7, [r2, #4]
 80057aa:	6884      	ldr	r4, [r0, #8]
 80057ac:	42a7      	cmp	r7, r4
 80057ae:	d103      	bne.n	80057b8 <inc_lock+0x20>
			Files[i].clu == dp->obj.sclust &&
 80057b0:	6897      	ldr	r7, [r2, #8]
 80057b2:	6944      	ldr	r4, [r0, #20]
 80057b4:	42a7      	cmp	r7, r4
 80057b6:	d01c      	beq.n	80057f2 <inc_lock+0x5a>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80057b8:	3301      	adds	r3, #1
 80057ba:	3210      	adds	r2, #16
 80057bc:	2b02      	cmp	r3, #2
 80057be:	d1f0      	bne.n	80057a2 <inc_lock+0xa>
			Files[i].ofs == dp->dptr) break;
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80057c0:	6833      	ldr	r3, [r6, #0]
 80057c2:	b113      	cbz	r3, 80057ca <inc_lock+0x32>
 80057c4:	6933      	ldr	r3, [r6, #16]
 80057c6:	b9eb      	cbnz	r3, 8005804 <inc_lock+0x6c>
 80057c8:	2301      	movs	r3, #1
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
		Files[i].fs = dp->obj.fs;
 80057ca:	011c      	lsls	r4, r3, #4
 80057cc:	1932      	adds	r2, r6, r4
 80057ce:	5135      	str	r5, [r6, r4]
		Files[i].clu = dp->obj.sclust;
 80057d0:	6884      	ldr	r4, [r0, #8]
		Files[i].ofs = dp->dptr;
 80057d2:	6940      	ldr	r0, [r0, #20]
		Files[i].clu = dp->obj.sclust;
 80057d4:	6054      	str	r4, [r2, #4]
		Files[i].ofs = dp->dptr;
 80057d6:	6090      	str	r0, [r2, #8]
		Files[i].ctr = 0;
 80057d8:	2000      	movs	r0, #0
 80057da:	8190      	strh	r0, [r2, #12]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 80057dc:	b979      	cbnz	r1, 80057fe <inc_lock+0x66>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 80057de:	eb06 1203 	add.w	r2, r6, r3, lsl #4
 80057e2:	8992      	ldrh	r2, [r2, #12]
 80057e4:	3201      	adds	r2, #1
 80057e6:	b292      	uxth	r2, r2
 80057e8:	eb06 1603 	add.w	r6, r6, r3, lsl #4

	return i + 1;
 80057ec:	1c58      	adds	r0, r3, #1
	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 80057ee:	81b2      	strh	r2, [r6, #12]
	return i + 1;
 80057f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 80057f2:	2900      	cmp	r1, #0
 80057f4:	d0f3      	beq.n	80057de <inc_lock+0x46>
 80057f6:	eb06 1203 	add.w	r2, r6, r3, lsl #4
 80057fa:	8992      	ldrh	r2, [r2, #12]
 80057fc:	b912      	cbnz	r2, 8005804 <inc_lock+0x6c>
	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 80057fe:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005802:	e7f1      	b.n	80057e8 <inc_lock+0x50>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8005804:	2000      	movs	r0, #0
 8005806:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005808:	200000f4 	.word	0x200000f4

0800580c <clust2sect>:
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
	clst -= 2;
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800580c:	6943      	ldr	r3, [r0, #20]
	clst -= 2;
 800580e:	3902      	subs	r1, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8005810:	3b02      	subs	r3, #2
 8005812:	4299      	cmp	r1, r3
	return clst * fs->csize + fs->database;
 8005814:	bf3d      	ittte	cc
 8005816:	8943      	ldrhcc	r3, [r0, #10]
 8005818:	6a80      	ldrcc	r0, [r0, #40]	; 0x28
 800581a:	fb01 0003 	mlacc	r0, r1, r3, r0
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800581e:	2000      	movcs	r0, #0
}
 8005820:	4770      	bx	lr

08005822 <clmt_clust>:
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;


	tbl = fp->cltbl + 1;	/* Top of CLMT */
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8005822:	6802      	ldr	r2, [r0, #0]
 8005824:	0a49      	lsrs	r1, r1, #9
	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8005826:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8005828:	8952      	ldrh	r2, [r2, #10]
	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800582a:	3304      	adds	r3, #4
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800582c:	fbb1 f1f2 	udiv	r1, r1, r2
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8005830:	6818      	ldr	r0, [r3, #0]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8005832:	b130      	cbz	r0, 8005842 <clmt_clust+0x20>
		if (cl < ncl) break;	/* In this fragment? */
 8005834:	4281      	cmp	r1, r0
 8005836:	d302      	bcc.n	800583e <clmt_clust+0x1c>
		cl -= ncl; tbl++;		/* Next fragment */
 8005838:	1a09      	subs	r1, r1, r0
 800583a:	3308      	adds	r3, #8
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800583c:	e7f8      	b.n	8005830 <clmt_clust+0xe>
	}
	return cl + *tbl;	/* Return the cluster number */
 800583e:	6858      	ldr	r0, [r3, #4]
 8005840:	4408      	add	r0, r1
}
 8005842:	4770      	bx	lr

08005844 <get_ldnumber>:
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8005844:	6802      	ldr	r2, [r0, #0]
{
 8005846:	b510      	push	{r4, lr}
	if (*path) {	/* If the pointer is not a null */
 8005848:	b152      	cbz	r2, 8005860 <get_ldnumber+0x1c>
 800584a:	4611      	mov	r1, r2
 800584c:	460b      	mov	r3, r1
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800584e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005852:	2c20      	cmp	r4, #32
 8005854:	d90c      	bls.n	8005870 <get_ldnumber+0x2c>
 8005856:	2c3a      	cmp	r4, #58	; 0x3a
 8005858:	d1f8      	bne.n	800584c <get_ldnumber+0x8>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
			tp = *path;
			i = *tp++ - '0';
 800585a:	1c51      	adds	r1, r2, #1
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800585c:	428b      	cmp	r3, r1
 800585e:	d002      	beq.n	8005866 <get_ldnumber+0x22>
	int vol = -1;
 8005860:	f04f 30ff 	mov.w	r0, #4294967295
#else
		vol = 0;		/* Drive 0 */
#endif
	}
	return vol;
}
 8005864:	bd10      	pop	{r4, pc}
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8005866:	7812      	ldrb	r2, [r2, #0]
 8005868:	2a30      	cmp	r2, #48	; 0x30
 800586a:	d1f9      	bne.n	8005860 <get_ldnumber+0x1c>
					*path = ++tt;
 800586c:	3301      	adds	r3, #1
 800586e:	6003      	str	r3, [r0, #0]
		vol = 0;		/* Drive 0 */
 8005870:	2000      	movs	r0, #0
 8005872:	bd10      	pop	{r4, pc}

08005874 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8005874:	b538      	push	{r3, r4, r5, lr}
 8005876:	460d      	mov	r5, r1
	FRESULT res = FR_INVALID_OBJECT;


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8005878:	4604      	mov	r4, r0
 800587a:	b918      	cbnz	r0, 8005884 <validate+0x10>
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
 800587c:	2009      	movs	r0, #9
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800587e:	2300      	movs	r3, #0
 8005880:	602b      	str	r3, [r5, #0]
	return res;
}
 8005882:	bd38      	pop	{r3, r4, r5, pc}
	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8005884:	6803      	ldr	r3, [r0, #0]
 8005886:	2b00      	cmp	r3, #0
 8005888:	d0f8      	beq.n	800587c <validate+0x8>
 800588a:	781a      	ldrb	r2, [r3, #0]
 800588c:	2a00      	cmp	r2, #0
 800588e:	d0f5      	beq.n	800587c <validate+0x8>
 8005890:	8881      	ldrh	r1, [r0, #4]
 8005892:	88da      	ldrh	r2, [r3, #6]
 8005894:	4291      	cmp	r1, r2
 8005896:	d1f1      	bne.n	800587c <validate+0x8>
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8005898:	7858      	ldrb	r0, [r3, #1]
 800589a:	f7ff ff03 	bl	80056a4 <disk_status>
 800589e:	f010 0001 	ands.w	r0, r0, #1
 80058a2:	d1eb      	bne.n	800587c <validate+0x8>
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 80058a4:	6823      	ldr	r3, [r4, #0]
 80058a6:	e7eb      	b.n	8005880 <validate+0xc>

080058a8 <mem_cpy.part.0>:
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80058a8:	3801      	subs	r0, #1
 80058aa:	440a      	add	r2, r1
			*d++ = *s++;
 80058ac:	f811 3b01 	ldrb.w	r3, [r1], #1
		} while (--cnt);
 80058b0:	4291      	cmp	r1, r2
			*d++ = *s++;
 80058b2:	f800 3f01 	strb.w	r3, [r0, #1]!
		} while (--cnt);
 80058b6:	d1f9      	bne.n	80058ac <mem_cpy.part.0+0x4>
}
 80058b8:	4770      	bx	lr

080058ba <ld_clust.isra.1>:
	if (fs->fs_type == FS_FAT32) {
 80058ba:	2803      	cmp	r0, #3
	rv = rv << 8 | ptr[0];
 80058bc:	7eca      	ldrb	r2, [r1, #27]
 80058be:	7e8b      	ldrb	r3, [r1, #26]
 80058c0:	bf08      	it	eq
 80058c2:	7d48      	ldrbeq	r0, [r1, #21]
	cl = ld_word(dir + DIR_FstClusLO);
 80058c4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	rv = rv << 8 | ptr[0];
 80058c8:	bf02      	ittt	eq
 80058ca:	7d0a      	ldrbeq	r2, [r1, #20]
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 80058cc:	ea42 2200 	orreq.w	r2, r2, r0, lsl #8
 80058d0:	ea43 4302 	orreq.w	r3, r3, r2, lsl #16
}
 80058d4:	4618      	mov	r0, r3
 80058d6:	4770      	bx	lr

080058d8 <st_clust.isra.2>:
	*ptr++ = (BYTE)val; val >>= 8;
 80058d8:	f3c2 2307 	ubfx	r3, r2, #8, #8
 80058dc:	768a      	strb	r2, [r1, #26]
	*ptr++ = (BYTE)val;
 80058de:	76cb      	strb	r3, [r1, #27]
	if (fs->fs_type == FS_FAT32) {
 80058e0:	7803      	ldrb	r3, [r0, #0]
 80058e2:	2b03      	cmp	r3, #3
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 80058e4:	bf01      	itttt	eq
 80058e6:	0c12      	lsreq	r2, r2, #16
	*ptr++ = (BYTE)val; val >>= 8;
 80058e8:	750a      	strbeq	r2, [r1, #20]
 80058ea:	0a12      	lsreq	r2, r2, #8
	*ptr++ = (BYTE)val;
 80058ec:	754a      	strbeq	r2, [r1, #21]
 80058ee:	4770      	bx	lr

080058f0 <sync_window.part.4>:
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
 80058f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		wsect = fs->winsect;	/* Current sector number */
 80058f2:	6ac5      	ldr	r5, [r0, #44]	; 0x2c
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 80058f4:	f100 0730 	add.w	r7, r0, #48	; 0x30
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
 80058f8:	4604      	mov	r4, r0
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 80058fa:	2301      	movs	r3, #1
 80058fc:	462a      	mov	r2, r5
 80058fe:	4639      	mov	r1, r7
 8005900:	7840      	ldrb	r0, [r0, #1]
 8005902:	f7ff fef7 	bl	80056f4 <disk_write>
 8005906:	b9a0      	cbnz	r0, 8005932 <sync_window.part.4+0x42>
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8005908:	6a23      	ldr	r3, [r4, #32]
 800590a:	69a2      	ldr	r2, [r4, #24]
 800590c:	1aeb      	subs	r3, r5, r3
			fs->wflag = 0;
 800590e:	70e0      	strb	r0, [r4, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8005910:	4293      	cmp	r3, r2
 8005912:	d301      	bcc.n	8005918 <sync_window.part.4+0x28>
	FRESULT res = FR_OK;
 8005914:	2000      	movs	r0, #0
 8005916:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8005918:	78a6      	ldrb	r6, [r4, #2]
 800591a:	2e01      	cmp	r6, #1
 800591c:	d9fa      	bls.n	8005914 <sync_window.part.4+0x24>
					wsect += fs->fsize;
 800591e:	69a3      	ldr	r3, [r4, #24]
					disk_write(fs->drv, fs->win, wsect, 1);
 8005920:	4639      	mov	r1, r7
 8005922:	7860      	ldrb	r0, [r4, #1]
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8005924:	3e01      	subs	r6, #1
					wsect += fs->fsize;
 8005926:	441d      	add	r5, r3
					disk_write(fs->drv, fs->win, wsect, 1);
 8005928:	2301      	movs	r3, #1
 800592a:	462a      	mov	r2, r5
 800592c:	f7ff fee2 	bl	80056f4 <disk_write>
 8005930:	e7f3      	b.n	800591a <sync_window.part.4+0x2a>
			res = FR_DISK_ERR;
 8005932:	2001      	movs	r0, #1
}
 8005934:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005936 <sync_window>:
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8005936:	78c3      	ldrb	r3, [r0, #3]
 8005938:	b10b      	cbz	r3, 800593e <sync_window+0x8>
 800593a:	f7ff bfd9 	b.w	80058f0 <sync_window.part.4>
}
 800593e:	4618      	mov	r0, r3
 8005940:	4770      	bx	lr

08005942 <move_window>:
	if (sector != fs->winsect) {	/* Window offset changed? */
 8005942:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8005944:	428b      	cmp	r3, r1
{
 8005946:	b570      	push	{r4, r5, r6, lr}
 8005948:	4606      	mov	r6, r0
 800594a:	460d      	mov	r5, r1
	if (sector != fs->winsect) {	/* Window offset changed? */
 800594c:	d012      	beq.n	8005974 <move_window+0x32>
		res = sync_window(fs);		/* Write-back changes */
 800594e:	f7ff fff2 	bl	8005936 <sync_window>
		if (res == FR_OK) {			/* Fill sector window with new data */
 8005952:	4604      	mov	r4, r0
 8005954:	b960      	cbnz	r0, 8005970 <move_window+0x2e>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8005956:	462a      	mov	r2, r5
 8005958:	2301      	movs	r3, #1
 800595a:	f106 0130 	add.w	r1, r6, #48	; 0x30
 800595e:	7870      	ldrb	r0, [r6, #1]
 8005960:	f7ff feba 	bl	80056d8 <disk_read>
 8005964:	2800      	cmp	r0, #0
				res = FR_DISK_ERR;
 8005966:	bf1c      	itt	ne
 8005968:	f04f 35ff 	movne.w	r5, #4294967295
 800596c:	2401      	movne	r4, #1
			fs->winsect = sector;
 800596e:	62f5      	str	r5, [r6, #44]	; 0x2c
}
 8005970:	4620      	mov	r0, r4
 8005972:	bd70      	pop	{r4, r5, r6, pc}
	FRESULT res = FR_OK;
 8005974:	2400      	movs	r4, #0
 8005976:	e7fb      	b.n	8005970 <move_window+0x2e>

08005978 <check_fs>:
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8005978:	2300      	movs	r3, #0
{
 800597a:	b510      	push	{r4, lr}
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800597c:	70c3      	strb	r3, [r0, #3]
 800597e:	f04f 33ff 	mov.w	r3, #4294967295
{
 8005982:	4604      	mov	r4, r0
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8005984:	62c3      	str	r3, [r0, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8005986:	f7ff ffdc 	bl	8005942 <move_window>
 800598a:	bb30      	cbnz	r0, 80059da <check_fs+0x62>
	rv = rv << 8 | ptr[0];
 800598c:	f894 222f 	ldrb.w	r2, [r4, #559]	; 0x22f
 8005990:	f894 322e 	ldrb.w	r3, [r4, #558]	; 0x22e
 8005994:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8005998:	f64a 2255 	movw	r2, #43605	; 0xaa55
 800599c:	4293      	cmp	r3, r2
 800599e:	d11e      	bne.n	80059de <check_fs+0x66>
	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 80059a0:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
 80059a4:	2be9      	cmp	r3, #233	; 0xe9
 80059a6:	d005      	beq.n	80059b4 <check_fs+0x3c>
 80059a8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80059aa:	4a10      	ldr	r2, [pc, #64]	; (80059ec <check_fs+0x74>)
 80059ac:	f003 13ff 	and.w	r3, r3, #16711935	; 0xff00ff
 80059b0:	4293      	cmp	r3, r2
 80059b2:	d116      	bne.n	80059e2 <check_fs+0x6a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 80059b4:	f104 0066 	add.w	r0, r4, #102	; 0x66
 80059b8:	f7ff feaa 	bl	8005710 <ld_dword>
 80059bc:	4b0c      	ldr	r3, [pc, #48]	; (80059f0 <check_fs+0x78>)
 80059be:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80059c2:	4298      	cmp	r0, r3
 80059c4:	d00f      	beq.n	80059e6 <check_fs+0x6e>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 80059c6:	f104 0082 	add.w	r0, r4, #130	; 0x82
 80059ca:	f7ff fea1 	bl	8005710 <ld_dword>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 80059ce:	4b09      	ldr	r3, [pc, #36]	; (80059f4 <check_fs+0x7c>)
 80059d0:	4298      	cmp	r0, r3
 80059d2:	bf14      	ite	ne
 80059d4:	2002      	movne	r0, #2
 80059d6:	2000      	moveq	r0, #0
 80059d8:	bd10      	pop	{r4, pc}
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 80059da:	2004      	movs	r0, #4
 80059dc:	bd10      	pop	{r4, pc}
	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 80059de:	2003      	movs	r0, #3
 80059e0:	bd10      	pop	{r4, pc}
	return 2;
 80059e2:	2002      	movs	r0, #2
 80059e4:	bd10      	pop	{r4, pc}
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 80059e6:	2000      	movs	r0, #0
}
 80059e8:	bd10      	pop	{r4, pc}
 80059ea:	bf00      	nop
 80059ec:	009000eb 	.word	0x009000eb
 80059f0:	00544146 	.word	0x00544146
 80059f4:	33544146 	.word	0x33544146

080059f8 <find_volume>:
	*rfs = 0;
 80059f8:	2300      	movs	r3, #0
{
 80059fa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	*rfs = 0;
 80059fe:	600b      	str	r3, [r1, #0]
{
 8005a00:	b085      	sub	sp, #20
 8005a02:	460f      	mov	r7, r1
 8005a04:	4615      	mov	r5, r2
	vol = get_ldnumber(path);
 8005a06:	f7ff ff1d 	bl	8005844 <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 8005a0a:	1e06      	subs	r6, r0, #0
 8005a0c:	f2c0 813d 	blt.w	8005c8a <find_volume+0x292>
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8005a10:	4ba2      	ldr	r3, [pc, #648]	; (8005c9c <find_volume+0x2a4>)
 8005a12:	f853 4026 	ldr.w	r4, [r3, r6, lsl #2]
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8005a16:	2c00      	cmp	r4, #0
 8005a18:	f000 8139 	beq.w	8005c8e <find_volume+0x296>
	*rfs = fs;							/* Return pointer to the file system object */
 8005a1c:	603c      	str	r4, [r7, #0]
	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8005a1e:	f005 05fe 	and.w	r5, r5, #254	; 0xfe
	if (fs->fs_type) {					/* If the volume has been mounted */
 8005a22:	7823      	ldrb	r3, [r4, #0]
 8005a24:	b173      	cbz	r3, 8005a44 <find_volume+0x4c>
		stat = disk_status(fs->drv);
 8005a26:	7860      	ldrb	r0, [r4, #1]
 8005a28:	f7ff fe3c 	bl	80056a4 <disk_status>
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8005a2c:	07c1      	lsls	r1, r0, #31
 8005a2e:	d409      	bmi.n	8005a44 <find_volume+0x4c>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8005a30:	2d00      	cmp	r5, #0
 8005a32:	f000 812e 	beq.w	8005c92 <find_volume+0x29a>
 8005a36:	f010 0004 	ands.w	r0, r0, #4
 8005a3a:	d000      	beq.n	8005a3e <find_volume+0x46>
				return FR_WRITE_PROTECTED;
 8005a3c:	200a      	movs	r0, #10
}
 8005a3e:	b005      	add	sp, #20
 8005a40:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	fs->fs_type = 0;					/* Clear the file system object */
 8005a44:	2300      	movs	r3, #0
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8005a46:	b2f0      	uxtb	r0, r6
	fs->fs_type = 0;					/* Clear the file system object */
 8005a48:	7023      	strb	r3, [r4, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8005a4a:	7060      	strb	r0, [r4, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8005a4c:	f7ff fe34 	bl	80056b8 <disk_initialize>
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8005a50:	07c2      	lsls	r2, r0, #31
 8005a52:	f100 8120 	bmi.w	8005c96 <find_volume+0x29e>
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8005a56:	b10d      	cbz	r5, 8005a5c <find_volume+0x64>
 8005a58:	0743      	lsls	r3, r0, #29
 8005a5a:	d4ef      	bmi.n	8005a3c <find_volume+0x44>
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8005a5c:	2100      	movs	r1, #0
 8005a5e:	4620      	mov	r0, r4
 8005a60:	f7ff ff8a 	bl	8005978 <check_fs>
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8005a64:	2802      	cmp	r0, #2
 8005a66:	f040 80f5 	bne.w	8005c54 <find_volume+0x25c>
 8005a6a:	f504 75fb 	add.w	r5, r4, #502	; 0x1f6
 8005a6e:	2100      	movs	r1, #0
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8005a70:	f815 0c04 	ldrb.w	r0, [r5, #-4]
 8005a74:	b110      	cbz	r0, 8005a7c <find_volume+0x84>
 8005a76:	4628      	mov	r0, r5
 8005a78:	f7ff fe4a 	bl	8005710 <ld_dword>
 8005a7c:	f84d 0021 	str.w	r0, [sp, r1, lsl #2]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8005a80:	3101      	adds	r1, #1
 8005a82:	3510      	adds	r5, #16
 8005a84:	2904      	cmp	r1, #4
 8005a86:	d1f3      	bne.n	8005a70 <find_volume+0x78>
 8005a88:	2500      	movs	r5, #0
			bsect = br[i];
 8005a8a:	f85d 6025 	ldr.w	r6, [sp, r5, lsl #2]
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8005a8e:	2e00      	cmp	r6, #0
 8005a90:	f000 80d7 	beq.w	8005c42 <find_volume+0x24a>
 8005a94:	4631      	mov	r1, r6
 8005a96:	4620      	mov	r0, r4
 8005a98:	f7ff ff6e 	bl	8005978 <check_fs>
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8005a9c:	2801      	cmp	r0, #1
 8005a9e:	f200 80d1 	bhi.w	8005c44 <find_volume+0x24c>
	rv = rv << 8 | ptr[0];
 8005aa2:	f894 203c 	ldrb.w	r2, [r4, #60]	; 0x3c
 8005aa6:	f894 303b 	ldrb.w	r3, [r4, #59]	; 0x3b
 8005aaa:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8005aae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005ab2:	f040 80d3 	bne.w	8005c5c <find_volume+0x264>
	rv = rv << 8 | ptr[0];
 8005ab6:	f894 3047 	ldrb.w	r3, [r4, #71]	; 0x47
 8005aba:	f894 5046 	ldrb.w	r5, [r4, #70]	; 0x46
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8005abe:	ea55 2503 	orrs.w	r5, r5, r3, lsl #8
 8005ac2:	d104      	bne.n	8005ace <find_volume+0xd6>
 8005ac4:	f104 0054 	add.w	r0, r4, #84	; 0x54
 8005ac8:	f7ff fe22 	bl	8005710 <ld_dword>
 8005acc:	4605      	mov	r5, r0
		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8005ace:	f894 9040 	ldrb.w	r9, [r4, #64]	; 0x40
		fs->fsize = fasize;
 8005ad2:	61a5      	str	r5, [r4, #24]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8005ad4:	f109 33ff 	add.w	r3, r9, #4294967295
		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8005ad8:	f884 9002 	strb.w	r9, [r4, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8005adc:	2b01      	cmp	r3, #1
 8005ade:	f200 80bd 	bhi.w	8005c5c <find_volume+0x264>
		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8005ae2:	f894 703d 	ldrb.w	r7, [r4, #61]	; 0x3d
 8005ae6:	b2bb      	uxth	r3, r7
 8005ae8:	8163      	strh	r3, [r4, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	f000 80b6 	beq.w	8005c5c <find_volume+0x264>
 8005af0:	1e7b      	subs	r3, r7, #1
 8005af2:	423b      	tst	r3, r7
 8005af4:	f040 80b2 	bne.w	8005c5c <find_volume+0x264>
	rv = rv << 8 | ptr[0];
 8005af8:	f894 3042 	ldrb.w	r3, [r4, #66]	; 0x42
 8005afc:	f894 8041 	ldrb.w	r8, [r4, #65]	; 0x41
 8005b00:	ea48 2803 	orr.w	r8, r8, r3, lsl #8
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8005b04:	f018 0f0f 	tst.w	r8, #15
		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8005b08:	f8a4 8008 	strh.w	r8, [r4, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8005b0c:	f040 80a6 	bne.w	8005c5c <find_volume+0x264>
	rv = rv << 8 | ptr[0];
 8005b10:	f894 1044 	ldrb.w	r1, [r4, #68]	; 0x44
 8005b14:	f894 0043 	ldrb.w	r0, [r4, #67]	; 0x43
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8005b18:	ea50 2001 	orrs.w	r0, r0, r1, lsl #8
 8005b1c:	d103      	bne.n	8005b26 <find_volume+0x12e>
 8005b1e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005b22:	f7ff fdf5 	bl	8005710 <ld_dword>
	rv = rv << 8 | ptr[0];
 8005b26:	f894 303f 	ldrb.w	r3, [r4, #63]	; 0x3f
 8005b2a:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8005b2e:	ea52 2203 	orrs.w	r2, r2, r3, lsl #8
 8005b32:	f000 8093 	beq.w	8005c5c <find_volume+0x264>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8005b36:	fb05 f309 	mul.w	r3, r5, r9
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8005b3a:	eb02 1e18 	add.w	lr, r2, r8, lsr #4
 8005b3e:	449e      	add	lr, r3
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8005b40:	4570      	cmp	r0, lr
 8005b42:	f0c0 808b 	bcc.w	8005c5c <find_volume+0x264>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8005b46:	eba0 010e 	sub.w	r1, r0, lr
 8005b4a:	fbb1 f1f7 	udiv	r1, r1, r7
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8005b4e:	2900      	cmp	r1, #0
 8005b50:	f000 8084 	beq.w	8005c5c <find_volume+0x264>
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8005b54:	f64f 70f5 	movw	r0, #65525	; 0xfff5
 8005b58:	4281      	cmp	r1, r0
 8005b5a:	f200 8083 	bhi.w	8005c64 <find_volume+0x26c>
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8005b5e:	f640 77f5 	movw	r7, #4085	; 0xff5
 8005b62:	42b9      	cmp	r1, r7
 8005b64:	bf8c      	ite	hi
 8005b66:	2702      	movhi	r7, #2
 8005b68:	2701      	movls	r7, #1
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8005b6a:	3102      	adds	r1, #2
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8005b6c:	4432      	add	r2, r6
		fs->database = bsect + sysect;					/* Data start sector */
 8005b6e:	eb06 000e 	add.w	r0, r6, lr
		if (fmt == FS_FAT32) {
 8005b72:	2f03      	cmp	r7, #3
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8005b74:	6161      	str	r1, [r4, #20]
		fs->volbase = bsect;							/* Volume start sector */
 8005b76:	61e6      	str	r6, [r4, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8005b78:	6222      	str	r2, [r4, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 8005b7a:	62a0      	str	r0, [r4, #40]	; 0x28
		if (fmt == FS_FAT32) {
 8005b7c:	d174      	bne.n	8005c68 <find_volume+0x270>
	rv = rv << 8 | ptr[0];
 8005b7e:	f894 205b 	ldrb.w	r2, [r4, #91]	; 0x5b
 8005b82:	f894 305a 	ldrb.w	r3, [r4, #90]	; 0x5a
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8005b86:	ea53 2302 	orrs.w	r3, r3, r2, lsl #8
 8005b8a:	d167      	bne.n	8005c5c <find_volume+0x264>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8005b8c:	f1b8 0f00 	cmp.w	r8, #0
 8005b90:	d164      	bne.n	8005c5c <find_volume+0x264>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8005b92:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005b96:	f7ff fdbb 	bl	8005710 <ld_dword>
 8005b9a:	6260      	str	r0, [r4, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8005b9c:	0089      	lsls	r1, r1, #2
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8005b9e:	f201 11ff 	addw	r1, r1, #511	; 0x1ff
 8005ba2:	ebb5 2f51 	cmp.w	r5, r1, lsr #9
 8005ba6:	d359      	bcc.n	8005c5c <find_volume+0x264>
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8005ba8:	f04f 33ff 	mov.w	r3, #4294967295
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8005bac:	2f03      	cmp	r7, #3
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8005bae:	6123      	str	r3, [r4, #16]
 8005bb0:	60e3      	str	r3, [r4, #12]
		fs->fsi_flag = 0x80;
 8005bb2:	f04f 0380 	mov.w	r3, #128	; 0x80
 8005bb6:	7123      	strb	r3, [r4, #4]
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8005bb8:	d12f      	bne.n	8005c1a <find_volume+0x222>
	rv = rv << 8 | ptr[0];
 8005bba:	f894 2061 	ldrb.w	r2, [r4, #97]	; 0x61
 8005bbe:	f894 3060 	ldrb.w	r3, [r4, #96]	; 0x60
 8005bc2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8005bc6:	2b01      	cmp	r3, #1
 8005bc8:	d127      	bne.n	8005c1a <find_volume+0x222>
			&& move_window(fs, bsect + 1) == FR_OK)
 8005bca:	1c71      	adds	r1, r6, #1
 8005bcc:	4620      	mov	r0, r4
 8005bce:	f7ff feb8 	bl	8005942 <move_window>
 8005bd2:	bb10      	cbnz	r0, 8005c1a <find_volume+0x222>
	rv = rv << 8 | ptr[0];
 8005bd4:	f894 222f 	ldrb.w	r2, [r4, #559]	; 0x22f
 8005bd8:	f894 322e 	ldrb.w	r3, [r4, #558]	; 0x22e
			fs->fsi_flag = 0;
 8005bdc:	7120      	strb	r0, [r4, #4]
	rv = rv << 8 | ptr[0];
 8005bde:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8005be2:	f64a 2255 	movw	r2, #43605	; 0xaa55
 8005be6:	4293      	cmp	r3, r2
 8005be8:	d117      	bne.n	8005c1a <find_volume+0x222>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8005bea:	f104 0030 	add.w	r0, r4, #48	; 0x30
 8005bee:	f7ff fd8f 	bl	8005710 <ld_dword>
 8005bf2:	4b2b      	ldr	r3, [pc, #172]	; (8005ca0 <find_volume+0x2a8>)
 8005bf4:	4298      	cmp	r0, r3
 8005bf6:	d110      	bne.n	8005c1a <find_volume+0x222>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8005bf8:	f504 7005 	add.w	r0, r4, #532	; 0x214
 8005bfc:	f7ff fd88 	bl	8005710 <ld_dword>
 8005c00:	4b28      	ldr	r3, [pc, #160]	; (8005ca4 <find_volume+0x2ac>)
 8005c02:	4298      	cmp	r0, r3
 8005c04:	d109      	bne.n	8005c1a <find_volume+0x222>
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8005c06:	f504 7006 	add.w	r0, r4, #536	; 0x218
 8005c0a:	f7ff fd81 	bl	8005710 <ld_dword>
 8005c0e:	6120      	str	r0, [r4, #16]
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8005c10:	f504 7007 	add.w	r0, r4, #540	; 0x21c
 8005c14:	f7ff fd7c 	bl	8005710 <ld_dword>
 8005c18:	60e0      	str	r0, [r4, #12]
	fs->id = ++Fsid;		/* File system mount ID */
 8005c1a:	4a23      	ldr	r2, [pc, #140]	; (8005ca8 <find_volume+0x2b0>)
 8005c1c:	2000      	movs	r0, #0
	fs->fs_type = fmt;		/* FAT sub-type */
 8005c1e:	7027      	strb	r7, [r4, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8005c20:	8813      	ldrh	r3, [r2, #0]
 8005c22:	3301      	adds	r3, #1
 8005c24:	b29b      	uxth	r3, r3
 8005c26:	8013      	strh	r3, [r2, #0]
 8005c28:	80e3      	strh	r3, [r4, #6]
		if (Files[i].fs == fs) Files[i].fs = 0;
 8005c2a:	4b20      	ldr	r3, [pc, #128]	; (8005cac <find_volume+0x2b4>)
 8005c2c:	681a      	ldr	r2, [r3, #0]
 8005c2e:	4294      	cmp	r4, r2
 8005c30:	bf04      	itt	eq
 8005c32:	2200      	moveq	r2, #0
 8005c34:	601a      	streq	r2, [r3, #0]
 8005c36:	691a      	ldr	r2, [r3, #16]
 8005c38:	4294      	cmp	r4, r2
 8005c3a:	f47f af00 	bne.w	8005a3e <find_volume+0x46>
 8005c3e:	6118      	str	r0, [r3, #16]
 8005c40:	e6fd      	b.n	8005a3e <find_volume+0x46>
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8005c42:	2003      	movs	r0, #3
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8005c44:	3501      	adds	r5, #1
 8005c46:	2d04      	cmp	r5, #4
 8005c48:	f47f af1f 	bne.w	8005a8a <find_volume+0x92>
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8005c4c:	2804      	cmp	r0, #4
 8005c4e:	d105      	bne.n	8005c5c <find_volume+0x264>
 8005c50:	2001      	movs	r0, #1
 8005c52:	e6f4      	b.n	8005a3e <find_volume+0x46>
 8005c54:	2804      	cmp	r0, #4
 8005c56:	d0fb      	beq.n	8005c50 <find_volume+0x258>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8005c58:	2801      	cmp	r0, #1
 8005c5a:	d901      	bls.n	8005c60 <find_volume+0x268>
 8005c5c:	200d      	movs	r0, #13
 8005c5e:	e6ee      	b.n	8005a3e <find_volume+0x46>
	bsect = 0;
 8005c60:	2600      	movs	r6, #0
 8005c62:	e71e      	b.n	8005aa2 <find_volume+0xaa>
		fmt = FS_FAT32;
 8005c64:	2703      	movs	r7, #3
 8005c66:	e780      	b.n	8005b6a <find_volume+0x172>
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8005c68:	f1b8 0f00 	cmp.w	r8, #0
 8005c6c:	d0f6      	beq.n	8005c5c <find_volume+0x264>
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8005c6e:	2f02      	cmp	r7, #2
 8005c70:	ea4f 0041 	mov.w	r0, r1, lsl #1
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8005c74:	4413      	add	r3, r2
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8005c76:	bf1c      	itt	ne
 8005c78:	1840      	addne	r0, r0, r1
 8005c7a:	f001 0101 	andne.w	r1, r1, #1
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8005c7e:	6263      	str	r3, [r4, #36]	; 0x24
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8005c80:	bf0c      	ite	eq
 8005c82:	4601      	moveq	r1, r0
 8005c84:	eb01 0150 	addne.w	r1, r1, r0, lsr #1
 8005c88:	e789      	b.n	8005b9e <find_volume+0x1a6>
	if (vol < 0) return FR_INVALID_DRIVE;
 8005c8a:	200b      	movs	r0, #11
 8005c8c:	e6d7      	b.n	8005a3e <find_volume+0x46>
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8005c8e:	200c      	movs	r0, #12
 8005c90:	e6d5      	b.n	8005a3e <find_volume+0x46>
			return FR_OK;				/* The file system object is valid */
 8005c92:	4628      	mov	r0, r5
 8005c94:	e6d3      	b.n	8005a3e <find_volume+0x46>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8005c96:	2003      	movs	r0, #3
 8005c98:	e6d1      	b.n	8005a3e <find_volume+0x46>
 8005c9a:	bf00      	nop
 8005c9c:	200000f0 	.word	0x200000f0
 8005ca0:	41615252 	.word	0x41615252
 8005ca4:	61417272 	.word	0x61417272
 8005ca8:	20000114 	.word	0x20000114
 8005cac:	200000f4 	.word	0x200000f4

08005cb0 <put_fat>:
	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8005cb0:	2901      	cmp	r1, #1
{
 8005cb2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005cb6:	4605      	mov	r5, r0
 8005cb8:	460c      	mov	r4, r1
 8005cba:	4617      	mov	r7, r2
	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8005cbc:	d973      	bls.n	8005da6 <put_fat+0xf6>
 8005cbe:	6943      	ldr	r3, [r0, #20]
 8005cc0:	4299      	cmp	r1, r3
 8005cc2:	d270      	bcs.n	8005da6 <put_fat+0xf6>
		switch (fs->fs_type) {
 8005cc4:	7803      	ldrb	r3, [r0, #0]
 8005cc6:	2b02      	cmp	r3, #2
 8005cc8:	d040      	beq.n	8005d4c <put_fat+0x9c>
 8005cca:	2b03      	cmp	r3, #3
 8005ccc:	d051      	beq.n	8005d72 <put_fat+0xc2>
 8005cce:	2b01      	cmp	r3, #1
 8005cd0:	d169      	bne.n	8005da6 <put_fat+0xf6>
			bc = (UINT)clst; bc += bc / 2;
 8005cd2:	eb01 0851 	add.w	r8, r1, r1, lsr #1
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8005cd6:	6a01      	ldr	r1, [r0, #32]
 8005cd8:	eb01 2158 	add.w	r1, r1, r8, lsr #9
 8005cdc:	f7ff fe31 	bl	8005942 <move_window>
 8005ce0:	4606      	mov	r6, r0
			if (res != FR_OK) break;
 8005ce2:	bb40      	cbnz	r0, 8005d36 <put_fat+0x86>
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8005ce4:	f014 0401 	ands.w	r4, r4, #1
			p = fs->win + bc++ % SS(fs);
 8005ce8:	f105 0930 	add.w	r9, r5, #48	; 0x30
 8005cec:	f108 0a01 	add.w	sl, r8, #1
 8005cf0:	f3c8 0808 	ubfx	r8, r8, #0, #9
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8005cf4:	bf08      	it	eq
 8005cf6:	b2fb      	uxtbeq	r3, r7
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8005cf8:	4628      	mov	r0, r5
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8005cfa:	bf1f      	itttt	ne
 8005cfc:	f819 3008 	ldrbne.w	r3, [r9, r8]
 8005d00:	f003 020f 	andne.w	r2, r3, #15
 8005d04:	013b      	lslne	r3, r7, #4
 8005d06:	f003 03f0 	andne.w	r3, r3, #240	; 0xf0
 8005d0a:	bf18      	it	ne
 8005d0c:	4313      	orrne	r3, r2
 8005d0e:	f809 3008 	strb.w	r3, [r9, r8]
			fs->wflag = 1;
 8005d12:	2301      	movs	r3, #1
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8005d14:	6a29      	ldr	r1, [r5, #32]
			fs->wflag = 1;
 8005d16:	70eb      	strb	r3, [r5, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8005d18:	eb01 215a 	add.w	r1, r1, sl, lsr #9
 8005d1c:	f7ff fe11 	bl	8005942 <move_window>
			if (res != FR_OK) break;
 8005d20:	4606      	mov	r6, r0
 8005d22:	b940      	cbnz	r0, 8005d36 <put_fat+0x86>
			p = fs->win + bc % SS(fs);
 8005d24:	f3ca 0a08 	ubfx	sl, sl, #0, #9
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8005d28:	b144      	cbz	r4, 8005d3c <put_fat+0x8c>
 8005d2a:	f3c7 1707 	ubfx	r7, r7, #4, #8
 8005d2e:	f809 700a 	strb.w	r7, [r9, sl]
			fs->wflag = 1;
 8005d32:	2301      	movs	r3, #1
 8005d34:	70eb      	strb	r3, [r5, #3]
}
 8005d36:	4630      	mov	r0, r6
 8005d38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8005d3c:	f819 300a 	ldrb.w	r3, [r9, sl]
 8005d40:	f3c7 2703 	ubfx	r7, r7, #8, #4
 8005d44:	f023 030f 	bic.w	r3, r3, #15
 8005d48:	431f      	orrs	r7, r3
 8005d4a:	e7f0      	b.n	8005d2e <put_fat+0x7e>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8005d4c:	6a01      	ldr	r1, [r0, #32]
 8005d4e:	eb01 2114 	add.w	r1, r1, r4, lsr #8
 8005d52:	f7ff fdf6 	bl	8005942 <move_window>
			if (res != FR_OK) break;
 8005d56:	4606      	mov	r6, r0
 8005d58:	2800      	cmp	r0, #0
 8005d5a:	d1ec      	bne.n	8005d36 <put_fat+0x86>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8005d5c:	0064      	lsls	r4, r4, #1
 8005d5e:	f105 0330 	add.w	r3, r5, #48	; 0x30
 8005d62:	f404 74ff 	and.w	r4, r4, #510	; 0x1fe
	*ptr++ = (BYTE)val; val >>= 8;
 8005d66:	551f      	strb	r7, [r3, r4]
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8005d68:	191a      	adds	r2, r3, r4
	*ptr++ = (BYTE)val; val >>= 8;
 8005d6a:	f3c7 2707 	ubfx	r7, r7, #8, #8
	*ptr++ = (BYTE)val;
 8005d6e:	7057      	strb	r7, [r2, #1]
 8005d70:	e7df      	b.n	8005d32 <put_fat+0x82>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8005d72:	6a01      	ldr	r1, [r0, #32]
 8005d74:	eb01 11d4 	add.w	r1, r1, r4, lsr #7
 8005d78:	f7ff fde3 	bl	8005942 <move_window>
			if (res != FR_OK) break;
 8005d7c:	4606      	mov	r6, r0
 8005d7e:	2800      	cmp	r0, #0
 8005d80:	d1d9      	bne.n	8005d36 <put_fat+0x86>
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8005d82:	00a4      	lsls	r4, r4, #2
 8005d84:	f105 0330 	add.w	r3, r5, #48	; 0x30
 8005d88:	f027 4770 	bic.w	r7, r7, #4026531840	; 0xf0000000
 8005d8c:	f404 74fe 	and.w	r4, r4, #508	; 0x1fc
 8005d90:	441c      	add	r4, r3
 8005d92:	4620      	mov	r0, r4
 8005d94:	f7ff fcbc 	bl	8005710 <ld_dword>
 8005d98:	f000 4170 	and.w	r1, r0, #4026531840	; 0xf0000000
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8005d9c:	4620      	mov	r0, r4
 8005d9e:	4339      	orrs	r1, r7
 8005da0:	f7ff fcbe 	bl	8005720 <st_dword>
 8005da4:	e7c5      	b.n	8005d32 <put_fat+0x82>
	FRESULT res = FR_INT_ERR;
 8005da6:	2602      	movs	r6, #2
 8005da8:	e7c5      	b.n	8005d36 <put_fat+0x86>

08005daa <get_fat.isra.8>:
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8005daa:	2901      	cmp	r1, #1
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
 8005dac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005dae:	4605      	mov	r5, r0
 8005db0:	460c      	mov	r4, r1
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8005db2:	d952      	bls.n	8005e5a <get_fat.isra.8+0xb0>
 8005db4:	6943      	ldr	r3, [r0, #20]
 8005db6:	4299      	cmp	r1, r3
 8005db8:	d24f      	bcs.n	8005e5a <get_fat.isra.8+0xb0>
		switch (fs->fs_type) {
 8005dba:	7803      	ldrb	r3, [r0, #0]
 8005dbc:	2b02      	cmp	r3, #2
 8005dbe:	d029      	beq.n	8005e14 <get_fat.isra.8+0x6a>
 8005dc0:	2b03      	cmp	r3, #3
 8005dc2:	d038      	beq.n	8005e36 <get_fat.isra.8+0x8c>
 8005dc4:	2b01      	cmp	r3, #1
 8005dc6:	d148      	bne.n	8005e5a <get_fat.isra.8+0xb0>
			bc = (UINT)clst; bc += bc / 2;
 8005dc8:	eb01 0651 	add.w	r6, r1, r1, lsr #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005dcc:	6a01      	ldr	r1, [r0, #32]
 8005dce:	eb01 2156 	add.w	r1, r1, r6, lsr #9
 8005dd2:	f7ff fdb6 	bl	8005942 <move_window>
 8005dd6:	b110      	cbz	r0, 8005dde <get_fat.isra.8+0x34>
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8005dd8:	f04f 30ff 	mov.w	r0, #4294967295
 8005ddc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			wc = fs->win[bc++ % SS(fs)];
 8005dde:	1c77      	adds	r7, r6, #1
 8005de0:	f3c6 0608 	ubfx	r6, r6, #0, #9
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005de4:	6a29      	ldr	r1, [r5, #32]
 8005de6:	4628      	mov	r0, r5
			wc = fs->win[bc++ % SS(fs)];
 8005de8:	442e      	add	r6, r5
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005dea:	eb01 2157 	add.w	r1, r1, r7, lsr #9
			wc = fs->win[bc++ % SS(fs)];
 8005dee:	f896 6030 	ldrb.w	r6, [r6, #48]	; 0x30
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005df2:	f7ff fda6 	bl	8005942 <move_window>
 8005df6:	2800      	cmp	r0, #0
 8005df8:	d1ee      	bne.n	8005dd8 <get_fat.isra.8+0x2e>
			wc |= fs->win[bc % SS(fs)] << 8;
 8005dfa:	f3c7 0708 	ubfx	r7, r7, #0, #9
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8005dfe:	07e3      	lsls	r3, r4, #31
			wc |= fs->win[bc % SS(fs)] << 8;
 8005e00:	443d      	add	r5, r7
 8005e02:	f895 0030 	ldrb.w	r0, [r5, #48]	; 0x30
 8005e06:	ea46 2000 	orr.w	r0, r6, r0, lsl #8
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8005e0a:	bf4c      	ite	mi
 8005e0c:	0900      	lsrmi	r0, r0, #4
 8005e0e:	f3c0 000b 	ubfxpl	r0, r0, #0, #12
 8005e12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8005e14:	6a01      	ldr	r1, [r0, #32]
 8005e16:	eb01 2114 	add.w	r1, r1, r4, lsr #8
 8005e1a:	f7ff fd92 	bl	8005942 <move_window>
 8005e1e:	2800      	cmp	r0, #0
 8005e20:	d1da      	bne.n	8005dd8 <get_fat.isra.8+0x2e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8005e22:	0064      	lsls	r4, r4, #1
 8005e24:	3530      	adds	r5, #48	; 0x30
 8005e26:	f404 74ff 	and.w	r4, r4, #510	; 0x1fe
 8005e2a:	192b      	adds	r3, r5, r4
	rv = rv << 8 | ptr[0];
 8005e2c:	5d28      	ldrb	r0, [r5, r4]
 8005e2e:	785b      	ldrb	r3, [r3, #1]
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8005e30:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8005e34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8005e36:	6a01      	ldr	r1, [r0, #32]
 8005e38:	eb01 11d4 	add.w	r1, r1, r4, lsr #7
 8005e3c:	f7ff fd81 	bl	8005942 <move_window>
 8005e40:	2800      	cmp	r0, #0
 8005e42:	d1c9      	bne.n	8005dd8 <get_fat.isra.8+0x2e>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8005e44:	00a4      	lsls	r4, r4, #2
 8005e46:	f105 0030 	add.w	r0, r5, #48	; 0x30
 8005e4a:	f404 74fe 	and.w	r4, r4, #508	; 0x1fc
 8005e4e:	4420      	add	r0, r4
 8005e50:	f7ff fc5e 	bl	8005710 <ld_dword>
 8005e54:	f020 4070 	bic.w	r0, r0, #4026531840	; 0xf0000000
 8005e58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			val = 1;	/* Internal error */
 8005e5a:	2001      	movs	r0, #1
}
 8005e5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005e5e <create_chain>:
{
 8005e5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e62:	4680      	mov	r8, r0
	FATFS *fs = obj->fs;
 8005e64:	6805      	ldr	r5, [r0, #0]
	if (clst == 0) {	/* Create a new chain */
 8005e66:	460f      	mov	r7, r1
 8005e68:	b971      	cbnz	r1, 8005e88 <create_chain+0x2a>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8005e6a:	68ee      	ldr	r6, [r5, #12]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8005e6c:	b1f6      	cbz	r6, 8005eac <create_chain+0x4e>
 8005e6e:	696b      	ldr	r3, [r5, #20]
 8005e70:	429e      	cmp	r6, r3
 8005e72:	bf28      	it	cs
 8005e74:	2601      	movcs	r6, #1
 8005e76:	4634      	mov	r4, r6
			ncl++;							/* Next cluster */
 8005e78:	3401      	adds	r4, #1
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8005e7a:	696b      	ldr	r3, [r5, #20]
 8005e7c:	429c      	cmp	r4, r3
 8005e7e:	d318      	bcc.n	8005eb2 <create_chain+0x54>
				if (ncl > scl) return 0;	/* No free cluster */
 8005e80:	2e01      	cmp	r6, #1
 8005e82:	d815      	bhi.n	8005eb0 <create_chain+0x52>
 8005e84:	2400      	movs	r4, #0
 8005e86:	e009      	b.n	8005e9c <create_chain+0x3e>
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8005e88:	4628      	mov	r0, r5
 8005e8a:	f7ff ff8e 	bl	8005daa <get_fat.isra.8>
		if (cs < 2) return 1;				/* Invalid FAT value */
 8005e8e:	2801      	cmp	r0, #1
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8005e90:	4604      	mov	r4, r0
		if (cs < 2) return 1;				/* Invalid FAT value */
 8005e92:	d937      	bls.n	8005f04 <create_chain+0xa6>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8005e94:	1c43      	adds	r3, r0, #1
 8005e96:	d104      	bne.n	8005ea2 <create_chain+0x44>
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8005e98:	f04f 34ff 	mov.w	r4, #4294967295
}
 8005e9c:	4620      	mov	r0, r4
 8005e9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8005ea2:	696b      	ldr	r3, [r5, #20]
 8005ea4:	4298      	cmp	r0, r3
 8005ea6:	d3f9      	bcc.n	8005e9c <create_chain+0x3e>
 8005ea8:	463e      	mov	r6, r7
 8005eaa:	e7e4      	b.n	8005e76 <create_chain+0x18>
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8005eac:	2601      	movs	r6, #1
 8005eae:	e7e2      	b.n	8005e76 <create_chain+0x18>
				ncl = 2;
 8005eb0:	2402      	movs	r4, #2
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8005eb2:	4621      	mov	r1, r4
 8005eb4:	f8d8 0000 	ldr.w	r0, [r8]
 8005eb8:	f7ff ff77 	bl	8005daa <get_fat.isra.8>
			if (cs == 0) break;				/* Found a free cluster */
 8005ebc:	b130      	cbz	r0, 8005ecc <create_chain+0x6e>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8005ebe:	2801      	cmp	r0, #1
 8005ec0:	d020      	beq.n	8005f04 <create_chain+0xa6>
 8005ec2:	3001      	adds	r0, #1
 8005ec4:	d0e8      	beq.n	8005e98 <create_chain+0x3a>
			if (ncl == scl) return 0;		/* No free cluster */
 8005ec6:	42b4      	cmp	r4, r6
 8005ec8:	d1d6      	bne.n	8005e78 <create_chain+0x1a>
 8005eca:	e7db      	b.n	8005e84 <create_chain+0x26>
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8005ecc:	f04f 32ff 	mov.w	r2, #4294967295
 8005ed0:	4621      	mov	r1, r4
 8005ed2:	4628      	mov	r0, r5
 8005ed4:	f7ff feec 	bl	8005cb0 <put_fat>
		if (res == FR_OK && clst != 0) {
 8005ed8:	b990      	cbnz	r0, 8005f00 <create_chain+0xa2>
 8005eda:	b957      	cbnz	r7, 8005ef2 <create_chain+0x94>
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8005edc:	696a      	ldr	r2, [r5, #20]
 8005ede:	692b      	ldr	r3, [r5, #16]
 8005ee0:	3a02      	subs	r2, #2
		fs->last_clst = ncl;
 8005ee2:	60ec      	str	r4, [r5, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8005ee4:	4293      	cmp	r3, r2
 8005ee6:	d90f      	bls.n	8005f08 <create_chain+0xaa>
		fs->fsi_flag |= 1;
 8005ee8:	792b      	ldrb	r3, [r5, #4]
 8005eea:	f043 0301 	orr.w	r3, r3, #1
 8005eee:	712b      	strb	r3, [r5, #4]
 8005ef0:	e7d4      	b.n	8005e9c <create_chain+0x3e>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8005ef2:	4622      	mov	r2, r4
 8005ef4:	4639      	mov	r1, r7
 8005ef6:	4628      	mov	r0, r5
 8005ef8:	f7ff feda 	bl	8005cb0 <put_fat>
	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8005efc:	2800      	cmp	r0, #0
 8005efe:	d0ed      	beq.n	8005edc <create_chain+0x7e>
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8005f00:	2801      	cmp	r0, #1
 8005f02:	d0c9      	beq.n	8005e98 <create_chain+0x3a>
 8005f04:	2401      	movs	r4, #1
 8005f06:	e7c9      	b.n	8005e9c <create_chain+0x3e>
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8005f08:	3b01      	subs	r3, #1
 8005f0a:	612b      	str	r3, [r5, #16]
 8005f0c:	e7ec      	b.n	8005ee8 <create_chain+0x8a>

08005f0e <remove_chain>:
{
 8005f0e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f10:	460d      	mov	r5, r1
 8005f12:	4607      	mov	r7, r0
 8005f14:	4611      	mov	r1, r2
	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8005f16:	2d01      	cmp	r5, #1
 8005f18:	d801      	bhi.n	8005f1e <remove_chain+0x10>
 8005f1a:	2002      	movs	r0, #2
 8005f1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	FATFS *fs = obj->fs;
 8005f1e:	6804      	ldr	r4, [r0, #0]
	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8005f20:	6963      	ldr	r3, [r4, #20]
 8005f22:	429d      	cmp	r5, r3
 8005f24:	d2f9      	bcs.n	8005f1a <remove_chain+0xc>
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8005f26:	b12a      	cbz	r2, 8005f34 <remove_chain+0x26>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8005f28:	f04f 32ff 	mov.w	r2, #4294967295
 8005f2c:	4620      	mov	r0, r4
 8005f2e:	f7ff febf 	bl	8005cb0 <put_fat>
		if (res != FR_OK) return res;
 8005f32:	bb08      	cbnz	r0, 8005f78 <remove_chain+0x6a>
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8005f34:	4629      	mov	r1, r5
 8005f36:	6838      	ldr	r0, [r7, #0]
 8005f38:	f7ff ff37 	bl	8005daa <get_fat.isra.8>
		if (nxt == 0) break;				/* Empty cluster? */
 8005f3c:	4606      	mov	r6, r0
 8005f3e:	b908      	cbnz	r0, 8005f44 <remove_chain+0x36>
	return FR_OK;
 8005f40:	2000      	movs	r0, #0
 8005f42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8005f44:	2801      	cmp	r0, #1
 8005f46:	d0e8      	beq.n	8005f1a <remove_chain+0xc>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8005f48:	1c43      	adds	r3, r0, #1
 8005f4a:	d014      	beq.n	8005f76 <remove_chain+0x68>
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8005f4c:	2200      	movs	r2, #0
 8005f4e:	4629      	mov	r1, r5
 8005f50:	4620      	mov	r0, r4
 8005f52:	f7ff fead 	bl	8005cb0 <put_fat>
			if (res != FR_OK) return res;
 8005f56:	b978      	cbnz	r0, 8005f78 <remove_chain+0x6a>
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8005f58:	6962      	ldr	r2, [r4, #20]
 8005f5a:	6923      	ldr	r3, [r4, #16]
 8005f5c:	1e91      	subs	r1, r2, #2
 8005f5e:	428b      	cmp	r3, r1
 8005f60:	d205      	bcs.n	8005f6e <remove_chain+0x60>
			fs->free_clst++;
 8005f62:	3301      	adds	r3, #1
 8005f64:	6123      	str	r3, [r4, #16]
			fs->fsi_flag |= 1;
 8005f66:	7923      	ldrb	r3, [r4, #4]
 8005f68:	f043 0301 	orr.w	r3, r3, #1
 8005f6c:	7123      	strb	r3, [r4, #4]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8005f6e:	4296      	cmp	r6, r2
 8005f70:	4635      	mov	r5, r6
 8005f72:	d3df      	bcc.n	8005f34 <remove_chain+0x26>
 8005f74:	e7e4      	b.n	8005f40 <remove_chain+0x32>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8005f76:	2001      	movs	r0, #1
}
 8005f78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005f7a <dir_sdi.constprop.11>:
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
 8005f7a:	b538      	push	{r3, r4, r5, lr}
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8005f7c:	6882      	ldr	r2, [r0, #8]
	dp->dptr = ofs;				/* Set current offset */
 8005f7e:	2300      	movs	r3, #0
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
 8005f80:	4605      	mov	r5, r0
	FATFS *fs = dp->obj.fs;
 8005f82:	6804      	ldr	r4, [r0, #0]
	dp->dptr = ofs;				/* Set current offset */
 8005f84:	6143      	str	r3, [r0, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8005f86:	b992      	cbnz	r2, 8005fae <dir_sdi.constprop.11+0x34>
 8005f88:	7823      	ldrb	r3, [r4, #0]
 8005f8a:	2b02      	cmp	r3, #2
 8005f8c:	d901      	bls.n	8005f92 <dir_sdi.constprop.11+0x18>
		clst = fs->dirbase;
 8005f8e:	6a63      	ldr	r3, [r4, #36]	; 0x24
	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8005f90:	b973      	cbnz	r3, 8005fb0 <dir_sdi.constprop.11+0x36>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8005f92:	8923      	ldrh	r3, [r4, #8]
 8005f94:	b90b      	cbnz	r3, 8005f9a <dir_sdi.constprop.11+0x20>
 8005f96:	2002      	movs	r0, #2
 8005f98:	bd38      	pop	{r3, r4, r5, pc}
		dp->sect = fs->dirbase;
 8005f9a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005f9c:	61eb      	str	r3, [r5, #28]
	if (!dp->sect) return FR_INT_ERR;
 8005f9e:	69eb      	ldr	r3, [r5, #28]
	dp->clust = clst;					/* Current cluster# */
 8005fa0:	61aa      	str	r2, [r5, #24]
	if (!dp->sect) return FR_INT_ERR;
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d0f7      	beq.n	8005f96 <dir_sdi.constprop.11+0x1c>
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8005fa6:	3430      	adds	r4, #48	; 0x30
	return FR_OK;
 8005fa8:	2000      	movs	r0, #0
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8005faa:	622c      	str	r4, [r5, #32]
 8005fac:	bd38      	pop	{r3, r4, r5, pc}
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8005fae:	4613      	mov	r3, r2
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8005fb0:	8961      	ldrh	r1, [r4, #10]
 8005fb2:	461a      	mov	r2, r3
		while (ofs >= csz) {				/* Follow cluster chain */
 8005fb4:	b961      	cbnz	r1, 8005fd0 <dir_sdi.constprop.11+0x56>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8005fb6:	4611      	mov	r1, r2
 8005fb8:	6828      	ldr	r0, [r5, #0]
 8005fba:	f7ff fef6 	bl	8005daa <get_fat.isra.8>
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8005fbe:	1c43      	adds	r3, r0, #1
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8005fc0:	4602      	mov	r2, r0
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8005fc2:	d00b      	beq.n	8005fdc <dir_sdi.constprop.11+0x62>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8005fc4:	2801      	cmp	r0, #1
 8005fc6:	d9e6      	bls.n	8005f96 <dir_sdi.constprop.11+0x1c>
 8005fc8:	6963      	ldr	r3, [r4, #20]
 8005fca:	4298      	cmp	r0, r3
 8005fcc:	d3f3      	bcc.n	8005fb6 <dir_sdi.constprop.11+0x3c>
 8005fce:	e7e2      	b.n	8005f96 <dir_sdi.constprop.11+0x1c>
		dp->sect = clust2sect(fs, clst);
 8005fd0:	4619      	mov	r1, r3
 8005fd2:	4620      	mov	r0, r4
 8005fd4:	f7ff fc1a 	bl	800580c <clust2sect>
 8005fd8:	61e8      	str	r0, [r5, #28]
 8005fda:	e7e0      	b.n	8005f9e <dir_sdi.constprop.11+0x24>
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8005fdc:	2001      	movs	r0, #1
}
 8005fde:	bd38      	pop	{r3, r4, r5, pc}

08005fe0 <dir_next>:
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8005fe0:	69c3      	ldr	r3, [r0, #28]
{
 8005fe2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005fe6:	4605      	mov	r5, r0
 8005fe8:	460f      	mov	r7, r1
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8005fea:	b1ab      	cbz	r3, 8006018 <dir_next+0x38>
	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8005fec:	6942      	ldr	r2, [r0, #20]
 8005fee:	f102 0820 	add.w	r8, r2, #32
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8005ff2:	f5b8 1f00 	cmp.w	r8, #2097152	; 0x200000
 8005ff6:	d20f      	bcs.n	8006018 <dir_next+0x38>
	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8005ff8:	f3c8 0908 	ubfx	r9, r8, #0, #9
	FATFS *fs = dp->obj.fs;
 8005ffc:	6804      	ldr	r4, [r0, #0]
	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8005ffe:	f1b9 0f00 	cmp.w	r9, #0
 8006002:	d14f      	bne.n	80060a4 <dir_next+0xc4>
		dp->sect++;				/* Next sector */
 8006004:	3301      	adds	r3, #1
		if (!dp->clust) {		/* Static table */
 8006006:	6981      	ldr	r1, [r0, #24]
		dp->sect++;				/* Next sector */
 8006008:	61c3      	str	r3, [r0, #28]
		if (!dp->clust) {		/* Static table */
 800600a:	b941      	cbnz	r1, 800601e <dir_next+0x3e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800600c:	8923      	ldrh	r3, [r4, #8]
 800600e:	ebb3 1f58 	cmp.w	r3, r8, lsr #5
 8006012:	d847      	bhi.n	80060a4 <dir_next+0xc4>
				dp->sect = 0; return FR_NO_FILE;
 8006014:	2300      	movs	r3, #0
 8006016:	61eb      	str	r3, [r5, #28]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8006018:	2004      	movs	r0, #4
 800601a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800601e:	8963      	ldrh	r3, [r4, #10]
 8006020:	3b01      	subs	r3, #1
 8006022:	ea13 2358 	ands.w	r3, r3, r8, lsr #9
 8006026:	d13d      	bne.n	80060a4 <dir_next+0xc4>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8006028:	4620      	mov	r0, r4
 800602a:	f7ff febe 	bl	8005daa <get_fat.isra.8>
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800602e:	2801      	cmp	r0, #1
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8006030:	4606      	mov	r6, r0
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8006032:	d802      	bhi.n	800603a <dir_next+0x5a>
 8006034:	2002      	movs	r0, #2
 8006036:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800603a:	1c42      	adds	r2, r0, #1
 800603c:	d102      	bne.n	8006044 <dir_next+0x64>
 800603e:	2001      	movs	r0, #1
 8006040:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8006044:	6963      	ldr	r3, [r4, #20]
 8006046:	4298      	cmp	r0, r3
 8006048:	d326      	bcc.n	8006098 <dir_next+0xb8>
					if (!stretch) {								/* If no stretch, report EOT */
 800604a:	2f00      	cmp	r7, #0
 800604c:	d0e2      	beq.n	8006014 <dir_next+0x34>
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800604e:	69a9      	ldr	r1, [r5, #24]
 8006050:	4628      	mov	r0, r5
 8006052:	f7ff ff04 	bl	8005e5e <create_chain>
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8006056:	4606      	mov	r6, r0
 8006058:	2800      	cmp	r0, #0
 800605a:	d037      	beq.n	80060cc <dir_next+0xec>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800605c:	2801      	cmp	r0, #1
 800605e:	d0e9      	beq.n	8006034 <dir_next+0x54>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8006060:	1c43      	adds	r3, r0, #1
 8006062:	d0ec      	beq.n	800603e <dir_next+0x5e>
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8006064:	4620      	mov	r0, r4
 8006066:	f7ff fc66 	bl	8005936 <sync_window>
 800606a:	4607      	mov	r7, r0
 800606c:	2800      	cmp	r0, #0
 800606e:	d1e6      	bne.n	800603e <dir_next+0x5e>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8006070:	4601      	mov	r1, r0
 8006072:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006076:	f104 0030 	add.w	r0, r4, #48	; 0x30
						fs->wflag = 1;
 800607a:	f04f 0a01 	mov.w	sl, #1
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800607e:	f7ff fb57 	bl	8005730 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8006082:	4631      	mov	r1, r6
 8006084:	4620      	mov	r0, r4
 8006086:	f7ff fbc1 	bl	800580c <clust2sect>
 800608a:	62e0      	str	r0, [r4, #44]	; 0x2c
 800608c:	8963      	ldrh	r3, [r4, #10]
 800608e:	429f      	cmp	r7, r3
 8006090:	d310      	bcc.n	80060b4 <dir_next+0xd4>
					fs->winsect -= n;							/* Restore window offset */
 8006092:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8006094:	1bdf      	subs	r7, r3, r7
 8006096:	62e7      	str	r7, [r4, #44]	; 0x2c
				dp->clust = clst;		/* Initialize data for new cluster */
 8006098:	61ae      	str	r6, [r5, #24]
				dp->sect = clust2sect(fs, clst);
 800609a:	4631      	mov	r1, r6
 800609c:	4620      	mov	r0, r4
 800609e:	f7ff fbb5 	bl	800580c <clust2sect>
 80060a2:	61e8      	str	r0, [r5, #28]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 80060a4:	3430      	adds	r4, #48	; 0x30
	dp->dptr = ofs;						/* Current entry */
 80060a6:	f8c5 8014 	str.w	r8, [r5, #20]
	return FR_OK;
 80060aa:	2000      	movs	r0, #0
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 80060ac:	444c      	add	r4, r9
 80060ae:	622c      	str	r4, [r5, #32]
	return FR_OK;
 80060b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
						fs->wflag = 1;
 80060b4:	f884 a003 	strb.w	sl, [r4, #3]
 80060b8:	4620      	mov	r0, r4
 80060ba:	f7ff fc19 	bl	80058f0 <sync_window.part.4>
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 80060be:	2800      	cmp	r0, #0
 80060c0:	d1bd      	bne.n	800603e <dir_next+0x5e>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80060c2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80060c4:	3701      	adds	r7, #1
 80060c6:	3301      	adds	r3, #1
 80060c8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80060ca:	e7df      	b.n	800608c <dir_next+0xac>
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80060cc:	2007      	movs	r0, #7
}
 80060ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

080060d4 <follow_path>:
{
 80060d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80060d8:	4604      	mov	r4, r0
	FATFS *fs = obj->fs;
 80060da:	6807      	ldr	r7, [r0, #0]
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 80060dc:	780b      	ldrb	r3, [r1, #0]
 80060de:	460d      	mov	r5, r1
 80060e0:	3101      	adds	r1, #1
 80060e2:	2b2f      	cmp	r3, #47	; 0x2f
 80060e4:	d0fa      	beq.n	80060dc <follow_path+0x8>
 80060e6:	2b5c      	cmp	r3, #92	; 0x5c
 80060e8:	d0f8      	beq.n	80060dc <follow_path+0x8>
		obj->sclust = 0;					/* Start from root directory */
 80060ea:	2300      	movs	r3, #0
 80060ec:	60a3      	str	r3, [r4, #8]
	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 80060ee:	782b      	ldrb	r3, [r5, #0]
 80060f0:	2b1f      	cmp	r3, #31
 80060f2:	d958      	bls.n	80061a6 <follow_path+0xd2>
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 80060f4:	f8df 8154 	ldr.w	r8, [pc, #340]	; 800624c <follow_path+0x178>
	p = *path; sfn = dp->fn;
 80060f8:	f104 0624 	add.w	r6, r4, #36	; 0x24
	mem_set(sfn, ' ', 11);
 80060fc:	220b      	movs	r2, #11
 80060fe:	2120      	movs	r1, #32
 8006100:	4630      	mov	r0, r6
 8006102:	f7ff fb15 	bl	8005730 <mem_set>
	si = i = 0; ni = 8;
 8006106:	2200      	movs	r2, #0
 8006108:	f105 3eff 	add.w	lr, r5, #4294967295
 800610c:	2008      	movs	r0, #8
 800610e:	4611      	mov	r1, r2
		c = (BYTE)p[si++];
 8006110:	f81e 3f01 	ldrb.w	r3, [lr, #1]!
 8006114:	3101      	adds	r1, #1
		if (c <= ' ') break; 			/* Break if end of the path name */
 8006116:	2b20      	cmp	r3, #32
 8006118:	d90b      	bls.n	8006132 <follow_path+0x5e>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800611a:	2b2f      	cmp	r3, #47	; 0x2f
 800611c:	d14b      	bne.n	80061b6 <follow_path+0xe2>
 800611e:	1868      	adds	r0, r5, r1
 8006120:	1b41      	subs	r1, r0, r5
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8006122:	f810 eb01 	ldrb.w	lr, [r0], #1
 8006126:	f1be 0f2f 	cmp.w	lr, #47	; 0x2f
 800612a:	d0f9      	beq.n	8006120 <follow_path+0x4c>
 800612c:	f1be 0f5c 	cmp.w	lr, #92	; 0x5c
 8006130:	d0f6      	beq.n	8006120 <follow_path+0x4c>
	*path = p + si;						/* Return pointer to the next segment */
 8006132:	440d      	add	r5, r1
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8006134:	2a00      	cmp	r2, #0
 8006136:	d053      	beq.n	80061e0 <follow_path+0x10c>
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8006138:	f894 2024 	ldrb.w	r2, [r4, #36]	; 0x24
	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800613c:	4620      	mov	r0, r4
	FATFS *fs = dp->obj.fs;
 800613e:	f8d4 9000 	ldr.w	r9, [r4]
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8006142:	2ae5      	cmp	r2, #229	; 0xe5
 8006144:	bf04      	itt	eq
 8006146:	2205      	moveq	r2, #5
 8006148:	f884 2024 	strbeq.w	r2, [r4, #36]	; 0x24
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800614c:	2b21      	cmp	r3, #33	; 0x21
 800614e:	bf34      	ite	cc
 8006150:	2304      	movcc	r3, #4
 8006152:	2300      	movcs	r3, #0
 8006154:	f884 302f 	strb.w	r3, [r4, #47]	; 0x2f
	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8006158:	f7ff ff0f 	bl	8005f7a <dir_sdi.constprop.11>
	if (res != FR_OK) return res;
 800615c:	2800      	cmp	r0, #0
 800615e:	d144      	bne.n	80061ea <follow_path+0x116>
		res = move_window(fs, dp->sect);
 8006160:	69e1      	ldr	r1, [r4, #28]
 8006162:	4648      	mov	r0, r9
 8006164:	f7ff fbed 	bl	8005942 <move_window>
		if (res != FR_OK) break;
 8006168:	2800      	cmp	r0, #0
 800616a:	d13e      	bne.n	80061ea <follow_path+0x116>
		c = dp->dir[DIR_Name];
 800616c:	6a23      	ldr	r3, [r4, #32]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800616e:	781a      	ldrb	r2, [r3, #0]
 8006170:	2a00      	cmp	r2, #0
 8006172:	d045      	beq.n	8006200 <follow_path+0x12c>
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8006174:	7ada      	ldrb	r2, [r3, #11]
 8006176:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 800617a:	71a2      	strb	r2, [r4, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800617c:	7ada      	ldrb	r2, [r3, #11]
 800617e:	0711      	lsls	r1, r2, #28
 8006180:	d40c      	bmi.n	800619c <follow_path+0xc8>
 8006182:	f103 0e0b 	add.w	lr, r3, #11
 8006186:	4631      	mov	r1, r6
		r = *d++ - *s++;
 8006188:	f813 2b01 	ldrb.w	r2, [r3], #1
 800618c:	f811 cb01 	ldrb.w	ip, [r1], #1
	} while (--cnt && r == 0);
 8006190:	459e      	cmp	lr, r3
		r = *d++ - *s++;
 8006192:	eba2 020c 	sub.w	r2, r2, ip
	} while (--cnt && r == 0);
 8006196:	d026      	beq.n	80061e6 <follow_path+0x112>
 8006198:	2a00      	cmp	r2, #0
 800619a:	d0f5      	beq.n	8006188 <follow_path+0xb4>
		res = dir_next(dp, 0);	/* Next entry */
 800619c:	2100      	movs	r1, #0
 800619e:	4620      	mov	r0, r4
 80061a0:	f7ff ff1e 	bl	8005fe0 <dir_next>
 80061a4:	e7da      	b.n	800615c <follow_path+0x88>
		dp->fn[NSFLAG] = NS_NONAME;
 80061a6:	2380      	movs	r3, #128	; 0x80
		res = dir_sdi(dp, 0);
 80061a8:	4620      	mov	r0, r4
		dp->fn[NSFLAG] = NS_NONAME;
 80061aa:	f884 302f 	strb.w	r3, [r4, #47]	; 0x2f
}
 80061ae:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		res = dir_sdi(dp, 0);
 80061b2:	f7ff bee2 	b.w	8005f7a <dir_sdi.constprop.11>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 80061b6:	2b5c      	cmp	r3, #92	; 0x5c
 80061b8:	d0b1      	beq.n	800611e <follow_path+0x4a>
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 80061ba:	2b2e      	cmp	r3, #46	; 0x2e
 80061bc:	d035      	beq.n	800622a <follow_path+0x156>
 80061be:	4290      	cmp	r0, r2
 80061c0:	d90e      	bls.n	80061e0 <follow_path+0x10c>
		if (c >= 0x80) {				/* Extended character? */
 80061c2:	f013 0f80 	tst.w	r3, #128	; 0x80
 80061c6:	f8df 9088 	ldr.w	r9, [pc, #136]	; 8006250 <follow_path+0x17c>
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 80061ca:	bf1c      	itt	ne
 80061cc:	3b80      	subne	r3, #128	; 0x80
 80061ce:	f818 3003 	ldrbne.w	r3, [r8, r3]
	while (*str && *str != chr) str++;
 80061d2:	f819 cf01 	ldrb.w	ip, [r9, #1]!
 80061d6:	f1bc 0f00 	cmp.w	ip, #0
 80061da:	d02b      	beq.n	8006234 <follow_path+0x160>
 80061dc:	4563      	cmp	r3, ip
 80061de:	d1f8      	bne.n	80061d2 <follow_path+0xfe>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 80061e0:	2006      	movs	r0, #6
	return res;
 80061e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80061e6:	2a00      	cmp	r2, #0
 80061e8:	d1d8      	bne.n	800619c <follow_path+0xc8>
			ns = dp->fn[NSFLAG];
 80061ea:	f894 302f 	ldrb.w	r3, [r4, #47]	; 0x2f
			if (res != FR_OK) {				/* Failed to find the object */
 80061ee:	b148      	cbz	r0, 8006204 <follow_path+0x130>
				if (res == FR_NO_FILE) {	/* Object is not found */
 80061f0:	2804      	cmp	r0, #4
 80061f2:	d129      	bne.n	8006248 <follow_path+0x174>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80061f4:	f013 0f04 	tst.w	r3, #4
 80061f8:	bf08      	it	eq
 80061fa:	2005      	moveq	r0, #5
 80061fc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8006200:	2004      	movs	r0, #4
 8006202:	e7f2      	b.n	80061ea <follow_path+0x116>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8006204:	075a      	lsls	r2, r3, #29
 8006206:	d41f      	bmi.n	8006248 <follow_path+0x174>
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8006208:	79a3      	ldrb	r3, [r4, #6]
 800620a:	06db      	lsls	r3, r3, #27
 800620c:	d50a      	bpl.n	8006224 <follow_path+0x150>
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800620e:	6963      	ldr	r3, [r4, #20]
 8006210:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8006214:	7838      	ldrb	r0, [r7, #0]
 8006216:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800621a:	4419      	add	r1, r3
 800621c:	f7ff fb4d 	bl	80058ba <ld_clust.isra.1>
 8006220:	60a0      	str	r0, [r4, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8006222:	e769      	b.n	80060f8 <follow_path+0x24>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8006224:	2005      	movs	r0, #5
 8006226:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800622a:	280b      	cmp	r0, #11
 800622c:	d0d8      	beq.n	80061e0 <follow_path+0x10c>
			i = 8; ni = 11;				/* Goto extension */
 800622e:	2208      	movs	r2, #8
 8006230:	200b      	movs	r0, #11
 8006232:	e76d      	b.n	8006110 <follow_path+0x3c>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8006234:	f1a3 0c61 	sub.w	ip, r3, #97	; 0x61
 8006238:	f1bc 0f19 	cmp.w	ip, #25
 800623c:	d801      	bhi.n	8006242 <follow_path+0x16e>
 800623e:	3b20      	subs	r3, #32
 8006240:	b2db      	uxtb	r3, r3
			sfn[i++] = c;
 8006242:	54b3      	strb	r3, [r6, r2]
 8006244:	3201      	adds	r2, #1
 8006246:	e763      	b.n	8006110 <follow_path+0x3c>
}
 8006248:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800624c:	0800718d 	.word	0x0800718d
 8006250:	0800720c 	.word	0x0800720c

08006254 <dir_register>:
{
 8006254:	b570      	push	{r4, r5, r6, lr}
 8006256:	4605      	mov	r5, r0
	FATFS *fs = dp->obj.fs;
 8006258:	6806      	ldr	r6, [r0, #0]
	res = dir_sdi(dp, 0);
 800625a:	f7ff fe8e 	bl	8005f7a <dir_sdi.constprop.11>
	if (res == FR_OK) {
 800625e:	4604      	mov	r4, r0
 8006260:	bb28      	cbnz	r0, 80062ae <dir_register+0x5a>
			res = move_window(fs, dp->sect);
 8006262:	69e9      	ldr	r1, [r5, #28]
 8006264:	4630      	mov	r0, r6
 8006266:	f7ff fb6c 	bl	8005942 <move_window>
			if (res != FR_OK) break;
 800626a:	4604      	mov	r4, r0
 800626c:	b9f8      	cbnz	r0, 80062ae <dir_register+0x5a>
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800626e:	6a2b      	ldr	r3, [r5, #32]
 8006270:	781b      	ldrb	r3, [r3, #0]
 8006272:	2be5      	cmp	r3, #229	; 0xe5
 8006274:	d114      	bne.n	80062a0 <dir_register+0x4c>
		res = move_window(fs, dp->sect);
 8006276:	69e9      	ldr	r1, [r5, #28]
 8006278:	4630      	mov	r0, r6
 800627a:	f7ff fb62 	bl	8005942 <move_window>
		if (res == FR_OK) {
 800627e:	4604      	mov	r4, r0
 8006280:	b960      	cbnz	r0, 800629c <dir_register+0x48>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8006282:	4601      	mov	r1, r0
 8006284:	2220      	movs	r2, #32
 8006286:	6a28      	ldr	r0, [r5, #32]
 8006288:	f7ff fa52 	bl	8005730 <mem_set>
 800628c:	220b      	movs	r2, #11
 800628e:	f105 0124 	add.w	r1, r5, #36	; 0x24
 8006292:	6a28      	ldr	r0, [r5, #32]
 8006294:	f7ff fb08 	bl	80058a8 <mem_cpy.part.0>
			fs->wflag = 1;
 8006298:	2301      	movs	r3, #1
 800629a:	70f3      	strb	r3, [r6, #3]
}
 800629c:	4620      	mov	r0, r4
 800629e:	bd70      	pop	{r4, r5, r6, pc}
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d0e8      	beq.n	8006276 <dir_register+0x22>
			res = dir_next(dp, 1);
 80062a4:	2101      	movs	r1, #1
 80062a6:	4628      	mov	r0, r5
 80062a8:	f7ff fe9a 	bl	8005fe0 <dir_next>
 80062ac:	e7d7      	b.n	800625e <dir_register+0xa>
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 80062ae:	2c04      	cmp	r4, #4
 80062b0:	bf08      	it	eq
 80062b2:	2407      	moveq	r4, #7
 80062b4:	e7f2      	b.n	800629c <dir_register+0x48>
	...

080062b8 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80062b8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 80062ba:	9001      	str	r0, [sp, #4]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80062bc:	a804      	add	r0, sp, #16
{
 80062be:	9100      	str	r1, [sp, #0]
 80062c0:	4616      	mov	r6, r2
	const TCHAR *rp = path;
 80062c2:	f840 1d04 	str.w	r1, [r0, #-4]!


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 80062c6:	f7ff fabd 	bl	8005844 <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 80062ca:	1e05      	subs	r5, r0, #0
 80062cc:	db1f      	blt.n	800630e <f_mount+0x56>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80062ce:	4912      	ldr	r1, [pc, #72]	; (8006318 <f_mount+0x60>)
 80062d0:	f851 4025 	ldr.w	r4, [r1, r5, lsl #2]

	if (cfs) {
 80062d4:	b15c      	cbz	r4, 80062ee <f_mount+0x36>
		if (Files[i].fs == fs) Files[i].fs = 0;
 80062d6:	4b11      	ldr	r3, [pc, #68]	; (800631c <f_mount+0x64>)
 80062d8:	2000      	movs	r0, #0
 80062da:	681a      	ldr	r2, [r3, #0]
 80062dc:	4294      	cmp	r4, r2
 80062de:	bf04      	itt	eq
 80062e0:	2200      	moveq	r2, #0
 80062e2:	601a      	streq	r2, [r3, #0]
 80062e4:	691a      	ldr	r2, [r3, #16]
 80062e6:	4294      	cmp	r4, r2
 80062e8:	bf08      	it	eq
 80062ea:	6118      	streq	r0, [r3, #16]
		clear_lock(cfs);
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80062ec:	7020      	strb	r0, [r4, #0]
	}

	if (fs) {
 80062ee:	9801      	ldr	r0, [sp, #4]
 80062f0:	b108      	cbz	r0, 80062f6 <f_mount+0x3e>
		fs->fs_type = 0;				/* Clear new fs object */
 80062f2:	2300      	movs	r3, #0
 80062f4:	7003      	strb	r3, [r0, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80062f6:	f841 0025 	str.w	r0, [r1, r5, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80062fa:	b130      	cbz	r0, 800630a <f_mount+0x52>
 80062fc:	2e01      	cmp	r6, #1
 80062fe:	d108      	bne.n	8006312 <f_mount+0x5a>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8006300:	2200      	movs	r2, #0
 8006302:	a901      	add	r1, sp, #4
 8006304:	4668      	mov	r0, sp
 8006306:	f7ff fb77 	bl	80059f8 <find_volume>
	LEAVE_FF(fs, res);
}
 800630a:	b004      	add	sp, #16
 800630c:	bd70      	pop	{r4, r5, r6, pc}
	if (vol < 0) return FR_INVALID_DRIVE;
 800630e:	200b      	movs	r0, #11
 8006310:	e7fb      	b.n	800630a <f_mount+0x52>
	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8006312:	2000      	movs	r0, #0
 8006314:	e7f9      	b.n	800630a <f_mount+0x52>
 8006316:	bf00      	nop
 8006318:	200000f0 	.word	0x200000f0
 800631c:	200000f4 	.word	0x200000f4

08006320 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8006320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006324:	b090      	sub	sp, #64	; 0x40
 8006326:	4690      	mov	r8, r2
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8006328:	4604      	mov	r4, r0
{
 800632a:	9101      	str	r1, [sp, #4]
	if (!fp) return FR_INVALID_OBJECT;
 800632c:	2800      	cmp	r0, #0
 800632e:	f000 80ce 	beq.w	80064ce <f_open+0x1ae>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8006332:	f002 053f 	and.w	r5, r2, #63	; 0x3f
	res = find_volume(&path, &fs, mode);
 8006336:	a903      	add	r1, sp, #12
 8006338:	a801      	add	r0, sp, #4
 800633a:	462a      	mov	r2, r5
 800633c:	f7ff fb5c 	bl	80059f8 <find_volume>
	if (res == FR_OK) {
 8006340:	4607      	mov	r7, r0
 8006342:	bb38      	cbnz	r0, 8006394 <f_open+0x74>
		dj.obj.fs = fs;
 8006344:	ae10      	add	r6, sp, #64	; 0x40
 8006346:	9b03      	ldr	r3, [sp, #12]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8006348:	9901      	ldr	r1, [sp, #4]
		dj.obj.fs = fs;
 800634a:	f846 3d30 	str.w	r3, [r6, #-48]!
		res = follow_path(&dj, path);	/* Follow the file path */
 800634e:	4630      	mov	r0, r6
 8006350:	f7ff fec0 	bl	80060d4 <follow_path>
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8006354:	b958      	cbnz	r0, 800636e <f_open+0x4e>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8006356:	f99d 303f 	ldrsb.w	r3, [sp, #63]	; 0x3f
 800635a:	2b00      	cmp	r3, #0
 800635c:	db1e      	blt.n	800639c <f_open+0x7c>
				res = FR_INVALID_NAME;
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800635e:	f015 0f3e 	tst.w	r5, #62	; 0x3e
 8006362:	4630      	mov	r0, r6
 8006364:	bf14      	ite	ne
 8006366:	2101      	movne	r1, #1
 8006368:	2100      	moveq	r1, #0
 800636a:	f7ff f9e7 	bl	800573c <chk_lock>
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800636e:	f018 0f1c 	tst.w	r8, #28
 8006372:	d073      	beq.n	800645c <f_open+0x13c>
			if (res != FR_OK) {					/* No file, create new */
 8006374:	b1a0      	cbz	r0, 80063a0 <f_open+0x80>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8006376:	2804      	cmp	r0, #4
 8006378:	d109      	bne.n	800638e <f_open+0x6e>
	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800637a:	4b71      	ldr	r3, [pc, #452]	; (8006540 <f_open+0x220>)
 800637c:	681a      	ldr	r2, [r3, #0]
 800637e:	2a00      	cmp	r2, #0
 8006380:	f000 80da 	beq.w	8006538 <f_open+0x218>
 8006384:	691b      	ldr	r3, [r3, #16]
 8006386:	2b00      	cmp	r3, #0
 8006388:	f000 80d6 	beq.w	8006538 <f_open+0x218>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800638c:	2012      	movs	r0, #18
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800638e:	f045 0508 	orr.w	r5, r5, #8
					res = FR_DENIED;
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8006392:	b170      	cbz	r0, 80063b2 <f_open+0x92>
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8006394:	2300      	movs	r3, #0
 8006396:	4607      	mov	r7, r0
 8006398:	6023      	str	r3, [r4, #0]
 800639a:	e092      	b.n	80064c2 <f_open+0x1a2>
				res = FR_INVALID_NAME;
 800639c:	2006      	movs	r0, #6
 800639e:	e7e6      	b.n	800636e <f_open+0x4e>
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 80063a0:	f89d 3016 	ldrb.w	r3, [sp, #22]
 80063a4:	f013 0f11 	tst.w	r3, #17
 80063a8:	d163      	bne.n	8006472 <f_open+0x152>
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 80063aa:	f018 0f04 	tst.w	r8, #4
 80063ae:	f040 80bd 	bne.w	800652c <f_open+0x20c>
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 80063b2:	0728      	lsls	r0, r5, #28
 80063b4:	d53c      	bpl.n	8006430 <f_open+0x110>
				dw = GET_FATTIME();
 80063b6:	f000 fa29 	bl	800680c <get_fattime>
 80063ba:	4602      	mov	r2, r0
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 80063bc:	4601      	mov	r1, r0
 80063be:	980c      	ldr	r0, [sp, #48]	; 0x30
 80063c0:	300e      	adds	r0, #14
 80063c2:	f7ff f9ad 	bl	8005720 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 80063c6:	980c      	ldr	r0, [sp, #48]	; 0x30
 80063c8:	4611      	mov	r1, r2
 80063ca:	3016      	adds	r0, #22
 80063cc:	f7ff f9a8 	bl	8005720 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 80063d0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80063d2:	2220      	movs	r2, #32
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 80063d4:	f8dd 900c 	ldr.w	r9, [sp, #12]
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 80063d8:	72da      	strb	r2, [r3, #11]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 80063da:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80063de:	f899 0000 	ldrb.w	r0, [r9]
 80063e2:	4651      	mov	r1, sl
 80063e4:	f7ff fa69 	bl	80058ba <ld_clust.isra.1>
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 80063e8:	2200      	movs	r2, #0
 80063ea:	4651      	mov	r1, sl
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 80063ec:	4680      	mov	r8, r0
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 80063ee:	4648      	mov	r0, r9
 80063f0:	f7ff fa72 	bl	80058d8 <st_clust.isra.2>
					st_dword(dj.dir + DIR_FileSize, 0);
 80063f4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
	*ptr++ = (BYTE)val; val >>= 8;
 80063f6:	2200      	movs	r2, #0
					fs->wflag = 1;
 80063f8:	2101      	movs	r1, #1
	*ptr++ = (BYTE)val; val >>= 8;
 80063fa:	771a      	strb	r2, [r3, #28]
	*ptr++ = (BYTE)val; val >>= 8;
 80063fc:	775a      	strb	r2, [r3, #29]
	*ptr++ = (BYTE)val; val >>= 8;
 80063fe:	779a      	strb	r2, [r3, #30]
	*ptr++ = (BYTE)val;
 8006400:	77da      	strb	r2, [r3, #31]
					fs->wflag = 1;
 8006402:	9b03      	ldr	r3, [sp, #12]
 8006404:	70d9      	strb	r1, [r3, #3]
					if (cl) {							/* Remove the cluster chain if exist */
 8006406:	f1b8 0f00 	cmp.w	r8, #0
 800640a:	d011      	beq.n	8006430 <f_open+0x110>
						res = remove_chain(&dj.obj, cl, 0);
 800640c:	4641      	mov	r1, r8
 800640e:	4630      	mov	r0, r6
						dw = fs->winsect;
 8006410:	f8d3 902c 	ldr.w	r9, [r3, #44]	; 0x2c
						res = remove_chain(&dj.obj, cl, 0);
 8006414:	f7ff fd7b 	bl	8005f0e <remove_chain>
						if (res == FR_OK) {
 8006418:	2800      	cmp	r0, #0
 800641a:	d1bb      	bne.n	8006394 <f_open+0x74>
							res = move_window(fs, dw);
 800641c:	4649      	mov	r1, r9
 800641e:	9803      	ldr	r0, [sp, #12]
 8006420:	f7ff fa8f 	bl	8005942 <move_window>
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8006424:	f108 33ff 	add.w	r3, r8, #4294967295
 8006428:	9a03      	ldr	r2, [sp, #12]
 800642a:	60d3      	str	r3, [r2, #12]
		if (res == FR_OK) {
 800642c:	2800      	cmp	r0, #0
 800642e:	d1b1      	bne.n	8006394 <f_open+0x74>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8006430:	0728      	lsls	r0, r5, #28
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8006432:	9b03      	ldr	r3, [sp, #12]
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8006434:	4630      	mov	r0, r6
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8006436:	6adb      	ldr	r3, [r3, #44]	; 0x2c
				mode |= FA_MODIFIED;
 8006438:	bf48      	it	mi
 800643a:	f045 0540 	orrmi.w	r5, r5, #64	; 0x40
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800643e:	6263      	str	r3, [r4, #36]	; 0x24
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8006440:	f015 0ffe 	tst.w	r5, #254	; 0xfe
			fp->dir_ptr = dj.dir;
 8006444:	9b0c      	ldr	r3, [sp, #48]	; 0x30
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8006446:	bf14      	ite	ne
 8006448:	2101      	movne	r1, #1
 800644a:	2100      	moveq	r1, #0
			fp->dir_ptr = dj.dir;
 800644c:	62a3      	str	r3, [r4, #40]	; 0x28
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800644e:	f7ff f9a3 	bl	8005798 <inc_lock>
 8006452:	6120      	str	r0, [r4, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8006454:	2800      	cmp	r0, #0
 8006456:	d13c      	bne.n	80064d2 <f_open+0x1b2>
 8006458:	2002      	movs	r0, #2
 800645a:	e79b      	b.n	8006394 <f_open+0x74>
			if (res == FR_OK) {					/* Following succeeded */
 800645c:	2800      	cmp	r0, #0
 800645e:	d199      	bne.n	8006394 <f_open+0x74>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8006460:	f89d 3016 	ldrb.w	r3, [sp, #22]
 8006464:	06da      	lsls	r2, r3, #27
 8006466:	d463      	bmi.n	8006530 <f_open+0x210>
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8006468:	f018 0f02 	tst.w	r8, #2
 800646c:	d0e0      	beq.n	8006430 <f_open+0x110>
 800646e:	07db      	lsls	r3, r3, #31
 8006470:	d5de      	bpl.n	8006430 <f_open+0x110>
					res = FR_DENIED;
 8006472:	2007      	movs	r0, #7
 8006474:	e78e      	b.n	8006394 <f_open+0x74>
					clst = get_fat(&fp->obj, clst);
 8006476:	6820      	ldr	r0, [r4, #0]
 8006478:	f7ff fc97 	bl	8005daa <get_fat.isra.8>
					if (clst <= 1) res = FR_INT_ERR;
 800647c:	2801      	cmp	r0, #1
					clst = get_fat(&fp->obj, clst);
 800647e:	4601      	mov	r1, r0
					if (clst <= 1) res = FR_INT_ERR;
 8006480:	d923      	bls.n	80064ca <f_open+0x1aa>
 8006482:	1c42      	adds	r2, r0, #1
 8006484:	4250      	negs	r0, r2
 8006486:	4150      	adcs	r0, r2
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8006488:	eba5 0508 	sub.w	r5, r5, r8
 800648c:	2800      	cmp	r0, #0
 800648e:	d049      	beq.n	8006524 <f_open+0x204>
				fp->clust = clst;
 8006490:	61e1      	str	r1, [r4, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8006492:	2800      	cmp	r0, #0
 8006494:	f47f af7e 	bne.w	8006394 <f_open+0x74>
 8006498:	f3c5 0308 	ubfx	r3, r5, #0, #9
 800649c:	b18b      	cbz	r3, 80064c2 <f_open+0x1a2>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800649e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80064a2:	4640      	mov	r0, r8
 80064a4:	f7ff f9b2 	bl	800580c <clust2sect>
 80064a8:	2800      	cmp	r0, #0
 80064aa:	d0d5      	beq.n	8006458 <f_open+0x138>
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 80064ac:	eb00 2255 	add.w	r2, r0, r5, lsr #9
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 80064b0:	2301      	movs	r3, #1
 80064b2:	4631      	mov	r1, r6
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 80064b4:	6222      	str	r2, [r4, #32]
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 80064b6:	f898 0001 	ldrb.w	r0, [r8, #1]
 80064ba:	f7ff f90d 	bl	80056d8 <disk_read>
 80064be:	2800      	cmp	r0, #0
 80064c0:	d138      	bne.n	8006534 <f_open+0x214>

	LEAVE_FF(fs, res);
}
 80064c2:	4638      	mov	r0, r7
 80064c4:	b010      	add	sp, #64	; 0x40
 80064c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
					if (clst <= 1) res = FR_INT_ERR;
 80064ca:	2002      	movs	r0, #2
 80064cc:	e7dc      	b.n	8006488 <f_open+0x168>
	if (!fp) return FR_INVALID_OBJECT;
 80064ce:	2709      	movs	r7, #9
 80064d0:	e7f7      	b.n	80064c2 <f_open+0x1a2>
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 80064d2:	9e03      	ldr	r6, [sp, #12]
 80064d4:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 80064d8:	7830      	ldrb	r0, [r6, #0]
 80064da:	4641      	mov	r1, r8
 80064dc:	f7ff f9ed 	bl	80058ba <ld_clust.isra.1>
 80064e0:	60a0      	str	r0, [r4, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 80064e2:	f108 001c 	add.w	r0, r8, #28
 80064e6:	f7ff f913 	bl	8005710 <ld_dword>
			fp->obj.id = fs->id;
 80064ea:	88f3      	ldrh	r3, [r6, #6]
			fp->cltbl = 0;			/* Disable fast seek mode */
 80064ec:	2100      	movs	r1, #0
			fp->obj.fs = fs;	 	/* Validate the file object */
 80064ee:	6026      	str	r6, [r4, #0]
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 80064f0:	f104 0630 	add.w	r6, r4, #48	; 0x30
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 80064f4:	60e0      	str	r0, [r4, #12]
			fp->obj.id = fs->id;
 80064f6:	80a3      	strh	r3, [r4, #4]
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 80064f8:	f44f 7200 	mov.w	r2, #512	; 0x200
			fp->cltbl = 0;			/* Disable fast seek mode */
 80064fc:	62e1      	str	r1, [r4, #44]	; 0x2c
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 80064fe:	4630      	mov	r0, r6
			fp->flag = mode;		/* Set file access mode */
 8006500:	7525      	strb	r5, [r4, #20]
			fp->err = 0;			/* Clear error flag */
 8006502:	7561      	strb	r1, [r4, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8006504:	6221      	str	r1, [r4, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8006506:	61a1      	str	r1, [r4, #24]
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8006508:	f7ff f912 	bl	8005730 <mem_set>
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800650c:	06ab      	lsls	r3, r5, #26
 800650e:	d5d8      	bpl.n	80064c2 <f_open+0x1a2>
 8006510:	68e5      	ldr	r5, [r4, #12]
 8006512:	2d00      	cmp	r5, #0
 8006514:	d0d5      	beq.n	80064c2 <f_open+0x1a2>
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8006516:	9b03      	ldr	r3, [sp, #12]
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8006518:	68a1      	ldr	r1, [r4, #8]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800651a:	f8b3 800a 	ldrh.w	r8, [r3, #10]
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800651e:	61a5      	str	r5, [r4, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8006520:	ea4f 2848 	mov.w	r8, r8, lsl #9
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8006524:	45a8      	cmp	r8, r5
 8006526:	d3a6      	bcc.n	8006476 <f_open+0x156>
 8006528:	2000      	movs	r0, #0
 800652a:	e7b1      	b.n	8006490 <f_open+0x170>
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800652c:	2008      	movs	r0, #8
 800652e:	e731      	b.n	8006394 <f_open+0x74>
					res = FR_NO_FILE;
 8006530:	2004      	movs	r0, #4
 8006532:	e72f      	b.n	8006394 <f_open+0x74>
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8006534:	2001      	movs	r0, #1
 8006536:	e72d      	b.n	8006394 <f_open+0x74>
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8006538:	4630      	mov	r0, r6
 800653a:	f7ff fe8b 	bl	8006254 <dir_register>
 800653e:	e726      	b.n	800638e <f_open+0x6e>
 8006540:	200000f4 	.word	0x200000f4

08006544 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 8006544:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006548:	469b      	mov	fp, r3
 800654a:	b085      	sub	sp, #20
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;


	*br = 0;	/* Clear read byte counter */
 800654c:	2300      	movs	r3, #0
{
 800654e:	4689      	mov	r9, r1
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 8006550:	a903      	add	r1, sp, #12
{
 8006552:	4604      	mov	r4, r0
	*br = 0;	/* Clear read byte counter */
 8006554:	f8cb 3000 	str.w	r3, [fp]
{
 8006558:	4615      	mov	r5, r2
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800655a:	f7ff f98b 	bl	8005874 <validate>
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800655e:	4606      	mov	r6, r0
 8006560:	bb00      	cbnz	r0, 80065a4 <f_read+0x60>
 8006562:	7d66      	ldrb	r6, [r4, #21]
 8006564:	b9f6      	cbnz	r6, 80065a4 <f_read+0x60>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 8006566:	7d23      	ldrb	r3, [r4, #20]
 8006568:	07da      	lsls	r2, r3, #31
 800656a:	f140 8095 	bpl.w	8006698 <f_read+0x154>
	remain = fp->obj.objsize - fp->fptr;
 800656e:	68e3      	ldr	r3, [r4, #12]
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 8006570:	f104 0a30 	add.w	sl, r4, #48	; 0x30
	remain = fp->obj.objsize - fp->fptr;
 8006574:	69a7      	ldr	r7, [r4, #24]
 8006576:	1bdf      	subs	r7, r3, r7
 8006578:	42af      	cmp	r7, r5
 800657a:	bf28      	it	cs
 800657c:	462f      	movcs	r7, r5
	for ( ;  btr;								/* Repeat until all data read */
 800657e:	b18f      	cbz	r7, 80065a4 <f_read+0x60>
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 8006580:	69a1      	ldr	r1, [r4, #24]
 8006582:	f3c1 0308 	ubfx	r3, r1, #0, #9
 8006586:	2b00      	cmp	r3, #0
 8006588:	d178      	bne.n	800667c <f_read+0x138>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800658a:	9b03      	ldr	r3, [sp, #12]
 800658c:	895b      	ldrh	r3, [r3, #10]
 800658e:	3b01      	subs	r3, #1
			if (csect == 0) {					/* On the cluster boundary? */
 8006590:	ea13 2351 	ands.w	r3, r3, r1, lsr #9
 8006594:	9301      	str	r3, [sp, #4]
 8006596:	d119      	bne.n	80065cc <f_read+0x88>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8006598:	b941      	cbnz	r1, 80065ac <f_read+0x68>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800659a:	68a0      	ldr	r0, [r4, #8]
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800659c:	2801      	cmp	r0, #1
 800659e:	d810      	bhi.n	80065c2 <f_read+0x7e>
 80065a0:	2602      	movs	r6, #2
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80065a2:	7566      	strb	r6, [r4, #21]
#endif
	}

	LEAVE_FF(fs, FR_OK);
}
 80065a4:	4630      	mov	r0, r6
 80065a6:	b005      	add	sp, #20
 80065a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
					if (fp->cltbl) {
 80065ac:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80065ae:	b11b      	cbz	r3, 80065b8 <f_read+0x74>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80065b0:	4620      	mov	r0, r4
 80065b2:	f7ff f936 	bl	8005822 <clmt_clust>
 80065b6:	e7f1      	b.n	800659c <f_read+0x58>
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 80065b8:	69e1      	ldr	r1, [r4, #28]
 80065ba:	6820      	ldr	r0, [r4, #0]
 80065bc:	f7ff fbf5 	bl	8005daa <get_fat.isra.8>
 80065c0:	e7ec      	b.n	800659c <f_read+0x58>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80065c2:	1c43      	adds	r3, r0, #1
 80065c4:	d101      	bne.n	80065ca <f_read+0x86>
 80065c6:	2601      	movs	r6, #1
 80065c8:	e7eb      	b.n	80065a2 <f_read+0x5e>
				fp->clust = clst;				/* Update current cluster */
 80065ca:	61e0      	str	r0, [r4, #28]
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 80065cc:	9b03      	ldr	r3, [sp, #12]
 80065ce:	69e1      	ldr	r1, [r4, #28]
 80065d0:	4618      	mov	r0, r3
 80065d2:	9300      	str	r3, [sp, #0]
 80065d4:	f7ff f91a 	bl	800580c <clust2sect>
			if (!sect) ABORT(fs, FR_INT_ERR);
 80065d8:	2800      	cmp	r0, #0
 80065da:	d0e1      	beq.n	80065a0 <f_read+0x5c>
			sect += csect;
 80065dc:	9b01      	ldr	r3, [sp, #4]
			if (cc) {							/* Read maximum contiguous sectors directly */
 80065de:	0a7d      	lsrs	r5, r7, #9
			sect += csect;
 80065e0:	eb03 0800 	add.w	r8, r3, r0
			if (cc) {							/* Read maximum contiguous sectors directly */
 80065e4:	d02c      	beq.n	8006640 <f_read+0xfc>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80065e6:	9b00      	ldr	r3, [sp, #0]
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80065e8:	4649      	mov	r1, r9
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80065ea:	9a01      	ldr	r2, [sp, #4]
 80065ec:	895b      	ldrh	r3, [r3, #10]
 80065ee:	442a      	add	r2, r5
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80065f0:	9800      	ldr	r0, [sp, #0]
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80065f2:	429a      	cmp	r2, r3
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80065f4:	7840      	ldrb	r0, [r0, #1]
					cc = fs->csize - csect;
 80065f6:	bf84      	itt	hi
 80065f8:	9a01      	ldrhi	r2, [sp, #4]
 80065fa:	1a9d      	subhi	r5, r3, r2
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80065fc:	4642      	mov	r2, r8
 80065fe:	462b      	mov	r3, r5
 8006600:	f7ff f86a 	bl	80056d8 <disk_read>
 8006604:	2800      	cmp	r0, #0
 8006606:	d1de      	bne.n	80065c6 <f_read+0x82>
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 8006608:	f994 3014 	ldrsb.w	r3, [r4, #20]
 800660c:	2b00      	cmp	r3, #0
 800660e:	da0b      	bge.n	8006628 <f_read+0xe4>
 8006610:	6a20      	ldr	r0, [r4, #32]
 8006612:	eba0 0008 	sub.w	r0, r0, r8
 8006616:	4285      	cmp	r5, r0
 8006618:	d906      	bls.n	8006628 <f_read+0xe4>
 800661a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800661e:	4651      	mov	r1, sl
 8006620:	eb09 2040 	add.w	r0, r9, r0, lsl #9
 8006624:	f7ff f940 	bl	80058a8 <mem_cpy.part.0>
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 8006628:	026d      	lsls	r5, r5, #9
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800662a:	69a3      	ldr	r3, [r4, #24]
 800662c:	44a9      	add	r9, r5
 800662e:	1b7f      	subs	r7, r7, r5
 8006630:	442b      	add	r3, r5
 8006632:	61a3      	str	r3, [r4, #24]
 8006634:	f8db 3000 	ldr.w	r3, [fp]
 8006638:	442b      	add	r3, r5
 800663a:	f8cb 3000 	str.w	r3, [fp]
 800663e:	e79e      	b.n	800657e <f_read+0x3a>
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 8006640:	6a22      	ldr	r2, [r4, #32]
 8006642:	4590      	cmp	r8, r2
 8006644:	d018      	beq.n	8006678 <f_read+0x134>
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8006646:	f994 3014 	ldrsb.w	r3, [r4, #20]
 800664a:	2b00      	cmp	r3, #0
 800664c:	da0b      	bge.n	8006666 <f_read+0x122>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800664e:	9800      	ldr	r0, [sp, #0]
 8006650:	2301      	movs	r3, #1
 8006652:	4651      	mov	r1, sl
 8006654:	7840      	ldrb	r0, [r0, #1]
 8006656:	f7ff f84d 	bl	80056f4 <disk_write>
 800665a:	2800      	cmp	r0, #0
 800665c:	d1b3      	bne.n	80065c6 <f_read+0x82>
					fp->flag &= (BYTE)~FA_DIRTY;
 800665e:	7d23      	ldrb	r3, [r4, #20]
 8006660:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006664:	7523      	strb	r3, [r4, #20]
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8006666:	9803      	ldr	r0, [sp, #12]
 8006668:	2301      	movs	r3, #1
 800666a:	4642      	mov	r2, r8
 800666c:	4651      	mov	r1, sl
 800666e:	7840      	ldrb	r0, [r0, #1]
 8006670:	f7ff f832 	bl	80056d8 <disk_read>
 8006674:	2800      	cmp	r0, #0
 8006676:	d1a6      	bne.n	80065c6 <f_read+0x82>
			fp->sect = sect;
 8006678:	f8c4 8020 	str.w	r8, [r4, #32]
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800667c:	69a1      	ldr	r1, [r4, #24]
 800667e:	4648      	mov	r0, r9
 8006680:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8006684:	f5c1 7500 	rsb	r5, r1, #512	; 0x200
 8006688:	4451      	add	r1, sl
 800668a:	42bd      	cmp	r5, r7
 800668c:	bf28      	it	cs
 800668e:	463d      	movcs	r5, r7
 8006690:	462a      	mov	r2, r5
 8006692:	f7ff f909 	bl	80058a8 <mem_cpy.part.0>
 8006696:	e7c8      	b.n	800662a <f_read+0xe6>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 8006698:	2607      	movs	r6, #7
 800669a:	e783      	b.n	80065a4 <f_read+0x60>

0800669c <f_gets>:
TCHAR* f_gets (
	TCHAR* buff,	/* Pointer to the string buffer to read */
	int len,		/* Size of string buffer (characters) */
	FIL* fp			/* Pointer to the file object */
)
{
 800669c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80066a0:	4606      	mov	r6, r0
 80066a2:	4690      	mov	r8, r2
	int n = 0;
	TCHAR c, *p = buff;
 80066a4:	4605      	mov	r5, r0
	int n = 0;
 80066a6:	2400      	movs	r4, #0
	BYTE s[2];
	UINT rc;


	while (n < len - 1) {	/* Read characters until buffer gets filled */
 80066a8:	1e4f      	subs	r7, r1, #1
 80066aa:	42bc      	cmp	r4, r7
 80066ac:	da12      	bge.n	80066d4 <f_gets+0x38>
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
#else						/* Read a character without conversion */
		f_read(fp, s, 1, &rc);
 80066ae:	ab01      	add	r3, sp, #4
 80066b0:	2201      	movs	r2, #1
 80066b2:	4669      	mov	r1, sp
 80066b4:	4640      	mov	r0, r8
 80066b6:	f7ff ff45 	bl	8006544 <f_read>
		if (rc != 1) break;
 80066ba:	9b01      	ldr	r3, [sp, #4]
 80066bc:	2b01      	cmp	r3, #1
 80066be:	d109      	bne.n	80066d4 <f_gets+0x38>
		c = s[0];
 80066c0:	f89d 3000 	ldrb.w	r3, [sp]
#endif
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
 80066c4:	2b0d      	cmp	r3, #13
 80066c6:	d0f0      	beq.n	80066aa <f_gets+0xe>
		*p++ = c;
		n++;
		if (c == '\n') break;		/* Break on EOL */
 80066c8:	2b0a      	cmp	r3, #10
		*p++ = c;
 80066ca:	f805 3b01 	strb.w	r3, [r5], #1
		n++;
 80066ce:	f104 0401 	add.w	r4, r4, #1
		if (c == '\n') break;		/* Break on EOL */
 80066d2:	d1ea      	bne.n	80066aa <f_gets+0xe>
	}
	*p = 0;
 80066d4:	2300      	movs	r3, #0
	return n ? buff : 0;			/* When no data read (eof or error), return with error. */
 80066d6:	429c      	cmp	r4, r3
	*p = 0;
 80066d8:	702b      	strb	r3, [r5, #0]
}
 80066da:	bf14      	ite	ne
 80066dc:	4630      	movne	r0, r6
 80066de:	4618      	moveq	r0, r3
 80066e0:	b002      	add	sp, #8
 80066e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

080066e8 <FATFS_LinkDriverEx>:
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
  uint8_t ret = 1;
  uint8_t DiskNum = 0;

  if(disk.nbr < _VOLUMES)
 80066e8:	4b0f      	ldr	r3, [pc, #60]	; (8006728 <FATFS_LinkDriverEx+0x40>)
{
 80066ea:	b530      	push	{r4, r5, lr}
  if(disk.nbr < _VOLUMES)
 80066ec:	7a5d      	ldrb	r5, [r3, #9]
 80066ee:	f005 04ff 	and.w	r4, r5, #255	; 0xff
 80066f2:	b9b5      	cbnz	r5, 8006722 <FATFS_LinkDriverEx+0x3a>
  {
    disk.is_initialized[disk.nbr] = 0;
 80066f4:	7a5d      	ldrb	r5, [r3, #9]
 80066f6:	555c      	strb	r4, [r3, r5]
    disk.drv[disk.nbr] = drv;
 80066f8:	7a5d      	ldrb	r5, [r3, #9]
 80066fa:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 80066fe:	6068      	str	r0, [r5, #4]
    disk.lun[disk.nbr] = lun;
 8006700:	7a58      	ldrb	r0, [r3, #9]
 8006702:	4418      	add	r0, r3
 8006704:	7202      	strb	r2, [r0, #8]
    DiskNum = disk.nbr++;
 8006706:	7a5a      	ldrb	r2, [r3, #9]
 8006708:	b2d2      	uxtb	r2, r2
 800670a:	1c50      	adds	r0, r2, #1
    path[0] = DiskNum + '0';
 800670c:	3230      	adds	r2, #48	; 0x30
    DiskNum = disk.nbr++;
 800670e:	b2c0      	uxtb	r0, r0
 8006710:	7258      	strb	r0, [r3, #9]
    path[1] = ':';
 8006712:	233a      	movs	r3, #58	; 0x3a
    path[0] = DiskNum + '0';
 8006714:	700a      	strb	r2, [r1, #0]
    path[2] = '/';
    path[3] = 0;
 8006716:	4620      	mov	r0, r4
    path[1] = ':';
 8006718:	704b      	strb	r3, [r1, #1]
    path[2] = '/';
 800671a:	232f      	movs	r3, #47	; 0x2f
    path[3] = 0;
 800671c:	70cc      	strb	r4, [r1, #3]
    path[2] = '/';
 800671e:	708b      	strb	r3, [r1, #2]
 8006720:	bd30      	pop	{r4, r5, pc}
  uint8_t ret = 1;
 8006722:	2001      	movs	r0, #1
    ret = 0;
  }

  return ret;
}
 8006724:	bd30      	pop	{r4, r5, pc}
 8006726:	bf00      	nop
 8006728:	20000118 	.word	0x20000118

0800672c <FATFS_LinkDriver>:
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
  return FATFS_LinkDriverEx(drv, path, 0);
 800672c:	2200      	movs	r2, #0
 800672e:	f7ff bfdb 	b.w	80066e8 <FATFS_LinkDriverEx>
	...

08006734 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8006734:	b507      	push	{r0, r1, r2, lr}
  uint8_t sd_state = MSD_OK;

  if (HAL_SD_ReadBlocks(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 8006736:	9300      	str	r3, [sp, #0]
 8006738:	4613      	mov	r3, r2
 800673a:	460a      	mov	r2, r1
 800673c:	4601      	mov	r1, r0
 800673e:	4804      	ldr	r0, [pc, #16]	; (8006750 <BSP_SD_ReadBlocks+0x1c>)
 8006740:	f7fc f9c6 	bl	8002ad0 <HAL_SD_ReadBlocks>
  {
    sd_state = MSD_ERROR;
  }

  return sd_state;  
}
 8006744:	3000      	adds	r0, #0
 8006746:	bf18      	it	ne
 8006748:	2001      	movne	r0, #1
 800674a:	b003      	add	sp, #12
 800674c:	f85d fb04 	ldr.w	pc, [sp], #4
 8006750:	20000a24 	.word	0x20000a24

08006754 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8006754:	b507      	push	{r0, r1, r2, lr}
  uint8_t sd_state = MSD_OK;

  if (HAL_SD_WriteBlocks(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK) 
 8006756:	9300      	str	r3, [sp, #0]
 8006758:	4613      	mov	r3, r2
 800675a:	460a      	mov	r2, r1
 800675c:	4601      	mov	r1, r0
 800675e:	4804      	ldr	r0, [pc, #16]	; (8006770 <BSP_SD_WriteBlocks+0x1c>)
 8006760:	f7fc fa92 	bl	8002c88 <HAL_SD_WriteBlocks>
  {
    sd_state = MSD_ERROR;
  }

  return sd_state;  
}
 8006764:	3000      	adds	r0, #0
 8006766:	bf18      	it	ne
 8006768:	2001      	movne	r0, #1
 800676a:	b003      	add	sp, #12
 800676c:	f85d fb04 	ldr.w	pc, [sp], #4
 8006770:	20000a24 	.word	0x20000a24

08006774 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8006774:	b508      	push	{r3, lr}
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8006776:	4803      	ldr	r0, [pc, #12]	; (8006784 <BSP_SD_GetCardState+0x10>)
 8006778:	f7fc fec8 	bl	800350c <HAL_SD_GetCardState>
}
 800677c:	3804      	subs	r0, #4
 800677e:	bf18      	it	ne
 8006780:	2001      	movne	r0, #1
 8006782:	bd08      	pop	{r3, pc}
 8006784:	20000a24 	.word	0x20000a24

08006788 <BSP_SD_GetCardInfo>:
  * @retval None 
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 8006788:	4601      	mov	r1, r0
 800678a:	4801      	ldr	r0, [pc, #4]	; (8006790 <BSP_SD_GetCardInfo+0x8>)
 800678c:	f7fc be10 	b.w	80033b0 <HAL_SD_GetCardInfo>
 8006790:	20000a24 	.word	0x20000a24

08006794 <BSP_SD_WriteCpltCallback>:
 8006794:	4770      	bx	lr

08006796 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 8006796:	b508      	push	{r3, lr}
  BSP_SD_WriteCpltCallback();
 8006798:	f7ff fffc 	bl	8006794 <BSP_SD_WriteCpltCallback>
 800679c:	bd08      	pop	{r3, pc}

0800679e <BSP_SD_ReadCpltCallback>:
  * @brief BSP Rx Transfer completed callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_ReadCpltCallback(void)
{
 800679e:	4770      	bx	lr

080067a0 <HAL_SD_RxCpltCallback>:
{
 80067a0:	b508      	push	{r3, lr}
  BSP_SD_ReadCpltCallback();
 80067a2:	f7ff fffc 	bl	800679e <BSP_SD_ReadCpltCallback>
 80067a6:	bd08      	pop	{r3, pc}

080067a8 <BSP_SD_IsDetected>:
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
  __IO uint8_t status = SD_PRESENT;
 80067a8:	2301      	movs	r3, #1
{
 80067aa:	b507      	push	{r0, r1, r2, lr}
  __IO uint8_t status = SD_PRESENT;
 80067ac:	f88d 3007 	strb.w	r3, [sp, #7]

  if (BSP_PlatformIsDetected() == 0x0) 
 80067b0:	f000 f82e 	bl	8006810 <BSP_PlatformIsDetected>
 80067b4:	b908      	cbnz	r0, 80067ba <BSP_SD_IsDetected+0x12>
  {
    status = SD_NOT_PRESENT;
 80067b6:	f88d 0007 	strb.w	r0, [sp, #7]
  }

  return status;
 80067ba:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 80067be:	b003      	add	sp, #12
 80067c0:	f85d fb04 	ldr.w	pc, [sp], #4

080067c4 <BSP_SD_Init>:
{
 80067c4:	b508      	push	{r3, lr}
  if (BSP_SD_IsDetected() != SD_PRESENT)
 80067c6:	f7ff ffef 	bl	80067a8 <BSP_SD_IsDetected>
 80067ca:	2801      	cmp	r0, #1
 80067cc:	d10c      	bne.n	80067e8 <BSP_SD_Init+0x24>
  sd_state = HAL_SD_Init(&hsd1);
 80067ce:	4807      	ldr	r0, [pc, #28]	; (80067ec <BSP_SD_Init+0x28>)
 80067d0:	f7fc feb0 	bl	8003534 <HAL_SD_Init>
  if (sd_state == MSD_OK)
 80067d4:	b948      	cbnz	r0, 80067ea <BSP_SD_Init+0x26>
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 80067d6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80067da:	4804      	ldr	r0, [pc, #16]	; (80067ec <BSP_SD_Init+0x28>)
 80067dc:	f7fc fdfa 	bl	80033d4 <HAL_SD_ConfigWideBusOperation>
    return MSD_ERROR_SD_NOT_PRESENT;
 80067e0:	3000      	adds	r0, #0
 80067e2:	bf18      	it	ne
 80067e4:	2001      	movne	r0, #1
 80067e6:	bd08      	pop	{r3, pc}
 80067e8:	2002      	movs	r0, #2
}
 80067ea:	bd08      	pop	{r3, pc}
 80067ec:	20000a24 	.word	0x20000a24

080067f0 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */    

void MX_FATFS_Init(void) 
{
 80067f0:	b508      	push	{r3, lr}
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 80067f2:	4903      	ldr	r1, [pc, #12]	; (8006800 <MX_FATFS_Init+0x10>)
 80067f4:	4803      	ldr	r0, [pc, #12]	; (8006804 <MX_FATFS_Init+0x14>)
 80067f6:	f7ff ff99 	bl	800672c <FATFS_LinkDriver>
 80067fa:	4b03      	ldr	r3, [pc, #12]	; (8006808 <MX_FATFS_Init+0x18>)
 80067fc:	7018      	strb	r0, [r3, #0]
 80067fe:	bd08      	pop	{r3, pc}
 8006800:	20000129 	.word	0x20000129
 8006804:	080072a8 	.word	0x080072a8
 8006808:	20000128 	.word	0x20000128

0800680c <get_fattime>:
DWORD get_fattime(void)
{
  /* USER CODE BEGIN get_fattime */
  return 0;
  /* USER CODE END get_fattime */  
}
 800680c:	2000      	movs	r0, #0
 800680e:	4770      	bx	lr

08006810 <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 8006810:	b508      	push	{r3, lr}
    uint8_t status = SD_PRESENT;
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 8006812:	2104      	movs	r1, #4
 8006814:	4803      	ldr	r0, [pc, #12]	; (8006824 <BSP_PlatformIsDetected+0x14>)
 8006816:	f7fa fb53 	bl	8000ec0 <HAL_GPIO_ReadPin>
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */ 
    return status;
}  
 800681a:	fab0 f080 	clz	r0, r0
 800681e:	0940      	lsrs	r0, r0, #5
 8006820:	bd08      	pop	{r3, pc}
 8006822:	bf00      	nop
 8006824:	58021800 	.word	0x58021800

08006828 <send_uart>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */


void send_uart (char *string)
{
 8006828:	b510      	push	{r4, lr}
 800682a:	4604      	mov	r4, r0
	uint8_t len = strlen ((const char *) string);
 800682c:	f7f9 fd54 	bl	80002d8 <strlen>
	HAL_UART_Transmit(&huart3, (uint8_t *) string, len, 2000);
 8006830:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8006834:	b2c2      	uxtb	r2, r0
 8006836:	4621      	mov	r1, r4
 8006838:	4802      	ldr	r0, [pc, #8]	; (8006844 <send_uart+0x1c>)
}
 800683a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_UART_Transmit(&huart3, (uint8_t *) string, len, 2000);
 800683e:	f7fe b8d0 	b.w	80049e2 <HAL_UART_Transmit>
 8006842:	bf00      	nop
 8006844:	20000590 	.word	0x20000590

08006848 <file_open>:
FATFS SDFatFs;
FIL FileSDCard;

char line[100];

uint8_t file_open(void) {
 8006848:	b538      	push	{r3, r4, r5, lr}
	  res = BSP_SD_Init();
 800684a:	4c1c      	ldr	r4, [pc, #112]	; (80068bc <file_open+0x74>)
 800684c:	f7ff ffba 	bl	80067c4 <BSP_SD_Init>
 8006850:	7020      	strb	r0, [r4, #0]
	  if(res != FR_OK) {
 8006852:	b120      	cbz	r0, 800685e <file_open+0x16>
		  send_uart("SD card initialization error.\n");
 8006854:	481a      	ldr	r0, [pc, #104]	; (80068c0 <file_open+0x78>)
 8006856:	f7ff ffe7 	bl	8006828 <send_uart>
		  return 1;
 800685a:	2001      	movs	r0, #1
 800685c:	bd38      	pop	{r3, r4, r5, pc}
	  }
	  else {
		  send_uart("SD card initialized.\n");
 800685e:	4819      	ldr	r0, [pc, #100]	; (80068c4 <file_open+0x7c>)
 8006860:	f7ff ffe2 	bl	8006828 <send_uart>
	  }

	  res = f_mount(&SDFatFs, "", 1);
 8006864:	2201      	movs	r2, #1
 8006866:	4918      	ldr	r1, [pc, #96]	; (80068c8 <file_open+0x80>)
 8006868:	4818      	ldr	r0, [pc, #96]	; (80068cc <file_open+0x84>)
 800686a:	f7ff fd25 	bl	80062b8 <f_mount>
 800686e:	7020      	strb	r0, [r4, #0]
	  if(res != FR_OK) {
 8006870:	b120      	cbz	r0, 800687c <file_open+0x34>
		  send_uart("FatFS mount error.\n");
 8006872:	4817      	ldr	r0, [pc, #92]	; (80068d0 <file_open+0x88>)
 8006874:	f7ff ffd8 	bl	8006828 <send_uart>
	  	  return 2;
 8006878:	2002      	movs	r0, #2
 800687a:	bd38      	pop	{r3, r4, r5, pc}
	  }
	  else {
		  send_uart("FatFS mounted.\n");
 800687c:	4815      	ldr	r0, [pc, #84]	; (80068d4 <file_open+0x8c>)
 800687e:	f7ff ffd3 	bl	8006828 <send_uart>
	  }


	  res = f_open(&FileSDCard, "message.txt", FA_READ);
 8006882:	2201      	movs	r2, #1
 8006884:	4914      	ldr	r1, [pc, #80]	; (80068d8 <file_open+0x90>)
 8006886:	4815      	ldr	r0, [pc, #84]	; (80068dc <file_open+0x94>)
 8006888:	f7ff fd4a 	bl	8006320 <f_open>
 800688c:	7020      	strb	r0, [r4, #0]
	  if(res != FR_OK) {
 800688e:	b120      	cbz	r0, 800689a <file_open+0x52>
		  send_uart("No message.txt file.\n");
 8006890:	4813      	ldr	r0, [pc, #76]	; (80068e0 <file_open+0x98>)
 8006892:	f7ff ffc9 	bl	8006828 <send_uart>
		  return 3;
 8006896:	2003      	movs	r0, #3
 8006898:	bd38      	pop	{r3, r4, r5, pc}
	  }
	  else {
		  send_uart("File opened.\n");
		  while (f_gets(line, sizeof line, &FileSDCard)) {
 800689a:	4d12      	ldr	r5, [pc, #72]	; (80068e4 <file_open+0x9c>)
 800689c:	4c0f      	ldr	r4, [pc, #60]	; (80068dc <file_open+0x94>)
		  send_uart("File opened.\n");
 800689e:	4812      	ldr	r0, [pc, #72]	; (80068e8 <file_open+0xa0>)
 80068a0:	f7ff ffc2 	bl	8006828 <send_uart>
		  while (f_gets(line, sizeof line, &FileSDCard)) {
 80068a4:	4622      	mov	r2, r4
 80068a6:	2164      	movs	r1, #100	; 0x64
 80068a8:	480e      	ldr	r0, [pc, #56]	; (80068e4 <file_open+0x9c>)
 80068aa:	f7ff fef7 	bl	800669c <f_gets>
 80068ae:	b900      	cbnz	r0, 80068b2 <file_open+0x6a>
			  send_uart(line);
		  }
	  }
	  return 0;
}
 80068b0:	bd38      	pop	{r3, r4, r5, pc}
			  send_uart(line);
 80068b2:	4628      	mov	r0, r5
 80068b4:	f7ff ffb8 	bl	8006828 <send_uart>
 80068b8:	e7f4      	b.n	80068a4 <file_open+0x5c>
 80068ba:	bf00      	nop
 80068bc:	20000d38 	.word	0x20000d38
 80068c0:	0800721c 	.word	0x0800721c
 80068c4:	0800723b 	.word	0x0800723b
 80068c8:	080072a4 	.word	0x080072a4
 80068cc:	20000b08 	.word	0x20000b08
 80068d0:	08007251 	.word	0x08007251
 80068d4:	08007265 	.word	0x08007265
 80068d8:	08007275 	.word	0x08007275
 80068dc:	20000d3c 	.word	0x20000d3c
 80068e0:	08007281 	.word	0x08007281
 80068e4:	20000aa4 	.word	0x20000aa4
 80068e8:	08007297 	.word	0x08007297

080068ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80068ec:	b510      	push	{r4, lr}
 80068ee:	b0cc      	sub	sp, #304	; 0x130
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80068f0:	224c      	movs	r2, #76	; 0x4c
 80068f2:	2100      	movs	r1, #0
 80068f4:	a80a      	add	r0, sp, #40	; 0x28
 80068f6:	f000 fc1b 	bl	8007130 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80068fa:	2220      	movs	r2, #32
 80068fc:	2100      	movs	r1, #0
 80068fe:	a802      	add	r0, sp, #8
 8006900:	f000 fc16 	bl	8007130 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8006904:	22bc      	movs	r2, #188	; 0xbc
 8006906:	2100      	movs	r1, #0
 8006908:	a81d      	add	r0, sp, #116	; 0x74
 800690a:	f000 fc11 	bl	8007130 <memset>

  /** Supply configuration update enable 
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800690e:	2002      	movs	r0, #2
 8006910:	f7fa fb80 	bl	8001014 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage 
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8006914:	2300      	movs	r3, #0
 8006916:	9301      	str	r3, [sp, #4]
 8006918:	4b26      	ldr	r3, [pc, #152]	; (80069b4 <SystemClock_Config+0xc8>)
 800691a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800691c:	f022 0201 	bic.w	r2, r2, #1
 8006920:	62da      	str	r2, [r3, #44]	; 0x2c
 8006922:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006924:	f003 0301 	and.w	r3, r3, #1
 8006928:	9301      	str	r3, [sp, #4]
 800692a:	4b23      	ldr	r3, [pc, #140]	; (80069b8 <SystemClock_Config+0xcc>)
 800692c:	699a      	ldr	r2, [r3, #24]
 800692e:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8006932:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006936:	619a      	str	r2, [r3, #24]
 8006938:	699a      	ldr	r2, [r3, #24]
 800693a:	f402 4240 	and.w	r2, r2, #49152	; 0xc000
 800693e:	9201      	str	r2, [sp, #4]
 8006940:	9a01      	ldr	r2, [sp, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8006942:	699a      	ldr	r2, [r3, #24]
 8006944:	0492      	lsls	r2, r2, #18
 8006946:	d5fc      	bpl.n	8006942 <SystemClock_Config+0x56>
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8006948:	2303      	movs	r3, #3
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 800694a:	2201      	movs	r2, #1
  RCC_OscInitStruct.PLL.PLLN = 24;
  RCC_OscInitStruct.PLL.PLLP = 2;
  RCC_OscInitStruct.PLL.PLLQ = 4;
  RCC_OscInitStruct.PLL.PLLR = 2;
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800694c:	2400      	movs	r4, #0
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800694e:	a80a      	add	r0, sp, #40	; 0x28
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8006950:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8006952:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8006956:	920d      	str	r2, [sp, #52]	; 0x34
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8006958:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800695a:	2340      	movs	r3, #64	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800695c:	9215      	str	r2, [sp, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLN = 24;
 800695e:	2218      	movs	r2, #24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8006960:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8006962:	2302      	movs	r3, #2
  RCC_OscInitStruct.PLL.PLLN = 24;
 8006964:	9216      	str	r2, [sp, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8006966:	2204      	movs	r2, #4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8006968:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800696a:	9314      	str	r3, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLP = 2;
 800696c:	9317      	str	r3, [sp, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800696e:	9319      	str	r3, [sp, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8006970:	230c      	movs	r3, #12
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8006972:	9218      	str	r2, [sp, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8006974:	931a      	str	r3, [sp, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8006976:	941b      	str	r4, [sp, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8006978:	941c      	str	r4, [sp, #112]	; 0x70
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800697a:	f7fa fb77 	bl	800106c <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800697e:	233f      	movs	r3, #63	; 0x3f
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8006980:	4621      	mov	r1, r4
 8006982:	a802      	add	r0, sp, #8
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8006984:	9403      	str	r4, [sp, #12]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8006986:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8006988:	9404      	str	r4, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 800698a:	9405      	str	r4, [sp, #20]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 800698c:	9406      	str	r4, [sp, #24]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 800698e:	9407      	str	r4, [sp, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8006990:	9408      	str	r4, [sp, #32]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8006992:	9409      	str	r4, [sp, #36]	; 0x24
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8006994:	f7fa fe8e 	bl	80016b4 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_SDMMC
 8006998:	4b08      	ldr	r3, [pc, #32]	; (80069bc <SystemClock_Config+0xd0>)
                              |RCC_PERIPHCLK_USB;
  PeriphClkInitStruct.SdmmcClockSelection = RCC_SDMMCCLKSOURCE_PLL;
  PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
  PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800699a:	a81d      	add	r0, sp, #116	; 0x74
  PeriphClkInitStruct.SdmmcClockSelection = RCC_SDMMCCLKSOURCE_PLL;
 800699c:	9430      	str	r4, [sp, #192]	; 0xc0
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_SDMMC
 800699e:	931d      	str	r3, [sp, #116]	; 0x74
  PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 80069a0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
  PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80069a4:	943a      	str	r4, [sp, #232]	; 0xe8
  PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 80069a6:	933e      	str	r3, [sp, #248]	; 0xf8
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80069a8:	f7fb f8e2 	bl	8001b70 <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
  /** Enable USB Voltage detector 
  */
  HAL_PWREx_EnableUSBVoltageDetector();
 80069ac:	f7fa fb56 	bl	800105c <HAL_PWREx_EnableUSBVoltageDetector>
}
 80069b0:	b04c      	add	sp, #304	; 0x130
 80069b2:	bd10      	pop	{r4, pc}
 80069b4:	58000400 	.word	0x58000400
 80069b8:	58024800 	.word	0x58024800
 80069bc:	00050002 	.word	0x00050002

080069c0 <main>:
{
 80069c0:	b580      	push	{r7, lr}
 80069c2:	b08c      	sub	sp, #48	; 0x30
  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80069c4:	2400      	movs	r4, #0
  HAL_Init();
 80069c6:	f7f9 fe3d 	bl	8000644 <HAL_Init>
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pins : LD1_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80069ca:	2601      	movs	r6, #1
  SystemClock_Config();
 80069cc:	f7ff ff8e 	bl	80068ec <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80069d0:	2214      	movs	r2, #20
 80069d2:	2100      	movs	r1, #0
 80069d4:	a807      	add	r0, sp, #28
 80069d6:	f000 fbab 	bl	8007130 <memset>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80069da:	4b80      	ldr	r3, [pc, #512]	; (8006bdc <main+0x21c>)
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 80069dc:	f244 0101 	movw	r1, #16385	; 0x4001
 80069e0:	487f      	ldr	r0, [pc, #508]	; (8006be0 <main+0x220>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80069e2:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);

  /*Configure GPIO pin : USB_OTG_FS_OVCR_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVCR_Pin;
 80069e6:	2580      	movs	r5, #128	; 0x80
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(USB_OTG_FS_OVCR_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80069e8:	2702      	movs	r7, #2
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80069ea:	f042 0204 	orr.w	r2, r2, #4
 80069ee:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80069f2:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80069f6:	f002 0204 	and.w	r2, r2, #4
 80069fa:	9200      	str	r2, [sp, #0]
 80069fc:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80069fe:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8006a02:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006a06:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8006a0a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8006a0e:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8006a12:	9201      	str	r2, [sp, #4]
 8006a14:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006a16:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8006a1a:	f042 0201 	orr.w	r2, r2, #1
 8006a1e:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8006a22:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8006a26:	f002 0201 	and.w	r2, r2, #1
 8006a2a:	9202      	str	r2, [sp, #8]
 8006a2c:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8006a2e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8006a32:	f042 0202 	orr.w	r2, r2, #2
 8006a36:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8006a3a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8006a3e:	f002 0202 	and.w	r2, r2, #2
 8006a42:	9203      	str	r2, [sp, #12]
 8006a44:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8006a46:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8006a4a:	f042 0208 	orr.w	r2, r2, #8
 8006a4e:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8006a52:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8006a56:	f002 0208 	and.w	r2, r2, #8
 8006a5a:	9204      	str	r2, [sp, #16]
 8006a5c:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8006a5e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8006a62:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006a66:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8006a6a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8006a6e:	f002 0240 	and.w	r2, r2, #64	; 0x40
 8006a72:	9205      	str	r2, [sp, #20]
 8006a74:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8006a76:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8006a7a:	f042 0210 	orr.w	r2, r2, #16
 8006a7e:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 8006a82:	2200      	movs	r2, #0
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8006a84:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006a88:	f003 0310 	and.w	r3, r3, #16
 8006a8c:	9306      	str	r3, [sp, #24]
 8006a8e:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 8006a90:	f7fa fa1c 	bl	8000ecc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(USB_OTG_FS_PWR_EN_GPIO_Port, USB_OTG_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 8006a94:	2200      	movs	r2, #0
 8006a96:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8006a9a:	4852      	ldr	r0, [pc, #328]	; (8006be4 <main+0x224>)
 8006a9c:	f7fa fa16 	bl	8000ecc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8006aa0:	2200      	movs	r2, #0
 8006aa2:	2102      	movs	r1, #2
 8006aa4:	4850      	ldr	r0, [pc, #320]	; (8006be8 <main+0x228>)
 8006aa6:	f7fa fa11 	bl	8000ecc <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = B1_Pin;
 8006aaa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8006aae:	a907      	add	r1, sp, #28
 8006ab0:	484e      	ldr	r0, [pc, #312]	; (8006bec <main+0x22c>)
  GPIO_InitStruct.Pin = B1_Pin;
 8006ab2:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006ab4:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006ab6:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8006ab8:	f7fa f914 	bl	8000ce4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 8006abc:	f244 0301 	movw	r3, #16385	; 0x4001
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006ac0:	a907      	add	r1, sp, #28
 8006ac2:	4847      	ldr	r0, [pc, #284]	; (8006be0 <main+0x220>)
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 8006ac4:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006ac6:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006ac8:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006aca:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006acc:	f7fa f90a 	bl	8000ce4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin;
 8006ad0:	f44f 6380 	mov.w	r3, #1024	; 0x400
  HAL_GPIO_Init(USB_OTG_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8006ad4:	a907      	add	r1, sp, #28
 8006ad6:	4843      	ldr	r0, [pc, #268]	; (8006be4 <main+0x224>)
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin;
 8006ad8:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006ada:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006adc:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006ade:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(USB_OTG_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8006ae0:	f7fa f900 	bl	8000ce4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8006ae4:	2304      	movs	r3, #4
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8006ae6:	a907      	add	r1, sp, #28
 8006ae8:	4841      	ldr	r0, [pc, #260]	; (8006bf0 <main+0x230>)
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8006aea:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006aec:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006aee:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8006af0:	f7fa f8f8 	bl	8000ce4 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8006af4:	4b3f      	ldr	r3, [pc, #252]	; (8006bf4 <main+0x234>)
  HAL_GPIO_Init(USB_OTG_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 8006af6:	a907      	add	r1, sp, #28
 8006af8:	483d      	ldr	r0, [pc, #244]	; (8006bf0 <main+0x230>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8006afa:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Pin = USB_OTG_FS_OVCR_Pin;
 8006afc:	9507      	str	r5, [sp, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006afe:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(USB_OTG_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 8006b00:	f7fa f8f0 	bl	8000ce4 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8006b04:	a907      	add	r1, sp, #28
 8006b06:	4838      	ldr	r0, [pc, #224]	; (8006be8 <main+0x228>)
  GPIO_InitStruct.Pin = LD2_Pin;
 8006b08:	9707      	str	r7, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006b0a:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006b0c:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006b0e:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8006b10:	f7fa f8e8 	bl	8000ce4 <HAL_GPIO_Init>
  heth.Instance = ETH;
 8006b14:	4838      	ldr	r0, [pc, #224]	; (8006bf8 <main+0x238>)
  heth.Init.MACAddr[2] =   0xE1;
 8006b16:	22e1      	movs	r2, #225	; 0xe1
  heth.Instance = ETH;
 8006b18:	4b38      	ldr	r3, [pc, #224]	; (8006bfc <main+0x23c>)
 8006b1a:	6003      	str	r3, [r0, #0]
  heth.Init.MACAddr[0] =   0x00;
 8006b1c:	6843      	ldr	r3, [r0, #4]
 8006b1e:	701c      	strb	r4, [r3, #0]
  heth.Init.MACAddr[1] =   0x80;
 8006b20:	6843      	ldr	r3, [r0, #4]
 8006b22:	705d      	strb	r5, [r3, #1]
  heth.Init.MACAddr[2] =   0xE1;
 8006b24:	6843      	ldr	r3, [r0, #4]
  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8006b26:	4d36      	ldr	r5, [pc, #216]	; (8006c00 <main+0x240>)
  heth.Init.MACAddr[2] =   0xE1;
 8006b28:	709a      	strb	r2, [r3, #2]
  heth.Init.MACAddr[3] =   0x00;
 8006b2a:	6843      	ldr	r3, [r0, #4]
 8006b2c:	70dc      	strb	r4, [r3, #3]
  heth.Init.MACAddr[4] =   0x00;
 8006b2e:	6843      	ldr	r3, [r0, #4]
 8006b30:	711c      	strb	r4, [r3, #4]
  heth.Init.MACAddr[5] =   0x00;
 8006b32:	6843      	ldr	r3, [r0, #4]
 8006b34:	715c      	strb	r4, [r3, #5]
  heth.Init.TxDesc = DMATxDscrTab;
 8006b36:	4b33      	ldr	r3, [pc, #204]	; (8006c04 <main+0x244>)
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8006b38:	7206      	strb	r6, [r0, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8006b3a:	60c3      	str	r3, [r0, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8006b3c:	4b32      	ldr	r3, [pc, #200]	; (8006c08 <main+0x248>)
 8006b3e:	6103      	str	r3, [r0, #16]
  heth.Init.RxBuffLen = 1524;
 8006b40:	f240 53f4 	movw	r3, #1524	; 0x5f4
 8006b44:	6143      	str	r3, [r0, #20]
  if (HAL_ETH_Init(&heth) != HAL_OK)
 8006b46:	f7f9 ffaf 	bl	8000aa8 <HAL_ETH_Init>
  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8006b4a:	4621      	mov	r1, r4
 8006b4c:	2234      	movs	r2, #52	; 0x34
 8006b4e:	4628      	mov	r0, r5
 8006b50:	f000 faee 	bl	8007130 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8006b54:	2321      	movs	r3, #33	; 0x21
  hsd1.Instance = SDMMC1;
 8006b56:	4a2d      	ldr	r2, [pc, #180]	; (8006c0c <main+0x24c>)
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8006b58:	602b      	str	r3, [r5, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8006b5a:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8006b5e:	616b      	str	r3, [r5, #20]
  hsd1.Instance = SDMMC1;
 8006b60:	4b2b      	ldr	r3, [pc, #172]	; (8006c10 <main+0x250>)
  huart3.Instance = USART3;
 8006b62:	4d2c      	ldr	r5, [pc, #176]	; (8006c14 <main+0x254>)
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8006b64:	609c      	str	r4, [r3, #8]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8006b66:	611c      	str	r4, [r3, #16]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8006b68:	4628      	mov	r0, r5
  hsd1.Init.ClockDiv = 0;
 8006b6a:	615c      	str	r4, [r3, #20]
  hsd1.Init.TranceiverPresent = SDMMC_TRANSCEIVER_NOT_PRESENT;
 8006b6c:	619e      	str	r6, [r3, #24]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8006b6e:	60ac      	str	r4, [r5, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8006b70:	60ec      	str	r4, [r5, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8006b72:	612c      	str	r4, [r5, #16]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006b74:	61ac      	str	r4, [r5, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8006b76:	61ec      	str	r4, [r5, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8006b78:	622c      	str	r4, [r5, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8006b7a:	626c      	str	r4, [r5, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8006b7c:	62ac      	str	r4, [r5, #40]	; 0x28
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8006b7e:	e883 0014 	stmia.w	r3, {r2, r4}
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 8006b82:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8006b86:	60da      	str	r2, [r3, #12]
  huart3.Init.BaudRate = 115200;
 8006b88:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8006b8c:	4a22      	ldr	r2, [pc, #136]	; (8006c18 <main+0x258>)
 8006b8e:	e885 000c 	stmia.w	r5, {r2, r3}
  huart3.Init.Mode = UART_MODE_TX_RX;
 8006b92:	230c      	movs	r3, #12
 8006b94:	616b      	str	r3, [r5, #20]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8006b96:	f7fd ffb2 	bl	8004afe <HAL_UART_Init>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8006b9a:	4621      	mov	r1, r4
 8006b9c:	4628      	mov	r0, r5
 8006b9e:	f7fe f844 	bl	8004c2a <HAL_UARTEx_SetTxFifoThreshold>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8006ba2:	4621      	mov	r1, r4
 8006ba4:	4628      	mov	r0, r5
 8006ba6:	f7fe f864 	bl	8004c72 <HAL_UARTEx_SetRxFifoThreshold>
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8006baa:	4628      	mov	r0, r5
 8006bac:	f7fe f822 	bl	8004bf4 <HAL_UARTEx_DisableFifoMode>
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8006bb0:	481a      	ldr	r0, [pc, #104]	; (8006c1c <main+0x25c>)
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8006bb2:	491b      	ldr	r1, [pc, #108]	; (8006c20 <main+0x260>)
 8006bb4:	2309      	movs	r3, #9
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8006bb6:	60c7      	str	r7, [r0, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8006bb8:	6104      	str	r4, [r0, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8006bba:	6187      	str	r7, [r0, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8006bbc:	61c6      	str	r6, [r0, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8006bbe:	6204      	str	r4, [r0, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8006bc0:	6244      	str	r4, [r0, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 8006bc2:	6286      	str	r6, [r0, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8006bc4:	62c6      	str	r6, [r0, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8006bc6:	6304      	str	r4, [r0, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8006bc8:	e880 000a 	stmia.w	r0, {r1, r3}
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8006bcc:	f7fa f983 	bl	8000ed6 <HAL_PCD_Init>
  MX_FATFS_Init();
 8006bd0:	f7ff fe0e 	bl	80067f0 <MX_FATFS_Init>
  file_open();
 8006bd4:	f7ff fe38 	bl	8006848 <file_open>
 8006bd8:	e7fe      	b.n	8006bd8 <main+0x218>
 8006bda:	bf00      	nop
 8006bdc:	58024400 	.word	0x58024400
 8006be0:	58020400 	.word	0x58020400
 8006be4:	58020c00 	.word	0x58020c00
 8006be8:	58021000 	.word	0x58021000
 8006bec:	58020800 	.word	0x58020800
 8006bf0:	58021800 	.word	0x58021800
 8006bf4:	11110000 	.word	0x11110000
 8006bf8:	20000f6c 	.word	0x20000f6c
 8006bfc:	40028000 	.word	0x40028000
 8006c00:	20000fdc 	.word	0x20000fdc
 8006c04:	20000074 	.word	0x20000074
 8006c08:	20000014 	.word	0x20000014
 8006c0c:	52007000 	.word	0x52007000
 8006c10:	20000a24 	.word	0x20000a24
 8006c14:	20000590 	.word	0x20000590
 8006c18:	40004800 	.word	0x40004800
 8006c1c:	2000061c 	.word	0x2000061c
 8006c20:	40080000 	.word	0x40080000

08006c24 <SD_CheckStatus.isra.0>:
/* can be used to modify / undefine following code or add new code */
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static DSTATUS SD_CheckStatus(BYTE lun)
 8006c24:	b510      	push	{r4, lr}
{
  Stat = STA_NOINIT;
 8006c26:	2301      	movs	r3, #1
 8006c28:	4c05      	ldr	r4, [pc, #20]	; (8006c40 <SD_CheckStatus.isra.0+0x1c>)
 8006c2a:	7023      	strb	r3, [r4, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8006c2c:	f7ff fda2 	bl	8006774 <BSP_SD_GetCardState>
 8006c30:	4623      	mov	r3, r4
 8006c32:	b918      	cbnz	r0, 8006c3c <SD_CheckStatus.isra.0+0x18>
  {
    Stat &= ~STA_NOINIT;
 8006c34:	7822      	ldrb	r2, [r4, #0]
 8006c36:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006c3a:	7022      	strb	r2, [r4, #0]
  }

  return Stat;
 8006c3c:	7818      	ldrb	r0, [r3, #0]
}
 8006c3e:	bd10      	pop	{r4, pc}
 8006c40:	20000008 	.word	0x20000008

08006c44 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8006c44:	b510      	push	{r4, lr}
Stat = STA_NOINIT;  
 8006c46:	2301      	movs	r3, #1
 8006c48:	4c04      	ldr	r4, [pc, #16]	; (8006c5c <SD_initialize+0x18>)
 8006c4a:	7023      	strb	r3, [r4, #0]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 8006c4c:	f7ff fdba 	bl	80067c4 <BSP_SD_Init>
 8006c50:	b910      	cbnz	r0, 8006c58 <SD_initialize+0x14>
  {
    Stat = SD_CheckStatus(lun);
 8006c52:	f7ff ffe7 	bl	8006c24 <SD_CheckStatus.isra.0>
 8006c56:	7020      	strb	r0, [r4, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 8006c58:	7820      	ldrb	r0, [r4, #0]
}
 8006c5a:	bd10      	pop	{r4, pc}
 8006c5c:	20000008 	.word	0x20000008

08006c60 <SD_status>:
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
  return SD_CheckStatus(lun);
 8006c60:	f7ff bfe0 	b.w	8006c24 <SD_CheckStatus.isra.0>

08006c64 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
              
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8006c64:	b508      	push	{r3, lr}
 8006c66:	4608      	mov	r0, r1
 8006c68:	4611      	mov	r1, r2
 8006c6a:	461a      	mov	r2, r3
  DRESULT res = RES_ERROR;

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 8006c6c:	f04f 33ff 	mov.w	r3, #4294967295
 8006c70:	f7ff fd60 	bl	8006734 <BSP_SD_ReadBlocks>
 8006c74:	b920      	cbnz	r0, 8006c80 <SD_read+0x1c>
  if(BSP_SD_WriteBlocks((uint32_t*)buff,
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 8006c76:	f7ff fd7d 	bl	8006774 <BSP_SD_GetCardState>
 8006c7a:	2800      	cmp	r0, #0
 8006c7c:	d1fb      	bne.n	8006c76 <SD_read+0x12>
 8006c7e:	bd08      	pop	{r3, pc}
  DRESULT res = RES_ERROR;
 8006c80:	2001      	movs	r0, #1
}
 8006c82:	bd08      	pop	{r3, pc}

08006c84 <SD_ioctl>:
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
  DRESULT res = RES_ERROR;
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8006c84:	4b12      	ldr	r3, [pc, #72]	; (8006cd0 <SD_ioctl+0x4c>)
{
 8006c86:	b510      	push	{r4, lr}
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8006c88:	781b      	ldrb	r3, [r3, #0]
{
 8006c8a:	b08a      	sub	sp, #40	; 0x28
 8006c8c:	4614      	mov	r4, r2
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8006c8e:	07db      	lsls	r3, r3, #31
 8006c90:	d41b      	bmi.n	8006cca <SD_ioctl+0x46>

  switch (cmd)
 8006c92:	2903      	cmp	r1, #3
 8006c94:	d803      	bhi.n	8006c9e <SD_ioctl+0x1a>
 8006c96:	e8df f001 	tbb	[pc, r1]
 8006c9a:	0510      	.short	0x0510
 8006c9c:	120b      	.short	0x120b
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
    res = RES_OK;
    break;

  default:
    res = RES_PARERR;
 8006c9e:	2004      	movs	r0, #4
  }

  return res;
}
 8006ca0:	b00a      	add	sp, #40	; 0x28
 8006ca2:	bd10      	pop	{r4, pc}
    BSP_SD_GetCardInfo(&CardInfo);
 8006ca4:	a801      	add	r0, sp, #4
 8006ca6:	f7ff fd6f 	bl	8006788 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8006caa:	9b07      	ldr	r3, [sp, #28]
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8006cac:	6023      	str	r3, [r4, #0]
 8006cae:	e004      	b.n	8006cba <SD_ioctl+0x36>
    BSP_SD_GetCardInfo(&CardInfo);
 8006cb0:	a801      	add	r0, sp, #4
 8006cb2:	f7ff fd69 	bl	8006788 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8006cb6:	9b08      	ldr	r3, [sp, #32]
 8006cb8:	8023      	strh	r3, [r4, #0]
    res = RES_OK;
 8006cba:	2000      	movs	r0, #0
 8006cbc:	e7f0      	b.n	8006ca0 <SD_ioctl+0x1c>
    BSP_SD_GetCardInfo(&CardInfo);
 8006cbe:	a801      	add	r0, sp, #4
 8006cc0:	f7ff fd62 	bl	8006788 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8006cc4:	9b08      	ldr	r3, [sp, #32]
 8006cc6:	0a5b      	lsrs	r3, r3, #9
 8006cc8:	e7f0      	b.n	8006cac <SD_ioctl+0x28>
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8006cca:	2003      	movs	r0, #3
 8006ccc:	e7e8      	b.n	8006ca0 <SD_ioctl+0x1c>
 8006cce:	bf00      	nop
 8006cd0:	20000008 	.word	0x20000008

08006cd4 <SD_write>:
{
 8006cd4:	b508      	push	{r3, lr}
 8006cd6:	4608      	mov	r0, r1
 8006cd8:	4611      	mov	r1, r2
 8006cda:	461a      	mov	r2, r3
  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 8006cdc:	f04f 33ff 	mov.w	r3, #4294967295
 8006ce0:	f7ff fd38 	bl	8006754 <BSP_SD_WriteBlocks>
 8006ce4:	b920      	cbnz	r0, 8006cf0 <SD_write+0x1c>
    while(BSP_SD_GetCardState() != MSD_OK)
 8006ce6:	f7ff fd45 	bl	8006774 <BSP_SD_GetCardState>
 8006cea:	2800      	cmp	r0, #0
 8006cec:	d1fb      	bne.n	8006ce6 <SD_write+0x12>
 8006cee:	bd08      	pop	{r3, pc}
  DRESULT res = RES_ERROR;
 8006cf0:	2001      	movs	r0, #1
}
 8006cf2:	bd08      	pop	{r3, pc}

08006cf4 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006cf4:	4b07      	ldr	r3, [pc, #28]	; (8006d14 <HAL_MspInit+0x20>)
{
 8006cf6:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006cf8:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 8006cfc:	f042 0202 	orr.w	r2, r2, #2
 8006d00:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
 8006d04:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8006d08:	f003 0302 	and.w	r3, r3, #2
 8006d0c:	9301      	str	r3, [sp, #4]
 8006d0e:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006d10:	b002      	add	sp, #8
 8006d12:	4770      	bx	lr
 8006d14:	58024400 	.word	0x58024400

08006d18 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8006d18:	b570      	push	{r4, r5, r6, lr}
 8006d1a:	b08c      	sub	sp, #48	; 0x30
 8006d1c:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006d1e:	2214      	movs	r2, #20
 8006d20:	2100      	movs	r1, #0
 8006d22:	a807      	add	r0, sp, #28
 8006d24:	f000 fa04 	bl	8007130 <memset>
  if(heth->Instance==ETH)
 8006d28:	6822      	ldr	r2, [r4, #0]
 8006d2a:	4b42      	ldr	r3, [pc, #264]	; (8006e34 <HAL_ETH_MspInit+0x11c>)
 8006d2c:	429a      	cmp	r2, r3
 8006d2e:	d17f      	bne.n	8006e30 <HAL_ETH_MspInit+0x118>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 8006d30:	4b41      	ldr	r3, [pc, #260]	; (8006e38 <HAL_ETH_MspInit+0x120>)
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006d32:	2602      	movs	r6, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8006d34:	250b      	movs	r5, #11
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006d36:	a907      	add	r1, sp, #28
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 8006d38:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006d3c:	2400      	movs	r4, #0
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006d3e:	483f      	ldr	r0, [pc, #252]	; (8006e3c <HAL_ETH_MspInit+0x124>)
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 8006d40:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006d44:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 8006d48:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8006d4c:	f402 4200 	and.w	r2, r2, #32768	; 0x8000
 8006d50:	9200      	str	r2, [sp, #0]
 8006d52:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 8006d54:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8006d58:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8006d5c:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 8006d60:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8006d64:	f402 3280 	and.w	r2, r2, #65536	; 0x10000
 8006d68:	9201      	str	r2, [sp, #4]
 8006d6a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 8006d6c:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8006d70:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8006d74:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 8006d78:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8006d7c:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8006d80:	9202      	str	r2, [sp, #8]
 8006d82:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006d84:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8006d88:	f042 0204 	orr.w	r2, r2, #4
 8006d8c:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8006d90:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8006d94:	f002 0204 	and.w	r2, r2, #4
 8006d98:	9203      	str	r2, [sp, #12]
 8006d9a:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006d9c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8006da0:	f042 0201 	orr.w	r2, r2, #1
 8006da4:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8006da8:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8006dac:	f002 0201 	and.w	r2, r2, #1
 8006db0:	9204      	str	r2, [sp, #16]
 8006db2:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006db4:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8006db8:	f042 0202 	orr.w	r2, r2, #2
 8006dbc:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8006dc0:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8006dc4:	f002 0202 	and.w	r2, r2, #2
 8006dc8:	9205      	str	r2, [sp, #20]
 8006dca:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8006dcc:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8006dd0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006dd4:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8006dd8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006ddc:	9608      	str	r6, [sp, #32]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8006dde:	f003 0340 	and.w	r3, r3, #64	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8006de2:	950b      	str	r5, [sp, #44]	; 0x2c
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8006de4:	9306      	str	r3, [sp, #24]
 8006de6:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8006de8:	2332      	movs	r3, #50	; 0x32
 8006dea:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006dec:	f7f9 ff7a 	bl	8000ce4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8006df0:	2386      	movs	r3, #134	; 0x86
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006df2:	a907      	add	r1, sp, #28
 8006df4:	4812      	ldr	r0, [pc, #72]	; (8006e40 <HAL_ETH_MspInit+0x128>)
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8006df6:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006df8:	9608      	str	r6, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006dfa:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006dfc:	940a      	str	r4, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8006dfe:	950b      	str	r5, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006e00:	f7f9 ff70 	bl	8000ce4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8006e04:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006e08:	a907      	add	r1, sp, #28
 8006e0a:	480e      	ldr	r0, [pc, #56]	; (8006e44 <HAL_ETH_MspInit+0x12c>)
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8006e0c:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006e0e:	9608      	str	r6, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006e10:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006e12:	940a      	str	r4, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8006e14:	950b      	str	r5, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006e16:	f7f9 ff65 	bl	8000ce4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8006e1a:	f44f 5320 	mov.w	r3, #10240	; 0x2800
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8006e1e:	a907      	add	r1, sp, #28
 8006e20:	4809      	ldr	r0, [pc, #36]	; (8006e48 <HAL_ETH_MspInit+0x130>)
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8006e22:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006e24:	9608      	str	r6, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006e26:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006e28:	940a      	str	r4, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8006e2a:	950b      	str	r5, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8006e2c:	f7f9 ff5a 	bl	8000ce4 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8006e30:	b00c      	add	sp, #48	; 0x30
 8006e32:	bd70      	pop	{r4, r5, r6, pc}
 8006e34:	40028000 	.word	0x40028000
 8006e38:	58024400 	.word	0x58024400
 8006e3c:	58020800 	.word	0x58020800
 8006e40:	58020000 	.word	0x58020000
 8006e44:	58020400 	.word	0x58020400
 8006e48:	58021800 	.word	0x58021800

08006e4c <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8006e4c:	b570      	push	{r4, r5, r6, lr}
 8006e4e:	b088      	sub	sp, #32
 8006e50:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006e52:	2214      	movs	r2, #20
 8006e54:	2100      	movs	r1, #0
 8006e56:	a803      	add	r0, sp, #12
 8006e58:	f000 f96a 	bl	8007130 <memset>
  if(hsd->Instance==SDMMC1)
 8006e5c:	6822      	ldr	r2, [r4, #0]
 8006e5e:	4b26      	ldr	r3, [pc, #152]	; (8006ef8 <HAL_SD_MspInit+0xac>)
 8006e60:	429a      	cmp	r2, r3
 8006e62:	d146      	bne.n	8006ef2 <HAL_SD_MspInit+0xa6>
  {
  /* USER CODE BEGIN SDMMC1_MspInit 0 */

  /* USER CODE END SDMMC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8006e64:	4b25      	ldr	r3, [pc, #148]	; (8006efc <HAL_SD_MspInit+0xb0>)
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 8006e66:	250c      	movs	r5, #12
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006e68:	2402      	movs	r4, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006e6a:	2603      	movs	r6, #3
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8006e6c:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006e70:	eb0d 0105 	add.w	r1, sp, r5
 8006e74:	4822      	ldr	r0, [pc, #136]	; (8006f00 <HAL_SD_MspInit+0xb4>)
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8006e76:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8006e7a:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
 8006e7e:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 8006e82:	f402 3280 	and.w	r2, r2, #65536	; 0x10000
 8006e86:	9200      	str	r2, [sp, #0]
 8006e88:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006e8a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8006e8e:	f042 0204 	orr.w	r2, r2, #4
 8006e92:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8006e96:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8006e9a:	f002 0204 	and.w	r2, r2, #4
 8006e9e:	9201      	str	r2, [sp, #4]
 8006ea0:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006ea2:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8006ea6:	f042 0208 	orr.w	r2, r2, #8
 8006eaa:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8006eae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006eb2:	9404      	str	r4, [sp, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006eb4:	f003 0308 	and.w	r3, r3, #8
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006eb8:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 8006eba:	9507      	str	r5, [sp, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006ebc:	9302      	str	r3, [sp, #8]
 8006ebe:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 8006ec0:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8006ec4:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006ec6:	f7f9 ff0d 	bl	8000ce4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8006eca:	2304      	movs	r3, #4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006ecc:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006ece:	2400      	movs	r4, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006ed0:	eb0d 0105 	add.w	r1, sp, r5
 8006ed4:	480b      	ldr	r0, [pc, #44]	; (8006f04 <HAL_SD_MspInit+0xb8>)
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8006ed6:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006ed8:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006eda:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 8006edc:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006ede:	f7f9 ff01 	bl	8000ce4 <HAL_GPIO_Init>

    /* SDMMC1 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC1_IRQn, 0, 0);
 8006ee2:	2031      	movs	r0, #49	; 0x31
 8006ee4:	4622      	mov	r2, r4
 8006ee6:	4621      	mov	r1, r4
 8006ee8:	f7f9 fc20 	bl	800072c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 8006eec:	2031      	movs	r0, #49	; 0x31
 8006eee:	f7f9 fc55 	bl	800079c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }

}
 8006ef2:	b008      	add	sp, #32
 8006ef4:	bd70      	pop	{r4, r5, r6, pc}
 8006ef6:	bf00      	nop
 8006ef8:	52007000 	.word	0x52007000
 8006efc:	58024400 	.word	0x58024400
 8006f00:	58020800 	.word	0x58020800
 8006f04:	58020c00 	.word	0x58020c00

08006f08 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8006f08:	b510      	push	{r4, lr}
 8006f0a:	b088      	sub	sp, #32
 8006f0c:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006f0e:	2214      	movs	r2, #20
 8006f10:	2100      	movs	r1, #0
 8006f12:	a803      	add	r0, sp, #12
 8006f14:	f000 f90c 	bl	8007130 <memset>
  if(huart->Instance==USART3)
 8006f18:	6822      	ldr	r2, [r4, #0]
 8006f1a:	4b14      	ldr	r3, [pc, #80]	; (8006f6c <HAL_UART_MspInit+0x64>)
 8006f1c:	429a      	cmp	r2, r3
 8006f1e:	d123      	bne.n	8006f68 <HAL_UART_MspInit+0x60>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8006f20:	4b13      	ldr	r3, [pc, #76]	; (8006f70 <HAL_UART_MspInit+0x68>)
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006f22:	a903      	add	r1, sp, #12
 8006f24:	4813      	ldr	r0, [pc, #76]	; (8006f74 <HAL_UART_MspInit+0x6c>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8006f26:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8006f2a:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8006f2e:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 8006f32:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8006f36:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 8006f3a:	9201      	str	r2, [sp, #4]
 8006f3c:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006f3e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8006f42:	f042 0208 	orr.w	r2, r2, #8
 8006f46:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8006f4a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006f4e:	f003 0308 	and.w	r3, r3, #8
 8006f52:	9302      	str	r3, [sp, #8]
 8006f54:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8006f56:	f44f 7340 	mov.w	r3, #768	; 0x300
 8006f5a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006f5c:	2302      	movs	r3, #2
 8006f5e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8006f60:	2307      	movs	r3, #7
 8006f62:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006f64:	f7f9 febe 	bl	8000ce4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8006f68:	b008      	add	sp, #32
 8006f6a:	bd10      	pop	{r4, pc}
 8006f6c:	40004800 	.word	0x40004800
 8006f70:	58024400 	.word	0x58024400
 8006f74:	58020c00 	.word	0x58020c00

08006f78 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8006f78:	b510      	push	{r4, lr}
 8006f7a:	b088      	sub	sp, #32
 8006f7c:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006f7e:	2214      	movs	r2, #20
 8006f80:	2100      	movs	r1, #0
 8006f82:	a803      	add	r0, sp, #12
 8006f84:	f000 f8d4 	bl	8007130 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8006f88:	6822      	ldr	r2, [r4, #0]
 8006f8a:	4b19      	ldr	r3, [pc, #100]	; (8006ff0 <HAL_PCD_MspInit+0x78>)
 8006f8c:	429a      	cmp	r2, r3
 8006f8e:	d12d      	bne.n	8006fec <HAL_PCD_MspInit+0x74>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006f90:	4c18      	ldr	r4, [pc, #96]	; (8006ff4 <HAL_PCD_MspInit+0x7c>)
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006f92:	a903      	add	r1, sp, #12
 8006f94:	4818      	ldr	r0, [pc, #96]	; (8006ff8 <HAL_PCD_MspInit+0x80>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006f96:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 8006f9a:	f043 0301 	orr.w	r3, r3, #1
 8006f9e:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 8006fa2:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 8006fa6:	f003 0301 	and.w	r3, r3, #1
 8006faa:	9301      	str	r3, [sp, #4]
 8006fac:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 8006fae:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 8006fb2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006fb4:	2302      	movs	r3, #2
 8006fb6:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8006fb8:	230a      	movs	r3, #10
 8006fba:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006fbc:	f7f9 fe92 	bl	8000ce4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8006fc0:	f44f 7300 	mov.w	r3, #512	; 0x200
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006fc4:	a903      	add	r1, sp, #12
 8006fc6:	480c      	ldr	r0, [pc, #48]	; (8006ff8 <HAL_PCD_MspInit+0x80>)
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8006fc8:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006fca:	2300      	movs	r3, #0
 8006fcc:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006fce:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006fd0:	f7f9 fe88 	bl	8000ce4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8006fd4:	f8d4 30d8 	ldr.w	r3, [r4, #216]	; 0xd8
 8006fd8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006fdc:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
 8006fe0:	f8d4 30d8 	ldr.w	r3, [r4, #216]	; 0xd8
 8006fe4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006fe8:	9302      	str	r3, [sp, #8]
 8006fea:	9b02      	ldr	r3, [sp, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8006fec:	b008      	add	sp, #32
 8006fee:	bd10      	pop	{r4, pc}
 8006ff0:	40080000 	.word	0x40080000
 8006ff4:	58024400 	.word	0x58024400
 8006ff8:	58020000 	.word	0x58020000

08006ffc <NMI_Handler>:
 8006ffc:	4770      	bx	lr

08006ffe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006ffe:	e7fe      	b.n	8006ffe <HardFault_Handler>

08007000 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8007000:	e7fe      	b.n	8007000 <MemManage_Handler>

08007002 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8007002:	e7fe      	b.n	8007002 <BusFault_Handler>

08007004 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8007004:	e7fe      	b.n	8007004 <UsageFault_Handler>

08007006 <SVC_Handler>:
 8007006:	4770      	bx	lr

08007008 <DebugMon_Handler>:
 8007008:	4770      	bx	lr

0800700a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800700a:	4770      	bx	lr

0800700c <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800700c:	f7f9 bb48 	b.w	80006a0 <HAL_IncTick>

08007010 <SDMMC1_IRQHandler>:
void SDMMC1_IRQHandler(void)
{
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_SD_IRQHandler(&hsd1);
 8007010:	4801      	ldr	r0, [pc, #4]	; (8007018 <SDMMC1_IRQHandler+0x8>)
 8007012:	f7fc baed 	b.w	80035f0 <HAL_SD_IRQHandler>
 8007016:	bf00      	nop
 8007018:	20000a24 	.word	0x20000a24

0800701c <SystemInit>:
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800701c:	4918      	ldr	r1, [pc, #96]	; (8007080 <SystemInit+0x64>)

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;

  /* Reset HSEON, CSSON , CSION,RC48ON, CSIKERON PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800701e:	4819      	ldr	r0, [pc, #100]	; (8007084 <SystemInit+0x68>)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8007020:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8007024:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
{
 8007028:	b510      	push	{r4, lr}
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800702a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  RCC->CR |= RCC_CR_HSION;
 800702e:	4b16      	ldr	r3, [pc, #88]	; (8007088 <SystemInit+0x6c>)
 8007030:	681a      	ldr	r2, [r3, #0]
 8007032:	f042 0201 	orr.w	r2, r2, #1
 8007036:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8007038:	2200      	movs	r2, #0
 800703a:	611a      	str	r2, [r3, #16]
  RCC->CR &= 0xEAF6ED7FU;
 800703c:	681c      	ldr	r4, [r3, #0]
 800703e:	4020      	ands	r0, r4
 8007040:	6018      	str	r0, [r3, #0]

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8007042:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8007044:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8007046:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x00000000;
 8007048:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00000000;
 800704a:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x00000000;
 800704c:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800704e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x00000000;
 8007050:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8007052:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x00000000;
 8007054:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8007056:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8007058:	6818      	ldr	r0, [r3, #0]
 800705a:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
 800705e:	6018      	str	r0, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8007060:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8007062:	4b0a      	ldr	r3, [pc, #40]	; (800708c <SystemInit+0x70>)
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	0c1b      	lsrs	r3, r3, #16
 8007068:	041b      	lsls	r3, r3, #16
 800706a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800706e:	d202      	bcs.n	8007076 <SystemInit+0x5a>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8007070:	2201      	movs	r2, #1
 8007072:	4b07      	ldr	r3, [pc, #28]	; (8007090 <SystemInit+0x74>)
 8007074:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8007076:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800707a:	608b      	str	r3, [r1, #8]
 800707c:	bd10      	pop	{r4, pc}
 800707e:	bf00      	nop
 8007080:	e000ed00 	.word	0xe000ed00
 8007084:	eaf6ed7f 	.word	0xeaf6ed7f
 8007088:	58024400 	.word	0x58024400
 800708c:	5c001000 	.word	0x5c001000
 8007090:	51008108 	.word	0x51008108

08007094 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8007094:	f8df d034 	ldr.w	sp, [pc, #52]	; 80070cc <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8007098:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800709a:	e003      	b.n	80070a4 <LoopCopyDataInit>

0800709c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800709c:	4b0c      	ldr	r3, [pc, #48]	; (80070d0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800709e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80070a0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80070a2:	3104      	adds	r1, #4

080070a4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80070a4:	480b      	ldr	r0, [pc, #44]	; (80070d4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80070a6:	4b0c      	ldr	r3, [pc, #48]	; (80070d8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80070a8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80070aa:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80070ac:	d3f6      	bcc.n	800709c <CopyDataInit>
  ldr  r2, =_sbss
 80070ae:	4a0b      	ldr	r2, [pc, #44]	; (80070dc <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80070b0:	e002      	b.n	80070b8 <LoopFillZerobss>

080070b2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80070b2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80070b4:	f842 3b04 	str.w	r3, [r2], #4

080070b8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80070b8:	4b09      	ldr	r3, [pc, #36]	; (80070e0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80070ba:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80070bc:	d3f9      	bcc.n	80070b2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80070be:	f7ff ffad 	bl	800701c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80070c2:	f000 f811 	bl	80070e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80070c6:	f7ff fc7b 	bl	80069c0 <main>
  bx  lr    
 80070ca:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80070cc:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80070d0:	080072dc 	.word	0x080072dc
  ldr  r0, =_sdata
 80070d4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80070d8:	20000014 	.word	0x20000014
  ldr  r2, =_sbss
 80070dc:	200000d4 	.word	0x200000d4
  ldr  r3, = _ebss
 80070e0:	20001010 	.word	0x20001010

080070e4 <ADC3_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80070e4:	e7fe      	b.n	80070e4 <ADC3_IRQHandler>
	...

080070e8 <__libc_init_array>:
 80070e8:	b570      	push	{r4, r5, r6, lr}
 80070ea:	4e0d      	ldr	r6, [pc, #52]	; (8007120 <__libc_init_array+0x38>)
 80070ec:	4c0d      	ldr	r4, [pc, #52]	; (8007124 <__libc_init_array+0x3c>)
 80070ee:	1ba4      	subs	r4, r4, r6
 80070f0:	10a4      	asrs	r4, r4, #2
 80070f2:	2500      	movs	r5, #0
 80070f4:	42a5      	cmp	r5, r4
 80070f6:	d109      	bne.n	800710c <__libc_init_array+0x24>
 80070f8:	4e0b      	ldr	r6, [pc, #44]	; (8007128 <__libc_init_array+0x40>)
 80070fa:	4c0c      	ldr	r4, [pc, #48]	; (800712c <__libc_init_array+0x44>)
 80070fc:	f000 f820 	bl	8007140 <_init>
 8007100:	1ba4      	subs	r4, r4, r6
 8007102:	10a4      	asrs	r4, r4, #2
 8007104:	2500      	movs	r5, #0
 8007106:	42a5      	cmp	r5, r4
 8007108:	d105      	bne.n	8007116 <__libc_init_array+0x2e>
 800710a:	bd70      	pop	{r4, r5, r6, pc}
 800710c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007110:	4798      	blx	r3
 8007112:	3501      	adds	r5, #1
 8007114:	e7ee      	b.n	80070f4 <__libc_init_array+0xc>
 8007116:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800711a:	4798      	blx	r3
 800711c:	3501      	adds	r5, #1
 800711e:	e7f2      	b.n	8007106 <__libc_init_array+0x1e>
 8007120:	080072d4 	.word	0x080072d4
 8007124:	080072d4 	.word	0x080072d4
 8007128:	080072d4 	.word	0x080072d4
 800712c:	080072d8 	.word	0x080072d8

08007130 <memset>:
 8007130:	4402      	add	r2, r0
 8007132:	4603      	mov	r3, r0
 8007134:	4293      	cmp	r3, r2
 8007136:	d100      	bne.n	800713a <memset+0xa>
 8007138:	4770      	bx	lr
 800713a:	f803 1b01 	strb.w	r1, [r3], #1
 800713e:	e7f9      	b.n	8007134 <memset+0x4>

08007140 <_init>:
 8007140:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007142:	bf00      	nop
 8007144:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007146:	bc08      	pop	{r3}
 8007148:	469e      	mov	lr, r3
 800714a:	4770      	bx	lr

0800714c <_fini>:
 800714c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800714e:	bf00      	nop
 8007150:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007152:	bc08      	pop	{r3}
 8007154:	469e      	mov	lr, r3
 8007156:	4770      	bx	lr
