#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu May 15 23:58:36 2025
# Process ID         : 15832
# Current directory  : C:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.runs/design_1_axis_switch_0_0_synth_1
# Command line       : vivado.exe -log design_1_axis_switch_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axis_switch_0_0.tcl
# Log file           : C:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.runs/design_1_axis_switch_0_0_synth_1/design_1_axis_switch_0_0.vds
# Journal file       : C:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.runs/design_1_axis_switch_0_0_synth_1\vivado.jou
# Running On         : Bowen
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 5 9600X 6-Core Processor             
# CPU Frequency      : 3900 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 33456 MB
# Swap memory        : 14495 MB
# Total Virtual      : 47952 MB
# Available Virtual  : 16297 MB
#-----------------------------------------------------------
source design_1_axis_switch_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/SchoolWerk/HAC/HLSEindoefening/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axis_switch_0_0
Command: synth_design -top design_1_axis_switch_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5004
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1008.727 ; gain = 468.266
---------------------------------------------------------------------------------
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axis_switch_0_0/synth/design_1_axis_switch_0_0.v:94]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axis_switch_0_0/synth/design_1_axis_switch_0_0.v:95]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axis_switch_0_0/synth/design_1_axis_switch_0_0.v:96]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axis_switch_0_0/synth/design_1_axis_switch_0_0.v:97]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axis_switch_0_0/synth/design_1_axis_switch_0_0.v:98]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axis_switch_0_0/synth/design_1_axis_switch_0_0.v:99]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_switch_0_0' [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axis_switch_0_0/synth/design_1_axis_switch_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_33_axis_switch' [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/6857/hdl/axis_switch_v1_1_vl_rfs.v:3078]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_1_util_axis2vector' [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v:805]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_1_util_axis2vector' (0#1) [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v:805]
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_33_axisc_decoder' [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/6857/hdl/axis_switch_v1_1_vl_rfs.v:475]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_33_axisc_register_slice' [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/259d/hdl/axis_register_slice_v1_1_vl_rfs.v:1929]
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_33_axisc_register_slice' (0#1) [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/259d/hdl/axis_register_slice_v1_1_vl_rfs.v:1929]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_33_axisc_register_slice__parameterized0' [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/259d/hdl/axis_register_slice_v1_1_vl_rfs.v:1929]
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_33_axisc_register_slice__parameterized0' (0#1) [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/259d/hdl/axis_register_slice_v1_1_vl_rfs.v:1929]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_1_util_vector2axis' [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_1_util_vector2axis' (0#1) [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_33_axisc_decoder' (0#1) [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/6857/hdl/axis_switch_v1_1_vl_rfs.v:475]
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_33_axisc_transfer_mux' [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/6857/hdl/axis_switch_v1_1_vl_rfs.v:814]
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_33_axisc_arb_responder' [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/6857/hdl/axis_switch_v1_1_vl_rfs.v:1117]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_33_axisc_arb_responder' (0#1) [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/6857/hdl/axis_switch_v1_1_vl_rfs.v:1117]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_1_mux_enc' [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v:64]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_1_mux_enc' (0#1) [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v:64]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_1_mux_enc__parameterized0' [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v:64]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_1_mux_enc__parameterized0' (0#1) [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v:64]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_33_axisc_transfer_mux' (0#1) [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/6857/hdl/axis_switch_v1_1_vl_rfs.v:814]
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_33_axis_switch_arbiter' [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/6857/hdl/axis_switch_v1_1_vl_rfs.v:1352]
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_33_arb_rr' [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/6857/hdl/axis_switch_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_33_dynamic_priority_encoder' [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/6857/hdl/axis_switch_v1_1_vl_rfs.v:1528]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_33_dynamic_priority_encoder' (0#1) [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/6857/hdl/axis_switch_v1_1_vl_rfs.v:1528]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_33_arb_rr' (0#1) [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/6857/hdl/axis_switch_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_33_axis_switch_arbiter' (0#1) [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/6857/hdl/axis_switch_v1_1_vl_rfs.v:1352]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_33_axis_switch' (0#1) [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/6857/hdl/axis_switch_v1_1_vl_rfs.v:3078]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_switch_0_0' (0#1) [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axis_switch_0_0/synth/design_1_axis_switch_0_0.v:53]
WARNING: [Synth 8-7129] Port ACLK in module axis_register_slice_v1_1_33_axisc_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK2X in module axis_register_slice_v1_1_33_axisc_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axis_register_slice_v1_1_33_axisc_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLKEN in module axis_register_slice_v1_1_33_axisc_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXIS_TLAST in module axis_switch_v1_1_33_axisc_arb_responder is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_enable in module axis_switch_v1_1_33_axisc_transfer_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_mux[3] in module axis_switch_v1_1_33_axisc_transfer_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_mux[2] in module axis_switch_v1_1_33_axisc_transfer_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_mux[1] in module axis_switch_v1_1_33_axisc_transfer_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_mux[0] in module axis_switch_v1_1_33_axisc_transfer_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axis_register_slice_v1_1_33_axisc_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK2X in module axis_register_slice_v1_1_33_axisc_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axis_register_slice_v1_1_33_axisc_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLKEN in module axis_register_slice_v1_1_33_axisc_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port si_mux[3] in module axis_switch_v1_1_33_axisc_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port si_mux[2] in module axis_switch_v1_1_33_axisc_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port si_mux[1] in module axis_switch_v1_1_33_axisc_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port si_mux[0] in module axis_switch_v1_1_33_axisc_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port si_enable[0] in module axis_switch_v1_1_33_axisc_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port arb_gnt[3] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port arb_gnt[2] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port arb_gnt[1] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port arb_gnt[0] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port arb_sel[1] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port arb_sel[0] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_aclk in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_aresetn in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_awvalid in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_awaddr[6] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_awaddr[5] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_awaddr[4] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_awaddr[3] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_awaddr[2] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_awaddr[1] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_awaddr[0] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wvalid in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[31] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[30] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[29] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[28] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[27] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[26] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[25] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[24] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[23] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[22] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[21] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[20] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[19] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[18] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[17] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[16] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[15] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[14] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[13] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[12] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[11] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[10] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[9] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[8] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[7] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[6] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[5] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[4] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[3] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[2] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[1] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[0] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_bready in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_arvalid in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_araddr[6] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_araddr[5] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_araddr[4] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_araddr[3] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_araddr[2] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_araddr[1] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_araddr[0] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_rready in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1123.711 ; gain = 583.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1123.711 ; gain = 583.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1123.711 ; gain = 583.250
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1123.711 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axis_switch_0_0/design_1_axis_switch_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axis_switch_0_0/design_1_axis_switch_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.runs/design_1_axis_switch_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.runs/design_1_axis_switch_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1206.246 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1206.688 ; gain = 0.441
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1206.688 ; gain = 666.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1206.688 ; gain = 666.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.runs/design_1_axis_switch_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1206.688 ; gain = 666.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1206.688 ; gain = 666.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port arb_gnt[3] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port arb_gnt[2] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port arb_gnt[1] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port arb_gnt[0] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port arb_sel[1] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port arb_sel[0] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_aclk in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_aresetn in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_awvalid in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_awaddr[6] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_awaddr[5] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_awaddr[4] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_awaddr[3] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_awaddr[2] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_awaddr[1] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_awaddr[0] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wvalid in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[31] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[30] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[29] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[28] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[27] in module axis_switch_v1_1_33_axis_switch is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1206.688 ; gain = 666.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1311.730 ; gain = 771.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1339.711 ; gain = 799.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1339.773 ; gain = 799.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1542.559 ; gain = 1002.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1542.559 ; gain = 1002.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1542.559 ; gain = 1002.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1542.559 ; gain = 1002.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1542.559 ; gain = 1002.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1542.559 ; gain = 1002.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     7|
|3     |LUT3 |    10|
|4     |LUT4 |     3|
|5     |LUT5 |     7|
|6     |LUT6 |    31|
|7     |FDRE |    26|
|8     |FDSE |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1542.559 ; gain = 1002.098
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 60 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1542.559 ; gain = 919.121
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1542.559 ; gain = 1002.098
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1551.672 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1555.391 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: d0113b84
INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 108 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1555.391 ; gain = 1248.648
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1555.391 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.runs/design_1_axis_switch_0_0_synth_1/design_1_axis_switch_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_axis_switch_0_0, cache-ID = 27a09bc6f1debcc0
INFO: [Coretcl 2-1174] Renamed 9 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1555.391 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.runs/design_1_axis_switch_0_0_synth_1/design_1_axis_switch_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_axis_switch_0_0_utilization_synth.rpt -pb design_1_axis_switch_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 15 23:59:04 2025...
