Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1.1 (win64) Build 2960000 Wed Aug  5 22:57:20 MDT 2020
| Date         : Mon May 17 06:07:35 2021
| Host         : DESKTOP-LL0QRS1 running 64-bit major release  (build 9200)
| Command      : report_utilization -file base_wrapper_utilization_placed.rpt -pb base_wrapper_utilization_placed.pb
| Design       : base_wrapper
| Device       : 7z020clg400-1
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs                 | 36754 |     0 |     53200 | 69.09 |
|   LUT as Logic             | 35050 |     0 |     53200 | 65.88 |
|   LUT as Memory            |  1704 |     0 |     17400 |  9.79 |
|     LUT as Distributed RAM |   430 |     0 |           |       |
|     LUT as Shift Register  |  1274 |     0 |           |       |
| Slice Registers            | 53550 |     3 |    106400 | 50.33 |
|   Register as Flip Flop    | 53546 |     3 |    106400 | 50.33 |
|   Register as Latch        |     0 |     0 |    106400 |  0.00 |
|   Register as AND/OR       |     4 |     0 |    106400 | <0.01 |
| F7 Muxes                   |   981 |     0 |     26600 |  3.69 |
| F8 Muxes                   |    81 |     0 |     13300 |  0.61 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 4     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 128   |          Yes |           - |          Set |
| 880   |          Yes |           - |        Reset |
| 1689  |          Yes |         Set |            - |
| 50852 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| Slice                                      | 13182 |     0 |     13300 | 99.11 |
|   SLICEL                                   |  8878 |     0 |           |       |
|   SLICEM                                   |  4304 |     0 |           |       |
| LUT as Logic                               | 35050 |     0 |     53200 | 65.88 |
|   using O5 output only                     |     5 |       |           |       |
|   using O6 output only                     | 26582 |       |           |       |
|   using O5 and O6                          |  8463 |       |           |       |
| LUT as Memory                              |  1704 |     0 |     17400 |  9.79 |
|   LUT as Distributed RAM                   |   430 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |     6 |       |           |       |
|     using O5 and O6                        |   424 |       |           |       |
|   LUT as Shift Register                    |  1274 |     0 |           |       |
|     using O5 output only                   |    35 |       |           |       |
|     using O6 output only                   |   749 |       |           |       |
|     using O5 and O6                        |   490 |       |           |       |
| Slice Registers                            | 53550 |     0 |    106400 | 50.33 |
|   Register driven from within the Slice    | 24543 |       |           |       |
|   Register driven from outside the Slice   | 29007 |       |           |       |
|     LUT in front of the register is unused | 17627 |       |           |       |
|     LUT in front of the register is used   | 11380 |       |           |       |
| Unique Control Sets                        |  2887 |       |     13300 | 21.71 |
+--------------------------------------------+-------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slice * 1, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   81 |     0 |       140 | 57.86 |
|   RAMB36/FIFO*    |   79 |     0 |       140 | 56.43 |
|     RAMB36E1 only |   79 |       |           |       |
|   RAMB18          |    4 |     0 |       280 |  1.43 |
|     RAMB18E1 only |    4 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   18 |     0 |       220 |  8.18 |
|   DSP48E1 only |   18 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+--------+
|          Site Type          | Used | Fixed | Available |  Util% |
+-----------------------------+------+-------+-----------+--------+
| Bonded IOB                  |   83 |    83 |       125 |  66.40 |
|   IOB Master Pads           |   41 |       |           |        |
|   IOB Slave Pads            |   39 |       |           |        |
|   IOB Flip Flops            |    3 |     3 |           |        |
| Bonded IPADs                |    2 |     2 |         2 | 100.00 |
| Bonded IOPADs               |  130 |   130 |       130 | 100.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |   0.00 |
| PHASER_REF                  |    0 |     0 |         4 |   0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |   0.00 |
| IN_FIFO                     |    0 |     0 |        16 |   0.00 |
| IDELAYCTRL                  |    1 |     0 |         4 |  25.00 |
| IBUFDS                      |    4 |     4 |       121 |   3.31 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |   0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |   0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    3 |     3 |       200 |   1.50 |
|   IDELAYE2 only             |    3 |     3 |           |        |
| ILOGIC                      |    8 |     8 |       125 |   6.40 |
|   IFF_Register              |    2 |     2 |           |        |
|   ISERDES                   |    6 |     6 |           |        |
| OLOGIC                      |    9 |     9 |       125 |   7.20 |
|   OUTFF_Register            |    1 |     1 |           |        |
|   OSERDES                   |    8 |     8 |           |        |
+-----------------------------+------+-------+-----------+--------+


6. Clocking
-----------

+--------------+------+-------+-----------+--------+
|   Site Type  | Used | Fixed | Available |  Util% |
+--------------+------+-------+-----------+--------+
| BUFGCTRL     |   10 |     0 |        32 |  31.25 |
| BUFIO        |    2 |     0 |        16 |  12.50 |
|   BUFIO only |    2 |     0 |           |        |
| MMCME2_ADV   |    4 |     0 |         4 | 100.00 |
| PLLE2_ADV    |    0 |     0 |         4 |   0.00 |
| BUFMRCE      |    0 |     0 |         8 |   0.00 |
| BUFHCE       |    0 |     0 |        72 |   0.00 |
| BUFR         |    2 |     0 |        16 |  12.50 |
+--------------+------+-------+-----------+--------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+--------+
|  Site Type  | Used | Fixed | Available |  Util% |
+-------------+------+-------+-----------+--------+
| BSCANE2     |    1 |     0 |         4 |  25.00 |
| CAPTUREE2   |    0 |     0 |         1 |   0.00 |
| DNA_PORT    |    0 |     0 |         1 |   0.00 |
| EFUSE_USR   |    0 |     0 |         1 |   0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |   0.00 |
| ICAPE2      |    0 |     0 |         2 |   0.00 |
| STARTUPE2   |    0 |     0 |         1 |   0.00 |
| XADC        |    1 |     1 |         1 | 100.00 |
+-------------+------+-------+-----------+--------+


8. Primitives
-------------

+------------+-------+----------------------+
|  Ref Name  |  Used |  Functional Category |
+------------+-------+----------------------+
| FDRE       | 50852 |         Flop & Latch |
| LUT6       | 11995 |                  LUT |
| LUT3       | 11180 |                  LUT |
| LUT4       |  7336 |                  LUT |
| LUT5       |  6759 |                  LUT |
| LUT2       |  4930 |                  LUT |
| FDSE       |  1689 |         Flop & Latch |
| CARRY4     |  1423 |           CarryLogic |
| LUT1       |  1313 |                  LUT |
| SRL16E     |  1274 |   Distributed Memory |
| MUXF7      |   981 |                MuxFx |
| FDCE       |   880 |         Flop & Latch |
| RAMD32     |   642 |   Distributed Memory |
| SRLC32E    |   462 |   Distributed Memory |
| RAMS32     |   212 |   Distributed Memory |
| BIBUF      |   130 |                   IO |
| FDPE       |   128 |         Flop & Latch |
| MUXF8      |    81 |                MuxFx |
| RAMB36E1   |    79 |         Block Memory |
| IBUF       |    50 |                   IO |
| SRLC16E    |    28 |   Distributed Memory |
| OBUF       |    19 |                   IO |
| OBUFT      |    18 |                   IO |
| DSP48E1    |    18 |     Block Arithmetic |
| BUFG       |    10 |                Clock |
| OSERDESE2  |     8 |                   IO |
| ISERDESE2  |     6 |                   IO |
| RAMB18E1   |     4 |         Block Memory |
| OBUFDS     |     4 |                   IO |
| MMCME2_ADV |     4 |                Clock |
| IBUFDS     |     4 |                   IO |
| AND2B1L    |     4 |               Others |
| IDELAYE2   |     3 |                   IO |
| BUFR       |     2 |                Clock |
| BUFIO      |     2 |                Clock |
| XADC       |     1 |               Others |
| PS7        |     1 | Specialized Resource |
| IDELAYCTRL |     1 |                   IO |
| BSCANE2    |     1 |               Others |
+------------+-------+----------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+--------------------------------+------+
|            Ref Name            | Used |
+--------------------------------+------+
| base_xbar_9                    |    1 |
| base_xbar_8                    |    1 |
| base_xbar_7                    |    1 |
| base_xbar_6                    |    1 |
| base_xbar_5                    |    1 |
| base_xbar_4                    |    1 |
| base_xbar_3                    |    1 |
| base_xbar_2                    |    1 |
| base_xbar_10                   |    1 |
| base_xbar_1                    |    1 |
| base_xbar_0                    |    1 |
| base_xadc_0                    |    1 |
| base_vtc_out_0                 |    1 |
| base_vtc_in_0                  |    1 |
| base_v_vid_in_axi4s_0_0        |    1 |
| base_v_axi4s_vid_out_0_0       |    1 |
| base_uartlite_1                |    1 |
| base_uartlite_0                |    1 |
| base_trace_cntrl_64_0_0        |    1 |
| base_trace_cntrl_32_0_0        |    1 |
| base_timer_7                   |    1 |
| base_timer_6                   |    1 |
| base_timer_5_0                 |    1 |
| base_timer_4_0                 |    1 |
| base_timer_3_0                 |    1 |
| base_timer_2_0                 |    1 |
| base_timer_1_1                 |    1 |
| base_timer_1_0                 |    1 |
| base_timer_0_1                 |    1 |
| base_timer_0_0                 |    1 |
| base_system_interrupts_0       |    1 |
| base_switches_gpio_0           |    1 |
| base_spi_shared_0              |    1 |
| base_spi_direct_0              |    1 |
| base_spi_1_0                   |    1 |
| base_spi_1                     |    1 |
| base_spi_0_0                   |    1 |
| base_spi_0                     |    1 |
| base_slice_pmodb_gpio_0        |    1 |
| base_s00_regslice_20           |    1 |
| base_s00_regslice_19           |    1 |
| base_s00_regslice_18           |    1 |
| base_s00_regslice_17           |    1 |
| base_s00_regslice_16           |    1 |
| base_s00_regslice_15           |    1 |
| base_s00_regslice_14           |    1 |
| base_rst_ps7_0_fclk3_0         |    1 |
| base_rst_ps7_0_fclk1_0         |    1 |
| base_rst_ps7_0_fclk0_0         |    1 |
| base_rst_clk_wiz_1_100M_3      |    1 |
| base_rst_clk_wiz_1_100M_2      |    1 |
| base_rst_clk_wiz_1_100M_1      |    1 |
| base_rst_clk_wiz_1_100M_0      |    1 |
| base_rpi_gpio_0                |    1 |
| base_rgbleds_gpio_0            |    1 |
| base_rgb2dvi_0_0               |    1 |
| base_ps7_0_0                   |    1 |
| base_proc_sys_reset_pixelclk_0 |    1 |
| base_pmoda_rpi_t_sel_0         |    1 |
| base_pmoda_rpi_o_sel_0         |    1 |
| base_pixel_unpack_0            |    1 |
| base_pixel_pack_0              |    1 |
| base_mdm_1_0                   |    1 |
| base_mb_bram_ctrl_3            |    1 |
| base_mb_bram_ctrl_2            |    1 |
| base_mb_bram_ctrl_1            |    1 |
| base_mb_bram_ctrl_0            |    1 |
| base_mb_3                      |    1 |
| base_mb_2                      |    1 |
| base_mb_1                      |    1 |
| base_mb_0                      |    1 |
| base_m15_regslice_0            |    1 |
| base_m14_regslice_0            |    1 |
| base_m13_regslice_0            |    1 |
| base_m12_regslice_0            |    1 |
| base_m11_regslice_5            |    1 |
| base_m11_regslice_4            |    1 |
| base_m10_regslice_5            |    1 |
| base_m10_regslice_4            |    1 |
| base_m09_regslice_9            |    1 |
| base_m09_regslice_8            |    1 |
| base_m09_regslice_11           |    1 |
| base_m09_regslice_10           |    1 |
| base_m08_regslice_9            |    1 |
| base_m08_regslice_8            |    1 |
| base_m08_regslice_11           |    1 |
| base_m08_regslice_10           |    1 |
| base_m07_regslice_17           |    1 |
| base_m07_regslice_16           |    1 |
| base_m07_regslice_15           |    1 |
| base_m07_regslice_14           |    1 |
| base_m07_regslice_13           |    1 |
| base_m07_regslice_12           |    1 |
| base_m06_regslice_17           |    1 |
| base_m06_regslice_16           |    1 |
| base_m06_regslice_15           |    1 |
| base_m06_regslice_14           |    1 |
| base_m06_regslice_13           |    1 |
| base_m06_regslice_12           |    1 |
| base_m05_regslice_17           |    1 |
| base_m05_regslice_16           |    1 |
| base_m05_regslice_15           |    1 |
| base_m05_regslice_14           |    1 |
| base_m05_regslice_13           |    1 |
| base_m05_regslice_12           |    1 |
| base_m04_regslice_17           |    1 |
| base_m04_regslice_16           |    1 |
| base_m04_regslice_15           |    1 |
| base_m04_regslice_14           |    1 |
| base_m04_regslice_13           |    1 |
| base_m04_regslice_12           |    1 |
| base_m03_regslice_20           |    1 |
| base_m03_regslice_19           |    1 |
| base_m03_regslice_18           |    1 |
| base_m03_regslice_17           |    1 |
| base_m03_regslice_16           |    1 |
| base_m03_regslice_15           |    1 |
| base_m03_regslice_14           |    1 |
| base_m02_regslice_20           |    1 |
| base_m02_regslice_19           |    1 |
| base_m02_regslice_18           |    1 |
| base_m02_regslice_17           |    1 |
| base_m02_regslice_16           |    1 |
| base_m02_regslice_15           |    1 |
| base_m02_regslice_14           |    1 |
| base_m01_regslice_20           |    1 |
| base_m01_regslice_19           |    1 |
| base_m01_regslice_18           |    1 |
| base_m01_regslice_17           |    1 |
| base_m01_regslice_16           |    1 |
| base_m01_regslice_15           |    1 |
| base_m01_regslice_14           |    1 |
| base_m00_regslice_20           |    1 |
| base_m00_regslice_19           |    1 |
| base_m00_regslice_18           |    1 |
| base_m00_regslice_17           |    1 |
| base_m00_regslice_16           |    1 |
| base_m00_regslice_15           |    1 |
| base_m00_regslice_14           |    1 |
| base_lmb_bram_if_cntlr_3       |    1 |
| base_lmb_bram_if_cntlr_2       |    1 |
| base_lmb_bram_if_cntlr_1       |    1 |
| base_lmb_bram_if_cntlr_0       |    1 |
| base_lmb_bram_3                |    1 |
| base_lmb_bram_2                |    1 |
| base_lmb_bram_1                |    1 |
| base_lmb_bram_0                |    1 |
| base_leds_gpio_0               |    1 |
| base_io_switch_3               |    1 |
| base_io_switch_2               |    1 |
| base_io_switch_1               |    1 |
| base_io_switch_0               |    1 |
| base_intr_3                    |    1 |
| base_intr_2                    |    1 |
| base_intr_1                    |    1 |
| base_intr_0                    |    1 |
| base_intc_3                    |    1 |
| base_intc_2                    |    1 |
| base_intc_1                    |    1 |
| base_intc_0                    |    1 |
| base_ilmb_v10_3                |    1 |
| base_ilmb_v10_2                |    1 |
| base_ilmb_v10_1                |    1 |
| base_ilmb_v10_0                |    1 |
| base_iic_direct_0              |    1 |
| base_iic_1_0                   |    1 |
| base_iic_1                     |    1 |
| base_iic_0_0                   |    1 |
| base_iic_0                     |    1 |
| base_hdmi_out_hpd_video_0      |    1 |
| base_gpio_1                    |    1 |
| base_gpio_0                    |    1 |
| base_dvi2rgb_0_0               |    1 |
| base_dlmb_v10_3                |    1 |
| base_dlmb_v10_2                |    1 |
| base_dlmb_v10_1                |    1 |
| base_dlmb_v10_0                |    1 |
| base_distributor_rpi_0         |    1 |
| base_distributor_pmoda_0       |    1 |
| base_dff_en_reset_vector_0_3   |    1 |
| base_dff_en_reset_vector_0_2   |    1 |
| base_dff_en_reset_vector_0_1   |    1 |
| base_dff_en_reset_vector_0_0   |    1 |
| base_color_swap_0_1            |    1 |
| base_color_swap_0_0            |    1 |
| base_color_convert_1           |    1 |
| base_color_convert_0           |    1 |
| base_collector_pmoda_rpi_0     |    1 |
| base_clk_wiz_10MHz_0           |    1 |
| base_clk_wiz_0_0               |    1 |
| base_camera_capture_0_0        |    1 |
| base_btns_gpio_0               |    1 |
| base_blk_mem_gen_0_0           |    1 |
| base_axis_register_slice_0_1   |    1 |
| base_axis_register_slice_0_0   |    1 |
| base_axis_data_fifo_0_1        |    1 |
| base_axis_data_fifo_0_0        |    1 |
| base_axi_vdma_0                |    1 |
| base_axi_protocol_convert_0_0  |    1 |
| base_axi_gpio_hdmiin_0         |    1 |
| base_axi_dynclk_0              |    1 |
| base_axi_dma_0_1               |    1 |
| base_axi_dma_0_0               |    1 |
| base_axi_bram_ctrl_0_0         |    1 |
| base_auto_us_1                 |    1 |
| base_auto_us_0                 |    1 |
| base_auto_pc_9                 |    1 |
| base_auto_pc_8                 |    1 |
| base_auto_pc_7                 |    1 |
| base_auto_pc_6                 |    1 |
| base_auto_pc_5                 |    1 |
| base_auto_pc_4                 |    1 |
| base_auto_pc_3                 |    1 |
| base_auto_pc_2                 |    1 |
| base_auto_pc_12                |    1 |
| base_auto_pc_11                |    1 |
| base_auto_pc_10                |    1 |
| base_auto_pc_1                 |    1 |
| base_auto_pc_0                 |    1 |
| base_auto_cc_3                 |    1 |
| base_auto_cc_2                 |    1 |
| base_auto_cc_1                 |    1 |
| base_auto_cc_0                 |    1 |
| base_audio_codec_ctrl_0_0      |    1 |
| base_arduino_gpio_0            |    1 |
| base_address_remap_0_0         |    1 |
+--------------------------------+------+


