

================================================================
== Vitis HLS Report for 'conv3_Pipeline_IN_ROW_COL'
================================================================
* Date:           Sat Nov  4 17:40:19 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   258433|   258433|  2.584 ms|  2.584 ms|  258433|  258433|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+-------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- IN_ROW_COL  |   258431|   258431|        51|         19|         19|  13600|       yes|
        +--------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 19, depth = 52


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 52
* Pipeline : 1
  Pipeline-0 : II = 19, D = 52, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%col = alloca i32 1"   --->   Operation 54 'alloca' 'col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%r = alloca i32 1"   --->   Operation 55 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%indvar_flatten25 = alloca i32 1"   --->   Operation 56 'alloca' 'indvar_flatten25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 57 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%indvar_flatten81 = alloca i32 1"   --->   Operation 58 'alloca' 'indvar_flatten81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 59 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 60 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.42ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten81"   --->   Operation 61 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 62 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %i"   --->   Operation 62 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 63 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten25"   --->   Operation 63 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 64 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %r"   --->   Operation 64 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 65 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %col"   --->   Operation 65 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.2.4"   --->   Operation 66 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.67>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%r_2 = load i3 %r"   --->   Operation 67 'load' 'r_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%indvar_flatten25_load = load i10 %indvar_flatten25" [src/conv3.cpp:41]   --->   Operation 68 'load' 'indvar_flatten25_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%indvar_flatten81_load = load i14 %indvar_flatten81" [src/conv3.cpp:39]   --->   Operation 69 'load' 'indvar_flatten81_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.83ns)   --->   "%icmp_ln39 = icmp_eq  i14 %indvar_flatten81_load, i14 13600" [src/conv3.cpp:39]   --->   Operation 70 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.83ns)   --->   "%add_ln39_25 = add i14 %indvar_flatten81_load, i14 1" [src/conv3.cpp:39]   --->   Operation 71 'add' 'add_ln39_25' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %for.inc63, void %RELU.0.i.preheader.exitStub" [src/conv3.cpp:39]   --->   Operation 72 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%col_load = load i8 %col" [src/conv3.cpp:43]   --->   Operation 73 'load' 'col_load' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%i_load = load i6 %i" [src/conv3.cpp:39]   --->   Operation 74 'load' 'i_load' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.78ns)   --->   "%add_ln39 = add i6 %i_load, i6 1" [src/conv3.cpp:39]   --->   Operation 75 'add' 'add_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.78ns)   --->   "%icmp_ln41 = icmp_eq  i10 %indvar_flatten25_load, i10 425" [src/conv3.cpp:41]   --->   Operation 76 'icmp' 'icmp_ln41' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.20ns)   --->   "%select_ln39 = select i1 %icmp_ln41, i3 0, i3 %r_2" [src/conv3.cpp:39]   --->   Operation 77 'select' 'select_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.38ns)   --->   "%select_ln39_1 = select i1 %icmp_ln41, i6 %add_ln39, i6 %i_load" [src/conv3.cpp:39]   --->   Operation 78 'select' 'select_ln39_1' <Predicate = (!icmp_ln39)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i6 %select_ln39_1" [src/conv3.cpp:56]   --->   Operation 79 'zext' 'zext_ln56' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_113 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %select_ln39_1, i3 0" [src/conv3.cpp:56]   --->   Operation 80 'bitconcatenate' 'tmp_113' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln56_1 = zext i9 %tmp_113" [src/conv3.cpp:56]   --->   Operation 81 'zext' 'zext_ln56_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.77ns)   --->   "%add_ln56_6 = add i10 %zext_ln56_1, i10 %zext_ln56" [src/conv3.cpp:56]   --->   Operation 82 'add' 'add_ln56_6' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i6 %select_ln39_1" [src/conv3.cpp:39]   --->   Operation 83 'zext' 'zext_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (1.23ns)   --->   "%mul_ln39 = mul i11 %zext_ln39, i11 25" [src/conv3.cpp:39]   --->   Operation 84 'mul' 'mul_ln39' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%select_ln39_2_cast1 = zext i11 %mul_ln39" [src/conv3.cpp:39]   --->   Operation 85 'zext' 'select_ln39_2_cast1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%empty_464 = trunc i11 %mul_ln39" [src/conv3.cpp:39]   --->   Operation 86 'trunc' 'empty_464' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr = getelementptr i32 %weight_buffer_0, i64 0, i64 %select_ln39_2_cast1" [src/conv3.cpp:39]   --->   Operation 87 'getelementptr' 'weight_buffer_0_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 88 [2/2] (1.23ns)   --->   "%weight_buffer_0_load = load i10 %weight_buffer_0_addr" [src/conv3.cpp:39]   --->   Operation 88 'load' 'weight_buffer_0_load' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_2 : Operation 89 [1/1] (0.78ns)   --->   "%add_ln39_1 = add i10 %empty_464, i10 1" [src/conv3.cpp:39]   --->   Operation 89 'add' 'add_ln39_1' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%add_ln39_1_cast = zext i10 %add_ln39_1" [src/conv3.cpp:39]   --->   Operation 90 'zext' 'add_ln39_1_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_1 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln39_1_cast" [src/conv3.cpp:39]   --->   Operation 91 'getelementptr' 'weight_buffer_0_addr_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 92 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_1 = load i10 %weight_buffer_0_addr_1" [src/conv3.cpp:39]   --->   Operation 92 'load' 'weight_buffer_0_load_1' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_2 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node and_ln39)   --->   "%xor_ln39 = xor i1 %icmp_ln41, i1 1" [src/conv3.cpp:39]   --->   Operation 93 'xor' 'xor_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.76ns)   --->   "%icmp_ln43 = icmp_eq  i8 %col_load, i8 255" [src/conv3.cpp:43]   --->   Operation 94 'icmp' 'icmp_ln43' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln39 = and i1 %icmp_ln43, i1 %xor_ln39" [src/conv3.cpp:39]   --->   Operation 95 'and' 'and_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.67ns)   --->   "%indvars_iv_next158_dup = add i3 %select_ln39, i3 1" [src/conv3.cpp:39]   --->   Operation 96 'add' 'indvars_iv_next158_dup' <Predicate = (!icmp_ln39)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln41)   --->   "%or_ln41 = or i1 %and_ln39, i1 %icmp_ln41" [src/conv3.cpp:41]   --->   Operation 97 'or' 'or_ln41' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln41 = select i1 %or_ln41, i8 0, i8 %col_load" [src/conv3.cpp:41]   --->   Operation 98 'select' 'select_ln41' <Predicate = (!icmp_ln39)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.20ns)   --->   "%select_ln41_1 = select i1 %and_ln39, i3 %indvars_iv_next158_dup, i3 %select_ln39" [src/conv3.cpp:41]   --->   Operation 99 'select' 'select_ln41_1' <Predicate = (!icmp_ln39)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln56_2 = zext i3 %select_ln41_1" [src/conv3.cpp:56]   --->   Operation 100 'zext' 'zext_ln56_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.78ns)   --->   "%add_ln56_7 = add i10 %add_ln56_6, i10 %zext_ln56_2" [src/conv3.cpp:56]   --->   Operation 101 'add' 'add_ln56_7' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i10 %add_ln56_7" [src/conv3.cpp:56]   --->   Operation 102 'trunc' 'trunc_ln56' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln56, i7 0" [src/conv3.cpp:56]   --->   Operation 103 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln56_7, i1 0" [src/conv3.cpp:56]   --->   Operation 104 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln56_3 = zext i11 %p_shl2" [src/conv3.cpp:56]   --->   Operation 105 'zext' 'zext_ln56_3' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.85ns)   --->   "%add_ln56_8 = add i16 %p_shl1, i16 %zext_ln56_3" [src/conv3.cpp:56]   --->   Operation 106 'add' 'add_ln56_8' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i8 %select_ln41" [src/conv3.cpp:43]   --->   Operation 107 'zext' 'zext_ln43' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i8 %select_ln41" [src/conv3.cpp:43]   --->   Operation 108 'trunc' 'trunc_ln43' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.76ns)   --->   "%icmp_ln43_2 = icmp_ult  i8 %select_ln41, i8 130" [src/conv3.cpp:43]   --->   Operation 109 'icmp' 'icmp_ln43_2' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.76ns)   --->   "%add_ln43 = add i8 %select_ln41, i8 126" [src/conv3.cpp:43]   --->   Operation 110 'add' 'add_ln43' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.39ns)   --->   "%select_ln43 = select i1 %icmp_ln43_2, i8 %select_ln41, i8 %add_ln43" [src/conv3.cpp:43]   --->   Operation 111 'select' 'select_ln43' <Predicate = (!icmp_ln39)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln56_12 = zext i8 %select_ln43" [src/conv3.cpp:56]   --->   Operation 112 'zext' 'zext_ln56_12' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.85ns)   --->   "%add_ln56_17 = add i16 %add_ln56_8, i16 %zext_ln56_12" [src/conv3.cpp:56]   --->   Operation 113 'add' 'add_ln56_17' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln56_13 = zext i16 %add_ln56_17" [src/conv3.cpp:56]   --->   Operation 114 'zext' 'zext_ln56_13' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_261 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln56_13" [src/conv3.cpp:56]   --->   Operation 115 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_261' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_266 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln56_13" [src/conv3.cpp:56]   --->   Operation 116 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_266' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln41, i32 7" [src/conv3.cpp:43]   --->   Operation 117 'bitselect' 'tmp' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 118 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_271 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_261" [src/conv3.cpp:56]   --->   Operation 118 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_271' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_2 : Operation 119 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_272 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_266" [src/conv3.cpp:56]   --->   Operation 119 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_272' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_2 : Operation 120 [1/1] (0.76ns)   --->   "%add_ln54 = add i8 %select_ln41, i8 1" [src/conv3.cpp:54]   --->   Operation 120 'add' 'add_ln54' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_116 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln54, i32 7" [src/conv3.cpp:56]   --->   Operation 121 'bitselect' 'tmp_116' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.76ns)   --->   "%icmp_ln56_1 = icmp_ult  i8 %add_ln54, i8 130" [src/conv3.cpp:56]   --->   Operation 122 'icmp' 'icmp_ln56_1' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.76ns)   --->   "%add_ln56_22 = add i8 %select_ln41, i8 127" [src/conv3.cpp:56]   --->   Operation 123 'add' 'add_ln56_22' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.39ns)   --->   "%select_ln56 = select i1 %icmp_ln56_1, i8 %add_ln54, i8 %add_ln56_22" [src/conv3.cpp:56]   --->   Operation 124 'select' 'select_ln56' <Predicate = (!icmp_ln39)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln56_18 = zext i8 %select_ln56" [src/conv3.cpp:56]   --->   Operation 125 'zext' 'zext_ln56_18' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.85ns)   --->   "%add_ln56_23 = add i16 %add_ln56_8, i16 %zext_ln56_18" [src/conv3.cpp:56]   --->   Operation 126 'add' 'add_ln56_23' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln56_19 = zext i16 %add_ln56_23" [src/conv3.cpp:56]   --->   Operation 127 'zext' 'zext_ln56_19' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_273 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln56_19" [src/conv3.cpp:56]   --->   Operation 128 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_273' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_278 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln56_19" [src/conv3.cpp:56]   --->   Operation 129 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_278' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.76ns)   --->   "%icmp_ln56 = icmp_ugt  i8 %add_ln54, i8 129" [src/conv3.cpp:56]   --->   Operation 130 'icmp' 'icmp_ln56' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_283 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_273" [src/conv3.cpp:56]   --->   Operation 131 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_283' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_2 : Operation 132 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_284 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_278" [src/conv3.cpp:56]   --->   Operation 132 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_284' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_2 : Operation 133 [1/1] (0.76ns)   --->   "%add_ln56_5 = add i8 %select_ln41, i8 3" [src/conv3.cpp:56]   --->   Operation 133 'add' 'add_ln56_5' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.76ns)   --->   "%add_ln54_3 = add i9 %zext_ln43, i9 5" [src/conv3.cpp:54]   --->   Operation 134 'add' 'add_ln54_3' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [13/13] (1.53ns)   --->   "%urem_ln56 = urem i9 %add_ln54_3, i9 130" [src/conv3.cpp:56]   --->   Operation 135 'urem' 'urem_ln56' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp, void %arrayidx522.case.0, void %arrayidx522.case.1" [src/conv3.cpp:59]   --->   Operation 136 'br' 'br_ln59' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp_116, void %arrayidx522.1.case.0, void %arrayidx522.1.case.1" [src/conv3.cpp:59]   --->   Operation 137 'br' 'br_ln59' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.78ns)   --->   "%add_ln41 = add i10 %indvar_flatten25_load, i10 1" [src/conv3.cpp:41]   --->   Operation 138 'add' 'add_ln41' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.40ns)   --->   "%select_ln41_6 = select i1 %icmp_ln41, i10 1, i10 %add_ln41" [src/conv3.cpp:41]   --->   Operation 139 'select' 'select_ln41_6' <Predicate = (!icmp_ln39)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.42ns)   --->   "%store_ln43 = store i14 %add_ln39_25, i14 %indvar_flatten81" [src/conv3.cpp:43]   --->   Operation 140 'store' 'store_ln43' <Predicate = (!icmp_ln39)> <Delay = 0.42>
ST_2 : Operation 141 [1/1] (0.42ns)   --->   "%store_ln43 = store i6 %select_ln39_1, i6 %i" [src/conv3.cpp:43]   --->   Operation 141 'store' 'store_ln43' <Predicate = (!icmp_ln39)> <Delay = 0.42>
ST_2 : Operation 142 [1/1] (0.42ns)   --->   "%store_ln43 = store i10 %select_ln41_6, i10 %indvar_flatten25" [src/conv3.cpp:43]   --->   Operation 142 'store' 'store_ln43' <Predicate = (!icmp_ln39)> <Delay = 0.42>
ST_2 : Operation 143 [1/1] (0.42ns)   --->   "%store_ln43 = store i3 %select_ln41_1, i3 %r" [src/conv3.cpp:43]   --->   Operation 143 'store' 'store_ln43' <Predicate = (!icmp_ln39)> <Delay = 0.42>
ST_2 : Operation 144 [1/1] (0.42ns)   --->   "%store_ln43 = store i8 %add_ln56_5, i8 %col" [src/conv3.cpp:43]   --->   Operation 144 'store' 'store_ln43' <Predicate = (!icmp_ln39)> <Delay = 0.42>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln43 = br void %for.inc.2.4" [src/conv3.cpp:43]   --->   Operation 145 'br' 'br_ln43' <Predicate = (!icmp_ln39)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.02>
ST_3 : Operation 146 [1/2] (1.23ns)   --->   "%weight_buffer_0_load = load i10 %weight_buffer_0_addr" [src/conv3.cpp:39]   --->   Operation 146 'load' 'weight_buffer_0_load' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_3 : Operation 147 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_1 = load i10 %weight_buffer_0_addr_1" [src/conv3.cpp:39]   --->   Operation 147 'load' 'weight_buffer_0_load_1' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_3 : Operation 148 [1/1] (0.78ns)   --->   "%add_ln39_2 = add i10 %empty_464, i10 2" [src/conv3.cpp:39]   --->   Operation 148 'add' 'add_ln39_2' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%add_ln39_2_cast = zext i10 %add_ln39_2" [src/conv3.cpp:39]   --->   Operation 149 'zext' 'add_ln39_2_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_2 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln39_2_cast" [src/conv3.cpp:39]   --->   Operation 150 'getelementptr' 'weight_buffer_0_addr_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 151 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_2 = load i10 %weight_buffer_0_addr_2" [src/conv3.cpp:39]   --->   Operation 151 'load' 'weight_buffer_0_load_2' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_3 : Operation 152 [1/1] (0.78ns)   --->   "%add_ln39_5 = add i10 %empty_464, i10 5" [src/conv3.cpp:39]   --->   Operation 152 'add' 'add_ln39_5' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%add_ln39_5_cast = zext i10 %add_ln39_5" [src/conv3.cpp:39]   --->   Operation 153 'zext' 'add_ln39_5_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_5 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln39_5_cast" [src/conv3.cpp:39]   --->   Operation 154 'getelementptr' 'weight_buffer_0_addr_5' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 155 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_5 = load i10 %weight_buffer_0_addr_5" [src/conv3.cpp:39]   --->   Operation 155 'load' 'weight_buffer_0_load_5' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_3 : Operation 156 [1/1] (0.76ns)   --->   "%icmp_ln43_1 = icmp_ugt  i8 %select_ln41, i8 129" [src/conv3.cpp:43]   --->   Operation 156 'icmp' 'icmp_ln43_1' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_271 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_261" [src/conv3.cpp:56]   --->   Operation 157 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_271' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_3 : Operation 158 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_272 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_266" [src/conv3.cpp:56]   --->   Operation 158 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_272' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_3 : Operation 159 [1/1] (0.42ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_271, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_272, i1 %icmp_ln43_1" [src/conv3.cpp:56]   --->   Operation 159 'mux' 'tmp_1' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 160 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_283 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_273" [src/conv3.cpp:56]   --->   Operation 160 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_283' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_3 : Operation 161 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_284 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_278" [src/conv3.cpp:56]   --->   Operation 161 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_284' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_3 : Operation 162 [1/1] (0.42ns)   --->   "%tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_283, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_284, i1 %icmp_ln56" [src/conv3.cpp:56]   --->   Operation 162 'mux' 'tmp_3' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (0.76ns)   --->   "%add_ln54_1 = add i9 %zext_ln43, i9 2" [src/conv3.cpp:54]   --->   Operation 163 'add' 'add_ln54_1' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 164 [1/1] (0.76ns)   --->   "%add_ln56_2 = add i8 %select_ln41, i8 2" [src/conv3.cpp:56]   --->   Operation 164 'add' 'add_ln56_2' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_118 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln56_2, i32 7" [src/conv3.cpp:56]   --->   Operation 165 'bitselect' 'tmp_118' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.77ns)   --->   "%icmp_ln56_2 = icmp_ult  i9 %add_ln54_1, i9 130" [src/conv3.cpp:56]   --->   Operation 166 'icmp' 'icmp_ln56_2' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln56_1)   --->   "%xor_ln56 = xor i8 %select_ln41, i8 128" [src/conv3.cpp:56]   --->   Operation 167 'xor' 'xor_ln56' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node select_ln56_1)   --->   "%sext_ln56 = sext i8 %xor_ln56" [src/conv3.cpp:56]   --->   Operation 168 'sext' 'sext_ln56' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln56_1 = select i1 %icmp_ln56_2, i9 %add_ln54_1, i9 %sext_ln56" [src/conv3.cpp:56]   --->   Operation 169 'select' 'select_ln56_1' <Predicate = (!icmp_ln39)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln56_24 = zext i9 %select_ln56_1" [src/conv3.cpp:56]   --->   Operation 170 'zext' 'zext_ln56_24' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.85ns)   --->   "%add_ln56_28 = add i16 %add_ln56_8, i16 %zext_ln56_24" [src/conv3.cpp:56]   --->   Operation 171 'add' 'add_ln56_28' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln56_25 = zext i16 %add_ln56_28" [src/conv3.cpp:56]   --->   Operation 172 'zext' 'zext_ln56_25' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_285 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln56_25" [src/conv3.cpp:56]   --->   Operation 173 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_285' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_290 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln56_25" [src/conv3.cpp:56]   --->   Operation 174 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_290' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln56_30 = zext i9 %add_ln54_1" [src/conv3.cpp:56]   --->   Operation 175 'zext' 'zext_ln56_30' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (2.14ns)   --->   "%mul_ln56 = mul i19 %zext_ln56_30, i19 1009" [src/conv3.cpp:56]   --->   Operation 176 'mul' 'mul_ln56' <Predicate = (!icmp_ln39)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_119 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %mul_ln56, i32 17" [src/conv3.cpp:56]   --->   Operation 177 'bitselect' 'tmp_119' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 178 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_295 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_285" [src/conv3.cpp:56]   --->   Operation 178 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_295' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_3 : Operation 179 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_296 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_290" [src/conv3.cpp:56]   --->   Operation 179 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_296' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_3 : Operation 180 [1/1] (0.76ns)   --->   "%add_ln56_4 = add i9 %zext_ln43, i9 3" [src/conv3.cpp:56]   --->   Operation 180 'add' 'add_ln56_4' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 181 [1/1] (0.77ns)   --->   "%icmp_ln56_3 = icmp_ult  i9 %add_ln56_4, i9 130" [src/conv3.cpp:56]   --->   Operation 181 'icmp' 'icmp_ln56_3' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 182 [1/1] (0.76ns)   --->   "%add_ln56_33 = add i9 %zext_ln43, i9 385" [src/conv3.cpp:56]   --->   Operation 182 'add' 'add_ln56_33' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 183 [1/1] (0.39ns)   --->   "%select_ln56_2 = select i1 %icmp_ln56_3, i9 %add_ln56_4, i9 %add_ln56_33" [src/conv3.cpp:56]   --->   Operation 183 'select' 'select_ln56_2' <Predicate = (!icmp_ln39)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln56_31 = zext i9 %select_ln56_2" [src/conv3.cpp:56]   --->   Operation 184 'zext' 'zext_ln56_31' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.85ns)   --->   "%add_ln56_34 = add i16 %add_ln56_8, i16 %zext_ln56_31" [src/conv3.cpp:56]   --->   Operation 185 'add' 'add_ln56_34' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln56_32 = zext i16 %add_ln56_34" [src/conv3.cpp:56]   --->   Operation 186 'zext' 'zext_ln56_32' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_297 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln56_32" [src/conv3.cpp:56]   --->   Operation 187 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_297' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_302 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln56_32" [src/conv3.cpp:56]   --->   Operation 188 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_302' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 189 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_307 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_297" [src/conv3.cpp:56]   --->   Operation 189 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_307' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_3 : Operation 190 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_308 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_302" [src/conv3.cpp:56]   --->   Operation 190 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_308' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_3 : Operation 191 [12/13] (1.53ns)   --->   "%urem_ln56 = urem i9 %add_ln54_3, i9 130" [src/conv3.cpp:56]   --->   Operation 191 'urem' 'urem_ln56' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 192 [1/1] (0.76ns)   --->   "%add_ln54_4 = add i9 %zext_ln43, i9 6" [src/conv3.cpp:54]   --->   Operation 192 'add' 'add_ln54_4' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 193 [13/13] (1.53ns)   --->   "%urem_ln56_1 = urem i9 %add_ln54_4, i9 130" [src/conv3.cpp:56]   --->   Operation 193 'urem' 'urem_ln56_1' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp_118, void %arrayidx522.2.case.0, void %arrayidx522.2.case.1" [src/conv3.cpp:59]   --->   Operation 194 'br' 'br_ln59' <Predicate = (!icmp_ln39)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 195 [1/1] (0.67ns)   --->   "%indvars_iv_next158 = add i3 %r_2, i3 1"   --->   Operation 195 'add' 'indvars_iv_next158' <Predicate = (!icmp_ln41 & !and_ln39)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 196 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_2 = load i10 %weight_buffer_0_addr_2" [src/conv3.cpp:39]   --->   Operation 196 'load' 'weight_buffer_0_load_2' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_4 : Operation 197 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_5 = load i10 %weight_buffer_0_addr_5" [src/conv3.cpp:39]   --->   Operation 197 'load' 'weight_buffer_0_load_5' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_4 : Operation 198 [1/1] (0.78ns)   --->   "%add_ln39_6 = add i10 %empty_464, i10 6" [src/conv3.cpp:39]   --->   Operation 198 'add' 'add_ln39_6' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%add_ln39_6_cast = zext i10 %add_ln39_6" [src/conv3.cpp:39]   --->   Operation 199 'zext' 'add_ln39_6_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_6 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln39_6_cast" [src/conv3.cpp:39]   --->   Operation 200 'getelementptr' 'weight_buffer_0_addr_6' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 201 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_6 = load i10 %weight_buffer_0_addr_6" [src/conv3.cpp:39]   --->   Operation 201 'load' 'weight_buffer_0_load_6' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_4 : Operation 202 [1/1] (0.78ns)   --->   "%add_ln39_10 = add i10 %empty_464, i10 10" [src/conv3.cpp:39]   --->   Operation 202 'add' 'add_ln39_10' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%add_ln39_10_cast = zext i10 %add_ln39_10" [src/conv3.cpp:39]   --->   Operation 203 'zext' 'add_ln39_10_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_10 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln39_10_cast" [src/conv3.cpp:39]   --->   Operation 204 'getelementptr' 'weight_buffer_0_addr_10' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 205 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_10 = load i10 %weight_buffer_0_addr_10" [src/conv3.cpp:39]   --->   Operation 205 'load' 'weight_buffer_0_load_10' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_4 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node add_ln56_9)   --->   "%select_ln39_2 = select i1 %icmp_ln41, i3 1, i3 %indvars_iv_next158" [src/conv3.cpp:39]   --->   Operation 206 'select' 'select_ln39_2' <Predicate = (!icmp_ln39 & !and_ln39)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 207 [1/1] (0.67ns)   --->   "%indvars_iv_next158_mid1 = add i3 %select_ln39, i3 2" [src/conv3.cpp:39]   --->   Operation 207 'add' 'indvars_iv_next158_mid1' <Predicate = (!icmp_ln39 & and_ln39)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node add_ln56_9)   --->   "%select_ln41_2 = select i1 %and_ln39, i3 %indvars_iv_next158_mid1, i3 %select_ln39_2" [src/conv3.cpp:41]   --->   Operation 208 'select' 'select_ln41_2' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node add_ln56_9)   --->   "%zext_ln56_4 = zext i3 %select_ln41_2" [src/conv3.cpp:56]   --->   Operation 209 'zext' 'zext_ln56_4' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln56_9 = add i10 %add_ln56_6, i10 %zext_ln56_4" [src/conv3.cpp:56]   --->   Operation 210 'add' 'add_ln56_9' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln56_1 = trunc i10 %add_ln56_9" [src/conv3.cpp:56]   --->   Operation 211 'trunc' 'trunc_ln56_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln56_1, i7 0" [src/conv3.cpp:56]   --->   Operation 212 'bitconcatenate' 'p_shl3' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln56_9, i1 0" [src/conv3.cpp:56]   --->   Operation 213 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln56_5 = zext i11 %p_shl4" [src/conv3.cpp:56]   --->   Operation 214 'zext' 'zext_ln56_5' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (0.85ns)   --->   "%add_ln56_10 = add i16 %p_shl3, i16 %zext_ln56_5" [src/conv3.cpp:56]   --->   Operation 215 'add' 'add_ln56_10' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 216 [1/1] (0.85ns)   --->   "%add_ln56_18 = add i16 %add_ln56_10, i16 %zext_ln56_12" [src/conv3.cpp:56]   --->   Operation 216 'add' 'add_ln56_18' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln56_14 = zext i16 %add_ln56_18" [src/conv3.cpp:56]   --->   Operation 217 'zext' 'zext_ln56_14' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_262 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln56_14" [src/conv3.cpp:56]   --->   Operation 218 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_262' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_267 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln56_14" [src/conv3.cpp:56]   --->   Operation 219 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_267' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : [1/1] (1.45ns)   --->   Input mux for Operation 220 '%mul = fmul i32 %weight_buffer_0_load, i32 %tmp_1'
ST_4 : Operation 220 [3/3] (5.56ns)   --->   "%mul = fmul i32 %weight_buffer_0_load, i32 %tmp_1" [src/conv3.cpp:56]   --->   Operation 220 'fmul' 'mul' <Predicate = (!icmp_ln39)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 221 [1/1] (0.85ns)   --->   "%add_ln56_24 = add i16 %add_ln56_10, i16 %zext_ln56_18" [src/conv3.cpp:56]   --->   Operation 221 'add' 'add_ln56_24' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln56_20 = zext i16 %add_ln56_24" [src/conv3.cpp:56]   --->   Operation 222 'zext' 'zext_ln56_20' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 223 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_274 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln56_20" [src/conv3.cpp:56]   --->   Operation 223 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_274' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_279 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln56_20" [src/conv3.cpp:56]   --->   Operation 224 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_279' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : [1/1] (1.45ns)   --->   Input mux for Operation 225 '%mul_s = fmul i32 %weight_buffer_0_load_1, i32 %tmp_3'
ST_4 : Operation 225 [3/3] (5.56ns)   --->   "%mul_s = fmul i32 %weight_buffer_0_load_1, i32 %tmp_3" [src/conv3.cpp:56]   --->   Operation 225 'fmul' 'mul_s' <Predicate = (!icmp_ln39)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 226 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_295 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_285" [src/conv3.cpp:56]   --->   Operation 226 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_295' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_4 : Operation 227 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_296 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_290" [src/conv3.cpp:56]   --->   Operation 227 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_296' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_4 : Operation 228 [1/1] (0.42ns)   --->   "%tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_295, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_296, i1 %tmp_119" [src/conv3.cpp:56]   --->   Operation 228 'mux' 'tmp_5' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln56_37 = zext i9 %add_ln56_4" [src/conv3.cpp:56]   --->   Operation 229 'zext' 'zext_ln56_37' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 230 [1/1] (2.14ns)   --->   "%mul_ln56_1 = mul i19 %zext_ln56_37, i19 1009" [src/conv3.cpp:56]   --->   Operation 230 'mul' 'mul_ln56_1' <Predicate = (!icmp_ln39)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_120 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %mul_ln56_1, i32 17" [src/conv3.cpp:56]   --->   Operation 231 'bitselect' 'tmp_120' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 232 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_307 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_297" [src/conv3.cpp:56]   --->   Operation 232 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_307' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_4 : Operation 233 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_308 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_302" [src/conv3.cpp:56]   --->   Operation 233 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_308' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_4 : Operation 234 [1/1] (0.42ns)   --->   "%tmp_7 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_307, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_308, i1 %tmp_120" [src/conv3.cpp:56]   --->   Operation 234 'mux' 'tmp_7' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 235 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_321 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_262" [src/conv3.cpp:56]   --->   Operation 235 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_321' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_4 : Operation 236 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_322 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_267" [src/conv3.cpp:56]   --->   Operation 236 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_322' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_4 : Operation 237 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_323 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_274" [src/conv3.cpp:56]   --->   Operation 237 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_323' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_4 : Operation 238 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_324 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_279" [src/conv3.cpp:56]   --->   Operation 238 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_324' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_4 : [1/1] (1.45ns)   --->   Input mux for Operation 239 '%mul_1 = fmul i32 %weight_buffer_0_load, i32 %tmp_3'
ST_4 : Operation 239 [3/3] (5.56ns)   --->   "%mul_1 = fmul i32 %weight_buffer_0_load, i32 %tmp_3" [src/conv3.cpp:56]   --->   Operation 239 'fmul' 'mul_1' <Predicate = (!icmp_ln39)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 240 [11/13] (1.53ns)   --->   "%urem_ln56 = urem i9 %add_ln54_3, i9 130" [src/conv3.cpp:56]   --->   Operation 240 'urem' 'urem_ln56' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 241 [12/13] (1.53ns)   --->   "%urem_ln56_1 = urem i9 %add_ln54_4, i9 130" [src/conv3.cpp:56]   --->   Operation 241 'urem' 'urem_ln56_1' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 242 [1/1] (0.78ns)   --->   "%add_ln39_3 = add i10 %empty_464, i10 3" [src/conv3.cpp:39]   --->   Operation 242 'add' 'add_ln39_3' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 243 [1/1] (0.00ns)   --->   "%add_ln39_3_cast = zext i10 %add_ln39_3" [src/conv3.cpp:39]   --->   Operation 243 'zext' 'add_ln39_3_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 244 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_3 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln39_3_cast" [src/conv3.cpp:39]   --->   Operation 244 'getelementptr' 'weight_buffer_0_addr_3' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 245 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_3 = load i10 %weight_buffer_0_addr_3" [src/conv3.cpp:39]   --->   Operation 245 'load' 'weight_buffer_0_load_3' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_5 : Operation 246 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_6 = load i10 %weight_buffer_0_addr_6" [src/conv3.cpp:39]   --->   Operation 246 'load' 'weight_buffer_0_load_6' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_5 : Operation 247 [1/1] (0.78ns)   --->   "%add_ln39_7 = add i10 %empty_464, i10 7" [src/conv3.cpp:39]   --->   Operation 247 'add' 'add_ln39_7' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 248 [1/1] (0.00ns)   --->   "%add_ln39_7_cast = zext i10 %add_ln39_7" [src/conv3.cpp:39]   --->   Operation 248 'zext' 'add_ln39_7_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 249 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_7 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln39_7_cast" [src/conv3.cpp:39]   --->   Operation 249 'getelementptr' 'weight_buffer_0_addr_7' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 250 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_7 = load i10 %weight_buffer_0_addr_7" [src/conv3.cpp:39]   --->   Operation 250 'load' 'weight_buffer_0_load_7' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_5 : Operation 251 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_10 = load i10 %weight_buffer_0_addr_10" [src/conv3.cpp:39]   --->   Operation 251 'load' 'weight_buffer_0_load_10' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_5 : Operation 252 [2/3] (7.01ns)   --->   "%mul = fmul i32 %weight_buffer_0_load, i32 %tmp_1" [src/conv3.cpp:56]   --->   Operation 252 'fmul' 'mul' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 253 [2/3] (7.01ns)   --->   "%mul_s = fmul i32 %weight_buffer_0_load_1, i32 %tmp_3" [src/conv3.cpp:56]   --->   Operation 253 'fmul' 'mul_s' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 254 [1/1] (0.85ns)   --->   "%add_ln56_29 = add i16 %add_ln56_10, i16 %zext_ln56_24" [src/conv3.cpp:56]   --->   Operation 254 'add' 'add_ln56_29' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln56_26 = zext i16 %add_ln56_29" [src/conv3.cpp:56]   --->   Operation 255 'zext' 'zext_ln56_26' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 256 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_286 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln56_26" [src/conv3.cpp:56]   --->   Operation 256 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_286' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 257 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_291 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln56_26" [src/conv3.cpp:56]   --->   Operation 257 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_291' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : [1/1] (1.45ns)   --->   Input mux for Operation 258 '%mul_5 = fmul i32 %weight_buffer_0_load_2, i32 %tmp_5'
ST_5 : Operation 258 [3/3] (5.56ns)   --->   "%mul_5 = fmul i32 %weight_buffer_0_load_2, i32 %tmp_5" [src/conv3.cpp:56]   --->   Operation 258 'fmul' 'mul_5' <Predicate = (!icmp_ln39)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 259 [1/1] (0.76ns)   --->   "%add_ln54_2 = add i9 %zext_ln43, i9 4" [src/conv3.cpp:54]   --->   Operation 259 'add' 'add_ln54_2' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 260 [1/1] (0.77ns)   --->   "%icmp_ln56_4 = icmp_ult  i9 %add_ln54_2, i9 130" [src/conv3.cpp:56]   --->   Operation 260 'icmp' 'icmp_ln56_4' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 261 [1/1] (0.76ns)   --->   "%add_ln56_39 = add i9 %zext_ln43, i9 386" [src/conv3.cpp:56]   --->   Operation 261 'add' 'add_ln56_39' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 262 [1/1] (0.39ns)   --->   "%select_ln56_3 = select i1 %icmp_ln56_4, i9 %add_ln54_2, i9 %add_ln56_39" [src/conv3.cpp:56]   --->   Operation 262 'select' 'select_ln56_3' <Predicate = (!icmp_ln39)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln56_38 = zext i9 %select_ln56_3" [src/conv3.cpp:56]   --->   Operation 263 'zext' 'zext_ln56_38' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 264 [1/1] (0.85ns)   --->   "%add_ln56_40 = add i16 %add_ln56_8, i16 %zext_ln56_38" [src/conv3.cpp:56]   --->   Operation 264 'add' 'add_ln56_40' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln56_39 = zext i16 %add_ln56_40" [src/conv3.cpp:56]   --->   Operation 265 'zext' 'zext_ln56_39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 266 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_309 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln56_39" [src/conv3.cpp:56]   --->   Operation 266 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_309' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 267 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_314 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln56_39" [src/conv3.cpp:56]   --->   Operation 267 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_314' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln56_44 = zext i9 %add_ln54_2" [src/conv3.cpp:56]   --->   Operation 268 'zext' 'zext_ln56_44' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 269 [1/1] (2.14ns)   --->   "%mul_ln56_2 = mul i19 %zext_ln56_44, i19 1009" [src/conv3.cpp:56]   --->   Operation 269 'mul' 'mul_ln56_2' <Predicate = (!icmp_ln39)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_121 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %mul_ln56_2, i32 17" [src/conv3.cpp:56]   --->   Operation 270 'bitselect' 'tmp_121' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 271 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_319 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_309" [src/conv3.cpp:56]   --->   Operation 271 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_319' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_5 : Operation 272 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_320 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_314" [src/conv3.cpp:56]   --->   Operation 272 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_320' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_5 : Operation 273 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_321 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_262" [src/conv3.cpp:56]   --->   Operation 273 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_321' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_5 : Operation 274 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_322 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_267" [src/conv3.cpp:56]   --->   Operation 274 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_322' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_5 : Operation 275 [1/1] (0.42ns)   --->   "%tmp_11 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_321, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_322, i1 %icmp_ln43_1" [src/conv3.cpp:56]   --->   Operation 275 'mux' 'tmp_11' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 276 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_323 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_274" [src/conv3.cpp:56]   --->   Operation 276 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_323' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_5 : Operation 277 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_324 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_279" [src/conv3.cpp:56]   --->   Operation 277 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_324' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_5 : Operation 278 [1/1] (0.42ns)   --->   "%tmp_13 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_323, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_324, i1 %icmp_ln56" [src/conv3.cpp:56]   --->   Operation 278 'mux' 'tmp_13' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 279 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_325 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_286" [src/conv3.cpp:56]   --->   Operation 279 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_325' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_5 : Operation 280 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_326 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_291" [src/conv3.cpp:56]   --->   Operation 280 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_326' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_5 : Operation 281 [2/3] (7.01ns)   --->   "%mul_1 = fmul i32 %weight_buffer_0_load, i32 %tmp_3" [src/conv3.cpp:56]   --->   Operation 281 'fmul' 'mul_1' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : [1/1] (1.45ns)   --->   Input mux for Operation 282 '%mul_1_s = fmul i32 %weight_buffer_0_load_1, i32 %tmp_5'
ST_5 : Operation 282 [3/3] (5.56ns)   --->   "%mul_1_s = fmul i32 %weight_buffer_0_load_1, i32 %tmp_5" [src/conv3.cpp:56]   --->   Operation 282 'fmul' 'mul_1_s' <Predicate = (!icmp_ln39)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 283 [10/13] (1.53ns)   --->   "%urem_ln56 = urem i9 %add_ln54_3, i9 130" [src/conv3.cpp:56]   --->   Operation 283 'urem' 'urem_ln56' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : [1/1] (1.45ns)   --->   Input mux for Operation 284 '%mul_2 = fmul i32 %weight_buffer_0_load, i32 %tmp_5'
ST_5 : Operation 284 [3/3] (5.56ns)   --->   "%mul_2 = fmul i32 %weight_buffer_0_load, i32 %tmp_5" [src/conv3.cpp:56]   --->   Operation 284 'fmul' 'mul_2' <Predicate = (!icmp_ln39)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : [1/1] (1.45ns)   --->   Input mux for Operation 285 '%mul_2_s = fmul i32 %weight_buffer_0_load_1, i32 %tmp_7'
ST_5 : Operation 285 [3/3] (5.56ns)   --->   "%mul_2_s = fmul i32 %weight_buffer_0_load_1, i32 %tmp_7" [src/conv3.cpp:56]   --->   Operation 285 'fmul' 'mul_2_s' <Predicate = (!icmp_ln39)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 286 [11/13] (1.53ns)   --->   "%urem_ln56_1 = urem i9 %add_ln54_4, i9 130" [src/conv3.cpp:56]   --->   Operation 286 'urem' 'urem_ln56_1' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 287 [1/1] (0.67ns)   --->   "%empty = add i3 %r_2, i3 2"   --->   Operation 287 'add' 'empty' <Predicate = (!icmp_ln41 & !and_ln39)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 288 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_3 = load i10 %weight_buffer_0_addr_3" [src/conv3.cpp:39]   --->   Operation 288 'load' 'weight_buffer_0_load_3' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_6 : Operation 289 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_7 = load i10 %weight_buffer_0_addr_7" [src/conv3.cpp:39]   --->   Operation 289 'load' 'weight_buffer_0_load_7' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_6 : Operation 290 [1/1] (0.78ns)   --->   "%add_ln39_11 = add i10 %empty_464, i10 11" [src/conv3.cpp:39]   --->   Operation 290 'add' 'add_ln39_11' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 291 [1/1] (0.00ns)   --->   "%add_ln39_11_cast = zext i10 %add_ln39_11" [src/conv3.cpp:39]   --->   Operation 291 'zext' 'add_ln39_11_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 292 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_11 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln39_11_cast" [src/conv3.cpp:39]   --->   Operation 292 'getelementptr' 'weight_buffer_0_addr_11' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 293 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_11 = load i10 %weight_buffer_0_addr_11" [src/conv3.cpp:39]   --->   Operation 293 'load' 'weight_buffer_0_load_11' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_6 : Operation 294 [1/1] (0.78ns)   --->   "%add_ln39_15 = add i10 %empty_464, i10 15" [src/conv3.cpp:39]   --->   Operation 294 'add' 'add_ln39_15' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 295 [1/1] (0.00ns)   --->   "%add_ln39_15_cast = zext i10 %add_ln39_15" [src/conv3.cpp:39]   --->   Operation 295 'zext' 'add_ln39_15_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 296 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_15 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln39_15_cast" [src/conv3.cpp:39]   --->   Operation 296 'getelementptr' 'weight_buffer_0_addr_15' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 297 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_15 = load i10 %weight_buffer_0_addr_15" [src/conv3.cpp:39]   --->   Operation 297 'load' 'weight_buffer_0_load_15' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_6 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node add_ln56_11)   --->   "%select_ln39_3 = select i1 %icmp_ln41, i3 2, i3 %empty" [src/conv3.cpp:39]   --->   Operation 298 'select' 'select_ln39_3' <Predicate = (!icmp_ln39 & !and_ln39)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 299 [1/1] (0.67ns)   --->   "%p_mid1 = add i3 %select_ln39, i3 3" [src/conv3.cpp:39]   --->   Operation 299 'add' 'p_mid1' <Predicate = (!icmp_ln39 & and_ln39)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node add_ln56_11)   --->   "%select_ln41_3 = select i1 %and_ln39, i3 %p_mid1, i3 %select_ln39_3" [src/conv3.cpp:41]   --->   Operation 300 'select' 'select_ln41_3' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node add_ln56_11)   --->   "%zext_ln56_6 = zext i3 %select_ln41_3" [src/conv3.cpp:56]   --->   Operation 301 'zext' 'zext_ln56_6' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 302 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln56_11 = add i10 %add_ln56_6, i10 %zext_ln56_6" [src/conv3.cpp:56]   --->   Operation 302 'add' 'add_ln56_11' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 303 [1/1] (0.00ns)   --->   "%trunc_ln56_2 = trunc i10 %add_ln56_11" [src/conv3.cpp:56]   --->   Operation 303 'trunc' 'trunc_ln56_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 304 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln56_2, i7 0" [src/conv3.cpp:56]   --->   Operation 304 'bitconcatenate' 'p_shl5' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 305 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln56_11, i1 0" [src/conv3.cpp:56]   --->   Operation 305 'bitconcatenate' 'p_shl6' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln56_7 = zext i11 %p_shl6" [src/conv3.cpp:56]   --->   Operation 306 'zext' 'zext_ln56_7' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 307 [1/1] (0.85ns)   --->   "%add_ln56_12 = add i16 %p_shl5, i16 %zext_ln56_7" [src/conv3.cpp:56]   --->   Operation 307 'add' 'add_ln56_12' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 308 [1/1] (0.85ns)   --->   "%add_ln56_19 = add i16 %add_ln56_12, i16 %zext_ln56_12" [src/conv3.cpp:56]   --->   Operation 308 'add' 'add_ln56_19' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln56_15 = zext i16 %add_ln56_19" [src/conv3.cpp:56]   --->   Operation 309 'zext' 'zext_ln56_15' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 310 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_263 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln56_15" [src/conv3.cpp:56]   --->   Operation 310 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_263' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 311 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_268 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln56_15" [src/conv3.cpp:56]   --->   Operation 311 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_268' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 312 [1/3] (7.01ns)   --->   "%mul = fmul i32 %weight_buffer_0_load, i32 %tmp_1" [src/conv3.cpp:56]   --->   Operation 312 'fmul' 'mul' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 313 [1/3] (7.01ns)   --->   "%mul_s = fmul i32 %weight_buffer_0_load_1, i32 %tmp_3" [src/conv3.cpp:56]   --->   Operation 313 'fmul' 'mul_s' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 314 [2/3] (7.01ns)   --->   "%mul_5 = fmul i32 %weight_buffer_0_load_2, i32 %tmp_5" [src/conv3.cpp:56]   --->   Operation 314 'fmul' 'mul_5' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 315 [1/1] (0.85ns)   --->   "%add_ln56_35 = add i16 %add_ln56_10, i16 %zext_ln56_31" [src/conv3.cpp:56]   --->   Operation 315 'add' 'add_ln56_35' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln56_33 = zext i16 %add_ln56_35" [src/conv3.cpp:56]   --->   Operation 316 'zext' 'zext_ln56_33' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 317 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_298 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln56_33" [src/conv3.cpp:56]   --->   Operation 317 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_298' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 318 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_303 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln56_33" [src/conv3.cpp:56]   --->   Operation 318 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_303' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 319 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_319 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_309" [src/conv3.cpp:56]   --->   Operation 319 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_319' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_6 : Operation 320 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_320 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_314" [src/conv3.cpp:56]   --->   Operation 320 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_320' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_6 : Operation 321 [1/1] (0.42ns)   --->   "%tmp_9 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_319, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_320, i1 %tmp_121" [src/conv3.cpp:56]   --->   Operation 321 'mux' 'tmp_9' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : [1/1] (1.45ns)   --->   Input mux for Operation 322 '%mul_8 = fmul i32 %weight_buffer_0_load_5, i32 %tmp_11'
ST_6 : Operation 322 [3/3] (5.56ns)   --->   "%mul_8 = fmul i32 %weight_buffer_0_load_5, i32 %tmp_11" [src/conv3.cpp:56]   --->   Operation 322 'fmul' 'mul_8' <Predicate = (!icmp_ln39)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : [1/1] (1.45ns)   --->   Input mux for Operation 323 '%mul_130_1 = fmul i32 %weight_buffer_0_load_6, i32 %tmp_13'
ST_6 : Operation 323 [3/3] (5.56ns)   --->   "%mul_130_1 = fmul i32 %weight_buffer_0_load_6, i32 %tmp_13" [src/conv3.cpp:56]   --->   Operation 323 'fmul' 'mul_130_1' <Predicate = (!icmp_ln39)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 324 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_325 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_286" [src/conv3.cpp:56]   --->   Operation 324 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_325' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_6 : Operation 325 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_326 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_291" [src/conv3.cpp:56]   --->   Operation 325 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_326' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_6 : Operation 326 [1/1] (0.42ns)   --->   "%tmp_15 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_325, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_326, i1 %tmp_119" [src/conv3.cpp:56]   --->   Operation 326 'mux' 'tmp_15' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 327 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_327 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_298" [src/conv3.cpp:56]   --->   Operation 327 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_327' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_6 : Operation 328 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_328 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_303" [src/conv3.cpp:56]   --->   Operation 328 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_328' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_6 : Operation 329 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_331 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_263" [src/conv3.cpp:56]   --->   Operation 329 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_331' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_6 : Operation 330 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_332 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_268" [src/conv3.cpp:56]   --->   Operation 330 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_332' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_6 : Operation 331 [1/3] (7.01ns)   --->   "%mul_1 = fmul i32 %weight_buffer_0_load, i32 %tmp_3" [src/conv3.cpp:56]   --->   Operation 331 'fmul' 'mul_1' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 332 [2/3] (7.01ns)   --->   "%mul_1_s = fmul i32 %weight_buffer_0_load_1, i32 %tmp_5" [src/conv3.cpp:56]   --->   Operation 332 'fmul' 'mul_1_s' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : [1/1] (1.45ns)   --->   Input mux for Operation 333 '%mul_1_5 = fmul i32 %weight_buffer_0_load_2, i32 %tmp_7'
ST_6 : Operation 333 [3/3] (5.56ns)   --->   "%mul_1_5 = fmul i32 %weight_buffer_0_load_2, i32 %tmp_7" [src/conv3.cpp:56]   --->   Operation 333 'fmul' 'mul_1_5' <Predicate = (!icmp_ln39)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 334 [9/13] (1.53ns)   --->   "%urem_ln56 = urem i9 %add_ln54_3, i9 130" [src/conv3.cpp:56]   --->   Operation 334 'urem' 'urem_ln56' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln56_51 = zext i9 %add_ln54_3" [src/conv3.cpp:56]   --->   Operation 335 'zext' 'zext_ln56_51' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 336 [1/1] (2.14ns)   --->   "%mul_ln56_3 = mul i19 %zext_ln56_51, i19 1009" [src/conv3.cpp:56]   --->   Operation 336 'mul' 'mul_ln56_3' <Predicate = (!icmp_ln39)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 337 [1/1] (0.00ns)   --->   "%tmp_122 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %mul_ln56_3, i32 17" [src/conv3.cpp:56]   --->   Operation 337 'bitselect' 'tmp_122' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : [1/1] (1.45ns)   --->   Input mux for Operation 338 '%mul_1_1 = fmul i32 %weight_buffer_0_load_5, i32 %tmp_13'
ST_6 : Operation 338 [3/3] (5.56ns)   --->   "%mul_1_1 = fmul i32 %weight_buffer_0_load_5, i32 %tmp_13" [src/conv3.cpp:56]   --->   Operation 338 'fmul' 'mul_1_1' <Predicate = (!icmp_ln39)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 339 [2/3] (7.01ns)   --->   "%mul_2 = fmul i32 %weight_buffer_0_load, i32 %tmp_5" [src/conv3.cpp:56]   --->   Operation 339 'fmul' 'mul_2' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 340 [2/3] (7.01ns)   --->   "%mul_2_s = fmul i32 %weight_buffer_0_load_1, i32 %tmp_7" [src/conv3.cpp:56]   --->   Operation 340 'fmul' 'mul_2_s' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 341 [10/13] (1.53ns)   --->   "%urem_ln56_1 = urem i9 %add_ln54_4, i9 130" [src/conv3.cpp:56]   --->   Operation 341 'urem' 'urem_ln56_1' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 342 [1/1] (0.78ns)   --->   "%add_ln39_4 = add i10 %empty_464, i10 4" [src/conv3.cpp:39]   --->   Operation 342 'add' 'add_ln39_4' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 343 [1/1] (0.00ns)   --->   "%add_ln39_4_cast = zext i10 %add_ln39_4" [src/conv3.cpp:39]   --->   Operation 343 'zext' 'add_ln39_4_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 344 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_4 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln39_4_cast" [src/conv3.cpp:39]   --->   Operation 344 'getelementptr' 'weight_buffer_0_addr_4' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 345 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_4 = load i10 %weight_buffer_0_addr_4" [src/conv3.cpp:39]   --->   Operation 345 'load' 'weight_buffer_0_load_4' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_7 : Operation 346 [1/1] (0.78ns)   --->   "%add_ln39_8 = add i10 %empty_464, i10 8" [src/conv3.cpp:39]   --->   Operation 346 'add' 'add_ln39_8' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 347 [1/1] (0.00ns)   --->   "%add_ln39_8_cast = zext i10 %add_ln39_8" [src/conv3.cpp:39]   --->   Operation 347 'zext' 'add_ln39_8_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 348 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_8 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln39_8_cast" [src/conv3.cpp:39]   --->   Operation 348 'getelementptr' 'weight_buffer_0_addr_8' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 349 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_8 = load i10 %weight_buffer_0_addr_8" [src/conv3.cpp:39]   --->   Operation 349 'load' 'weight_buffer_0_load_8' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_7 : Operation 350 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_11 = load i10 %weight_buffer_0_addr_11" [src/conv3.cpp:39]   --->   Operation 350 'load' 'weight_buffer_0_load_11' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_7 : Operation 351 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_15 = load i10 %weight_buffer_0_addr_15" [src/conv3.cpp:39]   --->   Operation 351 'load' 'weight_buffer_0_load_15' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_7 : [1/1] (1.53ns)   --->   Input mux for Operation 352 '%tmp_2 = fadd i32 %mul, i32 0'
ST_7 : Operation 352 [4/4] (4.90ns)   --->   "%tmp_2 = fadd i32 %mul, i32 0" [src/conv3.cpp:56]   --->   Operation 352 'fadd' 'tmp_2' <Predicate = (!icmp_ln39)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 353 [1/1] (0.85ns)   --->   "%add_ln56_25 = add i16 %add_ln56_12, i16 %zext_ln56_18" [src/conv3.cpp:56]   --->   Operation 353 'add' 'add_ln56_25' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln56_21 = zext i16 %add_ln56_25" [src/conv3.cpp:56]   --->   Operation 354 'zext' 'zext_ln56_21' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 355 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_275 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln56_21" [src/conv3.cpp:56]   --->   Operation 355 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_275' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 356 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_280 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln56_21" [src/conv3.cpp:56]   --->   Operation 356 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_280' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 357 [1/1] (0.85ns)   --->   "%add_ln56_30 = add i16 %add_ln56_12, i16 %zext_ln56_24" [src/conv3.cpp:56]   --->   Operation 357 'add' 'add_ln56_30' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln56_27 = zext i16 %add_ln56_30" [src/conv3.cpp:56]   --->   Operation 358 'zext' 'zext_ln56_27' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 359 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_287 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln56_27" [src/conv3.cpp:56]   --->   Operation 359 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_287' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 360 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_292 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln56_27" [src/conv3.cpp:56]   --->   Operation 360 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_292' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 361 [1/3] (7.01ns)   --->   "%mul_5 = fmul i32 %weight_buffer_0_load_2, i32 %tmp_5" [src/conv3.cpp:56]   --->   Operation 361 'fmul' 'mul_5' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : [1/1] (1.45ns)   --->   Input mux for Operation 362 '%mul_6 = fmul i32 %weight_buffer_0_load_3, i32 %tmp_7'
ST_7 : Operation 362 [3/3] (5.56ns)   --->   "%mul_6 = fmul i32 %weight_buffer_0_load_3, i32 %tmp_7" [src/conv3.cpp:56]   --->   Operation 362 'fmul' 'mul_6' <Predicate = (!icmp_ln39)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 363 [2/3] (7.01ns)   --->   "%mul_8 = fmul i32 %weight_buffer_0_load_5, i32 %tmp_11" [src/conv3.cpp:56]   --->   Operation 363 'fmul' 'mul_8' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 364 [2/3] (7.01ns)   --->   "%mul_130_1 = fmul i32 %weight_buffer_0_load_6, i32 %tmp_13" [src/conv3.cpp:56]   --->   Operation 364 'fmul' 'mul_130_1' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 365 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_327 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_298" [src/conv3.cpp:56]   --->   Operation 365 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_327' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_7 : Operation 366 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_328 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_303" [src/conv3.cpp:56]   --->   Operation 366 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_328' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_7 : Operation 367 [1/1] (0.42ns)   --->   "%tmp_17 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_327, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_328, i1 %tmp_120" [src/conv3.cpp:56]   --->   Operation 367 'mux' 'tmp_17' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 368 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_331 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_263" [src/conv3.cpp:56]   --->   Operation 368 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_331' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_7 : Operation 369 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_332 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_268" [src/conv3.cpp:56]   --->   Operation 369 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_332' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_7 : Operation 370 [1/1] (0.42ns)   --->   "%tmp_21 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_331, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_332, i1 %icmp_ln43_1" [src/conv3.cpp:56]   --->   Operation 370 'mux' 'tmp_21' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 371 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_333 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_275" [src/conv3.cpp:56]   --->   Operation 371 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_333' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_7 : Operation 372 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_334 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_280" [src/conv3.cpp:56]   --->   Operation 372 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_334' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_7 : Operation 373 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_335 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_287" [src/conv3.cpp:56]   --->   Operation 373 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_335' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_7 : Operation 374 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_336 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_292" [src/conv3.cpp:56]   --->   Operation 374 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_336' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_7 : [1/1] (1.53ns)   --->   Input mux for Operation 375 '%tmp_51 = fadd i32 %mul_1, i32 0'
ST_7 : Operation 375 [4/4] (4.90ns)   --->   "%tmp_51 = fadd i32 %mul_1, i32 0" [src/conv3.cpp:56]   --->   Operation 375 'fadd' 'tmp_51' <Predicate = (!icmp_ln39)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 376 [1/3] (7.01ns)   --->   "%mul_1_s = fmul i32 %weight_buffer_0_load_1, i32 %tmp_5" [src/conv3.cpp:56]   --->   Operation 376 'fmul' 'mul_1_s' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 377 [2/3] (7.01ns)   --->   "%mul_1_5 = fmul i32 %weight_buffer_0_load_2, i32 %tmp_7" [src/conv3.cpp:56]   --->   Operation 377 'fmul' 'mul_1_5' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 378 [8/13] (1.53ns)   --->   "%urem_ln56 = urem i9 %add_ln54_3, i9 130" [src/conv3.cpp:56]   --->   Operation 378 'urem' 'urem_ln56' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 379 [2/3] (7.01ns)   --->   "%mul_1_1 = fmul i32 %weight_buffer_0_load_5, i32 %tmp_13" [src/conv3.cpp:56]   --->   Operation 379 'fmul' 'mul_1_1' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : [1/1] (1.45ns)   --->   Input mux for Operation 380 '%mul_1_1_1 = fmul i32 %weight_buffer_0_load_6, i32 %tmp_15'
ST_7 : Operation 380 [3/3] (5.56ns)   --->   "%mul_1_1_1 = fmul i32 %weight_buffer_0_load_6, i32 %tmp_15" [src/conv3.cpp:56]   --->   Operation 380 'fmul' 'mul_1_1_1' <Predicate = (!icmp_ln39)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 381 [1/3] (7.01ns)   --->   "%mul_2 = fmul i32 %weight_buffer_0_load, i32 %tmp_5" [src/conv3.cpp:56]   --->   Operation 381 'fmul' 'mul_2' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 382 [1/3] (7.01ns)   --->   "%mul_2_s = fmul i32 %weight_buffer_0_load_1, i32 %tmp_7" [src/conv3.cpp:56]   --->   Operation 382 'fmul' 'mul_2_s' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : [1/1] (1.45ns)   --->   Input mux for Operation 383 '%mul_2_5 = fmul i32 %weight_buffer_0_load_2, i32 %tmp_9'
ST_7 : Operation 383 [3/3] (5.56ns)   --->   "%mul_2_5 = fmul i32 %weight_buffer_0_load_2, i32 %tmp_9" [src/conv3.cpp:56]   --->   Operation 383 'fmul' 'mul_2_5' <Predicate = (!icmp_ln39)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 384 [9/13] (1.53ns)   --->   "%urem_ln56_1 = urem i9 %add_ln54_4, i9 130" [src/conv3.cpp:56]   --->   Operation 384 'urem' 'urem_ln56_1' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 385 [1/1] (0.00ns)   --->   "%zext_ln56_58 = zext i9 %add_ln54_4" [src/conv3.cpp:56]   --->   Operation 385 'zext' 'zext_ln56_58' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 386 [1/1] (2.14ns)   --->   "%mul_ln56_4 = mul i19 %zext_ln56_58, i19 1009" [src/conv3.cpp:56]   --->   Operation 386 'mul' 'mul_ln56_4' <Predicate = (!icmp_ln39)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 387 [1/1] (0.00ns)   --->   "%tmp_123 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %mul_ln56_4, i32 17" [src/conv3.cpp:56]   --->   Operation 387 'bitselect' 'tmp_123' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : [1/1] (1.45ns)   --->   Input mux for Operation 388 '%mul_2_1 = fmul i32 %weight_buffer_0_load_5, i32 %tmp_15'
ST_7 : Operation 388 [3/3] (5.56ns)   --->   "%mul_2_1 = fmul i32 %weight_buffer_0_load_5, i32 %tmp_15" [src/conv3.cpp:56]   --->   Operation 388 'fmul' 'mul_2_1' <Predicate = (!icmp_ln39)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 389 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_4 = load i10 %weight_buffer_0_addr_4" [src/conv3.cpp:39]   --->   Operation 389 'load' 'weight_buffer_0_load_4' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_8 : Operation 390 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_8 = load i10 %weight_buffer_0_addr_8" [src/conv3.cpp:39]   --->   Operation 390 'load' 'weight_buffer_0_load_8' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_8 : Operation 391 [1/1] (0.78ns)   --->   "%add_ln39_12 = add i10 %empty_464, i10 12" [src/conv3.cpp:39]   --->   Operation 391 'add' 'add_ln39_12' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 392 [1/1] (0.00ns)   --->   "%add_ln39_12_cast = zext i10 %add_ln39_12" [src/conv3.cpp:39]   --->   Operation 392 'zext' 'add_ln39_12_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 393 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_12 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln39_12_cast" [src/conv3.cpp:39]   --->   Operation 393 'getelementptr' 'weight_buffer_0_addr_12' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 394 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_12 = load i10 %weight_buffer_0_addr_12" [src/conv3.cpp:39]   --->   Operation 394 'load' 'weight_buffer_0_load_12' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_8 : Operation 395 [1/1] (0.78ns)   --->   "%add_ln39_16 = add i10 %empty_464, i10 16" [src/conv3.cpp:39]   --->   Operation 395 'add' 'add_ln39_16' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 396 [1/1] (0.00ns)   --->   "%add_ln39_16_cast = zext i10 %add_ln39_16" [src/conv3.cpp:39]   --->   Operation 396 'zext' 'add_ln39_16_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 397 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_16 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln39_16_cast" [src/conv3.cpp:39]   --->   Operation 397 'getelementptr' 'weight_buffer_0_addr_16' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 398 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_16 = load i10 %weight_buffer_0_addr_16" [src/conv3.cpp:39]   --->   Operation 398 'load' 'weight_buffer_0_load_16' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_8 : Operation 399 [3/4] (6.43ns)   --->   "%tmp_2 = fadd i32 %mul, i32 0" [src/conv3.cpp:56]   --->   Operation 399 'fadd' 'tmp_2' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 400 [1/1] (0.85ns)   --->   "%add_ln56_36 = add i16 %add_ln56_12, i16 %zext_ln56_31" [src/conv3.cpp:56]   --->   Operation 400 'add' 'add_ln56_36' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 401 [1/1] (0.00ns)   --->   "%zext_ln56_34 = zext i16 %add_ln56_36" [src/conv3.cpp:56]   --->   Operation 401 'zext' 'zext_ln56_34' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 402 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_299 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln56_34" [src/conv3.cpp:56]   --->   Operation 402 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_299' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 403 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_304 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln56_34" [src/conv3.cpp:56]   --->   Operation 403 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_304' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 404 [2/3] (7.01ns)   --->   "%mul_6 = fmul i32 %weight_buffer_0_load_3, i32 %tmp_7" [src/conv3.cpp:56]   --->   Operation 404 'fmul' 'mul_6' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 405 [1/1] (0.85ns)   --->   "%add_ln56_41 = add i16 %add_ln56_10, i16 %zext_ln56_38" [src/conv3.cpp:56]   --->   Operation 405 'add' 'add_ln56_41' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 406 [1/1] (0.00ns)   --->   "%zext_ln56_40 = zext i16 %add_ln56_41" [src/conv3.cpp:56]   --->   Operation 406 'zext' 'zext_ln56_40' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 407 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_310 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln56_40" [src/conv3.cpp:56]   --->   Operation 407 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_310' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 408 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_315 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln56_40" [src/conv3.cpp:56]   --->   Operation 408 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_315' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 409 [1/3] (7.01ns)   --->   "%mul_8 = fmul i32 %weight_buffer_0_load_5, i32 %tmp_11" [src/conv3.cpp:56]   --->   Operation 409 'fmul' 'mul_8' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 410 [1/3] (7.01ns)   --->   "%mul_130_1 = fmul i32 %weight_buffer_0_load_6, i32 %tmp_13" [src/conv3.cpp:56]   --->   Operation 410 'fmul' 'mul_130_1' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : [1/1] (1.45ns)   --->   Input mux for Operation 411 '%mul_130_2 = fmul i32 %weight_buffer_0_load_7, i32 %tmp_15'
ST_8 : Operation 411 [3/3] (5.56ns)   --->   "%mul_130_2 = fmul i32 %weight_buffer_0_load_7, i32 %tmp_15" [src/conv3.cpp:56]   --->   Operation 411 'fmul' 'mul_130_2' <Predicate = (!icmp_ln39)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 412 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_329 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_310" [src/conv3.cpp:56]   --->   Operation 412 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_329' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_8 : Operation 413 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_330 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_315" [src/conv3.cpp:56]   --->   Operation 413 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_330' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_8 : [1/1] (1.45ns)   --->   Input mux for Operation 414 '%mul_9 = fmul i32 %weight_buffer_0_load_10, i32 %tmp_21'
ST_8 : Operation 414 [3/3] (5.56ns)   --->   "%mul_9 = fmul i32 %weight_buffer_0_load_10, i32 %tmp_21" [src/conv3.cpp:56]   --->   Operation 414 'fmul' 'mul_9' <Predicate = (!icmp_ln39)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 415 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_333 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_275" [src/conv3.cpp:56]   --->   Operation 415 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_333' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_8 : Operation 416 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_334 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_280" [src/conv3.cpp:56]   --->   Operation 416 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_334' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_8 : Operation 417 [1/1] (0.42ns)   --->   "%tmp_23 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_333, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_334, i1 %icmp_ln56" [src/conv3.cpp:56]   --->   Operation 417 'mux' 'tmp_23' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 418 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_335 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_287" [src/conv3.cpp:56]   --->   Operation 418 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_335' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_8 : Operation 419 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_336 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_292" [src/conv3.cpp:56]   --->   Operation 419 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_336' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_8 : Operation 420 [1/1] (0.42ns)   --->   "%tmp_25 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_335, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_336, i1 %tmp_119" [src/conv3.cpp:56]   --->   Operation 420 'mux' 'tmp_25' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 421 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_337 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_299" [src/conv3.cpp:56]   --->   Operation 421 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_337' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_8 : Operation 422 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_338 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_304" [src/conv3.cpp:56]   --->   Operation 422 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_338' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_8 : Operation 423 [3/4] (6.43ns)   --->   "%tmp_51 = fadd i32 %mul_1, i32 0" [src/conv3.cpp:56]   --->   Operation 423 'fadd' 'tmp_51' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 424 [1/3] (7.01ns)   --->   "%mul_1_5 = fmul i32 %weight_buffer_0_load_2, i32 %tmp_7" [src/conv3.cpp:56]   --->   Operation 424 'fmul' 'mul_1_5' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : [1/1] (1.45ns)   --->   Input mux for Operation 425 '%mul_1_6 = fmul i32 %weight_buffer_0_load_3, i32 %tmp_9'
ST_8 : Operation 425 [3/3] (5.56ns)   --->   "%mul_1_6 = fmul i32 %weight_buffer_0_load_3, i32 %tmp_9" [src/conv3.cpp:56]   --->   Operation 425 'fmul' 'mul_1_6' <Predicate = (!icmp_ln39)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 426 [7/13] (1.53ns)   --->   "%urem_ln56 = urem i9 %add_ln54_3, i9 130" [src/conv3.cpp:56]   --->   Operation 426 'urem' 'urem_ln56' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 427 [1/3] (7.01ns)   --->   "%mul_1_1 = fmul i32 %weight_buffer_0_load_5, i32 %tmp_13" [src/conv3.cpp:56]   --->   Operation 427 'fmul' 'mul_1_1' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 428 [2/3] (7.01ns)   --->   "%mul_1_1_1 = fmul i32 %weight_buffer_0_load_6, i32 %tmp_15" [src/conv3.cpp:56]   --->   Operation 428 'fmul' 'mul_1_1_1' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : [1/1] (1.53ns)   --->   Input mux for Operation 429 '%tmp_77 = fadd i32 %mul_2, i32 0'
ST_8 : Operation 429 [4/4] (4.90ns)   --->   "%tmp_77 = fadd i32 %mul_2, i32 0" [src/conv3.cpp:56]   --->   Operation 429 'fadd' 'tmp_77' <Predicate = (!icmp_ln39)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 430 [2/3] (7.01ns)   --->   "%mul_2_5 = fmul i32 %weight_buffer_0_load_2, i32 %tmp_9" [src/conv3.cpp:56]   --->   Operation 430 'fmul' 'mul_2_5' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 431 [8/13] (1.53ns)   --->   "%urem_ln56_1 = urem i9 %add_ln54_4, i9 130" [src/conv3.cpp:56]   --->   Operation 431 'urem' 'urem_ln56_1' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 432 [2/3] (7.01ns)   --->   "%mul_2_1 = fmul i32 %weight_buffer_0_load_5, i32 %tmp_15" [src/conv3.cpp:56]   --->   Operation 432 'fmul' 'mul_2_1' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : [1/1] (1.45ns)   --->   Input mux for Operation 433 '%mul_2_1_1 = fmul i32 %weight_buffer_0_load_6, i32 %tmp_17'
ST_8 : Operation 433 [3/3] (5.56ns)   --->   "%mul_2_1_1 = fmul i32 %weight_buffer_0_load_6, i32 %tmp_17" [src/conv3.cpp:56]   --->   Operation 433 'fmul' 'mul_2_1_1' <Predicate = (!icmp_ln39)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 434 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i3 %r_2" [src/conv3.cpp:41]   --->   Operation 434 'zext' 'zext_ln41' <Predicate = (!icmp_ln41 & !and_ln39)> <Delay = 0.00>
ST_9 : Operation 435 [1/1] (0.67ns)   --->   "%empty_462 = add i3 %r_2, i3 3"   --->   Operation 435 'add' 'empty_462' <Predicate = (!icmp_ln41 & !and_ln39)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 436 [1/1] (0.79ns)   --->   "%empty_463 = add i4 %zext_ln41, i4 4" [src/conv3.cpp:41]   --->   Operation 436 'add' 'empty_463' <Predicate = (!icmp_ln41 & !and_ln39)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 437 [1/1] (0.78ns)   --->   "%add_ln39_9 = add i10 %empty_464, i10 9" [src/conv3.cpp:39]   --->   Operation 437 'add' 'add_ln39_9' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 438 [1/1] (0.00ns)   --->   "%add_ln39_9_cast = zext i10 %add_ln39_9" [src/conv3.cpp:39]   --->   Operation 438 'zext' 'add_ln39_9_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 439 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_9 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln39_9_cast" [src/conv3.cpp:39]   --->   Operation 439 'getelementptr' 'weight_buffer_0_addr_9' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 440 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_9 = load i10 %weight_buffer_0_addr_9" [src/conv3.cpp:39]   --->   Operation 440 'load' 'weight_buffer_0_load_9' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_9 : Operation 441 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_12 = load i10 %weight_buffer_0_addr_12" [src/conv3.cpp:39]   --->   Operation 441 'load' 'weight_buffer_0_load_12' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_9 : Operation 442 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_16 = load i10 %weight_buffer_0_addr_16" [src/conv3.cpp:39]   --->   Operation 442 'load' 'weight_buffer_0_load_16' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_9 : Operation 443 [1/1] (0.78ns)   --->   "%add_ln39_20 = add i10 %empty_464, i10 20" [src/conv3.cpp:39]   --->   Operation 443 'add' 'add_ln39_20' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 444 [1/1] (0.00ns)   --->   "%add_ln39_20_cast = zext i10 %add_ln39_20" [src/conv3.cpp:39]   --->   Operation 444 'zext' 'add_ln39_20_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 445 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_20 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln39_20_cast" [src/conv3.cpp:39]   --->   Operation 445 'getelementptr' 'weight_buffer_0_addr_20' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 446 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_20 = load i10 %weight_buffer_0_addr_20" [src/conv3.cpp:39]   --->   Operation 446 'load' 'weight_buffer_0_load_20' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_9 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node add_ln56_13)   --->   "%select_ln39_4 = select i1 %icmp_ln41, i3 3, i3 %empty_462" [src/conv3.cpp:39]   --->   Operation 447 'select' 'select_ln39_4' <Predicate = (!icmp_ln39 & !and_ln39)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node add_ln56_15)   --->   "%select_ln39_5 = select i1 %icmp_ln41, i4 4, i4 %empty_463" [src/conv3.cpp:39]   --->   Operation 448 'select' 'select_ln39_5' <Predicate = (!icmp_ln39 & !and_ln39)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 449 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i3 %indvars_iv_next158_dup" [src/conv3.cpp:41]   --->   Operation 449 'zext' 'zext_ln41_1' <Predicate = (!icmp_ln39 & and_ln39)> <Delay = 0.00>
ST_9 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node add_ln56_13)   --->   "%p_mid121 = xor i3 %select_ln39, i3 4" [src/conv3.cpp:39]   --->   Operation 450 'xor' 'p_mid121' <Predicate = (!icmp_ln39 & and_ln39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node add_ln56_13)   --->   "%select_ln41_4 = select i1 %and_ln39, i3 %p_mid121, i3 %select_ln39_4" [src/conv3.cpp:41]   --->   Operation 451 'select' 'select_ln41_4' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node add_ln56_13)   --->   "%zext_ln56_8 = zext i3 %select_ln41_4" [src/conv3.cpp:56]   --->   Operation 452 'zext' 'zext_ln56_8' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 453 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln56_13 = add i10 %add_ln56_6, i10 %zext_ln56_8" [src/conv3.cpp:56]   --->   Operation 453 'add' 'add_ln56_13' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 454 [1/1] (0.00ns)   --->   "%trunc_ln56_3 = trunc i10 %add_ln56_13" [src/conv3.cpp:56]   --->   Operation 454 'trunc' 'trunc_ln56_3' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 455 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln56_3, i7 0" [src/conv3.cpp:56]   --->   Operation 455 'bitconcatenate' 'p_shl7' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 456 [1/1] (0.00ns)   --->   "%p_shl8 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln56_13, i1 0" [src/conv3.cpp:56]   --->   Operation 456 'bitconcatenate' 'p_shl8' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 457 [1/1] (0.00ns)   --->   "%zext_ln56_9 = zext i11 %p_shl8" [src/conv3.cpp:56]   --->   Operation 457 'zext' 'zext_ln56_9' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 458 [1/1] (0.85ns)   --->   "%add_ln56_14 = add i16 %p_shl7, i16 %zext_ln56_9" [src/conv3.cpp:56]   --->   Operation 458 'add' 'add_ln56_14' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 459 [1/1] (0.79ns)   --->   "%p_mid123 = add i4 %zext_ln41_1, i4 4" [src/conv3.cpp:41]   --->   Operation 459 'add' 'p_mid123' <Predicate = (!icmp_ln39 & and_ln39)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node add_ln56_15)   --->   "%select_ln41_5 = select i1 %and_ln39, i4 %p_mid123, i4 %select_ln39_5" [src/conv3.cpp:41]   --->   Operation 460 'select' 'select_ln41_5' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node add_ln56_15)   --->   "%zext_ln56_10 = zext i4 %select_ln41_5" [src/conv3.cpp:56]   --->   Operation 461 'zext' 'zext_ln56_10' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 462 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln56_15 = add i10 %add_ln56_6, i10 %zext_ln56_10" [src/conv3.cpp:56]   --->   Operation 462 'add' 'add_ln56_15' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 463 [1/1] (0.00ns)   --->   "%trunc_ln56_4 = trunc i10 %add_ln56_15" [src/conv3.cpp:56]   --->   Operation 463 'trunc' 'trunc_ln56_4' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 464 [1/1] (0.00ns)   --->   "%p_shl9 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln56_4, i7 0" [src/conv3.cpp:56]   --->   Operation 464 'bitconcatenate' 'p_shl9' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 465 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln56_15, i1 0" [src/conv3.cpp:56]   --->   Operation 465 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 466 [1/1] (0.00ns)   --->   "%zext_ln56_11 = zext i11 %p_shl" [src/conv3.cpp:56]   --->   Operation 466 'zext' 'zext_ln56_11' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 467 [1/1] (0.85ns)   --->   "%add_ln56_16 = add i16 %p_shl9, i16 %zext_ln56_11" [src/conv3.cpp:56]   --->   Operation 467 'add' 'add_ln56_16' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 468 [1/1] (0.85ns)   --->   "%add_ln56_20 = add i16 %add_ln56_14, i16 %zext_ln56_12" [src/conv3.cpp:56]   --->   Operation 468 'add' 'add_ln56_20' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 469 [1/1] (0.00ns)   --->   "%zext_ln56_16 = zext i16 %add_ln56_20" [src/conv3.cpp:56]   --->   Operation 469 'zext' 'zext_ln56_16' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 470 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_264 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln56_16" [src/conv3.cpp:56]   --->   Operation 470 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_264' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 471 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_269 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln56_16" [src/conv3.cpp:56]   --->   Operation 471 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_269' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 472 [2/4] (6.43ns)   --->   "%tmp_2 = fadd i32 %mul, i32 0" [src/conv3.cpp:56]   --->   Operation 472 'fadd' 'tmp_2' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 473 [1/1] (0.85ns)   --->   "%add_ln56_26 = add i16 %add_ln56_14, i16 %zext_ln56_18" [src/conv3.cpp:56]   --->   Operation 473 'add' 'add_ln56_26' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 474 [1/1] (0.00ns)   --->   "%zext_ln56_22 = zext i16 %add_ln56_26" [src/conv3.cpp:56]   --->   Operation 474 'zext' 'zext_ln56_22' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 475 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_276 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln56_22" [src/conv3.cpp:56]   --->   Operation 475 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_276' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 476 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_281 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln56_22" [src/conv3.cpp:56]   --->   Operation 476 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_281' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 477 [1/3] (7.01ns)   --->   "%mul_6 = fmul i32 %weight_buffer_0_load_3, i32 %tmp_7" [src/conv3.cpp:56]   --->   Operation 477 'fmul' 'mul_6' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : [1/1] (1.53ns)   --->   Input mux for Operation 478 '%tmp_12 = fadd i32 %mul_8, i32 0'
ST_9 : Operation 478 [4/4] (4.90ns)   --->   "%tmp_12 = fadd i32 %mul_8, i32 0" [src/conv3.cpp:56]   --->   Operation 478 'fadd' 'tmp_12' <Predicate = (!icmp_ln39)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 479 [2/3] (7.01ns)   --->   "%mul_130_2 = fmul i32 %weight_buffer_0_load_7, i32 %tmp_15" [src/conv3.cpp:56]   --->   Operation 479 'fmul' 'mul_130_2' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 480 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_329 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_310" [src/conv3.cpp:56]   --->   Operation 480 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_329' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_9 : Operation 481 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_330 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_315" [src/conv3.cpp:56]   --->   Operation 481 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_330' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_9 : Operation 482 [1/1] (0.42ns)   --->   "%tmp_19 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_329, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_330, i1 %tmp_121" [src/conv3.cpp:56]   --->   Operation 482 'mux' 'tmp_19' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 483 [2/3] (7.01ns)   --->   "%mul_9 = fmul i32 %weight_buffer_0_load_10, i32 %tmp_21" [src/conv3.cpp:56]   --->   Operation 483 'fmul' 'mul_9' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : [1/1] (1.45ns)   --->   Input mux for Operation 484 '%mul_252_1 = fmul i32 %weight_buffer_0_load_11, i32 %tmp_23'
ST_9 : Operation 484 [3/3] (5.56ns)   --->   "%mul_252_1 = fmul i32 %weight_buffer_0_load_11, i32 %tmp_23" [src/conv3.cpp:56]   --->   Operation 484 'fmul' 'mul_252_1' <Predicate = (!icmp_ln39)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 485 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_337 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_299" [src/conv3.cpp:56]   --->   Operation 485 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_337' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_9 : Operation 486 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_338 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_304" [src/conv3.cpp:56]   --->   Operation 486 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_338' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_9 : Operation 487 [1/1] (0.42ns)   --->   "%tmp_27 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_337, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_338, i1 %tmp_120" [src/conv3.cpp:56]   --->   Operation 487 'mux' 'tmp_27' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 488 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_341 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_264" [src/conv3.cpp:56]   --->   Operation 488 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_341' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_9 : Operation 489 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_342 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_269" [src/conv3.cpp:56]   --->   Operation 489 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_342' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_9 : Operation 490 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_343 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_276" [src/conv3.cpp:56]   --->   Operation 490 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_343' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_9 : Operation 491 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_344 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_281" [src/conv3.cpp:56]   --->   Operation 491 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_344' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_9 : Operation 492 [2/4] (6.43ns)   --->   "%tmp_51 = fadd i32 %mul_1, i32 0" [src/conv3.cpp:56]   --->   Operation 492 'fadd' 'tmp_51' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 493 [2/3] (7.01ns)   --->   "%mul_1_6 = fmul i32 %weight_buffer_0_load_3, i32 %tmp_9" [src/conv3.cpp:56]   --->   Operation 493 'fmul' 'mul_1_6' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 494 [6/13] (1.53ns)   --->   "%urem_ln56 = urem i9 %add_ln54_3, i9 130" [src/conv3.cpp:56]   --->   Operation 494 'urem' 'urem_ln56' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : [1/1] (1.53ns)   --->   Input mux for Operation 495 '%tmp_57 = fadd i32 %mul_1_1, i32 0'
ST_9 : Operation 495 [4/4] (4.90ns)   --->   "%tmp_57 = fadd i32 %mul_1_1, i32 0" [src/conv3.cpp:56]   --->   Operation 495 'fadd' 'tmp_57' <Predicate = (!icmp_ln39)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 496 [1/3] (7.01ns)   --->   "%mul_1_1_1 = fmul i32 %weight_buffer_0_load_6, i32 %tmp_15" [src/conv3.cpp:56]   --->   Operation 496 'fmul' 'mul_1_1_1' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : [1/1] (1.45ns)   --->   Input mux for Operation 497 '%mul_1_1_2 = fmul i32 %weight_buffer_0_load_7, i32 %tmp_17'
ST_9 : Operation 497 [3/3] (5.56ns)   --->   "%mul_1_1_2 = fmul i32 %weight_buffer_0_load_7, i32 %tmp_17" [src/conv3.cpp:56]   --->   Operation 497 'fmul' 'mul_1_1_2' <Predicate = (!icmp_ln39)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : [1/1] (1.45ns)   --->   Input mux for Operation 498 '%mul_1_2 = fmul i32 %weight_buffer_0_load_10, i32 %tmp_23'
ST_9 : Operation 498 [3/3] (5.56ns)   --->   "%mul_1_2 = fmul i32 %weight_buffer_0_load_10, i32 %tmp_23" [src/conv3.cpp:56]   --->   Operation 498 'fmul' 'mul_1_2' <Predicate = (!icmp_ln39)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 499 [3/4] (6.43ns)   --->   "%tmp_77 = fadd i32 %mul_2, i32 0" [src/conv3.cpp:56]   --->   Operation 499 'fadd' 'tmp_77' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 500 [1/3] (7.01ns)   --->   "%mul_2_5 = fmul i32 %weight_buffer_0_load_2, i32 %tmp_9" [src/conv3.cpp:56]   --->   Operation 500 'fmul' 'mul_2_5' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 501 [7/13] (1.53ns)   --->   "%urem_ln56_1 = urem i9 %add_ln54_4, i9 130" [src/conv3.cpp:56]   --->   Operation 501 'urem' 'urem_ln56_1' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 502 [1/3] (7.01ns)   --->   "%mul_2_1 = fmul i32 %weight_buffer_0_load_5, i32 %tmp_15" [src/conv3.cpp:56]   --->   Operation 502 'fmul' 'mul_2_1' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 503 [2/3] (7.01ns)   --->   "%mul_2_1_1 = fmul i32 %weight_buffer_0_load_6, i32 %tmp_17" [src/conv3.cpp:56]   --->   Operation 503 'fmul' 'mul_2_1_1' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : [1/1] (1.45ns)   --->   Input mux for Operation 504 '%mul_2_2 = fmul i32 %weight_buffer_0_load_10, i32 %tmp_25'
ST_9 : Operation 504 [3/3] (5.56ns)   --->   "%mul_2_2 = fmul i32 %weight_buffer_0_load_10, i32 %tmp_25" [src/conv3.cpp:56]   --->   Operation 504 'fmul' 'mul_2_2' <Predicate = (!icmp_ln39)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.01>
ST_10 : Operation 505 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_9 = load i10 %weight_buffer_0_addr_9" [src/conv3.cpp:39]   --->   Operation 505 'load' 'weight_buffer_0_load_9' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_10 : Operation 506 [1/1] (0.78ns)   --->   "%add_ln39_13 = add i10 %empty_464, i10 13" [src/conv3.cpp:39]   --->   Operation 506 'add' 'add_ln39_13' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 507 [1/1] (0.00ns)   --->   "%add_ln39_13_cast = zext i10 %add_ln39_13" [src/conv3.cpp:39]   --->   Operation 507 'zext' 'add_ln39_13_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 508 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_13 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln39_13_cast" [src/conv3.cpp:39]   --->   Operation 508 'getelementptr' 'weight_buffer_0_addr_13' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 509 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_13 = load i10 %weight_buffer_0_addr_13" [src/conv3.cpp:39]   --->   Operation 509 'load' 'weight_buffer_0_load_13' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_10 : Operation 510 [1/1] (0.78ns)   --->   "%add_ln39_17 = add i10 %empty_464, i10 17" [src/conv3.cpp:39]   --->   Operation 510 'add' 'add_ln39_17' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 511 [1/1] (0.00ns)   --->   "%add_ln39_17_cast = zext i10 %add_ln39_17" [src/conv3.cpp:39]   --->   Operation 511 'zext' 'add_ln39_17_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 512 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_17 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln39_17_cast" [src/conv3.cpp:39]   --->   Operation 512 'getelementptr' 'weight_buffer_0_addr_17' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 513 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_17 = load i10 %weight_buffer_0_addr_17" [src/conv3.cpp:39]   --->   Operation 513 'load' 'weight_buffer_0_load_17' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_10 : Operation 514 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_20 = load i10 %weight_buffer_0_addr_20" [src/conv3.cpp:39]   --->   Operation 514 'load' 'weight_buffer_0_load_20' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_10 : Operation 515 [1/4] (6.43ns)   --->   "%tmp_2 = fadd i32 %mul, i32 0" [src/conv3.cpp:56]   --->   Operation 515 'fadd' 'tmp_2' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 516 [1/1] (0.85ns)   --->   "%add_ln56_31 = add i16 %add_ln56_14, i16 %zext_ln56_24" [src/conv3.cpp:56]   --->   Operation 516 'add' 'add_ln56_31' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 517 [1/1] (0.00ns)   --->   "%zext_ln56_28 = zext i16 %add_ln56_31" [src/conv3.cpp:56]   --->   Operation 517 'zext' 'zext_ln56_28' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 518 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_288 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln56_28" [src/conv3.cpp:56]   --->   Operation 518 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_288' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 519 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_293 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln56_28" [src/conv3.cpp:56]   --->   Operation 519 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_293' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 520 [1/1] (0.85ns)   --->   "%add_ln56_42 = add i16 %add_ln56_12, i16 %zext_ln56_38" [src/conv3.cpp:56]   --->   Operation 520 'add' 'add_ln56_42' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 521 [1/1] (0.00ns)   --->   "%zext_ln56_41 = zext i16 %add_ln56_42" [src/conv3.cpp:56]   --->   Operation 521 'zext' 'zext_ln56_41' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 522 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_311 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln56_41" [src/conv3.cpp:56]   --->   Operation 522 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_311' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 523 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_316 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln56_41" [src/conv3.cpp:56]   --->   Operation 523 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_316' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : [1/1] (1.45ns)   --->   Input mux for Operation 524 '%mul_7 = fmul i32 %weight_buffer_0_load_4, i32 %tmp_9'
ST_10 : Operation 524 [3/3] (5.56ns)   --->   "%mul_7 = fmul i32 %weight_buffer_0_load_4, i32 %tmp_9" [src/conv3.cpp:56]   --->   Operation 524 'fmul' 'mul_7' <Predicate = (!icmp_ln39)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 525 [3/4] (6.43ns)   --->   "%tmp_12 = fadd i32 %mul_8, i32 0" [src/conv3.cpp:56]   --->   Operation 525 'fadd' 'tmp_12' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 526 [1/3] (7.01ns)   --->   "%mul_130_2 = fmul i32 %weight_buffer_0_load_7, i32 %tmp_15" [src/conv3.cpp:56]   --->   Operation 526 'fmul' 'mul_130_2' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 527 [1/3] (7.01ns)   --->   "%mul_9 = fmul i32 %weight_buffer_0_load_10, i32 %tmp_21" [src/conv3.cpp:56]   --->   Operation 527 'fmul' 'mul_9' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 528 [2/3] (7.01ns)   --->   "%mul_252_1 = fmul i32 %weight_buffer_0_load_11, i32 %tmp_23" [src/conv3.cpp:56]   --->   Operation 528 'fmul' 'mul_252_1' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 529 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_339 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_311" [src/conv3.cpp:56]   --->   Operation 529 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_339' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_10 : Operation 530 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_340 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_316" [src/conv3.cpp:56]   --->   Operation 530 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_340' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_10 : Operation 531 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_341 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_264" [src/conv3.cpp:56]   --->   Operation 531 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_341' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_10 : Operation 532 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_342 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_269" [src/conv3.cpp:56]   --->   Operation 532 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_342' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_10 : Operation 533 [1/1] (0.42ns)   --->   "%tmp_31 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_341, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_342, i1 %icmp_ln43_1" [src/conv3.cpp:56]   --->   Operation 533 'mux' 'tmp_31' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 534 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_343 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_276" [src/conv3.cpp:56]   --->   Operation 534 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_343' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_10 : Operation 535 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_344 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_281" [src/conv3.cpp:56]   --->   Operation 535 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_344' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_10 : Operation 536 [1/1] (0.42ns)   --->   "%tmp_33 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_343, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_344, i1 %icmp_ln56" [src/conv3.cpp:56]   --->   Operation 536 'mux' 'tmp_33' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 537 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_345 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_288" [src/conv3.cpp:56]   --->   Operation 537 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_345' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_10 : Operation 538 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_346 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_293" [src/conv3.cpp:56]   --->   Operation 538 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_346' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_10 : Operation 539 [1/4] (6.43ns)   --->   "%tmp_51 = fadd i32 %mul_1, i32 0" [src/conv3.cpp:56]   --->   Operation 539 'fadd' 'tmp_51' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 540 [1/3] (7.01ns)   --->   "%mul_1_6 = fmul i32 %weight_buffer_0_load_3, i32 %tmp_9" [src/conv3.cpp:56]   --->   Operation 540 'fmul' 'mul_1_6' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 541 [5/13] (1.53ns)   --->   "%urem_ln56 = urem i9 %add_ln54_3, i9 130" [src/conv3.cpp:56]   --->   Operation 541 'urem' 'urem_ln56' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 542 [3/4] (6.43ns)   --->   "%tmp_57 = fadd i32 %mul_1_1, i32 0" [src/conv3.cpp:56]   --->   Operation 542 'fadd' 'tmp_57' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 543 [2/3] (7.01ns)   --->   "%mul_1_1_2 = fmul i32 %weight_buffer_0_load_7, i32 %tmp_17" [src/conv3.cpp:56]   --->   Operation 543 'fmul' 'mul_1_1_2' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 544 [2/3] (7.01ns)   --->   "%mul_1_2 = fmul i32 %weight_buffer_0_load_10, i32 %tmp_23" [src/conv3.cpp:56]   --->   Operation 544 'fmul' 'mul_1_2' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : [1/1] (1.45ns)   --->   Input mux for Operation 545 '%mul_1_2_1 = fmul i32 %weight_buffer_0_load_11, i32 %tmp_25'
ST_10 : Operation 545 [3/3] (5.56ns)   --->   "%mul_1_2_1 = fmul i32 %weight_buffer_0_load_11, i32 %tmp_25" [src/conv3.cpp:56]   --->   Operation 545 'fmul' 'mul_1_2_1' <Predicate = (!icmp_ln39)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 546 [2/4] (6.43ns)   --->   "%tmp_77 = fadd i32 %mul_2, i32 0" [src/conv3.cpp:56]   --->   Operation 546 'fadd' 'tmp_77' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 547 [6/13] (1.53ns)   --->   "%urem_ln56_1 = urem i9 %add_ln54_4, i9 130" [src/conv3.cpp:56]   --->   Operation 547 'urem' 'urem_ln56_1' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : [1/1] (1.53ns)   --->   Input mux for Operation 548 '%tmp_82 = fadd i32 %mul_2_1, i32 0'
ST_10 : Operation 548 [4/4] (4.90ns)   --->   "%tmp_82 = fadd i32 %mul_2_1, i32 0" [src/conv3.cpp:56]   --->   Operation 548 'fadd' 'tmp_82' <Predicate = (!icmp_ln39)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 549 [1/3] (7.01ns)   --->   "%mul_2_1_1 = fmul i32 %weight_buffer_0_load_6, i32 %tmp_17" [src/conv3.cpp:56]   --->   Operation 549 'fmul' 'mul_2_1_1' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : [1/1] (1.45ns)   --->   Input mux for Operation 550 '%mul_2_1_2 = fmul i32 %weight_buffer_0_load_7, i32 %tmp_19'
ST_10 : Operation 550 [3/3] (5.56ns)   --->   "%mul_2_1_2 = fmul i32 %weight_buffer_0_load_7, i32 %tmp_19" [src/conv3.cpp:56]   --->   Operation 550 'fmul' 'mul_2_1_2' <Predicate = (!icmp_ln39)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 551 [2/3] (7.01ns)   --->   "%mul_2_2 = fmul i32 %weight_buffer_0_load_10, i32 %tmp_25" [src/conv3.cpp:56]   --->   Operation 551 'fmul' 'mul_2_2' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : [1/1] (1.45ns)   --->   Input mux for Operation 552 '%mul_2_2_1 = fmul i32 %weight_buffer_0_load_11, i32 %tmp_27'
ST_10 : Operation 552 [3/3] (5.56ns)   --->   "%mul_2_2_1 = fmul i32 %weight_buffer_0_load_11, i32 %tmp_27" [src/conv3.cpp:56]   --->   Operation 552 'fmul' 'mul_2_2_1' <Predicate = (!icmp_ln39)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.01>
ST_11 : Operation 553 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_13 = load i10 %weight_buffer_0_addr_13" [src/conv3.cpp:39]   --->   Operation 553 'load' 'weight_buffer_0_load_13' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_11 : Operation 554 [1/1] (0.78ns)   --->   "%add_ln39_14 = add i10 %empty_464, i10 14" [src/conv3.cpp:39]   --->   Operation 554 'add' 'add_ln39_14' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 555 [1/1] (0.00ns)   --->   "%add_ln39_14_cast = zext i10 %add_ln39_14" [src/conv3.cpp:39]   --->   Operation 555 'zext' 'add_ln39_14_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 556 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_14 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln39_14_cast" [src/conv3.cpp:39]   --->   Operation 556 'getelementptr' 'weight_buffer_0_addr_14' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 557 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_14 = load i10 %weight_buffer_0_addr_14" [src/conv3.cpp:39]   --->   Operation 557 'load' 'weight_buffer_0_load_14' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_11 : Operation 558 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_17 = load i10 %weight_buffer_0_addr_17" [src/conv3.cpp:39]   --->   Operation 558 'load' 'weight_buffer_0_load_17' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_11 : Operation 559 [1/1] (0.78ns)   --->   "%add_ln39_21 = add i10 %empty_464, i10 21" [src/conv3.cpp:39]   --->   Operation 559 'add' 'add_ln39_21' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 560 [1/1] (0.00ns)   --->   "%add_ln39_21_cast = zext i10 %add_ln39_21" [src/conv3.cpp:39]   --->   Operation 560 'zext' 'add_ln39_21_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 561 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_21 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln39_21_cast" [src/conv3.cpp:39]   --->   Operation 561 'getelementptr' 'weight_buffer_0_addr_21' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 562 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_21 = load i10 %weight_buffer_0_addr_21" [src/conv3.cpp:39]   --->   Operation 562 'load' 'weight_buffer_0_load_21' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_11 : Operation 563 [1/1] (0.85ns)   --->   "%add_ln56_21 = add i16 %add_ln56_16, i16 %zext_ln56_12" [src/conv3.cpp:56]   --->   Operation 563 'add' 'add_ln56_21' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 564 [1/1] (0.00ns)   --->   "%zext_ln56_17 = zext i16 %add_ln56_21" [src/conv3.cpp:56]   --->   Operation 564 'zext' 'zext_ln56_17' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 565 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_265 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln56_17" [src/conv3.cpp:56]   --->   Operation 565 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_265' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 566 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_270 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln56_17" [src/conv3.cpp:56]   --->   Operation 566 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_270' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : [1/1] (1.53ns)   --->   Input mux for Operation 567 '%tmp_4 = fadd i32 %tmp_2, i32 %mul_s'
ST_11 : Operation 567 [4/4] (4.90ns)   --->   "%tmp_4 = fadd i32 %tmp_2, i32 %mul_s" [src/conv3.cpp:56]   --->   Operation 567 'fadd' 'tmp_4' <Predicate = (!icmp_ln39)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 568 [1/1] (0.85ns)   --->   "%add_ln56_37 = add i16 %add_ln56_14, i16 %zext_ln56_31" [src/conv3.cpp:56]   --->   Operation 568 'add' 'add_ln56_37' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 569 [1/1] (0.00ns)   --->   "%zext_ln56_35 = zext i16 %add_ln56_37" [src/conv3.cpp:56]   --->   Operation 569 'zext' 'zext_ln56_35' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 570 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_300 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln56_35" [src/conv3.cpp:56]   --->   Operation 570 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_300' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 571 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_305 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln56_35" [src/conv3.cpp:56]   --->   Operation 571 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_305' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 572 [2/3] (7.01ns)   --->   "%mul_7 = fmul i32 %weight_buffer_0_load_4, i32 %tmp_9" [src/conv3.cpp:56]   --->   Operation 572 'fmul' 'mul_7' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 573 [2/4] (6.43ns)   --->   "%tmp_12 = fadd i32 %mul_8, i32 0" [src/conv3.cpp:56]   --->   Operation 573 'fadd' 'tmp_12' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : [1/1] (1.45ns)   --->   Input mux for Operation 574 '%mul_130_3 = fmul i32 %weight_buffer_0_load_8, i32 %tmp_17'
ST_11 : Operation 574 [3/3] (5.56ns)   --->   "%mul_130_3 = fmul i32 %weight_buffer_0_load_8, i32 %tmp_17" [src/conv3.cpp:56]   --->   Operation 574 'fmul' 'mul_130_3' <Predicate = (!icmp_ln39)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : [1/1] (1.53ns)   --->   Input mux for Operation 575 '%tmp_22 = fadd i32 %mul_9, i32 0'
ST_11 : Operation 575 [4/4] (4.90ns)   --->   "%tmp_22 = fadd i32 %mul_9, i32 0" [src/conv3.cpp:56]   --->   Operation 575 'fadd' 'tmp_22' <Predicate = (!icmp_ln39)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 576 [1/3] (7.01ns)   --->   "%mul_252_1 = fmul i32 %weight_buffer_0_load_11, i32 %tmp_23" [src/conv3.cpp:56]   --->   Operation 576 'fmul' 'mul_252_1' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : [1/1] (1.45ns)   --->   Input mux for Operation 577 '%mul_252_2 = fmul i32 %weight_buffer_0_load_12, i32 %tmp_25'
ST_11 : Operation 577 [3/3] (5.56ns)   --->   "%mul_252_2 = fmul i32 %weight_buffer_0_load_12, i32 %tmp_25" [src/conv3.cpp:56]   --->   Operation 577 'fmul' 'mul_252_2' <Predicate = (!icmp_ln39)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 578 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_339 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_311" [src/conv3.cpp:56]   --->   Operation 578 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_339' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_11 : Operation 579 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_340 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_316" [src/conv3.cpp:56]   --->   Operation 579 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_340' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_11 : Operation 580 [1/1] (0.42ns)   --->   "%tmp_29 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_339, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_340, i1 %tmp_121" [src/conv3.cpp:56]   --->   Operation 580 'mux' 'tmp_29' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : [1/1] (1.45ns)   --->   Input mux for Operation 581 '%mul_3 = fmul i32 %weight_buffer_0_load_15, i32 %tmp_31'
ST_11 : Operation 581 [3/3] (5.56ns)   --->   "%mul_3 = fmul i32 %weight_buffer_0_load_15, i32 %tmp_31" [src/conv3.cpp:56]   --->   Operation 581 'fmul' 'mul_3' <Predicate = (!icmp_ln39)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 582 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_345 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_288" [src/conv3.cpp:56]   --->   Operation 582 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_345' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_11 : Operation 583 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_346 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_293" [src/conv3.cpp:56]   --->   Operation 583 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_346' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_11 : Operation 584 [1/1] (0.42ns)   --->   "%tmp_35 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_345, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_346, i1 %tmp_119" [src/conv3.cpp:56]   --->   Operation 584 'mux' 'tmp_35' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 585 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_347 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_300" [src/conv3.cpp:56]   --->   Operation 585 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_347' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_11 : Operation 586 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_348 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_305" [src/conv3.cpp:56]   --->   Operation 586 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_348' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_11 : Operation 587 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_351 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_265" [src/conv3.cpp:56]   --->   Operation 587 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_351' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_11 : Operation 588 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_352 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_270" [src/conv3.cpp:56]   --->   Operation 588 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_352' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_11 : [1/1] (1.53ns)   --->   Input mux for Operation 589 '%tmp_52 = fadd i32 %tmp_51, i32 %mul_1_s'
ST_11 : Operation 589 [4/4] (4.90ns)   --->   "%tmp_52 = fadd i32 %tmp_51, i32 %mul_1_s" [src/conv3.cpp:56]   --->   Operation 589 'fadd' 'tmp_52' <Predicate = (!icmp_ln39)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 590 [4/13] (1.53ns)   --->   "%urem_ln56 = urem i9 %add_ln54_3, i9 130" [src/conv3.cpp:56]   --->   Operation 590 'urem' 'urem_ln56' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 591 [2/4] (6.43ns)   --->   "%tmp_57 = fadd i32 %mul_1_1, i32 0" [src/conv3.cpp:56]   --->   Operation 591 'fadd' 'tmp_57' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 592 [1/3] (7.01ns)   --->   "%mul_1_1_2 = fmul i32 %weight_buffer_0_load_7, i32 %tmp_17" [src/conv3.cpp:56]   --->   Operation 592 'fmul' 'mul_1_1_2' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 593 [1/3] (7.01ns)   --->   "%mul_1_2 = fmul i32 %weight_buffer_0_load_10, i32 %tmp_23" [src/conv3.cpp:56]   --->   Operation 593 'fmul' 'mul_1_2' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 594 [2/3] (7.01ns)   --->   "%mul_1_2_1 = fmul i32 %weight_buffer_0_load_11, i32 %tmp_25" [src/conv3.cpp:56]   --->   Operation 594 'fmul' 'mul_1_2_1' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : [1/1] (1.45ns)   --->   Input mux for Operation 595 '%mul_1_3 = fmul i32 %weight_buffer_0_load_15, i32 %tmp_33'
ST_11 : Operation 595 [3/3] (5.56ns)   --->   "%mul_1_3 = fmul i32 %weight_buffer_0_load_15, i32 %tmp_33" [src/conv3.cpp:56]   --->   Operation 595 'fmul' 'mul_1_3' <Predicate = (!icmp_ln39)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 596 [1/4] (6.43ns)   --->   "%tmp_77 = fadd i32 %mul_2, i32 0" [src/conv3.cpp:56]   --->   Operation 596 'fadd' 'tmp_77' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 597 [5/13] (1.53ns)   --->   "%urem_ln56_1 = urem i9 %add_ln54_4, i9 130" [src/conv3.cpp:56]   --->   Operation 597 'urem' 'urem_ln56_1' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 598 [3/4] (6.43ns)   --->   "%tmp_82 = fadd i32 %mul_2_1, i32 0" [src/conv3.cpp:56]   --->   Operation 598 'fadd' 'tmp_82' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 599 [2/3] (7.01ns)   --->   "%mul_2_1_2 = fmul i32 %weight_buffer_0_load_7, i32 %tmp_19" [src/conv3.cpp:56]   --->   Operation 599 'fmul' 'mul_2_1_2' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 600 [1/3] (7.01ns)   --->   "%mul_2_2 = fmul i32 %weight_buffer_0_load_10, i32 %tmp_25" [src/conv3.cpp:56]   --->   Operation 600 'fmul' 'mul_2_2' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 601 [2/3] (7.01ns)   --->   "%mul_2_2_1 = fmul i32 %weight_buffer_0_load_11, i32 %tmp_27" [src/conv3.cpp:56]   --->   Operation 601 'fmul' 'mul_2_2_1' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.01>
ST_12 : Operation 602 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_14 = load i10 %weight_buffer_0_addr_14" [src/conv3.cpp:39]   --->   Operation 602 'load' 'weight_buffer_0_load_14' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_12 : Operation 603 [1/1] (0.78ns)   --->   "%add_ln39_18 = add i10 %empty_464, i10 18" [src/conv3.cpp:39]   --->   Operation 603 'add' 'add_ln39_18' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 604 [1/1] (0.00ns)   --->   "%add_ln39_18_cast = zext i10 %add_ln39_18" [src/conv3.cpp:39]   --->   Operation 604 'zext' 'add_ln39_18_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 605 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_18 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln39_18_cast" [src/conv3.cpp:39]   --->   Operation 605 'getelementptr' 'weight_buffer_0_addr_18' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 606 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_18 = load i10 %weight_buffer_0_addr_18" [src/conv3.cpp:39]   --->   Operation 606 'load' 'weight_buffer_0_load_18' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_12 : Operation 607 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_21 = load i10 %weight_buffer_0_addr_21" [src/conv3.cpp:39]   --->   Operation 607 'load' 'weight_buffer_0_load_21' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_12 : Operation 608 [1/1] (0.78ns)   --->   "%add_ln39_22 = add i10 %empty_464, i10 22" [src/conv3.cpp:39]   --->   Operation 608 'add' 'add_ln39_22' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 609 [1/1] (0.00ns)   --->   "%add_ln39_22_cast = zext i10 %add_ln39_22" [src/conv3.cpp:39]   --->   Operation 609 'zext' 'add_ln39_22_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 610 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_22 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln39_22_cast" [src/conv3.cpp:39]   --->   Operation 610 'getelementptr' 'weight_buffer_0_addr_22' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 611 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_22 = load i10 %weight_buffer_0_addr_22" [src/conv3.cpp:39]   --->   Operation 611 'load' 'weight_buffer_0_load_22' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_12 : Operation 612 [1/1] (0.85ns)   --->   "%add_ln56_27 = add i16 %add_ln56_16, i16 %zext_ln56_18" [src/conv3.cpp:56]   --->   Operation 612 'add' 'add_ln56_27' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 613 [1/1] (0.00ns)   --->   "%zext_ln56_23 = zext i16 %add_ln56_27" [src/conv3.cpp:56]   --->   Operation 613 'zext' 'zext_ln56_23' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 614 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_277 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln56_23" [src/conv3.cpp:56]   --->   Operation 614 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_277' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 615 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_282 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln56_23" [src/conv3.cpp:56]   --->   Operation 615 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_282' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 616 [3/4] (6.43ns)   --->   "%tmp_4 = fadd i32 %tmp_2, i32 %mul_s" [src/conv3.cpp:56]   --->   Operation 616 'fadd' 'tmp_4' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 617 [1/1] (0.85ns)   --->   "%add_ln56_32 = add i16 %add_ln56_16, i16 %zext_ln56_24" [src/conv3.cpp:56]   --->   Operation 617 'add' 'add_ln56_32' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 618 [1/1] (0.00ns)   --->   "%zext_ln56_29 = zext i16 %add_ln56_32" [src/conv3.cpp:56]   --->   Operation 618 'zext' 'zext_ln56_29' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 619 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_289 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln56_29" [src/conv3.cpp:56]   --->   Operation 619 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_289' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 620 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_294 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln56_29" [src/conv3.cpp:56]   --->   Operation 620 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_294' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 621 [1/3] (7.01ns)   --->   "%mul_7 = fmul i32 %weight_buffer_0_load_4, i32 %tmp_9" [src/conv3.cpp:56]   --->   Operation 621 'fmul' 'mul_7' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 622 [1/4] (6.43ns)   --->   "%tmp_12 = fadd i32 %mul_8, i32 0" [src/conv3.cpp:56]   --->   Operation 622 'fadd' 'tmp_12' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 623 [2/3] (7.01ns)   --->   "%mul_130_3 = fmul i32 %weight_buffer_0_load_8, i32 %tmp_17" [src/conv3.cpp:56]   --->   Operation 623 'fmul' 'mul_130_3' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 624 [3/4] (6.43ns)   --->   "%tmp_22 = fadd i32 %mul_9, i32 0" [src/conv3.cpp:56]   --->   Operation 624 'fadd' 'tmp_22' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 625 [2/3] (7.01ns)   --->   "%mul_252_2 = fmul i32 %weight_buffer_0_load_12, i32 %tmp_25" [src/conv3.cpp:56]   --->   Operation 625 'fmul' 'mul_252_2' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 626 [2/3] (7.01ns)   --->   "%mul_3 = fmul i32 %weight_buffer_0_load_15, i32 %tmp_31" [src/conv3.cpp:56]   --->   Operation 626 'fmul' 'mul_3' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : [1/1] (1.45ns)   --->   Input mux for Operation 627 '%mul_3_1 = fmul i32 %weight_buffer_0_load_16, i32 %tmp_33'
ST_12 : Operation 627 [3/3] (5.56ns)   --->   "%mul_3_1 = fmul i32 %weight_buffer_0_load_16, i32 %tmp_33" [src/conv3.cpp:56]   --->   Operation 627 'fmul' 'mul_3_1' <Predicate = (!icmp_ln39)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 628 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_347 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_300" [src/conv3.cpp:56]   --->   Operation 628 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_347' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_12 : Operation 629 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_348 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_305" [src/conv3.cpp:56]   --->   Operation 629 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_348' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_12 : Operation 630 [1/1] (0.42ns)   --->   "%tmp_37 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_347, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_348, i1 %tmp_120" [src/conv3.cpp:56]   --->   Operation 630 'mux' 'tmp_37' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 631 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_351 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_265" [src/conv3.cpp:56]   --->   Operation 631 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_351' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_12 : Operation 632 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_352 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_270" [src/conv3.cpp:56]   --->   Operation 632 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_352' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_12 : Operation 633 [1/1] (0.42ns)   --->   "%tmp_41 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_351, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_352, i1 %icmp_ln43_1" [src/conv3.cpp:56]   --->   Operation 633 'mux' 'tmp_41' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 634 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_353 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_277" [src/conv3.cpp:56]   --->   Operation 634 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_353' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_12 : Operation 635 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_354 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_282" [src/conv3.cpp:56]   --->   Operation 635 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_354' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_12 : Operation 636 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_355 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_289" [src/conv3.cpp:56]   --->   Operation 636 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_355' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_12 : Operation 637 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_356 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_294" [src/conv3.cpp:56]   --->   Operation 637 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_356' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_12 : Operation 638 [3/4] (6.43ns)   --->   "%tmp_52 = fadd i32 %tmp_51, i32 %mul_1_s" [src/conv3.cpp:56]   --->   Operation 638 'fadd' 'tmp_52' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 639 [3/13] (1.53ns)   --->   "%urem_ln56 = urem i9 %add_ln54_3, i9 130" [src/conv3.cpp:56]   --->   Operation 639 'urem' 'urem_ln56' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 640 [1/4] (6.43ns)   --->   "%tmp_57 = fadd i32 %mul_1_1, i32 0" [src/conv3.cpp:56]   --->   Operation 640 'fadd' 'tmp_57' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : [1/1] (1.45ns)   --->   Input mux for Operation 641 '%mul_1_1_3 = fmul i32 %weight_buffer_0_load_8, i32 %tmp_19'
ST_12 : Operation 641 [3/3] (5.56ns)   --->   "%mul_1_1_3 = fmul i32 %weight_buffer_0_load_8, i32 %tmp_19" [src/conv3.cpp:56]   --->   Operation 641 'fmul' 'mul_1_1_3' <Predicate = (!icmp_ln39)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : [1/1] (1.53ns)   --->   Input mux for Operation 642 '%tmp_62 = fadd i32 %mul_1_2, i32 0'
ST_12 : Operation 642 [4/4] (4.90ns)   --->   "%tmp_62 = fadd i32 %mul_1_2, i32 0" [src/conv3.cpp:56]   --->   Operation 642 'fadd' 'tmp_62' <Predicate = (!icmp_ln39)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 643 [1/3] (7.01ns)   --->   "%mul_1_2_1 = fmul i32 %weight_buffer_0_load_11, i32 %tmp_25" [src/conv3.cpp:56]   --->   Operation 643 'fmul' 'mul_1_2_1' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : [1/1] (1.45ns)   --->   Input mux for Operation 644 '%mul_1_2_2 = fmul i32 %weight_buffer_0_load_12, i32 %tmp_27'
ST_12 : Operation 644 [3/3] (5.56ns)   --->   "%mul_1_2_2 = fmul i32 %weight_buffer_0_load_12, i32 %tmp_27" [src/conv3.cpp:56]   --->   Operation 644 'fmul' 'mul_1_2_2' <Predicate = (!icmp_ln39)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 645 [2/3] (7.01ns)   --->   "%mul_1_3 = fmul i32 %weight_buffer_0_load_15, i32 %tmp_33" [src/conv3.cpp:56]   --->   Operation 645 'fmul' 'mul_1_3' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : [1/1] (1.53ns)   --->   Input mux for Operation 646 '%tmp_78 = fadd i32 %tmp_77, i32 %mul_2_s'
ST_12 : Operation 646 [4/4] (4.90ns)   --->   "%tmp_78 = fadd i32 %tmp_77, i32 %mul_2_s" [src/conv3.cpp:56]   --->   Operation 646 'fadd' 'tmp_78' <Predicate = (!icmp_ln39)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 647 [4/13] (1.53ns)   --->   "%urem_ln56_1 = urem i9 %add_ln54_4, i9 130" [src/conv3.cpp:56]   --->   Operation 647 'urem' 'urem_ln56_1' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 648 [2/4] (6.43ns)   --->   "%tmp_82 = fadd i32 %mul_2_1, i32 0" [src/conv3.cpp:56]   --->   Operation 648 'fadd' 'tmp_82' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 649 [1/3] (7.01ns)   --->   "%mul_2_1_2 = fmul i32 %weight_buffer_0_load_7, i32 %tmp_19" [src/conv3.cpp:56]   --->   Operation 649 'fmul' 'mul_2_1_2' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : [1/1] (1.53ns)   --->   Input mux for Operation 650 '%tmp_87 = fadd i32 %mul_2_2, i32 0'
ST_12 : Operation 650 [4/4] (4.90ns)   --->   "%tmp_87 = fadd i32 %mul_2_2, i32 0" [src/conv3.cpp:56]   --->   Operation 650 'fadd' 'tmp_87' <Predicate = (!icmp_ln39)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 651 [1/3] (7.01ns)   --->   "%mul_2_2_1 = fmul i32 %weight_buffer_0_load_11, i32 %tmp_27" [src/conv3.cpp:56]   --->   Operation 651 'fmul' 'mul_2_2_1' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : [1/1] (1.45ns)   --->   Input mux for Operation 652 '%mul_2_3 = fmul i32 %weight_buffer_0_load_15, i32 %tmp_35'
ST_12 : Operation 652 [3/3] (5.56ns)   --->   "%mul_2_3 = fmul i32 %weight_buffer_0_load_15, i32 %tmp_35" [src/conv3.cpp:56]   --->   Operation 652 'fmul' 'mul_2_3' <Predicate = (!icmp_ln39)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.01>
ST_13 : Operation 653 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_18 = load i10 %weight_buffer_0_addr_18" [src/conv3.cpp:39]   --->   Operation 653 'load' 'weight_buffer_0_load_18' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_13 : Operation 654 [1/1] (0.78ns)   --->   "%add_ln39_19 = add i10 %empty_464, i10 19" [src/conv3.cpp:39]   --->   Operation 654 'add' 'add_ln39_19' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 655 [1/1] (0.00ns)   --->   "%add_ln39_19_cast = zext i10 %add_ln39_19" [src/conv3.cpp:39]   --->   Operation 655 'zext' 'add_ln39_19_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 656 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_19 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln39_19_cast" [src/conv3.cpp:39]   --->   Operation 656 'getelementptr' 'weight_buffer_0_addr_19' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 657 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_19 = load i10 %weight_buffer_0_addr_19" [src/conv3.cpp:39]   --->   Operation 657 'load' 'weight_buffer_0_load_19' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_13 : Operation 658 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_22 = load i10 %weight_buffer_0_addr_22" [src/conv3.cpp:39]   --->   Operation 658 'load' 'weight_buffer_0_load_22' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_13 : Operation 659 [1/1] (0.78ns)   --->   "%add_ln39_23 = add i10 %empty_464, i10 23" [src/conv3.cpp:39]   --->   Operation 659 'add' 'add_ln39_23' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 660 [1/1] (0.00ns)   --->   "%add_ln39_23_cast = zext i10 %add_ln39_23" [src/conv3.cpp:39]   --->   Operation 660 'zext' 'add_ln39_23_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 661 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_23 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln39_23_cast" [src/conv3.cpp:39]   --->   Operation 661 'getelementptr' 'weight_buffer_0_addr_23' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 662 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_23 = load i10 %weight_buffer_0_addr_23" [src/conv3.cpp:39]   --->   Operation 662 'load' 'weight_buffer_0_load_23' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_13 : Operation 663 [1/1] (0.78ns)   --->   "%add_ln39_24 = add i10 %empty_464, i10 24" [src/conv3.cpp:39]   --->   Operation 663 'add' 'add_ln39_24' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 664 [2/4] (6.43ns)   --->   "%tmp_4 = fadd i32 %tmp_2, i32 %mul_s" [src/conv3.cpp:56]   --->   Operation 664 'fadd' 'tmp_4' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 665 [1/1] (0.85ns)   --->   "%add_ln56_38 = add i16 %add_ln56_16, i16 %zext_ln56_31" [src/conv3.cpp:56]   --->   Operation 665 'add' 'add_ln56_38' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 666 [1/1] (0.00ns)   --->   "%zext_ln56_36 = zext i16 %add_ln56_38" [src/conv3.cpp:56]   --->   Operation 666 'zext' 'zext_ln56_36' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 667 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_301 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln56_36" [src/conv3.cpp:56]   --->   Operation 667 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_301' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 668 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_306 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln56_36" [src/conv3.cpp:56]   --->   Operation 668 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_306' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 669 [1/1] (0.85ns)   --->   "%add_ln56_43 = add i16 %add_ln56_14, i16 %zext_ln56_38" [src/conv3.cpp:56]   --->   Operation 669 'add' 'add_ln56_43' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 670 [1/1] (0.00ns)   --->   "%zext_ln56_42 = zext i16 %add_ln56_43" [src/conv3.cpp:56]   --->   Operation 670 'zext' 'zext_ln56_42' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 671 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_312 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln56_42" [src/conv3.cpp:56]   --->   Operation 671 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_312' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 672 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_317 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln56_42" [src/conv3.cpp:56]   --->   Operation 672 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_317' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : [1/1] (1.53ns)   --->   Input mux for Operation 673 '%tmp_14 = fadd i32 %tmp_12, i32 %mul_130_1'
ST_13 : Operation 673 [4/4] (4.90ns)   --->   "%tmp_14 = fadd i32 %tmp_12, i32 %mul_130_1" [src/conv3.cpp:56]   --->   Operation 673 'fadd' 'tmp_14' <Predicate = (!icmp_ln39)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 674 [1/3] (7.01ns)   --->   "%mul_130_3 = fmul i32 %weight_buffer_0_load_8, i32 %tmp_17" [src/conv3.cpp:56]   --->   Operation 674 'fmul' 'mul_130_3' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 675 [2/4] (6.43ns)   --->   "%tmp_22 = fadd i32 %mul_9, i32 0" [src/conv3.cpp:56]   --->   Operation 675 'fadd' 'tmp_22' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 676 [1/3] (7.01ns)   --->   "%mul_252_2 = fmul i32 %weight_buffer_0_load_12, i32 %tmp_25" [src/conv3.cpp:56]   --->   Operation 676 'fmul' 'mul_252_2' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 677 [1/3] (7.01ns)   --->   "%mul_3 = fmul i32 %weight_buffer_0_load_15, i32 %tmp_31" [src/conv3.cpp:56]   --->   Operation 677 'fmul' 'mul_3' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 678 [2/3] (7.01ns)   --->   "%mul_3_1 = fmul i32 %weight_buffer_0_load_16, i32 %tmp_33" [src/conv3.cpp:56]   --->   Operation 678 'fmul' 'mul_3_1' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 679 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_349 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_312" [src/conv3.cpp:56]   --->   Operation 679 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_349' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_13 : Operation 680 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_350 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_317" [src/conv3.cpp:56]   --->   Operation 680 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_350' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_13 : [1/1] (1.45ns)   --->   Input mux for Operation 681 '%mul_4 = fmul i32 %weight_buffer_0_load_20, i32 %tmp_41'
ST_13 : Operation 681 [3/3] (5.56ns)   --->   "%mul_4 = fmul i32 %weight_buffer_0_load_20, i32 %tmp_41" [src/conv3.cpp:56]   --->   Operation 681 'fmul' 'mul_4' <Predicate = (!icmp_ln39)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 682 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_353 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_277" [src/conv3.cpp:56]   --->   Operation 682 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_353' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_13 : Operation 683 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_354 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_282" [src/conv3.cpp:56]   --->   Operation 683 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_354' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_13 : Operation 684 [1/1] (0.42ns)   --->   "%tmp_43 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_353, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_354, i1 %icmp_ln56" [src/conv3.cpp:56]   --->   Operation 684 'mux' 'tmp_43' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 685 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_355 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_289" [src/conv3.cpp:56]   --->   Operation 685 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_355' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_13 : Operation 686 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_356 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_294" [src/conv3.cpp:56]   --->   Operation 686 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_356' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_13 : Operation 687 [1/1] (0.42ns)   --->   "%tmp_45 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_355, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_356, i1 %tmp_119" [src/conv3.cpp:56]   --->   Operation 687 'mux' 'tmp_45' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 688 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_357 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_301" [src/conv3.cpp:56]   --->   Operation 688 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_357' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_13 : Operation 689 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_358 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_306" [src/conv3.cpp:56]   --->   Operation 689 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_358' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_13 : Operation 690 [2/4] (6.43ns)   --->   "%tmp_52 = fadd i32 %tmp_51, i32 %mul_1_s" [src/conv3.cpp:56]   --->   Operation 690 'fadd' 'tmp_52' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 691 [2/13] (1.53ns)   --->   "%urem_ln56 = urem i9 %add_ln54_3, i9 130" [src/conv3.cpp:56]   --->   Operation 691 'urem' 'urem_ln56' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : [1/1] (1.53ns)   --->   Input mux for Operation 692 '%tmp_58 = fadd i32 %tmp_57, i32 %mul_1_1_1'
ST_13 : Operation 692 [4/4] (4.90ns)   --->   "%tmp_58 = fadd i32 %tmp_57, i32 %mul_1_1_1" [src/conv3.cpp:56]   --->   Operation 692 'fadd' 'tmp_58' <Predicate = (!icmp_ln39)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 693 [2/3] (7.01ns)   --->   "%mul_1_1_3 = fmul i32 %weight_buffer_0_load_8, i32 %tmp_19" [src/conv3.cpp:56]   --->   Operation 693 'fmul' 'mul_1_1_3' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 694 [3/4] (6.43ns)   --->   "%tmp_62 = fadd i32 %mul_1_2, i32 0" [src/conv3.cpp:56]   --->   Operation 694 'fadd' 'tmp_62' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 695 [2/3] (7.01ns)   --->   "%mul_1_2_2 = fmul i32 %weight_buffer_0_load_12, i32 %tmp_27" [src/conv3.cpp:56]   --->   Operation 695 'fmul' 'mul_1_2_2' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 696 [1/3] (7.01ns)   --->   "%mul_1_3 = fmul i32 %weight_buffer_0_load_15, i32 %tmp_33" [src/conv3.cpp:56]   --->   Operation 696 'fmul' 'mul_1_3' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : [1/1] (1.45ns)   --->   Input mux for Operation 697 '%mul_1_3_1 = fmul i32 %weight_buffer_0_load_16, i32 %tmp_35'
ST_13 : Operation 697 [3/3] (5.56ns)   --->   "%mul_1_3_1 = fmul i32 %weight_buffer_0_load_16, i32 %tmp_35" [src/conv3.cpp:56]   --->   Operation 697 'fmul' 'mul_1_3_1' <Predicate = (!icmp_ln39)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 698 [3/4] (6.43ns)   --->   "%tmp_78 = fadd i32 %tmp_77, i32 %mul_2_s" [src/conv3.cpp:56]   --->   Operation 698 'fadd' 'tmp_78' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 699 [3/13] (1.53ns)   --->   "%urem_ln56_1 = urem i9 %add_ln54_4, i9 130" [src/conv3.cpp:56]   --->   Operation 699 'urem' 'urem_ln56_1' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 700 [1/4] (6.43ns)   --->   "%tmp_82 = fadd i32 %mul_2_1, i32 0" [src/conv3.cpp:56]   --->   Operation 700 'fadd' 'tmp_82' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 701 [3/4] (6.43ns)   --->   "%tmp_87 = fadd i32 %mul_2_2, i32 0" [src/conv3.cpp:56]   --->   Operation 701 'fadd' 'tmp_87' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : [1/1] (1.45ns)   --->   Input mux for Operation 702 '%mul_2_2_2 = fmul i32 %weight_buffer_0_load_12, i32 %tmp_29'
ST_13 : Operation 702 [3/3] (5.56ns)   --->   "%mul_2_2_2 = fmul i32 %weight_buffer_0_load_12, i32 %tmp_29" [src/conv3.cpp:56]   --->   Operation 702 'fmul' 'mul_2_2_2' <Predicate = (!icmp_ln39)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 703 [2/3] (7.01ns)   --->   "%mul_2_3 = fmul i32 %weight_buffer_0_load_15, i32 %tmp_35" [src/conv3.cpp:56]   --->   Operation 703 'fmul' 'mul_2_3' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : [1/1] (1.45ns)   --->   Input mux for Operation 704 '%mul_2_3_1 = fmul i32 %weight_buffer_0_load_16, i32 %tmp_37'
ST_13 : Operation 704 [3/3] (5.56ns)   --->   "%mul_2_3_1 = fmul i32 %weight_buffer_0_load_16, i32 %tmp_37" [src/conv3.cpp:56]   --->   Operation 704 'fmul' 'mul_2_3_1' <Predicate = (!icmp_ln39)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.01>
ST_14 : Operation 705 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_19 = load i10 %weight_buffer_0_addr_19" [src/conv3.cpp:39]   --->   Operation 705 'load' 'weight_buffer_0_load_19' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_14 : Operation 706 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_23 = load i10 %weight_buffer_0_addr_23" [src/conv3.cpp:39]   --->   Operation 706 'load' 'weight_buffer_0_load_23' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_14 : Operation 707 [1/1] (0.00ns)   --->   "%add_ln39_24_cast = zext i10 %add_ln39_24" [src/conv3.cpp:39]   --->   Operation 707 'zext' 'add_ln39_24_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 708 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_24 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln39_24_cast" [src/conv3.cpp:39]   --->   Operation 708 'getelementptr' 'weight_buffer_0_addr_24' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 709 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_24 = load i10 %weight_buffer_0_addr_24" [src/conv3.cpp:39]   --->   Operation 709 'load' 'weight_buffer_0_load_24' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_14 : Operation 710 [1/4] (6.43ns)   --->   "%tmp_4 = fadd i32 %tmp_2, i32 %mul_s" [src/conv3.cpp:56]   --->   Operation 710 'fadd' 'tmp_4' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 711 [3/4] (6.43ns)   --->   "%tmp_14 = fadd i32 %tmp_12, i32 %mul_130_1" [src/conv3.cpp:56]   --->   Operation 711 'fadd' 'tmp_14' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (1.45ns)   --->   Input mux for Operation 712 '%mul_130_4 = fmul i32 %weight_buffer_0_load_9, i32 %tmp_19'
ST_14 : Operation 712 [3/3] (5.56ns)   --->   "%mul_130_4 = fmul i32 %weight_buffer_0_load_9, i32 %tmp_19" [src/conv3.cpp:56]   --->   Operation 712 'fmul' 'mul_130_4' <Predicate = (!icmp_ln39)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 713 [1/4] (6.43ns)   --->   "%tmp_22 = fadd i32 %mul_9, i32 0" [src/conv3.cpp:56]   --->   Operation 713 'fadd' 'tmp_22' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (1.45ns)   --->   Input mux for Operation 714 '%mul_252_3 = fmul i32 %weight_buffer_0_load_13, i32 %tmp_27'
ST_14 : Operation 714 [3/3] (5.56ns)   --->   "%mul_252_3 = fmul i32 %weight_buffer_0_load_13, i32 %tmp_27" [src/conv3.cpp:56]   --->   Operation 714 'fmul' 'mul_252_3' <Predicate = (!icmp_ln39)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (1.53ns)   --->   Input mux for Operation 715 '%tmp_32 = fadd i32 %mul_3, i32 0'
ST_14 : Operation 715 [4/4] (4.90ns)   --->   "%tmp_32 = fadd i32 %mul_3, i32 0" [src/conv3.cpp:56]   --->   Operation 715 'fadd' 'tmp_32' <Predicate = (!icmp_ln39)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 716 [1/3] (7.01ns)   --->   "%mul_3_1 = fmul i32 %weight_buffer_0_load_16, i32 %tmp_33" [src/conv3.cpp:56]   --->   Operation 716 'fmul' 'mul_3_1' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 717 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_349 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_312" [src/conv3.cpp:56]   --->   Operation 717 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_349' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_14 : Operation 718 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_350 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_317" [src/conv3.cpp:56]   --->   Operation 718 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_350' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_14 : Operation 719 [1/1] (0.42ns)   --->   "%tmp_39 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_349, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_350, i1 %tmp_121" [src/conv3.cpp:56]   --->   Operation 719 'mux' 'tmp_39' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 720 [2/3] (7.01ns)   --->   "%mul_4 = fmul i32 %weight_buffer_0_load_20, i32 %tmp_41" [src/conv3.cpp:56]   --->   Operation 720 'fmul' 'mul_4' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 721 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_357 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_301" [src/conv3.cpp:56]   --->   Operation 721 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_357' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_14 : Operation 722 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_358 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_306" [src/conv3.cpp:56]   --->   Operation 722 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_358' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_14 : Operation 723 [1/1] (0.42ns)   --->   "%tmp_47 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_357, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_358, i1 %tmp_120" [src/conv3.cpp:56]   --->   Operation 723 'mux' 'tmp_47' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 724 [1/4] (6.43ns)   --->   "%tmp_52 = fadd i32 %tmp_51, i32 %mul_1_s" [src/conv3.cpp:56]   --->   Operation 724 'fadd' 'tmp_52' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 725 [1/13] (1.53ns)   --->   "%urem_ln56 = urem i9 %add_ln54_3, i9 130" [src/conv3.cpp:56]   --->   Operation 725 'urem' 'urem_ln56' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 726 [1/1] (0.00ns)   --->   "%zext_ln56_45 = zext i9 %urem_ln56" [src/conv3.cpp:56]   --->   Operation 726 'zext' 'zext_ln56_45' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 727 [1/1] (0.85ns)   --->   "%add_ln56_45 = add i16 %add_ln56_8, i16 %zext_ln56_45" [src/conv3.cpp:56]   --->   Operation 727 'add' 'add_ln56_45' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 728 [1/1] (0.00ns)   --->   "%zext_ln56_46 = zext i16 %add_ln56_45" [src/conv3.cpp:56]   --->   Operation 728 'zext' 'zext_ln56_46' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 729 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_361 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln56_46" [src/conv3.cpp:56]   --->   Operation 729 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_361' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 730 [1/1] (0.85ns)   --->   "%add_ln56_46 = add i16 %add_ln56_10, i16 %zext_ln56_45" [src/conv3.cpp:56]   --->   Operation 730 'add' 'add_ln56_46' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 731 [1/1] (0.00ns)   --->   "%zext_ln56_47 = zext i16 %add_ln56_46" [src/conv3.cpp:56]   --->   Operation 731 'zext' 'zext_ln56_47' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 732 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_362 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln56_47" [src/conv3.cpp:56]   --->   Operation 732 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_362' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 733 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_366 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln56_46" [src/conv3.cpp:56]   --->   Operation 733 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_366' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 734 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_367 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln56_47" [src/conv3.cpp:56]   --->   Operation 734 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_367' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 735 [3/4] (6.43ns)   --->   "%tmp_58 = fadd i32 %tmp_57, i32 %mul_1_1_1" [src/conv3.cpp:56]   --->   Operation 735 'fadd' 'tmp_58' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 736 [1/3] (7.01ns)   --->   "%mul_1_1_3 = fmul i32 %weight_buffer_0_load_8, i32 %tmp_19" [src/conv3.cpp:56]   --->   Operation 736 'fmul' 'mul_1_1_3' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 737 [2/4] (6.43ns)   --->   "%tmp_62 = fadd i32 %mul_1_2, i32 0" [src/conv3.cpp:56]   --->   Operation 737 'fadd' 'tmp_62' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 738 [1/3] (7.01ns)   --->   "%mul_1_2_2 = fmul i32 %weight_buffer_0_load_12, i32 %tmp_27" [src/conv3.cpp:56]   --->   Operation 738 'fmul' 'mul_1_2_2' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (1.53ns)   --->   Input mux for Operation 739 '%tmp_67 = fadd i32 %mul_1_3, i32 0'
ST_14 : Operation 739 [4/4] (4.90ns)   --->   "%tmp_67 = fadd i32 %mul_1_3, i32 0" [src/conv3.cpp:56]   --->   Operation 739 'fadd' 'tmp_67' <Predicate = (!icmp_ln39)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 740 [2/3] (7.01ns)   --->   "%mul_1_3_1 = fmul i32 %weight_buffer_0_load_16, i32 %tmp_35" [src/conv3.cpp:56]   --->   Operation 740 'fmul' 'mul_1_3_1' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (1.45ns)   --->   Input mux for Operation 741 '%mul_1_4 = fmul i32 %weight_buffer_0_load_20, i32 %tmp_43'
ST_14 : Operation 741 [3/3] (5.56ns)   --->   "%mul_1_4 = fmul i32 %weight_buffer_0_load_20, i32 %tmp_43" [src/conv3.cpp:56]   --->   Operation 741 'fmul' 'mul_1_4' <Predicate = (!icmp_ln39)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 742 [2/4] (6.43ns)   --->   "%tmp_78 = fadd i32 %tmp_77, i32 %mul_2_s" [src/conv3.cpp:56]   --->   Operation 742 'fadd' 'tmp_78' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 743 [2/13] (1.53ns)   --->   "%urem_ln56_1 = urem i9 %add_ln54_4, i9 130" [src/conv3.cpp:56]   --->   Operation 743 'urem' 'urem_ln56_1' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (1.53ns)   --->   Input mux for Operation 744 '%tmp_83 = fadd i32 %tmp_82, i32 %mul_2_1_1'
ST_14 : Operation 744 [4/4] (4.90ns)   --->   "%tmp_83 = fadd i32 %tmp_82, i32 %mul_2_1_1" [src/conv3.cpp:56]   --->   Operation 744 'fadd' 'tmp_83' <Predicate = (!icmp_ln39)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 745 [2/4] (6.43ns)   --->   "%tmp_87 = fadd i32 %mul_2_2, i32 0" [src/conv3.cpp:56]   --->   Operation 745 'fadd' 'tmp_87' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 746 [2/3] (7.01ns)   --->   "%mul_2_2_2 = fmul i32 %weight_buffer_0_load_12, i32 %tmp_29" [src/conv3.cpp:56]   --->   Operation 746 'fmul' 'mul_2_2_2' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 747 [1/3] (7.01ns)   --->   "%mul_2_3 = fmul i32 %weight_buffer_0_load_15, i32 %tmp_35" [src/conv3.cpp:56]   --->   Operation 747 'fmul' 'mul_2_3' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 748 [2/3] (7.01ns)   --->   "%mul_2_3_1 = fmul i32 %weight_buffer_0_load_16, i32 %tmp_37" [src/conv3.cpp:56]   --->   Operation 748 'fmul' 'mul_2_3_1' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (1.45ns)   --->   Input mux for Operation 749 '%mul_2_4 = fmul i32 %weight_buffer_0_load_20, i32 %tmp_45'
ST_14 : Operation 749 [3/3] (5.56ns)   --->   "%mul_2_4 = fmul i32 %weight_buffer_0_load_20, i32 %tmp_45" [src/conv3.cpp:56]   --->   Operation 749 'fmul' 'mul_2_4' <Predicate = (!icmp_ln39)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 750 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_381 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_361" [src/conv3.cpp:56]   --->   Operation 750 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_381' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_14 : Operation 751 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_382 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_366" [src/conv3.cpp:56]   --->   Operation 751 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_382' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_14 : Operation 752 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_383 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_362" [src/conv3.cpp:56]   --->   Operation 752 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_383' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_14 : Operation 753 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_384 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_367" [src/conv3.cpp:56]   --->   Operation 753 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_384' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>

State 15 <SV = 14> <Delay = 7.01>
ST_15 : Operation 754 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_24 = load i10 %weight_buffer_0_addr_24" [src/conv3.cpp:39]   --->   Operation 754 'load' 'weight_buffer_0_load_24' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_15 : [1/1] (1.53ns)   --->   Input mux for Operation 755 '%tmp_6 = fadd i32 %tmp_4, i32 %mul_5'
ST_15 : Operation 755 [4/4] (4.90ns)   --->   "%tmp_6 = fadd i32 %tmp_4, i32 %mul_5" [src/conv3.cpp:56]   --->   Operation 755 'fadd' 'tmp_6' <Predicate = (!icmp_ln39)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 756 [2/4] (6.43ns)   --->   "%tmp_14 = fadd i32 %tmp_12, i32 %mul_130_1" [src/conv3.cpp:56]   --->   Operation 756 'fadd' 'tmp_14' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 757 [2/3] (7.01ns)   --->   "%mul_130_4 = fmul i32 %weight_buffer_0_load_9, i32 %tmp_19" [src/conv3.cpp:56]   --->   Operation 757 'fmul' 'mul_130_4' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : [1/1] (1.53ns)   --->   Input mux for Operation 758 '%tmp_24 = fadd i32 %tmp_22, i32 %mul_252_1'
ST_15 : Operation 758 [4/4] (4.90ns)   --->   "%tmp_24 = fadd i32 %tmp_22, i32 %mul_252_1" [src/conv3.cpp:56]   --->   Operation 758 'fadd' 'tmp_24' <Predicate = (!icmp_ln39)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 759 [2/3] (7.01ns)   --->   "%mul_252_3 = fmul i32 %weight_buffer_0_load_13, i32 %tmp_27" [src/conv3.cpp:56]   --->   Operation 759 'fmul' 'mul_252_3' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 760 [3/4] (6.43ns)   --->   "%tmp_32 = fadd i32 %mul_3, i32 0" [src/conv3.cpp:56]   --->   Operation 760 'fadd' 'tmp_32' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : [1/1] (1.45ns)   --->   Input mux for Operation 761 '%mul_3_2 = fmul i32 %weight_buffer_0_load_17, i32 %tmp_35'
ST_15 : Operation 761 [3/3] (5.56ns)   --->   "%mul_3_2 = fmul i32 %weight_buffer_0_load_17, i32 %tmp_35" [src/conv3.cpp:56]   --->   Operation 761 'fmul' 'mul_3_2' <Predicate = (!icmp_ln39)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 762 [1/3] (7.01ns)   --->   "%mul_4 = fmul i32 %weight_buffer_0_load_20, i32 %tmp_41" [src/conv3.cpp:56]   --->   Operation 762 'fmul' 'mul_4' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : [1/1] (1.45ns)   --->   Input mux for Operation 763 '%mul_4_1 = fmul i32 %weight_buffer_0_load_21, i32 %tmp_43'
ST_15 : Operation 763 [3/3] (5.56ns)   --->   "%mul_4_1 = fmul i32 %weight_buffer_0_load_21, i32 %tmp_43" [src/conv3.cpp:56]   --->   Operation 763 'fmul' 'mul_4_1' <Predicate = (!icmp_ln39)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : [1/1] (1.53ns)   --->   Input mux for Operation 764 '%tmp_53 = fadd i32 %tmp_52, i32 %mul_1_5'
ST_15 : Operation 764 [4/4] (4.90ns)   --->   "%tmp_53 = fadd i32 %tmp_52, i32 %mul_1_5" [src/conv3.cpp:56]   --->   Operation 764 'fadd' 'tmp_53' <Predicate = (!icmp_ln39)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 765 [1/1] (0.85ns)   --->   "%add_ln56_47 = add i16 %add_ln56_12, i16 %zext_ln56_45" [src/conv3.cpp:56]   --->   Operation 765 'add' 'add_ln56_47' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 766 [1/1] (0.00ns)   --->   "%zext_ln56_48 = zext i16 %add_ln56_47" [src/conv3.cpp:56]   --->   Operation 766 'zext' 'zext_ln56_48' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_15 : Operation 767 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_363 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln56_48" [src/conv3.cpp:56]   --->   Operation 767 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_363' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_15 : Operation 768 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_368 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln56_48" [src/conv3.cpp:56]   --->   Operation 768 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_368' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_15 : Operation 769 [2/4] (6.43ns)   --->   "%tmp_58 = fadd i32 %tmp_57, i32 %mul_1_1_1" [src/conv3.cpp:56]   --->   Operation 769 'fadd' 'tmp_58' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 770 [1/4] (6.43ns)   --->   "%tmp_62 = fadd i32 %mul_1_2, i32 0" [src/conv3.cpp:56]   --->   Operation 770 'fadd' 'tmp_62' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : [1/1] (1.45ns)   --->   Input mux for Operation 771 '%mul_1_2_3 = fmul i32 %weight_buffer_0_load_13, i32 %tmp_29'
ST_15 : Operation 771 [3/3] (5.56ns)   --->   "%mul_1_2_3 = fmul i32 %weight_buffer_0_load_13, i32 %tmp_29" [src/conv3.cpp:56]   --->   Operation 771 'fmul' 'mul_1_2_3' <Predicate = (!icmp_ln39)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 772 [3/4] (6.43ns)   --->   "%tmp_67 = fadd i32 %mul_1_3, i32 0" [src/conv3.cpp:56]   --->   Operation 772 'fadd' 'tmp_67' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 773 [1/3] (7.01ns)   --->   "%mul_1_3_1 = fmul i32 %weight_buffer_0_load_16, i32 %tmp_35" [src/conv3.cpp:56]   --->   Operation 773 'fmul' 'mul_1_3_1' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : [1/1] (1.45ns)   --->   Input mux for Operation 774 '%mul_1_3_2 = fmul i32 %weight_buffer_0_load_17, i32 %tmp_37'
ST_15 : Operation 774 [3/3] (5.56ns)   --->   "%mul_1_3_2 = fmul i32 %weight_buffer_0_load_17, i32 %tmp_37" [src/conv3.cpp:56]   --->   Operation 774 'fmul' 'mul_1_3_2' <Predicate = (!icmp_ln39)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 775 [2/3] (7.01ns)   --->   "%mul_1_4 = fmul i32 %weight_buffer_0_load_20, i32 %tmp_43" [src/conv3.cpp:56]   --->   Operation 775 'fmul' 'mul_1_4' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 776 [1/4] (6.43ns)   --->   "%tmp_78 = fadd i32 %tmp_77, i32 %mul_2_s" [src/conv3.cpp:56]   --->   Operation 776 'fadd' 'tmp_78' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 777 [1/13] (1.53ns)   --->   "%urem_ln56_1 = urem i9 %add_ln54_4, i9 130" [src/conv3.cpp:56]   --->   Operation 777 'urem' 'urem_ln56_1' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 778 [1/1] (0.00ns)   --->   "%zext_ln56_52 = zext i9 %urem_ln56_1" [src/conv3.cpp:56]   --->   Operation 778 'zext' 'zext_ln56_52' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_15 : Operation 779 [1/1] (0.85ns)   --->   "%add_ln56_50 = add i16 %add_ln56_8, i16 %zext_ln56_52" [src/conv3.cpp:56]   --->   Operation 779 'add' 'add_ln56_50' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 780 [1/1] (0.00ns)   --->   "%zext_ln56_53 = zext i16 %add_ln56_50" [src/conv3.cpp:56]   --->   Operation 780 'zext' 'zext_ln56_53' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_15 : Operation 781 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_371 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln56_53" [src/conv3.cpp:56]   --->   Operation 781 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_371' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_15 : Operation 782 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_376 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln56_53" [src/conv3.cpp:56]   --->   Operation 782 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_376' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_15 : Operation 783 [3/4] (6.43ns)   --->   "%tmp_83 = fadd i32 %tmp_82, i32 %mul_2_1_1" [src/conv3.cpp:56]   --->   Operation 783 'fadd' 'tmp_83' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 784 [1/4] (6.43ns)   --->   "%tmp_87 = fadd i32 %mul_2_2, i32 0" [src/conv3.cpp:56]   --->   Operation 784 'fadd' 'tmp_87' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 785 [1/3] (7.01ns)   --->   "%mul_2_2_2 = fmul i32 %weight_buffer_0_load_12, i32 %tmp_29" [src/conv3.cpp:56]   --->   Operation 785 'fmul' 'mul_2_2_2' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : [1/1] (1.53ns)   --->   Input mux for Operation 786 '%tmp_92 = fadd i32 %mul_2_3, i32 0'
ST_15 : Operation 786 [4/4] (4.90ns)   --->   "%tmp_92 = fadd i32 %mul_2_3, i32 0" [src/conv3.cpp:56]   --->   Operation 786 'fadd' 'tmp_92' <Predicate = (!icmp_ln39)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 787 [1/3] (7.01ns)   --->   "%mul_2_3_1 = fmul i32 %weight_buffer_0_load_16, i32 %tmp_37" [src/conv3.cpp:56]   --->   Operation 787 'fmul' 'mul_2_3_1' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 788 [2/3] (7.01ns)   --->   "%mul_2_4 = fmul i32 %weight_buffer_0_load_20, i32 %tmp_45" [src/conv3.cpp:56]   --->   Operation 788 'fmul' 'mul_2_4' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 789 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_381 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_361" [src/conv3.cpp:56]   --->   Operation 789 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_381' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_15 : Operation 790 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_382 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_366" [src/conv3.cpp:56]   --->   Operation 790 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_382' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_15 : Operation 791 [1/1] (0.42ns)   --->   "%tmp_100 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_381, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_382, i1 %tmp_122" [src/conv3.cpp:56]   --->   Operation 791 'mux' 'tmp_100' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 792 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_383 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_362" [src/conv3.cpp:56]   --->   Operation 792 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_383' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_15 : Operation 793 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_384 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_367" [src/conv3.cpp:56]   --->   Operation 793 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_384' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_15 : Operation 794 [1/1] (0.42ns)   --->   "%tmp_101 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_383, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_384, i1 %tmp_122" [src/conv3.cpp:56]   --->   Operation 794 'mux' 'tmp_101' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 795 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_385 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_363" [src/conv3.cpp:56]   --->   Operation 795 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_385' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_15 : Operation 796 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_386 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_368" [src/conv3.cpp:56]   --->   Operation 796 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_386' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_15 : Operation 797 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_391 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_371" [src/conv3.cpp:56]   --->   Operation 797 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_391' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_15 : Operation 798 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_392 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_376" [src/conv3.cpp:56]   --->   Operation 798 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_392' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>

State 16 <SV = 15> <Delay = 7.01>
ST_16 : Operation 799 [3/4] (6.43ns)   --->   "%tmp_6 = fadd i32 %tmp_4, i32 %mul_5" [src/conv3.cpp:56]   --->   Operation 799 'fadd' 'tmp_6' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 800 [1/1] (0.85ns)   --->   "%add_ln56_44 = add i16 %add_ln56_16, i16 %zext_ln56_38" [src/conv3.cpp:56]   --->   Operation 800 'add' 'add_ln56_44' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 801 [1/1] (0.00ns)   --->   "%zext_ln56_43 = zext i16 %add_ln56_44" [src/conv3.cpp:56]   --->   Operation 801 'zext' 'zext_ln56_43' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_16 : Operation 802 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_313 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln56_43" [src/conv3.cpp:56]   --->   Operation 802 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_313' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_16 : Operation 803 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_318 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln56_43" [src/conv3.cpp:56]   --->   Operation 803 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_318' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_16 : Operation 804 [1/4] (6.43ns)   --->   "%tmp_14 = fadd i32 %tmp_12, i32 %mul_130_1" [src/conv3.cpp:56]   --->   Operation 804 'fadd' 'tmp_14' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 805 [1/3] (7.01ns)   --->   "%mul_130_4 = fmul i32 %weight_buffer_0_load_9, i32 %tmp_19" [src/conv3.cpp:56]   --->   Operation 805 'fmul' 'mul_130_4' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 806 [3/4] (6.43ns)   --->   "%tmp_24 = fadd i32 %tmp_22, i32 %mul_252_1" [src/conv3.cpp:56]   --->   Operation 806 'fadd' 'tmp_24' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 807 [1/3] (7.01ns)   --->   "%mul_252_3 = fmul i32 %weight_buffer_0_load_13, i32 %tmp_27" [src/conv3.cpp:56]   --->   Operation 807 'fmul' 'mul_252_3' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 808 [2/4] (6.43ns)   --->   "%tmp_32 = fadd i32 %mul_3, i32 0" [src/conv3.cpp:56]   --->   Operation 808 'fadd' 'tmp_32' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 809 [2/3] (7.01ns)   --->   "%mul_3_2 = fmul i32 %weight_buffer_0_load_17, i32 %tmp_35" [src/conv3.cpp:56]   --->   Operation 809 'fmul' 'mul_3_2' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (1.53ns)   --->   Input mux for Operation 810 '%tmp_42 = fadd i32 %mul_4, i32 0'
ST_16 : Operation 810 [4/4] (4.90ns)   --->   "%tmp_42 = fadd i32 %mul_4, i32 0" [src/conv3.cpp:56]   --->   Operation 810 'fadd' 'tmp_42' <Predicate = (!icmp_ln39)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 811 [2/3] (7.01ns)   --->   "%mul_4_1 = fmul i32 %weight_buffer_0_load_21, i32 %tmp_43" [src/conv3.cpp:56]   --->   Operation 811 'fmul' 'mul_4_1' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 812 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_359 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_313" [src/conv3.cpp:56]   --->   Operation 812 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_359' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_16 : Operation 813 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_360 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_318" [src/conv3.cpp:56]   --->   Operation 813 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_360' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_16 : Operation 814 [3/4] (6.43ns)   --->   "%tmp_53 = fadd i32 %tmp_52, i32 %mul_1_5" [src/conv3.cpp:56]   --->   Operation 814 'fadd' 'tmp_53' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 815 [1/1] (0.85ns)   --->   "%add_ln56_48 = add i16 %add_ln56_14, i16 %zext_ln56_45" [src/conv3.cpp:56]   --->   Operation 815 'add' 'add_ln56_48' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 816 [1/1] (0.85ns)   --->   "%add_ln56_49 = add i16 %add_ln56_16, i16 %zext_ln56_45" [src/conv3.cpp:56]   --->   Operation 816 'add' 'add_ln56_49' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 817 [1/4] (6.43ns)   --->   "%tmp_58 = fadd i32 %tmp_57, i32 %mul_1_1_1" [src/conv3.cpp:56]   --->   Operation 817 'fadd' 'tmp_58' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (1.53ns)   --->   Input mux for Operation 818 '%tmp_63 = fadd i32 %tmp_62, i32 %mul_1_2_1'
ST_16 : Operation 818 [4/4] (4.90ns)   --->   "%tmp_63 = fadd i32 %tmp_62, i32 %mul_1_2_1" [src/conv3.cpp:56]   --->   Operation 818 'fadd' 'tmp_63' <Predicate = (!icmp_ln39)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 819 [2/3] (7.01ns)   --->   "%mul_1_2_3 = fmul i32 %weight_buffer_0_load_13, i32 %tmp_29" [src/conv3.cpp:56]   --->   Operation 819 'fmul' 'mul_1_2_3' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 820 [2/4] (6.43ns)   --->   "%tmp_67 = fadd i32 %mul_1_3, i32 0" [src/conv3.cpp:56]   --->   Operation 820 'fadd' 'tmp_67' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 821 [2/3] (7.01ns)   --->   "%mul_1_3_2 = fmul i32 %weight_buffer_0_load_17, i32 %tmp_37" [src/conv3.cpp:56]   --->   Operation 821 'fmul' 'mul_1_3_2' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 822 [1/3] (7.01ns)   --->   "%mul_1_4 = fmul i32 %weight_buffer_0_load_20, i32 %tmp_43" [src/conv3.cpp:56]   --->   Operation 822 'fmul' 'mul_1_4' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (1.45ns)   --->   Input mux for Operation 823 '%mul_1_4_1 = fmul i32 %weight_buffer_0_load_21, i32 %tmp_45'
ST_16 : Operation 823 [3/3] (5.56ns)   --->   "%mul_1_4_1 = fmul i32 %weight_buffer_0_load_21, i32 %tmp_45" [src/conv3.cpp:56]   --->   Operation 823 'fmul' 'mul_1_4_1' <Predicate = (!icmp_ln39)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (1.53ns)   --->   Input mux for Operation 824 '%tmp_79 = fadd i32 %tmp_78, i32 %mul_2_5'
ST_16 : Operation 824 [4/4] (4.90ns)   --->   "%tmp_79 = fadd i32 %tmp_78, i32 %mul_2_5" [src/conv3.cpp:56]   --->   Operation 824 'fadd' 'tmp_79' <Predicate = (!icmp_ln39)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 825 [1/1] (0.85ns)   --->   "%add_ln56_51 = add i16 %add_ln56_10, i16 %zext_ln56_52" [src/conv3.cpp:56]   --->   Operation 825 'add' 'add_ln56_51' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 826 [1/1] (0.00ns)   --->   "%zext_ln56_54 = zext i16 %add_ln56_51" [src/conv3.cpp:56]   --->   Operation 826 'zext' 'zext_ln56_54' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_16 : Operation 827 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_372 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln56_54" [src/conv3.cpp:56]   --->   Operation 827 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_372' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_16 : Operation 828 [1/1] (0.85ns)   --->   "%add_ln56_52 = add i16 %add_ln56_12, i16 %zext_ln56_52" [src/conv3.cpp:56]   --->   Operation 828 'add' 'add_ln56_52' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 829 [1/1] (0.85ns)   --->   "%add_ln56_53 = add i16 %add_ln56_14, i16 %zext_ln56_52" [src/conv3.cpp:56]   --->   Operation 829 'add' 'add_ln56_53' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 830 [1/1] (0.85ns)   --->   "%add_ln56_54 = add i16 %add_ln56_16, i16 %zext_ln56_52" [src/conv3.cpp:56]   --->   Operation 830 'add' 'add_ln56_54' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 831 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_377 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln56_54" [src/conv3.cpp:56]   --->   Operation 831 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_377' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_16 : Operation 832 [2/4] (6.43ns)   --->   "%tmp_83 = fadd i32 %tmp_82, i32 %mul_2_1_1" [src/conv3.cpp:56]   --->   Operation 832 'fadd' 'tmp_83' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (1.53ns)   --->   Input mux for Operation 833 '%tmp_88 = fadd i32 %tmp_87, i32 %mul_2_2_1'
ST_16 : Operation 833 [4/4] (4.90ns)   --->   "%tmp_88 = fadd i32 %tmp_87, i32 %mul_2_2_1" [src/conv3.cpp:56]   --->   Operation 833 'fadd' 'tmp_88' <Predicate = (!icmp_ln39)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 834 [3/4] (6.43ns)   --->   "%tmp_92 = fadd i32 %mul_2_3, i32 0" [src/conv3.cpp:56]   --->   Operation 834 'fadd' 'tmp_92' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 835 [1/3] (7.01ns)   --->   "%mul_2_4 = fmul i32 %weight_buffer_0_load_20, i32 %tmp_45" [src/conv3.cpp:56]   --->   Operation 835 'fmul' 'mul_2_4' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (1.45ns)   --->   Input mux for Operation 836 '%mul_1_7 = fmul i32 %weight_buffer_0_load_4, i32 %tmp_100'
ST_16 : Operation 836 [3/3] (5.56ns)   --->   "%mul_1_7 = fmul i32 %weight_buffer_0_load_4, i32 %tmp_100" [src/conv3.cpp:56]   --->   Operation 836 'fmul' 'mul_1_7' <Predicate = (!icmp_ln39)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (1.45ns)   --->   Input mux for Operation 837 '%mul_2_6 = fmul i32 %weight_buffer_0_load_3, i32 %tmp_100'
ST_16 : Operation 837 [3/3] (5.56ns)   --->   "%mul_2_6 = fmul i32 %weight_buffer_0_load_3, i32 %tmp_100" [src/conv3.cpp:56]   --->   Operation 837 'fmul' 'mul_2_6' <Predicate = (!icmp_ln39)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (1.45ns)   --->   Input mux for Operation 838 '%mul_2_1_3 = fmul i32 %weight_buffer_0_load_8, i32 %tmp_101'
ST_16 : Operation 838 [3/3] (5.56ns)   --->   "%mul_2_1_3 = fmul i32 %weight_buffer_0_load_8, i32 %tmp_101" [src/conv3.cpp:56]   --->   Operation 838 'fmul' 'mul_2_1_3' <Predicate = (!icmp_ln39)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 839 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_385 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_363" [src/conv3.cpp:56]   --->   Operation 839 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_385' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_16 : Operation 840 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_386 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_368" [src/conv3.cpp:56]   --->   Operation 840 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_386' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_16 : Operation 841 [1/1] (0.42ns)   --->   "%tmp_102 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_385, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_386, i1 %tmp_122" [src/conv3.cpp:56]   --->   Operation 841 'mux' 'tmp_102' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 842 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_391 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_371" [src/conv3.cpp:56]   --->   Operation 842 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_391' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_16 : Operation 843 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_392 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_376" [src/conv3.cpp:56]   --->   Operation 843 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_392' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_16 : Operation 844 [1/1] (0.42ns)   --->   "%tmp_105 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_391, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_392, i1 %tmp_123" [src/conv3.cpp:56]   --->   Operation 844 'mux' 'tmp_105' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 845 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_393 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_372" [src/conv3.cpp:56]   --->   Operation 845 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_393' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_16 : Operation 846 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_394 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_377" [src/conv3.cpp:56]   --->   Operation 846 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_394' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>

State 17 <SV = 16> <Delay = 7.01>
ST_17 : Operation 847 [2/4] (6.43ns)   --->   "%tmp_6 = fadd i32 %tmp_4, i32 %mul_5" [src/conv3.cpp:56]   --->   Operation 847 'fadd' 'tmp_6' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (1.53ns)   --->   Input mux for Operation 848 '%tmp_16 = fadd i32 %tmp_14, i32 %mul_130_2'
ST_17 : Operation 848 [4/4] (4.90ns)   --->   "%tmp_16 = fadd i32 %tmp_14, i32 %mul_130_2" [src/conv3.cpp:56]   --->   Operation 848 'fadd' 'tmp_16' <Predicate = (!icmp_ln39)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 849 [2/4] (6.43ns)   --->   "%tmp_24 = fadd i32 %tmp_22, i32 %mul_252_1" [src/conv3.cpp:56]   --->   Operation 849 'fadd' 'tmp_24' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 850 [1/4] (6.43ns)   --->   "%tmp_32 = fadd i32 %mul_3, i32 0" [src/conv3.cpp:56]   --->   Operation 850 'fadd' 'tmp_32' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 851 [1/3] (7.01ns)   --->   "%mul_3_2 = fmul i32 %weight_buffer_0_load_17, i32 %tmp_35" [src/conv3.cpp:56]   --->   Operation 851 'fmul' 'mul_3_2' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 852 [3/4] (6.43ns)   --->   "%tmp_42 = fadd i32 %mul_4, i32 0" [src/conv3.cpp:56]   --->   Operation 852 'fadd' 'tmp_42' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 853 [1/3] (7.01ns)   --->   "%mul_4_1 = fmul i32 %weight_buffer_0_load_21, i32 %tmp_43" [src/conv3.cpp:56]   --->   Operation 853 'fmul' 'mul_4_1' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 854 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_359 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_313" [src/conv3.cpp:56]   --->   Operation 854 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_359' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_17 : Operation 855 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_360 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_318" [src/conv3.cpp:56]   --->   Operation 855 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_360' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_17 : Operation 856 [1/1] (0.42ns)   --->   "%tmp_49 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_359, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_360, i1 %tmp_121" [src/conv3.cpp:56]   --->   Operation 856 'mux' 'tmp_49' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 857 [2/4] (6.43ns)   --->   "%tmp_53 = fadd i32 %tmp_52, i32 %mul_1_5" [src/conv3.cpp:56]   --->   Operation 857 'fadd' 'tmp_53' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 858 [1/1] (0.00ns)   --->   "%zext_ln56_49 = zext i16 %add_ln56_48" [src/conv3.cpp:56]   --->   Operation 858 'zext' 'zext_ln56_49' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_17 : Operation 859 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_364 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln56_49" [src/conv3.cpp:56]   --->   Operation 859 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_364' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_17 : Operation 860 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_369 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln56_49" [src/conv3.cpp:56]   --->   Operation 860 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_369' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_17 : [1/1] (1.53ns)   --->   Input mux for Operation 861 '%tmp_59 = fadd i32 %tmp_58, i32 %mul_1_1_2'
ST_17 : Operation 861 [4/4] (4.90ns)   --->   "%tmp_59 = fadd i32 %tmp_58, i32 %mul_1_1_2" [src/conv3.cpp:56]   --->   Operation 861 'fadd' 'tmp_59' <Predicate = (!icmp_ln39)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 862 [3/4] (6.43ns)   --->   "%tmp_63 = fadd i32 %tmp_62, i32 %mul_1_2_1" [src/conv3.cpp:56]   --->   Operation 862 'fadd' 'tmp_63' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 863 [1/3] (7.01ns)   --->   "%mul_1_2_3 = fmul i32 %weight_buffer_0_load_13, i32 %tmp_29" [src/conv3.cpp:56]   --->   Operation 863 'fmul' 'mul_1_2_3' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 864 [1/4] (6.43ns)   --->   "%tmp_67 = fadd i32 %mul_1_3, i32 0" [src/conv3.cpp:56]   --->   Operation 864 'fadd' 'tmp_67' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 865 [1/3] (7.01ns)   --->   "%mul_1_3_2 = fmul i32 %weight_buffer_0_load_17, i32 %tmp_37" [src/conv3.cpp:56]   --->   Operation 865 'fmul' 'mul_1_3_2' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (1.53ns)   --->   Input mux for Operation 866 '%tmp_72 = fadd i32 %mul_1_4, i32 0'
ST_17 : Operation 866 [4/4] (4.90ns)   --->   "%tmp_72 = fadd i32 %mul_1_4, i32 0" [src/conv3.cpp:56]   --->   Operation 866 'fadd' 'tmp_72' <Predicate = (!icmp_ln39)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 867 [2/3] (7.01ns)   --->   "%mul_1_4_1 = fmul i32 %weight_buffer_0_load_21, i32 %tmp_45" [src/conv3.cpp:56]   --->   Operation 867 'fmul' 'mul_1_4_1' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 868 [3/4] (6.43ns)   --->   "%tmp_79 = fadd i32 %tmp_78, i32 %mul_2_5" [src/conv3.cpp:56]   --->   Operation 868 'fadd' 'tmp_79' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 869 [1/1] (0.00ns)   --->   "%zext_ln56_55 = zext i16 %add_ln56_52" [src/conv3.cpp:56]   --->   Operation 869 'zext' 'zext_ln56_55' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_17 : Operation 870 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_373 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln56_55" [src/conv3.cpp:56]   --->   Operation 870 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_373' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_17 : Operation 871 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_378 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln56_55" [src/conv3.cpp:56]   --->   Operation 871 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_378' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_17 : Operation 872 [1/4] (6.43ns)   --->   "%tmp_83 = fadd i32 %tmp_82, i32 %mul_2_1_1" [src/conv3.cpp:56]   --->   Operation 872 'fadd' 'tmp_83' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 873 [3/4] (6.43ns)   --->   "%tmp_88 = fadd i32 %tmp_87, i32 %mul_2_2_1" [src/conv3.cpp:56]   --->   Operation 873 'fadd' 'tmp_88' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 874 [2/4] (6.43ns)   --->   "%tmp_92 = fadd i32 %mul_2_3, i32 0" [src/conv3.cpp:56]   --->   Operation 874 'fadd' 'tmp_92' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (1.45ns)   --->   Input mux for Operation 875 '%mul_2_3_2 = fmul i32 %weight_buffer_0_load_17, i32 %tmp_39'
ST_17 : Operation 875 [3/3] (5.56ns)   --->   "%mul_2_3_2 = fmul i32 %weight_buffer_0_load_17, i32 %tmp_39" [src/conv3.cpp:56]   --->   Operation 875 'fmul' 'mul_2_3_2' <Predicate = (!icmp_ln39)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (1.53ns)   --->   Input mux for Operation 876 '%tmp_97 = fadd i32 %mul_2_4, i32 0'
ST_17 : Operation 876 [4/4] (4.90ns)   --->   "%tmp_97 = fadd i32 %mul_2_4, i32 0" [src/conv3.cpp:56]   --->   Operation 876 'fadd' 'tmp_97' <Predicate = (!icmp_ln39)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (1.45ns)   --->   Input mux for Operation 877 '%mul_2_4_1 = fmul i32 %weight_buffer_0_load_21, i32 %tmp_47'
ST_17 : Operation 877 [3/3] (5.56ns)   --->   "%mul_2_4_1 = fmul i32 %weight_buffer_0_load_21, i32 %tmp_47" [src/conv3.cpp:56]   --->   Operation 877 'fmul' 'mul_2_4_1' <Predicate = (!icmp_ln39)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 878 [2/3] (7.01ns)   --->   "%mul_1_7 = fmul i32 %weight_buffer_0_load_4, i32 %tmp_100" [src/conv3.cpp:56]   --->   Operation 878 'fmul' 'mul_1_7' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 879 [2/3] (7.01ns)   --->   "%mul_2_6 = fmul i32 %weight_buffer_0_load_3, i32 %tmp_100" [src/conv3.cpp:56]   --->   Operation 879 'fmul' 'mul_2_6' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (1.45ns)   --->   Input mux for Operation 880 '%mul_1_1_4 = fmul i32 %weight_buffer_0_load_9, i32 %tmp_101'
ST_17 : Operation 880 [3/3] (5.56ns)   --->   "%mul_1_1_4 = fmul i32 %weight_buffer_0_load_9, i32 %tmp_101" [src/conv3.cpp:56]   --->   Operation 880 'fmul' 'mul_1_1_4' <Predicate = (!icmp_ln39)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 881 [2/3] (7.01ns)   --->   "%mul_2_1_3 = fmul i32 %weight_buffer_0_load_8, i32 %tmp_101" [src/conv3.cpp:56]   --->   Operation 881 'fmul' 'mul_2_1_3' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 882 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_387 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_364" [src/conv3.cpp:56]   --->   Operation 882 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_387' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_17 : Operation 883 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_388 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_369" [src/conv3.cpp:56]   --->   Operation 883 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_388' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_17 : [1/1] (1.45ns)   --->   Input mux for Operation 884 '%mul_2_7 = fmul i32 %weight_buffer_0_load_4, i32 %tmp_105'
ST_17 : Operation 884 [3/3] (5.56ns)   --->   "%mul_2_7 = fmul i32 %weight_buffer_0_load_4, i32 %tmp_105" [src/conv3.cpp:56]   --->   Operation 884 'fmul' 'mul_2_7' <Predicate = (!icmp_ln39)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 885 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_393 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_372" [src/conv3.cpp:56]   --->   Operation 885 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_393' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_17 : Operation 886 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_394 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_377" [src/conv3.cpp:56]   --->   Operation 886 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_394' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_17 : Operation 887 [1/1] (0.42ns)   --->   "%tmp_106 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_393, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_394, i1 %tmp_123" [src/conv3.cpp:56]   --->   Operation 887 'mux' 'tmp_106' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 888 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_395 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_373" [src/conv3.cpp:56]   --->   Operation 888 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_395' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_17 : Operation 889 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_396 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_378" [src/conv3.cpp:56]   --->   Operation 889 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_396' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>

State 18 <SV = 17> <Delay = 7.01>
ST_18 : Operation 890 [1/4] (6.43ns)   --->   "%tmp_6 = fadd i32 %tmp_4, i32 %mul_5" [src/conv3.cpp:56]   --->   Operation 890 'fadd' 'tmp_6' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 891 [3/4] (6.43ns)   --->   "%tmp_16 = fadd i32 %tmp_14, i32 %mul_130_2" [src/conv3.cpp:56]   --->   Operation 891 'fadd' 'tmp_16' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 892 [1/4] (6.43ns)   --->   "%tmp_24 = fadd i32 %tmp_22, i32 %mul_252_1" [src/conv3.cpp:56]   --->   Operation 892 'fadd' 'tmp_24' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.45ns)   --->   Input mux for Operation 893 '%mul_252_4 = fmul i32 %weight_buffer_0_load_14, i32 %tmp_29'
ST_18 : Operation 893 [3/3] (5.56ns)   --->   "%mul_252_4 = fmul i32 %weight_buffer_0_load_14, i32 %tmp_29" [src/conv3.cpp:56]   --->   Operation 893 'fmul' 'mul_252_4' <Predicate = (!icmp_ln39)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.53ns)   --->   Input mux for Operation 894 '%tmp_34 = fadd i32 %tmp_32, i32 %mul_3_1'
ST_18 : Operation 894 [4/4] (4.90ns)   --->   "%tmp_34 = fadd i32 %tmp_32, i32 %mul_3_1" [src/conv3.cpp:56]   --->   Operation 894 'fadd' 'tmp_34' <Predicate = (!icmp_ln39)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.45ns)   --->   Input mux for Operation 895 '%mul_3_3 = fmul i32 %weight_buffer_0_load_18, i32 %tmp_37'
ST_18 : Operation 895 [3/3] (5.56ns)   --->   "%mul_3_3 = fmul i32 %weight_buffer_0_load_18, i32 %tmp_37" [src/conv3.cpp:56]   --->   Operation 895 'fmul' 'mul_3_3' <Predicate = (!icmp_ln39)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 896 [2/4] (6.43ns)   --->   "%tmp_42 = fadd i32 %mul_4, i32 0" [src/conv3.cpp:56]   --->   Operation 896 'fadd' 'tmp_42' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 897 [1/4] (6.43ns)   --->   "%tmp_53 = fadd i32 %tmp_52, i32 %mul_1_5" [src/conv3.cpp:56]   --->   Operation 897 'fadd' 'tmp_53' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 898 [1/1] (0.00ns)   --->   "%zext_ln56_50 = zext i16 %add_ln56_49" [src/conv3.cpp:56]   --->   Operation 898 'zext' 'zext_ln56_50' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 899 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_365 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln56_50" [src/conv3.cpp:56]   --->   Operation 899 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_365' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 900 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_370 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln56_50" [src/conv3.cpp:56]   --->   Operation 900 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_370' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 901 [3/4] (6.43ns)   --->   "%tmp_59 = fadd i32 %tmp_58, i32 %mul_1_1_2" [src/conv3.cpp:56]   --->   Operation 901 'fadd' 'tmp_59' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 902 [2/4] (6.43ns)   --->   "%tmp_63 = fadd i32 %tmp_62, i32 %mul_1_2_1" [src/conv3.cpp:56]   --->   Operation 902 'fadd' 'tmp_63' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.53ns)   --->   Input mux for Operation 903 '%tmp_68 = fadd i32 %tmp_67, i32 %mul_1_3_1'
ST_18 : Operation 903 [4/4] (4.90ns)   --->   "%tmp_68 = fadd i32 %tmp_67, i32 %mul_1_3_1" [src/conv3.cpp:56]   --->   Operation 903 'fadd' 'tmp_68' <Predicate = (!icmp_ln39)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 904 [3/4] (6.43ns)   --->   "%tmp_72 = fadd i32 %mul_1_4, i32 0" [src/conv3.cpp:56]   --->   Operation 904 'fadd' 'tmp_72' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 905 [1/3] (7.01ns)   --->   "%mul_1_4_1 = fmul i32 %weight_buffer_0_load_21, i32 %tmp_45" [src/conv3.cpp:56]   --->   Operation 905 'fmul' 'mul_1_4_1' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 906 [2/4] (6.43ns)   --->   "%tmp_79 = fadd i32 %tmp_78, i32 %mul_2_5" [src/conv3.cpp:56]   --->   Operation 906 'fadd' 'tmp_79' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 907 [1/1] (0.00ns)   --->   "%zext_ln56_56 = zext i16 %add_ln56_53" [src/conv3.cpp:56]   --->   Operation 907 'zext' 'zext_ln56_56' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 908 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_374 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln56_56" [src/conv3.cpp:56]   --->   Operation 908 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_374' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 909 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_379 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln56_56" [src/conv3.cpp:56]   --->   Operation 909 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_379' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_18 : [1/1] (1.53ns)   --->   Input mux for Operation 910 '%tmp_84 = fadd i32 %tmp_83, i32 %mul_2_1_2'
ST_18 : Operation 910 [4/4] (4.90ns)   --->   "%tmp_84 = fadd i32 %tmp_83, i32 %mul_2_1_2" [src/conv3.cpp:56]   --->   Operation 910 'fadd' 'tmp_84' <Predicate = (!icmp_ln39)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 911 [2/4] (6.43ns)   --->   "%tmp_88 = fadd i32 %tmp_87, i32 %mul_2_2_1" [src/conv3.cpp:56]   --->   Operation 911 'fadd' 'tmp_88' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 912 [1/4] (6.43ns)   --->   "%tmp_92 = fadd i32 %mul_2_3, i32 0" [src/conv3.cpp:56]   --->   Operation 912 'fadd' 'tmp_92' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 913 [2/3] (7.01ns)   --->   "%mul_2_3_2 = fmul i32 %weight_buffer_0_load_17, i32 %tmp_39" [src/conv3.cpp:56]   --->   Operation 913 'fmul' 'mul_2_3_2' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 914 [3/4] (6.43ns)   --->   "%tmp_97 = fadd i32 %mul_2_4, i32 0" [src/conv3.cpp:56]   --->   Operation 914 'fadd' 'tmp_97' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 915 [2/3] (7.01ns)   --->   "%mul_2_4_1 = fmul i32 %weight_buffer_0_load_21, i32 %tmp_47" [src/conv3.cpp:56]   --->   Operation 915 'fmul' 'mul_2_4_1' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 916 [1/3] (7.01ns)   --->   "%mul_1_7 = fmul i32 %weight_buffer_0_load_4, i32 %tmp_100" [src/conv3.cpp:56]   --->   Operation 916 'fmul' 'mul_1_7' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 917 [1/3] (7.01ns)   --->   "%mul_2_6 = fmul i32 %weight_buffer_0_load_3, i32 %tmp_100" [src/conv3.cpp:56]   --->   Operation 917 'fmul' 'mul_2_6' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 918 [2/3] (7.01ns)   --->   "%mul_1_1_4 = fmul i32 %weight_buffer_0_load_9, i32 %tmp_101" [src/conv3.cpp:56]   --->   Operation 918 'fmul' 'mul_1_1_4' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 919 [1/3] (7.01ns)   --->   "%mul_2_1_3 = fmul i32 %weight_buffer_0_load_8, i32 %tmp_101" [src/conv3.cpp:56]   --->   Operation 919 'fmul' 'mul_2_1_3' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.45ns)   --->   Input mux for Operation 920 '%mul_2_2_3 = fmul i32 %weight_buffer_0_load_13, i32 %tmp_102'
ST_18 : Operation 920 [3/3] (5.56ns)   --->   "%mul_2_2_3 = fmul i32 %weight_buffer_0_load_13, i32 %tmp_102" [src/conv3.cpp:56]   --->   Operation 920 'fmul' 'mul_2_2_3' <Predicate = (!icmp_ln39)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 921 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_387 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_364" [src/conv3.cpp:56]   --->   Operation 921 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_387' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_18 : Operation 922 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_388 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_369" [src/conv3.cpp:56]   --->   Operation 922 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_388' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_18 : Operation 923 [1/1] (0.42ns)   --->   "%tmp_103 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_387, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_388, i1 %tmp_122" [src/conv3.cpp:56]   --->   Operation 923 'mux' 'tmp_103' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 924 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_389 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_365" [src/conv3.cpp:56]   --->   Operation 924 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_389' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_18 : Operation 925 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_390 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_370" [src/conv3.cpp:56]   --->   Operation 925 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_390' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_18 : Operation 926 [2/3] (7.01ns)   --->   "%mul_2_7 = fmul i32 %weight_buffer_0_load_4, i32 %tmp_105" [src/conv3.cpp:56]   --->   Operation 926 'fmul' 'mul_2_7' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.45ns)   --->   Input mux for Operation 927 '%mul_2_1_4 = fmul i32 %weight_buffer_0_load_9, i32 %tmp_106'
ST_18 : Operation 927 [3/3] (5.56ns)   --->   "%mul_2_1_4 = fmul i32 %weight_buffer_0_load_9, i32 %tmp_106" [src/conv3.cpp:56]   --->   Operation 927 'fmul' 'mul_2_1_4' <Predicate = (!icmp_ln39)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 928 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_395 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_373" [src/conv3.cpp:56]   --->   Operation 928 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_395' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_18 : Operation 929 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_396 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_378" [src/conv3.cpp:56]   --->   Operation 929 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_396' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_18 : Operation 930 [1/1] (0.42ns)   --->   "%tmp_107 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_395, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_396, i1 %tmp_123" [src/conv3.cpp:56]   --->   Operation 930 'mux' 'tmp_107' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 931 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_397 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_374" [src/conv3.cpp:56]   --->   Operation 931 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_397' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_18 : Operation 932 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_398 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_379" [src/conv3.cpp:56]   --->   Operation 932 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_398' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>

State 19 <SV = 18> <Delay = 7.01>
ST_19 : [1/1] (1.53ns)   --->   Input mux for Operation 933 '%tmp_8 = fadd i32 %tmp_6, i32 %mul_6'
ST_19 : Operation 933 [4/4] (4.90ns)   --->   "%tmp_8 = fadd i32 %tmp_6, i32 %mul_6" [src/conv3.cpp:56]   --->   Operation 933 'fadd' 'tmp_8' <Predicate = (!icmp_ln39)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 934 [2/4] (6.43ns)   --->   "%tmp_16 = fadd i32 %tmp_14, i32 %mul_130_2" [src/conv3.cpp:56]   --->   Operation 934 'fadd' 'tmp_16' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (1.53ns)   --->   Input mux for Operation 935 '%tmp_26 = fadd i32 %tmp_24, i32 %mul_252_2'
ST_19 : Operation 935 [4/4] (4.90ns)   --->   "%tmp_26 = fadd i32 %tmp_24, i32 %mul_252_2" [src/conv3.cpp:56]   --->   Operation 935 'fadd' 'tmp_26' <Predicate = (!icmp_ln39)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 936 [2/3] (7.01ns)   --->   "%mul_252_4 = fmul i32 %weight_buffer_0_load_14, i32 %tmp_29" [src/conv3.cpp:56]   --->   Operation 936 'fmul' 'mul_252_4' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 937 [3/4] (6.43ns)   --->   "%tmp_34 = fadd i32 %tmp_32, i32 %mul_3_1" [src/conv3.cpp:56]   --->   Operation 937 'fadd' 'tmp_34' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 938 [2/3] (7.01ns)   --->   "%mul_3_3 = fmul i32 %weight_buffer_0_load_18, i32 %tmp_37" [src/conv3.cpp:56]   --->   Operation 938 'fmul' 'mul_3_3' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 939 [1/4] (6.43ns)   --->   "%tmp_42 = fadd i32 %mul_4, i32 0" [src/conv3.cpp:56]   --->   Operation 939 'fadd' 'tmp_42' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (1.45ns)   --->   Input mux for Operation 940 '%mul_4_2 = fmul i32 %weight_buffer_0_load_22, i32 %tmp_45'
ST_19 : Operation 940 [3/3] (5.56ns)   --->   "%mul_4_2 = fmul i32 %weight_buffer_0_load_22, i32 %tmp_45" [src/conv3.cpp:56]   --->   Operation 940 'fmul' 'mul_4_2' <Predicate = (!icmp_ln39)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (1.53ns)   --->   Input mux for Operation 941 '%tmp_54 = fadd i32 %tmp_53, i32 %mul_1_6'
ST_19 : Operation 941 [4/4] (4.90ns)   --->   "%tmp_54 = fadd i32 %tmp_53, i32 %mul_1_6" [src/conv3.cpp:56]   --->   Operation 941 'fadd' 'tmp_54' <Predicate = (!icmp_ln39)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 942 [2/4] (6.43ns)   --->   "%tmp_59 = fadd i32 %tmp_58, i32 %mul_1_1_2" [src/conv3.cpp:56]   --->   Operation 942 'fadd' 'tmp_59' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 943 [1/4] (6.43ns)   --->   "%tmp_63 = fadd i32 %tmp_62, i32 %mul_1_2_1" [src/conv3.cpp:56]   --->   Operation 943 'fadd' 'tmp_63' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 944 [3/4] (6.43ns)   --->   "%tmp_68 = fadd i32 %tmp_67, i32 %mul_1_3_1" [src/conv3.cpp:56]   --->   Operation 944 'fadd' 'tmp_68' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (1.45ns)   --->   Input mux for Operation 945 '%mul_1_3_3 = fmul i32 %weight_buffer_0_load_18, i32 %tmp_39'
ST_19 : Operation 945 [3/3] (5.56ns)   --->   "%mul_1_3_3 = fmul i32 %weight_buffer_0_load_18, i32 %tmp_39" [src/conv3.cpp:56]   --->   Operation 945 'fmul' 'mul_1_3_3' <Predicate = (!icmp_ln39)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 946 [2/4] (6.43ns)   --->   "%tmp_72 = fadd i32 %mul_1_4, i32 0" [src/conv3.cpp:56]   --->   Operation 946 'fadd' 'tmp_72' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (1.45ns)   --->   Input mux for Operation 947 '%mul_1_4_2 = fmul i32 %weight_buffer_0_load_22, i32 %tmp_47'
ST_19 : Operation 947 [3/3] (5.56ns)   --->   "%mul_1_4_2 = fmul i32 %weight_buffer_0_load_22, i32 %tmp_47" [src/conv3.cpp:56]   --->   Operation 947 'fmul' 'mul_1_4_2' <Predicate = (!icmp_ln39)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 948 [1/4] (6.43ns)   --->   "%tmp_79 = fadd i32 %tmp_78, i32 %mul_2_5" [src/conv3.cpp:56]   --->   Operation 948 'fadd' 'tmp_79' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 949 [1/1] (0.00ns)   --->   "%zext_ln56_57 = zext i16 %add_ln56_54" [src/conv3.cpp:56]   --->   Operation 949 'zext' 'zext_ln56_57' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 950 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_375 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln56_57" [src/conv3.cpp:56]   --->   Operation 950 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_375' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 951 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_380 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln56_57" [src/conv3.cpp:56]   --->   Operation 951 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_380' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 952 [3/4] (6.43ns)   --->   "%tmp_84 = fadd i32 %tmp_83, i32 %mul_2_1_2" [src/conv3.cpp:56]   --->   Operation 952 'fadd' 'tmp_84' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 953 [1/4] (6.43ns)   --->   "%tmp_88 = fadd i32 %tmp_87, i32 %mul_2_2_1" [src/conv3.cpp:56]   --->   Operation 953 'fadd' 'tmp_88' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (1.53ns)   --->   Input mux for Operation 954 '%tmp_93 = fadd i32 %tmp_92, i32 %mul_2_3_1'
ST_19 : Operation 954 [4/4] (4.90ns)   --->   "%tmp_93 = fadd i32 %tmp_92, i32 %mul_2_3_1" [src/conv3.cpp:56]   --->   Operation 954 'fadd' 'tmp_93' <Predicate = (!icmp_ln39)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 955 [1/3] (7.01ns)   --->   "%mul_2_3_2 = fmul i32 %weight_buffer_0_load_17, i32 %tmp_39" [src/conv3.cpp:56]   --->   Operation 955 'fmul' 'mul_2_3_2' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 956 [2/4] (6.43ns)   --->   "%tmp_97 = fadd i32 %mul_2_4, i32 0" [src/conv3.cpp:56]   --->   Operation 956 'fadd' 'tmp_97' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 957 [1/3] (7.01ns)   --->   "%mul_2_4_1 = fmul i32 %weight_buffer_0_load_21, i32 %tmp_47" [src/conv3.cpp:56]   --->   Operation 957 'fmul' 'mul_2_4_1' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (1.45ns)   --->   Input mux for Operation 958 '%mul_2_4_2 = fmul i32 %weight_buffer_0_load_22, i32 %tmp_49'
ST_19 : Operation 958 [3/3] (5.56ns)   --->   "%mul_2_4_2 = fmul i32 %weight_buffer_0_load_22, i32 %tmp_49" [src/conv3.cpp:56]   --->   Operation 958 'fmul' 'mul_2_4_2' <Predicate = (!icmp_ln39)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 959 [1/3] (7.01ns)   --->   "%mul_1_1_4 = fmul i32 %weight_buffer_0_load_9, i32 %tmp_101" [src/conv3.cpp:56]   --->   Operation 959 'fmul' 'mul_1_1_4' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 960 [2/3] (7.01ns)   --->   "%mul_2_2_3 = fmul i32 %weight_buffer_0_load_13, i32 %tmp_102" [src/conv3.cpp:56]   --->   Operation 960 'fmul' 'mul_2_2_3' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 961 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_389 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_365" [src/conv3.cpp:56]   --->   Operation 961 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_389' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_19 : Operation 962 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_390 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_370" [src/conv3.cpp:56]   --->   Operation 962 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_390' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_19 : Operation 963 [1/1] (0.42ns)   --->   "%tmp_104 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_389, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_390, i1 %tmp_122" [src/conv3.cpp:56]   --->   Operation 963 'mux' 'tmp_104' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 964 [1/3] (7.01ns)   --->   "%mul_2_7 = fmul i32 %weight_buffer_0_load_4, i32 %tmp_105" [src/conv3.cpp:56]   --->   Operation 964 'fmul' 'mul_2_7' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 965 [2/3] (7.01ns)   --->   "%mul_2_1_4 = fmul i32 %weight_buffer_0_load_9, i32 %tmp_106" [src/conv3.cpp:56]   --->   Operation 965 'fmul' 'mul_2_1_4' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 966 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_397 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_374" [src/conv3.cpp:56]   --->   Operation 966 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_397' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_19 : Operation 967 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_398 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_379" [src/conv3.cpp:56]   --->   Operation 967 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_398' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_19 : Operation 968 [1/1] (0.42ns)   --->   "%tmp_108 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_397, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_398, i1 %tmp_123" [src/conv3.cpp:56]   --->   Operation 968 'mux' 'tmp_108' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 969 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_399 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_375" [src/conv3.cpp:56]   --->   Operation 969 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_399' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_19 : Operation 970 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_400 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_380" [src/conv3.cpp:56]   --->   Operation 970 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_400' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>

State 20 <SV = 19> <Delay = 7.01>
ST_20 : Operation 971 [3/4] (6.43ns)   --->   "%tmp_8 = fadd i32 %tmp_6, i32 %mul_6" [src/conv3.cpp:56]   --->   Operation 971 'fadd' 'tmp_8' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 972 [1/4] (6.43ns)   --->   "%tmp_16 = fadd i32 %tmp_14, i32 %mul_130_2" [src/conv3.cpp:56]   --->   Operation 972 'fadd' 'tmp_16' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 973 [3/4] (6.43ns)   --->   "%tmp_26 = fadd i32 %tmp_24, i32 %mul_252_2" [src/conv3.cpp:56]   --->   Operation 973 'fadd' 'tmp_26' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 974 [1/3] (7.01ns)   --->   "%mul_252_4 = fmul i32 %weight_buffer_0_load_14, i32 %tmp_29" [src/conv3.cpp:56]   --->   Operation 974 'fmul' 'mul_252_4' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 975 [2/4] (6.43ns)   --->   "%tmp_34 = fadd i32 %tmp_32, i32 %mul_3_1" [src/conv3.cpp:56]   --->   Operation 975 'fadd' 'tmp_34' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 976 [1/3] (7.01ns)   --->   "%mul_3_3 = fmul i32 %weight_buffer_0_load_18, i32 %tmp_37" [src/conv3.cpp:56]   --->   Operation 976 'fmul' 'mul_3_3' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.45ns)   --->   Input mux for Operation 977 '%mul_3_4 = fmul i32 %weight_buffer_0_load_19, i32 %tmp_39'
ST_20 : Operation 977 [3/3] (5.56ns)   --->   "%mul_3_4 = fmul i32 %weight_buffer_0_load_19, i32 %tmp_39" [src/conv3.cpp:56]   --->   Operation 977 'fmul' 'mul_3_4' <Predicate = (!icmp_ln39)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.53ns)   --->   Input mux for Operation 978 '%tmp_44 = fadd i32 %tmp_42, i32 %mul_4_1'
ST_20 : Operation 978 [4/4] (4.90ns)   --->   "%tmp_44 = fadd i32 %tmp_42, i32 %mul_4_1" [src/conv3.cpp:56]   --->   Operation 978 'fadd' 'tmp_44' <Predicate = (!icmp_ln39)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 979 [2/3] (7.01ns)   --->   "%mul_4_2 = fmul i32 %weight_buffer_0_load_22, i32 %tmp_45" [src/conv3.cpp:56]   --->   Operation 979 'fmul' 'mul_4_2' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 980 [3/4] (6.43ns)   --->   "%tmp_54 = fadd i32 %tmp_53, i32 %mul_1_6" [src/conv3.cpp:56]   --->   Operation 980 'fadd' 'tmp_54' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 981 [1/4] (6.43ns)   --->   "%tmp_59 = fadd i32 %tmp_58, i32 %mul_1_1_2" [src/conv3.cpp:56]   --->   Operation 981 'fadd' 'tmp_59' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.53ns)   --->   Input mux for Operation 982 '%tmp_64 = fadd i32 %tmp_63, i32 %mul_1_2_2'
ST_20 : Operation 982 [4/4] (4.90ns)   --->   "%tmp_64 = fadd i32 %tmp_63, i32 %mul_1_2_2" [src/conv3.cpp:56]   --->   Operation 982 'fadd' 'tmp_64' <Predicate = (!icmp_ln39)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 983 [2/4] (6.43ns)   --->   "%tmp_68 = fadd i32 %tmp_67, i32 %mul_1_3_1" [src/conv3.cpp:56]   --->   Operation 983 'fadd' 'tmp_68' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 984 [2/3] (7.01ns)   --->   "%mul_1_3_3 = fmul i32 %weight_buffer_0_load_18, i32 %tmp_39" [src/conv3.cpp:56]   --->   Operation 984 'fmul' 'mul_1_3_3' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 985 [1/4] (6.43ns)   --->   "%tmp_72 = fadd i32 %mul_1_4, i32 0" [src/conv3.cpp:56]   --->   Operation 985 'fadd' 'tmp_72' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 986 [2/3] (7.01ns)   --->   "%mul_1_4_2 = fmul i32 %weight_buffer_0_load_22, i32 %tmp_47" [src/conv3.cpp:56]   --->   Operation 986 'fmul' 'mul_1_4_2' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 987 [2/4] (6.43ns)   --->   "%tmp_84 = fadd i32 %tmp_83, i32 %mul_2_1_2" [src/conv3.cpp:56]   --->   Operation 987 'fadd' 'tmp_84' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.53ns)   --->   Input mux for Operation 988 '%tmp_89 = fadd i32 %tmp_88, i32 %mul_2_2_2'
ST_20 : Operation 988 [4/4] (4.90ns)   --->   "%tmp_89 = fadd i32 %tmp_88, i32 %mul_2_2_2" [src/conv3.cpp:56]   --->   Operation 988 'fadd' 'tmp_89' <Predicate = (!icmp_ln39)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 989 [3/4] (6.43ns)   --->   "%tmp_93 = fadd i32 %tmp_92, i32 %mul_2_3_1" [src/conv3.cpp:56]   --->   Operation 989 'fadd' 'tmp_93' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 990 [1/4] (6.43ns)   --->   "%tmp_97 = fadd i32 %mul_2_4, i32 0" [src/conv3.cpp:56]   --->   Operation 990 'fadd' 'tmp_97' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 991 [2/3] (7.01ns)   --->   "%mul_2_4_2 = fmul i32 %weight_buffer_0_load_22, i32 %tmp_49" [src/conv3.cpp:56]   --->   Operation 991 'fmul' 'mul_2_4_2' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.53ns)   --->   Input mux for Operation 992 '%tmp_56 = fadd i32 %tmp_79, i32 %mul_2_6'
ST_20 : Operation 992 [4/4] (4.90ns)   --->   "%tmp_56 = fadd i32 %tmp_79, i32 %mul_2_6" [src/conv3.cpp:56]   --->   Operation 992 'fadd' 'tmp_56' <Predicate = (!icmp_ln39)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.45ns)   --->   Input mux for Operation 993 '%mul_1_2_4 = fmul i32 %weight_buffer_0_load_14, i32 %tmp_102'
ST_20 : Operation 993 [3/3] (5.56ns)   --->   "%mul_1_2_4 = fmul i32 %weight_buffer_0_load_14, i32 %tmp_102" [src/conv3.cpp:56]   --->   Operation 993 'fmul' 'mul_1_2_4' <Predicate = (!icmp_ln39)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 994 [1/3] (7.01ns)   --->   "%mul_2_2_3 = fmul i32 %weight_buffer_0_load_13, i32 %tmp_102" [src/conv3.cpp:56]   --->   Operation 994 'fmul' 'mul_2_2_3' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.45ns)   --->   Input mux for Operation 995 '%mul_2_3_3 = fmul i32 %weight_buffer_0_load_18, i32 %tmp_103'
ST_20 : Operation 995 [3/3] (5.56ns)   --->   "%mul_2_3_3 = fmul i32 %weight_buffer_0_load_18, i32 %tmp_103" [src/conv3.cpp:56]   --->   Operation 995 'fmul' 'mul_2_3_3' <Predicate = (!icmp_ln39)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 996 [1/3] (7.01ns)   --->   "%mul_2_1_4 = fmul i32 %weight_buffer_0_load_9, i32 %tmp_106" [src/conv3.cpp:56]   --->   Operation 996 'fmul' 'mul_2_1_4' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.45ns)   --->   Input mux for Operation 997 '%mul_2_2_4 = fmul i32 %weight_buffer_0_load_14, i32 %tmp_107'
ST_20 : Operation 997 [3/3] (5.56ns)   --->   "%mul_2_2_4 = fmul i32 %weight_buffer_0_load_14, i32 %tmp_107" [src/conv3.cpp:56]   --->   Operation 997 'fmul' 'mul_2_2_4' <Predicate = (!icmp_ln39)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 998 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_399 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_375" [src/conv3.cpp:56]   --->   Operation 998 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_399' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_20 : Operation 999 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_400 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_380" [src/conv3.cpp:56]   --->   Operation 999 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_400' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_20 : Operation 1000 [1/1] (0.42ns)   --->   "%tmp_109 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_399, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_400, i1 %tmp_123" [src/conv3.cpp:56]   --->   Operation 1000 'mux' 'tmp_109' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.01>
ST_21 : Operation 1001 [1/1] (0.00ns)   --->   "%tmp_114 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %select_ln41_1, i7 %trunc_ln43" [src/conv3.cpp:41]   --->   Operation 1001 'bitconcatenate' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1002 [1/1] (0.00ns)   --->   "%tmp_134_cast = zext i10 %tmp_114" [src/conv3.cpp:41]   --->   Operation 1002 'zext' 'tmp_134_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1003 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_o_10 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i64 0, i64 %tmp_134_cast" [src/conv3.cpp:41]   --->   Operation 1003 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_o_10' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1004 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_o_11 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o, i64 0, i64 %tmp_134_cast" [src/conv3.cpp:41]   --->   Operation 1004 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_o_11' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1005 [1/1] (0.77ns)   --->   "%add_ln56 = add i7 %trunc_ln43, i7 1" [src/conv3.cpp:56]   --->   Operation 1005 'add' 'add_ln56' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1006 [1/1] (0.00ns)   --->   "%tmp_115 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %select_ln41_1, i7 %add_ln56" [src/conv3.cpp:41]   --->   Operation 1006 'bitconcatenate' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1007 [1/1] (0.00ns)   --->   "%tmp_135_cast = zext i10 %tmp_115" [src/conv3.cpp:41]   --->   Operation 1007 'zext' 'tmp_135_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1008 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_o_12 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i64 0, i64 %tmp_135_cast" [src/conv3.cpp:41]   --->   Operation 1008 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_o_12' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1009 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_o_13 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o, i64 0, i64 %tmp_135_cast" [src/conv3.cpp:41]   --->   Operation 1009 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_o_13' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1010 [2/4] (6.43ns)   --->   "%tmp_8 = fadd i32 %tmp_6, i32 %mul_6" [src/conv3.cpp:56]   --->   Operation 1010 'fadd' 'tmp_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1011 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_o_16 = load i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_10" [src/conv3.cpp:59]   --->   Operation 1011 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_o_16' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_21 : Operation 1012 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_o_17 = load i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_11" [src/conv3.cpp:59]   --->   Operation 1012 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_o_17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_21 : [1/1] (1.53ns)   --->   Input mux for Operation 1013 '%tmp_18 = fadd i32 %tmp_16, i32 %mul_130_3'
ST_21 : Operation 1013 [4/4] (4.90ns)   --->   "%tmp_18 = fadd i32 %tmp_16, i32 %mul_130_3" [src/conv3.cpp:56]   --->   Operation 1013 'fadd' 'tmp_18' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1014 [2/4] (6.43ns)   --->   "%tmp_26 = fadd i32 %tmp_24, i32 %mul_252_2" [src/conv3.cpp:56]   --->   Operation 1014 'fadd' 'tmp_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1015 [1/4] (6.43ns)   --->   "%tmp_34 = fadd i32 %tmp_32, i32 %mul_3_1" [src/conv3.cpp:56]   --->   Operation 1015 'fadd' 'tmp_34' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1016 [2/3] (7.01ns)   --->   "%mul_3_4 = fmul i32 %weight_buffer_0_load_19, i32 %tmp_39" [src/conv3.cpp:56]   --->   Operation 1016 'fmul' 'mul_3_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1017 [3/4] (6.43ns)   --->   "%tmp_44 = fadd i32 %tmp_42, i32 %mul_4_1" [src/conv3.cpp:56]   --->   Operation 1017 'fadd' 'tmp_44' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1018 [1/3] (7.01ns)   --->   "%mul_4_2 = fmul i32 %weight_buffer_0_load_22, i32 %tmp_45" [src/conv3.cpp:56]   --->   Operation 1018 'fmul' 'mul_4_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.45ns)   --->   Input mux for Operation 1019 '%mul_4_3 = fmul i32 %weight_buffer_0_load_23, i32 %tmp_47'
ST_21 : Operation 1019 [3/3] (5.56ns)   --->   "%mul_4_3 = fmul i32 %weight_buffer_0_load_23, i32 %tmp_47" [src/conv3.cpp:56]   --->   Operation 1019 'fmul' 'mul_4_3' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1020 [2/4] (6.43ns)   --->   "%tmp_54 = fadd i32 %tmp_53, i32 %mul_1_6" [src/conv3.cpp:56]   --->   Operation 1020 'fadd' 'tmp_54' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.53ns)   --->   Input mux for Operation 1021 '%tmp_60 = fadd i32 %tmp_59, i32 %mul_1_1_3'
ST_21 : Operation 1021 [4/4] (4.90ns)   --->   "%tmp_60 = fadd i32 %tmp_59, i32 %mul_1_1_3" [src/conv3.cpp:56]   --->   Operation 1021 'fadd' 'tmp_60' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1022 [3/4] (6.43ns)   --->   "%tmp_64 = fadd i32 %tmp_63, i32 %mul_1_2_2" [src/conv3.cpp:56]   --->   Operation 1022 'fadd' 'tmp_64' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1023 [1/4] (6.43ns)   --->   "%tmp_68 = fadd i32 %tmp_67, i32 %mul_1_3_1" [src/conv3.cpp:56]   --->   Operation 1023 'fadd' 'tmp_68' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1024 [1/3] (7.01ns)   --->   "%mul_1_3_3 = fmul i32 %weight_buffer_0_load_18, i32 %tmp_39" [src/conv3.cpp:56]   --->   Operation 1024 'fmul' 'mul_1_3_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.53ns)   --->   Input mux for Operation 1025 '%tmp_73 = fadd i32 %tmp_72, i32 %mul_1_4_1'
ST_21 : Operation 1025 [4/4] (4.90ns)   --->   "%tmp_73 = fadd i32 %tmp_72, i32 %mul_1_4_1" [src/conv3.cpp:56]   --->   Operation 1025 'fadd' 'tmp_73' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1026 [1/3] (7.01ns)   --->   "%mul_1_4_2 = fmul i32 %weight_buffer_0_load_22, i32 %tmp_47" [src/conv3.cpp:56]   --->   Operation 1026 'fmul' 'mul_1_4_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.45ns)   --->   Input mux for Operation 1027 '%mul_1_4_3 = fmul i32 %weight_buffer_0_load_23, i32 %tmp_49'
ST_21 : Operation 1027 [3/3] (5.56ns)   --->   "%mul_1_4_3 = fmul i32 %weight_buffer_0_load_23, i32 %tmp_49" [src/conv3.cpp:56]   --->   Operation 1027 'fmul' 'mul_1_4_3' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1028 [1/4] (6.43ns)   --->   "%tmp_84 = fadd i32 %tmp_83, i32 %mul_2_1_2" [src/conv3.cpp:56]   --->   Operation 1028 'fadd' 'tmp_84' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1029 [3/4] (6.43ns)   --->   "%tmp_89 = fadd i32 %tmp_88, i32 %mul_2_2_2" [src/conv3.cpp:56]   --->   Operation 1029 'fadd' 'tmp_89' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1030 [2/4] (6.43ns)   --->   "%tmp_93 = fadd i32 %tmp_92, i32 %mul_2_3_1" [src/conv3.cpp:56]   --->   Operation 1030 'fadd' 'tmp_93' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.53ns)   --->   Input mux for Operation 1031 '%tmp_98 = fadd i32 %tmp_97, i32 %mul_2_4_1'
ST_21 : Operation 1031 [4/4] (4.90ns)   --->   "%tmp_98 = fadd i32 %tmp_97, i32 %mul_2_4_1" [src/conv3.cpp:56]   --->   Operation 1031 'fadd' 'tmp_98' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1032 [1/3] (7.01ns)   --->   "%mul_2_4_2 = fmul i32 %weight_buffer_0_load_22, i32 %tmp_49" [src/conv3.cpp:56]   --->   Operation 1032 'fmul' 'mul_2_4_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1033 [3/4] (6.43ns)   --->   "%tmp_56 = fadd i32 %tmp_79, i32 %mul_2_6" [src/conv3.cpp:56]   --->   Operation 1033 'fadd' 'tmp_56' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1034 [2/3] (7.01ns)   --->   "%mul_1_2_4 = fmul i32 %weight_buffer_0_load_14, i32 %tmp_102" [src/conv3.cpp:56]   --->   Operation 1034 'fmul' 'mul_1_2_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.45ns)   --->   Input mux for Operation 1035 '%mul_1_3_4 = fmul i32 %weight_buffer_0_load_19, i32 %tmp_103'
ST_21 : Operation 1035 [3/3] (5.56ns)   --->   "%mul_1_3_4 = fmul i32 %weight_buffer_0_load_19, i32 %tmp_103" [src/conv3.cpp:56]   --->   Operation 1035 'fmul' 'mul_1_3_4' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1036 [2/3] (7.01ns)   --->   "%mul_2_3_3 = fmul i32 %weight_buffer_0_load_18, i32 %tmp_103" [src/conv3.cpp:56]   --->   Operation 1036 'fmul' 'mul_2_3_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.45ns)   --->   Input mux for Operation 1037 '%mul_2_4_3 = fmul i32 %weight_buffer_0_load_23, i32 %tmp_104'
ST_21 : Operation 1037 [3/3] (5.56ns)   --->   "%mul_2_4_3 = fmul i32 %weight_buffer_0_load_23, i32 %tmp_104" [src/conv3.cpp:56]   --->   Operation 1037 'fmul' 'mul_2_4_3' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1038 [2/3] (7.01ns)   --->   "%mul_2_2_4 = fmul i32 %weight_buffer_0_load_14, i32 %tmp_107" [src/conv3.cpp:56]   --->   Operation 1038 'fmul' 'mul_2_2_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1039 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_o_18 = load i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_12" [src/conv3.cpp:59]   --->   Operation 1039 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_o_18' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_21 : Operation 1040 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_o_19 = load i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_13" [src/conv3.cpp:59]   --->   Operation 1040 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_o_19' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>

State 22 <SV = 21> <Delay = 7.01>
ST_22 : Operation 1041 [1/1] (0.77ns)   --->   "%add_ln56_3 = add i7 %trunc_ln43, i7 2" [src/conv3.cpp:56]   --->   Operation 1041 'add' 'add_ln56_3' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1042 [1/1] (0.00ns)   --->   "%tmp_117 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %select_ln41_1, i7 %add_ln56_3" [src/conv3.cpp:41]   --->   Operation 1042 'bitconcatenate' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1043 [1/1] (0.00ns)   --->   "%tmp_136_cast = zext i10 %tmp_117" [src/conv3.cpp:41]   --->   Operation 1043 'zext' 'tmp_136_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1044 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_o_14 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i64 0, i64 %tmp_136_cast" [src/conv3.cpp:41]   --->   Operation 1044 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_o_14' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1045 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_o_15 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o, i64 0, i64 %tmp_136_cast" [src/conv3.cpp:41]   --->   Operation 1045 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_o_15' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1046 [1/4] (6.43ns)   --->   "%tmp_8 = fadd i32 %tmp_6, i32 %mul_6" [src/conv3.cpp:56]   --->   Operation 1046 'fadd' 'tmp_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1047 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_o_16 = load i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_10" [src/conv3.cpp:59]   --->   Operation 1047 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_o_16' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_22 : Operation 1048 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_o_17 = load i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_11" [src/conv3.cpp:59]   --->   Operation 1048 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_o_17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_22 : Operation 1049 [1/1] (0.42ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_16, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_17, i1 %tmp" [src/conv3.cpp:59]   --->   Operation 1049 'mux' 'tmp_s' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1050 [3/4] (6.43ns)   --->   "%tmp_18 = fadd i32 %tmp_16, i32 %mul_130_3" [src/conv3.cpp:56]   --->   Operation 1050 'fadd' 'tmp_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1051 [1/4] (6.43ns)   --->   "%tmp_26 = fadd i32 %tmp_24, i32 %mul_252_2" [src/conv3.cpp:56]   --->   Operation 1051 'fadd' 'tmp_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.53ns)   --->   Input mux for Operation 1052 '%tmp_36 = fadd i32 %tmp_34, i32 %mul_3_2'
ST_22 : Operation 1052 [4/4] (4.90ns)   --->   "%tmp_36 = fadd i32 %tmp_34, i32 %mul_3_2" [src/conv3.cpp:56]   --->   Operation 1052 'fadd' 'tmp_36' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1053 [1/3] (7.01ns)   --->   "%mul_3_4 = fmul i32 %weight_buffer_0_load_19, i32 %tmp_39" [src/conv3.cpp:56]   --->   Operation 1053 'fmul' 'mul_3_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1054 [2/4] (6.43ns)   --->   "%tmp_44 = fadd i32 %tmp_42, i32 %mul_4_1" [src/conv3.cpp:56]   --->   Operation 1054 'fadd' 'tmp_44' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1055 [2/3] (7.01ns)   --->   "%mul_4_3 = fmul i32 %weight_buffer_0_load_23, i32 %tmp_47" [src/conv3.cpp:56]   --->   Operation 1055 'fmul' 'mul_4_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.45ns)   --->   Input mux for Operation 1056 '%mul_4_4 = fmul i32 %weight_buffer_0_load_24, i32 %tmp_49'
ST_22 : Operation 1056 [3/3] (5.56ns)   --->   "%mul_4_4 = fmul i32 %weight_buffer_0_load_24, i32 %tmp_49" [src/conv3.cpp:56]   --->   Operation 1056 'fmul' 'mul_4_4' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1057 [1/4] (6.43ns)   --->   "%tmp_54 = fadd i32 %tmp_53, i32 %mul_1_6" [src/conv3.cpp:56]   --->   Operation 1057 'fadd' 'tmp_54' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1058 [3/4] (6.43ns)   --->   "%tmp_60 = fadd i32 %tmp_59, i32 %mul_1_1_3" [src/conv3.cpp:56]   --->   Operation 1058 'fadd' 'tmp_60' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1059 [2/4] (6.43ns)   --->   "%tmp_64 = fadd i32 %tmp_63, i32 %mul_1_2_2" [src/conv3.cpp:56]   --->   Operation 1059 'fadd' 'tmp_64' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.53ns)   --->   Input mux for Operation 1060 '%tmp_69 = fadd i32 %tmp_68, i32 %mul_1_3_2'
ST_22 : Operation 1060 [4/4] (4.90ns)   --->   "%tmp_69 = fadd i32 %tmp_68, i32 %mul_1_3_2" [src/conv3.cpp:56]   --->   Operation 1060 'fadd' 'tmp_69' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1061 [3/4] (6.43ns)   --->   "%tmp_73 = fadd i32 %tmp_72, i32 %mul_1_4_1" [src/conv3.cpp:56]   --->   Operation 1061 'fadd' 'tmp_73' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1062 [2/3] (7.01ns)   --->   "%mul_1_4_3 = fmul i32 %weight_buffer_0_load_23, i32 %tmp_49" [src/conv3.cpp:56]   --->   Operation 1062 'fmul' 'mul_1_4_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1063 [2/4] (6.43ns)   --->   "%tmp_89 = fadd i32 %tmp_88, i32 %mul_2_2_2" [src/conv3.cpp:56]   --->   Operation 1063 'fadd' 'tmp_89' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1064 [1/4] (6.43ns)   --->   "%tmp_93 = fadd i32 %tmp_92, i32 %mul_2_3_1" [src/conv3.cpp:56]   --->   Operation 1064 'fadd' 'tmp_93' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1065 [3/4] (6.43ns)   --->   "%tmp_98 = fadd i32 %tmp_97, i32 %mul_2_4_1" [src/conv3.cpp:56]   --->   Operation 1065 'fadd' 'tmp_98' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1066 [2/4] (6.43ns)   --->   "%tmp_56 = fadd i32 %tmp_79, i32 %mul_2_6" [src/conv3.cpp:56]   --->   Operation 1066 'fadd' 'tmp_56' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.53ns)   --->   Input mux for Operation 1067 '%tmp_80 = fadd i32 %tmp_84, i32 %mul_2_1_3'
ST_22 : Operation 1067 [4/4] (4.90ns)   --->   "%tmp_80 = fadd i32 %tmp_84, i32 %mul_2_1_3" [src/conv3.cpp:56]   --->   Operation 1067 'fadd' 'tmp_80' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1068 [1/3] (7.01ns)   --->   "%mul_1_2_4 = fmul i32 %weight_buffer_0_load_14, i32 %tmp_102" [src/conv3.cpp:56]   --->   Operation 1068 'fmul' 'mul_1_2_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1069 [2/3] (7.01ns)   --->   "%mul_1_3_4 = fmul i32 %weight_buffer_0_load_19, i32 %tmp_103" [src/conv3.cpp:56]   --->   Operation 1069 'fmul' 'mul_1_3_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1070 [1/3] (7.01ns)   --->   "%mul_2_3_3 = fmul i32 %weight_buffer_0_load_18, i32 %tmp_103" [src/conv3.cpp:56]   --->   Operation 1070 'fmul' 'mul_2_3_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.45ns)   --->   Input mux for Operation 1071 '%mul_1_4_4 = fmul i32 %weight_buffer_0_load_24, i32 %tmp_104'
ST_22 : Operation 1071 [3/3] (5.56ns)   --->   "%mul_1_4_4 = fmul i32 %weight_buffer_0_load_24, i32 %tmp_104" [src/conv3.cpp:56]   --->   Operation 1071 'fmul' 'mul_1_4_4' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1072 [2/3] (7.01ns)   --->   "%mul_2_4_3 = fmul i32 %weight_buffer_0_load_23, i32 %tmp_104" [src/conv3.cpp:56]   --->   Operation 1072 'fmul' 'mul_2_4_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1073 [1/3] (7.01ns)   --->   "%mul_2_2_4 = fmul i32 %weight_buffer_0_load_14, i32 %tmp_107" [src/conv3.cpp:56]   --->   Operation 1073 'fmul' 'mul_2_2_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.45ns)   --->   Input mux for Operation 1074 '%mul_2_3_4 = fmul i32 %weight_buffer_0_load_19, i32 %tmp_108'
ST_22 : Operation 1074 [3/3] (5.56ns)   --->   "%mul_2_3_4 = fmul i32 %weight_buffer_0_load_19, i32 %tmp_108" [src/conv3.cpp:56]   --->   Operation 1074 'fmul' 'mul_2_3_4' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.45ns)   --->   Input mux for Operation 1075 '%mul_2_4_4 = fmul i32 %weight_buffer_0_load_24, i32 %tmp_109'
ST_22 : Operation 1075 [3/3] (5.56ns)   --->   "%mul_2_4_4 = fmul i32 %weight_buffer_0_load_24, i32 %tmp_109" [src/conv3.cpp:56]   --->   Operation 1075 'fmul' 'mul_2_4_4' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1076 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_o_18 = load i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_12" [src/conv3.cpp:59]   --->   Operation 1076 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_o_18' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_22 : Operation 1077 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_o_19 = load i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_13" [src/conv3.cpp:59]   --->   Operation 1077 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_o_19' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_22 : Operation 1078 [1/1] (0.42ns)   --->   "%tmp_111 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_18, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_19, i1 %tmp_116" [src/conv3.cpp:59]   --->   Operation 1078 'mux' 'tmp_111' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1079 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_o_20 = load i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_14" [src/conv3.cpp:59]   --->   Operation 1079 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_o_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_22 : Operation 1080 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_o_21 = load i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_15" [src/conv3.cpp:59]   --->   Operation 1080 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_o_21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>

State 23 <SV = 22> <Delay = 7.01>
ST_23 : [1/1] (1.53ns)   --->   Input mux for Operation 1081 '%tmp_10 = fadd i32 %tmp_8, i32 %mul_7'
ST_23 : Operation 1081 [4/4] (4.90ns)   --->   "%tmp_10 = fadd i32 %tmp_8, i32 %mul_7" [src/conv3.cpp:56]   --->   Operation 1081 'fadd' 'tmp_10' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1082 [2/4] (6.43ns)   --->   "%tmp_18 = fadd i32 %tmp_16, i32 %mul_130_3" [src/conv3.cpp:56]   --->   Operation 1082 'fadd' 'tmp_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.53ns)   --->   Input mux for Operation 1083 '%tmp_28 = fadd i32 %tmp_26, i32 %mul_252_3'
ST_23 : Operation 1083 [4/4] (4.90ns)   --->   "%tmp_28 = fadd i32 %tmp_26, i32 %mul_252_3" [src/conv3.cpp:56]   --->   Operation 1083 'fadd' 'tmp_28' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1084 [3/4] (6.43ns)   --->   "%tmp_36 = fadd i32 %tmp_34, i32 %mul_3_2" [src/conv3.cpp:56]   --->   Operation 1084 'fadd' 'tmp_36' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1085 [1/4] (6.43ns)   --->   "%tmp_44 = fadd i32 %tmp_42, i32 %mul_4_1" [src/conv3.cpp:56]   --->   Operation 1085 'fadd' 'tmp_44' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1086 [1/3] (7.01ns)   --->   "%mul_4_3 = fmul i32 %weight_buffer_0_load_23, i32 %tmp_47" [src/conv3.cpp:56]   --->   Operation 1086 'fmul' 'mul_4_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1087 [2/3] (7.01ns)   --->   "%mul_4_4 = fmul i32 %weight_buffer_0_load_24, i32 %tmp_49" [src/conv3.cpp:56]   --->   Operation 1087 'fmul' 'mul_4_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1088 [2/4] (6.43ns)   --->   "%tmp_60 = fadd i32 %tmp_59, i32 %mul_1_1_3" [src/conv3.cpp:56]   --->   Operation 1088 'fadd' 'tmp_60' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1089 [1/4] (6.43ns)   --->   "%tmp_64 = fadd i32 %tmp_63, i32 %mul_1_2_2" [src/conv3.cpp:56]   --->   Operation 1089 'fadd' 'tmp_64' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1090 [3/4] (6.43ns)   --->   "%tmp_69 = fadd i32 %tmp_68, i32 %mul_1_3_2" [src/conv3.cpp:56]   --->   Operation 1090 'fadd' 'tmp_69' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1091 [2/4] (6.43ns)   --->   "%tmp_73 = fadd i32 %tmp_72, i32 %mul_1_4_1" [src/conv3.cpp:56]   --->   Operation 1091 'fadd' 'tmp_73' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1092 [1/3] (7.01ns)   --->   "%mul_1_4_3 = fmul i32 %weight_buffer_0_load_23, i32 %tmp_49" [src/conv3.cpp:56]   --->   Operation 1092 'fmul' 'mul_1_4_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1093 [1/4] (6.43ns)   --->   "%tmp_89 = fadd i32 %tmp_88, i32 %mul_2_2_2" [src/conv3.cpp:56]   --->   Operation 1093 'fadd' 'tmp_89' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.53ns)   --->   Input mux for Operation 1094 '%tmp_94 = fadd i32 %tmp_93, i32 %mul_2_3_2'
ST_23 : Operation 1094 [4/4] (4.90ns)   --->   "%tmp_94 = fadd i32 %tmp_93, i32 %mul_2_3_2" [src/conv3.cpp:56]   --->   Operation 1094 'fadd' 'tmp_94' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1095 [2/4] (6.43ns)   --->   "%tmp_98 = fadd i32 %tmp_97, i32 %mul_2_4_1" [src/conv3.cpp:56]   --->   Operation 1095 'fadd' 'tmp_98' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.53ns)   --->   Input mux for Operation 1096 '%tmp_55 = fadd i32 %tmp_54, i32 %mul_1_7'
ST_23 : Operation 1096 [4/4] (4.90ns)   --->   "%tmp_55 = fadd i32 %tmp_54, i32 %mul_1_7" [src/conv3.cpp:56]   --->   Operation 1096 'fadd' 'tmp_55' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1097 [1/4] (6.43ns)   --->   "%tmp_56 = fadd i32 %tmp_79, i32 %mul_2_6" [src/conv3.cpp:56]   --->   Operation 1097 'fadd' 'tmp_56' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1098 [3/4] (6.43ns)   --->   "%tmp_80 = fadd i32 %tmp_84, i32 %mul_2_1_3" [src/conv3.cpp:56]   --->   Operation 1098 'fadd' 'tmp_80' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1099 [1/3] (7.01ns)   --->   "%mul_1_3_4 = fmul i32 %weight_buffer_0_load_19, i32 %tmp_103" [src/conv3.cpp:56]   --->   Operation 1099 'fmul' 'mul_1_3_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1100 [2/3] (7.01ns)   --->   "%mul_1_4_4 = fmul i32 %weight_buffer_0_load_24, i32 %tmp_104" [src/conv3.cpp:56]   --->   Operation 1100 'fmul' 'mul_1_4_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1101 [1/3] (7.01ns)   --->   "%mul_2_4_3 = fmul i32 %weight_buffer_0_load_23, i32 %tmp_104" [src/conv3.cpp:56]   --->   Operation 1101 'fmul' 'mul_2_4_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1102 [2/3] (7.01ns)   --->   "%mul_2_3_4 = fmul i32 %weight_buffer_0_load_19, i32 %tmp_108" [src/conv3.cpp:56]   --->   Operation 1102 'fmul' 'mul_2_3_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1103 [2/3] (7.01ns)   --->   "%mul_2_4_4 = fmul i32 %weight_buffer_0_load_24, i32 %tmp_109" [src/conv3.cpp:56]   --->   Operation 1103 'fmul' 'mul_2_4_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1104 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_o_20 = load i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_14" [src/conv3.cpp:59]   --->   Operation 1104 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_o_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_23 : Operation 1105 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_o_21 = load i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_15" [src/conv3.cpp:59]   --->   Operation 1105 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_o_21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_23 : Operation 1106 [1/1] (0.42ns)   --->   "%tmp_112 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_20, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_21, i1 %tmp_118" [src/conv3.cpp:59]   --->   Operation 1106 'mux' 'tmp_112' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.01>
ST_24 : Operation 1107 [3/4] (6.43ns)   --->   "%tmp_10 = fadd i32 %tmp_8, i32 %mul_7" [src/conv3.cpp:56]   --->   Operation 1107 'fadd' 'tmp_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1108 [1/4] (6.43ns)   --->   "%tmp_18 = fadd i32 %tmp_16, i32 %mul_130_3" [src/conv3.cpp:56]   --->   Operation 1108 'fadd' 'tmp_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1109 [3/4] (6.43ns)   --->   "%tmp_28 = fadd i32 %tmp_26, i32 %mul_252_3" [src/conv3.cpp:56]   --->   Operation 1109 'fadd' 'tmp_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1110 [2/4] (6.43ns)   --->   "%tmp_36 = fadd i32 %tmp_34, i32 %mul_3_2" [src/conv3.cpp:56]   --->   Operation 1110 'fadd' 'tmp_36' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.53ns)   --->   Input mux for Operation 1111 '%tmp_46 = fadd i32 %tmp_44, i32 %mul_4_2'
ST_24 : Operation 1111 [4/4] (4.90ns)   --->   "%tmp_46 = fadd i32 %tmp_44, i32 %mul_4_2" [src/conv3.cpp:56]   --->   Operation 1111 'fadd' 'tmp_46' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1112 [1/3] (7.01ns)   --->   "%mul_4_4 = fmul i32 %weight_buffer_0_load_24, i32 %tmp_49" [src/conv3.cpp:56]   --->   Operation 1112 'fmul' 'mul_4_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1113 [1/4] (6.43ns)   --->   "%tmp_60 = fadd i32 %tmp_59, i32 %mul_1_1_3" [src/conv3.cpp:56]   --->   Operation 1113 'fadd' 'tmp_60' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.53ns)   --->   Input mux for Operation 1114 '%tmp_65 = fadd i32 %tmp_64, i32 %mul_1_2_3'
ST_24 : Operation 1114 [4/4] (4.90ns)   --->   "%tmp_65 = fadd i32 %tmp_64, i32 %mul_1_2_3" [src/conv3.cpp:56]   --->   Operation 1114 'fadd' 'tmp_65' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1115 [2/4] (6.43ns)   --->   "%tmp_69 = fadd i32 %tmp_68, i32 %mul_1_3_2" [src/conv3.cpp:56]   --->   Operation 1115 'fadd' 'tmp_69' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1116 [1/4] (6.43ns)   --->   "%tmp_73 = fadd i32 %tmp_72, i32 %mul_1_4_1" [src/conv3.cpp:56]   --->   Operation 1116 'fadd' 'tmp_73' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1117 [3/4] (6.43ns)   --->   "%tmp_94 = fadd i32 %tmp_93, i32 %mul_2_3_2" [src/conv3.cpp:56]   --->   Operation 1117 'fadd' 'tmp_94' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1118 [1/4] (6.43ns)   --->   "%tmp_98 = fadd i32 %tmp_97, i32 %mul_2_4_1" [src/conv3.cpp:56]   --->   Operation 1118 'fadd' 'tmp_98' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1119 [3/4] (6.43ns)   --->   "%tmp_55 = fadd i32 %tmp_54, i32 %mul_1_7" [src/conv3.cpp:56]   --->   Operation 1119 'fadd' 'tmp_55' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1120 [2/4] (6.43ns)   --->   "%tmp_80 = fadd i32 %tmp_84, i32 %mul_2_1_3" [src/conv3.cpp:56]   --->   Operation 1120 'fadd' 'tmp_80' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.53ns)   --->   Input mux for Operation 1121 '%tmp_85 = fadd i32 %tmp_89, i32 %mul_2_2_3'
ST_24 : Operation 1121 [4/4] (4.90ns)   --->   "%tmp_85 = fadd i32 %tmp_89, i32 %mul_2_2_3" [src/conv3.cpp:56]   --->   Operation 1121 'fadd' 'tmp_85' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1122 [1/3] (7.01ns)   --->   "%mul_1_4_4 = fmul i32 %weight_buffer_0_load_24, i32 %tmp_104" [src/conv3.cpp:56]   --->   Operation 1122 'fmul' 'mul_1_4_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.53ns)   --->   Input mux for Operation 1123 '%tmp_81 = fadd i32 %tmp_56, i32 %mul_2_7'
ST_24 : Operation 1123 [4/4] (4.90ns)   --->   "%tmp_81 = fadd i32 %tmp_56, i32 %mul_2_7" [src/conv3.cpp:56]   --->   Operation 1123 'fadd' 'tmp_81' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1124 [1/3] (7.01ns)   --->   "%mul_2_3_4 = fmul i32 %weight_buffer_0_load_19, i32 %tmp_108" [src/conv3.cpp:56]   --->   Operation 1124 'fmul' 'mul_2_3_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1125 [1/3] (7.01ns)   --->   "%mul_2_4_4 = fmul i32 %weight_buffer_0_load_24, i32 %tmp_109" [src/conv3.cpp:56]   --->   Operation 1125 'fmul' 'mul_2_4_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.43>
ST_25 : Operation 1126 [2/4] (6.43ns)   --->   "%tmp_10 = fadd i32 %tmp_8, i32 %mul_7" [src/conv3.cpp:56]   --->   Operation 1126 'fadd' 'tmp_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.53ns)   --->   Input mux for Operation 1127 '%tmp_20 = fadd i32 %tmp_18, i32 %mul_130_4'
ST_25 : Operation 1127 [4/4] (4.90ns)   --->   "%tmp_20 = fadd i32 %tmp_18, i32 %mul_130_4" [src/conv3.cpp:56]   --->   Operation 1127 'fadd' 'tmp_20' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1128 [2/4] (6.43ns)   --->   "%tmp_28 = fadd i32 %tmp_26, i32 %mul_252_3" [src/conv3.cpp:56]   --->   Operation 1128 'fadd' 'tmp_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1129 [1/4] (6.43ns)   --->   "%tmp_36 = fadd i32 %tmp_34, i32 %mul_3_2" [src/conv3.cpp:56]   --->   Operation 1129 'fadd' 'tmp_36' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1130 [3/4] (6.43ns)   --->   "%tmp_46 = fadd i32 %tmp_44, i32 %mul_4_2" [src/conv3.cpp:56]   --->   Operation 1130 'fadd' 'tmp_46' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1131 [3/4] (6.43ns)   --->   "%tmp_65 = fadd i32 %tmp_64, i32 %mul_1_2_3" [src/conv3.cpp:56]   --->   Operation 1131 'fadd' 'tmp_65' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1132 [1/4] (6.43ns)   --->   "%tmp_69 = fadd i32 %tmp_68, i32 %mul_1_3_2" [src/conv3.cpp:56]   --->   Operation 1132 'fadd' 'tmp_69' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.53ns)   --->   Input mux for Operation 1133 '%tmp_74 = fadd i32 %tmp_73, i32 %mul_1_4_2'
ST_25 : Operation 1133 [4/4] (4.90ns)   --->   "%tmp_74 = fadd i32 %tmp_73, i32 %mul_1_4_2" [src/conv3.cpp:56]   --->   Operation 1133 'fadd' 'tmp_74' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1134 [2/4] (6.43ns)   --->   "%tmp_94 = fadd i32 %tmp_93, i32 %mul_2_3_2" [src/conv3.cpp:56]   --->   Operation 1134 'fadd' 'tmp_94' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.53ns)   --->   Input mux for Operation 1135 '%tmp_99 = fadd i32 %tmp_98, i32 %mul_2_4_2'
ST_25 : Operation 1135 [4/4] (4.90ns)   --->   "%tmp_99 = fadd i32 %tmp_98, i32 %mul_2_4_2" [src/conv3.cpp:56]   --->   Operation 1135 'fadd' 'tmp_99' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1136 [2/4] (6.43ns)   --->   "%tmp_55 = fadd i32 %tmp_54, i32 %mul_1_7" [src/conv3.cpp:56]   --->   Operation 1136 'fadd' 'tmp_55' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.53ns)   --->   Input mux for Operation 1137 '%tmp_61 = fadd i32 %tmp_60, i32 %mul_1_1_4'
ST_25 : Operation 1137 [4/4] (4.90ns)   --->   "%tmp_61 = fadd i32 %tmp_60, i32 %mul_1_1_4" [src/conv3.cpp:56]   --->   Operation 1137 'fadd' 'tmp_61' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1138 [1/4] (6.43ns)   --->   "%tmp_80 = fadd i32 %tmp_84, i32 %mul_2_1_3" [src/conv3.cpp:56]   --->   Operation 1138 'fadd' 'tmp_80' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1139 [3/4] (6.43ns)   --->   "%tmp_85 = fadd i32 %tmp_89, i32 %mul_2_2_3" [src/conv3.cpp:56]   --->   Operation 1139 'fadd' 'tmp_85' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1140 [3/4] (6.43ns)   --->   "%tmp_81 = fadd i32 %tmp_56, i32 %mul_2_7" [src/conv3.cpp:56]   --->   Operation 1140 'fadd' 'tmp_81' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.43>
ST_26 : Operation 1141 [1/4] (6.43ns)   --->   "%tmp_10 = fadd i32 %tmp_8, i32 %mul_7" [src/conv3.cpp:56]   --->   Operation 1141 'fadd' 'tmp_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1142 [3/4] (6.43ns)   --->   "%tmp_20 = fadd i32 %tmp_18, i32 %mul_130_4" [src/conv3.cpp:56]   --->   Operation 1142 'fadd' 'tmp_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1143 [1/4] (6.43ns)   --->   "%tmp_28 = fadd i32 %tmp_26, i32 %mul_252_3" [src/conv3.cpp:56]   --->   Operation 1143 'fadd' 'tmp_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.53ns)   --->   Input mux for Operation 1144 '%tmp_38 = fadd i32 %tmp_36, i32 %mul_3_3'
ST_26 : Operation 1144 [4/4] (4.90ns)   --->   "%tmp_38 = fadd i32 %tmp_36, i32 %mul_3_3" [src/conv3.cpp:56]   --->   Operation 1144 'fadd' 'tmp_38' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1145 [2/4] (6.43ns)   --->   "%tmp_46 = fadd i32 %tmp_44, i32 %mul_4_2" [src/conv3.cpp:56]   --->   Operation 1145 'fadd' 'tmp_46' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1146 [2/4] (6.43ns)   --->   "%tmp_65 = fadd i32 %tmp_64, i32 %mul_1_2_3" [src/conv3.cpp:56]   --->   Operation 1146 'fadd' 'tmp_65' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.53ns)   --->   Input mux for Operation 1147 '%tmp_70 = fadd i32 %tmp_69, i32 %mul_1_3_3'
ST_26 : Operation 1147 [4/4] (4.90ns)   --->   "%tmp_70 = fadd i32 %tmp_69, i32 %mul_1_3_3" [src/conv3.cpp:56]   --->   Operation 1147 'fadd' 'tmp_70' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1148 [3/4] (6.43ns)   --->   "%tmp_74 = fadd i32 %tmp_73, i32 %mul_1_4_2" [src/conv3.cpp:56]   --->   Operation 1148 'fadd' 'tmp_74' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1149 [1/4] (6.43ns)   --->   "%tmp_94 = fadd i32 %tmp_93, i32 %mul_2_3_2" [src/conv3.cpp:56]   --->   Operation 1149 'fadd' 'tmp_94' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1150 [3/4] (6.43ns)   --->   "%tmp_99 = fadd i32 %tmp_98, i32 %mul_2_4_2" [src/conv3.cpp:56]   --->   Operation 1150 'fadd' 'tmp_99' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1151 [1/4] (6.43ns)   --->   "%tmp_55 = fadd i32 %tmp_54, i32 %mul_1_7" [src/conv3.cpp:56]   --->   Operation 1151 'fadd' 'tmp_55' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1152 [3/4] (6.43ns)   --->   "%tmp_61 = fadd i32 %tmp_60, i32 %mul_1_1_4" [src/conv3.cpp:56]   --->   Operation 1152 'fadd' 'tmp_61' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1153 [2/4] (6.43ns)   --->   "%tmp_85 = fadd i32 %tmp_89, i32 %mul_2_2_3" [src/conv3.cpp:56]   --->   Operation 1153 'fadd' 'tmp_85' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1154 [2/4] (6.43ns)   --->   "%tmp_81 = fadd i32 %tmp_56, i32 %mul_2_7" [src/conv3.cpp:56]   --->   Operation 1154 'fadd' 'tmp_81' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.53ns)   --->   Input mux for Operation 1155 '%tmp_86 = fadd i32 %tmp_80, i32 %mul_2_1_4'
ST_26 : Operation 1155 [4/4] (4.90ns)   --->   "%tmp_86 = fadd i32 %tmp_80, i32 %mul_2_1_4" [src/conv3.cpp:56]   --->   Operation 1155 'fadd' 'tmp_86' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.43>
ST_27 : [1/1] (1.53ns)   --->   Input mux for Operation 1156 '%add = fadd i32 %tmp_s, i32 %tmp_10'
ST_27 : Operation 1156 [4/4] (4.90ns)   --->   "%add = fadd i32 %tmp_s, i32 %tmp_10" [src/conv3.cpp:59]   --->   Operation 1156 'fadd' 'add' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1157 [2/4] (6.43ns)   --->   "%tmp_20 = fadd i32 %tmp_18, i32 %mul_130_4" [src/conv3.cpp:56]   --->   Operation 1157 'fadd' 'tmp_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.53ns)   --->   Input mux for Operation 1158 '%tmp_30 = fadd i32 %tmp_28, i32 %mul_252_4'
ST_27 : Operation 1158 [4/4] (4.90ns)   --->   "%tmp_30 = fadd i32 %tmp_28, i32 %mul_252_4" [src/conv3.cpp:56]   --->   Operation 1158 'fadd' 'tmp_30' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1159 [3/4] (6.43ns)   --->   "%tmp_38 = fadd i32 %tmp_36, i32 %mul_3_3" [src/conv3.cpp:56]   --->   Operation 1159 'fadd' 'tmp_38' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1160 [1/4] (6.43ns)   --->   "%tmp_46 = fadd i32 %tmp_44, i32 %mul_4_2" [src/conv3.cpp:56]   --->   Operation 1160 'fadd' 'tmp_46' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1161 [1/4] (6.43ns)   --->   "%tmp_65 = fadd i32 %tmp_64, i32 %mul_1_2_3" [src/conv3.cpp:56]   --->   Operation 1161 'fadd' 'tmp_65' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1162 [3/4] (6.43ns)   --->   "%tmp_70 = fadd i32 %tmp_69, i32 %mul_1_3_3" [src/conv3.cpp:56]   --->   Operation 1162 'fadd' 'tmp_70' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1163 [2/4] (6.43ns)   --->   "%tmp_74 = fadd i32 %tmp_73, i32 %mul_1_4_2" [src/conv3.cpp:56]   --->   Operation 1163 'fadd' 'tmp_74' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1164 [2/4] (6.43ns)   --->   "%tmp_99 = fadd i32 %tmp_98, i32 %mul_2_4_2" [src/conv3.cpp:56]   --->   Operation 1164 'fadd' 'tmp_99' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1165 [2/4] (6.43ns)   --->   "%tmp_61 = fadd i32 %tmp_60, i32 %mul_1_1_4" [src/conv3.cpp:56]   --->   Operation 1165 'fadd' 'tmp_61' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1166 [1/4] (6.43ns)   --->   "%tmp_85 = fadd i32 %tmp_89, i32 %mul_2_2_3" [src/conv3.cpp:56]   --->   Operation 1166 'fadd' 'tmp_85' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.53ns)   --->   Input mux for Operation 1167 '%tmp_90 = fadd i32 %tmp_94, i32 %mul_2_3_3'
ST_27 : Operation 1167 [4/4] (4.90ns)   --->   "%tmp_90 = fadd i32 %tmp_94, i32 %mul_2_3_3" [src/conv3.cpp:56]   --->   Operation 1167 'fadd' 'tmp_90' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1168 [1/4] (6.43ns)   --->   "%tmp_81 = fadd i32 %tmp_56, i32 %mul_2_7" [src/conv3.cpp:56]   --->   Operation 1168 'fadd' 'tmp_81' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1169 [3/4] (6.43ns)   --->   "%tmp_86 = fadd i32 %tmp_80, i32 %mul_2_1_4" [src/conv3.cpp:56]   --->   Operation 1169 'fadd' 'tmp_86' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.53ns)   --->   Input mux for Operation 1170 '%add53_1 = fadd i32 %tmp_111, i32 %tmp_55'
ST_27 : Operation 1170 [4/4] (4.90ns)   --->   "%add53_1 = fadd i32 %tmp_111, i32 %tmp_55" [src/conv3.cpp:59]   --->   Operation 1170 'fadd' 'add53_1' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.43>
ST_28 : Operation 1171 [3/4] (6.43ns)   --->   "%add = fadd i32 %tmp_s, i32 %tmp_10" [src/conv3.cpp:59]   --->   Operation 1171 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1172 [1/4] (6.43ns)   --->   "%tmp_20 = fadd i32 %tmp_18, i32 %mul_130_4" [src/conv3.cpp:56]   --->   Operation 1172 'fadd' 'tmp_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1173 [3/4] (6.43ns)   --->   "%tmp_30 = fadd i32 %tmp_28, i32 %mul_252_4" [src/conv3.cpp:56]   --->   Operation 1173 'fadd' 'tmp_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1174 [2/4] (6.43ns)   --->   "%tmp_38 = fadd i32 %tmp_36, i32 %mul_3_3" [src/conv3.cpp:56]   --->   Operation 1174 'fadd' 'tmp_38' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1175 [2/4] (6.43ns)   --->   "%tmp_70 = fadd i32 %tmp_69, i32 %mul_1_3_3" [src/conv3.cpp:56]   --->   Operation 1175 'fadd' 'tmp_70' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1176 [1/4] (6.43ns)   --->   "%tmp_74 = fadd i32 %tmp_73, i32 %mul_1_4_2" [src/conv3.cpp:56]   --->   Operation 1176 'fadd' 'tmp_74' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1177 [1/4] (6.43ns)   --->   "%tmp_99 = fadd i32 %tmp_98, i32 %mul_2_4_2" [src/conv3.cpp:56]   --->   Operation 1177 'fadd' 'tmp_99' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1178 [1/4] (6.43ns)   --->   "%tmp_61 = fadd i32 %tmp_60, i32 %mul_1_1_4" [src/conv3.cpp:56]   --->   Operation 1178 'fadd' 'tmp_61' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.53ns)   --->   Input mux for Operation 1179 '%tmp_66 = fadd i32 %tmp_65, i32 %mul_1_2_4'
ST_28 : Operation 1179 [4/4] (4.90ns)   --->   "%tmp_66 = fadd i32 %tmp_65, i32 %mul_1_2_4" [src/conv3.cpp:56]   --->   Operation 1179 'fadd' 'tmp_66' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1180 [3/4] (6.43ns)   --->   "%tmp_90 = fadd i32 %tmp_94, i32 %mul_2_3_3" [src/conv3.cpp:56]   --->   Operation 1180 'fadd' 'tmp_90' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1181 [2/4] (6.43ns)   --->   "%tmp_86 = fadd i32 %tmp_80, i32 %mul_2_1_4" [src/conv3.cpp:56]   --->   Operation 1181 'fadd' 'tmp_86' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.53ns)   --->   Input mux for Operation 1182 '%tmp_91 = fadd i32 %tmp_85, i32 %mul_2_2_4'
ST_28 : Operation 1182 [4/4] (4.90ns)   --->   "%tmp_91 = fadd i32 %tmp_85, i32 %mul_2_2_4" [src/conv3.cpp:56]   --->   Operation 1182 'fadd' 'tmp_91' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1183 [3/4] (6.43ns)   --->   "%add53_1 = fadd i32 %tmp_111, i32 %tmp_55" [src/conv3.cpp:59]   --->   Operation 1183 'fadd' 'add53_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.53ns)   --->   Input mux for Operation 1184 '%add53_2 = fadd i32 %tmp_112, i32 %tmp_81'
ST_28 : Operation 1184 [4/4] (4.90ns)   --->   "%add53_2 = fadd i32 %tmp_112, i32 %tmp_81" [src/conv3.cpp:59]   --->   Operation 1184 'fadd' 'add53_2' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.43>
ST_29 : Operation 1185 [2/4] (6.43ns)   --->   "%add = fadd i32 %tmp_s, i32 %tmp_10" [src/conv3.cpp:59]   --->   Operation 1185 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1186 [2/4] (6.43ns)   --->   "%tmp_30 = fadd i32 %tmp_28, i32 %mul_252_4" [src/conv3.cpp:56]   --->   Operation 1186 'fadd' 'tmp_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1187 [1/4] (6.43ns)   --->   "%tmp_38 = fadd i32 %tmp_36, i32 %mul_3_3" [src/conv3.cpp:56]   --->   Operation 1187 'fadd' 'tmp_38' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.53ns)   --->   Input mux for Operation 1188 '%tmp_48 = fadd i32 %tmp_46, i32 %mul_4_3'
ST_29 : Operation 1188 [4/4] (4.90ns)   --->   "%tmp_48 = fadd i32 %tmp_46, i32 %mul_4_3" [src/conv3.cpp:56]   --->   Operation 1188 'fadd' 'tmp_48' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1189 [1/4] (6.43ns)   --->   "%tmp_70 = fadd i32 %tmp_69, i32 %mul_1_3_3" [src/conv3.cpp:56]   --->   Operation 1189 'fadd' 'tmp_70' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.53ns)   --->   Input mux for Operation 1190 '%tmp_75 = fadd i32 %tmp_74, i32 %mul_1_4_3'
ST_29 : Operation 1190 [4/4] (4.90ns)   --->   "%tmp_75 = fadd i32 %tmp_74, i32 %mul_1_4_3" [src/conv3.cpp:56]   --->   Operation 1190 'fadd' 'tmp_75' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1191 [3/4] (6.43ns)   --->   "%tmp_66 = fadd i32 %tmp_65, i32 %mul_1_2_4" [src/conv3.cpp:56]   --->   Operation 1191 'fadd' 'tmp_66' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1192 [2/4] (6.43ns)   --->   "%tmp_90 = fadd i32 %tmp_94, i32 %mul_2_3_3" [src/conv3.cpp:56]   --->   Operation 1192 'fadd' 'tmp_90' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.53ns)   --->   Input mux for Operation 1193 '%tmp_95 = fadd i32 %tmp_99, i32 %mul_2_4_3'
ST_29 : Operation 1193 [4/4] (4.90ns)   --->   "%tmp_95 = fadd i32 %tmp_99, i32 %mul_2_4_3" [src/conv3.cpp:56]   --->   Operation 1193 'fadd' 'tmp_95' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1194 [1/4] (6.43ns)   --->   "%tmp_86 = fadd i32 %tmp_80, i32 %mul_2_1_4" [src/conv3.cpp:56]   --->   Operation 1194 'fadd' 'tmp_86' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1195 [3/4] (6.43ns)   --->   "%tmp_91 = fadd i32 %tmp_85, i32 %mul_2_2_4" [src/conv3.cpp:56]   --->   Operation 1195 'fadd' 'tmp_91' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1196 [2/4] (6.43ns)   --->   "%add53_1 = fadd i32 %tmp_111, i32 %tmp_55" [src/conv3.cpp:59]   --->   Operation 1196 'fadd' 'add53_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1197 [3/4] (6.43ns)   --->   "%add53_2 = fadd i32 %tmp_112, i32 %tmp_81" [src/conv3.cpp:59]   --->   Operation 1197 'fadd' 'add53_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.43>
ST_30 : Operation 1198 [1/4] (6.43ns)   --->   "%add = fadd i32 %tmp_s, i32 %tmp_10" [src/conv3.cpp:59]   --->   Operation 1198 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1199 [1/4] (6.43ns)   --->   "%tmp_30 = fadd i32 %tmp_28, i32 %mul_252_4" [src/conv3.cpp:56]   --->   Operation 1199 'fadd' 'tmp_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.53ns)   --->   Input mux for Operation 1200 '%tmp_40 = fadd i32 %tmp_38, i32 %mul_3_4'
ST_30 : Operation 1200 [4/4] (4.90ns)   --->   "%tmp_40 = fadd i32 %tmp_38, i32 %mul_3_4" [src/conv3.cpp:56]   --->   Operation 1200 'fadd' 'tmp_40' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1201 [3/4] (6.43ns)   --->   "%tmp_48 = fadd i32 %tmp_46, i32 %mul_4_3" [src/conv3.cpp:56]   --->   Operation 1201 'fadd' 'tmp_48' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1202 [3/4] (6.43ns)   --->   "%tmp_75 = fadd i32 %tmp_74, i32 %mul_1_4_3" [src/conv3.cpp:56]   --->   Operation 1202 'fadd' 'tmp_75' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1203 [2/4] (6.43ns)   --->   "%tmp_66 = fadd i32 %tmp_65, i32 %mul_1_2_4" [src/conv3.cpp:56]   --->   Operation 1203 'fadd' 'tmp_66' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.53ns)   --->   Input mux for Operation 1204 '%tmp_71 = fadd i32 %tmp_70, i32 %mul_1_3_4'
ST_30 : Operation 1204 [4/4] (4.90ns)   --->   "%tmp_71 = fadd i32 %tmp_70, i32 %mul_1_3_4" [src/conv3.cpp:56]   --->   Operation 1204 'fadd' 'tmp_71' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1205 [1/4] (6.43ns)   --->   "%tmp_90 = fadd i32 %tmp_94, i32 %mul_2_3_3" [src/conv3.cpp:56]   --->   Operation 1205 'fadd' 'tmp_90' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1206 [3/4] (6.43ns)   --->   "%tmp_95 = fadd i32 %tmp_99, i32 %mul_2_4_3" [src/conv3.cpp:56]   --->   Operation 1206 'fadd' 'tmp_95' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1207 [2/4] (6.43ns)   --->   "%tmp_91 = fadd i32 %tmp_85, i32 %mul_2_2_4" [src/conv3.cpp:56]   --->   Operation 1207 'fadd' 'tmp_91' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1208 [1/4] (6.43ns)   --->   "%add53_1 = fadd i32 %tmp_111, i32 %tmp_55" [src/conv3.cpp:59]   --->   Operation 1208 'fadd' 'add53_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1209 [2/4] (6.43ns)   --->   "%add53_2 = fadd i32 %tmp_112, i32 %tmp_81" [src/conv3.cpp:59]   --->   Operation 1209 'fadd' 'add53_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.43>
ST_31 : [1/1] (1.53ns)   --->   Input mux for Operation 1210 '%add53_s = fadd i32 %add, i32 %tmp_20'
ST_31 : Operation 1210 [4/4] (4.90ns)   --->   "%add53_s = fadd i32 %add, i32 %tmp_20" [src/conv3.cpp:59]   --->   Operation 1210 'fadd' 'add53_s' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1211 [3/4] (6.43ns)   --->   "%tmp_40 = fadd i32 %tmp_38, i32 %mul_3_4" [src/conv3.cpp:56]   --->   Operation 1211 'fadd' 'tmp_40' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1212 [2/4] (6.43ns)   --->   "%tmp_48 = fadd i32 %tmp_46, i32 %mul_4_3" [src/conv3.cpp:56]   --->   Operation 1212 'fadd' 'tmp_48' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1213 [2/4] (6.43ns)   --->   "%tmp_75 = fadd i32 %tmp_74, i32 %mul_1_4_3" [src/conv3.cpp:56]   --->   Operation 1213 'fadd' 'tmp_75' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1214 [1/4] (6.43ns)   --->   "%tmp_66 = fadd i32 %tmp_65, i32 %mul_1_2_4" [src/conv3.cpp:56]   --->   Operation 1214 'fadd' 'tmp_66' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1215 [3/4] (6.43ns)   --->   "%tmp_71 = fadd i32 %tmp_70, i32 %mul_1_3_4" [src/conv3.cpp:56]   --->   Operation 1215 'fadd' 'tmp_71' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1216 [2/4] (6.43ns)   --->   "%tmp_95 = fadd i32 %tmp_99, i32 %mul_2_4_3" [src/conv3.cpp:56]   --->   Operation 1216 'fadd' 'tmp_95' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1217 [1/4] (6.43ns)   --->   "%tmp_91 = fadd i32 %tmp_85, i32 %mul_2_2_4" [src/conv3.cpp:56]   --->   Operation 1217 'fadd' 'tmp_91' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : [1/1] (1.53ns)   --->   Input mux for Operation 1218 '%add53_1_1 = fadd i32 %add53_1, i32 %tmp_61'
ST_31 : Operation 1218 [4/4] (4.90ns)   --->   "%add53_1_1 = fadd i32 %add53_1, i32 %tmp_61" [src/conv3.cpp:59]   --->   Operation 1218 'fadd' 'add53_1_1' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1219 [1/4] (6.43ns)   --->   "%add53_2 = fadd i32 %tmp_112, i32 %tmp_81" [src/conv3.cpp:59]   --->   Operation 1219 'fadd' 'add53_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.43>
ST_32 : Operation 1220 [3/4] (6.43ns)   --->   "%add53_s = fadd i32 %add, i32 %tmp_20" [src/conv3.cpp:59]   --->   Operation 1220 'fadd' 'add53_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1221 [2/4] (6.43ns)   --->   "%tmp_40 = fadd i32 %tmp_38, i32 %mul_3_4" [src/conv3.cpp:56]   --->   Operation 1221 'fadd' 'tmp_40' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1222 [1/4] (6.43ns)   --->   "%tmp_48 = fadd i32 %tmp_46, i32 %mul_4_3" [src/conv3.cpp:56]   --->   Operation 1222 'fadd' 'tmp_48' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1223 [1/4] (6.43ns)   --->   "%tmp_75 = fadd i32 %tmp_74, i32 %mul_1_4_3" [src/conv3.cpp:56]   --->   Operation 1223 'fadd' 'tmp_75' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1224 [2/4] (6.43ns)   --->   "%tmp_71 = fadd i32 %tmp_70, i32 %mul_1_3_4" [src/conv3.cpp:56]   --->   Operation 1224 'fadd' 'tmp_71' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1225 [1/4] (6.43ns)   --->   "%tmp_95 = fadd i32 %tmp_99, i32 %mul_2_4_3" [src/conv3.cpp:56]   --->   Operation 1225 'fadd' 'tmp_95' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.53ns)   --->   Input mux for Operation 1226 '%tmp_96 = fadd i32 %tmp_90, i32 %mul_2_3_4'
ST_32 : Operation 1226 [4/4] (4.90ns)   --->   "%tmp_96 = fadd i32 %tmp_90, i32 %mul_2_3_4" [src/conv3.cpp:56]   --->   Operation 1226 'fadd' 'tmp_96' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1227 [3/4] (6.43ns)   --->   "%add53_1_1 = fadd i32 %add53_1, i32 %tmp_61" [src/conv3.cpp:59]   --->   Operation 1227 'fadd' 'add53_1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.53ns)   --->   Input mux for Operation 1228 '%add53_2_1 = fadd i32 %add53_2, i32 %tmp_86'
ST_32 : Operation 1228 [4/4] (4.90ns)   --->   "%add53_2_1 = fadd i32 %add53_2, i32 %tmp_86" [src/conv3.cpp:59]   --->   Operation 1228 'fadd' 'add53_2_1' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.43>
ST_33 : Operation 1229 [2/4] (6.43ns)   --->   "%add53_s = fadd i32 %add, i32 %tmp_20" [src/conv3.cpp:59]   --->   Operation 1229 'fadd' 'add53_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1230 [1/4] (6.43ns)   --->   "%tmp_40 = fadd i32 %tmp_38, i32 %mul_3_4" [src/conv3.cpp:56]   --->   Operation 1230 'fadd' 'tmp_40' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.53ns)   --->   Input mux for Operation 1231 '%tmp_50 = fadd i32 %tmp_48, i32 %mul_4_4'
ST_33 : Operation 1231 [4/4] (4.90ns)   --->   "%tmp_50 = fadd i32 %tmp_48, i32 %mul_4_4" [src/conv3.cpp:56]   --->   Operation 1231 'fadd' 'tmp_50' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1232 [1/4] (6.43ns)   --->   "%tmp_71 = fadd i32 %tmp_70, i32 %mul_1_3_4" [src/conv3.cpp:56]   --->   Operation 1232 'fadd' 'tmp_71' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.53ns)   --->   Input mux for Operation 1233 '%tmp_76 = fadd i32 %tmp_75, i32 %mul_1_4_4'
ST_33 : Operation 1233 [4/4] (4.90ns)   --->   "%tmp_76 = fadd i32 %tmp_75, i32 %mul_1_4_4" [src/conv3.cpp:56]   --->   Operation 1233 'fadd' 'tmp_76' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1234 [3/4] (6.43ns)   --->   "%tmp_96 = fadd i32 %tmp_90, i32 %mul_2_3_4" [src/conv3.cpp:56]   --->   Operation 1234 'fadd' 'tmp_96' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1235 [2/4] (6.43ns)   --->   "%add53_1_1 = fadd i32 %add53_1, i32 %tmp_61" [src/conv3.cpp:59]   --->   Operation 1235 'fadd' 'add53_1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1236 [3/4] (6.43ns)   --->   "%add53_2_1 = fadd i32 %add53_2, i32 %tmp_86" [src/conv3.cpp:59]   --->   Operation 1236 'fadd' 'add53_2_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1306 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 1306 'ret' 'ret_ln0' <Predicate = (icmp_ln39)> <Delay = 0.00>

State 34 <SV = 33> <Delay = 6.43>
ST_34 : Operation 1237 [1/4] (6.43ns)   --->   "%add53_s = fadd i32 %add, i32 %tmp_20" [src/conv3.cpp:59]   --->   Operation 1237 'fadd' 'add53_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1238 [3/4] (6.43ns)   --->   "%tmp_50 = fadd i32 %tmp_48, i32 %mul_4_4" [src/conv3.cpp:56]   --->   Operation 1238 'fadd' 'tmp_50' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1239 [3/4] (6.43ns)   --->   "%tmp_76 = fadd i32 %tmp_75, i32 %mul_1_4_4" [src/conv3.cpp:56]   --->   Operation 1239 'fadd' 'tmp_76' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1240 [2/4] (6.43ns)   --->   "%tmp_96 = fadd i32 %tmp_90, i32 %mul_2_3_4" [src/conv3.cpp:56]   --->   Operation 1240 'fadd' 'tmp_96' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : [1/1] (1.53ns)   --->   Input mux for Operation 1241 '%tmp_110 = fadd i32 %tmp_95, i32 %mul_2_4_4'
ST_34 : Operation 1241 [4/4] (4.90ns)   --->   "%tmp_110 = fadd i32 %tmp_95, i32 %mul_2_4_4" [src/conv3.cpp:56]   --->   Operation 1241 'fadd' 'tmp_110' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1242 [1/4] (6.43ns)   --->   "%add53_1_1 = fadd i32 %add53_1, i32 %tmp_61" [src/conv3.cpp:59]   --->   Operation 1242 'fadd' 'add53_1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1243 [2/4] (6.43ns)   --->   "%add53_2_1 = fadd i32 %add53_2, i32 %tmp_86" [src/conv3.cpp:59]   --->   Operation 1243 'fadd' 'add53_2_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.43>
ST_35 : [1/1] (1.53ns)   --->   Input mux for Operation 1244 '%add53_5 = fadd i32 %add53_s, i32 %tmp_30'
ST_35 : Operation 1244 [4/4] (4.90ns)   --->   "%add53_5 = fadd i32 %add53_s, i32 %tmp_30" [src/conv3.cpp:59]   --->   Operation 1244 'fadd' 'add53_5' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1245 [2/4] (6.43ns)   --->   "%tmp_50 = fadd i32 %tmp_48, i32 %mul_4_4" [src/conv3.cpp:56]   --->   Operation 1245 'fadd' 'tmp_50' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1246 [2/4] (6.43ns)   --->   "%tmp_76 = fadd i32 %tmp_75, i32 %mul_1_4_4" [src/conv3.cpp:56]   --->   Operation 1246 'fadd' 'tmp_76' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1247 [1/4] (6.43ns)   --->   "%tmp_96 = fadd i32 %tmp_90, i32 %mul_2_3_4" [src/conv3.cpp:56]   --->   Operation 1247 'fadd' 'tmp_96' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1248 [3/4] (6.43ns)   --->   "%tmp_110 = fadd i32 %tmp_95, i32 %mul_2_4_4" [src/conv3.cpp:56]   --->   Operation 1248 'fadd' 'tmp_110' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1249 [1/4] (6.43ns)   --->   "%add53_2_1 = fadd i32 %add53_2, i32 %tmp_86" [src/conv3.cpp:59]   --->   Operation 1249 'fadd' 'add53_2_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.43>
ST_36 : Operation 1250 [3/4] (6.43ns)   --->   "%add53_5 = fadd i32 %add53_s, i32 %tmp_30" [src/conv3.cpp:59]   --->   Operation 1250 'fadd' 'add53_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1251 [1/4] (6.43ns)   --->   "%tmp_50 = fadd i32 %tmp_48, i32 %mul_4_4" [src/conv3.cpp:56]   --->   Operation 1251 'fadd' 'tmp_50' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1252 [1/4] (6.43ns)   --->   "%tmp_76 = fadd i32 %tmp_75, i32 %mul_1_4_4" [src/conv3.cpp:56]   --->   Operation 1252 'fadd' 'tmp_76' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1253 [2/4] (6.43ns)   --->   "%tmp_110 = fadd i32 %tmp_95, i32 %mul_2_4_4" [src/conv3.cpp:56]   --->   Operation 1253 'fadd' 'tmp_110' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : [1/1] (1.53ns)   --->   Input mux for Operation 1254 '%add53_1_2 = fadd i32 %add53_1_1, i32 %tmp_66'
ST_36 : Operation 1254 [4/4] (4.90ns)   --->   "%add53_1_2 = fadd i32 %add53_1_1, i32 %tmp_66" [src/conv3.cpp:59]   --->   Operation 1254 'fadd' 'add53_1_2' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.43>
ST_37 : Operation 1255 [2/4] (6.43ns)   --->   "%add53_5 = fadd i32 %add53_s, i32 %tmp_30" [src/conv3.cpp:59]   --->   Operation 1255 'fadd' 'add53_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1256 [1/4] (6.43ns)   --->   "%tmp_110 = fadd i32 %tmp_95, i32 %mul_2_4_4" [src/conv3.cpp:56]   --->   Operation 1256 'fadd' 'tmp_110' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1257 [3/4] (6.43ns)   --->   "%add53_1_2 = fadd i32 %add53_1_1, i32 %tmp_66" [src/conv3.cpp:59]   --->   Operation 1257 'fadd' 'add53_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : [1/1] (1.53ns)   --->   Input mux for Operation 1258 '%add53_2_2 = fadd i32 %add53_2_1, i32 %tmp_91'
ST_37 : Operation 1258 [4/4] (4.90ns)   --->   "%add53_2_2 = fadd i32 %add53_2_1, i32 %tmp_91" [src/conv3.cpp:59]   --->   Operation 1258 'fadd' 'add53_2_2' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.43>
ST_38 : Operation 1259 [1/4] (6.43ns)   --->   "%add53_5 = fadd i32 %add53_s, i32 %tmp_30" [src/conv3.cpp:59]   --->   Operation 1259 'fadd' 'add53_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1260 [2/4] (6.43ns)   --->   "%add53_1_2 = fadd i32 %add53_1_1, i32 %tmp_66" [src/conv3.cpp:59]   --->   Operation 1260 'fadd' 'add53_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1261 [3/4] (6.43ns)   --->   "%add53_2_2 = fadd i32 %add53_2_1, i32 %tmp_91" [src/conv3.cpp:59]   --->   Operation 1261 'fadd' 'add53_2_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.43>
ST_39 : [1/1] (1.53ns)   --->   Input mux for Operation 1262 '%add53_3 = fadd i32 %add53_5, i32 %tmp_40'
ST_39 : Operation 1262 [4/4] (4.90ns)   --->   "%add53_3 = fadd i32 %add53_5, i32 %tmp_40" [src/conv3.cpp:59]   --->   Operation 1262 'fadd' 'add53_3' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1263 [1/4] (6.43ns)   --->   "%add53_1_2 = fadd i32 %add53_1_1, i32 %tmp_66" [src/conv3.cpp:59]   --->   Operation 1263 'fadd' 'add53_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1264 [2/4] (6.43ns)   --->   "%add53_2_2 = fadd i32 %add53_2_1, i32 %tmp_91" [src/conv3.cpp:59]   --->   Operation 1264 'fadd' 'add53_2_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.43>
ST_40 : Operation 1265 [3/4] (6.43ns)   --->   "%add53_3 = fadd i32 %add53_5, i32 %tmp_40" [src/conv3.cpp:59]   --->   Operation 1265 'fadd' 'add53_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : [1/1] (1.53ns)   --->   Input mux for Operation 1266 '%add53_1_3 = fadd i32 %add53_1_2, i32 %tmp_71'
ST_40 : Operation 1266 [4/4] (4.90ns)   --->   "%add53_1_3 = fadd i32 %add53_1_2, i32 %tmp_71" [src/conv3.cpp:59]   --->   Operation 1266 'fadd' 'add53_1_3' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1267 [1/4] (6.43ns)   --->   "%add53_2_2 = fadd i32 %add53_2_1, i32 %tmp_91" [src/conv3.cpp:59]   --->   Operation 1267 'fadd' 'add53_2_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.43>
ST_41 : Operation 1268 [2/4] (6.43ns)   --->   "%add53_3 = fadd i32 %add53_5, i32 %tmp_40" [src/conv3.cpp:59]   --->   Operation 1268 'fadd' 'add53_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1269 [3/4] (6.43ns)   --->   "%add53_1_3 = fadd i32 %add53_1_2, i32 %tmp_71" [src/conv3.cpp:59]   --->   Operation 1269 'fadd' 'add53_1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (1.53ns)   --->   Input mux for Operation 1270 '%add53_2_3 = fadd i32 %add53_2_2, i32 %tmp_96'
ST_41 : Operation 1270 [4/4] (4.90ns)   --->   "%add53_2_3 = fadd i32 %add53_2_2, i32 %tmp_96" [src/conv3.cpp:59]   --->   Operation 1270 'fadd' 'add53_2_3' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.43>
ST_42 : Operation 1271 [1/4] (6.43ns)   --->   "%add53_3 = fadd i32 %add53_5, i32 %tmp_40" [src/conv3.cpp:59]   --->   Operation 1271 'fadd' 'add53_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1272 [2/4] (6.43ns)   --->   "%add53_1_3 = fadd i32 %add53_1_2, i32 %tmp_71" [src/conv3.cpp:59]   --->   Operation 1272 'fadd' 'add53_1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1273 [3/4] (6.43ns)   --->   "%add53_2_3 = fadd i32 %add53_2_2, i32 %tmp_96" [src/conv3.cpp:59]   --->   Operation 1273 'fadd' 'add53_2_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 6.43>
ST_43 : [1/1] (1.53ns)   --->   Input mux for Operation 1274 '%add53_4 = fadd i32 %add53_3, i32 %tmp_50'
ST_43 : Operation 1274 [4/4] (4.90ns)   --->   "%add53_4 = fadd i32 %add53_3, i32 %tmp_50" [src/conv3.cpp:59]   --->   Operation 1274 'fadd' 'add53_4' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1275 [1/4] (6.43ns)   --->   "%add53_1_3 = fadd i32 %add53_1_2, i32 %tmp_71" [src/conv3.cpp:59]   --->   Operation 1275 'fadd' 'add53_1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1276 [2/4] (6.43ns)   --->   "%add53_2_3 = fadd i32 %add53_2_2, i32 %tmp_96" [src/conv3.cpp:59]   --->   Operation 1276 'fadd' 'add53_2_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 6.43>
ST_44 : Operation 1277 [3/4] (6.43ns)   --->   "%add53_4 = fadd i32 %add53_3, i32 %tmp_50" [src/conv3.cpp:59]   --->   Operation 1277 'fadd' 'add53_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (1.53ns)   --->   Input mux for Operation 1278 '%add53_1_4 = fadd i32 %add53_1_3, i32 %tmp_76'
ST_44 : Operation 1278 [4/4] (4.90ns)   --->   "%add53_1_4 = fadd i32 %add53_1_3, i32 %tmp_76" [src/conv3.cpp:59]   --->   Operation 1278 'fadd' 'add53_1_4' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1279 [1/4] (6.43ns)   --->   "%add53_2_3 = fadd i32 %add53_2_2, i32 %tmp_96" [src/conv3.cpp:59]   --->   Operation 1279 'fadd' 'add53_2_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.43>
ST_45 : Operation 1280 [2/4] (6.43ns)   --->   "%add53_4 = fadd i32 %add53_3, i32 %tmp_50" [src/conv3.cpp:59]   --->   Operation 1280 'fadd' 'add53_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1281 [3/4] (6.43ns)   --->   "%add53_1_4 = fadd i32 %add53_1_3, i32 %tmp_76" [src/conv3.cpp:59]   --->   Operation 1281 'fadd' 'add53_1_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.43>
ST_46 : Operation 1282 [1/4] (6.43ns)   --->   "%add53_4 = fadd i32 %add53_3, i32 %tmp_50" [src/conv3.cpp:59]   --->   Operation 1282 'fadd' 'add53_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1283 [2/4] (6.43ns)   --->   "%add53_1_4 = fadd i32 %add53_1_3, i32 %tmp_76" [src/conv3.cpp:59]   --->   Operation 1283 'fadd' 'add53_1_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.43>
ST_47 : Operation 1284 [1/4] (6.43ns)   --->   "%add53_1_4 = fadd i32 %add53_1_3, i32 %tmp_76" [src/conv3.cpp:59]   --->   Operation 1284 'fadd' 'add53_1_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1285 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 %add53_4, i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_10" [src/conv3.cpp:59]   --->   Operation 1285 'store' 'store_ln59' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_47 : Operation 1286 [1/1] (0.00ns)   --->   "%br_ln59 = br void %arrayidx522.exit" [src/conv3.cpp:59]   --->   Operation 1286 'br' 'br_ln59' <Predicate = (!tmp)> <Delay = 0.00>
ST_47 : Operation 1287 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 %add53_4, i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_11" [src/conv3.cpp:59]   --->   Operation 1287 'store' 'store_ln59' <Predicate = (tmp)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_47 : Operation 1288 [1/1] (0.00ns)   --->   "%br_ln59 = br void %arrayidx522.exit" [src/conv3.cpp:59]   --->   Operation 1288 'br' 'br_ln59' <Predicate = (tmp)> <Delay = 0.00>

State 48 <SV = 47> <Delay = 6.43>
ST_48 : [1/1] (1.53ns)   --->   Input mux for Operation 1289 '%add53_2_4 = fadd i32 %add53_2_3, i32 %tmp_110'
ST_48 : Operation 1289 [4/4] (4.90ns)   --->   "%add53_2_4 = fadd i32 %add53_2_3, i32 %tmp_110" [src/conv3.cpp:59]   --->   Operation 1289 'fadd' 'add53_2_4' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1290 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 %add53_1_4, i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_12" [src/conv3.cpp:59]   --->   Operation 1290 'store' 'store_ln59' <Predicate = (!tmp_116)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_48 : Operation 1291 [1/1] (0.00ns)   --->   "%br_ln59 = br void %arrayidx522.1.exit" [src/conv3.cpp:59]   --->   Operation 1291 'br' 'br_ln59' <Predicate = (!tmp_116)> <Delay = 0.00>
ST_48 : Operation 1292 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 %add53_1_4, i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_13" [src/conv3.cpp:59]   --->   Operation 1292 'store' 'store_ln59' <Predicate = (tmp_116)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_48 : Operation 1293 [1/1] (0.00ns)   --->   "%br_ln59 = br void %arrayidx522.1.exit" [src/conv3.cpp:59]   --->   Operation 1293 'br' 'br_ln59' <Predicate = (tmp_116)> <Delay = 0.00>

State 49 <SV = 48> <Delay = 6.43>
ST_49 : Operation 1294 [3/4] (6.43ns)   --->   "%add53_2_4 = fadd i32 %add53_2_3, i32 %tmp_110" [src/conv3.cpp:59]   --->   Operation 1294 'fadd' 'add53_2_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 6.43>
ST_50 : Operation 1295 [2/4] (6.43ns)   --->   "%add53_2_4 = fadd i32 %add53_2_3, i32 %tmp_110" [src/conv3.cpp:59]   --->   Operation 1295 'fadd' 'add53_2_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 6.43>
ST_51 : Operation 1296 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @IN_ROW_COL_str"   --->   Operation 1296 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1297 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 13600, i64 13600, i64 13600"   --->   Operation 1297 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1298 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ROW_COL_str"   --->   Operation 1298 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1299 [1/1] (0.00ns)   --->   "%specpipeline_ln45 = specpipeline void @_ssdm_op_SpecPipeline, i32 19, i32 0, i32 0, i32 0, void @empty_40" [src/conv3.cpp:45]   --->   Operation 1299 'specpipeline' 'specpipeline_ln45' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1300 [1/1] (0.00ns)   --->   "%specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [src/conv3.cpp:43]   --->   Operation 1300 'specloopname' 'specloopname_ln43' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1301 [1/4] (6.43ns)   --->   "%add53_2_4 = fadd i32 %add53_2_3, i32 %tmp_110" [src/conv3.cpp:59]   --->   Operation 1301 'fadd' 'add53_2_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 1.23>
ST_52 : Operation 1302 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 %add53_2_4, i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_14" [src/conv3.cpp:59]   --->   Operation 1302 'store' 'store_ln59' <Predicate = (!tmp_118)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_52 : Operation 1303 [1/1] (0.00ns)   --->   "%br_ln59 = br void %arrayidx522.2.exit" [src/conv3.cpp:59]   --->   Operation 1303 'br' 'br_ln59' <Predicate = (!tmp_118)> <Delay = 0.00>
ST_52 : Operation 1304 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 %add53_2_4, i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_15" [src/conv3.cpp:59]   --->   Operation 1304 'store' 'store_ln59' <Predicate = (tmp_118)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_52 : Operation 1305 [1/1] (0.00ns)   --->   "%br_ln59 = br void %arrayidx522.2.exit" [src/conv3.cpp:59]   --->   Operation 1305 'br' 'br_ln59' <Predicate = (tmp_118)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten81') [10]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten81' [13]  (0.427 ns)

 <State 2>: 5.677ns
The critical path consists of the following:
	'load' operation ('indvar_flatten25_load', src/conv3.cpp:41) on local variable 'indvar_flatten25' [21]  (0.000 ns)
	'icmp' operation ('icmp_ln41', src/conv3.cpp:41) [37]  (0.787 ns)
	'select' operation ('select_ln39_1', src/conv3.cpp:39) [39]  (0.384 ns)
	'add' operation ('add_ln56_6', src/conv3.cpp:56) [43]  (0.776 ns)
	'add' operation ('add_ln56_7', src/conv3.cpp:56) [159]  (0.787 ns)
	'add' operation ('add_ln56_8', src/conv3.cpp:56) [164]  (0.853 ns)
	'add' operation ('add_ln56_17', src/conv3.cpp:56) [210]  (0.853 ns)
	'getelementptr' operation ('conv3_float_255_255_float_32_5_5_float_float_255_255_i_261', src/conv3.cpp:56) [212]  (0.000 ns)
	'load' operation ('conv3_float_255_255_float_32_5_5_float_float_255_255_i_271', src/conv3.cpp:56) on array 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_1' [236]  (1.237 ns)

 <State 3>: 4.029ns
The critical path consists of the following:
	'add' operation ('add_ln54_1', src/conv3.cpp:54) [278]  (0.765 ns)
	'icmp' operation ('icmp_ln56_2', src/conv3.cpp:56) [286]  (0.776 ns)
	'select' operation ('select_ln56_1', src/conv3.cpp:56) [289]  (0.398 ns)
	'add' operation ('add_ln56_28', src/conv3.cpp:56) [291]  (0.853 ns)
	'getelementptr' operation ('conv3_float_255_255_float_32_5_5_float_float_255_255_i_285', src/conv3.cpp:56) [293]  (0.000 ns)
	'load' operation ('conv3_float_255_255_float_32_5_5_float_float_255_255_i_295', src/conv3.cpp:56) on array 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_1' [314]  (1.237 ns)

 <State 4>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.452 ns)
'fmul' operation ('mul', src/conv3.cpp:56) [239]  (5.564 ns)

 <State 5>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv3.cpp:56) [239]  (7.016 ns)

 <State 6>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv3.cpp:56) [239]  (7.016 ns)

 <State 7>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_5', src/conv3.cpp:56) [317]  (7.016 ns)

 <State 8>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_6', src/conv3.cpp:56) [351]  (7.016 ns)

 <State 9>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_6', src/conv3.cpp:56) [351]  (7.016 ns)

 <State 10>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.452 ns)
'fmul' operation ('mul_7', src/conv3.cpp:56) [384]  (5.564 ns)

 <State 11>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_7', src/conv3.cpp:56) [384]  (7.016 ns)

 <State 12>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_7', src/conv3.cpp:56) [384]  (7.016 ns)

 <State 13>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_130_3', src/conv3.cpp:56) [408]  (7.016 ns)

 <State 14>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.452 ns)
'fmul' operation ('mul_130_4', src/conv3.cpp:56) [413]  (5.564 ns)

 <State 15>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_130_4', src/conv3.cpp:56) [413]  (7.016 ns)

 <State 16>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_130_4', src/conv3.cpp:56) [413]  (7.016 ns)

 <State 17>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_3_2', src/conv3.cpp:56) [455]  (7.016 ns)

 <State 18>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.452 ns)
'fmul' operation ('mul_252_4', src/conv3.cpp:56) [439]  (5.564 ns)

 <State 19>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_252_4', src/conv3.cpp:56) [439]  (7.016 ns)

 <State 20>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_252_4', src/conv3.cpp:56) [439]  (7.016 ns)

 <State 21>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_3_4', src/conv3.cpp:56) [465]  (7.016 ns)

 <State 22>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_3_4', src/conv3.cpp:56) [465]  (7.016 ns)

 <State 23>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_4_3', src/conv3.cpp:56) [486]  (7.016 ns)

 <State 24>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_4_4', src/conv3.cpp:56) [491]  (7.016 ns)

 <State 25>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('tmp', src/conv3.cpp:56) [385]  (6.437 ns)

 <State 26>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('tmp', src/conv3.cpp:56) [385]  (6.437 ns)

 <State 27>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.535 ns)
'fadd' operation ('add', src/conv3.cpp:59) [389]  (4.902 ns)

 <State 28>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add', src/conv3.cpp:59) [389]  (6.437 ns)

 <State 29>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add', src/conv3.cpp:59) [389]  (6.437 ns)

 <State 30>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add', src/conv3.cpp:59) [389]  (6.437 ns)

 <State 31>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.535 ns)
'fadd' operation ('add53_s', src/conv3.cpp:59) [415]  (4.902 ns)

 <State 32>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_s', src/conv3.cpp:59) [415]  (6.437 ns)

 <State 33>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_s', src/conv3.cpp:59) [415]  (6.437 ns)

 <State 34>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_s', src/conv3.cpp:59) [415]  (6.437 ns)

 <State 35>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.535 ns)
'fadd' operation ('add53_5', src/conv3.cpp:59) [441]  (4.902 ns)

 <State 36>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_5', src/conv3.cpp:59) [441]  (6.437 ns)

 <State 37>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_5', src/conv3.cpp:59) [441]  (6.437 ns)

 <State 38>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_5', src/conv3.cpp:59) [441]  (6.437 ns)

 <State 39>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.535 ns)
'fadd' operation ('add53_3', src/conv3.cpp:59) [467]  (4.902 ns)

 <State 40>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_3', src/conv3.cpp:59) [467]  (6.437 ns)

 <State 41>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_3', src/conv3.cpp:59) [467]  (6.437 ns)

 <State 42>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_3', src/conv3.cpp:59) [467]  (6.437 ns)

 <State 43>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.535 ns)
'fadd' operation ('add53_4', src/conv3.cpp:59) [493]  (4.902 ns)

 <State 44>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_4', src/conv3.cpp:59) [493]  (6.437 ns)

 <State 45>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_4', src/conv3.cpp:59) [493]  (6.437 ns)

 <State 46>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_4', src/conv3.cpp:59) [493]  (6.437 ns)

 <State 47>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_1_4', src/conv3.cpp:59) [683]  (6.437 ns)

 <State 48>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.535 ns)
'fadd' operation ('add53_2_4', src/conv3.cpp:59) [691]  (4.902 ns)

 <State 49>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_2_4', src/conv3.cpp:59) [691]  (6.437 ns)

 <State 50>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_2_4', src/conv3.cpp:59) [691]  (6.437 ns)

 <State 51>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_2_4', src/conv3.cpp:59) [691]  (6.437 ns)

 <State 52>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln59', src/conv3.cpp:59) of variable 'add53_2_4', src/conv3.cpp:59 on array 'conv3_float_255_255_float_32_5_5_float_float_255_255_o' [713]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
