============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Apr 25 2022  03:58:12 am
  Module:                 filter
  Operating conditions:   PVT_0P7V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

            Instance                  Module        Cell Count  Cell Area  Net Area   Total Area 
-------------------------------------------------------------------------------------------------
filter                                                     896    821.146   619.534     1440.680 
  genblk1_0_.greater_than_inst  greater_than_eq              6      5.365     2.980        8.345 
    sr                          sr_latch                     3      2.799     0.998        3.797 
  genblk1_0_.less_than_inst     less_than_eq                 7      6.065     3.236        9.301 
    sr                          sr_latch_1                   3      2.799     0.998        3.797 
  genblk1_1_.greater_than_inst  greater_than_eq_1            6      5.365     2.980        8.345 
    sr                          sr_latch_2                   3      2.799     0.998        3.797 
  genblk1_1_.less_than_inst     less_than_eq_1               7      6.065     3.236        9.301 
    sr                          sr_latch_3                   3      2.799     0.998        3.797 
  genblk1_2_.greater_than_inst  greater_than_eq_2            6      5.365     2.980        8.345 
    sr                          sr_latch_4                   3      2.799     0.998        3.797 
  genblk1_2_.less_than_inst     less_than_eq_2               7      6.065     3.236        9.301 
    sr                          sr_latch_5                   3      2.799     0.998        3.797 
  genblk1_3_.greater_than_inst  greater_than_eq_3            6      5.365     2.980        8.345 
    sr                          sr_latch_6                   3      2.799     0.998        3.797 
  genblk1_3_.less_than_inst     less_than_eq_3               7      6.065     3.236        9.301 
    sr                          sr_latch_7                   3      2.799     0.998        3.797 
  genblk1_4_.greater_than_inst  greater_than_eq_4            6      5.365     2.980        8.345 
    sr                          sr_latch_8                   3      2.799     0.998        3.797 
  genblk1_4_.less_than_inst     less_than_eq_4               7      6.065     3.236        9.301 
    sr                          sr_latch_9                   3      2.799     0.998        3.797 
  genblk1_5_.greater_than_inst  greater_than_eq_5            6      5.365     2.980        8.345 
    sr                          sr_latch_10                  3      2.799     0.998        3.797 
  genblk1_5_.less_than_inst     less_than_eq_5               7      6.065     3.236        9.301 
    sr                          sr_latch_11                  3      2.799     0.998        3.797 
  genblk1_6_.greater_than_inst  greater_than_eq_6            6      5.365     2.980        8.345 
    sr                          sr_latch_12                  3      2.799     0.998        3.797 
  genblk1_6_.less_than_inst     less_than_eq_6               7      6.065     3.236        9.301 
    sr                          sr_latch_13                  3      2.799     0.998        3.797 
  genblk1_7_.greater_than_inst  greater_than_eq_7            6      5.365     2.980        8.345 
    sr                          sr_latch_14                  3      2.799     0.998        3.797 
  genblk1_7_.less_than_inst     less_than_eq_7               7      6.065     3.236        9.301 
    sr                          sr_latch_15                  3      2.799     0.998        3.797 
  genblk1_8_.greater_than_inst  greater_than_eq_8            6      5.365     2.980        8.345 
    sr                          sr_latch_16                  3      2.799     0.998        3.797 
  genblk1_8_.less_than_inst     less_than_eq_8               7      6.065     3.236        9.301 
    sr                          sr_latch_17                  3      2.799     0.998        3.797 
  genblk1_9_.greater_than_inst  greater_than_eq_9            6      5.365     2.980        8.345 
    sr                          sr_latch_18                  3      2.799     0.998        3.797 
  genblk1_9_.less_than_inst     less_than_eq_9               7      6.065     3.236        9.301 
    sr                          sr_latch_19                  3      2.799     0.998        3.797 
  genblk1_10_.greater_than_inst greater_than_eq_10           6      5.365     2.980        8.345 
    sr                          sr_latch_20                  3      2.799     0.998        3.797 
  genblk1_10_.less_than_inst    less_than_eq_10              7      6.065     3.236        9.301 
    sr                          sr_latch_21                  3      2.799     0.998        3.797 
  genblk1_11_.greater_than_inst greater_than_eq_11           6      5.365     2.980        8.345 
    sr                          sr_latch_22                  3      2.799     0.998        3.797 
  genblk1_11_.less_than_inst    less_than_eq_11              7      6.065     3.236        9.301 
    sr                          sr_latch_23                  3      2.799     0.998        3.797 
  genblk1_12_.greater_than_inst greater_than_eq_12           6      5.365     2.980        8.345 
    sr                          sr_latch_24                  3      2.799     0.998        3.797 
  genblk1_12_.less_than_inst    less_than_eq_12              7      6.065     3.236        9.301 
    sr                          sr_latch_25                  3      2.799     0.998        3.797 
  genblk1_13_.greater_than_inst greater_than_eq_13           6      5.365     2.980        8.345 
    sr                          sr_latch_26                  3      2.799     0.998        3.797 
  genblk1_13_.less_than_inst    less_than_eq_13              7      6.065     3.236        9.301 
    sr                          sr_latch_27                  3      2.799     0.998        3.797 
  genblk1_14_.greater_than_inst greater_than_eq_14           6      5.365     2.980        8.345 
    sr                          sr_latch_28                  3      2.799     0.998        3.797 
  genblk1_14_.less_than_inst    less_than_eq_14              7      6.065     3.236        9.301 
    sr                          sr_latch_29                  3      2.799     0.998        3.797 
  genblk1_15_.greater_than_inst greater_than_eq_15           6      5.365     2.980        8.345 
    sr                          sr_latch_30                  3      2.799     0.998        3.797 
  genblk1_15_.less_than_inst    less_than_eq_15              7      6.065     3.236        9.301 
    sr                          sr_latch_31                  3      2.799     0.998        3.797 
  genblk1_16_.greater_than_inst greater_than_eq_16           6      5.365     2.980        8.345 
    sr                          sr_latch_32                  3      2.799     0.998        3.797 
  genblk1_16_.less_than_inst    less_than_eq_16              7      6.065     3.236        9.301 
    sr                          sr_latch_33                  3      2.799     0.998        3.797 
  genblk1_17_.greater_than_inst greater_than_eq_17           6      5.365     2.980        8.345 
    sr                          sr_latch_34                  3      2.799     0.998        3.797 
  genblk1_17_.less_than_inst    less_than_eq_17              7      6.065     3.236        9.301 
    sr                          sr_latch_35                  3      2.799     0.998        3.797 
  genblk1_18_.greater_than_inst greater_than_eq_18           6      5.365     2.980        8.345 
    sr                          sr_latch_36                  3      2.799     0.998        3.797 
  genblk1_18_.less_than_inst    less_than_eq_18              7      6.065     3.236        9.301 
    sr                          sr_latch_37                  3      2.799     0.998        3.797 
  genblk1_19_.greater_than_inst greater_than_eq_19           6      5.365     2.980        8.345 
    sr                          sr_latch_38                  3      2.799     0.998        3.797 
  genblk1_19_.less_than_inst    less_than_eq_19              7      6.065     3.236        9.301 
    sr                          sr_latch_39                  3      2.799     0.998        3.797 
  genblk1_20_.greater_than_inst greater_than_eq_20           6      5.365     2.980        8.345 
    sr                          sr_latch_40                  3      2.799     0.998        3.797 
  genblk1_20_.less_than_inst    less_than_eq_20              7      6.065     3.236        9.301 
    sr                          sr_latch_41                  3      2.799     0.998        3.797 
  genblk1_21_.greater_than_inst greater_than_eq_21           6      5.365     2.980        8.345 
    sr                          sr_latch_42                  3      2.799     0.998        3.797 
  genblk1_21_.less_than_inst    less_than_eq_21              7      6.065     3.236        9.301 
    sr                          sr_latch_43                  3      2.799     0.998        3.797 
  genblk1_22_.greater_than_inst greater_than_eq_22           6      5.365     2.980        8.345 
    sr                          sr_latch_44                  3      2.799     0.998        3.797 
  genblk1_22_.less_than_inst    less_than_eq_22              7      6.065     3.236        9.301 
    sr                          sr_latch_45                  3      2.799     0.998        3.797 
  genblk1_23_.greater_than_inst greater_than_eq_23           6      5.365     2.980        8.345 
    sr                          sr_latch_46                  3      2.799     0.998        3.797 
  genblk1_23_.less_than_inst    less_than_eq_23              7      6.065     3.236        9.301 
    sr                          sr_latch_47                  3      2.799     0.998        3.797 
  genblk1_24_.greater_than_inst greater_than_eq_24           6      5.365     2.980        8.345 
    sr                          sr_latch_48                  3      2.799     0.998        3.797 
  genblk1_24_.less_than_inst    less_than_eq_24              7      6.065     3.236        9.301 
    sr                          sr_latch_49                  3      2.799     0.998        3.797 
  genblk1_25_.greater_than_inst greater_than_eq_25           6      5.365     2.980        8.345 
    sr                          sr_latch_50                  3      2.799     0.998        3.797 
  genblk1_25_.less_than_inst    less_than_eq_25              7      6.065     3.236        9.301 
    sr                          sr_latch_51                  3      2.799     0.998        3.797 
  genblk1_26_.greater_than_inst greater_than_eq_26           6      5.365     2.980        8.345 
    sr                          sr_latch_52                  3      2.799     0.998        3.797 
  genblk1_26_.less_than_inst    less_than_eq_26              7      6.065     3.236        9.301 
    sr                          sr_latch_53                  3      2.799     0.998        3.797 
  genblk1_27_.greater_than_inst greater_than_eq_27           6      5.365     2.980        8.345 
    sr                          sr_latch_54                  3      2.799     0.998        3.797 
  genblk1_27_.less_than_inst    less_than_eq_27              7      6.065     3.236        9.301 
    sr                          sr_latch_55                  3      2.799     0.998        3.797 
  genblk1_28_.greater_than_inst greater_than_eq_28           6      5.365     2.980        8.345 
    sr                          sr_latch_56                  3      2.799     0.998        3.797 
  genblk1_28_.less_than_inst    less_than_eq_28              7      6.065     3.236        9.301 
    sr                          sr_latch_57                  3      2.799     0.998        3.797 
  genblk1_29_.greater_than_inst greater_than_eq_29           6      5.365     2.980        8.345 
    sr                          sr_latch_58                  3      2.799     0.998        3.797 
  genblk1_29_.less_than_inst    less_than_eq_29              7      6.065     3.236        9.301 
    sr                          sr_latch_59                  3      2.799     0.998        3.797 
  genblk1_30_.greater_than_inst greater_than_eq_30           6      5.365     2.980        8.345 
    sr                          sr_latch_60                  3      2.799     0.998        3.797 
  genblk1_30_.less_than_inst    less_than_eq_30              7      6.065     3.236        9.301 
    sr                          sr_latch_61                  3      2.799     0.998        3.797 
  genblk1_31_.greater_than_inst greater_than_eq_31           6      5.365     2.980        8.345 
    sr                          sr_latch_62                  3      2.799     0.998        3.797 
  genblk1_31_.less_than_inst    less_than_eq_31              7      6.065     3.236        9.301 
    sr                          sr_latch_63                  3      2.799     0.998        3.797 
  genblk1_32_.greater_than_inst greater_than_eq_32           6      5.365     2.980        8.345 
    sr                          sr_latch_64                  3      2.799     0.998        3.797 
  genblk1_32_.less_than_inst    less_than_eq_32              7      6.065     3.236        9.301 
    sr                          sr_latch_65                  3      2.799     0.998        3.797 
  genblk1_33_.greater_than_inst greater_than_eq_33           6      5.365     2.980        8.345 
    sr                          sr_latch_66                  3      2.799     0.998        3.797 
  genblk1_33_.less_than_inst    less_than_eq_33              7      6.065     3.236        9.301 
    sr                          sr_latch_67                  3      2.799     0.998        3.797 
  genblk1_34_.greater_than_inst greater_than_eq_34           6      5.365     2.980        8.345 
    sr                          sr_latch_68                  3      2.799     0.998        3.797 
  genblk1_34_.less_than_inst    less_than_eq_34              7      6.065     3.236        9.301 
    sr                          sr_latch_69                  3      2.799     0.998        3.797 
  genblk1_35_.greater_than_inst greater_than_eq_35           6      5.365     2.980        8.345 
    sr                          sr_latch_70                  3      2.799     0.998        3.797 
  genblk1_35_.less_than_inst    less_than_eq_35              7      6.065     3.236        9.301 
    sr                          sr_latch_71                  3      2.799     0.998        3.797 
  genblk1_36_.greater_than_inst greater_than_eq_36           6      5.365     2.980        8.345 
    sr                          sr_latch_72                  3      2.799     0.998        3.797 
  genblk1_36_.less_than_inst    less_than_eq_36              7      6.065     3.236        9.301 
    sr                          sr_latch_73                  3      2.799     0.998        3.797 
  genblk1_37_.greater_than_inst greater_than_eq_37           6      5.365     2.980        8.345 
    sr                          sr_latch_74                  3      2.799     0.998        3.797 
  genblk1_37_.less_than_inst    less_than_eq_37              7      6.065     3.236        9.301 
    sr                          sr_latch_75                  3      2.799     0.998        3.797 
  genblk1_38_.greater_than_inst greater_than_eq_38           6      5.365     2.980        8.345 
    sr                          sr_latch_76                  3      2.799     0.998        3.797 
  genblk1_38_.less_than_inst    less_than_eq_38              7      6.065     3.236        9.301 
    sr                          sr_latch_77                  3      2.799     0.998        3.797 
  genblk1_39_.greater_than_inst greater_than_eq_39           6      5.365     2.980        8.345 
    sr                          sr_latch_78                  3      2.799     0.998        3.797 
  genblk1_39_.less_than_inst    less_than_eq_39              7      6.065     3.236        9.301 
    sr                          sr_latch_79                  3      2.799     0.998        3.797 
  genblk1_40_.greater_than_inst greater_than_eq_40           6      5.365     2.980        8.345 
    sr                          sr_latch_80                  3      2.799     0.998        3.797 
  genblk1_40_.less_than_inst    less_than_eq_40              7      6.065     3.236        9.301 
    sr                          sr_latch_81                  3      2.799     0.998        3.797 
  genblk1_41_.greater_than_inst greater_than_eq_41           6      5.365     2.980        8.345 
    sr                          sr_latch_82                  3      2.799     0.998        3.797 
  genblk1_41_.less_than_inst    less_than_eq_41              7      6.065     3.236        9.301 
    sr                          sr_latch_83                  3      2.799     0.998        3.797 
  genblk1_42_.greater_than_inst greater_than_eq_42           6      5.365     2.980        8.345 
    sr                          sr_latch_84                  3      2.799     0.998        3.797 
  genblk1_42_.less_than_inst    less_than_eq_42              7      6.065     3.236        9.301 
    sr                          sr_latch_85                  3      2.799     0.998        3.797 
  genblk1_43_.greater_than_inst greater_than_eq_43           6      5.365     2.980        8.345 
    sr                          sr_latch_86                  3      2.799     0.998        3.797 
  genblk1_43_.less_than_inst    less_than_eq_43              7      6.065     3.236        9.301 
    sr                          sr_latch_87                  3      2.799     0.998        3.797 
  genblk1_44_.greater_than_inst greater_than_eq_44           6      5.365     2.980        8.345 
    sr                          sr_latch_88                  3      2.799     0.998        3.797 
  genblk1_44_.less_than_inst    less_than_eq_44              7      6.065     3.236        9.301 
    sr                          sr_latch_89                  3      2.799     0.998        3.797 
  genblk1_45_.greater_than_inst greater_than_eq_45           6      5.365     2.980        8.345 
    sr                          sr_latch_90                  3      2.799     0.998        3.797 
  genblk1_45_.less_than_inst    less_than_eq_45              7      6.065     3.236        9.301 
    sr                          sr_latch_91                  3      2.799     0.998        3.797 
  genblk1_46_.greater_than_inst greater_than_eq_46           6      5.365     2.980        8.345 
    sr                          sr_latch_92                  3      2.799     0.998        3.797 
  genblk1_46_.less_than_inst    less_than_eq_46              7      6.065     3.236        9.301 
    sr                          sr_latch_93                  3      2.799     0.998        3.797 
  genblk1_47_.greater_than_inst greater_than_eq_47           6      5.365     2.980        8.345 
    sr                          sr_latch_94                  3      2.799     0.998        3.797 
  genblk1_47_.less_than_inst    less_than_eq_47              7      6.065     3.236        9.301 
    sr                          sr_latch_95                  3      2.799     0.998        3.797 
  genblk1_48_.greater_than_inst greater_than_eq_48           6      5.365     2.980        8.345 
    sr                          sr_latch_96                  3      2.799     0.998        3.797 
  genblk1_48_.less_than_inst    less_than_eq_48              7      6.065     3.236        9.301 
    sr                          sr_latch_97                  3      2.799     0.998        3.797 
  genblk1_49_.greater_than_inst greater_than_eq_49           6      5.365     2.980        8.345 
    sr                          sr_latch_98                  3      2.799     0.998        3.797 
  genblk1_49_.less_than_inst    less_than_eq_49              7      6.065     3.236        9.301 
    sr                          sr_latch_99                  3      2.799     0.998        3.797 
  genblk1_50_.greater_than_inst greater_than_eq_50           6      5.365     2.980        8.345 
    sr                          sr_latch_100                 3      2.799     0.998        3.797 
  genblk1_50_.less_than_inst    less_than_eq_50              7      6.065     3.236        9.301 
    sr                          sr_latch_101                 3      2.799     0.998        3.797 
  genblk1_51_.greater_than_inst greater_than_eq_51           6      5.365     2.980        8.345 
    sr                          sr_latch_102                 3      2.799     0.998        3.797 
  genblk1_51_.less_than_inst    less_than_eq_51              7      6.065     3.236        9.301 
    sr                          sr_latch_103                 3      2.799     0.998        3.797 
  genblk1_52_.greater_than_inst greater_than_eq_52           6      5.365     2.980        8.345 
    sr                          sr_latch_104                 3      2.799     0.998        3.797 
  genblk1_52_.less_than_inst    less_than_eq_52              7      6.065     3.236        9.301 
    sr                          sr_latch_105                 3      2.799     0.998        3.797 
  genblk1_53_.greater_than_inst greater_than_eq_53           6      5.365     2.980        8.345 
    sr                          sr_latch_106                 3      2.799     0.998        3.797 
  genblk1_53_.less_than_inst    less_than_eq_53              7      6.065     3.236        9.301 
    sr                          sr_latch_107                 3      2.799     0.998        3.797 
  genblk1_54_.greater_than_inst greater_than_eq_54           6      5.365     2.980        8.345 
    sr                          sr_latch_108                 3      2.799     0.998        3.797 
  genblk1_54_.less_than_inst    less_than_eq_54              7      6.065     3.236        9.301 
    sr                          sr_latch_109                 3      2.799     0.998        3.797 
  genblk1_55_.greater_than_inst greater_than_eq_55           6      5.365     2.980        8.345 
    sr                          sr_latch_110                 3      2.799     0.998        3.797 
  genblk1_55_.less_than_inst    less_than_eq_55              7      6.065     3.236        9.301 
    sr                          sr_latch_111                 3      2.799     0.998        3.797 
  genblk1_56_.greater_than_inst greater_than_eq_56           6      5.365     2.980        8.345 
    sr                          sr_latch_112                 3      2.799     0.998        3.797 
  genblk1_56_.less_than_inst    less_than_eq_56              7      6.065     3.236        9.301 
    sr                          sr_latch_113                 3      2.799     0.998        3.797 
  genblk1_57_.greater_than_inst greater_than_eq_57           6      5.365     2.980        8.345 
    sr                          sr_latch_114                 3      2.799     0.998        3.797 
  genblk1_57_.less_than_inst    less_than_eq_57              7      6.065     3.236        9.301 
    sr                          sr_latch_115                 3      2.799     0.998        3.797 
  genblk1_58_.greater_than_inst greater_than_eq_58           6      5.365     2.980        8.345 
    sr                          sr_latch_116                 3      2.799     0.998        3.797 
  genblk1_58_.less_than_inst    less_than_eq_58              7      6.065     3.236        9.301 
    sr                          sr_latch_117                 3      2.799     0.998        3.797 
  genblk1_59_.greater_than_inst greater_than_eq_59           6      5.365     2.980        8.345 
    sr                          sr_latch_118                 3      2.799     0.998        3.797 
  genblk1_59_.less_than_inst    less_than_eq_59              7      6.065     3.236        9.301 
    sr                          sr_latch_119                 3      2.799     0.998        3.797 
  genblk1_60_.greater_than_inst greater_than_eq_60           6      5.365     2.980        8.345 
    sr                          sr_latch_120                 3      2.799     0.998        3.797 
  genblk1_60_.less_than_inst    less_than_eq_60              7      6.065     3.236        9.301 
    sr                          sr_latch_121                 3      2.799     0.998        3.797 
  genblk1_61_.greater_than_inst greater_than_eq_61           6      5.365     2.980        8.345 
    sr                          sr_latch_122                 3      2.799     0.998        3.797 
  genblk1_61_.less_than_inst    less_than_eq_61              7      6.065     3.236        9.301 
    sr                          sr_latch_123                 3      2.799     0.998        3.797 
  genblk1_62_.greater_than_inst greater_than_eq_62           6      5.365     2.980        8.345 
    sr                          sr_latch_124                 3      2.799     0.998        3.797 
  genblk1_62_.less_than_inst    less_than_eq_62              7      6.065     3.236        9.301 
    sr                          sr_latch_125                 3      2.799     0.998        3.797 
  genblk1_63_.greater_than_inst greater_than_eq_63           6      5.365     2.980        8.345 
    sr                          sr_latch_126                 3      2.799     0.998        3.797 
  genblk1_63_.less_than_inst    less_than_eq_63              7      6.065     3.236        9.301 
    sr                          sr_latch_127                 3      2.799     0.998        3.797 
