Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Oct 14 15:57:58 2024
| Host         : COMSYS01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file my_sw2LED_timing_summary_routed.rpt -pb my_sw2LED_timing_summary_routed.pb -rpx my_sw2LED_timing_summary_routed.rpx -warn_on_violation
| Design       : my_sw2LED
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    7          inf        0.000                      0                    7           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.189ns  (logic 5.447ns (53.459%)  route 4.742ns (46.541%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    W18                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  SW_IBUF[2]_inst/O
                         net (fo=7, routed)           2.332     3.805    SW_IBUF[2]
    SLICE_X43Y28         LUT4 (Prop_lut4_I3_O)        0.152     3.957 r  LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.410     6.367    LED_OBUF[4]
    T11                  OBUF (Prop_obuf_I_O)         3.822    10.189 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.189    LED[4]
    T11                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.865ns  (logic 5.416ns (54.900%)  route 4.449ns (45.100%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    W19                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  SW_IBUF[3]_inst/O
                         net (fo=7, routed)           2.323     3.794    SW_IBUF[3]
    SLICE_X43Y28         LUT4 (Prop_lut4_I2_O)        0.154     3.948 r  LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.127     6.075    LED_OBUF[0]
    V12                  OBUF (Prop_obuf_I_O)         3.790     9.865 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.865    LED[0]
    V12                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.795ns  (logic 5.209ns (53.179%)  route 4.586ns (46.821%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    W18                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  SW_IBUF[2]_inst/O
                         net (fo=7, routed)           2.331     3.804    SW_IBUF[2]
    SLICE_X43Y28         LUT4 (Prop_lut4_I1_O)        0.124     3.928 r  LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.255     6.183    LED_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.612     9.795 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.795    LED[3]
    T10                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.666ns  (logic 5.471ns (56.598%)  route 4.195ns (43.402%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    W18                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  SW_IBUF[2]_inst/O
                         net (fo=7, routed)           2.331     3.804    SW_IBUF[2]
    SLICE_X43Y28         LUT4 (Prop_lut4_I1_O)        0.152     3.956 r  LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.864     5.820    LED_OBUF[6]
    W14                  OBUF (Prop_obuf_I_O)         3.846     9.666 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.666    LED[6]
    W14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.595ns  (logic 5.123ns (53.390%)  route 4.472ns (46.610%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 f  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    W18                  IBUF (Prop_ibuf_I_O)         1.473     1.473 f  SW_IBUF[2]_inst/O
                         net (fo=7, routed)           2.332     3.805    SW_IBUF[2]
    SLICE_X43Y28         LUT4 (Prop_lut4_I3_O)        0.124     3.929 r  LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.140     6.069    LED_OBUF[2]
    V16                  OBUF (Prop_obuf_I_O)         3.526     9.595 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.595    LED[2]
    V16                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.271ns  (logic 5.236ns (56.472%)  route 4.035ns (43.528%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    W19                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  SW_IBUF[3]_inst/O
                         net (fo=7, routed)           2.323     3.794    SW_IBUF[3]
    SLICE_X43Y28         LUT4 (Prop_lut4_I1_O)        0.124     3.918 r  LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.713     5.631    LED_OBUF[5]
    Y14                  OBUF (Prop_obuf_I_O)         3.640     9.271 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.271    LED[5]
    Y14                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.261ns  (logic 5.128ns (55.367%)  route 4.134ns (44.633%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    W18                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  SW_IBUF[2]_inst/O
                         net (fo=7, routed)           2.031     3.504    SW_IBUF[2]
    SLICE_X43Y25         LUT4 (Prop_lut4_I1_O)        0.124     3.628 r  LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.103     5.731    LED_OBUF[1]
    W16                  OBUF (Prop_obuf_I_O)         3.531     9.261 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.261    LED[1]
    W16                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.455ns  (logic 1.574ns (64.135%)  route 0.880ns (35.865%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 f  SW_IBUF[0]_inst/O
                         net (fo=7, routed)           0.349     0.646    SW_IBUF[0]
    SLICE_X43Y25         LUT4 (Prop_lut4_I3_O)        0.045     0.691 r  LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.532     1.223    LED_OBUF[1]
    W16                  OBUF (Prop_obuf_I_O)         1.232     2.455 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.455    LED[1]
    W16                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.560ns  (logic 1.681ns (65.659%)  route 0.879ns (34.341%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    U19                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  SW_IBUF[1]_inst/O
                         net (fo=7, routed)           0.521     0.817    SW_IBUF[1]
    SLICE_X43Y28         LUT4 (Prop_lut4_I3_O)        0.045     0.862 r  LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.358     1.220    LED_OBUF[5]
    Y14                  OBUF (Prop_obuf_I_O)         1.340     2.560 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.560    LED[5]
    Y14                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.650ns  (logic 1.567ns (59.153%)  route 1.082ns (40.847%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    U19                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  SW_IBUF[1]_inst/O
                         net (fo=7, routed)           0.533     0.829    SW_IBUF[1]
    SLICE_X43Y28         LUT4 (Prop_lut4_I1_O)        0.045     0.874 r  LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.549     1.423    LED_OBUF[2]
    V16                  OBUF (Prop_obuf_I_O)         1.227     2.650 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.650    LED[2]
    V16                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.761ns  (logic 1.699ns (61.548%)  route 1.062ns (38.452%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    U19                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  SW_IBUF[1]_inst/O
                         net (fo=7, routed)           0.521     0.817    SW_IBUF[1]
    SLICE_X43Y28         LUT4 (Prop_lut4_I0_O)        0.051     0.868 r  LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.541     1.408    LED_OBUF[0]
    V12                  OBUF (Prop_obuf_I_O)         1.353     2.761 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.761    LED[0]
    V12                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.810ns  (logic 1.745ns (62.100%)  route 1.065ns (37.900%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  SW_IBUF[0]_inst/O
                         net (fo=7, routed)           0.650     0.947    SW_IBUF[0]
    SLICE_X43Y28         LUT4 (Prop_lut4_I3_O)        0.043     0.990 r  LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.415     1.405    LED_OBUF[6]
    W14                  OBUF (Prop_obuf_I_O)         1.404     2.810 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.810    LED[6]
    W14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.890ns  (logic 1.655ns (57.258%)  route 1.235ns (42.742%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  SW_IBUF[0]_inst/O
                         net (fo=7, routed)           0.650     0.947    SW_IBUF[0]
    SLICE_X43Y28         LUT4 (Prop_lut4_I3_O)        0.045     0.992 r  LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.585     1.578    LED_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         1.312     2.890 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.890    LED[3]
    T10                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.902ns  (logic 1.719ns (59.242%)  route 1.183ns (40.758%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 f  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    U19                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  SW_IBUF[1]_inst/O
                         net (fo=7, routed)           0.533     0.829    SW_IBUF[1]
    SLICE_X43Y28         LUT4 (Prop_lut4_I1_O)        0.042     0.871 r  LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.650     1.521    LED_OBUF[4]
    T11                  OBUF (Prop_obuf_I_O)         1.382     2.902 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.902    LED[4]
    T11                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------





