/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] _00_;
  reg [3:0] _01_;
  reg [9:0] _02_;
  reg [4:0] _03_;
  wire [2:0] _04_;
  wire [21:0] celloutsig_0_0z;
  wire [10:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire [10:0] celloutsig_0_20z;
  wire [11:0] celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire [6:0] celloutsig_0_31z;
  wire celloutsig_0_3z;
  wire [12:0] celloutsig_0_4z;
  wire [15:0] celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire [13:0] celloutsig_0_80z;
  wire celloutsig_0_81z;
  wire celloutsig_0_8z;
  wire [42:0] celloutsig_0_9z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [6:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [10:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [10:0] celloutsig_1_19z;
  wire [31:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [11:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(posedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _01_ <= 4'h0;
    else _01_ <= in_data[99:96];
  always_ff @(posedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _02_ <= 10'h000;
    else _02_ <= { celloutsig_1_7z[8:0], celloutsig_1_8z };
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _03_ <= 5'h00;
    else _03_ <= { celloutsig_0_7z, celloutsig_0_5z };
  reg [2:0] _08_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _08_ <= 3'h0;
    else _08_ <= { celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_17z };
  assign { _04_[2], _00_[3:2] } = _08_;
  assign celloutsig_0_3z = { celloutsig_0_0z[10:3], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z } > { celloutsig_0_0z[16:9], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_2z = celloutsig_1_1z[13:6] > in_data[155:148];
  assign celloutsig_1_3z = celloutsig_1_1z[14:8] > { celloutsig_1_1z[26:25], celloutsig_1_2z, _01_ };
  assign celloutsig_1_5z = { in_data[154:150], celloutsig_1_3z, _01_, _01_, celloutsig_1_4z, celloutsig_1_2z } > { in_data[143:131], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_12z = { celloutsig_1_1z[6:3], celloutsig_1_5z, celloutsig_1_10z } > celloutsig_1_7z[10:5];
  assign celloutsig_1_15z = { celloutsig_1_9z, celloutsig_1_6z } > { celloutsig_1_11z[2:1], _01_ };
  assign celloutsig_0_1z = celloutsig_0_0z[12:3] > celloutsig_0_0z[18:9];
  assign celloutsig_0_81z = _03_ <= celloutsig_0_31z[6:2];
  assign celloutsig_1_4z = celloutsig_1_1z[27:12] <= { _01_[1], _01_, _01_, celloutsig_1_3z, _01_, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_10z = in_data[111:103] <= { celloutsig_1_7z[9:3], celloutsig_1_8z, celloutsig_1_2z };
  assign celloutsig_1_18z = { _02_[9:1], celloutsig_1_12z } <= { in_data[156:148], celloutsig_1_15z };
  assign celloutsig_0_11z = celloutsig_0_7z[3:1] <= celloutsig_0_7z[2:0];
  assign celloutsig_0_12z = { celloutsig_0_9z[8:2], celloutsig_0_8z, celloutsig_0_11z } <= celloutsig_0_0z[11:3];
  assign celloutsig_0_2z = { celloutsig_0_0z[10:1], celloutsig_0_0z } <= { in_data[31:23], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_5z = celloutsig_0_1z & celloutsig_0_3z;
  assign celloutsig_0_8z = celloutsig_0_0z[14] & celloutsig_0_7z[2];
  assign celloutsig_1_6z = celloutsig_1_2z & celloutsig_1_5z;
  assign celloutsig_1_8z = _01_[0] & celloutsig_1_6z;
  assign celloutsig_0_15z = celloutsig_0_12z & celloutsig_0_13z[4];
  assign celloutsig_0_17z = in_data[38] & celloutsig_0_4z[5];
  assign celloutsig_0_31z = { celloutsig_0_15z, celloutsig_0_6z } >> { celloutsig_0_0z[12:10], celloutsig_0_7z };
  assign celloutsig_0_6z = { in_data[19:16], celloutsig_0_2z, celloutsig_0_3z } >> { in_data[2:0], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_59z = { celloutsig_0_20z[8:0], celloutsig_0_13z } >> { celloutsig_0_24z[7:1], celloutsig_0_12z, celloutsig_0_7z, _04_[2], _00_[3:2], celloutsig_0_5z };
  assign celloutsig_0_80z = { celloutsig_0_20z[8:2], celloutsig_0_8z, celloutsig_0_6z } >> celloutsig_0_59z[14:1];
  assign celloutsig_0_9z = { celloutsig_0_0z[19:6], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_6z } >> { celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_2z };
  assign celloutsig_1_9z = in_data[184:180] >> { _01_, celloutsig_1_3z };
  assign celloutsig_1_19z = { celloutsig_1_16z[9:0], celloutsig_1_3z } >> { _02_[8:1], celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_2z };
  assign celloutsig_1_7z = { in_data[135:129], _01_, celloutsig_1_6z } >> { in_data[101:96], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_24z = { celloutsig_0_0z[21:11], celloutsig_0_2z } >> { celloutsig_0_20z[4], celloutsig_0_20z };
  assign celloutsig_0_0z = in_data[69:48] <<< in_data[45:24];
  assign celloutsig_0_10z = { celloutsig_0_4z[9:1], celloutsig_0_3z, celloutsig_0_1z } <<< { celloutsig_0_0z[12:6], celloutsig_0_7z };
  assign celloutsig_1_16z = { celloutsig_1_15z, celloutsig_1_5z, celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_2z } <<< { _02_[8:5], celloutsig_1_13z };
  assign celloutsig_0_13z = { celloutsig_0_6z[3:1], celloutsig_0_7z } <<< celloutsig_0_10z[10:4];
  assign celloutsig_1_1z = in_data[181:150] >>> { in_data[132:117], _01_, _01_, _01_, _01_ };
  assign celloutsig_1_11z = { _01_[1:0], celloutsig_1_10z } >>> { celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_8z };
  assign celloutsig_0_4z = celloutsig_0_0z[12:0] - { in_data[21:10], celloutsig_0_1z };
  assign celloutsig_0_7z = { in_data[29:27], celloutsig_0_2z } - { celloutsig_0_4z[2:1], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_13z = { celloutsig_1_9z[3], celloutsig_1_9z, celloutsig_1_4z } - { celloutsig_1_8z, celloutsig_1_3z, _01_, celloutsig_1_8z };
  assign celloutsig_0_20z = { celloutsig_0_4z[2:1], celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_12z } - { celloutsig_0_10z[10:3], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_2z };
  assign _04_[1:0] = _00_[3:2];
  assign { out_data[128], out_data[106:96], out_data[45:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_80z, celloutsig_0_81z };
endmodule
