V3 98
FL C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter.vhd 2004/11/23.05:17:43 K.39
EN proc_common_v2_00_a/Counter 1271917185 \
      FL C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter.vhd \
      PB ieee/std_logic_1164 1217055545 LB Unisim PH unisim/VCOMPONENTS 1217055545 \
      LB proc_common_v2_00_a EN proc_common_v2_00_a/counter_bit 1271917161
AR proc_common_v2_00_a/Counter/imp 1271917186 \
      FL C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter.vhd \
      EN proc_common_v2_00_a/Counter 1271917185 \
      CP proc_common_v2_00_a/counter_bit CP FDRE
FL C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_bit.vhd 2003/12/17.02:24:36 K.39
EN proc_common_v2_00_a/counter_bit 1271917161 \
      FL C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_bit.vhd \
      PB ieee/std_logic_1164 1217055545 LB Unisim
AR proc_common_v2_00_a/counter_bit/imp 1271917162 \
      FL C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_bit.vhd \
      EN proc_common_v2_00_a/counter_bit 1271917161 CP LUT4 CP MUXCY_L CP XORCY \
      CP FDRE
FL C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/family.vhd 2006/09/15.22:28:46 K.39
PH proc_common_v2_00_a/family 1271917189 \
      FL C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/family.vhd
PB proc_common_v2_00_a/family 1271917190 \
      FL C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/family.vhd \
      PH proc_common_v2_00_a/family 1271917189
FL C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/inferred_lut4.vhd 2003/12/17.02:24:36 K.39
EN proc_common_v2_00_a/inferred_lut4 1271917151 \
      FL C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/inferred_lut4.vhd \
      PB ieee/std_logic_1164 1217055545 PB ieee/std_logic_arith 1217055546 \
      PB ieee/STD_LOGIC_UNSIGNED 1217055547
AR proc_common_v2_00_a/inferred_lut4/implementation 1271917152 \
      FL C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/inferred_lut4.vhd \
      EN proc_common_v2_00_a/inferred_lut4 1271917151
FL C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_pkg.vhd 2005/11/04.03:09:03 K.39
PH proc_common_v2_00_a/ipif_pkg 1271917177 \
      FL C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_pkg.vhd \
      PB ieee/std_logic_1164 1217055545 PB ieee/std_logic_arith 1217055546 \
      PB ieee/STD_LOGIC_UNSIGNED 1217055547
PB proc_common_v2_00_a/ipif_pkg 1271917178 \
      FL C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_pkg.vhd \
      PH proc_common_v2_00_a/ipif_pkg 1271917177 LB proc_common_v2_00_a \
      PB proc_common_v2_00_a/proc_common_pkg 1271917170
FL C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_steer.vhd 2004/03/25.03:58:20 K.39
EN proc_common_v2_00_a/IPIF_Steer 1271917187 \
      FL C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_steer.vhd \
      PB ieee/std_logic_1164 1217055545
AR proc_common_v2_00_a/IPIF_Steer/IMP 1271917188 \
      FL C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_steer.vhd \
      EN proc_common_v2_00_a/IPIF_Steer 1271917187 CP std_logic \
      CP std_logic_vector
FL C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate.vhd 2003/12/17.02:36:27 K.39
EN proc_common_v2_00_a/or_gate 1271917175 \
      FL C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate.vhd \
      PB ieee/std_logic_1164 1217055545 PB ieee/std_logic_arith 1217055546 \
      PB ieee/STD_LOGIC_UNSIGNED 1217055547 LB proc_common_v2_00_a
AR proc_common_v2_00_a/or_gate/imp 1271917176 \
      FL C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate.vhd \
      EN proc_common_v2_00_a/or_gate 1271917175 CP std_logic_vector CP or_muxcy
FL C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_muxcy.vhd 2003/12/17.02:24:37 K.39
EN proc_common_v2_00_a/or_muxcy 1271917171 \
      FL C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_muxcy.vhd \
      PB ieee/std_logic_1164 1217055545 LB Unisim
AR proc_common_v2_00_a/or_muxcy/implementation 1271917172 \
      FL C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_muxcy.vhd \
      EN proc_common_v2_00_a/or_muxcy 1271917171 CP std_logic_vector CP MUXCY
FL C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_adder.vhd 2004/04/02.03:19:18 K.39
EN proc_common_v2_00_a/pf_adder 1271917167 \
      FL C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_adder.vhd \
      PB ieee/std_logic_1164 1217055545 LB Unisim
AR proc_common_v2_00_a/pf_adder/implementation 1271917168 \
      FL C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_adder.vhd \
      EN proc_common_v2_00_a/pf_adder 1271917167 CP pf_adder_bit
FL C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_adder_bit.vhd 2004/04/02.03:19:18 K.39
EN proc_common_v2_00_a/pf_adder_bit 1271917155 \
      FL C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_adder_bit.vhd \
      PB ieee/std_logic_1164 1217055545 LB Unisim LB proc_common_v2_00_a \
      EN proc_common_v2_00_a/inferred_lut4 1271917151
AR proc_common_v2_00_a/pf_adder_bit/implementation 1271917156 \
      FL C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_adder_bit.vhd \
      EN proc_common_v2_00_a/pf_adder_bit 1271917155 CP inferred_lut4 CP MUXCY \
      CP XORCY CP FDRE
FL C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter.vhd 2004/11/23.05:17:43 K.39
EN proc_common_v2_00_a/pf_counter 1271917157 \
      FL C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter.vhd \
      PB ieee/std_logic_1164 1217055545 LB Unisim PH unisim/VCOMPONENTS 1217055545 \
      LB proc_common_v2_00_a EN proc_common_v2_00_a/pf_counter_bit 1271917153
AR proc_common_v2_00_a/pf_counter/implementation 1271917158 \
      FL C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter.vhd \
      EN proc_common_v2_00_a/pf_counter 1271917157 \
      CP proc_common_v2_00_a/pf_counter_bit CP FDRE
FL C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_bit.vhd 2004/04/02.03:19:18 K.39
EN proc_common_v2_00_a/pf_counter_bit 1271917153 \
      FL C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_bit.vhd \
      PB ieee/std_logic_1164 1217055545 LB Unisim LB proc_common_v2_00_a \
      EN proc_common_v2_00_a/inferred_lut4 1271917151
AR proc_common_v2_00_a/pf_counter_bit/implementation 1271917154 \
      FL C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_bit.vhd \
      EN proc_common_v2_00_a/pf_counter_bit 1271917153 CP inferred_lut4 CP MUXCY \
      CP XORCY CP FDRE
FL C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_top.vhd 2004/11/23.05:17:43 K.39
EN proc_common_v2_00_a/pf_counter_top 1271917165 \
      FL C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_top.vhd \
      PB ieee/std_logic_1164 1217055545 LB Unisim PH unisim/VCOMPONENTS 1217055545 \
      LB proc_common_v2_00_a EN proc_common_v2_00_a/pf_counter 1271917157
AR proc_common_v2_00_a/pf_counter_top/implementation 1271917166 \
      FL C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_top.vhd \
      EN proc_common_v2_00_a/pf_counter_top 1271917165 \
      CP proc_common_v2_00_a/pf_counter
FL C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_dpram_select.vhd 2004/04/02.03:19:18 K.39
EN proc_common_v2_00_a/pf_dpram_select 1271917183 \
      FL C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_dpram_select.vhd \
      PB ieee/std_logic_1164 1217055545 PH ieee/NUMERIC_STD 1217055545 LB Unisim
AR proc_common_v2_00_a/pf_dpram_select/implementation 1271917184 \
      FL C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_dpram_select.vhd \
      EN proc_common_v2_00_a/pf_dpram_select 1271917183 CP in CP out CP integer \
      CP dbus_slice_array CP pdbus_slice_array CP std_logic_vector CP std_logic \
      CP RAMB16_S36_S36 CP RAMB16_S18_S18 CP RAMB16_S9_S9 CP RAMB16_S4_S4 \
      CP RAMB16_S2_S2 CP RAMB16_S1_S1 CP RAMB4_S1_S1 CP RAMB4_S2_S2 CP RAMB4_S4_S4 \
      CP RAMB4_S8_S8 CP RAMB4_S16_S16
FL C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_occ_counter.vhd 2004/11/23.05:17:43 K.39
EN proc_common_v2_00_a/pf_occ_counter 1271917159 \
      FL C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_occ_counter.vhd \
      PB ieee/std_logic_1164 1217055545 LB Unisim PH unisim/VCOMPONENTS 1217055545 \
      LB proc_common_v2_00_a EN proc_common_v2_00_a/pf_counter_bit 1271917153
AR proc_common_v2_00_a/pf_occ_counter/implementation 1271917160 \
      FL C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_occ_counter.vhd \
      EN proc_common_v2_00_a/pf_occ_counter 1271917159 CP MUXCY \
      CP proc_common_v2_00_a/pf_counter_bit
FL C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_occ_counter_top.vhd 2004/11/23.05:17:43 K.39
EN proc_common_v2_00_a/pf_occ_counter_top 1271917163 \
      FL C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_occ_counter_top.vhd \
      PB ieee/std_logic_1164 1217055545 LB Unisim PH unisim/VCOMPONENTS 1217055545 \
      LB proc_common_v2_00_a EN proc_common_v2_00_a/pf_occ_counter 1271917159
AR proc_common_v2_00_a/pf_occ_counter_top/implementation 1271917164 \
      FL C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_occ_counter_top.vhd \
      EN proc_common_v2_00_a/pf_occ_counter_top 1271917163 \
      CP proc_common_v2_00_a/pf_occ_counter
FL C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd 2007/05/26.04:15:34 K.39
PH proc_common_v2_00_a/proc_common_pkg 1271917169 \
      FL C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd \
      PB ieee/std_logic_1164 1217055545 PB ieee/std_logic_arith 1217055546 \
      PB ieee/STD_LOGIC_UNSIGNED 1217055547
PB proc_common_v2_00_a/proc_common_pkg 1271917170 \
      FL C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd \
      PH proc_common_v2_00_a/proc_common_pkg 1271917169
FL C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd 2003/12/17.02:24:37 K.39
EN proc_common_v2_00_a/pselect 1271917173 \
      FL C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd \
      PB ieee/std_logic_1164 1217055545 PB ieee/std_logic_arith 1217055546 \
      PB ieee/STD_LOGIC_UNSIGNED 1217055547 LB Unisim
AR proc_common_v2_00_a/pselect/imp 1271917174 \
      FL C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd \
      EN proc_common_v2_00_a/pselect 1271917173 CP std_logic_vector CP MUXCY
FL C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl16_fifo.vhd 2004/11/23.05:17:43 K.39
EN proc_common_v2_00_a/srl16_fifo 1271917181 \
      FL C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl16_fifo.vhd \
      LB Unisim PH unisim/VCOMPONENTS 1217055545 LB proc_common_v2_00_a \
      PB ieee/std_logic_1164 1217055545 PB ieee/std_logic_arith 1217055546 \
      PB ieee/STD_LOGIC_UNSIGNED 1217055547 EN proc_common_v2_00_a/pf_adder 1271917167 \
      EN proc_common_v2_00_a/pf_counter_top 1271917165 \
      EN proc_common_v2_00_a/pf_occ_counter_top 1271917163
AR proc_common_v2_00_a/srl16_fifo/implementation 1271917182 \
      FL C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl16_fifo.vhd \
      EN proc_common_v2_00_a/srl16_fifo 1271917181 \
      CP proc_common_v2_00_a/pf_occ_counter_top \
      CP proc_common_v2_00_a/pf_counter_top CP SRL16E CP boolean CP integer \
      CP std_logic_vector CP proc_common_v2_00_a/pf_adder
FL C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd 2003/12/17.02:24:37 K.39
EN proc_common_v2_00_a/srl_fifo2 1271917179 \
      FL C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd \
      LB Unisim PB ieee/std_logic_1164 1217055545 PB ieee/std_logic_arith 1217055546
AR proc_common_v2_00_a/srl_fifo2/imp 1271917180 \
      FL C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd \
      EN proc_common_v2_00_a/srl_fifo2 1271917179 CP FDR CP MUXCY_L CP XORCY CP FDRE \
      CP SRL16E
