13

Virtual
Memory

CS/COE 0449
Introduction to
Systems Software

Luis Oliveira
(with content borrowed from wilkie and Vinicius Petrucci)

The Virtual
I just want to use this time to point out that â€œVirtual Realityâ€ is an oxymoron.

2

Our protagonistâ€™s journey so farâ€¦
â€¢ Processes have an addressable memory space.
â–ª We call this an address space.

â€¢ Now, we know it has some obvious thingsâ€¦
â–ª The code (.text)
â–ª The data (.data)
â–ª A stack and some available space that can be
allocated as we need it.

â€¢ We added the â€œKernelâ€ memory to our diagram.
â–ª This is the OS code and data.
â–ª For system processes to run, they need to be
resident in memory as well.
3

Random Access Memory
â€¢ Memory is a
physical device.

Sense Line

â€¢ It is a random
access device.
â–ª Allows the
machine to access
data at any point.

Capacitor
Control
Line

â€¢ As opposed to

sequential access.
Dynamic RAM (DRAM)

4

Letâ€™s get physical
â€¢ Physical
addressing is
when hardware
relates a program
address directly to
the memory
hardware.
â€¢ The program
addresses are the
exact physical
locations of data.
Dynamic RAM (DRAM)

5

Letâ€™s get physical
â€¢ Physical addressing is
useful when you
have only a single,
simple process.
â€¢ Embedded devices
(small, specific uses)
â€¢ Think of your
toasterâ€¦ or a
thermostat.

Memory load

Address Space

CPU

Dynamic RAM (DRAM)

6

The problem
â€¢ However, we donâ€™t always have such simple cases.
â–ª A general-purpose system, like our phones and desktop machines, can run a
variety of programs.
â–ª We often have multitasking operating systems running many programs at the
same time.

â€¢ When we have several processes, how to we manage memory?
â–ª How to present a consistent address space?
â–ª How to prevent other processes from interfering?
â–ª How to prevent address space fragmentation?

â€¢ The solution, as usual: indirection: Virtual Memory.
7

Virtual vs. Reality
â€¢ Just like â€œvirtual reality,â€ we create a
world that resembles reality, but it
really is a facsimile.
â€¢ We can provide a scheme, backed
by hardware, that allows memory
addresses to be seen by programs in
a specific placeâ€¦

â€¢ Yet, those addresses differ from the
actual physical memory location.

Angela Lansbury as Jessica Fletcher, Director Lee Smith
Murder, She Wrote; â€œA Virtual Murderâ€
Universal Studios, Universal Television, 1993

8

Consistency, dear Watson.
â€¢ When you write a program, do you write it deliberately for the
memory layout of your OS?
â–ª No!

â€¢ The OS loads executables to specific places in memory.
â–ª The program expects data to be in a specific place.
â–ª The program expects memory to be â€œlarge enough.â€

â€¢ So, we will look at one strategy to define well-known stretches of
memory (virtually) that are mapped to physical memory (in reality.)

9

Segmentation
Itâ€™s not just a type of fault.

10

Segmentation
â€¢ Segmentation is a virtual
memory system where spans
of physical memory called a
segment are given a physical
base address.
â€¢ The application refers to the
virtual address by its segment
index which is translated by
hardware into the real address
behind-the-scenes.

â€¢ Here, we have a segment table
which defines two segments.
â–ª The first segment defines a range of
addresses from
to
.
â–ª Second is
to
Segment Table
Index

Physical
Base

Size

11

Address Translation
â€¢ The Memory Management Unit
(MMU) is a hardware component of
your CPU that translates virtual
addresses to physical addresses.
â€¢ Here, it translates based on the
segment table.
Address Space

Segment Table
Index

Physical
Base

Size

MMU

CPU

Dynamic RAM (DRAM)

12

Addressing the Code Segment
â€¢ The MMU translates
addresses by looking
up the segment index
and adding the base to
the given offset.
MMU

Memory load

Segment Table
Index

Physical
Base

Size

Address Space

CPU

Dynamic RAM (DRAM)

13

Addressing the Data Segment
â€¢ The same offset might
refer to a different
physical address
depending on the
index and the table.
MMU

Memory load

Segment Table
Index

Physical
Base

Size

Address Space

CPU

Dynamic RAM (DRAM)

14

Addressingâ€¦ nothing
â€¢ However, if the MMU
cannot translate an
address, it will fault.
â€¢ This is a segmentation
fault.

MMU

Memory load

Segment Table
Index

Physical
Base

Size

Address Space

CPU

Dynamic RAM (DRAM)

15

Addressingâ€¦ out of range
â€¢ This is true even if the
address calculation results
in an address that is
allocated to another
segment.
â€¢ Fault: It goes beyond the
size of the segment.

MMU

Memory load

Segment Table
Index

Physical
Base

Size

Address Space

CPU

Dynamic RAM (DRAM)

16

Itâ€™s for your pwn protection
â€¢ The lie only operates if processes cannot see each other.
â–ª Itâ€™s not just about address spaces not overlappingâ€¦
â–ª It is also for security purposes!

â€¢ You donâ€™t want your login process to be snooped on by another.

â€¢ Yet, also, you donâ€™t want your own program to do ridiculous things it
should not do!
â–ª Should your program be able to write to constant values?
â–ª Should your program be able to execute instructions in the

segment?

â€¢ Virtual memory generally also has ways to arbitrate access.
17

Amending to add access control
â€¢ The MMU can also arbitrate access
to the segments by adding access
control to the segment table.
â€¢ Here, a in the table denotes the
action is allowed.
â–ª
â–ª

Writes allowed.
Can be executed.

Address Space

Segment Table
I

Physical
Base

Size

W

X

MMU

CPU

Dynamic RAM (DRAM)

18

Writing to the Code Segment? NO!!
â€¢ When the MMU
decides if an action is
allowed, it looks at the
access control bits in
the table.
MMU

Memory store

Segment Table
I

Physical
Base

Size

W

X

Address Space

CPU

Dynamic RAM (DRAM)

19

Executing the Data Segment? ABSOLUTELY NOT!!
â€¢ This feature can be
used to effectively
prevent many buffer
overflow attacks.
â€¢ Here, you canâ€™t
execute application
data.

MMU
Instruction Fetch

Segment Table
I

Physical
Base

Size

W

X

Address Space

CPU

Dynamic RAM (DRAM)

20

A Problem Remains: Fragmentation
â€¢ In a purely segmented system, you can map
regions of physical memory.

???

â€¢ However, the segments of virtual memory
are continuous in physical memory and
cannot overlap other physical regions on the
system.

â€¢ We may run out of room as we run more
processesâ€¦
â€¢ â€¦ and as processes finish, they may leave
awkward gaps in memory. (external
fragmentation)
21

Paging
This wonâ€™t give you paper cuts... I donâ€™t think.

22

Making thingsâ€¦ smaller.
â€¢ So, segmentation helped us isolate
processes by allowing a virtual address
space where large spans of memory
were mapped continuously to a
physical address range.
â€¢ Since segments are large, managing
that space is difficult.
â€¢ So why donâ€™t we make the segmentsâ€¦
small? And use more of them?

â€¢ Welcome to the wonderful world of
pages!

Processâ€™s Virtual
Address Space

23

Paging Mr. Hermanâ€¦ Mr. P. W. Hermanâ€¦
â€¢ Each segment is itself divided into
smaller pieces called a page.
â€¢ This allows us to even interleave the
different pages that make up a section
of memory.
â€¢ Because of this interleaving and that
every page is the same exact size,
removing a page leaves room for
exactly one pageâ€¦ no fragmentation.
â–ª At the cost of over-allocating, if we need
less space than a single page.

Allocating this:

Removing this
page left room big
enough forâ€¦ a new
page!

Processâ€™s Virtual
Address Space

24

Page Tables
â€¢ There are many strategies for
maintaining the metadata that maps
virtual addresses to physical
addresses.

CPU

Virtual Address
Page Index

Page Offset

â€¢ The first we will look at is the simple
page table.
â€¢ In this strategy, we will maintain a
data structure that maps virtual
addresses to physical addresses.

Physical Address
Page Index

Page Offset

25

Address Fields
Virtual Address

â€¢ First, you need to set a static
page size.

Page Index

Page Offset

â–ª Every page is the same size.
Process Page Table

â€¢ Part of the virtual address is the
offset, which is retained when
the MMU translates the physical
address.

Valid

Write

Execute

Page Address

Index

â–ª This is determined by the page size.
Physical Address

â€¢ The remainder is used to
determine the entry in the table.

Page Index

Page Offset

26

Itâ€™s not your faultâ€¦
Virtual Address

â€¢ If there is no entry for the given
page or the entry isnâ€™t validâ€¦

Page Index

Page Offset

â–ª Or if an operation is not allowed.
Process Page Table
Valid

â€¢ This signals a page fault.

Execute

Page Address

Index

â–ª Similar to a segmentation fault.
â–ª In fact, many OSes retain that term
to this day, even when it is a page
fault, technically.

â€¢ This is a generic error that is
triggered by the MMU on such
invalid accesses.

Write

DRAM
CPU

Virtual Address

X MMU

27

Process Isolation
â€¢ To give each
process its own
virtual address
space, each process
gets its own page
table.

Page Table
Address
Process Page Table
Valid

Write

Execute

Page Address

Index

â€¢ The CPU keeps
track of which page
table is active.
DRAM
CPU

Virtual Address

MMU

Physical Address

28

Context Switching: Getting to the root of it.
â€¢ When an Operating
System goes from one
process to another, it
performs a context
switch.
1. Store registers
(including stack
pointer and program
counter) to memory.
2. Determine next
process to run.
3. Load those registers
from memory.
Switch address
space.
4. Jump to old program
counter. Go!

Process A

Process B

Process C

stack

stack

stack

.bss
.data
.text

.bss
.data
.text

.bss
.data
.text

CPU State A:
Registers
,

CPU State B:
Registers
,

CPU State C:
Registers
,

Page Table
Address A

Page Table
Address B

Page Table
Address C

DRAM
CPU

Virtual Address

MMU

Physical Address

29

Addressing the granularity issue
â€¢ The table size has to do with how big
you make each page.
â–ª The bigger the page, the less entries youâ€™ll
need for your process.
â–ª However, the more internal
fragmentation if you do not need some of
that space!

â€¢ For a page size of ğ¾
â–ª Page offset will have log 2 ğ¾ bits.
â–ª Page index will be the remaining bits.

â€¢ For 32-bit address spaces:
â–ª Assuming table entries are also 32-bits.

Virtual Address
Page Index

Page Offset

ğ¾ = 216 ğ¾ğ‘–ğµ = 64ğ¾ğ‘–ğµ
Mapping 2MiB takes 32 pages.
Page table size: 216 âˆ— 4ğµ = 256ğ¾ğ‘–ğµ
Page Index

Page Offset

ğ¾ = 212 ğ¾ğ‘–ğµ = 4ğ¾ğ‘–ğµ
Mapping 2MiB takes 512 pages.
Page table size: 220 âˆ— 4ğµ = 4ğ‘€ğ‘–ğµ
Page Index

Page Offset

ğ¾ = 28 ğµ = 256ğµ
Mapping 2MiB takes 8192 pages.
Page table size: 224 âˆ— 4ğµ = 64ğ‘€ğ‘–ğµ 30

Inverted Page Tables
â€¢ There are many strategies for
maintaining the metadata that maps
virtual addresses to physical
addresses.

CPU

Virtual Address
Page Index

Page Offset

â€¢ Now we will look at the inverted page
table.
â€¢ In this strategy, we switch things
around: we have just one table for the
whole system and an entry for every
possible physical page.

Physical Address
Page Index

Page Offset

31

Address Fields
Virtual Address

â€¢ In this case, you have a single
table for the entire system.
â€¢ When translating, you scan
the table to find an entry that
contains the page index.

Page Tag

Page Offset

Inverted Page Table
Page Tag

Valid

Write

Execute

Index

â–ª This may be intensive!

â€¢ When you do, and it is valid,
make a note of the index of
the entry. That is the physical
page index.

Physical Address
Page Index

Page Offset

32

Process Isolation
â€¢ Many processes exist, and
each may use the same
virtual address.
â–ª And expect a different physical
page!

Virtual Address
Page Tag

Process ID

Page Offset

Inverted Page Table
Page Tag

Process ID

Valid

Write

Execute

Index

â€¢ Since there is only one table
on the entire system, we
have to disambiguate.

â€¢ Therefore, we also tag by the
process identifier.

Physical Address
Page Index

Page Offset

33

Whatâ€™s the size??
â€¢ One nice feature of an inverted
page table is the size is bound.

Inverted Page Table
Page Tag

Process ID

Valid

Write

Execute

â€¢ Since an inverted page table has
an entry for every possible
physical pageâ€¦
â–ª You can simply allocate the table
of a fixed size big enough to
represent all of physical memory.

â€¢ The size of the table is the
product of the entry size and
the number of physical pages.

If the page size (K) is 4KiB and our
system has 16GiB of RAM, how big
is the inverted page table?
234
16ğºğ‘–ğµ / 4ğ¾ğ‘–ğµ = 12 = 222 ğ‘ğ‘ğ‘”ğ‘’ğ‘ 
2
222 ğ‘ğ‘ğ‘”ğ‘’ğ‘  âˆ— 32 ğ‘ğ‘–ğ‘¡ğ‘  = 222 ğ‘ğ‘ğ‘”ğ‘’ğ‘  âˆ— 4ğµ
224 ğµ = 24 220 ğµ = 16ğ‘€ğ‘–ğµ

34

Trade-offs. Trade-offs everywhere!
â€¢ What is best? â€¦ Who even knows.
â€¢ Inverted page tables are very space efficient since entries are ordered
by physical page.
â–ª However, translations mean scanning the table for entriesâ€¦ a time-consuming
task. ğ‘‚(ğ‘›) (Can implement with a hashing function, see your OS course.)
â–ª Normal page tables are a constant time lookup, ğ‘‚ 1

â€¢ Since they are indexed by virtual address, normal page tables require
ordered virtual memory to be space efficient.
â–ª Gaps in virtual memory mean lots of page table entries going unused.
â–ª Perhaps we can solve this problemâ€¦
35

Multi-level Page Tables (Not a pyramid scheme)
â€¢ Perhaps we can allow
gaps in virtual memory
if we use MORE
INDIRECTION!

32-bit Virtual Address (
Page Table
Root Address

Second Index

First Index

)
Page Offset

2nd Level Page Table

â€¢ The use of multiple
levels of indirection
gives a lot of flexibility
in defining the virtual
address space.
â€¢ Each page table is the
size of a page. (
)

1st Level Page Table

DRAM

36

Indirection times two
â€¢ We split up the virtual
address into further
index fields.

32-bit Virtual Address (
Page Table
Root Address

Second Index

First Index

)
Page Offset

2nd Level Page Table
Index

â€¢ The top-level index
yields the real
physical address of
the page containing
the next page table.

Write

Execute

1st Level Page Table (Real
Index

â€¢ This table is used to
determine the referred
physical page.

Valid

Valid

Write

Execute

Page Table Address

)
Page Address

DRAM

37

Home, home on the [memory] range
â€¢ Each entry in the toplevel page table
represents an entire
range of memory.

32-bit Virtual Address (
Page Table
Root Address

â€¢ Here, the 2nd level index
is
. This represents all
virtual memory addresses
with the most significant
binary digits:

First Index

Page Offset

2nd Level Page Table
Index

Valid

Write

Execute

Page Table Address

1st Level Page Table (Real
Index

Maps 4KiB virtual page starting at 0x00400000
Maps 4KiB virtual page starting at 0x00401000
...
Maps 4KiB virtual page starting at 0x007ff000

Second Index

)

Valid

Write

Execute

)
Page Address

38

Itâ€™s a sparse world, after all
â€¢ By marking entries
invalid in the top-level
page table, this
invalidates the entire
memory range.
â€¢ Attempting to access
such a virtual address
would immediately page
fault.

32-bit Virtual Address (
Page Table
Root Address

Second Index

First Index

)
Page Offset

2nd Level Page Table
Index

Valid

Write

Execute

Page Table Address

No 1st level table.

Therefore: all virtual addresses between
and
are not mapped (and are not referenceable.)

39

A got a sparsity jacket, but it was just the sleeves.
32-bit Virtual Address

â€¢ Given a 32-bit virtual address.

Second Index

â–ª And multi-level paging with two
levels, each index 10 bits.

â€¢ What is the page size?
â–ª 32 âˆ’ 10 âˆ’ 10 = 12 ğ‘ğ‘–ğ‘¡ğ‘  for offset
â–ª 212 ğµ = 4ğ¾ğ‘–ğµ (4 Kibibytes)

First Index

Page Offset

2nd Level Page Table
Index

Valid

Write

Execute

Page Table Address

â€¢ Given the root page table here,
and assuming unknown entries
are invalid, what virtual address
ranges are potentially used?
â–ª Letâ€™s find outâ€¦
40

Continuing: Filling in the blanks
â€¢ Given the root page table here, and
assuming unknown entries are invalid, what
virtual address ranges are potentially used?

Second Index

First Index

Page Offset

2nd Level Page Table

to

Maps virtual pages from

32-bit Virtual Address

Index

Valid

Write

Execute

Page Table Address

to
to

Maps virtual pages from

to
to

Maps virtual pages from

to

41

Best of both worlds.
â€¢ With multi-level page tables, we can
represent large ranges of memory
with gaps, much like segments!

32-bit Virtual Address
Second Index

â–ª All the while, we can satisfy each
individual page in this â€œsegmentâ€ by
interleaving them throughout physical
ram. (flexibility, no external
fragmentation)

2nd Level Page Table

1st Level Page Table

â–ª x86-64 uses a 4 level page table!
to
to
to

Page Offset

Page Table
Root Address

â€¢ Modern architectures often use
multi-level page tables.
Maps virtual pages from
Maps virtual pages from
Maps virtual pages from

First Index

Segments?
(kinda)

DRAM

42

Summary
So, we have many complex processes running at the same time.
â€¢ How to present a consistent address space?
â–ª Indirection using segments or page tables.
â–ª We translate virtual addresses to physical addresses.

â€¢ How to prevent other processes from interfering?
â–ª We can mark segments or individual pages with access controls. (Read-only,
non-execute, etc.)

â€¢ How to prevent address space fragmentation?
â–ª We give each process its own address space.
â–ª When we context switch, we switch address spaces.
43

