<!-- â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ -->
<!-- ğŸ”± SHREYAS SINGH - ASIC x RISC-V x AI ROBOTICS ğŸ”± -->
<!-- â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ -->

<h1 align="center">âš™ï¸ Shreyas Singh</h1>
<h3 align="center">RISC-V | ASIC Design | AI Robotics | Embedded Systems</h3>

<p align="center">
  <img src="https://media.giphy.com/media/coxQHKASG60HrHtvkt/giphy.gif" width="350" />
</p>

---

### ğŸ§  About Me
```ascii
       .___        __                  ________                
    __| _/____   |__| ____   ____    /  _____/  ____   ____   
   / __ |/  _ \  |  |/    \_/ __ \  /   \  ___ /  _ \ /    \  
  / /_/ (  <_> ) |  |   |  \  ___/  \    \_\  (  <_> )   |  \ 
  \____ |\____/  |__|___|  /\___  >  \______  /\____/|___|  / 
       \/                 \/     \/          \/            \/  
Hey there ğŸ‘‹ Iâ€™m Shreyas, an ECE engineer passionate about blending hardware design, AI, and embedded systems to build the brains behind the bots.
Currently exploring:

ğŸ§© RISC-V architectures for low-power SoC design

âš¡ ASIC design flows (RTL âœ Layout âœ Tape-out simulation)

ğŸ¤– AI-based robotics and self-stabilizing drones

âš™ï¸ Tech Stack
Domain	Tools / Skills
ğŸ’» Languages	C / C++ / Python / Verilog / MATLAB
ğŸ§  AI & Simulation	TensorFlow / Simulink / OpenCV
âš™ï¸ VLSI Design	Cadence Virtuoso / Synopsys ICC2 / Tanner L-Edit
ğŸ”© Hardware	Arduino Nano / ESP32 / MPU6050 / NRF24L01
ğŸ§¬ Processor Design	RISC-V ISA / Pipeline Simulation / RTL-to-GDSII Flow

ğŸš€ Projects & Experiments
ğŸ›¸ Self-Stabilizing Drone Controller â€” MPU6050 + PID-based flight logic

ğŸ§® 8-bit ALU & Multiplier (RTL Synthesis) â€” Built using Synopsys Design Compiler

ğŸ’¾ SRAM & FinFET Simulations â€” Post-layout analysis with Silvaco

ğŸ¤– AI-Driven Object Tracker â€” Vision-based robotic arm control

âš¡ Tiny RISC-V Core â€” My journey into open hardware â¤ï¸

ğŸ“Š GitHub Stats
<p align="center"> <img src="https://github-readme-stats.vercel.app/api?username=ShreyasSingh&show_icons=true&theme=tokyonight" alt="GitHub Stats" /> <br> <img src="https://github-readme-streak-stats.herokuapp.com/?user=ShreyasSingh&theme=tokyonight" alt="GitHub Streak" /> <br> <img src="https://github-readme-activity-graph.vercel.app/graph?username=ShreyasSingh&theme=tokyo-night" alt="GitHub Activity Graph" /> </p>
ğŸ Contribution Snake
<p align="center"> <img src="https://raw.githubusercontent.com/ShreyasSingh/ShreyasSingh/output/github-contribution-grid-snake.svg" alt="Snake animation" /> </p>
ğŸ§ Now Playing on Spotify
<p align="center"> <img src="https://spotify-github-profile.vercel.app/api/view?uid=YOUR_SPOTIFY_ID&cover_image=true&theme=novatorem&show_offline=false&background_color=121212&interchange=true" alt="Spotify Now Playing" /> </p>
ğŸ§© Fun Zone
â€œBetween circuits and code lies consciousness.â€

ascii
Copy code
         .-.
        |_:_|
       /(_Y_)\
 .     ( \/M\/ )
  '.    '-| |-'    
    ':_   | |   _:
      '""' '"'""
ğŸ’¬ Random Fact: I once debugged an FPGA design at 3 AM with lo-fi beats on loop.
ğŸ¯ Goal: To design a neural-enabled RISC-V SoC for intelligent edge robotics.
ğŸ¤– Mood: "Make silicon think."

ğŸ”— Connect with Me
<p align="center"> <a href="https://www.linkedin.com/in/YOUR-LINKEDIN-ID/"> <img src="https://img.shields.io/badge/LinkedIn-blue?logo=linkedin&logoColor=white" /> </a> <a href="mailto:yourmail@example.com"> <img src="https://img.shields.io/badge/Email-red?logo=gmail&logoColor=white" /> </a> <a href="https://github.com/ShreyasSingh"> <img src="https://img.shields.io/badge/GitHub-black?logo=github&logoColor=white" /> </a> </p>
<p align="center"> âš¡ *"From atoms to algorithms â€” I make both work together."* âš¡ </p> ```
