
---------- Begin Simulation Statistics ----------
final_tick                                24530587000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  92716                       # Simulator instruction rate (inst/s)
host_mem_usage                                 842684                       # Number of bytes of host memory used
host_op_rate                                   179942                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   107.86                       # Real time elapsed on the host
host_tick_rate                              227437294                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      19407891                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.024531                       # Number of seconds simulated
sim_ticks                                 24530587000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              5033623                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              97861                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            778595                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           5445438                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            1022092                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         5033623                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          4011531                       # Number of indirect misses.
system.cpu.branchPred.lookups                 5445438                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  295673                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       616687                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  13400605                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8267349                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            779202                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2275147                       # Number of branches committed
system.cpu.commit.bw_lim_events                794993                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            4934                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts        16414529                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10000000                       # Number of instructions committed
system.cpu.commit.committedOps               19407891                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     18695942                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.038080                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.049582                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     12949708     69.26%     69.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1679928      8.99%     78.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       923180      4.94%     83.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1121827      6.00%     89.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       534865      2.86%     92.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       300670      1.61%     93.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       222029      1.19%     94.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       168742      0.90%     95.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       794993      4.25%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     18695942                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     260762                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               133559                       # Number of function calls committed.
system.cpu.commit.int_insts                  19223189                       # Number of committed integer instructions.
system.cpu.commit.loads                       2361633                       # Number of loads committed
system.cpu.commit.membars                        3000                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        51946      0.27%      0.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         15346799     79.08%     79.34% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           13272      0.07%     79.41% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            51002      0.26%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           8655      0.04%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            528      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              60      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           13906      0.07%     79.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           27024      0.14%     79.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          87580      0.45%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            29      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            6      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt           20      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            2      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            6      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2342605     12.07%     92.45% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1361823      7.02%     99.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19028      0.10%     99.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        83600      0.43%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          19407891                       # Class of committed instruction
system.cpu.commit.refs                        3807056                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      19407891                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.453059                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.453059                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data      3379894                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3379894                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 63870.454782                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63870.454782                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 62461.787089                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62461.787089                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data      3312543                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3312543                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4301739000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4301739000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.019927                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019927                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data        67351                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         67351                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        33318                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        33318                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2125762000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2125762000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010069                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010069                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        34033                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        34033                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data      1445457                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1445457                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77725.152976                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77725.152976                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76026.320595                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76026.320595                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1429801                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1429801                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1216864995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1216864995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010831                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010831                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data        15656                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        15656                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          269                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          269                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1169816995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1169816995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010645                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010645                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15387                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15387                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.089770                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    66.750000                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs               479                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        17287                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          534                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data      4825351                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4825351                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66483.597709                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66483.597709                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66685.127378                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66685.127378                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data      4742344                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4742344                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data   5518603995                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5518603995                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017202                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017202                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data        83007                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          83007                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data        33587                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        33587                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3295578995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3295578995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010242                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010242                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data        49420                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        49420                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data      4825351                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4825351                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66483.597709                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66483.597709                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66685.127378                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66685.127378                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data      4742344                       # number of overall hits
system.cpu.dcache.overall_hits::total         4742344                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data   5518603995                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5518603995                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017202                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017202                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data        83007                       # number of overall misses
system.cpu.dcache.overall_misses::total         83007                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data        33587                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        33587                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3295578995                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3295578995                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010242                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010242                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data        49420                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        49420                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  24530587000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                  48180                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          194                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          521                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          300                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             97.387956                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses          9699906                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1020.623869                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996703                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996703                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  24530587000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs             49204                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses           9699906                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1020.623869                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4791877                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            225000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks        31833                       # number of writebacks
system.cpu.dcache.writebacks::total             31833                       # number of writebacks
system.cpu.decode.BlockedCycles               3203640                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               42487233                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 11264900                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   5669458                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 781860                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                437676                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     3627742                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         99898                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  24530587000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                     1906999                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                         13837                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  24530587000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  24530587000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                     5445438                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   3094919                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       8336478                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                460155                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles         1666                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       22980555                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  998                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles          130                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles          5415                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                 1563720                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.221986                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           12230987                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1317765                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.936812                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           21357534                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.121472                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.343071                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 14577070     68.25%     68.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   318593      1.49%     69.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   282310      1.32%     71.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   327492      1.53%     72.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   305079      1.43%     74.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   347962      1.63%     75.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   366604      1.72%     77.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   375425      1.76%     79.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  4456999     20.87%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             21357534                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    400406                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   158629                       # number of floating regfile writes
system.cpu.icache.ReadReq_accesses::.cpu.inst      3094900                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3094900                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 29459.314251                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 29459.314251                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 28730.388406                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 28730.388406                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst      2355659                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2355659                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  21777532926                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  21777532926                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.238858                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.238858                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst       739241                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        739241                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        81094                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        81094                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  18908818938                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  18908818938                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.212655                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.212655                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       658147                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       658147                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs    11.190652                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs              1626                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs        18196                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst      3094900                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3094900                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 29459.314251                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 29459.314251                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 28730.388406                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 28730.388406                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst      2355659                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2355659                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst  21777532926                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  21777532926                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.238858                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.238858                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst       739241                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         739241                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst        81094                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        81094                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  18908818938                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  18908818938                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.212655                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.212655                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst       658147                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       658147                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst      3094900                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3094900                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 29459.314251                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 29459.314251                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 28730.388406                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 28730.388406                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst      2355659                       # number of overall hits
system.cpu.icache.overall_hits::total         2355659                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst  21777532926                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  21777532926                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.238858                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.238858                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst       739241                       # number of overall misses
system.cpu.icache.overall_misses::total        739241                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst        81094                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        81094                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  18908818938                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  18908818938                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.212655                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.212655                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst       658147                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       658147                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  24530587000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                 657775                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0          126                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           77                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs              4.579235                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses          6847946                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.798172                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999212                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999212                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  24530587000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs            658146                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses           6847946                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.798172                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3013805                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks       657775                       # number of writebacks
system.cpu.icache.writebacks::total            657775                       # number of writebacks
system.cpu.idleCycles                         3173054                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1004899                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  3076755                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.180493                       # Inst execution rate
system.cpu.iew.exec_refs                      5531743                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1906103                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 2051447                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4686041                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              21191                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             42445                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2559159                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            35821258                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3625640                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1475553                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              28958176                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3916                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                263114                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 781860                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                268982                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           431                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           149219                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses         4439                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         3839                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         5944                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      2324407                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores      1113736                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           3839                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       830351                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         174548                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  31072607                       # num instructions consuming a value
system.cpu.iew.wb_count                      28284687                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.652264                       # average fanout of values written-back
system.cpu.iew.wb_producers                  20267530                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.153037                       # insts written-back per cycle
system.cpu.iew.wb_sent                       28601712                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 38770584                       # number of integer regfile reads
system.cpu.int_regfile_writes                23214935                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  24530587000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               0.407654                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.407654                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            277706      0.91%      0.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              23972545     78.77%     79.68% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                17303      0.06%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 54673      0.18%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                8939      0.03%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 696      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   86      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                16508      0.05%     80.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                30090      0.10%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               91017      0.30%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 71      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              21      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             465      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               6      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult            722      0.00%     80.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.41% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3881076     12.75%     93.16% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1959672      6.44%     99.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           27762      0.09%     99.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          94371      0.31%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               30433729                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  296101                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              588035                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       283559                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             354152                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      540256                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.017752                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  505931     93.65%     93.65% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     93.65% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     93.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     93.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     93.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     93.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     93.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     93.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     93.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     93.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     93.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      2      0.00%     93.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     93.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    434      0.08%     93.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     93.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     16      0.00%     93.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     6      0.00%     93.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     93.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     93.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   13      0.00%     93.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     93.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     93.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     93.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     93.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     93.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     93.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     93.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     93.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     93.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     93.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     93.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     93.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     93.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     93.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     93.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     93.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     93.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     93.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     93.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     93.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     93.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     93.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     93.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     93.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     93.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     93.73% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  20650      3.82%     97.56% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  8927      1.65%     99.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               250      0.05%     99.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             4027      0.75%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               30400178                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           82353109                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     28001128                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          51883927                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   35758103                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  30433729                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               63155                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        16413360                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            175896                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          58221                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     22820248                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      21357534                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.424965                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.224646                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            13147865     61.56%     61.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1622030      7.59%     69.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1366022      6.40%     75.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1105770      5.18%     80.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1038625      4.86%     85.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1073457      5.03%     90.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1088239      5.10%     95.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              613082      2.87%     98.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              302444      1.42%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        21357534                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.240644                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  24530587000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                     3095944                       # TLB accesses on write requests
system.cpu.itb.wrMisses                         32719                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  24530587000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  24530587000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads            219104                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           194559                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4686041                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2559159                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                12818150                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    297                       # number of misc regfile writes
system.cpu.numCycles                         24530588                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON     24530587000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                 2526977                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              22242704                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents                8                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                 123892                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 11571584                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  12692                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                 15220                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              97878121                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               40335196                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            44733282                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   5747846                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 542910                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 781860                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                720599                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 22490566                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            440342                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         58126696                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           8668                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                597                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    626334                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            565                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     53723369                       # The number of ROB reads
system.cpu.rob.rob_writes                    74355384                       # The number of ROB writes
system.cpu.timesIdled                          262867                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   137                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks         3074                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          3074                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 67654.178275                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 67654.178275                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    211757578                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    211757578                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         3130                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           3130                       # number of HardPFReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst       657920                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         657920                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 110520.782168                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 110520.782168                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 90520.891625                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 90520.891625                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         625753                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             625753                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst   3555122000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3555122000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.048892                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.048892                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst        32167                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            32167                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   2911695000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2911695000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.048890                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.048890                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        32166                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        32166                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data         15172                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             15172                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 108510.045010                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108510.045010                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 88510.045010                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88510.045010                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data              6063                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6063                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data    988418000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     988418000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.600382                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.600382                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data            9109                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9109                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    806238000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    806238000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.600382                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.600382                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data         9109                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9109                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data        34032                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         34032                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 124861.408271                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 124861.408271                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 104886.919023                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 104886.919023                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         21506                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             21506                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data   1564014000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1564014000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.368065                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.368065                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data        12526                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           12526                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1313394000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1313394000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.367948                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.367948                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        12522                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        12522                       # number of ReadSharedReq MSHR misses
system.l2.UpgradeReq_accesses::.cpu.data          216                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              216                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency::.cpu.data   816.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   816.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data 29833.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 29833.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data              156                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  156                       # number of UpgradeReq hits
system.l2.UpgradeReq_miss_latency::.cpu.data        49000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        49000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate::.cpu.data     0.277778                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.277778                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses::.cpu.data             60                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 60                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data      1790000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1790000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.277778                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.277778                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data           60                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            60                       # number of UpgradeReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks       656392                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       656392                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       656392                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           656392                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks        31833                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        31833                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks        31833                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            31833                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst           657920                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            49204                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               707124                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 110520.782168                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 117976.981743                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 113519.088510                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 90520.891625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 97990.476631                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93524.304329                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst               625753                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                27569                       # number of demand (read+write) hits
system.l2.demand_hits::total                   653322                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst   3555122000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2552432000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6107554000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.048892                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.439700                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.076086                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst              32167                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              21635                       # number of demand (read+write) misses
system.l2.demand_misses::total                  53802                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst   2911695000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2119632000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5031327000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.048890                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.439619                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.076079                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst         32166                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         21631                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             53797                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst          657920                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           49204                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              707124                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 110520.782168                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 117976.981743                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 113519.088510                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 90520.891625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 97990.476631                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 67654.178275                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92101.895023                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst              625753                       # number of overall hits
system.l2.overall_hits::.cpu.data               27569                       # number of overall hits
system.l2.overall_hits::total                  653322                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst   3555122000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2552432000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6107554000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.048892                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.439700                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.076086                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst             32167                       # number of overall misses
system.l2.overall_misses::.cpu.data             21635                       # number of overall misses
system.l2.overall_misses::total                 53802                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst   2911695000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2119632000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    211757578                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5243084578                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.048890                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.439619                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.080505                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst        32166                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        21631                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         3130                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            56927                       # number of overall MSHR misses
system.l2.prefetcher.num_hwpf_issued             4310                       # number of hwpf issued
system.l2.prefetcher.perceptron_unit.pwrStateResidencyTicks::UNDEFINED  24530587000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                4310                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   445                       # number of prefetches not generated due to page crossing
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  24530587000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED  24530587000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                          60248                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::1           77                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           49                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           79                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          174                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1751                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1801                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          162                       # Occupied blocks per task id
system.l2.tags.avg_refs                     21.942077                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                 11359216                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks     361.034674                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      2334.126630                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1166.310271                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   200.505543                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.088143                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.569855                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.284744                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.048952                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991694                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           205                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          3891                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.050049                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.949951                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  24530587000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                     64344                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                  11359216                       # Number of tag accesses
system.l2.tags.tagsinuse                  4061.977118                       # Cycle average of tags in use
system.l2.tags.total_refs                     1411841                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.unused_prefetches                        80                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               14573                       # number of writebacks
system.l2.writebacks::total                     14573                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     343066.11                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                42005.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples     14573.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     32166.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     21457.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples      3120.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     23255.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       148.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    148.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                        37.95                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     38.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.54                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         1.45                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst     83920699                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         83920699                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst          83920699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          56435013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher      8140042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             148495753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       38020778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         83920699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         56435013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher      8140042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            186516531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       38020778                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             38020778                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        25086                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    181.871642                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   121.997456                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   210.981894                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        12858     51.26%     51.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6732     26.84%     78.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2341      9.33%     87.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1086      4.33%     91.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          609      2.43%     94.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          356      1.42%     95.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          243      0.97%     96.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          159      0.63%     97.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          702      2.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        25086                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                3631552                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 3642688                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                   11136                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  930944                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys               932672                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst      2058624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2058624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst        2058624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1384384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher       199680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3642688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       932672                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          932672                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst        32166                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        21631                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher         3120                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     39157.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     46682.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     36606.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst      2058624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1373248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher       199680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 83920698.677125006914                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 55981049.291645571589                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 8140041.654934714548                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst   1259534250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1009781775                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher    114213523                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks        14573                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  39647518.10                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks       930944                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 37950335.228423193097                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 577783281250                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds          859                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              131320                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              13741                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds          859                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst           32166                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           21631                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher         3120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               56917                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        14573                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              14573                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    64.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              3990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1005                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              766                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.004292697750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  24530587000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples          859                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      65.989523                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     55.757208                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    134.740703                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           830     96.62%     96.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           26      3.03%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.23%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-3967            1      0.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           859                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                   43497                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   10414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2288                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     407                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                     56917                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 56917                       # Read request sizes (log2)
system.mem_ctrls.readReqs                       56917                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 65.34                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                    37075                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                    174                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  283715000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   24525796000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              2383529548                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   1319598298                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples          859                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.933644                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.901316                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.055134                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              467     54.37%     54.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               16      1.86%     56.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              348     40.51%     96.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               23      2.68%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.47%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           859                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    14573                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                14573                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      14573                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                62.63                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                    9127                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy            981790230                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 91441980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      5612417790                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            480.533452                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     89450750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     647660000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   5057563250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   4851875000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1576275193                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  12307762807                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             60882240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 48598770                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1863062880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               204846600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1531068240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1356165180                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            11787767640                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          22212471557                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy               36691380                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            997409370                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 87679200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      5573335170                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            481.445084                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    108369500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     649480000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   4992150250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   4952143001                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1606398426                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  12222045823                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             66902400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 46602600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1901627040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               200298420                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1535370720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1360529820                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            11810130510                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          22165111574                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy               39238740                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       166340                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       166340                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 166340                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4575360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      4575360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4575360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  24530587000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           167870837                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          303320492                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             56977                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   56977    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               56977                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        52515                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        109423                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp              47808                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        14573                       # Transaction distribution
system.membus.trans_dist::CleanEvict            37873                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               60                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9109                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9109                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         47808                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1973841                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       147020                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2120861                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     84204416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5186368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               89390784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  24530587000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2792738000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1974499938                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             8.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         148074753                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.snoopTraffic                    947200                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           772947                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.016522                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.127808                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 760209     98.35%     98.35% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  12705      1.64%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     33      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             772947                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests         1789                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           33                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       706070                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        10902                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1413522                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          10935                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                           65607                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp            692178                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        46406                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       657775                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           62022                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             5132                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             216                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            216                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            15172                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           15172                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        658147                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        34032                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
