# compile vhdl design source files
vhdl xil_defaultlib  "project_top_module_func_synth.vhd"

# Do not sort compile order
nosort
