Running: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/components/Register_File/regFile16b2_regFile16b2_sch_tb_isim_beh.exe -prj D:/components/Register_File/regFile16b2_regFile16b2_sch_tb_beh.prj work.regFile16b2_regFile16b2_sch_tb work.glbl 
ISim O.87xd (signature 0xc3576ebc)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/components/Register_File/decode1b2.vf" into library work
Analyzing Verilog file "D:/components/Register_File/mux16b2.vf" into library work
Analyzing Verilog file "D:/components/Register_File/regFile16b2.vf" into library work
Analyzing Verilog file "D:/components/Register_File/regFiletest.v" into library work
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module GND
Compiling module FDRE
Compiling module FD16RE_MXILINX_regFile16b2
Compiling module INV
Compiling module AND4
Compiling module AND2
Compiling module decode1b2
Compiling module VCC
Compiling module AND3
Compiling module AND3B1
Compiling module OR2
Compiling module M2_1E_MXILINX_regFile16b2
Compiling module mux16b2_MUSER_regFile16b2
Compiling module regFile16b2
Compiling module regFile16b2_regFile16b2_sch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 16 Verilog Units
Built simulation executable D:/components/Register_File/regFile16b2_regFile16b2_sch_tb_isim_beh.exe
Fuse Memory Usage: 28836 KB
Fuse CPU Usage: 421 ms
