<div id="pf4a" class="pf w0 h0" data-page-no="4a"><div class="pc pc4a w0 h0"><img class="bi xf y104 w2 hf" alt="" src="bg4a.png"/><div class="t m0 xf h8 y105 ff3 fs4 fc0 sc0 ls0 ws0">5.4.<span class="_ _1f"> </span>PSEUDO-INSTRUCTIONS</div><div class="t m0 x10e h4e yb29 ff2b fs1c fc0 sc0 ls0 ws0">Register<span class="_ _37"> </span>Alias<span class="_ _a6"> </span>Description</div><div class="t m0 x110 h4e yb2a ff2b fs1c fc0 sc0 ls0 ws0">Caller-<span class="_ _5c"> </span>Callee-</div><div class="t m0 x141 h4e yb2b ff2b fs1c fc0 sc0 ls0 ws0">sa<span class="_ _1"></span>ve<span class="_ _ab"> </span>sa<span class="_ _1"></span>ve</div><div class="t m0 x10b h4e yb2c ff6e fs1c fc0 sc0 ls0 ws0">x0<span class="_ _82"> </span>zero<span class="_ _4e"> </span><span class="ff2b">Hard-wired<span class="_ _6"> </span>zero</span></div><div class="t m0 x10b h4e yb2d ff6e fs1c fc0 sc0 ls0 ws0">x1<span class="_ _67"> </span>ra<span class="_ _ac"> </span><span class="ff2b">Return<span class="_ _6"> </span>address<span class="_ _ad"> </span>x</span></div><div class="t m0 x10b h4e yb2e ff6e fs1c fc0 sc0 ls0 ws0">x2<span class="_ _67"> </span>sp<span class="_ _ae"> </span><span class="ff2b">Stac<span class="_ _1"></span>k<span class="_ _6"> </span>p<span class="_ _5"></span>oin<span class="_ _1"></span>ter<span class="_ _7a"> </span>x</span></div><div class="t m0 x10b h4e yb2f ff6e fs1c fc0 sc0 ls0 ws0">x3<span class="_ _67"> </span>gp<span class="_ _af"> </span><span class="ff2b">Global<span class="_ _6"> </span>p<span class="_ _5"></span>oin<span class="_ _1"></span>ter</span></div><div class="t m0 x10b h4e yb30 ff6e fs1c fc0 sc0 ls0 ws0">x4<span class="_ _67"> </span>tp<span class="_ _ac"> </span><span class="ff2b">Thread<span class="_ _6"> </span>p<span class="_ _5"></span>ointer</span></div><div class="t m0 x76 h4e yb31 ff6e fs1c fc0 sc0 ls0 ws0">x5-x7<span class="_ _b0"> </span>t0-t2<span class="_ _52"> </span><span class="ff2b">T<span class="_ _9"></span>emp<span class="_ _5"></span>oraries<span class="_ _6"> </span>0<span class="_ _6"> </span>to<span class="_ _6"> </span>2<span class="_ _48"> </span>x</span></div><div class="t m0 x10b h4e yb32 ff6e fs1c fc0 sc0 ls0 ws0">x8<span class="_ _7f"> </span>s0/fp<span class="_ _b1"> </span><span class="ff2b">Sa<span class="_ _1"></span>ved<span class="_ _38"> </span>register<span class="_ _6"> </span>0<span class="_ _6"> </span>/<span class="_ _6"> </span>F<span class="_ _9"></span>rame<span class="_ _6"> </span>p<span class="_ _5"></span>ointer<span class="_ _b2"> </span>x</span></div><div class="t m0 x10b h4e yb33 ff6e fs1c fc0 sc0 ls0 ws0">x9<span class="_ _67"> </span>s1<span class="_ _b3"> </span><span class="ff2b">Sa<span class="_ _1"></span>ved<span class="_ _38"> </span>register<span class="_ _6"> </span>1<span class="_ _b4"> </span>x</span></div><div class="t m0 xce h4e yb34 ff6e fs1c fc0 sc0 ls0 ws0">x10-17<span class="_ _b5"> </span>a0-a7<span class="_ _a7"> </span><span class="ff2b">F<span class="_ _9"></span>unction<span class="_ _6"> </span>arguments<span class="_ _38"> </span>0<span class="_ _6"> </span>to<span class="_ _6"> </span>7<span class="_ _54"> </span>x</span></div><div class="t m0 xce h4e yb35 ff6e fs1c fc0 sc0 ls0 ws0">x18-27<span class="_ _b1"> </span>s2-s11<span class="_ _42"> </span><span class="ff2b">Sav<span class="_ _27"></span>ed<span class="_ _6"> </span>registers<span class="_ _6"> </span>2<span class="_ _6"> </span>to<span class="_ _6"> </span>11<span class="_ _b6"> </span>x</span></div><div class="t m0 xce h4e yb36 ff6e fs1c fc0 sc0 ls0 ws0">x28-31<span class="_ _b5"> </span>t3-t6<span class="_ _52"> </span><span class="ff2b">T<span class="_ _9"></span>emp<span class="_ _5"></span>oraries<span class="_ _6"> </span>3<span class="_ _6"> </span>to<span class="_ _6"> </span>6<span class="_ _48"> </span>x</span></div><div class="t m0 x19 h4e yb37 ff6e fs1c fc0 sc0 ls0 ws0">pc<span class="_ _58"> </span>pc<span class="_ _49"> </span><span class="ff2b">Program<span class="_ _6"> </span>counter</span></div><div class="t m0 x95 h8 y4de ff3 fs4 fc0 sc0 ls0 ws0">T<span class="_ _9"></span>able<span class="_ _2"> </span>5.4:<span class="_ _34"> </span>R<span class="_ _9"></span>V32I<span class="_ _6"> </span>unprivileged<span class="_ _2"> </span>registers</div><div class="t m0 x116 h9 yb38 ff22 fs11 fc0 sc0 ls0 ws0">1<span class="_ _2a"> </span><span class="ff5 fs4">lw<span class="_ _79"> </span>a5,<span class="_ _18"> </span>0(a0)</span></div><div class="t m0 x116 h9 yb39 ff22 fs11 fc0 sc0 ls0 ws0">2<span class="_ _2a"> </span><span class="ff5 fs4">add<span class="_ _4"> </span>a6,<span class="_ _18"> </span>a5,<span class="_ _4"> </span>a5</span></div><div class="t m0 x116 h9 yb3a ff22 fs11 fc0 sc0 ls0 ws0">3<span class="_ _2a"> </span><span class="ff5 fs4">sw<span class="_ _79"> </span>a6,<span class="_ _18"> </span>0(a0)</span></div><div class="t m0 xc h8 yb3b ff3 fs4 fc0 sc0 ls0 ws0">The<span class="_ _3"> </span>Ô¨Årst<span class="_ _b"> </span>instruction,<span class="_ _b"> </span>called<span class="_ _3"> </span>load<span class="_ _b"> </span>w<span class="_ _27"></span>ord<span class="_ _b"> </span>and<span class="_ _3"> </span>indicated<span class="_ _b"> </span>by<span class="_ _3"> </span>the<span class="_ _3"> </span>mnemonic<span class="_ _b"> </span><span class="ff5">lw</span>,<span class="_ _3"> </span>is<span class="_ _b"> </span>a<span class="_ _b"> </span>load<span class="_ _3"> </span>instruction.<span class="_ _2a"> </span>It</div><div class="t m0 xf h8 yb3c ff3 fs4 fc0 sc0 ls0 ws0">retriev<span class="_ _1"></span>es<span class="_ _b"> </span>a<span class="_ _b"> </span><span class="ff5">word<span class="_ _34"> </span></span>v<span class="_ _27"></span>alue<span class="_ _b"> </span>from<span class="_ _34"> </span>memory<span class="_ _b"> </span>and<span class="_ _34"> </span>stores<span class="_ _b"> </span>it<span class="_ _34"> </span>on<span class="_ _b"> </span>register<span class="_ _34"> </span><span class="ff5">a5</span>.<span class="_ _d"> </span>The<span class="_ _b"> </span>expression<span class="_ _34"> </span><span class="ff5">0(a0)<span class="_ _b"> </span></span>indicates<span class="_ _34"> </span>the</div><div class="t m0 xf h8 yb3d ff3 fs4 fc0 sc0 ls0 ws0">address<span class="_ _3"> </span>of<span class="_ _3"> </span>the<span class="_ _3"> </span>me<span class="_ _5"></span>mory<span class="_ _3"> </span>p<span class="_ _5"></span>osition<span class="_ _3"> </span>that<span class="_ _3"> </span>stores<span class="_ _b"> </span>the<span class="_ _3"> </span>v<span class="_ _27"></span>alue<span class="_ _3"> </span>that<span class="_ _3"> </span>must<span class="_ _3"> </span>b<span class="_ _5"></span>e<span class="_ _3"> </span>loaded.<span class="_ _2a"> </span>In<span class="_ _3"> </span>this<span class="_ _3"> </span>case,<span class="_ _b"> </span>the<span class="_ _3"> </span>address<span class="_ _3"> </span>is</div><div class="t m0 xf h8 yb3e ff3 fs4 fc0 sc0 ls0 ws0">the<span class="_ _3"> </span>sum<span class="_ _3"> </span>of<span class="_ _3"> </span>the<span class="_ _b"> </span>con<span class="_ _1"></span>ten<span class="_ _1"></span>ts<span class="_ _3"> </span>of<span class="_ _3"> </span>register<span class="_ _3"> </span><span class="ff5">a0<span class="_ _b"> </span></span>and<span class="_ _3"> </span>the<span class="_ _3"> </span>constant<span class="_ _3"> </span><span class="ff5">0</span>.<span class="_ _4"> </span>In<span class="_ _b"> </span>other<span class="_ _3"> </span>w<span class="_ _1"></span>ords,<span class="_ _3"> </span>in<span class="_ _b"> </span>case<span class="_ _3"> </span>register<span class="_ _3"> </span><span class="ff5">a0<span class="_ _3"> </span></span>contains</div><div class="t m0 xf h8 yb3f ff3 fs4 fc0 sc0 ls0 ws0">the<span class="_ _6"> </span>v<span class="_ _27"></span>alue<span class="_ _2"> </span><span class="ff5">8000<span class="_ _6"> </span></span>when<span class="_ _2"> </span>this<span class="_ _2"> </span>load<span class="_ _6"> </span>instruction<span class="_ _2"> </span>is<span class="_ _2"> </span>executed,<span class="_ _6"> </span>the<span class="_ _2"> </span>hardware<span class="_ _38"> </span>will<span class="_ _2"> </span>retrieve<span class="_ _6"> </span>the<span class="_ _6"> </span>data<span class="_ _2"> </span>from<span class="_ _2"> </span>memory</div><div class="t m0 xf h8 yb40 ff3 fs4 fc0 sc0 ls0 ws0">starting<span class="_ _2"> </span>at<span class="_ _2"> </span>address<span class="_ _6"> </span><span class="ff5">8000</span>.</div><div class="t m0 xc h8 yb41 ff3 fs4 fc0 sc0 ls0 ws0">The<span class="_ _2"> </span>second<span class="_ _3"> </span>instruction,<span class="_ _3"> </span>indicated<span class="_ _3"> </span>by<span class="_ _2"> </span>the<span class="_ _2"> </span>mnemonic<span class="_ _3"> </span><span class="ff5">add</span>,<span class="_ _3"> </span>adds<span class="_ _3"> </span>tw<span class="_ _27"></span>o<span class="_ _3"> </span>v<span class="_ _27"></span>alues<span class="_ _3"> </span>and<span class="_ _2"> </span>stores<span class="_ _3"> </span>the<span class="_ _3"> </span>result<span class="_ _3"> </span>on<span class="_ _2"> </span>a</div><div class="t m0 xf h8 yb42 ff3 fs4 fc0 sc0 ls0 ws0">register.<span class="_ _24"> </span>In<span class="_ _3"> </span>this<span class="_ _2"> </span>case,<span class="_ _3"> </span>it<span class="_ _2"> </span>is<span class="_ _3"> </span>adding<span class="_ _2"> </span>the<span class="_ _3"> </span>v<span class="_ _27"></span>alues<span class="_ _2"> </span>from<span class="_ _3"> </span>registers<span class="_ _2"> </span><span class="ff5">a5<span class="_ _3"> </span></span>and<span class="_ _2"> </span><span class="ff5">a5<span class="_ _3"> </span></span>and<span class="_ _2"> </span>storing<span class="_ _3"> </span>the<span class="_ _2"> </span>result<span class="_ _3"> </span>on<span class="_ _2"> </span>register</div><div class="t m0 xf h8 yb43 ff5 fs4 fc0 sc0 ls0 ws0">a6<span class="ff3">.<span class="_ _34"> </span>Notice<span class="_ _6"> </span>that,<span class="_ _6"> </span>since<span class="_ _6"> </span>b<span class="_ _5"></span>oth source<span class="_ _6"> </span>op<span class="_ _5"></span>erands<span class="_ _6"> </span>are<span class="_ _6"> </span>the same,<span class="_ _6"> </span><span class="ff8">i.e.</span>,<span class="_ _6"> </span></span>a5<span class="ff3">,<span class="_ _6"> </span>the<span class="_ _6"> </span>result<span class="_ _6"> </span>is<span class="_ _6"> </span>equiv<span class="_ _27"></span>alen<span class="_ _1"></span>t to<span class="_ _6"> </span>multiplying</span></div><div class="t m0 xf h8 yb44 ff3 fs4 fc0 sc0 ls0 ws0">the<span class="_ _2"> </span>con<span class="_ _1"></span>ten<span class="_ _1"></span>ts<span class="_ _2"> </span>of<span class="_ _2"> </span><span class="ff5">a5<span class="_ _6"> </span></span>by<span class="_ _6"> </span>tw<span class="_ _27"></span>o.</div><div class="t m0 xc h8 yb45 ff3 fs4 fc0 sc0 ls0 ws0">Finally<span class="_ _9"></span>,<span class="_ _2"> </span>the<span class="_ _3"> </span>third<span class="_ _2"> </span>instruction,<span class="_ _3"> </span>called<span class="_ _2"> </span>store<span class="_ _3"> </span>word<span class="_ _6"> </span>and<span class="_ _3"> </span>indicated<span class="_ _2"> </span>by<span class="_ _2"> </span>the<span class="_ _2"> </span>mnemonic<span class="_ _3"> </span><span class="ff5">sw</span>,<span class="_ _2"> </span>stores<span class="_ _3"> </span>the<span class="_ _2"> </span>v<span class="_ _27"></span>alue</div><div class="t m0 xf h8 yb46 ff3 fs4 fc0 sc0 ls0 ws0">from register<span class="_ _6"> </span><span class="ff5">a6<span class="_ _38"> </span></span>into memory<span class="_ _9"></span>.<span class="_ _34"> </span>Again,<span class="_ _6"> </span>the expression<span class="_ _6"> </span><span class="ff5">0(a0)<span class="_ _38"> </span></span>indicates<span class="_ _38"> </span>the<span class="_ _6"> </span>address of<span class="_ _6"> </span>the memory<span class="_ _6"> </span>p<span class="_ _5"></span>osition</div><div class="t m0 xf h8 yb47 ff3 fs4 fc0 sc0 ls0 ws0">that<span class="_ _2"> </span>will<span class="_ _2"> </span>receiv<span class="_ _1"></span>e<span class="_ _6"> </span>the<span class="_ _3"> </span>data.</div><div class="t m0 xf he yb48 ff6 fs3 fc0 sc0 ls0 ws0">5.4<span class="_ _37"> </span>Pseudo-instructions</div><div class="t m0 xf h8 yb49 ff3 fs4 fc0 sc0 ls0 ws0">When<span class="_ _3"> </span>assembling<span class="_ _3"> </span>an<span class="_ _3"> </span>assembly<span class="_ _3"> </span>program,<span class="_ _b"> </span>the<span class="_ _3"> </span>assembler<span class="_ _3"> </span>conv<span class="_ _27"></span>erts<span class="_ _b"> </span>eac<span class="_ _1"></span>h<span class="_ _3"> </span>assembly<span class="_ _3"> </span>instruction<span class="_ _3"> </span>(enco<span class="_ _5"></span>ded<span class="_ _b"> </span>as</div><div class="t m0 xf h8 yb4a ff3 fs4 fc0 sc0 ls0 ws0">plain<span class="_ _34"> </span>text)<span class="_ _34"> </span>into<span class="_ _34"> </span>its<span class="_ _34"> </span>corresp<span class="_ _5"></span>onding<span class="_ _7"> </span>machine<span class="_ _b"> </span>instruction<span class="_ _7"> </span>(enco<span class="_ _5"></span>ded<span class="_ _34"> </span>as<span class="_ _34"> </span>binary).<span class="_ _0"> </span>F<span class="_ _9"></span>or<span class="_ _7"> </span>example,<span class="_ _7"> </span>the<span class="_ _7"> </span>assem-</div><div class="t m0 xf h8 yb4b ff3 fs4 fc0 sc0 ls0 ws0">bly<span class="_ _2"> </span>instruction<span class="_ _2"> </span>‚Äú<span class="ff5">add<span class="_ _4"> </span>x10,<span class="_ _4"> </span>x11,<span class="_ _4"> </span>x12</span>‚Äù<span class="_ _2"> </span>is<span class="_ _2"> </span>conv<span class="_ _27"></span>erted<span class="_ _2"> </span>into<span class="_ _2"> </span>its<span class="_ _2"> </span>corresp<span class="_ _5"></span>onding<span class="_ _2"> </span>machine<span class="_ _6"> </span>instruction,<span class="_ _3"> </span>which<span class="_ _6"> </span>is</div><div class="t m0 xf h8 yb4c ff3 fs4 fc0 sc0 ls0 ws0">enco<span class="_ _5"></span>ded<span class="_ _6"> </span>in<span class="_ _2"> </span>four<span class="_ _2"> </span>bytes<span class="_ _6"> </span>as<span class="_ _2"> </span>‚Äú<span class="ff5">0x00c58533</span>‚Äù.</div><div class="t m0 xc h8 yb4d ff3 fs4 fc0 sc0 ls0 ws0">A<span class="_ _3"> </span><span class="ff7">pseudo-instruction<span class="_ _3"> </span></span>is<span class="_ _b"> </span>an<span class="_ _3"> </span>assembly<span class="_ _3"> </span>instruction<span class="_ _3"> </span>that<span class="_ _3"> </span>do<span class="_ _5"></span>es<span class="_ _b"> </span>not<span class="_ _3"> </span>hav<span class="_ _27"></span>e<span class="_ _3"> </span>a<span class="_ _b"> </span>corresp<span class="_ _5"></span>onding<span class="_ _3"> </span>machine<span class="_ _2"> </span>in-</div><div class="t m0 xf h8 yb4e ff3 fs4 fc0 sc0 ls0 ws0">struction<span class="_ _6"> </span>on<span class="_ _6"> </span>the<span class="_ _6"> </span>ISA,<span class="_ _2"> </span>but<span class="_ _6"> </span>can<span class="_ _6"> </span>b<span class="_ _5"></span>e<span class="_ _6"> </span>translated<span class="_ _2"> </span>automatically<span class="_ _6"> </span>by the<span class="_ _2"> </span>assem<span class="_ _1"></span>bler<span class="_ _6"> </span>into one<span class="_ _6"> </span>or<span class="_ _2"> </span>more<span class="_ _6"> </span>alternative</div><div class="t m0 xf h8 yb4f ff3 fs4 fc0 sc0 ls0 ws0">mac<span class="_ _1"></span>hine instructions<span class="_ _a"> </span>to ac<span class="_ _27"></span>hieve<span class="_ _a"> </span>the same eÔ¨Äect.<span class="_ _b"> </span>As an<span class="_ _a"> </span>example, the no<span class="_ _a"> </span>op<span class="_ _5"></span>eration instruction, or<span class="_ _a"> </span>‚Äú<span class="ff5">nop</span>‚Äù, is</div><div class="t m0 xf h8 yb50 ff3 fs4 fc0 sc0 ls0 ws0">a<span class="_ _6"> </span>R<span class="_ _12"></span>V32I<span class="_ _6"> </span>pseudo-instruction<span class="_ _6"> </span>that<span class="_ _6"> </span>is<span class="_ _6"> </span>conv<span class="_ _27"></span>erted<span class="_ _2"> </span>b<span class="_ _1"></span>y<span class="_ _6"> </span>the<span class="_ _6"> </span>assembler into the<span class="_ _2"> </span>‚Äú<span class="ff5">addi<span class="_ _4"> </span>x0,<span class="_ _18"> </span>x0,<span class="_ _4"> </span>0</span>‚Äù<span class="_ _6"> </span>instruction</div><div class="t m0 x41 h12 yb51 ffc fs7 fc0 sc0 ls0 ws0">5</div><div class="t m0 x42 h8 yb50 ff3 fs4 fc0 sc0 ls0 ws0">.</div><div class="t m0 xf h8 yb52 ff3 fs4 fc0 sc0 ls0 ws0">Another<span class="_ _2"> </span>example<span class="_ _2"> </span>is<span class="_ _2"> </span>the<span class="_ _2"> </span>‚Äú<span class="ff5">mv</span>‚Äù<span class="_ _2"> </span>instruction,<span class="_ _2"> </span>which<span class="_ _6"> </span>copies<span class="_ _2"> </span>the<span class="_ _2"> </span>conten<span class="_ _27"></span>ts<span class="_ _2"> </span>of<span class="_ _2"> </span>one<span class="_ _2"> </span>register<span class="_ _2"> </span>into<span class="_ _6"> </span>another.<span class="_ _7"> </span>In<span class="_ _2"> </span>this</div><div class="t m0 xf h8 yb53 ff3 fs4 fc0 sc0 ls0 ws0">case,<span class="_ _6"> </span>the<span class="_ _2"> </span>pseudo-instruction<span class="_ _6"> </span>‚Äú<span class="ff5">mv<span class="_ _4"> </span>a5,<span class="_ _4"> </span>a7</span>‚Äù,<span class="_ _6"> </span>which copies<span class="_ _2"> </span>the<span class="_ _6"> </span>conten<span class="_ _27"></span>ts<span class="_ _2"> </span>of<span class="_ _6"> </span><span class="ff5">a7<span class="_ _2"> </span></span>in<span class="_ _1"></span>to<span class="_ _6"> </span><span class="ff5">a5</span>,<span class="_ _2"> </span>is<span class="_ _6"> </span>conv<span class="_ _27"></span>erted<span class="_ _6"> </span>into<span class="_ _6"> </span>the</div><div class="t m0 xf h8 yb54 ff3 fs4 fc0 sc0 ls0 ws0">instruction<span class="_ _2"> </span>‚Äú<span class="ff5">addi<span class="_ _18"> </span>a5,<span class="_ _4"> </span>a7,<span class="_ _4"> </span>0</span>‚Äù,<span class="_ _2"> </span>which<span class="_ _6"> </span>adds<span class="_ _2"> </span>zero<span class="_ _2"> </span>to<span class="_ _2"> </span>the<span class="_ _2"> </span>v<span class="_ _27"></span>alue<span class="_ _2"> </span>in<span class="_ _2"> </span><span class="ff5">a7<span class="_ _2"> </span></span>and<span class="_ _2"> </span>stores<span class="_ _2"> </span>the<span class="_ _2"> </span>result<span class="_ _2"> </span>on<span class="_ _2"> </span>register<span class="_ _2"> </span><span class="ff5">a5</span>.</div><div class="t m0 xc h8 yb55 ff3 fs4 fc0 sc0 ls0 ws0">It is<span class="_ _38"> </span>worth noting that<span class="_ _6"> </span>the disassembler may not b<span class="_ _5"></span>e able<span class="_ _6"> </span>to map<span class="_ _6"> </span>the machine instruction(s) automat-</div><div class="t m0 xf h8 yb56 ff3 fs4 fc0 sc0 ls0 ws0">ically<span class="_ _2"> </span>generated<span class="_ _2"> </span>b<span class="_ _1"></span>y<span class="_ _6"> </span>the<span class="_ _2"> </span>as<span class="_ _5"></span>sem<span class="_ _27"></span>bler<span class="_ _2"> </span>back<span class="_ _6"> </span>to<span class="_ _2"> </span>the<span class="_ _2"> </span>pseudo-instruction.</div><div class="t m0 x2b h1e y13a fff fsd fc0 sc0 ls0 ws0">5</div><div class="t m0 xc h1f y103 ff10 fse fc0 sc0 ls0 ws0">This<span class="_ _38"> </span>instruction<span class="_ _38"> </span>adds<span class="_ _38"> </span>zero<span class="_ _38"> </span>to<span class="_ _38"> </span>zero<span class="_ _38"> </span>and<span class="_ _38"> </span>discards<span class="_ _38"> </span>the<span class="_ _38"> </span>results<span class="_ _38"> </span>by<span class="_ _8b"> </span>storing<span class="_ _38"> </span>it<span class="_ _38"> </span>on<span class="_ _38"> </span>register<span class="_ _38"> </span>x0,<span class="_ _38"> </span>which<span class="_ _38"> </span>is<span class="_ _38"> </span>hard-wired<span class="_ _38"> </span>to<span class="_ _38"> </span>zero.</div><div class="t m0 x2c h8 y33 ff3 fs4 fc0 sc0 ls0 ws0">Prin<span class="_ _1"></span>ted<span class="_ _2"> </span>v<span class="_ _1"></span>ersion<span class="_ _2"> </span>a<span class="_ _1"></span>v<span class="_ _27"></span>ailable<span class="_ _2"> </span>for<span class="_ _6"> </span>purchase<span class="_ _6"> </span>at<span class="_ _2"> </span>Amazon.com</div><div class="t m0 x2d h8 y13b ff3 fs4 fc0 sc0 ls0 ws0">F<span class="_ _9"></span>ree<span class="_ _2"> </span>online<span class="_ _6"> </span>version<span class="_ _6"> </span>at<span class="_ _2"> </span><span class="ff5">http://riscv-<span class="_ _22"></span>programming.org</span></div><div class="t m0 x2e h8 y13c ff3 fs4 fc0 sc0 ls0 ws0">(Generated<span class="_ _2"> </span>on<span class="_ _2"> </span>Septem<span class="_ _1"></span>b<span class="_ _5"></span>er<span class="_ _6"> </span>17,<span class="_ _2"> </span>2025)</div><div class="t m0 xb8 h8 y33 ff3 fs4 fc0 sc0 ls0 ws0">61</div><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",72,514.791,null]'><div class="d m1" style="border-style:none;position:absolute;left:289.142000px;bottom:548.719000px;width:94.894000px;height:13.948000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",72,584.529,null]'><div class="d m1" style="border-style:none;position:absolute;left:437.121000px;bottom:457.733000px;width:71.152000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",72,584.529,null]'><div class="d m1" style="border-style:none;position:absolute;left:183.125000px;bottom:409.912000px;width:70.615000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",72,134.218,null]'><div class="d m1" style="border-style:none;position:absolute;left:97.138000px;bottom:211.828000px;width:94.834000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",72,468.88,null]'><div class="d m1" style="border-style:none;position:absolute;left:143.590000px;bottom:199.873000px;width:18.597000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",72,134.218,null]'><div class="d m1" style="border-style:none;position:absolute;left:109.463000px;bottom:175.963000px;width:82.385000px;height:12.039000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf4a" data-dest-detail='[74,"XYZ",87.243,111.352,null]'><div class="d m1" style="border-style:none;position:absolute;left:515.043000px;bottom:175.963000px;width:6.461000px;height:12.039000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",72,134.218,null]'><div class="d m1" style="border-style:none;position:absolute;left:111.760000px;bottom:152.052000px;width:82.386000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",72,134.218,null]'><div class="d m1" style="border-style:none;position:absolute;left:271.530000px;bottom:116.187000px;width:82.386000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="https://a.co/d/gUfKWsD"><div class="d m1" style="border-style:none;position:absolute;left:358.258000px;bottom:69.067000px;width:58.171000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="http://riscv-programming.org"><div class="d m1" style="border-style:none;position:absolute;left:271.722000px;bottom:56.835000px;width:148.940000px;height:11.125000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
