// Seed: 992643419
module module_0 (
    id_1
);
  output wire id_1;
  wire id_2;
  ;
  logic id_3;
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd64
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output logic [7:0] id_4;
  inout wand id_3;
  input wire _id_2;
  input wire id_1;
  module_0 modCall_1 (id_3);
  parameter id_6 = 1;
  assign id_3 = ({1, id_6, id_6, 1'b0, 1} ? -1 : -1 & 1 ? id_5 : id_5);
  assign id_3 = -1;
  assign id_4[id_2] = id_2;
endmodule
