INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:55:18 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : bicg
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.689ns  (required time - arrival time)
  Source:                 lsq3/handshake_lsq_lsq3_core/ldq_head_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Destination:            lsq3/handshake_lsq_lsq3_core/stq_data_5_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.700ns  (clk rise@5.700ns - clk rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 1.563ns (32.850%)  route 3.195ns (67.150%))
  Logic Levels:           11  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.183 - 5.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1800, unset)         0.508     0.508    lsq3/handshake_lsq_lsq3_core/clk
                         FDCE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_head_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.226     0.734 r  lsq3/handshake_lsq_lsq3_core/ldq_head_q_reg[2]/Q
                         net (fo=16, unplaced)        0.442     1.176    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/TEMP_1_double_out_01_carry__0_0[2]
                         LUT4 (Prop_lut4_I1_O)        0.119     1.295 r  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/TEMP_1_double_out_01_carry_i_3__0/O
                         net (fo=1, unplaced)         0.000     1.295    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/TEMP_1_double_out_01_carry_i_3__0_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     1.541 r  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/TEMP_1_double_out_01_carry/CO[3]
                         net (fo=1, unplaced)         0.007     1.548    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/TEMP_1_double_out_01_carry_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     1.702 f  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/TEMP_1_double_out_01_carry__0/O[3]
                         net (fo=5, unplaced)         0.484     2.186    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/TEMP_1_double_out_01_carry__0_n_4
                         LUT3 (Prop_lut3_I0_O)        0.120     2.306 f  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/dataReg[29]_i_2__0/O
                         net (fo=33, unplaced)        0.449     2.755    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/dataReg[29]_i_2__0_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     2.798 r  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/stq_data_0_q[31]_i_6/O
                         net (fo=2, unplaced)         0.255     3.053    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/stq_data_0_q[31]_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.043     3.096 f  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/stq_data_0_q[31]_i_3/O
                         net (fo=23, unplaced)        0.307     3.403    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/ldq_data_valid_0_q_reg
                         LUT5 (Prop_lut5_I4_O)        0.043     3.446 r  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/TEMP_9_double_out_01_carry_i_3__1/O
                         net (fo=2, unplaced)         0.470     3.916    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_std_dispatcher/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     4.161 r  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_std_dispatcher/TEMP_9_double_out_01_carry/CO[3]
                         net (fo=1, unplaced)         0.007     4.168    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_std_dispatcher/TEMP_9_double_out_01_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.218 r  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_std_dispatcher/TEMP_9_double_out_01_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.218    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_std_dispatcher/TEMP_9_double_out_01_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     4.372 f  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_std_dispatcher/TEMP_9_double_out_01_carry__1/O[3]
                         net (fo=1, unplaced)         0.456     4.828    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/O[3]
                         LUT6 (Prop_lut6_I4_O)        0.120     4.948 r  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/stq_data_5_q[31]_i_1__0/O
                         net (fo=33, unplaced)        0.318     5.266    lsq3/handshake_lsq_lsq3_core/stq_data_wen_5
                         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/stq_data_5_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.700     5.700 r  
                                                      0.000     5.700 r  clk (IN)
                         net (fo=1800, unset)         0.483     6.183    lsq3/handshake_lsq_lsq3_core/clk
                         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/stq_data_5_q_reg[0]/C
                         clock pessimism              0.000     6.183    
                         clock uncertainty           -0.035     6.147    
                         FDRE (Setup_fdre_C_CE)      -0.192     5.955    lsq3/handshake_lsq_lsq3_core/stq_data_5_q_reg[0]
  -------------------------------------------------------------------
                         required time                          5.955    
                         arrival time                          -5.266    
  -------------------------------------------------------------------
                         slack                                  0.689    




