@W: BN132 :"c:\users\jorge castillo\documents\escom\5\arquitectura\2\practicas\expoescom - copia\lcdcontdata00.vhdl":25:4:25:5|Removing sequential instance L03.outFlagcd because it is equivalent to instance L03.ENcd. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MT531 :"c:\users\jorge castillo\documents\escom\5\arquitectura\2\practicas\expoescom - copia\decodifica00.vhdl":206:2:206:5|Found signal identified as System clock which controls 7 sequential elements including L08.out7seg0_1[6].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\jorge castillo\documents\escom\5\arquitectura\2\practicas\expoescom - copia\div00.vhdl":20:4:20:5|Found inferred clock osc00|OSC_INT_inferred_clock which controls 25 sequential elements including L00.D01.sdiv[23:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
