0.6
2019.1
May 24 2019
15:06:07
F:/Sillycon/Code/RTL/D_flip_flop/Design.v,1750879614,verilog,,F:/Sillycon/Code/RTL/FSM/traffic light controller using FSM/traffic_light_design.v,,d_ff,,,,,,,,
F:/Sillycon/Code/RTL/FSM/traffic light controller using FSM/traffic light controller using FSM.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
F:/Sillycon/Code/RTL/FSM/traffic light controller using FSM/traffic_light_design.v,1750879614,verilog,,F:/Sillycon/Code/RTL/FSM/traffic light controller using FSM/traffic_light_tb.v,,traffic_light_design,,,,,,,,
F:/Sillycon/Code/RTL/FSM/traffic light controller using FSM/traffic_light_tb.v,1750907240,verilog,,,,traffic_light_tb,,,,,,,,
