/********************************************************************************
 * Copyright (C) 2017 Broadcom.  The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 * This program is the proprietary software of Broadcom and/or its licensors,
 * and may only be used, duplicated, modified or distributed pursuant to the terms and
 * conditions of a separate, written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 * no license (express or implied), right to use, or waiver of any kind with respect to the
 * Software, and Broadcom expressly reserves all rights in and to the Software and all
 * intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 * secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 * AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 * THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 * OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 * LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 * OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 * USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 * LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 * EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 * USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 * THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 * ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 * LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 * ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Thu Jan 19 11:34:21 2017
 *                 Full Compile MD5 Checksum  47c645904fa9ca14f76b23fb8f5f99df
 *                     (minus title and desc)
 *                 MD5 Checksum               e580432778728145836903e2638e83b5
 *
 * lock_release:   r_1099
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1255
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   LOCAL
 *
 *
********************************************************************************/

BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_0_REVISION_ID                   ,0x00000000) /* [RO][32] Feeder Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_0_HW_CONFIGURATION              ,0x00000004) /* [RO][32] Hardware Configuration Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_0_FEED_STATUS                   ,0x0000009c) /* [RO][32] Feed Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_0_FEEDER_ERROR_INTERRUPT_STATUS ,0x000000c0) /* [RO][32] Feeder Error Interrupt Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_0_FEEDER_BVB_STATUS             ,0x000000c8) /* [RO][32] BVB Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_0_BVB_SAMPLE_DATA               ,0x000000d4) /* [RO][32] BVB Output Sample Data Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_0_SCB_STATUS                    ,0x000000e0) /* [RO][32] SCB Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_0_LUMA_CRC                      ,0x000001c8) /* [RO][32] Luma CRC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_0_CHROMA_CRC                    ,0x000001cc) /* [RO][32] Chroma CRC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_0_CHROMA_1_CRC                  ,0x000001d0) /* [RO][32] Chroma CRC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_0_LUMA_CRC_R                    ,0x000001d4) /* [RO][32] Luma CRC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_0_CHROMA_CRC_R                  ,0x000001d8) /* [RO][32] Chroma CRC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_0_CHROMA_1_CRC_R                ,0x000001dc) /* [RO][32] Chroma CRC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_1_REVISION_ID                   ,0x00000400) /* [RO][32] Feeder Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_1_HW_CONFIGURATION              ,0x00000404) /* [RO][32] Hardware Configuration Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_1_FEED_STATUS                   ,0x0000049c) /* [RO][32] Feed Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_1_FEEDER_ERROR_INTERRUPT_STATUS ,0x000004c0) /* [RO][32] Feeder Error Interrupt Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_1_FEEDER_BVB_STATUS             ,0x000004c8) /* [RO][32] BVB Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_1_BVB_SAMPLE_DATA               ,0x000004d4) /* [RO][32] BVB Output Sample Data Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_1_SCB_STATUS                    ,0x000004e0) /* [RO][32] SCB Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_1_LUMA_CRC                      ,0x000005c8) /* [RO][32] Luma CRC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_1_CHROMA_CRC                    ,0x000005cc) /* [RO][32] Chroma CRC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_1_CHROMA_1_CRC                  ,0x000005d0) /* [RO][32] Chroma CRC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_1_LUMA_CRC_R                    ,0x000005d4) /* [RO][32] Luma CRC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_1_CHROMA_CRC_R                  ,0x000005d8) /* [RO][32] Chroma CRC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_1_CHROMA_1_CRC_R                ,0x000005dc) /* [RO][32] Chroma CRC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_2_REVISION_ID                   ,0x00000800) /* [RO][32] Feeder Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_2_HW_CONFIGURATION              ,0x00000804) /* [RO][32] Hardware Configuration Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_2_FEED_STATUS                   ,0x0000089c) /* [RO][32] Feed Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_2_FEEDER_ERROR_INTERRUPT_STATUS ,0x000008c0) /* [RO][32] Feeder Error Interrupt Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_2_FEEDER_BVB_STATUS             ,0x000008c8) /* [RO][32] BVB Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_2_BVB_SAMPLE_DATA               ,0x000008d4) /* [RO][32] BVB Output Sample Data Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_2_SCB_STATUS                    ,0x000008e0) /* [RO][32] SCB Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_2_LUMA_CRC                      ,0x000009c8) /* [RO][32] Luma CRC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_2_CHROMA_CRC                    ,0x000009cc) /* [RO][32] Chroma CRC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_2_CHROMA_1_CRC                  ,0x000009d0) /* [RO][32] Chroma CRC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_2_LUMA_CRC_R                    ,0x000009d4) /* [RO][32] Luma CRC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_2_CHROMA_CRC_R                  ,0x000009d8) /* [RO][32] Chroma CRC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_2_CHROMA_1_CRC_R                ,0x000009dc) /* [RO][32] Chroma CRC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_3_REVISION_ID                   ,0x00000c00) /* [RO][32] Feeder Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_3_HW_CONFIGURATION              ,0x00000c04) /* [RO][32] Hardware Configuration Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_3_FEED_STATUS                   ,0x00000c9c) /* [RO][32] Feed Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_3_FEEDER_ERROR_INTERRUPT_STATUS ,0x00000cc0) /* [RO][32] Feeder Error Interrupt Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_3_FEEDER_BVB_STATUS             ,0x00000cc8) /* [RO][32] BVB Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_3_BVB_SAMPLE_DATA               ,0x00000cd4) /* [RO][32] BVB Output Sample Data Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_3_SCB_STATUS                    ,0x00000ce0) /* [RO][32] SCB Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_3_LUMA_CRC                      ,0x00000dc8) /* [RO][32] Luma CRC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_3_CHROMA_CRC                    ,0x00000dcc) /* [RO][32] Chroma CRC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_3_CHROMA_1_CRC                  ,0x00000dd0) /* [RO][32] Chroma CRC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_3_LUMA_CRC_R                    ,0x00000dd4) /* [RO][32] Luma CRC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_3_CHROMA_CRC_R                  ,0x00000dd8) /* [RO][32] Chroma CRC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_3_CHROMA_1_CRC_R                ,0x00000ddc) /* [RO][32] Chroma CRC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VFD_0_REVISION_ID                   ,0x00002000) /* [RO][32] Feeder Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_VFD_0_HW_CONFIGURATION              ,0x00002004) /* [RO][32] Hardware Configuration Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VFD_0_FEED_STATUS                   ,0x0000209c) /* [RO][32] Feed Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS ,0x000020c0) /* [RO][32] Feeder Error Interrupt Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VFD_0_FEEDER_BVB_STATUS             ,0x000020c8) /* [RO][32] BVB Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VFD_0_BVB_SAMPLE_DATA               ,0x000020d4) /* [RO][32] BVB Output Sample Data Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_VFD_0_SCB_STATUS                    ,0x000020e0) /* [RO][32] SCB Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VFD_1_REVISION_ID                   ,0x00002200) /* [RO][32] Feeder Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_VFD_1_HW_CONFIGURATION              ,0x00002204) /* [RO][32] Hardware Configuration Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VFD_1_FEED_STATUS                   ,0x0000229c) /* [RO][32] Feed Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VFD_1_FEEDER_ERROR_INTERRUPT_STATUS ,0x000022c0) /* [RO][32] Feeder Error Interrupt Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VFD_1_FEEDER_BVB_STATUS             ,0x000022c8) /* [RO][32] BVB Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VFD_1_BVB_SAMPLE_DATA               ,0x000022d4) /* [RO][32] BVB Output Sample Data Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_VFD_1_SCB_STATUS                    ,0x000022e0) /* [RO][32] SCB Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VFD_2_REVISION_ID                   ,0x00002400) /* [RO][32] Feeder Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_VFD_2_HW_CONFIGURATION              ,0x00002404) /* [RO][32] Hardware Configuration Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VFD_2_FEED_STATUS                   ,0x0000249c) /* [RO][32] Feed Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VFD_2_FEEDER_ERROR_INTERRUPT_STATUS ,0x000024c0) /* [RO][32] Feeder Error Interrupt Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VFD_2_FEEDER_BVB_STATUS             ,0x000024c8) /* [RO][32] BVB Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VFD_2_BVB_SAMPLE_DATA               ,0x000024d4) /* [RO][32] BVB Output Sample Data Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_VFD_2_SCB_STATUS                    ,0x000024e0) /* [RO][32] SCB Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VFD_3_REVISION_ID                   ,0x00002600) /* [RO][32] Feeder Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_VFD_3_HW_CONFIGURATION              ,0x00002604) /* [RO][32] Hardware Configuration Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VFD_3_FEED_STATUS                   ,0x0000269c) /* [RO][32] Feed Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VFD_3_FEEDER_ERROR_INTERRUPT_STATUS ,0x000026c0) /* [RO][32] Feeder Error Interrupt Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VFD_3_FEEDER_BVB_STATUS             ,0x000026c8) /* [RO][32] BVB Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VFD_3_BVB_SAMPLE_DATA               ,0x000026d4) /* [RO][32] BVB Output Sample Data Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_VFD_3_SCB_STATUS                    ,0x000026e0) /* [RO][32] SCB Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_revision_id                     ,0x00004000) /* [RO][32] Revision ID register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_desc_stalled_status             ,0x00004010) /* [RO][32] Descriptor 31:0 Stalled Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_eop_timeout_status              ,0x0000401c) /* [RO][32] EOP Timeout Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_hw_configuration                ,0x00004020) /* [RO][32] Hardware Configuration Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_scb_init_status                 ,0x00004024) /* [RO][32] SCB Initialing Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_timer_data                      ,0x000041d0) /* [RO][32] Timer Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_eop_flopped_0                   ,0x00004260) /* [RO][32] EOP Flopped bits [31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_eop_flopped_1                   ,0x00004264) /* [RO][32] EOP Flopped bits [63:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_eop_flopped_2                   ,0x00004268) /* [RO][32] EOP Flopped bits [95:64] */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_eop_flopped_3                   ,0x0000426c) /* [RO][32] EOP Flopped bits [127:96] */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_eop_flopped_4                   ,0x00004270) /* [RO][32] EOP Flopped bits [159:128] */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_eop_flopped_5                   ,0x00004274) /* [RO][32] EOP Flopped bits [191:160] */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_eop_flopped_6                   ,0x00004278) /* [RO][32] EOP Flopped bits [223:192] */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_eop_flopped_7                   ,0x0000427c) /* [RO][32] EOP Flopped bits [255:224] */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_desc_0_tm_snapshot              ,0x00004300) /* [RO][32] Descriptor 0 Timer Snapshot. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_desc_1_tm_snapshot              ,0x00004304) /* [RO][32] Descriptor 1 Timer Snapshot. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_desc_2_tm_snapshot              ,0x00004308) /* [RO][32] Descriptor 2 Timer Snapshot. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_desc_3_tm_snapshot              ,0x0000430c) /* [RO][32] Descriptor 3 Timer Snapshot. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_desc_4_tm_snapshot              ,0x00004310) /* [RO][32] Descriptor 4 Timer Snapshot. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_desc_5_tm_snapshot              ,0x00004314) /* [RO][32] Descriptor 5 Timer Snapshot. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_desc_6_tm_snapshot              ,0x00004318) /* [RO][32] Descriptor 6 Timer Snapshot. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_desc_7_tm_snapshot              ,0x0000431c) /* [RO][32] Descriptor 7 Timer Snapshot. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_desc_8_tm_snapshot              ,0x00004320) /* [RO][32] Descriptor 8 Timer Snapshot. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_desc_9_tm_snapshot              ,0x00004324) /* [RO][32] Descriptor 9 Timer Snapshot. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_desc_10_tm_snapshot             ,0x00004328) /* [RO][32] Descriptor 10 Timer Snapshot. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_desc_11_tm_snapshot             ,0x0000432c) /* [RO][32] Descriptor 11 Timer Snapshot. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_desc_12_tm_snapshot             ,0x00004330) /* [RO][32] Descriptor 12 Timer Snapshot. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_desc_13_tm_snapshot             ,0x00004334) /* [RO][32] Descriptor 13 Timer Snapshot. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_desc_14_tm_snapshot             ,0x00004338) /* [RO][32] Descriptor 14 Timer Snapshot. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_desc_15_tm_snapshot             ,0x0000433c) /* [RO][32] Descriptor 15 Timer Snapshot. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_desc_16_tm_snapshot             ,0x00004340) /* [RO][32] Descriptor 16 Timer Snapshot. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_desc_17_tm_snapshot             ,0x00004344) /* [RO][32] Descriptor 17 Timer Snapshot. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_desc_18_tm_snapshot             ,0x00004348) /* [RO][32] Descriptor 18 Timer Snapshot. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_desc_19_tm_snapshot             ,0x0000434c) /* [RO][32] Descriptor 19 Timer Snapshot. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_desc_20_tm_snapshot             ,0x00004350) /* [RO][32] Descriptor 20 Timer Snapshot. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_desc_21_tm_snapshot             ,0x00004354) /* [RO][32] Descriptor 21 Timer Snapshot. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_desc_22_tm_snapshot             ,0x00004358) /* [RO][32] Descriptor 22 Timer Snapshot. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_desc_23_tm_snapshot             ,0x0000435c) /* [RO][32] Descriptor 23 Timer Snapshot. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_desc_24_tm_snapshot             ,0x00004360) /* [RO][32] Descriptor 24 Timer Snapshot. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_desc_25_tm_snapshot             ,0x00004364) /* [RO][32] Descriptor 25 Timer Snapshot. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_desc_26_tm_snapshot             ,0x00004368) /* [RO][32] Descriptor 26 Timer Snapshot. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_desc_27_tm_snapshot             ,0x0000436c) /* [RO][32] Descriptor 27 Timer Snapshot. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_desc_28_tm_snapshot             ,0x00004370) /* [RO][32] Descriptor 28 Timer Snapshot. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_desc_29_tm_snapshot             ,0x00004374) /* [RO][32] Descriptor 29 Timer Snapshot. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_desc_30_tm_snapshot             ,0x00004378) /* [RO][32] Descriptor 30 Timer Snapshot. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_desc_31_tm_snapshot             ,0x0000437c) /* [RO][32] Descriptor 31 Timer Snapshot. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_sync_0_status                   ,0x00006004) /* [RO][32] DMA Synchronizer 0 status. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_sync_1_status                   ,0x0000600c) /* [RO][32] DMA Synchronizer 1 status. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_sync_2_status                   ,0x00006014) /* [RO][32] DMA Synchronizer 2 status. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_sync_3_status                   ,0x0000601c) /* [RO][32] DMA Synchronizer 3 status. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_sync_4_status                   ,0x00006024) /* [RO][32] DMA Synchronizer 4 status. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_sync_5_status                   ,0x0000602c) /* [RO][32] DMA Synchronizer 5 status. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_sync_6_status                   ,0x00006034) /* [RO][32] DMA Synchronizer 6 status. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_sync_7_status                   ,0x0000603c) /* [RO][32] DMA Synchronizer 7 status. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_sync_8_status                   ,0x00006044) /* [RO][32] DMA Synchronizer 8 status. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_sync_9_status                   ,0x0000604c) /* [RO][32] DMA Synchronizer 9 status. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_sync_10_status                  ,0x00006054) /* [RO][32] DMA Synchronizer 10 status. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_sync_11_status                  ,0x0000605c) /* [RO][32] DMA Synchronizer 11 status. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_sync_12_status                  ,0x00006064) /* [RO][32] DMA Synchronizer 12 status. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_sync_13_status                  ,0x0000606c) /* [RO][32] DMA Synchronizer 13 status. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_sync_14_status                  ,0x00006074) /* [RO][32] DMA Synchronizer 14 status. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_sync_15_status                  ,0x0000607c) /* [RO][32] DMA Synchronizer 15 status. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_sync_16_status                  ,0x00006084) /* [RO][32] DMA Synchronizer 16 status. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_sync_17_status                  ,0x0000608c) /* [RO][32] DMA Synchronizer 17 status. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_sync_18_status                  ,0x00006094) /* [RO][32] DMA Synchronizer 18 status. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_sync_19_status                  ,0x0000609c) /* [RO][32] DMA Synchronizer 19 status. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_sync_20_status                  ,0x000060a4) /* [RO][32] DMA Synchronizer 20 status. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_sync_21_status                  ,0x000060ac) /* [RO][32] DMA Synchronizer 21 status. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_sync_22_status                  ,0x000060b4) /* [RO][32] DMA Synchronizer 22 status. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_sync_23_status                  ,0x000060bc) /* [RO][32] DMA Synchronizer 23 status. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_sync_24_status                  ,0x000060c4) /* [RO][32] DMA Synchronizer 24 status. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_sync_25_status                  ,0x000060cc) /* [RO][32] DMA Synchronizer 25 status. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_sync_26_status                  ,0x000060d4) /* [RO][32] DMA Synchronizer 26 status. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_sync_27_status                  ,0x000060dc) /* [RO][32] DMA Synchronizer 27 status. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_sync_28_status                  ,0x000060e4) /* [RO][32] DMA Synchronizer 28 status. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_sync_29_status                  ,0x000060ec) /* [RO][32] DMA Synchronizer 29 status. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_sync_30_status                  ,0x000060f4) /* [RO][32] DMA Synchronizer 30 status. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_sync_31_status                  ,0x000060fc) /* [RO][32] DMA Synchronizer 31 status. */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_0_R5F_STATUS             ,0x00006800) /* [RO][32] R5f interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_0_R5F_MASK_STATUS        ,0x0000680c) /* [RO][32] R5f interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_0_PCI_STATUS             ,0x00006818) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_0_PCI_MASK_STATUS        ,0x00006824) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_1_R5F_STATUS             ,0x00006900) /* [RO][32] R5f interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_1_R5F_MASK_STATUS        ,0x0000690c) /* [RO][32] R5f interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_1_PCI_STATUS             ,0x00006918) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_1_PCI_MASK_STATUS        ,0x00006924) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_3_HVD0_STATUS            ,0x00006b00) /* [RO][32] HVD0 interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_3_HVD0_MASK_STATUS       ,0x00006b0c) /* [RO][32] HVD0 interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_3_HVD1_STATUS            ,0x00006b18) /* [RO][32] HVD1 interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_3_HVD1_MASK_STATUS       ,0x00006b24) /* [RO][32] HVD1 interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_5_R5F_STATUS             ,0x00006d00) /* [RO][32] R5f interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_5_R5F_MASK_STATUS        ,0x00006d0c) /* [RO][32] R5f interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_5_PCI_STATUS             ,0x00006d18) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_5_PCI_MASK_STATUS        ,0x00006d24) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_6_RAAGA0_STATUS          ,0x00006e00) /* [RO][32] RAAGA0 interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_6_RAAGA0_MASK_STATUS     ,0x00006e0c) /* [RO][32] RAAGA0 interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_6_RAAGA1_STATUS          ,0x00006e18) /* [RO][32] RAAGA1 interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_6_RAAGA1_MASK_STATUS     ,0x00006e24) /* [RO][32] RAAGA1 interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_7_RAAGA0_STATUS          ,0x00006f00) /* [RO][32] RAAGA0 interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_7_RAAGA0_MASK_STATUS     ,0x00006f0c) /* [RO][32] RAAGA0 interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_7_RAAGA1_STATUS          ,0x00006f18) /* [RO][32] RAAGA1 interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_7_RAAGA1_MASK_STATUS     ,0x00006f24) /* [RO][32] RAAGA1 interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_9_R5F_STATUS             ,0x00007100) /* [RO][32] R5f interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_9_R5F_MASK_STATUS        ,0x0000710c) /* [RO][32] R5f interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_9_PCI_STATUS             ,0x00007118) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_9_PCI_MASK_STATUS        ,0x00007124) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_15_RAAGA0_STATUS         ,0x00007700) /* [RO][32] RAAGA0 interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_15_RAAGA0_MASK_STATUS    ,0x0000770c) /* [RO][32] RAAGA0 interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_15_RAAGA1_STATUS         ,0x00007718) /* [RO][32] RAAGA1 interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_15_RAAGA1_MASK_STATUS    ,0x00007724) /* [RO][32] RAAGA1 interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_16_R5F_STATUS            ,0x00007800) /* [RO][32] R5f interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_16_R5F_MASK_STATUS       ,0x0000780c) /* [RO][32] R5f interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_16_PCI_STATUS            ,0x00007818) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_16_PCI_MASK_STATUS       ,0x00007824) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_18_RAAGA0_STATUS         ,0x00007a00) /* [RO][32] RAAGA0 interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS    ,0x00007a0c) /* [RO][32] RAAGA0 interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_18_RAAGA1_STATUS         ,0x00007a18) /* [RO][32] RAAGA1 interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS    ,0x00007a24) /* [RO][32] RAAGA1 interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_FMISC_BVNF_PDA_OUT_STATUS           ,0x00008010) /* [RO][32] BVN Front PDA Out Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_FMISC_BVNF_PDA_PWR_UP_STATUS        ,0x00008014) /* [RO][32] BVN Front PDA Power Up Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CAP_0_REVISION                      ,0x00020000) /* [RO][32] Capture Engine Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_CAP_0_HW_CONFIGURATION              ,0x00020004) /* [RO][32] CAP Hardware Configuration Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CAP_0_STATUS                        ,0x000200f0) /* [RO][32] Capture Engine Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CAP_0_BVB_STATUS                    ,0x000200f4) /* [RO][32] Capture BVB Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CAP_0_FIFO_STATUS                   ,0x000200fc) /* [RO][32] Capture FIFO Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CAP_0_DEBUG_STATUS                  ,0x00020104) /* [RO][32] Capture Debug Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CAP_0_DCEM_DIAG                     ,0x00020108) /* [RO][32] Capture DCE Diagnostic Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CAP_1_REVISION                      ,0x00020200) /* [RO][32] Capture Engine Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_CAP_1_HW_CONFIGURATION              ,0x00020204) /* [RO][32] CAP Hardware Configuration Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CAP_1_STATUS                        ,0x000202f0) /* [RO][32] Capture Engine Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CAP_1_BVB_STATUS                    ,0x000202f4) /* [RO][32] Capture BVB Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CAP_1_FIFO_STATUS                   ,0x000202fc) /* [RO][32] Capture FIFO Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CAP_1_DEBUG_STATUS                  ,0x00020304) /* [RO][32] Capture Debug Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CAP_1_DCEM_DIAG                     ,0x00020308) /* [RO][32] Capture DCE Diagnostic Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CAP_2_REVISION                      ,0x00020400) /* [RO][32] Capture Engine Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_CAP_2_HW_CONFIGURATION              ,0x00020404) /* [RO][32] CAP Hardware Configuration Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CAP_2_STATUS                        ,0x000204f0) /* [RO][32] Capture Engine Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CAP_2_BVB_STATUS                    ,0x000204f4) /* [RO][32] Capture BVB Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CAP_2_FIFO_STATUS                   ,0x000204fc) /* [RO][32] Capture FIFO Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CAP_2_DEBUG_STATUS                  ,0x00020504) /* [RO][32] Capture Debug Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CAP_3_REVISION                      ,0x00020600) /* [RO][32] Capture Engine Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_CAP_3_HW_CONFIGURATION              ,0x00020604) /* [RO][32] CAP Hardware Configuration Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CAP_3_STATUS                        ,0x000206f0) /* [RO][32] Capture Engine Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CAP_3_BVB_STATUS                    ,0x000206f4) /* [RO][32] Capture BVB Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CAP_3_FIFO_STATUS                   ,0x000206fc) /* [RO][32] Capture FIFO Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CAP_3_DEBUG_STATUS                  ,0x00020704) /* [RO][32] Capture Debug Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GFD_0_REVISION                      ,0x00024000) /* [RO][32] Graphics Feeder Revision register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GFD_0_HW_CONFIGURATION              ,0x00024004) /* [RO][32] Graphics Hardware Configuration register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GFD_0_STATUS                        ,0x00024148) /* [RO][32] Graphics Feeder Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_GFD_0_VSCL_DIAG                     ,0x00024198) /* [RO][32] Diagnostic Register for Vertical Scaler */
BCHP_REGISTER_READONLY_32BIT(BCHP_GFD_0_SCB_CLNT_STATUS               ,0x0002419c) /* [RO][32] SCB Client init status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GFD_0_HDR_HW_CONFIGURATION          ,0x0002422c) /* [RO][32] HDR Hardware Configuration register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GFD_0_LUT_DESC_DONE_STATUS          ,0x00024234) /* [RO][32] HDR RUL LUT load done status */
BCHP_REGISTER_READONLY_32BIT(BCHP_GFD_0_HDR_SCB_RUL_STATUS            ,0x000243bc) /* [RO][32] SCB RUL status information */
BCHP_REGISTER_READONLY_32BIT(BCHP_GFD_1_REVISION                      ,0x00028000) /* [RO][32] Graphics Feeder Revision register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GFD_1_HW_CONFIGURATION              ,0x00028004) /* [RO][32] Graphics Hardware Configuration register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GFD_1_STATUS                        ,0x00028148) /* [RO][32] Graphics Feeder Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_GFD_1_SCB_CLNT_STATUS               ,0x0002819c) /* [RO][32] SCB Client init status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GFD_2_REVISION                      ,0x00029000) /* [RO][32] Graphics Feeder Revision register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GFD_2_HW_CONFIGURATION              ,0x00029004) /* [RO][32] Graphics Hardware Configuration register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GFD_2_STATUS                        ,0x00029148) /* [RO][32] Graphics Feeder Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_GFD_2_VSCL_DIAG                     ,0x00029198) /* [RO][32] Diagnostic Register for Vertical Scaler */
BCHP_REGISTER_READONLY_32BIT(BCHP_GFD_2_SCB_CLNT_STATUS               ,0x0002919c) /* [RO][32] SCB Client init status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GFD_3_REVISION                      ,0x0002a000) /* [RO][32] Graphics Feeder Revision register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GFD_3_HW_CONFIGURATION              ,0x0002a004) /* [RO][32] Graphics Hardware Configuration register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GFD_3_STATUS                        ,0x0002a148) /* [RO][32] Graphics Feeder Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_GFD_3_VSCL_DIAG                     ,0x0002a198) /* [RO][32] Diagnostic Register for Vertical Scaler */
BCHP_REGISTER_READONLY_32BIT(BCHP_GFD_3_SCB_CLNT_STATUS               ,0x0002a19c) /* [RO][32] SCB Client init status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMP_0_REVISION                      ,0x0002b000) /* [RO][32] Compositor Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMP_0_HW_CONFIGURATION              ,0x0002b004) /* [RO][32] Compositor HW Configuration */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMP_0_COLOR_CLIP_COUNT              ,0x0002b03c) /* [RO][32] Color Clip Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMP_0_CRC_Y_STATUS                  ,0x0002b048) /* [RO][32] BVN CRC Luma Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMP_0_CRC_CB_STATUS                 ,0x0002b04c) /* [RO][32] BVN CRC Chroma(Cb) Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMP_0_CRC_CR_STATUS                 ,0x0002b050) /* [RO][32] BVN CRC Chroma(Cr) Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMP_0_TEST_REGISTER1                ,0x0002b070) /* [RO][32] Compositor Test Register1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMP_0_CMP_STATUS                    ,0x0002b084) /* [RO][32] CMP Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMP_0_G0_BVB_IN_STATUS              ,0x0002b19c) /* [RO][32] Graphics Surface 0 BVB Input Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMP_0_V0_BVB_IN_STATUS              ,0x0002b21c) /* [RO][32] Video Surface 0 BVB Input Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMP_0_V1_BVB_IN_STATUS              ,0x0002b71c) /* [RO][32] Video Surface 1 BVB Input Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMP_1_REVISION                      ,0x0002c000) /* [RO][32] Compositor Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMP_1_HW_CONFIGURATION              ,0x0002c004) /* [RO][32] Compositor HW Configuration */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMP_1_CRC_Y_STATUS                  ,0x0002c048) /* [RO][32] BVN CRC Luma Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMP_1_CRC_CB_STATUS                 ,0x0002c04c) /* [RO][32] BVN CRC Chroma(Cb) Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMP_1_CRC_CR_STATUS                 ,0x0002c050) /* [RO][32] BVN CRC Chroma(Cr) Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMP_1_TEST_REGISTER1                ,0x0002c070) /* [RO][32] Compositor Test Register1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMP_1_CMP_STATUS                    ,0x0002c084) /* [RO][32] CMP Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMP_1_G0_BVB_IN_STATUS              ,0x0002c19c) /* [RO][32] Graphics Surface 0 BVB Input Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMP_1_V0_BVB_IN_STATUS              ,0x0002c21c) /* [RO][32] Video Surface 0 BVB Input Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMP_2_REVISION                      ,0x0002d000) /* [RO][32] Compositor Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMP_2_HW_CONFIGURATION              ,0x0002d004) /* [RO][32] Compositor HW Configuration */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMP_2_CRC_Y_STATUS                  ,0x0002d048) /* [RO][32] BVN CRC Luma Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMP_2_CRC_CB_STATUS                 ,0x0002d04c) /* [RO][32] BVN CRC Chroma(Cb) Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMP_2_CRC_CR_STATUS                 ,0x0002d050) /* [RO][32] BVN CRC Chroma(Cr) Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMP_2_TEST_REGISTER1                ,0x0002d070) /* [RO][32] Compositor Test Register1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMP_2_CMP_STATUS                    ,0x0002d084) /* [RO][32] CMP Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMP_2_G0_BVB_IN_STATUS              ,0x0002d19c) /* [RO][32] Graphics Surface 0 BVB Input Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMP_2_V0_BVB_IN_STATUS              ,0x0002d21c) /* [RO][32] Video Surface 0 BVB Input Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMP_3_REVISION                      ,0x0002e000) /* [RO][32] Compositor Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMP_3_HW_CONFIGURATION              ,0x0002e004) /* [RO][32] Compositor HW Configuration */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMP_3_CRC_Y_STATUS                  ,0x0002e048) /* [RO][32] BVN CRC Luma Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMP_3_CRC_CB_STATUS                 ,0x0002e04c) /* [RO][32] BVN CRC Chroma(Cb) Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMP_3_CRC_CR_STATUS                 ,0x0002e050) /* [RO][32] BVN CRC Chroma(Cr) Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMP_3_TEST_REGISTER1                ,0x0002e070) /* [RO][32] Compositor Test Register1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMP_3_CMP_STATUS                    ,0x0002e084) /* [RO][32] CMP Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMP_3_G0_BVB_IN_STATUS              ,0x0002e19c) /* [RO][32] Graphics Surface 0 BVB Input Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMP_3_V0_BVB_IN_STATUS              ,0x0002e21c) /* [RO][32] Video Surface 0 BVB Input Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_TNT_CMP_0_V0_REVISION_ID            ,0x0002e800) /* [RO][32] Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_TNT_CMP_0_V0_HW_CONFIGURATION       ,0x0002e804) /* [RO][32] TN2T HW Configuration */
BCHP_REGISTER_READONLY_32BIT(BCHP_TNT_CMP_0_V1_REVISION_ID            ,0x0002ea00) /* [RO][32] Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_TNT_CMP_0_V1_HW_CONFIGURATION       ,0x0002ea04) /* [RO][32] TN2T HW Configuration */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDR_CMP_0_HDR_V0_HW_CONFIG          ,0x00030000) /* [RO][32] HDR V0 HW Configuration */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDR_CMP_0_HDR_V1_HW_CONFIG          ,0x00030004) /* [RO][32] HDR V1 HW Configuration */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDR_CMP_0_HDR_SCB_RUL_DEBUG_STATUS  ,0x00030054) /* [RO][32] SCB RUL debug status information */
BCHP_REGISTER_READONLY_32BIT(BCHP_PEP_CMP_0_V0_REVISION               ,0x0003a000) /* [RO][32] PEP Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNB_INTR2_CPU_STATUS               ,0x0003f000) /* [RO][32] R5f interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNB_INTR2_CPU_MASK_STATUS          ,0x0003f00c) /* [RO][32] R5f interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNB_INTR2_PCI_STATUS               ,0x0003f018) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNB_INTR2_PCI_MASK_STATUS          ,0x0003f024) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNB_INTR2_1_CPU_STATUS             ,0x0003f100) /* [RO][32] R5f interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNB_INTR2_1_CPU_MASK_STATUS        ,0x0003f10c) /* [RO][32] R5f interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNB_INTR2_1_PCI_STATUS             ,0x0003f118) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNB_INTR2_1_PCI_MASK_STATUS        ,0x0003f124) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BMISC_BVNB_PDA_OUT_STATUS           ,0x0003f410) /* [RO][32] BVN Back PDA Out Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_BMISC_BVNB_PDA_PWR_UP_STATUS        ,0x0003f414) /* [RO][32] BVN Back PDA Power Up Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCL_0_REVISION_ID                   ,0x00040000) /* [RO][32] Scaler Revision register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCL_0_HW_CONFIGURATION              ,0x00040004) /* [RO][32] Hardware Configuration Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCL_0_TEST_PORT_DATA                ,0x000400a0) /* [RO][32] Testport data register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCL_0_BVB_IN_STATUS                 ,0x000400b0) /* [RO][32] Scaler Broadcom Video Bus Input Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCL_1_REVISION_ID                   ,0x00040400) /* [RO][32] Scaler Revision register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCL_1_HW_CONFIGURATION              ,0x00040404) /* [RO][32] Hardware Configuration Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCL_1_TEST_PORT_DATA                ,0x000404a0) /* [RO][32] Testport data register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCL_1_BVB_IN_STATUS                 ,0x000404b0) /* [RO][32] Scaler Broadcom Video Bus Input Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCL_2_REVISION_ID                   ,0x00040800) /* [RO][32] Scaler Revision register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCL_2_HW_CONFIGURATION              ,0x00040804) /* [RO][32] Hardware Configuration Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCL_2_TEST_PORT_DATA                ,0x000408a0) /* [RO][32] Testport data register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCL_2_BVB_IN_STATUS                 ,0x000408b0) /* [RO][32] Scaler Broadcom Video Bus Input Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCL_3_REVISION_ID                   ,0x00040c00) /* [RO][32] Scaler Revision register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCL_3_HW_CONFIGURATION              ,0x00040c04) /* [RO][32] Hardware Configuration Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCL_3_TEST_PORT_DATA                ,0x00040ca0) /* [RO][32] Testport data register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCL_3_BVB_IN_STATUS                 ,0x00040cb0) /* [RO][32] Scaler Broadcom Video Bus Input Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VNET_F_REVISION                     ,0x00042000) /* [RO][32] Frontend Video Network Switch Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_VNET_F_INPUT_STATUS_LO              ,0x00042014) /* [RO][32] Input Error Status Lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_VNET_F_DRAIN_0_PIC_SIZE_CNT         ,0x000420ec) /* [RO][32] Input-Drainer_0 Pic Size Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_VNET_F_DRAIN_0_SEQ_ERR_LOG          ,0x000420f8) /* [RO][32] Input-Drainer_0 Sequence Error Log */
BCHP_REGISTER_READONLY_32BIT(BCHP_VNET_F_DRAIN_1_PIC_SIZE_CNT         ,0x000420fc) /* [RO][32] Input-Drainer_1 Pic Size Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_VNET_F_DRAIN_1_SEQ_ERR_LOG          ,0x00042108) /* [RO][32] Input-Drainer_1 Sequence Error Log */
BCHP_REGISTER_READONLY_32BIT(BCHP_VNET_F_INPUT_READY_STATUS_LO        ,0x000421c0) /* [RO][32] Input Device Ready Status Lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_VNET_F_INPUT_ACCEPT_STATUS_LO       ,0x000421c4) /* [RO][32] Input Device Accept Status Lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_VNET_B_REVISION                     ,0x00042200) /* [RO][32] Backend Video Network Switch Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_VNET_B_INPUT_STATUS_LO              ,0x00042214) /* [RO][32] Input Error Status Lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_VNET_B_CRC_Y_STATUS                 ,0x000422ec) /* [RO][32] CRC Luma Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VNET_B_CRC_C_STATUS                 ,0x000422f0) /* [RO][32] CRC Chroma Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VNET_B_DRAIN_0_PIC_SIZE_CNT         ,0x000422f4) /* [RO][32] Input-Drainer_0 Pic Size Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_VNET_B_DRAIN_0_SEQ_ERR_LOG          ,0x00042300) /* [RO][32] Input-Drainer_0 Sequence Error Log */
BCHP_REGISTER_READONLY_32BIT(BCHP_VNET_B_INPUT_READY_STATUS_LO        ,0x000423c0) /* [RO][32] Input Device Ready Status Lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_VNET_B_INPUT_ACCEPT_STATUS_LO       ,0x000423c4) /* [RO][32] Input Device Accept Status Lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_MMISC_BVNM_PDA_OUT_STATUS           ,0x00042824) /* [RO][32] BVN Middle PDA Out Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MMISC_BVNM_PDA_PWR_UP_STATUS        ,0x00042828) /* [RO][32] BVN Middle PDA Power Up Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_LBOX_0_REVISION_ID                  ,0x00044000) /* [RO][32] Chip Revision ID. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LBOX_0_NON_BLACK_LINE               ,0x00044030) /* [RO][32] First/Last Non-Black Line (Status - Number & Threshold and Luma Sum Algorithms) */
BCHP_REGISTER_READONLY_32BIT(BCHP_LBOX_0_FIRST_WHITE_LINE             ,0x00044034) /* [RO][32] First White Line Statistics (Status - Number & Threshold and Luma Sum Algorithms) */
BCHP_REGISTER_READONLY_32BIT(BCHP_LBOX_0_LAST_WHITE_LINE              ,0x00044038) /* [RO][32] Last White Line Statistics (Status - Number & Threshold and Luma Sum Algorithms) */
BCHP_REGISTER_READONLY_32BIT(BCHP_LBOX_0_MINMAX_NON_BLACK_LINES       ,0x0004403c) /* [RO][32] Min/Max Non-Black Line (Status - Number & Threshold and Luma Sum Algorithms) */
BCHP_REGISTER_READONLY_32BIT(BCHP_LBOX_0_MIN_WHITE_LINE               ,0x00044040) /* [RO][32] Minimum First White Line Statistics (Status - Number & Threshold and Luma Sum Algorithms) */
BCHP_REGISTER_READONLY_32BIT(BCHP_LBOX_0_MAX_WHITE_LINE               ,0x00044044) /* [RO][32] Maximum Last White Line Statistics (Status - Number & Threshold and Luma Sum Algorithms) */
BCHP_REGISTER_READONLY_32BIT(BCHP_LBOX_0_NON_BLACK_COL                ,0x00044048) /* [RO][32] First/Last Non-Black Column (Status - Number & Threshold Algorithm) */
BCHP_REGISTER_READONLY_32BIT(BCHP_LBOX_0_FIRST_WHITE_COL              ,0x0004404c) /* [RO][32] First White Column Statistics (Status - Number & Threshold Algorithm) */
BCHP_REGISTER_READONLY_32BIT(BCHP_LBOX_0_LAST_WHITE_COL               ,0x00044050) /* [RO][32] Last White Column Statistics (Status - Number & Threshold Algorithm) */
BCHP_REGISTER_READONLY_32BIT(BCHP_LBOX_0_MINMAX_NON_BLACK_COL         ,0x00044054) /* [RO][32] Min/Max Non-Black Column (Status - Number & Threshold Algorithm) */
BCHP_REGISTER_READONLY_32BIT(BCHP_LBOX_0_MIN_WHITE_COL                ,0x00044058) /* [RO][32] Minimum First White Column Statistics (Status - Number & Threshold Algorithm) */
BCHP_REGISTER_READONLY_32BIT(BCHP_LBOX_0_MAX_WHITE_COL                ,0x0004405c) /* [RO][32] Maximum Last White Column Statistics (Status - Number & Threshold Algorithm) */
BCHP_REGISTER_READONLY_32BIT(BCHP_LBOX_0_MIN_LUMA_VALUE               ,0x00044060) /* [RO][32] The minimum luma value over all time (Control). */
BCHP_REGISTER_READONLY_32BIT(BCHP_XSRC_0_REVISION_ID                  ,0x00044800) /* [RO][32] Revision register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XSRC_0_HW_CONFIGURATION             ,0x00044804) /* [RO][32] Hardware Configuration Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XSRC_0_TEST_PORT_DATA               ,0x0004487c) /* [RO][32] Testport data register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XSRC_0_BVB_IN_STATUS                ,0x0004488c) /* [RO][32] Broadcom Video Bus Input Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_XSRC_1_REVISION_ID                  ,0x00044c00) /* [RO][32] Revision register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XSRC_1_HW_CONFIGURATION             ,0x00044c04) /* [RO][32] Hardware Configuration Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XSRC_1_TEST_PORT_DATA               ,0x00044c7c) /* [RO][32] Testport data register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XSRC_1_BVB_IN_STATUS                ,0x00044c8c) /* [RO][32] Broadcom Video Bus Input Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_XSRC_2_REVISION_ID                  ,0x00045000) /* [RO][32] Revision register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XSRC_2_HW_CONFIGURATION             ,0x00045004) /* [RO][32] Hardware Configuration Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XSRC_2_TEST_PORT_DATA               ,0x0004507c) /* [RO][32] Testport data register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XSRC_2_BVB_IN_STATUS                ,0x0004508c) /* [RO][32] Broadcom Video Bus Input Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DNR_0_REVISION                      ,0x00046000) /* [RO][32] Digital Noise Reduction (DNR) Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_DNR_0_FILT_EFFECT_STATUS            ,0x00046030) /* [RO][32] DNR Filters Effect Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DNR_0_BVB_IN_STATUS                 ,0x00046034) /* [RO][32] DNR BVB Input Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DNR_0_HW_CONFIGURATION              ,0x000460a4) /* [RO][32] Hardware Config */
BCHP_REGISTER_READONLY_32BIT(BCHP_DNR_1_REVISION                      ,0x00046200) /* [RO][32] Digital Noise Reduction (DNR) Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_DNR_1_FILT_EFFECT_STATUS            ,0x00046230) /* [RO][32] DNR Filters Effect Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DNR_1_BVB_IN_STATUS                 ,0x00046234) /* [RO][32] DNR BVB Input Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DNR_1_HW_CONFIGURATION              ,0x000462a4) /* [RO][32] Hardware Config */
BCHP_REGISTER_READONLY_32BIT(BCHP_DNR_2_REVISION                      ,0x00046400) /* [RO][32] Digital Noise Reduction (DNR) Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_DNR_2_FILT_EFFECT_STATUS            ,0x00046430) /* [RO][32] DNR Filters Effect Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DNR_2_BVB_IN_STATUS                 ,0x00046434) /* [RO][32] DNR BVB Input Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DNR_2_HW_CONFIGURATION              ,0x000464a4) /* [RO][32] Hardware Config */
BCHP_REGISTER_READONLY_32BIT(BCHP_DNR_3_REVISION                      ,0x00046600) /* [RO][32] Digital Noise Reduction (DNR) Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_DNR_3_FILT_EFFECT_STATUS            ,0x00046630) /* [RO][32] DNR Filters Effect Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DNR_3_BVB_IN_STATUS                 ,0x00046634) /* [RO][32] DNR BVB Input Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DNR_3_HW_CONFIGURATION              ,0x000466a4) /* [RO][32] Hardware Config */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNM_INTR2_0_R5F_STATUS             ,0x00047000) /* [RO][32] R5f interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNM_INTR2_0_R5F_MASK_STATUS        ,0x0004700c) /* [RO][32] R5f interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNM_INTR2_0_PCI_STATUS             ,0x00047018) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNM_INTR2_0_PCI_MASK_STATUS        ,0x00047024) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNM_INTR2_1_R5F_STATUS             ,0x00047100) /* [RO][32] R5f interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNM_INTR2_1_R5F_MASK_STATUS        ,0x0004710c) /* [RO][32] R5f interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNM_INTR2_1_PCI_STATUS             ,0x00047118) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNM_INTR2_1_PCI_MASK_STATUS        ,0x00047124) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ITM_0_REVISION_ID                   ,0x00048000) /* [RO][32] Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_ITM_0_BANK_SELECT_STATUS            ,0x00048018) /* [RO][32] Current Bank Select Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ITM_0_HW_CONFIGURATION              ,0x0004801c) /* [RO][32] Hardware Configuration Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ITM_0_BVB_IN_STATUS                 ,0x00048020) /* [RO][32] Broadcom Video Bus Input Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VFC_0_REVISION                      ,0x00050000) /* [RO][32] VFC Revision register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VFC_0_HW_CONFIGURATION              ,0x00050004) /* [RO][32] Hardware Configuration Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VFC_0_BVB_STATUS                    ,0x0005002c) /* [RO][32] VFC BVB Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VFC_0_HDR_HW_CONFIGURATION          ,0x00050090) /* [RO][32] HDR Hardware Configuration register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VFC_1_REVISION                      ,0x00058000) /* [RO][32] VFC Revision register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VFC_1_HW_CONFIGURATION              ,0x00058004) /* [RO][32] Hardware Configuration Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VFC_1_BVB_STATUS                    ,0x0005802c) /* [RO][32] VFC BVB Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VFC_1_HDR_HW_CONFIGURATION          ,0x00058090) /* [RO][32] HDR Hardware Configuration register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VFC_2_REVISION                      ,0x00060000) /* [RO][32] VFC Revision register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VFC_2_HW_CONFIGURATION              ,0x00060004) /* [RO][32] Hardware Configuration Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VFC_2_BVB_STATUS                    ,0x0006002c) /* [RO][32] VFC BVB Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VFC_2_HDR_HW_CONFIGURATION          ,0x00060090) /* [RO][32] HDR Hardware Configuration register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMISC_BVND_PDA_OUT_STATUS           ,0x00080008) /* [RO][32] BVN Deinterlace PDA Out Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMISC_BVND_PDA_PWR_UP_STATUS        ,0x0008000c) /* [RO][32] BVN Deinterlace PDA Power Up Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MVP_TOP_0_REVISION                  ,0x00088000) /* [RO][32] MCVP Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_MVP_TOP_0_HW_CONFIGURATION          ,0x00088004) /* [RO][32] MCVP Hardware Configuration */
BCHP_REGISTER_READONLY_32BIT(BCHP_MVP_TOP_0_STATUS                    ,0x00088024) /* [RO][32] MCVP Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MVP_TOP_0_DEBUG_SIGNAL              ,0x0008802c) /* [RO][32] MCVP Debug Signal */
BCHP_REGISTER_READONLY_32BIT(BCHP_SIOB_0_DCES2_DIAG                   ,0x000882e8) /* [RO][32] Diagnostic port */
BCHP_REGISTER_READONLY_32BIT(BCHP_SIOB_0_DCDS2_FEEDER_B_DIAG          ,0x000882ec) /* [RO][32] Diagnostic port */
BCHP_REGISTER_READONLY_32BIT(BCHP_SIOB_0_DCDS2_FEEDER_J_DIAG          ,0x000882f0) /* [RO][32] Diagnostic port */
BCHP_REGISTER_READONLY_32BIT(BCHP_SIOB_0_DCDS2_FEEDER_G_DIAG          ,0x000882f4) /* [RO][32] Diagnostic port */
BCHP_REGISTER_READONLY_32BIT(BCHP_SIOB_0_TEST_PORT_DATA               ,0x000882fc) /* [RO][32] Test port data register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HSCL_0_REVISION_ID                  ,0x00088400) /* [RO][32] Revision register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HSCL_0_HW_CONFIGURATION             ,0x00088404) /* [RO][32] Hardware Configuration Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HSCL_0_TEST_PORT_DATA               ,0x0008847c) /* [RO][32] Testport data register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HSCL_0_BVB_IN_STATUS                ,0x0008848c) /* [RO][32] Broadcom Video Bus Input Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_ANR_MCTF_0_REVISION_ID           ,0x00089000) /* [RO][32] MCTF Revision register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_ANR_MCTF_0_HW_CONFIGURATION      ,0x00089004) /* [RO][32] MCTF Hardware Configuration */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_ANR_MCTF_0_BVB_IN_STATUS         ,0x00089274) /* [RO][32] MCTF Video Bus Input Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_ANR_MCTF_0_DEBUG_STATUS          ,0x00089278) /* [RO][32] Debug Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_ANR_MCTF_0_TEST_PORT_DATA        ,0x0008927c) /* [RO][32] MCTF Test Port Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_ANR_AND_0_REVISION_ID            ,0x00089800) /* [RO][32] AND Revision register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_ANR_AND_0_NOISY_SAMPLE_NUM_BIN_0 ,0x00089840) /* [RO][32] Number of noisy pixel in frame for noise level category 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_ANR_AND_0_NOISY_SAMPLE_NUM_BIN_1 ,0x00089844) /* [RO][32] Number of noisy pixel in frame for noise level category 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_ANR_AND_0_NOISY_SAMPLE_NUM_BIN_2 ,0x00089848) /* [RO][32] Number of noisy pixel in frame for noise level category 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_ANR_AND_0_NOISY_SAMPLE_NUM_BIN_3 ,0x0008984c) /* [RO][32] Number of noisy pixel in frame for noise level category 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_ANR_AND_0_NOISY_SAMPLE_NUM_BIN_4 ,0x00089850) /* [RO][32] Number of noisy pixel in frame for noise level category 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_ANR_AND_0_NOISE_LEVEL_0_MSB      ,0x00089854) /* [RO][32] The means result of noise category 0 (MSB) */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_ANR_AND_0_NOISE_LEVEL_0_LSB      ,0x00089858) /* [RO][32] The means result of noise category 0 (LSB) */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_ANR_AND_0_NOISE_LEVEL_1_MSB      ,0x0008985c) /* [RO][32] The means result of noise category 1 (MSB) */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_ANR_AND_0_NOISE_LEVEL_1_LSB      ,0x00089860) /* [RO][32] The means result of noise category 1 (LSB) */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_ANR_AND_0_NOISE_LEVEL_2_MSB      ,0x00089864) /* [RO][32] The means result of noise category 2 (MSB) */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_ANR_AND_0_NOISE_LEVEL_2_LSB      ,0x00089868) /* [RO][32] The means result of noise category 2 (LSB) */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_ANR_AND_0_NOISE_LEVEL_3_MSB      ,0x0008986c) /* [RO][32] The means result of noise category 3 (MSB) */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_ANR_AND_0_NOISE_LEVEL_3_LSB      ,0x00089870) /* [RO][32] The means result of noise category 3 (LSB) */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_ANR_AND_0_NOISE_LEVEL_4_MSB      ,0x00089874) /* [RO][32] The means result of noise category 4 (MSB) */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_ANR_AND_0_NOISE_LEVEL_4_LSB      ,0x00089878) /* [RO][32] The means result of noise category 4 (LSB) */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_TOP_0_REVISION_ID               ,0x0008a000) /* [RO][32] MCDI Revision register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_TOP_0_HW_CONFIGURATION          ,0x0008a004) /* [RO][32] Hardware Configuration Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_TOP_0_BVB_IN_STATUS             ,0x0008a080) /* [RO][32] MCDI Broadcom Video Bus Input Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_TOP_0_TEST_PORT_DATA            ,0x0008a088) /* [RO][32] Testport data register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0 ,0x0008a400) /* [RO][32] Field State FIFO Status 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_1 ,0x0008a404) /* [RO][32] Field State FIFO Status 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_2 ,0x0008a408) /* [RO][32] Field State FIFO Status 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_3 ,0x0008a40c) /* [RO][32] Field State FIFO Status 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS ,0x0008a410) /* [RO][32] Inverse Telecine Statistics Store Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCB_0_DEBUG_IT_PHASE_0_CORRELATION_COUNTER ,0x0008a414) /* [RO][32] Inverse Telecine Phase 0 Correlation Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCB_0_DEBUG_IT_PHASE_1_CORRELATION_COUNTER ,0x0008a418) /* [RO][32] Inverse Telecine Phase 1 Correlation Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCB_0_DEBUG_IT_PHASE_2_CORRELATION_COUNTER ,0x0008a41c) /* [RO][32] Inverse Telecine Phase 2 Correlation Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCB_0_DEBUG_IT_PHASE_3_CORRELATION_COUNTER ,0x0008a420) /* [RO][32] Inverse Telecine Phase 3 Correlation Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCB_0_DEBUG_IT_PHASE_4_CORRELATION_COUNTER ,0x0008a424) /* [RO][32] Inverse Telecine Phase 4 Correlation Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCB_0_IT_HISTOGRAM_BIN_0        ,0x0008a428) /* [RO][32] Inverse Telecine Histogram Bin 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCB_0_IT_HISTOGRAM_BIN_1        ,0x0008a42c) /* [RO][32] Inverse Telecine Histogram Bin 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCB_0_IT_HISTOGRAM_BIN_2        ,0x0008a430) /* [RO][32] Inverse Telecine Histogram Bin 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCB_0_IT_HISTOGRAM_BIN_3        ,0x0008a434) /* [RO][32] Inverse Telecine Histogram Bin 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCB_0_IT_HISTOGRAM_BIN_4        ,0x0008a438) /* [RO][32] Inverse Telecine Histogram Bin 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCB_0_IT_FRAME_UNEXPECTED_MOTION_0 ,0x0008a43c) /* [RO][32] Inverse Telecine Frame Unexpected Motion 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCB_0_IT_FRAME_UNEXPECTED_MOTION_1 ,0x0008a440) /* [RO][32] Inverse Telecine Frame Unexpected Motion 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCB_0_IT_FRAME_UNEXPECTED_MOTION_2 ,0x0008a444) /* [RO][32] Inverse Telecine Frame Unexpected Motion 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCB_0_IT_FRAME_UNEXPECTED_MOTION_3 ,0x0008a448) /* [RO][32] Inverse Telecine Frame Unexpected Motion 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCB_0_IT_FRAME_UNEXPECTED_MOTION_4 ,0x0008a44c) /* [RO][32] Inverse Telecine Frame Unexpected Motion 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCB_0_DEBUG_IT_REV22_PHASE_0_COUNTER ,0x0008a450) /* [RO][32] Inverse Telecine Reverse 2:2 Phase 0 Correlation Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCB_0_DEBUG_IT_REV22_PHASE_1_COUNTER ,0x0008a454) /* [RO][32] Inverse Telecine Reverse 2:2 Phase 1 Correlation Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCB_0_RF_PCC_CNT_0              ,0x0008a468) /* [RO][32] Repeate Field Polarity-Change Count 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCB_0_RF_PCC_CNT_1              ,0x0008a46c) /* [RO][32] Repeate Field Polarity-Change Count 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCB_0_IT_BAD_22_PHASE_DETECT    ,0x0008a470) /* [RO][32] Inverse Telecine 2:2 Phase Detection Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCB_0_ACCUM_PCC_FWD_CUR         ,0x0008a474) /* [RO][32] REV32 Current FWD Accumulated Polarity-Change Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCB_0_ACCUM_PCC_BWD_CUR         ,0x0008a478) /* [RO][32] REV32 Current BWD Accumulated Polarity-Change Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCB_0_ACCUM_PCC_FWD_PRE         ,0x0008a47c) /* [RO][32] REV32 Previous FWD Accumulated Polarity-Change Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCB_0_ACCUM_PCC_AVG_CUR         ,0x0008a480) /* [RO][32] REV32 Current AVG Accumulated Polarity-Change Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCB_0_REV22_ACCUM_PCC_FWD_CUR   ,0x0008a484) /* [RO][32] REV22 Current FWD Accumulated Polarity-Change Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCB_0_REV22_ACCUM_PCC_BWD_CUR   ,0x0008a488) /* [RO][32] REV22 Current BWD Accumulated Polarity-Change Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCB_0_REV22_ACCUM_PCC_FWD_PRE   ,0x0008a48c) /* [RO][32] REV22 Previous FWD Accumulated Polarity-Change Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCB_0_REV22_ACCUM_PCC_AVG_CUR   ,0x0008a490) /* [RO][32] REV22 Current AVG Accumulated Polarity-Change Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCB_0_REV32_BW_LG_PCC_COUNT     ,0x0008a494) /* [RO][32] Latched Numberof LG 3:2 Weaves Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCB_0_REV22_BW_LG_PCC_COUNT     ,0x0008a498) /* [RO][32] Latched Numberof LG 2:2 Weaves Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCB_0_REV32_BW_WPAT_COUNT       ,0x0008a49c) /* [RO][32] Latched Numberof 3:2 Weaves Pattern Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCB_0_REV22_BW_WPAT_COUNT       ,0x0008a4a0) /* [RO][32] Latched Numberof 2:2 Weaves Pattern Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCB_0_RANGE_PCC_FFWD            ,0x0008a4a4) /* [RO][32] fFWD Range Polarity-Change Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCB_0_RANGE_PCC_FWD             ,0x0008a4a8) /* [RO][32] FWD Range Polarity-Change Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCB_0_RANGE_PCC_BWD             ,0x0008a4ac) /* [RO][32] BWD Range Polarity-Change Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCB_0_RANGE_PCC_AVG             ,0x0008a4b0) /* [RO][32] AVG Range Polarity-Change Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCB_0_RANGE_PCC_FAVG            ,0x0008a4b4) /* [RO][32] fAVG Range Polarity-Change Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCB_0_REV32_BW_FEATH_COUNT      ,0x0008a4b8) /* [RO][32] REV32 Bad Weave Feathering Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCB_0_REV22_BW_FEATH_COUNT      ,0x0008a4bc) /* [RO][32] REV22 Bad Weave Feathering Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCB_0_REV22_STAIR_COUNT         ,0x0008a4c0) /* [RO][32] REV22 Stair Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCB_0_APS_SADBYBUSY             ,0x0008a5d0) /* [RO][32] sadByBusy status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCB_0_APS_NBLKAVE               ,0x0008a5d4) /* [RO][32] nBlkAve status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCB_0_APS_SADBYBUSY_THR         ,0x0008a5d8) /* [RO][32] sadByBusyThr status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCB_0_SCENE_CHANGE_COUNTER      ,0x0008a7c8) /* [RO][32] Scene Change Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCB_0_SCENE_CHANGE_DIFFERENCE   ,0x0008a7cc) /* [RO][32] Scene Change Difference */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCB_0_SCENE_CHANGE_DIFFERENCE_CE ,0x0008a7d0) /* [RO][32] Scene Change Difference for pixel CE */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0 ,0x0008ac00) /* [RO][32] Field State FIFO Status 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_1 ,0x0008ac04) /* [RO][32] Field State FIFO Status 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_0_OBTS_STATUS               ,0x0008ac08) /* [RO][32] OBTS Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_0_IT_STATISTICS_STORE_STATUS ,0x0008ac0c) /* [RO][32] Inverse Telecine Statistics Store Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_0_DEBUG_IT_PHASE_0_CORRELATION_COUNTER ,0x0008ac10) /* [RO][32] Inverse Telecine Phase 0 Correlation Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_0_DEBUG_IT_PHASE_1_CORRELATION_COUNTER ,0x0008ac14) /* [RO][32] Inverse Telecine Phase 1 Correlation Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_0_DEBUG_IT_PHASE_2_CORRELATION_COUNTER ,0x0008ac18) /* [RO][32] Inverse Telecine Phase 2 Correlation Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_0_DEBUG_IT_PHASE_3_CORRELATION_COUNTER ,0x0008ac1c) /* [RO][32] Inverse Telecine Phase 3 Correlation Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_0_DEBUG_IT_PHASE_4_CORRELATION_COUNTER ,0x0008ac20) /* [RO][32] Inverse Telecine Phase 4 Correlation Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_0_IT_HISTOGRAM_BIN_0        ,0x0008ac24) /* [RO][32] Inverse Telecine Histogram Bin 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_0_IT_HISTOGRAM_BIN_1        ,0x0008ac28) /* [RO][32] Inverse Telecine Histogram Bin 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_0_IT_HISTOGRAM_BIN_2        ,0x0008ac2c) /* [RO][32] Inverse Telecine Histogram Bin 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_0_IT_HISTOGRAM_BIN_3        ,0x0008ac30) /* [RO][32] Inverse Telecine Histogram Bin 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_0_IT_HISTOGRAM_BIN_4        ,0x0008ac34) /* [RO][32] Inverse Telecine Histogram Bin 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_0_IT_FRAME_UNEXPECTED_MOTION_0 ,0x0008ac38) /* [RO][32] Inverse Telecine Frame Unexpected Motion 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_0_IT_FRAME_UNEXPECTED_MOTION_1 ,0x0008ac3c) /* [RO][32] Inverse Telecine Frame Unexpected Motion 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_0_IT_FRAME_UNEXPECTED_MOTION_2 ,0x0008ac40) /* [RO][32] Inverse Telecine Frame Unexpected Motion 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_0_IT_FRAME_UNEXPECTED_MOTION_3 ,0x0008ac44) /* [RO][32] Inverse Telecine Frame Unexpected Motion 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_0_IT_FRAME_UNEXPECTED_MOTION_4 ,0x0008ac48) /* [RO][32] Inverse Telecine Frame Unexpected Motion 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_0_DEBUG_IT_REV22_PHASE_0_COUNTER ,0x0008ac4c) /* [RO][32] Inverse Telecine Reverse 2:2 Phase 0 Correlation Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_0_DEBUG_IT_REV22_PHASE_1_COUNTER ,0x0008ac50) /* [RO][32] Inverse Telecine Reverse 2:2 Phase 1 Correlation Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_0_IT_PCC_LUMA_BWD           ,0x0008ac54) /* [RO][32] Inverse Telecine Polarity-Change Luma BWD Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_0_IT_LG_PCC_COUNT           ,0x0008acf0) /* [RO][32] Inverse Large PCC Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_0_IT_FEATHER_COUNT          ,0x0008acf4) /* [RO][32] Inverse Feather Detection Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_0_IT_TICKER_COUNT           ,0x0008acf8) /* [RO][32] Inverse Ticker Detection Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_0_IT_STAIR_COUNT            ,0x0008acfc) /* [RO][32] Inverse Stair Detection Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_MEMC_0_GMV_BIN_0                ,0x0008afc0) /* [RO][32] Global Motion Vector Bin 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_MEMC_0_GMV_BIN_1                ,0x0008afc4) /* [RO][32] Global Motion Vector Bin 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_MEMC_0_GMV_BIN_2                ,0x0008afc8) /* [RO][32] Global Motion Vector Bin 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_MEMC_0_GMV_BIN_3                ,0x0008afcc) /* [RO][32] Global Motion Vector Bin 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_MEMC_0_GMV_BIN_4                ,0x0008afd0) /* [RO][32] Global Motion Vector Bin 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_MEMC_0_GMV_BIN_5                ,0x0008afd4) /* [RO][32] Global Motion Vector Bin 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_MEMC_0_GMV_BIN_6                ,0x0008afd8) /* [RO][32] Global Motion Vector Bin 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_MEMC_0_GMV_BIN_7                ,0x0008afdc) /* [RO][32] Global Motion Vector Bin 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_MEMC_0_GMV_INFO                 ,0x0008afe0) /* [RO][32] Global Motion Vector Information */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_MEMC_0_GMV_NUM_X                ,0x0008afe4) /* [RO][32] Global Motion Vector X Wining Bin Information */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_MEMC_0_GMV_NUM_Y                ,0x0008afe8) /* [RO][32] Global Motion Vector Y Wining Bin Information */
BCHP_REGISTER_READONLY_32BIT(BCHP_MVP_TOP_1_REVISION                  ,0x00090000) /* [RO][32] BVN_MADR_TOP Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_MVP_TOP_1_HW_CONFIGURATION          ,0x00090004) /* [RO][32] BVN_MADR_TOP Hardware Configuration */
BCHP_REGISTER_READONLY_32BIT(BCHP_MVP_TOP_1_STATUS                    ,0x00090024) /* [RO][32] BVN_MADR_TOP Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MVP_TOP_1_DEBUG_SIGNAL              ,0x0009002c) /* [RO][32] BVN_MADR_TOP Debug Signal */
BCHP_REGISTER_READONLY_32BIT(BCHP_SIOB_1_TEST_PORT_DATA               ,0x000902fc) /* [RO][32] Test port data register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HSCL_1_REVISION_ID                  ,0x00090400) /* [RO][32] Revision register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HSCL_1_HW_CONFIGURATION             ,0x00090404) /* [RO][32] Hardware Configuration Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HSCL_1_TEST_PORT_DATA               ,0x0009047c) /* [RO][32] Testport data register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HSCL_1_BVB_IN_STATUS                ,0x0009048c) /* [RO][32] Broadcom Video Bus Input Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_TOP_1_REVISION_ID               ,0x00092000) /* [RO][32] MADR Revision register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_TOP_1_HW_CONFIGURATION          ,0x00092004) /* [RO][32] Hardware Configuration Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_TOP_1_BVB_IN_STATUS             ,0x00092080) /* [RO][32] MADR Broadcom Video Bus Input Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_TOP_1_TEST_PORT_DATA            ,0x00092088) /* [RO][32] Testport data register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_1_FIELD_STATE_FIFO_STATUS_0 ,0x00092c00) /* [RO][32] Field State FIFO Status 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_1_FIELD_STATE_FIFO_STATUS_1 ,0x00092c04) /* [RO][32] Field State FIFO Status 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_1_OBTS_STATUS               ,0x00092c08) /* [RO][32] OBTS Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_1_IT_STATISTICS_STORE_STATUS ,0x00092c0c) /* [RO][32] Inverse Telecine Statistics Store Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_1_DEBUG_IT_PHASE_0_CORRELATION_COUNTER ,0x00092c10) /* [RO][32] Inverse Telecine Phase 0 Correlation Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_1_DEBUG_IT_PHASE_1_CORRELATION_COUNTER ,0x00092c14) /* [RO][32] Inverse Telecine Phase 1 Correlation Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_1_DEBUG_IT_PHASE_2_CORRELATION_COUNTER ,0x00092c18) /* [RO][32] Inverse Telecine Phase 2 Correlation Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_1_DEBUG_IT_PHASE_3_CORRELATION_COUNTER ,0x00092c1c) /* [RO][32] Inverse Telecine Phase 3 Correlation Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_1_DEBUG_IT_PHASE_4_CORRELATION_COUNTER ,0x00092c20) /* [RO][32] Inverse Telecine Phase 4 Correlation Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_1_IT_HISTOGRAM_BIN_0        ,0x00092c24) /* [RO][32] Inverse Telecine Histogram Bin 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_1_IT_HISTOGRAM_BIN_1        ,0x00092c28) /* [RO][32] Inverse Telecine Histogram Bin 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_1_IT_HISTOGRAM_BIN_2        ,0x00092c2c) /* [RO][32] Inverse Telecine Histogram Bin 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_1_IT_HISTOGRAM_BIN_3        ,0x00092c30) /* [RO][32] Inverse Telecine Histogram Bin 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_1_IT_HISTOGRAM_BIN_4        ,0x00092c34) /* [RO][32] Inverse Telecine Histogram Bin 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_1_IT_FRAME_UNEXPECTED_MOTION_0 ,0x00092c38) /* [RO][32] Inverse Telecine Frame Unexpected Motion 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_1_IT_FRAME_UNEXPECTED_MOTION_1 ,0x00092c3c) /* [RO][32] Inverse Telecine Frame Unexpected Motion 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_1_IT_FRAME_UNEXPECTED_MOTION_2 ,0x00092c40) /* [RO][32] Inverse Telecine Frame Unexpected Motion 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_1_IT_FRAME_UNEXPECTED_MOTION_3 ,0x00092c44) /* [RO][32] Inverse Telecine Frame Unexpected Motion 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_1_IT_FRAME_UNEXPECTED_MOTION_4 ,0x00092c48) /* [RO][32] Inverse Telecine Frame Unexpected Motion 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_1_DEBUG_IT_REV22_PHASE_0_COUNTER ,0x00092c4c) /* [RO][32] Inverse Telecine Reverse 2:2 Phase 0 Correlation Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_1_DEBUG_IT_REV22_PHASE_1_COUNTER ,0x00092c50) /* [RO][32] Inverse Telecine Reverse 2:2 Phase 1 Correlation Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_1_IT_PCC_LUMA_BWD           ,0x00092c54) /* [RO][32] Inverse Telecine Polarity-Change Luma BWD Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_1_IT_LG_PCC_COUNT           ,0x00092cf0) /* [RO][32] Inverse Large PCC Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_1_IT_FEATHER_COUNT          ,0x00092cf4) /* [RO][32] Inverse Feather Detection Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_1_IT_TICKER_COUNT           ,0x00092cf8) /* [RO][32] Inverse Ticker Detection Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_1_IT_STAIR_COUNT            ,0x00092cfc) /* [RO][32] Inverse Stair Detection Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MVP_TOP_2_REVISION                  ,0x00098000) /* [RO][32] BVN_MADR_TOP Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_MVP_TOP_2_HW_CONFIGURATION          ,0x00098004) /* [RO][32] BVN_MADR_TOP Hardware Configuration */
BCHP_REGISTER_READONLY_32BIT(BCHP_MVP_TOP_2_STATUS                    ,0x00098024) /* [RO][32] BVN_MADR_TOP Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MVP_TOP_2_DEBUG_SIGNAL              ,0x0009802c) /* [RO][32] BVN_MADR_TOP Debug Signal */
BCHP_REGISTER_READONLY_32BIT(BCHP_SIOB_2_TEST_PORT_DATA               ,0x000982fc) /* [RO][32] Test port data register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HSCL_2_REVISION_ID                  ,0x00098400) /* [RO][32] Revision register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HSCL_2_HW_CONFIGURATION             ,0x00098404) /* [RO][32] Hardware Configuration Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HSCL_2_TEST_PORT_DATA               ,0x0009847c) /* [RO][32] Testport data register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HSCL_2_BVB_IN_STATUS                ,0x0009848c) /* [RO][32] Broadcom Video Bus Input Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_TOP_2_REVISION_ID               ,0x0009a000) /* [RO][32] MADR Revision register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_TOP_2_HW_CONFIGURATION          ,0x0009a004) /* [RO][32] Hardware Configuration Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_TOP_2_BVB_IN_STATUS             ,0x0009a080) /* [RO][32] MADR Broadcom Video Bus Input Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_TOP_2_TEST_PORT_DATA            ,0x0009a088) /* [RO][32] Testport data register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_2_FIELD_STATE_FIFO_STATUS_0 ,0x0009ac00) /* [RO][32] Field State FIFO Status 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_2_FIELD_STATE_FIFO_STATUS_1 ,0x0009ac04) /* [RO][32] Field State FIFO Status 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_2_OBTS_STATUS               ,0x0009ac08) /* [RO][32] OBTS Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_2_IT_STATISTICS_STORE_STATUS ,0x0009ac0c) /* [RO][32] Inverse Telecine Statistics Store Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_2_DEBUG_IT_PHASE_0_CORRELATION_COUNTER ,0x0009ac10) /* [RO][32] Inverse Telecine Phase 0 Correlation Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_2_DEBUG_IT_PHASE_1_CORRELATION_COUNTER ,0x0009ac14) /* [RO][32] Inverse Telecine Phase 1 Correlation Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_2_DEBUG_IT_PHASE_2_CORRELATION_COUNTER ,0x0009ac18) /* [RO][32] Inverse Telecine Phase 2 Correlation Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_2_DEBUG_IT_PHASE_3_CORRELATION_COUNTER ,0x0009ac1c) /* [RO][32] Inverse Telecine Phase 3 Correlation Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_2_DEBUG_IT_PHASE_4_CORRELATION_COUNTER ,0x0009ac20) /* [RO][32] Inverse Telecine Phase 4 Correlation Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_2_IT_HISTOGRAM_BIN_0        ,0x0009ac24) /* [RO][32] Inverse Telecine Histogram Bin 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_2_IT_HISTOGRAM_BIN_1        ,0x0009ac28) /* [RO][32] Inverse Telecine Histogram Bin 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_2_IT_HISTOGRAM_BIN_2        ,0x0009ac2c) /* [RO][32] Inverse Telecine Histogram Bin 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_2_IT_HISTOGRAM_BIN_3        ,0x0009ac30) /* [RO][32] Inverse Telecine Histogram Bin 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_2_IT_HISTOGRAM_BIN_4        ,0x0009ac34) /* [RO][32] Inverse Telecine Histogram Bin 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_2_IT_FRAME_UNEXPECTED_MOTION_0 ,0x0009ac38) /* [RO][32] Inverse Telecine Frame Unexpected Motion 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_2_IT_FRAME_UNEXPECTED_MOTION_1 ,0x0009ac3c) /* [RO][32] Inverse Telecine Frame Unexpected Motion 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_2_IT_FRAME_UNEXPECTED_MOTION_2 ,0x0009ac40) /* [RO][32] Inverse Telecine Frame Unexpected Motion 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_2_IT_FRAME_UNEXPECTED_MOTION_3 ,0x0009ac44) /* [RO][32] Inverse Telecine Frame Unexpected Motion 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_2_IT_FRAME_UNEXPECTED_MOTION_4 ,0x0009ac48) /* [RO][32] Inverse Telecine Frame Unexpected Motion 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_2_DEBUG_IT_REV22_PHASE_0_COUNTER ,0x0009ac4c) /* [RO][32] Inverse Telecine Reverse 2:2 Phase 0 Correlation Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_2_DEBUG_IT_REV22_PHASE_1_COUNTER ,0x0009ac50) /* [RO][32] Inverse Telecine Reverse 2:2 Phase 1 Correlation Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_2_IT_PCC_LUMA_BWD           ,0x0009ac54) /* [RO][32] Inverse Telecine Polarity-Change Luma BWD Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_2_IT_LG_PCC_COUNT           ,0x0009acf0) /* [RO][32] Inverse Large PCC Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_2_IT_FEATHER_COUNT          ,0x0009acf4) /* [RO][32] Inverse Feather Detection Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_2_IT_TICKER_COUNT           ,0x0009acf8) /* [RO][32] Inverse Ticker Detection Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_2_IT_STAIR_COUNT            ,0x0009acfc) /* [RO][32] Inverse Stair Detection Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MVP_TOP_3_REVISION                  ,0x000a0000) /* [RO][32] BVN_MADR_TOP Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_MVP_TOP_3_HW_CONFIGURATION          ,0x000a0004) /* [RO][32] BVN_MADR_TOP Hardware Configuration */
BCHP_REGISTER_READONLY_32BIT(BCHP_MVP_TOP_3_STATUS                    ,0x000a0024) /* [RO][32] BVN_MADR_TOP Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MVP_TOP_3_DEBUG_SIGNAL              ,0x000a002c) /* [RO][32] BVN_MADR_TOP Debug Signal */
BCHP_REGISTER_READONLY_32BIT(BCHP_SIOB_3_TEST_PORT_DATA               ,0x000a02fc) /* [RO][32] Test port data register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HSCL_3_REVISION_ID                  ,0x000a0400) /* [RO][32] Revision register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HSCL_3_HW_CONFIGURATION             ,0x000a0404) /* [RO][32] Hardware Configuration Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HSCL_3_TEST_PORT_DATA               ,0x000a047c) /* [RO][32] Testport data register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HSCL_3_BVB_IN_STATUS                ,0x000a048c) /* [RO][32] Broadcom Video Bus Input Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_TOP_3_REVISION_ID               ,0x000a2000) /* [RO][32] MADR Revision register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_TOP_3_HW_CONFIGURATION          ,0x000a2004) /* [RO][32] Hardware Configuration Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_TOP_3_BVB_IN_STATUS             ,0x000a2080) /* [RO][32] MADR Broadcom Video Bus Input Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_TOP_3_TEST_PORT_DATA            ,0x000a2088) /* [RO][32] Testport data register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_3_FIELD_STATE_FIFO_STATUS_0 ,0x000a2c00) /* [RO][32] Field State FIFO Status 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_3_FIELD_STATE_FIFO_STATUS_1 ,0x000a2c04) /* [RO][32] Field State FIFO Status 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_3_OBTS_STATUS               ,0x000a2c08) /* [RO][32] OBTS Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_3_IT_STATISTICS_STORE_STATUS ,0x000a2c0c) /* [RO][32] Inverse Telecine Statistics Store Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_3_DEBUG_IT_PHASE_0_CORRELATION_COUNTER ,0x000a2c10) /* [RO][32] Inverse Telecine Phase 0 Correlation Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_3_DEBUG_IT_PHASE_1_CORRELATION_COUNTER ,0x000a2c14) /* [RO][32] Inverse Telecine Phase 1 Correlation Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_3_DEBUG_IT_PHASE_2_CORRELATION_COUNTER ,0x000a2c18) /* [RO][32] Inverse Telecine Phase 2 Correlation Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_3_DEBUG_IT_PHASE_3_CORRELATION_COUNTER ,0x000a2c1c) /* [RO][32] Inverse Telecine Phase 3 Correlation Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_3_DEBUG_IT_PHASE_4_CORRELATION_COUNTER ,0x000a2c20) /* [RO][32] Inverse Telecine Phase 4 Correlation Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_3_IT_HISTOGRAM_BIN_0        ,0x000a2c24) /* [RO][32] Inverse Telecine Histogram Bin 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_3_IT_HISTOGRAM_BIN_1        ,0x000a2c28) /* [RO][32] Inverse Telecine Histogram Bin 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_3_IT_HISTOGRAM_BIN_2        ,0x000a2c2c) /* [RO][32] Inverse Telecine Histogram Bin 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_3_IT_HISTOGRAM_BIN_3        ,0x000a2c30) /* [RO][32] Inverse Telecine Histogram Bin 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_3_IT_HISTOGRAM_BIN_4        ,0x000a2c34) /* [RO][32] Inverse Telecine Histogram Bin 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_3_IT_FRAME_UNEXPECTED_MOTION_0 ,0x000a2c38) /* [RO][32] Inverse Telecine Frame Unexpected Motion 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_3_IT_FRAME_UNEXPECTED_MOTION_1 ,0x000a2c3c) /* [RO][32] Inverse Telecine Frame Unexpected Motion 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_3_IT_FRAME_UNEXPECTED_MOTION_2 ,0x000a2c40) /* [RO][32] Inverse Telecine Frame Unexpected Motion 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_3_IT_FRAME_UNEXPECTED_MOTION_3 ,0x000a2c44) /* [RO][32] Inverse Telecine Frame Unexpected Motion 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_3_IT_FRAME_UNEXPECTED_MOTION_4 ,0x000a2c48) /* [RO][32] Inverse Telecine Frame Unexpected Motion 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_3_DEBUG_IT_REV22_PHASE_0_COUNTER ,0x000a2c4c) /* [RO][32] Inverse Telecine Reverse 2:2 Phase 0 Correlation Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_3_DEBUG_IT_REV22_PHASE_1_COUNTER ,0x000a2c50) /* [RO][32] Inverse Telecine Reverse 2:2 Phase 1 Correlation Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_3_IT_PCC_LUMA_BWD           ,0x000a2c54) /* [RO][32] Inverse Telecine Polarity-Change Luma BWD Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_3_IT_LG_PCC_COUNT           ,0x000a2cf0) /* [RO][32] Inverse Large PCC Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_3_IT_FEATHER_COUNT          ,0x000a2cf4) /* [RO][32] Inverse Feather Detection Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_3_IT_TICKER_COUNT           ,0x000a2cf8) /* [RO][32] Inverse Ticker Detection Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_3_IT_STAIR_COUNT            ,0x000a2cfc) /* [RO][32] Inverse Stair Detection Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_IT_0_IT_REV_ID                      ,0x000e0000) /* [RO][32] Revision ID register */
BCHP_REGISTER_READONLY_32BIT(BCHP_IT_0_BVB_RSTATUS                    ,0x000e0050) /* [RO][32] BVB status read Register. */
BCHP_REGISTER_READONLY_32BIT(BCHP_IT_0_VEC_CTRL_STAT                  ,0x000e0060) /* [RO][32] VEC Control BUS Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_IT_0_IT_LCNTR                       ,0x000e0064) /* [RO][32] Line Counter Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_IT_0_ACCESS_STATUS                  ,0x000e0074) /* [RO][32] VEC Access Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_IT_0_MSSYNC_STATUS                  ,0x000e01d8) /* [RO][32] "Status register for MSSYNC" */
BCHP_REGISTER_READONLY_32BIT(BCHP_IT_1_IT_REV_ID                      ,0x000e1000) /* [RO][32] Revision ID register */
BCHP_REGISTER_READONLY_32BIT(BCHP_IT_1_BVB_RSTATUS                    ,0x000e1050) /* [RO][32] BVB status read Register. */
BCHP_REGISTER_READONLY_32BIT(BCHP_IT_1_VEC_CTRL_STAT                  ,0x000e1060) /* [RO][32] VEC Control BUS Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_IT_1_IT_LCNTR                       ,0x000e1064) /* [RO][32] Line Counter Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_IT_1_ACCESS_STATUS                  ,0x000e1074) /* [RO][32] VEC Access Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_IT_1_MSSYNC_STATUS                  ,0x000e11d8) /* [RO][32] "Status register for MSSYNC" */
BCHP_REGISTER_READONLY_32BIT(BCHP_VF_0_VF_REV_ID                      ,0x000e2000) /* [RO][32] Revision ID register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VF_0_VIDEOBUS_SA_CH0_STATUS         ,0x000e2108) /* [RO][32] VIDEO-BUS CHANNEL0 SA  STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_VF_0_VIDEOBUS_SA_CH1_STATUS         ,0x000e210c) /* [RO][32] VIDEO-BUS CHANNEL1 SA  STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_VF_0_VIDEOBUS_SA_CH2_STATUS         ,0x000e2110) /* [RO][32] VIDEO-BUS CHANNEL2 SA  STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_VF_0_CONTROLBUS_SA_STATUS           ,0x000e2118) /* [RO][32] CONTROL-BUS SA STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_SECAM_0_SECAM_REV_ID                ,0x000e2200) /* [RO][32] REVISION ID REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_SM_0_SM_REV_ID                      ,0x000e2280) /* [RO][32] REVISION ID REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_SM_0_SA_CH2                         ,0x000e229c) /* [RO][32] CHANNEL2 SA STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_SM_0_SA_CH1                         ,0x000e22a0) /* [RO][32] CHANNEL1 SA STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_SM_0_SA_CH0                         ,0x000e22a4) /* [RO][32] CHANNEL0 SA STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDSRC_0_SRC_REV_ID                  ,0x000e2300) /* [RO][32] Revision ID register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CSC_0_CSC_REV_ID                    ,0x000e2380) /* [RO][32] Revision ID register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RM_0_INTEGRATOR_HI_STATUS           ,0x000e242c) /* [RO][32] Loop Filter Integrator HI Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_RM_0_INTEGRATOR_LO_STATUS           ,0x000e2430) /* [RO][32] Loop Filter Integrator LO Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_RM_0_STATUS                         ,0x000e2434) /* [RO][32] Rate Manager Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RM_1_INTEGRATOR_HI_STATUS           ,0x000e246c) /* [RO][32] Loop Filter Integrator HI Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_RM_1_INTEGRATOR_LO_STATUS           ,0x000e2470) /* [RO][32] Loop Filter Integrator LO Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_RM_1_STATUS                         ,0x000e2474) /* [RO][32] Rate Manager Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ANA_DEBUG_0_DEBUG_REV_ID            ,0x000e2500) /* [RO][32] Revision ID register (Read Only) */
BCHP_REGISTER_READONLY_32BIT(BCHP_ANA_DEBUG_0_DEBUG_ERROR             ,0x000e2508) /* [RO][32] Debug Errors Register    (Read Only) */
BCHP_REGISTER_READONLY_32BIT(BCHP_ANA_DEBUG_0_DEBUG_STATUS_STATISTICS_1 ,0x000e251c) /* [RO][32] Debug Statistics-1 Register    (Read Only) */
BCHP_REGISTER_READONLY_32BIT(BCHP_ANA_DEBUG_0_DEBUG_STATUS_STATISTICS_2 ,0x000e2520) /* [RO][32] Debug Statistics-2 Register    (Read Only) */
BCHP_REGISTER_READONLY_32BIT(BCHP_ANA_DEBUG_0_DEBUG_STATUS_STATISTICS_3 ,0x000e2524) /* [RO][32] Debug Statistics-3 Register    (Read Only) */
BCHP_REGISTER_READONLY_32BIT(BCHP_ANA_DEBUG_0_DEBUG_STATUS_STATISTICS_4 ,0x000e2528) /* [RO][32] Debug Statistics-4 Register    (Read Only) */
BCHP_REGISTER_READONLY_32BIT(BCHP_ANA_DEBUG_0_DEBUG_STATUS_STATISTICS_5 ,0x000e252c) /* [RO][32] Debug Statistics-5 Register    (Read Only) */
BCHP_REGISTER_READONLY_32BIT(BCHP_ANA_DEBUG_0_DEBUG_STATUS_STATISTICS_6 ,0x000e2530) /* [RO][32] Debug Statistics-6 Register    (Read Only) */
BCHP_REGISTER_READONLY_32BIT(BCHP_ANA_DEBUG_0_DEBUG_STATUS_STATISTICS_7 ,0x000e2534) /* [RO][32] Debug Statistics-7 Register    (Read Only) */
BCHP_REGISTER_READONLY_32BIT(BCHP_ANA_DEBUG_0_DEBUG_STATUS_STATISTICS_8 ,0x000e2538) /* [RO][32] Debug Statistics-8 Register    (Read Only) */
BCHP_REGISTER_READONLY_32BIT(BCHP_ITU656_DTG_0_DTG_REV_ID             ,0x000e3000) /* [RO][32] Revision ID register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ITU656_DTG_0_DTG_BVB_RSTATUS        ,0x000e3024) /* [RO][32] BVB status read Register. */
BCHP_REGISTER_READONLY_32BIT(BCHP_ITU656_DTG_0_DTG_CTRL_STAT          ,0x000e303c) /* [RO][32] DTG Control Bus Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ITU656_DTG_0_DTG_MSSYNC_STATUS      ,0x000e305c) /* [RO][32] "Status register for MSSYNC" */
BCHP_REGISTER_READONLY_32BIT(BCHP_ITU656_DTG_0_DTG_LCNTR              ,0x000e3170) /* [RO][32] DTG Line Counter Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ITU656_DTG_0_DTG_HW_CONFIGURATION   ,0x000e317c) /* [RO][32] Hardware Configuration Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ITU656_CSC_0_CSC_REV_ID             ,0x000e3600) /* [RO][32] Revision ID register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ITU656_DVF_0_DVF_REV_ID             ,0x000e3700) /* [RO][32] Revision ID register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ITU656_0_ITU656_REV_ID              ,0x000e3800) /* [RO][32] Revision ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ITU656_0_ITU656_SA_STATUS           ,0x000e3810) /* [RO][32] ITU656 Encoder SA Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVI_CFC_0_CFC_REV_ID                ,0x000e4000) /* [RO][32] Revision ID register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVI_CFC_0_LUT_DESC_DONE_STATUS      ,0x000e40f4) /* [RO][32] SCB Client init status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVI_CFC_0_VEC_HDR_LUT_STATUS        ,0x000e4138) /* [RO][32] VEC_HDR Status Register (Read Only) */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVI_CFC_0_VEC_HDR_CONFIG            ,0x000e419c) /* [RO][32] HW configuration register for VEC HDR */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVI_DTG_0_DTG_REV_ID                ,0x000e6000) /* [RO][32] Revision ID register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVI_DTG_0_DTG_BVB_RSTATUS           ,0x000e6024) /* [RO][32] BVB status read Register. */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVI_DTG_0_DTG_CTRL_STAT             ,0x000e603c) /* [RO][32] DTG Control Bus Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVI_DTG_0_DTG_MSSYNC_STATUS         ,0x000e605c) /* [RO][32] "Status register for MSSYNC" */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVI_DTG_0_DTG_LCNTR                 ,0x000e6170) /* [RO][32] DTG Line Counter Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVI_DTG_0_DTG_HW_CONFIGURATION      ,0x000e617c) /* [RO][32] Hardware Configuration Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVI_DTG_RM_0_INTEGRATOR_HI_STATUS   ,0x000e682c) /* [RO][32] Loop Filter Integrator HI Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVI_DTG_RM_0_INTEGRATOR_LO_STATUS   ,0x000e6830) /* [RO][32] Loop Filter Integrator LO Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVI_DTG_RM_0_STATUS                 ,0x000e6834) /* [RO][32] Rate Manager Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVI_FC_0_FC_REV_ID                  ,0x000e6904) /* [RO][32] Revision ID register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVI_DVF_0_DVF_REV_ID                ,0x000e6a00) /* [RO][32] Revision ID register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVI_DEBUG_0_DEBUG_REV_ID            ,0x000e6b00) /* [RO][32] Revision ID register (Read Only) */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVI_DEBUG_0_DEBUG_ERROR             ,0x000e6b08) /* [RO][32] Debug Errors Register    (Read Only) */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVI_DEBUG_0_DEBUG_STATUS_STATISTICS_1 ,0x000e6b1c) /* [RO][32] Debug Statistics-1 Register    (Read Only) */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVI_DEBUG_0_DEBUG_STATUS_STATISTICS_2 ,0x000e6b20) /* [RO][32] Debug Statistics-2 Register    (Read Only) */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVI_DEBUG_0_DEBUG_STATUS_STATISTICS_3 ,0x000e6b24) /* [RO][32] Debug Statistics-3 Register    (Read Only) */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVI_DEBUG_0_DEBUG_STATUS_STATISTICS_4 ,0x000e6b28) /* [RO][32] Debug Statistics-4 Register    (Read Only) */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVI_DEBUG_0_DEBUG_STATUS_STATISTICS_5 ,0x000e6b2c) /* [RO][32] Debug Statistics-5 Register    (Read Only) */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVI_DEBUG_0_DEBUG_STATUS_STATISTICS_6 ,0x000e6b30) /* [RO][32] Debug Statistics-6 Register    (Read Only) */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVI_DEBUG_0_DEBUG_STATUS_STATISTICS_7 ,0x000e6b34) /* [RO][32] Debug Statistics-7 Register    (Read Only) */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVI_DEBUG_0_DEBUG_STATUS_STATISTICS_8 ,0x000e6b38) /* [RO][32] Debug Statistics-8 Register    (Read Only) */
BCHP_REGISTER_READONLY_32BIT(BCHP_MISC_MISC_REVISION_ID               ,0x000e7000) /* [RO][32] Revision ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MISC_DVI_0_SA_CH0_STATUS            ,0x000e7020) /* [RO][32] SA status for channel 0 for DVI_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MISC_DVI_0_SA_CH1_STATUS            ,0x000e7024) /* [RO][32] SA status for channel 1 for DVI_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MISC_DVI_0_SA_CH2_STATUS            ,0x000e7028) /* [RO][32] SA status for channel 2 for DVI_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MISC_DAC_CAL_ADC_DATA_0             ,0x000e7040) /* [RO][32] DAC calibration cal ADC data register for DAC0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MISC_DAC_ADC_DATA_0                 ,0x000e7044) /* [RO][32] DAC calibration adc data register for DAC0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MISC_DAC_CABLE_DETECT_DEBUG_0       ,0x000e7060) /* [RO][32] Dac Cable detect debug register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VEC_CFG_REVISION_ID                 ,0x000e7400) /* [RO][32] Revision ID Register for Video Encoder */
BCHP_REGISTER_READONLY_32BIT(BCHP_VEC_CFG_TRIGGER_DEBUG_0             ,0x000e7424) /* [RO][32] trigger debug 0 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VEC_CFG_TRIGGER_DEBUG_1             ,0x000e7428) /* [RO][32] trigger debug 1 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VEC_CFG_TRIGGER_DEBUG_TPG           ,0x000e742c) /* [RO][32] trigger debug TPG register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VEC_CFG_BVN_INPUT_DATA_MONITOR_CH0  ,0x000e74c8) /* [RO][32] Register to Monitor Input Data On channel 0 coming in from BVN */
BCHP_REGISTER_READONLY_32BIT(BCHP_VEC_CFG_BVN_INPUT_DATA_MONITOR_CH1  ,0x000e74cc) /* [RO][32] Register to Monitor Input Data On channel 1 coming in from BVN */
BCHP_REGISTER_READONLY_32BIT(BCHP_VEC_CFG_BVN_INPUT_DATA_MONITOR_CH2  ,0x000e74d0) /* [RO][32] Register to Monitor Input Data On channel 2 coming in from BVN */
BCHP_REGISTER_READONLY_32BIT(BCHP_VEC_CFG_BVN_INPUT_SYNC_MONITOR      ,0x000e74d4) /* [RO][32] Register to Monitor Picture and Line Sync Coming in from BVN */
BCHP_REGISTER_READONLY_32BIT(BCHP_VIDEO_ENC_INTR2_CPU_STATUS          ,0x000e7800) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS     ,0x000e780c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VIDEO_ENC_INTR2_PCI_STATUS          ,0x000e7818) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS     ,0x000e7824) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VIDEO_ENC_TPG_0_REV_ID              ,0x000e7a00) /* [RO][32] Pattern Generator Revision ID register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VIDEO_ENC_STG_0_REVISION_ID         ,0x000e7c00) /* [RO][32] STG REVISION ID register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VIDEO_ENC_STG_0_BVB_RSTATUS         ,0x000e7c08) /* [RO][32] BVB status read Register. */
BCHP_REGISTER_READONLY_32BIT(BCHP_VIDEO_ENC_STG_0_STATUS              ,0x000e7c18) /* [RO][32] STG STATUS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VIDEO_ENC_STG_0_CRC_SIG             ,0x000e7c28) /* [RO][32] STG  CRC signature */
BCHP_REGISTER_READONLY_32BIT(BCHP_VIDEO_ENC_STG_0_STG_HW_CONFIGURATION ,0x000e7c4c) /* [RO][32] STG HW Configuration register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VIDEO_ENC_STG_0_DEBUG_STATUS        ,0x000e7c50) /* [RO][32] STG DEBUG STATUS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VIDEO_ENC_STG_0_LINE_COUNT_STATUS   ,0x000e7c54) /* [RO][32] STG Line Count STATUS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VIDEO_ENC_STG_0_INP_PIXEL_COUNT_STATUS ,0x000e7c58) /* [RO][32] STG Input Pixel Count STATUS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VIDEO_ENC_STG_0_OUT_PIXEL_COUNT_STATUS ,0x000e7c5c) /* [RO][32] STG Output Pixel Count STATUS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VIDEO_ENC_STG_1_REVISION_ID         ,0x000e7d00) /* [RO][32] STG REVISION ID register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VIDEO_ENC_STG_1_BVB_RSTATUS         ,0x000e7d08) /* [RO][32] BVB status read Register. */
BCHP_REGISTER_READONLY_32BIT(BCHP_VIDEO_ENC_STG_1_STATUS              ,0x000e7d18) /* [RO][32] STG STATUS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VIDEO_ENC_STG_1_CRC_SIG             ,0x000e7d28) /* [RO][32] STG  CRC signature */
BCHP_REGISTER_READONLY_32BIT(BCHP_VIDEO_ENC_STG_1_STG_HW_CONFIGURATION ,0x000e7d4c) /* [RO][32] STG HW Configuration register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VIDEO_ENC_STG_1_DEBUG_STATUS        ,0x000e7d50) /* [RO][32] STG DEBUG STATUS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VIDEO_ENC_STG_1_LINE_COUNT_STATUS   ,0x000e7d54) /* [RO][32] STG Line Count STATUS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VIDEO_ENC_STG_1_INP_PIXEL_COUNT_STATUS ,0x000e7d58) /* [RO][32] STG Input Pixel Count STATUS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VIDEO_ENC_STG_1_OUT_PIXEL_COUNT_STATUS ,0x000e7d5c) /* [RO][32] STG Output Pixel Count STATUS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VIDEO_ENC_DECIM_0_DECIM_REV_ID      ,0x000e7e00) /* [RO][32] Decimator Revision ID register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_STATUS ,0x000e7f10) /* [RO][32] BYPASS FIFO STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEPTH ,0x000e7f18) /* [RO][32] BYPASS FIFO DEPTH REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_BVB_RSTATUS ,0x000e7f1c) /* [RO][32] BVB status read Register. */
BCHP_REGISTER_READONLY_32BIT(BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEBUG ,0x000e7f24) /* [RO][32] BYPASS FIFO DEBUG REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_VIDEO_ENC_BP_FIFO_0_EVEN_DATA_CH0_CH1 ,0x000e7f2c) /* [RO][32] BYPASS FIFO data monitor for ch0 and ch1 of even data path registeR */
BCHP_REGISTER_READONLY_32BIT(BCHP_VIDEO_ENC_BP_FIFO_0_EVEN_DATA_CH2   ,0x000e7f30) /* [RO][32] BYPASS FIFO data monitor for ch2 of even data path register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VIDEO_ENC_BP_FIFO_0_ODD_DATA_CH0_CH1 ,0x000e7f34) /* [RO][32] BYPASS FIFO data monitor for ch0 and ch1 of odd data path register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VIDEO_ENC_BP_FIFO_0_ODD_DATA_CH2    ,0x000e7f38) /* [RO][32] BYPASS FIFO data monitor for ch2 of odd data path register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VIDEO_ENC_BP_FIFO_0_RASTER_TIMING   ,0x000e7f3c) /* [RO][32] BYPASS FIFO input timing monitor register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VIDEO_ENC_BP_FIFO_0_REVISION_ID     ,0x000e7f44) /* [RO][32] BYPASS FIFO REVISION ID register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VIDEO_ENC_BP_TPG_0_REVISION_ID      ,0x000e8000) /* [RO][32] BYPASS FIFO REVISION ID register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VIDEO_ENC_BP_TPG_RM_0_INTEGRATOR_HI_STATUS ,0x000e822c) /* [RO][32] Loop Filter Integrator HI Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VIDEO_ENC_BP_TPG_RM_0_INTEGRATOR_LO_STATUS ,0x000e8230) /* [RO][32] Loop Filter Integrator LO Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VIDEO_ENC_BP_TPG_RM_0_STATUS        ,0x000e8234) /* [RO][32] Rate Manager Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CCE_0_RevID                         ,0x000ea400) /* [RO][32] CC Encoder Revision ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WSE_0_revid                         ,0x000ea514) /* [RO][32] WSS Revision ID register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CGMSAE_0_RevID                      ,0x000ea61c) /* [RO][32] CGMS-A Encoder Revision ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TTE_0_revid                         ,0x000ea72c) /* [RO][32] Teletext Encoder Revision ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GSE_0_REVID                         ,0x000ea800) /* [RO][32] GSTAR Encoder Revision ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AMOLE_0_REVID                       ,0x000ea900) /* [RO][32] AMOL Encoder Revision ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CCE_ANCIL_0_Ancil_RevID             ,0x000eaa00) /* [RO][32] CC Encoder Revision ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WSE_ANCIL_0_wss_revid               ,0x000eab0c) /* [RO][32] WSS Module Revision ID register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TTE_ANCIL_0_revid                   ,0x000eac2c) /* [RO][32] Teletext Encoder Revision ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GSE_ANCIL_0_REVID                   ,0x000ead00) /* [RO][32] GSTAR Encoder Revision ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AMOLE_ANCIL_0_REVID                 ,0x000eae00) /* [RO][32] AMOL Encoder Revision ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ANCI656_ANCIL_0_ANCI656_REV_ID      ,0x000eaf00) /* [RO][32] Revision ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVP_HR_FREQ_MEASURE                 ,0x000f004c) /* [RO][32] Freq Measurement Current Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVP_HR_MAX_FREQ                     ,0x000f0050) /* [RO][32] Freq Measurement Max Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVP_HR_MIN_FREQ                     ,0x000f0054) /* [RO][32] Freq Measurement Min Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVP_HR_RBUS_MONITOR_0_RESULTS_0     ,0x000f02b4) /* [RO][32] RBUS Monitor Results */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVP_HR_RBUS_MONITOR_0_RESULTS_1     ,0x000f02b8) /* [RO][32] RBUS Monitor Results */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVP_HR_RBUS_MONITOR_0_RESULTS_2     ,0x000f02bc) /* [RO][32] RBUS Monitor Results */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVP_HR_RBUS_MONITOR_0_RESULTS_3     ,0x000f02c0) /* [RO][32] RBUS Monitor Results */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVP_HR_RBUS_MONITOR_0_RESULTS_4     ,0x000f02c4) /* [RO][32] RBUS Monitor Results */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVP_HR_RBUS_MONITOR_1_RESULTS_0     ,0x000f02d0) /* [RO][32] RBUS Monitor Results */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVP_HR_RBUS_MONITOR_1_RESULTS_1     ,0x000f02d4) /* [RO][32] RBUS Monitor Results */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVP_HR_RBUS_MONITOR_1_RESULTS_2     ,0x000f02d8) /* [RO][32] RBUS Monitor Results */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVP_HR_RBUS_MONITOR_1_RESULTS_3     ,0x000f02dc) /* [RO][32] RBUS Monitor Results */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVP_HR_RBUS_MONITOR_1_RESULTS_4     ,0x000f02e0) /* [RO][32] RBUS Monitor Results */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVP_HR_INTR2_CPU_STATUS             ,0x000f0400) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVP_HR_INTR2_CPU_MASK_STATUS        ,0x000f040c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVP_HR_INTR2_PCI_STATUS             ,0x000f0418) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVP_HR_INTR2_PCI_MASK_STATUS        ,0x000f0424) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVP_HR_KEY_RAM_STATUS_0             ,0x000f060c) /* [RO][32] BKSV Stored in DVP Key RAM wrapper */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVP_HR_KEY_RAM_STATUS_1             ,0x000f0610) /* [RO][32] BKSV Stored in DVP Key RAM wrapper */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVP_HR_KEY_RAM_STATUS_2             ,0x000f0614) /* [RO][32] Status for DVP Key RAM wrapper */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_FE_0_ANALOG_STATUS_0        ,0x000f1044) /* [RO][32] Analog Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_FE_0_ANALOG_STATUS_1        ,0x000f1048) /* [RO][32] Analog Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2        ,0x000f104c) /* [RO][32] Analog Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_FE_0_ANALOG_STATUS_3        ,0x000f1050) /* [RO][32] Analog Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_FE_0_ANALOG_STATUS_4        ,0x000f1054) /* [RO][32] Analog Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_FE_0_INPUT_FIFO_STATUS      ,0x000f1064) /* [RO][32] Monitor current address in the input FIFO */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_FE_0_PIX_CLK_CNT            ,0x000f1078) /* [RO][32] Pixel Clock Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_FE_0_CHANNEL_0_CLK_CNT      ,0x000f107c) /* [RO][32] Channel 0 Clock Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_FE_0_CHANNEL_1_CLK_CNT      ,0x000f1080) /* [RO][32] Channel 1 Clock Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_FE_0_CHANNEL_2_CLK_CNT      ,0x000f1084) /* [RO][32] Channel 2 Clock Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_FE_0_CLK_CNT_STATUS         ,0x000f1088) /* [RO][32] Clock Count Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_FE_0_HOTPLUG_STATUS         ,0x000f108c) /* [RO][32] Hotplug Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_FE_0_COMPARE_COUNT_STATUS   ,0x000f1098) /* [RO][32] Compare Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_FE_0_PLL_CALIBRATION_STATUS_1 ,0x000f10a4) /* [RO][32] PLL Calibration status 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_FE_0_PLL_CALIBRATION_STATUS_2 ,0x000f10a8) /* [RO][32] PLL Calibration status 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_EQ_0_AEQ_REGS_CH0           ,0x000f1220) /* [RO][32] AEQ_REGS_CH0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_EQ_0_AEQ_REGS_CH1           ,0x000f1260) /* [RO][32] AEQ_REGS_CH1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_EQ_0_AEQ_REGS_CH2           ,0x000f12a0) /* [RO][32] AEQ_REGS_CH2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_EQ_0_AEQ_REGS_CH3           ,0x000f12e0) /* [RO][32] AEQ_REGS_CH3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_EQ_0_RXPMD_REV_ID_CH0       ,0x000f1300) /* [RO][32] RXPMD_REV_ID_CH0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH0 ,0x000f1320) /* [RO][32] RX_FREQ_MON_STATUS1_CH0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_EQ_0_RX_HSPMD_STATUS1_CH0   ,0x000f1328) /* [RO][32] RX_HSPMD_STATUS1_CH0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_EQ_0_RX_TESTMUX_STATUS1_CH0 ,0x000f133c) /* [RO][32] RX_TESTMUX_STATUS1_CH0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_EQ_0_RXPMD_REV_ID_CH1       ,0x000f1340) /* [RO][32] RXPMD_REV_ID_CH1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH1 ,0x000f1360) /* [RO][32] RX_FREQ_MON_STATUS1_CH1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_EQ_0_RX_HSPMD_STATUS1_CH1   ,0x000f1368) /* [RO][32] RX_HSPMD_STATUS1_CH1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_EQ_0_RX_TESTMUX_STATUS1_CH1 ,0x000f137c) /* [RO][32] RX_TESTMUX_STATUS1_CH1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_EQ_0_RXPMD_REV_ID_CH2       ,0x000f1380) /* [RO][32] RXPMD_REV_ID_CH2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH2 ,0x000f13a0) /* [RO][32] RX_FREQ_MON_STATUS1_CH2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_EQ_0_RX_HSPMD_STATUS1_CH2   ,0x000f13a8) /* [RO][32] RX_HSPMD_STATUS1_CH2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_EQ_0_RX_TESTMUX_STATUS1_CH2 ,0x000f13bc) /* [RO][32] RX_TESTMUX_STATUS1_CH2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_EQ_0_RXPMD_REV_ID_CH3       ,0x000f13c0) /* [RO][32] RXPMD_REV_ID_CH3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH3 ,0x000f13e0) /* [RO][32] RX_FREQ_MON_STATUS1_CH3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_EQ_0_RX_HSPMD_STATUS1_CH3   ,0x000f13e8) /* [RO][32] RX_HSPMD_STATUS1_CH3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_EQ_0_RX_TESTMUX_STATUS1_CH3 ,0x000f13fc) /* [RO][32] RX_TESTMUX_STATUS1_CH3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_MON ,0x000f2014) /* [RO][32] HDMI Receiver Digital Front End Test Monitor Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_CHANNEL_ALIGNMENT_MONITOR ,0x000f2064) /* [RO][32] Channel alignment monitor */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_UNSCRAMBLED_CONTROL_LENGTH ,0x000f2068) /* [RO][32] Unscrambled control character length received */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_HDCP_RX_KSV_FIFO_VIEW_0   ,0x000f208c) /* [RO][32] KSV FIFO Readback register 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_HDCP_RX_KSV_FIFO_VIEW_1   ,0x000f2090) /* [RO][32] KSV FIFO Readback register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_HDCP_RX_REPEATER_CTL      ,0x000f2094) /* [RO][32] HDCP Repeater Control Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_HDCP_STATUS               ,0x000f20a4) /* [RO][32] HDCP Status information */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_HDCP_I2C_TRANSACTION_MONITOR ,0x000f20b4) /* [RO][32] Debug visibility into HDCP I<sup><small>2</sup></small>C transactions */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_HDCP_MON_BKSV_0           ,0x000f20b8) /* [RO][32] Debug visibility into HDCP receiver KSV 31:0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_HDCP_MON_BKSV_1           ,0x000f20bc) /* [RO][32] Debug visibility into HDCP receiver KSV 39:32 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_HDCP_MON_RI_PJ            ,0x000f20c0) /* [RO][32] Debug visibility into HDCP link verification RI and PJ values */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_HDCP_MON_AKSV_0           ,0x000f20c4) /* [RO][32] Debug visibility into HDCP transmitter KSV 31:0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_HDCP_MON_AKSV_1           ,0x000f20c8) /* [RO][32] Debug visibility into HDCP transmitter KSV 39:32 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_HDCP_MON_AINFO            ,0x000f20cc) /* [RO][32] Debug visibility into HDCP transmitter AINFO */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_HDCP_MON_AN_0             ,0x000f20d0) /* [RO][32] Debug visibility into HDCP transmitter session random number - AN 31:0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_HDCP_MON_AN_1             ,0x000f20d4) /* [RO][32] Debug visibility into HDCP transmitter session random number - AN 63:32 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_HDCP_MON_RX_V_0           ,0x000f20d8) /* [RO][32] Debug visibility into HDCP Verification Value Bits 31:0 - H0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_HDCP_MON_RX_V_1           ,0x000f20dc) /* [RO][32] Debug visibility into HDCP Verification Value Bits 63:32 - H1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_HDCP_MON_RX_V_2           ,0x000f20e0) /* [RO][32] Debug visibility into HDCP Verification Value Bits 95:64 - H2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_HDCP_MON_RX_V_3           ,0x000f20e4) /* [RO][32] Debug visibility into HDCP Verification Value Bits 127:96 - H3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_HDCP_MON_RX_V_4           ,0x000f20e8) /* [RO][32] Debug visibility into HDCP Verification Value Bits 159:128 - H4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_HDCP_MON_RX_BSTATUS__BCAPS ,0x000f20ec) /* [RO][32] Debug visibility into HDCP Bcaps and Bstatus */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_SCDC_I2C_TRANSACTION_MONITOR ,0x000f20f0) /* [RO][32] Debug visibility into SCDC I<sup><small>2</sup></small>C transactions */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_SCDC_CFG_STATUS           ,0x000f2108) /* [RO][32] SCDC Config Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_SCDC_STATUS               ,0x000f210c) /* [RO][32] SCDC Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_SCDC_ERR_DET_STATUS_1     ,0x000f2110) /* [RO][32] SCDC Error Detection Status Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_SCDC_ERR_DET_STATUS_2     ,0x000f2114) /* [RO][32] SCDC Error Detection Status Register 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS   ,0x000f2150) /* [RO][32] Monitor which Packets Updated */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS ,0x000f2184) /* [RO][32] Status of Packet Stop Detection Circuit */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_PACKET_PROCESSOR_AUDIO_CTS ,0x000f218c) /* [RO][32] HDMI Cyclic Time Stamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_PACKET_PROCESSOR_AUDIO_N  ,0x000f2190) /* [RO][32] HDMI N Value for Computing the Cyclic Time Stamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_PACKET_PROCESSOR_CHN_STAT_3_0 ,0x000f2194) /* [RO][32] Packet Processor: Audio Channel Status Bits 31:0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_PACKET_PROCESSOR_CHN_STAT_7_4 ,0x000f2198) /* [RO][32] Packet Processor: Audio Channel Status Bits 63:32 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_PKT_ACR_STATUS_0          ,0x000f21b4) /* [RO][32] Audio Packet Clock Recovery PKT_ACR_STATUS_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_PKT_ACR_STATUS_1          ,0x000f21b8) /* [RO][32] Audio Packet Clock Recovery PKT_ACR_STATUS_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_PKT_ACR_STATUS_2          ,0x000f21bc) /* [RO][32] Audio Packet Clock Recovery PKT_ACR_STATUS_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_PKT_ACR_STATUS_3          ,0x000f21c0) /* [RO][32] Audio Packet Clock Recovery PKT_ACR_STATUS_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_PERT_STATUS               ,0x000f21e4) /* [RO][32] General PERT Status Information */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_PERT_PIXEL_COUNT          ,0x000f21f8) /* [RO][32] PERT Pixel Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_PERT_PIXEL_ERROR_COUNT    ,0x000f21fc) /* [RO][32] PERT Pixel Error Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_PERT_RED_PIXEL_ERROR_COUNT ,0x000f2200) /* [RO][32] PERT Red Pixel Error Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_PERT_GREEN_PIXEL_ERROR_COUNT ,0x000f2204) /* [RO][32] PERT Green Pixel Error Count  Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_PERT_BLUE_PIXEL_ERROR_COUNT ,0x000f2208) /* [RO][32] PERT Blue Pixel Error Count  Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_PRBS_CH_0                 ,0x000f220c) /* [RO][32] PRBS Channel 0 Pixel Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_PRBS_CH_1                 ,0x000f2210) /* [RO][32] PRBS Channel 1 Pixel Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_PRBS_CH_2                 ,0x000f2214) /* [RO][32] PRBS Channel 2 Pixel Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_PRBS_CH_0_STATUS          ,0x000f2218) /* [RO][32] PRBS Channel 0 Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_PRBS_CH_1_STATUS          ,0x000f221c) /* [RO][32] PRBS Channel 1 Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_PRBS_CH_2_STATUS          ,0x000f2220) /* [RO][32] PRBS Channel 2 Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_EVENT_COUNTER_0_1_COUNT   ,0x000f2258) /* [RO][32] Counters 0 and 1 to Monitor Events for Test and Debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_EVENT_COUNTER_2_3_COUNT   ,0x000f225c) /* [RO][32] Counters 2 and 3 to Monitor Events for Test and Debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_EVENT_COUNTER_4_5_COUNT   ,0x000f2260) /* [RO][32] Counters 4 and 5 to Monitor Events for Test and Debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_SYS_CLK_CNTR              ,0x000f2264) /* [RO][32] Count system clocks to provide a test time base. */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_ERROR_INTERRUPT_STATUS    ,0x000f2268) /* [RO][32] Used to determine which error triggered the error interrupt */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_MISC_STATUS               ,0x000f226c) /* [RO][32] Miscellaneous Status Info about the HDMI RX Core */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS  ,0x000f2278) /* [RO][32] Video Format Detection Circuit Update Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_1 ,0x000f227c) /* [RO][32] Video Format Detection Circuit Update Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_FORMAT_DET_1              ,0x000f2288) /* [RO][32] VID_FORMAT_1  Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_FORMAT_DET_2              ,0x000f228c) /* [RO][32] VID_FORMAT_2  Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_FORMAT_DET_3              ,0x000f2290) /* [RO][32] VID_FORMAT_3  Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_FORMAT_DET_4              ,0x000f2294) /* [RO][32] VID_FORMAT_4  Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_FORMAT_DET_5              ,0x000f2298) /* [RO][32] VID_FORMAT_5  Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_FORMAT_DET_6              ,0x000f229c) /* [RO][32] VID_FORMAT_6  Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_FORMAT_DET_7              ,0x000f22a0) /* [RO][32] VID_FORMAT_7  Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_FORMAT_DET_8              ,0x000f22a4) /* [RO][32] VID_FORMAT_8  Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_FORMAT_DET_9              ,0x000f22a8) /* [RO][32] VID_FORMAT_9  Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_FORMAT_DET_10             ,0x000f22ac) /* [RO][32] VID_FORMAT_10  Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_HSYNC_CNT                 ,0x000f22b0) /* [RO][32] HSYNC_CNT  Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_VSYNC_CNT_FIELD0          ,0x000f22b4) /* [RO][32] VSYNC_CNT_FIELD0  Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_VSYNC_CNT_FIELD1          ,0x000f22b8) /* [RO][32] VSYNC_CNT_FIELD1  Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_VSYNC_PIX_FIELD0          ,0x000f22bc) /* [RO][32] VSYNC_PIX_FIELD0  Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_VSYNC_PIX_FIELD1          ,0x000f22c0) /* [RO][32] VSYNC_PIX_FIELD1  Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_PCTR_ERROR_STATUS         ,0x000f22dc) /* [RO][32] PCTR_ERROR_STATUS - Status of DVP Format Threshold Monitor Circuit */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_HDMI_13_FEATURES_STATUS_1 ,0x000f22e8) /* [RO][32] Status For HDMI 1.3 features */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_STATUS1 ,0x000f22ec) /* [RO][32] I2C_FREQ_DETECTION_STATUS1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_STATUS2 ,0x000f22f0) /* [RO][32] I2C_FREQ_DETECTION_STATUS2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_SCDC_I2C_FREQ_DETECTION_STATUS1 ,0x000f22f4) /* [RO][32] SCDC_I2C_FREQ_DETECTION_STATUS1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_SCDC_I2C_FREQ_DETECTION_STATUS2 ,0x000f22f8) /* [RO][32] SCDC_I2C_FREQ_DETECTION_STATUS2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS         ,0x000f2320) /* [RO][32] VIDEO_MUTE_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_AUDIO_PASSTHRU_CNT_STATUS ,0x000f232c) /* [RO][32] AUDIO_PASSTHRU_CNT_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_STATUS ,0x000f2334) /* [RO][32] AUDIO_MUTE_PASSTHRU_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_STATUS    ,0x000f2340) /* [RO][32] AVMUTE_PASSTHRU_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_STATUS ,0x000f234c) /* [RO][32] TMDS_SHUTOFF_PASSTHRU_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_CRC_CHECK_STATUS_0        ,0x000f2760) /* [RO][32] CRC Checker Status 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_CRC_CHECK_STATUS_1        ,0x000f2764) /* [RO][32] CRC Checker Status 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_CRC_PIX_CHECK_STATUS_0    ,0x000f2774) /* [RO][32] CRC Checker Status 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_CRC_PIX_CHECK_STATUS_1    ,0x000f2778) /* [RO][32] CRC Checker Status 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_CRC_TMDS_CHECK_STATUS_0   ,0x000f2788) /* [RO][32] CRC Checker Status 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_CRC_TMDS_CHECK_STATUS_1   ,0x000f278c) /* [RO][32] CRC Checker Status 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_CHAR_ERR_DET_STATUS       ,0x000f2794) /* [RO][32] Character Error Detection Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_CHAR_ERR_DET_COUNT_STATUS_0 ,0x000f2798) /* [RO][32] Character Error Detection Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_CHAR_ERR_DET_COUNT_STATUS_1 ,0x000f279c) /* [RO][32] Character Error Detection Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_CHAR_ERR_DET_COUNT_STATUS_2 ,0x000f27a0) /* [RO][32] Character Error Detection Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDCP2_RX_0_TIMEOUT_STATUS_0         ,0x000f2810) /* [RO][32] HDCP 2.x Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDCP2_RX_0_STATUS_0                 ,0x000f2814) /* [RO][32] HDCP 2.x Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDCP2_RX_0_RD_FIFO_STATUS_0         ,0x000f2834) /* [RO][32] HDCP 2.x Read_Message FIFO status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDCP2_RX_0_WR_FIFO_TYPE             ,0x000f283c) /* [RO][32] HDCP 2.x Write_Message FIFO data type */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDCP2_RX_0_WR_FIFO_CMD              ,0x000f2840) /* [RO][32] HDCP 2.x Write_Message FIFO command */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDCP2_RX_0_WR_FIFO_DATA             ,0x000f2844) /* [RO][32] HDCP 2.x Write_Message FIFO data */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDCP2_RX_0_WR_FIFO_STATUS_0         ,0x000f2848) /* [RO][32] HDCP 2.x Write_Message FIFO status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDCP2_RX_0_HAE_MONITOR              ,0x000f284c) /* [RO][32] HDCP 2.x Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_INTR2_0_CPU_STATUS          ,0x000f2a00) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS     ,0x000f2a0c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_INTR2_0_PCI_STATUS          ,0x000f2a18) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS     ,0x000f2a24) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS    ,0x000f2a40) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS ,0x000f2a4c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS    ,0x000f2a58) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS ,0x000f2a64) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_HAE_INTR2_0_CPU_STATUS      ,0x000f2a80) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_HAE_INTR2_0_CPU_MASK_STATUS ,0x000f2a8c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_HAE_INTR2_0_PCI_STATUS      ,0x000f2a98) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_HAE_INTR2_0_PCI_MASK_STATUS ,0x000f2aa4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDCP2_RX_HAE_INTR2_0_CPU_STATUS     ,0x000f2ac0) /* [RO][32] HAE interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDCP2_RX_HAE_INTR2_0_CPU_MASK_STATUS ,0x000f2acc) /* [RO][32] HAE interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_CORE_REV                   ,0x000f4000) /* [RO][32] CORE_REV          Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_HW_CONFIGURATION           ,0x000f4008) /* [RO][32] Features supported by hardware */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_VID_FORMAT_1               ,0x000f4154) /* [RO][32] VID_FORMAT_1  Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_VID_FORMAT_2               ,0x000f4158) /* [RO][32] VID_FORMAT_2  Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_VID_FORMAT_3               ,0x000f415c) /* [RO][32] VID_FORMAT_3  Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_VID_FORMAT_4               ,0x000f4160) /* [RO][32] VID_FORMAT_4  Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_VID_FORMAT_5               ,0x000f4164) /* [RO][32] VID_FORMAT_5 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_VID_FORMAT_6               ,0x000f4168) /* [RO][32] VID_FORMAT_6 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_VID_FORMAT_7               ,0x000f416c) /* [RO][32] VID_FORMAT_7 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_VID_FORMAT_8               ,0x000f4170) /* [RO][32] VID_FORMAT_8 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_VID_FORMAT_9               ,0x000f4174) /* [RO][32] VID_FORMAT_9 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_VID_FORMAT_10              ,0x000f4178) /* [RO][32] VID_FORMAT_10 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_HSYNC_CNT                  ,0x000f417c) /* [RO][32] HSYNC_CNT    Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_VSYNC_CNT_FIELD0           ,0x000f4180) /* [RO][32] VSYNC_CNT_FIELD0 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_VSYNC_CNT_FIELD1           ,0x000f4184) /* [RO][32] VSYNC_CNT_FIELD1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_VSYNC_PIX_FIELD0           ,0x000f4188) /* [RO][32] VSYNC_PIX_FIELD0 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_VSYNC_PIX_FIELD1           ,0x000f418c) /* [RO][32] VSYNC_PIX_FIELD1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_I3D_FA_DETECT_STATUS_0     ,0x000f4190) /* [RO][32] Field Alternative 3D video Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_I3D_FA_DETECT_STATUS_1     ,0x000f4194) /* [RO][32] Field Alternative 3D video Status    F0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_COUNT_AT_FIRST_PIXEL       ,0x000f4198) /* [RO][32] The DMA trigger count down value at the time of the first picture pixel */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS   ,0x000f419c) /* [RO][32] Video Format Detection Circuit Update Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_1 ,0x000f41a0) /* [RO][32] Video Format Detection Circuit Update Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_FOUR_TWO_ZERO_STATUS_1     ,0x000f41a4) /* [RO][32] 420 Chroma Up-converter Status Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_FOUR_TWO_ZERO_STATUS_2     ,0x000f41a8) /* [RO][32] 420 Chroma Up-converter Status Register 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_PCTR_ERROR_STATUS          ,0x000f41ac) /* [RO][32] PCTR_ERROR_STATUS    Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_BRIDGE_ERRORS_AUTO_CLR     ,0x000f41b0) /* [RO][32] BRIDGE_ERRORS_AUTO_CLR */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_BRIDGE_ERRORS_RDB_CLR      ,0x000f41b4) /* [RO][32] BRIDGE_ERRORS_RDB_CLR */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_MUTE_STATUS                ,0x000f41bc) /* [RO][32] MUTE Active status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_SIDEBAND_STATUS_1          ,0x000f41c0) /* [RO][32] SIDE BAND signal status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_SIDEBAND_STATUS_2          ,0x000f41c4) /* [RO][32] SIDE BAND signal status after sampling register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_FLOW_STATUS                ,0x000f41c8) /* [RO][32] FLOW CONTROL STATUS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_RGB_MONITOR_STATUS_1       ,0x000f41cc) /* [RO][32] RGB Pixel Monitor Status Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_RGB_MONITOR_STATUS_2       ,0x000f41d0) /* [RO][32] RGB Pixel Monitor Status Register 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_RGB_MONITOR_STATUS_3       ,0x000f41d4) /* [RO][32] RGB Pixel Monitor Status Register 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_RGB_MONITOR_STATUS_4       ,0x000f41d8) /* [RO][32] RGB Pixel Monitor Status Register 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_RGB_MONITOR_STATUS_5       ,0x000f41dc) /* [RO][32] RGB Pixel Monitor Status Register 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_CRC_CHECK_STATUS_0         ,0x000f41f4) /* [RO][32] HD_DVI CRC Checker Status 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_CRC_CHECK_STATUS_1         ,0x000f41f8) /* [RO][32] HD_DVI CRC Checker Status 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_BVB_OUTPUT_MONITOR_0       ,0x000f4200) /* [RO][32] HD_DVI BVB Output Video parameters - Pixel count and line count Error flags */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_BVB_OUTPUT_MONITOR_1       ,0x000f4204) /* [RO][32] HD_DVI BVB Output Video parameters - Total Pixel count and line count */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_BVB_OUTPUT_MONITOR_2       ,0x000f4208) /* [RO][32] HD_DVI BVB Output Video parameters - Current Pixel count and line count */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_PTHRU_STATUS               ,0x000f4210) /* [RO][32] HD_DVI Passthru status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVP_HR_TMR_TIMER0_STAT              ,0x000f4cd8) /* [RO][32] TIMER0 STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVP_HR_TMR_TIMER1_STAT              ,0x000f4cdc) /* [RO][32] TIMER1 STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVP_HR_TMR_TIMER2_STAT              ,0x000f4ce0) /* [RO][32] TIMER2 STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVP_HR_TMR_TIMER3_STAT              ,0x000f4ce4) /* [RO][32] TIMER3 STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_STATUS_0 ,0x000f8014) /* [RO][32] HDMI TX 0 Input CRC Checker Status 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_STATUS_1 ,0x000f8018) /* [RO][32] HDMI TX 0 Input CRC Checker Status 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_STATUS_0 ,0x000f8028) /* [RO][32] HDMI TX 0 Channel CRC Checker Status 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_STATUS_1 ,0x000f802c) /* [RO][32] HDMI TX 0 Channel CRC Checker Status 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVP_HT_HDMI_PTHRU_FILL_STATUS       ,0x000f80e8) /* [RO][32] HDMI Pass-through Fill Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVP_HT_DVP_HT_FREQ_MEASURE          ,0x000f8104) /* [RO][32] DVP_HT Freqency Measure */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVP_HT_DVP_HT_MAX_FREQ              ,0x000f8108) /* [RO][32] DVP_HT Freqency Measurement Max Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVP_HT_DVP_HT_MIN_FREQ              ,0x000f810c) /* [RO][32] DVP_HT Freqency Measurement Min Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_AN0                            ,0x000fa008) /* [RO][32] HDCP Random Number AN (Lower Order Bits) Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_AN1                            ,0x000fa00c) /* [RO][32] HDCP Random Number AN (Higher Order Bits) Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_CP_STATUS                      ,0x000fa028) /* [RO][32] HDCP Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_CP_INTEGRITY                   ,0x000fa02c) /* [RO][32] HDCP Integrity Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_CP_INTEGRITY_CHK_STATUS_1      ,0x000fa05c) /* [RO][32] HDCP Integrity Checker Status Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_CP_INTEGRITY_CHK_STATUS_2      ,0x000fa060) /* [RO][32] HDCP Integrity Checker Status Register 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_CP_INTEGRITY_CHK_STATUS_3      ,0x000fa064) /* [RO][32] HDCP Integrity Checker Status Register 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_READ_POINTERS                  ,0x000fa078) /* [RO][32] HDMI Read Pointers Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_MAI_FORMAT                     ,0x000fa0a4) /* [RO][32] Received HDMI MAI format word */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_MAI_BUS_MONITOR_3              ,0x000fa0b4) /* [RO][32] MAI Bus Monitor Register 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RAM_PACKET_STATUS              ,0x000fa0c4) /* [RO][32] RAM Packet Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_PACKET_FIFO_STATUS             ,0x000fa110) /* [RO][32] Packet FIFO Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_HDMI_13_AUDIO_STATUS_1         ,0x000fa118) /* [RO][32] HDMI 1.3 Audio Features configuration */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_FORMAT_DET_UPDATE_STATUS       ,0x000fa124) /* [RO][32] Video Format Detection Circuit Update Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_FORMAT_DET_UPDATE_STATUS_1     ,0x000fa128) /* [RO][32] Video Format Detection Circuit Update Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_FORMAT_DET_1                   ,0x000fa134) /* [RO][32] VID_FORMAT_1  Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_FORMAT_DET_2                   ,0x000fa138) /* [RO][32] VID_FORMAT_2  Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_FORMAT_DET_3                   ,0x000fa13c) /* [RO][32] VID_FORMAT_3  Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_FORMAT_DET_4                   ,0x000fa140) /* [RO][32] VID_FORMAT_4  Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_FORMAT_DET_5                   ,0x000fa144) /* [RO][32] VID_FORMAT_5  Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_FORMAT_DET_6                   ,0x000fa148) /* [RO][32] VID_FORMAT_6  Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_FORMAT_DET_7                   ,0x000fa14c) /* [RO][32] VID_FORMAT_7  Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_FORMAT_DET_8                   ,0x000fa150) /* [RO][32] VID_FORMAT_8  Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_FORMAT_DET_9                   ,0x000fa154) /* [RO][32] VID_FORMAT_9  Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_FORMAT_DET_10                  ,0x000fa158) /* [RO][32] VID_FORMAT_10 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_HSYNC_CNT                      ,0x000fa15c) /* [RO][32] HSYNC  Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_VSYNC_CNT_FIELD0               ,0x000fa160) /* [RO][32] VSYNC_CNT_FIELD0 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_VSYNC_CNT_FIELD1               ,0x000fa164) /* [RO][32] VSYNC_CNT_FIELD1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_VSYNC_PIX_FIELD0               ,0x000fa168) /* [RO][32] VSYNC_PIX_CNT_FIELD0 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_VSYNC_PIX_FIELD1               ,0x000fa16c) /* [RO][32] VSYNC_PIX_CNT_FIELD1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_DEEP_COLOR_CONFIG_2            ,0x000fa174) /* [RO][32] HDMI Deep Color Configuration Register 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RGB_MONITOR_STATUS_1           ,0x000fa194) /* [RO][32] RGB Pixel Monitor Status Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RGB_MONITOR_STATUS_2           ,0x000fa198) /* [RO][32] RGB Pixel Monitor Status Register 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RGB_MONITOR_STATUS_3           ,0x000fa19c) /* [RO][32] RGB Pixel Monitor Status Register 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RGB_MONITOR_STATUS_4           ,0x000fa1a0) /* [RO][32] RGB Pixel Monitor Status Register 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RGB_MONITOR_STATUS_5           ,0x000fa1a4) /* [RO][32] RGB Pixel Monitor Status Register 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_HOTPLUG_STATUS                 ,0x000fa1a8) /* [RO][32] Hotplug Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_HDCP2TX_STATUS                 ,0x000fa20c) /* [RO][32] HDCP2TX_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_ERR_CNT_0                      ,0x000fa240) /* [RO][32] Error Count Register 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_ERR_CNT_1                      ,0x000fa244) /* [RO][32] Error Count Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_ERR_CNT_2                      ,0x000fa248) /* [RO][32] Error Count Register 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_PIXEL_CNT_L                    ,0x000fa24c) /* [RO][32] Pixel Count Register Low */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_PIXEL_CNT_H                    ,0x000fa250) /* [RO][32] Pixel Count Register High */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_HDR_DEBUG1                     ,0x000fa264) /* [RO][32] HDR Debug Register 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_HDR_RAM_STABLE                 ,0x000fa270) /* [RO][32] HDR RAM Stable Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_HDR_DESC_BANK_TO_VSYNC_CNT     ,0x000fa274) /* [RO][32] HDR HSYNC Count Register from BVN_DESC_BANK to VSYNC */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_EM_PACKET_STATUS               ,0x000fa278) /* [RO][32] Extended Metadata Packet Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH0_RD_0           ,0x000fa474) /* [RO][32] I2C CH0 Read Data 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH0_RD_1           ,0x000fa478) /* [RO][32] I2C CH0 Read Data 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH0_RD_2           ,0x000fa47c) /* [RO][32] I2C CH0 Read Data 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH0_RD_3           ,0x000fa480) /* [RO][32] I2C CH0 Read Data 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH0_RD_4           ,0x000fa484) /* [RO][32] I2C CH0 Read Data 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH0_RD_5           ,0x000fa488) /* [RO][32] I2C CH0 Read Data 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH0_RD_6           ,0x000fa48c) /* [RO][32] I2C CH0 Read Data 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH0_RD_7           ,0x000fa490) /* [RO][32] I2C CH0 Read Data 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH0_STAT           ,0x000fa494) /* [RO][32] I2C CH0 Stat */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH1_RD_0           ,0x000fa50c) /* [RO][32] I2C CH1 Read Data 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH1_RD_1           ,0x000fa510) /* [RO][32] I2C CH1 Read Data 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH1_RD_2           ,0x000fa514) /* [RO][32] I2C CH1 Read Data 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH1_RD_3           ,0x000fa518) /* [RO][32] I2C CH1 Read Data 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH1_RD_4           ,0x000fa51c) /* [RO][32] I2C CH1 Read Data 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH1_RD_5           ,0x000fa520) /* [RO][32] I2C CH1 Read Data 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH1_RD_6           ,0x000fa524) /* [RO][32] I2C CH1 Read Data 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH1_RD_7           ,0x000fa528) /* [RO][32] I2C CH1 Read Data 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH1_STAT           ,0x000fa52c) /* [RO][32] I2C CH1 Stat */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH2_RD_0           ,0x000fa5a4) /* [RO][32] I2C CH2 Read Data 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH2_RD_1           ,0x000fa5a8) /* [RO][32] I2C CH2 Read Data 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH2_RD_2           ,0x000fa5ac) /* [RO][32] I2C CH2 Read Data 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH2_RD_3           ,0x000fa5b0) /* [RO][32] I2C CH2 Read Data 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH2_RD_4           ,0x000fa5b4) /* [RO][32] I2C CH2 Read Data 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH2_RD_5           ,0x000fa5b8) /* [RO][32] I2C CH2 Read Data 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH2_RD_6           ,0x000fa5bc) /* [RO][32] I2C CH2 Read Data 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH2_RD_7           ,0x000fa5c0) /* [RO][32] I2C CH2 Read Data 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH2_STAT           ,0x000fa5c4) /* [RO][32] I2C CH2 Stat */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH3_RD_0           ,0x000fa63c) /* [RO][32] I2C CH3 Read Data 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH3_RD_1           ,0x000fa640) /* [RO][32] I2C CH3 Read Data 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH3_RD_2           ,0x000fa644) /* [RO][32] I2C CH3 Read Data 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH3_RD_3           ,0x000fa648) /* [RO][32] I2C CH3 Read Data 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH3_RD_4           ,0x000fa64c) /* [RO][32] I2C CH3 Read Data 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH3_RD_5           ,0x000fa650) /* [RO][32] I2C CH3 Read Data 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH3_RD_6           ,0x000fa654) /* [RO][32] I2C CH3 Read Data 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH3_RD_7           ,0x000fa658) /* [RO][32] I2C CH3 Read Data 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH3_STAT           ,0x000fa65c) /* [RO][32] I2C CH3 Stat */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_TRANSACTION_DONE_STAT ,0x000fa668) /* [RO][32] Channel Done Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_HDCP2TX_RXSTATUS   ,0x000fa670) /* [RO][32] HDCP2 RxStatus Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_HDCP2TX_STATUS0    ,0x000fa674) /* [RO][32] HDCP2 Status 0 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_HDCP2TX_WR_FIFO_STATUS0 ,0x000fa680) /* [RO][32] HDCP2 Write FIFO Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_HDCP2TX_CURRENT_TIMER_0 ,0x000fa6a0) /* [RO][32] HDCP2 Timer_0 and Timer_1 Current Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_HDCP2TX_CURRENT_TIMER_1 ,0x000fa6a4) /* [RO][32] HDCP2 Timer_2 and ENC_EN Timer Current Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_HDCP2TX_RD_FIFO_STATUS0 ,0x000fa6bc) /* [RO][32] HDCP2 Read FIFO Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_HDCP2TX_RD_FIFO_STATUS1 ,0x000fa6c0) /* [RO][32] HDCP2 Read FIFO Read Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_HDCP2TX_RD_FIFO_READ_CMD ,0x000fa6c4) /* [RO][32] HDCP2 Read FIFO Read Command Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_HDCP2TX_RD_FIFO_READ_DATA ,0x000fa6c8) /* [RO][32] HDCP2 Read FIFO Read Data Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_HDCP2TX_FSM_DEBUG  ,0x000fa6f0) /* [RO][32] HDCP2 FSM Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_PHY_STATUS                  ,0x000fa848) /* [RO][32] HDMI TX Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_PHY_PLL_CALIBRATION_STATUS_1 ,0x000fa860) /* [RO][32] HDMI TX Phy calibration status 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_PHY_PLL_CALIBRATION_STATUS_2 ,0x000fa864) /* [RO][32] HDMI TX Phy calibration status 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_PHY_RSEN_STATUS             ,0x000fa86c) /* [RO][32] HDMI TX PHY RSEN Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RM_INTEGRATOR_HI_STATUS        ,0x000fa8ac) /* [RO][32] Loop Filter Integrator HI Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RM_INTEGRATOR_LO_STATUS        ,0x000fa8b0) /* [RO][32] Loop Filter Integrator LO Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RM_STATUS                      ,0x000fa8b4) /* [RO][32] Rate Manager Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_INTR2_CPU_STATUS            ,0x000fa900) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS       ,0x000fa90c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_INTR2_PCI_STATUS            ,0x000fa918) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS       ,0x000fa924) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_SCDC_INTR2_0_CPU_STATUS     ,0x000fa980) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_STATUS ,0x000fa98c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_SCDC_INTR2_0_PCI_STATUS     ,0x000fa998) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_STATUS ,0x000fa9a4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDCP2_TX_HAE_INTR2_0_CPU_STATUS     ,0x000faa00) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDCP2_TX_HAE_INTR2_0_CPU_MASK_STATUS ,0x000faa0c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDCP2_TX_HAE_INTR2_0_PCI_STATUS     ,0x000faa18) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDCP2_TX_HAE_INTR2_0_PCI_MASK_STATUS ,0x000faa24) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_HAE_INTR2_0_CPU_STATUS      ,0x000faa80) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_STATUS ,0x000faa8c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_HAE_INTR2_0_PCI_STATUS      ,0x000faa98) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_STATUS ,0x000faaa4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVN_PMU_RGR_REVISION                ,0x00110000) /* [RO][32] RGR Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVN_SEC_PMU_GR_REVISION             ,0x00130000) /* [RO][32] GR Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R0                ,0x00148000) /* [RO][32] General Purpose Core Register R0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R1                ,0x00148004) /* [RO][32] General Purpose Core Register R1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R2                ,0x00148008) /* [RO][32] General Purpose Core Register R2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R3                ,0x0014800c) /* [RO][32] General Purpose Core Register R3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R4                ,0x00148010) /* [RO][32] General Purpose Core Register R4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R5                ,0x00148014) /* [RO][32] General Purpose Core Register R5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R6                ,0x00148018) /* [RO][32] General Purpose Core Register R6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R7                ,0x0014801c) /* [RO][32] General Purpose Core Register R7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R8                ,0x00148020) /* [RO][32] General Purpose Core Register R8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R9                ,0x00148024) /* [RO][32] General Purpose Core Register R9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R10               ,0x00148028) /* [RO][32] General Purpose Core Register R10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R11               ,0x0014802c) /* [RO][32] General Purpose Core Register R11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R12               ,0x00148030) /* [RO][32] General Purpose Core Register R12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R13               ,0x00148034) /* [RO][32] General Purpose Core Register R13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R14               ,0x00148038) /* [RO][32] General Purpose Core Register R14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R15               ,0x0014803c) /* [RO][32] General Purpose Core Register R15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R16               ,0x00148040) /* [RO][32] General Purpose Core Register R16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R17               ,0x00148044) /* [RO][32] General Purpose Core Register R17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R18               ,0x00148048) /* [RO][32] General Purpose Core Register R18 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R19               ,0x0014804c) /* [RO][32] General Purpose Core Register R19 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R20               ,0x00148050) /* [RO][32] General Purpose Core Register R20 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R21               ,0x00148054) /* [RO][32] General Purpose Core Register R21 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R22               ,0x00148058) /* [RO][32] General Purpose Core Register R22 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R23               ,0x0014805c) /* [RO][32] General Purpose Core Register R23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R24               ,0x00148060) /* [RO][32] General Purpose Core Register R24 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R25               ,0x00148064) /* [RO][32] General Purpose Core Register R25 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R26               ,0x00148068) /* [RO][32] Global Pointer Register R26 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R27               ,0x0014806c) /* [RO][32] Frame Pointer Register R27 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R28               ,0x00148070) /* [RO][32] Stack Pointer Register R28 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R29               ,0x00148074) /* [RO][32] Level 1 Interrupt Link Register R29 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R30               ,0x00148078) /* [RO][32] Level 2 Interrupt Link Register R30 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R31               ,0x0014807c) /* [RO][32] Branch Link Register R31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R60               ,0x001480f0) /* [RO][32] Loop Count Register  R60 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R62               ,0x001480f8) /* [RO][32] Long Immediate Data Indicator Register R62 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R63               ,0x001480fc) /* [RO][32] Program Counter (PCL) Register R63 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_STATUS             ,0x0014a000) /* [RO][32] Auxiliary Register STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_IDENTITY           ,0x0014a010) /* [RO][32] Processor Identification register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_PC                 ,0x0014a018) /* [RO][32] Program Counter register (32-bit) */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_STATUS32           ,0x0014a028) /* [RO][32] Status register (32-bit) */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_CRC_BUILD_BCR      ,0x0014a188) /* [RO][32] Build configuration register for CRC instruction. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_DVBF_BUILD         ,0x0014a190) /* [RO][32] Build configuration register for dual viterbi butterfly instruction. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_EXT_ARITH_BUILD    ,0x0014a194) /* [RO][32] Build configuration register to specify that the processor has the extended arithmetic instructions. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_DATASPACE          ,0x0014a198) /* [RO][32] Build configuration register for dataspace. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_MEMSUBSYS          ,0x0014a19c) /* [RO][32] Build configuration register for memory subsytem. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_VECBASE_AC_BUILD   ,0x0014a1a0) /* [RO][32] Build configuration register for ARC600 interrupt vector base address. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_P_BASE_ADDR        ,0x0014a1a4) /* [RO][32] Build configuration register for peripheral base address. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_MPU_BUILD          ,0x0014a1b4) /* [RO][32] Build configuration register for memory protection unit. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_RF_BUILD           ,0x0014a1b8) /* [RO][32] Build configuration register for register file. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_D_CACHE_BUILD      ,0x0014a1c8) /* [RO][32] Build configuration register for data cache. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_MADI_BUILD         ,0x0014a1cc) /* [RO][32] Build configuration register for multiple ARC debug interface. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_DCCM_BUILD         ,0x0014a1d0) /* [RO][32] Build configuration register for data closely coupled memory. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_TIMER_BUILD        ,0x0014a1d4) /* [RO][32] Build configuration register for timers. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_AP_BUILD           ,0x0014a1d8) /* [RO][32] Build configuration register for actionpoints. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_I_CACHE_BUILD      ,0x0014a1dc) /* [RO][32] Build configuration register for instruction cache. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_ICCM_BUILD         ,0x0014a1e0) /* [RO][32] Build configuration register for instruction closely coupled memory. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_DSPRAM_BUILD       ,0x0014a1e4) /* [RO][32] Build configuration register for XY memory. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_MAC_BUILD          ,0x0014a1e8) /* [RO][32] Build configuration register for Xmac. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_MULTIPLY_BUILD     ,0x0014a1ec) /* [RO][32] Build configuration register for instruction closely coupled memory. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_SWAP_BUILD         ,0x0014a1f0) /* [RO][32] Build configuration register for swap instruction. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_NORM_BUILD         ,0x0014a1f4) /* [RO][32] Build configuration register for normalise instruction. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_MINMAX_BUILD       ,0x0014a1f8) /* [RO][32] Build configuration register for min/max instruction. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_BARREL_BUILD       ,0x0014a1fc) /* [RO][32] Build configuration register for barrel shifter. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_ARC600_BUILD       ,0x0014a304) /* [RO][32] Build configuration register for ARC 600. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_MCD_BCR            ,0x0014a310) /* [RO][32] MCD configuration register for AS221BD. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_IFETCHQUEUE_BUILD  ,0x0014a3f8) /* [RO][32] Build configuration register for the InstructionFetchQueue component. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_AUX_INTER_CORE_INTERRUPT ,0x0014aa00) /* [RO][32] Inter-core Interrupt Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_AX_IPC_SEM_N       ,0x0014aa04) /* [RO][32] Inter-core Sempahore Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_AUX_INTER_CORE_ACK ,0x0014aa08) /* [RO][32] Inter-core Interrupt Acknowledge Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_UART_UARTFR                     ,0x00150018) /* [RO][32] Flag register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_UART_UARTRIS                    ,0x0015003c) /* [RO][32] Raw interrupt status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_UART_UARTMIS                    ,0x00150040) /* [RO][32] Masked interrupt status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_UART_UARTPERIPHID0              ,0x00150fe0) /* [RO][32] UARTPeriphID0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_UART_UARTPERIPHID1              ,0x00150fe4) /* [RO][32] UARTPeriphID1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_UART_UARTPERIPHID2              ,0x00150fe8) /* [RO][32] UARTPeriphID2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_UART_UARTPERIPHID3              ,0x00150fec) /* [RO][32] UARTPeriphID3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_UART_UARTPCELLID0               ,0x00150ff0) /* [RO][32] UARTPCellID0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_UART_UARTPCELLID1               ,0x00150ff4) /* [RO][32] UARTPCellID1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_UART_UARTPCELLID2               ,0x00150ff8) /* [RO][32] UARTPCellID2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_UART_UARTPCELLID3               ,0x00150ffc) /* [RO][32] UARTPCellID3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_L2_STATUS0                  ,0x00151100) /* [RO][32] Host Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_L2_MASK_STATUS0             ,0x0015110c) /* [RO][32] Host Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_L2_STATUS1                  ,0x00151118) /* [RO][32] Host Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_L2_MASK_STATUS1             ,0x00151124) /* [RO][32] Host Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_HOST_L2_STATUS0                 ,0x00151200) /* [RO][32] Host Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_HOST_L2_MASK_STATUS0            ,0x0015120c) /* [RO][32] Host Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_HOST_L2_STATUS1                 ,0x00151218) /* [RO][32] Host Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_HOST_L2_MASK_STATUS1            ,0x00151224) /* [RO][32] Host Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_HOST_L2_STATUS2                 ,0x00151230) /* [RO][32] Host Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_HOST_L2_MASK_STATUS2            ,0x0015123c) /* [RO][32] Host Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CTRL_REVID                  ,0x00151300) /* [RO][32] Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CTRL_TIMER0_COUNT           ,0x00151344) /* [RO][32] Timer0 Current Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CTRL_TIMER1_COUNT           ,0x0015134c) /* [RO][32] Timer1 Current Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CTRL_TIMER2_COUNT           ,0x00151354) /* [RO][32] Timer2 Current Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CTRL_TIMER3_COUNT           ,0x0015135c) /* [RO][32] Timer3 Current Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_BSTI_BSTI_STATUS_RDATA          ,0x00151404) /* [RO][32] Indicate the status of BSTI and read data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_TMON_TEMPERATURE_MEASUREMENT_STATUS ,0x00151500) /* [RO][32] Indicate temperature measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_TMON_TEMPERATURE_INTERRUPT_TEMPERATURE ,0x0015151c) /* [RO][32] Temperature code associated with temperature interrupt event */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_STATUS   ,0x00151804) /* [RO][32] MEMORY ASSIST STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_TOP_CTRL_VOLTAGE_REGULATOR_STATUS ,0x0015180c) /* [RO][32] VOLTAGE REGULATOR STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_TOP_CTRL_S2_STANDBY_STATUS      ,0x00151810) /* [RO][32] S2 STANDBY STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_TOP_CTRL_VTRAP_STATUS           ,0x00151814) /* [RO][32] VTRAP STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_TOP_CTRL_OTP_STATUS             ,0x00151820) /* [RO][32] OTP STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_TOP_CTRL_OTP_AVS_INFO           ,0x00151824) /* [RO][32] OTP AVS INFO */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_TOP_CTRL_REVID                  ,0x00151840) /* [RO][32] REVID */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_TOP_CTRL_AVS_STATUS_IN          ,0x00151850) /* [RO][32] AVS STATUS IN */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_STATUS_1 ,0x00151884) /* [RO][32] MEMORY ASSIST STATUS_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_TOP_CTRL_VTRAP_STATUS_1         ,0x001518a8) /* [RO][32] VTRAP STATUS 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_HW_MNTR_SW_MEASUREMENT_UNIT_BUSY ,0x00152004) /* [RO][32] Indicate measurement unit is busy and SW should not de-assert sw_takeover while this is asserted */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_HW_MNTR_LAST_MEASURED_SENSOR    ,0x00152090) /* [RO][32] The last sensor that has been measured */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_HW_MNTR_AVS_INTERRUPT_FLAGS     ,0x00152094) /* [RO][32] Indicate AVS interrupts status whether they are triggered or not */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_PVT_TEMPERATURE_MNTR_STATUS ,0x00152200) /* [RO][32] Indicate PVT monitor sel 000(Temperature Monitoring) measurements data, validity of data and measurement done status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_PVT_0P85V_0_MNTR_STATUS ,0x00152204) /* [RO][32] Indicate PVT monitor sel 001(0p85V_0 Monitoring) measurements data, validity of data and measurement done status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_PVT_0P85V_1_MNTR_STATUS ,0x00152208) /* [RO][32] Indicate PVT monitor sel 010(0p85V_1 Monitoring) measurements data, validity of data and measurement done status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_PVT_1V_0_MNTR_STATUS ,0x0015220c) /* [RO][32] Indicate PVT monitor sel 011(1V_0 Monitoring) measurements data, validity of data and measurement done status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_PVT_1V_1_MNTR_STATUS ,0x00152210) /* [RO][32] Indicate PVT monitor sel 100(1V_1 Monitoring) measurements data, validity of data and measurement done status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_PVT_1p8V_MNTR_STATUS ,0x00152214) /* [RO][32] Indicate PVT monitor sel 101(1p8V Monitoring) measurements data, validity of data and measurement done status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_PVT_3p3V_MNTR_STATUS ,0x00152218) /* [RO][32] Indicate PVT monitor sel 110(3p3V Monitoring) measurements data, validity of data and measurement done status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_PVT_TESTMODE_MNTR_STATUS ,0x0015221c) /* [RO][32] Indicate PVT monitor sel 111(Testmode Monitoring) measurements data, validity of data and measurement done status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_0 ,0x00152220) /* [RO][32] Indicate central rosc 0 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_1 ,0x00152224) /* [RO][32] Indicate central rosc 1 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_2 ,0x00152228) /* [RO][32] Indicate central rosc 2 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_3 ,0x0015222c) /* [RO][32] Indicate central rosc 3 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_4 ,0x00152230) /* [RO][32] Indicate central rosc 4 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_5 ,0x00152234) /* [RO][32] Indicate central rosc 5 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_6 ,0x00152238) /* [RO][32] Indicate central rosc 6 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_7 ,0x0015223c) /* [RO][32] Indicate central rosc 7 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_8 ,0x00152240) /* [RO][32] Indicate central rosc 8 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_9 ,0x00152244) /* [RO][32] Indicate central rosc 9 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_10 ,0x00152248) /* [RO][32] Indicate central rosc 10 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_11 ,0x0015224c) /* [RO][32] Indicate central rosc 11 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_12 ,0x00152250) /* [RO][32] Indicate central rosc 12 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_13 ,0x00152254) /* [RO][32] Indicate central rosc 13 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_14 ,0x00152258) /* [RO][32] Indicate central rosc 14 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_15 ,0x0015225c) /* [RO][32] Indicate central rosc 15 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_16 ,0x00152260) /* [RO][32] Indicate central rosc 16 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_17 ,0x00152264) /* [RO][32] Indicate central rosc 17 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_18 ,0x00152268) /* [RO][32] Indicate central rosc 18 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_19 ,0x0015226c) /* [RO][32] Indicate central rosc 19 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_20 ,0x00152270) /* [RO][32] Indicate central rosc 20 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_21 ,0x00152274) /* [RO][32] Indicate central rosc 21 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_22 ,0x00152278) /* [RO][32] Indicate central rosc 22 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_23 ,0x0015227c) /* [RO][32] Indicate central rosc 23 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_24 ,0x00152280) /* [RO][32] Indicate central rosc 24 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_25 ,0x00152284) /* [RO][32] Indicate central rosc 25 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_26 ,0x00152288) /* [RO][32] Indicate central rosc 26 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_27 ,0x0015228c) /* [RO][32] Indicate central rosc 27 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_28 ,0x00152290) /* [RO][32] Indicate central rosc 28 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_29 ,0x00152294) /* [RO][32] Indicate central rosc 29 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_30 ,0x00152298) /* [RO][32] Indicate central rosc 30 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_31 ,0x0015229c) /* [RO][32] Indicate central rosc 31 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_32 ,0x001522a0) /* [RO][32] Indicate central rosc 32 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_33 ,0x001522a4) /* [RO][32] Indicate central rosc 33 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_34 ,0x001522a8) /* [RO][32] Indicate central rosc 34 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_35 ,0x001522ac) /* [RO][32] Indicate central rosc 35 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_ALL_IDL_HI_LOW_ROSCS ,0x001522e0) /* [RO][32] Represent sampled data from the central rosc's all_idl_hi_oscs and all_idl_low_oscs signals for test/debug purpose */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_1_POW_WDOG_FAILURE_STATUS ,0x00152800) /* [RO][32] Indicate power watchdog failure measurement data and validity of the data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_1_INTERRUPT_STATUS_FAULTY_POW_WDOG ,0x00152804) /* [RO][32] Indicate power watchdogs' status for static monitoring by software */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_1_INTERRUPT_STATUS_FAULTY_POW_WDOG_1 ,0x00152808) /* [RO][32] Indicate power watchdogs' status for static monitoring by software */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_1_INTERRUPT_STATUS_FAULTY_POW_WDOG_2 ,0x0015280c) /* [RO][32] Indicate power watchdogs' status for static monitoring by software */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_1_INTERRUPT_STATUS_FAULTY_POW_WDOG_3 ,0x00152810) /* [RO][32] Indicate power watchdogs' status for static monitoring by software */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_ROSC_THRESHOLD_1_INTERRUPT_STATUS_THRESHOLD1_FAULTY_SENSOR ,0x00152dfc) /* [RO][32] Indicate the faulty sensor where the threshold1 test failed */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_ROSC_THRESHOLD_2_INTERRUPT_STATUS_THRESHOLD2_FAULTY_SENSOR ,0x00152efc) /* [RO][32] Indicate the faulty sensor where the threshold2 test failed */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_WDOG_WDOGVALUE                  ,0x00153004) /* [RO][32] Watchdog Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_WDOG_WDOGRIS                    ,0x00153010) /* [RO][32] Watchdog Raw Interrupt Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_WDOG_WDOGMIS                    ,0x00153014) /* [RO][32] Watchdog Interrupt Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_WDOG_WDOGPERIPHID0              ,0x00153fe0) /* [RO][32] Peripheral Identification Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_WDOG_WDOGPERIPHID1              ,0x00153fe4) /* [RO][32] Peripheral Identification Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_WDOG_WDOGPERIPHID2              ,0x00153fe8) /* [RO][32] Peripheral Identification Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_WDOG_WDOGPERIPHID3              ,0x00153fec) /* [RO][32] Peripheral Identification Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_WDOG_WDOGPCELLID0               ,0x00153ff0) /* [RO][32] PrimeCell Identification Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_WDOG_WDOGPCELLID1               ,0x00153ff4) /* [RO][32] PrimeCell Identification Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_WDOG_WDOGPCELLID2               ,0x00153ff8) /* [RO][32] PrimeCell Identification Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_WDOG_WDOGPCELLID3               ,0x00153ffc) /* [RO][32] PrimeCell Identification Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_BSC_DATA_OUT0                   ,0x00154030) /* [RO][32] BSC Read Data Register 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_BSC_DATA_OUT1                   ,0x00154034) /* [RO][32] BSC Read Data Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_BSC_DATA_OUT2                   ,0x00154038) /* [RO][32] BSC Read Data Register 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_BSC_DATA_OUT3                   ,0x0015403c) /* [RO][32] BSC Read Data Register 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_BSC_DATA_OUT4                   ,0x00154040) /* [RO][32] BSC Read Data Register 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_BSC_DATA_OUT5                   ,0x00154044) /* [RO][32] BSC Read Data Register 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_BSC_DATA_OUT6                   ,0x00154048) /* [RO][32] BSC Read Data Register 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_BSC_DATA_OUT7                   ,0x0015404c) /* [RO][32] BSC Read Data Register 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_000_BPCM_ID               ,0x00158000) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_000_BPCM_CAPABILITY       ,0x00158004) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_000_BPCM_STATUS           ,0x0015800c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_000_AVS_ROSC_COUNT        ,0x0015801c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_001_BPCM_ID               ,0x00158040) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_001_BPCM_CAPABILITY       ,0x00158044) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_001_BPCM_STATUS           ,0x0015804c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_001_AVS_ROSC_COUNT        ,0x0015805c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_002_BPCM_ID               ,0x00158080) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_002_BPCM_CAPABILITY       ,0x00158084) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_002_BPCM_STATUS           ,0x0015808c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_002_AVS_ROSC_COUNT        ,0x0015809c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_003_BPCM_ID               ,0x001580c0) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_003_BPCM_CAPABILITY       ,0x001580c4) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_003_BPCM_STATUS           ,0x001580cc) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_003_AVS_ROSC_COUNT        ,0x001580dc) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_004_BPCM_ID               ,0x00158100) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_004_BPCM_CAPABILITY       ,0x00158104) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_004_BPCM_STATUS           ,0x0015810c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_004_AVS_ROSC_COUNT        ,0x0015811c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_005_BPCM_ID               ,0x00158140) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_005_BPCM_CAPABILITY       ,0x00158144) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_005_BPCM_STATUS           ,0x0015814c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_005_AVS_ROSC_COUNT        ,0x0015815c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_006_BPCM_ID               ,0x00158180) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_006_BPCM_CAPABILITY       ,0x00158184) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_006_BPCM_STATUS           ,0x0015818c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_006_AVS_ROSC_COUNT        ,0x0015819c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_007_BPCM_ID               ,0x001581c0) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_007_BPCM_CAPABILITY       ,0x001581c4) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_007_BPCM_STATUS           ,0x001581cc) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_007_AVS_ROSC_COUNT        ,0x001581dc) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_008_BPCM_ID               ,0x00158200) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_008_BPCM_CAPABILITY       ,0x00158204) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_008_BPCM_STATUS           ,0x0015820c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_008_AVS_ROSC_COUNT        ,0x0015821c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_009_BPCM_ID               ,0x00158240) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_009_BPCM_CAPABILITY       ,0x00158244) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_009_BPCM_STATUS           ,0x0015824c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_009_AVS_ROSC_COUNT        ,0x0015825c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_010_BPCM_ID               ,0x00158280) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_010_BPCM_CAPABILITY       ,0x00158284) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_010_BPCM_STATUS           ,0x0015828c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_010_AVS_ROSC_COUNT        ,0x0015829c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_011_BPCM_ID               ,0x001582c0) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_011_BPCM_CAPABILITY       ,0x001582c4) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_011_BPCM_STATUS           ,0x001582cc) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_011_AVS_ROSC_COUNT        ,0x001582dc) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_012_BPCM_ID               ,0x00158300) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_012_BPCM_CAPABILITY       ,0x00158304) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_012_BPCM_STATUS           ,0x0015830c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_012_AVS_ROSC_COUNT        ,0x0015831c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_013_BPCM_ID               ,0x00158340) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_013_BPCM_CAPABILITY       ,0x00158344) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_013_BPCM_STATUS           ,0x0015834c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_013_AVS_ROSC_COUNT        ,0x0015835c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_014_BPCM_ID               ,0x00158380) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_014_BPCM_CAPABILITY       ,0x00158384) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_014_BPCM_STATUS           ,0x0015838c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_014_AVS_ROSC_COUNT        ,0x0015839c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_015_BPCM_ID               ,0x001583c0) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_015_BPCM_CAPABILITY       ,0x001583c4) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_015_BPCM_STATUS           ,0x001583cc) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_015_AVS_ROSC_COUNT        ,0x001583dc) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_016_BPCM_ID               ,0x00158400) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_016_BPCM_CAPABILITY       ,0x00158404) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_016_BPCM_STATUS           ,0x0015840c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_016_AVS_ROSC_COUNT        ,0x0015841c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_017_BPCM_ID               ,0x00158440) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_017_BPCM_CAPABILITY       ,0x00158444) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_017_BPCM_STATUS           ,0x0015844c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_017_AVS_ROSC_COUNT        ,0x0015845c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_018_BPCM_ID               ,0x00158480) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_018_BPCM_CAPABILITY       ,0x00158484) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_018_BPCM_STATUS           ,0x0015848c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_018_AVS_ROSC_COUNT        ,0x0015849c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_019_BPCM_ID               ,0x001584c0) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_019_BPCM_CAPABILITY       ,0x001584c4) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_019_BPCM_STATUS           ,0x001584cc) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_019_AVS_ROSC_COUNT        ,0x001584dc) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_020_BPCM_ID               ,0x00158500) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_020_BPCM_CAPABILITY       ,0x00158504) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_020_BPCM_STATUS           ,0x0015850c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_020_AVS_ROSC_COUNT        ,0x0015851c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_021_BPCM_ID               ,0x00158540) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_021_BPCM_CAPABILITY       ,0x00158544) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_021_BPCM_STATUS           ,0x0015854c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_021_AVS_ROSC_COUNT        ,0x0015855c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_022_BPCM_ID               ,0x00158580) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_022_BPCM_CAPABILITY       ,0x00158584) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_022_BPCM_STATUS           ,0x0015858c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_022_AVS_ROSC_COUNT        ,0x0015859c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_023_BPCM_ID               ,0x001585c0) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_023_BPCM_CAPABILITY       ,0x001585c4) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_023_BPCM_STATUS           ,0x001585cc) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_023_AVS_ROSC_COUNT        ,0x001585dc) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_REGISTERS_PMB_ERROR_STATUS  ,0x0015a008) /* [RO][32] Indicate if there was erroneous PMB transaction along with address and type of transaction */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_CPU_PLL_LOCK_STATUS      ,0x0016001c) /* [RO][32] Lock Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_CPU_PLL_STATUS           ,0x00160038) /* [RO][32] Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_HVD_PLL_LOCK_STATUS      ,0x00160064) /* [RO][32] Lock Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_HVD_PLL_STATUS           ,0x00160080) /* [RO][32] Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_NETWORK_PLL_LOCK_STATUS  ,0x001600a8) /* [RO][32] Lock Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_NETWORK_PLL_STATUS       ,0x001600c4) /* [RO][32] Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_SC0_PLL_LOCK_STATUS      ,0x001600dc) /* [RO][32] Lock Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_SC0_PLL_STATUS           ,0x001600f8) /* [RO][32] Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_SC1_PLL_LOCK_STATUS      ,0x00160110) /* [RO][32] Lock Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_SC1_PLL_STATUS           ,0x0016012c) /* [RO][32] Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_SYS0_PLL_LOCK_STATUS     ,0x0016015c) /* [RO][32] Lock Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_SYS0_PLL_STATUS          ,0x00160178) /* [RO][32] Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_VCXO0_PLL_LOCK_STATUS    ,0x001601a4) /* [RO][32] Lock Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_VCXO0_PLL_STATUS         ,0x001601c0) /* [RO][32] Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_VCXO1_PLL_LOCK_STATUS    ,0x001601ec) /* [RO][32] Lock Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_VCXO1_PLL_STATUS         ,0x00160208) /* [RO][32] Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_XPT_PLL_LOCK_STATUS      ,0x00160230) /* [RO][32] Lock Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_XPT_PLL_STATUS           ,0x0016024c) /* [RO][32] Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_ASP_TOP_INST_CLOCK_ENABLE_STATUS ,0x00160258) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_BVN_EDGE_TOP_INST_CLOCK_ENABLE_STATUS ,0x00160264) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_BVN_MIDDLE_TOP_INST_CLOCK_ENABLE_STATUS ,0x0016026c) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_BVN_MVP_TOP_INST_CLOCK_ENABLE_STATUS ,0x00160278) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_STATUS  ,0x00160280) /* [RO][32] Clock Disable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_CLOCK_MONITOR_REF_COUNTER    ,0x0016028c) /* [RO][32] Clock Monitor Reference Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_CLOCK_MONITOR_REF_DONE       ,0x00160290) /* [RO][32] Clock Monitor Reference Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_CLOCK_MONITOR_VIEW_COUNTER   ,0x00160294) /* [RO][32] Clock Monitor View Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_CORE_XPT_INST_CLOCK_DISABLE_STATUS ,0x001602a0) /* [RO][32] Clock Disable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_CORE_XPT_INST_CLOCK_ENABLE_STATUS ,0x001602a8) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_DVP_HR_INST_CLOCK_DISABLE_STATUS ,0x001602bc) /* [RO][32] Clock Disable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_DVP_HR_INST_CLOCK_ENABLE0_STATUS ,0x001602c8) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_DVP_HR_INST_CLOCK_ENABLE2_STATUS ,0x001602d0) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_DVP_HR_INST_CLOCK_ENABLE_STATUS ,0x001602d4) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_DVP_HT_INST_CLOCK_DISABLE_STATUS ,0x001602e0) /* [RO][32] Clock Disable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_DVP_HT_INST_CLOCK_ENABLE_STATUS ,0x001602e8) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_HIF_INST_CLOCK_DISABLE_STATUS ,0x001602f8) /* [RO][32] Clock Disable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_HIF_INST_CLOCK_ENABLE_STATUS ,0x00160300) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_HVDP0_TOP_INST_CLOCK_ENABLE_STATUS ,0x00160310) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_HVDP1_TOP_INST_CLOCK_ENABLE_STATUS ,0x00160320) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_HVDS0_TOP_INST_CLOCK_ENABLE_STATUS ,0x00160330) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_HVDS1_TOP_INST_CLOCK_ENABLE_STATUS ,0x00160340) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_MEMSYS_32_0_INST_CLOCK_ENABLE_STATUS ,0x00160358) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_MEMSYS_32_0_INST_STATUS      ,0x00160360) /* [RO][32] Memsys 32 0 inst status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_MEMSYS_32_1_INST_CLOCK_ENABLE_STATUS ,0x0016036c) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_MEMSYS_32_1_INST_STATUS      ,0x00160374) /* [RO][32] Memsys 32 1 inst status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_ORION_TOP_INST_CLOCK_DISABLE_STATUS ,0x0016037c) /* [RO][32] Clock Disable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_ORION_TOP_INST_CLOCK_ENABLE_STATUS ,0x00160384) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PAD_CLOCK_DISABLE_STATUS     ,0x00160398) /* [RO][32] Clock Disable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_CPU_CHANNEL0_WFI_SM_STATUS ,0x001603a8) /* [RO][32] WFI PLL state machine status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_CPU_PLL_RESET_STATUS     ,0x001603ac) /* [RO][32] PLL_CPU Reset Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_HVD_PLL_RESET_STATUS     ,0x001603b0) /* [RO][32] PLL_HVD Reset Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_NETWORK_PLL_RESET_STATUS ,0x001603b4) /* [RO][32] PLL_NETWORK Reset Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_SC0_PLL_RESET_STATUS     ,0x001603b8) /* [RO][32] PLL_SC0 Reset Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_SC1_PLL_RESET_STATUS     ,0x001603c0) /* [RO][32] PLL_SC1 Reset Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_VCXO0_PLL_RESET_STATUS   ,0x001603cc) /* [RO][32] PLL_VCXO0 Reset Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_VCXO1_PLL_RESET_STATUS   ,0x001603d0) /* [RO][32] PLL_VCXO1 Reset Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PROD_OTP_INST_CLOCK_DISABLE_STATUS ,0x001603e4) /* [RO][32] Clock Disable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PROD_OTP_INST_CLOCK_ENABLE_STATUS ,0x001603ec) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_AIO_RAAGA0_STATUS ,0x001603f4) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0_STATUS ,0x001603fc) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_SATA3_PCIE_TOP_INST_CLOCK_DISABLE_STATUS ,0x00160410) /* [RO][32] Clock Disable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_PCIE1_STATUS ,0x0016041c) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_PCIE_STATUS ,0x00160420) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_SATA3_STATUS ,0x00160428) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_SECTOP_INST_CLOCK_ENABLE_SECTOP_XPT_STATUS ,0x00160438) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_SWITCH_TOP_WRAPPER_INST_CLOCK_DISABLE_STATUS ,0x0016044c) /* [RO][32] Clock Disable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_SWITCH_TOP_WRAPPER_INST_CLOCK_ENABLE_STATUS ,0x00160454) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_SWITCH_TOP_WRAPPER_INST_CLOCK_ENABLE_SYSTEMPORT_STATUS ,0x0016045c) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_SYS_AON_INST_CLOCK_DISABLE_STATUS ,0x00160468) /* [RO][32] Clock Disable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_SYS_CTRL_INST_CLOCK_DISABLE_STATUS ,0x00160474) /* [RO][32] Clock Disable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_USB0_TOP_INST_CLOCK_ENABLE_AHB_STATUS ,0x00160498) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_USB0_TOP_INST_CLOCK_ENABLE_AXI_STATUS ,0x001604a0) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_USB0_TOP_INST_CLOCK_ENABLE_BDC_STATUS ,0x001604a8) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_USB0_TOP_INST_CLOCK_ENABLE_STATUS ,0x001604ac) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_V3D_TOP_INST_CLOCK_ENABLE_STATUS ,0x001604bc) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_VEC_AIO_GFX_TOP_INST_CLOCK_DISABLE_STATUS ,0x001604cc) /* [RO][32] Clock Disable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_AIO_STATUS ,0x001604d8) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_M2MC0_STATUS ,0x001604e0) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_M2MC1_STATUS ,0x001604e8) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_MM_M2MC0_STATUS ,0x001604f0) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_STATUS ,0x001604f4) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VDAC_STATUS ,0x001604fc) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_STATUS ,0x00160504) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_VICE_0_INST_CLOCK_ENABLE_STATUS ,0x00160514) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_SYS0_PLL_RESET_STATUS    ,0x0016053c) /* [RO][32] PLL_SYS0 Reset Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_CPU_DVFS_SM_STATUS       ,0x0016100c) /* [RO][32] Power management DVFS NDIV state machine status. */
BCHP_REGISTER_READONLY_32BIT(BCHP_VCXO_0_RM_INTEGRATOR_HI_STATUS      ,0x0016282c) /* [RO][32] Loop Filter Integrator HI Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VCXO_0_RM_INTEGRATOR_LO_STATUS      ,0x00162830) /* [RO][32] Loop Filter Integrator LO Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VCXO_0_RM_STATUS                    ,0x00162834) /* [RO][32] Rate Manager Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VCXO_1_RM_INTEGRATOR_HI_STATUS      ,0x001628ac) /* [RO][32] Loop Filter Integrator HI Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VCXO_1_RM_INTEGRATOR_LO_STATUS      ,0x001628b0) /* [RO][32] Loop Filter Integrator LO Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VCXO_1_RM_STATUS                    ,0x001628b4) /* [RO][32] Rate Manager Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_INTR2_CPU_STATUS             ,0x00164800) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_INTR2_CPU_MASK_STATUS        ,0x0016480c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_INTR2_PCI_STATUS             ,0x00164818) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_INTR2_PCI_MASK_STATUS        ,0x00164824) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_RGR_REVISION                 ,0x00168000) /* [RO][32] RGR Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RANGE_BLOCKER_RSV_22            ,0x0017c058) /* [RO][32] RESERVED */
BCHP_REGISTER_READONLY_32BIT(BCHP_M2MC_CXT_SCH_GR_REVISION            ,0x002c0000) /* [RO][32] GR Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_M2MC_CXT_SCH_PACKET_COUNT_CONTEXT0  ,0x002c0108) /* [RO][32] Packet Count Context0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_M2MC_CXT_SCH_PACKET_COUNT_CONTEXT1  ,0x002c010c) /* [RO][32] Packet Count Context1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_M2MC_CXT_SCH_SCB_REQ_COUNT_CONTEXT0 ,0x002c0110) /* [RO][32] SCB Request Count Context0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_M2MC_CXT_SCH_SCB_REQ_COUNT_CONTEXT1 ,0x002c0114) /* [RO][32] SCB Request Count Context1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_M2MC_CXT_SCH_CONTEXT_OBSERVATION_CONTEXT0 ,0x002c012c) /* [RO][32] Balance Observation  Context0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_M2MC_CXT_SCH_CONTEXT_OBSERVATION_CONTEXT1 ,0x002c0130) /* [RO][32] Balance Observation  Context1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_M2MC_CXT_SCH_DEBUG                  ,0x002c0134) /* [RO][32] Debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_M2MC_REVISION                       ,0x002c8000) /* [RO][32] M2MC Revision register */
BCHP_REGISTER_READONLY_32BIT(BCHP_M2MC_LIST_STATUS                    ,0x002c8010) /* [RO][32] RDMA Linked List Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_M2MC_BLIT_STATUS                    ,0x002c8028) /* [RO][32] Blit status */
BCHP_REGISTER_READONLY_32BIT(BCHP_M2MC_BSTC_COMPRESS_REVISION         ,0x002c8090) /* [RO][32] BSTC Compression Revision ID register */
BCHP_REGISTER_READONLY_32BIT(BCHP_M2MC_BSTC_COMPRESS_CHECKSUM_STATUS  ,0x002c809c) /* [RO][32] BSTC Compression Checksum Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_M2MC_BSTC_COMPRESS_DEBUG_STATUS     ,0x002c80a8) /* [RO][32] BSTC Compression Debug Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_M2MC_BSTC_DECOMPRESS_REVISION       ,0x002c80b0) /* [RO][32] BSTC Decompression Revision ID register */
BCHP_REGISTER_READONLY_32BIT(BCHP_M2MC_BSTC_DECOMPRESS_CHECKSUM_STATUS ,0x002c80bc) /* [RO][32] BSTC Decompression Checksum Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_M2MC_BSTC_DECOMPRESS_DEBUG_STATUS   ,0x002c80c8) /* [RO][32] BSTC Decompression Debug Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_M2MC_DEBUG_STATUS                   ,0x002c80d4) /* [RO][32] M2MC Debug Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_M2MC_TIMEOUT_DEBUG                  ,0x002c8314) /* [RO][32] Timeout Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_M2MC_ARBITRATION_DELAY              ,0x002c8318) /* [RO][32] Arbitration Delay Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_M2MC_RDMA_DEBUG_STATUS              ,0x002c8320) /* [RO][32] M2MC RDMA Debug Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_M2MC_L2_CPU_STATUS                  ,0x002c9000) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_M2MC_L2_CPU_MASK_STATUS             ,0x002c900c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_M2MC_L2_PCI_STATUS                  ,0x002c9018) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_M2MC_L2_PCI_MASK_STATUS             ,0x002c9024) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_M2MC_GR_REVISION                    ,0x002c9800) /* [RO][32] GR Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_M2MC1_REVISION                      ,0x002d8000) /* [RO][32] M2MC Revision register */
BCHP_REGISTER_READONLY_32BIT(BCHP_M2MC1_LIST_STATUS                   ,0x002d8010) /* [RO][32] RDMA Linked List Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_M2MC1_BLIT_STATUS                   ,0x002d8028) /* [RO][32] Blit status */
BCHP_REGISTER_READONLY_32BIT(BCHP_M2MC1_BSTC_COMPRESS_REVISION        ,0x002d8090) /* [RO][32] BSTC Compression Revision ID register */
BCHP_REGISTER_READONLY_32BIT(BCHP_M2MC1_BSTC_COMPRESS_CHECKSUM_STATUS ,0x002d809c) /* [RO][32] BSTC Compression Checksum Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_M2MC1_BSTC_COMPRESS_DEBUG_STATUS    ,0x002d80a8) /* [RO][32] BSTC Compression Debug Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_M2MC1_BSTC_DECOMPRESS_REVISION      ,0x002d80b0) /* [RO][32] BSTC Decompression Revision ID register */
BCHP_REGISTER_READONLY_32BIT(BCHP_M2MC1_BSTC_DECOMPRESS_CHECKSUM_STATUS ,0x002d80bc) /* [RO][32] BSTC Decompression Checksum Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_M2MC1_BSTC_DECOMPRESS_DEBUG_STATUS  ,0x002d80c8) /* [RO][32] BSTC Decompression Debug Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_M2MC1_DEBUG_STATUS                  ,0x002d80d4) /* [RO][32] M2MC Debug Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_M2MC1_TIMEOUT_DEBUG                 ,0x002d8314) /* [RO][32] Timeout Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_M2MC1_ARBITRATION_DELAY             ,0x002d8318) /* [RO][32] Arbitration Delay Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_M2MC1_RDMA_DEBUG_STATUS             ,0x002d8320) /* [RO][32] M2MC RDMA Debug Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_M2MC1_L2_CPU_STATUS                 ,0x002d9000) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_M2MC1_L2_CPU_MASK_STATUS            ,0x002d900c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_M2MC1_L2_PCI_STATUS                 ,0x002d9018) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_M2MC1_L2_PCI_MASK_STATUS            ,0x002d9024) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_M2MC1_GR_REVISION                   ,0x002d9800) /* [RO][32] GR Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_MM_M2MC_CXT_SCH_GR_REVISION         ,0x002e0000) /* [RO][32] GR Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_MM_M2MC_CXT_SCH_PACKET_COUNT_CONTEXT0 ,0x002e0108) /* [RO][32] Packet Count Context0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MM_M2MC_CXT_SCH_SCB_REQ_COUNT_CONTEXT0 ,0x002e0110) /* [RO][32] SCB Request Count Context0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MM_M2MC_CXT_SCH_CONTEXT_OBSERVATION_CONTEXT0 ,0x002e012c) /* [RO][32] Balance Observation  Context0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MM_M2MC_CXT_SCH_DEBUG               ,0x002e0134) /* [RO][32] Debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_MM_M2MC0_REVISION                   ,0x002e8000) /* [RO][32] M2MC Revision register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MM_M2MC0_LIST_STATUS                ,0x002e8010) /* [RO][32] RDMA Linked List Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MM_M2MC0_BLIT_STATUS                ,0x002e8028) /* [RO][32] Blit status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MM_M2MC0_BSTC_COMPRESS_REVISION     ,0x002e8090) /* [RO][32] BSTC Compression Revision ID register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MM_M2MC0_BSTC_COMPRESS_CHECKSUM_STATUS ,0x002e809c) /* [RO][32] BSTC Compression Checksum Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MM_M2MC0_BSTC_COMPRESS_DEBUG_STATUS ,0x002e80a8) /* [RO][32] BSTC Compression Debug Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MM_M2MC0_BSTC_DECOMPRESS_REVISION   ,0x002e80b0) /* [RO][32] BSTC Decompression Revision ID register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MM_M2MC0_BSTC_DECOMPRESS_CHECKSUM_STATUS ,0x002e80bc) /* [RO][32] BSTC Decompression Checksum Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MM_M2MC0_BSTC_DECOMPRESS_DEBUG_STATUS ,0x002e80c8) /* [RO][32] BSTC Decompression Debug Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MM_M2MC0_DEBUG_STATUS               ,0x002e80d4) /* [RO][32] M2MC Debug Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MM_M2MC0_MM_M2MC_MIPMAP_STATUS      ,0x002e80dc) /* [RO][32] Mipmap M2MC MipMap Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MM_M2MC0_TIMEOUT_DEBUG              ,0x002e8314) /* [RO][32] Timeout Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MM_M2MC0_ARBITRATION_DELAY          ,0x002e8318) /* [RO][32] Arbitration Delay Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MM_M2MC0_RDMA_DEBUG_STATUS          ,0x002e8320) /* [RO][32] M2MC RDMA Debug Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MM_M2MC0_L2_CPU_STATUS              ,0x002e9000) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MM_M2MC0_L2_CPU_MASK_STATUS         ,0x002e900c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MM_M2MC0_L2_PCI_STATUS              ,0x002e9018) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MM_M2MC0_L2_PCI_MASK_STATUS         ,0x002e9024) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MM_M2MC0_GR_REVISION                ,0x002e9800) /* [RO][32] GR Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCPU_MISB_BRIDGE_CORE_REV_ID        ,0x00310400) /* [RO][32] MISB Bridge Revision ID Register. */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCPU_MISB_BRIDGE_PROCESSOR_ID       ,0x00310408) /* [RO][32] Processor ID Register. */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCPU_RGR_BRIDGE_REVISION            ,0x00310460) /* [RO][32] RGR Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCPU_INTR1_INTR_W0_STATUS           ,0x00310480) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCPU_INTR1_INTR_W0_MASK_STATUS      ,0x00310488) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_INTERNAL_INTR2_CPU_STATUS           ,0x003104c0) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_INTERNAL_INTR2_CPU_MASK_STATUS      ,0x003104cc) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_INTERNAL_INTR2_PCI_STATUS           ,0x003104d8) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_INTERNAL_INTR2_PCI_MASK_STATUS      ,0x003104e4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_IPI_INTR2_CPU_STATUS            ,0x00310500) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_IPI_INTR2_CPU_MASK_STATUS       ,0x0031050c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_IPI_INTR2_PCI_STATUS            ,0x00310518) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_IPI_INTR2_PCI_MASK_STATUS       ,0x00310524) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCPU_HW_INTR2_CPU_STATUS            ,0x00310540) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCPU_HW_INTR2_CPU_MASK_STATUS       ,0x0031054c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCPU_HW_INTR2_PCI_STATUS            ,0x00310558) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCPU_HW_INTR2_PCI_MASK_STATUS       ,0x00310564) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CPU_IPI_INTR2_CPU_STATUS            ,0x00311000) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CPU_IPI_INTR2_CPU_MASK_STATUS       ,0x0031100c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CPU_IPI_INTR2_PCI_STATUS            ,0x00311018) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CPU_IPI_INTR2_PCI_MASK_STATUS       ,0x00311024) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCPU_HOST_INTR2_CPU_STATUS          ,0x00311040) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCPU_HOST_INTR2_CPU_MASK_STATUS     ,0x0031104c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCPU_HOST_INTR2_PCI_STATUS          ,0x00311058) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCPU_HOST_INTR2_PCI_MASK_STATUS     ,0x00311064) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCPU_HDMI_CTRL_HDMI_SCPU_INFO       ,0x00312084) /* [RO][32] HDMI to SCPU general purpose status Registers */
BCHP_REGISTER_READONLY_32BIT(BCHP_SAGE_UART_RBR                       ,0x00312200) /* [RO][32] Receive Buffer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SAGE_UART_IIR                       ,0x00312208) /* [RO][32] Interrupt Identity Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SAGE_UART_LSR                       ,0x00312214) /* [RO][32] Line Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SAGE_UART_MSR                       ,0x00312218) /* [RO][32] Modem Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCPU_TIMER_TIMER0_STAT              ,0x00312398) /* [RO][32] TIMER0 STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCPU_TIMER_TIMER1_STAT              ,0x0031239c) /* [RO][32] TIMER1 STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCPU_TIMER_TIMER2_STAT              ,0x003123a0) /* [RO][32] TIMER2 STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCPU_TIMER_TIMER3_STAT              ,0x003123a4) /* [RO][32] TIMER3 STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCPU_MSAT_ACQUIRE                   ,0x00312800) /* [RO][32] MSAT Dynamic Channel Index Acquire Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCPU_MSAT_CHANNEL_STATUS_LO         ,0x00312810) /* [RO][32] Channel 0 to 31 Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCPU_MSAT_CHANNEL_STATUS_HI         ,0x00312814) /* [RO][32] Channel 32 to 62 Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_GLB_CONTROL_GLB_REVISION        ,0x003b0800) /* [RO][32] Revision Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_GLB_CONTROL_GLB_TIMER           ,0x003b0804) /* [RO][32] Timer */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_GLB_CONTROL_HW_FLAGS            ,0x003b0818) /* [RO][32] HW Error Flags */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_GLB_CONTROL_POWAY_UID_HI        ,0x003b0830) /* [RO][32] Otp value Poway_UID */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_GLB_CONTROL_POWAY_UID_LO        ,0x003b0834) /* [RO][32] Otp value Poway_UID */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_GLB_CONTROL_POWAY_BUSY          ,0x003b0838) /* [RO][32] Poway Busy Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_GLB_CONTROL_GLB_IRDY2           ,0x003b0860) /* [RO][32] Input Command Buffer Ready */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_GLB_CONTROL_GLB_IRDY1           ,0x003b0870) /* [RO][32] Input Command Buffer Ready */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_GLB_CONTROL_GLB_IRDY_CR         ,0x003b0880) /* [RO][32] Input Command Buffer Ready */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_GLB_CONTROL_OTP_KEY0_HASH_CRC   ,0x003b0890) /* [RO][32] OTP KEY0 HASH CRC Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_GLB_CONTROL_OTP_BBL_HASH_CRC    ,0x003b0894) /* [RO][32] OTP BBL HASH CRC Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_GLB_CONTROL_OTP_BBL2_HASH_CRC   ,0x003b0898) /* [RO][32] OTP BBL2 HASH CRC Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_GLB_CONTROL_OTP_BFW_HASH_CRC    ,0x003b089c) /* [RO][32] OTP BFW HASH CRC Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_GLB_CONTROL_v_PubOtpUniqueID_hi ,0x003b08a0) /* [RO][32] Otp value v_PubOtpUniqueID_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_GLB_CONTROL_v_PubOtpUniqueID_lo ,0x003b08a4) /* [RO][32] Otp value v_PubOtpUniqueID_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_GLB_CONTROL_v_PubOtpOID         ,0x003b08a8) /* [RO][32] Otp value v_PubOtpOID */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_GLB_CONTROL_OTP_MSP_CRC         ,0x003b08ac) /* [RO][32] MSP CRC Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_GLB_CONTROL_v_Version           ,0x003b08b0) /* [RO][32] Otp value v_Version */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_GLB_CONTROL_BBL_BFW_VERSION     ,0x003b08b8) /* [RO][32] BBL/BFW Version number */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_GLB_CONTROL_BBL_BFW_INFO        ,0x003b08bc) /* [RO][32] BBL / BFW info register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_GLB_CONTROL_ASKM_STB_OwnerID    ,0x003b08cc) /* [RO][32] Otp value ASKM_STB_OwnerID */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_CONTROL_INTR2_CPU_STATUS        ,0x003b0b00) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS   ,0x003b0b0c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_CONTROL_INTR2_PCI_STATUS        ,0x003b0b18) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS   ,0x003b0b24) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_INTR2_0_CPU_STATUS  ,0x003b4080) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_INTR2_0_CPU_MASK_STATUS ,0x003b408c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_INTR2_0_PCI_STATUS  ,0x003b4098) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_INTR2_0_PCI_MASK_STATUS ,0x003b40a4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_INTR2_1_CPU_STATUS  ,0x003b4100) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_INTR2_1_CPU_MASK_STATUS ,0x003b410c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_INTR2_1_PCI_STATUS  ,0x003b4118) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_INTR2_1_PCI_MASK_STATUS ,0x003b4124) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_INTR2_2_CPU_STATUS  ,0x003b4180) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_INTR2_2_CPU_MASK_STATUS ,0x003b418c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_INTR2_2_PCI_STATUS  ,0x003b4198) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_INTR2_2_PCI_MASK_STATUS ,0x003b41a4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_SEC_POWAY_STATUS    ,0x003b421c) /* [RO][32] SEC_POWAY cipher core status */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_MAC0_0              ,0x003b4224) /* [RO][32] MAC0[31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_MAC0_1              ,0x003b4228) /* [RO][32] MAC0[63:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_MAC0_2              ,0x003b422c) /* [RO][32] MAC0[95:64] */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_MAC0_3              ,0x003b4230) /* [RO][32] MAC0[127:96] */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_MAC1_0              ,0x003b4238) /* [RO][32] MAC1[31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_MAC1_1              ,0x003b423c) /* [RO][32] MAC1[63:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_MAC1_2              ,0x003b4240) /* [RO][32] MAC1[95:64] */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_MAC1_3              ,0x003b4244) /* [RO][32] MAC1[127:96] */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_MAC2_0              ,0x003b424c) /* [RO][32] MAC2[31:0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_MAC2_1              ,0x003b4250) /* [RO][32] MAC2[63:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_MAC2_2              ,0x003b4254) /* [RO][32] MAC2[95:64] */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_MAC2_3              ,0x003b4258) /* [RO][32] MAC2[127:96] */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_MAC3_0              ,0x003b4260) /* [RO][32] MAC3[31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_MAC3_1              ,0x003b4264) /* [RO][32] MAC3[63:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_MAC3_2              ,0x003b4268) /* [RO][32] MAC3[95:64] */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_MAC3_3              ,0x003b426c) /* [RO][32] MAC3[127:96] */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_SHA20_0             ,0x003b4278) /* [RO][32] SHA20[31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_SHA20_1             ,0x003b427c) /* [RO][32] SHA20[63:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_SHA20_2             ,0x003b4280) /* [RO][32] SHA20[95:64] */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_SHA20_3             ,0x003b4284) /* [RO][32] SHA20[127:96] */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_SHA20_4             ,0x003b4288) /* [RO][32] SHA20[159:128] */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_SHA20_5             ,0x003b428c) /* [RO][32] SHA20[191:160] */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_SHA20_6             ,0x003b4290) /* [RO][32] SHA20[223:192] */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_SHA20_7             ,0x003b4294) /* [RO][32] SHA20[255:224] */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_SHA21_0             ,0x003b42a0) /* [RO][32] SHA21[31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_SHA21_1             ,0x003b42a4) /* [RO][32] SHA21[63:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_SHA21_2             ,0x003b42a8) /* [RO][32] SHA21[95:64] */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_SHA21_3             ,0x003b42ac) /* [RO][32] SHA21[127:96] */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_SHA21_4             ,0x003b42b0) /* [RO][32] SHA21[159:128] */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_SHA21_5             ,0x003b42b4) /* [RO][32] SHA21[191:160] */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_SHA21_6             ,0x003b42b8) /* [RO][32] SHA21[223:192] */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_SHA21_7             ,0x003b42bc) /* [RO][32] SHA21[255:224] */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_GISB_ARB_REVISION               ,0x003fc000) /* [RO][32] GISB ARBITER REVISION */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_GISB_ARB_GID                    ,0x003fc010) /* [RO][32] GISB Global ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_GISB_ARB_BP_CAP_STATUS          ,0x003fc230) /* [RO][32] GISB ARBITER Breakpoint Capture Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_GISB_ARB_BP_CAP_MASTER          ,0x003fc234) /* [RO][32] GISB ARBITER Breakpoint Capture GISB Master Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_GISB_ARB_ERR_CAP_STATUS         ,0x003fc7f0) /* [RO][32] GISB ARBITER Error Capture Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_GISB_ARB_ERR_CAP_MASTER         ,0x003fc7f4) /* [RO][32] GISB ARBITER Error Capture GISB Master Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_GISB_PERF_STATUS                ,0x003fd00c) /* [RO][32] GISB Performance Monitor Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_GISB_PERF_GLOBAL_BUSY           ,0x003fd010) /* [RO][32] GISB Performance Global Busy Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_GISB_PERF_GLOBAL_TC_32          ,0x003fd014) /* [RO][32] GISB Performance Global 32 bit Transaction Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_GISB_PERF_GLOBAL_TC_64          ,0x003fd018) /* [RO][32] GISB Performance Global 64 bit Transaction Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_GISB_PERF_CHANNEL_TC_32_0       ,0x003fd020) /* [RO][32] GISB Performance Monitor Channel 0 32 bit Transaction Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_GISB_PERF_CHANNEL_TC_64_0       ,0x003fd024) /* [RO][32] GISB Performance Monitor Channel 0 64 bit Transaction Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_GISB_PERF_CHANNEL_LATENCY_32_0  ,0x003fd028) /* [RO][32] GISB Performance Monitor Channel 0 32 bit Transaction Latency Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_GISB_PERF_CHANNEL_LATENCY_64_0  ,0x003fd02c) /* [RO][32] GISB Performance Monitor Channel 0 64 bit Transaction Latency Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_GISB_PERF_CHANNEL_LENGTH_32_0   ,0x003fd030) /* [RO][32] GISB Performance Monitor Channel 0 32 bit Transaction Length Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_GISB_PERF_CHANNEL_LENGTH_64_0   ,0x003fd034) /* [RO][32] GISB Performance Monitor Channel 0 64 bit Transaction Length Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_GISB_PERF_CHANNEL_TC_32_1       ,0x003fd03c) /* [RO][32] GISB Performance Monitor Channel 1 32 bit Transaction Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_GISB_PERF_CHANNEL_TC_64_1       ,0x003fd040) /* [RO][32] GISB Performance Monitor Channel 1 64 bit Transaction Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_GISB_PERF_CHANNEL_LATENCY_32_1  ,0x003fd044) /* [RO][32] GISB Performance Monitor Channel 1 32 bit Transaction Latency Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_GISB_PERF_CHANNEL_LATENCY_64_1  ,0x003fd048) /* [RO][32] GISB Performance Monitor Channel 1 64 bit Transaction Latency Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_GISB_PERF_CHANNEL_LENGTH_32_1   ,0x003fd04c) /* [RO][32] GISB Performance Monitor Channel 1 32 bit Transaction Length Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_GISB_PERF_CHANNEL_LENGTH_64_1   ,0x003fd050) /* [RO][32] GISB Performance Monitor Channel 1 64 bit Transaction Length Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_GISB_PERF_CHANNEL_TC_32_2       ,0x003fd058) /* [RO][32] GISB Performance Monitor Channel 2 32 bit Transaction Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_GISB_PERF_CHANNEL_TC_64_2       ,0x003fd05c) /* [RO][32] GISB Performance Monitor Channel 2 64 bit Transaction Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_GISB_PERF_CHANNEL_LATENCY_32_2  ,0x003fd060) /* [RO][32] GISB Performance Monitor Channel 2 32 bit Transaction Latency Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_GISB_PERF_CHANNEL_LATENCY_64_2  ,0x003fd064) /* [RO][32] GISB Performance Monitor Channel 2 64 bit Transaction Latency Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_GISB_PERF_CHANNEL_LENGTH_32_2   ,0x003fd068) /* [RO][32] GISB Performance Monitor Channel 2 32 bit Transaction Length Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_GISB_PERF_CHANNEL_LENGTH_64_2   ,0x003fd06c) /* [RO][32] GISB Performance Monitor Channel 2 64 bit Transaction Length Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_GISB_PERF_CHANNEL_TC_32_3       ,0x003fd074) /* [RO][32] GISB Performance Monitor Channel 3 32 bit Transaction Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_GISB_PERF_CHANNEL_TC_64_3       ,0x003fd078) /* [RO][32] GISB Performance Monitor Channel 3 64 bit Transaction Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_GISB_PERF_CHANNEL_LATENCY_32_3  ,0x003fd07c) /* [RO][32] GISB Performance Monitor Channel 3 32 bit Transaction Latency Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_GISB_PERF_CHANNEL_LATENCY_64_3  ,0x003fd080) /* [RO][32] GISB Performance Monitor Channel 3 64 bit Transaction Latency Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_GISB_PERF_CHANNEL_LENGTH_32_3   ,0x003fd084) /* [RO][32] GISB Performance Monitor Channel 3 32 bit Transaction Length Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_GISB_PERF_CHANNEL_LENGTH_64_3   ,0x003fd088) /* [RO][32] GISB Performance Monitor Channel 3 64 bit Transaction Length Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_GR_REVISION                     ,0x003fe000) /* [RO][32] GR Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_SSP_RG_REVISION                     ,0x003fe100) /* [RO][32] RG Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_RG_REVISION                     ,0x003fe200) /* [RO][32] RG Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_BBSI_RG_REVISION                    ,0x003fe300) /* [RO][32] RG Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_L2_CPU_STATUS                   ,0x00400000) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_L2_CPU_MASK_STATUS              ,0x0040000c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_L2_PCI_STATUS                   ,0x00400018) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_L2_PCI_MASK_STATUS              ,0x00400024) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_L2_SCPU_STATUS                  ,0x00400030) /* [RO][32] SCPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_L2_SCPU_MASK_STATUS             ,0x0040003c) /* [RO][32] SCPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_CHIP_FAMILY_ID         ,0x00404000) /* [RO][32] Chip family ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_PRODUCT_ID             ,0x00404004) /* [RO][32] Product Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_BSP_FEATURE_TABLE_ADDR ,0x00404008) /* [RO][32] BSP feature table address */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_STRAP_VALUE_0          ,0x0040401c) /* [RO][32] Strapping values */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_STRAP_VALUE_1          ,0x00404020) /* [RO][32] Strapping values */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_BOND_STATUS            ,0x00404024) /* [RO][32] Bond option value register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0    ,0x00404030) /* [RO][32] OTP option status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1    ,0x00404034) /* [RO][32] OTP option status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0       ,0x00404098) /* [RO][32] General status register 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_GENERAL_STATUS_1       ,0x0040409c) /* [RO][32] General status register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2       ,0x004040a0) /* [RO][32] General status register 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_GENERAL_STATUS_3       ,0x004040bc) /* [RO][32] General status register 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_GENERAL_STATUS_4       ,0x004040c0) /* [RO][32] General status register 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_GENERAL_STATUS_5       ,0x004040c4) /* [RO][32] General status register 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_RESET_MONITOR          ,0x00404310) /* [RO][32] Reset Monitor */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_RESET_HISTORY          ,0x00404314) /* [RO][32] Reset history */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS       ,0x00404320) /* [RO][32] Software init 0 status */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR  ,0x00404324) /* [RO][32] Security software init 0 monitor */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR ,0x00404328) /* [RO][32] Test configuration software init 0 monitor */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR ,0x0040432c) /* [RO][32] Final software init 0 monitor */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS       ,0x00404338) /* [RO][32] Software init 1 status */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR  ,0x0040433c) /* [RO][32] Security software init 1 monitor */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR ,0x00404340) /* [RO][32] Test configuration software init 1 monitor */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR ,0x00404344) /* [RO][32] Final software init 1 monitor */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_TEST_PORT_OUT_PEEK     ,0x00404384) /* [RO][32] Testport peek register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_TEST_PORT_IN_PEEK      ,0x0040438c) /* [RO][32] Testport peek register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_VTRAP_STATUS           ,0x004043a4) /* [RO][32] VTRAP Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_SERS_REV               ,0x00404420) /* [RO][32] SERS Revision Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2    ,0x00404520) /* [RO][32] OTP option status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCA_DATA_OUT0                      ,0x0040a330) /* [RO][32] BSC Read Data Register 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCA_DATA_OUT1                      ,0x0040a334) /* [RO][32] BSC Read Data Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCA_DATA_OUT2                      ,0x0040a338) /* [RO][32] BSC Read Data Register 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCA_DATA_OUT3                      ,0x0040a33c) /* [RO][32] BSC Read Data Register 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCA_DATA_OUT4                      ,0x0040a340) /* [RO][32] BSC Read Data Register 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCA_DATA_OUT5                      ,0x0040a344) /* [RO][32] BSC Read Data Register 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCA_DATA_OUT6                      ,0x0040a348) /* [RO][32] BSC Read Data Register 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCA_DATA_OUT7                      ,0x0040a34c) /* [RO][32] BSC Read Data Register 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCD_DATA_OUT0                      ,0x0040a430) /* [RO][32] BSC Read Data Register 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCD_DATA_OUT1                      ,0x0040a434) /* [RO][32] BSC Read Data Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCD_DATA_OUT2                      ,0x0040a438) /* [RO][32] BSC Read Data Register 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCD_DATA_OUT3                      ,0x0040a43c) /* [RO][32] BSC Read Data Register 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCD_DATA_OUT4                      ,0x0040a440) /* [RO][32] BSC Read Data Register 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCD_DATA_OUT5                      ,0x0040a444) /* [RO][32] BSC Read Data Register 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCD_DATA_OUT6                      ,0x0040a448) /* [RO][32] BSC Read Data Register 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCD_DATA_OUT7                      ,0x0040a44c) /* [RO][32] BSC Read Data Register 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCE_DATA_OUT0                      ,0x0040a530) /* [RO][32] BSC Read Data Register 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCE_DATA_OUT1                      ,0x0040a534) /* [RO][32] BSC Read Data Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCE_DATA_OUT2                      ,0x0040a538) /* [RO][32] BSC Read Data Register 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCE_DATA_OUT3                      ,0x0040a53c) /* [RO][32] BSC Read Data Register 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCE_DATA_OUT4                      ,0x0040a540) /* [RO][32] BSC Read Data Register 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCE_DATA_OUT5                      ,0x0040a544) /* [RO][32] BSC Read Data Register 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCE_DATA_OUT6                      ,0x0040a548) /* [RO][32] BSC Read Data Register 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCE_DATA_OUT7                      ,0x0040a54c) /* [RO][32] BSC Read Data Register 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UPG_MAIN_IRQ_CPU_STATUS             ,0x0040a700) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UPG_MAIN_IRQ_CPU_MASK_STATUS        ,0x0040a704) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UPG_MAIN_IRQ_PCI_STATUS             ,0x0040a710) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UPG_MAIN_IRQ_PCI_MASK_STATUS        ,0x0040a714) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UPG_BSC_IRQ_CPU_STATUS              ,0x0040a740) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UPG_BSC_IRQ_CPU_MASK_STATUS         ,0x0040a744) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UPG_BSC_IRQ_PCI_STATUS              ,0x0040a750) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UPG_BSC_IRQ_PCI_MASK_STATUS         ,0x0040a754) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TIMER_TIMER0_STAT                   ,0x0040a798) /* [RO][32] TIMER0 STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_TIMER_TIMER1_STAT                   ,0x0040a79c) /* [RO][32] TIMER1 STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_TIMER_TIMER2_STAT                   ,0x0040a7a0) /* [RO][32] TIMER2 STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_TIMER_TIMER3_STAT                   ,0x0040a7a4) /* [RO][32] TIMER3 STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCA_RECEIVE                         ,0x0040b01c) /* [RO][32] Smart Card Receive */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCA_RLEN                            ,0x0040b030) /* [RO][32] Smart Card Receive Length */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCA_STATUS                          ,0x0040b034) /* [RO][32] Smart Card Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCA_INTR_STAT                       ,0x0040b058) /* [RO][32] Smart Card Interrupt Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCA_TIMER_CNT                       ,0x0040b068) /* [RO][32] Smart Card General Purpose Timer Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCA_EVENT1_CNT                      ,0x0040b080) /* [RO][32] Smart Card Event 1 Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCA_EVENT2_CNT                      ,0x0040b0a8) /* [RO][32] Smart Card Event 2 Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCA_TMON_TEMP                       ,0x0040b0d8) /* [RO][32] Smart Card Interface Contact Temperature */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCA_REVISION_ID                     ,0x0040b0fc) /* [RO][32] Smart Card Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCB_RECEIVE                         ,0x0040b11c) /* [RO][32] Smart Card Receive */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCB_RLEN                            ,0x0040b130) /* [RO][32] Smart Card Receive Length */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCB_STATUS                          ,0x0040b134) /* [RO][32] Smart Card Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCB_INTR_STAT                       ,0x0040b158) /* [RO][32] Smart Card Interrupt Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCB_TIMER_CNT                       ,0x0040b168) /* [RO][32] Smart Card General Purpose Timer Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCB_EVENT1_CNT                      ,0x0040b180) /* [RO][32] Smart Card Event 1 Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCB_EVENT2_CNT                      ,0x0040b1a8) /* [RO][32] Smart Card Event 2 Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCB_TMON_TEMP                       ,0x0040b1d8) /* [RO][32] Smart Card Interface Contact Temperature */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCB_REVISION_ID                     ,0x0040b1fc) /* [RO][32] Smart Card Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_MCIF_RX_TEST                        ,0x0040b41c) /* [RO][32] M-CARD READ DATA STATUS FOR TEST */
BCHP_REGISTER_READONLY_32BIT(BCHP_MCIF_RX_DATA_STATUS                 ,0x0040b424) /* [RO][32] M-CARD READ DATA STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_MCIF_INTR2_CPU_STATUS               ,0x0040b480) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MCIF_INTR2_CPU_MASK_STATUS          ,0x0040b48c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MCIF_INTR2_PCI_STATUS               ,0x0040b498) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MCIF_INTR2_PCI_MASK_STATUS          ,0x0040b4a4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MCIF_INTR2_SCPU_STATUS              ,0x0040b4b0) /* [RO][32] SCPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MCIF_INTR2_SCPU_MASK_STATUS         ,0x0040b4bc) /* [RO][32] SCPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TMON_TOP_DATA                       ,0x0040b504) /* [RO][32] Temperature Monitor TOP Data Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TMON_BOT_DATA                       ,0x0040b508) /* [RO][32] Temperature Monitor BOT Data Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TMON_MID1_DATA                      ,0x0040b50c) /* [RO][32] Temperature Monitor MID1 Data Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TMON_MID0_DATA                      ,0x0040b510) /* [RO][32] Temperature Monitor MID0 Data Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TMON_VCTAT_DATA                     ,0x0040b514) /* [RO][32] Temperature Monitor VCTAT Data Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UPG_AUX_INTR2_CPU_STATUS            ,0x0040b580) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS       ,0x0040b58c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UPG_AUX_INTR2_PCI_STATUS            ,0x0040b598) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS       ,0x0040b5a4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTA_RBR                           ,0x0040c000) /* [RO][32] Receive Buffer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTA_IIR                           ,0x0040c008) /* [RO][32] Interrupt Identity Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTA_LSR                           ,0x0040c014) /* [RO][32] Line Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTA_MSR                           ,0x0040c018) /* [RO][32] Modem Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTA_DMA_RX_TRANSFER_TOTAL         ,0x0040c110) /* [RO][32] UART DMA TOTAL BYTES RECEIVED */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTA_DMA_RX_BUF0_DATA_LEN          ,0x0040c134) /* [RO][32] UART DMA RECEIVE LENGTH IN BUFFER 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTA_DMA_RX_BUF1_DATA_LEN          ,0x0040c144) /* [RO][32] UART DMA RECEIVE LENGTH IN BUFFER 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTA_DMA_RX_BUF2_DATA_LEN          ,0x0040c154) /* [RO][32] UART DMA RECEIVE LENGTH IN BUFFER 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTA_DMA_RX_BUF3_DATA_LEN          ,0x0040c164) /* [RO][32] UART DMA RECEIVE LENGTH IN BUFFER 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTA_DMA_RX_BUF4_DATA_LEN          ,0x0040c174) /* [RO][32] UART DMA RECEIVE LENGTH IN BUFFER 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTA_DMA_RX_BUF5_DATA_LEN          ,0x0040c184) /* [RO][32] UART DMA RECEIVE LENGTH IN BUFFER 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTA_DMA_RX_BUF6_DATA_LEN          ,0x0040c194) /* [RO][32] UART DMA RECEIVE LENGTH IN BUFFER 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTA_DMA_RX_BUF7_DATA_LEN          ,0x0040c1a4) /* [RO][32] UART DMA RECEIVE LENGTH IN BUFFER 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTA_DMA_TX_TRANSFER_TOTAL         ,0x0040c218) /* [RO][32] UART DMA TOTAL BYTES SENT */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTA_DMA_TX_BUF0_DATA_SENT         ,0x0040c234) /* [RO][32] UART DMA TRANSMIT SENT FROM BUFFER 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTA_DMA_TX_BUF1_DATA_SENT         ,0x0040c248) /* [RO][32] UART DMA TRANSMIT SENT FROM BUFFER 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTA_DMA_INTR2_CPU_STATUS          ,0x0040c300) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTA_DMA_INTR2_CPU_MASK_STATUS     ,0x0040c30c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTA_DMA_INTR2_PCI_STATUS          ,0x0040c318) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTA_DMA_INTR2_PCI_MASK_STATUS     ,0x0040c324) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTB_RBR                           ,0x0040d000) /* [RO][32] Receive Buffer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTB_IIR                           ,0x0040d008) /* [RO][32] Interrupt Identity Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTB_LSR                           ,0x0040d014) /* [RO][32] Line Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTB_MSR                           ,0x0040d018) /* [RO][32] Modem Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTB_DMA_RX_TRANSFER_TOTAL         ,0x0040d110) /* [RO][32] UART DMA TOTAL BYTES RECEIVED */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTB_DMA_RX_BUF0_DATA_LEN          ,0x0040d134) /* [RO][32] UART DMA RECEIVE LENGTH IN BUFFER 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTB_DMA_RX_BUF1_DATA_LEN          ,0x0040d144) /* [RO][32] UART DMA RECEIVE LENGTH IN BUFFER 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTB_DMA_RX_BUF2_DATA_LEN          ,0x0040d154) /* [RO][32] UART DMA RECEIVE LENGTH IN BUFFER 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTB_DMA_RX_BUF3_DATA_LEN          ,0x0040d164) /* [RO][32] UART DMA RECEIVE LENGTH IN BUFFER 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTB_DMA_RX_BUF4_DATA_LEN          ,0x0040d174) /* [RO][32] UART DMA RECEIVE LENGTH IN BUFFER 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTB_DMA_RX_BUF5_DATA_LEN          ,0x0040d184) /* [RO][32] UART DMA RECEIVE LENGTH IN BUFFER 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTB_DMA_RX_BUF6_DATA_LEN          ,0x0040d194) /* [RO][32] UART DMA RECEIVE LENGTH IN BUFFER 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTB_DMA_RX_BUF7_DATA_LEN          ,0x0040d1a4) /* [RO][32] UART DMA RECEIVE LENGTH IN BUFFER 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTB_DMA_TX_TRANSFER_TOTAL         ,0x0040d218) /* [RO][32] UART DMA TOTAL BYTES SENT */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTB_DMA_TX_BUF0_DATA_SENT         ,0x0040d234) /* [RO][32] UART DMA TRANSMIT SENT FROM BUFFER 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTB_DMA_TX_BUF1_DATA_SENT         ,0x0040d248) /* [RO][32] UART DMA TRANSMIT SENT FROM BUFFER 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTB_DMA_INTR2_CPU_STATUS          ,0x0040d300) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTB_DMA_INTR2_CPU_MASK_STATUS     ,0x0040d30c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTB_DMA_INTR2_PCI_STATUS          ,0x0040d318) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTB_DMA_INTR2_PCI_MASK_STATUS     ,0x0040d324) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTC_RBR                           ,0x0040e000) /* [RO][32] Receive Buffer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTC_IIR                           ,0x0040e008) /* [RO][32] Interrupt Identity Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTC_LSR                           ,0x0040e014) /* [RO][32] Line Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTC_MSR                           ,0x0040e018) /* [RO][32] Modem Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTC_DMA_RX_TRANSFER_TOTAL         ,0x0040e110) /* [RO][32] UART DMA TOTAL BYTES RECEIVED */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTC_DMA_RX_BUF0_DATA_LEN          ,0x0040e134) /* [RO][32] UART DMA RECEIVE LENGTH IN BUFFER 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTC_DMA_RX_BUF1_DATA_LEN          ,0x0040e144) /* [RO][32] UART DMA RECEIVE LENGTH IN BUFFER 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTC_DMA_RX_BUF2_DATA_LEN          ,0x0040e154) /* [RO][32] UART DMA RECEIVE LENGTH IN BUFFER 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTC_DMA_RX_BUF3_DATA_LEN          ,0x0040e164) /* [RO][32] UART DMA RECEIVE LENGTH IN BUFFER 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTC_DMA_RX_BUF4_DATA_LEN          ,0x0040e174) /* [RO][32] UART DMA RECEIVE LENGTH IN BUFFER 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTC_DMA_RX_BUF5_DATA_LEN          ,0x0040e184) /* [RO][32] UART DMA RECEIVE LENGTH IN BUFFER 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTC_DMA_RX_BUF6_DATA_LEN          ,0x0040e194) /* [RO][32] UART DMA RECEIVE LENGTH IN BUFFER 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTC_DMA_RX_BUF7_DATA_LEN          ,0x0040e1a4) /* [RO][32] UART DMA RECEIVE LENGTH IN BUFFER 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTC_DMA_TX_TRANSFER_TOTAL         ,0x0040e218) /* [RO][32] UART DMA TOTAL BYTES SENT */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTC_DMA_TX_BUF0_DATA_SENT         ,0x0040e234) /* [RO][32] UART DMA TRANSMIT SENT FROM BUFFER 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTC_DMA_TX_BUF1_DATA_SENT         ,0x0040e248) /* [RO][32] UART DMA TRANSMIT SENT FROM BUFFER 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTC_DMA_INTR2_CPU_STATUS          ,0x0040e300) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTC_DMA_INTR2_CPU_MASK_STATUS     ,0x0040e30c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTC_DMA_INTR2_PCI_STATUS          ,0x0040e318) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTC_DMA_INTR2_PCI_MASK_STATUS     ,0x0040e324) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_CTRL_PM_STATUS                  ,0x00410008) /* [RO][32] Status register for Power Controller */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_CTRL_PM_IRQ_INPUT_STATUS        ,0x0041000c) /* [RO][32] Power Management IRQ input status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_CTRL_GENERAL_STATUS_0           ,0x00410054) /* [RO][32] General status register 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_CTRL_RESET_HISTORY              ,0x0041006c) /* [RO][32] Reset History Register For AON */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_CTRL_LATCHED_TEST_MODE          ,0x00410080) /* [RO][32] Final latched testmode value */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_CTRL_LATCHED_SUB_TEST_MODE      ,0x00410084) /* [RO][32] Final latched sub-testmode value */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_CTRL_GLOBAL_ADDRESS_MAP_VARIANT_LOCKED ,0x0041009c) /* [RO][32] Global address variant locked */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_L2_CPU_STATUS                   ,0x00410600) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_L2_CPU_MASK_STATUS              ,0x0041060c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_L2_PCI_STATUS                   ,0x00410618) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_L2_PCI_MASK_STATUS              ,0x00410624) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_PM_L2_CPU_STATUS                ,0x00410640) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_PM_L2_CPU_MASK_STATUS           ,0x0041064c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_PM_L2_PCI_STATUS                ,0x00410658) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_PM_L2_PCI_MASK_STATUS           ,0x00410664) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_HDMI_TX_CEC_ENERGYSTAR_STATUS   ,0x0041080c) /* [RO][32] CEC Energystar Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_HDMI_TX_CEC_RX_DATA_1           ,0x00410838) /* [RO][32] CEC Receiving DATA 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_HDMI_TX_CEC_RX_DATA_2           ,0x0041083c) /* [RO][32] CEC Receiving DATA 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_HDMI_TX_CEC_RX_DATA_3           ,0x00410840) /* [RO][32] CEC Receiving DATA 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_HDMI_TX_CEC_RX_DATA_4           ,0x00410844) /* [RO][32] CEC Receiving DATA 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_HDMI_TX_HDMI_HOTPLUG_STATUS     ,0x00410848) /* [RO][32] HOTPLUG Interrupt Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_HDMI_TX_AUTO_CEC_STATUS_0       ,0x004108a8) /* [RO][32] AUTO_CEC_STATUS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_HDMI_TX_AUTO_CEC_STATUS_1       ,0x004108ac) /* [RO][32] AUTO_CEC_STATUS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_STATUS   ,0x0041120c) /* [RO][32] CEC Energystar Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_HDMI_RX_CEC_RX_DATA_1           ,0x00411238) /* [RO][32] CEC Receiving DATA 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_HDMI_RX_CEC_RX_DATA_2           ,0x0041123c) /* [RO][32] CEC Receiving DATA 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_HDMI_RX_CEC_RX_DATA_3           ,0x00411240) /* [RO][32] CEC Receiving DATA 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_HDMI_RX_CEC_RX_DATA_4           ,0x00411244) /* [RO][32] CEC Receiving DATA 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_HDMI_RX_HDMI_HOTPLUG_STATUS     ,0x00411248) /* [RO][32] HOTPLUG Interrupt Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_HDMI_RX_AUTO_CEC_STATUS_0       ,0x004112a8) /* [RO][32] AUTO_CEC_STATUS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_HDMI_RX_AUTO_CEC_STATUS_1       ,0x004112ac) /* [RO][32] AUTO_CEC_STATUS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_HDMI_RX_EDID_STATUS             ,0x004112c8) /* [RO][32] EDID_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTControlBase_CNTSR                ,0x00412004) /* [RO][32] CPU System Counter Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTControlBase_CNTFID0              ,0x00412020) /* [RO][32] CPU System Counter Frequency ID Register 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTControlBase_CNTFID1              ,0x00412024) /* [RO][32] CPU System Counter Frequency ID Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTControlBase_CounterID0           ,0x00412fd0) /* [RO][32] CPU System Counter ID 0 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTControlBase_CounterID1           ,0x00412fd4) /* [RO][32] CPU System Counter ID 1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTControlBase_CounterID2           ,0x00412fd8) /* [RO][32] CPU System Counter ID 2 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTControlBase_CounterID3           ,0x00412fdc) /* [RO][32] CPU System Counter ID 3 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTControlBase_CounterID4           ,0x00412fe0) /* [RO][32] CPU System Counter ID 4 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTControlBase_CounterID5           ,0x00412fe4) /* [RO][32] CPU System Counter ID 5 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTControlBase_CounterID6           ,0x00412fe8) /* [RO][32] CPU System Counter ID 6 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTControlBase_CounterID7           ,0x00412fec) /* [RO][32] CPU System Counter ID 7 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTControlBase_CounterID8           ,0x00412ff0) /* [RO][32] CPU System Counter ID 8 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTControlBase_CounterID9           ,0x00412ff4) /* [RO][32] CPU System Counter ID 9 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTControlBase_CounterID10          ,0x00412ff8) /* [RO][32] CPU System Counter ID 10 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTControlBase_CounterID11          ,0x00412ffc) /* [RO][32] CPU System Counter ID 11 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTReadBase_CNTCV_LO                ,0x00414000) /* [RO][32] CPU System Counter Count Value Lower Register (Bits 31 to 0) */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTReadBase_CNTCV_HI                ,0x00414004) /* [RO][32] CPU System Counter Count Value Upper Register (Bits 63 to 32) */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTReadBase_CounterID0              ,0x00414fd0) /* [RO][32] CPU System Counter ID 0 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTReadBase_CounterID1              ,0x00414fd4) /* [RO][32] CPU System Counter ID 1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTReadBase_CounterID2              ,0x00414fd8) /* [RO][32] CPU System Counter ID 2 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTReadBase_CounterID3              ,0x00414fdc) /* [RO][32] CPU System Counter ID 3 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTReadBase_CounterID4              ,0x00414fe0) /* [RO][32] CPU System Counter ID 4 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTReadBase_CounterID5              ,0x00414fe4) /* [RO][32] CPU System Counter ID 5 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTReadBase_CounterID6              ,0x00414fe8) /* [RO][32] CPU System Counter ID 6 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTReadBase_CounterID7              ,0x00414fec) /* [RO][32] CPU System Counter ID 7 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTReadBase_CounterID8              ,0x00414ff0) /* [RO][32] CPU System Counter ID 8 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTReadBase_CounterID9              ,0x00414ff4) /* [RO][32] CPU System Counter ID 9 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTReadBase_CounterID10             ,0x00414ff8) /* [RO][32] CPU System Counter ID 10 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTReadBase_CounterID11             ,0x00414ffc) /* [RO][32] CPU System Counter ID 11 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCPU_SEC_TIME_TC_VAL                ,0x00415008) /* [RO][32] Total Count Counter Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCPU_SEC_TIME_OS_VAL                ,0x0041500c) /* [RO][32] One Second Counter Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MSPI_CPTQP                          ,0x00418024) /* [RO][32] CPTQP REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_MSPI_REVISION                       ,0x0041802c) /* [RO][32] REVISION ID REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_UPG_SPI_AON_IRQ_CPU_STATUS          ,0x00419000) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UPG_SPI_AON_IRQ_CPU_MASK_STATUS     ,0x00419004) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UPG_SPI_AON_IRQ_PCI_STATUS          ,0x00419010) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UPG_SPI_AON_IRQ_PCI_MASK_STATUS     ,0x00419014) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LDK_KEYROW32                        ,0x00419800) /* [RO][32] LED/KEYPAD KEYPAD ROWS 3 AND 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LDK_KEYROW10                        ,0x00419804) /* [RO][32] LED/KEYPAD KEYPAD ROWS 1 AND 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ICAP_TCNT0MSB                       ,0x004198d4) /* [RO][32] ICAP TCNT0MSB REGISTERS */
BCHP_REGISTER_READONLY_32BIT(BCHP_ICAP_TCNT0LSB                       ,0x004198d8) /* [RO][32] ICAP TCNT0LSB REGISTERS */
BCHP_REGISTER_READONLY_32BIT(BCHP_ICAP_TCNT1MSB                       ,0x004198dc) /* [RO][32] ICAP TCNT1MSB REGISTERS */
BCHP_REGISTER_READONLY_32BIT(BCHP_ICAP_TCNT1LSB                       ,0x004198e0) /* [RO][32] ICAP TCNT1LSB REGISTERS */
BCHP_REGISTER_READONLY_32BIT(BCHP_ICAP_TCNT2MSB                       ,0x004198e4) /* [RO][32] ICAP TCNT2MSB REGISTERS */
BCHP_REGISTER_READONLY_32BIT(BCHP_ICAP_TCNT2LSB                       ,0x004198e8) /* [RO][32] ICAP TCNT2LSB REGISTERS */
BCHP_REGISTER_READONLY_32BIT(BCHP_ICAP_TCNT3MSB                       ,0x004198f0) /* [RO][32] ICAP TCNT3MSB REGISTERS */
BCHP_REGISTER_READONLY_32BIT(BCHP_ICAP_TCNT3LSB                       ,0x004198f4) /* [RO][32] ICAP TCNT3LSB REGISTERS */
BCHP_REGISTER_READONLY_32BIT(BCHP_ICAP_INSTATUS                       ,0x004198fc) /* [RO][32] ICAP INSTATUS REGISTERS */
BCHP_REGISTER_READONLY_32BIT(BCHP_KBD1_STATUS2                        ,0x0041993c) /* [RO][32] KEYBOARD/REMOTE RECEIVER STATUS2 REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_KBD2_STATUS2                        ,0x004199bc) /* [RO][32] KEYBOARD/REMOTE RECEIVER STATUS2 REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_KBD3_STATUS2                        ,0x00419a3c) /* [RO][32] KEYBOARD/REMOTE RECEIVER STATUS2 REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCB_DATA_OUT0                      ,0x00419ab0) /* [RO][32] BSC Read Data Register 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCB_DATA_OUT1                      ,0x00419ab4) /* [RO][32] BSC Read Data Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCB_DATA_OUT2                      ,0x00419ab8) /* [RO][32] BSC Read Data Register 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCB_DATA_OUT3                      ,0x00419abc) /* [RO][32] BSC Read Data Register 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCB_DATA_OUT4                      ,0x00419ac0) /* [RO][32] BSC Read Data Register 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCB_DATA_OUT5                      ,0x00419ac4) /* [RO][32] BSC Read Data Register 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCB_DATA_OUT6                      ,0x00419ac8) /* [RO][32] BSC Read Data Register 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCB_DATA_OUT7                      ,0x00419acc) /* [RO][32] BSC Read Data Register 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCC_DATA_OUT0                      ,0x00419b30) /* [RO][32] BSC Read Data Register 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCC_DATA_OUT1                      ,0x00419b34) /* [RO][32] BSC Read Data Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCC_DATA_OUT2                      ,0x00419b38) /* [RO][32] BSC Read Data Register 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCC_DATA_OUT3                      ,0x00419b3c) /* [RO][32] BSC Read Data Register 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCC_DATA_OUT4                      ,0x00419b40) /* [RO][32] BSC Read Data Register 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCC_DATA_OUT5                      ,0x00419b44) /* [RO][32] BSC Read Data Register 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCC_DATA_OUT6                      ,0x00419b48) /* [RO][32] BSC Read Data Register 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCC_DATA_OUT7                      ,0x00419b4c) /* [RO][32] BSC Read Data Register 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UPG_MAIN_AON_IRQ_CPU_STATUS         ,0x00419b80) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_STATUS    ,0x00419b84) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UPG_MAIN_AON_IRQ_PCI_STATUS         ,0x00419b90) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_STATUS    ,0x00419b94) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UPG_BSC_AON_IRQ_CPU_STATUS          ,0x00419bc0) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UPG_BSC_AON_IRQ_CPU_MASK_STATUS     ,0x00419bc4) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UPG_BSC_AON_IRQ_PCI_STATUS          ,0x00419bd0) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UPG_BSC_AON_IRQ_PCI_MASK_STATUS     ,0x00419bd4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UPG_AUX_AON_INTR2_CPU_STATUS        ,0x0041a000) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UPG_AUX_AON_INTR2_CPU_MASK_STATUS   ,0x0041a00c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UPG_AUX_AON_INTR2_PCI_STATUS        ,0x0041a018) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UPG_AUX_AON_INTR2_PCI_MASK_STATUS   ,0x0041a024) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WKTMR_PRESCALER_VAL                 ,0x0041a090) /* [RO][32] Wakeup Timer Prescaler Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_BICAP_REVISION                      ,0x0041a0c0) /* [RO][32] BICAP Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_BICAP_FIFO_DATA                     ,0x0041a0e8) /* [RO][32] BICAP FIFO DATA REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_BICAP_STATUS                        ,0x0041a0f0) /* [RO][32] BICAP FIFO and TIMEOUT STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_0           ,0x00457114) /* [RO][32] General status register 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_1           ,0x00457118) /* [RO][32] General status register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_2           ,0x0045711c) /* [RO][32] General status register 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_3           ,0x00457120) /* [RO][32] General status register 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_4           ,0x00457124) /* [RO][32] General status register 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_5           ,0x00457128) /* [RO][32] General status register 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_6           ,0x0045712c) /* [RO][32] General status register 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_7           ,0x00457130) /* [RO][32] General status register 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_8           ,0x00457134) /* [RO][32] General status register 8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_9           ,0x00457138) /* [RO][32] General status register 9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_10          ,0x0045713c) /* [RO][32] General status register 10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_11          ,0x00457140) /* [RO][32] General status register 11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_12          ,0x00457144) /* [RO][32] General status register 12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_13          ,0x00457148) /* [RO][32] General status register 13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_14          ,0x0045714c) /* [RO][32] General status register 14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_15          ,0x00457150) /* [RO][32] General status register 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_16          ,0x00457154) /* [RO][32] General status register 16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_17          ,0x00457158) /* [RO][32] General status register 17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_18          ,0x0045715c) /* [RO][32] General status register 18 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PROD_OTP_PMU_GRB_REVISION           ,0x0045c000) /* [RO][32] GR Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_MSAT_REVISION                   ,0x00461000) /* [RO][32] Revision Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_MSAT_ACQUIRE                    ,0x00461004) /* [RO][32] MSAT Dynamic Channel Index Acquire Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_MSAT_CHANNEL_STATUS_LO          ,0x00461014) /* [RO][32] Channel 0 to 31 Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_MSAT_CHANNEL_STATUS_HI          ,0x00461018) /* [RO][32] Channel 32 to 62 Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_RGR2_REVISION                   ,0x00461500) /* [RO][32] RGR Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_MSAT_REVISION                ,0x00466000) /* [RO][32] Revision Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_MSAT_ACQUIRE                 ,0x00466004) /* [RO][32] MSAT Dynamic Channel Index Acquire Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_MSAT_CHANNEL_STATUS_LO       ,0x00466014) /* [RO][32] Channel 0 to 31 Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_MSAT_CHANNEL_STATUS_HI       ,0x00466018) /* [RO][32] Channel 32 to 62 Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_RGR1_REVISION                ,0x00466500) /* [RO][32] RGR Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_INTR2_CPU_STATUS             ,0x00468000) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_INTR2_CPU_MASK_STATUS        ,0x0046800c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_INTR2_PCI_STATUS             ,0x00468018) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_INTR2_PCI_MASK_STATUS        ,0x00468024) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_CPU_INTR1_INTR_W0_STATUS     ,0x00468600) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_CPU_INTR1_INTR_W1_STATUS     ,0x00468604) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_CPU_INTR1_INTR_W2_STATUS     ,0x00468608) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_CPU_INTR1_INTR_W3_STATUS     ,0x0046860c) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_CPU_INTR1_INTR_W0_MASK_STATUS ,0x00468610) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_CPU_INTR1_INTR_W1_MASK_STATUS ,0x00468614) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_CPU_INTR1_INTR_W2_MASK_STATUS ,0x00468618) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_CPU_INTR1_INTR_W3_MASK_STATUS ,0x0046861c) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_TIMER_TIMER0_STAT            ,0x00468918) /* [RO][32] TIMER0 STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_TIMER_TIMER1_STAT            ,0x0046891c) /* [RO][32] TIMER1 STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_TIMER_TIMER2_STAT            ,0x00468920) /* [RO][32] TIMER2 STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_TIMER_TIMER3_STAT            ,0x00468924) /* [RO][32] TIMER3 STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_IPI0_INTR2_CPU_STATUS        ,0x00469000) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_IPI0_INTR2_CPU_MASK_STATUS   ,0x0046900c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_IPI0_INTR2_PCI_STATUS        ,0x00469018) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_IPI0_INTR2_PCI_MASK_STATUS   ,0x00469024) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_STB_IPI0_INTR2_CPU_STATUS    ,0x0046a000) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_STB_IPI0_INTR2_CPU_MASK_STATUS ,0x0046a00c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_STB_IPI0_INTR2_PCI_STATUS    ,0x0046a018) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_STB_IPI0_INTR2_PCI_MASK_STATUS ,0x0046a024) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_0_HOST_RESP_01                 ,0x004a0010) /* [RO][32] Response Word 0 and 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_0_HOST_RESP_23                 ,0x004a0014) /* [RO][32] Response Word 2 and 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_0_HOST_RESP_45                 ,0x004a0018) /* [RO][32] Response Word 4 and 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_0_HOST_RESP_67                 ,0x004a001c) /* [RO][32] Response Word 6 and 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_0_HOST_STATE                   ,0x004a0024) /* [RO][32] Present State of Controller */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_0_HOST_CAPABLE                 ,0x004a0040) /* [RO][32] Host Controller Capabilities to Software */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_0_HOST_CAPABLE_1               ,0x004a0044) /* [RO][32] Future Host Controller Capabilities to Software */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_0_HOST_POWER_CAPABLE           ,0x004a0048) /* [RO][32] Host Controller Power Capabilities to Software */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_0_HOST_POWER_CAPABLE_RSVD      ,0x004a004c) /* [RO][32] Future Host Controller Power Capabilities to Software */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_0_HOST_ADMA_ERR_STAT           ,0x004a0054) /* [RO][32] ADMA Error Status Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_0_HOST_PRESET_INIT_DEFAULT     ,0x004a0060) /* [RO][32] Preset Values for init and default speed */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_0_HOST_PRESET_HIGH_SPEED       ,0x004a0064) /* [RO][32] Preset Values for high speed and SDR12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_0_HOST_PRESET_SDR25_50         ,0x004a0068) /* [RO][32] Preset Values for SDR25 and SDR50 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_0_HOST_PRESET_SDR104_DDR50     ,0x004a006c) /* [RO][32] Preset Values for SDR104 and DDR50 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_0_HOST_VERSION_STATUS          ,0x004a00fc) /* [RO][32] Controller Version and Slot Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_0_CFG_DEBUG_TAP_DLY            ,0x004a0140) /* [RO][32] Debug TAP delay setting register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_0_CFG_DEBUG_A2S_BRIDGE_STATUS  ,0x004a0144) /* [RO][32] Debug A2S Bridge Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_0_CFG_DEBUG_A2S_REQ_START_ADDR ,0x004a0148) /* [RO][32] Debug register to read AHB req start address (32b) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_0_CFG_DEBUG_A2S_REQ_END_ADDR   ,0x004a014c) /* [RO][32] Debug register to read AHB req end address (32b) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_0_CFG_VERSION                  ,0x004a01f0) /* [RO][32] SDIO VERSION Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_HOST_RESP_01                 ,0x004a0210) /* [RO][32] Response Word 0 and 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_HOST_RESP_23                 ,0x004a0214) /* [RO][32] Response Word 2 and 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_HOST_RESP_45                 ,0x004a0218) /* [RO][32] Response Word 4 and 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_HOST_RESP_67                 ,0x004a021c) /* [RO][32] Response Word 6 and 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_HOST_STATE                   ,0x004a0224) /* [RO][32] Present State of Controller */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_HOST_CAPABLE                 ,0x004a0240) /* [RO][32] Host Controller Capabilities to Software */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_HOST_CAPABLE_1               ,0x004a0244) /* [RO][32] Future Host Controller Capabilities to Software */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_HOST_POWER_CAPABLE           ,0x004a0248) /* [RO][32] Host Controller Power Capabilities to Software */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_HOST_POWER_CAPABLE_RSVD      ,0x004a024c) /* [RO][32] Future Host Controller Power Capabilities to Software */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_HOST_ADMA_ERR_STAT           ,0x004a0254) /* [RO][32] ADMA Error Status Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_HOST_PRESET_INIT_DEFAULT     ,0x004a0260) /* [RO][32] Preset Values for init and default speed */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_HOST_PRESET_HIGH_SPEED       ,0x004a0264) /* [RO][32] Preset Values for high speed and SDR12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_HOST_PRESET_SDR25_50         ,0x004a0268) /* [RO][32] Preset Values for SDR25 and SDR50 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_HOST_PRESET_SDR104_DDR50     ,0x004a026c) /* [RO][32] Preset Values for SDR104 and DDR50 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_HOST_VERSION_STATUS          ,0x004a02fc) /* [RO][32] Controller Version and Slot Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_CFG_DEBUG_TAP_DLY            ,0x004a0340) /* [RO][32] Debug TAP delay setting register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_CFG_DEBUG_A2S_BRIDGE_STATUS  ,0x004a0344) /* [RO][32] Debug A2S Bridge Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_CFG_DEBUG_A2S_REQ_START_ADDR ,0x004a0348) /* [RO][32] Debug register to read AHB req start address (32b) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_CFG_DEBUG_A2S_REQ_END_ADDR   ,0x004a034c) /* [RO][32] Debug register to read AHB req end address (32b) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_CFG_VERSION                  ,0x004a03f0) /* [RO][32] SDIO VERSION Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_BOOT_VERSION                 ,0x004a0408) /* [RO][32] Version */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_BOOT_RESET_CNT               ,0x004a0414) /* [RO][32] Reset Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_BOOT_ERROR_ADDR              ,0x004a041c) /* [RO][32] Error Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_BOOT_BASE_ADDR0              ,0x004a0420) /* [RO][32] RAM Base address */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_BOOT_BASE_ADDR1              ,0x004a0424) /* [RO][32] RAM Base address */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_BOOT_RAM_FILL_CNT            ,0x004a0428) /* [RO][32] RAM Fill Cnt */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_BOOT_DATA_ACCESS_TIME        ,0x004a042c) /* [RO][32] Time for Data Fetch */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_BOOT_DEBUG                   ,0x004a043c) /* [RO][32] Debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_INTR2_CPU_STATUS                ,0x004a1000) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_INTR2_CPU_MASK_STATUS           ,0x004a100c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_INTR2_PCI_STATUS                ,0x004a1018) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_INTR2_PCI_MASK_STATUS           ,0x004a1024) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPU_INTR1_INTR_W0_STATUS        ,0x004a1500) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPU_INTR1_INTR_W1_STATUS        ,0x004a1504) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPU_INTR1_INTR_W2_STATUS        ,0x004a1508) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPU_INTR1_INTR_W3_STATUS        ,0x004a150c) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS   ,0x004a1510) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS   ,0x004a1514) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS   ,0x004a1518) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS   ,0x004a151c) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCI_PCIE_INTR1_INTR_W0_STATUS       ,0x004a1600) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCI_PCIE_INTR1_INTR_W1_STATUS       ,0x004a1604) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCI_PCIE_INTR1_INTR_W2_STATUS       ,0x004a1608) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCI_PCIE_INTR1_INTR_W3_STATUS       ,0x004a160c) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCI_PCIE_INTR1_INTR_W0_MASK_STATUS  ,0x004a1610) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCI_PCIE_INTR1_INTR_W1_MASK_STATUS  ,0x004a1614) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCI_PCIE_INTR1_INTR_W2_MASK_STATUS  ,0x004a1618) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCI_PCIE_INTR1_INTR_W3_MASK_STATUS  ,0x004a161c) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_SPI_INTR2_CPU_STATUS            ,0x004a1800) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_SPI_INTR2_CPU_MASK_STATUS       ,0x004a180c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_SPI_INTR2_PCI_STATUS            ,0x004a1818) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_SPI_INTR2_PCI_MASK_STATUS       ,0x004a1824) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_TOP_CTRL_FLASH_TYPE             ,0x004a191c) /* [RO][32] HIF Decoded Flash Type */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_TOP_CTRL_PDA_OUT_STATUS         ,0x004a1924) /* [RO][32] HIF PDA Out Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_TOP_CTRL_CPU_MODE_STATUS        ,0x004a1934) /* [RO][32] CPU MODE Control status register (PUBLIC) */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_ADDR0 ,0x004a2460) /* [RO][32] STB CPU Access Rights Violation Address0 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_UPPER_ADDR0 ,0x004a2464) /* [RO][32] STB CPU Access Rights Violation Upper Address0 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_ADDR1 ,0x004a246c) /* [RO][32] WEB CPU Access Rights Violation Address1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_UPPER_ADDR1 ,0x004a2470) /* [RO][32] WEB CPU Access Rights Violation Upper Address1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU0_BPCM_ID         ,0x004a2548) /* [RO][32] CPUCPU0 BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU0_BPCM_CAPABILITY ,0x004a254c) /* [RO][32] CPUCPU0 BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU1_BPCM_ID         ,0x004a2550) /* [RO][32] CPUCPU1 BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU1_BPCM_CAPABILITY ,0x004a2554) /* [RO][32] CPUCPU1 BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU2_BPCM_ID         ,0x004a2558) /* [RO][32] CPUCPU2 BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU2_BPCM_CAPABILITY ,0x004a255c) /* [RO][32] CPUCPU2 BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU3_BPCM_ID         ,0x004a2560) /* [RO][32] CPUCPU3 BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU3_BPCM_CAPABILITY ,0x004a2564) /* [RO][32] CPUCPU3 BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU4_BPCM_ID         ,0x004a2568) /* [RO][32] CPUCPU4 BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU4_BPCM_CAPABILITY ,0x004a256c) /* [RO][32] CPUCPU4 BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU5_BPCM_ID         ,0x004a2570) /* [RO][32] CPUCPU5 BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU5_BPCM_CAPABILITY ,0x004a2574) /* [RO][32] CPUCPU5 BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU6_BPCM_ID         ,0x004a2578) /* [RO][32] CPUCPU6 BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU6_BPCM_CAPABILITY ,0x004a257c) /* [RO][32] CPUCPU6 BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU7_BPCM_ID         ,0x004a2580) /* [RO][32] CPUCPU7 BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU7_BPCM_CAPABILITY ,0x004a2584) /* [RO][32] CPUCPU7 BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_C0L2_BPCM_ID         ,0x004a2588) /* [RO][32] CPUC0L2 BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_C0L2_BPCM_CAPABILITY ,0x004a258c) /* [RO][32] CPUC0L2 BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_C1L2_BPCM_ID         ,0x004a2590) /* [RO][32] CPUC1L2 BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_C1L2_BPCM_CAPABILITY ,0x004a2594) /* [RO][32] CPUC1L2 BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_SYSIF_BPCM_ID        ,0x004a2598) /* [RO][32] CPUSYSIF BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_SYSIF_BPCM_CAPABILITY ,0x004a259c) /* [RO][32] CPUSYSIF BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU_THERM_THROTTLE_TEMP_REG ,0x004a25a0) /* [RO][32] CPU Thermal Throttling IRQ Config Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU_THERM_IRQ_MISC_REG ,0x004a25b4) /* [RO][32] CPU Thermal Throttling Misc IRQ Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU_REVISION_REG     ,0x004a25d0) /* [RO][32] Orion Revision Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU_PATCHLEVEL_REG   ,0x004a25d4) /* [RO][32] Orion Patch Level Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU_POWER_STATE      ,0x004a25fc) /* [RO][32] Power State Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU_PHYS_CONFIG      ,0x004a2600) /* [RO][32] Physical Configuration Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU_RVBAR_ADDRLO     ,0x004a2604) /* [RO][32] Reset Vector Base Address Low */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU_RVBAR_ADDRHI     ,0x004a2608) /* [RO][32] Reset Vector Base Address HIgh */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_REVISION                       ,0x004a2800) /* [RO][32] NAND Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_INTFC_STATUS                   ,0x004a2818) /* [RO][32] Nand Flash Interface Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_CORR_ERROR_COUNT               ,0x004a2900) /* [RO][32] Read Error Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_READ_ERROR_COUNT               ,0x004a2904) /* [RO][32] Read Error Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_BLOCK_LOCK_STATUS              ,0x004a2908) /* [RO][32] Nand Flash Block Lock Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_INIT_STATUS                    ,0x004a2948) /* [RO][32] Initialization status */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_ONFI_DEBUG_DATA                ,0x004a2950) /* [RO][32] ONFI Debug Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_GET_FEATURE_DATA               ,0x004a2988) /* [RO][32] Nand Flash Get Feature Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_FLASH_JEDEC_ID                 ,0x004a298c) /* [RO][32] Nand Flash Device ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_FLASH_JEDEC_ID_EXT             ,0x004a2990) /* [RO][32] Nand Flash Extended Device ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_FLASH_DEVICE_ID                ,0x004a2994) /* [RO][32] Nand Flash Device ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_FLASH_DEVICE_ID_EXT            ,0x004a2998) /* [RO][32] Nand Flash Extended Device ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_LL_RDDATA                      ,0x004a299c) /* [RO][32] Nand Flash Low Level Read Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_SPARE_AREA_READ_OFS_0          ,0x004a2a00) /* [RO][32] Nand Flash Spare Area Read Bytes 0-3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_SPARE_AREA_READ_OFS_4          ,0x004a2a04) /* [RO][32] Nand Flash Spare Area Read Bytes 4-7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_SPARE_AREA_READ_OFS_8          ,0x004a2a08) /* [RO][32] Nand Flash Spare Area Read Bytes 8-11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_SPARE_AREA_READ_OFS_C          ,0x004a2a0c) /* [RO][32] Nand Flash Spare Area Read Bytes 12-15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_SPARE_AREA_READ_OFS_10         ,0x004a2a10) /* [RO][32] Nand Flash Spare Area Read Bytes 16-19 */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_SPARE_AREA_READ_OFS_14         ,0x004a2a14) /* [RO][32] Nand Flash Spare Area Read Bytes 20-23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_SPARE_AREA_READ_OFS_18         ,0x004a2a18) /* [RO][32] Nand Flash Spare Area Read Bytes 24-27 */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_SPARE_AREA_READ_OFS_1C         ,0x004a2a1c) /* [RO][32] Nand Flash Spare Area Read Bytes 28-31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_SPARE_AREA_READ_OFS_20         ,0x004a2a20) /* [RO][32] Nand Flash Spare Area Read Bytes 32-35 */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_SPARE_AREA_READ_OFS_24         ,0x004a2a24) /* [RO][32] Nand Flash Spare Area Read Bytes 36-39 */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_SPARE_AREA_READ_OFS_28         ,0x004a2a28) /* [RO][32] Nand Flash Spare Area Read Bytes 40-43 */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_SPARE_AREA_READ_OFS_2C         ,0x004a2a2c) /* [RO][32] Nand Flash Spare Area Read Bytes 44-47 */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_SPARE_AREA_READ_OFS_30         ,0x004a2a30) /* [RO][32] Nand Flash Spare Area Read Bytes 48-51 */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_SPARE_AREA_READ_OFS_34         ,0x004a2a34) /* [RO][32] Nand Flash Spare Area Read Bytes 52-55 */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_SPARE_AREA_READ_OFS_38         ,0x004a2a38) /* [RO][32] Nand Flash Spare Area Read Bytes 56-59 */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_SPARE_AREA_READ_OFS_3C         ,0x004a2a3c) /* [RO][32] Nand Flash Spare Area Read Bytes 60-63 */
BCHP_REGISTER_READONLY_32BIT(BCHP_FLASH_DMA_REVISION                  ,0x004a3000) /* [RO][32] NAND Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_FLASH_DMA_STATUS                    ,0x004a3018) /* [RO][32] DMA STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSPI_REVISION_ID                    ,0x004a3200) /* [RO][32] Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSPI_BUSY_STATUS                    ,0x004a320c) /* [RO][32] BSPI Busy Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSPI_INTR_STATUS                    ,0x004a3210) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSPI_B0_STATUS                      ,0x004a3214) /* [RO][32] Prefetch Buffer 0 Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSPI_B1_STATUS                      ,0x004a321c) /* [RO][32] Prefetch Buffer 1 Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSPI_RAF_FULLNESS                   ,0x004a330c) /* [RO][32] Fullness indicator for the read ahead buffer */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSPI_RAF_STATUS                     ,0x004a3314) /* [RO][32] Linear Read Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSPI_RAF_READ_DATA                  ,0x004a3318) /* [RO][32] Read data from Raf-buffer */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSPI_RAF_WORD_CNT                   ,0x004a331c) /* [RO][32] Current number of words fetched from Flash */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSPI_RAF_CURR_ADDR                  ,0x004a3320) /* [RO][32] Current read address for the linear read session */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSPI_RAF_ERR_STATUS                 ,0x004a3324) /* [RO][32] Error status register to capture error response from BSPI */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_MSPI_CPTQP                      ,0x004a3424) /* [RO][32] CPTQP REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_MSPI_REVISION                   ,0x004a342c) /* [RO][32] REVISION ID REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_IPI0_INTR2_CPU_STATUS               ,0x004a4000) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_IPI0_INTR2_CPU_MASK_STATUS          ,0x004a400c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_IPI0_INTR2_PCI_STATUS               ,0x004a4018) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_IPI0_INTR2_PCI_MASK_STATUS          ,0x004a4024) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_IPI1_INTR2_CPU_STATUS               ,0x004a4100) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_IPI1_INTR2_CPU_MASK_STATUS          ,0x004a410c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_IPI1_INTR2_PCI_STATUS               ,0x004a4118) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_IPI1_INTR2_PCI_MASK_STATUS          ,0x004a4124) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_TOP_CTRL_Version               ,0x00b08000) /* [RO][32] SATA3 Version Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_TOP_CTRL_SATA_TP_OUT           ,0x00b0801c) /* [RO][32] SATA3 TP OUT */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA3_INTR2_CPU_STATUS              ,0x00b08040) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA3_INTR2_CPU_MASK_STATUS         ,0x00b0804c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA3_INTR2_PCI_STATUS              ,0x00b08058) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA3_INTR2_PCI_MASK_STATUS         ,0x00b08064) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PORT0_SATA3_PCB_START               ,0x00b08100) /* [RO][32] SATA3 PCB START MARKER */
BCHP_REGISTER_READONLY_32BIT(BCHP_PORT0_SATA3_PCB_END                 ,0x00b08ffc) /* [RO][32] SATA3 PCB END  MARKER */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_AHCI_GHC_HBA_CAP               ,0x00b0a000) /* [RO][32] Basic HBA Capabilities Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_AHCI_GHC_Ports_Implemented     ,0x00b0a00c) /* [RO][32] Ports Implemented Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_AHCI_GHC_AHCI_Version          ,0x00b0a010) /* [RO][32] AHCI Version Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_AHCI_GHC_EM_LOC_RES            ,0x00b0a01c) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_AHCI_GHC_EM_CTL_RES            ,0x00b0a020) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_AHCI_GHC_HBA_CAP2              ,0x00b0a024) /* [RO][32] HBA Capabilities Extended Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_GLOBAL_RESERVED_reserved0      ,0x00b0a02c) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_GLOBAL_RESERVED_reserved1      ,0x00b0a030) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_GLOBAL_RESERVED_reserved2      ,0x00b0a034) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_GLOBAL_RESERVED_reserved3      ,0x00b0a038) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_GLOBAL_RESERVED_reserved4      ,0x00b0a03c) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_GLOBAL_RESERVED_reserved5      ,0x00b0a040) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_GLOBAL_RESERVED_reserved6      ,0x00b0a044) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_GLOBAL_RESERVED_reserved7      ,0x00b0a048) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_GLOBAL_RESERVED_reserved8      ,0x00b0a04c) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_GLOBAL_RESERVED_reserved9      ,0x00b0a050) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_GLOBAL_RESERVED_reserved10     ,0x00b0a054) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_GLOBAL_RESERVED_reserved11     ,0x00b0a058) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_GLOBAL_RESERVED_reserved12     ,0x00b0a05c) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_GLOBAL_RESERVED_reserved13     ,0x00b0a060) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_GLOBAL_RESERVED_reserved14     ,0x00b0a064) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_GLOBAL_RESERVED_reserved15     ,0x00b0a068) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_GLOBAL_RESERVED_reserved16     ,0x00b0a06c) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_GLOBAL_RESERVED_reserved17     ,0x00b0a070) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_GLOBAL_RESERVED_reserved18     ,0x00b0a074) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_GLOBAL_RESERVED_reserved19     ,0x00b0a078) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_GLOBAL_RESERVED_reserved20     ,0x00b0a07c) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_GLOBAL_RESERVED_reserved21     ,0x00b0a080) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_GLOBAL_RESERVED_reserved22     ,0x00b0a084) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_GLOBAL_RESERVED_reserved23     ,0x00b0a088) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_GLOBAL_RESERVED_reserved24     ,0x00b0a08c) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_GLOBAL_RESERVED_reserved25     ,0x00b0a090) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_GLOBAL_RESERVED_reserved26     ,0x00b0a094) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_GLOBAL_RESERVED_reserved27     ,0x00b0a098) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_GLOBAL_RESERVED_reserved28     ,0x00b0a09c) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_PORT0_AHCI_S1_reserved29       ,0x00b0a11c) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_PORT0_AHCI_S2_PxTFD            ,0x00b0a120) /* [RO][32] Portx Task File Data Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_PORT0_AHCI_S2_PxSIG            ,0x00b0a124) /* [RO][32] Portx Signature Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_PORT0_AHCI_S2_PxSSTS           ,0x00b0a128) /* [RO][32] Portx Serial ATA Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_PORT0_AHCI_S3_reserved30       ,0x00b0a140) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_PORT0_AHCI_S3_reserved31       ,0x00b0a144) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_PORT0_AHCI_S3_reserved32       ,0x00b0a148) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_PORT0_AHCI_S3_reserved33       ,0x00b0a14c) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_PORT0_AHCI_S3_reserved34       ,0x00b0a150) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_PORT0_AHCI_S3_reserved35       ,0x00b0a154) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_PORT0_AHCI_S3_reserved36       ,0x00b0a158) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_PORT0_AHCI_S3_reserved37       ,0x00b0a15c) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_PORT0_AHCI_S3_reserved38       ,0x00b0a160) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_PORT0_AHCI_S3_reserved39       ,0x00b0a164) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_PORT0_AHCI_S3_reserved40       ,0x00b0a168) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_PORT0_AHCI_S3_reserved41       ,0x00b0a16c) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_PORT0_AHCI_S3_reserved42       ,0x00b0a170) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_PORT0_AHCI_S3_reserved43       ,0x00b0a174) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_PORT0_AHCI_S3_reserved44       ,0x00b0a178) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_PORT0_AHCI_S3_reserved45       ,0x00b0a17c) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_PORT0_CTRL_PCTRL12             ,0x00b0a730) /* [RO][32] SATA3 PORT Control12 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_PORT0_CJPAT_CJ_STATUS          ,0x00b0a758) /* [RO][32] CJ_STATUS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_PORT0_CJPAT_CJ_TOT_ERR_CNT     ,0x00b0a75c) /* [RO][32] CJ_TOT_ERR_CNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_PORT0_CJPAT_CJ_TOT_FRAME_ERR_CNT ,0x00b0a760) /* [RO][32] CJ_TOT_FRAME_ERR_CNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_PORT0_CJPAT_CJ_RX_ERROR_PATTERN ,0x00b0a764) /* [RO][32] CJ_RX_ERROR_PATTERN Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_PORT0_LEG_S2_SATA_STATUS       ,0x00b0a940) /* [RO][32] SATA Status Register(SCR0) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_PORT0_LEG_S3_BIST_ERROR_COUNT  ,0x00b0a960) /* [RO][32] SATA BIST CTRL */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_GRB_REVISION                   ,0x00b0c000) /* [RO][32] GR Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_TYPE1_DEVICE_VENDOR_ID ,0x00b10000) /* [RO][32] device_vendor_id */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_TYPE1_REV_ID_CLASS_CODE ,0x00b10008) /* [RO][32] rev_id_class_code */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_TYPE1_RC_IO_BASE_LIMIT ,0x00b10030) /* [RO][32] rc_io_base_limit */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_TYPE1_CAP_POINTER     ,0x00b10034) /* [RO][32] cap_pointer */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_TYPE1_EXP_ROM_BAR     ,0x00b10038) /* [RO][32] exp_rom_bar */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PM_PM_CAP             ,0x00b10048) /* [RO][32] pm_cap */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PCIE_PCIE_CAPABILITY  ,0x00b100ac) /* [RO][32] pcie_capability */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PCIE_DEVICE_CAPABILITY ,0x00b100b0) /* [RO][32] device_capability */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PCIE_LINK_CAPABILITY  ,0x00b100b8) /* [RO][32] link_capability */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PCIE_SLOT_CONTROL_STATUS ,0x00b100c4) /* [RO][32] slot_control_status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PCIE_DEVICE_CAPABILITY_2 ,0x00b100d0) /* [RO][32] device_capability_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PCIE_LINK_CAPABILITY_2 ,0x00b100d8) /* [RO][32] link_capability_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PCIE_SLOT_CAPABILITY_2 ,0x00b100e0) /* [RO][32] slot_capability_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PCIE_SLOT_STATUS_CONTROL_2 ,0x00b100e4) /* [RO][32] slot_status_control_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_AER_ADV_ERR_CAP       ,0x00b10100) /* [RO][32] adv_err_cap */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_AER_HEADER_LOG1       ,0x00b1011c) /* [RO][32] header_log1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_AER_HEADER_LOG2       ,0x00b10120) /* [RO][32] header_log2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_AER_HEADER_LOG3       ,0x00b10124) /* [RO][32] header_log3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_AER_HEADER_LOG4       ,0x00b10128) /* [RO][32] header_log4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_AER_ROOT_ERR_ID       ,0x00b10134) /* [RO][32] root_err_id */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_VC_VC_CAP             ,0x00b10160) /* [RO][32] vc_cap */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_VC_PORT_VC_CAPABILITY ,0x00b10164) /* [RO][32] port_vc_capability */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_VC_PORT_VC_CAPABILITY2 ,0x00b10168) /* [RO][32] port_vc_capability2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_VC_PORT_VC_STATUS_CONTROL ,0x00b1016c) /* [RO][32] port_vc_status_control */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_VC_PORT_ARB_TABLE     ,0x00b10170) /* [RO][32] port_arb_table */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_VC_VC_RSRC_STATUS     ,0x00b10178) /* [RO][32] vc_rsrc_status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_VENDOR_VENDOR_CAP     ,0x00b10180) /* [RO][32] vendor_cap */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_VENDOR_VENDOR_SPECIFIC_HEADER ,0x00b10184) /* [RO][32] vendor_specific_header */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_L1SUB_PML1SUB_CAPID   ,0x00b10240) /* [RO][32] PML1sub_capID */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_L1SUB_PML1_SUB_CAP_REG ,0x00b10244) /* [RO][32] PML1_sub_Cap_reg */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV0_UNUSED_F        ,0x00b10404) /* [RO][32] unused_f */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV0_PCI_EXTENDED_BAR_SIZE ,0x00b10418) /* [RO][32] pci_extended_bar_size */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV1_VPD_INTF        ,0x00b10428) /* [RO][32] vpd_intf */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV1_VPD_ADDR_FLAG   ,0x00b1042c) /* [RO][32] vpd_addr_flag */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV1_UNUSED_H        ,0x00b10448) /* [RO][32] unused_h */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV1_MSI_DATA        ,0x00b10450) /* [RO][32] msi_data */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV1_MSI_ADDR_H      ,0x00b10454) /* [RO][32] msi_addr_h */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV1_MSI_ADDR_L      ,0x00b10458) /* [RO][32] msi_addr_l */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV1_MSI_MASK        ,0x00b10464) /* [RO][32] msi_mask */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV1_UNUSED_K        ,0x00b104cc) /* [RO][32] unused_k */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV1_DEVICE_CONTROL  ,0x00b104d8) /* [RO][32] device_control */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV1_BAR2_CONFIG     ,0x00b104e0) /* [RO][32] bar2_config */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV1_BAR3_CONFIG     ,0x00b104f4) /* [RO][32] bar3_config */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV1_INITVF          ,0x00b10600) /* [RO][32] INITVF */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV1_VF_OFFSET       ,0x00b10604) /* [RO][32] VF_OFFSET */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV1_VF_BAR_REG      ,0x00b10608) /* [RO][32] VF_BAR_REG */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV1_VF_SUPP_PAGE_SIZE ,0x00b1060c) /* [RO][32] VF_SUPP_PAGE_SIZE */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV1_VF_CAP_EN       ,0x00b10610) /* [RO][32] VF_CAP_EN */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV1_VF_MSIX_TBL_BIR_OFF ,0x00b10614) /* [RO][32] VF_MSIX_TBL_BIR_OFF */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV1_VF_MSIX_PBA_OFF_BIR ,0x00b10618) /* [RO][32] VF_msix_pba_off_bir */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV1_VF_MSIX_CONTROL ,0x00b1061c) /* [RO][32] vf_msix_control */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV1_VF_BAR4_REG     ,0x00b10620) /* [RO][32] vf_bar4_reg */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV1_VF_NSP          ,0x00b10628) /* [RO][32] vf_nsp */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV1_ATS_INLD_QUEUE_DEPTH ,0x00b10630) /* [RO][32] ats_inld_queue_depth */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_FUNC345_STAT        ,0x00b10854) /* [RO][32] tl_func345_stat */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_FUNC678_STAT        ,0x00b1085c) /* [RO][32] tl_func678_stat */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_PM_STATUS_0            ,0x00b10878) /* [RO][32] pm_status_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_PM_STATUS_1            ,0x00b1087c) /* [RO][32] pm_status_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_0            ,0x00b10900) /* [RO][32] tl_status_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_1            ,0x00b10904) /* [RO][32] tl_status_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_2            ,0x00b10908) /* [RO][32] tl_status_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_3            ,0x00b1090c) /* [RO][32] tl_status_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_4            ,0x00b10910) /* [RO][32] tl_status_4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_5            ,0x00b10914) /* [RO][32] tl_status_5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_6            ,0x00b10918) /* [RO][32] tl_status_6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_7            ,0x00b1091c) /* [RO][32] tl_status_7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_8            ,0x00b10920) /* [RO][32] tl_status_8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_9            ,0x00b10924) /* [RO][32] tl_status_9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_10           ,0x00b10928) /* [RO][32] tl_status_10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_11           ,0x00b1092c) /* [RO][32] tl_status_11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_12           ,0x00b10930) /* [RO][32] tl_status_12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_13           ,0x00b10934) /* [RO][32] tl_status_13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_14           ,0x00b10938) /* [RO][32] tl_status_14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_15           ,0x00b1093c) /* [RO][32] tl_status_15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_16           ,0x00b10940) /* [RO][32] tl_status_16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_17           ,0x00b10944) /* [RO][32] tl_status_17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_18           ,0x00b10948) /* [RO][32] tl_status_18 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_19           ,0x00b1094c) /* [RO][32] tl_status_19 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_20           ,0x00b10950) /* [RO][32] tl_status_20 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_21           ,0x00b10954) /* [RO][32] tl_status_21 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_22           ,0x00b10958) /* [RO][32] tl_status_22 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_23           ,0x00b1095c) /* [RO][32] tl_status_23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_24           ,0x00b10960) /* [RO][32] tl_status_24 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_25           ,0x00b10964) /* [RO][32] tl_status_25 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_26           ,0x00b10968) /* [RO][32] tl_status_26 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_27           ,0x00b1096c) /* [RO][32] tl_status_27 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_28           ,0x00b10970) /* [RO][32] tl_status_28 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_29           ,0x00b10974) /* [RO][32] tl_status_29 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_30           ,0x00b10978) /* [RO][32] tl_status_30 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_31           ,0x00b1097c) /* [RO][32] tl_status_31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_HDR_FC_ST           ,0x00b10980) /* [RO][32] tl_hdr_fc_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_DAT_FC_ST           ,0x00b10984) /* [RO][32] tl_dat_fc_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_HDR_FCCON_ST        ,0x00b10988) /* [RO][32] tl_hdr_fccon_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_DAT_FCCON_ST        ,0x00b1098c) /* [RO][32] tl_dat_fccon_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_TGT_CRDT_ST         ,0x00b10990) /* [RO][32] tl_tgt_crdt_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_CRDT_ALLOC_ST       ,0x00b10994) /* [RO][32] tl_crdt_alloc_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_SMLOGIC_ST          ,0x00b10998) /* [RO][32] tl_smlogic_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_PCIE_PM_DEBUG_REGISTERS ,0x00b10a00) /* [RO][32] pcie_pm_debug_registers */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_UNUSED_OA2             ,0x00b10a04) /* [RO][32] unused_oa2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_RST_DEBUG           ,0x00b10a08) /* [RO][32] tl_rst_debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_PCIER_TL_STAT_TX_CTR   ,0x00b10a5c) /* [RO][32] PCIER_TL_STAT_TX_CTR */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_PCIER_TL_STAT_TX_CTR_HI ,0x00b10a60) /* [RO][32] PCIER_TL_STAT_TX_CTR_HI */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_PCIER_TL_STAT_RX_CTR   ,0x00b10a70) /* [RO][32] PCIER_TL_STAT_RX_CTR */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_PCIER_TL_STAT_RX_CTR_HI ,0x00b10a74) /* [RO][32] PCIER_TL_STAT_RX_CTR_HI */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_DL_DL_STATUS              ,0x00b11048) /* [RO][32] DL_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_DL_DL_TX_CHECKSUM         ,0x00b1104c) /* [RO][32] DL_TX_Checksum */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_DL_MDIO_RD_DATA           ,0x00b11108) /* [RO][32] mdio_rd_data */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_DL_DL_RX_P_FC_CL          ,0x00b11400) /* [RO][32] dl_rx_p_fc_cl */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_DL_DL_RX_C_FC_CL          ,0x00b11404) /* [RO][32] dl_rx_c_fc_cl */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_DL_DL_RX_ACK_NACK         ,0x00b11408) /* [RO][32] dl_rx_ack_nack */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_DL_DL_REG_SPARE0          ,0x00b1140c) /* [RO][32] dl_reg_spare0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_DL_DL_TX_P_FC_AL          ,0x00b11410) /* [RO][32] dl_tx_p_fc_al */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_DL_DL_TX_NP_FC_AL         ,0x00b11414) /* [RO][32] dl_tx_np_fc_al */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_DL_REG_DL_SPARE           ,0x00b11418) /* [RO][32] reg_dl_spare */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_DL_DL_REG_SPARE           ,0x00b1141c) /* [RO][32] dl_reg_spare */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_DL_DL_TX_RX_SEQ           ,0x00b11420) /* [RO][32] dl_tx_rx_seq */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_DL_DL_RX_NP_FC_CL         ,0x00b11424) /* [RO][32] dl_rx_np_fc_cl */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PL_LPBK_MASTER_STAT    ,0x00b11908) /* [RO][32] pl_lpbk_master_stat */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PCIE_TXTLP_STATIS_LO   ,0x00b11944) /* [RO][32] pcie_txtlp_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PCIE_TXTLP_STATIS_HI   ,0x00b11948) /* [RO][32] pcie_txtlp_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PCIE_TXDLLP_STATIS_LO  ,0x00b1194c) /* [RO][32] pcie_txdllp_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PCIE_TXDLLP_STATIS_HI  ,0x00b11950) /* [RO][32] pcie_txdllp_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PCIE_TXOS_STATIS_LO    ,0x00b11954) /* [RO][32] pcie_txos_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PCIE_TXOS_STATIS_HI    ,0x00b11958) /* [RO][32] pcie_txos_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PCIE_RXTLP_STATIS_LO   ,0x00b1195c) /* [RO][32] pcie_rxtlp_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PCIE_RXTLP_STATIS_HI   ,0x00b11960) /* [RO][32] pcie_rxtlp_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PCIE_RXDLLP_STATIS_LO  ,0x00b11964) /* [RO][32] pcie_rxdllp_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PCIE_RXDLLP_STATIS_HI  ,0x00b11968) /* [RO][32] pcie_rxdllp_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PCIE_RXOS_STATIS_LO    ,0x00b1196c) /* [RO][32] pcie_rxos_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PCIE_RXOS_STATIS_HI    ,0x00b11970) /* [RO][32] pcie_rxos_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PCIE_PLRXERR_STATIS    ,0x00b11974) /* [RO][32] pcie_plrxerr_statis */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PCIE_RXDLLPERR_STATIS  ,0x00b11978) /* [RO][32] pcie_rxdllperr_statis */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PCIE_RXTLPERR_STATIS   ,0x00b1197c) /* [RO][32] pcie_rxtlperr_statis */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_LTSSM_STATIS_0         ,0x00b119a4) /* [RO][32] ltssm_statis_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_LTSSM_STATIS_1         ,0x00b119a8) /* [RO][32] ltssm_statis_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_LTSSM_STATIS_2         ,0x00b119ac) /* [RO][32] ltssm_statis_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_LTSSM_STATIS_3         ,0x00b119b0) /* [RO][32] ltssm_statis_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_LTSSM_STATIS_CNT       ,0x00b119b4) /* [RO][32] ltssm_statis_cnt */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_RECEIVED_MCP_ERRORS    ,0x00b11c00) /* [RO][32] Received_MCP_Errors */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_TRANSMITTED_MCP_ERRORS ,0x00b11c10) /* [RO][32] Transmitted_MCP_Errors */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_RX_FTS_LIMIT           ,0x00b11c20) /* [RO][32] rx_fts_limit */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_FTS_HIST               ,0x00b11cd8) /* [RO][32] fts_hist */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_GEN2_DEBUG             ,0x00b11cdc) /* [RO][32] gen2_debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_RECOVERY_HIST          ,0x00b11ce4) /* [RO][32] recovery_hist */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_LTSSM_HIST_0       ,0x00b11cec) /* [RO][32] phy_ltssm_hist_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_LTSSM_HIST_1       ,0x00b11cf0) /* [RO][32] phy_ltssm_hist_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_LTSSM_HIST_2       ,0x00b11cf4) /* [RO][32] phy_ltssm_hist_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_LTSSM_HIST_3       ,0x00b11cf8) /* [RO][32] phy_ltssm_hist_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_LTSSM_HIST_2_DUP   ,0x00b11cfc) /* [RO][32] phy_ltssm_hist_2_dup */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_DBG_0              ,0x00b11d00) /* [RO][32] phy_dbg_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_DBG_1              ,0x00b11d04) /* [RO][32] phy_dbg_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_DBG_2              ,0x00b11d08) /* [RO][32] phy_dbg_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_DBG_3              ,0x00b11d0c) /* [RO][32] phy_dbg_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_DBG_4              ,0x00b11d10) /* [RO][32] phy_dbg_4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_DBG_5              ,0x00b11d14) /* [RO][32] phy_dbg_5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_DBG_6              ,0x00b11d18) /* [RO][32] phy_dbg_6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_DBG_7              ,0x00b11d1c) /* [RO][32] phy_dbg_7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_DBG_8              ,0x00b11d20) /* [RO][32] phy_dbg_8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_DBG_9              ,0x00b11d24) /* [RO][32] phy_dbg_9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_DBG_10             ,0x00b11d28) /* [RO][32] phy_dbg_10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_ATE_LOOPBACK_INFO      ,0x00b11d30) /* [RO][32] ATE_loopback_info */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_DBG_CLKREQ_0       ,0x00b11e10) /* [RO][32] phy_dbg_clkreq_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_DBG_CLKREQ_1       ,0x00b11e14) /* [RO][32] phy_dbg_clkreq_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_DBG_CLKREQ_2       ,0x00b11e18) /* [RO][32] phy_dbg_clkreq_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_DBG_CLKREQ_3       ,0x00b11e1c) /* [RO][32] phy_dbg_clkreq_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_DBG_CLKREQ2_0      ,0x00b11e30) /* [RO][32] phy_dbg_clkreq2_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_DBG_CLKREQ2_1      ,0x00b11e34) /* [RO][32] phy_dbg_clkreq2_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_DBG_CLKREQ2_2      ,0x00b11e38) /* [RO][32] phy_dbg_clkreq2_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_DBG_CLKREQ2_3      ,0x00b11e3c) /* [RO][32] phy_dbg_clkreq2_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_BUILD_TAG              ,0x00b11ffc) /* [RO][32] build_tag */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_TYPE0_DEVICE_VENDOR_ID ,0x00b12000) /* [RO][32] device_vendor_id */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_TYPE0_REV_ID_CLASS_CODE ,0x00b12008) /* [RO][32] rev_id_class_code */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_TYPE0_CARDBUS_CIS     ,0x00b12028) /* [RO][32] cardbus_cis */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_TYPE0_SUBSYSTEM_ID_VENDOR_ID ,0x00b1202c) /* [RO][32] subsystem_id_vendor_id */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_TYPE0_CAP_POINTER     ,0x00b12034) /* [RO][32] cap_pointer */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_TYPE0_RESERVED        ,0x00b12038) /* [RO][32] Reserved */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PM_PM_CAP             ,0x00b12048) /* [RO][32] pm_cap */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_MSIX_MSIX_TBL_OFF_BIR ,0x00b120a4) /* [RO][32] msix_tbl_off_bir */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_MSIX_MSIX_PBA_BIR_OFF ,0x00b120a8) /* [RO][32] msix_pba_bir_off */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PCIE_PCIE_CAPABILITY  ,0x00b120ac) /* [RO][32] pcie_capability */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PCIE_DEVICE_CAPABILITY ,0x00b120b0) /* [RO][32] device_capability */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PCIE_LINK_CAPABILITY  ,0x00b120b8) /* [RO][32] link_capability */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PCIE_SLOT_CAPABILITY  ,0x00b120c0) /* [RO][32] slot_capability */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PCIE_SLOT_CONTROL_STATUS ,0x00b120c4) /* [RO][32] slot_control_status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PCIE_ROOT_CAP_CONTROL ,0x00b120c8) /* [RO][32] root_cap_control */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PCIE_ROOT_STATUS      ,0x00b120cc) /* [RO][32] root_status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PCIE_DEVICE_CAPABILITY_2 ,0x00b120d0) /* [RO][32] device_capability_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PCIE_LINK_CAPABILITY_2 ,0x00b120d8) /* [RO][32] link_capability_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PCIE_SLOT_CAPABILITY_2 ,0x00b120e0) /* [RO][32] slot_capability_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PCIE_SLOT_STATUS_CONTROL_2 ,0x00b120e4) /* [RO][32] slot_status_control_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_AER_ADV_ERR_CAP       ,0x00b12100) /* [RO][32] adv_err_cap */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_AER_HEADER_LOG1       ,0x00b1211c) /* [RO][32] header_log1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_AER_HEADER_LOG2       ,0x00b12120) /* [RO][32] header_log2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_AER_HEADER_LOG3       ,0x00b12124) /* [RO][32] header_log3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_AER_HEADER_LOG4       ,0x00b12128) /* [RO][32] header_log4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_AER_ROOT_ERROR_COMMAND ,0x00b1212c) /* [RO][32] root_error_command */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_AER_ROOT_ERROR_STATUS ,0x00b12130) /* [RO][32] root_error_status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_AER_ROOT_ERR_ID       ,0x00b12134) /* [RO][32] root_err_id */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_DEV_DEVICE_SER_NUM_CAP ,0x00b1213c) /* [RO][32] device_ser_num_cap */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_DEV_LOWER_SER_NUM     ,0x00b12140) /* [RO][32] lower_ser_num */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_DEV_UPPER_SER_NUM     ,0x00b12144) /* [RO][32] upper_ser_num */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PB_PWR_BDGT_CAP       ,0x00b12150) /* [RO][32] pwr_bdgt_cap */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PB_PWR_BDGT_DATA      ,0x00b12158) /* [RO][32] pwr_bdgt_data */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PB_PWR_BDGT_CAPABILITY ,0x00b1215c) /* [RO][32] pwr_bdgt_capability */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_VC_VC_CAP             ,0x00b12160) /* [RO][32] vc_cap */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_VC_PORT_VC_CAPABILITY ,0x00b12164) /* [RO][32] port_vc_capability */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_VC_PORT_VC_CAPABILITY2 ,0x00b12168) /* [RO][32] port_vc_capability2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_VC_PORT_VC_STATUS_CONTROL ,0x00b1216c) /* [RO][32] port_vc_status_control */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_VC_PORT_ARB_TABLE     ,0x00b12170) /* [RO][32] port_arb_table */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_VC_VC_RSRC_STATUS     ,0x00b12178) /* [RO][32] vc_rsrc_status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_VENDOR_VENDOR_CAP     ,0x00b12180) /* [RO][32] vendor_cap */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_VENDOR_VENDOR_SPECIFIC_HEADER ,0x00b12184) /* [RO][32] vendor_specific_header */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_LTR_LTR_CAP           ,0x00b121b0) /* [RO][32] LTR_cap */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_L1SUB_PML1SUB_CAPID   ,0x00b12240) /* [RO][32] PML1sub_capID */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CAP_REG ,0x00b12244) /* [RO][32] PML1_sub_Cap_reg */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV0_UNUSED_F        ,0x00b12404) /* [RO][32] unused_f */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_VPD_INTF        ,0x00b12428) /* [RO][32] vpd_intf */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_VPD_ADDR_FLAG   ,0x00b1242c) /* [RO][32] vpd_addr_flag */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_UNUSED_H        ,0x00b12448) /* [RO][32] unused_h */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_MSI_DATA        ,0x00b12450) /* [RO][32] msi_data */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_MSI_ADDR_H      ,0x00b12454) /* [RO][32] msi_addr_h */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_MSI_ADDR_L      ,0x00b12458) /* [RO][32] msi_addr_l */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_MSI_MASK        ,0x00b12464) /* [RO][32] msi_mask */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_UNUSED_K        ,0x00b124cc) /* [RO][32] unused_k */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_DEVICE_CONTROL  ,0x00b124d8) /* [RO][32] device_control */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_PCIE_LINK_CONTROL ,0x00b124ec) /* [RO][32] pcie_link_control */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_RC_USER_MEM_LO1 ,0x00b12558) /* [RO][32] rc_user_mem_lo1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_RC_USER_MEM_HI1 ,0x00b1255c) /* [RO][32] rc_user_mem_hi1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_RC_USER_MEM_LO2 ,0x00b12560) /* [RO][32] rc_user_mem_lo2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_RC_USER_MEM_HI2 ,0x00b12564) /* [RO][32] rc_user_mem_hi2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_INITVF          ,0x00b12600) /* [RO][32] INITVF */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_VF_OFFSET       ,0x00b12604) /* [RO][32] VF_OFFSET */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_VF_BAR_REG      ,0x00b12608) /* [RO][32] VF_BAR_REG */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_VF_SUPP_PAGE_SIZE ,0x00b1260c) /* [RO][32] VF_SUPP_PAGE_SIZE */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_VF_CAP_EN       ,0x00b12610) /* [RO][32] VF_CAP_EN */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_VF_MSIX_TBL_BIR_OFF ,0x00b12614) /* [RO][32] VF_MSIX_TBL_BIR_OFF */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_VF_MSIX_PBA_OFF_BIR ,0x00b12618) /* [RO][32] VF_msix_pba_off_bir */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_VF_MSIX_CONTROL ,0x00b1261c) /* [RO][32] vf_msix_control */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_VF_BAR4_REG     ,0x00b12620) /* [RO][32] vf_bar4_reg */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_VF_NSP          ,0x00b12628) /* [RO][32] vf_nsp */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_ATS_INLD_QUEUE_DEPTH ,0x00b12630) /* [RO][32] ats_inld_queue_depth */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_FUNC345_STAT        ,0x00b12854) /* [RO][32] tl_func345_stat */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_FUNC678_STAT        ,0x00b1285c) /* [RO][32] tl_func678_stat */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_PM_STATUS_0            ,0x00b12878) /* [RO][32] pm_status_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_PM_STATUS_1            ,0x00b1287c) /* [RO][32] pm_status_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_0            ,0x00b12900) /* [RO][32] tl_status_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_1            ,0x00b12904) /* [RO][32] tl_status_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_2            ,0x00b12908) /* [RO][32] tl_status_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_3            ,0x00b1290c) /* [RO][32] tl_status_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_4            ,0x00b12910) /* [RO][32] tl_status_4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_5            ,0x00b12914) /* [RO][32] tl_status_5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_6            ,0x00b12918) /* [RO][32] tl_status_6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_7            ,0x00b1291c) /* [RO][32] tl_status_7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_8            ,0x00b12920) /* [RO][32] tl_status_8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_9            ,0x00b12924) /* [RO][32] tl_status_9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_10           ,0x00b12928) /* [RO][32] tl_status_10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_11           ,0x00b1292c) /* [RO][32] tl_status_11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_12           ,0x00b12930) /* [RO][32] tl_status_12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_13           ,0x00b12934) /* [RO][32] tl_status_13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_14           ,0x00b12938) /* [RO][32] tl_status_14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_15           ,0x00b1293c) /* [RO][32] tl_status_15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_16           ,0x00b12940) /* [RO][32] tl_status_16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_17           ,0x00b12944) /* [RO][32] tl_status_17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_18           ,0x00b12948) /* [RO][32] tl_status_18 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_19           ,0x00b1294c) /* [RO][32] tl_status_19 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_20           ,0x00b12950) /* [RO][32] tl_status_20 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_21           ,0x00b12954) /* [RO][32] tl_status_21 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_22           ,0x00b12958) /* [RO][32] tl_status_22 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_23           ,0x00b1295c) /* [RO][32] tl_status_23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_24           ,0x00b12960) /* [RO][32] tl_status_24 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_25           ,0x00b12964) /* [RO][32] tl_status_25 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_26           ,0x00b12968) /* [RO][32] tl_status_26 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_27           ,0x00b1296c) /* [RO][32] tl_status_27 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_28           ,0x00b12970) /* [RO][32] tl_status_28 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_29           ,0x00b12974) /* [RO][32] tl_status_29 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_30           ,0x00b12978) /* [RO][32] tl_status_30 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_31           ,0x00b1297c) /* [RO][32] tl_status_31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_HDR_FC_ST           ,0x00b12980) /* [RO][32] tl_hdr_fc_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_DAT_FC_ST           ,0x00b12984) /* [RO][32] tl_dat_fc_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_HDR_FCCON_ST        ,0x00b12988) /* [RO][32] tl_hdr_fccon_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_DAT_FCCON_ST        ,0x00b1298c) /* [RO][32] tl_dat_fccon_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_TGT_CRDT_ST         ,0x00b12990) /* [RO][32] tl_tgt_crdt_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_CRDT_ALLOC_ST       ,0x00b12994) /* [RO][32] tl_crdt_alloc_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_SMLOGIC_ST          ,0x00b12998) /* [RO][32] tl_smlogic_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_PCIE_PM_DEBUG_REGISTERS ,0x00b12a00) /* [RO][32] pcie_pm_debug_registers */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_UNUSED_OA2             ,0x00b12a04) /* [RO][32] unused_oa2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_RST_DEBUG           ,0x00b12a08) /* [RO][32] tl_rst_debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_PCIER_TL_STAT_TX_CTR   ,0x00b12a5c) /* [RO][32] PCIER_TL_STAT_TX_CTR */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_PCIER_TL_STAT_TX_CTR_HI ,0x00b12a60) /* [RO][32] PCIER_TL_STAT_TX_CTR_HI */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_PCIER_TL_STAT_RX_CTR   ,0x00b12a70) /* [RO][32] PCIER_TL_STAT_RX_CTR */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_PCIER_TL_STAT_RX_CTR_HI ,0x00b12a74) /* [RO][32] PCIER_TL_STAT_RX_CTR_HI */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_DL_DL_STATUS              ,0x00b13048) /* [RO][32] DL_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_DL_DL_TX_CHECKSUM         ,0x00b1304c) /* [RO][32] DL_TX_Checksum */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_DL_MDIO_RD_DATA           ,0x00b13108) /* [RO][32] mdio_rd_data */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_DL_DL_RX_P_FC_CL          ,0x00b13400) /* [RO][32] dl_rx_p_fc_cl */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_DL_DL_RX_C_FC_CL          ,0x00b13404) /* [RO][32] dl_rx_c_fc_cl */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_DL_DL_RX_ACK_NACK         ,0x00b13408) /* [RO][32] dl_rx_ack_nack */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_DL_DL_REG_SPARE0          ,0x00b1340c) /* [RO][32] dl_reg_spare0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_DL_DL_TX_P_FC_AL          ,0x00b13410) /* [RO][32] dl_tx_p_fc_al */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_DL_DL_TX_NP_FC_AL         ,0x00b13414) /* [RO][32] dl_tx_np_fc_al */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_DL_REG_DL_SPARE           ,0x00b13418) /* [RO][32] reg_dl_spare */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_DL_DL_REG_SPARE           ,0x00b1341c) /* [RO][32] dl_reg_spare */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_DL_DL_TX_RX_SEQ           ,0x00b13420) /* [RO][32] dl_tx_rx_seq */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_DL_DL_RX_NP_FC_CL         ,0x00b13424) /* [RO][32] dl_rx_np_fc_cl */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PL_LPBK_MASTER_STAT    ,0x00b13908) /* [RO][32] pl_lpbk_master_stat */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PCIE_TXTLP_STATIS_LO   ,0x00b13944) /* [RO][32] pcie_txtlp_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PCIE_TXTLP_STATIS_HI   ,0x00b13948) /* [RO][32] pcie_txtlp_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PCIE_TXDLLP_STATIS_LO  ,0x00b1394c) /* [RO][32] pcie_txdllp_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PCIE_TXDLLP_STATIS_HI  ,0x00b13950) /* [RO][32] pcie_txdllp_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PCIE_TXOS_STATIS_LO    ,0x00b13954) /* [RO][32] pcie_txos_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PCIE_TXOS_STATIS_HI    ,0x00b13958) /* [RO][32] pcie_txos_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PCIE_RXTLP_STATIS_LO   ,0x00b1395c) /* [RO][32] pcie_rxtlp_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PCIE_RXTLP_STATIS_HI   ,0x00b13960) /* [RO][32] pcie_rxtlp_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PCIE_RXDLLP_STATIS_LO  ,0x00b13964) /* [RO][32] pcie_rxdllp_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PCIE_RXDLLP_STATIS_HI  ,0x00b13968) /* [RO][32] pcie_rxdllp_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PCIE_RXOS_STATIS_LO    ,0x00b1396c) /* [RO][32] pcie_rxos_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PCIE_RXOS_STATIS_HI    ,0x00b13970) /* [RO][32] pcie_rxos_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PCIE_PLRXERR_STATIS    ,0x00b13974) /* [RO][32] pcie_plrxerr_statis */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PCIE_RXDLLPERR_STATIS  ,0x00b13978) /* [RO][32] pcie_rxdllperr_statis */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PCIE_RXTLPERR_STATIS   ,0x00b1397c) /* [RO][32] pcie_rxtlperr_statis */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_LTSSM_STATIS_0         ,0x00b139a4) /* [RO][32] ltssm_statis_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_LTSSM_STATIS_1         ,0x00b139a8) /* [RO][32] ltssm_statis_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_LTSSM_STATIS_2         ,0x00b139ac) /* [RO][32] ltssm_statis_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_LTSSM_STATIS_3         ,0x00b139b0) /* [RO][32] ltssm_statis_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_LTSSM_STATIS_CNT       ,0x00b139b4) /* [RO][32] ltssm_statis_cnt */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_RECEIVED_MCP_ERRORS    ,0x00b13c00) /* [RO][32] Received_MCP_Errors */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_TRANSMITTED_MCP_ERRORS ,0x00b13c10) /* [RO][32] Transmitted_MCP_Errors */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_RX_FTS_LIMIT           ,0x00b13c20) /* [RO][32] rx_fts_limit */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_FTS_HIST               ,0x00b13cd8) /* [RO][32] fts_hist */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_GEN2_DEBUG             ,0x00b13cdc) /* [RO][32] gen2_debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_RECOVERY_HIST          ,0x00b13ce4) /* [RO][32] recovery_hist */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_LTSSM_HIST_0       ,0x00b13cec) /* [RO][32] phy_ltssm_hist_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_LTSSM_HIST_1       ,0x00b13cf0) /* [RO][32] phy_ltssm_hist_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_LTSSM_HIST_2       ,0x00b13cf4) /* [RO][32] phy_ltssm_hist_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_LTSSM_HIST_3       ,0x00b13cf8) /* [RO][32] phy_ltssm_hist_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_LTSSM_HIST_2_DUP   ,0x00b13cfc) /* [RO][32] phy_ltssm_hist_2_dup */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_DBG_0              ,0x00b13d00) /* [RO][32] phy_dbg_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_DBG_1              ,0x00b13d04) /* [RO][32] phy_dbg_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_DBG_2              ,0x00b13d08) /* [RO][32] phy_dbg_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_DBG_3              ,0x00b13d0c) /* [RO][32] phy_dbg_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_DBG_4              ,0x00b13d10) /* [RO][32] phy_dbg_4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_DBG_5              ,0x00b13d14) /* [RO][32] phy_dbg_5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_DBG_6              ,0x00b13d18) /* [RO][32] phy_dbg_6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_DBG_7              ,0x00b13d1c) /* [RO][32] phy_dbg_7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_DBG_8              ,0x00b13d20) /* [RO][32] phy_dbg_8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_DBG_9              ,0x00b13d24) /* [RO][32] phy_dbg_9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_DBG_10             ,0x00b13d28) /* [RO][32] phy_dbg_10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_ATE_LOOPBACK_INFO      ,0x00b13d30) /* [RO][32] ATE_loopback_info */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_DBG_CLKREQ_0       ,0x00b13e10) /* [RO][32] phy_dbg_clkreq_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_DBG_CLKREQ_1       ,0x00b13e14) /* [RO][32] phy_dbg_clkreq_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_DBG_CLKREQ_2       ,0x00b13e18) /* [RO][32] phy_dbg_clkreq_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_DBG_CLKREQ_3       ,0x00b13e1c) /* [RO][32] phy_dbg_clkreq_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_DBG_CLKREQ2_0      ,0x00b13e30) /* [RO][32] phy_dbg_clkreq2_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_DBG_CLKREQ2_1      ,0x00b13e34) /* [RO][32] phy_dbg_clkreq2_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_DBG_CLKREQ2_2      ,0x00b13e38) /* [RO][32] phy_dbg_clkreq2_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_DBG_CLKREQ2_3      ,0x00b13e3c) /* [RO][32] phy_dbg_clkreq2_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_BUILD_TAG              ,0x00b13ffc) /* [RO][32] build_tag */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_MISC_RC_BAD_ADDRESS_HI       ,0x00b14054) /* [RO][32] RC Bad Address Register High */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_MISC_RC_BAD_DATA             ,0x00b14058) /* [RO][32] RC Bad Data Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_MISC_PCIE_STATUS             ,0x00b14068) /* [RO][32] PCIe Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_MISC_REVISION                ,0x00b1406c) /* [RO][32] PCIe Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_MISC_UBUS_STATUS             ,0x00b140c4) /* [RO][32] Unused */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_MISC_SCB_STATUS              ,0x00b140c8) /* [RO][32] SCB Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_MISC_LTR_MSG_DATA            ,0x00b140d0) /* [RO][32] LTR Message Data Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_MISC_PERST_CCE_STATUS        ,0x00b14104) /* [RO][32] Config Copy Engine Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_INTR2_CPU_STATUS             ,0x00b14300) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_INTR2_CPU_MASK_STATUS        ,0x00b1430c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_INTR2_PCI_STATUS             ,0x00b14318) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_INTR2_PCI_MASK_STATUS        ,0x00b14324) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_MSI_INTR2_CPU_STATUS         ,0x00b14500) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_MSI_INTR2_CPU_MASK_STATUS    ,0x00b1450c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_MSI_INTR2_PCI_STATUS         ,0x00b14518) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_MSI_INTR2_PCI_MASK_STATUS    ,0x00b14524) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_DMA_TDMA_STATUS              ,0x00b15000) /* [RO][32] TDMA Global Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_DMA_TDMA_OVER_MAX_THRESHOLD_STATUS ,0x00b15018) /* [RO][32] TDMA Over Max Threshold Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_DMA_TDMA_OVER_HYST_THRESHOLD_STATUS ,0x00b1501c) /* [RO][32] TDMA Over Max Hysteresis Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_DMA_TDMA_FREE_LIST_HEAD_TAIL_PTR ,0x00b15020) /* [RO][32] TDMA Free List Head/Tail Pointer */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_DMA_TDMA_FREE_LIST_COUNT     ,0x00b15024) /* [RO][32] TDMA Free List Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_DMA_TDMA_DESC_RING_CH0_STATUS ,0x00b1504c) /* [RO][32] DMA TX Channel 0 Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_DMA_TDMA_DESC_RING_CH0_MEM_ADDR_LO ,0x00b15050) /* [RO][32] DMA TX Channel 0 Current Memory Address Register Lower */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_DMA_TDMA_DESC_RING_CH0_MEM_ADDR_HI ,0x00b15054) /* [RO][32] DMA TX Channel 0 Current Memory Address Register Upper */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_DMA_TDMA_DESC_RING_CH0_MEM_BYTE_COUNT ,0x00b15058) /* [RO][32] DMA TX Channel 0 Current Memory Byte Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_DMA_TDMA_DESC_RING_CH0_PCIE_ADDR_LO ,0x00b1505c) /* [RO][32] DMA TX Channel 0 Current PCIe Address Register Lower */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_DMA_TDMA_DESC_RING_CH0_PCIE_ADDR_HI ,0x00b15060) /* [RO][32] DMA TX Channel 0 Current PCIe Address Register Upper */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_DMA_TDMA_DESC_RING_CH0_PCIE_BYTE_COUNT ,0x00b15064) /* [RO][32] DMA TX Channel 0 Current PCIe Byte Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_DMA_TDMA_DESC_RING_CH0_DESC_ADDR_LO ,0x00b15068) /* [RO][32] DMA Tx Channel 0 Current Descriptor Address Register Lower */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_DMA_TDMA_DESC_RING_CH0_DESC_ADDR_HI ,0x00b1506c) /* [RO][32] DMA Tx Channel 0 Current Descriptor Address Register Upper */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_DMA_TDMA_DESC_RING_CH0_RAM_ADDR ,0x00b15070) /* [RO][32] DMA TX Channel 0 Current Descriptor Cache Address Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_DMA_TDMA_DESC_RING_CH0_COUNT ,0x00b15078) /* [RO][32] DMA TX Channel 0 Descriptor Ring Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_DMA_TDMA_DESC_RING_CH0_HEAD_TAIL_PTR ,0x00b1507c) /* [RO][32] DMA TX Channel 0 Descriptor Ring Head/Tail */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_DMA_TDMA_DESC_RING_CH0_RAM_COUNT ,0x00b15080) /* [RO][32] DMA TX Channel 0 Descriptor Ring RAM Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_DMA_RDMA_STATUS              ,0x00b15800) /* [RO][32] RDMA Global Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_DMA_RDMA_OVER_MAX_THRESHOLD_STATUS ,0x00b15818) /* [RO][32] RDMA Over Max Threshold Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_DMA_RDMA_OVER_HYST_THRESHOLD_STATUS ,0x00b1581c) /* [RO][32] RDMA Over Max Hysteresis Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_DMA_RDMA_FREE_LIST_HEAD_TAIL_PTR ,0x00b15820) /* [RO][32] RDMA Free List Head/Tail Pointer */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_DMA_RDMA_FREE_LIST_COUNT     ,0x00b15824) /* [RO][32] RDMA Free List Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_DMA_RDMA_DESC_RING_CH0_STATUS ,0x00b1584c) /* [RO][32] DMA RX Channel 0 Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_DMA_RDMA_DESC_RING_CH0_MEM_ADDR_LO ,0x00b15850) /* [RO][32] DMA RX Channel 0 Current Memory Address Register Lower */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_DMA_RDMA_DESC_RING_CH0_MEM_ADDR_HI ,0x00b15854) /* [RO][32] DMA RX Channel 0 Current Memory Address Register Upper */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_DMA_RDMA_DESC_RING_CH0_MEM_BYTE_COUNT ,0x00b15858) /* [RO][32] DMA RX Channel 0 Current Memory Byte Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_DMA_RDMA_DESC_RING_CH0_PCIE_ADDR_LO ,0x00b1585c) /* [RO][32] DMA RX Channel 0 Current PCIe Address Register Lower */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_DMA_RDMA_DESC_RING_CH0_PCIE_ADDR_HI ,0x00b15860) /* [RO][32] DMA RX Channel 0 Current PCIe Address Register Upper */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_DMA_RDMA_DESC_RING_CH0_PCIE_BYTE_COUNT ,0x00b15864) /* [RO][32] DMA RX Channel 0 Current PCIe Byte Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_DMA_RDMA_DESC_RING_CH0_DESC_ADDR_LO ,0x00b15868) /* [RO][32] DMA Rx Channel 0 Current Descriptor Address Register Lower */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_DMA_RDMA_DESC_RING_CH0_DESC_ADDR_HI ,0x00b1586c) /* [RO][32] DMA Rx Channel 0 Current Descriptor Address Register Upper */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_DMA_RDMA_DESC_RING_CH0_RAM_ADDR ,0x00b15870) /* [RO][32] DMA RX Channel 0 Current Descriptor Cache Address Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_DMA_RDMA_DESC_RING_CH0_COUNT ,0x00b15874) /* [RO][32] DMA RX Channel 0 Descriptor Ring Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_DMA_RDMA_DESC_RING_CH0_HEAD_TAIL_PTR ,0x00b15878) /* [RO][32] DMA RX Channel 0 Descriptor Ring Head/Tail */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_DMA_RDMA_DESC_RING_CH0_RAM_COUNT ,0x00b1587c) /* [RO][32] DMA RX Channel 0 Descriptor Ring RAM Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RGR1_REVISION                ,0x00b1c000) /* [RO][32] RGR Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RG_REVISION                  ,0x00b1c100) /* [RO][32] RG Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_MSAT_REVISION                ,0x00b1c200) /* [RO][32] Revision Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_MSAT_ACQUIRE                 ,0x00b1c204) /* [RO][32] MSAT Dynamic Channel Index Acquire Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_MSAT_CHANNEL_STATUS_LO       ,0x00b1c214) /* [RO][32] Channel 0 to 31 Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_MSAT_CHANNEL_STATUS_HI       ,0x00b1c218) /* [RO][32] Channel 32 to 62 Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_TYPE1_DEVICE_VENDOR_ID ,0x00b20000) /* [RO][32] device_vendor_id */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_TYPE1_REV_ID_CLASS_CODE ,0x00b20008) /* [RO][32] rev_id_class_code */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_TYPE1_RC_IO_BASE_LIMIT ,0x00b20030) /* [RO][32] rc_io_base_limit */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_TYPE1_CAP_POINTER     ,0x00b20034) /* [RO][32] cap_pointer */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_TYPE1_EXP_ROM_BAR     ,0x00b20038) /* [RO][32] exp_rom_bar */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_PM_PM_CAP             ,0x00b20048) /* [RO][32] pm_cap */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_PCIE_PCIE_CAPABILITY  ,0x00b200ac) /* [RO][32] pcie_capability */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_PCIE_DEVICE_CAPABILITY ,0x00b200b0) /* [RO][32] device_capability */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_PCIE_LINK_CAPABILITY  ,0x00b200b8) /* [RO][32] link_capability */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_PCIE_SLOT_CONTROL_STATUS ,0x00b200c4) /* [RO][32] slot_control_status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_PCIE_DEVICE_CAPABILITY_2 ,0x00b200d0) /* [RO][32] device_capability_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_PCIE_LINK_CAPABILITY_2 ,0x00b200d8) /* [RO][32] link_capability_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_PCIE_SLOT_CAPABILITY_2 ,0x00b200e0) /* [RO][32] slot_capability_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_PCIE_SLOT_STATUS_CONTROL_2 ,0x00b200e4) /* [RO][32] slot_status_control_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_AER_ADV_ERR_CAP       ,0x00b20100) /* [RO][32] adv_err_cap */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_AER_HEADER_LOG1       ,0x00b2011c) /* [RO][32] header_log1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_AER_HEADER_LOG2       ,0x00b20120) /* [RO][32] header_log2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_AER_HEADER_LOG3       ,0x00b20124) /* [RO][32] header_log3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_AER_HEADER_LOG4       ,0x00b20128) /* [RO][32] header_log4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_AER_ROOT_ERR_ID       ,0x00b20134) /* [RO][32] root_err_id */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_VC_VC_CAP             ,0x00b20160) /* [RO][32] vc_cap */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_VC_PORT_VC_CAPABILITY ,0x00b20164) /* [RO][32] port_vc_capability */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_VC_PORT_VC_CAPABILITY2 ,0x00b20168) /* [RO][32] port_vc_capability2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_VC_PORT_VC_STATUS_CONTROL ,0x00b2016c) /* [RO][32] port_vc_status_control */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_VC_PORT_ARB_TABLE     ,0x00b20170) /* [RO][32] port_arb_table */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_VC_VC_RSRC_STATUS     ,0x00b20178) /* [RO][32] vc_rsrc_status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_VENDOR_VENDOR_CAP     ,0x00b20180) /* [RO][32] vendor_cap */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_VENDOR_VENDOR_SPECIFIC_HEADER ,0x00b20184) /* [RO][32] vendor_specific_header */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_L1SUB_PML1SUB_CAPID   ,0x00b20240) /* [RO][32] PML1sub_capID */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_L1SUB_PML1_SUB_CAP_REG ,0x00b20244) /* [RO][32] PML1_sub_Cap_reg */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_PRIV0_UNUSED_F        ,0x00b20404) /* [RO][32] unused_f */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_PRIV0_PCI_EXTENDED_BAR_SIZE ,0x00b20418) /* [RO][32] pci_extended_bar_size */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_PRIV1_VPD_INTF        ,0x00b20428) /* [RO][32] vpd_intf */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_PRIV1_VPD_ADDR_FLAG   ,0x00b2042c) /* [RO][32] vpd_addr_flag */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_PRIV1_UNUSED_H        ,0x00b20448) /* [RO][32] unused_h */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_PRIV1_MSI_DATA        ,0x00b20450) /* [RO][32] msi_data */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_PRIV1_MSI_ADDR_H      ,0x00b20454) /* [RO][32] msi_addr_h */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_PRIV1_MSI_ADDR_L      ,0x00b20458) /* [RO][32] msi_addr_l */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_PRIV1_MSI_MASK        ,0x00b20464) /* [RO][32] msi_mask */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_PRIV1_UNUSED_K        ,0x00b204cc) /* [RO][32] unused_k */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_PRIV1_DEVICE_CONTROL  ,0x00b204d8) /* [RO][32] device_control */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_PRIV1_BAR2_CONFIG     ,0x00b204e0) /* [RO][32] bar2_config */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_PRIV1_BAR3_CONFIG     ,0x00b204f4) /* [RO][32] bar3_config */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_PRIV1_INITVF          ,0x00b20600) /* [RO][32] INITVF */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_PRIV1_VF_OFFSET       ,0x00b20604) /* [RO][32] VF_OFFSET */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_PRIV1_VF_BAR_REG      ,0x00b20608) /* [RO][32] VF_BAR_REG */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_PRIV1_VF_SUPP_PAGE_SIZE ,0x00b2060c) /* [RO][32] VF_SUPP_PAGE_SIZE */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_PRIV1_VF_CAP_EN       ,0x00b20610) /* [RO][32] VF_CAP_EN */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_PRIV1_VF_MSIX_TBL_BIR_OFF ,0x00b20614) /* [RO][32] VF_MSIX_TBL_BIR_OFF */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_PRIV1_VF_MSIX_PBA_OFF_BIR ,0x00b20618) /* [RO][32] VF_msix_pba_off_bir */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_PRIV1_VF_MSIX_CONTROL ,0x00b2061c) /* [RO][32] vf_msix_control */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_PRIV1_VF_BAR4_REG     ,0x00b20620) /* [RO][32] vf_bar4_reg */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_PRIV1_VF_NSP          ,0x00b20628) /* [RO][32] vf_nsp */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_PRIV1_ATS_INLD_QUEUE_DEPTH ,0x00b20630) /* [RO][32] ats_inld_queue_depth */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_FUNC345_STAT        ,0x00b20854) /* [RO][32] tl_func345_stat */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_FUNC678_STAT        ,0x00b2085c) /* [RO][32] tl_func678_stat */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_PM_STATUS_0            ,0x00b20878) /* [RO][32] pm_status_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_PM_STATUS_1            ,0x00b2087c) /* [RO][32] pm_status_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_STATUS_0            ,0x00b20900) /* [RO][32] tl_status_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_STATUS_1            ,0x00b20904) /* [RO][32] tl_status_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_STATUS_2            ,0x00b20908) /* [RO][32] tl_status_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_STATUS_3            ,0x00b2090c) /* [RO][32] tl_status_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_STATUS_4            ,0x00b20910) /* [RO][32] tl_status_4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_STATUS_5            ,0x00b20914) /* [RO][32] tl_status_5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_STATUS_6            ,0x00b20918) /* [RO][32] tl_status_6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_STATUS_7            ,0x00b2091c) /* [RO][32] tl_status_7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_STATUS_8            ,0x00b20920) /* [RO][32] tl_status_8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_STATUS_9            ,0x00b20924) /* [RO][32] tl_status_9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_STATUS_10           ,0x00b20928) /* [RO][32] tl_status_10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_STATUS_11           ,0x00b2092c) /* [RO][32] tl_status_11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_STATUS_12           ,0x00b20930) /* [RO][32] tl_status_12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_STATUS_13           ,0x00b20934) /* [RO][32] tl_status_13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_STATUS_14           ,0x00b20938) /* [RO][32] tl_status_14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_STATUS_15           ,0x00b2093c) /* [RO][32] tl_status_15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_STATUS_16           ,0x00b20940) /* [RO][32] tl_status_16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_STATUS_17           ,0x00b20944) /* [RO][32] tl_status_17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_STATUS_18           ,0x00b20948) /* [RO][32] tl_status_18 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_STATUS_19           ,0x00b2094c) /* [RO][32] tl_status_19 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_STATUS_20           ,0x00b20950) /* [RO][32] tl_status_20 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_STATUS_21           ,0x00b20954) /* [RO][32] tl_status_21 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_STATUS_22           ,0x00b20958) /* [RO][32] tl_status_22 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_STATUS_23           ,0x00b2095c) /* [RO][32] tl_status_23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_STATUS_24           ,0x00b20960) /* [RO][32] tl_status_24 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_STATUS_25           ,0x00b20964) /* [RO][32] tl_status_25 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_STATUS_26           ,0x00b20968) /* [RO][32] tl_status_26 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_STATUS_27           ,0x00b2096c) /* [RO][32] tl_status_27 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_STATUS_28           ,0x00b20970) /* [RO][32] tl_status_28 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_STATUS_29           ,0x00b20974) /* [RO][32] tl_status_29 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_STATUS_30           ,0x00b20978) /* [RO][32] tl_status_30 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_STATUS_31           ,0x00b2097c) /* [RO][32] tl_status_31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_HDR_FC_ST           ,0x00b20980) /* [RO][32] tl_hdr_fc_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_DAT_FC_ST           ,0x00b20984) /* [RO][32] tl_dat_fc_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_HDR_FCCON_ST        ,0x00b20988) /* [RO][32] tl_hdr_fccon_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_DAT_FCCON_ST        ,0x00b2098c) /* [RO][32] tl_dat_fccon_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_TGT_CRDT_ST         ,0x00b20990) /* [RO][32] tl_tgt_crdt_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_CRDT_ALLOC_ST       ,0x00b20994) /* [RO][32] tl_crdt_alloc_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_SMLOGIC_ST          ,0x00b20998) /* [RO][32] tl_smlogic_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_PCIE_PM_DEBUG_REGISTERS ,0x00b20a00) /* [RO][32] pcie_pm_debug_registers */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_UNUSED_OA2             ,0x00b20a04) /* [RO][32] unused_oa2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_RST_DEBUG           ,0x00b20a08) /* [RO][32] tl_rst_debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_PCIER_TL_STAT_TX_CTR   ,0x00b20a5c) /* [RO][32] PCIER_TL_STAT_TX_CTR */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_PCIER_TL_STAT_TX_CTR_HI ,0x00b20a60) /* [RO][32] PCIER_TL_STAT_TX_CTR_HI */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_PCIER_TL_STAT_RX_CTR   ,0x00b20a70) /* [RO][32] PCIER_TL_STAT_RX_CTR */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_PCIER_TL_STAT_RX_CTR_HI ,0x00b20a74) /* [RO][32] PCIER_TL_STAT_RX_CTR_HI */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_DL_DL_STATUS              ,0x00b21048) /* [RO][32] DL_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_DL_DL_TX_CHECKSUM         ,0x00b2104c) /* [RO][32] DL_TX_Checksum */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_DL_MDIO_RD_DATA           ,0x00b21108) /* [RO][32] mdio_rd_data */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_DL_DL_RX_P_FC_CL          ,0x00b21400) /* [RO][32] dl_rx_p_fc_cl */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_DL_DL_RX_C_FC_CL          ,0x00b21404) /* [RO][32] dl_rx_c_fc_cl */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_DL_DL_RX_ACK_NACK         ,0x00b21408) /* [RO][32] dl_rx_ack_nack */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_DL_DL_REG_SPARE0          ,0x00b2140c) /* [RO][32] dl_reg_spare0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_DL_DL_TX_P_FC_AL          ,0x00b21410) /* [RO][32] dl_tx_p_fc_al */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_DL_DL_TX_NP_FC_AL         ,0x00b21414) /* [RO][32] dl_tx_np_fc_al */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_DL_REG_DL_SPARE           ,0x00b21418) /* [RO][32] reg_dl_spare */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_DL_DL_REG_SPARE           ,0x00b2141c) /* [RO][32] dl_reg_spare */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_DL_DL_TX_RX_SEQ           ,0x00b21420) /* [RO][32] dl_tx_rx_seq */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_DL_DL_RX_NP_FC_CL         ,0x00b21424) /* [RO][32] dl_rx_np_fc_cl */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PL_LPBK_MASTER_STAT    ,0x00b21908) /* [RO][32] pl_lpbk_master_stat */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PCIE_TXTLP_STATIS_LO   ,0x00b21944) /* [RO][32] pcie_txtlp_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PCIE_TXTLP_STATIS_HI   ,0x00b21948) /* [RO][32] pcie_txtlp_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PCIE_TXDLLP_STATIS_LO  ,0x00b2194c) /* [RO][32] pcie_txdllp_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PCIE_TXDLLP_STATIS_HI  ,0x00b21950) /* [RO][32] pcie_txdllp_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PCIE_TXOS_STATIS_LO    ,0x00b21954) /* [RO][32] pcie_txos_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PCIE_TXOS_STATIS_HI    ,0x00b21958) /* [RO][32] pcie_txos_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PCIE_RXTLP_STATIS_LO   ,0x00b2195c) /* [RO][32] pcie_rxtlp_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PCIE_RXTLP_STATIS_HI   ,0x00b21960) /* [RO][32] pcie_rxtlp_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PCIE_RXDLLP_STATIS_LO  ,0x00b21964) /* [RO][32] pcie_rxdllp_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PCIE_RXDLLP_STATIS_HI  ,0x00b21968) /* [RO][32] pcie_rxdllp_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PCIE_RXOS_STATIS_LO    ,0x00b2196c) /* [RO][32] pcie_rxos_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PCIE_RXOS_STATIS_HI    ,0x00b21970) /* [RO][32] pcie_rxos_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PCIE_PLRXERR_STATIS    ,0x00b21974) /* [RO][32] pcie_plrxerr_statis */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PCIE_RXDLLPERR_STATIS  ,0x00b21978) /* [RO][32] pcie_rxdllperr_statis */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PCIE_RXTLPERR_STATIS   ,0x00b2197c) /* [RO][32] pcie_rxtlperr_statis */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_LTSSM_STATIS_0         ,0x00b219a4) /* [RO][32] ltssm_statis_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_LTSSM_STATIS_1         ,0x00b219a8) /* [RO][32] ltssm_statis_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_LTSSM_STATIS_2         ,0x00b219ac) /* [RO][32] ltssm_statis_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_LTSSM_STATIS_3         ,0x00b219b0) /* [RO][32] ltssm_statis_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_LTSSM_STATIS_CNT       ,0x00b219b4) /* [RO][32] ltssm_statis_cnt */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_RECEIVED_MCP_ERRORS    ,0x00b21c00) /* [RO][32] Received_MCP_Errors */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_TRANSMITTED_MCP_ERRORS ,0x00b21c10) /* [RO][32] Transmitted_MCP_Errors */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_RX_FTS_LIMIT           ,0x00b21c20) /* [RO][32] rx_fts_limit */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_FTS_HIST               ,0x00b21cd8) /* [RO][32] fts_hist */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_GEN2_DEBUG             ,0x00b21cdc) /* [RO][32] gen2_debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_RECOVERY_HIST          ,0x00b21ce4) /* [RO][32] recovery_hist */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PHY_LTSSM_HIST_0       ,0x00b21cec) /* [RO][32] phy_ltssm_hist_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PHY_LTSSM_HIST_1       ,0x00b21cf0) /* [RO][32] phy_ltssm_hist_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PHY_LTSSM_HIST_2       ,0x00b21cf4) /* [RO][32] phy_ltssm_hist_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PHY_LTSSM_HIST_3       ,0x00b21cf8) /* [RO][32] phy_ltssm_hist_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PHY_LTSSM_HIST_2_DUP   ,0x00b21cfc) /* [RO][32] phy_ltssm_hist_2_dup */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PHY_DBG_0              ,0x00b21d00) /* [RO][32] phy_dbg_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PHY_DBG_1              ,0x00b21d04) /* [RO][32] phy_dbg_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PHY_DBG_2              ,0x00b21d08) /* [RO][32] phy_dbg_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PHY_DBG_3              ,0x00b21d0c) /* [RO][32] phy_dbg_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PHY_DBG_4              ,0x00b21d10) /* [RO][32] phy_dbg_4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PHY_DBG_5              ,0x00b21d14) /* [RO][32] phy_dbg_5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PHY_DBG_6              ,0x00b21d18) /* [RO][32] phy_dbg_6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PHY_DBG_7              ,0x00b21d1c) /* [RO][32] phy_dbg_7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PHY_DBG_8              ,0x00b21d20) /* [RO][32] phy_dbg_8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PHY_DBG_9              ,0x00b21d24) /* [RO][32] phy_dbg_9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PHY_DBG_10             ,0x00b21d28) /* [RO][32] phy_dbg_10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_ATE_LOOPBACK_INFO      ,0x00b21d30) /* [RO][32] ATE_loopback_info */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PHY_DBG_CLKREQ_0       ,0x00b21e10) /* [RO][32] phy_dbg_clkreq_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PHY_DBG_CLKREQ_1       ,0x00b21e14) /* [RO][32] phy_dbg_clkreq_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PHY_DBG_CLKREQ_2       ,0x00b21e18) /* [RO][32] phy_dbg_clkreq_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PHY_DBG_CLKREQ_3       ,0x00b21e1c) /* [RO][32] phy_dbg_clkreq_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PHY_DBG_CLKREQ2_0      ,0x00b21e30) /* [RO][32] phy_dbg_clkreq2_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PHY_DBG_CLKREQ2_1      ,0x00b21e34) /* [RO][32] phy_dbg_clkreq2_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PHY_DBG_CLKREQ2_2      ,0x00b21e38) /* [RO][32] phy_dbg_clkreq2_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PHY_DBG_CLKREQ2_3      ,0x00b21e3c) /* [RO][32] phy_dbg_clkreq2_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_BUILD_TAG              ,0x00b21ffc) /* [RO][32] build_tag */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_TYPE0_DEVICE_VENDOR_ID ,0x00b22000) /* [RO][32] device_vendor_id */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_TYPE0_REV_ID_CLASS_CODE ,0x00b22008) /* [RO][32] rev_id_class_code */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_TYPE0_CARDBUS_CIS     ,0x00b22028) /* [RO][32] cardbus_cis */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_TYPE0_SUBSYSTEM_ID_VENDOR_ID ,0x00b2202c) /* [RO][32] subsystem_id_vendor_id */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_TYPE0_CAP_POINTER     ,0x00b22034) /* [RO][32] cap_pointer */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_TYPE0_RESERVED        ,0x00b22038) /* [RO][32] Reserved */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PM_PM_CAP             ,0x00b22048) /* [RO][32] pm_cap */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_MSIX_MSIX_TBL_OFF_BIR ,0x00b220a4) /* [RO][32] msix_tbl_off_bir */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_MSIX_MSIX_PBA_BIR_OFF ,0x00b220a8) /* [RO][32] msix_pba_bir_off */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PCIE_PCIE_CAPABILITY  ,0x00b220ac) /* [RO][32] pcie_capability */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PCIE_DEVICE_CAPABILITY ,0x00b220b0) /* [RO][32] device_capability */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PCIE_LINK_CAPABILITY  ,0x00b220b8) /* [RO][32] link_capability */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PCIE_SLOT_CAPABILITY  ,0x00b220c0) /* [RO][32] slot_capability */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PCIE_SLOT_CONTROL_STATUS ,0x00b220c4) /* [RO][32] slot_control_status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PCIE_ROOT_CAP_CONTROL ,0x00b220c8) /* [RO][32] root_cap_control */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PCIE_ROOT_STATUS      ,0x00b220cc) /* [RO][32] root_status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PCIE_DEVICE_CAPABILITY_2 ,0x00b220d0) /* [RO][32] device_capability_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PCIE_LINK_CAPABILITY_2 ,0x00b220d8) /* [RO][32] link_capability_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PCIE_SLOT_CAPABILITY_2 ,0x00b220e0) /* [RO][32] slot_capability_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PCIE_SLOT_STATUS_CONTROL_2 ,0x00b220e4) /* [RO][32] slot_status_control_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_AER_ADV_ERR_CAP       ,0x00b22100) /* [RO][32] adv_err_cap */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_AER_HEADER_LOG1       ,0x00b2211c) /* [RO][32] header_log1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_AER_HEADER_LOG2       ,0x00b22120) /* [RO][32] header_log2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_AER_HEADER_LOG3       ,0x00b22124) /* [RO][32] header_log3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_AER_HEADER_LOG4       ,0x00b22128) /* [RO][32] header_log4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_AER_ROOT_ERROR_COMMAND ,0x00b2212c) /* [RO][32] root_error_command */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_AER_ROOT_ERROR_STATUS ,0x00b22130) /* [RO][32] root_error_status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_AER_ROOT_ERR_ID       ,0x00b22134) /* [RO][32] root_err_id */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_DEV_DEVICE_SER_NUM_CAP ,0x00b2213c) /* [RO][32] device_ser_num_cap */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_DEV_LOWER_SER_NUM     ,0x00b22140) /* [RO][32] lower_ser_num */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_DEV_UPPER_SER_NUM     ,0x00b22144) /* [RO][32] upper_ser_num */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PB_PWR_BDGT_CAP       ,0x00b22150) /* [RO][32] pwr_bdgt_cap */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PB_PWR_BDGT_DATA      ,0x00b22158) /* [RO][32] pwr_bdgt_data */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PB_PWR_BDGT_CAPABILITY ,0x00b2215c) /* [RO][32] pwr_bdgt_capability */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_VC_VC_CAP             ,0x00b22160) /* [RO][32] vc_cap */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_VC_PORT_VC_CAPABILITY ,0x00b22164) /* [RO][32] port_vc_capability */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_VC_PORT_VC_CAPABILITY2 ,0x00b22168) /* [RO][32] port_vc_capability2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_VC_PORT_VC_STATUS_CONTROL ,0x00b2216c) /* [RO][32] port_vc_status_control */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_VC_PORT_ARB_TABLE     ,0x00b22170) /* [RO][32] port_arb_table */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_VC_VC_RSRC_STATUS     ,0x00b22178) /* [RO][32] vc_rsrc_status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_VENDOR_VENDOR_CAP     ,0x00b22180) /* [RO][32] vendor_cap */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_VENDOR_VENDOR_SPECIFIC_HEADER ,0x00b22184) /* [RO][32] vendor_specific_header */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_LTR_LTR_CAP           ,0x00b221b0) /* [RO][32] LTR_cap */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_L1SUB_PML1SUB_CAPID   ,0x00b22240) /* [RO][32] PML1sub_capID */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_L1SUB_PML1_SUB_CAP_REG ,0x00b22244) /* [RO][32] PML1_sub_Cap_reg */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PRIV0_UNUSED_F        ,0x00b22404) /* [RO][32] unused_f */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PRIV1_VPD_INTF        ,0x00b22428) /* [RO][32] vpd_intf */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PRIV1_VPD_ADDR_FLAG   ,0x00b2242c) /* [RO][32] vpd_addr_flag */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PRIV1_UNUSED_H        ,0x00b22448) /* [RO][32] unused_h */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PRIV1_MSI_DATA        ,0x00b22450) /* [RO][32] msi_data */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PRIV1_MSI_ADDR_H      ,0x00b22454) /* [RO][32] msi_addr_h */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PRIV1_MSI_ADDR_L      ,0x00b22458) /* [RO][32] msi_addr_l */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PRIV1_MSI_MASK        ,0x00b22464) /* [RO][32] msi_mask */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PRIV1_UNUSED_K        ,0x00b224cc) /* [RO][32] unused_k */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PRIV1_DEVICE_CONTROL  ,0x00b224d8) /* [RO][32] device_control */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PRIV1_PCIE_LINK_CONTROL ,0x00b224ec) /* [RO][32] pcie_link_control */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PRIV1_RC_USER_MEM_LO1 ,0x00b22558) /* [RO][32] rc_user_mem_lo1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PRIV1_RC_USER_MEM_HI1 ,0x00b2255c) /* [RO][32] rc_user_mem_hi1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PRIV1_RC_USER_MEM_LO2 ,0x00b22560) /* [RO][32] rc_user_mem_lo2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PRIV1_RC_USER_MEM_HI2 ,0x00b22564) /* [RO][32] rc_user_mem_hi2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PRIV1_INITVF          ,0x00b22600) /* [RO][32] INITVF */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PRIV1_VF_OFFSET       ,0x00b22604) /* [RO][32] VF_OFFSET */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PRIV1_VF_BAR_REG      ,0x00b22608) /* [RO][32] VF_BAR_REG */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PRIV1_VF_SUPP_PAGE_SIZE ,0x00b2260c) /* [RO][32] VF_SUPP_PAGE_SIZE */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PRIV1_VF_CAP_EN       ,0x00b22610) /* [RO][32] VF_CAP_EN */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PRIV1_VF_MSIX_TBL_BIR_OFF ,0x00b22614) /* [RO][32] VF_MSIX_TBL_BIR_OFF */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PRIV1_VF_MSIX_PBA_OFF_BIR ,0x00b22618) /* [RO][32] VF_msix_pba_off_bir */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PRIV1_VF_MSIX_CONTROL ,0x00b2261c) /* [RO][32] vf_msix_control */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PRIV1_VF_BAR4_REG     ,0x00b22620) /* [RO][32] vf_bar4_reg */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PRIV1_VF_NSP          ,0x00b22628) /* [RO][32] vf_nsp */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PRIV1_ATS_INLD_QUEUE_DEPTH ,0x00b22630) /* [RO][32] ats_inld_queue_depth */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_FUNC345_STAT        ,0x00b22854) /* [RO][32] tl_func345_stat */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_FUNC678_STAT        ,0x00b2285c) /* [RO][32] tl_func678_stat */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_PM_STATUS_0            ,0x00b22878) /* [RO][32] pm_status_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_PM_STATUS_1            ,0x00b2287c) /* [RO][32] pm_status_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_STATUS_0            ,0x00b22900) /* [RO][32] tl_status_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_STATUS_1            ,0x00b22904) /* [RO][32] tl_status_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_STATUS_2            ,0x00b22908) /* [RO][32] tl_status_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_STATUS_3            ,0x00b2290c) /* [RO][32] tl_status_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_STATUS_4            ,0x00b22910) /* [RO][32] tl_status_4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_STATUS_5            ,0x00b22914) /* [RO][32] tl_status_5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_STATUS_6            ,0x00b22918) /* [RO][32] tl_status_6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_STATUS_7            ,0x00b2291c) /* [RO][32] tl_status_7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_STATUS_8            ,0x00b22920) /* [RO][32] tl_status_8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_STATUS_9            ,0x00b22924) /* [RO][32] tl_status_9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_STATUS_10           ,0x00b22928) /* [RO][32] tl_status_10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_STATUS_11           ,0x00b2292c) /* [RO][32] tl_status_11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_STATUS_12           ,0x00b22930) /* [RO][32] tl_status_12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_STATUS_13           ,0x00b22934) /* [RO][32] tl_status_13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_STATUS_14           ,0x00b22938) /* [RO][32] tl_status_14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_STATUS_15           ,0x00b2293c) /* [RO][32] tl_status_15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_STATUS_16           ,0x00b22940) /* [RO][32] tl_status_16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_STATUS_17           ,0x00b22944) /* [RO][32] tl_status_17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_STATUS_18           ,0x00b22948) /* [RO][32] tl_status_18 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_STATUS_19           ,0x00b2294c) /* [RO][32] tl_status_19 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_STATUS_20           ,0x00b22950) /* [RO][32] tl_status_20 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_STATUS_21           ,0x00b22954) /* [RO][32] tl_status_21 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_STATUS_22           ,0x00b22958) /* [RO][32] tl_status_22 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_STATUS_23           ,0x00b2295c) /* [RO][32] tl_status_23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_STATUS_24           ,0x00b22960) /* [RO][32] tl_status_24 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_STATUS_25           ,0x00b22964) /* [RO][32] tl_status_25 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_STATUS_26           ,0x00b22968) /* [RO][32] tl_status_26 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_STATUS_27           ,0x00b2296c) /* [RO][32] tl_status_27 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_STATUS_28           ,0x00b22970) /* [RO][32] tl_status_28 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_STATUS_29           ,0x00b22974) /* [RO][32] tl_status_29 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_STATUS_30           ,0x00b22978) /* [RO][32] tl_status_30 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_STATUS_31           ,0x00b2297c) /* [RO][32] tl_status_31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_HDR_FC_ST           ,0x00b22980) /* [RO][32] tl_hdr_fc_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_DAT_FC_ST           ,0x00b22984) /* [RO][32] tl_dat_fc_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_HDR_FCCON_ST        ,0x00b22988) /* [RO][32] tl_hdr_fccon_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_DAT_FCCON_ST        ,0x00b2298c) /* [RO][32] tl_dat_fccon_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_TGT_CRDT_ST         ,0x00b22990) /* [RO][32] tl_tgt_crdt_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_CRDT_ALLOC_ST       ,0x00b22994) /* [RO][32] tl_crdt_alloc_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_SMLOGIC_ST          ,0x00b22998) /* [RO][32] tl_smlogic_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_PCIE_PM_DEBUG_REGISTERS ,0x00b22a00) /* [RO][32] pcie_pm_debug_registers */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_UNUSED_OA2             ,0x00b22a04) /* [RO][32] unused_oa2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_RST_DEBUG           ,0x00b22a08) /* [RO][32] tl_rst_debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_PCIER_TL_STAT_TX_CTR   ,0x00b22a5c) /* [RO][32] PCIER_TL_STAT_TX_CTR */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_PCIER_TL_STAT_TX_CTR_HI ,0x00b22a60) /* [RO][32] PCIER_TL_STAT_TX_CTR_HI */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_PCIER_TL_STAT_RX_CTR   ,0x00b22a70) /* [RO][32] PCIER_TL_STAT_RX_CTR */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_PCIER_TL_STAT_RX_CTR_HI ,0x00b22a74) /* [RO][32] PCIER_TL_STAT_RX_CTR_HI */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_DL_DL_STATUS              ,0x00b23048) /* [RO][32] DL_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_DL_DL_TX_CHECKSUM         ,0x00b2304c) /* [RO][32] DL_TX_Checksum */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_DL_MDIO_RD_DATA           ,0x00b23108) /* [RO][32] mdio_rd_data */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_DL_DL_RX_P_FC_CL          ,0x00b23400) /* [RO][32] dl_rx_p_fc_cl */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_DL_DL_RX_C_FC_CL          ,0x00b23404) /* [RO][32] dl_rx_c_fc_cl */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_DL_DL_RX_ACK_NACK         ,0x00b23408) /* [RO][32] dl_rx_ack_nack */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_DL_DL_REG_SPARE0          ,0x00b2340c) /* [RO][32] dl_reg_spare0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_DL_DL_TX_P_FC_AL          ,0x00b23410) /* [RO][32] dl_tx_p_fc_al */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_DL_DL_TX_NP_FC_AL         ,0x00b23414) /* [RO][32] dl_tx_np_fc_al */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_DL_REG_DL_SPARE           ,0x00b23418) /* [RO][32] reg_dl_spare */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_DL_DL_REG_SPARE           ,0x00b2341c) /* [RO][32] dl_reg_spare */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_DL_DL_TX_RX_SEQ           ,0x00b23420) /* [RO][32] dl_tx_rx_seq */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_DL_DL_RX_NP_FC_CL         ,0x00b23424) /* [RO][32] dl_rx_np_fc_cl */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PL_LPBK_MASTER_STAT    ,0x00b23908) /* [RO][32] pl_lpbk_master_stat */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PCIE_TXTLP_STATIS_LO   ,0x00b23944) /* [RO][32] pcie_txtlp_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PCIE_TXTLP_STATIS_HI   ,0x00b23948) /* [RO][32] pcie_txtlp_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PCIE_TXDLLP_STATIS_LO  ,0x00b2394c) /* [RO][32] pcie_txdllp_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PCIE_TXDLLP_STATIS_HI  ,0x00b23950) /* [RO][32] pcie_txdllp_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PCIE_TXOS_STATIS_LO    ,0x00b23954) /* [RO][32] pcie_txos_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PCIE_TXOS_STATIS_HI    ,0x00b23958) /* [RO][32] pcie_txos_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PCIE_RXTLP_STATIS_LO   ,0x00b2395c) /* [RO][32] pcie_rxtlp_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PCIE_RXTLP_STATIS_HI   ,0x00b23960) /* [RO][32] pcie_rxtlp_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PCIE_RXDLLP_STATIS_LO  ,0x00b23964) /* [RO][32] pcie_rxdllp_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PCIE_RXDLLP_STATIS_HI  ,0x00b23968) /* [RO][32] pcie_rxdllp_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PCIE_RXOS_STATIS_LO    ,0x00b2396c) /* [RO][32] pcie_rxos_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PCIE_RXOS_STATIS_HI    ,0x00b23970) /* [RO][32] pcie_rxos_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PCIE_PLRXERR_STATIS    ,0x00b23974) /* [RO][32] pcie_plrxerr_statis */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PCIE_RXDLLPERR_STATIS  ,0x00b23978) /* [RO][32] pcie_rxdllperr_statis */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PCIE_RXTLPERR_STATIS   ,0x00b2397c) /* [RO][32] pcie_rxtlperr_statis */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_LTSSM_STATIS_0         ,0x00b239a4) /* [RO][32] ltssm_statis_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_LTSSM_STATIS_1         ,0x00b239a8) /* [RO][32] ltssm_statis_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_LTSSM_STATIS_2         ,0x00b239ac) /* [RO][32] ltssm_statis_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_LTSSM_STATIS_3         ,0x00b239b0) /* [RO][32] ltssm_statis_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_LTSSM_STATIS_CNT       ,0x00b239b4) /* [RO][32] ltssm_statis_cnt */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_RECEIVED_MCP_ERRORS    ,0x00b23c00) /* [RO][32] Received_MCP_Errors */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_TRANSMITTED_MCP_ERRORS ,0x00b23c10) /* [RO][32] Transmitted_MCP_Errors */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_RX_FTS_LIMIT           ,0x00b23c20) /* [RO][32] rx_fts_limit */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_FTS_HIST               ,0x00b23cd8) /* [RO][32] fts_hist */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_GEN2_DEBUG             ,0x00b23cdc) /* [RO][32] gen2_debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_RECOVERY_HIST          ,0x00b23ce4) /* [RO][32] recovery_hist */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PHY_LTSSM_HIST_0       ,0x00b23cec) /* [RO][32] phy_ltssm_hist_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PHY_LTSSM_HIST_1       ,0x00b23cf0) /* [RO][32] phy_ltssm_hist_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PHY_LTSSM_HIST_2       ,0x00b23cf4) /* [RO][32] phy_ltssm_hist_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PHY_LTSSM_HIST_3       ,0x00b23cf8) /* [RO][32] phy_ltssm_hist_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PHY_LTSSM_HIST_2_DUP   ,0x00b23cfc) /* [RO][32] phy_ltssm_hist_2_dup */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PHY_DBG_0              ,0x00b23d00) /* [RO][32] phy_dbg_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PHY_DBG_1              ,0x00b23d04) /* [RO][32] phy_dbg_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PHY_DBG_2              ,0x00b23d08) /* [RO][32] phy_dbg_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PHY_DBG_3              ,0x00b23d0c) /* [RO][32] phy_dbg_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PHY_DBG_4              ,0x00b23d10) /* [RO][32] phy_dbg_4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PHY_DBG_5              ,0x00b23d14) /* [RO][32] phy_dbg_5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PHY_DBG_6              ,0x00b23d18) /* [RO][32] phy_dbg_6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PHY_DBG_7              ,0x00b23d1c) /* [RO][32] phy_dbg_7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PHY_DBG_8              ,0x00b23d20) /* [RO][32] phy_dbg_8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PHY_DBG_9              ,0x00b23d24) /* [RO][32] phy_dbg_9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PHY_DBG_10             ,0x00b23d28) /* [RO][32] phy_dbg_10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_ATE_LOOPBACK_INFO      ,0x00b23d30) /* [RO][32] ATE_loopback_info */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PHY_DBG_CLKREQ_0       ,0x00b23e10) /* [RO][32] phy_dbg_clkreq_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PHY_DBG_CLKREQ_1       ,0x00b23e14) /* [RO][32] phy_dbg_clkreq_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PHY_DBG_CLKREQ_2       ,0x00b23e18) /* [RO][32] phy_dbg_clkreq_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PHY_DBG_CLKREQ_3       ,0x00b23e1c) /* [RO][32] phy_dbg_clkreq_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PHY_DBG_CLKREQ2_0      ,0x00b23e30) /* [RO][32] phy_dbg_clkreq2_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PHY_DBG_CLKREQ2_1      ,0x00b23e34) /* [RO][32] phy_dbg_clkreq2_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PHY_DBG_CLKREQ2_2      ,0x00b23e38) /* [RO][32] phy_dbg_clkreq2_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PHY_DBG_CLKREQ2_3      ,0x00b23e3c) /* [RO][32] phy_dbg_clkreq2_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_BUILD_TAG              ,0x00b23ffc) /* [RO][32] build_tag */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_MISC_RC_BAD_ADDRESS_HI       ,0x00b24054) /* [RO][32] RC Bad Address Register High */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_MISC_RC_BAD_DATA             ,0x00b24058) /* [RO][32] RC Bad Data Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_MISC_PCIE_STATUS             ,0x00b24068) /* [RO][32] PCIe Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_MISC_REVISION                ,0x00b2406c) /* [RO][32] PCIe Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_MISC_UBUS_STATUS             ,0x00b240c4) /* [RO][32] Unused */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_MISC_SCB_STATUS              ,0x00b240c8) /* [RO][32] SCB Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_MISC_LTR_MSG_DATA            ,0x00b240d0) /* [RO][32] LTR Message Data Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_MISC_PERST_CCE_STATUS        ,0x00b24104) /* [RO][32] Config Copy Engine Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_INTR2_CPU_STATUS             ,0x00b24300) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_INTR2_CPU_MASK_STATUS        ,0x00b2430c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_INTR2_PCI_STATUS             ,0x00b24318) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_INTR2_PCI_MASK_STATUS        ,0x00b24324) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_MSI_INTR2_CPU_STATUS         ,0x00b24500) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_MSI_INTR2_CPU_MASK_STATUS    ,0x00b2450c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_MSI_INTR2_PCI_STATUS         ,0x00b24518) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_MSI_INTR2_PCI_MASK_STATUS    ,0x00b24524) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_DMA_TDMA_STATUS              ,0x00b25000) /* [RO][32] TDMA Global Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_DMA_TDMA_OVER_MAX_THRESHOLD_STATUS ,0x00b25018) /* [RO][32] TDMA Over Max Threshold Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_DMA_TDMA_OVER_HYST_THRESHOLD_STATUS ,0x00b2501c) /* [RO][32] TDMA Over Max Hysteresis Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_DMA_TDMA_FREE_LIST_HEAD_TAIL_PTR ,0x00b25020) /* [RO][32] TDMA Free List Head/Tail Pointer */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_DMA_TDMA_FREE_LIST_COUNT     ,0x00b25024) /* [RO][32] TDMA Free List Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_DMA_TDMA_DESC_RING_CH0_STATUS ,0x00b2504c) /* [RO][32] DMA TX Channel 0 Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_DMA_TDMA_DESC_RING_CH0_MEM_ADDR_LO ,0x00b25050) /* [RO][32] DMA TX Channel 0 Current Memory Address Register Lower */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_DMA_TDMA_DESC_RING_CH0_MEM_ADDR_HI ,0x00b25054) /* [RO][32] DMA TX Channel 0 Current Memory Address Register Upper */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_DMA_TDMA_DESC_RING_CH0_MEM_BYTE_COUNT ,0x00b25058) /* [RO][32] DMA TX Channel 0 Current Memory Byte Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_DMA_TDMA_DESC_RING_CH0_PCIE_ADDR_LO ,0x00b2505c) /* [RO][32] DMA TX Channel 0 Current PCIe Address Register Lower */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_DMA_TDMA_DESC_RING_CH0_PCIE_ADDR_HI ,0x00b25060) /* [RO][32] DMA TX Channel 0 Current PCIe Address Register Upper */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_DMA_TDMA_DESC_RING_CH0_PCIE_BYTE_COUNT ,0x00b25064) /* [RO][32] DMA TX Channel 0 Current PCIe Byte Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_DMA_TDMA_DESC_RING_CH0_DESC_ADDR_LO ,0x00b25068) /* [RO][32] DMA Tx Channel 0 Current Descriptor Address Register Lower */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_DMA_TDMA_DESC_RING_CH0_DESC_ADDR_HI ,0x00b2506c) /* [RO][32] DMA Tx Channel 0 Current Descriptor Address Register Upper */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_DMA_TDMA_DESC_RING_CH0_RAM_ADDR ,0x00b25070) /* [RO][32] DMA TX Channel 0 Current Descriptor Cache Address Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_DMA_TDMA_DESC_RING_CH0_COUNT ,0x00b25078) /* [RO][32] DMA TX Channel 0 Descriptor Ring Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_DMA_TDMA_DESC_RING_CH0_HEAD_TAIL_PTR ,0x00b2507c) /* [RO][32] DMA TX Channel 0 Descriptor Ring Head/Tail */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_DMA_TDMA_DESC_RING_CH0_RAM_COUNT ,0x00b25080) /* [RO][32] DMA TX Channel 0 Descriptor Ring RAM Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_DMA_RDMA_STATUS              ,0x00b25800) /* [RO][32] RDMA Global Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_DMA_RDMA_OVER_MAX_THRESHOLD_STATUS ,0x00b25818) /* [RO][32] RDMA Over Max Threshold Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_DMA_RDMA_OVER_HYST_THRESHOLD_STATUS ,0x00b2581c) /* [RO][32] RDMA Over Max Hysteresis Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_DMA_RDMA_FREE_LIST_HEAD_TAIL_PTR ,0x00b25820) /* [RO][32] RDMA Free List Head/Tail Pointer */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_DMA_RDMA_FREE_LIST_COUNT     ,0x00b25824) /* [RO][32] RDMA Free List Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_DMA_RDMA_DESC_RING_CH0_STATUS ,0x00b2584c) /* [RO][32] DMA RX Channel 0 Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_DMA_RDMA_DESC_RING_CH0_MEM_ADDR_LO ,0x00b25850) /* [RO][32] DMA RX Channel 0 Current Memory Address Register Lower */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_DMA_RDMA_DESC_RING_CH0_MEM_ADDR_HI ,0x00b25854) /* [RO][32] DMA RX Channel 0 Current Memory Address Register Upper */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_DMA_RDMA_DESC_RING_CH0_MEM_BYTE_COUNT ,0x00b25858) /* [RO][32] DMA RX Channel 0 Current Memory Byte Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_DMA_RDMA_DESC_RING_CH0_PCIE_ADDR_LO ,0x00b2585c) /* [RO][32] DMA RX Channel 0 Current PCIe Address Register Lower */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_DMA_RDMA_DESC_RING_CH0_PCIE_ADDR_HI ,0x00b25860) /* [RO][32] DMA RX Channel 0 Current PCIe Address Register Upper */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_DMA_RDMA_DESC_RING_CH0_PCIE_BYTE_COUNT ,0x00b25864) /* [RO][32] DMA RX Channel 0 Current PCIe Byte Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_DMA_RDMA_DESC_RING_CH0_DESC_ADDR_LO ,0x00b25868) /* [RO][32] DMA Rx Channel 0 Current Descriptor Address Register Lower */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_DMA_RDMA_DESC_RING_CH0_DESC_ADDR_HI ,0x00b2586c) /* [RO][32] DMA Rx Channel 0 Current Descriptor Address Register Upper */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_DMA_RDMA_DESC_RING_CH0_RAM_ADDR ,0x00b25870) /* [RO][32] DMA RX Channel 0 Current Descriptor Cache Address Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_DMA_RDMA_DESC_RING_CH0_COUNT ,0x00b25874) /* [RO][32] DMA RX Channel 0 Descriptor Ring Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_DMA_RDMA_DESC_RING_CH0_HEAD_TAIL_PTR ,0x00b25878) /* [RO][32] DMA RX Channel 0 Descriptor Ring Head/Tail */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_DMA_RDMA_DESC_RING_CH0_RAM_COUNT ,0x00b2587c) /* [RO][32] DMA RX Channel 0 Descriptor Ring RAM Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RGR1_REVISION                ,0x00b34000) /* [RO][32] RGR Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RG_REVISION                  ,0x00b34100) /* [RO][32] RG Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_MSAT_REVISION                ,0x00b34200) /* [RO][32] Revision Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_MSAT_ACQUIRE                 ,0x00b34204) /* [RO][32] MSAT Dynamic Channel Index Acquire Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_MSAT_CHANNEL_STATUS_LO       ,0x00b34214) /* [RO][32] Channel 0 to 31 Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_MSAT_CHANNEL_STATUS_HI       ,0x00b34218) /* [RO][32] Channel 32 to 62 Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_CAPS_USB_EHCI_CAPS              ,0x00b38000) /* [RO][32] USB EHCI CONTROLLER CAPS */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_CAPS_USB_OHCI_CAPS              ,0x00b38004) /* [RO][32] USB OHCI CONTROLLER CAPS */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_CAPS_USB_XHCI_CAPS              ,0x00b38008) /* [RO][32] USB XHCI CONTROLLER CAPS */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_CAPS_USB_DEV_CAPS               ,0x00b3800c) /* [RO][32] USB DEVICE CONTROLLER CAPS */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_CAPS_USB_EHCI1_CAPS             ,0x00b38010) /* [RO][32] USB EHCI CONTROLLER 1 CAPS */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_CAPS_USB_OHCI1_CAPS             ,0x00b38014) /* [RO][32] USB OHCI CONTROLLER 1 CAPS */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_CAPS_USB_XHCI1_CAPS             ,0x00b38018) /* [RO][32] USB XHCI CONTROLLER 1 CAPS */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_CAPS_USB_DEV1_CAPS              ,0x00b3801c) /* [RO][32] USB DEVICE CONTROLLER 1 CAPS */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_CAPS_USB_EHCI2_CAPS             ,0x00b38020) /* [RO][32] USB EHCI CONTROLLER 2 CAPS */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_CAPS_USB_OHCI2_CAPS             ,0x00b38024) /* [RO][32] USB OHCI CONTROLLER 2 CAPS */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_CAPS_USB_XHCI2_CAPS             ,0x00b38028) /* [RO][32] USB XHCI CONTROLLER 2 CAPS */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_CAPS_USB_DEV2_CAPS              ,0x00b3802c) /* [RO][32] USB DEVICE CONTROLLER 2 CAPS */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_INTR2_CPU_STATUS                ,0x00b38180) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_INTR2_CPU_MASK_STATUS           ,0x00b3818c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_INTR2_PCI_STATUS                ,0x00b38198) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_INTR2_PCI_MASK_STATUS           ,0x00b381a4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_CTRL_MDIO2                      ,0x00b38218) /* [RO][32] MDIO Interface Read Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_CTRL_USB_TESTMON                ,0x00b38228) /* [RO][32] Throughput Test Monitor */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_CTRL_USBD_DRD_STATUS            ,0x00b3825c) /* [RO][32] DRD Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_CTRL_USB20_ID                   ,0x00b382f0) /* [RO][32] USB REVID */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_CTRL_USB30_ID                   ,0x00b382f4) /* [RO][32] USB REVID */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_CTRL_BDC_COREID                 ,0x00b382f8) /* [RO][32] USB REVID */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_CTRL_USB_REVID                  ,0x00b382fc) /* [RO][32] USB REVID */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_HCCAPBASE                  ,0x00b39000) /* [RO][32] Capability Length and Interface Version */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_HCSPARAMS1                 ,0x00b39004) /* [RO][32] Structural Parameter 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_HCSPARAMS2                 ,0x00b39008) /* [RO][32] Structural Parameter 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_HCSPARAMS3                 ,0x00b3900c) /* [RO][32] Structural Parameter 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_HCPARAMS                   ,0x00b39010) /* [RO][32] Capability Parameters */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_DBOFF                      ,0x00b39014) /* [RO][32] Doorbell Offset Array Offset 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_RTSOFF                     ,0x00b39018) /* [RO][32] Runtime Register Space Offset */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_HCPARAMS2                  ,0x00b3901c) /* [RO][32] Capability Parameters 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_PAGESIZE                   ,0x00b39028) /* [RO][32] XHCI OR PAGESIZE */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_PORTLI0                    ,0x00b39428) /* [RO][32] XHCI OR Port Link Information RHP 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_PORTLI1                    ,0x00b39438) /* [RO][32] XHCI OR Port Link Information RHP 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_PORTLI2                    ,0x00b39448) /* [RO][32] XHCI OR Port Link Information RHP 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_PORTLI3                    ,0x00b39458) /* [RO][32] XHCI OR Port Link Information RHP 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_MFINDEX                    ,0x00b394a0) /* [RO][32] XHCI RT Microframe Index */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_EC_ECHSPT3                 ,0x00b39940) /* [RO][32] SPT Extended Capability Header (USB30) */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_EC_PNSTR3                  ,0x00b39944) /* [RO][32] SPT Protocol String (USB30) */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_EC_PSUM3                   ,0x00b39948) /* [RO][32] SPT Protocol Summary (USB30) */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_EC_PTSLTYP3                ,0x00b3994c) /* [RO][32] SPT Protocol Slot Type (USB30) */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_EC_ECHSPT2                 ,0x00b39950) /* [RO][32] SPT Extended Capability Header (USB20) */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_EC_PNSTR2                  ,0x00b39954) /* [RO][32] SPT Protocol String (USB20) */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_EC_PSUM2                   ,0x00b39958) /* [RO][32] SPT Protocol Summary (USB20) */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_EC_PTSLTYP2                ,0x00b3995c) /* [RO][32] SPT Protocol Slot Type (USB20) */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_EC_ECHPMG                  ,0x00b39960) /* [RO][32] Extended Capability Power Management (PMG) Header */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_EC_ECHPMGCSD               ,0x00b39964) /* [RO][32] Extended Capability PMG control, status and data register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_EC_ECHIOV                  ,0x00b39968) /* [RO][32] Extended Capability IO Virtualization (IOV) */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_EC_ECHMSI                  ,0x00b39ae8) /* [RO][32] Extended Capability Message Signaled Interrupt (MSI) */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_EC_ECHDBG                  ,0x00b39af8) /* [RO][32] Extended Capability Debug (DBG) */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_EC_ECHRSVD                 ,0x00b39b38) /* [RO][32] Extended Capability  Reserved */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_EC_ECHCTT                  ,0x00b39bf0) /* [RO][32] Extended Capability Controller Testing */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_EC_CTTMTS0                 ,0x00b39bf8) /* [RO][32] CTT Memory Test Spec 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_EC_CTTMTS1                 ,0x00b39bfc) /* [RO][32] CTT Memory Test Spec 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_EC_ECHBIU                  ,0x00b39c00) /* [RO][32] Extended Capability  BIU Header */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_EC_BIUSPC                  ,0x00b39c04) /* [RO][32] Extended Capability  BIU Bus Specification */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_EC_ECHCSR                  ,0x00b39c20) /* [RO][32] Extended capability CSR Header */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_EC_CSRSPC                  ,0x00b39c24) /* [RO][32] CSR Access Specification */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_EC_ECHFSC                  ,0x00b39c40) /* [RO][32] Extended Capability FIFO and Sram Controller (FSC) Header */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_EC_FSCPOC                  ,0x00b39c54) /* [RO][32] Extended Capability FSC Periodic OUT Channel Configuration */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_EC_FSCGOC                  ,0x00b39c58) /* [RO][32] Extended Capability FSC Generic OUT Channel Configuration */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_EC_FSCNOC                  ,0x00b39c5c) /* [RO][32] Extended Capability FSC Non-Periodic OUT Channel Configuration */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_EC_FSCAIC                  ,0x00b39c60) /* [RO][32] Extended Capability FSC All IN Channel Configuration */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_EC_FSCPIC                  ,0x00b39c64) /* [RO][32] FSC Channel Group PIC */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_EC_FSCGIC                  ,0x00b39c68) /* [RO][32] Extended Capability FSC Generic IN Channel Configuration */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_EC_FSCNIC                  ,0x00b39c6c) /* [RO][32] Extended Capability FSC Non-Periodic IN Channel Configuration */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_EC_PRTHSR                  ,0x00b39c7c) /* [RO][32] Extended capability PRT histogram reports */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_EC_ECHRHS                  ,0x00b39c80) /* [RO][32] Extended capability RHS Header */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_EC_RHSDES                  ,0x00b39c84) /* [RO][32] Extended capability RHS descriptor */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_EC_RHSHSR0                 ,0x00b39c94) /* [RO][32] RHS Histogram Report 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_EC_RHSHSR1                 ,0x00b39c9c) /* [RO][32] RHS Histogram Report 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_EC_ECHSSP                  ,0x00b39cb0) /* [RO][32] SSP Extended Capability Header */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_EC_ECHRSV2                 ,0x00b39cc0) /* [RO][32] Reserved Block (0x290 bytes) */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_EC_ECHRH2                  ,0x00b39f50) /* [RO][32] RH2 Extended Capability HS Root Hub (HRH) Header */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_EC_ECHU2P                  ,0x00b39f80) /* [RO][32] Extended Capability USB20 Physical Layer Hub (HRH) Header */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_EC_ECHIRA                  ,0x00b39f90) /* [RO][32] Extended Capability Internal Register Access (IRA) Header */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_EC_HSTNPL                  ,0x00b39fa8) /* [RO][32] Null Pointer Lo Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_EC_HSTNPH                  ,0x00b39fac) /* [RO][32] Null Pointer Hi Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_EC_ECHRBV                  ,0x00b39fb0) /* [RO][32] Extended Capability Release and Build Version (RBV) Header */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_BDC_BDCCFG0                     ,0x00b3a000) /* [RO][32] BDC Configuration 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_BDC_BDCCFG1                     ,0x00b3a004) /* [RO][32] BDC Configuration 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_BDC_BDCCAP0                     ,0x00b3a008) /* [RO][32] BDC Capability 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_BDC_BDCCAP1                     ,0x00b3a00c) /* [RO][32] BDC Capability 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_BDC_EXCPBA                      ,0x00b3a030) /* [RO][32] Extended Capability Base Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_BDC_MFNUM                       ,0x00b3a048) /* [RO][32] Microframe Number */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_BDC_OSC0                        ,0x00b3a080) /* [RO][32] Operation Status Cache 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_BDC_OSC1                        ,0x00b3a084) /* [RO][32] Operation Status Cache 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_BDC_OSC2                        ,0x00b3a088) /* [RO][32] Operation Status Cache 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_BDC_OSC3                        ,0x00b3a08c) /* [RO][32] Operation Status Cache 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_BDC_EC_ECHBIU                   ,0x00b3ac00) /* [RO][32] Extended Capability Header */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_BDC_EC_BIUSPC                   ,0x00b3ac04) /* [RO][32] Bus Specification register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_BDC_EC_ECHCSR                   ,0x00b3ac20) /* [RO][32] Extended Capability header (CSR) register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_BDC_EC_CSRSPC                   ,0x00b3ac24) /* [RO][32] CSR access specification register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_BDC_EC_ECHFSC                   ,0x00b3acc0) /* [RO][32] Extended capability header */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_BDC_EC_FSCOUT                   ,0x00b3acd0) /* [RO][32] Resource Configuration for OUT channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_BDC_EC_FSCNOC                   ,0x00b3acd4) /* [RO][32] Resource Configuration for NSW OUT channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_BDC_EC_FSCLOC                   ,0x00b3acd8) /* [RO][32] Resource Configuration for LBW OUT channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_BDC_EC_FSCHOC                   ,0x00b3acdc) /* [RO][32] Resource Configuration for HBW OUT channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_BDC_EC_FSCNIC                   ,0x00b3ace4) /* [RO][32] Resource Configuration for NSW IN channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_BDC_EC_FSCLIC                   ,0x00b3ace8) /* [RO][32] Resource Configuration for LBW IN channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_BDC_EC_FSCHIC                   ,0x00b3acec) /* [RO][32] Resource Configuration for HBW IN channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_GR_BRIDGE_REVISION              ,0x00b44000) /* [RO][32] GR Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_OL_CPU_REGS_0_MBX_STAT         ,0x00c00008) /* [RO][32] Mailbox status flags */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT     ,0x00c0001c) /* [RO][32] CPU interrupt status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_OL_CPU_REGS_0_SDRAM_STATUS     ,0x00c00050) /* [RO][32] SDRAM Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_OL_CPU_REGS_0_DEC_VERSION      ,0x00c00108) /* [RO][32] Decoder versions */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_OL_CPU_DMA_0_STATUS            ,0x00c00440) /* [RO][32] REG_DMA_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_OL_SINT_0_STRM_POS             ,0x00c01020) /* [RO][32] Stream Position */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_OL_SINT_0_VPX_DEBUG            ,0x00c01038) /* [RO][32] VPX Debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_CABAC_0_PICTURE_STATUS         ,0x00c13008) /* [RO][32] Cabac Picture Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_CABAC_0_COMMAND_STATUS         ,0x00c13018) /* [RO][32] Cabac Command Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_OL_CTL_0_CPU_ID                ,0x00c14004) /* [RO][32] CPU ID Regsiter */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_OL_CTL_0_ENDIAN                ,0x00c14008) /* [RO][32] Stream Endian Control Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_OL_CTL_0_BVN_INT               ,0x00c1400c) /* [RO][32] BVN Interrupt Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_OL_CTL_0_SHIM_DEBUG_READ       ,0x00c14020) /* [RO][32] Shim Debug Read */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_OL_CTL_0_OTP_CTL_REG           ,0x00c14034) /* [RO][32] OTP Control Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_OL_CTL_0_SHIM_ERROR_REG        ,0x00c14038) /* [RO][32] SCB Shim error register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_OL_CTL_0_SOFTSHUTDOWN_STATUS   ,0x00c1403c) /* [RO][32] Soft Shutdown Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_IXFORM_0_STATUS0               ,0x00c2417c) /* [RO][32] Block Status for Pipe stage 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_IXFORM_0_CHECKSUM              ,0x00c241f0) /* [RO][32] Output Pipebuf Checksum */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_IXFORM_0_STATUS1               ,0x00c241fc) /* [RO][32] Block Status for Pipe stage 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_MCOMP_0_STATUS0                ,0x00c2427c) /* [RO][32] Block Status for Pipe stage 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_MCOMP_0_CHECKSUM               ,0x00c242f0) /* [RO][32] Output Pipebuf Checksum */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_MCOMP_0_STATUS1                ,0x00c242fc) /* [RO][32] Block Status for Pipe stage 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_SPRED_0_STATUS                 ,0x00c24308) /* [RO][32] Spatial prediction block status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_SPRED_0_CHECKSUM               ,0x00c243f0) /* [RO][32] Output Pipebuf Checksum */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_FILTER_0_TOP_DEBUG             ,0x00c244c0) /* [RO][32] Top-level Debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_FILTER_0_DBLK_DEBUG            ,0x00c244c4) /* [RO][32] Deblock debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_FILTER_0_CHECKSUM              ,0x00c244f0) /* [RO][32] Output Pipebuf Checksum */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_FILTER_0_STATUS                ,0x00c244fc) /* [RO][32] Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_OUTPUT_0_CHKSUM_Y              ,0x00c24580) /* [RO][32] Luma Checksum */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_OUTPUT_0_CHKSUM_U              ,0x00c24584) /* [RO][32] U Checksum */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_OUTPUT_0_CHKSUM_V              ,0x00c24588) /* [RO][32] V Checksum */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_OUTPUT_0_STATUS                ,0x00c245fc) /* [RO][32] Block Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_FE_CTRL_0_PBCU_TYPE            ,0x00c25024) /* [RO][32] PBCU type information */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_FE_CTRL_0_STATUS               ,0x00c25034) /* [RO][32] Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_FE_CTRL_0_SYMB_DCD_READ        ,0x00c2503c) /* [RO][32] Symbol Decode Read */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_FE_CTRL_0_QP_SUM               ,0x00c25040) /* [RO][32] PB QP Sum */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_STRM_IN_0_STATUS               ,0x00c25110) /* [RO][32] Stream DMA Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_STRM_IN_0_STREAM_POS           ,0x00c25114) /* [RO][32] Bit Position in the stream */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_STRM_IN_0_STREAM_BITS          ,0x00c25118) /* [RO][32] Stream data bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_CMDBUS_XMIT_0_ERR_ADDR         ,0x00c2520c) /* [RO][32] Error Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_CMDBUS_XMIT_0_GLOBAL_CHECK     ,0x00c25220) /* [RO][32] Checksum for BE_GLOBAL registers */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_CMDBUS_XMIT_0_IXFORM_CHECK     ,0x00c25224) /* [RO][32] Checksum for IXFORM  registers */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_CMDBUS_XMIT_0_MCOMP_CHECK      ,0x00c25228) /* [RO][32] Checksum for MCOMP registers */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_CMDBUS_XMIT_0_SPRED_CHECK      ,0x00c2522c) /* [RO][32] Checksum for SPRED registers */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_CMDBUS_XMIT_0_FILTER_CHECK     ,0x00c25230) /* [RO][32] Checksum for FILTER registers */
BCHP_REGISTER_READONLY_32BIT(BCHP_DCD_PIPE_CTL_0_CORE_CONFIG          ,0x00c26000) /* [RO][32] Decoder Core configuration information */
BCHP_REGISTER_READONLY_32BIT(BCHP_DCD_PIPE_CTL_0_PIPE_STOP_STATUS     ,0x00c2600c) /* [RO][32] Pipe reset stop status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DCD_PIPE_CTL_0_MULTIPIPE_PFRI_ARB_STATUS ,0x00c26018) /* [RO][32] Multipipe PFRI Arbiter Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DCD_PIPE_CTL_0_MULTIPIPE_PFRI_ARB_STATUS_UV ,0x00c2601c) /* [RO][32] Multipipe PFRI Arbiter Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DCD_PIPE_CTL_0_IPCOMM_L2R_RECEIVE   ,0x00c26034) /* [RO][32] Inter-CPU L2R Receive Data Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DCD_PIPE_CTL_0_IPCOMM_R2L_RECEIVE   ,0x00c26040) /* [RO][32] Inter-CPU R2L Receive Data Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DCD_PIPE_CTL_0_SHIM_DEBUG_READ      ,0x00c26090) /* [RO][32] SCB Shim debug register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DCD_PIPE_CTL_0_SHIM_ERROR_REG       ,0x00c26094) /* [RO][32] SCB Shim error register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_PCACHE_0_HIT_COUNT             ,0x00c26c0c) /* [RO][32] REG_PCACHE_HIT_COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_PCACHE_0_MISS_COUNT            ,0x00c26c10) /* [RO][32] REG_PCACHE_MISS_COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_PCACHE_0_MISS1_COUNT           ,0x00c26c14) /* [RO][32] REG_PCACHE_MISS1_COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_PCACHE_0_BLOCK_FLAGS           ,0x00c26c18) /* [RO][32] REG_PCACHE_BLOCK_FLAGS */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_PCACHE_0_DATA                  ,0x00c26c1c) /* [RO][32] REG_PCACHE_DATA */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_PCACHE_0_TAG_CONTENTS          ,0x00c26c20) /* [RO][32] REG_PCACHE_TAG_CONTENTS */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_PCACHE_0_PFRI_DEBUG            ,0x00c26c34) /* [RO][32] REG_PCACHE_PFRI_DEBUG */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_PCACHE_0_GROUP_COUNT           ,0x00c26c38) /* [RO][32] REG_PCACHE_GROUP_COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_IL_CPU_REGS_0_MBX_STAT         ,0x00c30008) /* [RO][32] Mailbox status flags */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_IL_CPU_REGS_0_CPU_INT_STAT     ,0x00c3001c) /* [RO][32] CPU interrupt status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_IL_CPU_REGS_0_SDRAM_STATUS     ,0x00c30050) /* [RO][32] SDRAM Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_IL_CPU_REGS_0_DEC_VERSION      ,0x00c30108) /* [RO][32] Decoder versions */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_IL_CPU_DMA_0_STATUS            ,0x00c30440) /* [RO][32] REG_DMA_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_IL_SLICE_DMA_0_STATUS          ,0x00c3100c) /* [RO][32] Slice DMA Length in bytes */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_IXFORM_2_0_STATUS0             ,0x00c4417c) /* [RO][32] Block Status for Pipe stage 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_IXFORM_2_0_CHECKSUM            ,0x00c441f0) /* [RO][32] Output Pipebuf Checksum */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_IXFORM_2_0_STATUS1             ,0x00c441fc) /* [RO][32] Block Status for Pipe stage 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_MCOMP_2_0_STATUS0              ,0x00c4427c) /* [RO][32] Block Status for Pipe stage 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_MCOMP_2_0_CHECKSUM             ,0x00c442f0) /* [RO][32] Output Pipebuf Checksum */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_MCOMP_2_0_STATUS1              ,0x00c442fc) /* [RO][32] Block Status for Pipe stage 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_SPRED_2_0_STATUS               ,0x00c44308) /* [RO][32] Spatial prediction block status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_SPRED_2_0_CHECKSUM             ,0x00c443f0) /* [RO][32] Output Pipebuf Checksum */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_FILTER_2_0_TOP_DEBUG           ,0x00c444c0) /* [RO][32] Top-level Debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_FILTER_2_0_DBLK_DEBUG          ,0x00c444c4) /* [RO][32] Deblock debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_FILTER_2_0_CHECKSUM            ,0x00c444f0) /* [RO][32] Output Pipebuf Checksum */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_FILTER_2_0_STATUS              ,0x00c444fc) /* [RO][32] Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_OUTPUT_2_0_CHKSUM_Y            ,0x00c44580) /* [RO][32] Luma Checksum */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_OUTPUT_2_0_CHKSUM_U            ,0x00c44584) /* [RO][32] U Checksum */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_OUTPUT_2_0_CHKSUM_V            ,0x00c44588) /* [RO][32] V Checksum */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_OUTPUT_2_0_STATUS              ,0x00c445fc) /* [RO][32] Block Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_FE_CTRL_2_0_PBCU_TYPE          ,0x00c45024) /* [RO][32] PBCU type information */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_FE_CTRL_2_0_STATUS             ,0x00c45034) /* [RO][32] Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_FE_CTRL_2_0_SYMB_DCD_READ      ,0x00c4503c) /* [RO][32] Symbol Decode Read */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_FE_CTRL_2_0_QP_SUM             ,0x00c45040) /* [RO][32] PB QP Sum */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_STRM_IN_2_0_STATUS             ,0x00c45110) /* [RO][32] Stream DMA Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_STRM_IN_2_0_STREAM_POS         ,0x00c45114) /* [RO][32] Bit Position in the stream */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_STRM_IN_2_0_STREAM_BITS        ,0x00c45118) /* [RO][32] Stream data bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_CMDBUS_XMIT_2_0_ERR_ADDR       ,0x00c4520c) /* [RO][32] Error Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_CMDBUS_XMIT_2_0_GLOBAL_CHECK   ,0x00c45220) /* [RO][32] Checksum for BE_GLOBAL registers */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_CMDBUS_XMIT_2_0_IXFORM_CHECK   ,0x00c45224) /* [RO][32] Checksum for IXFORM  registers */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_CMDBUS_XMIT_2_0_MCOMP_CHECK    ,0x00c45228) /* [RO][32] Checksum for MCOMP registers */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_CMDBUS_XMIT_2_0_SPRED_CHECK    ,0x00c4522c) /* [RO][32] Checksum for SPRED registers */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_CMDBUS_XMIT_2_0_FILTER_CHECK   ,0x00c45230) /* [RO][32] Checksum for FILTER registers */
BCHP_REGISTER_READONLY_32BIT(BCHP_DCD_PIPE_CTL_2_0_CORE_CONFIG        ,0x00c46000) /* [RO][32] Decoder Core configuration information */
BCHP_REGISTER_READONLY_32BIT(BCHP_DCD_PIPE_CTL_2_0_PIPE_STOP_STATUS   ,0x00c4600c) /* [RO][32] Pipe reset stop status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DCD_PIPE_CTL_2_0_MULTIPIPE_PFRI_ARB_STATUS ,0x00c46018) /* [RO][32] Multipipe PFRI Arbiter Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DCD_PIPE_CTL_2_0_MULTIPIPE_PFRI_ARB_STATUS_UV ,0x00c4601c) /* [RO][32] Multipipe PFRI Arbiter Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DCD_PIPE_CTL_2_0_IPCOMM_L2R_RECEIVE ,0x00c46034) /* [RO][32] Inter-CPU L2R Receive Data Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DCD_PIPE_CTL_2_0_IPCOMM_R2L_RECEIVE ,0x00c46040) /* [RO][32] Inter-CPU R2L Receive Data Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DCD_PIPE_CTL_2_0_SHIM_DEBUG_READ    ,0x00c46090) /* [RO][32] SCB Shim debug register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DCD_PIPE_CTL_2_0_SHIM_ERROR_REG     ,0x00c46094) /* [RO][32] SCB Shim error register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_PCACHE_2_0_HIT_COUNT           ,0x00c46c0c) /* [RO][32] REG_PCACHE_HIT_COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_PCACHE_2_0_MISS_COUNT          ,0x00c46c10) /* [RO][32] REG_PCACHE_MISS_COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_PCACHE_2_0_MISS1_COUNT         ,0x00c46c14) /* [RO][32] REG_PCACHE_MISS1_COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_PCACHE_2_0_BLOCK_FLAGS         ,0x00c46c18) /* [RO][32] REG_PCACHE_BLOCK_FLAGS */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_PCACHE_2_0_DATA                ,0x00c46c1c) /* [RO][32] REG_PCACHE_DATA */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_PCACHE_2_0_TAG_CONTENTS        ,0x00c46c20) /* [RO][32] REG_PCACHE_TAG_CONTENTS */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_PCACHE_2_0_PFRI_DEBUG          ,0x00c46c34) /* [RO][32] REG_PCACHE_PFRI_DEBUG */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_PCACHE_2_0_GROUP_COUNT         ,0x00c46c38) /* [RO][32] REG_PCACHE_GROUP_COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_IL_CPU_REGS_2_0_MBX_STAT       ,0x00c50008) /* [RO][32] Mailbox status flags */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_IL_CPU_REGS_2_0_CPU_INT_STAT   ,0x00c5001c) /* [RO][32] CPU interrupt status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_IL_CPU_REGS_2_0_SDRAM_STATUS   ,0x00c50050) /* [RO][32] SDRAM Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_IL_CPU_REGS_2_0_DEC_VERSION    ,0x00c50108) /* [RO][32] Decoder versions */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_IL_CPU_DMA_2_0_STATUS          ,0x00c50440) /* [RO][32] REG_DMA_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_IL_SLICE_DMA_2_0_STATUS        ,0x00c5100c) /* [RO][32] Slice DMA Length in bytes */
BCHP_REGISTER_READONLY_32BIT(BCHP_HVD_INTR2_0_CPU_STATUS              ,0x00c80000) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HVD_INTR2_0_CPU_MASK_STATUS         ,0x00c8000c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HVD_INTR2_0_PCI_STATUS              ,0x00c80018) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HVD_INTR2_0_PCI_MASK_STATUS         ,0x00c80024) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_OL_CPU_REGS_1_MBX_STAT         ,0x00d00008) /* [RO][32] Mailbox status flags */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_OL_CPU_REGS_1_CPU_INT_STAT     ,0x00d0001c) /* [RO][32] CPU interrupt status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_OL_CPU_REGS_1_SDRAM_STATUS     ,0x00d00050) /* [RO][32] SDRAM Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_OL_CPU_REGS_1_DEC_VERSION      ,0x00d00108) /* [RO][32] Decoder versions */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_OL_CPU_DMA_1_STATUS            ,0x00d00440) /* [RO][32] REG_DMA_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_OL_SINT_1_STRM_POS             ,0x00d01020) /* [RO][32] Stream Position */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_OL_SINT_1_VPX_DEBUG            ,0x00d01038) /* [RO][32] VPX Debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_CABAC_1_PICTURE_STATUS         ,0x00d13008) /* [RO][32] Cabac Picture Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_CABAC_1_COMMAND_STATUS         ,0x00d13018) /* [RO][32] Cabac Command Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_OL_CTL_1_CPU_ID                ,0x00d14004) /* [RO][32] CPU ID Regsiter */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_OL_CTL_1_ENDIAN                ,0x00d14008) /* [RO][32] Stream Endian Control Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_OL_CTL_1_BVN_INT               ,0x00d1400c) /* [RO][32] BVN Interrupt Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_OL_CTL_1_SHIM_DEBUG_READ       ,0x00d14020) /* [RO][32] Shim Debug Read */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_OL_CTL_1_OTP_CTL_REG           ,0x00d14034) /* [RO][32] OTP Control Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_OL_CTL_1_SHIM_ERROR_REG        ,0x00d14038) /* [RO][32] SCB Shim error register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_OL_CTL_1_SOFTSHUTDOWN_STATUS   ,0x00d1403c) /* [RO][32] Soft Shutdown Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_IXFORM_1_STATUS0               ,0x00d2417c) /* [RO][32] Block Status for Pipe stage 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_IXFORM_1_CHECKSUM              ,0x00d241f0) /* [RO][32] Output Pipebuf Checksum */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_IXFORM_1_STATUS1               ,0x00d241fc) /* [RO][32] Block Status for Pipe stage 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_MCOMP_1_STATUS0                ,0x00d2427c) /* [RO][32] Block Status for Pipe stage 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_MCOMP_1_CHECKSUM               ,0x00d242f0) /* [RO][32] Output Pipebuf Checksum */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_MCOMP_1_STATUS1                ,0x00d242fc) /* [RO][32] Block Status for Pipe stage 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_SPRED_1_STATUS                 ,0x00d24308) /* [RO][32] Spatial prediction block status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_SPRED_1_CHECKSUM               ,0x00d243f0) /* [RO][32] Output Pipebuf Checksum */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_FILTER_1_TOP_DEBUG             ,0x00d244c0) /* [RO][32] Top-level Debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_FILTER_1_DBLK_DEBUG            ,0x00d244c4) /* [RO][32] Deblock debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_FILTER_1_CHECKSUM              ,0x00d244f0) /* [RO][32] Output Pipebuf Checksum */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_FILTER_1_STATUS                ,0x00d244fc) /* [RO][32] Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_OUTPUT_1_CHKSUM_Y              ,0x00d24580) /* [RO][32] Luma Checksum */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_OUTPUT_1_CHKSUM_U              ,0x00d24584) /* [RO][32] U Checksum */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_OUTPUT_1_CHKSUM_V              ,0x00d24588) /* [RO][32] V Checksum */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_OUTPUT_1_STATUS                ,0x00d245fc) /* [RO][32] Block Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_FE_CTRL_1_PBCU_TYPE            ,0x00d25024) /* [RO][32] PBCU type information */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_FE_CTRL_1_STATUS               ,0x00d25034) /* [RO][32] Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_FE_CTRL_1_SYMB_DCD_READ        ,0x00d2503c) /* [RO][32] Symbol Decode Read */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_FE_CTRL_1_QP_SUM               ,0x00d25040) /* [RO][32] PB QP Sum */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_STRM_IN_1_STATUS               ,0x00d25110) /* [RO][32] Stream DMA Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_STRM_IN_1_STREAM_POS           ,0x00d25114) /* [RO][32] Bit Position in the stream */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_STRM_IN_1_STREAM_BITS          ,0x00d25118) /* [RO][32] Stream data bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_CMDBUS_XMIT_1_ERR_ADDR         ,0x00d2520c) /* [RO][32] Error Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_CMDBUS_XMIT_1_GLOBAL_CHECK     ,0x00d25220) /* [RO][32] Checksum for BE_GLOBAL registers */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_CMDBUS_XMIT_1_IXFORM_CHECK     ,0x00d25224) /* [RO][32] Checksum for IXFORM  registers */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_CMDBUS_XMIT_1_MCOMP_CHECK      ,0x00d25228) /* [RO][32] Checksum for MCOMP registers */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_CMDBUS_XMIT_1_SPRED_CHECK      ,0x00d2522c) /* [RO][32] Checksum for SPRED registers */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_CMDBUS_XMIT_1_FILTER_CHECK     ,0x00d25230) /* [RO][32] Checksum for FILTER registers */
BCHP_REGISTER_READONLY_32BIT(BCHP_DCD_PIPE_CTL_1_CORE_CONFIG          ,0x00d26000) /* [RO][32] Decoder Core configuration information */
BCHP_REGISTER_READONLY_32BIT(BCHP_DCD_PIPE_CTL_1_PIPE_STOP_STATUS     ,0x00d2600c) /* [RO][32] Pipe reset stop status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DCD_PIPE_CTL_1_MULTIPIPE_PFRI_ARB_STATUS ,0x00d26018) /* [RO][32] Multipipe PFRI Arbiter Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DCD_PIPE_CTL_1_MULTIPIPE_PFRI_ARB_STATUS_UV ,0x00d2601c) /* [RO][32] Multipipe PFRI Arbiter Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DCD_PIPE_CTL_1_IPCOMM_L2R_RECEIVE   ,0x00d26034) /* [RO][32] Inter-CPU L2R Receive Data Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DCD_PIPE_CTL_1_IPCOMM_R2L_RECEIVE   ,0x00d26040) /* [RO][32] Inter-CPU R2L Receive Data Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DCD_PIPE_CTL_1_SHIM_DEBUG_READ      ,0x00d26090) /* [RO][32] SCB Shim debug register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DCD_PIPE_CTL_1_SHIM_ERROR_REG       ,0x00d26094) /* [RO][32] SCB Shim error register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_PCACHE_1_HIT_COUNT             ,0x00d26c0c) /* [RO][32] REG_PCACHE_HIT_COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_PCACHE_1_MISS_COUNT            ,0x00d26c10) /* [RO][32] REG_PCACHE_MISS_COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_PCACHE_1_MISS1_COUNT           ,0x00d26c14) /* [RO][32] REG_PCACHE_MISS1_COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_PCACHE_1_BLOCK_FLAGS           ,0x00d26c18) /* [RO][32] REG_PCACHE_BLOCK_FLAGS */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_PCACHE_1_DATA                  ,0x00d26c1c) /* [RO][32] REG_PCACHE_DATA */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_PCACHE_1_TAG_CONTENTS          ,0x00d26c20) /* [RO][32] REG_PCACHE_TAG_CONTENTS */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_PCACHE_1_PFRI_DEBUG            ,0x00d26c34) /* [RO][32] REG_PCACHE_PFRI_DEBUG */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_PCACHE_1_GROUP_COUNT           ,0x00d26c38) /* [RO][32] REG_PCACHE_GROUP_COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_IL_CPU_REGS_1_MBX_STAT         ,0x00d30008) /* [RO][32] Mailbox status flags */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_IL_CPU_REGS_1_CPU_INT_STAT     ,0x00d3001c) /* [RO][32] CPU interrupt status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_IL_CPU_REGS_1_SDRAM_STATUS     ,0x00d30050) /* [RO][32] SDRAM Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_IL_CPU_REGS_1_DEC_VERSION      ,0x00d30108) /* [RO][32] Decoder versions */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_IL_CPU_DMA_1_STATUS            ,0x00d30440) /* [RO][32] REG_DMA_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_IL_SLICE_DMA_1_STATUS          ,0x00d3100c) /* [RO][32] Slice DMA Length in bytes */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_IXFORM_2_1_STATUS0             ,0x00d4417c) /* [RO][32] Block Status for Pipe stage 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_IXFORM_2_1_CHECKSUM            ,0x00d441f0) /* [RO][32] Output Pipebuf Checksum */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_IXFORM_2_1_STATUS1             ,0x00d441fc) /* [RO][32] Block Status for Pipe stage 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_MCOMP_2_1_STATUS0              ,0x00d4427c) /* [RO][32] Block Status for Pipe stage 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_MCOMP_2_1_CHECKSUM             ,0x00d442f0) /* [RO][32] Output Pipebuf Checksum */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_MCOMP_2_1_STATUS1              ,0x00d442fc) /* [RO][32] Block Status for Pipe stage 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_SPRED_2_1_STATUS               ,0x00d44308) /* [RO][32] Spatial prediction block status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_SPRED_2_1_CHECKSUM             ,0x00d443f0) /* [RO][32] Output Pipebuf Checksum */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_FILTER_2_1_TOP_DEBUG           ,0x00d444c0) /* [RO][32] Top-level Debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_FILTER_2_1_DBLK_DEBUG          ,0x00d444c4) /* [RO][32] Deblock debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_FILTER_2_1_CHECKSUM            ,0x00d444f0) /* [RO][32] Output Pipebuf Checksum */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_FILTER_2_1_STATUS              ,0x00d444fc) /* [RO][32] Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_OUTPUT_2_1_CHKSUM_Y            ,0x00d44580) /* [RO][32] Luma Checksum */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_OUTPUT_2_1_CHKSUM_U            ,0x00d44584) /* [RO][32] U Checksum */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_OUTPUT_2_1_CHKSUM_V            ,0x00d44588) /* [RO][32] V Checksum */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_OUTPUT_2_1_STATUS              ,0x00d445fc) /* [RO][32] Block Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_FE_CTRL_2_1_PBCU_TYPE          ,0x00d45024) /* [RO][32] PBCU type information */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_FE_CTRL_2_1_STATUS             ,0x00d45034) /* [RO][32] Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_FE_CTRL_2_1_SYMB_DCD_READ      ,0x00d4503c) /* [RO][32] Symbol Decode Read */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_FE_CTRL_2_1_QP_SUM             ,0x00d45040) /* [RO][32] PB QP Sum */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_STRM_IN_2_1_STATUS             ,0x00d45110) /* [RO][32] Stream DMA Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_STRM_IN_2_1_STREAM_POS         ,0x00d45114) /* [RO][32] Bit Position in the stream */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_STRM_IN_2_1_STREAM_BITS        ,0x00d45118) /* [RO][32] Stream data bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_CMDBUS_XMIT_2_1_ERR_ADDR       ,0x00d4520c) /* [RO][32] Error Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_CMDBUS_XMIT_2_1_GLOBAL_CHECK   ,0x00d45220) /* [RO][32] Checksum for BE_GLOBAL registers */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_CMDBUS_XMIT_2_1_IXFORM_CHECK   ,0x00d45224) /* [RO][32] Checksum for IXFORM  registers */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_CMDBUS_XMIT_2_1_MCOMP_CHECK    ,0x00d45228) /* [RO][32] Checksum for MCOMP registers */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_CMDBUS_XMIT_2_1_SPRED_CHECK    ,0x00d4522c) /* [RO][32] Checksum for SPRED registers */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_CMDBUS_XMIT_2_1_FILTER_CHECK   ,0x00d45230) /* [RO][32] Checksum for FILTER registers */
BCHP_REGISTER_READONLY_32BIT(BCHP_DCD_PIPE_CTL_2_1_CORE_CONFIG        ,0x00d46000) /* [RO][32] Decoder Core configuration information */
BCHP_REGISTER_READONLY_32BIT(BCHP_DCD_PIPE_CTL_2_1_PIPE_STOP_STATUS   ,0x00d4600c) /* [RO][32] Pipe reset stop status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DCD_PIPE_CTL_2_1_MULTIPIPE_PFRI_ARB_STATUS ,0x00d46018) /* [RO][32] Multipipe PFRI Arbiter Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DCD_PIPE_CTL_2_1_MULTIPIPE_PFRI_ARB_STATUS_UV ,0x00d4601c) /* [RO][32] Multipipe PFRI Arbiter Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DCD_PIPE_CTL_2_1_IPCOMM_L2R_RECEIVE ,0x00d46034) /* [RO][32] Inter-CPU L2R Receive Data Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DCD_PIPE_CTL_2_1_IPCOMM_R2L_RECEIVE ,0x00d46040) /* [RO][32] Inter-CPU R2L Receive Data Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DCD_PIPE_CTL_2_1_SHIM_DEBUG_READ    ,0x00d46090) /* [RO][32] SCB Shim debug register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DCD_PIPE_CTL_2_1_SHIM_ERROR_REG     ,0x00d46094) /* [RO][32] SCB Shim error register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_PCACHE_2_1_HIT_COUNT           ,0x00d46c0c) /* [RO][32] REG_PCACHE_HIT_COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_PCACHE_2_1_MISS_COUNT          ,0x00d46c10) /* [RO][32] REG_PCACHE_MISS_COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_PCACHE_2_1_MISS1_COUNT         ,0x00d46c14) /* [RO][32] REG_PCACHE_MISS1_COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_PCACHE_2_1_BLOCK_FLAGS         ,0x00d46c18) /* [RO][32] REG_PCACHE_BLOCK_FLAGS */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_PCACHE_2_1_DATA                ,0x00d46c1c) /* [RO][32] REG_PCACHE_DATA */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_PCACHE_2_1_TAG_CONTENTS        ,0x00d46c20) /* [RO][32] REG_PCACHE_TAG_CONTENTS */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_PCACHE_2_1_PFRI_DEBUG          ,0x00d46c34) /* [RO][32] REG_PCACHE_PFRI_DEBUG */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_PCACHE_2_1_GROUP_COUNT         ,0x00d46c38) /* [RO][32] REG_PCACHE_GROUP_COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_IL_CPU_REGS_2_1_MBX_STAT       ,0x00d50008) /* [RO][32] Mailbox status flags */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_IL_CPU_REGS_2_1_CPU_INT_STAT   ,0x00d5001c) /* [RO][32] CPU interrupt status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_IL_CPU_REGS_2_1_SDRAM_STATUS   ,0x00d50050) /* [RO][32] SDRAM Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_IL_CPU_REGS_2_1_DEC_VERSION    ,0x00d50108) /* [RO][32] Decoder versions */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_IL_CPU_DMA_2_1_STATUS          ,0x00d50440) /* [RO][32] REG_DMA_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_IL_SLICE_DMA_2_1_STATUS        ,0x00d5100c) /* [RO][32] Slice DMA Length in bytes */
BCHP_REGISTER_READONLY_32BIT(BCHP_HVD_INTR2_1_CPU_STATUS              ,0x00d80000) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HVD_INTR2_1_CPU_MASK_STATUS         ,0x00d8000c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HVD_INTR2_1_PCI_STATUS              ,0x00d80018) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HVD_INTR2_1_PCI_MASK_STATUS         ,0x00d80024) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_WATCH_DOG_RPT1          ,0x00f003d0) /* [RO][32] Watch Dog Report 1 Register(Not2Release) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_WATCH_DOG_RPT2          ,0x00f003e0) /* [RO][32] Watch Dog Report 2 Register(Not2Release) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_WATCH_DOG_RPT3          ,0x00f003f0) /* [RO][32] Watch Dog Report 3 Register(Not2Release) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_TCAM_CHKSUM_STS         ,0x00f00750) /* [RO][32] TCAM Checksum Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_LNKSTS                  ,0x00f00800) /* [RO][32] Link Status Summary Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_LNKSTSCHG               ,0x00f00810) /* [RO][32] Link Status Change Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_SPDSTS                  ,0x00f00820) /* [RO][32] Port Speed Summary Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_DUPSTS                  ,0x00f00840) /* [RO][32] Duplex status Summary Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_PAUSESTS                ,0x00f00850) /* [RO][32] Pause Status Summary Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_SRCADRCHG               ,0x00f00870) /* [RO][32] Source Address Change Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_PBPTRFIFO_1             ,0x00f00ab0) /* [RO][32] PBPTRFIFO Status Register 1(Not2Release) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_RESET_STATUS            ,0x00f00c80) /* [RO][32] Reset Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_IMP0_PRT_ID             ,0x00f01008) /* [RO][32] IMP/IMP0 Port ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_IMP1_PRT_ID             ,0x00f01010) /* [RO][32] IMP1 Port ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_PORT_SLEEP_STS          ,0x00f018c0) /* [RO][32] Port Sleep Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_ARLA_SRCH_ADR           ,0x00f02a88) /* [RO][32] ARL Search Address Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_ARLA_SRCH_RSLT_0        ,0x00f02b40) /* [RO][32] ARL Search Result 0 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_ARLA_SRCH_RSLT_1        ,0x00f02bc0) /* [RO][32] ARL Search Result 1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_MEM_BTM_DATA1           ,0x00f042c0) /* [RO][32] Buffer Tag Memory Register 1Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_MON_TX_Q0            ,0x00f05180) /* [RO][32] Monitored TXQ 0 Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_MON_TX_Q1            ,0x00f05190) /* [RO][32] Monitored TXQ 1 Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_MON_TX_Q2            ,0x00f051a0) /* [RO][32] Monitored TXQ 2 Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_MON_TX_Q3            ,0x00f051b0) /* [RO][32] Monitored TXQ 3 Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_MON_TX_Q4            ,0x00f051c0) /* [RO][32] Monitored TXQ 4 Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_MON_TX_Q5            ,0x00f051d0) /* [RO][32] Monitored TXQ 5 Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_MON_TX_Q6            ,0x00f051e0) /* [RO][32] Monitored TXQ 6 Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_MON_TX_Q7            ,0x00f051f0) /* [RO][32] Monitored TXQ 7 Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_PEAK_TX_Q0           ,0x00f05200) /* [RO][32] Peak TXQ 0 Counter Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_PEAK_TX_Q1           ,0x00f05210) /* [RO][32] Peak TXQ 1 Counter Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_PEAK_TX_Q2           ,0x00f05220) /* [RO][32] Peak TXQ 2 Counter Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_PEAK_TX_Q3           ,0x00f05230) /* [RO][32] Peak TXQ 3 Counter Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_PEAK_TX_Q4           ,0x00f05240) /* [RO][32] Peak TXQ 4 Counter Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_PEAK_TX_Q5           ,0x00f05250) /* [RO][32] Peak TXQ 5 Counter Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_PEAK_TX_Q6           ,0x00f05260) /* [RO][32] Peak TXQ 6 Counter Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_PEAK_TX_Q7           ,0x00f05270) /* [RO][32] Peak TXQ 7 Counter Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_PEAK_TOTAL_USED      ,0x00f05280) /* [RO][32] Peak Total Used Count Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_TOTAL_USED           ,0x00f05290) /* [RO][32] Total Used Count Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_PEAK_RX_CNT          ,0x00f052a0) /* [RO][32] Peak RX Counter Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_LINK_PORTMAP         ,0x00f052b0) /* [RO][32] PHY Link Information Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_GIGA_PORTMAP         ,0x00f052c0) /* [RO][32] Giga Speed Information Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_CONG_PORTMAP_P0      ,0x00f05300) /* [RO][32] Port 0 Congested PortMap Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_CONG_PORTMAP_P1      ,0x00f05310) /* [RO][32] Port 1 Congested PortMap Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_CONG_PORTMAP_P2      ,0x00f05320) /* [RO][32] Port 2 Congested PortMap Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_CONG_PORTMAP_P5      ,0x00f05350) /* [RO][32] Port 5 Congested PortMap Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_CONG_PORTMAP_P7      ,0x00f05370) /* [RO][32] Port 7 Congested PortMap Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_CONG_PORTMAP_P8      ,0x00f05380) /* [RO][32] Port 8 Congested PortMap Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_PAUSE_HIS            ,0x00f053c0) /* [RO][32] Pause History Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_TX_QUANTUM_PAUSE_HIS ,0x00f053d0) /* [RO][32] TX Quantum Pause History Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_RX_PAUSE_HIS         ,0x00f053e0) /* [RO][32] RX Based Pause History Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_RXBUF_ERR_HIS        ,0x00f053f0) /* [RO][32] RX Buffer Error History Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_TXQ_CONG_PORTMAP_P0  ,0x00f05400) /* [RO][32] Port 0 TXQ Congested PortMap Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_TXQ_CONG_PORTMAP_P1  ,0x00f05410) /* [RO][32] Port 1 TXQ Congested PortMap Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_TXQ_CONG_PORTMAP_P2  ,0x00f05420) /* [RO][32] Port 2 TXQ Congested PortMap Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_TXQ_CONG_PORTMAP_P5  ,0x00f05450) /* [RO][32] Port 5 TXQ Congested PortMap Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_TXQ_CONG_PORTMAP_P7  ,0x00f05470) /* [RO][32] Port 7 TXQ Congested PortMap Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_TXQ_CONG_PORTMAP_P8  ,0x00f05480) /* [RO][32] Port 8 TXQ Congested PortMap Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_TOTAL_CONG_PORTMAP_P0 ,0x00f054d0) /* [RO][32] Port 0 Total Congested PortMap Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_TOTAL_CONG_PORTMAP_P1 ,0x00f054e0) /* [RO][32] Port 1 Total Congested PortMap Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_TOTAL_CONG_PORTMAP_P2 ,0x00f054f0) /* [RO][32] Port 2 Total Congested PortMap Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_TOTAL_CONG_PORTMAP_P5 ,0x00f05520) /* [RO][32] Port 5 Total Congested PortMap Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_TOTAL_CONG_PORTMAP_P7 ,0x00f05540) /* [RO][32] Port 7 Total Congested PortMap Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_TOTAL_CONG_PORTMAP_P8 ,0x00f05550) /* [RO][32] Port 8 Total Congested PortMap Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_BC_SUP_PKTDROP_CNT_P0   ,0x00f20a80) /* [RO][32] Port 0 Suppressed Packet Drop Counter Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_BC_SUP_PKTDROP_CNT_P1   ,0x00f20aa0) /* [RO][32] Port 1 Suppressed Packet Drop Counter Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_BC_SUP_PKTDROP_CNT_P2   ,0x00f20ac0) /* [RO][32] Port 2 Suppressed Packet Drop Counter Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_BC_SUP_PKTDROP_CNT_P5   ,0x00f20b20) /* [RO][32] Port 5 Suppressed Packet Drop Counter Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_BC_SUP_PKTDROP_CNT_P7   ,0x00f20b60) /* [RO][32] P7 Suppressed Packet DropCounter Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_BC_SUP_PKTDROP_CNT_IMP  ,0x00f20b80) /* [RO][32] Port 8 Suppressed Packet Drop Counter Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_WDRR_PENALTY_P0         ,0x00f23300) /* [RO][32] Port 0 WDRR Weight-Scaling Penalty Register (Not2Release) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_WDRR_PENALTY_P1         ,0x00f23310) /* [RO][32] Port 1 WDRR Weight-Scaling Penalty Register (Not2Release) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_WDRR_PENALTY_P2         ,0x00f23320) /* [RO][32] Port 2 WDRR Weight-Scaling Penalty Register (Not2Release) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_WDRR_PENALTY_P5         ,0x00f23350) /* [RO][32] Port 5 WDRR Weight-Scaling Penalty Register (Not2Release) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_WDRR_PENALTY_P7         ,0x00f23380) /* [RO][32] Port 7 WDRR Weight-Scaling Penalty Register (Not2Release) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_P8_WDRR_PENALTY         ,0x00f23390) /* [RO][32] Port 8 WDRR Weight-Scaling Penalty Register (Not2Release) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_PORT_SHAPER_STS_P0      ,0x00f23b00) /* [RO][32] Port 0 PORT Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_PORT_SHAPER_STS_P1      ,0x00f23b20) /* [RO][32] Port 1 PORT Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_PORT_SHAPER_STS_P2      ,0x00f23b40) /* [RO][32] Port 2 PORT Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_PORT_SHAPER_STS_P5      ,0x00f23ba0) /* [RO][32] Port 5 PORT Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_PORT_SHAPER_STS_P7      ,0x00f23be0) /* [RO][32] Port 7 PORT Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_PORT_SHAPER_STS_IMP     ,0x00f23c00) /* [RO][32] Port 8 PORT Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE0_SHAPER_STS_P0    ,0x00f24300) /* [RO][32] Port 0 Queue 0 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE0_SHAPER_STS_P1    ,0x00f24320) /* [RO][32] Port 1 Queue 0 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE0_SHAPER_STS_P2    ,0x00f24340) /* [RO][32] Port 2 Queue 0 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE0_SHAPER_STS_P5    ,0x00f243a0) /* [RO][32] Port 5 Queue 0 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE0_SHAPER_STS_P7    ,0x00f243e0) /* [RO][32] Port 7 Queue 0 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE0_SHAPER_STS_IMP   ,0x00f24400) /* [RO][32] Port 8 Queue 0 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE1_SHAPER_STS_P0    ,0x00f24b00) /* [RO][32] Port 0 Queue 1 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE1_SHAPER_STS_P1    ,0x00f24b20) /* [RO][32] Port 1 Queue 1 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE1_SHAPER_STS_P2    ,0x00f24b40) /* [RO][32] Port 2 Queue 1 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE1_SHAPER_STS_P5    ,0x00f24ba0) /* [RO][32] Port 5 Queue 1 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE1_SHAPER_STS_P7    ,0x00f24be0) /* [RO][32] Port 7 Queue 1 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE1_SHAPER_STS_IMP   ,0x00f24c00) /* [RO][32] Port 8 Queue 1 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE2_SHAPER_STS_P0    ,0x00f25300) /* [RO][32] Port 0 Queue 2 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE2_SHAPER_STS_P1    ,0x00f25320) /* [RO][32] Port 1 Queue 2 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE2_SHAPER_STS_P2    ,0x00f25340) /* [RO][32] Port 2 Queue 2 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE2_SHAPER_STS_P5    ,0x00f253a0) /* [RO][32] Port 5 Queue 2 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE2_SHAPER_STS_P7    ,0x00f253e0) /* [RO][32] Port 7 Queue 2 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE2_SHAPER_STS_IMP   ,0x00f25400) /* [RO][32] Port 8 Queue 2 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE3_SHAPER_STS_P0    ,0x00f25b00) /* [RO][32] Port 0 Queue 3 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE3_SHAPER_STS_P1    ,0x00f25b20) /* [RO][32] Port 1 Queue 3 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE3_SHAPER_STS_P2    ,0x00f25b40) /* [RO][32] Port 2 Queue 3 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE3_SHAPER_STS_P5    ,0x00f25ba0) /* [RO][32] Port 5 Queue 3 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE3_SHAPER_STS_P7    ,0x00f25be0) /* [RO][32] Port 7 Queue 3 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE3_SHAPER_STS_IMP   ,0x00f25c00) /* [RO][32] Port 8 Queue 3 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE4_SHAPER_STS_P0    ,0x00f26300) /* [RO][32] Port 0 Queue 4 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE4_SHAPER_STS_P1    ,0x00f26320) /* [RO][32] Port 1 Queue 4 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE4_SHAPER_STS_P2    ,0x00f26340) /* [RO][32] Port 2 Queue 4 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE4_SHAPER_STS_P5    ,0x00f263a0) /* [RO][32] Port 5 Queue 4 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE4_SHAPER_STS_P7    ,0x00f263e0) /* [RO][32] Port 7 Queue 4 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE4_SHAPER_STS_IMP   ,0x00f26400) /* [RO][32] Port 8 Queue 4 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE5_SHAPER_STS_P0    ,0x00f26b00) /* [RO][32] Port 0 Queue 5 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE5_SHAPER_STS_P1    ,0x00f26b20) /* [RO][32] Port 1 Queue 5 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE5_SHAPER_STS_P2    ,0x00f26b40) /* [RO][32] Port 2 Queue 5 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE5_SHAPER_STS_P5    ,0x00f26ba0) /* [RO][32] Port 5 Queue 5 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE5_SHAPER_STS_P7    ,0x00f26be0) /* [RO][32] Port 7 Queue 5 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE5_SHAPER_STS_IMP   ,0x00f26c00) /* [RO][32] Port 8 Queue 5 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE6_SHAPER_STS_P0    ,0x00f27300) /* [RO][32] Port 0 Queue 6 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE6_SHAPER_STS_P1    ,0x00f27320) /* [RO][32] Port 1 Queue 6 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE6_SHAPER_STS_P2    ,0x00f27340) /* [RO][32] Port 2 Queue 6 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE6_SHAPER_STS_P5    ,0x00f273a0) /* [RO][32] Port 5 Queue 6 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE6_SHAPER_STS_P7    ,0x00f273e0) /* [RO][32] Port 7 Queue 6 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE6_SHAPER_STS_IMP   ,0x00f27400) /* [RO][32] Port 8 Queue 6 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE7_SHAPER_STS_P0    ,0x00f27b00) /* [RO][32] Port 0 Queue 7 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE7_SHAPER_STS_P1    ,0x00f27b20) /* [RO][32] Port 1 Queue 7 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE7_SHAPER_STS_P2    ,0x00f27b40) /* [RO][32] Port 2 Queue 7 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE7_SHAPER_STS_P5    ,0x00f27ba0) /* [RO][32] Port 5 Queue 7 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE7_SHAPER_STS_P7    ,0x00f27be0) /* [RO][32] Port 7 Queue 7 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE7_SHAPER_STS_IMP   ,0x00f27c00) /* [RO][32] Port 8 Queue 7 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_TxDropPkts            ,0x00f38840) /* [RO][32] Tx Drop Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_TxQPKTQ0              ,0x00f38860) /* [RO][32] Tx Q0 Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_TxBroadcastPkts       ,0x00f38880) /* [RO][32] Tx Broadcast Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_TxMulticastPkts       ,0x00f388a0) /* [RO][32] Tx Multicast Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_TxUnicastPkts         ,0x00f388c0) /* [RO][32] Tx Unicast Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_TxCollisions          ,0x00f388e0) /* [RO][32] Tx Collision Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_TxSingleCollision     ,0x00f38900) /* [RO][32] Tx Single Collision Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_TxMultipleCollision   ,0x00f38920) /* [RO][32] Tx Multiple collsion Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_TxDeferredTransmit    ,0x00f38940) /* [RO][32] Tx Deferred Transmit Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_TxLateCollision       ,0x00f38960) /* [RO][32] Tx Late Collision Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_TxExcessiveCollision  ,0x00f38980) /* [RO][32] Tx Excessive Collision Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_TxFrameInDisc         ,0x00f389a0) /* [RO][32] Tx Fram IN Disc Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_TxPausePkts           ,0x00f389c0) /* [RO][32] Tx Pause Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_TxQPKTQ1              ,0x00f389e0) /* [RO][32] Tx Q1 Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_TxQPKTQ2              ,0x00f38a00) /* [RO][32] Tx Q2 Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_TxQPKTQ3              ,0x00f38a20) /* [RO][32] Tx Q3 Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_TxQPKTQ4              ,0x00f38a40) /* [RO][32] Tx Q4 Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_TxQPKTQ5              ,0x00f38a60) /* [RO][32] Tx Q5 Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_RxUndersizePkts       ,0x00f38ac0) /* [RO][32] Rx Under Size Packet Octets Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_RxPausePkts           ,0x00f38ae0) /* [RO][32] Rx Pause Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_RxPkts64Octets        ,0x00f38b00) /* [RO][32] Rx 64 Bytes Octets Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_RxPkts65to127Octets   ,0x00f38b20) /* [RO][32] Rx 65 to 127 Bytes Octets Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_RxPkts128to255Octets  ,0x00f38b40) /* [RO][32] Rx 128 to 255 Bytes Octets Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_RxPkts256to511Octets  ,0x00f38b60) /* [RO][32] Rx 256 to 511 Bytes Octets Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_RxPkts512to1023Octets ,0x00f38b80) /* [RO][32] Rx 512 to 1023 Bytes Octets Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_RxPkts1024toMaxPktOctets ,0x00f38ba0) /* [RO][32] Rx 1024 to MaxPkt Bytes Octets Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_RxOversizePkts        ,0x00f38bc0) /* [RO][32] Rx Over Size Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_RxJabbers             ,0x00f38be0) /* [RO][32] Rx Jabber Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_RxAlignmentErrors     ,0x00f38c00) /* [RO][32] Rx Alignment Error Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_RxFCSErrors           ,0x00f38c20) /* [RO][32] Rx FCS Error Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_RxDropPkts            ,0x00f38c80) /* [RO][32] Rx Drop Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_RxUnicastPkts         ,0x00f38ca0) /* [RO][32] Rx Unicast Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_RxMulticastPkts       ,0x00f38cc0) /* [RO][32] Rx Multicast Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_RxBroadcastPkts       ,0x00f38ce0) /* [RO][32] Rx Broadcast Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_RxSAChanges           ,0x00f38d00) /* [RO][32] Rx SA Change Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_RxFragments           ,0x00f38d20) /* [RO][32] Rx Fragment Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_RxJumboPkt            ,0x00f38d40) /* [RO][32] Jumbo Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_RxSymblErr            ,0x00f38d60) /* [RO][32] Rx Symbol Error Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_InRangeErrCount       ,0x00f38d80) /* [RO][32] InRangeErrCount Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_OutRangeErrCount      ,0x00f38da0) /* [RO][32] OutRangeErrCount Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_EEE_LPI_EVENT         ,0x00f38dc0) /* [RO][32] EEE Low-Power Idle Event Registers */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_EEE_LPI_DURATION      ,0x00f38de0) /* [RO][32] EEE Low-Power Idle Duration Registers */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_RxDiscard             ,0x00f38e00) /* [RO][32] Rx Discard Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_TxQPKTQ6              ,0x00f38e40) /* [RO][32] Tx Q6 Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_TxQPKTQ7              ,0x00f38e60) /* [RO][32] Tx Q7 Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_TxPkts64Octets        ,0x00f38e80) /* [RO][32] Tx 64 Bytes Octets Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_TxPkts65to127Octets   ,0x00f38ea0) /* [RO][32] Tx 65 to 127 Bytes Octets Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_TxPkts128to255Octets  ,0x00f38ec0) /* [RO][32] Tx 128 to 255 Bytes Octets Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_TxPkts256to511Octets  ,0x00f38ee0) /* [RO][32] Tx 256 to 511 Bytes Octets Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_TxPkts512to1023Octets ,0x00f38f00) /* [RO][32] Tx 512 to 1023 Bytes Octets Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_TxPkts1024toMaxPktOctets ,0x00f38f20) /* [RO][32] Tx 1024 to MaxPkt Bytes Octets Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_BPM_STS                 ,0x00f39860) /* [RO][32] BPM Status Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_PBB_VBUFCNT_P0          ,0x00f398c0) /* [RO][32] Packet Buffer Block 0 Valid Buffer Count Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_PBB_VBUFCNT_P1          ,0x00f398d0) /* [RO][32] Packet Buffer Block 1 Valid Buffer Count Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_PBB_VBUFCNT_P2          ,0x00f398e0) /* [RO][32] Packet Buffer Block 2 Valid Buffer Count Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_EEE_LPI_ASSERT          ,0x00f49010) /* [RO][32] EEE Low Power Assert Status Registers */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_EEE_LPI_INDICATE        ,0x00f49020) /* [RO][32] EEE Low Power Indicate Status Registers */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_EEE_RX_IDLE_SYMBOL      ,0x00f49030) /* [RO][32] EEE Receiving Idle Symbols Status Registers */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_EEE_STATE               ,0x00f49760) /* [RO][32] EEE Control Policy State Registers(Not2Release) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_DPLL_DB_LSB             ,0x00f49c90) /* [RO][32] DPLL Debug LSB Registers (Not2Release) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_DPLL_DB_MSB             ,0x00f49ca0) /* [RO][32] DPLL Debug MSB Registers (Not2Release) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_INT_STAT                ,0x00f49cf0) /* [RO][32] Interrupt Status Registers */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_TX_COUNTER              ,0x00f49f20) /* [RO][32] TX Counter Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_RX_COUNTER              ,0x00f49f30) /* [RO][32] RX Counter Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_RX_TX_1588_COUNTER      ,0x00f49f40) /* [RO][32] RX TX 1588 Counter Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_HEARTBEAT_N_P0          ,0x00f4a010) /* [RO][32] Heartbeat Register N */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_HEARTBEAT_N_P1          ,0x00f4a020) /* [RO][32] Heartbeat Register N */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_HEARTBEAT_N_P2          ,0x00f4a030) /* [RO][32] Heartbeat Register N */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_TIME_STAMP_N_P0         ,0x00f4a040) /* [RO][32] Time Stamp Register N */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_TIME_STAMP_N_P1         ,0x00f4a050) /* [RO][32] Time Stamp Register N */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_TIME_STAMP_N_P2         ,0x00f4a060) /* [RO][32] Time Stamp Register N */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_TIME_STAMP_INFO_N_P0    ,0x00f4a070) /* [RO][32] Time Stamp Register Info N */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_TIME_STAMP_INFO_N_P1    ,0x00f4a080) /* [RO][32] Time Stamp Register Info N */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_RX_TX_1588_COUNTER1     ,0x00f4a3a0) /* [RO][32] RX TX CPU 1588 Counter Registers */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_HEARTBEAT_3             ,0x00f4a670) /* [RO][32] Heart Beat 3 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_HEARTBEAT_4             ,0x00f4a680) /* [RO][32] Heart Beat 4 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_MEM_COUNTER             ,0x00f4a710) /* [RO][32] Memory Counter Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_TIME_STAMP_INFO_3       ,0x00f4a740) /* [RO][32] TIME STAMP INFO 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_TIME_STAMP_INFO_4       ,0x00f4a750) /* [RO][32] TIME STAMP INFO 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_TIME_STAMP_INFO_5       ,0x00f4a760) /* [RO][32] TIME STAMP INFO 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_TIME_STAMP_INFO_6       ,0x00f4a770) /* [RO][32] TIME STAMP INFO 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_TIME_STAMP_INFO_7       ,0x00f4a780) /* [RO][32] TIME STAMP INFO 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_TIME_STAMP_INFO_8       ,0x00f4a790) /* [RO][32] TIME STAMP INFO 8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_RED_PKT_DROP_CNTR_P0    ,0x00f4ab80) /* [RO][32] PORT 0 RED Packet Drop Counter Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_RED_PKT_DROP_CNTR_P1    ,0x00f4aba0) /* [RO][32] PORT 1 RED Packet Drop Counter Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_RED_PKT_DROP_CNTR_P2    ,0x00f4abc0) /* [RO][32] PORT 2 RED Packet Drop Counter Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_RED_PKT_DROP_CNTR_P5    ,0x00f4ac20) /* [RO][32] PORT 5 RED Packet Drop Counter Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_RED_PKT_DROP_CNTR_P7    ,0x00f4ac60) /* [RO][32] PORT 7 RED Packet Drop Counter Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_RED_PKT_DROP_CNTR_IMP   ,0x00f4ac80) /* [RO][32] PORT 8 RED Packet Drop Counter Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_TCAM_BIST_STATUS        ,0x00f50520) /* [RO][32] TCAM BIST Status Registers (Not2Release) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_TCAM_TEST_COMPARE_STATUS ,0x00f50540) /* [RO][32] TCAM Test Compare Status Registers (Not2Release) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_REG_SWITCH_STATUS            ,0x00f80004) /* [RO][32] Switch Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_REG_DIR_DATA_READ_REG        ,0x00f8000c) /* [RO][32] Direct Data Read Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_REG_SWITCH_REVISION          ,0x00f80010) /* [RO][32] SWITCH Revision Control Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_REG_PHY_REVISION             ,0x00f80014) /* [RO][32] PHY Revision Control Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_REG_SPHY_STATUS              ,0x00f80028) /* [RO][32] Single GPHY Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_REG_RGMII_1_ATE_RX_STATUS_0  ,0x00f8018c) /* [RO][32] RGMII port 1 ATE RX Status 0 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_REG_RGMII_1_ATE_RX_STATUS_1  ,0x00f80190) /* [RO][32] RGMII port 1 ATE RX Status 1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_REG_RGMII_2_ATE_RX_STATUS_0  ,0x00f801ac) /* [RO][32] RGMII port 2 ATE RX Status 0 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_REG_RGMII_2_ATE_RX_STATUS_1  ,0x00f801b0) /* [RO][32] RGMII port 2 ATE RX Status 1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_INTRL2_0_CPU_STATUS          ,0x00f80540) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_INTRL2_0_CPU_MASK_STATUS     ,0x00f8054c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_INTRL2_0_PCI_STATUS          ,0x00f80558) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_INTRL2_0_PCI_MASK_STATUS     ,0x00f80564) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_INTRL2_1_CPU_STATUS          ,0x00f80580) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_INTRL2_1_CPU_MASK_STATUS     ,0x00f8058c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_INTRL2_1_PCI_STATUS          ,0x00f80598) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_INTRL2_1_PCI_MASK_STATUS     ,0x00f805a4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_GR_BRIDGE_REVISION           ,0x00fa0000) /* [RO][32] GR Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_MISC_REVISION             ,0x01020000) /* [RO][32] Audio DSP System Revision Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_MISC_CORE_ID              ,0x01020008) /* [RO][32] DSP Core ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_MISC_PROC_ID              ,0x0102000c) /* [RO][32] DSP Processor ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_MISC_STATUS               ,0x01020020) /* [RO][32] Audio DSP System Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_TIMERS_TSM_TIMER_VALUE    ,0x01021004) /* [RO][32] Time of the TSM Timer */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_TIMERS_DSP_CLK_TIMER_VALUE ,0x0102100c) /* [RO][32] Time of the DSP Core Clock Timer */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_TIMERS_SYS_CLK_TIMER_VALUE0 ,0x01021014) /* [RO][32] Time of the Sys Clock Timer */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_TIMERS_SYS_CLK_TIMER_VALUE1 ,0x0102101c) /* [RO][32] Time of the Sys Clock Timer */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_TIMERS_SYS_CLK_TIMER_VALUE2 ,0x01021024) /* [RO][32] Time of the Sys Clock Timer */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_TIMERS_SYS_CLK_TIMER_VALUE3 ,0x0102102c) /* [RO][32] Time of the Sys Clock Timer */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_TIMERS_PROFILE_TIMER_VALUE0 ,0x01021034) /* [RO][32] Time of the Profile Timer 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_TIMERS_PROFILE_TIMER_VALUE1 ,0x0102103c) /* [RO][32] Time of the Profile Timer 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_TIMERS_DAISY_CHAIN_TIMER_VALUE_LS ,0x01021048) /* [RO][32] Time of the Daisy Chain Timer LS */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_TIMERS_DAISY_CHAIN_TIMER_VALUE_MS ,0x01021050) /* [RO][32] Time of the Daisy Chain Timer MS */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_TIMERS_WATCHDOG_TIMER_VALUE ,0x01021058) /* [RO][32] Time of the Watchdog Timer */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_PERI_DBG_CTRL_0_UART_0_STATUS ,0x01021080) /* [RO][32] DSP Subsystem UART 0 Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_PERI_DBG_CTRL_0_UART_0_RCV_DATA ,0x01021084) /* [RO][32] DSP Subsystem UART 0 Receive Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_PERI_DBG_CTRL_1_UART_1_STATUS ,0x010210c0) /* [RO][32] DSP Subsystem UART 1 Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_PERI_DBG_CTRL_1_UART_1_RCV_DATA ,0x010210c4) /* [RO][32] DSP Subsystem UART 1 Receive Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_PERI_SW_MSG_BITS_STATUS_0 ,0x01021344) /* [RO][32] SW SET CLEAR Status Register (Register 0) */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_PERI_SW_MSG_BITS_STATUS_1 ,0x01021350) /* [RO][32] SW SET CLEAR Status Register (Register 1) */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_DMA_PROGRESS_Q0           ,0x0102145c) /* [RO][32] DMA transfer progress register for DMA-Queue-0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_DMA_TOKEN_ID_STATUS_Q0    ,0x01021460) /* [RO][32] DMA-Token-ID completion status register for DMA-Queue-0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_DMA_PROGRESS_Q1           ,0x0102149c) /* [RO][32] DMA transfer progress register for DMA-Queue-1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_DMA_TOKEN_ID_STATUS_Q1    ,0x010214a0) /* [RO][32] DMA-Token-ID completion status register for DMA-Queue-1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_DMA_PROGRESS_Q2           ,0x010214dc) /* [RO][32] DMA transfer progress register for DMA-Queue-2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_DMA_TOKEN_ID_STATUS_Q2    ,0x010214e0) /* [RO][32] DMA-Token-ID completion status register for DMA-Queue-2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_DMA_PROGRESS_Q3           ,0x0102151c) /* [RO][32] DMA transfer progress register for DMA-Queue-3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_DMA_TOKEN_ID_STATUS_Q3    ,0x01021520) /* [RO][32] DMA-Token-ID completion status register for DMA-Queue-3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_DMA_PROGRESS_VQ4          ,0x010215dc) /* [RO][32] DMA transfer progress register for DMA-Queue-0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_DMA_TOKEN_ID_STATUS_VQ4   ,0x010215e0) /* [RO][32] DMA-Token-ID completion status register for DMA-VQ4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_DMA_PROGRESS_VQ5          ,0x0102163c) /* [RO][32] DMA transfer progress register for DMA-Queue-0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_DMA_TOKEN_ID_STATUS_VQ5   ,0x01021640) /* [RO][32] DMA-Token-ID completion status register for DMA-VQ5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_DMA_STATUS                ,0x01021684) /* [RO][32] Status of all DMA Queues */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_DMA_ERROR_STATUS          ,0x01021688) /* [RO][32] DMA Error status register for DMA-Queues */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_DMA_TEST_STATUS0          ,0x01021690) /* [RO][32] DMA Debug Register for DMA Command Queues. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_DMA_TEST_STATUS1          ,0x01021694) /* [RO][32] DMA Debug Register for DMA SCB Bridge and Read Data-path Modules Queues. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_DMA_TEST_STATUS2          ,0x01021698) /* [RO][32] DMA Debug Register for DMA Write Data-path module. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_DMA_PRQ_STATUS_1          ,0x010216ac) /* [RO][32] Status of all Audio Pooled Request Queues */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_DMA_PRQ_STATUS_2          ,0x010216c0) /* [RO][32] Status of all Video Pooled Request Queues, and PRB Full status */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_DMA_Q0_ACTIVE_PERFORMANCE_COUNTER ,0x010216d4) /* [RO][32] DMA Queue0 Active performance counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_DMA_Q0_IDLE_PERFORMANCE_COUNTER ,0x010216d8) /* [RO][32] DMA Queue0 Idle performance counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_DMA_Q1_ACTIVE_PERFORMANCE_COUNTER ,0x010216dc) /* [RO][32] DMA Queue1 Active performance counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_DMA_Q1_IDLE_PERFORMANCE_COUNTER ,0x010216e0) /* [RO][32] DMA Queue1 Idle performance counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_DMA_Q2_ACTIVE_PERFORMANCE_COUNTER ,0x010216e4) /* [RO][32] DMA Queue2 Active performance counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_DMA_Q2_IDLE_PERFORMANCE_COUNTER ,0x010216e8) /* [RO][32] DMA Queue2 Idle performance counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_DMA_Q3_ACTIVE_PERFORMANCE_COUNTER ,0x010216ec) /* [RO][32] DMA Queue3 Active performance counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_DMA_Q3_IDLE_PERFORMANCE_COUNTER ,0x010216f0) /* [RO][32] DMA Queue3 Idle performance counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_DMA_VQ4_ACTIVE_PERFORMANCE_COUNTER ,0x010216f4) /* [RO][32] DMA Queue4 Active performance counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_DMA_VQ4_IDLE_PERFORMANCE_COUNTER ,0x010216f8) /* [RO][32] DMA Queue4 Idle performance counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_DMA_VQ5_ACTIVE_PERFORMANCE_COUNTER ,0x010216fc) /* [RO][32] DMA Queue5 Active performance counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_DMA_VQ5_IDLE_PERFORMANCE_COUNTER ,0x01021700) /* [RO][32] DMA Queue5 Idle performance counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_ESR_SI_INT_STATUS         ,0x01022000) /* [RO][32] DSP Core Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS        ,0x0102200c) /* [RO][32] DSP Core Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_INTH_HOST_STATUS          ,0x01022100) /* [RO][32] Host Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS     ,0x0102210c) /* [RO][32] Host Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_INTH_PCI_STATUS           ,0x01022118) /* [RO][32] PCI Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS      ,0x01022124) /* [RO][32] PCI Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_BVN_INT_INT_STATUS        ,0x01022200) /* [RO][32] DSP Core BVN Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_BVN_INT_MASK_STATUS       ,0x0102220c) /* [RO][32] DSP Core BVN Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_MEM_DONE_STATUS_INT_INT_STATUS ,0x01022300) /* [RO][32] DSP Core Memory Operation Done Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_MEM_DONE_STATUS_INT_MASK_STATUS ,0x0102230c) /* [RO][32] DSP Core Memory Operation Done Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_QUEUE_STATUS_INT_INT_STATUS ,0x01022400) /* [RO][32] DSP Core Queue Status Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_QUEUE_STATUS_INT_MASK_STATUS ,0x0102240c) /* [RO][32] DSP Core Queue Status Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_TIMER_INT_INT_STATUS      ,0x01022500) /* [RO][32] DSP Core Timer Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_TIMER_INT_MASK_STATUS     ,0x0102250c) /* [RO][32] DSP Core Timer Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_ERROR_INT_INT_STATUS      ,0x01022600) /* [RO][32] DSP Core Error Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_ERROR_INT_MASK_STATUS     ,0x0102260c) /* [RO][32] DSP Core Error Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_DEBUG_INT_INT_STATUS      ,0x01022700) /* [RO][32] DSP Core Debug Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_DEBUG_INT_MASK_STATUS     ,0x0102270c) /* [RO][32] DSP Core Debug Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_DEBUG_SDK_INT_INT_STATUS  ,0x01022800) /* [RO][32] DSP Core SDK Debug Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_DEBUG_SDK_INT_MASK_STATUS ,0x0102280c) /* [RO][32] DSP Core SDK Debug Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS       ,0x01022900) /* [RO][32] Host Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS  ,0x0102290c) /* [RO][32] Host Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS        ,0x01022918) /* [RO][32] PCI Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS   ,0x01022924) /* [RO][32] PCI Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_ESR_SI_PREVILEGED_INT_STATUS ,0x01022a00) /* [RO][32] DSP Core SI Previleged Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_ESR_SI_PREVILEGED_MASK_STATUS ,0x01022a0c) /* [RO][32] DSP Core SI Previleged Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_L2C_REVISION              ,0x01030000) /* [RO][32] L2 Cache Revision Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_L2C_RELEASE_WAY_DONE      ,0x0103003c) /* [RO][32] Release Way Done Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_L2C_PCQ_STATUS            ,0x01030198) /* [RO][32] Pooled Command Queue Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_L2C_PP_R2TD_AUTO_ADDR_STATUS ,0x01030690) /* [RO][32] Current address for peek/poke operation in auto increment mode. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_L2C_PP_STATUS             ,0x01030694) /* [RO][32] Peek and Poke Interface Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_L2C_ALLOCATION_ERROR_STATUS ,0x01030698) /* [RO][32] Allocation Error Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_L2C_CMD_LOCK_ERROR_STATUS ,0x0103069c) /* [RO][32] Command Lock Error Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT       ,0x010306b0) /* [RO][32] Error Interrupt Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK  ,0x010306bc) /* [RO][32] Error Interrupt Mask Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT      ,0x010306d0) /* [RO][32] Status Interrupt Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK ,0x010306dc) /* [RO][32] Status Interrupt Mask Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_L2C_DEBUG_STATUS          ,0x01030718) /* [RO][32] Debug Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_L2C_DEBUG_TIMESTAMP       ,0x0103071c) /* [RO][32] Debug Timestamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_CORE_IDLE ,0x01034008) /* [RO][32] Core idle status */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_MEMORY_POWER_DOWN_STATUS_0 ,0x01034014) /* [RO][32] Memory power down status 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_MEMORY_POWER_DOWN_STATUS_1 ,0x0103401c) /* [RO][32] Memory power down status 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_SYS_FLG0_STATUS ,0x01034020) /* [RO][32] System flag register 0 status */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_USR_FLG0_STATUS ,0x01034030) /* [RO][32] User flag register 0 status */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_FP_MISC_0_CORECTRL_SUBSYSTEM_REVISION ,0x01034040) /* [RO][32] The subsystem revision number: 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_FP_MISC_0_INTERRUPT_IRQ_STATUS ,0x01034100) /* [RO][32] External interrupt request status */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_FP_MISC_0_INTERRUPT_SRQ_STATUS ,0x01034110) /* [RO][32] External super interrupt request status */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_FP_MISC_0_INTERRUPT_DRQ_STATUS ,0x01034120) /* [RO][32] External debug request status */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_FP_MISC_0_INTERRUPT_FRQ_STATUS ,0x01034130) /* [RO][32] External fatal request status */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_FP_MISC_0_INTERRUPT_HOST_IRQ_LATCHED ,0x01034140) /* [RO][32] Host interrupt request status */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_FP_MISC_0_INTERRUPT_OBUSFAULT_STATUS ,0x01034150) /* [RO][32] OBUS fault status */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_FP_MISC_0_INTERRUPT_OBUSFAULT_ADDRESS ,0x01034158) /* [RO][32] OBUS fault address */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_FP_MISC_0_PROFILE_LAST_CONF_PC_LO ,0x01034184) /* [RO][32] Low word of last confirmed PC */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_FP_MISC_0_PROFILE_LAST_CONF_PC_HI ,0x01034188) /* [RO][32] High word of last confirmed PC */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_FP_MISC_0_PROFILE_LAST_PC_LO ,0x0103418c) /* [RO][32] Low word of last PC */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_FP_MISC_0_PROFILE_LAST_PC_HI ,0x01034190) /* [RO][32] High word of last PC */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_FP_MISC_0_PROFILE_BRA_TARGET_PC_0_LO ,0x01034194) /* [RO][32] Low word of branch target 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_FP_MISC_0_PROFILE_BRA_TARGET_PC_0_HI ,0x01034198) /* [RO][32] High word of branch target 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_FP_MISC_0_PROFILE_BRA_TARGET_PC_1_LO ,0x0103419c) /* [RO][32] Low word of branch target 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_FP_MISC_0_PROFILE_BRA_TARGET_PC_1_HI ,0x010341a0) /* [RO][32] High word of branch target 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_FP_MISC_0_PROFILE_BRA_TARGET_PC_2_LO ,0x010341a4) /* [RO][32] Low word of branch target 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_FP_MISC_0_PROFILE_BRA_TARGET_PC_2_HI ,0x010341a8) /* [RO][32] High word of branch target 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_FP_MISC_0_PROFILE_BRA_TARGET_PC_3_LO ,0x010341ac) /* [RO][32] Low word of branch target 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_FP_MISC_0_PROFILE_BRA_TARGET_PC_3_HI ,0x010341b0) /* [RO][32] High word of branch target 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_FP_MISC_0_PROFILE_PROF_SAMPLE_W0 ,0x010341c0) /* [RO][32] Profiling sample word 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_FP_MISC_0_PROFILE_PROF_SAMPLE_W1 ,0x010341c4) /* [RO][32] Profiling sample word 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_FP_MISC_0_PROFILE_PROF_SAMPLE_W2 ,0x010341c8) /* [RO][32] Profiling sample word 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_FP_MISC_0_PROFILE_PROF_SAMPLE_W3 ,0x010341cc) /* [RO][32] Profiling sample word 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_FP_MISC_1_CORECTRL_CORE_IDLE ,0x01034208) /* [RO][32] Core idle status */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_FP_MISC_1_CORECTRL_MEMORY_POWER_DOWN_STATUS_0 ,0x01034214) /* [RO][32] Memory power down status 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_FP_MISC_1_CORECTRL_MEMORY_POWER_DOWN_STATUS_1 ,0x0103421c) /* [RO][32] Memory power down status 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_FP_MISC_1_CORECTRL_SYS_FLG0_STATUS ,0x01034220) /* [RO][32] System flag register 0 status */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_FP_MISC_1_CORECTRL_USR_FLG0_STATUS ,0x01034230) /* [RO][32] User flag register 0 status */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_FP_MISC_1_CORECTRL_SUBSYSTEM_REVISION ,0x01034240) /* [RO][32] The subsystem revision number: 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_IRQ_STATUS ,0x01034300) /* [RO][32] External interrupt request status */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_SRQ_STATUS ,0x01034310) /* [RO][32] External super interrupt request status */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_DRQ_STATUS ,0x01034320) /* [RO][32] External debug request status */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_FRQ_STATUS ,0x01034330) /* [RO][32] External fatal request status */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_HOST_IRQ_LATCHED ,0x01034340) /* [RO][32] Host interrupt request status */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_OBUSFAULT_STATUS ,0x01034350) /* [RO][32] OBUS fault status */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_FP_MISC_1_INTERRUPT_OBUSFAULT_ADDRESS ,0x01034358) /* [RO][32] OBUS fault address */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_FP_MISC_1_PROFILE_LAST_CONF_PC_LO ,0x01034384) /* [RO][32] Low word of last confirmed PC */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_FP_MISC_1_PROFILE_LAST_CONF_PC_HI ,0x01034388) /* [RO][32] High word of last confirmed PC */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_FP_MISC_1_PROFILE_LAST_PC_LO ,0x0103438c) /* [RO][32] Low word of last PC */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_FP_MISC_1_PROFILE_LAST_PC_HI ,0x01034390) /* [RO][32] High word of last PC */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_FP_MISC_1_PROFILE_BRA_TARGET_PC_0_LO ,0x01034394) /* [RO][32] Low word of branch target 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_FP_MISC_1_PROFILE_BRA_TARGET_PC_0_HI ,0x01034398) /* [RO][32] High word of branch target 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_FP_MISC_1_PROFILE_BRA_TARGET_PC_1_LO ,0x0103439c) /* [RO][32] Low word of branch target 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_FP_MISC_1_PROFILE_BRA_TARGET_PC_1_HI ,0x010343a0) /* [RO][32] High word of branch target 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_FP_MISC_1_PROFILE_BRA_TARGET_PC_2_LO ,0x010343a4) /* [RO][32] Low word of branch target 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_FP_MISC_1_PROFILE_BRA_TARGET_PC_2_HI ,0x010343a8) /* [RO][32] High word of branch target 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_FP_MISC_1_PROFILE_BRA_TARGET_PC_3_LO ,0x010343ac) /* [RO][32] Low word of branch target 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_FP_MISC_1_PROFILE_BRA_TARGET_PC_3_HI ,0x010343b0) /* [RO][32] High word of branch target 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_FP_MISC_1_PROFILE_PROF_SAMPLE_W0 ,0x010343c0) /* [RO][32] Profiling sample word 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_FP_MISC_1_PROFILE_PROF_SAMPLE_W1 ,0x010343c4) /* [RO][32] Profiling sample word 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_FP_MISC_1_PROFILE_PROF_SAMPLE_W2 ,0x010343c8) /* [RO][32] Profiling sample word 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_FP_MISC_1_PROFILE_PROF_SAMPLE_W3 ,0x010343cc) /* [RO][32] Profiling sample word 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_MISC_REVISION                   ,0x01080000) /* [RO][32] Audio I/O System Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_MISC_INIT_ACK                   ,0x01080008) /* [RO][32] AIO Soft Init Ack */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_MISC_TEST_DIAG                  ,0x0108001c) /* [RO][32] Diagnostic Port */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_MISC_FCI_DIAG_OUTL              ,0x010800cc) /* [RO][32] FCI bus left */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_MISC_FCI_DIAG_OUTR              ,0x010800d0) /* [RO][32] FCI bus right */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_MISC_FCI_DIAG_OUTD              ,0x010800d4) /* [RO][32] FCI bus ID and vaild */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_MISC_CRC_ESR_STATUS             ,0x0108010c) /* [RO][32] CRC Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_MISC_CRC_ESR_MASK               ,0x01080118) /* [RO][32] CRC Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_INTH_R5F_STATUS                 ,0x01080800) /* [RO][32] R5f Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_INTH_R5F_MASK_STATUS            ,0x0108080c) /* [RO][32] R5f Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_INTH_PCI_STATUS                 ,0x01080818) /* [RO][32] PCI Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_INTH_PCI_MASK_STATUS            ,0x01080824) /* [RO][32] PCI Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_DSP_INTH_DSP_STATUS             ,0x01080900) /* [RO][32] DSP Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_DSP_INTH_DSP_MASK_STATUS        ,0x0108090c) /* [RO][32] DSP Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_BF_CTRL_FIFO_RW_ADDR        ,0x010a01d4) /* [RO][32] SRC/DST FIFO Read/Write Address Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_BF_CTRL_FIFO_FLOWON_STAT    ,0x010a01d8) /* [RO][32] Source FIFO Flow-on Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT ,0x010a022c) /* [RO][32] Repeat or Drop Read Counter to zero */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_RD_REPEATORDROP_STAT ,0x010a0230) /* [RO][32] Source FIFO Read Repeat or Drop Read Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_BEGIN ,0x010a02e0) /* [RO][32] Source Channel Group Begin Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_ENABLE ,0x010a02e4) /* [RO][32] Source Channel Group Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_FLOWON ,0x010a02e8) /* [RO][32] Source Channel Group Flowon Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_DMA_ON ,0x010a02f0) /* [RO][32] Source Channel Group DMA On Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_BF_CTRL_DMA_READ_REQUEST    ,0x010a02f4) /* [RO][32] DMA Read Request Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_BF_CTRL_DMA_WRITE_REQUEST   ,0x010a02f8) /* [RO][32] DMA Write Request Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_BF_CTRL_DMA_STATUS          ,0x010a02fc) /* [RO][32] DMA Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_BF_CTRL_FREE_MARK_TRIG_STATE ,0x010a0300) /* [RO][32] Free Mark Interrupt Trigger State */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_BF_CTRL_FULL_MARK_TRIG_STATE ,0x010a0304) /* [RO][32] Full Mark Interrupt Trigger State */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_CLIENTPAIR_FLAGS ,0x010a0310) /* [RO][32] Source Channel DMA Client Pair Error Flags */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_CLIENTPAIR_FLAGS ,0x010a0314) /* [RO][32] Destination Channel DMA Client Pair Error Flags */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_STATUS   ,0x010a0318) /* [RO][32] DMA Client Pair Error Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_BF_CTRL_SCB_BRIDGE_STATUS   ,0x010a0320) /* [RO][32] SCB Bridge Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_BF_ESR_ESR0_STATUS          ,0x010a1800) /* [RO][32] Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_BF_ESR_ESR0_MASK            ,0x010a180c) /* [RO][32] Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_BF_ESR_ESR1_STATUS          ,0x010a1818) /* [RO][32] Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_BF_ESR_ESR1_MASK            ,0x010a1824) /* [RO][32] Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_BF_ESR_ESR2_STATUS          ,0x010a1830) /* [RO][32] Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_BF_ESR_ESR2_MASK            ,0x010a183c) /* [RO][32] Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_BF_ESR_ESR3_STATUS          ,0x010a1848) /* [RO][32] Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_BF_ESR_ESR3_MASK            ,0x010a1854) /* [RO][32] Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_BF_ESR_ESR4_STATUS          ,0x010a1860) /* [RO][32] Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_BF_ESR_ESR4_MASK            ,0x010a186c) /* [RO][32] Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_SRC_CTRL0_RD_BANK_SEL       ,0x010a2004) /* [RO][32] Read Bank Select */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_SRC_CTRL0_FLT_STAT          ,0x010a2008) /* [RO][32] Filter Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_SRC_CTRL0_GROUP_ENABLE      ,0x010a2018) /* [RO][32] Group Enable */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_SRC_CTRL0_DIAG              ,0x010a201c) /* [RO][32] Diagnostic */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_SRC_ESR0_STATUS             ,0x010a3000) /* [RO][32] Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_SRC_ESR0_MASK               ,0x010a300c) /* [RO][32] Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_DP_CTRL0_DP_SM              ,0x010a42dc) /* [RO][32] DP state machine values */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_DP_ESR0_ESR0_STATUS         ,0x010a7c00) /* [RO][32] Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_DP_ESR0_ESR0_MASK           ,0x010a7c0c) /* [RO][32] Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_DP_ESR0_ESR1_STATUS         ,0x010a7c18) /* [RO][32] Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_DP_ESR0_ESR1_MASK           ,0x010a7c24) /* [RO][32] Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_I2S_0_SAMPLE_COUNT  ,0x010b0010) /* [RO][32] I2S Sample Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_I2S_0_ESR_STATUS    ,0x010b0020) /* [RO][32] Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_I2S_0_ESR_MASK      ,0x010b002c) /* [RO][32] Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_I2S_1_SAMPLE_COUNT  ,0x010b0110) /* [RO][32] I2S Sample Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_I2S_1_ESR_STATUS    ,0x010b0120) /* [RO][32] Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_I2S_1_ESR_MASK      ,0x010b012c) /* [RO][32] Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_STATUS ,0x010b0238) /* [RO][32] SPDIF status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_SPDIF_0_SAMPLE_COUNT ,0x010b0264) /* [RO][32] SPDIF Sample Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_STATUS  ,0x010b0270) /* [RO][32] Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_MASK    ,0x010b027c) /* [RO][32] Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_SPDIF_1_SPDIF_STATUS ,0x010b0338) /* [RO][32] SPDIF status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_SPDIF_1_SAMPLE_COUNT ,0x010b0364) /* [RO][32] SPDIF Sample Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_SPDIF_1_ESR_STATUS  ,0x010b0370) /* [RO][32] Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_SPDIF_1_ESR_MASK    ,0x010b037c) /* [RO][32] Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_MAI_0_SPDIF_STATUS  ,0x010b0438) /* [RO][32] SPDIF status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_MAI_0_FORMAT_WORD_TRANSMITTED ,0x010b0470) /* [RO][32] Mai format word */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_MAI_0_L0_DATA       ,0x010b0474) /* [RO][32] Mai L0 data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_MAI_0_R0_DATA       ,0x010b0478) /* [RO][32] Mai R0 data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_MAI_0_L1_DATA       ,0x010b047c) /* [RO][32] Mai L1 data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_MAI_0_R1_DATA       ,0x010b0480) /* [RO][32] Mai R1 data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_MAI_0_L2_DATA       ,0x010b0484) /* [RO][32] Mai L2 data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_MAI_0_R2_DATA       ,0x010b0488) /* [RO][32] Mai R2 data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_MAI_0_L3_DATA       ,0x010b048c) /* [RO][32] Mai L3 data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_MAI_0_R3_DATA       ,0x010b0490) /* [RO][32] Mai R3 data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_MAI_0_LOW_LATENCY_PASSTHROUGH_STATUS ,0x010b0494) /* [RO][32] Low latency passthrough status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_MAI_0_LONG_TERM_MUTE_DETECTOR_COUNT ,0x010b0498) /* [RO][32] long term mute detector count */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_MAI_0_SAMPLE_COUNT  ,0x010b049c) /* [RO][32] MAI Sample Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_MAI_0_ESR_STATUS    ,0x010b04b0) /* [RO][32] Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_MAI_0_ESR_MASK      ,0x010b04bc) /* [RO][32] Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_PLL_0_ACTIVE_NDIV       ,0x010b0540) /* [RO][32] Audio PLL Active Ndiv Controls */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_PLL_0_ACTIVE_CTLBUS_HI  ,0x010b0544) /* [RO][32] Audio PLL Active Control Word HI */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_PLL_0_ACTIVE_CTLBUS_LO  ,0x010b0548) /* [RO][32] Audio PLL Active Control Word LO */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_PLL_0_ACTIVE_MDIV_Ch0   ,0x010b0550) /* [RO][32] Audio PLL Active Divider Settings Ch0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_PLL_0_ACTIVE_MDIV_Ch1   ,0x010b0554) /* [RO][32] Audio PLL Active Divider Settings Ch1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_PLL_0_ACTIVE_MDIV_Ch2   ,0x010b0558) /* [RO][32] Audio PLL Active Divider Settings Ch2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_PLL_0_LOCK_STATUS       ,0x010b0574) /* [RO][32] Audio PLL Lock Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_PLL_0_TEST_STATUS       ,0x010b0588) /* [RO][32] Audio PLL Test Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_PLL_1_ACTIVE_NDIV       ,0x010b0640) /* [RO][32] Audio PLL Active Ndiv Controls */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_PLL_1_ACTIVE_CTLBUS_HI  ,0x010b0644) /* [RO][32] Audio PLL Active Control Word HI */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_PLL_1_ACTIVE_CTLBUS_LO  ,0x010b0648) /* [RO][32] Audio PLL Active Control Word LO */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_PLL_1_ACTIVE_MDIV_Ch0   ,0x010b0650) /* [RO][32] Audio PLL Active Divider Settings Ch0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_PLL_1_ACTIVE_MDIV_Ch1   ,0x010b0654) /* [RO][32] Audio PLL Active Divider Settings Ch1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_PLL_1_ACTIVE_MDIV_Ch2   ,0x010b0658) /* [RO][32] Audio PLL Active Divider Settings Ch2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_PLL_1_LOCK_STATUS       ,0x010b0674) /* [RO][32] Audio PLL Lock Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_PLL_1_TEST_STATUS       ,0x010b0688) /* [RO][32] Audio PLL Test Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_NCO_0_MCLK_GEN_0_INTEGRATOR_HI_STATUS ,0x010b072c) /* [RO][32] Loop Filter Integrator HI Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_NCO_0_MCLK_GEN_0_INTEGRATOR_LO_STATUS ,0x010b0730) /* [RO][32] Loop Filter Integrator LO Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_NCO_0_MCLK_GEN_0_STATUS ,0x010b0734) /* [RO][32] Rate Manager Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_NCO_1_MCLK_GEN_0_INTEGRATOR_HI_STATUS ,0x010b082c) /* [RO][32] Loop Filter Integrator HI Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_NCO_1_MCLK_GEN_0_INTEGRATOR_LO_STATUS ,0x010b0830) /* [RO][32] Loop Filter Integrator LO Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_NCO_1_MCLK_GEN_0_STATUS ,0x010b0834) /* [RO][32] Rate Manager Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_NCO_2_MCLK_GEN_0_INTEGRATOR_HI_STATUS ,0x010b092c) /* [RO][32] Loop Filter Integrator HI Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_NCO_2_MCLK_GEN_0_INTEGRATOR_LO_STATUS ,0x010b0930) /* [RO][32] Loop Filter Integrator LO Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_NCO_2_MCLK_GEN_0_STATUS ,0x010b0934) /* [RO][32] Rate Manager Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_LOOPBACK_0_CAPTURE_FCI_ID_TABLE ,0x010b0b00) /* [RO][32] Loopback Capture FCI_ID table */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_LOOPBACK_0_ESR_STATUS   ,0x010b0b10) /* [RO][32] Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_LOOPBACK_0_ESR_MASK     ,0x010b0b1c) /* [RO][32] Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_IN_SPDIF_0_REVISION     ,0x010b1020) /* [RO][32] SPDIF receiver revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_IN_SPDIF_0_STATUS       ,0x010b102c) /* [RO][32] Input status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_IN_SPDIF_0_RAW_RATE     ,0x010b1034) /* [RO][32] Raw sample rate */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_IN_SPDIF_0_RATE_PPM     ,0x010b103c) /* [RO][32] Clock rate relative to system clock */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_L0 ,0x010b1050) /* [RO][32] Left channel status 0 to 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_R0 ,0x010b1054) /* [RO][32] Right channel status 0 to 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_L1 ,0x010b1058) /* [RO][32] Left channel status 32 to 63 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_R1 ,0x010b105c) /* [RO][32] Right channel status 32 to 63 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_L2 ,0x010b1060) /* [RO][32] Left channel status 64 to 91 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_R2 ,0x010b1064) /* [RO][32] Right channel status 64 to 91 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_IN_SPDIF_0_MAX_PLL_ERROR ,0x010b1068) /* [RO][32] Maximum lock threshold value */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_IN_SPDIF_0_SAMPLE_COUNT ,0x010b10d4) /* [RO][32] SPDIF Sample Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS   ,0x010b10e0) /* [RO][32] Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK     ,0x010b10ec) /* [RO][32] Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_IN_SPDIF_0_CAPTURE_FCI_ID_TABLE ,0x010b10f8) /* [RO][32] SPDIF_IN Capture FCI_ID table */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_IN_SPDIF_0_DIAG         ,0x010b10fc) /* [RO][32] Diagnostics */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_IN_HDMI_0_REVISION      ,0x010b1820) /* [RO][32] HDMI receiver revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_IN_HDMI_0_STATUS        ,0x010b182c) /* [RO][32] Input status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT    ,0x010b1830) /* [RO][32] MAI format word from HDMI input */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_L0  ,0x010b1844) /* [RO][32] Left channel status 0 to 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_R0  ,0x010b1848) /* [RO][32] Right channel status 0 to 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_L1  ,0x010b184c) /* [RO][32] Left channel status 32 to 63 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_R1  ,0x010b1850) /* [RO][32] Right channel status 32 to 63 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_L2  ,0x010b1854) /* [RO][32] Left channel status 64 to 91 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_R2  ,0x010b1858) /* [RO][32] Right channel status 64 to 91 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT_CNTR ,0x010b1870) /* [RO][32] MAI Format Change Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_IN_HDMI_0_SAMPLE_COUNT  ,0x010b1884) /* [RO][32] HDMI Sample Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS    ,0x010b1890) /* [RO][32] Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK      ,0x010b189c) /* [RO][32] Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_IN_HDMI_0_CAPTURE_FCI_ID_TABLE ,0x010b18a8) /* [RO][32] HDMI_IN Capture FCI_ID table */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_IN_HDMI_0_DIAG          ,0x010b18ac) /* [RO][32] Diagnostics */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_IN_I2S_0_CAPTURE_FCI_ID_TABLE ,0x010b200c) /* [RO][32] I2S_MULTI_INPUT Capture FCI_ID table */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_IN_I2S_0_SAMPLE_COUNT   ,0x010b2010) /* [RO][32] I2S Sample Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_IN_I2S_0_ESR_STATUS     ,0x010b2020) /* [RO][32] Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_IN_I2S_0_ESR_MASK       ,0x010b202c) /* [RO][32] Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_ATTG_0_CAPTURE_FCI_ID_TABLE ,0x010b2140) /* [RO][32] ATTG Capture FCI_ID table */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_ATTG_0_ESR_STATUS       ,0x010b2150) /* [RO][32] Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_ATTG_0_ESR_MASK         ,0x010b215c) /* [RO][32] Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_STATUS ,0x010b4000) /* [RO][32] Enable Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ESR_STATUS ,0x010b4400) /* [RO][32] Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ESR_MASK ,0x010b440c) /* [RO][32] Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_MS_CTRL_0_USEQ_STATUS ,0x010b600c) /* [RO][32] Microsequencer processor status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_MS_CTRL_0_USEQ_MSG  ,0x010b6010) /* [RO][32] Microsequencer Message */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_MS_CTRL_0_USEQ_FLAGS ,0x010b601c) /* [RO][32] Microsequencer Flags */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_MS_CTRL_0_ESR_STATUS ,0x010b6100) /* [RO][32] Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_MS_CTRL_0_ESR_MASK  ,0x010b610c) /* [RO][32] Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_1_ENABLE_STATUS ,0x010b8000) /* [RO][32] Enable Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_1_ESR_STATUS ,0x010b8400) /* [RO][32] Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_1_ESR_MASK ,0x010b840c) /* [RO][32] Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_MS_CTRL_1_USEQ_STATUS ,0x010ba00c) /* [RO][32] Microsequencer processor status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_MS_CTRL_1_USEQ_MSG  ,0x010ba010) /* [RO][32] Microsequencer Message */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_MS_CTRL_1_USEQ_FLAGS ,0x010ba01c) /* [RO][32] Microsequencer Flags */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_MS_CTRL_1_ESR_STATUS ,0x010ba100) /* [RO][32] Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_MS_CTRL_1_ESR_MASK  ,0x010ba10c) /* [RO][32] Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_MISC_ESR_STATUS         ,0x010bc140) /* [RO][32] Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_MISC_ESR_MASK           ,0x010bc14c) /* [RO][32] Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_RGR_REVISION              ,0x01211000) /* [RO][32] RGR Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_PMU_CLOCK_ENABLE_STATUS   ,0x01211104) /* [RO][32] Audio DSP System Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_0_GR_BRIDGE_REVISION ,0x01217000) /* [RO][32] GR Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_1_GR_BRIDGE_REVISION ,0x01217800) /* [RO][32] GR Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_0_TOPCTRL_REV_CNTL   ,0x01300000) /* [RO][32] System Port Revision Control Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_0_INTRL2_CPU_STATUS  ,0x01300200) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_0_INTRL2_CPU_MASK_STATUS ,0x0130020c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_0_INTRL2_PCI_STATUS  ,0x01300218) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_0_INTRL2_PCI_MASK_STATUS ,0x01300224) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_0_RBUF_RBUF_STATUS   ,0x01300408) /* [RO][32] RBUF Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_0_GIB_STATUS         ,0x01301004) /* [RO][32] GIB Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_0_RDMA_STATUS        ,0x01303008) /* [RO][32] RDMA Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_0_RDMA_DEBUG         ,0x0130304c) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_0_TDMA_DESCRIPTOR_00_READ_PORT_HI ,0x01304100) /* [RO][32] Descriptor 0 read port high */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_0_TDMA_DESCRIPTOR_00_READ_PORT_LO ,0x01304104) /* [RO][32] Descriptor 0 read port low */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_0_TDMA_DESCRIPTOR_01_READ_PORT_HI ,0x01304108) /* [RO][32] Descriptor 1 read port high */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_0_TDMA_DESCRIPTOR_01_READ_PORT_LO ,0x0130410c) /* [RO][32] Descriptor 1 read port low */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_0_TDMA_DESCRIPTOR_02_READ_PORT_HI ,0x01304110) /* [RO][32] Descriptor 2 read port high */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_0_TDMA_DESCRIPTOR_02_READ_PORT_LO ,0x01304114) /* [RO][32] Descriptor 2 read port low */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_0_TDMA_DESCRIPTOR_03_READ_PORT_HI ,0x01304118) /* [RO][32] Descriptor 3 read port high */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_0_TDMA_DESCRIPTOR_03_READ_PORT_LO ,0x0130411c) /* [RO][32] Descriptor 3 read port low */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_0_TDMA_DESCRIPTOR_04_READ_PORT_HI ,0x01304120) /* [RO][32] Descriptor 4 read port high */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_0_TDMA_DESCRIPTOR_04_READ_PORT_LO ,0x01304124) /* [RO][32] Descriptor 4 read port low */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_0_TDMA_DESCRIPTOR_05_READ_PORT_HI ,0x01304128) /* [RO][32] Descriptor 5 read port high */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_0_TDMA_DESCRIPTOR_05_READ_PORT_LO ,0x0130412c) /* [RO][32] Descriptor 5 read port low */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_0_TDMA_DESCRIPTOR_06_READ_PORT_HI ,0x01304130) /* [RO][32] Descriptor 6 read port high */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_0_TDMA_DESCRIPTOR_06_READ_PORT_LO ,0x01304134) /* [RO][32] Descriptor 6 read port low */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_0_TDMA_DESCRIPTOR_07_READ_PORT_HI ,0x01304138) /* [RO][32] Descriptor 7 read port high */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_0_TDMA_DESCRIPTOR_07_READ_PORT_LO ,0x0130413c) /* [RO][32] Descriptor 7 read port low */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_0_TDMA_DESCRIPTOR_08_READ_PORT_HI ,0x01304140) /* [RO][32] Descriptor 8 read port high */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_0_TDMA_DESCRIPTOR_08_READ_PORT_LO ,0x01304144) /* [RO][32] Descriptor 8 read port low */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_0_TDMA_DESCRIPTOR_09_READ_PORT_HI ,0x01304148) /* [RO][32] Descriptor 9 read port high */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_0_TDMA_DESCRIPTOR_09_READ_PORT_LO ,0x0130414c) /* [RO][32] Descriptor 9 read port low */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_0_TDMA_DESCRIPTOR_10_READ_PORT_HI ,0x01304150) /* [RO][32] Descriptor 10 read port high */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_0_TDMA_DESCRIPTOR_10_READ_PORT_LO ,0x01304154) /* [RO][32] Descriptor 10 read port low */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_0_TDMA_DESCRIPTOR_11_READ_PORT_HI ,0x01304158) /* [RO][32] Descriptor 11 read port high */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_0_TDMA_DESCRIPTOR_11_READ_PORT_LO ,0x0130415c) /* [RO][32] Descriptor 11 read port low */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_0_TDMA_DESCRIPTOR_12_READ_PORT_HI ,0x01304160) /* [RO][32] Descriptor 12 read port high */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_0_TDMA_DESCRIPTOR_12_READ_PORT_LO ,0x01304164) /* [RO][32] Descriptor 12 read port low */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_0_TDMA_DESCRIPTOR_13_READ_PORT_HI ,0x01304168) /* [RO][32] Descriptor 13 read port high */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_0_TDMA_DESCRIPTOR_13_READ_PORT_LO ,0x0130416c) /* [RO][32] Descriptor 13 read port low */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_0_TDMA_DESCRIPTOR_14_READ_PORT_HI ,0x01304170) /* [RO][32] Descriptor 14 read port high */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_0_TDMA_DESCRIPTOR_14_READ_PORT_LO ,0x01304174) /* [RO][32] Descriptor 14 read port low */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_0_TDMA_DESCRIPTOR_15_READ_PORT_HI ,0x01304178) /* [RO][32] Descriptor 15 read port high */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_0_TDMA_DESCRIPTOR_15_READ_PORT_LO ,0x0130417c) /* [RO][32] Descriptor 15 read port low */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_0_TDMA_OVER_MAX_THRESHOLD_STATUS ,0x0130460c) /* [RO][32] Over Max Threshold Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_0_TDMA_OVER_HYST_THRESHOLD_STATUS ,0x01304610) /* [RO][32] Over Hysteresis Threshold Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_0_TDMA_DEBUG         ,0x0130464c) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_1_TOPCTRL_REV_CNTL   ,0x01400000) /* [RO][32] System Port Revision Control Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS  ,0x01400200) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS ,0x0140020c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS  ,0x01400218) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS ,0x01400224) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_1_RBUF_RBUF_STATUS   ,0x01400408) /* [RO][32] RBUF Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_1_GIB_STATUS         ,0x01401004) /* [RO][32] GIB Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_1_RDMA_STATUS        ,0x01403008) /* [RO][32] RDMA Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_1_RDMA_DEBUG         ,0x0140304c) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_00_READ_PORT_HI ,0x01404100) /* [RO][32] Descriptor 0 read port high */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_00_READ_PORT_LO ,0x01404104) /* [RO][32] Descriptor 0 read port low */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_01_READ_PORT_HI ,0x01404108) /* [RO][32] Descriptor 1 read port high */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_01_READ_PORT_LO ,0x0140410c) /* [RO][32] Descriptor 1 read port low */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_02_READ_PORT_HI ,0x01404110) /* [RO][32] Descriptor 2 read port high */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_02_READ_PORT_LO ,0x01404114) /* [RO][32] Descriptor 2 read port low */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_03_READ_PORT_HI ,0x01404118) /* [RO][32] Descriptor 3 read port high */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_03_READ_PORT_LO ,0x0140411c) /* [RO][32] Descriptor 3 read port low */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_04_READ_PORT_HI ,0x01404120) /* [RO][32] Descriptor 4 read port high */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_04_READ_PORT_LO ,0x01404124) /* [RO][32] Descriptor 4 read port low */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_05_READ_PORT_HI ,0x01404128) /* [RO][32] Descriptor 5 read port high */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_05_READ_PORT_LO ,0x0140412c) /* [RO][32] Descriptor 5 read port low */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_06_READ_PORT_HI ,0x01404130) /* [RO][32] Descriptor 6 read port high */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_06_READ_PORT_LO ,0x01404134) /* [RO][32] Descriptor 6 read port low */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_07_READ_PORT_HI ,0x01404138) /* [RO][32] Descriptor 7 read port high */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_07_READ_PORT_LO ,0x0140413c) /* [RO][32] Descriptor 7 read port low */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_08_READ_PORT_HI ,0x01404140) /* [RO][32] Descriptor 8 read port high */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_08_READ_PORT_LO ,0x01404144) /* [RO][32] Descriptor 8 read port low */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_09_READ_PORT_HI ,0x01404148) /* [RO][32] Descriptor 9 read port high */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_09_READ_PORT_LO ,0x0140414c) /* [RO][32] Descriptor 9 read port low */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_10_READ_PORT_HI ,0x01404150) /* [RO][32] Descriptor 10 read port high */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_10_READ_PORT_LO ,0x01404154) /* [RO][32] Descriptor 10 read port low */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_11_READ_PORT_HI ,0x01404158) /* [RO][32] Descriptor 11 read port high */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_11_READ_PORT_LO ,0x0140415c) /* [RO][32] Descriptor 11 read port low */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_12_READ_PORT_HI ,0x01404160) /* [RO][32] Descriptor 12 read port high */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_12_READ_PORT_LO ,0x01404164) /* [RO][32] Descriptor 12 read port low */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_13_READ_PORT_HI ,0x01404168) /* [RO][32] Descriptor 13 read port high */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_13_READ_PORT_LO ,0x0140416c) /* [RO][32] Descriptor 13 read port low */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_14_READ_PORT_HI ,0x01404170) /* [RO][32] Descriptor 14 read port high */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_14_READ_PORT_LO ,0x01404174) /* [RO][32] Descriptor 14 read port low */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_15_READ_PORT_HI ,0x01404178) /* [RO][32] Descriptor 15 read port high */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_15_READ_PORT_LO ,0x0140417c) /* [RO][32] Descriptor 15 read port low */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_1_TDMA_OVER_MAX_THRESHOLD_STATUS ,0x0140460c) /* [RO][32] Over Max Threshold Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_1_TDMA_OVER_HYST_THRESHOLD_STATUS ,0x01404610) /* [RO][32] Over Hysteresis Threshold Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYSTEMPORTLITE_1_TDMA_DEBUG         ,0x0140464c) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_RGR_0_REVISION                 ,0x01428000) /* [RO][32] RGR Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_CABAC_0_0_ERR_STATUS           ,0x01500214) /* [RO][32] CABAC error status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_CABAC_0_0_CDB0_CRC_REM_VALUE   ,0x01500258) /* [RO][32] CDB0 CRC Remainder value */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_CABAC_0_0_CDB1_CRC_REM_VALUE   ,0x0150025c) /* [RO][32] CDB1 CRC Remainder value */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_CABAC_0_0_CDB2_CRC_REM_VALUE   ,0x01500260) /* [RO][32] CDB2 CRC Remainder value */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_CABAC_0_0_CDB3_CRC_REM_VALUE   ,0x01500264) /* [RO][32] CDB3 CRC Remainder value */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_CABAC_0_0_STATUS               ,0x01500268) /* [RO][32] CABAC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_CABAC_0_0_ENC_ERR_INFO         ,0x0150026c) /* [RO][32] CABAC encoder error info */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_CABAC_0_0_STR0_ACTIVE          ,0x01500270) /* [RO][32] CABAC Stream 0 active */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_CABAC_0_0_STR1_ACTIVE          ,0x01500274) /* [RO][32] CABAC Stream 1 active */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_CABAC_0_0_STR2_ACTIVE          ,0x01500278) /* [RO][32] CABAC Stream 2 active */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_CABAC_0_0_STR3_ACTIVE          ,0x0150027c) /* [RO][32] CABAC Stream 3 active */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_CABAC_0_0_DEBUG_0              ,0x01500280) /* [RO][32] CABAC Debug 0 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_CABAC_0_0_DEBUG_1              ,0x01500284) /* [RO][32] CABAC Debug 1 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_CABAC_0_0_DEBUG_2              ,0x01500288) /* [RO][32] CABAC Debug 2 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_CABAC_0_0_DEBUG_3              ,0x0150028c) /* [RO][32] CABAC Debug 3 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_CABAC_0_0_CABAC_PIC_COUNTER    ,0x01500290) /* [RO][32] CABAC total picture counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_CME_0_0_REF0_PIC_SAD           ,0x01500478) /* [RO][32] Reference Picture 0 Accumulated SAD Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_CME_0_0_REF1_PIC_SAD           ,0x0150047c) /* [RO][32] Reference Picture 1 Accumulated SAD Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_CME_0_0_REF2_PIC_SAD           ,0x01500480) /* [RO][32] Reference Picture 2 Accumulated SAD Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_CME_0_0_REF3_PIC_SAD           ,0x01500484) /* [RO][32] Reference Picture 3 Accumulated SAD Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_CME_0_0_SHADOW_REG_STATE       ,0x01500488) /* [RO][32] CME Shadow Registers State */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_CME_0_0_STATUS                 ,0x0150048c) /* [RO][32] CME core status. */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_CME_0_0_DEBUG_STATUS           ,0x01500490) /* [RO][32] Internal Status for Debugging in CME. */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_CME_0_0_PICTURE_INDEX          ,0x01500494) /* [RO][32] Index of Latest Completed Picture in CME. */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_CME_0_0_DCDV_HOR_INFO          ,0x0150049c) /* [RO][32] Internal DCDV Horizontal Status for Debugging in CME. */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_CME_0_0_DCDV_VERT_INFO         ,0x015004a0) /* [RO][32] Internal DCDV Vertical Status for Debugging in CME. */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_CME_0_0_DEBUG_STATUS_1         ,0x015004a4) /* [RO][32] Internal Status for Debugging in CME. */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_CME_0_0_DEBUG_STATUS_2         ,0x015004a8) /* [RO][32] Internal Status for Debugging in CME. */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ILF_0_0_STATUS                 ,0x01500900) /* [RO][32] ILF status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ILF_0_0_CRC_CHKSUM_Y           ,0x01500904) /* [RO][32] ILF Luma CRC/Checksum result register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ILF_0_0_CRC_CHKSUM_CB          ,0x01500908) /* [RO][32] ILF Chroma (Cb) CRC/Checksum result register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ILF_0_0_CRC_CHKSUM_CR          ,0x0150090c) /* [RO][32] ILF Chroma (Cr) CRC/Checksum result register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ILF_0_0_DBG_STATUS0            ,0x01500910) /* [RO][32] ILF Status Register0 for debugging purpose */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ILF_0_0_DBG_STATUS1            ,0x01500914) /* [RO][32] ILF Status Register1 for debugging purpose */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ILF_0_0_DBG_STATUS2            ,0x01500918) /* [RO][32] ILF Status Register2 for debugging purpose */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ILF_0_0_DINO_XQ_DEBUG          ,0x0150091c) /* [RO][32] ILF DINO XQ debug register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ILF_0_0_DINO_CABAC_DEBUG       ,0x01500920) /* [RO][32] ILF DINO CABAC debug register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ILF_0_0_ERR_STATUS             ,0x01500924) /* [RO][32] ILF Error Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_FME_0_0_REG_STATUS             ,0x01501084) /* [RO][32] FME shadow register status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_FME_0_0_STATUS                 ,0x01501088) /* [RO][32] FME core status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_FME_0_0_DINO_DEBUG_MC          ,0x0150108c) /* [RO][32] DINO debug register (FME to MC) */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_FME_0_0_DINO_DEBUG_IMD         ,0x01501090) /* [RO][32] DINO debug register (IMD to FME) */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_FME_0_0_DEBUG_INFO_0           ,0x01501094) /* [RO][32] FME debug information data register 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_FME_0_0_DEBUG_INFO_1           ,0x01501098) /* [RO][32] FME debug information data register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_FME_0_0_DEBUG_INFO_2           ,0x0150109c) /* [RO][32] FME debug information data register 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_FME_0_0_DEBUG_INFO_3           ,0x015010a0) /* [RO][32] FME debug information data register 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_FME_0_0_ERR_STATUS             ,0x015010ac) /* [RO][32] FME error status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_IMD_0_0_STATUS                 ,0x01501854) /* [RO][32] IMD status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_IMD_0_0_ERR_STATUS             ,0x01501860) /* [RO][32] IMD status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_IMD_0_0_DINO_DEBUG_FME         ,0x01501864) /* [RO][32] DINO debug register (IMD to FME) */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_IMD_0_0_DINO_DEBUG_MC          ,0x01501868) /* [RO][32] DINO debug register (IMD to MC) */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_IMD_0_0_DINO_DEBUG_XQ          ,0x0150186c) /* [RO][32] DINO debug register (IMD from XQ) */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_IMD_0_0_DINO_DEBUG_ARC         ,0x01501870) /* [RO][32] DINO debug register (IMD from ARC) */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_IMD_0_0_DCDV_INFO              ,0x01501874) /* [RO][32] DCDV information data register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_IMD_0_0_DEBUG_INFO             ,0x0150187c) /* [RO][32] IMD debug information data register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_MAU_0_0_REG_STATUS             ,0x01501c50) /* [RO][32] MAU shadow register status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_MAU_0_0_STATUS                 ,0x01501c54) /* [RO][32] MAU core status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_MAU_0_0_PFRI_BUDGET_STATUS     ,0x01501c58) /* [RO][32] budget status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_MAU_0_0_ERR_STATUS             ,0x01501c68) /* [RO][32] MAU error status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_MAU_0_0_PERFORMANCE_LOG_CACHE_PROC_FME_REQ ,0x01501c70) /* [RO][32] Status Register : Prediction Cache process count for previous picture (FME Required Patch) */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_MAU_0_0_PERFORMANCE_LOG_CACHE_PROC_FME_OPT ,0x01501c74) /* [RO][32] Status Register : Prediction Cache process count for previous picture (FME Optional Patch) */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_MAU_0_0_PERFORMANCE_LOG_CACHE_PROC_MC_LUMA ,0x01501c78) /* [RO][32] Status Register : Prediction Cache process count for previous picture (MC Luma Patch) */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_MAU_0_0_PERFORMANCE_LOG_CACHE_PROC_MC_CHROMA ,0x01501c7c) /* [RO][32] Status Register : Prediction Cache process count for previous picture (MC Chroma Patch) */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_MAU_0_0_PERFORMANCE_LOG_CACHE_HIT_FME_REQ ,0x01501c80) /* [RO][32] Status Register : Prediction Cache hit count for previous picture (FME Required Patch) */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_MAU_0_0_PERFORMANCE_LOG_CACHE_HIT_FME_OPT ,0x01501c84) /* [RO][32] Status Register : Prediction Cache hit count for previous picture (FME Optional Patch) */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_MAU_0_0_PERFORMANCE_LOG_CACHE_HIT_MC_LUMA ,0x01501c88) /* [RO][32] Status Register : Prediction Cache hit count for previous picture (MC Luma Patch) */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_MAU_0_0_PERFORMANCE_LOG_CACHE_HIT_MC_CHROMA ,0x01501c8c) /* [RO][32] Status Register : Prediction Cache hit count for previous picture (MC Chroma Patch) */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_MAU_0_0_PERFORMANCE_LOG_CACHE_MISS_FME_OPT ,0x01501c90) /* [RO][32] Status Register : Prediction Cache miss count for previous picture (FME Optional Patch) */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_MAU_0_0_PERFORMANCE_LOG_PFRI_CMD_GROUP_CNT ,0x01501c94) /* [RO][32] Status Register : PFRI command group with different group length count for current picture */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_MAU_0_0_DEBUG_INFO_0           ,0x01501ca0) /* [RO][32] MAU debug information data register 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_MAU_0_0_DEBUG_INFO_1           ,0x01501ca4) /* [RO][32] MAU debug information data register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_MAU_0_0_DEBUG_INFO_2           ,0x01501ca8) /* [RO][32] MAU debug information data register 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_MAU_0_0_DEBUG_INFO_3           ,0x01501cac) /* [RO][32] MAU debug information data register 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_MAU_0_0_DEBUG_COMMAND_FIFO_PTR ,0x01501cb0) /* [RO][32] MAU debug PCACHE COMMAND FIFO internal pointer */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_MAU_0_0_DEBUG_COMMAND_FIFO_RD_LO ,0x01501cb8) /* [RO][32] MAU debug PCACHE COMMAND FIFO read lower data */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_MAU_0_0_DEBUG_COMMAND_FIFO_RD_HI ,0x01501cbc) /* [RO][32] MAU debug PCACHE COMMAND FIFO read higher data */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_MAU_0_0_DEBUG_FME_CMD_INTERFACE ,0x01501cc0) /* [RO][32] MAU debug FME CMD interface */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_MAU_0_0_DEBUG_MC_CMD_INTERFACE ,0x01501cc4) /* [RO][32] MAU debug MC CMD interface */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_MAU_0_0_DEBUG_FME_PATCH_INTERFACE ,0x01501cc8) /* [RO][32] MAU debug FME PATCH interface */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_MAU_0_0_DEBUG_MC_PATCH_INTERFACE ,0x01501ccc) /* [RO][32] MAU debug MC PATCH interface */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_MC_0_0_REG_STATUS              ,0x01502010) /* [RO][32] MC shadow register status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_MC_0_0_STATUS                  ,0x01502014) /* [RO][32] MC Core Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_MC_0_0_DINO_DEBUG_FME          ,0x01502018) /* [RO][32] DINO Debug Register (FME to MC) */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_MC_0_0_DINO_DEBUG_IMD          ,0x0150201c) /* [RO][32] DINO Debug Register (IMD to MC) */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_MC_0_0_DINO_DEBUG_XQ           ,0x01502020) /* [RO][32] DINO Debug Register (MC to XQ) */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_MC_0_0_DINO_DEBUG_MBARC        ,0x01502024) /* [RO][32] DINO Debug Register (MC to ARCSS) */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_MC_0_0_DEBUG_INFO_0            ,0x01502030) /* [RO][32] MC Debug Information Data Register 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_MC_0_0_DEBUG_INFO_1            ,0x01502034) /* [RO][32] MC Debug Information Data Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_MC_0_0_DEBUG_INFO_2            ,0x01502038) /* [RO][32] MC Debug Information Data Register 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_MC_0_0_DEBUG_INFO_3            ,0x0150203c) /* [RO][32] MC Debug Information Data Register 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_MC_0_0_ERR_STATUS              ,0x01502048) /* [RO][32] MC Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_SG_0_0_STATUS                  ,0x01502428) /* [RO][32] SG Core Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_SG_0_0_REG_STATUS              ,0x0150242c) /* [RO][32] Shadow Register Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_SG_0_0_DEBUG                   ,0x01502430) /* [RO][32] SG Internal Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_SG_0_0_DINO_DEBUG_XQ           ,0x01502434) /* [RO][32] DINO Debug Register (XQ-to-SG) */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_SG_0_0_DINO_DEBUG_CABAC        ,0x01502438) /* [RO][32] DINO Debug Register (SG-to-CABAC) */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_SG_0_0_ERROR_STATUS            ,0x01502448) /* [RO][32] Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_VIP_0_0_BVB_STATUS             ,0x0150288c) /* [RO][32] BVB Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_VIP_0_0_HIST_STATUS_0          ,0x01502894) /* [RO][32] Histogram Status 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_VIP_0_0_HIST_STATUS_1          ,0x01502898) /* [RO][32] Histogram Status 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_VIP_0_0_HIST_STATUS_2          ,0x0150289c) /* [RO][32] Histogram Status 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_VIP_0_0_HIST_STATUS_3          ,0x015028a0) /* [RO][32] Histogram Status 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_VIP_0_0_HIST_STATUS_4          ,0x015028a4) /* [RO][32] Histogram Status 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_VIP_0_0_SINGLE_PCC_STATUS      ,0x015028a8) /* [RO][32] PCC Status 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_VIP_0_0_DOUBLE_PCC_STATUS      ,0x015028ac) /* [RO][32] PCC Status 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_VIP_0_0_STATUS                 ,0x015028b0) /* [RO][32] VIP Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_VIP_0_0_REG_STATUS             ,0x015028b4) /* [RO][32] REG Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_VIP_0_0_DEBUG                  ,0x015028b8) /* [RO][32] DEBUG */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_VIP_0_0_ERR_STATUS             ,0x015028c8) /* [RO][32] ERR_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_VIP_0_0_DCDV_DEBUG             ,0x01502904) /* [RO][32] DCDV Debug Infomation */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_VIP1_0_0_BVB_STATUS            ,0x01502c8c) /* [RO][32] BVB Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_VIP1_0_0_HIST_STATUS_0         ,0x01502c94) /* [RO][32] Histogram Status 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_VIP1_0_0_HIST_STATUS_1         ,0x01502c98) /* [RO][32] Histogram Status 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_VIP1_0_0_HIST_STATUS_2         ,0x01502c9c) /* [RO][32] Histogram Status 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_VIP1_0_0_HIST_STATUS_3         ,0x01502ca0) /* [RO][32] Histogram Status 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_VIP1_0_0_HIST_STATUS_4         ,0x01502ca4) /* [RO][32] Histogram Status 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_VIP1_0_0_SINGLE_PCC_STATUS     ,0x01502ca8) /* [RO][32] PCC Status 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_VIP1_0_0_DOUBLE_PCC_STATUS     ,0x01502cac) /* [RO][32] PCC Status 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_VIP1_0_0_STATUS                ,0x01502cb0) /* [RO][32] VIP Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_VIP1_0_0_REG_STATUS            ,0x01502cb4) /* [RO][32] REG Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_VIP1_0_0_DEBUG                 ,0x01502cb8) /* [RO][32] DEBUG */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_VIP1_0_0_ERR_STATUS            ,0x01502cc8) /* [RO][32] ERR_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_VIP1_0_0_DCDV_DEBUG            ,0x01502d04) /* [RO][32] DCDV Debug Infomation */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_XQ_0_0_ERR_STATUS              ,0x0150409c) /* [RO][32] XQ Error status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_XQ_0_0_STATUS                  ,0x015040a0) /* [RO][32] XQ status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_XQ_0_0_DINO_DEBUG_MC           ,0x015040a4) /* [RO][32] DINO Debug Register (MC to XQ) */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_XQ_0_0_DINO_DEBUG_MBARC        ,0x015040a8) /* [RO][32] DINO Debug Register (MBARC to XQ) */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_XQ_0_0_DINO_DEBUG_SG           ,0x015040ac) /* [RO][32] DINO Debug Register (XQ to SG) */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_XQ_0_0_DINO_DEBUG_ILF          ,0x015040b0) /* [RO][32] DINO Debug Register (XQ to ILF) */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_XQ_0_0_DINO_DEBUG_IMD          ,0x015040b4) /* [RO][32] DINO Debug Register (XQ to IMD) */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_ESS_CTRL_0_0_B2B_OOB_DEBUG_ADDR ,0x01520010) /* [RO][32] B2B out of bound debug address */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_ESS_CTRL_0_0_B2B_OOB_ADDR_INFO ,0x01520014) /* [RO][32] B2B out of bound address info */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_ESS_CTRL_0_0_BVCI2SYSTEM_RBUS_DEBUG_ADDR ,0x01520018) /* [RO][32] BVCI to system RBUS debug address */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_ESS_CTRL_0_0_BVCI2SYSTEM_RBUS_DEBUG_INFO ,0x01520020) /* [RO][32] BVCI to system RBUS debug info */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_ESS_CTRL_0_0_BVCI2GLOBAL_RBUS_DEBUG_ADDR ,0x01520028) /* [RO][32] BVCI to global RBUS debug address */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_ESS_CTRL_0_0_BVCI2GLOBAL_RBUS_DEBUG_INFO ,0x01520030) /* [RO][32] BVCI to global RBUS debug info */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_ESS_CTRL_0_0_BVCI2LOCAL_RBUS_DEBUG_ADDR ,0x01520038) /* [RO][32] BVCI to system RBUS debug address */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_ESS_CTRL_0_0_BVCI2LOCAL_RBUS_DEBUG_INFO ,0x01520040) /* [RO][32] BVCI to system RBUS debug info */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_ESS_CTRL_0_0_BVCI2SCB_CACHE_MISS ,0x01520058) /* [RO][32] BVCI2SCB cache miss */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_ESS_CTRL_0_0_DMA_ACTIVE_CHANNEL ,0x01520088) /* [RO][32] DMA active channel */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_ESS_CTRL_0_0_WATCHDOG_COUNTER ,0x01520094) /* [RO][32] Watchdog Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_ESS_CTRL_0_0_DIAG        ,0x015200b0) /* [RO][32] Diagnostic Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_ESS_FLAG_INTR2_0_0_STATUS ,0x01520400) /* [RO][32] Soft interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_ESS_FLAG_INTR2_0_0_MASK_STATUS ,0x0152040c) /* [RO][32] Soft interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS ,0x01520600) /* [RO][32] ARC P0 interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS ,0x0152060c) /* [RO][32] ARC P0 interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS ,0x01520618) /* [RO][32] ARC P1 interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS ,0x01520624) /* [RO][32] ARC P1 interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_ESS_SYSTEM_MSAT_0_0_REVISION ,0x01520800) /* [RO][32] Revision Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_ESS_SYSTEM_MSAT_0_0_ACQUIRE ,0x01520804) /* [RO][32] MSAT Dynamic Channel Index Acquire Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_ESS_SYSTEM_MSAT_0_0_CHANNEL_STATUS_LO ,0x01520814) /* [RO][32] Channel 0 to 31 Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_ESS_SYSTEM_MSAT_0_0_CHANNEL_STATUS_HI ,0x01520818) /* [RO][32] Channel 32 to 62 Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_ESS_GLOBAL_MSAT_0_0_REVISION ,0x01521000) /* [RO][32] Revision Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_ESS_GLOBAL_MSAT_0_0_ACQUIRE ,0x01521004) /* [RO][32] MSAT Dynamic Channel Index Acquire Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_ESS_GLOBAL_MSAT_0_0_CHANNEL_STATUS_LO ,0x01521014) /* [RO][32] Channel 0 to 31 Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_ESS_GLOBAL_MSAT_0_0_CHANNEL_STATUS_HI ,0x01521018) /* [RO][32] Channel 32 to 62 Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_ESS_LOCAL_MSAT_0_0_REVISION ,0x01521800) /* [RO][32] Revision Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_ESS_LOCAL_MSAT_0_0_ACQUIRE ,0x01521804) /* [RO][32] MSAT Dynamic Channel Index Acquire Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_ESS_LOCAL_MSAT_0_0_CHANNEL_STATUS_LO ,0x01521814) /* [RO][32] Channel 0 to 31 Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_ESS_LOCAL_MSAT_0_0_CHANNEL_STATUS_HI ,0x01521818) /* [RO][32] Channel 32 to 62 Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_ESS_CTRL_1_0_B2B_OOB_DEBUG_ADDR ,0x01560010) /* [RO][32] B2B out of bound debug address */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_ESS_CTRL_1_0_B2B_OOB_ADDR_INFO ,0x01560014) /* [RO][32] B2B out of bound address info */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_ESS_CTRL_1_0_BVCI2SYSTEM_RBUS_DEBUG_ADDR ,0x01560018) /* [RO][32] BVCI to system RBUS debug address */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_ESS_CTRL_1_0_BVCI2SYSTEM_RBUS_DEBUG_INFO ,0x01560020) /* [RO][32] BVCI to system RBUS debug info */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_ESS_CTRL_1_0_BVCI2GLOBAL_RBUS_DEBUG_ADDR ,0x01560028) /* [RO][32] BVCI to global RBUS debug address */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_ESS_CTRL_1_0_BVCI2GLOBAL_RBUS_DEBUG_INFO ,0x01560030) /* [RO][32] BVCI to global RBUS debug info */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_ESS_CTRL_1_0_BVCI2LOCAL_RBUS_DEBUG_ADDR ,0x01560038) /* [RO][32] BVCI to system RBUS debug address */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_ESS_CTRL_1_0_BVCI2LOCAL_RBUS_DEBUG_INFO ,0x01560040) /* [RO][32] BVCI to system RBUS debug info */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_ESS_CTRL_1_0_BVCI2SCB_CACHE_MISS ,0x01560058) /* [RO][32] BVCI2SCB cache miss */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_ESS_CTRL_1_0_DMA_ACTIVE_CHANNEL ,0x01560088) /* [RO][32] DMA active channel */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_ESS_CTRL_1_0_WATCHDOG_COUNTER ,0x01560094) /* [RO][32] Watchdog Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_ESS_CTRL_1_0_DIAG        ,0x015600b0) /* [RO][32] Diagnostic Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_ESS_FLAG_INTR2_1_0_STATUS ,0x01560400) /* [RO][32] Soft interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_ESS_FLAG_INTR2_1_0_MASK_STATUS ,0x0156040c) /* [RO][32] Soft interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_ESS_P1_INTR2_1_0_ARC_P0_STATUS ,0x01560600) /* [RO][32] ARC P0 interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_ESS_P1_INTR2_1_0_ARC_P0_MASK_STATUS ,0x0156060c) /* [RO][32] ARC P0 interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_ESS_P1_INTR2_1_0_ARC_P1_STATUS ,0x01560618) /* [RO][32] ARC P1 interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_ESS_P1_INTR2_1_0_ARC_P1_MASK_STATUS ,0x01560624) /* [RO][32] ARC P1 interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_ESS_SYSTEM_MSAT_1_0_REVISION ,0x01560800) /* [RO][32] Revision Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_ESS_SYSTEM_MSAT_1_0_ACQUIRE ,0x01560804) /* [RO][32] MSAT Dynamic Channel Index Acquire Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_ESS_SYSTEM_MSAT_1_0_CHANNEL_STATUS_LO ,0x01560814) /* [RO][32] Channel 0 to 31 Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_ESS_SYSTEM_MSAT_1_0_CHANNEL_STATUS_HI ,0x01560818) /* [RO][32] Channel 32 to 62 Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_ESS_GLOBAL_MSAT_1_0_REVISION ,0x01561000) /* [RO][32] Revision Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_ESS_GLOBAL_MSAT_1_0_ACQUIRE ,0x01561004) /* [RO][32] MSAT Dynamic Channel Index Acquire Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_ESS_GLOBAL_MSAT_1_0_CHANNEL_STATUS_LO ,0x01561014) /* [RO][32] Channel 0 to 31 Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_ESS_GLOBAL_MSAT_1_0_CHANNEL_STATUS_HI ,0x01561018) /* [RO][32] Channel 32 to 62 Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_ESS_LOCAL_MSAT_1_0_REVISION ,0x01561800) /* [RO][32] Revision Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_ESS_LOCAL_MSAT_1_0_ACQUIRE ,0x01561804) /* [RO][32] MSAT Dynamic Channel Index Acquire Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_ESS_LOCAL_MSAT_1_0_CHANNEL_STATUS_LO ,0x01561814) /* [RO][32] Channel 0 to 31 Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_ESS_LOCAL_MSAT_1_0_CHANNEL_STATUS_HI ,0x01561818) /* [RO][32] Channel 32 to 62 Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_MISC_0_REVISION                ,0x01581000) /* [RO][32] VICE Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_MISC_0_TEST_PORT_DATA          ,0x01581014) /* [RO][32] VICE Test Port Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_MISC_0_VICE_ERR_STATUS         ,0x01581018) /* [RO][32] VICE Error Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_MISC_0_VICE_SCB0_SW_INIT_ACK_STATUS ,0x01581024) /* [RO][32] VICE SCB0 SW INIT ACK Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_MISC_0_VICE_SCB1_SW_INIT_ACK_STATUS ,0x01581028) /* [RO][32] VICE SCB1 SW INIT ACK Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_MISC_0_PDA_POWER_UP_STATUS     ,0x0158102c) /* [RO][32] PDA POWER UP STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_MISC_0_VICE_SCB2_SW_INIT_ACK_STATUS ,0x01581030) /* [RO][32] VICE SCB2 SW INIT ACK Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_MISC_0_VICE_SCB0_REQ_STATUS    ,0x01581034) /* [RO][32] VICE SCB0 REQ Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_MISC_0_VICE_SCB1_REQ_STATUS    ,0x01581038) /* [RO][32] VICE SCB1 REQ Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_MISC_0_VICE_SCB2_REQ_STATUS    ,0x0158103c) /* [RO][32] VICE SCB2 REQ Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_MISC_0_VICE_SCB0_ACK_STATUS    ,0x01581040) /* [RO][32] VICE SCB0 ACK Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_MISC_0_VICE_SCB1_ACK_STATUS    ,0x01581044) /* [RO][32] VICE SCB1 ACK Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_MISC_0_VICE_SCB2_ACK_STATUS    ,0x01581048) /* [RO][32] VICE SCB2 ACK Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_MISC_0_VICE_MB_PIPELINE_READY_STATUS ,0x0158104c) /* [RO][32] VICE MB PIPELINE READY Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_MISC_0_VICE_MB_PIPELINE_ACCEPT_STATUS ,0x01581050) /* [RO][32] VICE MB PIPELINE ACCEPT Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_L2_0_CPU_STATUS                ,0x01581100) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_L2_0_CPU_MASK_STATUS           ,0x0158110c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_L2_0_PCI_STATUS                ,0x01581118) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_L2_0_PCI_MASK_STATUS           ,0x01581124) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_MISC_0_STC0_LOWER        ,0x01582020) /* [RO][32] STC0 LOWER 32bit */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_MISC_0_STC0_UPPER        ,0x01582024) /* [RO][32] STC0 UPPER 10bit */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_MISC_0_STC1_LOWER        ,0x01582028) /* [RO][32] STC1 LOWER 32bit */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_MISC_0_STC1_UPPER        ,0x0158202c) /* [RO][32] STC1 UPPER 10bit */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_MISC_0_STC2_LOWER        ,0x01582030) /* [RO][32] STC2 LOWER 32bit */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_MISC_0_STC2_UPPER        ,0x01582034) /* [RO][32] STC2 UPPER 10bit */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_MISC_0_STC3_LOWER        ,0x01582038) /* [RO][32] STC3 LOWER 32bit */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_MISC_0_STC3_UPPER        ,0x0158203c) /* [RO][32] STC3 UPPER 10bit */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE_ARCSS_MISC_0_SCB_STATUS        ,0x01582074) /* [RO][32] ARCSS SCB Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_TOP_GR_BRIDGE_REVISION          ,0x01700000) /* [RO][32] GR Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_WRAP_AXI_STATS_ALL              ,0x01701010) /* [RO][32] MCP Bridge AXI Stats - All */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_WRAP_AXI_STATS_MEMC0            ,0x01701014) /* [RO][32] MCP Bridge AXI Stats - MEMC0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_WRAP_AXI_STATS_MEMC1            ,0x01701018) /* [RO][32] MCP Bridge AXI Stats - MEMC1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_WRAP_AXI_STATS_MEMC2            ,0x0170101c) /* [RO][32] MCP Bridge AXI Stats - MEMC2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_WRAP_AXI_FIFO_STATUS_0          ,0x01701020) /* [RO][32] Bridge 0 AXI FIFO Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_WRAP_AXI_FIFO_STATUS_1          ,0x01701024) /* [RO][32] Bridge 1 AXI FIFO Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_WRAP_AXI_FIFO_STATUS_2          ,0x01701028) /* [RO][32] Bridge 2 AXI FIFO Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_WRAP_V3D_SPLITTER_STALLS        ,0x0170102c) /* [RO][32] V3D MEMC Splitter Stall Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_WRAP_TEST_FIFO_STATUS           ,0x01701030) /* [RO][32] V3D Test FIFO Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_WRAP_MCP_BRIDGE_SHUTDOWN_ACKS   ,0x01702008) /* [RO][32] MCP Bridge Shutdown Acks */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_WRAP_MCP_MCP_HI_FIFO_STATUS_0   ,0x01702010) /* [RO][32] Old Bridge 0 Lo FIFO Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_WRAP_MCP_MCP_LO_FIFO_STATUS_0   ,0x01702014) /* [RO][32] Old Bridge 0 HI FIFO Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_WRAP_MCP_MCP_HI_FIFO_STATUS_1   ,0x01702018) /* [RO][32] Old Bridge 1 Lo FIFO Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_WRAP_MCP_MCP_LO_FIFO_STATUS_1   ,0x0170201c) /* [RO][32] Old Bridge 1 HI FIFO Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_WRAP_MCP_MCP_HI_FIFO_STATUS_2   ,0x01702020) /* [RO][32] Old Bridge 2 Lo FIFO Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_WRAP_MCP_MCP_LO_FIFO_STATUS_2   ,0x01702024) /* [RO][32] Old Bridge 2 HI FIFO Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_WRAP_MCP_TEST_FIFO_STATUS       ,0x01702028) /* [RO][32] Test MCP FIFO Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_HUB_CTL_IDENT0                  ,0x01704008) /* [RO][32] V3D Hub Identification 0 (V3D hub block identity) */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_HUB_CTL_IDENT1                  ,0x0170400c) /* [RO][32] V3D Hub Identification 1 (V3D Hub Configuration A) */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_HUB_CTL_IDENT2                  ,0x01704010) /* [RO][32] V3D Hub Identification 1 (V3D Hub Configuration B) */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_HUB_CTL_IDENT3                  ,0x01704014) /* [RO][32] V3D Hub Identification 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_HUB_CTL_INT_STS                 ,0x01704050) /* [RO][32] V3D Interrupt Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_HUB_CTL_INT_MSK_STS             ,0x0170405c) /* [RO][32] V3D Interrupt Mask Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_HUB_CTL_INT_STS_PCI             ,0x01704068) /* [RO][32] Duplicate V3D Interrupt Status, reads 0 when BCG_INT in IDENT2 is 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_HUB_CTL_INT_MSK_STS_PCI         ,0x01704074) /* [RO][32] Duplicate V3D Interrupt Mask Status, reads 0 when BCG_INT in IDENT2 is 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_HUB_CTL_MEM_WORDS_TFU_R         ,0x01704084) /* [RO][32] TFU Read Memory Words */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_HUB_CTL_MEM_WORDS_TFU_W         ,0x01704088) /* [RO][32] TFU Write Memory Words */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_HUB_CTL_MEM_WORDS_MMUC          ,0x0170408c) /* [RO][32] MMUC Memory Words */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_HUB_CTL_MEM_WORDS_ALL_R         ,0x01704090) /* [RO][32] All Read Memory Words */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_HUB_CTL_MEM_WORDS_ALL_W         ,0x01704094) /* [RO][32] All Write Memory Words */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_HUB_CTL_MEM_ACCESSES_TFU_R      ,0x01704098) /* [RO][32] TFU Read Memory Accesses */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_HUB_CTL_MEM_ACCESSES_TFU_W      ,0x0170409c) /* [RO][32] TFU Write Memory Accesses */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_HUB_CTL_MEM_ACCESSES_MMUC       ,0x017040a0) /* [RO][32] MMUC Memory Accesses */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_HUB_CTL_MEM_ACCESSES_ALL_R      ,0x017040a4) /* [RO][32] All Read Memory Accesses */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_HUB_CTL_MEM_ACCESSES_ALL_W      ,0x017040a8) /* [RO][32] All Write Memory Accesses */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_TSY_CONFIG0                     ,0x01704100) /* [RO][32] {reserved:24, TSY version number:8} */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_TSY_CONFIG1                     ,0x01704104) /* [RO][32] {number of threads:16, number of TSO objects:16} */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_TSY_STATUS                      ,0x0170410c) /* [RO][32] TSY status information */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_TSY_TSO_COUNT_OPS               ,0x0170412c) /* [RO][32] Count of thread synchronisation operations performed since reset */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_TSY_TSO_COUNT_REL               ,0x01704130) /* [RO][32] Count of thread release operations performed since reset */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_TSY_TSO_COUNT_DISCARD           ,0x01704134) /* [RO][32] Count of operations discarded due to core enables since reset */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_TFU_CRC                         ,0x01704434) /* [RO][32] TFU CRC Result */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_TFU_INT_STS                     ,0x01704438) /* [RO][32] V3D Interrupt Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_TFU_INT_MSK_STS                 ,0x01704444) /* [RO][32] V3D Interrupt Mask Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_TFU_INT_STS_PCI                 ,0x01704450) /* [RO][32] Duplicate TFU Interrupt Status, reads 0 when BCG_TFUINT in IDENT2 in V3D core is 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_TFU_INT_MSK_STS_PCI             ,0x0170445c) /* [RO][32] Duplicate TFU Interrupt Mask Status, reads 0 when BCG_TFUINT in IDENT2 in V3D core is 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_TFU_SCCLO                       ,0x01704480) /* [RO][32] Captured TFU Conversion Start Cycle Count Low Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_TFU_SCCHI                       ,0x01704484) /* [RO][32] Captured TFU Conversion Start Cycle Count High Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_TFU_ECCLO                       ,0x01704488) /* [RO][32] Captured TFU Conversion End Cycle Count Low Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_TFU_ECCHI                       ,0x0170448c) /* [RO][32] Captured TFU Conversion End Cycle Count High Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_L3C_CONFIG0                     ,0x01704800) /* [RO][32] {KB,ASSOC,ESIZE,N_CLIENTS}  (one byte per value) */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_L3C_CONFIG1                     ,0x01704804) /* [RO][32] {IID,EID,ID,BANKS} */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_L3C_STATUS                      ,0x01704810) /* [RO][32] {FLUSH_BUSY,BUSY,CLEAN,EMPTY} */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_L3C_CLIENT_BUSY                 ,0x01704818) /* [RO][32] (mask) whether any activity at each client */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_L3C_CYCLE_COUNT                 ,0x01704858) /* [RO][32] counts every cycle */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_L3C_ACTIVE_CYCLE                ,0x0170485c) /* [RO][32] CYCLE_COUNT when anything last happened */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_L3C_HOST_AR_COUNT               ,0x01704860) /* [RO][32] host 0 read request count */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_L3C_HOST_AW_COUNT               ,0x01704864) /* [RO][32] host 0 write request count */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_L3C_HOST_R_COUNT                ,0x01704868) /* [RO][32] host 0 read data count */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_L3C_HOST_W_COUNT                ,0x0170486c) /* [RO][32] host 0 write data count */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_L3C_HOST1_AR_COUNT              ,0x01704870) /* [RO][32] host 1 read request count */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_L3C_HOST1_AW_COUNT              ,0x01704874) /* [RO][32] host 1 write request count */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_L3C_HOST1_R_COUNT               ,0x01704878) /* [RO][32] host 1 read data count */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_L3C_HOST1_W_COUNT               ,0x0170487c) /* [RO][32] host 1 write data count */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_L3C_CLIENT0_AR_COUNT            ,0x01704900) /* [RO][32] client read request count */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_L3C_CLIENT0_AW_COUNT            ,0x01704904) /* [RO][32] client write request count */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_L3C_CLIENT0_R_COUNT             ,0x01704908) /* [RO][32] client read data count */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_L3C_CLIENT0_W_COUNT             ,0x0170490c) /* [RO][32] client write data count */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_L3C_CLIENT1_AR_COUNT            ,0x01704910) /* [RO][32] client read request count */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_L3C_CLIENT1_AW_COUNT            ,0x01704914) /* [RO][32] client write request count */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_L3C_CLIENT1_R_COUNT             ,0x01704918) /* [RO][32] client read data count */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_L3C_CLIENT1_W_COUNT             ,0x0170491c) /* [RO][32] client write data count */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_L3C_CLIENT2_AR_COUNT            ,0x01704920) /* [RO][32] client read request count */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_L3C_CLIENT2_AW_COUNT            ,0x01704924) /* [RO][32] client write request count */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_L3C_CLIENT2_R_COUNT             ,0x01704928) /* [RO][32] client read data count */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_L3C_CLIENT2_W_COUNT             ,0x0170492c) /* [RO][32] client write data count */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_L3C_CLIENT3_AR_COUNT            ,0x01704930) /* [RO][32] client read request count */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_L3C_CLIENT3_AW_COUNT            ,0x01704934) /* [RO][32] client write request count */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_L3C_CLIENT3_R_COUNT             ,0x01704938) /* [RO][32] client read data count */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_L3C_CLIENT3_W_COUNT             ,0x0170493c) /* [RO][32] client write data count */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_L3C_CLIENT4_AR_COUNT            ,0x01704940) /* [RO][32] client read request count */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_L3C_CLIENT4_AW_COUNT            ,0x01704944) /* [RO][32] client write request count */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_L3C_CLIENT4_R_COUNT             ,0x01704948) /* [RO][32] client read data count */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_L3C_CLIENT4_W_COUNT             ,0x0170494c) /* [RO][32] client write data count */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_L3C_CLIENT5_AR_COUNT            ,0x01704950) /* [RO][32] client read request count */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_L3C_CLIENT5_AW_COUNT            ,0x01704954) /* [RO][32] client write request count */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_L3C_CLIENT5_R_COUNT             ,0x01704958) /* [RO][32] client read data count */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_L3C_CLIENT5_W_COUNT             ,0x0170495c) /* [RO][32] client write data count */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_L3C_CLIENT0_ACTIVE_CYCLE        ,0x01704a00) /* [RO][32] CYCLE_COUNT value of most recent activity for this client */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_L3C_CLIENT1_ACTIVE_CYCLE        ,0x01704a10) /* [RO][32] CYCLE_COUNT value of most recent activity for this client */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_L3C_CLIENT2_ACTIVE_CYCLE        ,0x01704a20) /* [RO][32] CYCLE_COUNT value of most recent activity for this client */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_L3C_CLIENT3_ACTIVE_CYCLE        ,0x01704a30) /* [RO][32] CYCLE_COUNT value of most recent activity for this client */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_L3C_CLIENT4_ACTIVE_CYCLE        ,0x01704a40) /* [RO][32] CYCLE_COUNT value of most recent activity for this client */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_L3C_CLIENT5_ACTIVE_CYCLE        ,0x01704a50) /* [RO][32] CYCLE_COUNT value of most recent activity for this client */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_MMUC_MISSES                     ,0x01705004) /* [RO][32] Cache Miss Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_MMUC_RWSTALLS                   ,0x01705008) /* [RO][32] Replace Way stalls counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_MMUC_NISTALLS                   ,0x0170500c) /* [RO][32] No ID stalls counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_MMUC_QFSTALLS                   ,0x01705010) /* [RO][32] Queue Full stalls counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_MMUC_HITS                       ,0x01705014) /* [RO][32] Hit Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_MMUC_HCSTALL                    ,0x01705018) /* [RO][32] Hit Counter Stalls */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_MMUC_TRWCSTALLS                 ,0x0170501c) /* [RO][32] Tag RW conflict stall counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_MMU_HITS                        ,0x01705208) /* [RO][32] TLB Hits */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_MMU_MISSES                      ,0x0170520c) /* [RO][32] TLB Misses */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_MMU_STALLS                      ,0x01705210) /* [RO][32] TLB Misses */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_MMU_DEBUG_INFO                  ,0x01705238) /* [RO][32] provides useful debug values */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CTL_0_IDENT0                    ,0x01708000) /* [RO][32] V3D Identification 0 (V3D block identity) */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CTL_0_IDENT1                    ,0x01708004) /* [RO][32] V3D Identification 1 (V3D Configuration A) */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CTL_0_IDENT2                    ,0x01708008) /* [RO][32] V3D Identification 1 (V3D Configuration B) */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CTL_0_IDENT3                    ,0x0170800c) /* [RO][32] V3D Identification 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CTL_0_ENDSWP                    ,0x01708040) /* [RO][32] Swap Endian Behaviour */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CTL_0_INT_STS                   ,0x01708050) /* [RO][32] V3D Interrupt Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CTL_0_INT_MSK_STS               ,0x0170805c) /* [RO][32] V3D Interrupt Mask Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CTL_0_INT_STS_PCI               ,0x01708068) /* [RO][32] Duplicate V3D Interrupt Status, reads 0 when BCG_INT in IDENT2 is 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CTL_0_INT_MSK_STS_PCI           ,0x01708074) /* [RO][32] Duplicate V3D Interrupt Mask Status, reads 0 when BCG_INT in IDENT2 is 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CLE_0_CT0RA0                    ,0x01708118) /* [RO][32] Control List Executor Thread 0 Return Address 0. */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CLE_0_CT1RA0                    ,0x0170811c) /* [RO][32] Control List Executor Thread 1 Return Address 0. */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CLE_0_CT0PC                     ,0x01708128) /* [RO][32] Control List Executor Thread 0 Primitive List Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CLE_0_CT1PC                     ,0x0170812c) /* [RO][32] Control List Executor Thread 1 Primitive List Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CLE_0_PCS                       ,0x01708130) /* [RO][32] V3D Pipeline Control and Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CLE_0_CT1TILECT                 ,0x01708148) /* [RO][32] Control List Executor Thread 1 Tile Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CLE_0_CT1PTCT                   ,0x01708150) /* [RO][32] Control List Executor Thread 1 Previous Tile Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CLE_0_CT0SYNC                   ,0x01708154) /* [RO][32] Control List Executor Thread 0 Synchronisation Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CLE_0_CT1SYNC                   ,0x01708158) /* [RO][32] Control List Executor Thread 1 Synchronisation Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CLE_0_CT0CAD                    ,0x017081a8) /* [RO][32] Control List Executor Thread 0 Current Address. */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CLE_0_CT1CAD                    ,0x017081ac) /* [RO][32] Control List Executor Thread 1 Current Address. */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CLE_0_CCBSLO                    ,0x017081c0) /* [RO][32] Captured CLE Bin Start Cycle Count Low Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CLE_0_CCBSHI                    ,0x017081c4) /* [RO][32] Captured CLE Bin Start Cycle Count High Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CLE_0_CCBELO                    ,0x017081c8) /* [RO][32] Captured CLE Bin End Cycle Count Low Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CLE_0_CCBEHI                    ,0x017081cc) /* [RO][32] Captured CLE Bin End Cycle Count High Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CLE_0_CPBSLO                    ,0x017081d0) /* [RO][32] Captured PTB Bin Start Cycle Count Low Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CLE_0_CPBSHI                    ,0x017081d4) /* [RO][32] Captured PTB Bin Start Cycle Count High Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CLE_0_CPBELO                    ,0x017081d8) /* [RO][32] Captured PTB Bin End Cycle Count Low Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CLE_0_CPBEHI                    ,0x017081dc) /* [RO][32] Captured PTB Bin End Cycle Count High Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CLE_0_CCRSLO                    ,0x017081e0) /* [RO][32] Captured CLE Render Start Cycle Count Low Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CLE_0_CCRSHI                    ,0x017081e4) /* [RO][32] Captured CLE Render Start Cycle Count High Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CLE_0_CCRELO                    ,0x017081e8) /* [RO][32] Captured CLE Render End Cycle Count Low Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CLE_0_CCREHI                    ,0x017081ec) /* [RO][32] Captured CLE Render End Cycle Count High Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CLE_0_CTRSLO                    ,0x017081f0) /* [RO][32] Captured TLB Render Start Cycle Count Low Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CLE_0_CTRSHI                    ,0x017081f4) /* [RO][32] Captured TLB Render Start Cycle Count High Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CLE_0_CTRELO                    ,0x017081f8) /* [RO][32] Captured TLB Render End Cycle Count Low Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CLE_0_CTREHI                    ,0x017081fc) /* [RO][32] Captured TLB Render End Cycle Count High Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_PTB_0_BPCA                      ,0x01708300) /* [RO][32] Current Address of Binning Memory Pool */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_PTB_0_BPCS                      ,0x01708304) /* [RO][32] Remaining Size of Binning Memory Pool */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_PCTR_0_PCTR0                    ,0x01708680) /* [RO][32] Performance Counter Count 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_PCTR_0_PCTR1                    ,0x01708684) /* [RO][32] Performance Counter Count 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_PCTR_0_PCTR2                    ,0x01708688) /* [RO][32] Performance Counter Count 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_PCTR_0_PCTR3                    ,0x0170868c) /* [RO][32] Performance Counter Count 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_PCTR_0_PCTR4                    ,0x01708690) /* [RO][32] Performance Counter Count 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_PCTR_0_PCTR5                    ,0x01708694) /* [RO][32] Performance Counter Count 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_PCTR_0_PCTR6                    ,0x01708698) /* [RO][32] Performance Counter Count 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_PCTR_0_PCTR7                    ,0x0170869c) /* [RO][32] Performance Counter Count 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_PCTR_0_PCTR8                    ,0x017086a0) /* [RO][32] Performance Counter Count 8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_PCTR_0_PCTR9                    ,0x017086a4) /* [RO][32] Performance Counter Count 9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_PCTR_0_PCTR10                   ,0x017086a8) /* [RO][32] Performance Counter Count 10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_PCTR_0_PCTR11                   ,0x017086ac) /* [RO][32] Performance Counter Count 11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_PCTR_0_PCTR12                   ,0x017086b0) /* [RO][32] Performance Counter Count 12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_PCTR_0_PCTR13                   ,0x017086b4) /* [RO][32] Performance Counter Count 13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_PCTR_0_PCTR14                   ,0x017086b8) /* [RO][32] Performance Counter Count 14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_PCTR_0_PCTR15                   ,0x017086bc) /* [RO][32] Performance Counter Count 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_PCTR_0_PCTR16                   ,0x017086c0) /* [RO][32] Performance Counter Count 16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_PCTR_0_PCTR17                   ,0x017086c4) /* [RO][32] Performance Counter Count 17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_PCTR_0_PCTR18                   ,0x017086c8) /* [RO][32] Performance Counter Count 18 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_PCTR_0_PCTR19                   ,0x017086cc) /* [RO][32] Performance Counter Count 19 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_PCTR_0_PCTR20                   ,0x017086d0) /* [RO][32] Performance Counter Count 20 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_PCTR_0_PCTR21                   ,0x017086d4) /* [RO][32] Performance Counter Count 21 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_PCTR_0_PCTR22                   ,0x017086d8) /* [RO][32] Performance Counter Count 22 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_PCTR_0_PCTR23                   ,0x017086dc) /* [RO][32] Performance Counter Count 23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_PCTR_0_PCTR24                   ,0x017086e0) /* [RO][32] Performance Counter Count 24 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_PCTR_0_PCTR25                   ,0x017086e4) /* [RO][32] Performance Counter Count 25 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_PCTR_0_PCTR26                   ,0x017086e8) /* [RO][32] Performance Counter Count 26 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_PCTR_0_PCTR27                   ,0x017086ec) /* [RO][32] Performance Counter Count 27 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_PCTR_0_PCTR28                   ,0x017086f0) /* [RO][32] Performance Counter Count 28 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_PCTR_0_PCTR29                   ,0x017086f4) /* [RO][32] Performance Counter Count 29 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_PCTR_0_PCTR30                   ,0x017086f8) /* [RO][32] Performance Counter Count 30 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_PCTR_0_PCTR31                   ,0x017086fc) /* [RO][32] Performance Counter Count 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_AXM_0_LU_ERR                    ,0x01708720) /* [RO][32] Latency Unit Error */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_GMP_0_STATUS                    ,0x01708800) /* [RO][32] GMP Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_GMP_0_VIO_ADDR                  ,0x01708808) /* [RO][32] GMP violation address */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_GMP_0_VIO_TYPE                  ,0x0170880c) /* [RO][32] GMP violation type */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_GMP_0_VALID_LINES               ,0x01708820) /* [RO][32] GMP Valid line status */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_ERR_0_FDBGO                     ,0x01708f04) /* [RO][32] FEP Overrun Error Signals */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_ERR_0_FDBGB                     ,0x01708f08) /* [RO][32] FEP Interface Ready and Stall Signals, FEP Busy Signals */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_ERR_0_FDBGR                     ,0x01708f0c) /* [RO][32] FEP Internal Ready Signals */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_ERR_0_FDBGS                     ,0x01708f10) /* [RO][32] FEP Internal Stall Input Signals */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_ERR_0_STAT                      ,0x01708f20) /* [RO][32] Miscellaneous Error Signals (VPM, VDW, VCD, VCM, L2C) */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_QPUDBG_0_STS2                   ,0x0170c004) /* [RO][32] QPU Debug Status 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_QPUDBG_0_ALLSTS                 ,0x0170c008) /* [RO][32] All QPU Debug Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_QPUDBG_0_VER                    ,0x0170c00c) /* [RO][32] QPU Debug Version */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_QPUDBG_0_UCB0                   ,0x0170c0d0) /* [RO][32] Thread 0 Uniform Cache Base Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_QPUDBG_0_UCB1                   ,0x0170c0d4) /* [RO][32] Thread 1 Uniform Cache Base Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_QPUDBG_0_UCB2                   ,0x0170c0d8) /* [RO][32] Thread 2 Uniform Cache Base Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_QPUDBG_0_UCB3                   ,0x0170c0dc) /* [RO][32] Thread 3 Uniform Cache Base Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_CORE_HOST_INTR_AGGREGATOR_INTR_W0_STATUS ,0x01800000) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_CORE_HOST_INTR_AGGREGATOR_INTR_W1_STATUS ,0x01800004) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_CORE_HOST_INTR_AGGREGATOR_INTR_W0_MASK_STATUS ,0x01800008) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_CORE_HOST_INTR_AGGREGATOR_INTR_W1_MASK_STATUS ,0x0180000c) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ICH_CAP_INST_READ_SIZE          ,0x01824028) /* [RO][32] ASP ICH Capture Instruction Read Size Register (Read Only) */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ICH_CAP_STAT                    ,0x0182402c) /* [RO][32] ASP ICH Capture Status Register (Read Only) */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_REGION_CTRL_MAX_PLAYBACKS       ,0x01825000) /* [RO][32] ASP max number of playbacks supported */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_REGION_CTRL_MAX_PID_CHANNELS    ,0x01825004) /* [RO][32] ASP max number of PID channels supported excluding MEMDA */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_REGION_CTRL_MAX_EPKT_BANDS      ,0x01825008) /* [RO][32] ASP max number of EPKT bands supported */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_REGION_CTRL_MAX_EDPKT_BANDS     ,0x0182500c) /* [RO][32] ASP max number of EDPKT bands supported */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_REGION_CTRL_ASP_CHECKER_IDS     ,0x01825020) /* [RO][32] Checker Invalid IDs */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_SAGE_INTR1_INTR_W0_STATUS       ,0x01826000) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_SAGE_INTR1_INTR_W1_STATUS       ,0x01826004) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_SAGE_INTR1_INTR_W0_MASK_STATUS  ,0x01826008) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_SAGE_INTR1_INTR_W1_MASK_STATUS  ,0x0182600c) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_CHECKER_SAGE_INTR2_STATUS       ,0x01826800) /* [RO][32] SAGE Violation Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_CHECKER_SAGE_INTR2_MASK         ,0x0182680c) /* [RO][32] SAGE Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_CHECKER_HOST_INTR2_STATUS       ,0x01827000) /* [RO][32] HOST Violation Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_CHECKER_HOST_INTR2_MASK         ,0x0182700c) /* [RO][32] HOST Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_CHECKER_BSP_INTR2_STATUS        ,0x01828000) /* [RO][32] BSP Violation Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_CHECKER_BSP_INTR2_MASK          ,0x0182800c) /* [RO][32] BSP Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_SRAC_CAPTURE_MASTER             ,0x0182a00c) /* [RO][32] SRAC Capture Master ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_SRAC_CAPTURE_DATA               ,0x0182a010) /* [RO][32] SRAC Capture Write Data Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_SRAC_CAPTURE_ADDRESS            ,0x0182a018) /* [RO][32] SRAC Capture Address Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_SRAC_CAPTURE_SRAC_ID            ,0x0182a020) /* [RO][32] SRAC Capture SRAC ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_SRAC_CAPTURE_STATUS             ,0x0182a024) /* [RO][32] SRAC Capture Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_SRAC_SLICE_00_ACCESS_CONTROL_STATUS ,0x0182b01c) /* [RO][32] SRAC 00 Access Control Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_SRAC_SLICE_01_ACCESS_CONTROL_STATUS ,0x0182b03c) /* [RO][32] SRAC 01 Access Control Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_SRAC_SLICE_02_ACCESS_CONTROL_STATUS ,0x0182b05c) /* [RO][32] SRAC 02 Access Control Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_SRAC_SLICE_03_ACCESS_CONTROL_STATUS ,0x0182b07c) /* [RO][32] SRAC 03 Access Control Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_SRAC_SLICE_04_ACCESS_CONTROL_STATUS ,0x0182b09c) /* [RO][32] SRAC 04 Access Control Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_SRAC_SLICE_05_ACCESS_CONTROL_STATUS ,0x0182b0bc) /* [RO][32] SRAC 05 Access Control Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_SRAC_SLICE_06_ACCESS_CONTROL_STATUS ,0x0182b0dc) /* [RO][32] SRAC 06 Access Control Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_SRAC_SLICE_07_ACCESS_CONTROL_STATUS ,0x0182b0fc) /* [RO][32] SRAC 07 Access Control Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_SRAC_SLICE_08_ACCESS_CONTROL_STATUS ,0x0182b11c) /* [RO][32] SRAC 08 Access Control Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_SRAC_SLICE_09_ACCESS_CONTROL_STATUS ,0x0182b13c) /* [RO][32] SRAC 09 Access Control Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_SRAC_SLICE_10_ACCESS_CONTROL_STATUS ,0x0182b15c) /* [RO][32] SRAC 10 Access Control Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_SRAC_SLICE_11_ACCESS_CONTROL_STATUS ,0x0182b17c) /* [RO][32] SRAC 11 Access Control Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_REVISION_ID          ,0x01840000) /* [RO][32] Depacketizer Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_EXTRACTED_HDR_DW_COUNT ,0x0184002c) /* [RO][32] Packet Header DW Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_HEADER_DATA          ,0x01840030) /* [RO][32] Header Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_DEBUG_STATUS_REG0    ,0x01840038) /* [RO][32] Debug Status Register0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_DEBUG_STATUS_REG1    ,0x0184003c) /* [RO][32] Debug Status Register1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_DEBUG_STATUS_REG2    ,0x01840040) /* [RO][32] Debug Status Register2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_STATE_MACHINE_STATUS_0_REG ,0x01840044) /* [RO][32] State Machine Status 0 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_STATE_MACHINE_STATUS_1_REG ,0x01840048) /* [RO][32] State Machine Status 1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CHANNEL_01_00_HEADER_COUNT_REG ,0x0184004c) /* [RO][32] Channel 01 and 00 Header Counts Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CHANNEL_03_02_HEADER_COUNT_REG ,0x01840050) /* [RO][32] Channel 03 and 02 Header Counts Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CHANNEL_05_04_HEADER_COUNT_REG ,0x01840054) /* [RO][32] Channel 05 and 04 Header Counts Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CHANNEL_07_06_HEADER_COUNT_REG ,0x01840058) /* [RO][32] Channel 07 and 06 Header Counts Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CHANNEL_09_08_HEADER_COUNT_REG ,0x0184005c) /* [RO][32] Channel 09 and 08 Header Counts Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CHANNEL_11_10_HEADER_COUNT_REG ,0x01840060) /* [RO][32] Channel 11 and 10 Header Counts Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CHANNEL_13_12_HEADER_COUNT_REG ,0x01840064) /* [RO][32] Channel 13 and 12 Header Counts Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CHANNEL_15_14_HEADER_COUNT_REG ,0x01840068) /* [RO][32] Channel 15 and 14 Header Counts Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CHANNEL_17_16_HEADER_COUNT_REG ,0x0184006c) /* [RO][32] Channel 17 and 16 Header Counts Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CHANNEL_19_18_HEADER_COUNT_REG ,0x01840070) /* [RO][32] Channel 19 and 18 Header Counts Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CHANNEL_21_20_HEADER_COUNT_REG ,0x01840074) /* [RO][32] Channel 21 and 20 Header Counts Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CHANNEL_23_22_HEADER_COUNT_REG ,0x01840078) /* [RO][32] Channel 23 and 22 Header Counts Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CHANNEL_25_24_HEADER_COUNT_REG ,0x0184007c) /* [RO][32] Channel 25 and 24 Header Counts Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CHANNEL_27_26_HEADER_COUNT_REG ,0x01840080) /* [RO][32] Channel 27 and 26 Header Counts Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CHANNEL_29_28_HEADER_COUNT_REG ,0x01840084) /* [RO][32] Channel 29 and 28 Header Counts Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CHANNEL_31_30_HEADER_COUNT_REG ,0x01840088) /* [RO][32] Channel 31 and 30 Header Counts Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_00_RX_STATUS_00   ,0x01840318) /* [RO][32] RX Status 00 For Channel 00 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_00_RX_STATUS_01   ,0x0184031c) /* [RO][32] RX Status 01 For Channel 00 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_00_RX_STATUS_02   ,0x01840320) /* [RO][32] RX Status 02 For Channel 00 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_00_RX_STATUS_03   ,0x01840324) /* [RO][32] RX Status 03 For Channel 00 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_00_RX_STATUS_04   ,0x01840328) /* [RO][32] RX Status 04 For Channel 00 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_00_RX_STATUS_05   ,0x0184032c) /* [RO][32] RX Status 05 For Channel 00 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_00_RX_STATUS_06   ,0x01840330) /* [RO][32] RX Status 06 For Channel 00 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_00_RX_STATUS_07   ,0x01840334) /* [RO][32] RX Status 07 For Channel 00 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_00_RING_BUFFER_FULLNESS ,0x01840360) /* [RO][32] DRAM Ring Buffer Fullness in bytes for AV Ring buffer 00 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_01_RX_STATUS_00   ,0x01840388) /* [RO][32] RX Status 00 For Channel 01 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_01_RX_STATUS_01   ,0x0184038c) /* [RO][32] RX Status 01 For Channel 01 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_01_RX_STATUS_02   ,0x01840390) /* [RO][32] RX Status 02 For Channel 01 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_01_RX_STATUS_03   ,0x01840394) /* [RO][32] RX Status 03 For Channel 01 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_01_RX_STATUS_04   ,0x01840398) /* [RO][32] RX Status 04 For Channel 01 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_01_RX_STATUS_05   ,0x0184039c) /* [RO][32] RX Status 05 For Channel 01 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_01_RX_STATUS_06   ,0x018403a0) /* [RO][32] RX Status 06 For Channel 01 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_01_RX_STATUS_07   ,0x018403a4) /* [RO][32] RX Status 07 For Channel 01 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_01_RING_BUFFER_FULLNESS ,0x018403d0) /* [RO][32] DRAM Ring Buffer Fullness in bytes for AV Ring buffer 01 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_02_RX_STATUS_00   ,0x018403f8) /* [RO][32] RX Status 00 For Channel 02 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_02_RX_STATUS_01   ,0x018403fc) /* [RO][32] RX Status 01 For Channel 02 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_02_RX_STATUS_02   ,0x01840400) /* [RO][32] RX Status 02 For Channel 02 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_02_RX_STATUS_03   ,0x01840404) /* [RO][32] RX Status 03 For Channel 02 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_02_RX_STATUS_04   ,0x01840408) /* [RO][32] RX Status 04 For Channel 02 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_02_RX_STATUS_05   ,0x0184040c) /* [RO][32] RX Status 05 For Channel 02 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_02_RX_STATUS_06   ,0x01840410) /* [RO][32] RX Status 06 For Channel 02 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_02_RX_STATUS_07   ,0x01840414) /* [RO][32] RX Status 07 For Channel 02 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_02_RING_BUFFER_FULLNESS ,0x01840440) /* [RO][32] DRAM Ring Buffer Fullness in bytes for AV Ring buffer 02 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_03_RX_STATUS_00   ,0x01840468) /* [RO][32] RX Status 00 For Channel 03 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_03_RX_STATUS_01   ,0x0184046c) /* [RO][32] RX Status 01 For Channel 03 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_03_RX_STATUS_02   ,0x01840470) /* [RO][32] RX Status 02 For Channel 03 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_03_RX_STATUS_03   ,0x01840474) /* [RO][32] RX Status 03 For Channel 03 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_03_RX_STATUS_04   ,0x01840478) /* [RO][32] RX Status 04 For Channel 03 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_03_RX_STATUS_05   ,0x0184047c) /* [RO][32] RX Status 05 For Channel 03 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_03_RX_STATUS_06   ,0x01840480) /* [RO][32] RX Status 06 For Channel 03 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_03_RX_STATUS_07   ,0x01840484) /* [RO][32] RX Status 07 For Channel 03 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_03_RING_BUFFER_FULLNESS ,0x018404b0) /* [RO][32] DRAM Ring Buffer Fullness in bytes for AV Ring buffer 03 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_04_RX_STATUS_00   ,0x018404d8) /* [RO][32] RX Status 00 For Channel 04 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_04_RX_STATUS_01   ,0x018404dc) /* [RO][32] RX Status 01 For Channel 04 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_04_RX_STATUS_02   ,0x018404e0) /* [RO][32] RX Status 02 For Channel 04 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_04_RX_STATUS_03   ,0x018404e4) /* [RO][32] RX Status 03 For Channel 04 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_04_RX_STATUS_04   ,0x018404e8) /* [RO][32] RX Status 04 For Channel 04 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_04_RX_STATUS_05   ,0x018404ec) /* [RO][32] RX Status 05 For Channel 04 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_04_RX_STATUS_06   ,0x018404f0) /* [RO][32] RX Status 06 For Channel 04 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_04_RX_STATUS_07   ,0x018404f4) /* [RO][32] RX Status 07 For Channel 04 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_04_RING_BUFFER_FULLNESS ,0x01840520) /* [RO][32] DRAM Ring Buffer Fullness in bytes for AV Ring buffer 04 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_05_RX_STATUS_00   ,0x01840548) /* [RO][32] RX Status 00 For Channel 05 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_05_RX_STATUS_01   ,0x0184054c) /* [RO][32] RX Status 01 For Channel 05 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_05_RX_STATUS_02   ,0x01840550) /* [RO][32] RX Status 02 For Channel 05 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_05_RX_STATUS_03   ,0x01840554) /* [RO][32] RX Status 03 For Channel 05 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_05_RX_STATUS_04   ,0x01840558) /* [RO][32] RX Status 04 For Channel 05 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_05_RX_STATUS_05   ,0x0184055c) /* [RO][32] RX Status 05 For Channel 05 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_05_RX_STATUS_06   ,0x01840560) /* [RO][32] RX Status 06 For Channel 05 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_05_RX_STATUS_07   ,0x01840564) /* [RO][32] RX Status 07 For Channel 05 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_05_RING_BUFFER_FULLNESS ,0x01840590) /* [RO][32] DRAM Ring Buffer Fullness in bytes for AV Ring buffer 05 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_06_RX_STATUS_00   ,0x018405b8) /* [RO][32] RX Status 00 For Channel 06 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_06_RX_STATUS_01   ,0x018405bc) /* [RO][32] RX Status 01 For Channel 06 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_06_RX_STATUS_02   ,0x018405c0) /* [RO][32] RX Status 02 For Channel 06 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_06_RX_STATUS_03   ,0x018405c4) /* [RO][32] RX Status 03 For Channel 06 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_06_RX_STATUS_04   ,0x018405c8) /* [RO][32] RX Status 04 For Channel 06 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_06_RX_STATUS_05   ,0x018405cc) /* [RO][32] RX Status 05 For Channel 06 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_06_RX_STATUS_06   ,0x018405d0) /* [RO][32] RX Status 06 For Channel 06 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_06_RX_STATUS_07   ,0x018405d4) /* [RO][32] RX Status 07 For Channel 06 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_06_RING_BUFFER_FULLNESS ,0x01840600) /* [RO][32] DRAM Ring Buffer Fullness in bytes for AV Ring buffer 06 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_07_RX_STATUS_00   ,0x01840628) /* [RO][32] RX Status 00 For Channel 07 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_07_RX_STATUS_01   ,0x0184062c) /* [RO][32] RX Status 01 For Channel 07 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_07_RX_STATUS_02   ,0x01840630) /* [RO][32] RX Status 02 For Channel 07 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_07_RX_STATUS_03   ,0x01840634) /* [RO][32] RX Status 03 For Channel 07 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_07_RX_STATUS_04   ,0x01840638) /* [RO][32] RX Status 04 For Channel 07 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_07_RX_STATUS_05   ,0x0184063c) /* [RO][32] RX Status 05 For Channel 07 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_07_RX_STATUS_06   ,0x01840640) /* [RO][32] RX Status 06 For Channel 07 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_07_RX_STATUS_07   ,0x01840644) /* [RO][32] RX Status 07 For Channel 07 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_07_RING_BUFFER_FULLNESS ,0x01840670) /* [RO][32] DRAM Ring Buffer Fullness in bytes for AV Ring buffer 07 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_08_RX_STATUS_00   ,0x01840698) /* [RO][32] RX Status 00 For Channel 08 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_08_RX_STATUS_01   ,0x0184069c) /* [RO][32] RX Status 01 For Channel 08 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_08_RX_STATUS_02   ,0x018406a0) /* [RO][32] RX Status 02 For Channel 08 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_08_RX_STATUS_03   ,0x018406a4) /* [RO][32] RX Status 03 For Channel 08 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_08_RX_STATUS_04   ,0x018406a8) /* [RO][32] RX Status 04 For Channel 08 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_08_RX_STATUS_05   ,0x018406ac) /* [RO][32] RX Status 05 For Channel 08 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_08_RX_STATUS_06   ,0x018406b0) /* [RO][32] RX Status 06 For Channel 08 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_08_RX_STATUS_07   ,0x018406b4) /* [RO][32] RX Status 07 For Channel 08 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_08_RING_BUFFER_FULLNESS ,0x018406e0) /* [RO][32] DRAM Ring Buffer Fullness in bytes for AV Ring buffer 08 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_09_RX_STATUS_00   ,0x01840708) /* [RO][32] RX Status 00 For Channel 09 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_09_RX_STATUS_01   ,0x0184070c) /* [RO][32] RX Status 01 For Channel 09 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_09_RX_STATUS_02   ,0x01840710) /* [RO][32] RX Status 02 For Channel 09 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_09_RX_STATUS_03   ,0x01840714) /* [RO][32] RX Status 03 For Channel 09 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_09_RX_STATUS_04   ,0x01840718) /* [RO][32] RX Status 04 For Channel 09 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_09_RX_STATUS_05   ,0x0184071c) /* [RO][32] RX Status 05 For Channel 09 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_09_RX_STATUS_06   ,0x01840720) /* [RO][32] RX Status 06 For Channel 09 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_09_RX_STATUS_07   ,0x01840724) /* [RO][32] RX Status 07 For Channel 09 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_09_RING_BUFFER_FULLNESS ,0x01840750) /* [RO][32] DRAM Ring Buffer Fullness in bytes for AV Ring buffer 09 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_10_RX_STATUS_00   ,0x01840778) /* [RO][32] RX Status 00 For Channel 10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_10_RX_STATUS_01   ,0x0184077c) /* [RO][32] RX Status 01 For Channel 10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_10_RX_STATUS_02   ,0x01840780) /* [RO][32] RX Status 02 For Channel 10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_10_RX_STATUS_03   ,0x01840784) /* [RO][32] RX Status 03 For Channel 10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_10_RX_STATUS_04   ,0x01840788) /* [RO][32] RX Status 04 For Channel 10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_10_RX_STATUS_05   ,0x0184078c) /* [RO][32] RX Status 05 For Channel 10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_10_RX_STATUS_06   ,0x01840790) /* [RO][32] RX Status 06 For Channel 10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_10_RX_STATUS_07   ,0x01840794) /* [RO][32] RX Status 07 For Channel 10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_10_RING_BUFFER_FULLNESS ,0x018407c0) /* [RO][32] DRAM Ring Buffer Fullness in bytes for AV Ring buffer 10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_11_RX_STATUS_00   ,0x018407e8) /* [RO][32] RX Status 00 For Channel 11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_11_RX_STATUS_01   ,0x018407ec) /* [RO][32] RX Status 01 For Channel 11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_11_RX_STATUS_02   ,0x018407f0) /* [RO][32] RX Status 02 For Channel 11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_11_RX_STATUS_03   ,0x018407f4) /* [RO][32] RX Status 03 For Channel 11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_11_RX_STATUS_04   ,0x018407f8) /* [RO][32] RX Status 04 For Channel 11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_11_RX_STATUS_05   ,0x018407fc) /* [RO][32] RX Status 05 For Channel 11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_11_RX_STATUS_06   ,0x01840800) /* [RO][32] RX Status 06 For Channel 11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_11_RX_STATUS_07   ,0x01840804) /* [RO][32] RX Status 07 For Channel 11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_11_RING_BUFFER_FULLNESS ,0x01840830) /* [RO][32] DRAM Ring Buffer Fullness in bytes for AV Ring buffer 11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_12_RX_STATUS_00   ,0x01840858) /* [RO][32] RX Status 00 For Channel 12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_12_RX_STATUS_01   ,0x0184085c) /* [RO][32] RX Status 01 For Channel 12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_12_RX_STATUS_02   ,0x01840860) /* [RO][32] RX Status 02 For Channel 12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_12_RX_STATUS_03   ,0x01840864) /* [RO][32] RX Status 03 For Channel 12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_12_RX_STATUS_04   ,0x01840868) /* [RO][32] RX Status 04 For Channel 12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_12_RX_STATUS_05   ,0x0184086c) /* [RO][32] RX Status 05 For Channel 12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_12_RX_STATUS_06   ,0x01840870) /* [RO][32] RX Status 06 For Channel 12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_12_RX_STATUS_07   ,0x01840874) /* [RO][32] RX Status 07 For Channel 12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_12_RING_BUFFER_FULLNESS ,0x018408a0) /* [RO][32] DRAM Ring Buffer Fullness in bytes for AV Ring buffer 12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_13_RX_STATUS_00   ,0x018408c8) /* [RO][32] RX Status 00 For Channel 13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_13_RX_STATUS_01   ,0x018408cc) /* [RO][32] RX Status 01 For Channel 13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_13_RX_STATUS_02   ,0x018408d0) /* [RO][32] RX Status 02 For Channel 13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_13_RX_STATUS_03   ,0x018408d4) /* [RO][32] RX Status 03 For Channel 13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_13_RX_STATUS_04   ,0x018408d8) /* [RO][32] RX Status 04 For Channel 13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_13_RX_STATUS_05   ,0x018408dc) /* [RO][32] RX Status 05 For Channel 13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_13_RX_STATUS_06   ,0x018408e0) /* [RO][32] RX Status 06 For Channel 13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_13_RX_STATUS_07   ,0x018408e4) /* [RO][32] RX Status 07 For Channel 13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_13_RING_BUFFER_FULLNESS ,0x01840910) /* [RO][32] DRAM Ring Buffer Fullness in bytes for AV Ring buffer 13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_14_RX_STATUS_00   ,0x01840938) /* [RO][32] RX Status 00 For Channel 14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_14_RX_STATUS_01   ,0x0184093c) /* [RO][32] RX Status 01 For Channel 14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_14_RX_STATUS_02   ,0x01840940) /* [RO][32] RX Status 02 For Channel 14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_14_RX_STATUS_03   ,0x01840944) /* [RO][32] RX Status 03 For Channel 14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_14_RX_STATUS_04   ,0x01840948) /* [RO][32] RX Status 04 For Channel 14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_14_RX_STATUS_05   ,0x0184094c) /* [RO][32] RX Status 05 For Channel 14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_14_RX_STATUS_06   ,0x01840950) /* [RO][32] RX Status 06 For Channel 14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_14_RX_STATUS_07   ,0x01840954) /* [RO][32] RX Status 07 For Channel 14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_14_RING_BUFFER_FULLNESS ,0x01840980) /* [RO][32] DRAM Ring Buffer Fullness in bytes for AV Ring buffer 14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_15_RX_STATUS_00   ,0x018409a8) /* [RO][32] RX Status 00 For Channel 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_15_RX_STATUS_01   ,0x018409ac) /* [RO][32] RX Status 01 For Channel 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_15_RX_STATUS_02   ,0x018409b0) /* [RO][32] RX Status 02 For Channel 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_15_RX_STATUS_03   ,0x018409b4) /* [RO][32] RX Status 03 For Channel 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_15_RX_STATUS_04   ,0x018409b8) /* [RO][32] RX Status 04 For Channel 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_15_RX_STATUS_05   ,0x018409bc) /* [RO][32] RX Status 05 For Channel 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_15_RX_STATUS_06   ,0x018409c0) /* [RO][32] RX Status 06 For Channel 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_15_RX_STATUS_07   ,0x018409c4) /* [RO][32] RX Status 07 For Channel 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_15_RING_BUFFER_FULLNESS ,0x018409f0) /* [RO][32] DRAM Ring Buffer Fullness in bytes for AV Ring buffer 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_16_RX_STATUS_00   ,0x01840a18) /* [RO][32] RX Status 00 For Channel 16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_16_RX_STATUS_01   ,0x01840a1c) /* [RO][32] RX Status 01 For Channel 16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_16_RX_STATUS_02   ,0x01840a20) /* [RO][32] RX Status 02 For Channel 16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_16_RX_STATUS_03   ,0x01840a24) /* [RO][32] RX Status 03 For Channel 16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_16_RX_STATUS_04   ,0x01840a28) /* [RO][32] RX Status 04 For Channel 16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_16_RX_STATUS_05   ,0x01840a2c) /* [RO][32] RX Status 05 For Channel 16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_16_RX_STATUS_06   ,0x01840a30) /* [RO][32] RX Status 06 For Channel 16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_16_RX_STATUS_07   ,0x01840a34) /* [RO][32] RX Status 07 For Channel 16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_16_RING_BUFFER_FULLNESS ,0x01840a60) /* [RO][32] DRAM Ring Buffer Fullness in bytes for AV Ring buffer 16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_17_RX_STATUS_00   ,0x01840a88) /* [RO][32] RX Status 00 For Channel 17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_17_RX_STATUS_01   ,0x01840a8c) /* [RO][32] RX Status 01 For Channel 17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_17_RX_STATUS_02   ,0x01840a90) /* [RO][32] RX Status 02 For Channel 17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_17_RX_STATUS_03   ,0x01840a94) /* [RO][32] RX Status 03 For Channel 17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_17_RX_STATUS_04   ,0x01840a98) /* [RO][32] RX Status 04 For Channel 17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_17_RX_STATUS_05   ,0x01840a9c) /* [RO][32] RX Status 05 For Channel 17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_17_RX_STATUS_06   ,0x01840aa0) /* [RO][32] RX Status 06 For Channel 17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_17_RX_STATUS_07   ,0x01840aa4) /* [RO][32] RX Status 07 For Channel 17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_17_RING_BUFFER_FULLNESS ,0x01840ad0) /* [RO][32] DRAM Ring Buffer Fullness in bytes for AV Ring buffer 17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_18_RX_STATUS_00   ,0x01840af8) /* [RO][32] RX Status 00 For Channel 18 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_18_RX_STATUS_01   ,0x01840afc) /* [RO][32] RX Status 01 For Channel 18 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_18_RX_STATUS_02   ,0x01840b00) /* [RO][32] RX Status 02 For Channel 18 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_18_RX_STATUS_03   ,0x01840b04) /* [RO][32] RX Status 03 For Channel 18 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_18_RX_STATUS_04   ,0x01840b08) /* [RO][32] RX Status 04 For Channel 18 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_18_RX_STATUS_05   ,0x01840b0c) /* [RO][32] RX Status 05 For Channel 18 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_18_RX_STATUS_06   ,0x01840b10) /* [RO][32] RX Status 06 For Channel 18 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_18_RX_STATUS_07   ,0x01840b14) /* [RO][32] RX Status 07 For Channel 18 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_18_RING_BUFFER_FULLNESS ,0x01840b40) /* [RO][32] DRAM Ring Buffer Fullness in bytes for AV Ring buffer 18 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_19_RX_STATUS_00   ,0x01840b68) /* [RO][32] RX Status 00 For Channel 19 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_19_RX_STATUS_01   ,0x01840b6c) /* [RO][32] RX Status 01 For Channel 19 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_19_RX_STATUS_02   ,0x01840b70) /* [RO][32] RX Status 02 For Channel 19 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_19_RX_STATUS_03   ,0x01840b74) /* [RO][32] RX Status 03 For Channel 19 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_19_RX_STATUS_04   ,0x01840b78) /* [RO][32] RX Status 04 For Channel 19 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_19_RX_STATUS_05   ,0x01840b7c) /* [RO][32] RX Status 05 For Channel 19 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_19_RX_STATUS_06   ,0x01840b80) /* [RO][32] RX Status 06 For Channel 19 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_19_RX_STATUS_07   ,0x01840b84) /* [RO][32] RX Status 07 For Channel 19 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_19_RING_BUFFER_FULLNESS ,0x01840bb0) /* [RO][32] DRAM Ring Buffer Fullness in bytes for AV Ring buffer 19 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_20_RX_STATUS_00   ,0x01840bd8) /* [RO][32] RX Status 00 For Channel 20 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_20_RX_STATUS_01   ,0x01840bdc) /* [RO][32] RX Status 01 For Channel 20 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_20_RX_STATUS_02   ,0x01840be0) /* [RO][32] RX Status 02 For Channel 20 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_20_RX_STATUS_03   ,0x01840be4) /* [RO][32] RX Status 03 For Channel 20 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_20_RX_STATUS_04   ,0x01840be8) /* [RO][32] RX Status 04 For Channel 20 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_20_RX_STATUS_05   ,0x01840bec) /* [RO][32] RX Status 05 For Channel 20 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_20_RX_STATUS_06   ,0x01840bf0) /* [RO][32] RX Status 06 For Channel 20 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_20_RX_STATUS_07   ,0x01840bf4) /* [RO][32] RX Status 07 For Channel 20 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_20_RING_BUFFER_FULLNESS ,0x01840c20) /* [RO][32] DRAM Ring Buffer Fullness in bytes for AV Ring buffer 20 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_21_RX_STATUS_00   ,0x01840c48) /* [RO][32] RX Status 00 For Channel 21 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_21_RX_STATUS_01   ,0x01840c4c) /* [RO][32] RX Status 01 For Channel 21 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_21_RX_STATUS_02   ,0x01840c50) /* [RO][32] RX Status 02 For Channel 21 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_21_RX_STATUS_03   ,0x01840c54) /* [RO][32] RX Status 03 For Channel 21 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_21_RX_STATUS_04   ,0x01840c58) /* [RO][32] RX Status 04 For Channel 21 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_21_RX_STATUS_05   ,0x01840c5c) /* [RO][32] RX Status 05 For Channel 21 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_21_RX_STATUS_06   ,0x01840c60) /* [RO][32] RX Status 06 For Channel 21 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_21_RX_STATUS_07   ,0x01840c64) /* [RO][32] RX Status 07 For Channel 21 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_21_RING_BUFFER_FULLNESS ,0x01840c90) /* [RO][32] DRAM Ring Buffer Fullness in bytes for AV Ring buffer 21 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_22_RX_STATUS_00   ,0x01840cb8) /* [RO][32] RX Status 00 For Channel 22 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_22_RX_STATUS_01   ,0x01840cbc) /* [RO][32] RX Status 01 For Channel 22 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_22_RX_STATUS_02   ,0x01840cc0) /* [RO][32] RX Status 02 For Channel 22 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_22_RX_STATUS_03   ,0x01840cc4) /* [RO][32] RX Status 03 For Channel 22 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_22_RX_STATUS_04   ,0x01840cc8) /* [RO][32] RX Status 04 For Channel 22 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_22_RX_STATUS_05   ,0x01840ccc) /* [RO][32] RX Status 05 For Channel 22 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_22_RX_STATUS_06   ,0x01840cd0) /* [RO][32] RX Status 06 For Channel 22 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_22_RX_STATUS_07   ,0x01840cd4) /* [RO][32] RX Status 07 For Channel 22 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_22_RING_BUFFER_FULLNESS ,0x01840d00) /* [RO][32] DRAM Ring Buffer Fullness in bytes for AV Ring buffer 22 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_23_RX_STATUS_00   ,0x01840d28) /* [RO][32] RX Status 00 For Channel 23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_23_RX_STATUS_01   ,0x01840d2c) /* [RO][32] RX Status 01 For Channel 23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_23_RX_STATUS_02   ,0x01840d30) /* [RO][32] RX Status 02 For Channel 23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_23_RX_STATUS_03   ,0x01840d34) /* [RO][32] RX Status 03 For Channel 23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_23_RX_STATUS_04   ,0x01840d38) /* [RO][32] RX Status 04 For Channel 23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_23_RX_STATUS_05   ,0x01840d3c) /* [RO][32] RX Status 05 For Channel 23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_23_RX_STATUS_06   ,0x01840d40) /* [RO][32] RX Status 06 For Channel 23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_23_RX_STATUS_07   ,0x01840d44) /* [RO][32] RX Status 07 For Channel 23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_23_RING_BUFFER_FULLNESS ,0x01840d70) /* [RO][32] DRAM Ring Buffer Fullness in bytes for AV Ring buffer 23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_24_RX_STATUS_00   ,0x01840d98) /* [RO][32] RX Status 00 For Channel 24 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_24_RX_STATUS_01   ,0x01840d9c) /* [RO][32] RX Status 01 For Channel 24 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_24_RX_STATUS_02   ,0x01840da0) /* [RO][32] RX Status 02 For Channel 24 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_24_RX_STATUS_03   ,0x01840da4) /* [RO][32] RX Status 03 For Channel 24 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_24_RX_STATUS_04   ,0x01840da8) /* [RO][32] RX Status 04 For Channel 24 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_24_RX_STATUS_05   ,0x01840dac) /* [RO][32] RX Status 05 For Channel 24 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_24_RX_STATUS_06   ,0x01840db0) /* [RO][32] RX Status 06 For Channel 24 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_24_RX_STATUS_07   ,0x01840db4) /* [RO][32] RX Status 07 For Channel 24 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_24_RING_BUFFER_FULLNESS ,0x01840de0) /* [RO][32] DRAM Ring Buffer Fullness in bytes for AV Ring buffer 24 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_25_RX_STATUS_00   ,0x01840e08) /* [RO][32] RX Status 00 For Channel 25 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_25_RX_STATUS_01   ,0x01840e0c) /* [RO][32] RX Status 01 For Channel 25 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_25_RX_STATUS_02   ,0x01840e10) /* [RO][32] RX Status 02 For Channel 25 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_25_RX_STATUS_03   ,0x01840e14) /* [RO][32] RX Status 03 For Channel 25 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_25_RX_STATUS_04   ,0x01840e18) /* [RO][32] RX Status 04 For Channel 25 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_25_RX_STATUS_05   ,0x01840e1c) /* [RO][32] RX Status 05 For Channel 25 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_25_RX_STATUS_06   ,0x01840e20) /* [RO][32] RX Status 06 For Channel 25 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_25_RX_STATUS_07   ,0x01840e24) /* [RO][32] RX Status 07 For Channel 25 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_25_RING_BUFFER_FULLNESS ,0x01840e50) /* [RO][32] DRAM Ring Buffer Fullness in bytes for AV Ring buffer 25 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_26_RX_STATUS_00   ,0x01840e78) /* [RO][32] RX Status 00 For Channel 26 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_26_RX_STATUS_01   ,0x01840e7c) /* [RO][32] RX Status 01 For Channel 26 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_26_RX_STATUS_02   ,0x01840e80) /* [RO][32] RX Status 02 For Channel 26 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_26_RX_STATUS_03   ,0x01840e84) /* [RO][32] RX Status 03 For Channel 26 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_26_RX_STATUS_04   ,0x01840e88) /* [RO][32] RX Status 04 For Channel 26 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_26_RX_STATUS_05   ,0x01840e8c) /* [RO][32] RX Status 05 For Channel 26 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_26_RX_STATUS_06   ,0x01840e90) /* [RO][32] RX Status 06 For Channel 26 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_26_RX_STATUS_07   ,0x01840e94) /* [RO][32] RX Status 07 For Channel 26 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_26_RING_BUFFER_FULLNESS ,0x01840ec0) /* [RO][32] DRAM Ring Buffer Fullness in bytes for AV Ring buffer 26 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_27_RX_STATUS_00   ,0x01840ee8) /* [RO][32] RX Status 00 For Channel 27 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_27_RX_STATUS_01   ,0x01840eec) /* [RO][32] RX Status 01 For Channel 27 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_27_RX_STATUS_02   ,0x01840ef0) /* [RO][32] RX Status 02 For Channel 27 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_27_RX_STATUS_03   ,0x01840ef4) /* [RO][32] RX Status 03 For Channel 27 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_27_RX_STATUS_04   ,0x01840ef8) /* [RO][32] RX Status 04 For Channel 27 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_27_RX_STATUS_05   ,0x01840efc) /* [RO][32] RX Status 05 For Channel 27 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_27_RX_STATUS_06   ,0x01840f00) /* [RO][32] RX Status 06 For Channel 27 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_27_RX_STATUS_07   ,0x01840f04) /* [RO][32] RX Status 07 For Channel 27 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_27_RING_BUFFER_FULLNESS ,0x01840f30) /* [RO][32] DRAM Ring Buffer Fullness in bytes for AV Ring buffer 27 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_28_RX_STATUS_00   ,0x01840f58) /* [RO][32] RX Status 00 For Channel 28 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_28_RX_STATUS_01   ,0x01840f5c) /* [RO][32] RX Status 01 For Channel 28 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_28_RX_STATUS_02   ,0x01840f60) /* [RO][32] RX Status 02 For Channel 28 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_28_RX_STATUS_03   ,0x01840f64) /* [RO][32] RX Status 03 For Channel 28 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_28_RX_STATUS_04   ,0x01840f68) /* [RO][32] RX Status 04 For Channel 28 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_28_RX_STATUS_05   ,0x01840f6c) /* [RO][32] RX Status 05 For Channel 28 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_28_RX_STATUS_06   ,0x01840f70) /* [RO][32] RX Status 06 For Channel 28 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_28_RX_STATUS_07   ,0x01840f74) /* [RO][32] RX Status 07 For Channel 28 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_28_RING_BUFFER_FULLNESS ,0x01840fa0) /* [RO][32] DRAM Ring Buffer Fullness in bytes for AV Ring buffer 28 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_29_RX_STATUS_00   ,0x01840fc8) /* [RO][32] RX Status 00 For Channel 29 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_29_RX_STATUS_01   ,0x01840fcc) /* [RO][32] RX Status 01 For Channel 29 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_29_RX_STATUS_02   ,0x01840fd0) /* [RO][32] RX Status 02 For Channel 29 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_29_RX_STATUS_03   ,0x01840fd4) /* [RO][32] RX Status 03 For Channel 29 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_29_RX_STATUS_04   ,0x01840fd8) /* [RO][32] RX Status 04 For Channel 29 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_29_RX_STATUS_05   ,0x01840fdc) /* [RO][32] RX Status 05 For Channel 29 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_29_RX_STATUS_06   ,0x01840fe0) /* [RO][32] RX Status 06 For Channel 29 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_29_RX_STATUS_07   ,0x01840fe4) /* [RO][32] RX Status 07 For Channel 29 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_29_RING_BUFFER_FULLNESS ,0x01841010) /* [RO][32] DRAM Ring Buffer Fullness in bytes for AV Ring buffer 29 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_30_RX_STATUS_00   ,0x01841038) /* [RO][32] RX Status 00 For Channel 30 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_30_RX_STATUS_01   ,0x0184103c) /* [RO][32] RX Status 01 For Channel 30 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_30_RX_STATUS_02   ,0x01841040) /* [RO][32] RX Status 02 For Channel 30 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_30_RX_STATUS_03   ,0x01841044) /* [RO][32] RX Status 03 For Channel 30 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_30_RX_STATUS_04   ,0x01841048) /* [RO][32] RX Status 04 For Channel 30 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_30_RX_STATUS_05   ,0x0184104c) /* [RO][32] RX Status 05 For Channel 30 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_30_RX_STATUS_06   ,0x01841050) /* [RO][32] RX Status 06 For Channel 30 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_30_RX_STATUS_07   ,0x01841054) /* [RO][32] RX Status 07 For Channel 30 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_30_RING_BUFFER_FULLNESS ,0x01841080) /* [RO][32] DRAM Ring Buffer Fullness in bytes for AV Ring buffer 30 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_31_RX_STATUS_00   ,0x018410a8) /* [RO][32] RX Status 00 For Channel 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_31_RX_STATUS_01   ,0x018410ac) /* [RO][32] RX Status 01 For Channel 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_31_RX_STATUS_02   ,0x018410b0) /* [RO][32] RX Status 02 For Channel 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_31_RX_STATUS_03   ,0x018410b4) /* [RO][32] RX Status 03 For Channel 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_31_RX_STATUS_04   ,0x018410b8) /* [RO][32] RX Status 04 For Channel 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_31_RX_STATUS_05   ,0x018410bc) /* [RO][32] RX Status 05 For Channel 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_31_RX_STATUS_06   ,0x018410c0) /* [RO][32] RX Status 06 For Channel 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_31_RX_STATUS_07   ,0x018410c4) /* [RO][32] RX Status 07 For Channel 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_CH_31_RING_BUFFER_FULLNESS ,0x018410f0) /* [RO][32] DRAM Ring Buffer Fullness in bytes for AV Ring buffer 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_CORE_HEADER_RING_BUFFER_FULLNESS ,0x01841128) /* [RO][32] DRAM Ring Buffer Fullness in bytes for Header Ring buffer */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_UNMAC_MIB_GR64            ,0x01841400) /* [RO][32] Receive 64B Frame Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_UNMAC_MIB_GR127           ,0x01841404) /* [RO][32] Receive 65B to 127B Frame Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_UNMAC_MIB_GR255           ,0x01841408) /* [RO][32] Receive 128B to 255B Frame Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_UNMAC_MIB_GR511           ,0x0184140c) /* [RO][32] Receive 256B to 511B Frame Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_UNMAC_MIB_GR1023          ,0x01841410) /* [RO][32] Receive 512B to 1023B Frame Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_UNMAC_MIB_GR1518          ,0x01841414) /* [RO][32] Receive 1024B to 1518B Frame Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_UNMAC_MIB_GRMGV           ,0x01841418) /* [RO][32] Receive 1519B to 1522B Good VLAN Frame Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_UNMAC_MIB_GR2047          ,0x0184141c) /* [RO][32] Receive 1519B to 2047B Frame Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_UNMAC_MIB_GR4095          ,0x01841420) /* [RO][32] Receive 2048B to 4095B Frame Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_UNMAC_MIB_GR9216          ,0x01841424) /* [RO][32] Receive 4096B to 9216B Frame Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_UNMAC_MIB_GRPKT           ,0x01841428) /* [RO][32] Receive Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_UNMAC_MIB_GRBYT           ,0x0184142c) /* [RO][32] Receive Byte Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_UNMAC_MIB_GRMCA           ,0x01841430) /* [RO][32] Receive Multicast Frame Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_UNMAC_MIB_GRBCA           ,0x01841434) /* [RO][32] Receive Broadcast Frame Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_UNMAC_MIB_GRFCS           ,0x01841438) /* [RO][32] Receive FCS Error Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_UNMAC_MIB_GRXCF           ,0x0184143c) /* [RO][32] Receive Control Frame Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_UNMAC_MIB_GRXPF           ,0x01841440) /* [RO][32] Receive Pause Frame Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_UNMAC_MIB_GRXUO           ,0x01841444) /* [RO][32] Receive Unknown OP Code Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_UNMAC_MIB_GRALN           ,0x01841448) /* [RO][32] Receive Alignment Error Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_UNMAC_MIB_GRFLR           ,0x0184144c) /* [RO][32] Receive Frame Length Out Of Range Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_UNMAC_MIB_GRCDE           ,0x01841450) /* [RO][32] Receive Code Error Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_UNMAC_MIB_GRFCR           ,0x01841454) /* [RO][32] Receive Carrier Sense Error Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_UNMAC_MIB_GROVR           ,0x01841458) /* [RO][32] Receive Oversize Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_UNMAC_MIB_GRJBR           ,0x0184145c) /* [RO][32] Receive Jabber Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_UNMAC_MIB_GRMTUE          ,0x01841460) /* [RO][32] Receive MTU Error Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_UNMAC_MIB_GRPOK           ,0x01841464) /* [RO][32] Receive Good Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_UNMAC_MIB_GRUC            ,0x01841468) /* [RO][32] Receive Unicast Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_UNMAC_MIB_GRPPP           ,0x0184146c) /* [RO][32] Receive PPP Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_UNMAC_MIB_GRCRC           ,0x01841470) /* [RO][32] Receive CRC Match Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_UNMAC_MIB_TR64            ,0x01841480) /* [RO][32] Transmit 64B Frame Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_UNMAC_MIB_TR127           ,0x01841484) /* [RO][32] Transmit 65B to 127B Frame Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_UNMAC_MIB_TR255           ,0x01841488) /* [RO][32] Transmit 128B to 255B Frame Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_UNMAC_MIB_TR511           ,0x0184148c) /* [RO][32] Transmit 256B to 511B Frame Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_UNMAC_MIB_TR1023          ,0x01841490) /* [RO][32] Transmit 512B to 1023B Frame Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_UNMAC_MIB_TR1518          ,0x01841494) /* [RO][32] Transmit 1024B to 1518B Frame Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_UNMAC_MIB_TRMGV           ,0x01841498) /* [RO][32] Transmit 1519B to 1522B Good VLAN Frame Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_UNMAC_MIB_TR2047          ,0x0184149c) /* [RO][32] Transmit 1519B to 2047B Frame Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_UNMAC_MIB_TR4095          ,0x018414a0) /* [RO][32] Transmit 2048B to 4095B Frame Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_UNMAC_MIB_TR9216          ,0x018414a4) /* [RO][32] Transmit 4096B to 9216B Frame Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_UNMAC_MIB_GTPKT           ,0x018414a8) /* [RO][32] Transmit Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_UNMAC_MIB_GTMCA           ,0x018414ac) /* [RO][32] Transmit Multicast Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_UNMAC_MIB_GTBCA           ,0x018414b0) /* [RO][32] Transmit Broadcast Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_UNMAC_MIB_GTXPF           ,0x018414b4) /* [RO][32] Transmit Pause Frame Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_UNMAC_MIB_GTXCF           ,0x018414b8) /* [RO][32] Transmit Control Frame Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_UNMAC_MIB_GTFCS           ,0x018414bc) /* [RO][32] Transmit FCS Error Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_UNMAC_MIB_GTOVR           ,0x018414c0) /* [RO][32] Transmit Oversize Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_UNMAC_MIB_GTDRF           ,0x018414c4) /* [RO][32] Transmit Deferral Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_UNMAC_MIB_GTEDF           ,0x018414c8) /* [RO][32] Transmit Excessive Deferral Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_UNMAC_MIB_GTSCL           ,0x018414cc) /* [RO][32] Transmit Single Collision Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_UNMAC_MIB_GTMCL           ,0x018414d0) /* [RO][32] Transmit Multiple Collision Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_UNMAC_MIB_GTLCL           ,0x018414d4) /* [RO][32] Transmit Late Collision Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_UNMAC_MIB_GTXCL           ,0x018414d8) /* [RO][32] Transmit Excessive Collision Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_UNMAC_MIB_GTFRG           ,0x018414dc) /* [RO][32] Transmit Fragments Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_UNMAC_MIB_GTNCL           ,0x018414e0) /* [RO][32] Transmit Total Collision Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_UNMAC_MIB_GTJBR           ,0x018414e4) /* [RO][32] Transmit Jabber Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_UNMAC_MIB_GTBYT           ,0x018414e8) /* [RO][32] Transmit Byte Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_UNMAC_MIB_GTPOK           ,0x018414ec) /* [RO][32] Transmit Good Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_UNMAC_MIB_GTUC            ,0x018414f0) /* [RO][32] Transmit Unicast Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_UNMAC_MIB_RRPKT           ,0x01841500) /* [RO][32] Receive RUNT Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_UNMAC_MIB_RRUND           ,0x01841504) /* [RO][32] Receive RUNT Packet And Contain A Valid FCS */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_UNMAC_MIB_RRFRG           ,0x01841508) /* [RO][32] Receive RUNT Packet And Contain Invalid FCS or Alignment Error */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_UNMAC_MIB_RRBYT           ,0x0184150c) /* [RO][32] Receive RUNT Packet Byte Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_HOST_INTR1_INTR_W0_STATUS ,0x01841600) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_HOST_INTR1_INTR_W0_MASK_STATUS ,0x01841608) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_PCI_INTR1_INTR_W0_STATUS  ,0x01841680) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_PCI_INTR1_INTR_W0_MASK_STATUS ,0x01841688) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_LOCAL_INTR1_INTR_W0_STATUS ,0x01841700) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_LOCAL_INTR1_INTR_W0_MASK_STATUS ,0x01841708) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_MISC_INTR2_HOST_STATUS    ,0x01841780) /* [RO][32] HOST Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_MISC_INTR2_HOST_MASK      ,0x0184178c) /* [RO][32] HOST Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_MISC_INTR2_PCI_STATUS     ,0x01841798) /* [RO][32] PCI Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_MISC_INTR2_PCI_MASK       ,0x018417a4) /* [RO][32] PCI Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_MISC_INTR2_LOCAL_STATUS   ,0x018417b0) /* [RO][32] LOCAL Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_MISC_INTR2_LOCAL_MASK     ,0x018417bc) /* [RO][32] LOCAL Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_AV_FULLNESS_INTR2_HOST_STATUS ,0x01841800) /* [RO][32] HOST Interrupt Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_AV_FULLNESS_INTR2_HOST_MASK_STATUS ,0x0184180c) /* [RO][32] HOST Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_AV_FULLNESS_INTR2_PCI_STATUS ,0x01841818) /* [RO][32] PCI Interrupt Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_AV_FULLNESS_INTR2_PCI_MASK_STATUS ,0x01841824) /* [RO][32] PCI Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_AV_FULLNESS_INTR2_LOCAL_STATUS ,0x01841830) /* [RO][32] LOCAL Interrupt Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_AV_FULLNESS_INTR2_LOCAL_MASK_STATUS ,0x0184183c) /* [RO][32] LOCAL Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_AV_ETHER_HDR_INTR2_HOST_STATUS ,0x01841880) /* [RO][32] HOST Interrupt Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_AV_ETHER_HDR_INTR2_HOST_MASK_STATUS ,0x0184188c) /* [RO][32] HOST Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_AV_ETHER_HDR_INTR2_PCI_STATUS ,0x01841898) /* [RO][32] PCI Interrupt Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_AV_ETHER_HDR_INTR2_PCI_MASK_STATUS ,0x018418a4) /* [RO][32] PCI Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_AV_ETHER_HDR_INTR2_LOCAL_STATUS ,0x018418b0) /* [RO][32] LOCAL Interrupt Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_AV_ETHER_HDR_INTR2_LOCAL_MASK_STATUS ,0x018418bc) /* [RO][32] LOCAL Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_AV_L3_HDR_INTR2_HOST_STATUS ,0x01841900) /* [RO][32] HOST Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_AV_L3_HDR_INTR2_HOST_MASK ,0x0184190c) /* [RO][32] HOST Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_AV_L3_HDR_INTR2_PCI_STATUS ,0x01841918) /* [RO][32] PCI Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_AV_L3_HDR_INTR2_PCI_MASK  ,0x01841924) /* [RO][32] PCI Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_AV_L3_HDR_INTR2_LOCAL_STATUS ,0x01841930) /* [RO][32] LOCAL Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_AV_L3_HDR_INTR2_LOCAL_MASK ,0x0184193c) /* [RO][32] LOCAL Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_AV_L4_HDR_INTR2_HOST_STATUS ,0x01841980) /* [RO][32] HOST Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_AV_L4_HDR_INTR2_HOST_MASK ,0x0184198c) /* [RO][32] HOST Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_AV_L4_HDR_INTR2_PCI_STATUS ,0x01841998) /* [RO][32] PCI Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_AV_L4_HDR_INTR2_PCI_MASK  ,0x018419a4) /* [RO][32] PCI Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_AV_L4_HDR_INTR2_LOCAL_STATUS ,0x018419b0) /* [RO][32] LOCAL Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_AV_L4_HDR_INTR2_LOCAL_MASK ,0x018419bc) /* [RO][32] LOCAL Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_AV_HDR_EXCEED_128B_INTR2_HOST_STATUS ,0x01841a00) /* [RO][32] HOST Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_AV_HDR_EXCEED_128B_INTR2_HOST_MASK ,0x01841a0c) /* [RO][32] HOST Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_AV_HDR_EXCEED_128B_INTR2_PCI_STATUS ,0x01841a18) /* [RO][32] PCI Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_AV_HDR_EXCEED_128B_INTR2_PCI_MASK ,0x01841a24) /* [RO][32] PCI Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_AV_HDR_EXCEED_128B_INTR2_LOCAL_STATUS ,0x01841a30) /* [RO][32] LOCAL Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_AV_HDR_EXCEED_128B_INTR2_LOCAL_MASK ,0x01841a3c) /* [RO][32] LOCAL Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_AV_L3_CS_INTR2_HOST_STATUS ,0x01841a80) /* [RO][32] HOST Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_AV_L3_CS_INTR2_HOST_MASK  ,0x01841a8c) /* [RO][32] HOST Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_AV_L3_CS_INTR2_PCI_STATUS ,0x01841a98) /* [RO][32] PCI Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_AV_L3_CS_INTR2_PCI_MASK   ,0x01841aa4) /* [RO][32] PCI Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_AV_L3_CS_INTR2_LOCAL_STATUS ,0x01841ab0) /* [RO][32] LOCAL Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_AV_L3_CS_INTR2_LOCAL_MASK ,0x01841abc) /* [RO][32] LOCAL Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_AV_L4_CS_INTR2_HOST_STATUS ,0x01841b00) /* [RO][32] HOST Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_AV_L4_CS_INTR2_HOST_MASK  ,0x01841b0c) /* [RO][32] HOST Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_AV_L4_CS_INTR2_PCI_STATUS ,0x01841b18) /* [RO][32] PCI Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_AV_L4_CS_INTR2_PCI_MASK   ,0x01841b24) /* [RO][32] PCI Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_AV_L4_CS_INTR2_LOCAL_STATUS ,0x01841b30) /* [RO][32] LOCAL Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_AV_L4_CS_INTR2_LOCAL_MASK ,0x01841b3c) /* [RO][32] LOCAL Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_AV_XON_INTR2_HOST_STATUS  ,0x01841b80) /* [RO][32] HOST Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_AV_XON_INTR2_HOST_MASK    ,0x01841b8c) /* [RO][32] HOST Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_AV_XON_INTR2_PCI_STATUS   ,0x01841b98) /* [RO][32] PCI Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_AV_XON_INTR2_PCI_MASK     ,0x01841ba4) /* [RO][32] PCI Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_AV_XON_INTR2_LOCAL_STATUS ,0x01841bb0) /* [RO][32] LOCAL Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_AV_XON_INTR2_LOCAL_MASK   ,0x01841bbc) /* [RO][32] LOCAL Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_AV_XOFF_INTR2_HOST_STATUS ,0x01841c00) /* [RO][32] HOST Interrupt Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_AV_XOFF_INTR2_HOST_MASK   ,0x01841c0c) /* [RO][32] HOST Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_AV_XOFF_INTR2_PCI_STATUS  ,0x01841c18) /* [RO][32] PCI Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_AV_XOFF_INTR2_PCI_MASK    ,0x01841c24) /* [RO][32] PCI Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_AV_XOFF_INTR2_LOCAL_STATUS ,0x01841c30) /* [RO][32] LOCAL Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_AV_XOFF_INTR2_LOCAL_MASK  ,0x01841c3c) /* [RO][32] LOCAL Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_AV_OVFL_INTR2_HOST_STATUS ,0x01841c80) /* [RO][32] HOST Interrupt Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_AV_OVFL_INTR2_HOST_MASK_STATUS ,0x01841c8c) /* [RO][32] HOST Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_AV_OVFL_INTR2_PCI_STATUS  ,0x01841c98) /* [RO][32] PCI Interrupt Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_AV_OVFL_INTR2_PCI_MASK_STATUS ,0x01841ca4) /* [RO][32] PCI Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_AV_OVFL_INTR2_LOCAL_STATUS ,0x01841cb0) /* [RO][32] LOCAL Interrupt Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_AV_OVFL_INTR2_LOCAL_MASK_STATUS ,0x01841cbc) /* [RO][32] LOCAL Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_AV_FLUSH_DONE_INTR2_HOST_STATUS ,0x01841d00) /* [RO][32] HOST Interrupt Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_AV_FLUSH_DONE_INTR2_HOST_MASK_STATUS ,0x01841d0c) /* [RO][32] HOST Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_AV_FLUSH_DONE_INTR2_PCI_STATUS ,0x01841d18) /* [RO][32] PCI Interrupt Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_AV_FLUSH_DONE_INTR2_PCI_MASK_STATUS ,0x01841d24) /* [RO][32] PCI Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_AV_FLUSH_DONE_INTR2_LOCAL_STATUS ,0x01841d30) /* [RO][32] LOCAL Interrupt Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EDPKT_AV_FLUSH_DONE_INTR2_LOCAL_MASK_STATUS ,0x01841d3c) /* [RO][32] LOCAL Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EPKT_CORE_TX_TS_RATE_COUNT      ,0x0184647c) /* [RO][32] Actual rate counter value */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EPKT_CORE_ACK_TS                ,0x01846488) /* [RO][32] ACK Timestamp diagnostic register (from SetVal) */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EPKT_CORE_ACK_WIN               ,0x0184648c) /* [RO][32] ACK Window diagnostic register (from SetVal) */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EPKT_CORE_ACK_NUM               ,0x01846490) /* [RO][32] ACK Number diagnostic register (from SetVal) */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EPKT_CORE_XOFF_STAT             ,0x01846494) /* [RO][32] XOFF status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EPKT_CORE_MISC_STAT1            ,0x01846498) /* [RO][32] Miscellaneous status registers */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EPKT_CORE_ERROR_STAT1           ,0x0184649c) /* [RO][32] Error status registers 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EPKT_CORE_ERROR_STAT2           ,0x018464a0) /* [RO][32] Error status registers 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EPKT_CORE_PUSH_PACKET_REQUEST_STATUS ,0x018464b4) /* [RO][32] Per-Channel Push Packet request status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EPKT_OVFL_INTR2_HOST_STATUS     ,0x01846500) /* [RO][32] HOST interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EPKT_OVFL_INTR2_HOST_MASK_STATUS ,0x0184650c) /* [RO][32] HOST interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EPKT_OVFL_INTR2_PCI_STATUS      ,0x01846518) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EPKT_OVFL_INTR2_PCI_MASK_STATUS ,0x01846524) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EPKT_OVFL_INTR2_LOCAL_STATUS    ,0x01846530) /* [RO][32] LOCAL interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EPKT_OVFL_INTR2_LOCAL_MASK_STATUS ,0x0184653c) /* [RO][32] LOCAL interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EPKT_PUSH_PACKET_INTR2_HOST_STATUS ,0x01846580) /* [RO][32] HOST interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EPKT_PUSH_PACKET_INTR2_HOST_MASK_STATUS ,0x0184658c) /* [RO][32] HOST interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EPKT_PUSH_PACKET_INTR2_PCI_STATUS ,0x01846598) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EPKT_PUSH_PACKET_INTR2_PCI_MASK_STATUS ,0x018465a4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EPKT_PUSH_PACKET_INTR2_LOCAL_STATUS ,0x018465b0) /* [RO][32] LOCAL interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EPKT_PUSH_PACKET_INTR2_LOCAL_MASK_STATUS ,0x018465bc) /* [RO][32] LOCAL interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EPKT_MISC_INTR2_HOST_STATUS     ,0x01846600) /* [RO][32] HOST interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EPKT_MISC_INTR2_HOST_MASK_STATUS ,0x0184660c) /* [RO][32] HOST interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EPKT_MISC_INTR2_PCI_STATUS      ,0x01846618) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EPKT_MISC_INTR2_PCI_MASK_STATUS ,0x01846624) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EPKT_MISC_INTR2_LOCAL_STATUS    ,0x01846630) /* [RO][32] LOCAL interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EPKT_MISC_INTR2_LOCAL_MASK_STATUS ,0x0184663c) /* [RO][32] LOCAL interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EPKT_L1_HOST_INTR_W0_STATUS     ,0x01846680) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EPKT_L1_HOST_INTR_W0_MASK_STATUS ,0x01846688) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EPKT_L1_PCI_INTR_W0_STATUS      ,0x018466c0) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EPKT_L1_PCI_INTR_W0_MASK_STATUS ,0x018466c8) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EPKT_L1_LOCAL_INTR_W0_STATUS    ,0x01846700) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_EPKT_L1_LOCAL_INTR_W0_MASK_STATUS ,0x01846708) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_UMAC_UMAC_DUMMY                 ,0x0184c000) /* [RO][32] UniMAC Dummy Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_UMAC_SFD_OFFSET                 ,0x0184c040) /* [RO][32] UniMAC EFM Preamble Length */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_UMAC_MODE                       ,0x0184c044) /* [RO][32] UniMAC Mode */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_UMAC_TS_STATUS_CNTRL            ,0x0184c318) /* [RO][32] UniMAC Timestamp Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_UMAC_TX_TS_DATA                 ,0x0184c31c) /* [RO][32] UniMAC Timestamp Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_UMAC_RXFIFO_STAT                ,0x0184c338) /* [RO][32] UniMAC RX FIFO Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_UMAC_TXFIFO_STAT                ,0x0184c33c) /* [RO][32] UniMAC TX FIFO Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_UMAC_TX_PAUSE_PREL0             ,0x0184c348) /* [RO][32] UniMAC TX Pause PRBL[31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_UMAC_TX_PAUSE_PREL1             ,0x0184c34c) /* [RO][32] UniMAC TX Pause PRBL[63:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_UMAC_TX_PAUSE_PREL2             ,0x0184c350) /* [RO][32] UniMAC TX Pause PRBL[95:64] */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_UMAC_TX_PAUSE_PREL3             ,0x0184c354) /* [RO][32] UniMAC TX Pause PRBL[127:96] */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_UMAC_RX_PAUSE_PREL0             ,0x0184c358) /* [RO][32] UniMAC RX Pause PRBL[31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_UMAC_RX_PAUSE_PREL1             ,0x0184c35c) /* [RO][32] UniMAC RX Pause PRBL[63:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_UMAC_RX_PAUSE_PREL2             ,0x0184c360) /* [RO][32] UniMAC RX Pause PRBL[95:64] */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_UMAC_RX_PAUSE_PREL3             ,0x0184c364) /* [RO][32] UniMAC RX Pause PRBL[127:96] */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_UMAC_MDF_CNT                    ,0x0184c638) /* [RO][32] MDF Discard Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_XMEMIF_WR_RDY_ACCEPT_STATUS     ,0x0184e078) /* [RO][32] Ready Accept Status On the Wr XMEM interface */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_6 ,0x0184e07c) /* [RO][32] Ready Accept Status On the RD XMEM interface for CL0_6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_XMEMIF_SEC_REGION_CTRL          ,0x0184e08c) /* [RO][32] DRAM Secured Address Range1-7 status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_HOST_INTR_AGGREGATOR_INTR_W0_STATUS ,0x01850000) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_HOST_INTR_AGGREGATOR_INTR_W1_STATUS ,0x01850004) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_HOST_INTR_AGGREGATOR_INTR_W0_MASK_STATUS ,0x01850008) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_HOST_INTR_AGGREGATOR_INTR_W1_MASK_STATUS ,0x0185000c) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_LOCAL_INTR_AGGREGATOR_INTR_W0_STATUS ,0x01850020) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_LOCAL_INTR_AGGREGATOR_INTR_W1_STATUS ,0x01850024) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_LOCAL_INTR_AGGREGATOR_INTR_W0_MASK_STATUS ,0x01850028) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_LOCAL_INTR_AGGREGATOR_INTR_W1_MASK_STATUS ,0x0185002c) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_PCI_INTR_AGGREGATOR_INTR_W0_STATUS ,0x01850040) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_PCI_INTR_AGGREGATOR_INTR_W1_STATUS ,0x01850044) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_PCI_INTR_AGGREGATOR_INTR_W0_MASK_STATUS ,0x01850048) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_PCI_INTR_AGGREGATOR_INTR_W1_MASK_STATUS ,0x0185004c) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_DESC_DONE_INTR_L2_HOST_STATUS ,0x01850080) /* [RO][32] HOST interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_DESC_DONE_INTR_L2_HOST_MASK_STATUS ,0x0185008c) /* [RO][32] HOST interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_DESC_DONE_INTR_L2_PCI_STATUS ,0x01850098) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS ,0x018500a4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_DESC_DONE_INTR_L2_LOCAL_STATUS ,0x018500b0) /* [RO][32] LOCAL interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_DESC_DONE_INTR_L2_LOCAL_MASK_STATUS ,0x018500bc) /* [RO][32] LOCAL interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_MISC_FALSE_WAKE_INTR_L2_HOST_STATUS ,0x01850100) /* [RO][32] HOST interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_MISC_FALSE_WAKE_INTR_L2_HOST_MASK_STATUS ,0x0185010c) /* [RO][32] HOST interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_MISC_FALSE_WAKE_INTR_L2_PCI_STATUS ,0x01850118) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_MISC_FALSE_WAKE_INTR_L2_PCI_MASK_STATUS ,0x01850124) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_MISC_FALSE_WAKE_INTR_L2_LOCAL_STATUS ,0x01850130) /* [RO][32] LOCAL interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_MISC_FALSE_WAKE_INTR_L2_LOCAL_MASK_STATUS ,0x0185013c) /* [RO][32] LOCAL interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_MISC_TEI_INTR_L2_HOST_STATUS ,0x01850180) /* [RO][32] HOST interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_MISC_TEI_INTR_L2_HOST_MASK_STATUS ,0x0185018c) /* [RO][32] HOST interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_MISC_TEI_INTR_L2_PCI_STATUS ,0x01850198) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_MISC_TEI_INTR_L2_PCI_MASK_STATUS ,0x018501a4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_MISC_TEI_INTR_L2_LOCAL_STATUS ,0x018501b0) /* [RO][32] LOCAL interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_MISC_TEI_INTR_L2_LOCAL_MASK_STATUS ,0x018501bc) /* [RO][32] LOCAL interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_MISC_WATCHDOG_TIMEOUT_OR_ASF_FATAL_ERR_INTR_L2_HOST_STATUS ,0x01850200) /* [RO][32] HOST interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_MISC_WATCHDOG_TIMEOUT_OR_ASF_FATAL_ERR_INTR_L2_HOST_MASK_STATUS ,0x0185020c) /* [RO][32] HOST interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_MISC_WATCHDOG_TIMEOUT_OR_ASF_FATAL_ERR_INTR_L2_PCI_STATUS ,0x01850218) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_MISC_WATCHDOG_TIMEOUT_OR_ASF_FATAL_ERR_INTR_L2_PCI_MASK_STATUS ,0x01850224) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_MISC_WATCHDOG_TIMEOUT_OR_ASF_FATAL_ERR_INTR_L2_LOCAL_STATUS ,0x01850230) /* [RO][32] LOCAL interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_MISC_WATCHDOG_TIMEOUT_OR_ASF_FATAL_ERR_INTR_L2_LOCAL_MASK_STATUS ,0x0185023c) /* [RO][32] LOCAL interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_MISC_TS_RANGE_ERR_INTR_L2_HOST_STATUS ,0x01850280) /* [RO][32] HOST interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_MISC_TS_RANGE_ERR_INTR_L2_HOST_MASK_STATUS ,0x0185028c) /* [RO][32] HOST interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_MISC_TS_RANGE_ERR_INTR_L2_PCI_STATUS ,0x01850298) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_MISC_TS_RANGE_ERR_INTR_L2_PCI_MASK_STATUS ,0x018502a4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_MISC_TS_RANGE_ERR_INTR_L2_LOCAL_STATUS ,0x018502b0) /* [RO][32] LOCAL interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_MISC_TS_RANGE_ERR_INTR_L2_LOCAL_MASK_STATUS ,0x018502bc) /* [RO][32] LOCAL interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_MISC_PAUSE_AT_DESC_END_INTR_L2_HOST_STATUS ,0x01850300) /* [RO][32] HOST interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_MISC_PAUSE_AT_DESC_END_INTR_L2_HOST_MASK_STATUS ,0x0185030c) /* [RO][32] HOST interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_MISC_PAUSE_AT_DESC_END_INTR_L2_PCI_STATUS ,0x01850318) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_MISC_PAUSE_AT_DESC_END_INTR_L2_PCI_MASK_STATUS ,0x01850324) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_MISC_PAUSE_AT_DESC_END_INTR_L2_LOCAL_STATUS ,0x01850330) /* [RO][32] LOCAL interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_MISC_PAUSE_AT_DESC_END_INTR_L2_LOCAL_MASK_STATUS ,0x0185033c) /* [RO][32] LOCAL interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_MISC_STATUS_INTR_L2_HOST_STATUS ,0x01850380) /* [RO][32] HOST interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_MISC_STATUS_INTR_L2_HOST_MASK_STATUS ,0x0185038c) /* [RO][32] HOST interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_MISC_STATUS_INTR_L2_PCI_STATUS ,0x01850398) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_MISC_STATUS_INTR_L2_PCI_MASK_STATUS ,0x018503a4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_MISC_STATUS_INTR_L2_LOCAL_STATUS ,0x018503b0) /* [RO][32] LOCAL interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_MISC_STATUS_INTR_L2_LOCAL_MASK_STATUS ,0x018503bc) /* [RO][32] LOCAL interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_RUN_STATUS_0_31            ,0x01850424) /* [RO][32] Run status for all the PB channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_WAKE_STATUS_0_31           ,0x01850428) /* [RO][32] Wake status for all the PB channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_WAKE_MODE_STATUS_0_31      ,0x0185042c) /* [RO][32] Wake Mode status for all the PB channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_PAUSE_AT_DESC_READ_STATUS_0_31 ,0x01850430) /* [RO][32] Pause at descriptor read status for all the PB channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_PAUSE_AT_DESC_END_STATUS_0_31 ,0x01850434) /* [RO][32] Pause at descriptor end status for all the PB channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_PAUSE_AFTER_GROUP_PACKETS_STATUS_0_31 ,0x01850438) /* [RO][32] Pause after group of packets status for all the PB channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_CRC_COMPARE_ERROR_PAUSE_STATUS_0_31 ,0x0185043c) /* [RO][32] CRC compare error pause status for all the PB channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_MICRO_PAUSE_STATUS_0_31    ,0x01850440) /* [RO][32] Micro Pause status for all the PB channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_FINAL_PAUSE_STATUS_0_31    ,0x01850444) /* [RO][32] Final Pause status for all the PB channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_HW_PAUSE_STATUS_0_31       ,0x01850448) /* [RO][32] Hardware Pause status for all the PB channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_BUFF_DATA_RDY_0_31         ,0x0185045c) /* [RO][32] Buffer data ready status flag */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_CH0_MISC_INTR_STATUS       ,0x01850468) /* [RO][32] Misc interrupt status field for MCPB channel 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_CH1_MISC_INTR_STATUS       ,0x0185046c) /* [RO][32] Misc interrupt status field for MCPB channel 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_CH2_MISC_INTR_STATUS       ,0x01850470) /* [RO][32] Misc interrupt status field for MCPB channel 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_CH3_MISC_INTR_STATUS       ,0x01850474) /* [RO][32] Misc interrupt status field for MCPB channel 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_CH4_MISC_INTR_STATUS       ,0x01850478) /* [RO][32] Misc interrupt status field for MCPB channel 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_CH5_MISC_INTR_STATUS       ,0x0185047c) /* [RO][32] Misc interrupt status field for MCPB channel 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_CH6_MISC_INTR_STATUS       ,0x01850480) /* [RO][32] Misc interrupt status field for MCPB channel 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_CH7_MISC_INTR_STATUS       ,0x01850484) /* [RO][32] Misc interrupt status field for MCPB channel 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_CH8_MISC_INTR_STATUS       ,0x01850488) /* [RO][32] Misc interrupt status field for MCPB channel 8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_CH9_MISC_INTR_STATUS       ,0x0185048c) /* [RO][32] Misc interrupt status field for MCPB channel 9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_CH10_MISC_INTR_STATUS      ,0x01850490) /* [RO][32] Misc interrupt status field for MCPB channel 10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_CH11_MISC_INTR_STATUS      ,0x01850494) /* [RO][32] Misc interrupt status field for MCPB channel 11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_CH12_MISC_INTR_STATUS      ,0x01850498) /* [RO][32] Misc interrupt status field for MCPB channel 12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_CH13_MISC_INTR_STATUS      ,0x0185049c) /* [RO][32] Misc interrupt status field for MCPB channel 13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_CH14_MISC_INTR_STATUS      ,0x018504a0) /* [RO][32] Misc interrupt status field for MCPB channel 14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_CH15_MISC_INTR_STATUS      ,0x018504a4) /* [RO][32] Misc interrupt status field for MCPB channel 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_CH16_MISC_INTR_STATUS      ,0x018504a8) /* [RO][32] Misc interrupt status field for MCPB channel 16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_CH17_MISC_INTR_STATUS      ,0x018504ac) /* [RO][32] Misc interrupt status field for MCPB channel 17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_CH18_MISC_INTR_STATUS      ,0x018504b0) /* [RO][32] Misc interrupt status field for MCPB channel 18 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_CH19_MISC_INTR_STATUS      ,0x018504b4) /* [RO][32] Misc interrupt status field for MCPB channel 19 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_CH20_MISC_INTR_STATUS      ,0x018504b8) /* [RO][32] Misc interrupt status field for MCPB channel 20 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_CH21_MISC_INTR_STATUS      ,0x018504bc) /* [RO][32] Misc interrupt status field for MCPB channel 21 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_CH22_MISC_INTR_STATUS      ,0x018504c0) /* [RO][32] Misc interrupt status field for MCPB channel 22 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_CH23_MISC_INTR_STATUS      ,0x018504c4) /* [RO][32] Misc interrupt status field for MCPB channel 23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_CH24_MISC_INTR_STATUS      ,0x018504c8) /* [RO][32] Misc interrupt status field for MCPB channel 24 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_CH25_MISC_INTR_STATUS      ,0x018504cc) /* [RO][32] Misc interrupt status field for MCPB channel 25 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_CH26_MISC_INTR_STATUS      ,0x018504d0) /* [RO][32] Misc interrupt status field for MCPB channel 26 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_CH27_MISC_INTR_STATUS      ,0x018504d4) /* [RO][32] Misc interrupt status field for MCPB channel 27 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_CH28_MISC_INTR_STATUS      ,0x018504d8) /* [RO][32] Misc interrupt status field for MCPB channel 28 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_CH29_MISC_INTR_STATUS      ,0x018504dc) /* [RO][32] Misc interrupt status field for MCPB channel 29 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_CH30_MISC_INTR_STATUS      ,0x018504e0) /* [RO][32] Misc interrupt status field for MCPB channel 30 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_CH31_MISC_INTR_STATUS      ,0x018504e4) /* [RO][32] Misc interrupt status field for MCPB channel 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_BBUFF_SLOT_FULL_STATUS_0_31 ,0x018504e8) /* [RO][32] Burst buffer slot fullness status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_BBUFF_SLOT0_IN_USE_STATUS_0_31 ,0x018504f0) /* [RO][32] Burst buffer slot0 in use status for all channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_BBUFF_SLOT1_IN_USE_STATUS_0_31 ,0x018504f4) /* [RO][32] Burst buffer slot1 in use status for all channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_BBUFF_SLOT2_IN_USE_STATUS_0_31 ,0x018504f8) /* [RO][32] Burst buffer slot2 in use status for all channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_BBUFF0_DESC_SLOT_NUM_STATUS_0_31 ,0x018504fc) /* [RO][32] Descriptor slot number used by the burst buffer slot 0 for all channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_BBUFF1_DESC_SLOT_NUM_STATUS_0_31 ,0x01850500) /* [RO][32] Descriptor slot number used by the burst buffer slot 1 for all channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_BBUFF2_DESC_SLOT_NUM_STATUS_0_31 ,0x01850504) /* [RO][32] Descriptor slot number used by the burst buffer slot 2 for all channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_ON_CHIP_DESC_FIFO_EMPTY_0_31 ,0x01850514) /* [RO][32] On chip descriptor FIFO status for PB channels 0 - 31. */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_DMA_COMMITTED_BUFF_EMPTY_STATUS_0_31 ,0x01850518) /* [RO][32] DMA committed buffer emptiness status for channels 0 - 31. */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_PKT_IN_SMU_STATUS_0_31     ,0x0185051c) /* [RO][32] Status to indicate that there is packet slot being processed in SMU */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_RUN_INVALID_STATUS_0_31    ,0x01850524) /* [RO][32] Run Invalid status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_CHANNEL_PRIORITY_STATUS_0_15 ,0x0185052c) /* [RO][32] Channel priority status for channels 0 to 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_CHANNEL_PRIORITY_STATUS_16_31 ,0x01850530) /* [RO][32] Channel priority status for channels 16 to 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_TMEU_CHANNEL_BYPASS_STATUS_0_31 ,0x01850640) /* [RO][32] TMEU channel bypass status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_INTERNAL_LOOPBACK_INFLIGHT_STATUS_0_31 ,0x01850644) /* [RO][32] Inflight status in internal loopback mode for channels 0-31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_INTERNAL_LOOPBACK_DOWNSTREAM_BBUFF_FULL_STATUS_0_31 ,0x01850648) /* [RO][32] Downstream burst buffer fullness status in internal loopback mode */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_MASK_CLEAR_PAUSE_AT_DESC_END_FROM_MEMDMA_STATUS_0_31 ,0x018507dc) /* [RO][32] Pause at descriptor end clear mask status bit for all PB channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_MASK_CLEAR_PAUSE_AT_DESC_END_FROM_HOST_STATUS_0_31 ,0x018507e4) /* [RO][32] Pause at descriptor end clear mask status bit for all PB channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_DESCRIPTOR_LESS_MODE_STATUS_0_31 ,0x018507ec) /* [RO][32] Descriptorless status for all PB channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_ARBITER_ZERO_BYTE_TRANS_PRIORITY_STATUS_0_31 ,0x018507f4) /* [RO][32] Zero Byte Transaction Priority status for all PB channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_ARBITER_SEND_DCP_ONLY_TRANS_AS_HIGH_PRIORITY_STATUS_0_31 ,0x018507fc) /* [RO][32] DCP-only-transaction priority status for all PB channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_EPKT_IN_PROGRESS_0_31      ,0x0185082c) /* [RO][32] Ethernet packet in progress status for channels 0 - 31. */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_AV_EPKT_IN_PROGRESS_0_31   ,0x01850830) /* [RO][32] AV ethernet packet in progress flag for channels 0 - 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_RETRANS_EPKT_IN_PROGRESS_0_31 ,0x01850834) /* [RO][32] Retransmission ethernet packet in progress flag for channels 0 - 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_BTP_EPKT_IN_PROGRESS_0_31  ,0x01850838) /* [RO][32] HW generated ethernet packet in progress flag for channels 0 - 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_RETRANS_EPKT_IN_PIPE_0_31  ,0x0185083c) /* [RO][32] Retransmission packet in internal pipe status bit for channels 0 - 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_STALL_STATUS_0_31          ,0x018508c4) /* [RO][32] Stall status bits for channels 0 - 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_RETRANS_AV_PAUSE_STATUS_0_31 ,0x018508cc) /* [RO][32] AV pause status bits for channels 0 - 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_RETRANS_AV_PAUSE_AUTO_CLR_STATUS_0_31 ,0x018508d4) /* [RO][32] AV pause auto clear status bits for channels 0 - 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_RETRANS_BUFF_DATA_RDY_STATUS_0_31 ,0x018508dc) /* [RO][32] Buffer data ready for retransmission data for channels 0 - 31. */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_ETH_LAST_EPKT_AUTO_PUSH_EN_STATUS_0_31 ,0x018508e4) /* [RO][32] Force push enable status bits for channels 0 - 31. */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_LAST_EPKT_FORCE_PUSH_STATUS_0_31 ,0x018508ec) /* [RO][32] Force push status bits for channels 0 - 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_CH0_BTP_STATUS0            ,0x01850aac) /* [RO][32] BTP slot status register for channel 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_CH1_BTP_STATUS0            ,0x01850ab0) /* [RO][32] BTP slot status register for channel 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_CH2_BTP_STATUS0            ,0x01850ab4) /* [RO][32] BTP slot status register for channel 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_CH3_BTP_STATUS0            ,0x01850ab8) /* [RO][32] BTP slot status register for channel 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_CH4_BTP_STATUS0            ,0x01850abc) /* [RO][32] BTP slot status register for channel 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_CH5_BTP_STATUS0            ,0x01850ac0) /* [RO][32] BTP slot status register for channel 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_CH6_BTP_STATUS0            ,0x01850ac4) /* [RO][32] BTP slot status register for channel 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_CH7_BTP_STATUS0            ,0x01850ac8) /* [RO][32] BTP slot status register for channel 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_CH8_BTP_STATUS0            ,0x01850acc) /* [RO][32] BTP slot status register for channel 8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_CH9_BTP_STATUS0            ,0x01850ad0) /* [RO][32] BTP slot status register for channel 9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_CH10_BTP_STATUS0           ,0x01850ad4) /* [RO][32] BTP slot status register for channel 10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_CH11_BTP_STATUS0           ,0x01850ad8) /* [RO][32] BTP slot status register for channel 11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_CH12_BTP_STATUS0           ,0x01850adc) /* [RO][32] BTP slot status register for channel 12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_CH13_BTP_STATUS0           ,0x01850ae0) /* [RO][32] BTP slot status register for channel 13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_CH14_BTP_STATUS0           ,0x01850ae4) /* [RO][32] BTP slot status register for channel 14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_CH15_BTP_STATUS0           ,0x01850ae8) /* [RO][32] BTP slot status register for channel 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_CH16_BTP_STATUS0           ,0x01850aec) /* [RO][32] BTP slot status register for channel 16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_CH17_BTP_STATUS0           ,0x01850af0) /* [RO][32] BTP slot status register for channel 17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_CH18_BTP_STATUS0           ,0x01850af4) /* [RO][32] BTP slot status register for channel 18 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_CH19_BTP_STATUS0           ,0x01850af8) /* [RO][32] BTP slot status register for channel 19 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_CH20_BTP_STATUS0           ,0x01850afc) /* [RO][32] BTP slot status register for channel 20 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_CH21_BTP_STATUS0           ,0x01850b00) /* [RO][32] BTP slot status register for channel 21 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_CH22_BTP_STATUS0           ,0x01850b04) /* [RO][32] BTP slot status register for channel 22 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_CH23_BTP_STATUS0           ,0x01850b08) /* [RO][32] BTP slot status register for channel 23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_CH24_BTP_STATUS0           ,0x01850b0c) /* [RO][32] BTP slot status register for channel 24 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_CH25_BTP_STATUS0           ,0x01850b10) /* [RO][32] BTP slot status register for channel 25 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_CH26_BTP_STATUS0           ,0x01850b14) /* [RO][32] BTP slot status register for channel 26 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_CH27_BTP_STATUS0           ,0x01850b18) /* [RO][32] BTP slot status register for channel 27 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_CH28_BTP_STATUS0           ,0x01850b1c) /* [RO][32] BTP slot status register for channel 28 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_CH29_BTP_STATUS0           ,0x01850b20) /* [RO][32] BTP slot status register for channel 29 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_CH30_BTP_STATUS0           ,0x01850b24) /* [RO][32] BTP slot status register for channel 30 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_CH31_BTP_STATUS0           ,0x01850b28) /* [RO][32] BTP slot status register for channel 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_BTP0_COUNT_IN_PROGRESS_STATUS_0_31 ,0x01850b2c) /* [RO][32] BTP packet/byte counting in progress for channels 0 - 31. Debug only register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_BTP1_COUNT_IN_PROGRESS_STATUS_0_31 ,0x01850b30) /* [RO][32] BTP packet/byte counting in progress for channels 0 - 31. Debug only register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_BTP2_COUNT_IN_PROGRESS_STATUS_0_31 ,0x01850b34) /* [RO][32] BTP packet/byte counting in progress for channels 0 - 31. Debug only register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_TCPIP_WINDOW_PAUSE_STATUS_0_31 ,0x01850b38) /* [RO][32] TCPIP window pause status for channels 0 - 31. Debug only register. */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_BTP0_WAIT_FOR_CONFIG_STATUS_0_31 ,0x01850b3c) /* [RO][32] AV pause status for channels 0 - 31 when the next BTP is not programmed in BTP0 configuration space. Debug only register. */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_BTP1_WAIT_FOR_CONFIG_STATUS_0_31 ,0x01850b40) /* [RO][32] AV pause status for channels 0 - 31 when the next BTP is not programmed in BTP1 configuration space. Debug only register. */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_BTP2_WAIT_FOR_CONFIG_STATUS_0_31 ,0x01850b44) /* [RO][32] AV pause status for channels 0 - 31 when the next BTP is not programmed in BTP2 configuration space. Debug only register. */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_TAGID_TRACKER_DATA_0       ,0x01850b54) /* [RO][32] Data present in TagID tracker location 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_TAGID_TRACKER_DATA_1       ,0x01850b58) /* [RO][32] Data present in TagID tracker location 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_TAGID_TRACKER_DATA_2       ,0x01850b5c) /* [RO][32] Data present in TagID tracker location 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_TAGID_TRACKER_DATA_3       ,0x01850b60) /* [RO][32] Data present in TagID tracker location 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_TAGID_TRACKER_DATA_4       ,0x01850b64) /* [RO][32] Data present in TagID tracker location 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_TAGID_TRACKER_DATA_5       ,0x01850b68) /* [RO][32] Data present in TagID tracker location 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_TAGID_TRACKER_DATA_6       ,0x01850b6c) /* [RO][32] Data present in TagID tracker location 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_TAGID_TRACKER_DATA_7       ,0x01850b70) /* [RO][32] Data present in TagID tracker location 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_TAGID_TRACKER_DATA_8       ,0x01850b74) /* [RO][32] Data present in TagID tracker location 8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_TAGID_TRACKER_DATA_9       ,0x01850b78) /* [RO][32] Data present in TagID tracker location 9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_TAGID_TRACKER_DATA_10      ,0x01850b7c) /* [RO][32] Data present in TagID tracker location 10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_TAGID_TRACKER_DATA_11      ,0x01850b80) /* [RO][32] Data present in TagID tracker location 11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_TAGID_TRACKER_DATA_12      ,0x01850b84) /* [RO][32] Data present in TagID tracker location 12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_TAGID_TRACKER_DATA_13      ,0x01850b88) /* [RO][32] Data present in TagID tracker location 13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_TAGID_TRACKER_DATA_14      ,0x01850b8c) /* [RO][32] Data present in TagID tracker location 14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_TAGID_TRACKER_DATA_15      ,0x01850b90) /* [RO][32] Data present in TagID tracker location 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_TAGID_TRACKER_DATA_16      ,0x01850b94) /* [RO][32] Data present in TagID tracker location 16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_TAGID_TRACKER_DATA_17      ,0x01850b98) /* [RO][32] Data present in TagID tracker location 17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_TAGID_TRACKER_DATA_18      ,0x01850b9c) /* [RO][32] Data present in TagID tracker location 18 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_TAGID_TRACKER_DATA_19      ,0x01850ba0) /* [RO][32] Data present in TagID tracker location 19 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_TAGID_TRACKER_DATA_20      ,0x01850ba4) /* [RO][32] Data present in TagID tracker location 20 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_TAGID_TRACKER_DATA_21      ,0x01850ba8) /* [RO][32] Data present in TagID tracker location 21 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_TAGID_TRACKER_DATA_22      ,0x01850bac) /* [RO][32] Data present in TagID tracker location 22 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_TAGID_TRACKER_DATA_23      ,0x01850bb0) /* [RO][32] Data present in TagID tracker location 23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_TAGID_TRACKER_DATA_24      ,0x01850bb4) /* [RO][32] Data present in TagID tracker location 24 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_TAGID_TRACKER_DATA_25      ,0x01850bb8) /* [RO][32] Data present in TagID tracker location 25 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_TAGID_TRACKER_DATA_26      ,0x01850bbc) /* [RO][32] Data present in TagID tracker location 26 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_TAGID_TRACKER_DATA_27      ,0x01850bc0) /* [RO][32] Data present in TagID tracker location 27 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_TAGID_TRACKER_DATA_28      ,0x01850bc4) /* [RO][32] Data present in TagID tracker location 28 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_TAGID_TRACKER_DATA_29      ,0x01850bc8) /* [RO][32] Data present in TagID tracker location 29 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_TAGID_TRACKER_DATA_30      ,0x01850bcc) /* [RO][32] Data present in TagID tracker location 30 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_TAGID_TRACKER_DATA_31      ,0x01850bd0) /* [RO][32] Data present in TagID tracker location 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_DEBUG_0                    ,0x01850bd4) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_DEBUG_1                    ,0x01850bd8) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_DEBUG_2                    ,0x01850bdc) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_DEBUG_3                    ,0x01850be0) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_DEBUG_4                    ,0x01850be4) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_DEBUG_5                    ,0x01850be8) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_DEBUG_6                    ,0x01850bec) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_DEBUG_7                    ,0x01850bf0) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_DEBUG_8                    ,0x01850bf4) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_DEBUG_9                    ,0x01850bf8) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_DEBUG_10                   ,0x01850bfc) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_DEBUG_11                   ,0x01850c00) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_DEBUG_12                   ,0x01850c04) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_DEBUG_13                   ,0x01850c08) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_DEBUG_14                   ,0x01850c0c) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_DEBUG_15                   ,0x01850c10) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_DEBUG_16                   ,0x01850c14) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_DEBUG_17                   ,0x01850c18) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_DEBUG_18                   ,0x01850c1c) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_DEBUG_19                   ,0x01850c20) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_DEBUG_20                   ,0x01850c24) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_DEBUG_21                   ,0x01850c28) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_DEBUG_22                   ,0x01850c2c) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_DEBUG_23                   ,0x01850c30) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_DEBUG_24                   ,0x01850c34) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_DEBUG_25                   ,0x01850c38) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_DEBUG_26                   ,0x01850c3c) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_DEBUG_27                   ,0x01850c40) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_DEBUG_28                   ,0x01850c44) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_DEBUG_29                   ,0x01850c48) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_DEBUG_30                   ,0x01850c4c) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_DEBUG_31                   ,0x01850c50) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_DEBUG_32                   ,0x01850c54) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_DEBUG_33                   ,0x01850c58) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_DEBUG_34                   ,0x01850c5c) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_DEBUG_35                   ,0x01850c60) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_DEBUG_36                   ,0x01850c64) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_DEBUG_37                   ,0x01850c68) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_DEBUG_38                   ,0x01850c6c) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_GLOBAL_SET_PUSI_NEXT_PKT   ,0x0186bc08) /* [RO][32] per-band Set PUSI bit */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_MCPB_GLOBAL_SET_AFC_NEXT_PKT    ,0x0186bc0c) /* [RO][32] per-band Set AFC bit */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_CORE_CTRL_ASP_SW_INIT_STATUS    ,0x01870004) /* [RO][32] Software initialization status for ASP sub-blocks */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_CORE_CTRL_EDPKT_SP_PD_MEM_PWR_DN_STATUS ,0x0187001c) /* [RO][32] EDPKT Power Management Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_CORE_CTRL_MCPB_SP_PD_MEM_PWR_DN_STATUS ,0x01870024) /* [RO][32] MCPB Power Management Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_CORE_CTRL_ARCSS_SP_PD_MEM_PWR_DN_STATUS ,0x0187002c) /* [RO][32] ARCSS Power Management Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_CORE_CTRL_HWG_CLK_GATE_SUB_MODULE_STATUS ,0x01870038) /* [RO][32] Hardware Controlled Clock Gating sub-module status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_CORE_CTRL_HWG_FR_CLK_VALUE_HI   ,0x0187005c) /* [RO][32] Free running clock higher value */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_CORE_CTRL_HWG_FR_CLK_VALUE_LO   ,0x01870060) /* [RO][32] Free running clock lower value */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_CORE_CTRL_HWG_GT_CLK_VALUE_HI   ,0x01870064) /* [RO][32] Gated Clock higher value */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_CORE_CTRL_HWG_GT_CLK_VALUE_LO   ,0x01870068) /* [RO][32] Gated Clock lower value */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_CORE_CTRL_MAX_PLAYBACKS         ,0x01870078) /* [RO][32] Max number of playbacks supported */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_CORE_CTRL_MAX_PID_CHANNELS      ,0x0187007c) /* [RO][32] Max number of PID channels supported */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_CORE_CTRL_MAX_EPKT_BANDS        ,0x01870080) /* [RO][32] Max number of Epacketizer bands supported */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_CORE_CTRL_MAX_EDPKT_BANDS       ,0x01870084) /* [RO][32] Max number of EDepacketizer bands supported */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_CORE_CTRL_SCB_ASP_SCB_SW_INIT_STATUS ,0x01870104) /* [RO][32] Software initialization status for ASP sub-blocks (SCB clock domain) */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_CORE_CTRL_SCB_SCB_HWG_CLK_GATE_SUB_MODULE_STATUS ,0x01870110) /* [RO][32] Hardware Controlled Clock Gating sub-module status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_CORE_CTRL_SCB_SCB_HWG_FR_CLK_VALUE_HI ,0x01870134) /* [RO][32] Free running clock higher value */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_CORE_CTRL_SCB_SCB_HWG_FR_CLK_VALUE_LO ,0x01870138) /* [RO][32] Free running clock lower value */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_CORE_CTRL_SCB_SCB_HWG_GT_CLK_VALUE_HI ,0x0187013c) /* [RO][32] Gated Clock higher value */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_CORE_CTRL_SCB_SCB_HWG_GT_CLK_VALUE_LO ,0x01870140) /* [RO][32] Gated Clock lower value */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_CTRL_BVCI_DEBUG_INFO      ,0x018f0014) /* [RO][32] BVCI Hardware Debug Status for BVCI bus */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_CTRL_DIAG                 ,0x018f00a0) /* [RO][32] Diagnostic Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_CTRL_DDMA1_REQ_PENDING_31_0 ,0x018f0110) /* [RO][32] DDMA1 Req Pending status bits 31:0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_CTRL_DDMA1_REQ_PENDING_63_32 ,0x018f0114) /* [RO][32] DDMA1 Req Pending status bits 63:32 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_CTRL_DDMA1_REQ_PENDING_95_64 ,0x018f0118) /* [RO][32] DDMA1 Req Pending status bits 95:64 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_CTRL_DDMA1_REQ_PENDING_127_96 ,0x018f011c) /* [RO][32] DDMA1 Req Pending status bits 127:96 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_CTRL_DDMA1_ACTIVE_CHANNEL ,0x018f0120) /* [RO][32] DDMA1 Active Channel */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_CTRL_DDMA2_REQ_PENDING_31_0 ,0x018f0150) /* [RO][32] DDMA2 Req Pending status bits 31:0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_CTRL_DDMA2_REQ_PENDING_63_32 ,0x018f0154) /* [RO][32] DDMA2 Req Pending status bits 63:32 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_CTRL_DDMA2_REQ_PENDING_95_64 ,0x018f0158) /* [RO][32] DDMA2 Req Pending status bits 95:64 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_CTRL_DDMA2_REQ_PENDING_127_96 ,0x018f015c) /* [RO][32] DDMA2 Req Pending status bits 127:96 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_CTRL_DDMA2_ACTIVE_CHANNEL ,0x018f0160) /* [RO][32] DDMA2 Active Channel */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_CTRL_IDMA_REQ_PENDING     ,0x018f0184) /* [RO][32] IDMA Req Pending status bits 1:0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_CTRL_IDMA_ACTIVE_CHANNEL  ,0x018f0188) /* [RO][32] IDMA Active Channel */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_CTRL_HDR_PUSH_RX_INFO     ,0x018f0284) /* [RO][32] HDR_PUSH RX INFO */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_CTRL_HDR_PUSH_RX_DW_CNT   ,0x018f0288) /* [RO][32] HDR_PUSH RX DW COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_CTRL_HDR_PUSH_RX_HEADER_CNT ,0x018f0290) /* [RO][32] HDR_PUSH RX HEADER COUNTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_LOCAL_L2_HOST_STATUS      ,0x018f0800) /* [RO][32] HOST interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_LOCAL_L2_HOST_MASK_STATUS ,0x018f080c) /* [RO][32] HOST interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_LOCAL_L2_PCI_STATUS       ,0x018f0818) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_LOCAL_L2_PCI_MASK_STATUS  ,0x018f0824) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_LOCAL_L2_LOCAL_STATUS     ,0x018f0830) /* [RO][32] LOCAL interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_LOCAL_L2_LOCAL_MASK_STATUS ,0x018f083c) /* [RO][32] LOCAL interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_DDMA1_L2_31_0_HOST_STATUS ,0x018f0900) /* [RO][32] HOST interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_DDMA1_L2_31_0_HOST_MASK_STATUS ,0x018f090c) /* [RO][32] HOST interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_DDMA1_L2_31_0_PCI_STATUS  ,0x018f0918) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_DDMA1_L2_31_0_PCI_MASK_STATUS ,0x018f0924) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_DDMA1_L2_31_0_LOCAL_STATUS ,0x018f0930) /* [RO][32] LOCAL interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_DDMA1_L2_31_0_LOCAL_MASK_STATUS ,0x018f093c) /* [RO][32] LOCAL interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_DDMA1_L2_63_32_HOST_STATUS ,0x018f0980) /* [RO][32] HOST interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_DDMA1_L2_63_32_HOST_MASK_STATUS ,0x018f098c) /* [RO][32] HOST interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_DDMA1_L2_63_32_PCI_STATUS ,0x018f0998) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_DDMA1_L2_63_32_PCI_MASK_STATUS ,0x018f09a4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_DDMA1_L2_63_32_LOCAL_STATUS ,0x018f09b0) /* [RO][32] LOCAL interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_DDMA1_L2_63_32_LOCAL_MASK_STATUS ,0x018f09bc) /* [RO][32] LOCAL interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_DDMA1_L2_95_64_HOST_STATUS ,0x018f0a00) /* [RO][32] HOST interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_DDMA1_L2_95_64_HOST_MASK_STATUS ,0x018f0a0c) /* [RO][32] HOST interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_DDMA1_L2_95_64_PCI_STATUS ,0x018f0a18) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_DDMA1_L2_95_64_PCI_MASK_STATUS ,0x018f0a24) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_DDMA1_L2_95_64_LOCAL_STATUS ,0x018f0a30) /* [RO][32] LOCAL interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_DDMA1_L2_95_64_LOCAL_MASK_STATUS ,0x018f0a3c) /* [RO][32] LOCAL interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_DDMA1_L2_127_96_HOST_STATUS ,0x018f0a80) /* [RO][32] HOST interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_DDMA1_L2_127_96_HOST_MASK_STATUS ,0x018f0a8c) /* [RO][32] HOST interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_DDMA1_L2_127_96_PCI_STATUS ,0x018f0a98) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_DDMA1_L2_127_96_PCI_MASK_STATUS ,0x018f0aa4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_DDMA1_L2_127_96_LOCAL_STATUS ,0x018f0ab0) /* [RO][32] LOCAL interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_DDMA1_L2_127_96_LOCAL_MASK_STATUS ,0x018f0abc) /* [RO][32] LOCAL interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_DDMA2_L2_31_0_HOST_STATUS ,0x018f0b00) /* [RO][32] HOST interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_DDMA2_L2_31_0_HOST_MASK_STATUS ,0x018f0b0c) /* [RO][32] HOST interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_DDMA2_L2_31_0_PCI_STATUS  ,0x018f0b18) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_DDMA2_L2_31_0_PCI_MASK_STATUS ,0x018f0b24) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_DDMA2_L2_31_0_LOCAL_STATUS ,0x018f0b30) /* [RO][32] LOCAL interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_DDMA2_L2_31_0_LOCAL_MASK_STATUS ,0x018f0b3c) /* [RO][32] LOCAL interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_DDMA2_L2_63_32_HOST_STATUS ,0x018f0b80) /* [RO][32] HOST interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_DDMA2_L2_63_32_HOST_MASK_STATUS ,0x018f0b8c) /* [RO][32] HOST interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_DDMA2_L2_63_32_PCI_STATUS ,0x018f0b98) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_DDMA2_L2_63_32_PCI_MASK_STATUS ,0x018f0ba4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_DDMA2_L2_63_32_LOCAL_STATUS ,0x018f0bb0) /* [RO][32] LOCAL interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_DDMA2_L2_63_32_LOCAL_MASK_STATUS ,0x018f0bbc) /* [RO][32] LOCAL interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_DDMA2_L2_95_64_HOST_STATUS ,0x018f0c00) /* [RO][32] HOST interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_DDMA2_L2_95_64_HOST_MASK_STATUS ,0x018f0c0c) /* [RO][32] HOST interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_DDMA2_L2_95_64_PCI_STATUS ,0x018f0c18) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_DDMA2_L2_95_64_PCI_MASK_STATUS ,0x018f0c24) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_DDMA2_L2_95_64_LOCAL_STATUS ,0x018f0c30) /* [RO][32] LOCAL interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_DDMA2_L2_95_64_LOCAL_MASK_STATUS ,0x018f0c3c) /* [RO][32] LOCAL interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_DDMA2_L2_127_96_HOST_STATUS ,0x018f0c80) /* [RO][32] HOST interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_DDMA2_L2_127_96_HOST_MASK_STATUS ,0x018f0c8c) /* [RO][32] HOST interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_DDMA2_L2_127_96_PCI_STATUS ,0x018f0c98) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_DDMA2_L2_127_96_PCI_MASK_STATUS ,0x018f0ca4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_DDMA2_L2_127_96_LOCAL_STATUS ,0x018f0cb0) /* [RO][32] LOCAL interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_DDMA2_L2_127_96_LOCAL_MASK_STATUS ,0x018f0cbc) /* [RO][32] LOCAL interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_IPI_L2_HOST_STATUS        ,0x018f0d00) /* [RO][32] HOST interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_IPI_L2_HOST_MASK_STATUS   ,0x018f0d0c) /* [RO][32] HOST interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_IPI_L2_PCI_STATUS         ,0x018f0d18) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_IPI_L2_PCI_MASK_STATUS    ,0x018f0d24) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_IPI_L2_LOCAL_STATUS       ,0x018f0d30) /* [RO][32] LOCAL interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_IPI_L2_LOCAL_MASK_STATUS  ,0x018f0d3c) /* [RO][32] LOCAL interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_PCI_L1_INTR_W0_STATUS     ,0x018f2000) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_PCI_L1_INTR_W1_STATUS     ,0x018f2004) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_PCI_L1_INTR_W0_MASK_STATUS ,0x018f2008) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_PCI_L1_INTR_W1_MASK_STATUS ,0x018f200c) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_HOST_L1_INTR_W0_STATUS    ,0x018f2200) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_HOST_L1_INTR_W1_STATUS    ,0x018f2204) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_HOST_L1_INTR_W0_MASK_STATUS ,0x018f2208) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_HOST_L1_INTR_W1_MASK_STATUS ,0x018f220c) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_LOCAL_L1_INTR_W0_STATUS   ,0x018f2400) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_LOCAL_L1_INTR_W1_STATUS   ,0x018f2404) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_LOCAL_L1_INTR_W0_MASK_STATUS ,0x018f2408) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_LOCAL_L1_INTR_W1_MASK_STATUS ,0x018f240c) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_SAGE_S2FW_L2_HOST_STATUS  ,0x018f8000) /* [RO][32] HOST interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_SAGE_S2FW_L2_HOST_MASK_STATUS ,0x018f800c) /* [RO][32] HOST interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_SAGE_FW2S_L2_HOST_STATUS  ,0x018f8800) /* [RO][32] HOST interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_SAGE_FW2S_L2_HOST_MASK_STATUS ,0x018f880c) /* [RO][32] HOST interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_HOST_H2FW_L2_HOST_STATUS  ,0x018fc000) /* [RO][32] HOST interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_HOST_H2FW_L2_HOST_MASK_STATUS ,0x018fc00c) /* [RO][32] HOST interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_HOST_FW2H_L2_HOST_STATUS  ,0x018fc400) /* [RO][32] HOST interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_HOST_FW2H_L2_HOST_MASK_STATUS ,0x018fc40c) /* [RO][32] HOST interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_HOST_FW2H_L2_PCI_STATUS   ,0x018fc418) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_HOST_FW2H_L2_PCI_MASK_STATUS ,0x018fc424) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_HOST2_H2FW_L2_HOST_STATUS ,0x018fc800) /* [RO][32] HOST interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_HOST2_H2FW_L2_HOST_MASK_STATUS ,0x018fc80c) /* [RO][32] HOST interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_HOST2_FW2H_L2_HOST_STATUS ,0x018fcc00) /* [RO][32] HOST interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_HOST2_FW2H_L2_HOST_MASK_STATUS ,0x018fcc0c) /* [RO][32] HOST interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_HOST2_FW2H_L2_PCI_STATUS  ,0x018fcc18) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_HOST2_FW2H_L2_PCI_MASK_STATUS ,0x018fcc24) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_MSAT_REVISION             ,0x018ff000) /* [RO][32] Revision Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_MSAT_ACQUIRE              ,0x018ff004) /* [RO][32] MSAT Dynamic Channel Index Acquire Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_MSAT_CHANNEL_STATUS_LO    ,0x018ff014) /* [RO][32] Channel 0 to 31 Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_ARCSS_MSAT_CHANNEL_STATUS_HI    ,0x018ff018) /* [RO][32] Channel 32 to 62 Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ASP_RGR_REVISION                    ,0x018fff00) /* [RO][32] RGR Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_CORE_REV_ID              ,0x01900000) /* [RO][32] Memory-Controller-Core  Revision ID Register. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_CORE_OPTIONS             ,0x01900004) /* [RO][32] Memory-Controller-Core Options Register. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_CORE_PDEPTH              ,0x01900008) /* [RO][32] Memory-Controller-Core PDEPTH Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SM_TIMEOUT_INTR_INFO     ,0x01900010) /* [RO][32] MEMC State Machine Timeout Interrupt Information */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_NOREQ_INTR_INFO      ,0x01900018) /* [RO][32] MEMC Premature Request Withdrawal Interrupt Information */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_CMD_INTR_INFO        ,0x01900020) /* [RO][32] MEMC Illegal Command Interrupt Information */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_START_ADDR_INTR_INFO ,0x01900028) /* [RO][32] MEMC Illegal Start Address Interrupt Information */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_LAST_WRITE_ERROR_INFO ,0x01900030) /* [RO][32] MEMC Missing SCB last write pulse error information */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_LAST_WRITE_ERROR_INFO2 ,0x01900034) /* [RO][32] MEMC Missing SCB Client ID for last write pulse errors */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SEQ_CMD_DBG_0            ,0x01900040) /* [RO][32] Current DATA command pushed out from sequencer. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SEQ_CMD_DBG_1            ,0x01900044) /* [RO][32] Current DATA command pushed out from sequencer. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SEQ_CMD_DBG_2            ,0x01900048) /* [RO][32] Current DATA command pushed out from sequencer. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SEQ_CMD_DBG_3            ,0x0190004c) /* [RO][32] Current DATA command pushed out from sequencer. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SEQ_CMD_DBG_4            ,0x01900050) /* [RO][32] Current DATA command pushed out from sequencer. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SEQ_INPUT_DBG_INFO       ,0x01900054) /* [RO][32] Current input from CMD formatter to seq. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MISC_SEQ_DBG_INFO        ,0x01900058) /* [RO][32] Status register of MISC command Sequencer. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_BIU_DBG_INFO             ,0x0190005c) /* [RO][32] Debug information from BIU> */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_TP_READ_DATA             ,0x01900064) /* [RO][32] Test Port Data Read Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_NOREQ_CMDBUS_INTR_INFO_0 ,0x0190006c) /* [RO][32] MEMC Premature Request Withdrawal Interrupt, SCB CMD bus Information, bits 31:0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_NOREQ_CMDBUS_INTR_INFO_1 ,0x01900070) /* [RO][32] MEMC Premature Request Withdrawal Interrupt, SCB CMD bus Information, bits 47:32 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SPARE_RO_1               ,0x0190007c) /* [RO][32] Read only Spare Register 0 . */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SPARE_RO_2               ,0x01900080) /* [RO][32] Read only Spare Register 1 . */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_ZQCS_STATUS              ,0x019000f8) /* [RO][32] ZQCS Client Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_PFRI_0_PAGE_BRK_INTR_INFO_0 ,0x01900100) /* [RO][32] PFRI 0 Page Break Interrupt Information Register 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_PFRI_0_PAGE_BRK_INTR_INFO_1 ,0x01900104) /* [RO][32] PFRI 0 Page Break Interrupt Information Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_PFRI_0_VIOL_VALID        ,0x01900108) /* [RO][32] PFRI 0 Violation Valid Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_PFRI_0_VIOL_ADDR_LSB     ,0x0190010c) /* [RO][32] PFRI 0 Violation Address LSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_PFRI_0_VIOL_ADDR_MSB     ,0x01900110) /* [RO][32] PFRI 0 Violation Address MSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_PFRI_0_LADDR_FIFO_STATUS ,0x0190011c) /* [RO][32] PFRI 0 Laddr fifo status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_PFRI_1_PAGE_BRK_INTR_INFO_0 ,0x01900140) /* [RO][32] PFRI 1 Page Break Interrupt Information Register 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_PFRI_1_PAGE_BRK_INTR_INFO_1 ,0x01900144) /* [RO][32] PFRI 1 Page Break Interrupt Information Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_PFRI_1_VIOL_VALID        ,0x01900148) /* [RO][32] PFRI 1 Violation Valid Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_PFRI_1_VIOL_ADDR_LSB     ,0x0190014c) /* [RO][32] PFRI 1 Violation Address LSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_PFRI_1_VIOL_ADDR_MSB     ,0x01900150) /* [RO][32] PFRI 1 Violation Address MSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_PFRI_1_LADDR_FIFO_STATUS ,0x0190015c) /* [RO][32] PFRI 1 Laddr fifo status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_PFRI_2_PAGE_BRK_INTR_INFO_0 ,0x01900180) /* [RO][32] PFRI 2 Page Break Interrupt Information Register 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_PFRI_2_PAGE_BRK_INTR_INFO_1 ,0x01900184) /* [RO][32] PFRI 2 Page Break Interrupt Information Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_PFRI_2_VIOL_VALID        ,0x01900188) /* [RO][32] PFRI 2 Violation Valid Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_PFRI_2_VIOL_ADDR_LSB     ,0x0190018c) /* [RO][32] PFRI 2 Violation Address LSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_PFRI_2_VIOL_ADDR_MSB     ,0x01900190) /* [RO][32] PFRI 2 Violation Address MSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_PFRI_2_LADDR_FIFO_STATUS ,0x0190019c) /* [RO][32] PFRI 2 Laddr fifo status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_PFRI_3_PAGE_BRK_INTR_INFO_0 ,0x019001c0) /* [RO][32] PFRI 3 Page Break Interrupt Information Register 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_PFRI_3_PAGE_BRK_INTR_INFO_1 ,0x019001c4) /* [RO][32] PFRI 3 Page Break Interrupt Information Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_PFRI_3_VIOL_VALID        ,0x019001c8) /* [RO][32] PFRI 3 Violation Valid Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_PFRI_3_VIOL_ADDR_LSB     ,0x019001cc) /* [RO][32] PFRI 3 Violation Address LSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_PFRI_3_VIOL_ADDR_MSB     ,0x019001d0) /* [RO][32] PFRI 3 Violation Address MSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_PFRI_3_LADDR_FIFO_STATUS ,0x019001dc) /* [RO][32] PFRI 3 Laddr fifo status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MCP_0_REQ_FIFO_DEPTH     ,0x01900300) /* [RO][32] MCP Interface 0 Request Fifo Depth */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MCP_0_VIOLATION_STATUS_LSB ,0x01900304) /* [RO][32] MCP 0 Violation Status LSB */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MCP_0_VIOLATION_STATUS_MSB ,0x01900308) /* [RO][32] MCP 0 Violation Status MSB */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MCP_0_VIOLATION_STATUS_SUB_ID ,0x0190030c) /* [RO][32] MCP 0 Violation Status Sub_Id */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MCP_1_REQ_FIFO_DEPTH     ,0x01900314) /* [RO][32] MCP Interface 1 Request Fifo Depth */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MCP_1_VIOLATION_STATUS_LSB ,0x01900318) /* [RO][32] MCP 1 Violation Status LSB */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MCP_1_VIOLATION_STATUS_MSB ,0x0190031c) /* [RO][32] MCP 1 Violation Status MSB */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MCP_1_VIOLATION_STATUS_SUB_ID ,0x01900320) /* [RO][32] MCP 1 Violation Status Sub_Id */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_CRC_UNIT0_0          ,0x01900604) /* [RO][32] CRC Unit 0 SCB read data 0 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_CRC_UNIT0_1          ,0x01900608) /* [RO][32] CRC Unit 0 SCB read data 1 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_CRC_UNIT0_2          ,0x0190060c) /* [RO][32] CRC Unit 0 SCB read data 2 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_CRC_UNIT0_3          ,0x01900610) /* [RO][32] CRC Unit 0 SCB read data 3 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_CRC_UNIT0_4          ,0x01900614) /* [RO][32] CRC Unit 0 SCB read data 4 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_CRC_UNIT0_5          ,0x01900618) /* [RO][32] CRC Unit 0 SCB read data 5 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_CRC_UNIT0_6          ,0x0190061c) /* [RO][32] CRC Unit 0 SCB read data 6 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_CRC_UNIT0_7          ,0x01900620) /* [RO][32] CRC Unit 0 SCB read data 7 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_CRC_UNIT0_8          ,0x01900624) /* [RO][32] CRC Unit 0 SCB read data 8 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_CRC_UNIT0_9          ,0x01900628) /* [RO][32] CRC Unit 0 SCB read data 9 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_CRC_UNIT0_10         ,0x0190062c) /* [RO][32] CRC Unit 0 SCB read data 10 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_CRC_UNIT0_11         ,0x01900630) /* [RO][32] CRC Unit 0 SCB read data 11 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_CRC_UNIT0_12         ,0x01900634) /* [RO][32] CRC Unit 0 SCB read data 12 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_CRC_UNIT0_13         ,0x01900638) /* [RO][32] CRC Unit 0 SCB read data 13 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_CRC_UNIT0_14         ,0x0190063c) /* [RO][32] CRC Unit 0 SCB read data 14 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_CRC_UNIT0_15         ,0x01900640) /* [RO][32] CRC Unit 0 SCB read data 15 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_CRC_UNIT1_0          ,0x01900648) /* [RO][32] CRC Unit 1 SCB read data 0 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_CRC_UNIT1_1          ,0x0190064c) /* [RO][32] CRC Unit 1 SCB read data 1 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_CRC_UNIT1_2          ,0x01900650) /* [RO][32] CRC Unit 1 SCB read data 2 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_CRC_UNIT1_3          ,0x01900654) /* [RO][32] CRC Unit 1 SCB read data 3 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_CRC_UNIT1_4          ,0x01900658) /* [RO][32] CRC Unit 1 SCB read data 4 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_CRC_UNIT1_5          ,0x0190065c) /* [RO][32] CRC Unit 1 SCB read data 5 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_CRC_UNIT1_6          ,0x01900660) /* [RO][32] CRC Unit 1 SCB read data 6 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_CRC_UNIT1_7          ,0x01900664) /* [RO][32] CRC Unit 1 SCB read data 7 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_CRC_UNIT1_8          ,0x01900668) /* [RO][32] CRC Unit 1 SCB read data 8 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_CRC_UNIT1_9          ,0x0190066c) /* [RO][32] CRC Unit 1 SCB read data 9 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_CRC_UNIT1_10         ,0x01900670) /* [RO][32] CRC Unit 1 SCB read data 10 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_CRC_UNIT1_11         ,0x01900674) /* [RO][32] CRC Unit 1 SCB read data 11 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_CRC_UNIT1_12         ,0x01900678) /* [RO][32] CRC Unit 1 SCB read data 12 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_CRC_UNIT1_13         ,0x0190067c) /* [RO][32] CRC Unit 1 SCB read data 13 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_CRC_UNIT1_14         ,0x01900680) /* [RO][32] CRC Unit 1 SCB read data 14 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_CRC_UNIT1_15         ,0x01900684) /* [RO][32] CRC Unit 1 SCB read data 15 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA0             ,0x01900780) /* [RO][32] MSA Read Data 0 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA1             ,0x01900784) /* [RO][32] MSA Read Data 1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA2             ,0x01900788) /* [RO][32] MSA Read Data 2 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA3             ,0x0190078c) /* [RO][32] MSA Read Data 3 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA4             ,0x01900790) /* [RO][32] MSA Read Data 4 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA5             ,0x01900794) /* [RO][32] MSA Read Data 5 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA6             ,0x01900798) /* [RO][32] MSA Read Data 6 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA7             ,0x0190079c) /* [RO][32] MSA Read Data 7 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA8             ,0x019007a0) /* [RO][32] MSA Read Data 8 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA9             ,0x019007a4) /* [RO][32] MSA Read Data 9 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA10            ,0x019007a8) /* [RO][32] MSA Read Data 10 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA11            ,0x019007ac) /* [RO][32] MSA Read Data 11 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA12            ,0x019007b0) /* [RO][32] MSA Read Data 12 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA13            ,0x019007b4) /* [RO][32] MSA Read Data 13 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA14            ,0x019007b8) /* [RO][32] MSA Read Data 14 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA15            ,0x019007bc) /* [RO][32] MSA Read Data 15 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA16            ,0x019007c0) /* [RO][32] MSA Read Data 16 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA17            ,0x019007c4) /* [RO][32] MSA Read Data 17 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA18            ,0x019007c8) /* [RO][32] MSA Read Data 18 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA19            ,0x019007cc) /* [RO][32] MSA Read Data 19 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA20            ,0x019007d0) /* [RO][32] MSA Read Data 20 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA21            ,0x019007d4) /* [RO][32] MSA Read Data 21 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA22            ,0x019007d8) /* [RO][32] MSA Read Data 22 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA23            ,0x019007dc) /* [RO][32] MSA Read Data 23 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA24            ,0x019007e0) /* [RO][32] MSA Read Data 24 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA25            ,0x019007e4) /* [RO][32] MSA Read Data 25 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA26            ,0x019007e8) /* [RO][32] MSA Read Data 26 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA27            ,0x019007ec) /* [RO][32] MSA Read Data 27 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA28            ,0x019007f0) /* [RO][32] MSA Read Data 28 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA29            ,0x019007f4) /* [RO][32] MSA Read Data 29 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA30            ,0x019007f8) /* [RO][32] MSA Read Data 30 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA31            ,0x019007fc) /* [RO][32] MSA Read Data 31 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_0_0_REV_ID                ,0x01900800) /* [RO][32] Enhanced Device Interface Stress (EDIS) revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_0_0_STAT_MAIN             ,0x01900840) /* [RO][32] Main Status of EDIS operation */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_0_0_STAT_WORDS_WRITTEN    ,0x01900844) /* [RO][32] Status Count of 32-byte JWords Written */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_0_0_STAT_WORDS_READ       ,0x01900848) /* [RO][32] Status Count of 32-byte JWords Read */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_0_0_STAT_ERROR_COUNT      ,0x0190084c) /* [RO][32] Total Error Count on interface */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_0_0_STAT_ERROR_BITS       ,0x01900850) /* [RO][32] Per Bit Lane Error Flags */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_0_0_STAT_ADDR_LAST        ,0x01900854) /* [RO][32] Last Address Accessed */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_0_0_STAT_ADDR_LAST_EXT    ,0x01900858) /* [RO][32] Last Address Accessed Extension */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_0_0_STAT_CLOCK_CYCLES     ,0x0190085c) /* [RO][32] Clock Cycle Count While Processing */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_0_0_STAT_DEBUG            ,0x0190087c) /* [RO][32] Debug State */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_0_0_BYTELANE_0_STAT_LO    ,0x019008e0) /* [RO][32] Byte Lane 0 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_0_0_BYTELANE_0_STAT_HI    ,0x019008e4) /* [RO][32] Byte Lane 0 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_0_0_BYTELANE_1_STAT_LO    ,0x019008e8) /* [RO][32] Byte Lane 1 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_0_0_BYTELANE_1_STAT_HI    ,0x019008ec) /* [RO][32] Byte Lane 1 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_0_0_BYTELANE_2_STAT_LO    ,0x019008f0) /* [RO][32] Byte Lane 2 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_0_0_BYTELANE_2_STAT_HI    ,0x019008f4) /* [RO][32] Byte Lane 2 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_0_0_BYTELANE_3_STAT_LO    ,0x019008f8) /* [RO][32] Byte Lane 3 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_0_0_BYTELANE_3_STAT_HI    ,0x019008fc) /* [RO][32] Byte Lane 3 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ALIAS_VIOLATION_INFO_START_ADDR ,0x01901000) /* [RO][32] Least significant 32 bits of Violating Command Start Address for Address Aliasing Checker */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ALIAS_VIOLATION_INFO_START_ADDR_MSB ,0x01901004) /* [RO][32] Most significant 5 bits of Violating Command Start Address for Address Aliasing Checker */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ALIAS_VIOLATION_INFO_END_ADDR ,0x01901008) /* [RO][32] Least significant 32 bits of Violating Command End Address for Address Aliasing Checker */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ALIAS_VIOLATION_INFO_END_ADDR_MSB ,0x0190100c) /* [RO][32] Most significant 5 bits of Violating Command End Address for Address Aliasing Checker */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ALIAS_VIOLATION_INFO_CMD ,0x01901010) /* [RO][32] Violating SCB client-ID & Command Type for Address Aliasing Checker */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_0_VIOLATION_INFO_START_ADDR ,0x01901164) /* [RO][32] Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_0_VIOLATION_INFO_START_ADDR_MSB ,0x01901168) /* [RO][32] Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_0_VIOLATION_INFO_END_ADDR ,0x0190116c) /* [RO][32] Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_0_VIOLATION_INFO_END_ADDR_MSB ,0x01901170) /* [RO][32] Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_0_VIOLATION_INFO_CMD ,0x01901174) /* [RO][32] Violating SCB client-ID & Command Type for Address Range Checker (ARC)-0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_1_VIOLATION_INFO_START_ADDR ,0x01901224) /* [RO][32] Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_1_VIOLATION_INFO_START_ADDR_MSB ,0x01901228) /* [RO][32] Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_1_VIOLATION_INFO_END_ADDR ,0x0190122c) /* [RO][32] Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_1_VIOLATION_INFO_END_ADDR_MSB ,0x01901230) /* [RO][32] Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_1_VIOLATION_INFO_CMD ,0x01901234) /* [RO][32] Violating SCB client-ID & Command Type for Address Range Checker (ARC)-1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_2_VIOLATION_INFO_START_ADDR ,0x019012e4) /* [RO][32] Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_2_VIOLATION_INFO_START_ADDR_MSB ,0x019012e8) /* [RO][32] Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_2_VIOLATION_INFO_END_ADDR ,0x019012ec) /* [RO][32] Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_2_VIOLATION_INFO_END_ADDR_MSB ,0x019012f0) /* [RO][32] Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_2_VIOLATION_INFO_CMD ,0x019012f4) /* [RO][32] Violating SCB client-ID & Command Type for Address Range Checker (ARC)-2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_3_VIOLATION_INFO_START_ADDR ,0x019013a4) /* [RO][32] Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_3_VIOLATION_INFO_START_ADDR_MSB ,0x019013a8) /* [RO][32] Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_3_VIOLATION_INFO_END_ADDR ,0x019013ac) /* [RO][32] Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_3_VIOLATION_INFO_END_ADDR_MSB ,0x019013b0) /* [RO][32] Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_3_VIOLATION_INFO_CMD ,0x019013b4) /* [RO][32] Violating SCB client-ID & Command Type for Address Range Checker (ARC)-3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_4_VIOLATION_INFO_START_ADDR ,0x01901464) /* [RO][32] Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_4_VIOLATION_INFO_START_ADDR_MSB ,0x01901468) /* [RO][32] Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_4_VIOLATION_INFO_END_ADDR ,0x0190146c) /* [RO][32] Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_4_VIOLATION_INFO_END_ADDR_MSB ,0x01901470) /* [RO][32] Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_4_VIOLATION_INFO_CMD ,0x01901474) /* [RO][32] Violating SCB client-ID & Command Type for Address Range Checker (ARC)-4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_5_VIOLATION_INFO_START_ADDR ,0x01901524) /* [RO][32] Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_5_VIOLATION_INFO_START_ADDR_MSB ,0x01901528) /* [RO][32] Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_5_VIOLATION_INFO_END_ADDR ,0x0190152c) /* [RO][32] Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_5_VIOLATION_INFO_END_ADDR_MSB ,0x01901530) /* [RO][32] Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_5_VIOLATION_INFO_CMD ,0x01901534) /* [RO][32] Violating SCB client-ID & Command Type for Address Range Checker (ARC)-5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_6_VIOLATION_INFO_START_ADDR ,0x019015e4) /* [RO][32] Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_6_VIOLATION_INFO_START_ADDR_MSB ,0x019015e8) /* [RO][32] Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_6_VIOLATION_INFO_END_ADDR ,0x019015ec) /* [RO][32] Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_6_VIOLATION_INFO_END_ADDR_MSB ,0x019015f0) /* [RO][32] Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_6_VIOLATION_INFO_CMD ,0x019015f4) /* [RO][32] Violating SCB client-ID & Command Type for Address Range Checker (ARC)-6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_7_VIOLATION_INFO_START_ADDR ,0x019016a4) /* [RO][32] Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_7_VIOLATION_INFO_START_ADDR_MSB ,0x019016a8) /* [RO][32] Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_7_VIOLATION_INFO_END_ADDR ,0x019016ac) /* [RO][32] Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_7_VIOLATION_INFO_END_ADDR_MSB ,0x019016b0) /* [RO][32] Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_7_VIOLATION_INFO_CMD ,0x019016b4) /* [RO][32] Violating SCB client-ID & Command Type for Address Range Checker (ARC)-7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_0_PHY_DEBUG_REGISTER       ,0x01901800) /* [RO][32] MEMC CORE and IOBUF Interface Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_0_ARB_WINNER               ,0x01901c24) /* [RO][32] SCB-Arbitration Winner. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_0_RTS_ERR_0                ,0x01901c28) /* [RO][32] RTS Deadline miss register for Clients 0 to 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_0_RTS_ERR_1                ,0x01901c2c) /* [RO][32] RTS Deadline miss register for Clients 32 to 63 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_0_RTS_ERR_2                ,0x01901c30) /* [RO][32] RTS Deadline miss register for Clients 64 to 95 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_0_RTS_ERR_3                ,0x01901c34) /* [RO][32] RTS Deadline miss register for Clients 96 to 127 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_0_RTS_ERR_4                ,0x01901c38) /* [RO][32] RTS Deadline miss register for Clients 128 to 159 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_0_RTS_ERR_5                ,0x01901c3c) /* [RO][32] RTS Deadline miss register for Clients 160 to 191 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_0_RTS_ERR_6                ,0x01901c40) /* [RO][32] RTS Deadline miss register for Clients 192 to 223 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_0_RTS_ERR_7                ,0x01901c44) /* [RO][32] RTS Deadline miss register for Clients 224 to 255 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_0_SCB_ARBITER_DEBUG_REGISTER ,0x01901c5c) /* [RO][32] MEMC SCB Interface and Arbiter State Machine and FIFO Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_0_SPARE_RO_1               ,0x01901c68) /* [RO][32] Read only Spare Register 1 . */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_0_SPARE_RO_2               ,0x01901c6c) /* [RO][32] Read only Spare Register 2 . */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_0_CLIENT_INIT_ERROR_INTERRUPT ,0x01901c78) /* [RO][32] Client init error interrupt */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_0_CLIENT_INIT_ERROR_INFO   ,0x01901c80) /* [RO][32] Client init error violation info */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_0_CLIENT_INIT_STATUS       ,0x01901c88) /* [RO][32] Client init status and debug register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_0_LCA_VALID_REQ_0          ,0x01901c8c) /* [RO][32] LCA Valid Requests for Clients 0 to 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_0_LCA_VALID_REQ_1          ,0x01901c90) /* [RO][32] LCA Valid Requests for Clients 32 to 63 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_0_LCA_VALID_REQ_2          ,0x01901c94) /* [RO][32] LCA Valid Requests for Clients 64 to 95 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_0_LCA_VALID_REQ_3          ,0x01901c98) /* [RO][32] LCA Valid Requests for Clients 96 to 127 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_0_LCA_VALID_REQ_4          ,0x01901c9c) /* [RO][32] LCA Valid Requests for Clients 128 to 159 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_0_LCA_VALID_REQ_5          ,0x01901ca0) /* [RO][32] LCA Valid Requests for Clients 160 to 191 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_0_LCA_VALID_REQ_6          ,0x01901ca4) /* [RO][32] LCA Valid Requests for Clients 192 to 223 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_0_LCA_VALID_REQ_7          ,0x01901ca8) /* [RO][32] LCA Valid Requests for Clients 224 to 255 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_0_ACTIVE_BLOCKED_STATUS_0  ,0x01901cb0) /* [RO][32] Active Blocked Status for Clients 0 to 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_0_ACTIVE_BLOCKED_STATUS_1  ,0x01901cb4) /* [RO][32] Active Blocked Status for Clients 32 to 63 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_0_ACTIVE_BLOCKED_STATUS_2  ,0x01901cb8) /* [RO][32] Active Blocked Status for Clients 64 to 95 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_0_ACTIVE_BLOCKED_STATUS_3  ,0x01901cbc) /* [RO][32] Active Blocked Status for Clients 96 to 127 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_0_ACTIVE_BLOCKED_STATUS_4  ,0x01901cc0) /* [RO][32] Active Blocked Status for Clients 128 to 159 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_0_ACTIVE_BLOCKED_STATUS_5  ,0x01901cc4) /* [RO][32] Active Blocked Status for Clients 160 to 191 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_0_ACTIVE_BLOCKED_STATUS_6  ,0x01901cc8) /* [RO][32] Active Blocked Status for Clients 192 to 223 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_0_ACTIVE_BLOCKED_STATUS_7  ,0x01901ccc) /* [RO][32] Active Blocked Status for Clients 224 to 255 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_CNTRLR_CONFIG_STATUS     ,0x01902004) /* [RO][32] Memory Controller Configuration Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_CNTRLR_CONFIG_2_STATUS   ,0x0190200c) /* [RO][32] Memory Controller Configuration 2 Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_DRAM_INIT_STATUS         ,0x01902014) /* [RO][32] Dram initialization status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_POWER_DOWN_STATUS        ,0x01902028) /* [RO][32] Power down status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_BANK_STATUS              ,0x01902060) /* [RO][32] Memory Controller, Bank Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_SEQ_WRDATA_ERR_INFO      ,0x0190206c) /* [RO][32] Sequencer write data error info */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_SEQ_WRDATA_TRANSID_MISMATCH_INFO ,0x01902070) /* [RO][32] Sequencer transaction ID mismatch error info */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_V3_SCRAM_MASK_FAULT_INFO_ADDR_LSB ,0x01902074) /* [RO][32] Sequencer V3 Encrypt Mask Fault Addr LSB */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_V3_SCRAM_MASK_FAULT_INFO_ADDR_MSB ,0x01902078) /* [RO][32] Sequencer V3 Encrypt Mask Fault Addr MSB */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_V3_SCRAM_MASK_FAULT_INFO_MASKS ,0x0190207c) /* [RO][32] Sequencer V3 Encrypt Mask Fault Masks */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_V3_SCRAM_MASK_FAULT_DIAGS ,0x01902080) /* [RO][32] Sequencer V3 Encrypt Mask Fault Masks */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_0        ,0x01902400) /* [RO][32] CAS or consumption cycle count register for client 0. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_1        ,0x01902404) /* [RO][32] CAS or consumption cycle count register for client 1. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_2        ,0x01902408) /* [RO][32] CAS or consumption cycle count register for client 2. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_3        ,0x0190240c) /* [RO][32] CAS or consumption cycle count register for client 3. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_4        ,0x01902410) /* [RO][32] CAS or consumption cycle count register for client 4. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_5        ,0x01902414) /* [RO][32] CAS or consumption cycle count register for client 5. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_6        ,0x01902418) /* [RO][32] CAS or consumption cycle count register for client 6. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_7        ,0x0190241c) /* [RO][32] CAS or consumption cycle count register for client 7. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_8        ,0x01902420) /* [RO][32] CAS or consumption cycle count register for client 8. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_9        ,0x01902424) /* [RO][32] CAS or consumption cycle count register for client 9. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_10       ,0x01902428) /* [RO][32] CAS or consumption cycle count register for client 10. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_11       ,0x0190242c) /* [RO][32] CAS or consumption cycle count register for client 11. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_12       ,0x01902430) /* [RO][32] CAS or consumption cycle count register for client 12. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_13       ,0x01902434) /* [RO][32] CAS or consumption cycle count register for client 13. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_14       ,0x01902438) /* [RO][32] CAS or consumption cycle count register for client 14. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_15       ,0x0190243c) /* [RO][32] CAS or consumption cycle count register for client 15. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_16       ,0x01902440) /* [RO][32] CAS or consumption cycle count register for client 16. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_17       ,0x01902444) /* [RO][32] CAS or consumption cycle count register for client 17. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_18       ,0x01902448) /* [RO][32] CAS or consumption cycle count register for client 18. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_19       ,0x0190244c) /* [RO][32] CAS or consumption cycle count register for client 19. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_20       ,0x01902450) /* [RO][32] CAS or consumption cycle count register for client 20. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_21       ,0x01902454) /* [RO][32] CAS or consumption cycle count register for client 21. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_22       ,0x01902458) /* [RO][32] CAS or consumption cycle count register for client 22. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_23       ,0x0190245c) /* [RO][32] CAS or consumption cycle count register for client 23. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_24       ,0x01902460) /* [RO][32] CAS or consumption cycle count register for client 24. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_25       ,0x01902464) /* [RO][32] CAS or consumption cycle count register for client 25. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_26       ,0x01902468) /* [RO][32] CAS or consumption cycle count register for client 26. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_27       ,0x0190246c) /* [RO][32] CAS or consumption cycle count register for client 27. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_28       ,0x01902470) /* [RO][32] CAS or consumption cycle count register for client 28. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_29       ,0x01902474) /* [RO][32] CAS or consumption cycle count register for client 29. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_30       ,0x01902478) /* [RO][32] CAS or consumption cycle count register for client 30. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_31       ,0x0190247c) /* [RO][32] CAS or consumption cycle count register for client 31. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_32       ,0x01902480) /* [RO][32] CAS or consumption cycle count register for client 32. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_33       ,0x01902484) /* [RO][32] CAS or consumption cycle count register for client 33. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_34       ,0x01902488) /* [RO][32] CAS or consumption cycle count register for client 34. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_35       ,0x0190248c) /* [RO][32] CAS or consumption cycle count register for client 35. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_36       ,0x01902490) /* [RO][32] CAS or consumption cycle count register for client 36. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_37       ,0x01902494) /* [RO][32] CAS or consumption cycle count register for client 37. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_38       ,0x01902498) /* [RO][32] CAS or consumption cycle count register for client 38. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_39       ,0x0190249c) /* [RO][32] CAS or consumption cycle count register for client 39. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_40       ,0x019024a0) /* [RO][32] CAS or consumption cycle count register for client 40. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_41       ,0x019024a4) /* [RO][32] CAS or consumption cycle count register for client 41. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_42       ,0x019024a8) /* [RO][32] CAS or consumption cycle count register for client 42. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_43       ,0x019024ac) /* [RO][32] CAS or consumption cycle count register for client 43. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_44       ,0x019024b0) /* [RO][32] CAS or consumption cycle count register for client 44. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_45       ,0x019024b4) /* [RO][32] CAS or consumption cycle count register for client 45. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_46       ,0x019024b8) /* [RO][32] CAS or consumption cycle count register for client 46. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_47       ,0x019024bc) /* [RO][32] CAS or consumption cycle count register for client 47. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_48       ,0x019024c0) /* [RO][32] CAS or consumption cycle count register for client 48. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_49       ,0x019024c4) /* [RO][32] CAS or consumption cycle count register for client 49. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_50       ,0x019024c8) /* [RO][32] CAS or consumption cycle count register for client 50. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_51       ,0x019024cc) /* [RO][32] CAS or consumption cycle count register for client 51. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_52       ,0x019024d0) /* [RO][32] CAS or consumption cycle count register for client 52. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_53       ,0x019024d4) /* [RO][32] CAS or consumption cycle count register for client 53. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_54       ,0x019024d8) /* [RO][32] CAS or consumption cycle count register for client 54. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_55       ,0x019024dc) /* [RO][32] CAS or consumption cycle count register for client 55. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_56       ,0x019024e0) /* [RO][32] CAS or consumption cycle count register for client 56. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_57       ,0x019024e4) /* [RO][32] CAS or consumption cycle count register for client 57. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_58       ,0x019024e8) /* [RO][32] CAS or consumption cycle count register for client 58. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_59       ,0x019024ec) /* [RO][32] CAS or consumption cycle count register for client 59. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_60       ,0x019024f0) /* [RO][32] CAS or consumption cycle count register for client 60. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_61       ,0x019024f4) /* [RO][32] CAS or consumption cycle count register for client 61. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_62       ,0x019024f8) /* [RO][32] CAS or consumption cycle count register for client 62. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_63       ,0x019024fc) /* [RO][32] CAS or consumption cycle count register for client 63. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_64       ,0x01902500) /* [RO][32] CAS or consumption cycle count register for client 64. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_65       ,0x01902504) /* [RO][32] CAS or consumption cycle count register for client 65. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_66       ,0x01902508) /* [RO][32] CAS or consumption cycle count register for client 66. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_67       ,0x0190250c) /* [RO][32] CAS or consumption cycle count register for client 67. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_68       ,0x01902510) /* [RO][32] CAS or consumption cycle count register for client 68. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_69       ,0x01902514) /* [RO][32] CAS or consumption cycle count register for client 69. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_70       ,0x01902518) /* [RO][32] CAS or consumption cycle count register for client 70. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_71       ,0x0190251c) /* [RO][32] CAS or consumption cycle count register for client 71. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_72       ,0x01902520) /* [RO][32] CAS or consumption cycle count register for client 72. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_73       ,0x01902524) /* [RO][32] CAS or consumption cycle count register for client 73. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_74       ,0x01902528) /* [RO][32] CAS or consumption cycle count register for client 74. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_75       ,0x0190252c) /* [RO][32] CAS or consumption cycle count register for client 75. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_76       ,0x01902530) /* [RO][32] CAS or consumption cycle count register for client 76. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_77       ,0x01902534) /* [RO][32] CAS or consumption cycle count register for client 77. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_78       ,0x01902538) /* [RO][32] CAS or consumption cycle count register for client 78. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_79       ,0x0190253c) /* [RO][32] CAS or consumption cycle count register for client 79. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_80       ,0x01902540) /* [RO][32] CAS or consumption cycle count register for client 80. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_81       ,0x01902544) /* [RO][32] CAS or consumption cycle count register for client 81. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_82       ,0x01902548) /* [RO][32] CAS or consumption cycle count register for client 82. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_83       ,0x0190254c) /* [RO][32] CAS or consumption cycle count register for client 83. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_84       ,0x01902550) /* [RO][32] CAS or consumption cycle count register for client 84. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_85       ,0x01902554) /* [RO][32] CAS or consumption cycle count register for client 85. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_86       ,0x01902558) /* [RO][32] CAS or consumption cycle count register for client 86. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_87       ,0x0190255c) /* [RO][32] CAS or consumption cycle count register for client 87. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_88       ,0x01902560) /* [RO][32] CAS or consumption cycle count register for client 88. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_89       ,0x01902564) /* [RO][32] CAS or consumption cycle count register for client 89. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_90       ,0x01902568) /* [RO][32] CAS or consumption cycle count register for client 90. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_91       ,0x0190256c) /* [RO][32] CAS or consumption cycle count register for client 91. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_92       ,0x01902570) /* [RO][32] CAS or consumption cycle count register for client 92. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_93       ,0x01902574) /* [RO][32] CAS or consumption cycle count register for client 93. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_94       ,0x01902578) /* [RO][32] CAS or consumption cycle count register for client 94. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_95       ,0x0190257c) /* [RO][32] CAS or consumption cycle count register for client 95. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_96       ,0x01902580) /* [RO][32] CAS or consumption cycle count register for client 96. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_97       ,0x01902584) /* [RO][32] CAS or consumption cycle count register for client 97. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_98       ,0x01902588) /* [RO][32] CAS or consumption cycle count register for client 98. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_99       ,0x0190258c) /* [RO][32] CAS or consumption cycle count register for client 99. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_100      ,0x01902590) /* [RO][32] CAS or consumption cycle count register for client 100. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_101      ,0x01902594) /* [RO][32] CAS or consumption cycle count register for client 101. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_102      ,0x01902598) /* [RO][32] CAS or consumption cycle count register for client 102. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_103      ,0x0190259c) /* [RO][32] CAS or consumption cycle count register for client 103. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_104      ,0x019025a0) /* [RO][32] CAS or consumption cycle count register for client 104. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_105      ,0x019025a4) /* [RO][32] CAS or consumption cycle count register for client 105. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_106      ,0x019025a8) /* [RO][32] CAS or consumption cycle count register for client 106. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_107      ,0x019025ac) /* [RO][32] CAS or consumption cycle count register for client 107. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_108      ,0x019025b0) /* [RO][32] CAS or consumption cycle count register for client 108. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_109      ,0x019025b4) /* [RO][32] CAS or consumption cycle count register for client 109. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_110      ,0x019025b8) /* [RO][32] CAS or consumption cycle count register for client 110. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_111      ,0x019025bc) /* [RO][32] CAS or consumption cycle count register for client 111. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_112      ,0x019025c0) /* [RO][32] CAS or consumption cycle count register for client 112. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_113      ,0x019025c4) /* [RO][32] CAS or consumption cycle count register for client 113. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_114      ,0x019025c8) /* [RO][32] CAS or consumption cycle count register for client 114. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_115      ,0x019025cc) /* [RO][32] CAS or consumption cycle count register for client 115. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_116      ,0x019025d0) /* [RO][32] CAS or consumption cycle count register for client 116. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_117      ,0x019025d4) /* [RO][32] CAS or consumption cycle count register for client 117. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_118      ,0x019025d8) /* [RO][32] CAS or consumption cycle count register for client 118. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_119      ,0x019025dc) /* [RO][32] CAS or consumption cycle count register for client 119. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_120      ,0x019025e0) /* [RO][32] CAS or consumption cycle count register for client 120. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_121      ,0x019025e4) /* [RO][32] CAS or consumption cycle count register for client 121. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_122      ,0x019025e8) /* [RO][32] CAS or consumption cycle count register for client 122. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_123      ,0x019025ec) /* [RO][32] CAS or consumption cycle count register for client 123. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_124      ,0x019025f0) /* [RO][32] CAS or consumption cycle count register for client 124. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_125      ,0x019025f4) /* [RO][32] CAS or consumption cycle count register for client 125. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_126      ,0x019025f8) /* [RO][32] CAS or consumption cycle count register for client 126. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_127      ,0x019025fc) /* [RO][32] CAS or consumption cycle count register for client 127. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_128      ,0x01902600) /* [RO][32] CAS or consumption cycle count register for client 128. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_129      ,0x01902604) /* [RO][32] CAS or consumption cycle count register for client 129. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_130      ,0x01902608) /* [RO][32] CAS or consumption cycle count register for client 130. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_131      ,0x0190260c) /* [RO][32] CAS or consumption cycle count register for client 131. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_132      ,0x01902610) /* [RO][32] CAS or consumption cycle count register for client 132. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_133      ,0x01902614) /* [RO][32] CAS or consumption cycle count register for client 133. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_134      ,0x01902618) /* [RO][32] CAS or consumption cycle count register for client 134. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_135      ,0x0190261c) /* [RO][32] CAS or consumption cycle count register for client 135. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_136      ,0x01902620) /* [RO][32] CAS or consumption cycle count register for client 136. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_137      ,0x01902624) /* [RO][32] CAS or consumption cycle count register for client 137. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_138      ,0x01902628) /* [RO][32] CAS or consumption cycle count register for client 138. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_139      ,0x0190262c) /* [RO][32] CAS or consumption cycle count register for client 139. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_140      ,0x01902630) /* [RO][32] CAS or consumption cycle count register for client 140. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_141      ,0x01902634) /* [RO][32] CAS or consumption cycle count register for client 141. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_142      ,0x01902638) /* [RO][32] CAS or consumption cycle count register for client 142. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_143      ,0x0190263c) /* [RO][32] CAS or consumption cycle count register for client 143. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_144      ,0x01902640) /* [RO][32] CAS or consumption cycle count register for client 144. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_145      ,0x01902644) /* [RO][32] CAS or consumption cycle count register for client 145. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_146      ,0x01902648) /* [RO][32] CAS or consumption cycle count register for client 146. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_147      ,0x0190264c) /* [RO][32] CAS or consumption cycle count register for client 147. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_148      ,0x01902650) /* [RO][32] CAS or consumption cycle count register for client 148. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_149      ,0x01902654) /* [RO][32] CAS or consumption cycle count register for client 149. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_150      ,0x01902658) /* [RO][32] CAS or consumption cycle count register for client 150. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_151      ,0x0190265c) /* [RO][32] CAS or consumption cycle count register for client 151. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_152      ,0x01902660) /* [RO][32] CAS or consumption cycle count register for client 152. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_153      ,0x01902664) /* [RO][32] CAS or consumption cycle count register for client 153. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_154      ,0x01902668) /* [RO][32] CAS or consumption cycle count register for client 154. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_155      ,0x0190266c) /* [RO][32] CAS or consumption cycle count register for client 155. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_156      ,0x01902670) /* [RO][32] CAS or consumption cycle count register for client 156. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_157      ,0x01902674) /* [RO][32] CAS or consumption cycle count register for client 157. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_158      ,0x01902678) /* [RO][32] CAS or consumption cycle count register for client 158. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_159      ,0x0190267c) /* [RO][32] CAS or consumption cycle count register for client 159. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_160      ,0x01902680) /* [RO][32] CAS or consumption cycle count register for client 160. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_161      ,0x01902684) /* [RO][32] CAS or consumption cycle count register for client 161. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_162      ,0x01902688) /* [RO][32] CAS or consumption cycle count register for client 162. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_163      ,0x0190268c) /* [RO][32] CAS or consumption cycle count register for client 163. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_164      ,0x01902690) /* [RO][32] CAS or consumption cycle count register for client 164. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_165      ,0x01902694) /* [RO][32] CAS or consumption cycle count register for client 165. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_166      ,0x01902698) /* [RO][32] CAS or consumption cycle count register for client 166. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_167      ,0x0190269c) /* [RO][32] CAS or consumption cycle count register for client 167. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_168      ,0x019026a0) /* [RO][32] CAS or consumption cycle count register for client 168. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_169      ,0x019026a4) /* [RO][32] CAS or consumption cycle count register for client 169. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_170      ,0x019026a8) /* [RO][32] CAS or consumption cycle count register for client 170. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_171      ,0x019026ac) /* [RO][32] CAS or consumption cycle count register for client 171. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_172      ,0x019026b0) /* [RO][32] CAS or consumption cycle count register for client 172. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_173      ,0x019026b4) /* [RO][32] CAS or consumption cycle count register for client 173. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_174      ,0x019026b8) /* [RO][32] CAS or consumption cycle count register for client 174. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_175      ,0x019026bc) /* [RO][32] CAS or consumption cycle count register for client 175. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_176      ,0x019026c0) /* [RO][32] CAS or consumption cycle count register for client 176. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_177      ,0x019026c4) /* [RO][32] CAS or consumption cycle count register for client 177. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_178      ,0x019026c8) /* [RO][32] CAS or consumption cycle count register for client 178. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_179      ,0x019026cc) /* [RO][32] CAS or consumption cycle count register for client 179. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_180      ,0x019026d0) /* [RO][32] CAS or consumption cycle count register for client 180. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_181      ,0x019026d4) /* [RO][32] CAS or consumption cycle count register for client 181. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_182      ,0x019026d8) /* [RO][32] CAS or consumption cycle count register for client 182. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_183      ,0x019026dc) /* [RO][32] CAS or consumption cycle count register for client 183. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_184      ,0x019026e0) /* [RO][32] CAS or consumption cycle count register for client 184. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_185      ,0x019026e4) /* [RO][32] CAS or consumption cycle count register for client 185. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_186      ,0x019026e8) /* [RO][32] CAS or consumption cycle count register for client 186. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_187      ,0x019026ec) /* [RO][32] CAS or consumption cycle count register for client 187. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_188      ,0x019026f0) /* [RO][32] CAS or consumption cycle count register for client 188. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_189      ,0x019026f4) /* [RO][32] CAS or consumption cycle count register for client 189. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_190      ,0x019026f8) /* [RO][32] CAS or consumption cycle count register for client 190. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_191      ,0x019026fc) /* [RO][32] CAS or consumption cycle count register for client 191. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_192      ,0x01902700) /* [RO][32] CAS or consumption cycle count register for client 192. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_193      ,0x01902704) /* [RO][32] CAS or consumption cycle count register for client 193. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_194      ,0x01902708) /* [RO][32] CAS or consumption cycle count register for client 194. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_195      ,0x0190270c) /* [RO][32] CAS or consumption cycle count register for client 195. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_196      ,0x01902710) /* [RO][32] CAS or consumption cycle count register for client 196. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_197      ,0x01902714) /* [RO][32] CAS or consumption cycle count register for client 197. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_198      ,0x01902718) /* [RO][32] CAS or consumption cycle count register for client 198. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_199      ,0x0190271c) /* [RO][32] CAS or consumption cycle count register for client 199. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_200      ,0x01902720) /* [RO][32] CAS or consumption cycle count register for client 200. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_201      ,0x01902724) /* [RO][32] CAS or consumption cycle count register for client 201. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_202      ,0x01902728) /* [RO][32] CAS or consumption cycle count register for client 202. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_203      ,0x0190272c) /* [RO][32] CAS or consumption cycle count register for client 203. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_204      ,0x01902730) /* [RO][32] CAS or consumption cycle count register for client 204. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_205      ,0x01902734) /* [RO][32] CAS or consumption cycle count register for client 205. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_206      ,0x01902738) /* [RO][32] CAS or consumption cycle count register for client 206. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_207      ,0x0190273c) /* [RO][32] CAS or consumption cycle count register for client 207. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_208      ,0x01902740) /* [RO][32] CAS or consumption cycle count register for client 208. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_209      ,0x01902744) /* [RO][32] CAS or consumption cycle count register for client 209. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_210      ,0x01902748) /* [RO][32] CAS or consumption cycle count register for client 210. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_211      ,0x0190274c) /* [RO][32] CAS or consumption cycle count register for client 211. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_212      ,0x01902750) /* [RO][32] CAS or consumption cycle count register for client 212. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_213      ,0x01902754) /* [RO][32] CAS or consumption cycle count register for client 213. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_214      ,0x01902758) /* [RO][32] CAS or consumption cycle count register for client 214. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_215      ,0x0190275c) /* [RO][32] CAS or consumption cycle count register for client 215. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_216      ,0x01902760) /* [RO][32] CAS or consumption cycle count register for client 216. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_217      ,0x01902764) /* [RO][32] CAS or consumption cycle count register for client 217. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_218      ,0x01902768) /* [RO][32] CAS or consumption cycle count register for client 218. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_219      ,0x0190276c) /* [RO][32] CAS or consumption cycle count register for client 219. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_220      ,0x01902770) /* [RO][32] CAS or consumption cycle count register for client 220. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_221      ,0x01902774) /* [RO][32] CAS or consumption cycle count register for client 221. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_222      ,0x01902778) /* [RO][32] CAS or consumption cycle count register for client 222. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_223      ,0x0190277c) /* [RO][32] CAS or consumption cycle count register for client 223. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_224      ,0x01902780) /* [RO][32] CAS or consumption cycle count register for client 224. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_225      ,0x01902784) /* [RO][32] CAS or consumption cycle count register for client 225. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_226      ,0x01902788) /* [RO][32] CAS or consumption cycle count register for client 226. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_227      ,0x0190278c) /* [RO][32] CAS or consumption cycle count register for client 227. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_228      ,0x01902790) /* [RO][32] CAS or consumption cycle count register for client 228. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_229      ,0x01902794) /* [RO][32] CAS or consumption cycle count register for client 229. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_230      ,0x01902798) /* [RO][32] CAS or consumption cycle count register for client 230. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_231      ,0x0190279c) /* [RO][32] CAS or consumption cycle count register for client 231. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_232      ,0x019027a0) /* [RO][32] CAS or consumption cycle count register for client 232. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_233      ,0x019027a4) /* [RO][32] CAS or consumption cycle count register for client 233. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_234      ,0x019027a8) /* [RO][32] CAS or consumption cycle count register for client 234. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_235      ,0x019027ac) /* [RO][32] CAS or consumption cycle count register for client 235. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_236      ,0x019027b0) /* [RO][32] CAS or consumption cycle count register for client 236. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_237      ,0x019027b4) /* [RO][32] CAS or consumption cycle count register for client 237. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_238      ,0x019027b8) /* [RO][32] CAS or consumption cycle count register for client 238. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_239      ,0x019027bc) /* [RO][32] CAS or consumption cycle count register for client 239. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_240      ,0x019027c0) /* [RO][32] CAS or consumption cycle count register for client 240. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_241      ,0x019027c4) /* [RO][32] CAS or consumption cycle count register for client 241. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_242      ,0x019027c8) /* [RO][32] CAS or consumption cycle count register for client 242. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_243      ,0x019027cc) /* [RO][32] CAS or consumption cycle count register for client 243. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_244      ,0x019027d0) /* [RO][32] CAS or consumption cycle count register for client 244. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_245      ,0x019027d4) /* [RO][32] CAS or consumption cycle count register for client 245. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_246      ,0x019027d8) /* [RO][32] CAS or consumption cycle count register for client 246. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_247      ,0x019027dc) /* [RO][32] CAS or consumption cycle count register for client 247. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_248      ,0x019027e0) /* [RO][32] CAS or consumption cycle count register for client 248. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_249      ,0x019027e4) /* [RO][32] CAS or consumption cycle count register for client 249. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_250      ,0x019027e8) /* [RO][32] CAS or consumption cycle count register for client 250. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_251      ,0x019027ec) /* [RO][32] CAS or consumption cycle count register for client 251. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_252      ,0x019027f0) /* [RO][32] CAS or consumption cycle count register for client 252. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_253      ,0x019027f4) /* [RO][32] CAS or consumption cycle count register for client 253. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_254      ,0x019027f8) /* [RO][32] CAS or consumption cycle count register for client 254. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_255      ,0x019027fc) /* [RO][32] CAS or consumption cycle count register for client 255. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_L2_0_0_CPU_STATUS              ,0x01903000) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_L2_0_0_CPU_MASK_STATUS         ,0x0190300c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_L2_0_0_PCI_STATUS              ,0x01903018) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_L2_0_0_PCI_MASK_STATUS         ,0x01903024) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_L2_0_0_SCPU_STATUS             ,0x01903030) /* [RO][32] SCPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_L2_0_0_SCPU_MASK_STATUS        ,0x0190303c) /* [RO][32] SCPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_L2_0_1_CPU_STATUS              ,0x01903200) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_L2_0_1_CPU_MASK_STATUS         ,0x0190320c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_L2_0_1_PCI_STATUS              ,0x01903218) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_L2_0_1_PCI_MASK_STATUS         ,0x01903224) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_L2_0_1_SCPU_STATUS             ,0x01903230) /* [RO][32] SCPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS        ,0x0190323c) /* [RO][32] SCPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_L2_0_2_CPU_STATUS              ,0x01903400) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_L2_0_2_CPU_MASK_STATUS         ,0x0190340c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_L2_0_2_PCI_STATUS              ,0x01903418) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_L2_0_2_PCI_MASK_STATUS         ,0x01903424) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_L2_0_2_SCPU_STATUS             ,0x01903430) /* [RO][32] SCPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS        ,0x0190343c) /* [RO][32] SCPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_TRACELOG_0_0_VERSION           ,0x01903800) /* [RO][32] Tracelog version */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_TRACELOG_0_0_DEBUG             ,0x01903814) /* [RO][32] Debug fields */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_TRACELOG_0_0_ELAPSED_TIME_LOWER ,0x01903820) /* [RO][32] Elapsed time since enabled, lower 32 bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_TRACELOG_0_0_ELAPSED_TIME_UPPER ,0x01903824) /* [RO][32] Elapsed time since enabled, upper 16 bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_TRACELOG_0_0_COUNT_TRANS_TOTAL ,0x01903828) /* [RO][32] Count of all transactions snooped (matched and unmatched) */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_TRACELOG_0_0_COUNT_TRIGGER_EVENTS ,0x0190382c) /* [RO][32] Count of all events marked as triggers */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_TRACELOG_0_0_COUNT_MATCHES_TOTAL ,0x01903830) /* [RO][32] Count of all transactions matched for capture */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_TRACELOG_0_0_COUNT_MATCHES_DROPPED ,0x01903834) /* [RO][32] Count of transactions matched for capture, but dropped */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_TRACELOG_0_0_COUNT_MATCHES_PRE_TRIGGER ,0x01903838) /* [RO][32] Count of transactions matched and captured before the trigger */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_TRACELOG_0_0_COUNT_MATCHES_POST_TRIGGER ,0x0190383c) /* [RO][32] Count of transactions matched and captured after the trigger */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_TRACELOG_0_0_BUFFER_WR_PTR     ,0x0190385c) /* [RO][32] Pointer offset into buffer to write next capture data */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_TRACELOG_0_0_BUFFER_DATA_WD_0  ,0x01903870) /* [RO][32] Internal capture buffer data word 0 (Bits [31:0]) */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_TRACELOG_0_0_BUFFER_DATA_WD_1  ,0x01903874) /* [RO][32] Internal capture buffer data word 1 (Bits [63:32]) */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_TRACELOG_0_0_BUFFER_DATA_WD_2  ,0x01903878) /* [RO][32] Internal capture buffer data word 2 (Bits [95:64]) */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_TRACELOG_0_0_BUFFER_DATA_WD_3  ,0x0190387c) /* [RO][32] Internal capture buffer data word 3 (Bits [127:96]) */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_TRACELOG_0_0_BUFFER_DATA_WD_4  ,0x01903880) /* [RO][32] Internal capture buffer data word 4 (Bits [159:128]) */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_TRACELOG_0_0_BUFFER_DATA_WD_5  ,0x01903884) /* [RO][32] Internal capture buffer data word 5 (Bits [191:160]) */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_TRACELOG_0_0_BUFFER_DATA_WD_6  ,0x01903888) /* [RO][32] Internal capture buffer data word 6 (Bits [223:192]) */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_TRACELOG_0_0_BUFFER_DATA_WD_7  ,0x0190388c) /* [RO][32] Internal capture buffer data word 7 (Bits [255:224]) */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_TRACELOG_0_0_TRIGGER_WR_PTR    ,0x019038a0) /* [RO][32] Pointer offset into buffer at the time of trigger */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_TRACELOG_0_0_TRIGGER_TIME_LOWER ,0x019038a8) /* [RO][32] Time of trigger, lower 32 bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_TRACELOG_0_0_TRIGGER_TIME_UPPER ,0x019038ac) /* [RO][32] Time of trigger, upper 16 bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_REV_ID  ,0x01908004) /* [RO][32] SHIMPHY Revision ID Register. */
BCHP_REGISTER_READONLY_32BIT(BCHP_SHIMPHY_ADDR_CNTL_0_CMD_DATA_FIFO   ,0x01908028) /* [RO][32] Command and Data FIFO Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SHIMPHY_ADDR_CNTL_0_RD_DATAPATH     ,0x0190802c) /* [RO][32] Read Datapath Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SHIMPHY_ADDR_CNTL_0_FLAG_BUS        ,0x01908030) /* [RO][32] TP_OUT bus value Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SHIMPHY_ADDR_CNTL_0_DFI_STATUS      ,0x0190803c) /* [RO][32] DFI Interface Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SHIMPHY_ADDR_CNTL_0_PHY_LPM_STAT    ,0x01908040) /* [RO][32] PHY Power Control Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_STATUS  ,0x0190809c) /* [RO][32] SHIMPHY Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SHIMPHY_ADDR_CNTL_0_SPARE0_RO       ,0x019080ac) /* [RO][32] Spare register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SHIMPHY_ADDR_CNTL_0_SPARE1_RO       ,0x019080b0) /* [RO][32] Spare register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_0_REV_ID            ,0x01909000) /* [RO][32] DRAM Translation Unit (DTU) revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_0_SIZE_BUS_PAGES    ,0x01909010) /* [RO][32] Number of Implemented Bus Pages */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_0_SIZE_DEVICE_PAGES ,0x01909014) /* [RO][32] Number of Implemented Device Pages */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_0_SPARE_RO          ,0x0190903c) /* [RO][32] Spare register for read-only status ECOs */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_0_INIT_STATUS       ,0x01909044) /* [RO][32] Initialize Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_0_RELOAD_STATUS     ,0x0190904c) /* [RO][32] Reload Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_0_TRANSLATE_STATUS  ,0x01909054) /* [RO][32] Translate Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_0_COUNT_MAPPED      ,0x01909080) /* [RO][32] Count of Mapped Bus Pages */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_0_COUNT_OWNED       ,0x01909084) /* [RO][32] Count of Owned Bus Pages */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_0_COUNT_SCRUBBING   ,0x01909088) /* [RO][32] Count of Scrubbing Bus Pages */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_0_COUNT_INTEG_CORRECTS ,0x0190908c) /* [RO][32] Count of correctable integrity failures */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_0_COUNT_INTEG_FAILS ,0x01909090) /* [RO][32] Count of uncorrectable integrity failures */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_0_SCRUBBER_BUS_PAGE ,0x019090c4) /* [RO][32] Scrubber current Bus Map entry */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_0_SCRUBBER_COUNT    ,0x019090cc) /* [RO][32] Scrubber total count of Bus Map entries completed */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_0_SCRUBBER_DEBUG    ,0x019090d0) /* [RO][32] Scrubber HW state bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_0_ERR_CMD_INFO      ,0x01909104) /* [RO][32] Failed command: general information */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_0_ERR_CMD_ENTRY_INFO ,0x01909108) /* [RO][32] Failed command: table entry general information */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_0_ERR_CMD_ENTRY_PAGES ,0x0190910c) /* [RO][32] Failed command: table entry page information */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_0_ERR_CMD_ENTRY_SYNDROME ,0x01909110) /* [RO][32] Failed command: table entry syndrome bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_0_ERR_ACCESS_INFO   ,0x01909144) /* [RO][32] Failed client access: general information */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_0_ERR_ACCESS_ENTRY_INFO ,0x01909148) /* [RO][32] Failed client access: table entry general information */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_0_ERR_ACCESS_ENTRY_PAGES ,0x0190914c) /* [RO][32] Failed client access: table entry page information */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_0_ERR_ACCESS_ENTRY_SYNDROME ,0x01909150) /* [RO][32] Failed client access: table entry syndrome bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_0_ERR_INTEG_INFO    ,0x01909184) /* [RO][32] Failed entry integrity: general information */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_0_ERR_INTEG_ENTRY_INFO ,0x01909188) /* [RO][32] Failed entry integrity: table entry general information */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_0_ERR_INTEG_ENTRY_PAGES ,0x0190918c) /* [RO][32] Failed entry integrity: table entry page information */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_0_ERR_INTEG_ENTRY_SYNDROME ,0x01909190) /* [RO][32] Failed entry integrity: table entry syndrome bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_COMMON_REGS_0_PRIMARY_REVISION ,0x01920000) /* [RO][32] "Primary revision information" */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_COMMON_REGS_0_SECONDARY_REVISION ,0x01920004) /* [RO][32] "Secondary revision information" */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_COMMON_REGS_0_FEATURE     ,0x01920008) /* [RO][32] "PHY features" */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_COMMON_REGS_0_PLL_STATUS  ,0x01920010) /* [RO][32] PHY PLL status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_COMMON_REGS_0_FREQUENCY_CHANGE_STATUS ,0x01920038) /* [RO][32] PHY Frequency change status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_COMMON_REGS_0_VDL_CALIB_STATUS1 ,0x01920044) /* [RO][32] PHY VDL calibration status register #1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_COMMON_REGS_0_VDL_CALIB_STATUS2 ,0x01920048) /* [RO][32] PHY VDL calibration status register #2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG1 ,0x01920258) /* [RO][32] LPDDR4 Mode Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG2 ,0x0192025c) /* [RO][32] LPDDR4 Mode Register 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG3 ,0x01920260) /* [RO][32] LPDDR4 Mode Register 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG4 ,0x01920264) /* [RO][32] LPDDR4 Mode Register 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG10 ,0x01920268) /* [RO][32] LPDDR4 Mode Register 10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG11 ,0x0192026c) /* [RO][32] LPDDR4 Mode Register 11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG12 ,0x01920270) /* [RO][32] LPDDR4 Mode Register 12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG13 ,0x01920274) /* [RO][32] LPDDR4 Mode Register 13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG14 ,0x01920278) /* [RO][32] LPDDR4 Mode Register 14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG15 ,0x0192027c) /* [RO][32] LPDDR4 Mode Register 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG16 ,0x01920280) /* [RO][32] LPDDR4 Mode Register 16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG17 ,0x01920284) /* [RO][32] LPDDR4 Mode Register 17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG20 ,0x01920288) /* [RO][32] LPDDR4 Mode Register 20 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG22 ,0x0192028c) /* [RO][32] LPDDR4 Mode Register 22 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG23 ,0x01920290) /* [RO][32] LPDDR4 Mode Register 23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG24 ,0x01920294) /* [RO][32] LPDDR4 Mode Register 24 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG32 ,0x01920298) /* [RO][32] LPDDR4 Mode Register 32 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG40 ,0x0192029c) /* [RO][32] LPDDR4 Mode Register 40 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_A_0_CA_READBACK ,0x019202bc) /* [RO][32] Address and Control Readback register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_A_0_SNOOP_STATUS ,0x019202c8) /* [RO][32] Snoop status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_0_A_0_READ_FIFO_DATA ,0x01920524) /* [RO][32] Read fifo data register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_0_A_0_READ_FIFO_DMI ,0x01920528) /* [RO][32] Read fifo dmi register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_0_A_0_READ_FIFO_STATUS ,0x0192052c) /* [RO][32] Read fifo status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_0_A_0_WR_RANK_ERROR_STATUS ,0x01920534) /* [RO][32] Write Rank Error Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_0_A_0_MRR_READ_DATA ,0x01920560) /* [RO][32] Read channel MRR read data */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_0_A_0_MRR_READ_STATUS ,0x01920564) /* [RO][32] Read channel MRR read status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_0_A_0_DQ_DMI_DQS_READBACK ,0x0192056c) /* [RO][32] Readback register for DQ, DMI, DQS pins */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_0_A_0_CBT_STATUS ,0x01920574) /* [RO][32] Write Rank Error Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_1_A_0_READ_FIFO_DATA ,0x01920724) /* [RO][32] Read fifo data register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_1_A_0_READ_FIFO_DMI ,0x01920728) /* [RO][32] Read fifo dmi register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_1_A_0_READ_FIFO_STATUS ,0x0192072c) /* [RO][32] Read fifo status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_1_A_0_WR_RANK_ERROR_STATUS ,0x01920734) /* [RO][32] Write Rank Error Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_1_A_0_MRR_READ_DATA ,0x01920760) /* [RO][32] Read channel MRR read data */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_1_A_0_MRR_READ_STATUS ,0x01920764) /* [RO][32] Read channel MRR read status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_1_A_0_DQ_DMI_DQS_READBACK ,0x0192076c) /* [RO][32] Readback register for DQ, DMI, DQS pins */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_1_A_0_CBT_STATUS ,0x01920774) /* [RO][32] Write Rank Error Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_B_0_MODE_REG1 ,0x01920858) /* [RO][32] LPDDR4 Mode Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_B_0_MODE_REG2 ,0x0192085c) /* [RO][32] LPDDR4 Mode Register 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_B_0_MODE_REG3 ,0x01920860) /* [RO][32] LPDDR4 Mode Register 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_B_0_MODE_REG4 ,0x01920864) /* [RO][32] LPDDR4 Mode Register 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_B_0_MODE_REG10 ,0x01920868) /* [RO][32] LPDDR4 Mode Register 10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_B_0_MODE_REG11 ,0x0192086c) /* [RO][32] LPDDR4 Mode Register 11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_B_0_MODE_REG12 ,0x01920870) /* [RO][32] LPDDR4 Mode Register 12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_B_0_MODE_REG13 ,0x01920874) /* [RO][32] LPDDR4 Mode Register 13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_B_0_MODE_REG14 ,0x01920878) /* [RO][32] LPDDR4 Mode Register 14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_B_0_MODE_REG15 ,0x0192087c) /* [RO][32] LPDDR4 Mode Register 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_B_0_MODE_REG16 ,0x01920880) /* [RO][32] LPDDR4 Mode Register 16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_B_0_MODE_REG17 ,0x01920884) /* [RO][32] LPDDR4 Mode Register 17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_B_0_MODE_REG20 ,0x01920888) /* [RO][32] LPDDR4 Mode Register 20 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_B_0_MODE_REG22 ,0x0192088c) /* [RO][32] LPDDR4 Mode Register 22 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_B_0_MODE_REG23 ,0x01920890) /* [RO][32] LPDDR4 Mode Register 23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_B_0_MODE_REG24 ,0x01920894) /* [RO][32] LPDDR4 Mode Register 24 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_B_0_MODE_REG32 ,0x01920898) /* [RO][32] LPDDR4 Mode Register 32 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_B_0_MODE_REG40 ,0x0192089c) /* [RO][32] LPDDR4 Mode Register 40 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_B_0_CA_READBACK ,0x019208bc) /* [RO][32] Address and Control Readback register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_B_0_SNOOP_STATUS ,0x019208c8) /* [RO][32] Snoop status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_0_B_0_READ_FIFO_DATA ,0x01920b24) /* [RO][32] Read fifo data register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_0_B_0_READ_FIFO_DMI ,0x01920b28) /* [RO][32] Read fifo dmi register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_0_B_0_READ_FIFO_STATUS ,0x01920b2c) /* [RO][32] Read fifo status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_RANK_ERROR_STATUS ,0x01920b34) /* [RO][32] Write Rank Error Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_0_B_0_MRR_READ_DATA ,0x01920b60) /* [RO][32] Read channel MRR read data */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_0_B_0_MRR_READ_STATUS ,0x01920b64) /* [RO][32] Read channel MRR read status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DQ_DMI_DQS_READBACK ,0x01920b6c) /* [RO][32] Readback register for DQ, DMI, DQS pins */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_0_B_0_CBT_STATUS ,0x01920b74) /* [RO][32] Write Rank Error Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_1_B_0_READ_FIFO_DATA ,0x01920d24) /* [RO][32] Read fifo data register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_1_B_0_READ_FIFO_DMI ,0x01920d28) /* [RO][32] Read fifo dmi register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_1_B_0_READ_FIFO_STATUS ,0x01920d2c) /* [RO][32] Read fifo status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_1_B_0_WR_RANK_ERROR_STATUS ,0x01920d34) /* [RO][32] Write Rank Error Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_1_B_0_MRR_READ_DATA ,0x01920d60) /* [RO][32] Read channel MRR read data */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_1_B_0_MRR_READ_STATUS ,0x01920d64) /* [RO][32] Read channel MRR read status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_1_B_0_DQ_DMI_DQS_READBACK ,0x01920d6c) /* [RO][32] Readback register for DQ, DMI, DQS pins */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_1_B_0_CBT_STATUS ,0x01920d74) /* [RO][32] Write Rank Error Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_PHYBIST_0_STATUS          ,0x0192201c) /* [RO][32] PhyBist General Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_PHYBIST_0_CTL_STATUS      ,0x01922020) /* [RO][32] PhyBist Per-Bit Control Pad Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_PHYBIST_0_BL0_STATUS      ,0x01922024) /* [RO][32] PhyBist Byte Lane #0 Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_PHYBIST_0_BL1_STATUS      ,0x01922028) /* [RO][32] PhyBist Byte Lane #1 Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_PHYBIST_0_BL2_STATUS      ,0x0192202c) /* [RO][32] PhyBist Byte Lane #2 Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_PHYBIST_0_BL3_STATUS      ,0x01922030) /* [RO][32] PhyBist Byte Lane #3 Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_CONTROLLER_0_CORE_REV_ID       ,0x01930000) /* [RO][32] Core Revision ID Register. */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_CONTROLLER_0_CORE_OPTIONS      ,0x01930008) /* [RO][32] Core Options Register. */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_CONTROLLER_0_SPARE_2           ,0x01930010) /* [RO][32] Spare Register 2 (RO) */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_REV_ID                ,0x01930400) /* [RO][32] Enhanced Device Interface Stress (EDIS) revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_STAT_MAIN             ,0x01930440) /* [RO][32] Main Status of EDIS operation */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_STAT_WORDS_WRITTEN    ,0x01930444) /* [RO][32] Status Count of BL8Words Written */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_STAT_WORDS_READ       ,0x01930448) /* [RO][32] Status Count of BL8Words Read */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_STAT_ERROR_COUNT      ,0x0193044c) /* [RO][32] Total Bit Error Count on interface */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_STAT_ERROR_BITS       ,0x01930450) /* [RO][32] Per Bit Lane Error Flags for Byte Lanes 0 to 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_STAT_ERROR_BITS_HI    ,0x01930454) /* [RO][32] Per Bit Lane Error Flags for Byte Lanes 4 to 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_STAT_ERROR_BITS_EX    ,0x01930458) /* [RO][32] Per Bit Lane Error Flags for Byte Lane 8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_STAT_ADDR_LAST        ,0x0193045c) /* [RO][32] Last Address Accessed */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_STAT_ADDR_LAST_EXT    ,0x01930460) /* [RO][32] Last Address Accessed Extension */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_STAT_CLOCK_CYCLES     ,0x01930464) /* [RO][32] Clock Cycle Count While Processing */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_STAT_DATA_PORT        ,0x01930468) /* [RO][32] Data Port Word 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_STAT_DEBUG            ,0x0193046c) /* [RO][32] Debug State */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_BYTELANE_0_STAT_LO    ,0x01930580) /* [RO][32] Byte Lane 0 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_BYTELANE_0_STAT_HI    ,0x01930584) /* [RO][32] Byte Lane 0 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_BYTELANE_1_STAT_LO    ,0x01930588) /* [RO][32] Byte Lane 1 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_BYTELANE_1_STAT_HI    ,0x0193058c) /* [RO][32] Byte Lane 1 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_BYTELANE_2_STAT_LO    ,0x01930590) /* [RO][32] Byte Lane 2 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_BYTELANE_2_STAT_HI    ,0x01930594) /* [RO][32] Byte Lane 2 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_BYTELANE_3_STAT_LO    ,0x01930598) /* [RO][32] Byte Lane 3 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_BYTELANE_3_STAT_HI    ,0x0193059c) /* [RO][32] Byte Lane 3 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_BYTELANE_4_STAT_LO    ,0x019305a0) /* [RO][32] Byte Lane 4 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_BYTELANE_4_STAT_HI    ,0x019305a4) /* [RO][32] Byte Lane 4 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_BYTELANE_5_STAT_LO    ,0x019305a8) /* [RO][32] Byte Lane 5 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_BYTELANE_5_STAT_HI    ,0x019305ac) /* [RO][32] Byte Lane 5 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_BYTELANE_6_STAT_LO    ,0x019305b0) /* [RO][32] Byte Lane 6 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_BYTELANE_6_STAT_HI    ,0x019305b4) /* [RO][32] Byte Lane 6 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_BYTELANE_7_STAT_LO    ,0x019305b8) /* [RO][32] Byte Lane 7 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_BYTELANE_7_STAT_HI    ,0x019305bc) /* [RO][32] Byte Lane 7 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_BYTELANE_8_STAT_LO    ,0x019305c0) /* [RO][32] Byte Lane 8 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_BYTELANE_8_STAT_HI    ,0x019305c4) /* [RO][32] Byte Lane 8 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_REV_ID                ,0x01930800) /* [RO][32] Enhanced Device Interface Stress (EDIS) revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_STAT_MAIN             ,0x01930840) /* [RO][32] Main Status of EDIS operation */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_STAT_WORDS_WRITTEN    ,0x01930844) /* [RO][32] Status Count of BL8Words Written */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_STAT_WORDS_READ       ,0x01930848) /* [RO][32] Status Count of BL8Words Read */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_STAT_ERROR_COUNT      ,0x0193084c) /* [RO][32] Total Bit Error Count on interface */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_STAT_ERROR_BITS       ,0x01930850) /* [RO][32] Per Bit Lane Error Flags for Byte Lanes 0 to 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_STAT_ERROR_BITS_HI    ,0x01930854) /* [RO][32] Per Bit Lane Error Flags for Byte Lanes 4 to 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_STAT_ERROR_BITS_EX    ,0x01930858) /* [RO][32] Per Bit Lane Error Flags for Byte Lane 8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_STAT_ADDR_LAST        ,0x0193085c) /* [RO][32] Last Address Accessed */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_STAT_ADDR_LAST_EXT    ,0x01930860) /* [RO][32] Last Address Accessed Extension */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_STAT_CLOCK_CYCLES     ,0x01930864) /* [RO][32] Clock Cycle Count While Processing */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_STAT_DATA_PORT        ,0x01930868) /* [RO][32] Data Port Word 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_STAT_DEBUG            ,0x0193086c) /* [RO][32] Debug State */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_BYTELANE_0_STAT_LO    ,0x01930980) /* [RO][32] Byte Lane 0 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_BYTELANE_0_STAT_HI    ,0x01930984) /* [RO][32] Byte Lane 0 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_BYTELANE_1_STAT_LO    ,0x01930988) /* [RO][32] Byte Lane 1 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_BYTELANE_1_STAT_HI    ,0x0193098c) /* [RO][32] Byte Lane 1 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_BYTELANE_2_STAT_LO    ,0x01930990) /* [RO][32] Byte Lane 2 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_BYTELANE_2_STAT_HI    ,0x01930994) /* [RO][32] Byte Lane 2 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_BYTELANE_3_STAT_LO    ,0x01930998) /* [RO][32] Byte Lane 3 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_BYTELANE_3_STAT_HI    ,0x0193099c) /* [RO][32] Byte Lane 3 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_BYTELANE_4_STAT_LO    ,0x019309a0) /* [RO][32] Byte Lane 4 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_BYTELANE_4_STAT_HI    ,0x019309a4) /* [RO][32] Byte Lane 4 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_BYTELANE_5_STAT_LO    ,0x019309a8) /* [RO][32] Byte Lane 5 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_BYTELANE_5_STAT_HI    ,0x019309ac) /* [RO][32] Byte Lane 5 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_BYTELANE_6_STAT_LO    ,0x019309b0) /* [RO][32] Byte Lane 6 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_BYTELANE_6_STAT_HI    ,0x019309b4) /* [RO][32] Byte Lane 6 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_BYTELANE_7_STAT_LO    ,0x019309b8) /* [RO][32] Byte Lane 7 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_BYTELANE_7_STAT_HI    ,0x019309bc) /* [RO][32] Byte Lane 7 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_BYTELANE_8_STAT_LO    ,0x019309c0) /* [RO][32] Byte Lane 8 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_BYTELANE_8_STAT_HI    ,0x019309c4) /* [RO][32] Byte Lane 8 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_CPU_0_MBX_STAT                 ,0x01932018) /* [RO][32] Mailbox status flags */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_CPU_0_CPU_PC                   ,0x01932024) /* [RO][32] Mailbox status flags */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_CPU_0_SIGNAL_STAT              ,0x0193202c) /* [RO][32] MEMC to DPFE Signal Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_CPU_0_TIMER_0_DIVIDE_VALUE     ,0x01932048) /* [RO][32] Timer #0 Current value of divide counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_CPU_0_TIMER_0_TIMER_VALUE      ,0x0193204c) /* [RO][32] Timer #0 Current value of timer counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_CPU_0_TIMER_1_DIVIDE_VALUE     ,0x01932068) /* [RO][32] Timer #1 Current value of divide counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_CPU_0_TIMER_1_TIMER_VALUE      ,0x0193206c) /* [RO][32] Timer #1 Current value of timer counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_CPU_0_TIMER_2_DIVIDE_VALUE     ,0x01932088) /* [RO][32] Timer #2 Current value of divide counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_CPU_0_TIMER_2_TIMER_VALUE      ,0x0193208c) /* [RO][32] Timer #2 Current value of timer counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_CPU_0_TIMER_3_DIVIDE_VALUE     ,0x019320a8) /* [RO][32] Timer #3 Current value of divide counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_CPU_0_TIMER_3_TIMER_VALUE      ,0x019320ac) /* [RO][32] Timer #3 Current value of timer counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GRB_0_REVISION                 ,0x01a40000) /* [RO][32] GR Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_CORE_REV_ID              ,0x01b00000) /* [RO][32] Memory-Controller-Core  Revision ID Register. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_CORE_OPTIONS             ,0x01b00004) /* [RO][32] Memory-Controller-Core Options Register. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_CORE_PDEPTH              ,0x01b00008) /* [RO][32] Memory-Controller-Core PDEPTH Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_SM_TIMEOUT_INTR_INFO     ,0x01b00010) /* [RO][32] MEMC State Machine Timeout Interrupt Information */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_SCB_NOREQ_INTR_INFO      ,0x01b00018) /* [RO][32] MEMC Premature Request Withdrawal Interrupt Information */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_SCB_CMD_INTR_INFO        ,0x01b00020) /* [RO][32] MEMC Illegal Command Interrupt Information */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_SCB_START_ADDR_INTR_INFO ,0x01b00028) /* [RO][32] MEMC Illegal Start Address Interrupt Information */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_SCB_LAST_WRITE_ERROR_INFO ,0x01b00030) /* [RO][32] MEMC Missing SCB last write pulse error information */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_SCB_LAST_WRITE_ERROR_INFO2 ,0x01b00034) /* [RO][32] MEMC Missing SCB Client ID for last write pulse errors */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_SEQ_CMD_DBG_0            ,0x01b00040) /* [RO][32] Current DATA command pushed out from sequencer. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_SEQ_CMD_DBG_1            ,0x01b00044) /* [RO][32] Current DATA command pushed out from sequencer. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_SEQ_CMD_DBG_2            ,0x01b00048) /* [RO][32] Current DATA command pushed out from sequencer. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_SEQ_CMD_DBG_3            ,0x01b0004c) /* [RO][32] Current DATA command pushed out from sequencer. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_SEQ_CMD_DBG_4            ,0x01b00050) /* [RO][32] Current DATA command pushed out from sequencer. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_SEQ_INPUT_DBG_INFO       ,0x01b00054) /* [RO][32] Current input from CMD formatter to seq. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_MISC_SEQ_DBG_INFO        ,0x01b00058) /* [RO][32] Status register of MISC command Sequencer. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_BIU_DBG_INFO             ,0x01b0005c) /* [RO][32] Debug information from BIU> */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_TP_READ_DATA             ,0x01b00064) /* [RO][32] Test Port Data Read Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_SCB_NOREQ_CMDBUS_INTR_INFO_0 ,0x01b0006c) /* [RO][32] MEMC Premature Request Withdrawal Interrupt, SCB CMD bus Information, bits 31:0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_SCB_NOREQ_CMDBUS_INTR_INFO_1 ,0x01b00070) /* [RO][32] MEMC Premature Request Withdrawal Interrupt, SCB CMD bus Information, bits 47:32 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_SPARE_RO_1               ,0x01b0007c) /* [RO][32] Read only Spare Register 0 . */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_SPARE_RO_2               ,0x01b00080) /* [RO][32] Read only Spare Register 1 . */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_ZQCS_STATUS              ,0x01b000f8) /* [RO][32] ZQCS Client Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_PFRI_0_PAGE_BRK_INTR_INFO_0 ,0x01b00100) /* [RO][32] PFRI 0 Page Break Interrupt Information Register 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_PFRI_0_PAGE_BRK_INTR_INFO_1 ,0x01b00104) /* [RO][32] PFRI 0 Page Break Interrupt Information Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_PFRI_0_VIOL_VALID        ,0x01b00108) /* [RO][32] PFRI 0 Violation Valid Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_PFRI_0_VIOL_ADDR_LSB     ,0x01b0010c) /* [RO][32] PFRI 0 Violation Address LSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_PFRI_0_VIOL_ADDR_MSB     ,0x01b00110) /* [RO][32] PFRI 0 Violation Address MSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_PFRI_0_LADDR_FIFO_STATUS ,0x01b0011c) /* [RO][32] PFRI 0 Laddr fifo status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_PFRI_1_PAGE_BRK_INTR_INFO_0 ,0x01b00140) /* [RO][32] PFRI 1 Page Break Interrupt Information Register 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_PFRI_1_PAGE_BRK_INTR_INFO_1 ,0x01b00144) /* [RO][32] PFRI 1 Page Break Interrupt Information Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_PFRI_1_VIOL_VALID        ,0x01b00148) /* [RO][32] PFRI 1 Violation Valid Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_PFRI_1_VIOL_ADDR_LSB     ,0x01b0014c) /* [RO][32] PFRI 1 Violation Address LSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_PFRI_1_VIOL_ADDR_MSB     ,0x01b00150) /* [RO][32] PFRI 1 Violation Address MSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_PFRI_1_LADDR_FIFO_STATUS ,0x01b0015c) /* [RO][32] PFRI 1 Laddr fifo status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_PFRI_2_PAGE_BRK_INTR_INFO_0 ,0x01b00180) /* [RO][32] PFRI 2 Page Break Interrupt Information Register 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_PFRI_2_PAGE_BRK_INTR_INFO_1 ,0x01b00184) /* [RO][32] PFRI 2 Page Break Interrupt Information Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_PFRI_2_VIOL_VALID        ,0x01b00188) /* [RO][32] PFRI 2 Violation Valid Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_PFRI_2_VIOL_ADDR_LSB     ,0x01b0018c) /* [RO][32] PFRI 2 Violation Address LSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_PFRI_2_VIOL_ADDR_MSB     ,0x01b00190) /* [RO][32] PFRI 2 Violation Address MSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_PFRI_2_LADDR_FIFO_STATUS ,0x01b0019c) /* [RO][32] PFRI 2 Laddr fifo status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_PFRI_3_PAGE_BRK_INTR_INFO_0 ,0x01b001c0) /* [RO][32] PFRI 3 Page Break Interrupt Information Register 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_PFRI_3_PAGE_BRK_INTR_INFO_1 ,0x01b001c4) /* [RO][32] PFRI 3 Page Break Interrupt Information Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_PFRI_3_VIOL_VALID        ,0x01b001c8) /* [RO][32] PFRI 3 Violation Valid Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_PFRI_3_VIOL_ADDR_LSB     ,0x01b001cc) /* [RO][32] PFRI 3 Violation Address LSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_PFRI_3_VIOL_ADDR_MSB     ,0x01b001d0) /* [RO][32] PFRI 3 Violation Address MSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_PFRI_3_LADDR_FIFO_STATUS ,0x01b001dc) /* [RO][32] PFRI 3 Laddr fifo status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_MCP_0_REQ_FIFO_DEPTH     ,0x01b00300) /* [RO][32] MCP Interface 0 Request Fifo Depth */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_MCP_0_VIOLATION_STATUS_LSB ,0x01b00304) /* [RO][32] MCP 0 Violation Status LSB */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_MCP_0_VIOLATION_STATUS_MSB ,0x01b00308) /* [RO][32] MCP 0 Violation Status MSB */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_MCP_0_VIOLATION_STATUS_SUB_ID ,0x01b0030c) /* [RO][32] MCP 0 Violation Status Sub_Id */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_MCP_1_REQ_FIFO_DEPTH     ,0x01b00314) /* [RO][32] MCP Interface 1 Request Fifo Depth */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_MCP_1_VIOLATION_STATUS_LSB ,0x01b00318) /* [RO][32] MCP 1 Violation Status LSB */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_MCP_1_VIOLATION_STATUS_MSB ,0x01b0031c) /* [RO][32] MCP 1 Violation Status MSB */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_MCP_1_VIOLATION_STATUS_SUB_ID ,0x01b00320) /* [RO][32] MCP 1 Violation Status Sub_Id */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_0          ,0x01b00604) /* [RO][32] CRC Unit 0 SCB read data 0 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_1          ,0x01b00608) /* [RO][32] CRC Unit 0 SCB read data 1 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_2          ,0x01b0060c) /* [RO][32] CRC Unit 0 SCB read data 2 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_3          ,0x01b00610) /* [RO][32] CRC Unit 0 SCB read data 3 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_4          ,0x01b00614) /* [RO][32] CRC Unit 0 SCB read data 4 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_5          ,0x01b00618) /* [RO][32] CRC Unit 0 SCB read data 5 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_6          ,0x01b0061c) /* [RO][32] CRC Unit 0 SCB read data 6 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_7          ,0x01b00620) /* [RO][32] CRC Unit 0 SCB read data 7 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_8          ,0x01b00624) /* [RO][32] CRC Unit 0 SCB read data 8 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_9          ,0x01b00628) /* [RO][32] CRC Unit 0 SCB read data 9 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_10         ,0x01b0062c) /* [RO][32] CRC Unit 0 SCB read data 10 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_11         ,0x01b00630) /* [RO][32] CRC Unit 0 SCB read data 11 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_12         ,0x01b00634) /* [RO][32] CRC Unit 0 SCB read data 12 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_13         ,0x01b00638) /* [RO][32] CRC Unit 0 SCB read data 13 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_14         ,0x01b0063c) /* [RO][32] CRC Unit 0 SCB read data 14 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_15         ,0x01b00640) /* [RO][32] CRC Unit 0 SCB read data 15 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_0          ,0x01b00648) /* [RO][32] CRC Unit 1 SCB read data 0 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_1          ,0x01b0064c) /* [RO][32] CRC Unit 1 SCB read data 1 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_2          ,0x01b00650) /* [RO][32] CRC Unit 1 SCB read data 2 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_3          ,0x01b00654) /* [RO][32] CRC Unit 1 SCB read data 3 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_4          ,0x01b00658) /* [RO][32] CRC Unit 1 SCB read data 4 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_5          ,0x01b0065c) /* [RO][32] CRC Unit 1 SCB read data 5 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_6          ,0x01b00660) /* [RO][32] CRC Unit 1 SCB read data 6 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_7          ,0x01b00664) /* [RO][32] CRC Unit 1 SCB read data 7 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_8          ,0x01b00668) /* [RO][32] CRC Unit 1 SCB read data 8 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_9          ,0x01b0066c) /* [RO][32] CRC Unit 1 SCB read data 9 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_10         ,0x01b00670) /* [RO][32] CRC Unit 1 SCB read data 10 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_11         ,0x01b00674) /* [RO][32] CRC Unit 1 SCB read data 11 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_12         ,0x01b00678) /* [RO][32] CRC Unit 1 SCB read data 12 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_13         ,0x01b0067c) /* [RO][32] CRC Unit 1 SCB read data 13 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_14         ,0x01b00680) /* [RO][32] CRC Unit 1 SCB read data 14 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_15         ,0x01b00684) /* [RO][32] CRC Unit 1 SCB read data 15 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_MSA_RD_DATA0             ,0x01b00780) /* [RO][32] MSA Read Data 0 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_MSA_RD_DATA1             ,0x01b00784) /* [RO][32] MSA Read Data 1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_MSA_RD_DATA2             ,0x01b00788) /* [RO][32] MSA Read Data 2 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_MSA_RD_DATA3             ,0x01b0078c) /* [RO][32] MSA Read Data 3 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_MSA_RD_DATA4             ,0x01b00790) /* [RO][32] MSA Read Data 4 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_MSA_RD_DATA5             ,0x01b00794) /* [RO][32] MSA Read Data 5 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_MSA_RD_DATA6             ,0x01b00798) /* [RO][32] MSA Read Data 6 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_MSA_RD_DATA7             ,0x01b0079c) /* [RO][32] MSA Read Data 7 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_MSA_RD_DATA8             ,0x01b007a0) /* [RO][32] MSA Read Data 8 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_MSA_RD_DATA9             ,0x01b007a4) /* [RO][32] MSA Read Data 9 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_MSA_RD_DATA10            ,0x01b007a8) /* [RO][32] MSA Read Data 10 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_MSA_RD_DATA11            ,0x01b007ac) /* [RO][32] MSA Read Data 11 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_MSA_RD_DATA12            ,0x01b007b0) /* [RO][32] MSA Read Data 12 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_MSA_RD_DATA13            ,0x01b007b4) /* [RO][32] MSA Read Data 13 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_MSA_RD_DATA14            ,0x01b007b8) /* [RO][32] MSA Read Data 14 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_MSA_RD_DATA15            ,0x01b007bc) /* [RO][32] MSA Read Data 15 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_MSA_RD_DATA16            ,0x01b007c0) /* [RO][32] MSA Read Data 16 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_MSA_RD_DATA17            ,0x01b007c4) /* [RO][32] MSA Read Data 17 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_MSA_RD_DATA18            ,0x01b007c8) /* [RO][32] MSA Read Data 18 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_MSA_RD_DATA19            ,0x01b007cc) /* [RO][32] MSA Read Data 19 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_MSA_RD_DATA20            ,0x01b007d0) /* [RO][32] MSA Read Data 20 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_MSA_RD_DATA21            ,0x01b007d4) /* [RO][32] MSA Read Data 21 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_MSA_RD_DATA22            ,0x01b007d8) /* [RO][32] MSA Read Data 22 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_MSA_RD_DATA23            ,0x01b007dc) /* [RO][32] MSA Read Data 23 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_MSA_RD_DATA24            ,0x01b007e0) /* [RO][32] MSA Read Data 24 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_MSA_RD_DATA25            ,0x01b007e4) /* [RO][32] MSA Read Data 25 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_MSA_RD_DATA26            ,0x01b007e8) /* [RO][32] MSA Read Data 26 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_MSA_RD_DATA27            ,0x01b007ec) /* [RO][32] MSA Read Data 27 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_MSA_RD_DATA28            ,0x01b007f0) /* [RO][32] MSA Read Data 28 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_MSA_RD_DATA29            ,0x01b007f4) /* [RO][32] MSA Read Data 29 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_MSA_RD_DATA30            ,0x01b007f8) /* [RO][32] MSA Read Data 30 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_1_MSA_RD_DATA31            ,0x01b007fc) /* [RO][32] MSA Read Data 31 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_1_0_REV_ID                ,0x01b00800) /* [RO][32] Enhanced Device Interface Stress (EDIS) revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_1_0_STAT_MAIN             ,0x01b00840) /* [RO][32] Main Status of EDIS operation */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_1_0_STAT_WORDS_WRITTEN    ,0x01b00844) /* [RO][32] Status Count of 32-byte JWords Written */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_1_0_STAT_WORDS_READ       ,0x01b00848) /* [RO][32] Status Count of 32-byte JWords Read */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_1_0_STAT_ERROR_COUNT      ,0x01b0084c) /* [RO][32] Total Error Count on interface */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_1_0_STAT_ERROR_BITS       ,0x01b00850) /* [RO][32] Per Bit Lane Error Flags */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_1_0_STAT_ADDR_LAST        ,0x01b00854) /* [RO][32] Last Address Accessed */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_1_0_STAT_ADDR_LAST_EXT    ,0x01b00858) /* [RO][32] Last Address Accessed Extension */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_1_0_STAT_CLOCK_CYCLES     ,0x01b0085c) /* [RO][32] Clock Cycle Count While Processing */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_1_0_STAT_DEBUG            ,0x01b0087c) /* [RO][32] Debug State */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_1_0_BYTELANE_0_STAT_LO    ,0x01b008e0) /* [RO][32] Byte Lane 0 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_1_0_BYTELANE_0_STAT_HI    ,0x01b008e4) /* [RO][32] Byte Lane 0 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_1_0_BYTELANE_1_STAT_LO    ,0x01b008e8) /* [RO][32] Byte Lane 1 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_1_0_BYTELANE_1_STAT_HI    ,0x01b008ec) /* [RO][32] Byte Lane 1 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_1_0_BYTELANE_2_STAT_LO    ,0x01b008f0) /* [RO][32] Byte Lane 2 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_1_0_BYTELANE_2_STAT_HI    ,0x01b008f4) /* [RO][32] Byte Lane 2 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_1_0_BYTELANE_3_STAT_LO    ,0x01b008f8) /* [RO][32] Byte Lane 3 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_1_0_BYTELANE_3_STAT_HI    ,0x01b008fc) /* [RO][32] Byte Lane 3 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_1_ALIAS_VIOLATION_INFO_START_ADDR ,0x01b01000) /* [RO][32] Least significant 32 bits of Violating Command Start Address for Address Aliasing Checker */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_1_ALIAS_VIOLATION_INFO_START_ADDR_MSB ,0x01b01004) /* [RO][32] Most significant 5 bits of Violating Command Start Address for Address Aliasing Checker */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_1_ALIAS_VIOLATION_INFO_END_ADDR ,0x01b01008) /* [RO][32] Least significant 32 bits of Violating Command End Address for Address Aliasing Checker */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_1_ALIAS_VIOLATION_INFO_END_ADDR_MSB ,0x01b0100c) /* [RO][32] Most significant 5 bits of Violating Command End Address for Address Aliasing Checker */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_1_ALIAS_VIOLATION_INFO_CMD ,0x01b01010) /* [RO][32] Violating SCB client-ID & Command Type for Address Aliasing Checker */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_1_ARC_0_VIOLATION_INFO_START_ADDR ,0x01b01164) /* [RO][32] Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_1_ARC_0_VIOLATION_INFO_START_ADDR_MSB ,0x01b01168) /* [RO][32] Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_1_ARC_0_VIOLATION_INFO_END_ADDR ,0x01b0116c) /* [RO][32] Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_1_ARC_0_VIOLATION_INFO_END_ADDR_MSB ,0x01b01170) /* [RO][32] Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_1_ARC_0_VIOLATION_INFO_CMD ,0x01b01174) /* [RO][32] Violating SCB client-ID & Command Type for Address Range Checker (ARC)-0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_1_ARC_1_VIOLATION_INFO_START_ADDR ,0x01b01224) /* [RO][32] Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_1_ARC_1_VIOLATION_INFO_START_ADDR_MSB ,0x01b01228) /* [RO][32] Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_1_ARC_1_VIOLATION_INFO_END_ADDR ,0x01b0122c) /* [RO][32] Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_1_ARC_1_VIOLATION_INFO_END_ADDR_MSB ,0x01b01230) /* [RO][32] Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_1_ARC_1_VIOLATION_INFO_CMD ,0x01b01234) /* [RO][32] Violating SCB client-ID & Command Type for Address Range Checker (ARC)-1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_1_ARC_2_VIOLATION_INFO_START_ADDR ,0x01b012e4) /* [RO][32] Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_1_ARC_2_VIOLATION_INFO_START_ADDR_MSB ,0x01b012e8) /* [RO][32] Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_1_ARC_2_VIOLATION_INFO_END_ADDR ,0x01b012ec) /* [RO][32] Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_1_ARC_2_VIOLATION_INFO_END_ADDR_MSB ,0x01b012f0) /* [RO][32] Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_1_ARC_2_VIOLATION_INFO_CMD ,0x01b012f4) /* [RO][32] Violating SCB client-ID & Command Type for Address Range Checker (ARC)-2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_1_ARC_3_VIOLATION_INFO_START_ADDR ,0x01b013a4) /* [RO][32] Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_1_ARC_3_VIOLATION_INFO_START_ADDR_MSB ,0x01b013a8) /* [RO][32] Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_1_ARC_3_VIOLATION_INFO_END_ADDR ,0x01b013ac) /* [RO][32] Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_1_ARC_3_VIOLATION_INFO_END_ADDR_MSB ,0x01b013b0) /* [RO][32] Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_1_ARC_3_VIOLATION_INFO_CMD ,0x01b013b4) /* [RO][32] Violating SCB client-ID & Command Type for Address Range Checker (ARC)-3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_1_ARC_4_VIOLATION_INFO_START_ADDR ,0x01b01464) /* [RO][32] Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_1_ARC_4_VIOLATION_INFO_START_ADDR_MSB ,0x01b01468) /* [RO][32] Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_1_ARC_4_VIOLATION_INFO_END_ADDR ,0x01b0146c) /* [RO][32] Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_1_ARC_4_VIOLATION_INFO_END_ADDR_MSB ,0x01b01470) /* [RO][32] Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_1_ARC_4_VIOLATION_INFO_CMD ,0x01b01474) /* [RO][32] Violating SCB client-ID & Command Type for Address Range Checker (ARC)-4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_1_ARC_5_VIOLATION_INFO_START_ADDR ,0x01b01524) /* [RO][32] Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_1_ARC_5_VIOLATION_INFO_START_ADDR_MSB ,0x01b01528) /* [RO][32] Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_1_ARC_5_VIOLATION_INFO_END_ADDR ,0x01b0152c) /* [RO][32] Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_1_ARC_5_VIOLATION_INFO_END_ADDR_MSB ,0x01b01530) /* [RO][32] Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_1_ARC_5_VIOLATION_INFO_CMD ,0x01b01534) /* [RO][32] Violating SCB client-ID & Command Type for Address Range Checker (ARC)-5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_1_ARC_6_VIOLATION_INFO_START_ADDR ,0x01b015e4) /* [RO][32] Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_1_ARC_6_VIOLATION_INFO_START_ADDR_MSB ,0x01b015e8) /* [RO][32] Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_1_ARC_6_VIOLATION_INFO_END_ADDR ,0x01b015ec) /* [RO][32] Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_1_ARC_6_VIOLATION_INFO_END_ADDR_MSB ,0x01b015f0) /* [RO][32] Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_1_ARC_6_VIOLATION_INFO_CMD ,0x01b015f4) /* [RO][32] Violating SCB client-ID & Command Type for Address Range Checker (ARC)-6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_1_ARC_7_VIOLATION_INFO_START_ADDR ,0x01b016a4) /* [RO][32] Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_1_ARC_7_VIOLATION_INFO_START_ADDR_MSB ,0x01b016a8) /* [RO][32] Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_1_ARC_7_VIOLATION_INFO_END_ADDR ,0x01b016ac) /* [RO][32] Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_1_ARC_7_VIOLATION_INFO_END_ADDR_MSB ,0x01b016b0) /* [RO][32] Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_1_ARC_7_VIOLATION_INFO_CMD ,0x01b016b4) /* [RO][32] Violating SCB client-ID & Command Type for Address Range Checker (ARC)-7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_1_PHY_DEBUG_REGISTER       ,0x01b01800) /* [RO][32] MEMC CORE and IOBUF Interface Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_1_ARB_WINNER               ,0x01b01c24) /* [RO][32] SCB-Arbitration Winner. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_1_RTS_ERR_0                ,0x01b01c28) /* [RO][32] RTS Deadline miss register for Clients 0 to 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_1_RTS_ERR_1                ,0x01b01c2c) /* [RO][32] RTS Deadline miss register for Clients 32 to 63 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_1_RTS_ERR_2                ,0x01b01c30) /* [RO][32] RTS Deadline miss register for Clients 64 to 95 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_1_RTS_ERR_3                ,0x01b01c34) /* [RO][32] RTS Deadline miss register for Clients 96 to 127 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_1_RTS_ERR_4                ,0x01b01c38) /* [RO][32] RTS Deadline miss register for Clients 128 to 159 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_1_RTS_ERR_5                ,0x01b01c3c) /* [RO][32] RTS Deadline miss register for Clients 160 to 191 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_1_RTS_ERR_6                ,0x01b01c40) /* [RO][32] RTS Deadline miss register for Clients 192 to 223 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_1_RTS_ERR_7                ,0x01b01c44) /* [RO][32] RTS Deadline miss register for Clients 224 to 255 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_1_SCB_ARBITER_DEBUG_REGISTER ,0x01b01c5c) /* [RO][32] MEMC SCB Interface and Arbiter State Machine and FIFO Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_1_SPARE_RO_1               ,0x01b01c68) /* [RO][32] Read only Spare Register 1 . */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_1_SPARE_RO_2               ,0x01b01c6c) /* [RO][32] Read only Spare Register 2 . */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_1_CLIENT_INIT_ERROR_INTERRUPT ,0x01b01c78) /* [RO][32] Client init error interrupt */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_1_CLIENT_INIT_ERROR_INFO   ,0x01b01c80) /* [RO][32] Client init error violation info */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_1_CLIENT_INIT_STATUS       ,0x01b01c88) /* [RO][32] Client init status and debug register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_1_LCA_VALID_REQ_0          ,0x01b01c8c) /* [RO][32] LCA Valid Requests for Clients 0 to 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_1_LCA_VALID_REQ_1          ,0x01b01c90) /* [RO][32] LCA Valid Requests for Clients 32 to 63 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_1_LCA_VALID_REQ_2          ,0x01b01c94) /* [RO][32] LCA Valid Requests for Clients 64 to 95 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_1_LCA_VALID_REQ_3          ,0x01b01c98) /* [RO][32] LCA Valid Requests for Clients 96 to 127 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_1_LCA_VALID_REQ_4          ,0x01b01c9c) /* [RO][32] LCA Valid Requests for Clients 128 to 159 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_1_LCA_VALID_REQ_5          ,0x01b01ca0) /* [RO][32] LCA Valid Requests for Clients 160 to 191 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_1_LCA_VALID_REQ_6          ,0x01b01ca4) /* [RO][32] LCA Valid Requests for Clients 192 to 223 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_1_LCA_VALID_REQ_7          ,0x01b01ca8) /* [RO][32] LCA Valid Requests for Clients 224 to 255 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_1_ACTIVE_BLOCKED_STATUS_0  ,0x01b01cb0) /* [RO][32] Active Blocked Status for Clients 0 to 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_1_ACTIVE_BLOCKED_STATUS_1  ,0x01b01cb4) /* [RO][32] Active Blocked Status for Clients 32 to 63 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_1_ACTIVE_BLOCKED_STATUS_2  ,0x01b01cb8) /* [RO][32] Active Blocked Status for Clients 64 to 95 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_1_ACTIVE_BLOCKED_STATUS_3  ,0x01b01cbc) /* [RO][32] Active Blocked Status for Clients 96 to 127 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_1_ACTIVE_BLOCKED_STATUS_4  ,0x01b01cc0) /* [RO][32] Active Blocked Status for Clients 128 to 159 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_1_ACTIVE_BLOCKED_STATUS_5  ,0x01b01cc4) /* [RO][32] Active Blocked Status for Clients 160 to 191 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_1_ACTIVE_BLOCKED_STATUS_6  ,0x01b01cc8) /* [RO][32] Active Blocked Status for Clients 192 to 223 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_1_ACTIVE_BLOCKED_STATUS_7  ,0x01b01ccc) /* [RO][32] Active Blocked Status for Clients 224 to 255 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_CNTRLR_CONFIG_STATUS     ,0x01b02004) /* [RO][32] Memory Controller Configuration Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_CNTRLR_CONFIG_2_STATUS   ,0x01b0200c) /* [RO][32] Memory Controller Configuration 2 Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_DRAM_INIT_STATUS         ,0x01b02014) /* [RO][32] Dram initialization status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_POWER_DOWN_STATUS        ,0x01b02028) /* [RO][32] Power down status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_BANK_STATUS              ,0x01b02060) /* [RO][32] Memory Controller, Bank Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_SEQ_WRDATA_ERR_INFO      ,0x01b0206c) /* [RO][32] Sequencer write data error info */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_SEQ_WRDATA_TRANSID_MISMATCH_INFO ,0x01b02070) /* [RO][32] Sequencer transaction ID mismatch error info */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_V3_SCRAM_MASK_FAULT_INFO_ADDR_LSB ,0x01b02074) /* [RO][32] Sequencer V3 Encrypt Mask Fault Addr LSB */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_V3_SCRAM_MASK_FAULT_INFO_ADDR_MSB ,0x01b02078) /* [RO][32] Sequencer V3 Encrypt Mask Fault Addr MSB */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_V3_SCRAM_MASK_FAULT_INFO_MASKS ,0x01b0207c) /* [RO][32] Sequencer V3 Encrypt Mask Fault Masks */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_V3_SCRAM_MASK_FAULT_DIAGS ,0x01b02080) /* [RO][32] Sequencer V3 Encrypt Mask Fault Masks */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_0        ,0x01b02400) /* [RO][32] CAS or consumption cycle count register for client 0. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_1        ,0x01b02404) /* [RO][32] CAS or consumption cycle count register for client 1. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_2        ,0x01b02408) /* [RO][32] CAS or consumption cycle count register for client 2. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_3        ,0x01b0240c) /* [RO][32] CAS or consumption cycle count register for client 3. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_4        ,0x01b02410) /* [RO][32] CAS or consumption cycle count register for client 4. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_5        ,0x01b02414) /* [RO][32] CAS or consumption cycle count register for client 5. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_6        ,0x01b02418) /* [RO][32] CAS or consumption cycle count register for client 6. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_7        ,0x01b0241c) /* [RO][32] CAS or consumption cycle count register for client 7. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_8        ,0x01b02420) /* [RO][32] CAS or consumption cycle count register for client 8. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_9        ,0x01b02424) /* [RO][32] CAS or consumption cycle count register for client 9. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_10       ,0x01b02428) /* [RO][32] CAS or consumption cycle count register for client 10. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_11       ,0x01b0242c) /* [RO][32] CAS or consumption cycle count register for client 11. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_12       ,0x01b02430) /* [RO][32] CAS or consumption cycle count register for client 12. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_13       ,0x01b02434) /* [RO][32] CAS or consumption cycle count register for client 13. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_14       ,0x01b02438) /* [RO][32] CAS or consumption cycle count register for client 14. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_15       ,0x01b0243c) /* [RO][32] CAS or consumption cycle count register for client 15. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_16       ,0x01b02440) /* [RO][32] CAS or consumption cycle count register for client 16. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_17       ,0x01b02444) /* [RO][32] CAS or consumption cycle count register for client 17. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_18       ,0x01b02448) /* [RO][32] CAS or consumption cycle count register for client 18. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_19       ,0x01b0244c) /* [RO][32] CAS or consumption cycle count register for client 19. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_20       ,0x01b02450) /* [RO][32] CAS or consumption cycle count register for client 20. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_21       ,0x01b02454) /* [RO][32] CAS or consumption cycle count register for client 21. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_22       ,0x01b02458) /* [RO][32] CAS or consumption cycle count register for client 22. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_23       ,0x01b0245c) /* [RO][32] CAS or consumption cycle count register for client 23. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_24       ,0x01b02460) /* [RO][32] CAS or consumption cycle count register for client 24. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_25       ,0x01b02464) /* [RO][32] CAS or consumption cycle count register for client 25. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_26       ,0x01b02468) /* [RO][32] CAS or consumption cycle count register for client 26. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_27       ,0x01b0246c) /* [RO][32] CAS or consumption cycle count register for client 27. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_28       ,0x01b02470) /* [RO][32] CAS or consumption cycle count register for client 28. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_29       ,0x01b02474) /* [RO][32] CAS or consumption cycle count register for client 29. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_30       ,0x01b02478) /* [RO][32] CAS or consumption cycle count register for client 30. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_31       ,0x01b0247c) /* [RO][32] CAS or consumption cycle count register for client 31. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_32       ,0x01b02480) /* [RO][32] CAS or consumption cycle count register for client 32. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_33       ,0x01b02484) /* [RO][32] CAS or consumption cycle count register for client 33. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_34       ,0x01b02488) /* [RO][32] CAS or consumption cycle count register for client 34. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_35       ,0x01b0248c) /* [RO][32] CAS or consumption cycle count register for client 35. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_36       ,0x01b02490) /* [RO][32] CAS or consumption cycle count register for client 36. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_37       ,0x01b02494) /* [RO][32] CAS or consumption cycle count register for client 37. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_38       ,0x01b02498) /* [RO][32] CAS or consumption cycle count register for client 38. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_39       ,0x01b0249c) /* [RO][32] CAS or consumption cycle count register for client 39. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_40       ,0x01b024a0) /* [RO][32] CAS or consumption cycle count register for client 40. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_41       ,0x01b024a4) /* [RO][32] CAS or consumption cycle count register for client 41. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_42       ,0x01b024a8) /* [RO][32] CAS or consumption cycle count register for client 42. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_43       ,0x01b024ac) /* [RO][32] CAS or consumption cycle count register for client 43. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_44       ,0x01b024b0) /* [RO][32] CAS or consumption cycle count register for client 44. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_45       ,0x01b024b4) /* [RO][32] CAS or consumption cycle count register for client 45. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_46       ,0x01b024b8) /* [RO][32] CAS or consumption cycle count register for client 46. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_47       ,0x01b024bc) /* [RO][32] CAS or consumption cycle count register for client 47. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_48       ,0x01b024c0) /* [RO][32] CAS or consumption cycle count register for client 48. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_49       ,0x01b024c4) /* [RO][32] CAS or consumption cycle count register for client 49. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_50       ,0x01b024c8) /* [RO][32] CAS or consumption cycle count register for client 50. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_51       ,0x01b024cc) /* [RO][32] CAS or consumption cycle count register for client 51. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_52       ,0x01b024d0) /* [RO][32] CAS or consumption cycle count register for client 52. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_53       ,0x01b024d4) /* [RO][32] CAS or consumption cycle count register for client 53. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_54       ,0x01b024d8) /* [RO][32] CAS or consumption cycle count register for client 54. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_55       ,0x01b024dc) /* [RO][32] CAS or consumption cycle count register for client 55. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_56       ,0x01b024e0) /* [RO][32] CAS or consumption cycle count register for client 56. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_57       ,0x01b024e4) /* [RO][32] CAS or consumption cycle count register for client 57. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_58       ,0x01b024e8) /* [RO][32] CAS or consumption cycle count register for client 58. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_59       ,0x01b024ec) /* [RO][32] CAS or consumption cycle count register for client 59. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_60       ,0x01b024f0) /* [RO][32] CAS or consumption cycle count register for client 60. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_61       ,0x01b024f4) /* [RO][32] CAS or consumption cycle count register for client 61. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_62       ,0x01b024f8) /* [RO][32] CAS or consumption cycle count register for client 62. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_63       ,0x01b024fc) /* [RO][32] CAS or consumption cycle count register for client 63. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_64       ,0x01b02500) /* [RO][32] CAS or consumption cycle count register for client 64. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_65       ,0x01b02504) /* [RO][32] CAS or consumption cycle count register for client 65. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_66       ,0x01b02508) /* [RO][32] CAS or consumption cycle count register for client 66. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_67       ,0x01b0250c) /* [RO][32] CAS or consumption cycle count register for client 67. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_68       ,0x01b02510) /* [RO][32] CAS or consumption cycle count register for client 68. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_69       ,0x01b02514) /* [RO][32] CAS or consumption cycle count register for client 69. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_70       ,0x01b02518) /* [RO][32] CAS or consumption cycle count register for client 70. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_71       ,0x01b0251c) /* [RO][32] CAS or consumption cycle count register for client 71. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_72       ,0x01b02520) /* [RO][32] CAS or consumption cycle count register for client 72. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_73       ,0x01b02524) /* [RO][32] CAS or consumption cycle count register for client 73. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_74       ,0x01b02528) /* [RO][32] CAS or consumption cycle count register for client 74. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_75       ,0x01b0252c) /* [RO][32] CAS or consumption cycle count register for client 75. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_76       ,0x01b02530) /* [RO][32] CAS or consumption cycle count register for client 76. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_77       ,0x01b02534) /* [RO][32] CAS or consumption cycle count register for client 77. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_78       ,0x01b02538) /* [RO][32] CAS or consumption cycle count register for client 78. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_79       ,0x01b0253c) /* [RO][32] CAS or consumption cycle count register for client 79. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_80       ,0x01b02540) /* [RO][32] CAS or consumption cycle count register for client 80. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_81       ,0x01b02544) /* [RO][32] CAS or consumption cycle count register for client 81. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_82       ,0x01b02548) /* [RO][32] CAS or consumption cycle count register for client 82. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_83       ,0x01b0254c) /* [RO][32] CAS or consumption cycle count register for client 83. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_84       ,0x01b02550) /* [RO][32] CAS or consumption cycle count register for client 84. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_85       ,0x01b02554) /* [RO][32] CAS or consumption cycle count register for client 85. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_86       ,0x01b02558) /* [RO][32] CAS or consumption cycle count register for client 86. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_87       ,0x01b0255c) /* [RO][32] CAS or consumption cycle count register for client 87. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_88       ,0x01b02560) /* [RO][32] CAS or consumption cycle count register for client 88. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_89       ,0x01b02564) /* [RO][32] CAS or consumption cycle count register for client 89. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_90       ,0x01b02568) /* [RO][32] CAS or consumption cycle count register for client 90. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_91       ,0x01b0256c) /* [RO][32] CAS or consumption cycle count register for client 91. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_92       ,0x01b02570) /* [RO][32] CAS or consumption cycle count register for client 92. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_93       ,0x01b02574) /* [RO][32] CAS or consumption cycle count register for client 93. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_94       ,0x01b02578) /* [RO][32] CAS or consumption cycle count register for client 94. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_95       ,0x01b0257c) /* [RO][32] CAS or consumption cycle count register for client 95. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_96       ,0x01b02580) /* [RO][32] CAS or consumption cycle count register for client 96. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_97       ,0x01b02584) /* [RO][32] CAS or consumption cycle count register for client 97. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_98       ,0x01b02588) /* [RO][32] CAS or consumption cycle count register for client 98. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_99       ,0x01b0258c) /* [RO][32] CAS or consumption cycle count register for client 99. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_100      ,0x01b02590) /* [RO][32] CAS or consumption cycle count register for client 100. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_101      ,0x01b02594) /* [RO][32] CAS or consumption cycle count register for client 101. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_102      ,0x01b02598) /* [RO][32] CAS or consumption cycle count register for client 102. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_103      ,0x01b0259c) /* [RO][32] CAS or consumption cycle count register for client 103. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_104      ,0x01b025a0) /* [RO][32] CAS or consumption cycle count register for client 104. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_105      ,0x01b025a4) /* [RO][32] CAS or consumption cycle count register for client 105. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_106      ,0x01b025a8) /* [RO][32] CAS or consumption cycle count register for client 106. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_107      ,0x01b025ac) /* [RO][32] CAS or consumption cycle count register for client 107. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_108      ,0x01b025b0) /* [RO][32] CAS or consumption cycle count register for client 108. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_109      ,0x01b025b4) /* [RO][32] CAS or consumption cycle count register for client 109. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_110      ,0x01b025b8) /* [RO][32] CAS or consumption cycle count register for client 110. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_111      ,0x01b025bc) /* [RO][32] CAS or consumption cycle count register for client 111. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_112      ,0x01b025c0) /* [RO][32] CAS or consumption cycle count register for client 112. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_113      ,0x01b025c4) /* [RO][32] CAS or consumption cycle count register for client 113. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_114      ,0x01b025c8) /* [RO][32] CAS or consumption cycle count register for client 114. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_115      ,0x01b025cc) /* [RO][32] CAS or consumption cycle count register for client 115. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_116      ,0x01b025d0) /* [RO][32] CAS or consumption cycle count register for client 116. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_117      ,0x01b025d4) /* [RO][32] CAS or consumption cycle count register for client 117. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_118      ,0x01b025d8) /* [RO][32] CAS or consumption cycle count register for client 118. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_119      ,0x01b025dc) /* [RO][32] CAS or consumption cycle count register for client 119. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_120      ,0x01b025e0) /* [RO][32] CAS or consumption cycle count register for client 120. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_121      ,0x01b025e4) /* [RO][32] CAS or consumption cycle count register for client 121. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_122      ,0x01b025e8) /* [RO][32] CAS or consumption cycle count register for client 122. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_123      ,0x01b025ec) /* [RO][32] CAS or consumption cycle count register for client 123. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_124      ,0x01b025f0) /* [RO][32] CAS or consumption cycle count register for client 124. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_125      ,0x01b025f4) /* [RO][32] CAS or consumption cycle count register for client 125. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_126      ,0x01b025f8) /* [RO][32] CAS or consumption cycle count register for client 126. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_127      ,0x01b025fc) /* [RO][32] CAS or consumption cycle count register for client 127. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_128      ,0x01b02600) /* [RO][32] CAS or consumption cycle count register for client 128. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_129      ,0x01b02604) /* [RO][32] CAS or consumption cycle count register for client 129. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_130      ,0x01b02608) /* [RO][32] CAS or consumption cycle count register for client 130. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_131      ,0x01b0260c) /* [RO][32] CAS or consumption cycle count register for client 131. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_132      ,0x01b02610) /* [RO][32] CAS or consumption cycle count register for client 132. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_133      ,0x01b02614) /* [RO][32] CAS or consumption cycle count register for client 133. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_134      ,0x01b02618) /* [RO][32] CAS or consumption cycle count register for client 134. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_135      ,0x01b0261c) /* [RO][32] CAS or consumption cycle count register for client 135. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_136      ,0x01b02620) /* [RO][32] CAS or consumption cycle count register for client 136. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_137      ,0x01b02624) /* [RO][32] CAS or consumption cycle count register for client 137. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_138      ,0x01b02628) /* [RO][32] CAS or consumption cycle count register for client 138. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_139      ,0x01b0262c) /* [RO][32] CAS or consumption cycle count register for client 139. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_140      ,0x01b02630) /* [RO][32] CAS or consumption cycle count register for client 140. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_141      ,0x01b02634) /* [RO][32] CAS or consumption cycle count register for client 141. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_142      ,0x01b02638) /* [RO][32] CAS or consumption cycle count register for client 142. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_143      ,0x01b0263c) /* [RO][32] CAS or consumption cycle count register for client 143. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_144      ,0x01b02640) /* [RO][32] CAS or consumption cycle count register for client 144. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_145      ,0x01b02644) /* [RO][32] CAS or consumption cycle count register for client 145. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_146      ,0x01b02648) /* [RO][32] CAS or consumption cycle count register for client 146. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_147      ,0x01b0264c) /* [RO][32] CAS or consumption cycle count register for client 147. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_148      ,0x01b02650) /* [RO][32] CAS or consumption cycle count register for client 148. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_149      ,0x01b02654) /* [RO][32] CAS or consumption cycle count register for client 149. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_150      ,0x01b02658) /* [RO][32] CAS or consumption cycle count register for client 150. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_151      ,0x01b0265c) /* [RO][32] CAS or consumption cycle count register for client 151. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_152      ,0x01b02660) /* [RO][32] CAS or consumption cycle count register for client 152. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_153      ,0x01b02664) /* [RO][32] CAS or consumption cycle count register for client 153. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_154      ,0x01b02668) /* [RO][32] CAS or consumption cycle count register for client 154. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_155      ,0x01b0266c) /* [RO][32] CAS or consumption cycle count register for client 155. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_156      ,0x01b02670) /* [RO][32] CAS or consumption cycle count register for client 156. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_157      ,0x01b02674) /* [RO][32] CAS or consumption cycle count register for client 157. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_158      ,0x01b02678) /* [RO][32] CAS or consumption cycle count register for client 158. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_159      ,0x01b0267c) /* [RO][32] CAS or consumption cycle count register for client 159. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_160      ,0x01b02680) /* [RO][32] CAS or consumption cycle count register for client 160. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_161      ,0x01b02684) /* [RO][32] CAS or consumption cycle count register for client 161. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_162      ,0x01b02688) /* [RO][32] CAS or consumption cycle count register for client 162. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_163      ,0x01b0268c) /* [RO][32] CAS or consumption cycle count register for client 163. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_164      ,0x01b02690) /* [RO][32] CAS or consumption cycle count register for client 164. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_165      ,0x01b02694) /* [RO][32] CAS or consumption cycle count register for client 165. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_166      ,0x01b02698) /* [RO][32] CAS or consumption cycle count register for client 166. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_167      ,0x01b0269c) /* [RO][32] CAS or consumption cycle count register for client 167. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_168      ,0x01b026a0) /* [RO][32] CAS or consumption cycle count register for client 168. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_169      ,0x01b026a4) /* [RO][32] CAS or consumption cycle count register for client 169. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_170      ,0x01b026a8) /* [RO][32] CAS or consumption cycle count register for client 170. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_171      ,0x01b026ac) /* [RO][32] CAS or consumption cycle count register for client 171. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_172      ,0x01b026b0) /* [RO][32] CAS or consumption cycle count register for client 172. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_173      ,0x01b026b4) /* [RO][32] CAS or consumption cycle count register for client 173. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_174      ,0x01b026b8) /* [RO][32] CAS or consumption cycle count register for client 174. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_175      ,0x01b026bc) /* [RO][32] CAS or consumption cycle count register for client 175. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_176      ,0x01b026c0) /* [RO][32] CAS or consumption cycle count register for client 176. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_177      ,0x01b026c4) /* [RO][32] CAS or consumption cycle count register for client 177. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_178      ,0x01b026c8) /* [RO][32] CAS or consumption cycle count register for client 178. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_179      ,0x01b026cc) /* [RO][32] CAS or consumption cycle count register for client 179. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_180      ,0x01b026d0) /* [RO][32] CAS or consumption cycle count register for client 180. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_181      ,0x01b026d4) /* [RO][32] CAS or consumption cycle count register for client 181. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_182      ,0x01b026d8) /* [RO][32] CAS or consumption cycle count register for client 182. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_183      ,0x01b026dc) /* [RO][32] CAS or consumption cycle count register for client 183. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_184      ,0x01b026e0) /* [RO][32] CAS or consumption cycle count register for client 184. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_185      ,0x01b026e4) /* [RO][32] CAS or consumption cycle count register for client 185. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_186      ,0x01b026e8) /* [RO][32] CAS or consumption cycle count register for client 186. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_187      ,0x01b026ec) /* [RO][32] CAS or consumption cycle count register for client 187. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_188      ,0x01b026f0) /* [RO][32] CAS or consumption cycle count register for client 188. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_189      ,0x01b026f4) /* [RO][32] CAS or consumption cycle count register for client 189. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_190      ,0x01b026f8) /* [RO][32] CAS or consumption cycle count register for client 190. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_191      ,0x01b026fc) /* [RO][32] CAS or consumption cycle count register for client 191. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_192      ,0x01b02700) /* [RO][32] CAS or consumption cycle count register for client 192. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_193      ,0x01b02704) /* [RO][32] CAS or consumption cycle count register for client 193. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_194      ,0x01b02708) /* [RO][32] CAS or consumption cycle count register for client 194. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_195      ,0x01b0270c) /* [RO][32] CAS or consumption cycle count register for client 195. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_196      ,0x01b02710) /* [RO][32] CAS or consumption cycle count register for client 196. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_197      ,0x01b02714) /* [RO][32] CAS or consumption cycle count register for client 197. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_198      ,0x01b02718) /* [RO][32] CAS or consumption cycle count register for client 198. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_199      ,0x01b0271c) /* [RO][32] CAS or consumption cycle count register for client 199. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_200      ,0x01b02720) /* [RO][32] CAS or consumption cycle count register for client 200. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_201      ,0x01b02724) /* [RO][32] CAS or consumption cycle count register for client 201. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_202      ,0x01b02728) /* [RO][32] CAS or consumption cycle count register for client 202. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_203      ,0x01b0272c) /* [RO][32] CAS or consumption cycle count register for client 203. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_204      ,0x01b02730) /* [RO][32] CAS or consumption cycle count register for client 204. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_205      ,0x01b02734) /* [RO][32] CAS or consumption cycle count register for client 205. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_206      ,0x01b02738) /* [RO][32] CAS or consumption cycle count register for client 206. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_207      ,0x01b0273c) /* [RO][32] CAS or consumption cycle count register for client 207. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_208      ,0x01b02740) /* [RO][32] CAS or consumption cycle count register for client 208. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_209      ,0x01b02744) /* [RO][32] CAS or consumption cycle count register for client 209. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_210      ,0x01b02748) /* [RO][32] CAS or consumption cycle count register for client 210. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_211      ,0x01b0274c) /* [RO][32] CAS or consumption cycle count register for client 211. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_212      ,0x01b02750) /* [RO][32] CAS or consumption cycle count register for client 212. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_213      ,0x01b02754) /* [RO][32] CAS or consumption cycle count register for client 213. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_214      ,0x01b02758) /* [RO][32] CAS or consumption cycle count register for client 214. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_215      ,0x01b0275c) /* [RO][32] CAS or consumption cycle count register for client 215. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_216      ,0x01b02760) /* [RO][32] CAS or consumption cycle count register for client 216. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_217      ,0x01b02764) /* [RO][32] CAS or consumption cycle count register for client 217. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_218      ,0x01b02768) /* [RO][32] CAS or consumption cycle count register for client 218. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_219      ,0x01b0276c) /* [RO][32] CAS or consumption cycle count register for client 219. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_220      ,0x01b02770) /* [RO][32] CAS or consumption cycle count register for client 220. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_221      ,0x01b02774) /* [RO][32] CAS or consumption cycle count register for client 221. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_222      ,0x01b02778) /* [RO][32] CAS or consumption cycle count register for client 222. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_223      ,0x01b0277c) /* [RO][32] CAS or consumption cycle count register for client 223. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_224      ,0x01b02780) /* [RO][32] CAS or consumption cycle count register for client 224. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_225      ,0x01b02784) /* [RO][32] CAS or consumption cycle count register for client 225. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_226      ,0x01b02788) /* [RO][32] CAS or consumption cycle count register for client 226. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_227      ,0x01b0278c) /* [RO][32] CAS or consumption cycle count register for client 227. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_228      ,0x01b02790) /* [RO][32] CAS or consumption cycle count register for client 228. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_229      ,0x01b02794) /* [RO][32] CAS or consumption cycle count register for client 229. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_230      ,0x01b02798) /* [RO][32] CAS or consumption cycle count register for client 230. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_231      ,0x01b0279c) /* [RO][32] CAS or consumption cycle count register for client 231. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_232      ,0x01b027a0) /* [RO][32] CAS or consumption cycle count register for client 232. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_233      ,0x01b027a4) /* [RO][32] CAS or consumption cycle count register for client 233. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_234      ,0x01b027a8) /* [RO][32] CAS or consumption cycle count register for client 234. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_235      ,0x01b027ac) /* [RO][32] CAS or consumption cycle count register for client 235. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_236      ,0x01b027b0) /* [RO][32] CAS or consumption cycle count register for client 236. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_237      ,0x01b027b4) /* [RO][32] CAS or consumption cycle count register for client 237. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_238      ,0x01b027b8) /* [RO][32] CAS or consumption cycle count register for client 238. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_239      ,0x01b027bc) /* [RO][32] CAS or consumption cycle count register for client 239. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_240      ,0x01b027c0) /* [RO][32] CAS or consumption cycle count register for client 240. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_241      ,0x01b027c4) /* [RO][32] CAS or consumption cycle count register for client 241. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_242      ,0x01b027c8) /* [RO][32] CAS or consumption cycle count register for client 242. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_243      ,0x01b027cc) /* [RO][32] CAS or consumption cycle count register for client 243. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_244      ,0x01b027d0) /* [RO][32] CAS or consumption cycle count register for client 244. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_245      ,0x01b027d4) /* [RO][32] CAS or consumption cycle count register for client 245. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_246      ,0x01b027d8) /* [RO][32] CAS or consumption cycle count register for client 246. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_247      ,0x01b027dc) /* [RO][32] CAS or consumption cycle count register for client 247. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_248      ,0x01b027e0) /* [RO][32] CAS or consumption cycle count register for client 248. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_249      ,0x01b027e4) /* [RO][32] CAS or consumption cycle count register for client 249. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_250      ,0x01b027e8) /* [RO][32] CAS or consumption cycle count register for client 250. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_251      ,0x01b027ec) /* [RO][32] CAS or consumption cycle count register for client 251. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_252      ,0x01b027f0) /* [RO][32] CAS or consumption cycle count register for client 252. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_253      ,0x01b027f4) /* [RO][32] CAS or consumption cycle count register for client 253. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_254      ,0x01b027f8) /* [RO][32] CAS or consumption cycle count register for client 254. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_1_STAT_CAS_CLIENT_255      ,0x01b027fc) /* [RO][32] CAS or consumption cycle count register for client 255. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_L2_1_0_CPU_STATUS              ,0x01b03000) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_L2_1_0_CPU_MASK_STATUS         ,0x01b0300c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_L2_1_0_PCI_STATUS              ,0x01b03018) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_L2_1_0_PCI_MASK_STATUS         ,0x01b03024) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_L2_1_0_SCPU_STATUS             ,0x01b03030) /* [RO][32] SCPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS        ,0x01b0303c) /* [RO][32] SCPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_L2_1_1_CPU_STATUS              ,0x01b03200) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_L2_1_1_CPU_MASK_STATUS         ,0x01b0320c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_L2_1_1_PCI_STATUS              ,0x01b03218) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_L2_1_1_PCI_MASK_STATUS         ,0x01b03224) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_L2_1_1_SCPU_STATUS             ,0x01b03230) /* [RO][32] SCPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_L2_1_1_SCPU_MASK_STATUS        ,0x01b0323c) /* [RO][32] SCPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_L2_1_2_CPU_STATUS              ,0x01b03400) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_L2_1_2_CPU_MASK_STATUS         ,0x01b0340c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_L2_1_2_PCI_STATUS              ,0x01b03418) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_L2_1_2_PCI_MASK_STATUS         ,0x01b03424) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_L2_1_2_SCPU_STATUS             ,0x01b03430) /* [RO][32] SCPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_L2_1_2_SCPU_MASK_STATUS        ,0x01b0343c) /* [RO][32] SCPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_TRACELOG_0_1_VERSION           ,0x01b03800) /* [RO][32] Tracelog version */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_TRACELOG_0_1_DEBUG             ,0x01b03814) /* [RO][32] Debug fields */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_TRACELOG_0_1_ELAPSED_TIME_LOWER ,0x01b03820) /* [RO][32] Elapsed time since enabled, lower 32 bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_TRACELOG_0_1_ELAPSED_TIME_UPPER ,0x01b03824) /* [RO][32] Elapsed time since enabled, upper 16 bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_TRACELOG_0_1_COUNT_TRANS_TOTAL ,0x01b03828) /* [RO][32] Count of all transactions snooped (matched and unmatched) */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_TRACELOG_0_1_COUNT_TRIGGER_EVENTS ,0x01b0382c) /* [RO][32] Count of all events marked as triggers */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_TRACELOG_0_1_COUNT_MATCHES_TOTAL ,0x01b03830) /* [RO][32] Count of all transactions matched for capture */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_TRACELOG_0_1_COUNT_MATCHES_DROPPED ,0x01b03834) /* [RO][32] Count of transactions matched for capture, but dropped */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_TRACELOG_0_1_COUNT_MATCHES_PRE_TRIGGER ,0x01b03838) /* [RO][32] Count of transactions matched and captured before the trigger */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_TRACELOG_0_1_COUNT_MATCHES_POST_TRIGGER ,0x01b0383c) /* [RO][32] Count of transactions matched and captured after the trigger */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_TRACELOG_0_1_BUFFER_WR_PTR     ,0x01b0385c) /* [RO][32] Pointer offset into buffer to write next capture data */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_TRACELOG_0_1_BUFFER_DATA_WD_0  ,0x01b03870) /* [RO][32] Internal capture buffer data word 0 (Bits [31:0]) */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_TRACELOG_0_1_BUFFER_DATA_WD_1  ,0x01b03874) /* [RO][32] Internal capture buffer data word 1 (Bits [63:32]) */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_TRACELOG_0_1_BUFFER_DATA_WD_2  ,0x01b03878) /* [RO][32] Internal capture buffer data word 2 (Bits [95:64]) */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_TRACELOG_0_1_BUFFER_DATA_WD_3  ,0x01b0387c) /* [RO][32] Internal capture buffer data word 3 (Bits [127:96]) */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_TRACELOG_0_1_BUFFER_DATA_WD_4  ,0x01b03880) /* [RO][32] Internal capture buffer data word 4 (Bits [159:128]) */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_TRACELOG_0_1_BUFFER_DATA_WD_5  ,0x01b03884) /* [RO][32] Internal capture buffer data word 5 (Bits [191:160]) */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_TRACELOG_0_1_BUFFER_DATA_WD_6  ,0x01b03888) /* [RO][32] Internal capture buffer data word 6 (Bits [223:192]) */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_TRACELOG_0_1_BUFFER_DATA_WD_7  ,0x01b0388c) /* [RO][32] Internal capture buffer data word 7 (Bits [255:224]) */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_TRACELOG_0_1_TRIGGER_WR_PTR    ,0x01b038a0) /* [RO][32] Pointer offset into buffer at the time of trigger */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_TRACELOG_0_1_TRIGGER_TIME_LOWER ,0x01b038a8) /* [RO][32] Time of trigger, lower 32 bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_TRACELOG_0_1_TRIGGER_TIME_UPPER ,0x01b038ac) /* [RO][32] Time of trigger, upper 16 bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SHIMPHY_ADDR_CNTL_1_SHIMPHY_REV_ID  ,0x01b08004) /* [RO][32] SHIMPHY Revision ID Register. */
BCHP_REGISTER_READONLY_32BIT(BCHP_SHIMPHY_ADDR_CNTL_1_CMD_DATA_FIFO   ,0x01b08028) /* [RO][32] Command and Data FIFO Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SHIMPHY_ADDR_CNTL_1_RD_DATAPATH     ,0x01b0802c) /* [RO][32] Read Datapath Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SHIMPHY_ADDR_CNTL_1_FLAG_BUS        ,0x01b08030) /* [RO][32] TP_OUT bus value Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SHIMPHY_ADDR_CNTL_1_DFI_STATUS      ,0x01b0803c) /* [RO][32] DFI Interface Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SHIMPHY_ADDR_CNTL_1_PHY_LPM_STAT    ,0x01b08040) /* [RO][32] PHY Power Control Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SHIMPHY_ADDR_CNTL_1_SHIMPHY_STATUS  ,0x01b0809c) /* [RO][32] SHIMPHY Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SHIMPHY_ADDR_CNTL_1_SPARE0_RO       ,0x01b080ac) /* [RO][32] Spare register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SHIMPHY_ADDR_CNTL_1_SPARE1_RO       ,0x01b080b0) /* [RO][32] Spare register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_1_REV_ID            ,0x01b09000) /* [RO][32] DRAM Translation Unit (DTU) revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_1_SIZE_BUS_PAGES    ,0x01b09010) /* [RO][32] Number of Implemented Bus Pages */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_1_SIZE_DEVICE_PAGES ,0x01b09014) /* [RO][32] Number of Implemented Device Pages */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_1_SPARE_RO          ,0x01b0903c) /* [RO][32] Spare register for read-only status ECOs */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_1_INIT_STATUS       ,0x01b09044) /* [RO][32] Initialize Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_1_RELOAD_STATUS     ,0x01b0904c) /* [RO][32] Reload Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_1_TRANSLATE_STATUS  ,0x01b09054) /* [RO][32] Translate Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_1_COUNT_MAPPED      ,0x01b09080) /* [RO][32] Count of Mapped Bus Pages */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_1_COUNT_OWNED       ,0x01b09084) /* [RO][32] Count of Owned Bus Pages */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_1_COUNT_SCRUBBING   ,0x01b09088) /* [RO][32] Count of Scrubbing Bus Pages */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_1_COUNT_INTEG_CORRECTS ,0x01b0908c) /* [RO][32] Count of correctable integrity failures */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_1_COUNT_INTEG_FAILS ,0x01b09090) /* [RO][32] Count of uncorrectable integrity failures */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_1_SCRUBBER_BUS_PAGE ,0x01b090c4) /* [RO][32] Scrubber current Bus Map entry */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_1_SCRUBBER_COUNT    ,0x01b090cc) /* [RO][32] Scrubber total count of Bus Map entries completed */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_1_SCRUBBER_DEBUG    ,0x01b090d0) /* [RO][32] Scrubber HW state bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_1_ERR_CMD_INFO      ,0x01b09104) /* [RO][32] Failed command: general information */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_1_ERR_CMD_ENTRY_INFO ,0x01b09108) /* [RO][32] Failed command: table entry general information */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_1_ERR_CMD_ENTRY_PAGES ,0x01b0910c) /* [RO][32] Failed command: table entry page information */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_1_ERR_CMD_ENTRY_SYNDROME ,0x01b09110) /* [RO][32] Failed command: table entry syndrome bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_1_ERR_ACCESS_INFO   ,0x01b09144) /* [RO][32] Failed client access: general information */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_1_ERR_ACCESS_ENTRY_INFO ,0x01b09148) /* [RO][32] Failed client access: table entry general information */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_1_ERR_ACCESS_ENTRY_PAGES ,0x01b0914c) /* [RO][32] Failed client access: table entry page information */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_1_ERR_ACCESS_ENTRY_SYNDROME ,0x01b09150) /* [RO][32] Failed client access: table entry syndrome bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_1_ERR_INTEG_INFO    ,0x01b09184) /* [RO][32] Failed entry integrity: general information */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_1_ERR_INTEG_ENTRY_INFO ,0x01b09188) /* [RO][32] Failed entry integrity: table entry general information */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_1_ERR_INTEG_ENTRY_PAGES ,0x01b0918c) /* [RO][32] Failed entry integrity: table entry page information */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_1_ERR_INTEG_ENTRY_SYNDROME ,0x01b09190) /* [RO][32] Failed entry integrity: table entry syndrome bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_COMMON_REGS_1_PRIMARY_REVISION ,0x01b20000) /* [RO][32] "Primary revision information" */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_COMMON_REGS_1_SECONDARY_REVISION ,0x01b20004) /* [RO][32] "Secondary revision information" */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_COMMON_REGS_1_FEATURE     ,0x01b20008) /* [RO][32] "PHY features" */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_COMMON_REGS_1_PLL_STATUS  ,0x01b20010) /* [RO][32] PHY PLL status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_COMMON_REGS_1_FREQUENCY_CHANGE_STATUS ,0x01b20038) /* [RO][32] PHY Frequency change status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_COMMON_REGS_1_VDL_CALIB_STATUS1 ,0x01b20044) /* [RO][32] PHY VDL calibration status register #1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_COMMON_REGS_1_VDL_CALIB_STATUS2 ,0x01b20048) /* [RO][32] PHY VDL calibration status register #2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_A_1_MODE_REG1 ,0x01b20258) /* [RO][32] LPDDR4 Mode Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_A_1_MODE_REG2 ,0x01b2025c) /* [RO][32] LPDDR4 Mode Register 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_A_1_MODE_REG3 ,0x01b20260) /* [RO][32] LPDDR4 Mode Register 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_A_1_MODE_REG4 ,0x01b20264) /* [RO][32] LPDDR4 Mode Register 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_A_1_MODE_REG10 ,0x01b20268) /* [RO][32] LPDDR4 Mode Register 10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_A_1_MODE_REG11 ,0x01b2026c) /* [RO][32] LPDDR4 Mode Register 11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_A_1_MODE_REG12 ,0x01b20270) /* [RO][32] LPDDR4 Mode Register 12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_A_1_MODE_REG13 ,0x01b20274) /* [RO][32] LPDDR4 Mode Register 13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_A_1_MODE_REG14 ,0x01b20278) /* [RO][32] LPDDR4 Mode Register 14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_A_1_MODE_REG15 ,0x01b2027c) /* [RO][32] LPDDR4 Mode Register 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_A_1_MODE_REG16 ,0x01b20280) /* [RO][32] LPDDR4 Mode Register 16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_A_1_MODE_REG17 ,0x01b20284) /* [RO][32] LPDDR4 Mode Register 17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_A_1_MODE_REG20 ,0x01b20288) /* [RO][32] LPDDR4 Mode Register 20 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_A_1_MODE_REG22 ,0x01b2028c) /* [RO][32] LPDDR4 Mode Register 22 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_A_1_MODE_REG23 ,0x01b20290) /* [RO][32] LPDDR4 Mode Register 23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_A_1_MODE_REG24 ,0x01b20294) /* [RO][32] LPDDR4 Mode Register 24 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_A_1_MODE_REG32 ,0x01b20298) /* [RO][32] LPDDR4 Mode Register 32 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_A_1_MODE_REG40 ,0x01b2029c) /* [RO][32] LPDDR4 Mode Register 40 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_A_1_CA_READBACK ,0x01b202bc) /* [RO][32] Address and Control Readback register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_A_1_SNOOP_STATUS ,0x01b202c8) /* [RO][32] Snoop status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_0_A_1_READ_FIFO_DATA ,0x01b20524) /* [RO][32] Read fifo data register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_0_A_1_READ_FIFO_DMI ,0x01b20528) /* [RO][32] Read fifo dmi register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_0_A_1_READ_FIFO_STATUS ,0x01b2052c) /* [RO][32] Read fifo status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_0_A_1_WR_RANK_ERROR_STATUS ,0x01b20534) /* [RO][32] Write Rank Error Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_0_A_1_MRR_READ_DATA ,0x01b20560) /* [RO][32] Read channel MRR read data */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_0_A_1_MRR_READ_STATUS ,0x01b20564) /* [RO][32] Read channel MRR read status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_0_A_1_DQ_DMI_DQS_READBACK ,0x01b2056c) /* [RO][32] Readback register for DQ, DMI, DQS pins */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_0_A_1_CBT_STATUS ,0x01b20574) /* [RO][32] Write Rank Error Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_1_A_1_READ_FIFO_DATA ,0x01b20724) /* [RO][32] Read fifo data register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_1_A_1_READ_FIFO_DMI ,0x01b20728) /* [RO][32] Read fifo dmi register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_1_A_1_READ_FIFO_STATUS ,0x01b2072c) /* [RO][32] Read fifo status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_1_A_1_WR_RANK_ERROR_STATUS ,0x01b20734) /* [RO][32] Write Rank Error Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_1_A_1_MRR_READ_DATA ,0x01b20760) /* [RO][32] Read channel MRR read data */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_1_A_1_MRR_READ_STATUS ,0x01b20764) /* [RO][32] Read channel MRR read status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_1_A_1_DQ_DMI_DQS_READBACK ,0x01b2076c) /* [RO][32] Readback register for DQ, DMI, DQS pins */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_1_A_1_CBT_STATUS ,0x01b20774) /* [RO][32] Write Rank Error Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_B_1_MODE_REG1 ,0x01b20858) /* [RO][32] LPDDR4 Mode Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_B_1_MODE_REG2 ,0x01b2085c) /* [RO][32] LPDDR4 Mode Register 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_B_1_MODE_REG3 ,0x01b20860) /* [RO][32] LPDDR4 Mode Register 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_B_1_MODE_REG4 ,0x01b20864) /* [RO][32] LPDDR4 Mode Register 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_B_1_MODE_REG10 ,0x01b20868) /* [RO][32] LPDDR4 Mode Register 10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_B_1_MODE_REG11 ,0x01b2086c) /* [RO][32] LPDDR4 Mode Register 11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_B_1_MODE_REG12 ,0x01b20870) /* [RO][32] LPDDR4 Mode Register 12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_B_1_MODE_REG13 ,0x01b20874) /* [RO][32] LPDDR4 Mode Register 13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_B_1_MODE_REG14 ,0x01b20878) /* [RO][32] LPDDR4 Mode Register 14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_B_1_MODE_REG15 ,0x01b2087c) /* [RO][32] LPDDR4 Mode Register 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_B_1_MODE_REG16 ,0x01b20880) /* [RO][32] LPDDR4 Mode Register 16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_B_1_MODE_REG17 ,0x01b20884) /* [RO][32] LPDDR4 Mode Register 17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_B_1_MODE_REG20 ,0x01b20888) /* [RO][32] LPDDR4 Mode Register 20 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_B_1_MODE_REG22 ,0x01b2088c) /* [RO][32] LPDDR4 Mode Register 22 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_B_1_MODE_REG23 ,0x01b20890) /* [RO][32] LPDDR4 Mode Register 23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_B_1_MODE_REG24 ,0x01b20894) /* [RO][32] LPDDR4 Mode Register 24 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_B_1_MODE_REG32 ,0x01b20898) /* [RO][32] LPDDR4 Mode Register 32 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_B_1_MODE_REG40 ,0x01b2089c) /* [RO][32] LPDDR4 Mode Register 40 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_B_1_CA_READBACK ,0x01b208bc) /* [RO][32] Address and Control Readback register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_B_1_SNOOP_STATUS ,0x01b208c8) /* [RO][32] Snoop status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_0_B_1_READ_FIFO_DATA ,0x01b20b24) /* [RO][32] Read fifo data register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_0_B_1_READ_FIFO_DMI ,0x01b20b28) /* [RO][32] Read fifo dmi register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_0_B_1_READ_FIFO_STATUS ,0x01b20b2c) /* [RO][32] Read fifo status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_0_B_1_WR_RANK_ERROR_STATUS ,0x01b20b34) /* [RO][32] Write Rank Error Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_0_B_1_MRR_READ_DATA ,0x01b20b60) /* [RO][32] Read channel MRR read data */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_0_B_1_MRR_READ_STATUS ,0x01b20b64) /* [RO][32] Read channel MRR read status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_0_B_1_DQ_DMI_DQS_READBACK ,0x01b20b6c) /* [RO][32] Readback register for DQ, DMI, DQS pins */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_0_B_1_CBT_STATUS ,0x01b20b74) /* [RO][32] Write Rank Error Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_1_B_1_READ_FIFO_DATA ,0x01b20d24) /* [RO][32] Read fifo data register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_1_B_1_READ_FIFO_DMI ,0x01b20d28) /* [RO][32] Read fifo dmi register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_1_B_1_READ_FIFO_STATUS ,0x01b20d2c) /* [RO][32] Read fifo status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_1_B_1_WR_RANK_ERROR_STATUS ,0x01b20d34) /* [RO][32] Write Rank Error Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_1_B_1_MRR_READ_DATA ,0x01b20d60) /* [RO][32] Read channel MRR read data */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_1_B_1_MRR_READ_STATUS ,0x01b20d64) /* [RO][32] Read channel MRR read status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_1_B_1_DQ_DMI_DQS_READBACK ,0x01b20d6c) /* [RO][32] Readback register for DQ, DMI, DQS pins */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_1_B_1_CBT_STATUS ,0x01b20d74) /* [RO][32] Write Rank Error Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_PHYBIST_1_STATUS          ,0x01b2201c) /* [RO][32] PhyBist General Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_PHYBIST_1_CTL_STATUS      ,0x01b22020) /* [RO][32] PhyBist Per-Bit Control Pad Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_PHYBIST_1_BL0_STATUS      ,0x01b22024) /* [RO][32] PhyBist Byte Lane #0 Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_PHYBIST_1_BL1_STATUS      ,0x01b22028) /* [RO][32] PhyBist Byte Lane #1 Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_PHYBIST_1_BL2_STATUS      ,0x01b2202c) /* [RO][32] PhyBist Byte Lane #2 Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_PHYBIST_1_BL3_STATUS      ,0x01b22030) /* [RO][32] PhyBist Byte Lane #3 Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_CONTROLLER_1_CORE_REV_ID       ,0x01b30000) /* [RO][32] Core Revision ID Register. */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_CONTROLLER_1_CORE_OPTIONS      ,0x01b30008) /* [RO][32] Core Options Register. */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_CONTROLLER_1_SPARE_2           ,0x01b30010) /* [RO][32] Spare Register 2 (RO) */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_1_0_REV_ID                ,0x01b30400) /* [RO][32] Enhanced Device Interface Stress (EDIS) revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_1_0_STAT_MAIN             ,0x01b30440) /* [RO][32] Main Status of EDIS operation */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_1_0_STAT_WORDS_WRITTEN    ,0x01b30444) /* [RO][32] Status Count of BL8Words Written */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_1_0_STAT_WORDS_READ       ,0x01b30448) /* [RO][32] Status Count of BL8Words Read */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_1_0_STAT_ERROR_COUNT      ,0x01b3044c) /* [RO][32] Total Bit Error Count on interface */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_1_0_STAT_ERROR_BITS       ,0x01b30450) /* [RO][32] Per Bit Lane Error Flags for Byte Lanes 0 to 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_1_0_STAT_ERROR_BITS_HI    ,0x01b30454) /* [RO][32] Per Bit Lane Error Flags for Byte Lanes 4 to 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_1_0_STAT_ERROR_BITS_EX    ,0x01b30458) /* [RO][32] Per Bit Lane Error Flags for Byte Lane 8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_1_0_STAT_ADDR_LAST        ,0x01b3045c) /* [RO][32] Last Address Accessed */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_1_0_STAT_ADDR_LAST_EXT    ,0x01b30460) /* [RO][32] Last Address Accessed Extension */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_1_0_STAT_CLOCK_CYCLES     ,0x01b30464) /* [RO][32] Clock Cycle Count While Processing */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_1_0_STAT_DATA_PORT        ,0x01b30468) /* [RO][32] Data Port Word 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_1_0_STAT_DEBUG            ,0x01b3046c) /* [RO][32] Debug State */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_1_0_BYTELANE_0_STAT_LO    ,0x01b30580) /* [RO][32] Byte Lane 0 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_1_0_BYTELANE_0_STAT_HI    ,0x01b30584) /* [RO][32] Byte Lane 0 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_1_0_BYTELANE_1_STAT_LO    ,0x01b30588) /* [RO][32] Byte Lane 1 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_1_0_BYTELANE_1_STAT_HI    ,0x01b3058c) /* [RO][32] Byte Lane 1 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_1_0_BYTELANE_2_STAT_LO    ,0x01b30590) /* [RO][32] Byte Lane 2 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_1_0_BYTELANE_2_STAT_HI    ,0x01b30594) /* [RO][32] Byte Lane 2 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_1_0_BYTELANE_3_STAT_LO    ,0x01b30598) /* [RO][32] Byte Lane 3 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_1_0_BYTELANE_3_STAT_HI    ,0x01b3059c) /* [RO][32] Byte Lane 3 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_1_0_BYTELANE_4_STAT_LO    ,0x01b305a0) /* [RO][32] Byte Lane 4 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_1_0_BYTELANE_4_STAT_HI    ,0x01b305a4) /* [RO][32] Byte Lane 4 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_1_0_BYTELANE_5_STAT_LO    ,0x01b305a8) /* [RO][32] Byte Lane 5 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_1_0_BYTELANE_5_STAT_HI    ,0x01b305ac) /* [RO][32] Byte Lane 5 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_1_0_BYTELANE_6_STAT_LO    ,0x01b305b0) /* [RO][32] Byte Lane 6 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_1_0_BYTELANE_6_STAT_HI    ,0x01b305b4) /* [RO][32] Byte Lane 6 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_1_0_BYTELANE_7_STAT_LO    ,0x01b305b8) /* [RO][32] Byte Lane 7 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_1_0_BYTELANE_7_STAT_HI    ,0x01b305bc) /* [RO][32] Byte Lane 7 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_1_0_BYTELANE_8_STAT_LO    ,0x01b305c0) /* [RO][32] Byte Lane 8 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_1_0_BYTELANE_8_STAT_HI    ,0x01b305c4) /* [RO][32] Byte Lane 8 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_1_1_REV_ID                ,0x01b30800) /* [RO][32] Enhanced Device Interface Stress (EDIS) revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_1_1_STAT_MAIN             ,0x01b30840) /* [RO][32] Main Status of EDIS operation */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_1_1_STAT_WORDS_WRITTEN    ,0x01b30844) /* [RO][32] Status Count of BL8Words Written */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_1_1_STAT_WORDS_READ       ,0x01b30848) /* [RO][32] Status Count of BL8Words Read */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_1_1_STAT_ERROR_COUNT      ,0x01b3084c) /* [RO][32] Total Bit Error Count on interface */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_1_1_STAT_ERROR_BITS       ,0x01b30850) /* [RO][32] Per Bit Lane Error Flags for Byte Lanes 0 to 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_1_1_STAT_ERROR_BITS_HI    ,0x01b30854) /* [RO][32] Per Bit Lane Error Flags for Byte Lanes 4 to 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_1_1_STAT_ERROR_BITS_EX    ,0x01b30858) /* [RO][32] Per Bit Lane Error Flags for Byte Lane 8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_1_1_STAT_ADDR_LAST        ,0x01b3085c) /* [RO][32] Last Address Accessed */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_1_1_STAT_ADDR_LAST_EXT    ,0x01b30860) /* [RO][32] Last Address Accessed Extension */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_1_1_STAT_CLOCK_CYCLES     ,0x01b30864) /* [RO][32] Clock Cycle Count While Processing */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_1_1_STAT_DATA_PORT        ,0x01b30868) /* [RO][32] Data Port Word 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_1_1_STAT_DEBUG            ,0x01b3086c) /* [RO][32] Debug State */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_1_1_BYTELANE_0_STAT_LO    ,0x01b30980) /* [RO][32] Byte Lane 0 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_1_1_BYTELANE_0_STAT_HI    ,0x01b30984) /* [RO][32] Byte Lane 0 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_1_1_BYTELANE_1_STAT_LO    ,0x01b30988) /* [RO][32] Byte Lane 1 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_1_1_BYTELANE_1_STAT_HI    ,0x01b3098c) /* [RO][32] Byte Lane 1 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_1_1_BYTELANE_2_STAT_LO    ,0x01b30990) /* [RO][32] Byte Lane 2 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_1_1_BYTELANE_2_STAT_HI    ,0x01b30994) /* [RO][32] Byte Lane 2 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_1_1_BYTELANE_3_STAT_LO    ,0x01b30998) /* [RO][32] Byte Lane 3 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_1_1_BYTELANE_3_STAT_HI    ,0x01b3099c) /* [RO][32] Byte Lane 3 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_1_1_BYTELANE_4_STAT_LO    ,0x01b309a0) /* [RO][32] Byte Lane 4 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_1_1_BYTELANE_4_STAT_HI    ,0x01b309a4) /* [RO][32] Byte Lane 4 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_1_1_BYTELANE_5_STAT_LO    ,0x01b309a8) /* [RO][32] Byte Lane 5 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_1_1_BYTELANE_5_STAT_HI    ,0x01b309ac) /* [RO][32] Byte Lane 5 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_1_1_BYTELANE_6_STAT_LO    ,0x01b309b0) /* [RO][32] Byte Lane 6 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_1_1_BYTELANE_6_STAT_HI    ,0x01b309b4) /* [RO][32] Byte Lane 6 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_1_1_BYTELANE_7_STAT_LO    ,0x01b309b8) /* [RO][32] Byte Lane 7 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_1_1_BYTELANE_7_STAT_HI    ,0x01b309bc) /* [RO][32] Byte Lane 7 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_1_1_BYTELANE_8_STAT_LO    ,0x01b309c0) /* [RO][32] Byte Lane 8 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_1_1_BYTELANE_8_STAT_HI    ,0x01b309c4) /* [RO][32] Byte Lane 8 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_CPU_1_MBX_STAT                 ,0x01b32018) /* [RO][32] Mailbox status flags */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_CPU_1_CPU_PC                   ,0x01b32024) /* [RO][32] Mailbox status flags */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_CPU_1_SIGNAL_STAT              ,0x01b3202c) /* [RO][32] MEMC to DPFE Signal Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_CPU_1_TIMER_0_DIVIDE_VALUE     ,0x01b32048) /* [RO][32] Timer #0 Current value of divide counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_CPU_1_TIMER_0_TIMER_VALUE      ,0x01b3204c) /* [RO][32] Timer #0 Current value of timer counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_CPU_1_TIMER_1_DIVIDE_VALUE     ,0x01b32068) /* [RO][32] Timer #1 Current value of divide counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_CPU_1_TIMER_1_TIMER_VALUE      ,0x01b3206c) /* [RO][32] Timer #1 Current value of timer counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_CPU_1_TIMER_2_DIVIDE_VALUE     ,0x01b32088) /* [RO][32] Timer #2 Current value of divide counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_CPU_1_TIMER_2_TIMER_VALUE      ,0x01b3208c) /* [RO][32] Timer #2 Current value of timer counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_CPU_1_TIMER_3_DIVIDE_VALUE     ,0x01b320a8) /* [RO][32] Timer #3 Current value of divide counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_CPU_1_TIMER_3_TIMER_VALUE      ,0x01b320ac) /* [RO][32] Timer #3 Current value of timer counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GRB_1_REVISION                 ,0x01c10000) /* [RO][32] GR Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_HVD_RGR_0_REVISION                  ,0x02100000) /* [RO][32] RGR Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_HVD_MSAT_0_REVISION                 ,0x02100800) /* [RO][32] Revision Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HVD_MSAT_0_ACQUIRE                  ,0x02100804) /* [RO][32] MSAT Dynamic Channel Index Acquire Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HVD_MSAT_0_CHANNEL_STATUS_LO        ,0x02100814) /* [RO][32] Channel 0 to 31 Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HVD_MSAT_0_CHANNEL_STATUS_HI        ,0x02100818) /* [RO][32] Channel 32 to 62 Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HVD_RGR_1_REVISION                  ,0x02101000) /* [RO][32] RGR Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_HVD_MSAT_1_REVISION                 ,0x02101800) /* [RO][32] Revision Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HVD_MSAT_1_ACQUIRE                  ,0x02101804) /* [RO][32] MSAT Dynamic Channel Index Acquire Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HVD_MSAT_1_CHANNEL_STATUS_LO        ,0x02101814) /* [RO][32] Channel 0 to 31 Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HVD_MSAT_1_CHANNEL_STATUS_HI        ,0x02101818) /* [RO][32] Channel 32 to 62 Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_GR_REVISION                     ,0x02200000) /* [RO][32] GR Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_BUS_IF_SUB_MODULE_SOFT_INIT_DONE_INTR2_CPU_STATUS ,0x02200400) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_BUS_IF_SUB_MODULE_SOFT_INIT_DONE_INTR2_CPU_MASK_STATUS ,0x0220040c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_BUS_IF_SUB_MODULE_SOFT_INIT_DONE_INTR2_PCI_STATUS ,0x02200418) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_BUS_IF_SUB_MODULE_SOFT_INIT_DONE_INTR2_PCI_MASK_STATUS ,0x02200424) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_BUS_IF_REVISION                 ,0x02200488) /* [RO][32] Data Transport Revision Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_BUS_IF_SUB_MODULE_SOFT_INIT_STATUS ,0x022004bc) /* [RO][32] Software initialization control for XPT sub-blocks */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_BUS_IF_MAX_PLAYBACKS            ,0x022004d4) /* [RO][32] Data Transport max number of playbacks supported */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_BUS_IF_MAX_PID_PARSERS          ,0x022004d8) /* [RO][32] Data Transport max number of PID parsers supported */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_BUS_IF_MAX_PID_CHANNELS         ,0x022004dc) /* [RO][32] Data Transport max number of PID channels supported excluding MEMDMA */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_BUS_IF_MEMDMA_MAX_PID_CHANNELS  ,0x022004e0) /* [RO][32] Data Transport max number of PID channels supported for MEMDMA */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_BUS_IF_MAX_INPUT_BANDS          ,0x022004e4) /* [RO][32] Data Transport max number of input bands supported */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_BUS_IF_MAX_PCRS                 ,0x022004e8) /* [RO][32] Data Transport max number of PCRs supported */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_BUS_IF_MAX_TPIT_CHANNELS        ,0x022004ec) /* [RO][32] Data Transport max number of TPIT channels supported */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_BUS_IF_MAX_RAVE_CONTEXTS        ,0x022004f0) /* [RO][32] Data Transport max number of RAVE contexts supported */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_BUS_IF_MAX_RMX_CHANNELS         ,0x022004f4) /* [RO][32] Data Transport max number of RMX channels supported */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_BUS_IF_MAX_MSG_BUFFERS          ,0x022004f8) /* [RO][32] Data Transport max number of MSG buffers supported */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_BUS_IF_MAX_SCDS                 ,0x022004fc) /* [RO][32] Data Transport max number of SCDs supported */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS     ,0x02200578) /* [RO][32] Ready Accept Status On the Wr XMEM interface */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_2 ,0x0220057c) /* [RO][32] Ready Accept Status On the RD XMEM interface for CL0_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM ,0x02200580) /* [RO][32] Ready Accept Status on the RD XMEM interface for Playback LC to xmem */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC ,0x02200584) /* [RO][32] Ready Accept Status On the RD XMEM interface for Playback xmem to LC */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XMEMIF_SEC_REGION_CTRL          ,0x0220058c) /* [RO][32] DRAM Secured Address Range1-7 status */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XMEMIF_SEC_REGION1_START_LO     ,0x02200590) /* [RO][32] DRAM Secured Address Range1 Start (LSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XMEMIF_SEC_REGION1_START_HI     ,0x02200594) /* [RO][32] DRAM Secured Address Range1 Start (MSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XMEMIF_SEC_REGION1_END_LO       ,0x02200598) /* [RO][32] DRAM Secured Address Range1 Start (LSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XMEMIF_SEC_REGION1_END_HI       ,0x0220059c) /* [RO][32] DRAM Secured Address Range1 Start (MSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XMEMIF_SEC_REGION2_START_LO     ,0x022005a0) /* [RO][32] DRAM Secured Address Range2 Start (LSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XMEMIF_SEC_REGION2_START_HI     ,0x022005a4) /* [RO][32] DRAM Secured Address Range2 Start (MSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XMEMIF_SEC_REGION2_END_LO       ,0x022005a8) /* [RO][32] DRAM Secured Address Range2 Start (LSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XMEMIF_SEC_REGION2_END_HI       ,0x022005ac) /* [RO][32] DRAM Secured Address Range2 Start (MSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XMEMIF_SEC_REGION3_START_LO     ,0x022005b0) /* [RO][32] DRAM Secured Address Range3 Start (LSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XMEMIF_SEC_REGION3_START_HI     ,0x022005b4) /* [RO][32] DRAM Secured Address Range3 Start (MSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XMEMIF_SEC_REGION3_END_LO       ,0x022005b8) /* [RO][32] DRAM Secured Address Range3 Start (LSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XMEMIF_SEC_REGION3_END_HI       ,0x022005bc) /* [RO][32] DRAM Secured Address Range3 Start (MSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XMEMIF_SEC_REGION4_START_LO     ,0x022005c0) /* [RO][32] DRAM Secured Address Range4 Start (LSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XMEMIF_SEC_REGION4_START_HI     ,0x022005c4) /* [RO][32] DRAM Secured Address Range4 Start (MSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XMEMIF_SEC_REGION4_END_LO       ,0x022005c8) /* [RO][32] DRAM Secured Address Range4 Start (LSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XMEMIF_SEC_REGION4_END_HI       ,0x022005cc) /* [RO][32] DRAM Secured Address Range4 Start (MSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XMEMIF_SEC_REGION5_START_LO     ,0x022005d0) /* [RO][32] DRAM Secured Address Range5 Start (LSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XMEMIF_SEC_REGION5_START_HI     ,0x022005d4) /* [RO][32] DRAM Secured Address Range5 Start (MSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XMEMIF_SEC_REGION5_END_LO       ,0x022005d8) /* [RO][32] DRAM Secured Address Range5 Start (LSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XMEMIF_SEC_REGION5_END_HI       ,0x022005dc) /* [RO][32] DRAM Secured Address Range5 Start (MSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XMEMIF_SEC_REGION6_START_LO     ,0x022005e0) /* [RO][32] DRAM Secured Address Range6 Start (LSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XMEMIF_SEC_REGION6_START_HI     ,0x022005e4) /* [RO][32] DRAM Secured Address Range6 Start (MSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XMEMIF_SEC_REGION6_END_LO       ,0x022005e8) /* [RO][32] DRAM Secured Address Range6 Start (LSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XMEMIF_SEC_REGION6_END_HI       ,0x022005ec) /* [RO][32] DRAM Secured Address Range6 Start (MSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XMEMIF_SEC_REGION7_START_LO     ,0x022005f0) /* [RO][32] DRAM Secured Address Range7 Start (LSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XMEMIF_SEC_REGION7_START_HI     ,0x022005f4) /* [RO][32] DRAM Secured Address Range7 Start (MSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XMEMIF_SEC_REGION7_END_LO       ,0x022005f8) /* [RO][32] DRAM Secured Address Range7 Start (LSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XMEMIF_SEC_REGION7_END_HI       ,0x022005fc) /* [RO][32] DRAM Secured Address Range7 Start (MSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PMU_FE_SP_PD_MEM_PWR_DN_STATUS  ,0x02200620) /* [RO][32] Power Management control */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PMU_MCPB_SP_PD_MEM_PWR_DN_STATUS ,0x02200628) /* [RO][32] Power Management control */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PMU_MEMDMA_SP_PD_MEM_PWR_DN_STATUS ,0x02200630) /* [RO][32] Power Management control */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_STATUS ,0x02200638) /* [RO][32] Power Management control */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PMU_RAVE_SP_PD_MEM_PWR_DN_STATUS ,0x02200640) /* [RO][32] Power Management control */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PMU_TSIO_SP_PD_MEM_PWR_DN_STATUS ,0x02200648) /* [RO][32] Power Management control */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PMU_PCROFFSET_SP_PD_MEM_PWR_DN_STATUS ,0x02200650) /* [RO][32] Power Management control */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PMU_PSUB_SP_PD_MEM_PWR_DN_STATUS ,0x02200658) /* [RO][32] Power Management control */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PMU_RSBUFF_SP_PD_MEM_PWR_DN_STATUS ,0x02200660) /* [RO][32] Power Management control */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PMU_OCXC_SP_PD_MEM_PWR_DN_STATUS ,0x02200668) /* [RO][32] Power Management control */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PMU_WAKEUP_SP_PD_MEM_PWR_DN_STATUS ,0x02200670) /* [RO][32] Power Management control */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PMU_HWG_CLK_GATE_SUB_MODULE_STATUS ,0x02200688) /* [RO][32] Hardware Controlled Clock Gating sub-module status */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PMU_HWG_FR_CLK_VALUE_HI         ,0x022006ac) /* [RO][32] Free running clock higher value */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PMU_HWG_FR_CLK_VALUE_LO         ,0x022006b0) /* [RO][32] Free running clock lower value */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PMU_HWG_GT_CLK_VALUE_HI         ,0x022006b4) /* [RO][32] Gated Clock higher value */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PMU_HWG_GT_CLK_VALUE_LO         ,0x022006b8) /* [RO][32] Gated Clock lower value */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PMU_SCB_SCB_HWG_CLK_GATE_SUB_MODULE_STATUS ,0x02200788) /* [RO][32] Hardware Controlled Clock Gating sub-module status */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PMU_SCB_SCB_HWG_FR_CLK_VALUE_HI ,0x022007ac) /* [RO][32] Free running clock higher value */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PMU_SCB_SCB_HWG_FR_CLK_VALUE_LO ,0x022007b0) /* [RO][32] Free running clock lower value */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PMU_SCB_SCB_HWG_GT_CLK_VALUE_HI ,0x022007b4) /* [RO][32] Gated Clock higher value */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PMU_SCB_SCB_HWG_GT_CLK_VALUE_LO ,0x022007b8) /* [RO][32] Gated Clock lower value */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR0_STC_EXT_CTRL27            ,0x02202038) /* [RO][32] Data Transport PCR STC Extension Control Register (Test Only) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR0_STC_HI                    ,0x0220203c) /* [RO][32] Data Transport PCR STC MSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR0_STC_LO                    ,0x02202040) /* [RO][32] Data Transport PCR STC LSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR0_PWM_CTRLVALUE             ,0x02202050) /* [RO][32] Data Transport PCR PWM Control Value Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR0_LAST_PCR_HI               ,0x02202054) /* [RO][32] Data Transport PCR Last PCR MSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR0_LAST_PCR_LO               ,0x02202058) /* [RO][32] Data Transport PCR Last PCR LSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR0_STC_BASE_LSBS             ,0x02202068) /* [RO][32] Data Transport PCR STC Base LSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR0_PHASE_ERROR               ,0x0220206c) /* [RO][32] Timebase Last Phase Error */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR0_PCR_COUNT                 ,0x02202084) /* [RO][32] Data Transport PCR Phase Error Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR1_STC_EXT_CTRL27            ,0x02202138) /* [RO][32] Data Transport PCR STC Extension Control Register (Test Only) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR1_STC_HI                    ,0x0220213c) /* [RO][32] Data Transport PCR STC MSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR1_STC_LO                    ,0x02202140) /* [RO][32] Data Transport PCR STC LSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR1_PWM_CTRLVALUE             ,0x02202150) /* [RO][32] Data Transport PCR PWM Control Value Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR1_LAST_PCR_HI               ,0x02202154) /* [RO][32] Data Transport PCR Last PCR MSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR1_LAST_PCR_LO               ,0x02202158) /* [RO][32] Data Transport PCR Last PCR LSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR1_STC_BASE_LSBS             ,0x02202168) /* [RO][32] Data Transport PCR STC Base LSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR1_PHASE_ERROR               ,0x0220216c) /* [RO][32] Timebase Last Phase Error */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR1_PCR_COUNT                 ,0x02202184) /* [RO][32] Data Transport PCR Phase Error Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR2_STC_EXT_CTRL27            ,0x02202238) /* [RO][32] Data Transport PCR STC Extension Control Register (Test Only) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR2_STC_HI                    ,0x0220223c) /* [RO][32] Data Transport PCR STC MSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR2_STC_LO                    ,0x02202240) /* [RO][32] Data Transport PCR STC LSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR2_PWM_CTRLVALUE             ,0x02202250) /* [RO][32] Data Transport PCR PWM Control Value Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR2_LAST_PCR_HI               ,0x02202254) /* [RO][32] Data Transport PCR Last PCR MSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR2_LAST_PCR_LO               ,0x02202258) /* [RO][32] Data Transport PCR Last PCR LSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR2_STC_BASE_LSBS             ,0x02202268) /* [RO][32] Data Transport PCR STC Base LSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR2_PHASE_ERROR               ,0x0220226c) /* [RO][32] Timebase Last Phase Error */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR2_PCR_COUNT                 ,0x02202284) /* [RO][32] Data Transport PCR Phase Error Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR3_STC_EXT_CTRL27            ,0x02202338) /* [RO][32] Data Transport PCR STC Extension Control Register (Test Only) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR3_STC_HI                    ,0x0220233c) /* [RO][32] Data Transport PCR STC MSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR3_STC_LO                    ,0x02202340) /* [RO][32] Data Transport PCR STC LSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR3_PWM_CTRLVALUE             ,0x02202350) /* [RO][32] Data Transport PCR PWM Control Value Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR3_LAST_PCR_HI               ,0x02202354) /* [RO][32] Data Transport PCR Last PCR MSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR3_LAST_PCR_LO               ,0x02202358) /* [RO][32] Data Transport PCR Last PCR LSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR3_STC_BASE_LSBS             ,0x02202368) /* [RO][32] Data Transport PCR STC Base LSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR3_PHASE_ERROR               ,0x0220236c) /* [RO][32] Timebase Last Phase Error */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR3_PCR_COUNT                 ,0x02202384) /* [RO][32] Data Transport PCR Phase Error Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR4_STC_EXT_CTRL27            ,0x02202438) /* [RO][32] Data Transport PCR STC Extension Control Register (Test Only) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR4_STC_HI                    ,0x0220243c) /* [RO][32] Data Transport PCR STC MSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR4_STC_LO                    ,0x02202440) /* [RO][32] Data Transport PCR STC LSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR4_PWM_CTRLVALUE             ,0x02202450) /* [RO][32] Data Transport PCR PWM Control Value Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR4_LAST_PCR_HI               ,0x02202454) /* [RO][32] Data Transport PCR Last PCR MSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR4_LAST_PCR_LO               ,0x02202458) /* [RO][32] Data Transport PCR Last PCR LSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR4_STC_BASE_LSBS             ,0x02202468) /* [RO][32] Data Transport PCR STC Base LSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR4_PHASE_ERROR               ,0x0220246c) /* [RO][32] Timebase Last Phase Error */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR4_PCR_COUNT                 ,0x02202484) /* [RO][32] Data Transport PCR Phase Error Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR5_STC_EXT_CTRL27            ,0x02202538) /* [RO][32] Data Transport PCR STC Extension Control Register (Test Only) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR5_STC_HI                    ,0x0220253c) /* [RO][32] Data Transport PCR STC MSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR5_STC_LO                    ,0x02202540) /* [RO][32] Data Transport PCR STC LSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR5_PWM_CTRLVALUE             ,0x02202550) /* [RO][32] Data Transport PCR PWM Control Value Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR5_LAST_PCR_HI               ,0x02202554) /* [RO][32] Data Transport PCR Last PCR MSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR5_LAST_PCR_LO               ,0x02202558) /* [RO][32] Data Transport PCR Last PCR LSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR5_STC_BASE_LSBS             ,0x02202568) /* [RO][32] Data Transport PCR STC Base LSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR5_PHASE_ERROR               ,0x0220256c) /* [RO][32] Timebase Last Phase Error */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR5_PCR_COUNT                 ,0x02202584) /* [RO][32] Data Transport PCR Phase Error Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR6_STC_EXT_CTRL27            ,0x02202638) /* [RO][32] Data Transport PCR STC Extension Control Register (Test Only) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR6_STC_HI                    ,0x0220263c) /* [RO][32] Data Transport PCR STC MSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR6_STC_LO                    ,0x02202640) /* [RO][32] Data Transport PCR STC LSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR6_PWM_CTRLVALUE             ,0x02202650) /* [RO][32] Data Transport PCR PWM Control Value Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR6_LAST_PCR_HI               ,0x02202654) /* [RO][32] Data Transport PCR Last PCR MSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR6_LAST_PCR_LO               ,0x02202658) /* [RO][32] Data Transport PCR Last PCR LSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR6_STC_BASE_LSBS             ,0x02202668) /* [RO][32] Data Transport PCR STC Base LSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR6_PHASE_ERROR               ,0x0220266c) /* [RO][32] Timebase Last Phase Error */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR6_PCR_COUNT                 ,0x02202684) /* [RO][32] Data Transport PCR Phase Error Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR7_STC_EXT_CTRL27            ,0x02202738) /* [RO][32] Data Transport PCR STC Extension Control Register (Test Only) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR7_STC_HI                    ,0x0220273c) /* [RO][32] Data Transport PCR STC MSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR7_STC_LO                    ,0x02202740) /* [RO][32] Data Transport PCR STC LSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR7_PWM_CTRLVALUE             ,0x02202750) /* [RO][32] Data Transport PCR PWM Control Value Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR7_LAST_PCR_HI               ,0x02202754) /* [RO][32] Data Transport PCR Last PCR MSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR7_LAST_PCR_LO               ,0x02202758) /* [RO][32] Data Transport PCR Last PCR LSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR7_STC_BASE_LSBS             ,0x02202768) /* [RO][32] Data Transport PCR STC Base LSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR7_PHASE_ERROR               ,0x0220276c) /* [RO][32] Timebase Last Phase Error */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR7_PCR_COUNT                 ,0x02202784) /* [RO][32] Data Transport PCR Phase Error Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR8_STC_EXT_CTRL27            ,0x02202838) /* [RO][32] Data Transport PCR STC Extension Control Register (Test Only) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR8_STC_HI                    ,0x0220283c) /* [RO][32] Data Transport PCR STC MSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR8_STC_LO                    ,0x02202840) /* [RO][32] Data Transport PCR STC LSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR8_PWM_CTRLVALUE             ,0x02202850) /* [RO][32] Data Transport PCR PWM Control Value Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR8_LAST_PCR_HI               ,0x02202854) /* [RO][32] Data Transport PCR Last PCR MSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR8_LAST_PCR_LO               ,0x02202858) /* [RO][32] Data Transport PCR Last PCR LSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR8_STC_BASE_LSBS             ,0x02202868) /* [RO][32] Data Transport PCR STC Base LSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR8_PHASE_ERROR               ,0x0220286c) /* [RO][32] Timebase Last Phase Error */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR8_PCR_COUNT                 ,0x02202884) /* [RO][32] Data Transport PCR Phase Error Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR9_STC_EXT_CTRL27            ,0x02202938) /* [RO][32] Data Transport PCR STC Extension Control Register (Test Only) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR9_STC_HI                    ,0x0220293c) /* [RO][32] Data Transport PCR STC MSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR9_STC_LO                    ,0x02202940) /* [RO][32] Data Transport PCR STC LSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR9_PWM_CTRLVALUE             ,0x02202950) /* [RO][32] Data Transport PCR PWM Control Value Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR9_LAST_PCR_HI               ,0x02202954) /* [RO][32] Data Transport PCR Last PCR MSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR9_LAST_PCR_LO               ,0x02202958) /* [RO][32] Data Transport PCR Last PCR LSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR9_STC_BASE_LSBS             ,0x02202968) /* [RO][32] Data Transport PCR STC Base LSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR9_PHASE_ERROR               ,0x0220296c) /* [RO][32] Timebase Last Phase Error */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR9_PCR_COUNT                 ,0x02202984) /* [RO][32] Data Transport PCR Phase Error Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR10_STC_EXT_CTRL27           ,0x02202a38) /* [RO][32] Data Transport PCR STC Extension Control Register (Test Only) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR10_STC_HI                   ,0x02202a3c) /* [RO][32] Data Transport PCR STC MSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR10_STC_LO                   ,0x02202a40) /* [RO][32] Data Transport PCR STC LSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR10_PWM_CTRLVALUE            ,0x02202a50) /* [RO][32] Data Transport PCR PWM Control Value Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR10_LAST_PCR_HI              ,0x02202a54) /* [RO][32] Data Transport PCR Last PCR MSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR10_LAST_PCR_LO              ,0x02202a58) /* [RO][32] Data Transport PCR Last PCR LSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR10_STC_BASE_LSBS            ,0x02202a68) /* [RO][32] Data Transport PCR STC Base LSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR10_PHASE_ERROR              ,0x02202a6c) /* [RO][32] Timebase Last Phase Error */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR10_PCR_COUNT                ,0x02202a84) /* [RO][32] Data Transport PCR Phase Error Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR11_STC_EXT_CTRL27           ,0x02202b38) /* [RO][32] Data Transport PCR STC Extension Control Register (Test Only) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR11_STC_HI                   ,0x02202b3c) /* [RO][32] Data Transport PCR STC MSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR11_STC_LO                   ,0x02202b40) /* [RO][32] Data Transport PCR STC LSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR11_PWM_CTRLVALUE            ,0x02202b50) /* [RO][32] Data Transport PCR PWM Control Value Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR11_LAST_PCR_HI              ,0x02202b54) /* [RO][32] Data Transport PCR Last PCR MSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR11_LAST_PCR_LO              ,0x02202b58) /* [RO][32] Data Transport PCR Last PCR LSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR11_STC_BASE_LSBS            ,0x02202b68) /* [RO][32] Data Transport PCR STC Base LSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR11_PHASE_ERROR              ,0x02202b6c) /* [RO][32] Timebase Last Phase Error */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR11_PCR_COUNT                ,0x02202b84) /* [RO][32] Data Transport PCR Phase Error Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR12_STC_EXT_CTRL27           ,0x02202c38) /* [RO][32] Data Transport PCR STC Extension Control Register (Test Only) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR12_STC_HI                   ,0x02202c3c) /* [RO][32] Data Transport PCR STC MSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR12_STC_LO                   ,0x02202c40) /* [RO][32] Data Transport PCR STC LSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR12_PWM_CTRLVALUE            ,0x02202c50) /* [RO][32] Data Transport PCR PWM Control Value Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR12_LAST_PCR_HI              ,0x02202c54) /* [RO][32] Data Transport PCR Last PCR MSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR12_LAST_PCR_LO              ,0x02202c58) /* [RO][32] Data Transport PCR Last PCR LSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR12_STC_BASE_LSBS            ,0x02202c68) /* [RO][32] Data Transport PCR STC Base LSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR12_PHASE_ERROR              ,0x02202c6c) /* [RO][32] Timebase Last Phase Error */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR12_PCR_COUNT                ,0x02202c84) /* [RO][32] Data Transport PCR Phase Error Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR13_STC_EXT_CTRL27           ,0x02202d38) /* [RO][32] Data Transport PCR STC Extension Control Register (Test Only) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR13_STC_HI                   ,0x02202d3c) /* [RO][32] Data Transport PCR STC MSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR13_STC_LO                   ,0x02202d40) /* [RO][32] Data Transport PCR STC LSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR13_PWM_CTRLVALUE            ,0x02202d50) /* [RO][32] Data Transport PCR PWM Control Value Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR13_LAST_PCR_HI              ,0x02202d54) /* [RO][32] Data Transport PCR Last PCR MSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR13_LAST_PCR_LO              ,0x02202d58) /* [RO][32] Data Transport PCR Last PCR LSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR13_STC_BASE_LSBS            ,0x02202d68) /* [RO][32] Data Transport PCR STC Base LSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR13_PHASE_ERROR              ,0x02202d6c) /* [RO][32] Timebase Last Phase Error */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR13_PCR_COUNT                ,0x02202d84) /* [RO][32] Data Transport PCR Phase Error Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PSUB_DEBUG_REG                  ,0x0220328c) /* [RO][32] PSUB Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MPOD_RES_FIELD                  ,0x0220330c) /* [RO][32] MPOD Reserved Fields Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_PAUSE_STATUS_PBP         ,0x02205724) /* [RO][32] RS Buffer Pause Status PBP */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_WR_DEBUG                 ,0x02205740) /* [RO][32] RS Buffer Write Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_RD_DEBUG                 ,0x02205744) /* [RO][32] RS Buffer Read Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_CARD_WR_DEBUG            ,0x02205748) /* [RO][32] RS Buffer CARD Write Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_CARD_RD_DEBUG            ,0x0220574c) /* [RO][32] RS Buffer CARD Read Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_XPT_OC_DEBUG             ,0x02205750) /* [RO][32] RS Buffer XPT On-chip Buffer Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_CARD_OC_DEBUG            ,0x02205754) /* [RO][32] RS Buffer CARD On-chip Buffer Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_IBP_BUFFER_IDLE          ,0x02205764) /* [RO][32] RS Buffer IBP Buffer Idle Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_PBP_BUFFER_IDLE          ,0x02205768) /* [RO][32] RS Buffer PBP Buffer Idle Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_CARD_IBP_BUFFER_IDLE     ,0x0220578c) /* [RO][32] RS Buffer CARD IBP Buffer Idle Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_IBP_PARSER_VERSION_CHK_FAIL ,0x022057b0) /* [RO][32] IBP Parser Version Check Failed */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_PBP_PARSER_VERSION_CHK_FAIL ,0x022057b8) /* [RO][32] PBP Parser Version Check Failed */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_IBP_OC_RD_DISABLE        ,0x022058bc) /* [RO][32] IBP On-Chip Buffer Read Disable */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_PBP_OC_RD_DISABLE        ,0x022058c0) /* [RO][32] PBP On-Chip Buffer Read Disable */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_DEST_XAC_RX_RD_DISABLE   ,0x02205938) /* [RO][32] RS Buffer DEST XAC status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_MCPB_IBP_BAND_RD_DISABLE ,0x0220593c) /* [RO][32] RS Buffer MCPB IBP BAND RD XAC status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_MCPB_PBP_BAND_RD_DISABLE ,0x02205940) /* [RO][32] RS Buffer MCPB PBP BAND RD XAC status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_CARD_SHUNNING_BAND_DISABLE ,0x02205944) /* [RO][32] RS Buffer Card Shunning band Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TB_DEBUG1                ,0x02205b0c) /* [RO][32] RS Buffer Transponder Bonding Debug2 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TB_DEBUG2                ,0x02205b10) /* [RO][32] RS Buffer Transponder Bonding Debug3 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TB_DEBUG3                ,0x02205b14) /* [RO][32] RS Buffer Transponder Bonding Debug4 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TB_DEBUG4                ,0x02205b18) /* [RO][32] RS Buffer Transponder Bonding Debug5 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TB_DEBUG5                ,0x02205b1c) /* [RO][32] RS Buffer Transponder Bonding Debug6 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TB_DEBUG6                ,0x02205b20) /* [RO][32] RS Buffer Transponder Bonding Debug7 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TB_DEBUG7                ,0x02205b24) /* [RO][32] RS Buffer Transponder Bonding Debug8 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TB_DEBUG8                ,0x02205b28) /* [RO][32] RS Buffer Transponder Bonding Debug1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TB_DEBUG9                ,0x02205b2c) /* [RO][32] RS Buffer Transponder Bonding Debug2 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TB_DEBUG10               ,0x02205b30) /* [RO][32] RS Buffer Transponder Bonding Debug3 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TB_DEBUG11               ,0x02205b34) /* [RO][32] RS Buffer Transponder Bonding Debug4 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TB_DEBUG12               ,0x02205b38) /* [RO][32] RS Buffer Transponder Bonding Debug4 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TSMF_BONDING_DEBUG0      ,0x02206148) /* [RO][32] RS Buffer Extended TSMF Bonding Debug0 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TSMF_BONDING_DEBUG1      ,0x0220614c) /* [RO][32] RS Buffer Extended TSMF Bonding Debug1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TSMF_BONDING_GRP0_STATUS2 ,0x0220616c) /* [RO][32] RS Buffer Extended TSMF Bonding Group 0 Status2 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TSMF_BONDING_GRP0_CUR_PKT_ATS ,0x02206178) /* [RO][32] RS Buffer Extended TSMF Bonding Group 0 Current Packet ATS */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TSMF_BONDING_GRP0_PREV_PKT_ATS ,0x0220617c) /* [RO][32] RS Buffer Extended TSMF Bonding Group 0 Previous Packet ATS */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TSMF_BONDING_GRP0_CUR_PKT_STATUS0 ,0x02206180) /* [RO][32] RS Buffer Extended TSMF Bonding Group 0 Current Packet Status0 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TSMF_BONDING_GRP0_CUR_PKT_STATUS1 ,0x02206184) /* [RO][32] RS Buffer Extended TSMF Bonding Group 0 Current Packet Status1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TSMF_BONDING_GRP0_PREV_PKT_STATUS0 ,0x02206188) /* [RO][32] RS Buffer Extended TSMF Bonding Group 0 Previous Packet Status0 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TSMF_BONDING_GRP0_PREV_PKT_STATUS1 ,0x0220618c) /* [RO][32] RS Buffer Extended TSMF Bonding Group 0 Previous Packet Status1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TSMF_BONDING_GRP1_STATUS2 ,0x022061ac) /* [RO][32] RS Buffer Extended TSMF Bonding Group 1 Status2 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TSMF_BONDING_GRP1_CUR_PKT_ATS ,0x022061b8) /* [RO][32] RS Buffer Extended TSMF Bonding Group 1 Current Packet ATS */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TSMF_BONDING_GRP1_PREV_PKT_ATS ,0x022061bc) /* [RO][32] RS Buffer Extended TSMF Bonding Group 1 Previous Packet ATS */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TSMF_BONDING_GRP1_CUR_PKT_STATUS0 ,0x022061c0) /* [RO][32] RS Buffer Extended TSMF Bonding Group 1 Current Packet Status0 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TSMF_BONDING_GRP1_CUR_PKT_STATUS1 ,0x022061c4) /* [RO][32] RS Buffer Extended TSMF Bonding Group 1 Current Packet Status1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TSMF_BONDING_GRP1_PREV_PKT_STATUS0 ,0x022061c8) /* [RO][32] RS Buffer Extended TSMF Bonding Group 1 Previous Packet Status0 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TSMF_BONDING_GRP1_PREV_PKT_STATUS1 ,0x022061cc) /* [RO][32] RS Buffer Extended TSMF Bonding Group 1 Previous Packet Status1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TSMF_BONDING_GRP2_STATUS2 ,0x022061ec) /* [RO][32] RS Buffer Extended TSMF Bonding Group 2 Status2 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TSMF_BONDING_GRP2_CUR_PKT_ATS ,0x022061f8) /* [RO][32] RS Buffer Extended TSMF Bonding Group 2 Current Packet ATS */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TSMF_BONDING_GRP2_PREV_PKT_ATS ,0x022061fc) /* [RO][32] RS Buffer Extended TSMF Bonding Group 2 Previous Packet ATS */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TSMF_BONDING_GRP2_CUR_PKT_STATUS0 ,0x02206200) /* [RO][32] RS Buffer Extended TSMF Bonding Group 2 Current Packet Status0 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TSMF_BONDING_GRP2_CUR_PKT_STATUS1 ,0x02206204) /* [RO][32] RS Buffer Extended TSMF Bonding Group 2 Current Packet Status1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TSMF_BONDING_GRP2_PREV_PKT_STATUS0 ,0x02206208) /* [RO][32] RS Buffer Extended TSMF Bonding Group 2 Previous Packet Status0 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TSMF_BONDING_GRP2_PREV_PKT_STATUS1 ,0x0220620c) /* [RO][32] RS Buffer Extended TSMF Bonding Group 2 Previous Packet Status1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TSMF_BONDING_GRP3_STATUS2 ,0x0220622c) /* [RO][32] RS Buffer Extended TSMF Bonding Group 3 Status2 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TSMF_BONDING_GRP3_CUR_PKT_ATS ,0x02206238) /* [RO][32] RS Buffer Extended TSMF Bonding Group 3 Current Packet ATS */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TSMF_BONDING_GRP3_PREV_PKT_ATS ,0x0220623c) /* [RO][32] RS Buffer Extended TSMF Bonding Group 3 Previous Packet ATS */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TSMF_BONDING_GRP3_CUR_PKT_STATUS0 ,0x02206240) /* [RO][32] RS Buffer Extended TSMF Bonding Group 3 Current Packet Status0 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TSMF_BONDING_GRP3_CUR_PKT_STATUS1 ,0x02206244) /* [RO][32] RS Buffer Extended TSMF Bonding Group 3 Current Packet Status1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TSMF_BONDING_GRP3_PREV_PKT_STATUS0 ,0x02206248) /* [RO][32] RS Buffer Extended TSMF Bonding Group 3 Previous Packet Status0 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TSMF_BONDING_GRP3_PREV_PKT_STATUS1 ,0x0220624c) /* [RO][32] RS Buffer Extended TSMF Bonding Group 3 Previous Packet Status1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TSMF_BONDING_GRP4_STATUS2 ,0x0220626c) /* [RO][32] RS Buffer Extended TSMF Bonding Group 4 Status2 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TSMF_BONDING_GRP4_CUR_PKT_ATS ,0x02206278) /* [RO][32] RS Buffer Extended TSMF Bonding Group 4 Current Packet ATS */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TSMF_BONDING_GRP4_PREV_PKT_ATS ,0x0220627c) /* [RO][32] RS Buffer Extended TSMF Bonding Group 4 Previous Packet ATS */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TSMF_BONDING_GRP4_CUR_PKT_STATUS0 ,0x02206280) /* [RO][32] RS Buffer Extended TSMF Bonding Group 4 Current Packet Status0 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TSMF_BONDING_GRP4_CUR_PKT_STATUS1 ,0x02206284) /* [RO][32] RS Buffer Extended TSMF Bonding Group 4 Current Packet Status1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TSMF_BONDING_GRP4_PREV_PKT_STATUS0 ,0x02206288) /* [RO][32] RS Buffer Extended TSMF Bonding Group 4 Previous Packet Status0 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TSMF_BONDING_GRP4_PREV_PKT_STATUS1 ,0x0220628c) /* [RO][32] RS Buffer Extended TSMF Bonding Group 4 Previous Packet Status1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TSMF_BONDING_GRP5_STATUS2 ,0x022062ac) /* [RO][32] RS Buffer Extended TSMF Bonding Group 5 Status2 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TSMF_BONDING_GRP5_CUR_PKT_ATS ,0x022062b8) /* [RO][32] RS Buffer Extended TSMF Bonding Group 5 Current Packet ATS */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TSMF_BONDING_GRP5_PREV_PKT_ATS ,0x022062bc) /* [RO][32] RS Buffer Extended TSMF Bonding Group 5 Previous Packet ATS */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TSMF_BONDING_GRP5_CUR_PKT_STATUS0 ,0x022062c0) /* [RO][32] RS Buffer Extended TSMF Bonding Group 5 Current Packet Status0 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TSMF_BONDING_GRP5_CUR_PKT_STATUS1 ,0x022062c4) /* [RO][32] RS Buffer Extended TSMF Bonding Group 5 Current Packet Status1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TSMF_BONDING_GRP5_PREV_PKT_STATUS0 ,0x022062c8) /* [RO][32] RS Buffer Extended TSMF Bonding Group 5 Previous Packet Status0 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TSMF_BONDING_GRP5_PREV_PKT_STATUS1 ,0x022062cc) /* [RO][32] RS Buffer Extended TSMF Bonding Group 5 Previous Packet Status1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TSMF_BONDING_GRP6_STATUS2 ,0x022062ec) /* [RO][32] RS Buffer Extended TSMF Bonding Group 6 Status2 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TSMF_BONDING_GRP6_CUR_PKT_ATS ,0x022062f8) /* [RO][32] RS Buffer Extended TSMF Bonding Group 6 Current Packet ATS */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TSMF_BONDING_GRP6_PREV_PKT_ATS ,0x022062fc) /* [RO][32] RS Buffer Extended TSMF Bonding Group 6 Previous Packet ATS */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TSMF_BONDING_GRP6_CUR_PKT_STATUS0 ,0x02206300) /* [RO][32] RS Buffer Extended TSMF Bonding Group 6 Current Packet Status0 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TSMF_BONDING_GRP6_CUR_PKT_STATUS1 ,0x02206304) /* [RO][32] RS Buffer Extended TSMF Bonding Group 6 Current Packet Status1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TSMF_BONDING_GRP6_PREV_PKT_STATUS0 ,0x02206308) /* [RO][32] RS Buffer Extended TSMF Bonding Group 6 Previous Packet Status0 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TSMF_BONDING_GRP6_PREV_PKT_STATUS1 ,0x0220630c) /* [RO][32] RS Buffer Extended TSMF Bonding Group 6 Previous Packet Status1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TSMF_BONDING_GRP7_STATUS2 ,0x0220632c) /* [RO][32] RS Buffer Extended TSMF Bonding Group 7 Status2 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TSMF_BONDING_GRP7_CUR_PKT_ATS ,0x02206338) /* [RO][32] RS Buffer Extended TSMF Bonding Group 7 Current Packet ATS */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TSMF_BONDING_GRP7_PREV_PKT_ATS ,0x0220633c) /* [RO][32] RS Buffer Extended TSMF Bonding Group 7 Previous Packet ATS */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TSMF_BONDING_GRP7_CUR_PKT_STATUS0 ,0x02206340) /* [RO][32] RS Buffer Extended TSMF Bonding Group 7 Current Packet Status0 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TSMF_BONDING_GRP7_CUR_PKT_STATUS1 ,0x02206344) /* [RO][32] RS Buffer Extended TSMF Bonding Group 7 Current Packet Status1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TSMF_BONDING_GRP7_PREV_PKT_STATUS0 ,0x02206348) /* [RO][32] RS Buffer Extended TSMF Bonding Group 7 Previous Packet Status0 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TSMF_BONDING_GRP7_PREV_PKT_STATUS1 ,0x0220634c) /* [RO][32] RS Buffer Extended TSMF Bonding Group 7 Previous Packet Status1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TSMF_BONDING_RD_ARB_DEBUG0 ,0x022065e4) /* [RO][32] RS Buffer Extended TSMF Bonding Read Arbiter Debug0 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TSMF_BONDING_RD_ARB_DEBUG1 ,0x022065e8) /* [RO][32] RS Buffer Extended TSMF Bonding Read Arbiter Debug1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TSMF_BONDING_RD_ARB_DEBUG2 ,0x022065ec) /* [RO][32] RS Buffer Extended TSMF Bonding Read Arbiter Debug2 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_OCXC_TOP_DEST_RD_DISABLE        ,0x02207010) /* [RO][32] OC-XCBuffer Destination Read Disable */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_OCXC_TOP_IBP_VERSION_CHK_FAIL   ,0x0220701c) /* [RO][32] OC-XCBuffer IBP Version Check Fail */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_OCXC_TOP_PBP_VERSION_CHK_FAIL   ,0x02207020) /* [RO][32] OC-XCBuffer PBP Version Check Fail */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT0         ,0x0220b084) /* [RO][32] STC 32-bit Snapshot0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT0_HI      ,0x0220b088) /* [RO][32] STC 42-bit Snapshot0 (MSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT0_LO      ,0x0220b08c) /* [RO][32] STC 42-bit Snapshot0 (LSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT1         ,0x0220b09c) /* [RO][32] STC 32-bit Snapshot1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT1_HI      ,0x0220b0a0) /* [RO][32] STC 42-bit Snapshot1 (MSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT1_LO      ,0x0220b0a4) /* [RO][32] STC 42-bit Snapshot1 (LSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT2         ,0x0220b0b4) /* [RO][32] STC 32-bit Snapshot2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT2_HI      ,0x0220b0b8) /* [RO][32] STC 42-bit Snapshot2 (MSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT2_LO      ,0x0220b0bc) /* [RO][32] STC 42-bit Snapshot2 (LSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT3         ,0x0220b0cc) /* [RO][32] STC 32-bit Snapshot3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT3_HI      ,0x0220b0d0) /* [RO][32] STC 42-bit Snapshot3 (MSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT3_LO      ,0x0220b0d4) /* [RO][32] STC 42-bit Snapshot3 (LSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT4         ,0x0220b0e4) /* [RO][32] STC 32-bit Snapshot4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT4_HI      ,0x0220b0e8) /* [RO][32] STC 42-bit Snapshot4 (MSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT4_LO      ,0x0220b0ec) /* [RO][32] STC 42-bit Snapshot4 (LSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT5         ,0x0220b0fc) /* [RO][32] STC 32-bit Snapshot5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT5_HI      ,0x0220b100) /* [RO][32] STC 42-bit Snapshot5 (MSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT5_LO      ,0x0220b104) /* [RO][32] STC 42-bit Snapshot5 (LSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT6         ,0x0220b114) /* [RO][32] STC 32-bit Snapshot6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT6_HI      ,0x0220b118) /* [RO][32] STC 42-bit Snapshot6 (MSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT6_LO      ,0x0220b11c) /* [RO][32] STC 42-bit Snapshot6 (LSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT7         ,0x0220b12c) /* [RO][32] STC 32-bit Snapshot7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT7_HI      ,0x0220b130) /* [RO][32] STC 42-bit Snapshot7 (MSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT7_LO      ,0x0220b134) /* [RO][32] STC 42-bit Snapshot7 (LSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT8         ,0x0220b144) /* [RO][32] STC 32-bit Snapshot8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT8_HI      ,0x0220b148) /* [RO][32] STC 42-bit Snapshot8 (MSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT8_LO      ,0x0220b14c) /* [RO][32] STC 42-bit Snapshot8 (LSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT9         ,0x0220b15c) /* [RO][32] STC 32-bit Snapshot9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT9_HI      ,0x0220b160) /* [RO][32] STC 42-bit Snapshot9 (MSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT9_LO      ,0x0220b164) /* [RO][32] STC 42-bit Snapshot9 (LSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT10        ,0x0220b174) /* [RO][32] STC 32-bit Snapshot10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT10_HI     ,0x0220b178) /* [RO][32] STC 42-bit Snapshot10 (MSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT10_LO     ,0x0220b17c) /* [RO][32] STC 42-bit Snapshot10 (LSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT11        ,0x0220b18c) /* [RO][32] STC 32-bit Snapshot11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT11_HI     ,0x0220b190) /* [RO][32] STC 42-bit Snapshot11 (MSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT11_LO     ,0x0220b194) /* [RO][32] STC 42-bit Snapshot11 (LSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT12        ,0x0220b1a4) /* [RO][32] STC 32-bit Snapshot12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT12_HI     ,0x0220b1a8) /* [RO][32] STC 42-bit Snapshot12 (MSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT12_LO     ,0x0220b1ac) /* [RO][32] STC 42-bit Snapshot12 (LSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT13        ,0x0220b1bc) /* [RO][32] STC 32-bit Snapshot13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT13_HI     ,0x0220b1c0) /* [RO][32] STC 42-bit Snapshot13 (MSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT13_LO     ,0x0220b1c4) /* [RO][32] STC 42-bit Snapshot13 (LSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT14        ,0x0220b1d4) /* [RO][32] STC 32-bit Snapshot14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT14_HI     ,0x0220b1d8) /* [RO][32] STC 42-bit Snapshot14 (MSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT14_LO     ,0x0220b1dc) /* [RO][32] STC 42-bit Snapshot14 (LSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT15        ,0x0220b1ec) /* [RO][32] STC 32-bit Snapshot15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT15_HI     ,0x0220b1f0) /* [RO][32] STC 42-bit Snapshot15 (MSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT15_LO     ,0x0220b1f4) /* [RO][32] STC 42-bit Snapshot15 (LSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_CONFIG_REGISTERS_RX_CTS_STATUS ,0x0220f034) /* [RO][32] Received CTS status from the smartcard */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_CONFIG_REGISTERS_CLK_SEL_VALUE ,0x0220f04c) /* [RO][32] TSIO Clk select final value as realised by h/w */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_CONFIG_REGISTERS_TV_STATUS ,0x0220f050) /* [RO][32] TV status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_CONFIG_REGISTERS_TSIO_DEBUG_0 ,0x0220f054) /* [RO][32] TSIO Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_CONFIG_REGISTERS_TSIO_DEBUG_1 ,0x0220f058) /* [RO][32] TSIO Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_CONFIG_REGISTERS_TSIO_DEBUG_2 ,0x0220f05c) /* [RO][32] TSIO Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_CONFIG_REGISTERS_TSIO_DEBUG_3 ,0x0220f060) /* [RO][32] TSIO Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_CONFIG_REGISTERS_TSIO_DEBUG_4 ,0x0220f064) /* [RO][32] TSIO Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_CONFIG_REGISTERS_TSIO_DEBUG_5 ,0x0220f068) /* [RO][32] TSIO Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_CONFIG_REGISTERS_TSIO_DEBUG_6 ,0x0220f06c) /* [RO][32] TSIO Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_CONFIG_REGISTERS_TSIO_DEBUG_7 ,0x0220f070) /* [RO][32] TSIO Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_CALIB_REGISTERS_CURR_TRAINING_MEMORY_ADDR ,0x0221102c) /* [RO][32] Current Address of the Training Memory */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_CALIB_REGISTERS_VDL_CALIB_STATUS ,0x0221105c) /* [RO][32] VDL auto-calib status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_CALIB_REGISTERS_CURR_XVDL_A_VALUE ,0x02211064) /* [RO][32] Current Value for XVDL_A */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_CALIB_REGISTERS_CURR_XVDL_B_VALUE ,0x02211068) /* [RO][32] Current Value for XVDL_B */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_CALIB_REGISTERS_CURR_XVDL_C_VALUE ,0x0221106c) /* [RO][32] Current Value for XVDL_C */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_CALIB_REGISTERS_SYNC_STATUS ,0x02211074) /* [RO][32] TSIO Sync status */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_CALIB_REGISTERS_DEBUG_SYNC_COUNT ,0x02211078) /* [RO][32] Received sync count statistics for debug purposes */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_CALIB_REGISTERS_CALIB_DEBUG_0 ,0x0221107c) /* [RO][32] TSIO Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_CALIB_REGISTERS_CALIB_DEBUG_1 ,0x02211080) /* [RO][32] TSIO Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_CALIB_REGISTERS_CALIB_DEBUG_2 ,0x02211084) /* [RO][32] TSIO Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_CALIB_REGISTERS_DEBUG_DLCM_STATUS ,0x02211098) /* [RO][32] Status register for DLCM event capture logic */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_CALIB_REGISTERS_DEBUG_DLCM_GLOBAL_CLK_COUNT ,0x0221109c) /* [RO][32] Total number of clock cycles elapsed during DLCM observation */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_CALIB_REGISTERS_DEBUG_DLCML_EVENT_COUNT ,0x022110a0) /* [RO][32] DLCM_L event count register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_CALIB_REGISTERS_DEBUG_DLCML_MARKER_COUNT1 ,0x022110a4) /* [RO][32] DLCM_L event marker#1 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_CALIB_REGISTERS_DEBUG_DLCML_MARKER_COUNT2 ,0x022110a8) /* [RO][32] DLCM_L event marker#2 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_CALIB_REGISTERS_DEBUG_DLCML_MARKER_COUNT3 ,0x022110ac) /* [RO][32] DLCM_L event marker#3 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_CALIB_REGISTERS_DEBUG_DLCMR_EVENT_COUNT ,0x022110b0) /* [RO][32] DLCM_R event count register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_CALIB_REGISTERS_DEBUG_DLCMR_MARKER_COUNT1 ,0x022110b4) /* [RO][32] DLCM_R event marker#1 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_CALIB_REGISTERS_DEBUG_DLCMR_MARKER_COUNT2 ,0x022110b8) /* [RO][32] DLCM_R event marker#2 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_CALIB_REGISTERS_DEBUG_DLCMR_MARKER_COUNT3 ,0x022110bc) /* [RO][32] DLCM_R event marker#3 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_CALIB_REGISTERS_DEBUG_DLCML_SAMPLES ,0x022110c0) /* [RO][32] Bit samples of the DLCM_L bit */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_CALIB_REGISTERS_DEBUG_CENTER_SAMPLES ,0x022110c4) /* [RO][32] Bit samples of the center tap bit */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_CALIB_REGISTERS_DEBUG_DLCMR_SAMPLES ,0x022110c8) /* [RO][32] Bit samples of the DLCM_R bit */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_INTR_L2_CPU_STATUS         ,0x02211c00) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_INTR_L2_CPU_MASK_STATUS    ,0x02211c0c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_INTR_L2_PCI_STATUS         ,0x02211c18) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_INTR_L2_PCI_MASK_STATUS    ,0x02211c24) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_FULL_PID_PARSER_LATEST_INTR_CH_NUM ,0x0221604c) /* [RO][32] LATEST_INTR_CH_NUM Latest Interrupt Channel Num Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_FE_TV_STATUS_0                  ,0x022200b0) /* [RO][32] TV Status_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_FE_TV_STATUS_1                  ,0x022200b4) /* [RO][32] TV Status_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_FE_TV_STATUS_2                  ,0x022200b8) /* [RO][32] TV Status_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_FE_TV_STATUS_3                  ,0x022200bc) /* [RO][32] TV Status_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_FE_TV_STATUS_4                  ,0x022200c0) /* [RO][32] TV Status_4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_FE_AT_LEAST_ONE_QUAD_READ_STATUS ,0x02220930) /* [RO][32] At Least One Quad Read Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_FE_BAND_PKT_RDY                 ,0x02220934) /* [RO][32] Band Packet Ready Indicator */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_FE_TSMF0_STATUS                 ,0x02220a80) /* [RO][32] Data Transport TSMF Demultiplexer -- Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_FE_TSMF0_STATUS1                ,0x02220a84) /* [RO][32] Data Transport TSMF Demultiplexer -- Status1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_FE_TSMF1_STATUS                 ,0x02220a94) /* [RO][32] Data Transport TSMF Demultiplexer -- Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_FE_TSMF1_STATUS1                ,0x02220a98) /* [RO][32] Data Transport TSMF Demultiplexer -- Status1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_FE_TSMF2_STATUS                 ,0x02220aa8) /* [RO][32] Data Transport TSMF Demultiplexer -- Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_FE_TSMF2_STATUS1                ,0x02220aac) /* [RO][32] Data Transport TSMF Demultiplexer -- Status1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_FE_TSMF3_STATUS                 ,0x02220abc) /* [RO][32] Data Transport TSMF Demultiplexer -- Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_FE_TSMF3_STATUS1                ,0x02220ac0) /* [RO][32] Data Transport TSMF Demultiplexer -- Status1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_FE_TSMF4_STATUS                 ,0x02220ad0) /* [RO][32] Data Transport TSMF Demultiplexer -- Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_FE_TSMF4_STATUS1                ,0x02220ad4) /* [RO][32] Data Transport TSMF Demultiplexer -- Status1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_FE_TSMF5_STATUS                 ,0x02220ae4) /* [RO][32] Data Transport TSMF Demultiplexer -- Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_FE_TSMF5_STATUS1                ,0x02220ae8) /* [RO][32] Data Transport TSMF Demultiplexer -- Status1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_FE_TSMF6_STATUS                 ,0x02220af8) /* [RO][32] Data Transport TSMF Demultiplexer -- Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_FE_TSMF6_STATUS1                ,0x02220afc) /* [RO][32] Data Transport TSMF Demultiplexer -- Status1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_FE_TSMF7_STATUS                 ,0x02220b0c) /* [RO][32] Data Transport TSMF Demultiplexer -- Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_FE_TSMF7_STATUS1                ,0x02220b10) /* [RO][32] Data Transport TSMF Demultiplexer -- Status1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_FE_TSMF8_STATUS                 ,0x02220b20) /* [RO][32] Data Transport TSMF Demultiplexer -- Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_FE_TSMF8_STATUS1                ,0x02220b24) /* [RO][32] Data Transport TSMF Demultiplexer -- Status1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_FE_TSMF9_STATUS                 ,0x02220b34) /* [RO][32] Data Transport TSMF Demultiplexer -- Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_FE_TSMF9_STATUS1                ,0x02220b38) /* [RO][32] Data Transport TSMF Demultiplexer -- Status1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_FE_TSMF10_STATUS                ,0x02220b48) /* [RO][32] Data Transport TSMF Demultiplexer -- Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_FE_TSMF10_STATUS1               ,0x02220b4c) /* [RO][32] Data Transport TSMF Demultiplexer -- Status1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_FE_TSMF11_STATUS                ,0x02220b5c) /* [RO][32] Data Transport TSMF Demultiplexer -- Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_FE_TSMF11_STATUS1               ,0x02220b60) /* [RO][32] Data Transport TSMF Demultiplexer -- Status1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_FE_TSMF12_STATUS                ,0x02220b70) /* [RO][32] Data Transport TSMF Demultiplexer -- Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_FE_TSMF12_STATUS1               ,0x02220b74) /* [RO][32] Data Transport TSMF Demultiplexer -- Status1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_FE_TSMF13_STATUS                ,0x02220b84) /* [RO][32] Data Transport TSMF Demultiplexer -- Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_FE_TSMF13_STATUS1               ,0x02220b88) /* [RO][32] Data Transport TSMF Demultiplexer -- Status1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_FE_TSMF14_STATUS                ,0x02220b98) /* [RO][32] Data Transport TSMF Demultiplexer -- Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_FE_TSMF14_STATUS1               ,0x02220b9c) /* [RO][32] Data Transport TSMF Demultiplexer -- Status1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_FE_TSMF15_STATUS                ,0x02220bac) /* [RO][32] Data Transport TSMF Demultiplexer -- Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_FE_TSMF15_STATUS1               ,0x02220bb0) /* [RO][32] Data Transport TSMF Demultiplexer -- Status1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_FE_TSMF16_STATUS                ,0x02220bc0) /* [RO][32] Data Transport TSMF Demultiplexer -- Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_FE_TSMF16_STATUS1               ,0x02220bc4) /* [RO][32] Data Transport TSMF Demultiplexer -- Status1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_FE_TSMF17_STATUS                ,0x02220bd4) /* [RO][32] Data Transport TSMF Demultiplexer -- Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_FE_TSMF17_STATUS1               ,0x02220bd8) /* [RO][32] Data Transport TSMF Demultiplexer -- Status1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_FE_TSMF18_STATUS                ,0x02220be8) /* [RO][32] Data Transport TSMF Demultiplexer -- Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_FE_TSMF18_STATUS1               ,0x02220bec) /* [RO][32] Data Transport TSMF Demultiplexer -- Status1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_FE_TSMF19_STATUS                ,0x02220bfc) /* [RO][32] Data Transport TSMF Demultiplexer -- Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_FE_TSMF19_STATUS1               ,0x02220c00) /* [RO][32] Data Transport TSMF Demultiplexer -- Status1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_FE_TSMF20_STATUS                ,0x02220c10) /* [RO][32] Data Transport TSMF Demultiplexer -- Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_FE_TSMF20_STATUS1               ,0x02220c14) /* [RO][32] Data Transport TSMF Demultiplexer -- Status1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_FE_TSMF21_STATUS                ,0x02220c24) /* [RO][32] Data Transport TSMF Demultiplexer -- Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_FE_TSMF21_STATUS1               ,0x02220c28) /* [RO][32] Data Transport TSMF Demultiplexer -- Status1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_FE_TSMF22_STATUS                ,0x02220c38) /* [RO][32] Data Transport TSMF Demultiplexer -- Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_FE_TSMF22_STATUS1               ,0x02220c3c) /* [RO][32] Data Transport TSMF Demultiplexer -- Status1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_FE_TSMF23_STATUS                ,0x02220c4c) /* [RO][32] Data Transport TSMF Demultiplexer -- Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_FE_TSMF23_STATUS1               ,0x02220c50) /* [RO][32] Data Transport TSMF Demultiplexer -- Status1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_AVAIL_00_31         ,0x02230080) /* [RO][32] Per DMA Message Buffer Data Available Status for DMA message buffers 00-31 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_AVAIL_32_63         ,0x02230084) /* [RO][32] Per DMA Message Buffer Data Available Status for DMA message buffers 32-63 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_AVAIL_64_95         ,0x02230088) /* [RO][32] Per DMA Message Buffer Data Available Status for DMA message buffers 64-95 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_AVAIL_96_127        ,0x0223008c) /* [RO][32] Per DMA Message Buffer Data Available Status for DMA message buffers 96-127 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_AVAIL_128_159       ,0x02230090) /* [RO][32] Per DMA Message Buffer Data Available Status for DMA message buffers 128-159 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_AVAIL_160_191       ,0x02230094) /* [RO][32] Per DMA Message Buffer Data Available Status for DMA message buffers 160-191 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_AVAIL_192_223       ,0x02230098) /* [RO][32] Per DMA Message Buffer Data Available Status for DMA message buffers 192-223 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_AVAIL_224_255       ,0x0223009c) /* [RO][32] Per DMA Message Buffer Data Available Status for DMA message buffers 224-255 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_MSG_START_CNT               ,0x02230158) /* [RO][32] Message Start Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_MSG_END_CNT                 ,0x0223015c) /* [RO][32] Message End Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_MSG_FILTER_FAIL_CNT         ,0x02230160) /* [RO][32] Message Filter Fail Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_MSG_ERR_CK_FAIL_CNT         ,0x02230164) /* [RO][32] Message Error Check Fail Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_MSG_DEBUG_0                 ,0x0223ce00) /* [RO][32] Message Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_MSG_DEBUG_1                 ,0x0223ce04) /* [RO][32] Message Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_MSG_DEBUG_2                 ,0x0223ce08) /* [RO][32] Message Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_MSG_DEBUG_3                 ,0x0223ce10) /* [RO][32] Message Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_MSG_DEBUG_4                 ,0x0223ce14) /* [RO][32] Message Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_RDY_CPU_INTR_AGGREGATOR_INTR_W0_STATUS ,0x0223fb00) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_RDY_CPU_INTR_AGGREGATOR_INTR_W1_STATUS ,0x0223fb04) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_RDY_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS ,0x0223fb08) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_RDY_CPU_INTR_AGGREGATOR_INTR_W1_MASK_STATUS ,0x0223fb0c) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_OVFL_CPU_INTR_AGGREGATOR_INTR_W2_STATUS ,0x0223fb20) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_OVFL_CPU_INTR_AGGREGATOR_INTR_W3_STATUS ,0x0223fb24) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_OVFL_CPU_INTR_AGGREGATOR_INTR_W2_MASK_STATUS ,0x0223fb28) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_OVFL_CPU_INTR_AGGREGATOR_INTR_W3_MASK_STATUS ,0x0223fb2c) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_RDY_PCI_INTR_AGGREGATOR_INTR_W0_STATUS ,0x0223fb40) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_RDY_PCI_INTR_AGGREGATOR_INTR_W1_STATUS ,0x0223fb44) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_RDY_PCI_INTR_AGGREGATOR_INTR_W0_MASK_STATUS ,0x0223fb48) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_RDY_PCI_INTR_AGGREGATOR_INTR_W1_MASK_STATUS ,0x0223fb4c) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_OVFL_PCI_INTR_AGGREGATOR_INTR_W2_STATUS ,0x0223fb60) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_OVFL_PCI_INTR_AGGREGATOR_INTR_W3_STATUS ,0x0223fb64) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_OVFL_PCI_INTR_AGGREGATOR_INTR_W2_MASK_STATUS ,0x0223fb68) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_OVFL_PCI_INTR_AGGREGATOR_INTR_W3_MASK_STATUS ,0x0223fb6c) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_DAT_ERR_INTR_L2_CPU_STATUS  ,0x0223fb80) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_DAT_ERR_INTR_L2_CPU_MASK_STATUS ,0x0223fb8c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_DAT_ERR_INTR_L2_PCI_STATUS  ,0x0223fb98) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_DAT_ERR_INTR_L2_PCI_MASK_STATUS ,0x0223fba4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_RDY_INTR_00_31_L2_W0_CPU_STATUS ,0x0223fc00) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_RDY_INTR_00_31_L2_W0_CPU_MASK_STATUS ,0x0223fc0c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_RDY_INTR_00_31_L2_W0_PCI_STATUS ,0x0223fc18) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_RDY_INTR_00_31_L2_W0_PCI_MASK_STATUS ,0x0223fc24) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_RDY_INTR_32_63_L2_W1_CPU_STATUS ,0x0223fc40) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_RDY_INTR_32_63_L2_W1_CPU_MASK_STATUS ,0x0223fc4c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_RDY_INTR_32_63_L2_W1_PCI_STATUS ,0x0223fc58) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_RDY_INTR_32_63_L2_W1_PCI_MASK_STATUS ,0x0223fc64) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_RDY_INTR_64_95_L2_W2_CPU_STATUS ,0x0223fc80) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_RDY_INTR_64_95_L2_W2_CPU_MASK_STATUS ,0x0223fc8c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_RDY_INTR_64_95_L2_W2_PCI_STATUS ,0x0223fc98) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_RDY_INTR_64_95_L2_W2_PCI_MASK_STATUS ,0x0223fca4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_RDY_INTR_96_127_L2_W3_CPU_STATUS ,0x0223fcc0) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_RDY_INTR_96_127_L2_W3_CPU_MASK_STATUS ,0x0223fccc) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_RDY_INTR_96_127_L2_W3_PCI_STATUS ,0x0223fcd8) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_RDY_INTR_96_127_L2_W3_PCI_MASK_STATUS ,0x0223fce4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_RDY_INTR_128_159_L2_W4_CPU_STATUS ,0x0223fd00) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_RDY_INTR_128_159_L2_W4_CPU_MASK_STATUS ,0x0223fd0c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_RDY_INTR_128_159_L2_W4_PCI_STATUS ,0x0223fd18) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_RDY_INTR_128_159_L2_W4_PCI_MASK_STATUS ,0x0223fd24) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_RDY_INTR_160_191_L2_W5_CPU_STATUS ,0x0223fd40) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_RDY_INTR_160_191_L2_W5_CPU_MASK_STATUS ,0x0223fd4c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_RDY_INTR_160_191_L2_W5_PCI_STATUS ,0x0223fd58) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_RDY_INTR_160_191_L2_W5_PCI_MASK_STATUS ,0x0223fd64) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_RDY_INTR_192_223_L2_W6_CPU_STATUS ,0x0223fd80) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_RDY_INTR_192_223_L2_W6_CPU_MASK_STATUS ,0x0223fd8c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_RDY_INTR_192_223_L2_W6_PCI_STATUS ,0x0223fd98) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_RDY_INTR_192_223_L2_W6_PCI_MASK_STATUS ,0x0223fda4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_RDY_INTR_224_255_L2_W7_CPU_STATUS ,0x0223fdc0) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_RDY_INTR_224_255_L2_W7_CPU_MASK_STATUS ,0x0223fdcc) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_RDY_INTR_224_255_L2_W7_PCI_STATUS ,0x0223fdd8) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_RDY_INTR_224_255_L2_W7_PCI_MASK_STATUS ,0x0223fde4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_OVFL_INTR_00_31_L2_W8_CPU_STATUS ,0x0223fe00) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_OVFL_INTR_00_31_L2_W8_CPU_MASK_STATUS ,0x0223fe0c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_OVFL_INTR_00_31_L2_W8_PCI_STATUS ,0x0223fe18) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_OVFL_INTR_00_31_L2_W8_PCI_MASK_STATUS ,0x0223fe24) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_OVFL_INTR_32_63_L2_W9_CPU_STATUS ,0x0223fe40) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_OVFL_INTR_32_63_L2_W9_CPU_MASK_STATUS ,0x0223fe4c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_OVFL_INTR_32_63_L2_W9_PCI_STATUS ,0x0223fe58) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_OVFL_INTR_32_63_L2_W9_PCI_MASK_STATUS ,0x0223fe64) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_OVFL_INTR_64_95_L2_W10_CPU_STATUS ,0x0223fe80) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_OVFL_INTR_64_95_L2_W10_CPU_MASK_STATUS ,0x0223fe8c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_OVFL_INTR_64_95_L2_W10_PCI_STATUS ,0x0223fe98) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_OVFL_INTR_64_95_L2_W10_PCI_MASK_STATUS ,0x0223fea4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_OVFL_INTR_96_127_L2_W11_CPU_STATUS ,0x0223fec0) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_OVFL_INTR_96_127_L2_W11_CPU_MASK_STATUS ,0x0223fecc) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_OVFL_INTR_96_127_L2_W11_PCI_STATUS ,0x0223fed8) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_OVFL_INTR_96_127_L2_W11_PCI_MASK_STATUS ,0x0223fee4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_OVFL_INTR_128_159_L2_W12_CPU_STATUS ,0x0223ff00) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_OVFL_INTR_128_159_L2_W12_CPU_MASK_STATUS ,0x0223ff0c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_OVFL_INTR_128_159_L2_W12_PCI_STATUS ,0x0223ff18) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_OVFL_INTR_128_159_L2_W12_PCI_MASK_STATUS ,0x0223ff24) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_OVFL_INTR_160_191_L2_W13_CPU_STATUS ,0x0223ff40) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_OVFL_INTR_160_191_L2_W13_CPU_MASK_STATUS ,0x0223ff4c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_OVFL_INTR_160_191_L2_W13_PCI_STATUS ,0x0223ff58) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_OVFL_INTR_160_191_L2_W13_PCI_MASK_STATUS ,0x0223ff64) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_OVFL_INTR_192_223_L2_W14_CPU_STATUS ,0x0223ff80) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_OVFL_INTR_192_223_L2_W14_CPU_MASK_STATUS ,0x0223ff8c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_OVFL_INTR_192_223_L2_W14_PCI_STATUS ,0x0223ff98) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_OVFL_INTR_192_223_L2_W14_PCI_MASK_STATUS ,0x0223ffa4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_OVFL_INTR_224_255_L2_W15_CPU_STATUS ,0x0223ffc0) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_OVFL_INTR_224_255_L2_W15_CPU_MASK_STATUS ,0x0223ffcc) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_OVFL_INTR_224_255_L2_W15_PCI_STATUS ,0x0223ffd8) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_OVFL_INTR_224_255_L2_W15_PCI_MASK_STATUS ,0x0223ffe4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_XPU_IMEM_ACCESS_STATUS     ,0x0224c804) /* [RO][32] XPU IMEM ACCESS STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_XPU_TEST_OBSERVE_0         ,0x0224c814) /* [RO][32] XPU TEST OBSERVE REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_XPU_TEST_OBSERVE_1         ,0x0224c818) /* [RO][32] XPU TEST OBSERVE REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_XPU_TEST_OBSERVE_EXT_IO    ,0x0224c81c) /* [RO][32] XPU TEST OBSERVE EXT IO REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_READ      ,0x0224c828) /* [RO][32] RAVE Diagnostics Read Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_AV_STATUS                  ,0x0224c838) /* [RO][32] RAVE Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_PACKET_COUNT               ,0x0224c83c) /* [RO][32] RAVE input packet counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_AV_STATUS2                 ,0x0224c898) /* [RO][32] RAVE Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_PUSH_TIMER_MATURITY_CX_0_31 ,0x0224c8c0) /* [RO][32] Per context push timer maturity status */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_PUSH_TIMER_MATURITY_CX_32_47 ,0x0224c8c4) /* [RO][32] Per context push timer maturity status */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_TIMER_XMEMIF_SENT_CX_0_31  ,0x0224c8c8) /* [RO][32] Per context XMEMIF transaction sent status */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_TIMER_XMEMIF_SENT_CX_32_47 ,0x0224c8cc) /* [RO][32] Per context XMEMIF transaction sent status */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_DATA_IN_WRMASK_DMEM_CX_0_31 ,0x0224c8d0) /* [RO][32] Per context internal DATA mem status */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_DATA_IN_WRMASK_DMEM_CX_32_47 ,0x0224c8d4) /* [RO][32] Per context internal DATA mem status */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_DATA_IN_WRMASK_PIPE_CX_0_31 ,0x0224c8d8) /* [RO][32] Per context internal WRMASK status */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_DATA_IN_WRMASK_PIPE_CX_32_47 ,0x0224c8dc) /* [RO][32] Per context internal WRMASK status */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS ,0x0225f000) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W1_STATUS ,0x0225f004) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS ,0x0225f008) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W1_MASK_STATUS ,0x0225f00c) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_PCI_INTR_AGGREGATOR_INTR_W0_STATUS ,0x0225f020) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_PCI_INTR_AGGREGATOR_INTR_W1_STATUS ,0x0225f024) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_PCI_INTR_AGGREGATOR_INTR_W0_MASK_STATUS ,0x0225f028) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_PCI_INTR_AGGREGATOR_INTR_W1_MASK_STATUS ,0x0225f02c) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_MISC_L2_INTR_CPU_STATUS_MISC ,0x0225f040) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_STATUS_MISC ,0x0225f04c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_MISC_L2_INTR_PCI_STATUS_MISC ,0x0225f058) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_STATUS_MISC ,0x0225f064) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_EMU_ERROR_CX00_31_L2_INTR_CPU_STATUS_0_31 ,0x0225f080) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_EMU_ERROR_CX00_31_L2_INTR_CPU_MASK_STATUS_0_31 ,0x0225f08c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_EMU_ERROR_CX00_31_L2_INTR_PCI_STATUS_0_31 ,0x0225f098) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_EMU_ERROR_CX00_31_L2_INTR_PCI_MASK_STATUS_0_31 ,0x0225f0a4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_STATUS_32_47 ,0x0225f0c0) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_STATUS_32_47 ,0x0225f0cc) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_STATUS_32_47 ,0x0225f0d8) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_STATUS_32_47 ,0x0225f0e4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_PUSI_ERROR_CX00_31_L2_INTR_CPU_STATUS_0_31 ,0x0225f100) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_PUSI_ERROR_CX00_31_L2_INTR_CPU_MASK_STATUS_0_31 ,0x0225f10c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_PUSI_ERROR_CX00_31_L2_INTR_PCI_STATUS_0_31 ,0x0225f118) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_PUSI_ERROR_CX00_31_L2_INTR_PCI_MASK_STATUS_0_31 ,0x0225f124) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_PUSI_ERROR_CX32_47_L2_INTR_CPU_STATUS_32_47 ,0x0225f140) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_PUSI_ERROR_CX32_47_L2_INTR_CPU_MASK_STATUS_32_47 ,0x0225f14c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_PUSI_ERROR_CX32_47_L2_INTR_PCI_STATUS_32_47 ,0x0225f158) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_PUSI_ERROR_CX32_47_L2_INTR_PCI_MASK_STATUS_32_47 ,0x0225f164) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_TEI_ERROR_CX00_31_L2_INTR_CPU_STATUS_0_31 ,0x0225f180) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_TEI_ERROR_CX00_31_L2_INTR_CPU_MASK_STATUS_0_31 ,0x0225f18c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_TEI_ERROR_CX00_31_L2_INTR_PCI_STATUS_0_31 ,0x0225f198) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_TEI_ERROR_CX00_31_L2_INTR_PCI_MASK_STATUS_0_31 ,0x0225f1a4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_TEI_ERROR_CX32_47_L2_INTR_CPU_STATUS_32_47 ,0x0225f1c0) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_TEI_ERROR_CX32_47_L2_INTR_CPU_MASK_STATUS_32_47 ,0x0225f1cc) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_TEI_ERROR_CX32_47_L2_INTR_PCI_STATUS_32_47 ,0x0225f1d8) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_TEI_ERROR_CX32_47_L2_INTR_PCI_MASK_STATUS_32_47 ,0x0225f1e4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_CC_ERROR_CX00_31_L2_INTR_CPU_STATUS_0_31 ,0x0225f200) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_CC_ERROR_CX00_31_L2_INTR_CPU_MASK_STATUS_0_31 ,0x0225f20c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_CC_ERROR_CX00_31_L2_INTR_PCI_STATUS_0_31 ,0x0225f218) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_CC_ERROR_CX00_31_L2_INTR_PCI_MASK_STATUS_0_31 ,0x0225f224) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_CC_ERROR_CX32_47_L2_INTR_CPU_STATUS_32_47 ,0x0225f240) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_CC_ERROR_CX32_47_L2_INTR_CPU_MASK_STATUS_32_47 ,0x0225f24c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_CC_ERROR_CX32_47_L2_INTR_PCI_STATUS_32_47 ,0x0225f258) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_CC_ERROR_CX32_47_L2_INTR_PCI_MASK_STATUS_32_47 ,0x0225f264) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_CDB_OVERFLOW_CX00_31_L2_INTR_CPU_STATUS_0_31 ,0x0225f280) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_CDB_OVERFLOW_CX00_31_L2_INTR_CPU_MASK_STATUS_0_31 ,0x0225f28c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_CDB_OVERFLOW_CX00_31_L2_INTR_PCI_STATUS_0_31 ,0x0225f298) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_CDB_OVERFLOW_CX00_31_L2_INTR_PCI_MASK_STATUS_0_31 ,0x0225f2a4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_CDB_OVERFLOW_CX32_47_L2_INTR_CPU_STATUS_32_47 ,0x0225f2c0) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_CDB_OVERFLOW_CX32_47_L2_INTR_CPU_MASK_STATUS_32_47 ,0x0225f2cc) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_CDB_OVERFLOW_CX32_47_L2_INTR_PCI_STATUS_32_47 ,0x0225f2d8) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_CDB_OVERFLOW_CX32_47_L2_INTR_PCI_MASK_STATUS_32_47 ,0x0225f2e4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_ITB_OVERFLOW_CX00_31_L2_INTR_CPU_STATUS_0_31 ,0x0225f300) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_ITB_OVERFLOW_CX00_31_L2_INTR_CPU_MASK_STATUS_0_31 ,0x0225f30c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_ITB_OVERFLOW_CX00_31_L2_INTR_PCI_STATUS_0_31 ,0x0225f318) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_ITB_OVERFLOW_CX00_31_L2_INTR_PCI_MASK_STATUS_0_31 ,0x0225f324) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_ITB_OVERFLOW_CX32_47_L2_INTR_CPU_STATUS_32_47 ,0x0225f340) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_ITB_OVERFLOW_CX32_47_L2_INTR_CPU_MASK_STATUS_32_47 ,0x0225f34c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_ITB_OVERFLOW_CX32_47_L2_INTR_PCI_STATUS_32_47 ,0x0225f358) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_ITB_OVERFLOW_CX32_47_L2_INTR_PCI_MASK_STATUS_32_47 ,0x0225f364) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_SPLICE_CX00_31_L2_INTR_CPU_STATUS_0_31 ,0x0225f380) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_SPLICE_CX00_31_L2_INTR_CPU_MASK_STATUS_0_31 ,0x0225f38c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_SPLICE_CX00_31_L2_INTR_PCI_STATUS_0_31 ,0x0225f398) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_SPLICE_CX00_31_L2_INTR_PCI_MASK_STATUS_0_31 ,0x0225f3a4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_SPLICE_CX32_47_L2_INTR_CPU_STATUS_32_47 ,0x0225f3c0) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_SPLICE_CX32_47_L2_INTR_CPU_MASK_STATUS_32_47 ,0x0225f3cc) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_SPLICE_CX32_47_L2_INTR_PCI_STATUS_32_47 ,0x0225f3d8) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_SPLICE_CX32_47_L2_INTR_PCI_MASK_STATUS_32_47 ,0x0225f3e4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_LAST_CMD_CX00_31_L2_INTR_CPU_STATUS_0_31 ,0x0225f400) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_LAST_CMD_CX00_31_L2_INTR_CPU_MASK_STATUS_0_31 ,0x0225f40c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_LAST_CMD_CX00_31_L2_INTR_PCI_STATUS_0_31 ,0x0225f418) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_LAST_CMD_CX00_31_L2_INTR_PCI_MASK_STATUS_0_31 ,0x0225f424) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_LAST_CMD_CX32_47_L2_INTR_CPU_STATUS_32_47 ,0x0225f440) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_LAST_CMD_CX32_47_L2_INTR_CPU_MASK_STATUS_32_47 ,0x0225f44c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_LAST_CMD_CX32_47_L2_INTR_PCI_STATUS_32_47 ,0x0225f458) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_LAST_CMD_CX32_47_L2_INTR_PCI_MASK_STATUS_32_47 ,0x0225f464) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_CDB_LOWER_THRESH_CX00_31_L2_INTR_CPU_STATUS_0_31 ,0x0225f480) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_CDB_LOWER_THRESH_CX00_31_L2_INTR_CPU_MASK_STATUS_0_31 ,0x0225f48c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_CDB_LOWER_THRESH_CX00_31_L2_INTR_PCI_STATUS_0_31 ,0x0225f498) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_CDB_LOWER_THRESH_CX00_31_L2_INTR_PCI_MASK_STATUS_0_31 ,0x0225f4a4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_CDB_LOWER_THRESH_CX32_47_L2_INTR_CPU_STATUS_32_47 ,0x0225f4c0) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_CDB_LOWER_THRESH_CX32_47_L2_INTR_CPU_MASK_STATUS_32_47 ,0x0225f4cc) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_CDB_LOWER_THRESH_CX32_47_L2_INTR_PCI_STATUS_32_47 ,0x0225f4d8) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_CDB_LOWER_THRESH_CX32_47_L2_INTR_PCI_MASK_STATUS_32_47 ,0x0225f4e4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_CDB_UPPER_THRESH_CX00_31_L2_INTR_CPU_STATUS_0_31 ,0x0225f500) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_CDB_UPPER_THRESH_CX00_31_L2_INTR_CPU_MASK_STATUS_0_31 ,0x0225f50c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_CDB_UPPER_THRESH_CX00_31_L2_INTR_PCI_STATUS_0_31 ,0x0225f518) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_CDB_UPPER_THRESH_CX00_31_L2_INTR_PCI_MASK_STATUS_0_31 ,0x0225f524) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_CDB_UPPER_THRESH_CX32_47_L2_INTR_CPU_STATUS_32_47 ,0x0225f540) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_CDB_UPPER_THRESH_CX32_47_L2_INTR_CPU_MASK_STATUS_32_47 ,0x0225f54c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_CDB_UPPER_THRESH_CX32_47_L2_INTR_PCI_STATUS_32_47 ,0x0225f558) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_CDB_UPPER_THRESH_CX32_47_L2_INTR_PCI_MASK_STATUS_32_47 ,0x0225f564) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_ITB_LOWER_THRESH_CX00_31_L2_INTR_CPU_STATUS_0_31 ,0x0225f580) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_ITB_LOWER_THRESH_CX00_31_L2_INTR_CPU_MASK_STATUS_0_31 ,0x0225f58c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_ITB_LOWER_THRESH_CX00_31_L2_INTR_PCI_STATUS_0_31 ,0x0225f598) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_ITB_LOWER_THRESH_CX00_31_L2_INTR_PCI_MASK_STATUS_0_31 ,0x0225f5a4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_ITB_LOWER_THRESH_CX32_47_L2_INTR_CPU_STATUS_32_47 ,0x0225f5c0) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_ITB_LOWER_THRESH_CX32_47_L2_INTR_CPU_MASK_STATUS_32_47 ,0x0225f5cc) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_ITB_LOWER_THRESH_CX32_47_L2_INTR_PCI_STATUS_32_47 ,0x0225f5d8) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_ITB_LOWER_THRESH_CX32_47_L2_INTR_PCI_MASK_STATUS_32_47 ,0x0225f5e4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_ITB_UPPER_THRESH_CX00_31_L2_INTR_CPU_STATUS_0_31 ,0x0225f600) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_ITB_UPPER_THRESH_CX00_31_L2_INTR_CPU_MASK_STATUS_0_31 ,0x0225f60c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_ITB_UPPER_THRESH_CX00_31_L2_INTR_PCI_STATUS_0_31 ,0x0225f618) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_ITB_UPPER_THRESH_CX00_31_L2_INTR_PCI_MASK_STATUS_0_31 ,0x0225f624) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_ITB_UPPER_THRESH_CX32_47_L2_INTR_CPU_STATUS_32_47 ,0x0225f640) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_ITB_UPPER_THRESH_CX32_47_L2_INTR_CPU_MASK_STATUS_32_47 ,0x0225f64c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_ITB_UPPER_THRESH_CX32_47_L2_INTR_PCI_STATUS_32_47 ,0x0225f658) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_ITB_UPPER_THRESH_CX32_47_L2_INTR_PCI_MASK_STATUS_32_47 ,0x0225f664) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_CDB_MIN_DEPTH_THRESH_CX00_31_L2_INTR_CPU_STATUS_0_31 ,0x0225f680) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_CDB_MIN_DEPTH_THRESH_CX00_31_L2_INTR_CPU_MASK_STATUS_0_31 ,0x0225f68c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_CDB_MIN_DEPTH_THRESH_CX00_31_L2_INTR_PCI_STATUS_0_31 ,0x0225f698) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_CDB_MIN_DEPTH_THRESH_CX00_31_L2_INTR_PCI_MASK_STATUS_0_31 ,0x0225f6a4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_CDB_MIN_DEPTH_THRESH_CX32_47_L2_INTR_CPU_STATUS_32_47 ,0x0225f6c0) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_CDB_MIN_DEPTH_THRESH_CX32_47_L2_INTR_CPU_MASK_STATUS_32_47 ,0x0225f6cc) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_CDB_MIN_DEPTH_THRESH_CX32_47_L2_INTR_PCI_STATUS_32_47 ,0x0225f6d8) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_CDB_MIN_DEPTH_THRESH_CX32_47_L2_INTR_PCI_MASK_STATUS_32_47 ,0x0225f6e4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_ITB_MIN_DEPTH_THRESH_CX00_31_L2_INTR_CPU_STATUS_0_31 ,0x0225f700) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_ITB_MIN_DEPTH_THRESH_CX00_31_L2_INTR_CPU_MASK_STATUS_0_31 ,0x0225f70c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_ITB_MIN_DEPTH_THRESH_CX00_31_L2_INTR_PCI_STATUS_0_31 ,0x0225f718) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_ITB_MIN_DEPTH_THRESH_CX00_31_L2_INTR_PCI_MASK_STATUS_0_31 ,0x0225f724) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_ITB_MIN_DEPTH_THRESH_CX32_47_L2_INTR_CPU_STATUS_32_47 ,0x0225f740) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_ITB_MIN_DEPTH_THRESH_CX32_47_L2_INTR_CPU_MASK_STATUS_32_47 ,0x0225f74c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_ITB_MIN_DEPTH_THRESH_CX32_47_L2_INTR_PCI_STATUS_32_47 ,0x0225f758) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_ITB_MIN_DEPTH_THRESH_CX32_47_L2_INTR_PCI_MASK_STATUS_32_47 ,0x0225f764) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_STATUS_0_31 ,0x0225f780) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_MASK_STATUS_0_31 ,0x0225f78c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_PCI_STATUS_0_31 ,0x0225f798) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_PCI_MASK_STATUS_0_31 ,0x0225f7a4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_TSIO_DMA_END_CX32_47_L2_INTR_CPU_STATUS_32_47 ,0x0225f7c0) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_TSIO_DMA_END_CX32_47_L2_INTR_CPU_MASK_STATUS_32_47 ,0x0225f7cc) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_TSIO_DMA_END_CX32_47_L2_INTR_PCI_STATUS_32_47 ,0x0225f7d8) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_TSIO_DMA_END_CX32_47_L2_INTR_PCI_MASK_STATUS_32_47 ,0x0225f7e4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_FW_GENERIC_1_CX00_31_L2_INTR_CPU_STATUS_0_31 ,0x0225f800) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_FW_GENERIC_1_CX00_31_L2_INTR_CPU_MASK_STATUS_0_31 ,0x0225f80c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_FW_GENERIC_1_CX00_31_L2_INTR_PCI_STATUS_0_31 ,0x0225f818) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_FW_GENERIC_1_CX00_31_L2_INTR_PCI_MASK_STATUS_0_31 ,0x0225f824) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_FW_GENERIC_1_CX32_47_L2_INTR_CPU_STATUS_32_47 ,0x0225f840) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_FW_GENERIC_1_CX32_47_L2_INTR_CPU_MASK_STATUS_32_47 ,0x0225f84c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_FW_GENERIC_1_CX32_47_L2_INTR_PCI_STATUS_32_47 ,0x0225f858) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_FW_GENERIC_1_CX32_47_L2_INTR_PCI_MASK_STATUS_32_47 ,0x0225f864) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31 ,0x0225ff80) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31 ,0x0225ff8c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31 ,0x0225ff98) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31 ,0x0225ffa4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_STATUS_32_47 ,0x0225ffc0) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_STATUS_32_47 ,0x0225ffcc) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_STATUS_32_47 ,0x0225ffd8) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_STATUS_32_47 ,0x0225ffe4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_HOST_INTR_AGGREGATOR_INTR_W0_STATUS ,0x02260000) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_HOST_INTR_AGGREGATOR_INTR_W1_STATUS ,0x02260004) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_HOST_INTR_AGGREGATOR_INTR_W0_MASK_STATUS ,0x02260008) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_HOST_INTR_AGGREGATOR_INTR_W1_MASK_STATUS ,0x0226000c) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_LOCAL_INTR_AGGREGATOR_INTR_W0_STATUS ,0x02260020) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_LOCAL_INTR_AGGREGATOR_INTR_W1_STATUS ,0x02260024) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_LOCAL_INTR_AGGREGATOR_INTR_W0_MASK_STATUS ,0x02260028) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_LOCAL_INTR_AGGREGATOR_INTR_W1_MASK_STATUS ,0x0226002c) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_PCI_INTR_AGGREGATOR_INTR_W0_STATUS ,0x02260040) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_PCI_INTR_AGGREGATOR_INTR_W1_STATUS ,0x02260044) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_PCI_INTR_AGGREGATOR_INTR_W0_MASK_STATUS ,0x02260048) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_PCI_INTR_AGGREGATOR_INTR_W1_MASK_STATUS ,0x0226004c) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_DESC_DONE_INTR_L2_HOST_STATUS ,0x02260080) /* [RO][32] HOST interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_DESC_DONE_INTR_L2_HOST_MASK_STATUS ,0x0226008c) /* [RO][32] HOST interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_DESC_DONE_INTR_L2_PCI_STATUS ,0x02260098) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS ,0x022600a4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_DESC_DONE_INTR_L2_LOCAL_STATUS ,0x022600b0) /* [RO][32] LOCAL interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_DESC_DONE_INTR_L2_LOCAL_MASK_STATUS ,0x022600bc) /* [RO][32] LOCAL interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_MISC_FALSE_WAKE_INTR_L2_HOST_STATUS ,0x02260100) /* [RO][32] HOST interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_MISC_FALSE_WAKE_INTR_L2_HOST_MASK_STATUS ,0x0226010c) /* [RO][32] HOST interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_MISC_FALSE_WAKE_INTR_L2_PCI_STATUS ,0x02260118) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_MISC_FALSE_WAKE_INTR_L2_PCI_MASK_STATUS ,0x02260124) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_MISC_FALSE_WAKE_INTR_L2_LOCAL_STATUS ,0x02260130) /* [RO][32] LOCAL interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_MISC_FALSE_WAKE_INTR_L2_LOCAL_MASK_STATUS ,0x0226013c) /* [RO][32] LOCAL interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_MISC_TEI_INTR_L2_HOST_STATUS ,0x02260180) /* [RO][32] HOST interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_MISC_TEI_INTR_L2_HOST_MASK_STATUS ,0x0226018c) /* [RO][32] HOST interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_MISC_TEI_INTR_L2_PCI_STATUS ,0x02260198) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_MISC_TEI_INTR_L2_PCI_MASK_STATUS ,0x022601a4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_MISC_TEI_INTR_L2_LOCAL_STATUS ,0x022601b0) /* [RO][32] LOCAL interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_MISC_TEI_INTR_L2_LOCAL_MASK_STATUS ,0x022601bc) /* [RO][32] LOCAL interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_MISC_WATCHDOG_TIMEOUT_OR_ASF_FATAL_ERR_INTR_L2_HOST_STATUS ,0x02260200) /* [RO][32] HOST interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_MISC_WATCHDOG_TIMEOUT_OR_ASF_FATAL_ERR_INTR_L2_HOST_MASK_STATUS ,0x0226020c) /* [RO][32] HOST interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_MISC_WATCHDOG_TIMEOUT_OR_ASF_FATAL_ERR_INTR_L2_PCI_STATUS ,0x02260218) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_MISC_WATCHDOG_TIMEOUT_OR_ASF_FATAL_ERR_INTR_L2_PCI_MASK_STATUS ,0x02260224) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_MISC_WATCHDOG_TIMEOUT_OR_ASF_FATAL_ERR_INTR_L2_LOCAL_STATUS ,0x02260230) /* [RO][32] LOCAL interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_MISC_WATCHDOG_TIMEOUT_OR_ASF_FATAL_ERR_INTR_L2_LOCAL_MASK_STATUS ,0x0226023c) /* [RO][32] LOCAL interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_MISC_TS_RANGE_ERR_INTR_L2_HOST_STATUS ,0x02260280) /* [RO][32] HOST interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_MISC_TS_RANGE_ERR_INTR_L2_HOST_MASK_STATUS ,0x0226028c) /* [RO][32] HOST interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_MISC_TS_RANGE_ERR_INTR_L2_PCI_STATUS ,0x02260298) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_MISC_TS_RANGE_ERR_INTR_L2_PCI_MASK_STATUS ,0x022602a4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_MISC_TS_RANGE_ERR_INTR_L2_LOCAL_STATUS ,0x022602b0) /* [RO][32] LOCAL interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_MISC_TS_RANGE_ERR_INTR_L2_LOCAL_MASK_STATUS ,0x022602bc) /* [RO][32] LOCAL interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_MISC_PAUSE_AT_DESC_END_INTR_L2_HOST_STATUS ,0x02260300) /* [RO][32] HOST interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_MISC_PAUSE_AT_DESC_END_INTR_L2_HOST_MASK_STATUS ,0x0226030c) /* [RO][32] HOST interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_MISC_PAUSE_AT_DESC_END_INTR_L2_PCI_STATUS ,0x02260318) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_MISC_PAUSE_AT_DESC_END_INTR_L2_PCI_MASK_STATUS ,0x02260324) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_MISC_PAUSE_AT_DESC_END_INTR_L2_LOCAL_STATUS ,0x02260330) /* [RO][32] LOCAL interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_MISC_PAUSE_AT_DESC_END_INTR_L2_LOCAL_MASK_STATUS ,0x0226033c) /* [RO][32] LOCAL interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_MISC_STATUS_INTR_L2_HOST_STATUS ,0x02260380) /* [RO][32] HOST interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_MISC_STATUS_INTR_L2_HOST_MASK_STATUS ,0x0226038c) /* [RO][32] HOST interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_MISC_STATUS_INTR_L2_PCI_STATUS ,0x02260398) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_MISC_STATUS_INTR_L2_PCI_MASK_STATUS ,0x022603a4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_MISC_STATUS_INTR_L2_LOCAL_STATUS ,0x022603b0) /* [RO][32] LOCAL interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_MISC_STATUS_INTR_L2_LOCAL_MASK_STATUS ,0x022603bc) /* [RO][32] LOCAL interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_RUN_STATUS_0_31     ,0x02260424) /* [RO][32] Run status for all the PB channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_WAKE_STATUS_0_31    ,0x02260428) /* [RO][32] Wake status for all the PB channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_WAKE_MODE_STATUS_0_31 ,0x0226042c) /* [RO][32] Wake Mode status for all the PB channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_PAUSE_AT_DESC_READ_STATUS_0_31 ,0x02260430) /* [RO][32] Pause at descriptor read status for all the PB channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_PAUSE_AT_DESC_END_STATUS_0_31 ,0x02260434) /* [RO][32] Pause at descriptor end status for all the PB channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_PAUSE_AFTER_GROUP_PACKETS_STATUS_0_31 ,0x02260438) /* [RO][32] Pause after group of packets status for all the PB channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_CRC_COMPARE_ERROR_PAUSE_STATUS_0_31 ,0x0226043c) /* [RO][32] CRC compare error pause status for all the PB channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_MICRO_PAUSE_STATUS_0_31 ,0x02260440) /* [RO][32] Micro Pause status for all the PB channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_FINAL_PAUSE_STATUS_0_31 ,0x02260444) /* [RO][32] Final Pause status for all the PB channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_HW_PAUSE_STATUS_0_31 ,0x02260448) /* [RO][32] Hardware Pause status for all the PB channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_BUFF_DATA_RDY_0_31  ,0x0226045c) /* [RO][32] Buffer data ready status flag */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_CH0_MISC_INTR_STATUS ,0x02260468) /* [RO][32] Misc interrupt status field for MCPB channel 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_CH1_MISC_INTR_STATUS ,0x0226046c) /* [RO][32] Misc interrupt status field for MCPB channel 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_CH2_MISC_INTR_STATUS ,0x02260470) /* [RO][32] Misc interrupt status field for MCPB channel 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_CH3_MISC_INTR_STATUS ,0x02260474) /* [RO][32] Misc interrupt status field for MCPB channel 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_CH4_MISC_INTR_STATUS ,0x02260478) /* [RO][32] Misc interrupt status field for MCPB channel 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_CH5_MISC_INTR_STATUS ,0x0226047c) /* [RO][32] Misc interrupt status field for MCPB channel 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_CH6_MISC_INTR_STATUS ,0x02260480) /* [RO][32] Misc interrupt status field for MCPB channel 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_CH7_MISC_INTR_STATUS ,0x02260484) /* [RO][32] Misc interrupt status field for MCPB channel 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_CH8_MISC_INTR_STATUS ,0x02260488) /* [RO][32] Misc interrupt status field for MCPB channel 8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_CH9_MISC_INTR_STATUS ,0x0226048c) /* [RO][32] Misc interrupt status field for MCPB channel 9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_CH10_MISC_INTR_STATUS ,0x02260490) /* [RO][32] Misc interrupt status field for MCPB channel 10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_CH11_MISC_INTR_STATUS ,0x02260494) /* [RO][32] Misc interrupt status field for MCPB channel 11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_CH12_MISC_INTR_STATUS ,0x02260498) /* [RO][32] Misc interrupt status field for MCPB channel 12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_CH13_MISC_INTR_STATUS ,0x0226049c) /* [RO][32] Misc interrupt status field for MCPB channel 13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_CH14_MISC_INTR_STATUS ,0x022604a0) /* [RO][32] Misc interrupt status field for MCPB channel 14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_CH15_MISC_INTR_STATUS ,0x022604a4) /* [RO][32] Misc interrupt status field for MCPB channel 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_CH16_MISC_INTR_STATUS ,0x022604a8) /* [RO][32] Misc interrupt status field for MCPB channel 16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_CH17_MISC_INTR_STATUS ,0x022604ac) /* [RO][32] Misc interrupt status field for MCPB channel 17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_CH18_MISC_INTR_STATUS ,0x022604b0) /* [RO][32] Misc interrupt status field for MCPB channel 18 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_CH19_MISC_INTR_STATUS ,0x022604b4) /* [RO][32] Misc interrupt status field for MCPB channel 19 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_CH20_MISC_INTR_STATUS ,0x022604b8) /* [RO][32] Misc interrupt status field for MCPB channel 20 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_CH21_MISC_INTR_STATUS ,0x022604bc) /* [RO][32] Misc interrupt status field for MCPB channel 21 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_CH22_MISC_INTR_STATUS ,0x022604c0) /* [RO][32] Misc interrupt status field for MCPB channel 22 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_CH23_MISC_INTR_STATUS ,0x022604c4) /* [RO][32] Misc interrupt status field for MCPB channel 23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_CH24_MISC_INTR_STATUS ,0x022604c8) /* [RO][32] Misc interrupt status field for MCPB channel 24 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_CH25_MISC_INTR_STATUS ,0x022604cc) /* [RO][32] Misc interrupt status field for MCPB channel 25 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_CH26_MISC_INTR_STATUS ,0x022604d0) /* [RO][32] Misc interrupt status field for MCPB channel 26 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_CH27_MISC_INTR_STATUS ,0x022604d4) /* [RO][32] Misc interrupt status field for MCPB channel 27 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_CH28_MISC_INTR_STATUS ,0x022604d8) /* [RO][32] Misc interrupt status field for MCPB channel 28 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_CH29_MISC_INTR_STATUS ,0x022604dc) /* [RO][32] Misc interrupt status field for MCPB channel 29 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_CH30_MISC_INTR_STATUS ,0x022604e0) /* [RO][32] Misc interrupt status field for MCPB channel 30 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_CH31_MISC_INTR_STATUS ,0x022604e4) /* [RO][32] Misc interrupt status field for MCPB channel 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_BBUFF_SLOT_FULL_STATUS_0_31 ,0x022604e8) /* [RO][32] Burst buffer slot fullness status */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_BBUFF_SLOT0_IN_USE_STATUS_0_31 ,0x022604f0) /* [RO][32] Burst buffer slot0 in use status for all channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_BBUFF_SLOT1_IN_USE_STATUS_0_31 ,0x022604f4) /* [RO][32] Burst buffer slot1 in use status for all channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_BBUFF_SLOT2_IN_USE_STATUS_0_31 ,0x022604f8) /* [RO][32] Burst buffer slot2 in use status for all channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_BBUFF0_DESC_SLOT_NUM_STATUS_0_31 ,0x022604fc) /* [RO][32] Descriptor slot number used by the burst buffer slot 0 for all channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_BBUFF1_DESC_SLOT_NUM_STATUS_0_31 ,0x02260500) /* [RO][32] Descriptor slot number used by the burst buffer slot 1 for all channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_BBUFF2_DESC_SLOT_NUM_STATUS_0_31 ,0x02260504) /* [RO][32] Descriptor slot number used by the burst buffer slot 2 for all channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_ON_CHIP_DESC_FIFO_EMPTY_0_31 ,0x02260514) /* [RO][32] On chip descriptor FIFO status for PB channels 0 - 31. */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_DMA_COMMITTED_BUFF_EMPTY_STATUS_0_31 ,0x02260518) /* [RO][32] DMA committed buffer emptiness status for channels 0 - 31. */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_PKT_IN_SMU_STATUS_0_31 ,0x0226051c) /* [RO][32] Status to indicate that there is packet slot being processed in SMU */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_RUN_INVALID_STATUS_0_31 ,0x02260524) /* [RO][32] Run Invalid status */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_0_15 ,0x0226052c) /* [RO][32] Channel priority status for channels 0 to 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_CHANNEL_PRIORITY_STATUS_16_31 ,0x02260530) /* [RO][32] Channel priority status for channels 16 to 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_TMEU_CHANNEL_BYPASS_STATUS_0_31 ,0x02260640) /* [RO][32] TMEU channel bypass status */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_INTERNAL_LOOPBACK_INFLIGHT_STATUS_0_31 ,0x02260644) /* [RO][32] Inflight status in internal loopback mode for channels 0-31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_INTERNAL_LOOPBACK_DOWNSTREAM_BBUFF_FULL_STATUS_0_31 ,0x02260648) /* [RO][32] Downstream burst buffer fullness status in internal loopback mode */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_MASK_CLEAR_PAUSE_AT_DESC_END_FROM_MEMDMA_STATUS_0_31 ,0x022607dc) /* [RO][32] Pause at descriptor end clear mask status bit for all PB channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_MASK_CLEAR_PAUSE_AT_DESC_END_FROM_HOST_STATUS_0_31 ,0x022607e4) /* [RO][32] Pause at descriptor end clear mask status bit for all PB channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_DESCRIPTOR_LESS_MODE_STATUS_0_31 ,0x022607ec) /* [RO][32] Descriptorless status for all PB channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_ARBITER_ZERO_BYTE_TRANS_PRIORITY_STATUS_0_31 ,0x022607f4) /* [RO][32] Zero Byte Transaction Priority status for all PB channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_ARBITER_SEND_DCP_ONLY_TRANS_AS_HIGH_PRIORITY_STATUS_0_31 ,0x022607fc) /* [RO][32] DCP-only-transaction priority status for all PB channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_EPKT_IN_PROGRESS_0_31 ,0x0226082c) /* [RO][32] Ethernet packet in progress status for channels 0 - 31. */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_AV_EPKT_IN_PROGRESS_0_31 ,0x02260830) /* [RO][32] AV ethernet packet in progress flag for channels 0 - 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_RETRANS_EPKT_IN_PROGRESS_0_31 ,0x02260834) /* [RO][32] Retransmission ethernet packet in progress flag for channels 0 - 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_BTP_EPKT_IN_PROGRESS_0_31 ,0x02260838) /* [RO][32] HW generated ethernet packet in progress flag for channels 0 - 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_RETRANS_EPKT_IN_PIPE_0_31 ,0x0226083c) /* [RO][32] Retransmission packet in internal pipe status bit for channels 0 - 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_STALL_STATUS_0_31   ,0x022608c4) /* [RO][32] Stall status bits for channels 0 - 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_RETRANS_AV_PAUSE_STATUS_0_31 ,0x022608cc) /* [RO][32] AV pause status bits for channels 0 - 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_RETRANS_AV_PAUSE_AUTO_CLR_STATUS_0_31 ,0x022608d4) /* [RO][32] AV pause auto clear status bits for channels 0 - 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_RETRANS_BUFF_DATA_RDY_STATUS_0_31 ,0x022608dc) /* [RO][32] Buffer data ready for retransmission data for channels 0 - 31. */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_ETH_LAST_EPKT_AUTO_PUSH_EN_STATUS_0_31 ,0x022608e4) /* [RO][32] Force push enable status bits for channels 0 - 31. */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_LAST_EPKT_FORCE_PUSH_STATUS_0_31 ,0x022608ec) /* [RO][32] Force push status bits for channels 0 - 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_CH0_BTP_STATUS0     ,0x02260aac) /* [RO][32] BTP slot status register for channel 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_CH1_BTP_STATUS0     ,0x02260ab0) /* [RO][32] BTP slot status register for channel 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_CH2_BTP_STATUS0     ,0x02260ab4) /* [RO][32] BTP slot status register for channel 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_CH3_BTP_STATUS0     ,0x02260ab8) /* [RO][32] BTP slot status register for channel 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_CH4_BTP_STATUS0     ,0x02260abc) /* [RO][32] BTP slot status register for channel 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_CH5_BTP_STATUS0     ,0x02260ac0) /* [RO][32] BTP slot status register for channel 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_CH6_BTP_STATUS0     ,0x02260ac4) /* [RO][32] BTP slot status register for channel 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_CH7_BTP_STATUS0     ,0x02260ac8) /* [RO][32] BTP slot status register for channel 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_CH8_BTP_STATUS0     ,0x02260acc) /* [RO][32] BTP slot status register for channel 8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_CH9_BTP_STATUS0     ,0x02260ad0) /* [RO][32] BTP slot status register for channel 9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_CH10_BTP_STATUS0    ,0x02260ad4) /* [RO][32] BTP slot status register for channel 10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_CH11_BTP_STATUS0    ,0x02260ad8) /* [RO][32] BTP slot status register for channel 11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_CH12_BTP_STATUS0    ,0x02260adc) /* [RO][32] BTP slot status register for channel 12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_CH13_BTP_STATUS0    ,0x02260ae0) /* [RO][32] BTP slot status register for channel 13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_CH14_BTP_STATUS0    ,0x02260ae4) /* [RO][32] BTP slot status register for channel 14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_CH15_BTP_STATUS0    ,0x02260ae8) /* [RO][32] BTP slot status register for channel 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_CH16_BTP_STATUS0    ,0x02260aec) /* [RO][32] BTP slot status register for channel 16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_CH17_BTP_STATUS0    ,0x02260af0) /* [RO][32] BTP slot status register for channel 17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_CH18_BTP_STATUS0    ,0x02260af4) /* [RO][32] BTP slot status register for channel 18 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_CH19_BTP_STATUS0    ,0x02260af8) /* [RO][32] BTP slot status register for channel 19 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_CH20_BTP_STATUS0    ,0x02260afc) /* [RO][32] BTP slot status register for channel 20 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_CH21_BTP_STATUS0    ,0x02260b00) /* [RO][32] BTP slot status register for channel 21 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_CH22_BTP_STATUS0    ,0x02260b04) /* [RO][32] BTP slot status register for channel 22 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_CH23_BTP_STATUS0    ,0x02260b08) /* [RO][32] BTP slot status register for channel 23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_CH24_BTP_STATUS0    ,0x02260b0c) /* [RO][32] BTP slot status register for channel 24 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_CH25_BTP_STATUS0    ,0x02260b10) /* [RO][32] BTP slot status register for channel 25 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_CH26_BTP_STATUS0    ,0x02260b14) /* [RO][32] BTP slot status register for channel 26 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_CH27_BTP_STATUS0    ,0x02260b18) /* [RO][32] BTP slot status register for channel 27 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_CH28_BTP_STATUS0    ,0x02260b1c) /* [RO][32] BTP slot status register for channel 28 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_CH29_BTP_STATUS0    ,0x02260b20) /* [RO][32] BTP slot status register for channel 29 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_CH30_BTP_STATUS0    ,0x02260b24) /* [RO][32] BTP slot status register for channel 30 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_CH31_BTP_STATUS0    ,0x02260b28) /* [RO][32] BTP slot status register for channel 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_BTP0_COUNT_IN_PROGRESS_STATUS_0_31 ,0x02260b2c) /* [RO][32] BTP packet/byte counting in progress for channels 0 - 31. Debug only register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_BTP1_COUNT_IN_PROGRESS_STATUS_0_31 ,0x02260b30) /* [RO][32] BTP packet/byte counting in progress for channels 0 - 31. Debug only register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_BTP2_COUNT_IN_PROGRESS_STATUS_0_31 ,0x02260b34) /* [RO][32] BTP packet/byte counting in progress for channels 0 - 31. Debug only register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_TCPIP_WINDOW_PAUSE_STATUS_0_31 ,0x02260b38) /* [RO][32] TCPIP window pause status for channels 0 - 31. Debug only register. */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_BTP0_WAIT_FOR_CONFIG_STATUS_0_31 ,0x02260b3c) /* [RO][32] AV pause status for channels 0 - 31 when the next BTP is not programmed in BTP0 configuration space. Debug only register. */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_BTP1_WAIT_FOR_CONFIG_STATUS_0_31 ,0x02260b40) /* [RO][32] AV pause status for channels 0 - 31 when the next BTP is not programmed in BTP1 configuration space. Debug only register. */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_BTP2_WAIT_FOR_CONFIG_STATUS_0_31 ,0x02260b44) /* [RO][32] AV pause status for channels 0 - 31 when the next BTP is not programmed in BTP2 configuration space. Debug only register. */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_0 ,0x02260b54) /* [RO][32] Data present in TagID tracker location 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_1 ,0x02260b58) /* [RO][32] Data present in TagID tracker location 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_2 ,0x02260b5c) /* [RO][32] Data present in TagID tracker location 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_3 ,0x02260b60) /* [RO][32] Data present in TagID tracker location 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_4 ,0x02260b64) /* [RO][32] Data present in TagID tracker location 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_5 ,0x02260b68) /* [RO][32] Data present in TagID tracker location 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_6 ,0x02260b6c) /* [RO][32] Data present in TagID tracker location 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_7 ,0x02260b70) /* [RO][32] Data present in TagID tracker location 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_8 ,0x02260b74) /* [RO][32] Data present in TagID tracker location 8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_9 ,0x02260b78) /* [RO][32] Data present in TagID tracker location 9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_10 ,0x02260b7c) /* [RO][32] Data present in TagID tracker location 10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_11 ,0x02260b80) /* [RO][32] Data present in TagID tracker location 11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_12 ,0x02260b84) /* [RO][32] Data present in TagID tracker location 12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_13 ,0x02260b88) /* [RO][32] Data present in TagID tracker location 13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_14 ,0x02260b8c) /* [RO][32] Data present in TagID tracker location 14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_15 ,0x02260b90) /* [RO][32] Data present in TagID tracker location 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_16 ,0x02260b94) /* [RO][32] Data present in TagID tracker location 16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_17 ,0x02260b98) /* [RO][32] Data present in TagID tracker location 17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_18 ,0x02260b9c) /* [RO][32] Data present in TagID tracker location 18 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_19 ,0x02260ba0) /* [RO][32] Data present in TagID tracker location 19 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_20 ,0x02260ba4) /* [RO][32] Data present in TagID tracker location 20 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_21 ,0x02260ba8) /* [RO][32] Data present in TagID tracker location 21 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_22 ,0x02260bac) /* [RO][32] Data present in TagID tracker location 22 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_23 ,0x02260bb0) /* [RO][32] Data present in TagID tracker location 23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_24 ,0x02260bb4) /* [RO][32] Data present in TagID tracker location 24 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_25 ,0x02260bb8) /* [RO][32] Data present in TagID tracker location 25 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_26 ,0x02260bbc) /* [RO][32] Data present in TagID tracker location 26 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_27 ,0x02260bc0) /* [RO][32] Data present in TagID tracker location 27 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_28 ,0x02260bc4) /* [RO][32] Data present in TagID tracker location 28 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_29 ,0x02260bc8) /* [RO][32] Data present in TagID tracker location 29 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_30 ,0x02260bcc) /* [RO][32] Data present in TagID tracker location 30 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_TAGID_TRACKER_DATA_31 ,0x02260bd0) /* [RO][32] Data present in TagID tracker location 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_DEBUG_0             ,0x02260bd4) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_DEBUG_1             ,0x02260bd8) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_DEBUG_2             ,0x02260bdc) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_DEBUG_3             ,0x02260be0) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_DEBUG_4             ,0x02260be4) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_DEBUG_5             ,0x02260be8) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_DEBUG_6             ,0x02260bec) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_DEBUG_7             ,0x02260bf0) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_DEBUG_8             ,0x02260bf4) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_DEBUG_9             ,0x02260bf8) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_DEBUG_10            ,0x02260bfc) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_DEBUG_11            ,0x02260c00) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_DEBUG_12            ,0x02260c04) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_DEBUG_13            ,0x02260c08) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_DEBUG_14            ,0x02260c0c) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_DEBUG_15            ,0x02260c10) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_DEBUG_16            ,0x02260c14) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_DEBUG_17            ,0x02260c18) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_DEBUG_18            ,0x02260c1c) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_DEBUG_19            ,0x02260c20) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_DEBUG_20            ,0x02260c24) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_DEBUG_21            ,0x02260c28) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_DEBUG_22            ,0x02260c2c) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_DEBUG_23            ,0x02260c30) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_DEBUG_24            ,0x02260c34) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_DEBUG_25            ,0x02260c38) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_DEBUG_26            ,0x02260c3c) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_DEBUG_27            ,0x02260c40) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_DEBUG_28            ,0x02260c44) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_DEBUG_29            ,0x02260c48) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_DEBUG_30            ,0x02260c4c) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_DEBUG_31            ,0x02260c50) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_DEBUG_32            ,0x02260c54) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_DEBUG_33            ,0x02260c58) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_DEBUG_34            ,0x02260c5c) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_DEBUG_35            ,0x02260c60) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_DEBUG_36            ,0x02260c64) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_DEBUG_37            ,0x02260c68) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_MCPB_DEBUG_38            ,0x02260c6c) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_PCI_INTR_AGGREGATOR_INTR_W0_STATUS ,0x02280000) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_PCI_INTR_AGGREGATOR_INTR_W1_STATUS ,0x02280004) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_PCI_INTR_AGGREGATOR_INTR_W0_MASK_STATUS ,0x02280008) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_PCI_INTR_AGGREGATOR_INTR_W1_MASK_STATUS ,0x0228000c) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CPU_INTR_AGGREGATOR_INTR_W0_STATUS ,0x02280020) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CPU_INTR_AGGREGATOR_INTR_W1_STATUS ,0x02280024) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS ,0x02280028) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CPU_INTR_AGGREGATOR_INTR_W1_MASK_STATUS ,0x0228002c) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_SCPU_INTR_AGGREGATOR_INTR_W0_STATUS ,0x02280040) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_SCPU_INTR_AGGREGATOR_INTR_W1_STATUS ,0x02280044) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_SCPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS ,0x02280048) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_SCPU_INTR_AGGREGATOR_INTR_W1_MASK_STATUS ,0x0228004c) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_BTP_INTR_L2_CPU_STATUS     ,0x02280100) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_BTP_INTR_L2_CPU_MASK_STATUS ,0x0228010c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_BTP_INTR_L2_PCI_STATUS     ,0x02280118) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_BTP_INTR_L2_PCI_MASK_STATUS ,0x02280124) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_BTP_INTR_L2_SCPU_STATUS    ,0x02280130) /* [RO][32] SCPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_BTP_INTR_L2_SCPU_MASK_STATUS ,0x0228013c) /* [RO][32] SCPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_OVERFLOW_INTR_L2_CPU_STATUS ,0x02280200) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_OVERFLOW_INTR_L2_CPU_MASK_STATUS ,0x0228020c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_OVERFLOW_INTR_L2_PCI_STATUS ,0x02280218) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_OVERFLOW_INTR_L2_PCI_MASK_STATUS ,0x02280224) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_OVERFLOW_INTR_L2_SCPU_STATUS ,0x02280230) /* [RO][32] SCPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_OVERFLOW_INTR_L2_SCPU_MASK_STATUS ,0x0228023c) /* [RO][32] SCPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS ,0x02280300) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS ,0x0228030c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS ,0x02280318) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS ,0x02280324) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS ,0x02280330) /* [RO][32] SCPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS ,0x0228033c) /* [RO][32] SCPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_END_OF_SEQ_INTR_L2_CPU_STATUS ,0x02280400) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_END_OF_SEQ_INTR_L2_CPU_MASK_STATUS ,0x0228040c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_END_OF_SEQ_INTR_L2_PCI_STATUS ,0x02280418) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_END_OF_SEQ_INTR_L2_PCI_MASK_STATUS ,0x02280424) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_END_OF_SEQ_INTR_L2_SCPU_STATUS ,0x02280430) /* [RO][32] SCPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_END_OF_SEQ_INTR_L2_SCPU_MASK_STATUS ,0x0228043c) /* [RO][32] SCPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_PM_INTR_L2_CPU_STATUS      ,0x02280500) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_PM_INTR_L2_CPU_MASK_STATUS ,0x0228050c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_PM_INTR_L2_PCI_STATUS      ,0x02280518) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_PM_INTR_L2_PCI_MASK_STATUS ,0x02280524) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_PM_INTR_L2_SCPU_STATUS     ,0x02280530) /* [RO][32] SCPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_PM_INTR_L2_SCPU_MASK_STATUS ,0x0228053c) /* [RO][32] SCPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_PM_CONTROL_READY           ,0x02280610) /* [RO][32] READY Bit */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_PM_RESULTS_INPUT_DATA_MOVED ,0x02280700) /* [RO][32] Perfmeter: Number of accepted input data words. */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_PM_RESULTS_INPUT_DATA_NOT_READY ,0x02280704) /* [RO][32] Perfmeter: Number of cycles with READY=0 at the input */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_PM_RESULTS_INPUT_DATA_NOT_ACCEPTED ,0x02280708) /* [RO][32] Perfmeter: Number of cycles with READY=1, ACCEPT=0 at the input */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_PM_RESULTS_INPUT_HEADER_MOVED ,0x0228070c) /* [RO][32] Perfmeter: Total number of X-header words accepted from XPT Security */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_PM_RESULTS_INPUT_PAYLD_MOVED ,0x02280710) /* [RO][32] Perfmeter: Total number of X-packet payload words accepted from XPT Security */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_PM_RESULTS_NUM_INPUT_PACKETS_TOTAL ,0x02280714) /* [RO][32] Perfmeter: Total number of packets accepted from XPT Security */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_PM_RESULTS_OUTPUT_DATA_MOVED ,0x02280718) /* [RO][32] Perfmeter: Number of accepted output data words */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_PM_RESULTS_OUTPUT_DATA_NOT_READY ,0x0228071c) /* [RO][32] Perfmeter: Number of cycles with READY=0 at the output */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_PM_RESULTS_OUTPUT_DATA_NOT_ACCEPTED ,0x02280720) /* [RO][32] Perfmeter: Number of cycles with READY=1, ACCEPT=0 at the output */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_PM_RESULTS_OUTPUT_HEADER_MOVED ,0x02280724) /* [RO][32] Perfmeter: Total number of X-header words sent to XMEMIF */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_PM_RESULTS_OUTPUT_PAYLD_MOVED ,0x02280728) /* [RO][32] Perfmeter: Total number of X-packet payload sent to XMEMIF */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_PM_RESULTS_NUM_OUTPUT_PACKETS_TOTAL ,0x0228072c) /* [RO][32] Perfmeter: Total number of packets sent to XMEMIF Security */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_PM_RESULTS_NUM_DESCRIPTORS ,0x02280730) /* [RO][32] Perfmeter: Number of Descriptors read */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_PM_RESULTS_DESCR_READS     ,0x02280734) /* [RO][32] Perfmeter: Number of Descriptor read Transactions */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_PM_RESULTS_DATA_STALL_CLOCKS ,0x02280738) /* [RO][32] Perfmeter: Number of clocks when the data transfer was stalled */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_PM_RESULTS_CHAN_BYTES_TXFERED ,0x02280740) /* [RO][32] Perfmeter: Number of bytes transferred by the channel */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_PM_RESULTS_CHAN_DATA_STALL_CLOCKS ,0x02280744) /* [RO][32] Perfmeter: Number of clocks when the data transfer was stalled for the channel */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_PM_RESULTS_CHAN_PACKETS_ACCEPTED ,0x02280748) /* [RO][32] Perfmeter: Number of Packets accepted by the channel */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_PM_RESULTS_CHAN_PACKETS_REJECTED_OVERFLOW ,0x0228074c) /* [RO][32] Perfmeter: Number of Packets dropped by the channel due to Overflow */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_PM_RESULTS_CHAN_PACKETS_REJECTED_RUN_VERSION ,0x02280750) /* [RO][32] Perfmeter: Number of Packets dropped by the channel due to RUN_VERSION mismatch */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_PM_RESULTS_CHAN_READING_DESCRIPTORS ,0x02280754) /* [RO][32] Perfmeter: Number of clocks spent by the channel reading descriptors */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_PM_RESULTS_CHAN_SLEEP      ,0x02280758) /* [RO][32] Perfmeter: Number of clocks spent by the channel in SLEEP state */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_REGS_RUN_BITS_0_31         ,0x02281020) /* [RO][32] Run bits for all channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_REGS_WAKE_BITS_0_31        ,0x02281024) /* [RO][32] WAKE bits for all channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_REGS_RBUF_MODE_BITS_0_31   ,0x02281028) /* [RO][32] Address Mode bits for all channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_REGS_TIMESTAMP_MODE_BITS_0_31 ,0x0228102c) /* [RO][32] Timestamp Mode bits for all channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_REGS_LDL_MODE_BITS_0_31    ,0x02281030) /* [RO][32] Local Descriptor Load Mode bits for all channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_REGS_MATCH_RUN_VERSION_BITS_0_31 ,0x02281034) /* [RO][32] Address Mode bits for all channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_REGS_SLEEP_STATUS_0_31     ,0x02281038) /* [RO][32] SLEEP Status for all channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_REGS_CONTEXT_VALID_0_31    ,0x0228103c) /* [RO][32] CONTEXT_VALID Status for channels in Indirect Address Mode */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_REGS_OUTSTANDING_READ_FLAG_0_31 ,0x02281048) /* [RO][32] Outstanding Read Flag */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_REGS_OUTSTANDING_WRITE_FLAG_0_31 ,0x0228104c) /* [RO][32] Outstanding Write Flag */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_REGS_DRR_STATE             ,0x02281058) /* [RO][32] Bits of Descriptor Read Request (DRR) State Machine in real time */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_REGS_DRC_STATE             ,0x0228105c) /* [RO][32] Bits of Descriptor Read Completion (DRC) State Machine in real time */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_REGS_RPT_STATE             ,0x02281064) /* [RO][32] Bits of Reporping (RPT) State Machine in real time */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_REGS_READY_ACCEPT_PROBE    ,0x02281068) /* [RO][32] Ready / Accept signals on the ports of WDMA in real time */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CH0_DMQ_CONTROL_STRUCT     ,0x02282024) /* [RO][32] Descriptor Memory Queue Control Structure */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CH1_DMQ_CONTROL_STRUCT     ,0x02282114) /* [RO][32] Descriptor Memory Queue Control Structure */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CH2_DMQ_CONTROL_STRUCT     ,0x02282204) /* [RO][32] Descriptor Memory Queue Control Structure */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CH3_DMQ_CONTROL_STRUCT     ,0x022822f4) /* [RO][32] Descriptor Memory Queue Control Structure */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CH4_DMQ_CONTROL_STRUCT     ,0x022823e4) /* [RO][32] Descriptor Memory Queue Control Structure */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CH5_DMQ_CONTROL_STRUCT     ,0x022824d4) /* [RO][32] Descriptor Memory Queue Control Structure */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CH6_DMQ_CONTROL_STRUCT     ,0x022825c4) /* [RO][32] Descriptor Memory Queue Control Structure */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CH7_DMQ_CONTROL_STRUCT     ,0x022826b4) /* [RO][32] Descriptor Memory Queue Control Structure */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CH8_DMQ_CONTROL_STRUCT     ,0x022827a4) /* [RO][32] Descriptor Memory Queue Control Structure */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CH9_DMQ_CONTROL_STRUCT     ,0x02282894) /* [RO][32] Descriptor Memory Queue Control Structure */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CH10_DMQ_CONTROL_STRUCT    ,0x02282984) /* [RO][32] Descriptor Memory Queue Control Structure */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CH11_DMQ_CONTROL_STRUCT    ,0x02282a74) /* [RO][32] Descriptor Memory Queue Control Structure */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CH12_DMQ_CONTROL_STRUCT    ,0x02282b64) /* [RO][32] Descriptor Memory Queue Control Structure */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CH13_DMQ_CONTROL_STRUCT    ,0x02282c54) /* [RO][32] Descriptor Memory Queue Control Structure */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CH14_DMQ_CONTROL_STRUCT    ,0x02282d44) /* [RO][32] Descriptor Memory Queue Control Structure */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CH15_DMQ_CONTROL_STRUCT    ,0x02282e34) /* [RO][32] Descriptor Memory Queue Control Structure */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CH16_DMQ_CONTROL_STRUCT    ,0x02282f24) /* [RO][32] Descriptor Memory Queue Control Structure */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CH17_DMQ_CONTROL_STRUCT    ,0x02283014) /* [RO][32] Descriptor Memory Queue Control Structure */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CH18_DMQ_CONTROL_STRUCT    ,0x02283104) /* [RO][32] Descriptor Memory Queue Control Structure */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CH19_DMQ_CONTROL_STRUCT    ,0x022831f4) /* [RO][32] Descriptor Memory Queue Control Structure */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CH20_DMQ_CONTROL_STRUCT    ,0x022832e4) /* [RO][32] Descriptor Memory Queue Control Structure */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CH21_DMQ_CONTROL_STRUCT    ,0x022833d4) /* [RO][32] Descriptor Memory Queue Control Structure */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CH22_DMQ_CONTROL_STRUCT    ,0x022834c4) /* [RO][32] Descriptor Memory Queue Control Structure */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CH23_DMQ_CONTROL_STRUCT    ,0x022835b4) /* [RO][32] Descriptor Memory Queue Control Structure */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CH24_DMQ_CONTROL_STRUCT    ,0x022836a4) /* [RO][32] Descriptor Memory Queue Control Structure */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CH25_DMQ_CONTROL_STRUCT    ,0x02283794) /* [RO][32] Descriptor Memory Queue Control Structure */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CH26_DMQ_CONTROL_STRUCT    ,0x02283884) /* [RO][32] Descriptor Memory Queue Control Structure */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CH27_DMQ_CONTROL_STRUCT    ,0x02283974) /* [RO][32] Descriptor Memory Queue Control Structure */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CH28_DMQ_CONTROL_STRUCT    ,0x02283a64) /* [RO][32] Descriptor Memory Queue Control Structure */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CH29_DMQ_CONTROL_STRUCT    ,0x02283b54) /* [RO][32] Descriptor Memory Queue Control Structure */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CH30_DMQ_CONTROL_STRUCT    ,0x02283c44) /* [RO][32] Descriptor Memory Queue Control Structure */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CH31_DMQ_CONTROL_STRUCT    ,0x02283d34) /* [RO][32] Descriptor Memory Queue Control Structure */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_XMEMIF_WR_RDY_ACCEPT_STATUS ,0x0228ff78) /* [RO][32] Ready Accept Status On the Wr XMEM interface */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_XMEMIF_RD_RDY_ACCEPT_STATUS ,0x0228ff7c) /* [RO][32] Ready Accept Status On the RD XMEM interface */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM ,0x0228ff80) /* [RO][32] Ready Accept Status on the RD XMEM interface for Playback LC to xmem */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC ,0x0228ff84) /* [RO][32] Ready Accept Status On the RD XMEM interface for Playback xmem to LC */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION_CTRL   ,0x0228ff8c) /* [RO][32] DRAM Secured Address Range1-7 status */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION1_START_LO ,0x0228ff90) /* [RO][32] DRAM Secured Address Range1 Start (LSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION1_START_HI ,0x0228ff94) /* [RO][32] DRAM Secured Address Range1 Start (MSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION1_END_LO ,0x0228ff98) /* [RO][32] DRAM Secured Address Range1 Start (LSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION1_END_HI ,0x0228ff9c) /* [RO][32] DRAM Secured Address Range1 Start (MSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION2_START_LO ,0x0228ffa0) /* [RO][32] DRAM Secured Address Range2 Start (LSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION2_START_HI ,0x0228ffa4) /* [RO][32] DRAM Secured Address Range2 Start (MSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION2_END_LO ,0x0228ffa8) /* [RO][32] DRAM Secured Address Range2 Start (LSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION2_END_HI ,0x0228ffac) /* [RO][32] DRAM Secured Address Range2 Start (MSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION3_START_LO ,0x0228ffb0) /* [RO][32] DRAM Secured Address Range3 Start (LSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION3_START_HI ,0x0228ffb4) /* [RO][32] DRAM Secured Address Range3 Start (MSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION3_END_LO ,0x0228ffb8) /* [RO][32] DRAM Secured Address Range3 Start (LSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION3_END_HI ,0x0228ffbc) /* [RO][32] DRAM Secured Address Range3 Start (MSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION4_START_LO ,0x0228ffc0) /* [RO][32] DRAM Secured Address Range4 Start (LSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION4_START_HI ,0x0228ffc4) /* [RO][32] DRAM Secured Address Range4 Start (MSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION4_END_LO ,0x0228ffc8) /* [RO][32] DRAM Secured Address Range4 Start (LSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION4_END_HI ,0x0228ffcc) /* [RO][32] DRAM Secured Address Range4 Start (MSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION5_START_LO ,0x0228ffd0) /* [RO][32] DRAM Secured Address Range5 Start (LSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION5_START_HI ,0x0228ffd4) /* [RO][32] DRAM Secured Address Range5 Start (MSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION5_END_LO ,0x0228ffd8) /* [RO][32] DRAM Secured Address Range5 Start (LSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION5_END_HI ,0x0228ffdc) /* [RO][32] DRAM Secured Address Range5 Start (MSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION6_START_LO ,0x0228ffe0) /* [RO][32] DRAM Secured Address Range6 Start (LSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION6_START_HI ,0x0228ffe4) /* [RO][32] DRAM Secured Address Range6 Start (MSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION6_END_LO ,0x0228ffe8) /* [RO][32] DRAM Secured Address Range6 Start (LSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION6_END_HI ,0x0228ffec) /* [RO][32] DRAM Secured Address Range6 Start (MSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION7_START_LO ,0x0228fff0) /* [RO][32] DRAM Secured Address Range7 Start (LSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION7_START_HI ,0x0228fff4) /* [RO][32] DRAM Secured Address Range7 Start (MSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION7_END_LO ,0x0228fff8) /* [RO][32] DRAM Secured Address Range7 Start (LSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION7_END_HI ,0x0228fffc) /* [RO][32] DRAM Secured Address Range7 Start (MSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_HOST_INTR_AGGREGATOR_INTR_W0_STATUS ,0x02290000) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_HOST_INTR_AGGREGATOR_INTR_W1_STATUS ,0x02290004) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_HOST_INTR_AGGREGATOR_INTR_W0_MASK_STATUS ,0x02290008) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_HOST_INTR_AGGREGATOR_INTR_W1_MASK_STATUS ,0x0229000c) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_LOCAL_INTR_AGGREGATOR_INTR_W0_STATUS ,0x02290020) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_LOCAL_INTR_AGGREGATOR_INTR_W1_STATUS ,0x02290024) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_LOCAL_INTR_AGGREGATOR_INTR_W0_MASK_STATUS ,0x02290028) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_LOCAL_INTR_AGGREGATOR_INTR_W1_MASK_STATUS ,0x0229002c) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_PCI_INTR_AGGREGATOR_INTR_W0_STATUS ,0x02290040) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_PCI_INTR_AGGREGATOR_INTR_W1_STATUS ,0x02290044) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_PCI_INTR_AGGREGATOR_INTR_W0_MASK_STATUS ,0x02290048) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_PCI_INTR_AGGREGATOR_INTR_W1_MASK_STATUS ,0x0229004c) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DESC_DONE_INTR_L2_HOST_STATUS ,0x02290080) /* [RO][32] HOST interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DESC_DONE_INTR_L2_HOST_MASK_STATUS ,0x0229008c) /* [RO][32] HOST interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS ,0x02290098) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS ,0x022900a4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DESC_DONE_INTR_L2_LOCAL_STATUS ,0x022900b0) /* [RO][32] LOCAL interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DESC_DONE_INTR_L2_LOCAL_MASK_STATUS ,0x022900bc) /* [RO][32] LOCAL interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_FALSE_WAKE_INTR_L2_HOST_STATUS ,0x02290100) /* [RO][32] HOST interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_FALSE_WAKE_INTR_L2_HOST_MASK_STATUS ,0x0229010c) /* [RO][32] HOST interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_FALSE_WAKE_INTR_L2_PCI_STATUS ,0x02290118) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_FALSE_WAKE_INTR_L2_PCI_MASK_STATUS ,0x02290124) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_FALSE_WAKE_INTR_L2_LOCAL_STATUS ,0x02290130) /* [RO][32] LOCAL interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_FALSE_WAKE_INTR_L2_LOCAL_MASK_STATUS ,0x0229013c) /* [RO][32] LOCAL interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_TEI_INTR_L2_HOST_STATUS ,0x02290180) /* [RO][32] HOST interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_TEI_INTR_L2_HOST_MASK_STATUS ,0x0229018c) /* [RO][32] HOST interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_TEI_INTR_L2_PCI_STATUS ,0x02290198) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_TEI_INTR_L2_PCI_MASK_STATUS ,0x022901a4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_TEI_INTR_L2_LOCAL_STATUS ,0x022901b0) /* [RO][32] LOCAL interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_TEI_INTR_L2_LOCAL_MASK_STATUS ,0x022901bc) /* [RO][32] LOCAL interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_WATCHDOG_TIMEOUT_OR_ASF_FATAL_ERR_INTR_L2_HOST_STATUS ,0x02290200) /* [RO][32] HOST interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_WATCHDOG_TIMEOUT_OR_ASF_FATAL_ERR_INTR_L2_HOST_MASK_STATUS ,0x0229020c) /* [RO][32] HOST interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_WATCHDOG_TIMEOUT_OR_ASF_FATAL_ERR_INTR_L2_PCI_STATUS ,0x02290218) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_WATCHDOG_TIMEOUT_OR_ASF_FATAL_ERR_INTR_L2_PCI_MASK_STATUS ,0x02290224) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_WATCHDOG_TIMEOUT_OR_ASF_FATAL_ERR_INTR_L2_LOCAL_STATUS ,0x02290230) /* [RO][32] LOCAL interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_WATCHDOG_TIMEOUT_OR_ASF_FATAL_ERR_INTR_L2_LOCAL_MASK_STATUS ,0x0229023c) /* [RO][32] LOCAL interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_TS_RANGE_ERR_INTR_L2_HOST_STATUS ,0x02290280) /* [RO][32] HOST interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_TS_RANGE_ERR_INTR_L2_HOST_MASK_STATUS ,0x0229028c) /* [RO][32] HOST interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_TS_RANGE_ERR_INTR_L2_PCI_STATUS ,0x02290298) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_TS_RANGE_ERR_INTR_L2_PCI_MASK_STATUS ,0x022902a4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_TS_RANGE_ERR_INTR_L2_LOCAL_STATUS ,0x022902b0) /* [RO][32] LOCAL interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_TS_RANGE_ERR_INTR_L2_LOCAL_MASK_STATUS ,0x022902bc) /* [RO][32] LOCAL interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_PAUSE_AT_DESC_END_INTR_L2_HOST_STATUS ,0x02290300) /* [RO][32] HOST interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_PAUSE_AT_DESC_END_INTR_L2_HOST_MASK_STATUS ,0x0229030c) /* [RO][32] HOST interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_PAUSE_AT_DESC_END_INTR_L2_PCI_STATUS ,0x02290318) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_PAUSE_AT_DESC_END_INTR_L2_PCI_MASK_STATUS ,0x02290324) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_PAUSE_AT_DESC_END_INTR_L2_LOCAL_STATUS ,0x02290330) /* [RO][32] LOCAL interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_PAUSE_AT_DESC_END_INTR_L2_LOCAL_MASK_STATUS ,0x0229033c) /* [RO][32] LOCAL interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_STATUS_INTR_L2_HOST_STATUS ,0x02290380) /* [RO][32] HOST interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_STATUS_INTR_L2_HOST_MASK_STATUS ,0x0229038c) /* [RO][32] HOST interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_STATUS_INTR_L2_PCI_STATUS ,0x02290398) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_STATUS_INTR_L2_PCI_MASK_STATUS ,0x022903a4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_STATUS_INTR_L2_LOCAL_STATUS ,0x022903b0) /* [RO][32] LOCAL interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_STATUS_INTR_L2_LOCAL_MASK_STATUS ,0x022903bc) /* [RO][32] LOCAL interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_RUN_STATUS_0_31            ,0x02290424) /* [RO][32] Run status for all the PB channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_WAKE_STATUS_0_31           ,0x02290428) /* [RO][32] Wake status for all the PB channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_WAKE_MODE_STATUS_0_31      ,0x0229042c) /* [RO][32] Wake Mode status for all the PB channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_PAUSE_AT_DESC_READ_STATUS_0_31 ,0x02290430) /* [RO][32] Pause at descriptor read status for all the PB channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_PAUSE_AT_DESC_END_STATUS_0_31 ,0x02290434) /* [RO][32] Pause at descriptor end status for all the PB channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_PAUSE_AFTER_GROUP_PACKETS_STATUS_0_31 ,0x02290438) /* [RO][32] Pause after group of packets status for all the PB channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CRC_COMPARE_ERROR_PAUSE_STATUS_0_31 ,0x0229043c) /* [RO][32] CRC compare error pause status for all the PB channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MICRO_PAUSE_STATUS_0_31    ,0x02290440) /* [RO][32] Micro Pause status for all the PB channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_FINAL_PAUSE_STATUS_0_31    ,0x02290444) /* [RO][32] Final Pause status for all the PB channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_HW_PAUSE_STATUS_0_31       ,0x02290448) /* [RO][32] Hardware Pause status for all the PB channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_BUFF_DATA_RDY_0_31         ,0x0229045c) /* [RO][32] Buffer data ready status flag */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CH0_MISC_INTR_STATUS       ,0x02290468) /* [RO][32] Misc interrupt status field for MCPB channel 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CH1_MISC_INTR_STATUS       ,0x0229046c) /* [RO][32] Misc interrupt status field for MCPB channel 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CH2_MISC_INTR_STATUS       ,0x02290470) /* [RO][32] Misc interrupt status field for MCPB channel 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CH3_MISC_INTR_STATUS       ,0x02290474) /* [RO][32] Misc interrupt status field for MCPB channel 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CH4_MISC_INTR_STATUS       ,0x02290478) /* [RO][32] Misc interrupt status field for MCPB channel 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CH5_MISC_INTR_STATUS       ,0x0229047c) /* [RO][32] Misc interrupt status field for MCPB channel 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CH6_MISC_INTR_STATUS       ,0x02290480) /* [RO][32] Misc interrupt status field for MCPB channel 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CH7_MISC_INTR_STATUS       ,0x02290484) /* [RO][32] Misc interrupt status field for MCPB channel 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CH8_MISC_INTR_STATUS       ,0x02290488) /* [RO][32] Misc interrupt status field for MCPB channel 8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CH9_MISC_INTR_STATUS       ,0x0229048c) /* [RO][32] Misc interrupt status field for MCPB channel 9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CH10_MISC_INTR_STATUS      ,0x02290490) /* [RO][32] Misc interrupt status field for MCPB channel 10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CH11_MISC_INTR_STATUS      ,0x02290494) /* [RO][32] Misc interrupt status field for MCPB channel 11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CH12_MISC_INTR_STATUS      ,0x02290498) /* [RO][32] Misc interrupt status field for MCPB channel 12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CH13_MISC_INTR_STATUS      ,0x0229049c) /* [RO][32] Misc interrupt status field for MCPB channel 13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CH14_MISC_INTR_STATUS      ,0x022904a0) /* [RO][32] Misc interrupt status field for MCPB channel 14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CH15_MISC_INTR_STATUS      ,0x022904a4) /* [RO][32] Misc interrupt status field for MCPB channel 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CH16_MISC_INTR_STATUS      ,0x022904a8) /* [RO][32] Misc interrupt status field for MCPB channel 16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CH17_MISC_INTR_STATUS      ,0x022904ac) /* [RO][32] Misc interrupt status field for MCPB channel 17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CH18_MISC_INTR_STATUS      ,0x022904b0) /* [RO][32] Misc interrupt status field for MCPB channel 18 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CH19_MISC_INTR_STATUS      ,0x022904b4) /* [RO][32] Misc interrupt status field for MCPB channel 19 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CH20_MISC_INTR_STATUS      ,0x022904b8) /* [RO][32] Misc interrupt status field for MCPB channel 20 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CH21_MISC_INTR_STATUS      ,0x022904bc) /* [RO][32] Misc interrupt status field for MCPB channel 21 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CH22_MISC_INTR_STATUS      ,0x022904c0) /* [RO][32] Misc interrupt status field for MCPB channel 22 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CH23_MISC_INTR_STATUS      ,0x022904c4) /* [RO][32] Misc interrupt status field for MCPB channel 23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CH24_MISC_INTR_STATUS      ,0x022904c8) /* [RO][32] Misc interrupt status field for MCPB channel 24 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CH25_MISC_INTR_STATUS      ,0x022904cc) /* [RO][32] Misc interrupt status field for MCPB channel 25 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CH26_MISC_INTR_STATUS      ,0x022904d0) /* [RO][32] Misc interrupt status field for MCPB channel 26 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CH27_MISC_INTR_STATUS      ,0x022904d4) /* [RO][32] Misc interrupt status field for MCPB channel 27 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CH28_MISC_INTR_STATUS      ,0x022904d8) /* [RO][32] Misc interrupt status field for MCPB channel 28 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CH29_MISC_INTR_STATUS      ,0x022904dc) /* [RO][32] Misc interrupt status field for MCPB channel 29 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CH30_MISC_INTR_STATUS      ,0x022904e0) /* [RO][32] Misc interrupt status field for MCPB channel 30 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CH31_MISC_INTR_STATUS      ,0x022904e4) /* [RO][32] Misc interrupt status field for MCPB channel 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_BBUFF_SLOT_FULL_STATUS_0_31 ,0x022904e8) /* [RO][32] Burst buffer slot fullness status */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_BBUFF_SLOT0_IN_USE_STATUS_0_31 ,0x022904f0) /* [RO][32] Burst buffer slot0 in use status for all channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_BBUFF_SLOT1_IN_USE_STATUS_0_31 ,0x022904f4) /* [RO][32] Burst buffer slot1 in use status for all channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_BBUFF_SLOT2_IN_USE_STATUS_0_31 ,0x022904f8) /* [RO][32] Burst buffer slot2 in use status for all channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_BBUFF0_DESC_SLOT_NUM_STATUS_0_31 ,0x022904fc) /* [RO][32] Descriptor slot number used by the burst buffer slot 0 for all channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_BBUFF1_DESC_SLOT_NUM_STATUS_0_31 ,0x02290500) /* [RO][32] Descriptor slot number used by the burst buffer slot 1 for all channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_BBUFF2_DESC_SLOT_NUM_STATUS_0_31 ,0x02290504) /* [RO][32] Descriptor slot number used by the burst buffer slot 2 for all channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_ON_CHIP_DESC_FIFO_EMPTY_0_31 ,0x02290514) /* [RO][32] On chip descriptor FIFO status for PB channels 0 - 31. */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DMA_COMMITTED_BUFF_EMPTY_STATUS_0_31 ,0x02290518) /* [RO][32] DMA committed buffer emptiness status for channels 0 - 31. */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_PKT_IN_SMU_STATUS_0_31     ,0x0229051c) /* [RO][32] Status to indicate that there is packet slot being processed in SMU */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_RUN_INVALID_STATUS_0_31    ,0x02290524) /* [RO][32] Run Invalid status */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CHANNEL_PRIORITY_STATUS_0_15 ,0x0229052c) /* [RO][32] Channel priority status for channels 0 to 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CHANNEL_PRIORITY_STATUS_16_31 ,0x02290530) /* [RO][32] Channel priority status for channels 16 to 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_TMEU_CHANNEL_BYPASS_STATUS_0_31 ,0x02290640) /* [RO][32] TMEU channel bypass status */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_INTERNAL_LOOPBACK_INFLIGHT_STATUS_0_31 ,0x02290644) /* [RO][32] Inflight status in internal loopback mode for channels 0-31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_INTERNAL_LOOPBACK_DOWNSTREAM_BBUFF_FULL_STATUS_0_31 ,0x02290648) /* [RO][32] Downstream burst buffer fullness status in internal loopback mode */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MASK_CLEAR_PAUSE_AT_DESC_END_FROM_MEMDMA_STATUS_0_31 ,0x022907dc) /* [RO][32] Pause at descriptor end clear mask status bit for all PB channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MASK_CLEAR_PAUSE_AT_DESC_END_FROM_HOST_STATUS_0_31 ,0x022907e4) /* [RO][32] Pause at descriptor end clear mask status bit for all PB channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DESCRIPTOR_LESS_MODE_STATUS_0_31 ,0x022907ec) /* [RO][32] Descriptorless status for all PB channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_ARBITER_ZERO_BYTE_TRANS_PRIORITY_STATUS_0_31 ,0x022907f4) /* [RO][32] Zero Byte Transaction Priority status for all PB channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_ARBITER_SEND_DCP_ONLY_TRANS_AS_HIGH_PRIORITY_STATUS_0_31 ,0x022907fc) /* [RO][32] DCP-only-transaction priority status for all PB channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_EPKT_IN_PROGRESS_0_31      ,0x0229082c) /* [RO][32] Ethernet packet in progress status for channels 0 - 31. */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_AV_EPKT_IN_PROGRESS_0_31   ,0x02290830) /* [RO][32] AV ethernet packet in progress flag for channels 0 - 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_RETRANS_EPKT_IN_PROGRESS_0_31 ,0x02290834) /* [RO][32] Retransmission ethernet packet in progress flag for channels 0 - 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_BTP_EPKT_IN_PROGRESS_0_31  ,0x02290838) /* [RO][32] HW generated ethernet packet in progress flag for channels 0 - 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_RETRANS_EPKT_IN_PIPE_0_31  ,0x0229083c) /* [RO][32] Retransmission packet in internal pipe status bit for channels 0 - 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_STALL_STATUS_0_31          ,0x022908c4) /* [RO][32] Stall status bits for channels 0 - 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_RETRANS_AV_PAUSE_STATUS_0_31 ,0x022908cc) /* [RO][32] AV pause status bits for channels 0 - 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_RETRANS_AV_PAUSE_AUTO_CLR_STATUS_0_31 ,0x022908d4) /* [RO][32] AV pause auto clear status bits for channels 0 - 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_RETRANS_BUFF_DATA_RDY_STATUS_0_31 ,0x022908dc) /* [RO][32] Buffer data ready for retransmission data for channels 0 - 31. */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_ETH_LAST_EPKT_AUTO_PUSH_EN_STATUS_0_31 ,0x022908e4) /* [RO][32] Force push enable status bits for channels 0 - 31. */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_LAST_EPKT_FORCE_PUSH_STATUS_0_31 ,0x022908ec) /* [RO][32] Force push status bits for channels 0 - 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CH0_BTP_STATUS0            ,0x02290aac) /* [RO][32] BTP slot status register for channel 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CH1_BTP_STATUS0            ,0x02290ab0) /* [RO][32] BTP slot status register for channel 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CH2_BTP_STATUS0            ,0x02290ab4) /* [RO][32] BTP slot status register for channel 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CH3_BTP_STATUS0            ,0x02290ab8) /* [RO][32] BTP slot status register for channel 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CH4_BTP_STATUS0            ,0x02290abc) /* [RO][32] BTP slot status register for channel 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CH5_BTP_STATUS0            ,0x02290ac0) /* [RO][32] BTP slot status register for channel 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CH6_BTP_STATUS0            ,0x02290ac4) /* [RO][32] BTP slot status register for channel 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CH7_BTP_STATUS0            ,0x02290ac8) /* [RO][32] BTP slot status register for channel 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CH8_BTP_STATUS0            ,0x02290acc) /* [RO][32] BTP slot status register for channel 8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CH9_BTP_STATUS0            ,0x02290ad0) /* [RO][32] BTP slot status register for channel 9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CH10_BTP_STATUS0           ,0x02290ad4) /* [RO][32] BTP slot status register for channel 10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CH11_BTP_STATUS0           ,0x02290ad8) /* [RO][32] BTP slot status register for channel 11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CH12_BTP_STATUS0           ,0x02290adc) /* [RO][32] BTP slot status register for channel 12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CH13_BTP_STATUS0           ,0x02290ae0) /* [RO][32] BTP slot status register for channel 13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CH14_BTP_STATUS0           ,0x02290ae4) /* [RO][32] BTP slot status register for channel 14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CH15_BTP_STATUS0           ,0x02290ae8) /* [RO][32] BTP slot status register for channel 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CH16_BTP_STATUS0           ,0x02290aec) /* [RO][32] BTP slot status register for channel 16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CH17_BTP_STATUS0           ,0x02290af0) /* [RO][32] BTP slot status register for channel 17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CH18_BTP_STATUS0           ,0x02290af4) /* [RO][32] BTP slot status register for channel 18 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CH19_BTP_STATUS0           ,0x02290af8) /* [RO][32] BTP slot status register for channel 19 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CH20_BTP_STATUS0           ,0x02290afc) /* [RO][32] BTP slot status register for channel 20 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CH21_BTP_STATUS0           ,0x02290b00) /* [RO][32] BTP slot status register for channel 21 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CH22_BTP_STATUS0           ,0x02290b04) /* [RO][32] BTP slot status register for channel 22 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CH23_BTP_STATUS0           ,0x02290b08) /* [RO][32] BTP slot status register for channel 23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CH24_BTP_STATUS0           ,0x02290b0c) /* [RO][32] BTP slot status register for channel 24 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CH25_BTP_STATUS0           ,0x02290b10) /* [RO][32] BTP slot status register for channel 25 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CH26_BTP_STATUS0           ,0x02290b14) /* [RO][32] BTP slot status register for channel 26 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CH27_BTP_STATUS0           ,0x02290b18) /* [RO][32] BTP slot status register for channel 27 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CH28_BTP_STATUS0           ,0x02290b1c) /* [RO][32] BTP slot status register for channel 28 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CH29_BTP_STATUS0           ,0x02290b20) /* [RO][32] BTP slot status register for channel 29 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CH30_BTP_STATUS0           ,0x02290b24) /* [RO][32] BTP slot status register for channel 30 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CH31_BTP_STATUS0           ,0x02290b28) /* [RO][32] BTP slot status register for channel 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_BTP0_COUNT_IN_PROGRESS_STATUS_0_31 ,0x02290b2c) /* [RO][32] BTP packet/byte counting in progress for channels 0 - 31. Debug only register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_BTP1_COUNT_IN_PROGRESS_STATUS_0_31 ,0x02290b30) /* [RO][32] BTP packet/byte counting in progress for channels 0 - 31. Debug only register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_BTP2_COUNT_IN_PROGRESS_STATUS_0_31 ,0x02290b34) /* [RO][32] BTP packet/byte counting in progress for channels 0 - 31. Debug only register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_TCPIP_WINDOW_PAUSE_STATUS_0_31 ,0x02290b38) /* [RO][32] TCPIP window pause status for channels 0 - 31. Debug only register. */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_BTP0_WAIT_FOR_CONFIG_STATUS_0_31 ,0x02290b3c) /* [RO][32] AV pause status for channels 0 - 31 when the next BTP is not programmed in BTP0 configuration space. Debug only register. */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_BTP1_WAIT_FOR_CONFIG_STATUS_0_31 ,0x02290b40) /* [RO][32] AV pause status for channels 0 - 31 when the next BTP is not programmed in BTP1 configuration space. Debug only register. */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_BTP2_WAIT_FOR_CONFIG_STATUS_0_31 ,0x02290b44) /* [RO][32] AV pause status for channels 0 - 31 when the next BTP is not programmed in BTP2 configuration space. Debug only register. */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_TAGID_TRACKER_DATA_0       ,0x02290b54) /* [RO][32] Data present in TagID tracker location 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_TAGID_TRACKER_DATA_1       ,0x02290b58) /* [RO][32] Data present in TagID tracker location 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_TAGID_TRACKER_DATA_2       ,0x02290b5c) /* [RO][32] Data present in TagID tracker location 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_TAGID_TRACKER_DATA_3       ,0x02290b60) /* [RO][32] Data present in TagID tracker location 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_TAGID_TRACKER_DATA_4       ,0x02290b64) /* [RO][32] Data present in TagID tracker location 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_TAGID_TRACKER_DATA_5       ,0x02290b68) /* [RO][32] Data present in TagID tracker location 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_TAGID_TRACKER_DATA_6       ,0x02290b6c) /* [RO][32] Data present in TagID tracker location 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_TAGID_TRACKER_DATA_7       ,0x02290b70) /* [RO][32] Data present in TagID tracker location 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_TAGID_TRACKER_DATA_8       ,0x02290b74) /* [RO][32] Data present in TagID tracker location 8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_TAGID_TRACKER_DATA_9       ,0x02290b78) /* [RO][32] Data present in TagID tracker location 9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_TAGID_TRACKER_DATA_10      ,0x02290b7c) /* [RO][32] Data present in TagID tracker location 10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_TAGID_TRACKER_DATA_11      ,0x02290b80) /* [RO][32] Data present in TagID tracker location 11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_TAGID_TRACKER_DATA_12      ,0x02290b84) /* [RO][32] Data present in TagID tracker location 12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_TAGID_TRACKER_DATA_13      ,0x02290b88) /* [RO][32] Data present in TagID tracker location 13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_TAGID_TRACKER_DATA_14      ,0x02290b8c) /* [RO][32] Data present in TagID tracker location 14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_TAGID_TRACKER_DATA_15      ,0x02290b90) /* [RO][32] Data present in TagID tracker location 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_TAGID_TRACKER_DATA_16      ,0x02290b94) /* [RO][32] Data present in TagID tracker location 16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_TAGID_TRACKER_DATA_17      ,0x02290b98) /* [RO][32] Data present in TagID tracker location 17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_TAGID_TRACKER_DATA_18      ,0x02290b9c) /* [RO][32] Data present in TagID tracker location 18 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_TAGID_TRACKER_DATA_19      ,0x02290ba0) /* [RO][32] Data present in TagID tracker location 19 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_TAGID_TRACKER_DATA_20      ,0x02290ba4) /* [RO][32] Data present in TagID tracker location 20 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_TAGID_TRACKER_DATA_21      ,0x02290ba8) /* [RO][32] Data present in TagID tracker location 21 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_TAGID_TRACKER_DATA_22      ,0x02290bac) /* [RO][32] Data present in TagID tracker location 22 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_TAGID_TRACKER_DATA_23      ,0x02290bb0) /* [RO][32] Data present in TagID tracker location 23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_TAGID_TRACKER_DATA_24      ,0x02290bb4) /* [RO][32] Data present in TagID tracker location 24 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_TAGID_TRACKER_DATA_25      ,0x02290bb8) /* [RO][32] Data present in TagID tracker location 25 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_TAGID_TRACKER_DATA_26      ,0x02290bbc) /* [RO][32] Data present in TagID tracker location 26 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_TAGID_TRACKER_DATA_27      ,0x02290bc0) /* [RO][32] Data present in TagID tracker location 27 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_TAGID_TRACKER_DATA_28      ,0x02290bc4) /* [RO][32] Data present in TagID tracker location 28 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_TAGID_TRACKER_DATA_29      ,0x02290bc8) /* [RO][32] Data present in TagID tracker location 29 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_TAGID_TRACKER_DATA_30      ,0x02290bcc) /* [RO][32] Data present in TagID tracker location 30 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_TAGID_TRACKER_DATA_31      ,0x02290bd0) /* [RO][32] Data present in TagID tracker location 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_0                    ,0x02290bd4) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_1                    ,0x02290bd8) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_2                    ,0x02290bdc) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_3                    ,0x02290be0) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_4                    ,0x02290be4) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_5                    ,0x02290be8) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_6                    ,0x02290bec) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_7                    ,0x02290bf0) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_8                    ,0x02290bf4) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_9                    ,0x02290bf8) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_10                   ,0x02290bfc) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_11                   ,0x02290c00) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_12                   ,0x02290c04) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_13                   ,0x02290c08) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_14                   ,0x02290c0c) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_15                   ,0x02290c10) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_16                   ,0x02290c14) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_17                   ,0x02290c18) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_18                   ,0x02290c1c) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_19                   ,0x02290c20) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_20                   ,0x02290c24) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_21                   ,0x02290c28) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_22                   ,0x02290c2c) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_23                   ,0x02290c30) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_24                   ,0x02290c34) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_25                   ,0x02290c38) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_26                   ,0x02290c3c) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_27                   ,0x02290c40) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_28                   ,0x02290c44) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_29                   ,0x02290c48) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_30                   ,0x02290c4c) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_31                   ,0x02290c50) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_32                   ,0x02290c54) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_33                   ,0x02290c58) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_34                   ,0x02290c5c) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_35                   ,0x02290c60) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_36                   ,0x02290c64) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_37                   ,0x02290c68) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_38                   ,0x02290c6c) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURE_BUS_IF_MAX_PLAYBACKS     ,0x022fb000) /* [RO][32] Data Transport max number of playbacks supported */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURE_BUS_IF_MAX_PID_CHANNELS  ,0x022fb004) /* [RO][32] Data Transport max number of PID channels supported excluding MEMDA */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURE_BUS_IF_MEMDMA_MAX_PID_CHANNELS ,0x022fb008) /* [RO][32] Data Transport max number of PID channels supported for MEMDMA */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURE_BUS_IF_MAX_INPUT_BANDS   ,0x022fb00c) /* [RO][32] Data Transport max number of input bands supported */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURE_BUS_IF_MAX_RMX_CHANNELS  ,0x022fb010) /* [RO][32] Data Transport max number of RMX channels supported */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURE_BUS_IF_MAX_PID_PARSERS   ,0x022fb014) /* [RO][32] Data Transport max number of PID parsers supported */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURE_BUS_IF_XPT_CHECKER_IDS   ,0x022fb030) /* [RO][32] Checker Invalid IDs */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURE_BUS_IF_MEMDMA_CHECKER_IDS ,0x022fb040) /* [RO][32] Checker Invalid IDs */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SAGE_SEC_CHECKER_INTR2_HOST_STATUS ,0x022fbe00) /* [RO][32] HOST interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SAGE_SEC_CHECKER_INTR2_HOST_MASK_STATUS ,0x022fbe0c) /* [RO][32] HOST interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_HOST_SEC_CHECKER_INTR2_HOST_STATUS ,0x022fbf00) /* [RO][32] HOST interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_HOST_SEC_CHECKER_INTR2_HOST_MASK_STATUS ,0x022fbf0c) /* [RO][32] HOST interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SRAC_BSP_INTR2_STATUS           ,0x022fc000) /* [RO][32] BSP Violation Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SRAC_BSP_INTR2_MASK             ,0x022fc00c) /* [RO][32] BSP Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SRAC_CAPTURE_MASTER             ,0x022fe00c) /* [RO][32] SRAC Capture Master ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SRAC_CAPTURE_DATA               ,0x022fe010) /* [RO][32] SRAC Capture Write Data Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SRAC_CAPTURE_ADDRESS            ,0x022fe018) /* [RO][32] SRAC Capture Address Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SRAC_CAPTURE_SRAC_ID            ,0x022fe020) /* [RO][32] SRAC Capture SRAC ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SRAC_CAPTURE_STATUS             ,0x022fe024) /* [RO][32] SRAC Capture Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SRAC_SLICE_00_ACCESS_CONTROL_STATUS ,0x022ff01c) /* [RO][32] SRAC 00 Access Control Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SRAC_SLICE_01_ACCESS_CONTROL_STATUS ,0x022ff03c) /* [RO][32] SRAC 01 Access Control Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SRAC_SLICE_02_ACCESS_CONTROL_STATUS ,0x022ff05c) /* [RO][32] SRAC 02 Access Control Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SRAC_SLICE_03_ACCESS_CONTROL_STATUS ,0x022ff07c) /* [RO][32] SRAC 03 Access Control Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SRAC_SLICE_04_ACCESS_CONTROL_STATUS ,0x022ff09c) /* [RO][32] SRAC 04 Access Control Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SRAC_SLICE_05_ACCESS_CONTROL_STATUS ,0x022ff0bc) /* [RO][32] SRAC 05 Access Control Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SRAC_SLICE_06_ACCESS_CONTROL_STATUS ,0x022ff0dc) /* [RO][32] SRAC 06 Access Control Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SRAC_SLICE_07_ACCESS_CONTROL_STATUS ,0x022ff0fc) /* [RO][32] SRAC 07 Access Control Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SRAC_SLICE_08_ACCESS_CONTROL_STATUS ,0x022ff11c) /* [RO][32] SRAC 08 Access Control Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SRAC_SLICE_09_ACCESS_CONTROL_STATUS ,0x022ff13c) /* [RO][32] SRAC 09 Access Control Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SRAC_SLICE_10_ACCESS_CONTROL_STATUS ,0x022ff15c) /* [RO][32] SRAC 10 Access Control Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SRAC_SLICE_11_ACCESS_CONTROL_STATUS ,0x022ff17c) /* [RO][32] SRAC 11 Access Control Status Register */

/* End of File */
