module Adder(
        input [7:0] a,
        input [7:0] b,
        output [7:0] sum
        );
    // A Verilog module that adds two 8-bit numbers

    assign sum = a + b; // Assign statement that performs addition

endmodule // End of module Adder.