# week-1

## Daywise Updates

The workshop is organized by day, each with a dedicated README file:

- [Day 1: Introduction to Verilog RTL Design & Synthesis](day1/README.md)
- [Day 2: Timing Lib,hierarchical vs flat synthesis and efficient flop coding styles](day2/README.md)
- [Day 3: Combinational and Sequential Optimization](day3/README.md)
- [Day 4: Gate-Level Simulation (GLS), Blocking vs Non-Blocking and Synthesis-Simulation Mismatch ](day4/README.md)
- [Day 5: Optimization in Synthesis ](Day_5/README.md)
