-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
-- Date        : Sun Nov 18 19:24:53 2018
-- Host        : avin-MacBookPro running 64-bit Ubuntu 18.04.1 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/avin/Documents/embedded_lab4/embedded_lab4.srcs/sources_1/ip/picture_1/picture_sim_netlist.vhdl
-- Design      : picture
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z010clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity picture_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_15\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_16\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_17\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_18\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_20\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_21\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_22\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_24\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_25\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_26\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_28\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_29\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_30\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_31\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_32\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_33\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_34\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_35\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_36\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_37\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_38\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_39\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_40\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_41\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_43\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_44\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_45\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_46\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_47\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_48\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_49\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_50\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_51\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_52\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_53\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_54\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of picture_blk_mem_gen_mux : entity is "blk_mem_gen_mux";
end picture_blk_mem_gen_mux;

architecture STRUCTURE of picture_blk_mem_gen_mux is
  signal \douta[0]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC_VECTOR ( 6 downto 0 );
begin
\douta[0]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[0]_INST_0_i_1_n_0\,
      I1 => \douta[0]_INST_0_i_2_n_0\,
      O => douta(0),
      S => sel_pipe(6)
    );
\douta[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[0]_INST_0_i_3_n_0\,
      I1 => \douta[0]_INST_0_i_4_n_0\,
      I2 => sel_pipe(5),
      I3 => \douta[0]_INST_0_i_5_n_0\,
      I4 => sel_pipe(4),
      I5 => \douta[0]_INST_0_i_6_n_0\,
      O => \douta[0]_INST_0_i_1_n_0\
    );
\douta[0]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[0]_INST_0_i_23_n_0\,
      I1 => \douta[0]_INST_0_i_24_n_0\,
      O => \douta[0]_INST_0_i_10_n_0\,
      S => sel_pipe(3)
    );
\douta[0]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_28\(0),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_29\(0),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_30\(0),
      O => \douta[0]_INST_0_i_11_n_0\
    );
\douta[0]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_24\(0),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_25\(0),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_26\(0),
      O => \douta[0]_INST_0_i_12_n_0\
    );
\douta[0]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_35\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_36\(0),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_37\(0),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_38\(0),
      O => \douta[0]_INST_0_i_13_n_0\
    );
\douta[0]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_31\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_32\(0),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_33\(0),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_34\(0),
      O => \douta[0]_INST_0_i_14_n_0\
    );
\douta[0]_INST_0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_43\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_44\(0),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_45\(0),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_46\(0),
      O => \douta[0]_INST_0_i_15_n_0\
    );
\douta[0]_INST_0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_39\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_40\(0),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_41\(0),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42\(0),
      O => \douta[0]_INST_0_i_16_n_0\
    );
\douta[0]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_51\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_52\(0),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_53\(0),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_54\(0),
      O => \douta[0]_INST_0_i_17_n_0\
    );
\douta[0]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_47\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_48\(0),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_49\(0),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_50\(0),
      O => \douta[0]_INST_0_i_18_n_0\
    );
\douta[0]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(0),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(0),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(0),
      O => \douta[0]_INST_0_i_19_n_0\
    );
\douta[0]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[0]_INST_0_i_7_n_0\,
      I1 => \douta[0]_INST_0_i_8_n_0\,
      I2 => sel_pipe(5),
      I3 => \douta[0]_INST_0_i_9_n_0\,
      I4 => sel_pipe(4),
      I5 => \douta[0]_INST_0_i_10_n_0\,
      O => \douta[0]_INST_0_i_2_n_0\
    );
\douta[0]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(0),
      O => \douta[0]_INST_0_i_20_n_0\
    );
\douta[0]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12\(0),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13\(0),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14\(0),
      O => \douta[0]_INST_0_i_21_n_0\
    );
\douta[0]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\(0),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\(0),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\(0),
      O => \douta[0]_INST_0_i_22_n_0\
    );
\douta[0]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_20\(0),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_21\(0),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_22\(0),
      O => \douta[0]_INST_0_i_23_n_0\
    );
\douta[0]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_15\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_16\(0),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_17\(0),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_18\(0),
      O => \douta[0]_INST_0_i_24_n_0\
    );
\douta[0]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[0]_INST_0_i_11_n_0\,
      I1 => \douta[0]_INST_0_i_12_n_0\,
      O => \douta[0]_INST_0_i_3_n_0\,
      S => sel_pipe(3)
    );
\douta[0]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[0]_INST_0_i_13_n_0\,
      I1 => \douta[0]_INST_0_i_14_n_0\,
      O => \douta[0]_INST_0_i_4_n_0\,
      S => sel_pipe(3)
    );
\douta[0]_INST_0_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[0]_INST_0_i_15_n_0\,
      I1 => \douta[0]_INST_0_i_16_n_0\,
      O => \douta[0]_INST_0_i_5_n_0\,
      S => sel_pipe(3)
    );
\douta[0]_INST_0_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[0]_INST_0_i_17_n_0\,
      I1 => \douta[0]_INST_0_i_18_n_0\,
      O => \douta[0]_INST_0_i_6_n_0\,
      S => sel_pipe(3)
    );
\douta[0]_INST_0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sel_pipe(2),
      I1 => sel_pipe(0),
      I2 => DOADO(0),
      I3 => sel_pipe(1),
      I4 => sel_pipe(3),
      O => \douta[0]_INST_0_i_7_n_0\
    );
\douta[0]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[0]_INST_0_i_19_n_0\,
      I1 => \douta[0]_INST_0_i_20_n_0\,
      O => \douta[0]_INST_0_i_8_n_0\,
      S => sel_pipe(3)
    );
\douta[0]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[0]_INST_0_i_21_n_0\,
      I1 => \douta[0]_INST_0_i_22_n_0\,
      O => \douta[0]_INST_0_i_9_n_0\,
      S => sel_pipe(3)
    );
\douta[1]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[1]_INST_0_i_1_n_0\,
      I1 => \douta[1]_INST_0_i_2_n_0\,
      O => douta(1),
      S => sel_pipe(6)
    );
\douta[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[1]_INST_0_i_3_n_0\,
      I1 => \douta[1]_INST_0_i_4_n_0\,
      I2 => sel_pipe(5),
      I3 => \douta[1]_INST_0_i_5_n_0\,
      I4 => sel_pipe(4),
      I5 => \douta[1]_INST_0_i_6_n_0\,
      O => \douta[1]_INST_0_i_1_n_0\
    );
\douta[1]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[1]_INST_0_i_23_n_0\,
      I1 => \douta[1]_INST_0_i_24_n_0\,
      O => \douta[1]_INST_0_i_10_n_0\,
      S => sel_pipe(3)
    );
\douta[1]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_28\(1),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_29\(1),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_30\(1),
      O => \douta[1]_INST_0_i_11_n_0\
    );
\douta[1]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_24\(1),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_25\(1),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_26\(1),
      O => \douta[1]_INST_0_i_12_n_0\
    );
\douta[1]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_35\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_36\(1),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_37\(1),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_38\(1),
      O => \douta[1]_INST_0_i_13_n_0\
    );
\douta[1]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_31\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_32\(1),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_33\(1),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_34\(1),
      O => \douta[1]_INST_0_i_14_n_0\
    );
\douta[1]_INST_0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_43\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_44\(1),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_45\(1),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_46\(1),
      O => \douta[1]_INST_0_i_15_n_0\
    );
\douta[1]_INST_0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_39\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_40\(1),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_41\(1),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42\(1),
      O => \douta[1]_INST_0_i_16_n_0\
    );
\douta[1]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_51\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_52\(1),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_53\(1),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_54\(1),
      O => \douta[1]_INST_0_i_17_n_0\
    );
\douta[1]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_47\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_48\(1),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_49\(1),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_50\(1),
      O => \douta[1]_INST_0_i_18_n_0\
    );
\douta[1]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(1),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(1),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(1),
      O => \douta[1]_INST_0_i_19_n_0\
    );
\douta[1]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[1]_INST_0_i_7_n_0\,
      I1 => \douta[1]_INST_0_i_8_n_0\,
      I2 => sel_pipe(5),
      I3 => \douta[1]_INST_0_i_9_n_0\,
      I4 => sel_pipe(4),
      I5 => \douta[1]_INST_0_i_10_n_0\,
      O => \douta[1]_INST_0_i_2_n_0\
    );
\douta[1]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(1),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(1),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(1),
      O => \douta[1]_INST_0_i_20_n_0\
    );
\douta[1]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12\(1),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13\(1),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14\(1),
      O => \douta[1]_INST_0_i_21_n_0\
    );
\douta[1]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\(1),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\(1),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\(1),
      O => \douta[1]_INST_0_i_22_n_0\
    );
\douta[1]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_20\(1),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_21\(1),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_22\(1),
      O => \douta[1]_INST_0_i_23_n_0\
    );
\douta[1]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_15\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_16\(1),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_17\(1),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_18\(1),
      O => \douta[1]_INST_0_i_24_n_0\
    );
\douta[1]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[1]_INST_0_i_11_n_0\,
      I1 => \douta[1]_INST_0_i_12_n_0\,
      O => \douta[1]_INST_0_i_3_n_0\,
      S => sel_pipe(3)
    );
\douta[1]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[1]_INST_0_i_13_n_0\,
      I1 => \douta[1]_INST_0_i_14_n_0\,
      O => \douta[1]_INST_0_i_4_n_0\,
      S => sel_pipe(3)
    );
\douta[1]_INST_0_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[1]_INST_0_i_15_n_0\,
      I1 => \douta[1]_INST_0_i_16_n_0\,
      O => \douta[1]_INST_0_i_5_n_0\,
      S => sel_pipe(3)
    );
\douta[1]_INST_0_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[1]_INST_0_i_17_n_0\,
      I1 => \douta[1]_INST_0_i_18_n_0\,
      O => \douta[1]_INST_0_i_6_n_0\,
      S => sel_pipe(3)
    );
\douta[1]_INST_0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sel_pipe(2),
      I1 => sel_pipe(0),
      I2 => DOADO(1),
      I3 => sel_pipe(1),
      I4 => sel_pipe(3),
      O => \douta[1]_INST_0_i_7_n_0\
    );
\douta[1]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[1]_INST_0_i_19_n_0\,
      I1 => \douta[1]_INST_0_i_20_n_0\,
      O => \douta[1]_INST_0_i_8_n_0\,
      S => sel_pipe(3)
    );
\douta[1]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[1]_INST_0_i_21_n_0\,
      I1 => \douta[1]_INST_0_i_22_n_0\,
      O => \douta[1]_INST_0_i_9_n_0\,
      S => sel_pipe(3)
    );
\douta[2]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[2]_INST_0_i_1_n_0\,
      I1 => \douta[2]_INST_0_i_2_n_0\,
      O => douta(2),
      S => sel_pipe(6)
    );
\douta[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[2]_INST_0_i_3_n_0\,
      I1 => \douta[2]_INST_0_i_4_n_0\,
      I2 => sel_pipe(5),
      I3 => \douta[2]_INST_0_i_5_n_0\,
      I4 => sel_pipe(4),
      I5 => \douta[2]_INST_0_i_6_n_0\,
      O => \douta[2]_INST_0_i_1_n_0\
    );
\douta[2]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[2]_INST_0_i_23_n_0\,
      I1 => \douta[2]_INST_0_i_24_n_0\,
      O => \douta[2]_INST_0_i_10_n_0\,
      S => sel_pipe(3)
    );
\douta[2]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_28\(2),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_29\(2),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_30\(2),
      O => \douta[2]_INST_0_i_11_n_0\
    );
\douta[2]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_24\(2),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_25\(2),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_26\(2),
      O => \douta[2]_INST_0_i_12_n_0\
    );
\douta[2]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_35\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_36\(2),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_37\(2),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_38\(2),
      O => \douta[2]_INST_0_i_13_n_0\
    );
\douta[2]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_31\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_32\(2),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_33\(2),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_34\(2),
      O => \douta[2]_INST_0_i_14_n_0\
    );
\douta[2]_INST_0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_43\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_44\(2),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_45\(2),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_46\(2),
      O => \douta[2]_INST_0_i_15_n_0\
    );
\douta[2]_INST_0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_39\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_40\(2),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_41\(2),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42\(2),
      O => \douta[2]_INST_0_i_16_n_0\
    );
\douta[2]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_51\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_52\(2),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_53\(2),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_54\(2),
      O => \douta[2]_INST_0_i_17_n_0\
    );
\douta[2]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_47\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_48\(2),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_49\(2),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_50\(2),
      O => \douta[2]_INST_0_i_18_n_0\
    );
\douta[2]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(2),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(2),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(2),
      O => \douta[2]_INST_0_i_19_n_0\
    );
\douta[2]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[2]_INST_0_i_7_n_0\,
      I1 => \douta[2]_INST_0_i_8_n_0\,
      I2 => sel_pipe(5),
      I3 => \douta[2]_INST_0_i_9_n_0\,
      I4 => sel_pipe(4),
      I5 => \douta[2]_INST_0_i_10_n_0\,
      O => \douta[2]_INST_0_i_2_n_0\
    );
\douta[2]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(2),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(2),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(2),
      O => \douta[2]_INST_0_i_20_n_0\
    );
\douta[2]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12\(2),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13\(2),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14\(2),
      O => \douta[2]_INST_0_i_21_n_0\
    );
\douta[2]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\(2),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\(2),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\(2),
      O => \douta[2]_INST_0_i_22_n_0\
    );
\douta[2]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_20\(2),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_21\(2),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_22\(2),
      O => \douta[2]_INST_0_i_23_n_0\
    );
\douta[2]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_15\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_16\(2),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_17\(2),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_18\(2),
      O => \douta[2]_INST_0_i_24_n_0\
    );
\douta[2]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[2]_INST_0_i_11_n_0\,
      I1 => \douta[2]_INST_0_i_12_n_0\,
      O => \douta[2]_INST_0_i_3_n_0\,
      S => sel_pipe(3)
    );
\douta[2]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[2]_INST_0_i_13_n_0\,
      I1 => \douta[2]_INST_0_i_14_n_0\,
      O => \douta[2]_INST_0_i_4_n_0\,
      S => sel_pipe(3)
    );
\douta[2]_INST_0_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[2]_INST_0_i_15_n_0\,
      I1 => \douta[2]_INST_0_i_16_n_0\,
      O => \douta[2]_INST_0_i_5_n_0\,
      S => sel_pipe(3)
    );
\douta[2]_INST_0_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[2]_INST_0_i_17_n_0\,
      I1 => \douta[2]_INST_0_i_18_n_0\,
      O => \douta[2]_INST_0_i_6_n_0\,
      S => sel_pipe(3)
    );
\douta[2]_INST_0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sel_pipe(2),
      I1 => sel_pipe(0),
      I2 => DOADO(2),
      I3 => sel_pipe(1),
      I4 => sel_pipe(3),
      O => \douta[2]_INST_0_i_7_n_0\
    );
\douta[2]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[2]_INST_0_i_19_n_0\,
      I1 => \douta[2]_INST_0_i_20_n_0\,
      O => \douta[2]_INST_0_i_8_n_0\,
      S => sel_pipe(3)
    );
\douta[2]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[2]_INST_0_i_21_n_0\,
      I1 => \douta[2]_INST_0_i_22_n_0\,
      O => \douta[2]_INST_0_i_9_n_0\,
      S => sel_pipe(3)
    );
\douta[3]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_1_n_0\,
      I1 => \douta[3]_INST_0_i_2_n_0\,
      O => douta(3),
      S => sel_pipe(6)
    );
\douta[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[3]_INST_0_i_3_n_0\,
      I1 => \douta[3]_INST_0_i_4_n_0\,
      I2 => sel_pipe(5),
      I3 => \douta[3]_INST_0_i_5_n_0\,
      I4 => sel_pipe(4),
      I5 => \douta[3]_INST_0_i_6_n_0\,
      O => \douta[3]_INST_0_i_1_n_0\
    );
\douta[3]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_23_n_0\,
      I1 => \douta[3]_INST_0_i_24_n_0\,
      O => \douta[3]_INST_0_i_10_n_0\,
      S => sel_pipe(3)
    );
\douta[3]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_28\(3),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_29\(3),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_30\(3),
      O => \douta[3]_INST_0_i_11_n_0\
    );
\douta[3]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_24\(3),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_25\(3),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_26\(3),
      O => \douta[3]_INST_0_i_12_n_0\
    );
\douta[3]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_35\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_36\(3),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_37\(3),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_38\(3),
      O => \douta[3]_INST_0_i_13_n_0\
    );
\douta[3]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_31\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_32\(3),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_33\(3),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_34\(3),
      O => \douta[3]_INST_0_i_14_n_0\
    );
\douta[3]_INST_0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_43\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_44\(3),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_45\(3),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_46\(3),
      O => \douta[3]_INST_0_i_15_n_0\
    );
\douta[3]_INST_0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_39\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_40\(3),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_41\(3),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42\(3),
      O => \douta[3]_INST_0_i_16_n_0\
    );
\douta[3]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_51\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_52\(3),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_53\(3),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_54\(3),
      O => \douta[3]_INST_0_i_17_n_0\
    );
\douta[3]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_47\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_48\(3),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_49\(3),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_50\(3),
      O => \douta[3]_INST_0_i_18_n_0\
    );
\douta[3]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(3),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(3),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(3),
      O => \douta[3]_INST_0_i_19_n_0\
    );
\douta[3]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[3]_INST_0_i_7_n_0\,
      I1 => \douta[3]_INST_0_i_8_n_0\,
      I2 => sel_pipe(5),
      I3 => \douta[3]_INST_0_i_9_n_0\,
      I4 => sel_pipe(4),
      I5 => \douta[3]_INST_0_i_10_n_0\,
      O => \douta[3]_INST_0_i_2_n_0\
    );
\douta[3]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(3),
      O => \douta[3]_INST_0_i_20_n_0\
    );
\douta[3]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12\(3),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13\(3),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14\(3),
      O => \douta[3]_INST_0_i_21_n_0\
    );
\douta[3]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\(3),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\(3),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\(3),
      O => \douta[3]_INST_0_i_22_n_0\
    );
\douta[3]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_20\(3),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_21\(3),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_22\(3),
      O => \douta[3]_INST_0_i_23_n_0\
    );
\douta[3]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_15\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_16\(3),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_17\(3),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_18\(3),
      O => \douta[3]_INST_0_i_24_n_0\
    );
\douta[3]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_11_n_0\,
      I1 => \douta[3]_INST_0_i_12_n_0\,
      O => \douta[3]_INST_0_i_3_n_0\,
      S => sel_pipe(3)
    );
\douta[3]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_13_n_0\,
      I1 => \douta[3]_INST_0_i_14_n_0\,
      O => \douta[3]_INST_0_i_4_n_0\,
      S => sel_pipe(3)
    );
\douta[3]_INST_0_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_15_n_0\,
      I1 => \douta[3]_INST_0_i_16_n_0\,
      O => \douta[3]_INST_0_i_5_n_0\,
      S => sel_pipe(3)
    );
\douta[3]_INST_0_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_17_n_0\,
      I1 => \douta[3]_INST_0_i_18_n_0\,
      O => \douta[3]_INST_0_i_6_n_0\,
      S => sel_pipe(3)
    );
\douta[3]_INST_0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sel_pipe(2),
      I1 => sel_pipe(0),
      I2 => DOADO(3),
      I3 => sel_pipe(1),
      I4 => sel_pipe(3),
      O => \douta[3]_INST_0_i_7_n_0\
    );
\douta[3]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_19_n_0\,
      I1 => \douta[3]_INST_0_i_20_n_0\,
      O => \douta[3]_INST_0_i_8_n_0\,
      S => sel_pipe(3)
    );
\douta[3]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_21_n_0\,
      I1 => \douta[3]_INST_0_i_22_n_0\,
      O => \douta[3]_INST_0_i_9_n_0\,
      S => sel_pipe(3)
    );
\douta[4]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_1_n_0\,
      I1 => \douta[4]_INST_0_i_2_n_0\,
      O => douta(4),
      S => sel_pipe(6)
    );
\douta[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[4]_INST_0_i_3_n_0\,
      I1 => \douta[4]_INST_0_i_4_n_0\,
      I2 => sel_pipe(5),
      I3 => \douta[4]_INST_0_i_5_n_0\,
      I4 => sel_pipe(4),
      I5 => \douta[4]_INST_0_i_6_n_0\,
      O => \douta[4]_INST_0_i_1_n_0\
    );
\douta[4]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_23_n_0\,
      I1 => \douta[4]_INST_0_i_24_n_0\,
      O => \douta[4]_INST_0_i_10_n_0\,
      S => sel_pipe(3)
    );
\douta[4]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_28\(4),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_29\(4),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_30\(4),
      O => \douta[4]_INST_0_i_11_n_0\
    );
\douta[4]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_24\(4),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_25\(4),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_26\(4),
      O => \douta[4]_INST_0_i_12_n_0\
    );
\douta[4]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_35\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_36\(4),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_37\(4),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_38\(4),
      O => \douta[4]_INST_0_i_13_n_0\
    );
\douta[4]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_31\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_32\(4),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_33\(4),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_34\(4),
      O => \douta[4]_INST_0_i_14_n_0\
    );
\douta[4]_INST_0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_43\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_44\(4),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_45\(4),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_46\(4),
      O => \douta[4]_INST_0_i_15_n_0\
    );
\douta[4]_INST_0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_39\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_40\(4),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_41\(4),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42\(4),
      O => \douta[4]_INST_0_i_16_n_0\
    );
\douta[4]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_51\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_52\(4),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_53\(4),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_54\(4),
      O => \douta[4]_INST_0_i_17_n_0\
    );
\douta[4]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_47\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_48\(4),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_49\(4),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_50\(4),
      O => \douta[4]_INST_0_i_18_n_0\
    );
\douta[4]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(4),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(4),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(4),
      O => \douta[4]_INST_0_i_19_n_0\
    );
\douta[4]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[4]_INST_0_i_7_n_0\,
      I1 => \douta[4]_INST_0_i_8_n_0\,
      I2 => sel_pipe(5),
      I3 => \douta[4]_INST_0_i_9_n_0\,
      I4 => sel_pipe(4),
      I5 => \douta[4]_INST_0_i_10_n_0\,
      O => \douta[4]_INST_0_i_2_n_0\
    );
\douta[4]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(4),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(4),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(4),
      O => \douta[4]_INST_0_i_20_n_0\
    );
\douta[4]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12\(4),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13\(4),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14\(4),
      O => \douta[4]_INST_0_i_21_n_0\
    );
\douta[4]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\(4),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\(4),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\(4),
      O => \douta[4]_INST_0_i_22_n_0\
    );
\douta[4]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_20\(4),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_21\(4),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_22\(4),
      O => \douta[4]_INST_0_i_23_n_0\
    );
\douta[4]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_15\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_16\(4),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_17\(4),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_18\(4),
      O => \douta[4]_INST_0_i_24_n_0\
    );
\douta[4]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_11_n_0\,
      I1 => \douta[4]_INST_0_i_12_n_0\,
      O => \douta[4]_INST_0_i_3_n_0\,
      S => sel_pipe(3)
    );
\douta[4]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_13_n_0\,
      I1 => \douta[4]_INST_0_i_14_n_0\,
      O => \douta[4]_INST_0_i_4_n_0\,
      S => sel_pipe(3)
    );
\douta[4]_INST_0_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_15_n_0\,
      I1 => \douta[4]_INST_0_i_16_n_0\,
      O => \douta[4]_INST_0_i_5_n_0\,
      S => sel_pipe(3)
    );
\douta[4]_INST_0_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_17_n_0\,
      I1 => \douta[4]_INST_0_i_18_n_0\,
      O => \douta[4]_INST_0_i_6_n_0\,
      S => sel_pipe(3)
    );
\douta[4]_INST_0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sel_pipe(2),
      I1 => sel_pipe(0),
      I2 => DOADO(4),
      I3 => sel_pipe(1),
      I4 => sel_pipe(3),
      O => \douta[4]_INST_0_i_7_n_0\
    );
\douta[4]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_19_n_0\,
      I1 => \douta[4]_INST_0_i_20_n_0\,
      O => \douta[4]_INST_0_i_8_n_0\,
      S => sel_pipe(3)
    );
\douta[4]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_21_n_0\,
      I1 => \douta[4]_INST_0_i_22_n_0\,
      O => \douta[4]_INST_0_i_9_n_0\,
      S => sel_pipe(3)
    );
\douta[5]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_1_n_0\,
      I1 => \douta[5]_INST_0_i_2_n_0\,
      O => douta(5),
      S => sel_pipe(6)
    );
\douta[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[5]_INST_0_i_3_n_0\,
      I1 => \douta[5]_INST_0_i_4_n_0\,
      I2 => sel_pipe(5),
      I3 => \douta[5]_INST_0_i_5_n_0\,
      I4 => sel_pipe(4),
      I5 => \douta[5]_INST_0_i_6_n_0\,
      O => \douta[5]_INST_0_i_1_n_0\
    );
\douta[5]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_23_n_0\,
      I1 => \douta[5]_INST_0_i_24_n_0\,
      O => \douta[5]_INST_0_i_10_n_0\,
      S => sel_pipe(3)
    );
\douta[5]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_28\(5),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_29\(5),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_30\(5),
      O => \douta[5]_INST_0_i_11_n_0\
    );
\douta[5]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_24\(5),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_25\(5),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_26\(5),
      O => \douta[5]_INST_0_i_12_n_0\
    );
\douta[5]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_35\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_36\(5),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_37\(5),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_38\(5),
      O => \douta[5]_INST_0_i_13_n_0\
    );
\douta[5]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_31\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_32\(5),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_33\(5),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_34\(5),
      O => \douta[5]_INST_0_i_14_n_0\
    );
\douta[5]_INST_0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_43\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_44\(5),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_45\(5),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_46\(5),
      O => \douta[5]_INST_0_i_15_n_0\
    );
\douta[5]_INST_0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_39\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_40\(5),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_41\(5),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42\(5),
      O => \douta[5]_INST_0_i_16_n_0\
    );
\douta[5]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_51\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_52\(5),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_53\(5),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_54\(5),
      O => \douta[5]_INST_0_i_17_n_0\
    );
\douta[5]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_47\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_48\(5),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_49\(5),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_50\(5),
      O => \douta[5]_INST_0_i_18_n_0\
    );
\douta[5]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(5),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(5),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(5),
      O => \douta[5]_INST_0_i_19_n_0\
    );
\douta[5]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[5]_INST_0_i_7_n_0\,
      I1 => \douta[5]_INST_0_i_8_n_0\,
      I2 => sel_pipe(5),
      I3 => \douta[5]_INST_0_i_9_n_0\,
      I4 => sel_pipe(4),
      I5 => \douta[5]_INST_0_i_10_n_0\,
      O => \douta[5]_INST_0_i_2_n_0\
    );
\douta[5]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(5),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(5),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(5),
      O => \douta[5]_INST_0_i_20_n_0\
    );
\douta[5]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12\(5),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13\(5),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14\(5),
      O => \douta[5]_INST_0_i_21_n_0\
    );
\douta[5]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\(5),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\(5),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\(5),
      O => \douta[5]_INST_0_i_22_n_0\
    );
\douta[5]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_20\(5),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_21\(5),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_22\(5),
      O => \douta[5]_INST_0_i_23_n_0\
    );
\douta[5]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_15\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_16\(5),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_17\(5),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_18\(5),
      O => \douta[5]_INST_0_i_24_n_0\
    );
\douta[5]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_11_n_0\,
      I1 => \douta[5]_INST_0_i_12_n_0\,
      O => \douta[5]_INST_0_i_3_n_0\,
      S => sel_pipe(3)
    );
\douta[5]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_13_n_0\,
      I1 => \douta[5]_INST_0_i_14_n_0\,
      O => \douta[5]_INST_0_i_4_n_0\,
      S => sel_pipe(3)
    );
\douta[5]_INST_0_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_15_n_0\,
      I1 => \douta[5]_INST_0_i_16_n_0\,
      O => \douta[5]_INST_0_i_5_n_0\,
      S => sel_pipe(3)
    );
\douta[5]_INST_0_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_17_n_0\,
      I1 => \douta[5]_INST_0_i_18_n_0\,
      O => \douta[5]_INST_0_i_6_n_0\,
      S => sel_pipe(3)
    );
\douta[5]_INST_0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sel_pipe(2),
      I1 => sel_pipe(0),
      I2 => DOADO(5),
      I3 => sel_pipe(1),
      I4 => sel_pipe(3),
      O => \douta[5]_INST_0_i_7_n_0\
    );
\douta[5]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_19_n_0\,
      I1 => \douta[5]_INST_0_i_20_n_0\,
      O => \douta[5]_INST_0_i_8_n_0\,
      S => sel_pipe(3)
    );
\douta[5]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_21_n_0\,
      I1 => \douta[5]_INST_0_i_22_n_0\,
      O => \douta[5]_INST_0_i_9_n_0\,
      S => sel_pipe(3)
    );
\douta[6]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_1_n_0\,
      I1 => \douta[6]_INST_0_i_2_n_0\,
      O => douta(6),
      S => sel_pipe(6)
    );
\douta[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[6]_INST_0_i_3_n_0\,
      I1 => \douta[6]_INST_0_i_4_n_0\,
      I2 => sel_pipe(5),
      I3 => \douta[6]_INST_0_i_5_n_0\,
      I4 => sel_pipe(4),
      I5 => \douta[6]_INST_0_i_6_n_0\,
      O => \douta[6]_INST_0_i_1_n_0\
    );
\douta[6]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_23_n_0\,
      I1 => \douta[6]_INST_0_i_24_n_0\,
      O => \douta[6]_INST_0_i_10_n_0\,
      S => sel_pipe(3)
    );
\douta[6]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_28\(6),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_29\(6),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_30\(6),
      O => \douta[6]_INST_0_i_11_n_0\
    );
\douta[6]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_24\(6),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_25\(6),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_26\(6),
      O => \douta[6]_INST_0_i_12_n_0\
    );
\douta[6]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_35\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_36\(6),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_37\(6),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_38\(6),
      O => \douta[6]_INST_0_i_13_n_0\
    );
\douta[6]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_31\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_32\(6),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_33\(6),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_34\(6),
      O => \douta[6]_INST_0_i_14_n_0\
    );
\douta[6]_INST_0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_43\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_44\(6),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_45\(6),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_46\(6),
      O => \douta[6]_INST_0_i_15_n_0\
    );
\douta[6]_INST_0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_39\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_40\(6),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_41\(6),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42\(6),
      O => \douta[6]_INST_0_i_16_n_0\
    );
\douta[6]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_51\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_52\(6),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_53\(6),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_54\(6),
      O => \douta[6]_INST_0_i_17_n_0\
    );
\douta[6]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_47\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_48\(6),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_49\(6),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_50\(6),
      O => \douta[6]_INST_0_i_18_n_0\
    );
\douta[6]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(6),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(6),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(6),
      O => \douta[6]_INST_0_i_19_n_0\
    );
\douta[6]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[6]_INST_0_i_7_n_0\,
      I1 => \douta[6]_INST_0_i_8_n_0\,
      I2 => sel_pipe(5),
      I3 => \douta[6]_INST_0_i_9_n_0\,
      I4 => sel_pipe(4),
      I5 => \douta[6]_INST_0_i_10_n_0\,
      O => \douta[6]_INST_0_i_2_n_0\
    );
\douta[6]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(6),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(6),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(6),
      O => \douta[6]_INST_0_i_20_n_0\
    );
\douta[6]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12\(6),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13\(6),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14\(6),
      O => \douta[6]_INST_0_i_21_n_0\
    );
\douta[6]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\(6),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\(6),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\(6),
      O => \douta[6]_INST_0_i_22_n_0\
    );
\douta[6]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_20\(6),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_21\(6),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_22\(6),
      O => \douta[6]_INST_0_i_23_n_0\
    );
\douta[6]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_15\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_16\(6),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_17\(6),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_18\(6),
      O => \douta[6]_INST_0_i_24_n_0\
    );
\douta[6]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_11_n_0\,
      I1 => \douta[6]_INST_0_i_12_n_0\,
      O => \douta[6]_INST_0_i_3_n_0\,
      S => sel_pipe(3)
    );
\douta[6]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_13_n_0\,
      I1 => \douta[6]_INST_0_i_14_n_0\,
      O => \douta[6]_INST_0_i_4_n_0\,
      S => sel_pipe(3)
    );
\douta[6]_INST_0_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_15_n_0\,
      I1 => \douta[6]_INST_0_i_16_n_0\,
      O => \douta[6]_INST_0_i_5_n_0\,
      S => sel_pipe(3)
    );
\douta[6]_INST_0_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_17_n_0\,
      I1 => \douta[6]_INST_0_i_18_n_0\,
      O => \douta[6]_INST_0_i_6_n_0\,
      S => sel_pipe(3)
    );
\douta[6]_INST_0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sel_pipe(2),
      I1 => sel_pipe(0),
      I2 => DOADO(6),
      I3 => sel_pipe(1),
      I4 => sel_pipe(3),
      O => \douta[6]_INST_0_i_7_n_0\
    );
\douta[6]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_19_n_0\,
      I1 => \douta[6]_INST_0_i_20_n_0\,
      O => \douta[6]_INST_0_i_8_n_0\,
      S => sel_pipe(3)
    );
\douta[6]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_21_n_0\,
      I1 => \douta[6]_INST_0_i_22_n_0\,
      O => \douta[6]_INST_0_i_9_n_0\,
      S => sel_pipe(3)
    );
\douta[7]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_1_n_0\,
      I1 => \douta[7]_INST_0_i_2_n_0\,
      O => douta(7),
      S => sel_pipe(6)
    );
\douta[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_3_n_0\,
      I1 => \douta[7]_INST_0_i_4_n_0\,
      I2 => sel_pipe(5),
      I3 => \douta[7]_INST_0_i_5_n_0\,
      I4 => sel_pipe(4),
      I5 => \douta[7]_INST_0_i_6_n_0\,
      O => \douta[7]_INST_0_i_1_n_0\
    );
\douta[7]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_23_n_0\,
      I1 => \douta[7]_INST_0_i_24_n_0\,
      O => \douta[7]_INST_0_i_10_n_0\,
      S => sel_pipe(3)
    );
\douta[7]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_28\(7),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_29\(7),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_30\(7),
      O => \douta[7]_INST_0_i_11_n_0\
    );
\douta[7]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_24\(7),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_25\(7),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_26\(7),
      O => \douta[7]_INST_0_i_12_n_0\
    );
\douta[7]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_35\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_36\(7),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_37\(7),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_38\(7),
      O => \douta[7]_INST_0_i_13_n_0\
    );
\douta[7]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_31\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_32\(7),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_33\(7),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_34\(7),
      O => \douta[7]_INST_0_i_14_n_0\
    );
\douta[7]_INST_0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_43\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_44\(7),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_45\(7),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_46\(7),
      O => \douta[7]_INST_0_i_15_n_0\
    );
\douta[7]_INST_0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_39\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_40\(7),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_41\(7),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42\(7),
      O => \douta[7]_INST_0_i_16_n_0\
    );
\douta[7]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_51\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_52\(7),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_53\(7),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_54\(7),
      O => \douta[7]_INST_0_i_17_n_0\
    );
\douta[7]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_47\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_48\(7),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_49\(7),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_50\(7),
      O => \douta[7]_INST_0_i_18_n_0\
    );
\douta[7]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(7),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(7),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(7),
      O => \douta[7]_INST_0_i_19_n_0\
    );
\douta[7]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_7_n_0\,
      I1 => \douta[7]_INST_0_i_8_n_0\,
      I2 => sel_pipe(5),
      I3 => \douta[7]_INST_0_i_9_n_0\,
      I4 => sel_pipe(4),
      I5 => \douta[7]_INST_0_i_10_n_0\,
      O => \douta[7]_INST_0_i_2_n_0\
    );
\douta[7]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(7),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(7),
      O => \douta[7]_INST_0_i_20_n_0\
    );
\douta[7]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12\(7),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13\(7),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14\(7),
      O => \douta[7]_INST_0_i_21_n_0\
    );
\douta[7]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\(7),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\(7),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\(7),
      O => \douta[7]_INST_0_i_22_n_0\
    );
\douta[7]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_20\(7),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_21\(7),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_22\(7),
      O => \douta[7]_INST_0_i_23_n_0\
    );
\douta[7]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_15\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_16\(7),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_17\(7),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_18\(7),
      O => \douta[7]_INST_0_i_24_n_0\
    );
\douta[7]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_11_n_0\,
      I1 => \douta[7]_INST_0_i_12_n_0\,
      O => \douta[7]_INST_0_i_3_n_0\,
      S => sel_pipe(3)
    );
\douta[7]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_13_n_0\,
      I1 => \douta[7]_INST_0_i_14_n_0\,
      O => \douta[7]_INST_0_i_4_n_0\,
      S => sel_pipe(3)
    );
\douta[7]_INST_0_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_15_n_0\,
      I1 => \douta[7]_INST_0_i_16_n_0\,
      O => \douta[7]_INST_0_i_5_n_0\,
      S => sel_pipe(3)
    );
\douta[7]_INST_0_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_17_n_0\,
      I1 => \douta[7]_INST_0_i_18_n_0\,
      O => \douta[7]_INST_0_i_6_n_0\,
      S => sel_pipe(3)
    );
\douta[7]_INST_0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sel_pipe(2),
      I1 => sel_pipe(0),
      I2 => DOADO(7),
      I3 => sel_pipe(1),
      I4 => sel_pipe(3),
      O => \douta[7]_INST_0_i_7_n_0\
    );
\douta[7]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_19_n_0\,
      I1 => \douta[7]_INST_0_i_20_n_0\,
      O => \douta[7]_INST_0_i_8_n_0\,
      S => sel_pipe(3)
    );
\douta[7]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_21_n_0\,
      I1 => \douta[7]_INST_0_i_22_n_0\,
      O => \douta[7]_INST_0_i_9_n_0\,
      S => sel_pipe(3)
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(2),
      Q => sel_pipe(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(3),
      Q => sel_pipe(3),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(4),
      Q => sel_pipe(4),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(5),
      Q => sel_pipe(5),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(6),
      Q => sel_pipe(6),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity picture_blk_mem_gen_prim_wrapper_init is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of picture_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end picture_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of picture_blk_mem_gen_prim_wrapper_init is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__6_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"2020202020202020242424444444444444444444444444444444444444444444",
      INIT_01 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_02 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_03 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_04 => X"4420202020202020202020202020202020202020202020202020202020202020",
      INIT_05 => X"0000000000000000000000000000000000000000000000000020202044888C68",
      INIT_06 => X"0000000000000000000000000000000020202020202000000000000000000000",
      INIT_07 => X"0000000000000000000000000020202000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0020200000002000202020202020202020202020202020202020202000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000002020202020202020",
      INIT_0B => X"0020202020202020000000000000000000000000000000000000000000000000",
      INIT_0C => X"2020202020202020202020202020202000002020202020202020202000000000",
      INIT_0D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0F => X"2020202020202020202024444444444444444444444444444444444444444444",
      INIT_10 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_11 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_12 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_13 => X"6844202020200000202020202020202020202020202020202020202020202020",
      INIT_14 => X"000000000000000000000000000000000000000000000000000020648CACB0AC",
      INIT_15 => X"0000000000000000000000000000000020202020202000000000000000000000",
      INIT_16 => X"0000000000000000000000000000200000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0020202000002020202020202020202020202020202020202020202020202000",
      INIT_19 => X"0000000000000000000000000000000000000000000000002020202020202020",
      INIT_1A => X"2020202020202020202020202020202000000000000000000000000000000000",
      INIT_1B => X"2020202020202020202020202020202020202020202020202020200000000000",
      INIT_1C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1E => X"2020202020202020202024242424244444444444444444444444444444242424",
      INIT_1F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_20 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_21 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_22 => X"8C44202020202000202020202020202020202020202020202020202020202020",
      INIT_23 => X"00000000000000000000000000000000000000000000000000002068B0B0B0B0",
      INIT_24 => X"0000000000000000000000000000000020202020202020200000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"2020000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"2020242020002020202020202020202020202020202020202420202020202000",
      INIT_28 => X"0000000000000000000000000000000000000000000000002020202020202020",
      INIT_29 => X"2020202020202020202020202020202000000000000000000000000000000000",
      INIT_2A => X"2020202020202020202020202020202020202020202020202020200000000000",
      INIT_2B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2D => X"2020202020202020202020202424242424242424242424244444442424242424",
      INIT_2E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_30 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_31 => X"8C68202020202000202020202020202020202020202020202020202020202020",
      INIT_32 => X"00000000000000000000000000000000000000000000000000204488B0B0D0B0",
      INIT_33 => X"0000000000000000000000000000000000202020202020200000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"4440202000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"4444442420000000000020202020202020202020202020202020202020202044",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"2020202020202020202020202020202000000000000000000000000000000000",
      INIT_39 => X"2020202020202020202020202020202020202020202020202020202000000000",
      INIT_3A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3C => X"2020202020202020202020202020242424242424242424242424242424202020",
      INIT_3D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_40 => X"8C68202000002000202020202020202020202020202020202020202020202020",
      INIT_41 => X"00000000000000000000000000000000000000000000000000002088B0B0B0B0",
      INIT_42 => X"0000000000000000000000000000000000002020202020202020000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"AC8C684020000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"4444442420000020000000002020202020202020202020202020202020448CAC",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"2020202020202020202020202020202000000000000000000000000000000000",
      INIT_48 => X"2020202020202020202020202020202020202020202020202020202000000020",
      INIT_49 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4B => X"2020202020202020202020202020202020202020202020202424242020202020",
      INIT_4C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4F => X"8844000020202020202020202020202020202020202020202020202020202020",
      INIT_50 => X"000000000000000000000000000000000000000000000000000020448CACACAC",
      INIT_51 => X"0000000000000000000000000000000000000020202020202020200000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"D0D0B08840200020000000000000000000000000000000000000000000000000",
      INIT_54 => X"20242420202020200000000000202020202020202020202020202020448CD0D0",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"2020202020202020202020202020202000000000000000000000000000000000",
      INIT_57 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_58 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_59 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5A => X"2020202020202020202020202020202020202020202020202424202020202020",
      INIT_5B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5E => X"4420002020202020202020202020202020202020202020202020202020202020",
      INIT_5F => X"0000000000000000000000000000000000000000000000000020002044888C88",
      INIT_60 => X"0000000000000000000000000000000000000000002020202020202000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"D0F4D4B068200020000000000000000000000000000000000000000000000000",
      INIT_63 => X"2020202000202020202020202020202020202020202020202020202068B0D0D0",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"2020202020202020202020202020202000000000000000000000000000000000",
      INIT_66 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_67 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_68 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_69 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6D => X"2020202020200000202020202020202020202020202020202020202020202020",
      INIT_6E => X"0000000000000000000000000000000000000000000000000020002020202020",
      INIT_6F => X"0000000000000000000000000000000000000000002020202020202000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"F4F4F4D088402020000000000000000000000000000000000000000000000000",
      INIT_72 => X"002020200020202020202020202020202020202020202020202020408CD0D0F4",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"2020202020202020202020202020202000000000000000000000000000000000",
      INIT_75 => X"2020202020202020202020202020202020202020202000002020202020202020",
      INIT_76 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_77 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_78 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_79 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7B => X"2020202020202020242020202020202020202020202020202020202020202020",
      INIT_7C => X"2020202020202020202020202020202020202020202020202020202020202040",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000002020202020",
      INIT_7E => X"0000000000000000000000000000000000000000000000002020202020200000",
      INIT_7F => X"0000000000000000000020002044684400000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__6_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__22_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"F4F4D0D08C442020202000000000000000000000000000000000000000000000",
      INIT_01 => X"000000000000000000000000000000000000202020202020202000208CD0D0F4",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"2020202020202020202020202020202020202020202020200000000000000000",
      INIT_04 => X"2020202020202020202020202020202020202020202000002020202020202020",
      INIT_05 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_06 => X"2020202020202020202020202020202020202000202020202020202020202020",
      INIT_07 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_08 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_09 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0A => X"4444444444202020242020202020202020202020202020202020202020202020",
      INIT_0B => X"2020202020202020202020202020202020202020202020202020202020444444",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000202020",
      INIT_0D => X"0000000000000000000000000000000000000000000000002020202020202000",
      INIT_0E => X"000000000000000000202020448C8C8C20000000000000000000000000000000",
      INIT_0F => X"F0F4D4D088402020202020000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000002020202020200020002088D0D0D0",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_13 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_14 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_15 => X"2020202020202020202020202020202020002020202020202020202020202020",
      INIT_16 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_17 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_18 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_19 => X"4444444444444424242420202020202020202020202020202020202020202020",
      INIT_1A => X"2020202020202020202020202020202020202020202020202020204444444444",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000020202020202020",
      INIT_1D => X"00000000000000000020002068ACB18D44000000000000000000000000000000",
      INIT_1E => X"F4D4D0AC64202020202020202000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000002020202020202020002064ACD0D0",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_22 => X"2424242420202020242020202020202020202020202020202020202044444020",
      INIT_23 => X"2020202020202020202020202020202020202020202020202020202020242424",
      INIT_24 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_25 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_26 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_27 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_28 => X"4444444444444444444424202020202020202020202020202020202020202020",
      INIT_29 => X"2020202020202020202020202020202020202020202020202024444444444444",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000020202020202020",
      INIT_2C => X"000000000000000000000020448C8C8C24000000000000000000000000000000",
      INIT_2D => X"D0B0AC6844202020202020202020200000000000000000000000000000000000",
      INIT_2E => X"000000000000000000000000000000000020202020202020202020202068ACB0",
      INIT_2F => X"2020202020202020000000000000000000000000000000000000000000000000",
      INIT_30 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_31 => X"2424242424242424242424242424242020202020202020202020688CD5D5AC44",
      INIT_32 => X"2020202020202020202020202020202020202020202020202020202020242424",
      INIT_33 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_34 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_35 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_36 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_37 => X"4444444444444444444444242020202020202020202020202020202020202020",
      INIT_38 => X"2020202020202020202020202020202020202020202424442444444444444444",
      INIT_39 => X"2000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000202020202020",
      INIT_3B => X"0000000000000000000000202044644420000000000000000000000000000000",
      INIT_3C => X"6868442020202020202020202020202000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000020202020202020000000202020204464",
      INIT_3E => X"2020202020202020000000000000000000000000000000000000000000000000",
      INIT_3F => X"4420202020202020202020202020202020202020202020202020202020202020",
      INIT_40 => X"2024242424242424202020202024242420202024242420202044B0D5F5F5F5B0",
      INIT_41 => X"2020202020202020202020202020202020202020202020202020202020202424",
      INIT_42 => X"2020202020202020202020202020202020444444202020202020202020202020",
      INIT_43 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_44 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_45 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_46 => X"4444444444444444444444242420202020202020202020202020202020202020",
      INIT_47 => X"0000202020202020202020202020202020202020242444444444444444444444",
      INIT_48 => X"2020200000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000202020202024",
      INIT_4A => X"0000000000000000000000000020200000000000000000000000000000000000",
      INIT_4B => X"2020202020202020202020202020202000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000020202020200000002000002020202020",
      INIT_4D => X"2020202020202020000000000000000000000000000000000000000000000000",
      INIT_4E => X"4420202020202020202020202020202020202020202020202020202020202020",
      INIT_4F => X"2020202020202020202020202020202020202020202020204468D5F5F9F9F5D1",
      INIT_50 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_51 => X"20202020202020202020202020202020448C8C8C442044202020202020202020",
      INIT_52 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_53 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_54 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_55 => X"6868686464444444444444442420202020202020202020202020202020202020",
      INIT_56 => X"0000202020202020202020202020202020202024244444444444444444446464",
      INIT_57 => X"2420200000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000002020202020",
      INIT_59 => X"0000000000000000000000000020000000000000000000000000000000000000",
      INIT_5A => X"2020202020202020202020202020202020202000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000020202020000000002020000020202020",
      INIT_5C => X"2020202020202020000000000000000000000000000000000000000000000000",
      INIT_5D => X"4424202424202020202020202020202020202020202020202020202020202020",
      INIT_5E => X"2020202020202020202020202020202020202020202020204064D5F5F9F9F5D5",
      INIT_5F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_60 => X"202020202020202020202020202020208CB0B1B0684040202020202020202020",
      INIT_61 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_62 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_63 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_64 => X"6868686868646444444444442424202020202020202020202020202020202020",
      INIT_65 => X"0000202020202020202020202020202020202024244444444444444464646868",
      INIT_66 => X"2424202000000000000000000000000000000000000000000000000000002000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000002020202020",
      INIT_68 => X"0000000000000000000000000000000000000020000000000000000000000000",
      INIT_69 => X"2000002000202020202020202020202020202020000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000020202020000000000020200000000020",
      INIT_6B => X"2020202020202020000000000000000000000000000000000000000000000000",
      INIT_6C => X"4420202424202020202020202020202020202020202020202020202020202020",
      INIT_6D => X"2020202020202020202020202020202020202020202020202040B0D5F5F5F5AC",
      INIT_6E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6F => X"202020202020202020202020202020208CB0B0B0682020202020202020202020",
      INIT_70 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_71 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_72 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_73 => X"8888888868686864444444444444442020202020202020202020202020202020",
      INIT_74 => X"2020202020202020202020202020202020202020244444444444646464686888",
      INIT_75 => X"2020242420202000002000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000202020",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000002020202020202020202020202020202000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000002020202020202000",
      INIT_7A => X"2020202020202020202020202020202020200020002000200020002020202020",
      INIT_7B => X"2020202024242424202020202020202020202020202020202020202020202020",
      INIT_7C => X"2020202020202020202020202020202020202020202020202020448CD5D58C68",
      INIT_7D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7E => X"20202020202020202424242020202020688C918C442020202020202020202020",
      INIT_7F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__22_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__22_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_01 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_02 => X"ACACAC8C88886864444444444444442020202020202020202020202020202020",
      INIT_03 => X"202020202020202020202020202020202020202044444444446468686888888C",
      INIT_04 => X"2020202420200000000000000000002000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000020",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000002020202020202020202020202020202020200000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000002020202020202000",
      INIT_09 => X"2020202020202020202020202020202020202020202020200020202020202020",
      INIT_0A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0B => X"2020202020202020202020202020202020202020202020202020202044442420",
      INIT_0C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0D => X"2020202020202020202020202020202020444444202020202020202020202020",
      INIT_0E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_10 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_11 => X"D0D0D0ACAC886868644444444444404020202020202020202020202020202020",
      INIT_12 => X"20202020202020202020202020202020202020204444444444646868888CACAC",
      INIT_13 => X"2020202420242020000000000000002000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000020",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0020000000202020204444202020202020202020202020200000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000002020202020202020",
      INIT_18 => X"2020202020202020202020202020202020202020202020200000202020202020",
      INIT_19 => X"2020202020202020202020202020242424242020202020202020202020202020",
      INIT_1A => X"2020202020202020202020202020202020202020202020202020200000002020",
      INIT_1B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1C => X"2424202020202020202020202020202000202020202020202020202020202020",
      INIT_1D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_20 => X"F5F5F5D0AC8C8868684444444444404020202020202020202020202020202020",
      INIT_21 => X"202020202020202020202020202020202020202044444444446468888C8CACD0",
      INIT_22 => X"2020204420242420000000000000200000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"202020202020202044688C682020202020202020202020202020000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000002020202020202020",
      INIT_27 => X"2020202020202020202020202020202020202020202020200000202020202020",
      INIT_28 => X"2020202020202020202020202020202024242424242424242020202020202020",
      INIT_29 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2F => X"FEFEFAF5B0AC8868686444444444442020202020202020202020202020202020",
      INIT_30 => X"202020202020202020202020202020202020202044444444446868888CACD0F5",
      INIT_31 => X"2020202024242020202000002000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"20202020202020208C8C8C884420202020202020202020202020202000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000002020202020",
      INIT_36 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_37 => X"2020202020202020202020202020202020202020242424242424242020202020",
      INIT_38 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_39 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3E => X"FEFEFEF9D1AC8888686444444444442020202020202020202020202020202020",
      INIT_3F => X"20202020202020202020202020202020202020244444444464686888ACD0F5FA",
      INIT_40 => X"2020202020204491D6B144002000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"2020202020202020688C8C684420202020202020202020202020202020000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000202020",
      INIT_45 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_46 => X"2020202020202020202020202020202020202020202020202424242420202020",
      INIT_47 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_48 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_49 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4D => X"FEFEFEF9D1AC8C88686444444444442420202020202020202020202020202020",
      INIT_4E => X"20202020202020202020202020202020202020244444444464686888ACB0F5FA",
      INIT_4F => X"20202020202091FEFFFFDA240000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"202020202020202044688C682020202020202020202020202020202020202000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000202020",
      INIT_54 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_55 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_56 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_57 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_58 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_59 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5C => X"FEFEFAF5B08C8868684444444444442420202020202020202020202020202020",
      INIT_5D => X"202020202020202020202020202020202020202444444444446468888CACD0F9",
      INIT_5E => X"002000202020DAFFFEFEFF680020200000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"2020202020202020202044202020202020202020202020202020202020202020",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000202020",
      INIT_63 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_64 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_65 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_66 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_67 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_68 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_69 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6B => X"F5F5D5D0AC8C8868444444444444442020202020202020202020202020202020",
      INIT_6C => X"202020202020202020202020202020202424242444444444446468888CACD0D0",
      INIT_6D => X"002000200020B6FFFEFFFE480020002000000000000000000000002020202020",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"2020000000000020202020202020202020202020202020202020202020202020",
      INIT_71 => X"2020202020202020202020202020000020202020202020202020202020202020",
      INIT_72 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_73 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_74 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_75 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_76 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_77 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_78 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_79 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7A => X"D0D0D0AC8C886868444444444444442020202020202020202020202020202020",
      INIT_7B => X"20202020202020202020202020202020242424244444444444646868888CACB0",
      INIT_7C => X"00000020000044DAFFFEB1242020002000000000000000000000002020202020",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"2020000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"2000000000000000202020202020000020202020202020202020202020202020",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized10\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized10\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized10\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized10\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__45_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4444444444444444244424442444242424242424242424242424242424242424",
      INIT_01 => X"4444444444444444646464646464686864644444444444444444444444444444",
      INIT_02 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_03 => X"20202020002020202020202044688CB0D0D0D0D0B0B0ACAC6844202020202020",
      INIT_04 => X"2020202020202020202020202020000020202020202020202020202020202000",
      INIT_05 => X"0000002020202020202020200000000020202020202020202020202020202020",
      INIT_06 => X"0000000000202020202020202020202020202020202020202020202020202020",
      INIT_07 => X"00000000202020202044688CACACAC8C20200000202000002020202020202020",
      INIT_08 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_09 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0B => X"2044688C88684044444444242424242020202020202020202020202020202020",
      INIT_0C => X"4444444444444444444444444444444444444444444444444444444424202020",
      INIT_0D => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_0E => X"2020202020202020444444444444444444444444444444444444444444444444",
      INIT_0F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_10 => X"4444444444646464646464646464646444444444444444444444444444442424",
      INIT_11 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_12 => X"202020200020202020202020688CB0B0D0D0D0D0D0D0B0ACAC68402020202020",
      INIT_13 => X"2020202020202020202020202020000020202020202020202020202020202000",
      INIT_14 => X"0000002020202020202020200000000020202020202020202020202020202020",
      INIT_15 => X"0000000000002020202020202020202020202020202020202020202020202020",
      INIT_16 => X"00000020202020202020688C8C8C8C6820200000202000002020202020202020",
      INIT_17 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_18 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_19 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1A => X"2040404444404044444444242424242420202020202020202020202020202020",
      INIT_1B => X"4444444444444444444444444444444444444444444444444444444424242020",
      INIT_1C => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_1D => X"2020202020202020242424242424242444444444444444444444444444444444",
      INIT_1E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1F => X"4444446464646464646464646444444444444444444444444444444424242424",
      INIT_20 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_21 => X"0020202000000020002020688CB0ACD0D0D0D0D0D0D0D0D0B0AC682020200020",
      INIT_22 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_23 => X"0000000000000000202020202020000000000020202020202020202020202020",
      INIT_24 => X"0000000000000000202020202020202020202020202020202020202020202000",
      INIT_25 => X"2020000000202020002020446868684420202000000000002020202020202020",
      INIT_26 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_27 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_28 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_29 => X"2020202020202444444444444444444424242420202020202020202020202020",
      INIT_2A => X"4444444444444444444444444444444444444444444444442424242424242420",
      INIT_2B => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_2C => X"2024242424242424242424242424242444444444444444444444444444444444",
      INIT_2D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2E => X"6844646468684464646464444444444424242424242424244444404020202020",
      INIT_2F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_30 => X"002020200000002000202068ACD0D0D0D0D0D0F0D0D0D0D0D0AC884020202020",
      INIT_31 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_32 => X"0000000000000000202020202020000000000020202020202020202020202020",
      INIT_33 => X"0000000000000000202020202020202020202020202020202020202020202000",
      INIT_34 => X"2020200000202020202020202424202020202020000000002020202020202020",
      INIT_35 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_36 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_37 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_38 => X"2020202020202424444444444444444424242420202020202020202020202020",
      INIT_39 => X"4444444444444444444444444444444444444444444444444444242424242424",
      INIT_3A => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_3B => X"2424242424242424242424242424242424242424242424244444444444444444",
      INIT_3C => X"2020202020202020242424242424242444444444444444444444444444444444",
      INIT_3D => X"8868686464644444644444444444442424242424242420204040202020202020",
      INIT_3E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3F => X"00200020000000202020448CACD0D0D0F0F0F0F0F0D0D0D0D0AC8C6420202020",
      INIT_40 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_41 => X"0000000000000000202020202020000000000020202020202020202020202020",
      INIT_42 => X"0000000000000000202020202020202020202020202020202020202020202020",
      INIT_43 => X"2020202020202020202020202020202020202020000000002020202020202020",
      INIT_44 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_45 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_46 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_47 => X"2424202020202020242444444444444444242424202020202020202020202020",
      INIT_48 => X"4444444444444444444444444444444444444444444444444444442424242424",
      INIT_49 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_4A => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_4B => X"2424244444444444444444444444444444444444444444444444444444444444",
      INIT_4C => X"AC68646464644444444444444444244424202420202020204040404040444424",
      INIT_4D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4E => X"00200020000000200020448CACB0D0D0F0F4F4F4F0F0D0D0D0B0AC6820202020",
      INIT_4F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_50 => X"0000000000000000202020202020200000000020202020202020202020202020",
      INIT_51 => X"0000000000000000202020202020202020202020202020202020202020202020",
      INIT_52 => X"2020202020202020002020202020202020202020200000002020202020202020",
      INIT_53 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_54 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_55 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_56 => X"2424242020202020202024444444444444444424242020202020202020202020",
      INIT_57 => X"4444444444444444444444444444444444444444444444444444444424242424",
      INIT_58 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_59 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_5A => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_5B => X"B068646444444444204024242020242420202020242444444444444444444444",
      INIT_5C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5D => X"00000020202020202020448CACB0D0D0F0F4F4F4F4F0D0D0D0B0AC8820202020",
      INIT_5E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5F => X"0000000000000000202020202020200000000020202020202020202020202020",
      INIT_60 => X"0000000000000000202020202020202020202020202020202020202020202020",
      INIT_61 => X"2020202020202020202020202020202020202020202000002020202020202020",
      INIT_62 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_63 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_64 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_65 => X"2424242420202020202020244444444444444444242424202020202020202020",
      INIT_66 => X"4444444444444444444444444444444444444444444444444444444444442424",
      INIT_67 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_68 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_69 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_6A => X"8C64444444442420242020202424242020204444444444444444444444444444",
      INIT_6B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6C => X"00000020202020202020448CACB0D0D0F0F0F4F4F4F0D0D0D0B0AC6820202020",
      INIT_6D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6E => X"0000000000000000002020202020202000000020202020202020202020202020",
      INIT_6F => X"0000000000000000202020202020202020202020202000002020202020202020",
      INIT_70 => X"2020202020202020202020202020202020202020202000002020202020202020",
      INIT_71 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_72 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_73 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_74 => X"2424242424242020202020202444444444444444444424242020202020202020",
      INIT_75 => X"4444444444444444444444444444444444444444444444444444444444442424",
      INIT_76 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_77 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_78 => X"4444444444442424242424242424242424242424242424244444444444444444",
      INIT_79 => X"6844444444242020202424202020204044444444444444444444444444444444",
      INIT_7A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7B => X"00000020202020202020448CACB0D0D0D0F0F4F4F4D0D0D0D0ACAC6820202020",
      INIT_7C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7D => X"0000000000000000000020202020202000000020202020202020202020202020",
      INIT_7E => X"0000000000000000202020202020202020202020202000002020202020202020",
      INIT_7F => X"2020202020202000000020202020202020202020202000002020202020202020",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__45_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__45_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized11\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized11\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized11\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized11\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__54_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_01 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_02 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_03 => X"2020244444242420202020202024444444444444444444442020202020202020",
      INIT_04 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_05 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_06 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_07 => X"4444444444444444444444444444444424242424242424244444444444444444",
      INIT_08 => X"4424242424242044202444444444444444444444444444444444444444444444",
      INIT_09 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0A => X"0000002020202020202044888CACB0D0D0F0F0F4F4D0D0D0B0ACAC6420202020",
      INIT_0B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0C => X"0000000000000000000020202020202000000020202020202020202020202020",
      INIT_0D => X"0000000000000000202020202020202020202020202000002020202020202020",
      INIT_0E => X"2020202020202000202020202000202020202020202000002020202020202020",
      INIT_0F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_10 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_11 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_12 => X"2020244444442424202020202020244444444444444444442020202020202020",
      INIT_13 => X"4444444444444444444444646444444444444444444444444444444444444444",
      INIT_14 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_15 => X"2020202020202020444444444444444444444444444444444444444444444444",
      INIT_16 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_17 => X"2424242424244444444440446888886464444444444444444444444444444444",
      INIT_18 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_19 => X"2020202020202020200020688CACACD0D0D0D0D0D0D0D0D0B0B0884420202020",
      INIT_1A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1B => X"2020200000002020000020202020202020000000000020202020202020202020",
      INIT_1C => X"2020202020000000000000202020202020202020202020202020202020202020",
      INIT_1D => X"2020202020202020202020202020202020202020202020002020202020202020",
      INIT_1E => X"2020202020202020202020202020202020442020202020202020202020202020",
      INIT_1F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_20 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_21 => X"4444444424242424242420202020202024444444444444444424242020202020",
      INIT_22 => X"4444444444444444444444444444646444444444444444444444444444444444",
      INIT_23 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_24 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_25 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_26 => X"20442444444468B0B0AC6488D0F5D0AC64444444444444444444442020444420",
      INIT_27 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_28 => X"20202020202020202020204468ACB0ACD0D0D0D0D0D0B0ACB08C684420202020",
      INIT_29 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2A => X"2020200000002020000020202020202020200000000020202020202020202020",
      INIT_2B => X"2020202020000000000000202020202020202020202020202020202020202020",
      INIT_2C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2D => X"2020202020202020202020202020202020404444202020202020202020202020",
      INIT_2E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_30 => X"4444444424242424242424202020202024244444444444444444242420202020",
      INIT_31 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_32 => X"4444444444444444444444444444444444444444646464644444444444444444",
      INIT_33 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_34 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_35 => X"204424444468ACD0D5D0ACACF5F5F4B044444444444444442020444444444444",
      INIT_36 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_37 => X"202020202020202000202020448CACACB0D0D0D0D0D0B0AC8C68442020202020",
      INIT_38 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_39 => X"2020202000002020000020202020202020202000000020202020202020202020",
      INIT_3A => X"2020202020000000000000202020202020202020202020202020202020202020",
      INIT_3B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3C => X"20202020202020202020202020202020448CB0B0882020202020202020202020",
      INIT_3D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3F => X"4444444444242424242424202020202020202444444444444444442424202020",
      INIT_40 => X"4444444444444444444444444444444464444444444444444444444444444444",
      INIT_41 => X"4444444444444444444444444444444444444464646464646464646444444444",
      INIT_42 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_43 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_44 => X"444444444468D0D5F5D5ACACD0F5D1AC44444444446468684444444444444444",
      INIT_45 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_46 => X"2020202020202020202020202044888CACACB0B0ACACAC8C6844204420202000",
      INIT_47 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_48 => X"2020202000002020000020202020202020202000000020202020202020202020",
      INIT_49 => X"2020202020000000000000202020202020202020202020202020202020202020",
      INIT_4A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4B => X"2020202020202020202020202020202088D1D4F5D16420202020202020202020",
      INIT_4C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4E => X"4444444444444444242424242020202020202024444444444444444424242020",
      INIT_4F => X"4444444444444444444444444444444444644444444444444444444444444444",
      INIT_50 => X"4444444444444444444444444444444444444444446464646868646464646464",
      INIT_51 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_52 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_53 => X"444444646468ACD1D5B06864888C88444420446888ACACAC8C68444444444444",
      INIT_54 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_55 => X"202020202020202000202020202044688CACACACAC8C88684420204420202000",
      INIT_56 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_57 => X"2020202020002020000000202020202020202020000020202020202020202020",
      INIT_58 => X"2020202020000000000000202020202020202020202020202020202020202020",
      INIT_59 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5A => X"202020202020202020202020202020208CD0F5D4D58820202020202020202020",
      INIT_5B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5D => X"4444444444444444242424242420202020202020244444444444444444242424",
      INIT_5E => X"6464644444444444444444444444444444446464444444444444444444444444",
      INIT_5F => X"4444444444444444444444444444444444444444444464646868686868646464",
      INIT_60 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_61 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_62 => X"446444646444688C8C684440444444444444448CB0D0D0D0B08C684444444444",
      INIT_63 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_64 => X"2020202020202000002020202020202044646868686444402020202020202020",
      INIT_65 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_66 => X"2020202020002020000000002020202020202020200020202020202020202020",
      INIT_67 => X"2020202020000000000000202020202020202020202020202020202020202020",
      INIT_68 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_69 => X"2020202020202020202020202020202088D0D4D4D06820202020202020202020",
      INIT_6A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6C => X"4444444444444444442424242424202020202020202444444444444424242424",
      INIT_6D => X"6868686464444444444444444444444444444444444444444444444444444444",
      INIT_6E => X"4444444444444444444444444444444444444444444444446868686868686868",
      INIT_6F => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_70 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_71 => X"44684444444444444444204444444444444468ACD0D0D0D0D0AC686444444464",
      INIT_72 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_73 => X"2020202020202000202020202020202020204040404444202020202024242020",
      INIT_74 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_75 => X"2020202020202020000000002020202020202020202020202020202020202020",
      INIT_76 => X"2020202020000000000000202020202020202020202020202020202020202020",
      INIT_77 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_78 => X"2020202020202020202020202020202044ACB0B08C4420202020202020202020",
      INIT_79 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7A => X"2420202020202020202020202020202020202024242020202020202020202020",
      INIT_7B => X"4444444444444444444424242424242420202020202024444444442424242424",
      INIT_7C => X"6868686864644444444444444444444444444444444444444444444444444444",
      INIT_7D => X"4444444444444444444444444444444444444444446464646464646868686868",
      INIT_7E => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_7F => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__54_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(15),
      I3 => addra(12),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__54_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized12\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized12\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized12\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized12\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__42_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"44644444444444244444444444444444444488B0D0D0D0D0D0AC886464644464",
      INIT_01 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_02 => X"2020202020202020202000202020202020204040444444202044202044442020",
      INIT_03 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_04 => X"2020202020202020000000000020202020202020202020202020202020202020",
      INIT_05 => X"2020202020000000000000202020202020202020202020202020202020202020",
      INIT_06 => X"2020202020202020202020202020202000202020202020202020202020202020",
      INIT_07 => X"2020202020202020202020202020202020204468442020202020202020202020",
      INIT_08 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_09 => X"2420202020202020202020202020202020202024242420202020202020202020",
      INIT_0A => X"4444444444444444444444242424242424202020202024242424242424242424",
      INIT_0B => X"6868686864646464646444444444444444444444444444444444444444444444",
      INIT_0C => X"4444444444444444444444444444444444646464646464646464646868686868",
      INIT_0D => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_0E => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_0F => X"44444444442044444444444444444444444468ACD0D0D0D0D0AC884444644444",
      INIT_10 => X"2020202020200020202020202020202020202020202020202020202020202020",
      INIT_11 => X"2020202020202020202020202020202020402020204424242420202020444444",
      INIT_12 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_13 => X"2020202020202000202020202020202020202020000020202020202020202020",
      INIT_14 => X"2020202020202020000000000020202020202020202020202020202020202020",
      INIT_15 => X"2020202024202020202020202020002020202020202020202020202000000020",
      INIT_16 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_17 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_18 => X"2424202020202020202020202020202020202020202424242020202020202020",
      INIT_19 => X"4444444444444444242424242424242424242420202020202020202020242424",
      INIT_1A => X"6868688CAC886464646468684444444444444444444444444444444444444444",
      INIT_1B => X"4444444444444444444444444444444464646464646464646464646864646868",
      INIT_1C => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_1D => X"4444444444444444444444444444444444442444244424444444444444444444",
      INIT_1E => X"444444444444444444444444444444444464688CB0D0D0B0AC88644444444444",
      INIT_1F => X"4420202020200020202020202020202020202020202020202020202020202020",
      INIT_20 => X"20202020202020202020202020202020202020202024242420442040688CACAC",
      INIT_21 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_22 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_23 => X"2020202020202020000000000020202020202020202020202020202020202020",
      INIT_24 => X"2020202020202020202020202020000020202020202020202020202000000020",
      INIT_25 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_26 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_27 => X"2424202020202020202020202020202020202020202024242020202020202020",
      INIT_28 => X"4444444444444444444424242424242424242420202020202020202020242424",
      INIT_29 => X"6488ACD5F5D08C64646464444444444444444444444444444444444444444444",
      INIT_2A => X"4444444444444444444444444444646464646464646464646464686868686868",
      INIT_2B => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_2C => X"4444444444444444242424242424242424242424242424244444444444444444",
      INIT_2D => X"4444444444444444444444444444444444446468888C8C8C6864444444444444",
      INIT_2E => X"8C24002020202020202020202020202020202020202020202020202020202020",
      INIT_2F => X"202020202020202000202020202020202020202024242424244420448CB0D0B0",
      INIT_30 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_31 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_32 => X"2020202020202020000000000020202020202020202020202020202020202020",
      INIT_33 => X"2020202020202040202020202020200020202020202020202020202020000020",
      INIT_34 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_35 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_36 => X"2424202020202020202020202020202020202020202024242420202020202020",
      INIT_37 => X"4444444444444424444444442424242424242424202020202020202020202020",
      INIT_38 => X"6488B0F5F9F5AC68646464444444646444444444444444444444444444444444",
      INIT_39 => X"4444444444444444444444444464646464646464646868686868686868686868",
      INIT_3A => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_3B => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_3C => X"4444444444444444444444444444444464444444444444644444444444444444",
      INIT_3D => X"B144002020202020202020202020202020202020202020202020202020202020",
      INIT_3E => X"20202020202020202020202020202020202020242424242424202064ACD1D0D0",
      INIT_3F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_40 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_41 => X"2020202020202020000000000000000020202020202020202020202020202020",
      INIT_42 => X"2020202020204468686844202020200020202020202020202020202020200000",
      INIT_43 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_44 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_45 => X"2424202020202020202020202020202020202020202020242424202020202020",
      INIT_46 => X"4444444444444444444444442424242444442424202020202020202020202020",
      INIT_47 => X"6468ACF5F5D5AC68686868644464646844444444444444444444444444444444",
      INIT_48 => X"4444444444444444444444446464646464686868686868686868686868686868",
      INIT_49 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_4A => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_4B => X"4444444444444444444444444444444444444444444444444444444444204444",
      INIT_4C => X"8C44202000202020202020202020202020202020202020202020202020202020",
      INIT_4D => X"202020202020202020202020444444442020202420242424444420448CD0D0D0",
      INIT_4E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_50 => X"2020202020202020000000000000000020202020202020202020202020202020",
      INIT_51 => X"202020202040688CAC8C88442000200020202020202020202020202020202000",
      INIT_52 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_53 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_54 => X"2420202020202020202020202020202020202020202020202424202020202020",
      INIT_55 => X"4444444444444444444444444444242444442424242020202020202020202020",
      INIT_56 => X"646888ACB0AC8868686868686464646444444444444444444444444444444444",
      INIT_57 => X"4444444444444444444464646464646468686868686868686868686868686868",
      INIT_58 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_59 => X"2424242424242424444444444444444444444444444444444444444444444444",
      INIT_5A => X"4444444444444444444444444444444444444444444444444444444424444424",
      INIT_5B => X"6820202000202020202020202020202020202020202020202020202020202020",
      INIT_5C => X"2020202020202020202020446888686824202024202424242044204068ACB0AC",
      INIT_5D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5E => X"2020202020202020202020202020202020202020202020002020202020202020",
      INIT_5F => X"2020202020202020202020000000000020202020202020202020202020202020",
      INIT_60 => X"2020202020448CACACAC8C682020202000200020202020202020202020202000",
      INIT_61 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_62 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_63 => X"2020202020202020202020202020202020202020202020202424202020202020",
      INIT_64 => X"4444444444444444444444444444444444444424242020202020202020202020",
      INIT_65 => X"6868646468686868686868686864646444444444444444444444444444444444",
      INIT_66 => X"4444444444444444444464646464646468686868686868686868686868686868",
      INIT_67 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_68 => X"2424242424242424444444444444444444444444444444444444444444444444",
      INIT_69 => X"4444444444444444444444444444444424444424242424444444242024444424",
      INIT_6A => X"4420202000202020202020202020202020202020202020202020202020202020",
      INIT_6B => X"2020202020202020202020688C8C8C8844202020202424202044442040446444",
      INIT_6C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6D => X"2020202020202020202020202020202020202020202020002020202020202020",
      INIT_6E => X"2020202020202020202020000000000020202020202020202020202020202020",
      INIT_6F => X"2020202020648CACACACAC884420000000000000202020202020202020202000",
      INIT_70 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_71 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_72 => X"2020202024242424202020202020202020202020202020202024242420202020",
      INIT_73 => X"4444444444444444444444444444444444444424242420202020202020202020",
      INIT_74 => X"6888686868686868686868686868686444444444444444444444444444444444",
      INIT_75 => X"4444444444444464646464646464646868686868686868686868686868888888",
      INIT_76 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_77 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_78 => X"4444444444444444444444444444444444444444444444442444242024444420",
      INIT_79 => X"2020202000202020202020202020202020202020202020202020202020202020",
      INIT_7A => X"2020202020202020202044688C8C886844202020202444204420242020204044",
      INIT_7B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7C => X"2020202020202020202020202020202020202020202020002020202020202020",
      INIT_7D => X"2020202020202020202020000000000020202020202020202020202020202020",
      INIT_7E => X"2020202020448C8CB0ACAC884420202020000000202020202020202020202000",
      INIT_7F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__42_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__42_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized13\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized13\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized13\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized13\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__51_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_01 => X"2020202424242424202020202020202020202020202020202020242420202020",
      INIT_02 => X"4444444444444444444444444444444444444424242420202020202020202020",
      INIT_03 => X"6868888868686868686868686868686864444444444444444444444444444444",
      INIT_04 => X"4444444444446464646464646464646868686868686868686888888888888888",
      INIT_05 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_06 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_07 => X"4444444444444444444444444444444444444444444424202444444424442420",
      INIT_08 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_09 => X"202020202020202020202044688C8C6820202020202020244424242020202020",
      INIT_0A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0C => X"2000000020202020202020000000202020202020202020202020202020202020",
      INIT_0D => X"202020202040688C8C8C8C684420202020202020202020202020202020202020",
      INIT_0E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_10 => X"2420202020202424242420202020202020202020202020202020242424202020",
      INIT_11 => X"4444444444444444444444242444444444444444442424242420202020202020",
      INIT_12 => X"8888888868686868686868686868686868686444444444444444444444444444",
      INIT_13 => X"4444444444444444646464686868686868686868688888888888888C8C8C8888",
      INIT_14 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_15 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_16 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_17 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_18 => X"2020202020202020202020446868686420202020202020204424242020202020",
      INIT_19 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1B => X"2020000020202020202020200000202020202020202020202020202020202020",
      INIT_1C => X"20202020202044688C8C68442000000020202020202020202020202020202020",
      INIT_1D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1F => X"2020202020202424442424202020202020202020202020202020202424202020",
      INIT_20 => X"4444444444444444444444442444444444444444442424242420202020202020",
      INIT_21 => X"8C8C888888886868686868686868686868686444444444444444444444444444",
      INIT_22 => X"4444444444444444646464686868686868686868888888888C8C8C8C8C8C8C88",
      INIT_23 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_24 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_25 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_26 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_27 => X"2020202020202020202020202040202020202020202020204444242020202020",
      INIT_28 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_29 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2A => X"2020202020202020202020202000202020202020202020202020202020202020",
      INIT_2B => X"2020202020202024444444202020202020202020202020202020202020202020",
      INIT_2C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2E => X"2020202020242424444424242020202020202020202020202020202424202020",
      INIT_2F => X"4444444444444444444444444444444444444444442424242424202020202020",
      INIT_30 => X"AC8C8C8C88888888686868686868686868686864444444444444444444444444",
      INIT_31 => X"44444444444444446464686868686868686868888888888C8C8CACACACACACAC",
      INIT_32 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_33 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_34 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_35 => X"2020202020202020202020202020202020202020202020200020202020202020",
      INIT_36 => X"2020202024242020202020202020202020202020202020204444242420202020",
      INIT_37 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_38 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_39 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3A => X"2020202020202020202020202020200020202020202020202020202020202020",
      INIT_3B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3D => X"2020202020242444444444242420202020202020202020202020202020202020",
      INIT_3E => X"4444444444444444444444444444444444444444444424242424242020202020",
      INIT_3F => X"ACACAC8C8C888888686868686868686868686868644444444444444444444444",
      INIT_40 => X"4444444444444464646468686868686868888888888C8C8CACACACACACACACAC",
      INIT_41 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_42 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_43 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_44 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_45 => X"2020202444442420202020202020202020202020202020204444442420202020",
      INIT_46 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_47 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_48 => X"2020202020202020202020202020200020202020202020202020202020202020",
      INIT_49 => X"2020202020202020202020202020200020202020202020202020202020202020",
      INIT_4A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4C => X"2020202020242444444444442424202020202020202020202020202020242424",
      INIT_4D => X"4444444444444444444444444444444444444444444444442424242020202020",
      INIT_4E => X"ACACACAC8C8C8888886868686868686868686868646444444444444444444444",
      INIT_4F => X"44444444444464646464686868686868888888888C8CACACACACACB0D0D0D0AC",
      INIT_50 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_51 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_52 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_53 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_54 => X"2020204444442420202020202020202020202020202020204444442424202020",
      INIT_55 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_56 => X"2020202020202020202020202020202000202020202020202020202020202020",
      INIT_57 => X"2020202020202020202020202020200020202020202020202020202020202020",
      INIT_58 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_59 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5A => X"2420202020202020202020202020202020202020202020202020202020202020",
      INIT_5B => X"2020202020202424444444444424242020202020202020202020202020242424",
      INIT_5C => X"4444444444444444444444444444444444444444444444442424242420202020",
      INIT_5D => X"D0ACACACAC8C8888888868686868686868686868686464444444444444444444",
      INIT_5E => X"444444444444646464646868686868688888888C8CACACACACACD0D0D0D0D0D0",
      INIT_5F => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_60 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_61 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_62 => X"2020202020202000202020202020202020202020202020202020202020202020",
      INIT_63 => X"2020202044442020202020202020202020202020202020202424442424202020",
      INIT_64 => X"2020202020202020202020202020202024242424242424242020202424202020",
      INIT_65 => X"2020202020202020202020202020202000202020202020202020202020202020",
      INIT_66 => X"2020202020202020202020202020200020202020202020202020202020202020",
      INIT_67 => X"2020202020202020202020202020202020202020202020200020202020202020",
      INIT_68 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_69 => X"2424202020202020202020202020202020202020202020202020202020202020",
      INIT_6A => X"2020202020202024444444444444242420202020202020202020202020242424",
      INIT_6B => X"4444444444444444444444444444444444444444444444444424242420202020",
      INIT_6C => X"D0D0D0ACAC8C8C8C888888686868686864646868686864644444444444444444",
      INIT_6D => X"444444444444646464646868686868688888888CACACACACD0D0D0D0F4F4F0D0",
      INIT_6E => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_6F => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_70 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_71 => X"202020202020202020202020202020202020202020202020202020202068B18D",
      INIT_72 => X"2420202020202020202020202020202020202020202020202424242424202020",
      INIT_73 => X"2020202020202020202020202020202024242424244444442020202424242020",
      INIT_74 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_75 => X"2020202020202020202020202020200020202020202020202020202020202020",
      INIT_76 => X"2020202020202020202020202020202020202020202020200020202020202020",
      INIT_77 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_78 => X"2424202020202020202020202020202020202020202020202020202020202020",
      INIT_79 => X"2020202020202020444444444444442420202020202020202020202020202424",
      INIT_7A => X"4444444444444444444444444444444444444444444444444444242420202020",
      INIT_7B => X"D0D0D0ACACAC8C8C888888686868686844446468686864644444444444444444",
      INIT_7C => X"4444444444646464646468686868686888888C8CACACACCCD0D0D4F5F5F5F5F4",
      INIT_7D => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_7E => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_7F => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__51_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(15),
      I3 => addra(12),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__51_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized14\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized14\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized14\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized14\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__39_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"2020202020202020202020000000000020202020446868442020200068FAFEFA",
      INIT_01 => X"2020242020202020202020202020202020202020202020202020242424242020",
      INIT_02 => X"2020202020202020202020202020242424444444444444444444444424242444",
      INIT_03 => X"2020202020202020202020202020202020200000002020202020202020202020",
      INIT_04 => X"2020202020202020202020202020202000202020202020202020202020202020",
      INIT_05 => X"2020202020202020202020202020202020202000002020202020202020202020",
      INIT_06 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_07 => X"2424242020202020202020202020202020202020202020202020202020202020",
      INIT_08 => X"2020202020202020244444444444444420202020202020202020202020202020",
      INIT_09 => X"4444444444444444444444444444444444444444444444444444242424242424",
      INIT_0A => X"F5D0D0D0ACACAC8C8C8888686868686464646464646444444444444444444444",
      INIT_0B => X"4444444444646464646468686868688888888CACACACD0D0D0F5F5FAFEFEFAF9",
      INIT_0C => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_0D => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_0E => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_0F => X"202020202020202020202000000000002020204088B0B088202020208CFAFEF9",
      INIT_10 => X"2424202020202020202020202020202020202020202020202020242424242020",
      INIT_11 => X"2020202020202020202020202020242424444444444444444444444444444444",
      INIT_12 => X"2020202020202020202020202020202020200000002020202020202020202020",
      INIT_13 => X"2020202020202020202020202020202000202020202020202020202020202020",
      INIT_14 => X"2020202020202020202020202020202020202020002020202020202020202020",
      INIT_15 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_16 => X"2024444424202020202020202020202020202020202020202020202020202020",
      INIT_17 => X"2020202020202020242444444444444420202020202020202020202020202020",
      INIT_18 => X"4444444444444444444444444444444444444444444444444444242424242424",
      INIT_19 => X"F9F4D0D0ACACAC8C8C8888686868686464646464644444444444444444444444",
      INIT_1A => X"4444446464646464646468686868688888888CACACCCD0D0F4F5FAFEFEFEFEFA",
      INIT_1B => X"4444444444444444646464646464646444444444444444444444444444444444",
      INIT_1C => X"6464646464646464646444444444444444444444444444444444444444444444",
      INIT_1D => X"4444444444444444444444444444444444444444444444444444444444646464",
      INIT_1E => X"2420202020202020202020000000000020202044ACD1B0AC4420202044D5FAF5",
      INIT_1F => X"4424202020202020202020202020202020202020202020202020242424242020",
      INIT_20 => X"2020202020202020202020202020244444444444444444444444444444444444",
      INIT_21 => X"2020202020202020202020202020202020200000002020202020202020202020",
      INIT_22 => X"2020202020202020202020202020202000202020202020202020202020202020",
      INIT_23 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_24 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_25 => X"2424444424202020202020202020202020202020202020202020202020202020",
      INIT_26 => X"2020202020202020202024444444444444442020202020202020202020202020",
      INIT_27 => X"4444444444444444444444444444444444444444444444444444442424242424",
      INIT_28 => X"F9F5D4D0D0ACAC8C8C8888686868686464646464444444444444444444444444",
      INIT_29 => X"4444646464646464686868686868688888888CACACD0D0D0F5F9FEFEFFFFFFFE",
      INIT_2A => X"6464646464646464646464646464646444444444444444444444444444444444",
      INIT_2B => X"6868686868686868646464646444444444444444444444446464646464646464",
      INIT_2C => X"4444444444444444444444444444444444444444444464686464646868686868",
      INIT_2D => X"20202424202020202020202000000020202020448CB1B08C4400202020688C68",
      INIT_2E => X"4444444468444420202020202020202020202020202020202020242424242020",
      INIT_2F => X"2020202020202020202020202020244444444444446464646864644444444444",
      INIT_30 => X"2020202020202020202020202020202020200000202020202020202020202020",
      INIT_31 => X"2020202020202020202020202020202000202020202020202020202020202020",
      INIT_32 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_33 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_34 => X"2024444444442020202020202020202020202020202020202020202020202020",
      INIT_35 => X"2020202020202020202024244444444444442420202020202020202020202020",
      INIT_36 => X"4444444444444444444444444444444444444444444444444444442424242424",
      INIT_37 => X"FEF9F4D0D0B0AC8C8C8888686868686468686464444444444444444444444444",
      INIT_38 => X"4444646464646464686868686868688888888CACACD0D0D0F5F9FEFFFFFFFFFE",
      INIT_39 => X"6464646464646464646464646464646464646464646464646464646464646464",
      INIT_3A => X"8868686868686868686868646464646464646464646464646464646464646464",
      INIT_3B => X"4444444444444444444444444444444444444468888CACACACAC8C8868686868",
      INIT_3C => X"2020242420202020202020202020202020202020448C8C682020202020202020",
      INIT_3D => X"44444468AC8C6820202020202020202020202020202020202020202424242020",
      INIT_3E => X"2020202020202020202020202024244444444444646468686868686444444444",
      INIT_3F => X"2020202020202020202020202020202020200020202020202020202020202020",
      INIT_40 => X"2020202020202020202020202020202000202020202020202020202020202020",
      INIT_41 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_42 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_43 => X"2020444444444020202020202020202020202020202020202020202020202020",
      INIT_44 => X"2020202020202020202020242444444444444420202020202020202020202020",
      INIT_45 => X"4444444444444444444444444444444444444444444444444444442424242424",
      INIT_46 => X"FEF9F4D0D0B0AC8C8C8888686868686468686464444444444444444444444444",
      INIT_47 => X"6464646464686868686868686868688888888CACACD0D0D0F5FAFEFFFFFFFFFF",
      INIT_48 => X"6464646464646464646464646464646464646464646464646464646464646464",
      INIT_49 => X"8888888888686868686868686864646464646464646464646464646464646464",
      INIT_4A => X"44444444444444444444444444444444446488ACB0D0D0D0D0D0D0AC88888888",
      INIT_4B => X"2020242020202000202020202020202020202020202044202020202020202020",
      INIT_4C => X"444468ACB0B08C44202020202020202020202020202020202020202424242420",
      INIT_4D => X"2020202020202020202020202024444444444464686888888C88686864444444",
      INIT_4E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4F => X"2020202020202020202020202020202000202020202020202020202020202020",
      INIT_50 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_51 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_52 => X"2020444444444044202020202020202020202020202020202020202020202020",
      INIT_53 => X"2020202020202020202020202444444444444424202020202020202020202020",
      INIT_54 => X"4444444444444444444444444444444444444444444444444444442424242424",
      INIT_55 => X"FAF5F4D0D0ACAC8C8C8888686868686468686464444444444444444444444444",
      INIT_56 => X"6464646468686868686868686868688888888CACACD0D0D0F5F9FEFFFFFFFFFE",
      INIT_57 => X"6464646464646464646464646464646464646464646464646464646464646464",
      INIT_58 => X"8C88888888886868686868686868646464646464646464646464646464646464",
      INIT_59 => X"444444444444444444444444444444446488ACD0D0D0D0D0D0D0D0D0AC8C888C",
      INIT_5A => X"2020202020202000202020202020202020202020200020202020202020202020",
      INIT_5B => X"444468ACB0AC8C44202020202020202020202020202020202020202424242420",
      INIT_5C => X"20202020202020202020202020244444444464686888ACACB0B08C8868644444",
      INIT_5D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5E => X"2020202020202020202020202020202000202020202020202020202020202020",
      INIT_5F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_60 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_61 => X"2020688C8C684440202020202020202020202020202020202020202020202020",
      INIT_62 => X"2020202020202020202020202024444444444444242020202020202020202020",
      INIT_63 => X"4444444444444444444444444444444444444444444444444444444424242424",
      INIT_64 => X"F9F5D0D0B0ACAC8C8C8888686868686868646464444444444444444444444444",
      INIT_65 => X"6464646868686868686868686868688888888CACACB0D0D0F5F9FAFEFEFFFEFE",
      INIT_66 => X"6464646464646464646464646464646464646464646464646464646464646464",
      INIT_67 => X"8C8C8C8888888888686868686868646464646464646464646464646464646464",
      INIT_68 => X"444444444444444444444444446464648CACD0D0D0F0F4F4F4F4F4F4D0B0AC8C",
      INIT_69 => X"2020204044444420202020002020202000202000202020202020202020202020",
      INIT_6A => X"44444488B0AC6820202020202020202020202020202020202020202424242424",
      INIT_6B => X"2020202020202020202020202024444444446468888CB0D0F5D5B08C68644444",
      INIT_6C => X"2020202020202020202020202020202020002020202020202020202020202020",
      INIT_6D => X"2020202020202020202020202020202000202020202020202020202020202020",
      INIT_6E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_70 => X"20448CACB0AC6840202020202020202020202020202020202020202020202020",
      INIT_71 => X"2420202020202020202020202024244444444444442020202020202020202020",
      INIT_72 => X"4444444444444444444444444444444444444444444444444444444424242424",
      INIT_73 => X"F5F4D0D0B0ACACAC8C8888686868686864646464444444444444444444444444",
      INIT_74 => X"64646468686868686868686868686888888C8CACACACD0D0D0F5F9FAFEFEFAF9",
      INIT_75 => X"6464646464646464646464646464646464646464646464646464646464646464",
      INIT_76 => X"ACAC8C8C88888888686868686868646464646464646464646464646464646464",
      INIT_77 => X"44444444444444444444446464686868ACB0D0F0F4F4F4F4F5F5F5F5F4D0B08C",
      INIT_78 => X"20202064ACD1B068202000002020202020202020202020202020202020202020",
      INIT_79 => X"4444444444444020202020202020202020202020202020202020202024242424",
      INIT_7A => X"2020202020202020202020202424444444646868888CD1FAFEFAF5AC88686444",
      INIT_7B => X"2020202020202020202020202020202000002020202020202020202020202020",
      INIT_7C => X"2020202020202020202020202020202020202020002020202020202020202020",
      INIT_7D => X"2020202020202020202020202020202024242020202020202020202020202020",
      INIT_7E => X"2020202020202020202020202000002020202020202020202020202020202020",
      INIT_7F => X"20448CB0B0AC6844442020202020202020202020202020202020202020202020",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__39_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__39_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized15\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized15\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized15\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized15\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"2420202020202020202020202020202044444444444420202020202020202020",
      INIT_01 => X"4444444444444444444444444444444444444444444444444444444424444444",
      INIT_02 => X"D0D0D0D0ACACACAC888868686868686864646464444444444444444444444444",
      INIT_03 => X"6468686868686868686868686868686888888C8CACACACCCD0D0F5F5F9F9F5F5",
      INIT_04 => X"6464646464646464646464646464646464646464644444446464646464646464",
      INIT_05 => X"ACACAC8C88888888686868686868646464646464646464646464646464646464",
      INIT_06 => X"44444444444444446464686868686888B0D0D5F5F5F5F9F9F9F9F5F5F5F4D0AC",
      INIT_07 => X"20204088B0D0D08C202000002020202020202020000020202020202020202020",
      INIT_08 => X"4444444444442020202020202020202020202020202020202020202024242424",
      INIT_09 => X"202020202020202020202020202444444444646888ACD1F9FEFAF5B08C686444",
      INIT_0A => X"2020202020202020202020202020202020002020202020202020202020202020",
      INIT_0B => X"2020202020202020202020202020202020202020002020202020202020202020",
      INIT_0C => X"2020202020202020202020202020202024242020202020202020202020202020",
      INIT_0D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0E => X"2044688C8C884444442420202020202020202020202020202020202020202020",
      INIT_0F => X"2420202020202020202020202020202444444444444444202020202020202020",
      INIT_10 => X"4444444444444444444444444444444444444444444444444444444424444444",
      INIT_11 => X"D0D0D0B0ACACAC8C888868686868686864646464444444444444444444444444",
      INIT_12 => X"6468686868686868686868686868686888888C8CACACACACD0D0D0F5F5F5F4D4",
      INIT_13 => X"6464646464646464646464646464646464646464646444446464646464646464",
      INIT_14 => X"ACAC8C8C88888868686868686864646464646464646464646464646464646464",
      INIT_15 => X"44444444444444646464686868888CB0F9F9FAF9F9F9F9F9F9F9F9F9F5F4D0AC",
      INIT_16 => X"20202088D1D5D1AC202000002020202020202020000020202020202020202020",
      INIT_17 => X"4444242020202020202020202020202020202020202020202020202024242424",
      INIT_18 => X"2020202020202020202020202024444444446468888CB0F5F9F9D1AC88684444",
      INIT_19 => X"2020202020202020202020202020202020202020202020202044686844202020",
      INIT_1A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1B => X"2020202020202020202020202020202024242020202020202020202020202020",
      INIT_1C => X"2020202020202044686844202020200020202020202020202020202020202020",
      INIT_1D => X"2020446868444044442420202020202020202020202020202020202020202020",
      INIT_1E => X"2424242020202020202020202020202044444444444440202020202020202020",
      INIT_1F => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_20 => X"D0D0B0ACACAC8C8C888868686868686464646464444444444444444444444444",
      INIT_21 => X"646464686868686868686868686868888888888CACACACACACB0D0D0D0D0D0D0",
      INIT_22 => X"6464646464646464646464646464646464646464646464646464646464646464",
      INIT_23 => X"AC8C8C8888886868686868686464444444444444444444444444444444444444",
      INIT_24 => X"44444444444464686868686888ACD0F5FEFEFEFEFEFAFAFAF9F9F9F9F5F4D0AC",
      INIT_25 => X"24202064ACD1B068202020202020202020202020202020202020202020202020",
      INIT_26 => X"4444442020202020202020202020202020202020202020202020202024242424",
      INIT_27 => X"20202020202020202020202020244444444464686888ACB0D1D0AC8868644444",
      INIT_28 => X"202020202020202020202020202020202020202020202020448CB0B08C402020",
      INIT_29 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2A => X"2020202020202020202020202020202024202020202020202020202020202020",
      INIT_2B => X"202020202020206890B08C440020202020202020202020202020202020202020",
      INIT_2C => X"2020202020204044444424202020202020202020202020202020202020202020",
      INIT_2D => X"2424242420202020202020202020202024444444444444202020202020202020",
      INIT_2E => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_2F => X"B0ACACACAC8C8C88888868686868686464646444444444444444444444444444",
      INIT_30 => X"646464686868686868686868686888888888888CACACACACACACB0D0D0D0D0B0",
      INIT_31 => X"4444444444444444646464646464646464646464646464646464646464646464",
      INIT_32 => X"8C8C8C8868686868646464444444444444444444444444444444444444444444",
      INIT_33 => X"444444444464686868888888ACD5F9FAFEFFFFFFFFFEFAFAF9F9F9F5F5D4B08C",
      INIT_34 => X"2020202044686420202020202020002020202020202020202020200000202020",
      INIT_35 => X"4444444420202020202020202020202020202020202020202020202024242424",
      INIT_36 => X"20202020202020202020202020244444444444646868888CAC8C8C6868444444",
      INIT_37 => X"2020202020202020202020202020202020202020202020208CD1D5D0B0682020",
      INIT_38 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_39 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3A => X"20202020202020688CB18C442020202020202020202020202020202020202020",
      INIT_3B => X"2020202020244420444424242020202020202020202020202020202020202020",
      INIT_3C => X"2424242424202020202020202020202044444444444444442020202020202020",
      INIT_3D => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_3E => X"ACACACAC8C8C8888888868686868686464646444444444444444444444444444",
      INIT_3F => X"64646464686868686868686868688888888888888CACACACACACACB0B0B0ACAC",
      INIT_40 => X"4444444444444444444444444444444464646464646464646464646464646464",
      INIT_41 => X"8888686868644444444444444444444444444444444444444444444444444444",
      INIT_42 => X"444444646468686888888C8CD0F9F9FAFEFFFFFFFFFEFAF9F9F9F5F5F4D0AC8C",
      INIT_43 => X"4444202020202020202020202020002020202020202020202020200000002020",
      INIT_44 => X"2424444420202020202020202020202020202020202020202020202020242424",
      INIT_45 => X"2020202020202020202020202020244444444464646888888C68686844444444",
      INIT_46 => X"202020202020202020202020202020202020200000202020ACD1D5D0D18C2020",
      INIT_47 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_48 => X"2020202020202020202420202020202020202020202020202020202020202020",
      INIT_49 => X"20202020202020448C8C6C442020202020202020202020202020202020202020",
      INIT_4A => X"2020202020202420244444442020202020202020202020202020202020202020",
      INIT_4B => X"2424242424242020202020202020202020244444444444444020202020202020",
      INIT_4C => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_4D => X"ACACAC8C8C888888886868686868686464646444444444444444444444444444",
      INIT_4E => X"6464646468686868686868686868688888888888888C8C8CACACACACACACACAC",
      INIT_4F => X"4444444444444444444444444444444444444444444444446464646464646464",
      INIT_50 => X"6868686844444444444444444444444444444444444444444444444444444444",
      INIT_51 => X"4444646868686888888C8CACD5F9F9FEFEFFFFFFFFFEFAF9F5F5F5F5D0AC8888",
      INIT_52 => X"4420202020242020202020202020000000202020202020202020000000002020",
      INIT_53 => X"2420202020202020202020202020202020202020202020202020202020242444",
      INIT_54 => X"2020202020202020202020202020244444444444446468686864646444444444",
      INIT_55 => X"2020202020202020202020202020202020202000002020208CD0F5D0D0882020",
      INIT_56 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_57 => X"2020202024202024242424202020202020202020202020202020202020202020",
      INIT_58 => X"2020202020202020444444202020202020202020202020202020202020202020",
      INIT_59 => X"2020202020202020244444442420202020202020202020202020202020202020",
      INIT_5A => X"2424242424242020202020202020202020204444444444444444202020202020",
      INIT_5B => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_5C => X"8C8C888888888888686868686868686864644444444444444444444444444444",
      INIT_5D => X"646464646868686868686868686868688888888888888C8C8C8C8C8CACACACAC",
      INIT_5E => X"4444444444444444444444444444444444444444444444446464646464646464",
      INIT_5F => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_60 => X"446468686868888C8C8CACB0D5F9F9FEFEFEFFFFFEFEF9F5F4F4D0D0AC886464",
      INIT_61 => X"2024242424242420202020202020000000202020202020202020000000002020",
      INIT_62 => X"2420202020202020202020202020202020202020202020202020202020242424",
      INIT_63 => X"2020202020202020202020202020242444444444444464446844446444444444",
      INIT_64 => X"20202020202020202020202020202020202020200020202044ACD0D0AC442020",
      INIT_65 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_66 => X"2020202024242424242424202020202020202020202020202020202020202020",
      INIT_67 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_68 => X"2020202020202420244444444420202020202020202020202020202020202020",
      INIT_69 => X"24242424242420202020202020202020202020204464888C8C88442020202020",
      INIT_6A => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_6B => X"8888888888888868686868686868686864644444444444444444444444444444",
      INIT_6C => X"64646464686868686868686868686868888888888888888C8C8C8C8C8CACAC8C",
      INIT_6D => X"4444444444444444444444444444444444444444444444446464646464646464",
      INIT_6E => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_6F => X"6468686868888C8C8CACACACD5F9F9FAFEFEFEFEFEFAF5D0D0D0B08864444444",
      INIT_70 => X"2420202020202020202020202020200000202020202020202020202020202020",
      INIT_71 => X"2020202020202020202020202020202020202020202020202020202020202424",
      INIT_72 => X"2020202020202020202020202020202024444444444444444444444444442420",
      INIT_73 => X"2020202020202020202020202020202020202020202020202044646444202020",
      INIT_74 => X"2020202020202020200000002020202020202020202020202020202020202020",
      INIT_75 => X"2020202020202020242424242020202020202020242020202020000000202020",
      INIT_76 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_77 => X"2020202020202020202444444444202020202020202020202020202020202020",
      INIT_78 => X"44444424242424202020202020202020202024204488D0D0D0D08C4420202020",
      INIT_79 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_7A => X"8888888868686868686868686868686864646444444444444444444444444444",
      INIT_7B => X"6464646464686868686868686868686868888888888888888888888C88888888",
      INIT_7C => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_7D => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_7E => X"68686888888C8C8CACACACACD0F5F9F9F9F9F9F9F5D5B0AC8C88644444444444",
      INIT_7F => X"2420202020202020202020202020200000202020202020202020202020202020",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized16\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized16\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized16\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized16\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__21_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"2020202020202020202020202020202020202020202020202020202020202424",
      INIT_01 => X"2020202020202020202020202020202024444444444444444444444444442020",
      INIT_02 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_03 => X"2020202020202020202000002020202020202020202020202020202020202020",
      INIT_04 => X"2020202020202020202024242020202020202020202020202020200000202020",
      INIT_05 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_06 => X"2020202020202020202044444444202020202020202020202020202020202020",
      INIT_07 => X"444444242420242020202020202020202020242044ACF4F4D0D0B06820202020",
      INIT_08 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_09 => X"8888686868686868686868686868686868646444444444444444444444444444",
      INIT_0A => X"4464646464686868686868686868686868888888888888888888888888888888",
      INIT_0B => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_0C => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_0D => X"68686888888C8C8CACACACACACD0F5F9F9F9F5D5AC8864444444444444444444",
      INIT_0E => X"2420202020202020202020202020200000202020202020202020202020202020",
      INIT_0F => X"2020202020202020202020202020202020202020202020202020202020202024",
      INIT_10 => X"2020202020202020202020202020202020242444444444444444444444242020",
      INIT_11 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_12 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_13 => X"2020202020202020202024242020202020202020202020202020200000202020",
      INIT_14 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_15 => X"2020202020202020202024444444202020202020202020204420202020202020",
      INIT_16 => X"444444242420242020202020202020202020202044ACF5D0D0D0D06820202020",
      INIT_17 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_18 => X"6868686868686868686868686868686868646444444444444444444444444444",
      INIT_19 => X"4444646464646868686868686868686868686888888888888888888888888888",
      INIT_1A => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_1B => X"4444444444444444444444444444648888684444444444444444444444444444",
      INIT_1C => X"686888888C8C8C8CACACACAC8CACACD0D1D1AC88644444444444444444444444",
      INIT_1D => X"2420202020202020202020202020200000202020202020202020202020202020",
      INIT_1E => X"2020202020202020202020202020202020202020202020202020202020202024",
      INIT_1F => X"2020202020202020202020202020202020202424444444444444444424202020",
      INIT_20 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_21 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_22 => X"2020202020202020202024242020202020202020202020202020202020202020",
      INIT_23 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_24 => X"2020202020202020202024444444242020202020202020202420202020202020",
      INIT_25 => X"4444442424202420202020202020202020202020448CD0D0F4D0B06820202020",
      INIT_26 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_27 => X"6868686868686868686864646464646468646464444444444444444444444444",
      INIT_28 => X"4444646464646464686868686868686868686868888888888888888888888868",
      INIT_29 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_2A => X"44444444444444444444444464648CD1D1B08864646464646464644444444444",
      INIT_2B => X"68688888888C8C8C8C8C8C8C8888886868644444444444444444444444444444",
      INIT_2C => X"2420202020202020202020000020000000202020202020202020202020202020",
      INIT_2D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2E => X"2020202020202020202020202020202020202020242444444444442420202020",
      INIT_2F => X"2020202020202020202020202020202020202020202020200020202020202020",
      INIT_30 => X"2020202020202020202020202020202020202020202020002020202020202020",
      INIT_31 => X"2020202020202020202024242420202020202020202020202020202020202020",
      INIT_32 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_33 => X"2020202020202020202020244444444420202020202020202020202020202020",
      INIT_34 => X"44444424242024202020202020202020202020204468ACD0D0B08C4444202020",
      INIT_35 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_36 => X"6868686868686868646464646464646464646444444444444444444444444444",
      INIT_37 => X"4444446464646464686868686868686868686868686868888888888888886868",
      INIT_38 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_39 => X"444444446464646464646868688CD0D5F5F5B088686864686868686868684444",
      INIT_3A => X"6868688888888C8C888888686868644444444444444444444444444444444444",
      INIT_3B => X"2420202020202020202020000000000000202020202020202020202020202020",
      INIT_3C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3D => X"2020202020202020202020202020202020202020202020244424242020202020",
      INIT_3E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3F => X"2020202020202020202020202020202020202020202020002020202020202020",
      INIT_40 => X"2020202020202020202024242420202020202020202020202020202020202020",
      INIT_41 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_42 => X"2020202020202020202020204444444420202020202020202020242020202020",
      INIT_43 => X"4444442424202420202020202020202020202020204064888C68644444442020",
      INIT_44 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_45 => X"6868686868686868646464646464444464646464444444444444444444444444",
      INIT_46 => X"4444444464646464646868686868686868686868686868688888888888886868",
      INIT_47 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_48 => X"4444688CB0B0AC888868888888ACD1F5F5F5B088686868686868686868686844",
      INIT_49 => X"6868686888888868686868644444444444444444444444444444444444444444",
      INIT_4A => X"2420202020202020202020000000000000202020202020202020202020202020",
      INIT_4B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4C => X"2020202020202020202020202020202020202020202020202424202020202020",
      INIT_4D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4E => X"2020202020202020202020202020202020202020202020002020202020202020",
      INIT_4F => X"2020202020202020202024242424202020202020202020202020202020202020",
      INIT_50 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_51 => X"2020202020202020202020204444444420202020202020202044444420202020",
      INIT_52 => X"4444442424202420202020202020202020202020202020444444444444442020",
      INIT_53 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_54 => X"6868686868686464646464646464444444444444444444444444444444444444",
      INIT_55 => X"4444444444646464646468686868686868686868686868686868688888886868",
      INIT_56 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_57 => X"6464ACD5F5F9F5B088888C886888B0D5D5D08C68686864646464646464646444",
      INIT_58 => X"6868686868686868646444444444444444444444444444444444444444444444",
      INIT_59 => X"2420202020202020202020000000000000202020202020202020202020202020",
      INIT_5A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5B => X"2020202020202020202020202020202020202020202020202420202020202020",
      INIT_5C => X"2020202020202020202020202020202020202020202020200020202020202020",
      INIT_5D => X"2020202020202020202020202020202020202020202020002020202020202020",
      INIT_5E => X"2020202020202020202020242424202020202020202024202020202020202020",
      INIT_5F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_60 => X"2020202020202020202020202444444420202020202020202044444424202020",
      INIT_61 => X"4444442424242420202020202020202020202020202020444444444444402020",
      INIT_62 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_63 => X"6868686868686464646464646464444444444444444444444444444444444444",
      INIT_64 => X"4444444444446464646468686868686868686868686868686868686888886868",
      INIT_65 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_66 => X"6888D0F5F9F9F9D5888868688868688C8C886864646444644444444464444444",
      INIT_67 => X"6868686868686868444444444444444444444444444444444444444444446868",
      INIT_68 => X"2020202020202020202020200000002000000020202020202020202020000000",
      INIT_69 => X"2020202020202020202020202020202000002020202020202020202020202020",
      INIT_6A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6B => X"2020202020202020202020202020442020202020202020202020202020202020",
      INIT_6C => X"2020202020202020202020202020202020202020202020002020202020202020",
      INIT_6D => X"2020202020202020202020242424202020202020202024242020202020202020",
      INIT_6E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6F => X"2020202020202020202020202020444444202020202020202044444444202020",
      INIT_70 => X"4444444424202020242424202020202020202020202020202444444444444020",
      INIT_71 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_72 => X"6868686868686864646464444444444444444444444444444444444444444444",
      INIT_73 => X"4444646464646464646464646868686868686868686868686868686868686888",
      INIT_74 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_75 => X"8888D0F5F5F5F5D0686868686464646464646464646464644444444444444444",
      INIT_76 => X"6868646464444444444444444444444444444444444444444464686868686868",
      INIT_77 => X"2020202020202020202020200000002000000020202020202020202020000000",
      INIT_78 => X"2020202020202020202020202020202000002020202020202020202020202020",
      INIT_79 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7A => X"2020202020202020202020204464686844202020202020200020202020202020",
      INIT_7B => X"2020202020202020202020202020202020202020202020002020202020202020",
      INIT_7C => X"2020202020202020202020242424202020202020202024242020202020202020",
      INIT_7D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7E => X"2020202020202020202020202020444444402020202020202044444444202020",
      INIT_7F => X"4444444424202020242424202020202020202020202020202424444444444420",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__21_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__21_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized17\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized17\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized17\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized17\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_01 => X"8868686868686868646464444444444444444444444444444444444444444444",
      INIT_02 => X"4444646868686868646464646868686868686868686868686868686868686888",
      INIT_03 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_04 => X"6868ACD1F5F5D08C646464646464646464646464646464646464444444444444",
      INIT_05 => X"6464644444444444444444444444444444444444444444446868686868686868",
      INIT_06 => X"2020202020202020202020200000002000000020202020202020202020000000",
      INIT_07 => X"2020202020202020202020202020202000002020202020202020202020202020",
      INIT_08 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_09 => X"202020202020202020202044888CACAC88442020202020202020202020202020",
      INIT_0A => X"2020202020202020202020202020202000202020202020202020202020202020",
      INIT_0B => X"2020202020202020202024242424202020202020202020242020202020202020",
      INIT_0C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0D => X"2020202020202020202020202020444440444440202020202020204468444420",
      INIT_0E => X"4444444444242020242424242020202020202020202020202424444444444444",
      INIT_0F => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_10 => X"6868686868686868646464444444444444444444444444444444444444444444",
      INIT_11 => X"4444646868686868646464646464686868686868686868686868686868686868",
      INIT_12 => X"4444444444444444444444444444444444446464644444444444444444444444",
      INIT_13 => X"68646888ACAC8864644444446464646468686868686468686868686864646464",
      INIT_14 => X"4444444444444444444444444444444444444444446464646868686868686868",
      INIT_15 => X"2020202020202020202020200000002000000020202020202020202020000000",
      INIT_16 => X"2020202020202020202020202020202000002020202020202020202020202020",
      INIT_17 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_18 => X"202020202020202020202068B0B0B0B0B0884420202000000020202020202020",
      INIT_19 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1A => X"2020202020202020202024242424242020202020202020242020202020202020",
      INIT_1B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1C => X"2020202020202020202020202020444468888C6844202020202040688C8C6820",
      INIT_1D => X"4444444444442420242424242020202020202020202020202024444444444444",
      INIT_1E => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_1F => X"6868686868686868646464444444444444444444444444444464644444444444",
      INIT_20 => X"4444446468686868686864646464646868686864686868686868686868686868",
      INIT_21 => X"6464646464646464444444444444444444444464646464444444444444444444",
      INIT_22 => X"6444444464646444646468686868686868686868686868686868686868686868",
      INIT_23 => X"4444444444444444444444444444444444444444646464646868686868686464",
      INIT_24 => X"2020202020202020202020200000000000000020202020202020202020000000",
      INIT_25 => X"2020202020202020202020202020202000002020202020202020202020202020",
      INIT_26 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_27 => X"20202020202020202020448CB0B0D0D0B08C4420202020202020202020202020",
      INIT_28 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_29 => X"2020202020202020202024242424242020202020202020242020202020202020",
      INIT_2A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2B => X"242020202020202020202020202020448CB0D0AC682020202020448CB0B08C24",
      INIT_2C => X"4444444444442424242424242424242420202020202020202020244444444444",
      INIT_2D => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_2E => X"6868686868686868686464444444444444444444444444446468886864444444",
      INIT_2F => X"4444444444646868686868686864646464686864646868646868686868686868",
      INIT_30 => X"6868686868686868646464646464646444444444444444444444444444444444",
      INIT_31 => X"4444444464646468686868686868686868686868686868686868686868686868",
      INIT_32 => X"4444444444444444444444444444444464646464646464646464646464646444",
      INIT_33 => X"2020202020202020202020202000000000000020202020202020202020000000",
      INIT_34 => X"2020202020202020202020202020202000002020202020202020202020202020",
      INIT_35 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_36 => X"20202020202020202020448CACACD0D0B0B04420202020002020002020202020",
      INIT_37 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_38 => X"2020202020202020202024242424242020202020202020202420202020202020",
      INIT_39 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3A => X"24242020202020202020202020202044ACD0D0D08820202020204468AC8C6844",
      INIT_3B => X"4444444444444444242424242424242420202020202020202020204444444444",
      INIT_3C => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_3D => X"686868686868686868686464444444444444444444444444688CAC8C68444444",
      INIT_3E => X"4444444444446468686868686844444444646868686468686868686868686868",
      INIT_3F => X"6868686868686868686868686868686868686444444444444444444444444444",
      INIT_40 => X"6464686868686868686868688888888888686868888888888888686868686868",
      INIT_41 => X"4444444444444444444444444444444464646464646444444444444444444444",
      INIT_42 => X"2020202020202020202020202000000000000020202020202020202020000000",
      INIT_43 => X"2020202020202020202020202020202000002020202020202020202020202020",
      INIT_44 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_45 => X"202020202020202020204088ACACD0D0B0AC4420200020002020002020202020",
      INIT_46 => X"2020202020202020202020202020202020200000202020202020202020202020",
      INIT_47 => X"2020202020202020202024242424242420202020202020202420202020202020",
      INIT_48 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_49 => X"242420202020202020202020202020408CB0D0B0882020202020204468684420",
      INIT_4A => X"4444444444444444242424242424242420202020202020202020204044444444",
      INIT_4B => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_4C => X"686868686868686868686864444444444444444444444444688C8C8C68444444",
      INIT_4D => X"4444444444444464646868686868688868646468686868686868686868686868",
      INIT_4E => X"8888888888886868686868688888886868686868686444444444444444444444",
      INIT_4F => X"6868686868686888888888888888888888888888888888888888888888888888",
      INIT_50 => X"4444444444444444444444446464646464646444444444444444446464646464",
      INIT_51 => X"2020202020202020202020202000000000000020202020202020202020000000",
      INIT_52 => X"2020202020202020202020202020202000002020202020200020202020202020",
      INIT_53 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_54 => X"202020202020202020202064ACACACACAC8C2020202020202020202020202020",
      INIT_55 => X"2020202020202020202020202020202020202020446868442020202020202020",
      INIT_56 => X"2020202020202020202024242424242020202020202020202420202020202020",
      INIT_57 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_58 => X"44242420202020202020202020202040648CAC8C442020202020202020202020",
      INIT_59 => X"4444444444444444242424242424242420202020202020202020204044444444",
      INIT_5A => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_5B => X"68686868686868686868686444444444444444444444444444688C6844444444",
      INIT_5C => X"444444444444444444646468888CD1D58C684464686864646868686868686868",
      INIT_5D => X"88888888888888888888888888888C8C8C8C8C8C886868684444444444444444",
      INIT_5E => X"6868686868688888888888888888888888888888888888888888888888888888",
      INIT_5F => X"4444444444444444444444646464646844444444444444446464646468686868",
      INIT_60 => X"2020202020202020202020202020000000202020000020202020202020000000",
      INIT_61 => X"2020202020202020202020202020202000000000000000000020202020202020",
      INIT_62 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_63 => X"20202020202020202020202044688C8C68442020202020202020202020202020",
      INIT_64 => X"20202020202020202020202020202020202020448CACACAC6840202020202000",
      INIT_65 => X"2020202020202020202024444444442020202020202020202020202020202000",
      INIT_66 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_67 => X"4444242020202020202020202020242440444444442020202020202020202020",
      INIT_68 => X"4444444444444444444424242424444420202020202020202020202020444444",
      INIT_69 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_6A => X"6868686868686868686868686444444444444444444444444444444444444444",
      INIT_6B => X"44444464644444444444646468D0F5F5D58C4464646464646464686868646464",
      INIT_6C => X"888C8C8C8C8C8C8C8888888C8C8C8CACACACACAC8C8C8C8CAC88686844444444",
      INIT_6D => X"888888888888888C88888C8C8C8C8C8C8888888888888888888888888C8C8C8C",
      INIT_6E => X"4444444444444444646464686864644444444444446464686868686868686868",
      INIT_6F => X"2020202020202020202020202020000000202020000020202020202020000000",
      INIT_70 => X"2020202020202020202020202020202000000000000000000000000020202020",
      INIT_71 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_72 => X"2020202020202020202020202024444444242020202020202020202020202020",
      INIT_73 => X"2020202020202020202020202020202020202068ACB0B0B08C44202020202020",
      INIT_74 => X"2020202020202020202044444444442420202020202020202020202020202020",
      INIT_75 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_76 => X"4444242020202020202020202020242424444444442020202020202020202020",
      INIT_77 => X"4444444444444444444424242424444424402020202020202020202020244444",
      INIT_78 => X"4444444444444444444444444444242444444444444444444444444444444444",
      INIT_79 => X"6868686868686868686868686464444444444444444444444444444444444444",
      INIT_7A => X"44446464644444444444446468D0F5F9D58C6464646464646464646464646464",
      INIT_7B => X"8C8C8C8CACACACACACACACACACACACACACACACACACB0D5F5F5D5D5D08C644444",
      INIT_7C => X"8888888888888C8C8C8C8C8C8C8C8C8C88888888888888888888888888888C8C",
      INIT_7D => X"4444444444446464646464686464644464646464646468686868686868686868",
      INIT_7E => X"2020202020202020202020202020000000202020000020202020202020000000",
      INIT_7F => X"2020202020202020202020202020202000000000000000002000000020202020",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized18\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized18\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized18\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized18\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__17_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_01 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_02 => X"202020202020202020202020202020202000208CB0B0D0D0AC68202020200020",
      INIT_03 => X"2020202020202020202024444444442424242420202020202020202020202020",
      INIT_04 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_05 => X"4444442020202020202020202020242420244444442420202020202020202020",
      INIT_06 => X"4444444444444444444444442444444424442020202020202020202020244444",
      INIT_07 => X"4444444444444444444444444444242444444444444444444444444444444444",
      INIT_08 => X"6468686868686868686868686864444444444444444444444444444444444444",
      INIT_09 => X"4444444444444444444444446488D0D0AC686868646468646464646464646464",
      INIT_0A => X"8C8C8C8CACACACACACD0D0D0B0B0B0D0B0ACACB0D5F9F9FAFAF9F9F9D5AC8844",
      INIT_0B => X"888888888C8C8C8C8C8C8C8C8C8C8C8C88888888888888888888888888888888",
      INIT_0C => X"4444444464646464686464646464646464646464686868686868686888888888",
      INIT_0D => X"2020202020202020202020202020000000202020000020202020202020000000",
      INIT_0E => X"2020202020202020202020202020202000000000000000002000000000202020",
      INIT_0F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_10 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_11 => X"2020202020202020202020202020202020002068ACB0B0B0AC64202020200020",
      INIT_12 => X"2020202020202020202020444444442424242420202020202020202020202020",
      INIT_13 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_14 => X"4444442420202020202020202020202420204444444420202020202020202020",
      INIT_15 => X"4444444444444444444444444444444444442420202020202020202020244444",
      INIT_16 => X"4444444444444444444444444444242444444444444444444444444444444444",
      INIT_17 => X"6464646868686868686868686868644444444444444444444444444444444444",
      INIT_18 => X"6464444444444444444444444464688868686868686864446464646464646464",
      INIT_19 => X"888C8C8CACACACD0D0D0D0D0D0F5F9FAFAF5D1D5F5FAFEFEFEFEFAF9F9F5D088",
      INIT_1A => X"8888888888888888888888888888888888888888888888888888888888888888",
      INIT_1B => X"4444446464686868646464646464646468686868686868888888888888888888",
      INIT_1C => X"2020202020202020202020202020000000202020000020202020202020000000",
      INIT_1D => X"2020200000202020202020202020202000000000000000002000000000202020",
      INIT_1E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1F => X"2020202020202020202020202020202024242420202020202020202020202020",
      INIT_20 => X"20202020202020202020202020202020202020448CACB0B08844202020002020",
      INIT_21 => X"2020202020202020202020444444444424242420202020202020202020202020",
      INIT_22 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_23 => X"4444444420202020202020202020202020202044444424202020202020202020",
      INIT_24 => X"4444444444444444444444444444444444444424202020202020202020242444",
      INIT_25 => X"4444444444444444444444444444242444444444444444444444444444444444",
      INIT_26 => X"6464646468686868686868686868686444444444444444444444444444444444",
      INIT_27 => X"6868644444444444444444644444444444646868686464446464646464646464",
      INIT_28 => X"88888C8CACACACCCD0D0D0D1F5FAFEFEFEFEFAFAFEFEFEFEFEFEFEFEFAFAF5AC",
      INIT_29 => X"8888888888888888888888888888888868686868686868686868686868686868",
      INIT_2A => X"6464646468686868646464646464686868686888888888888888888888888888",
      INIT_2B => X"2020202020202020202020202020000000202020000020202020202020000000",
      INIT_2C => X"2020200000202020202020202020202000000000000000002000000000002020",
      INIT_2D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2F => X"202020202020202020202020202020200020002064888C884420002000002000",
      INIT_30 => X"2020202020202020202020444444444424242420202020202020202020202020",
      INIT_31 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_32 => X"4444444424202020202020202020202020202024444424202020202020202020",
      INIT_33 => X"4444444444444444444444444444444444444444242020202020202020202424",
      INIT_34 => X"4444444444444444444444444444242444444444444444444444444444444444",
      INIT_35 => X"6464646464686868686868686868686844444444444444444444444444444444",
      INIT_36 => X"8888686464444444444444446444444444646864646868686464646464646464",
      INIT_37 => X"686888888CACACACD0D0D0F5FAFEFFFFFFFFFFFFFFFFFFFFFFFFFEFEFEFEF9D5",
      INIT_38 => X"8888888888886888686868686868686868686868686868686868686868686868",
      INIT_39 => X"6868686868686868646464646868686888888888888888888888888888888888",
      INIT_3A => X"2020202020202020202020202020200000202020000020202020202020000000",
      INIT_3B => X"2020200000202020202020202020202000000000000000002020000000000020",
      INIT_3C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3E => X"2020202020202020202020202020202020202020204044402020002020002000",
      INIT_3F => X"2020202020202020202020444444444424244420202020202020202020202020",
      INIT_40 => X"2420202020202020202020202020202020202020202020202020202020202020",
      INIT_41 => X"4444444444202020202020202020202020202024444444242020202020202020",
      INIT_42 => X"4444444444444444444444444444444444444444442424202020202020202424",
      INIT_43 => X"4444444444444444444444444444242444444444444444444444444444444444",
      INIT_44 => X"6464646464646464686868686868686864444444444444444444444444444444",
      INIT_45 => X"ACAC8C8868646444444444444444444444444444646868686464444444446464",
      INIT_46 => X"68686888888CACACD0B0D0F9FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFAF9",
      INIT_47 => X"6868686868686868686868686868646464646464646464646464646468686868",
      INIT_48 => X"6868686868646464686868688888888888888888888888888888888888888868",
      INIT_49 => X"2020202020202020202020202020202000202020000020202020202020000000",
      INIT_4A => X"2020200000202020202020202020202000000000000000002020000000000020",
      INIT_4B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4D => X"2020202020202020202020202020202000202020202020202020200020200000",
      INIT_4E => X"2020202020202020202020444444444424244424202020202020202020202000",
      INIT_4F => X"2420202020202020202020202020202020202020202020202020202020202020",
      INIT_50 => X"4444444444202020202020202020202020202020444444242020202020202020",
      INIT_51 => X"4444444444444444444444444444444444444444444424242020202020202424",
      INIT_52 => X"4444444444444444444444444444242444444444444444444444444444444444",
      INIT_53 => X"6464646464646464686868686868686864444444444444444444444444444444",
      INIT_54 => X"B0ACAC8C88686444444444444444444444444444646868686464444444446464",
      INIT_55 => X"64646868888C8C8CACACD0F9FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFEF9",
      INIT_56 => X"6868686868686868686868646464646444444444444444444444446464646464",
      INIT_57 => X"6868686868646464686888888888888888888C8C8C8888888888888868686868",
      INIT_58 => X"2020202020202020202020202020200000000000202000002020202000000020",
      INIT_59 => X"2020202000002020202020202020202000000000000000000000000000000000",
      INIT_5A => X"2020202020202000202020202020202020202020202020202020202020202020",
      INIT_5B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5C => X"2020202020202020202020202020202000202020202020202020202000000020",
      INIT_5D => X"2020202020202020202020204444444424242020202020202020202020242000",
      INIT_5E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5F => X"2444444444442020202020202020202020202020202444442020202020202020",
      INIT_60 => X"4444444444444444444444444444444444444444444424242020202020202020",
      INIT_61 => X"4444444444444444444444444444242444444444444444444444444444444444",
      INIT_62 => X"6464646464646464646464686868686868686444444444444444444444444444",
      INIT_63 => X"B0B0ACAC8C8C8868444444444444444444444444444464686868646444444444",
      INIT_64 => X"444464686868888CAC8CACD5FEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFEF9",
      INIT_65 => X"6868686868686868446444444444444444444444444444444444444444444444",
      INIT_66 => X"68686468686868688C8CACACAC8C8C8C8C8C8C88888888886868686868686868",
      INIT_67 => X"2020202020202020202020202020200000000000202000002020202000000020",
      INIT_68 => X"2020202000002020202020202020202000000000000000000000000000000000",
      INIT_69 => X"2020202020202000202020202020202020202020202020202020202020202020",
      INIT_6A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6B => X"2020202020202020202020202020202020202020202020202020202000000020",
      INIT_6C => X"2020202020202020202020202444444424242440202020202020202020202020",
      INIT_6D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6E => X"2444444444442020202020202020202020202020202444442020202020202020",
      INIT_6F => X"4444444444444444444444444444444444444444444424202020202020202020",
      INIT_70 => X"4444444444444444444444444444242444444444444444444444444444444444",
      INIT_71 => X"6464646464646464646464646868686868686444444444444444444444444444",
      INIT_72 => X"D0D0B0ACAC8C8868686444444444444444444444444444646868646444444444",
      INIT_73 => X"44444444446868688888ACD5FAFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFEFED5",
      INIT_74 => X"6464646464646464444444444444444444444444444444444444444444444444",
      INIT_75 => X"68686464646868888CACACACACACACAC8C8C8C88888888886868686868686864",
      INIT_76 => X"2020202020202020202020202020200000000000202000002020202000000020",
      INIT_77 => X"2020202000002020202020202020202000000000000000000000000000000000",
      INIT_78 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_79 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7B => X"2020202020202020202020202444444424244444202020002020204444202020",
      INIT_7C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7D => X"2444444444442420202020202020202020202020202444442420202020202020",
      INIT_7E => X"4444444444444444444444444444444444444444444424242020202020202020",
      INIT_7F => X"4444444444444444444444444444242444444444444444444444444444444444",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__17_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__17_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized19\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized19\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized19\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized19\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__29_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4444444444444444446464646868686868686464444444444444444444444444",
      INIT_01 => X"D0D0D0B0ACAC8C88686864444444444444444444444444446464646444444444",
      INIT_02 => X"4444444444444444686488ACF5FAFAFAFEFEFEFEFEFEFEFFFFFFFFFFFEFEFAD5",
      INIT_03 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_04 => X"6864646868888CACACACB0B0ACACAC8C8C8C8C88888868686868686868646464",
      INIT_05 => X"2020202020202020202020202020200000000000202000002020202000000020",
      INIT_06 => X"2020202000002020202020202020202000000000000000000000000000000000",
      INIT_07 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_08 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_09 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0A => X"2020202020202020202020202044444424444420202020202020688C8C682020",
      INIT_0B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0C => X"2444444444442420202020202020202020202020202044442420202020202020",
      INIT_0D => X"4444444444444444444444444444444444444444444444442020202020202020",
      INIT_0E => X"4444444444444444444444444444242444444444444444444444444444444444",
      INIT_0F => X"4444444444444444444444646468686868686864444444444444444444444444",
      INIT_10 => X"D0D0D0D0B0ACAC8C886868444444444444444444444444444444444444444444",
      INIT_11 => X"444444444444444444444464ACD5F9F9F9FAF9D5D5FAFEFEFEFFFFFEFEFAF5D0",
      INIT_12 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_13 => X"686868888C8CACB0ACB0B0ACACACAC8C8C8C8888888868686868686864646464",
      INIT_14 => X"2020202020202020202020202020200000000000202000002020202000000020",
      INIT_15 => X"2020202000002020202020202020202000000000000000000000000000000000",
      INIT_16 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_17 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_18 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_19 => X"2020202020202020202020202044444444442040444020202068B0B0B0AC4420",
      INIT_1A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1B => X"2024444444442424202020202020202020202020202024444424202020202020",
      INIT_1C => X"4444444444444444444444444444444444444444444444242424202020202020",
      INIT_1D => X"4444444444444444444444444444242444444444444444444444444444444444",
      INIT_1E => X"4444444444444444444444446464686868686864644444444444444444444444",
      INIT_1F => X"D0D0D0D0B0ACAC8C888868686444444444444444444444444444444444444444",
      INIT_20 => X"4444444444444444444444446488ACD0D1D0AC8C8CB1F9FAFEFEFEFAFAF5D0D0",
      INIT_21 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_22 => X"6868888C8CACB0D0D0D0ACACACAC8C8C8C888888886868686868686864646444",
      INIT_23 => X"0020202020202020202020202020202000000000202000002020202000000020",
      INIT_24 => X"2020202000002020202020202020202000000000000000000000000000000000",
      INIT_25 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_26 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_27 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_28 => X"2020202020202020202020202024444444444468886844202068B0B0B0AC6820",
      INIT_29 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2A => X"2020242444442424202020202020202020202020202024444424202020202020",
      INIT_2B => X"4444444444444444444444444444444444444444444424242424242020202020",
      INIT_2C => X"4444444444444444444444444444242444444444444444444444444444444444",
      INIT_2D => X"4444444444444444444444444464646468686868646444444444444444444444",
      INIT_2E => X"D0D0D0D0B0ACACAC888888686864444444444444444444444444444444444444",
      INIT_2F => X"4444444444444444444464444444646464646888888CACB0D5F5F5D1D1D0D0D0",
      INIT_30 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_31 => X"8CB1D5B0ACB0D0D0D0D0ACACACAC8C8C88888888686868686868646464644444",
      INIT_32 => X"0020202020202020202020202020202000000000202000002020202000000020",
      INIT_33 => X"2020202000002020202020202020202000000000000000000000000000000000",
      INIT_34 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_35 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_36 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_37 => X"202020202020202020202020202444444468ACD0D0D0AC682064ACB0B0AC4420",
      INIT_38 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_39 => X"2020202024242424202020202020202020202020202024444444202020202020",
      INIT_3A => X"4444444444444444444444444444444444444444444444444424242020202020",
      INIT_3B => X"4444444444444444444444444444242444444444444444444444444444444444",
      INIT_3C => X"4444444444444444444444444444446464646868686444444444444444444444",
      INIT_3D => X"D0D0D0ACACACACAC8C8888886868644444444444444444444444444444444444",
      INIT_3E => X"44444444444444444444444444444444444444646868888C88ACACACACB0B0D0",
      INIT_3F => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_40 => X"FAFEFEF9D5D0D0D0D0D0ACACACAC8C8888888888686868686868686464644444",
      INIT_41 => X"0020202020202020202020202020202000000000202000002020202000000020",
      INIT_42 => X"2020202000002020202020202020202000000000000000000000000000000000",
      INIT_43 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_44 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_45 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_46 => X"2020202020202020202020202024444464ACD0F4F4F5D1B1442068AC8C682020",
      INIT_47 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_48 => X"2020202020202424202020202020202020202020202024444444202020202020",
      INIT_49 => X"4444444444444444444444444444444444444444444444444444242020202020",
      INIT_4A => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_4B => X"4444444444444444444444444444446464646868686864444444444444444444",
      INIT_4C => X"B0ACACACACACAC8C8C8888886868686444444444444444444444444444444444",
      INIT_4D => X"44444444444444444444444444444444444444444464686888888888ACACACB0",
      INIT_4E => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_4F => X"FEFEFEFEF9D5D0D0D0ACACACAC8C888888888868686868686868646464644444",
      INIT_50 => X"0000202020202020200020202020200000000000002000000000202000000000",
      INIT_51 => X"2020202000000000002020202020202000000000000000000000000000000000",
      INIT_52 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_53 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_54 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_55 => X"2020202020202020202020202020244488D0F5F5F5F4F5D08C20204424242020",
      INIT_56 => X"2020202024202020202020202020202020202020202020202020202020202020",
      INIT_57 => X"2020202020202424202020202020202020202020202020204444442020202020",
      INIT_58 => X"4444444444444444444444444464646464646464444444444444444420202020",
      INIT_59 => X"4444444444444444444444444444442444444444444444442444444444444444",
      INIT_5A => X"4444444444444444444444444444444464646468686868644444444444444444",
      INIT_5B => X"ACACACACACACAC8C888888888888686864644444444444444444444444444444",
      INIT_5C => X"4444444444444444444444444444444444444444444444446464686868888C8C",
      INIT_5D => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_5E => X"FEFFFEFEFED5D0D0D0B0ACAC8C8C888888888868686868686868686868646464",
      INIT_5F => X"0000202020202020202020202020200000000000002000000000202000000000",
      INIT_60 => X"2020202000000000002020202020202000000000000000000000000000000000",
      INIT_61 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_62 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_63 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_64 => X"2020202020202020202020202020244488D0F4F4F5F4F4D0AC40202020242020",
      INIT_65 => X"2020202024202020202020202020202020202020202020202020202020202020",
      INIT_66 => X"2020202020202424202020202020202020202020202020204444444420202020",
      INIT_67 => X"4444444444444444444464646464646464646464444444444444444444402020",
      INIT_68 => X"4444444444444444444444444444444444444444444444442424444444444444",
      INIT_69 => X"4444444444444444444444444444444444646464686868644444444444444444",
      INIT_6A => X"8C8C8CACACAC8C8C8C8888888888886868646444444444444444444444444444",
      INIT_6B => X"4444444444444444444444444444444444444444444444444444646464686888",
      INIT_6C => X"6444444444444444444444444444444444444444444444444444444444444444",
      INIT_6D => X"FEFEFEFEF9D0D0D0B0B0AC8C8C8C888888888868686868686868686868646464",
      INIT_6E => X"0000202020202020202000202020200000000000002000000000202000000000",
      INIT_6F => X"2020202000000000002020202020202000000000000000000000000000000000",
      INIT_70 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_71 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_72 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_73 => X"2020202020202020202020202020244488D0F4F4F9F4F4D0AC44202020202020",
      INIT_74 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_75 => X"2020202020202424202020202020202020202020202020204444444420202020",
      INIT_76 => X"4444444444444444446464686868686868646464646444444444444444442020",
      INIT_77 => X"4444444444444444444444444444444444444444444444442424444444444444",
      INIT_78 => X"4444444444444444444444444444444444646464686868644444444444444444",
      INIT_79 => X"888888888C8C8C8C8C8C88888888888868686444444444444444444444444444",
      INIT_7A => X"4444444444444444444444444444444444444444444444444444444444446468",
      INIT_7B => X"6464646444444444444444444444444444444444444444444444444444444444",
      INIT_7C => X"FAFEFEF9D5D0D0D0ACB0ACAC8C8C8C8888888888686868686868686868646464",
      INIT_7D => X"0000202020202020202000202020200000000000002000000000202000000000",
      INIT_7E => X"2020202000000000002020202020202000000000000000000000000000000000",
      INIT_7F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__29_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__29_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__18_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"2020202020202020202020202020200020202020202020202020202020202020",
      INIT_01 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_02 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_03 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_04 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_05 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_06 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_07 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_08 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_09 => X"ACACAC8C88686864444444444444442020202020202020202020202020202020",
      INIT_0A => X"2020202020202020202020202020202024242424444444444444646868888CAC",
      INIT_0B => X"0000200020200044486844202420200000000000000000000000002020202020",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"2020202000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000002020202000000020202020202020202020202020202020",
      INIT_0F => X"2020202020200000000000000020202020202020202020202020202020202020",
      INIT_10 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_11 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_12 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_13 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_14 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_15 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_16 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_17 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_18 => X"8C8C888868686864444444444444202020202020202020202020202020202020",
      INIT_19 => X"2020202020202020202020202020202024242444444444444444446468688888",
      INIT_1A => X"0000202000202000002020444420200000000000000000000000002020202020",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"2020202020000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"2000000000000000002020200000000020202020202020202020202020202020",
      INIT_1E => X"2020202020202000000000000020202020202020202020202020202020202020",
      INIT_1F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_20 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_21 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_22 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_23 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_24 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_25 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_26 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_27 => X"8888886868686444444444444424202020202020202020202020202020202020",
      INIT_28 => X"2020202020202020202020202020202020202444444444444444444464686868",
      INIT_29 => X"0000000000002020202020242424242020000000000020200000002020202020",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"2420202020200000000000000000000000000000000000000000000000000000",
      INIT_2C => X"2020000000000000002020200000000000002020202020202020202020202020",
      INIT_2D => X"2020202020202020000000002020202020202020202020202020202020202020",
      INIT_2E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_30 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_31 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_32 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_33 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_34 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_35 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_36 => X"6868686864646444444444442424202020202020202020202020202020202020",
      INIT_37 => X"2020202020202020202020202020202020202444444444444444444444646868",
      INIT_38 => X"2000000000202000202020202024202420202000000020200000002020202020",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"2020202020202020000000000000000000000000000000000000000000000000",
      INIT_3B => X"2020200000000000202020202000000000000020202020202020202020202020",
      INIT_3C => X"2020202020202020202020202020200020202020202020202020202020202020",
      INIT_3D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_40 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_41 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_42 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_43 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_44 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_45 => X"6868686464644444444424242424202020202020202020202020202020202020",
      INIT_46 => X"2020202020202020202020202020202020202444444444444444444444444464",
      INIT_47 => X"0000000000002020002020202020202420202000000020200000002020202020",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"2020202020202020000000000000000000000000000000000000000000000000",
      INIT_4A => X"2020202000000020202020202020000000000000202020202020202020202020",
      INIT_4B => X"2020202020202020202020202020000020202020202020202020202020202020",
      INIT_4C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_50 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_51 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_52 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_53 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_54 => X"4464646464646444444424242424202020202020202020202020202020202020",
      INIT_55 => X"2020202020202020202020202020202020202444444444444444444444444444",
      INIT_56 => X"0020000000000000202000202020242020202020200020200000002020202020",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"2020202020202020000000000000000000000000000000000000000000000000",
      INIT_59 => X"2020202020002020202020202020200000000000000020202020202020202020",
      INIT_5A => X"2020202020202020202020202020000020202020202020202020202020000020",
      INIT_5B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_60 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_61 => X"2000202000246868442000202020200020202020202020202020202020202020",
      INIT_62 => X"2020202020202020202020202020202020202020202020202020202020000000",
      INIT_63 => X"444444688C8C8844444424202020202020202020202020202020202020202020",
      INIT_64 => X"2020202020202020202020202020202020202024244444444444444444444444",
      INIT_65 => X"0000000000000000002020202020202024202020200020202020202020202020",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"2020202020202020202020200000000000000000000000000000000000000000",
      INIT_68 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_69 => X"2020202020202020202020202020202000000000000020202000202020000020",
      INIT_6A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_70 => X"200020202044686C682420200020200020202020202020202020202020202020",
      INIT_71 => X"2020202020202020202020202020202020202020202020202020202020202000",
      INIT_72 => X"44444468ACB0AC64444420202020202020202020202020202020202020202020",
      INIT_73 => X"2020202020202020202020202020202020202020242424244444444444444444",
      INIT_74 => X"0000000000000000000020202020202024242020202020202020202020202020",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"2020202020202020202020200000000000000000000000000000000000000000",
      INIT_77 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_78 => X"2020202020202020202020202020202000000020202020200000002020000000",
      INIT_79 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7F => X"200020202044686C684420200020200020202020202020202020202020202020",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__18_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__18_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized20\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized20\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized20\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized20\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__13_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_01 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_02 => X"2020202020202020202020202020204468D0F5F4F4F4F4D18820202020202020",
      INIT_03 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_04 => X"2020202020202024202020202020202020202020202020204444444424202020",
      INIT_05 => X"4444444444444444446468686868686868686864646464644444444444444020",
      INIT_06 => X"4444444444444444444444444444444444444444444444442424444444444444",
      INIT_07 => X"4444444444444444444444444444444444444464646464644444444444444444",
      INIT_08 => X"6868688888888C8C8C8C8C888888888868686864444444444444444444444444",
      INIT_09 => X"4444444444444444444444444444444444444444444444444444444444444464",
      INIT_0A => X"6468686864646464646464646464444464646464646464646464444444644444",
      INIT_0B => X"D5D5D5D0D0D0D0D0ACB0ACACACAC8C8C88888888686868686868686868646464",
      INIT_0C => X"0000202020202020202000002020202000000000002000000000202000000000",
      INIT_0D => X"2020202000000000002020202020202000000000000000000000000000000000",
      INIT_0E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_10 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_11 => X"20202020202020202020202020202044448CD0F5F4F5D5AC4420202020202020",
      INIT_12 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_13 => X"2020202020202024242020202020202020202020202020202444444444202020",
      INIT_14 => X"4444444444444444646468686868686868686868686464644444444444444420",
      INIT_15 => X"4444444444444444444444444444444444444444444444442424244444444444",
      INIT_16 => X"4444444444444444444444444444444444444444646464646444444444444444",
      INIT_17 => X"646468686888888888888C8C8C8C888888686868644444444444444444444444",
      INIT_18 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_19 => X"68888C8C68646464646464646464646464646464444444446464644444644444",
      INIT_1A => X"F9D5D0D0D0D0CCCCACB0B0ACACAC8C8C8C888888888868686868686868686868",
      INIT_1B => X"0000202020202020202000002020202000000000002000000000202000000000",
      INIT_1C => X"2020202000000000002020202020202000000000000000000000000000000000",
      INIT_1D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_20 => X"20202020202020202020202020202044444488ACB0B08C642020202020202020",
      INIT_21 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_22 => X"2020202020202020242020202020202020202020202020202044444444202020",
      INIT_23 => X"4444444444444444646868686868686868686868686868646444444444444444",
      INIT_24 => X"4444444444444444444444444444444444444444444444442424242444444444",
      INIT_25 => X"4444444444444444444444444444444444444444646464646864444444444444",
      INIT_26 => X"44446468686868888888888C8C8C8C8C88886868686444444444444444444444",
      INIT_27 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_28 => X"6888AC8C88646468646464646464646444444444444444446464444444646444",
      INIT_29 => X"FEF5D0D0D0CCCCD0D0D0D0D0ACACAC8C8C8C8C88888868686868686868686868",
      INIT_2A => X"0000202020202020202000002020202000000000002000000000202000000000",
      INIT_2B => X"2020202000000000002020202020202000000000000000000000000000000000",
      INIT_2C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2F => X"2020202020202020202020202020204444404444644444202020202020202020",
      INIT_30 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_31 => X"2020202020202020242020202020202020202020202020202044686844242020",
      INIT_32 => X"4444444444444444686868686868686868686868686868686864444444444444",
      INIT_33 => X"4444444444444444444444444444444444444444444444442424242444444444",
      INIT_34 => X"4444444444444444444444444444444444444444446464646868644444444444",
      INIT_35 => X"44444444646868688888888C8C8C8C8C8C888868686864644444444444444444",
      INIT_36 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_37 => X"68888C8C68646464646464644444444444444464646468686444446468644444",
      INIT_38 => X"FEFAD5B0D0D0D0D0D0D0D0D0D0D0B0AC8C8C8C88888868686868686868686868",
      INIT_39 => X"0000202020202020202000000020202000000000002000000000202000000000",
      INIT_3A => X"2020202000000000002020202020202000000000000000000000000000000000",
      INIT_3B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3E => X"2020202020202020202020202020202444444444444020442020202020202020",
      INIT_3F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_40 => X"2020202020202020242020202020202020202020202020202044686844442020",
      INIT_41 => X"4444444444444444686868686868686868686868686868686864444444444444",
      INIT_42 => X"4444444444444444444444444444444444444444444444442424242424444444",
      INIT_43 => X"4444444444444444444444444444444444444444446464646868644444444444",
      INIT_44 => X"44444444446468688888888C8C8C8C8C8C8C8888686864644444444444444444",
      INIT_45 => X"6444444444444444444444444444444444444444444444444444444444444444",
      INIT_46 => X"68688868686464646464646444444444446464686868686868688CD1D1AC6864",
      INIT_47 => X"FEFED1ACD0D0D0D0D0F4F4D0D0D0B0ACACAC8C88888868686868686868686868",
      INIT_48 => X"0000002020202020202020000020202000000000000000000000002020000000",
      INIT_49 => X"2020202020000000000020202020202000000000000000000000000000000000",
      INIT_4A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4B => X"2020202020202020202020202020202020202020202020202020202020202000",
      INIT_4C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4D => X"2020202020202020202020202020202044444444444444442020202020202020",
      INIT_4E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4F => X"4424202020202020202020202020202020202020202020202044446868442020",
      INIT_50 => X"4444444444444464686868686868686868686868686868686464644444444444",
      INIT_51 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_52 => X"4444444444444444444444444444444444444444444444646868686864444444",
      INIT_53 => X"4444444444446468686888888C8C8C8C8C8C8C88886868686444444444444444",
      INIT_54 => X"6868686844444444444444444464686844644444444444444444444444444444",
      INIT_55 => X"646464646464646464444444646464646464686868688888888CD5F5F5F5AC88",
      INIT_56 => X"FEF5B0ACD0D0D0D0F5F9F9F9F5D0D0D0ACAC8C8C888888686868686868686868",
      INIT_57 => X"0000000020202020202020000020202000000000000000000000002020000000",
      INIT_58 => X"2020202020000000000020202020202000000000000000000000000000000000",
      INIT_59 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5A => X"2020202020202020202020202020202020202020202020202020202020202000",
      INIT_5B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5C => X"2020202020202020202020202020202044444444444444202020202020202020",
      INIT_5D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5E => X"4424202020202020202020202020202020202020202024202044446868442020",
      INIT_5F => X"4444444444444464686868686868686868686868686868686864644444444444",
      INIT_60 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_61 => X"4444444444444444444444444444444444444444444444646468686868644444",
      INIT_62 => X"444444444444646468686888888C8C8C8C8C8C88886868686464444444444444",
      INIT_63 => X"6868686868684444444444446468686868686864444464444444444444444444",
      INIT_64 => X"686864646868686868646464646464646868686868688888888CD1F5F9F5AC88",
      INIT_65 => X"F5D0ACACD0D0F0F5F9FAFEFEF9F5D0D0ACAC8C8C888888886868686868686868",
      INIT_66 => X"0000000020202020202020000020202000000000000000000000002020000000",
      INIT_67 => X"2020202020000000000020202020202000000000000000000000000000000000",
      INIT_68 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_69 => X"2020202020202020202020202020202020202020202020202020202020202000",
      INIT_6A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6B => X"2020202020202020202020202020202044444444442044442020202020202020",
      INIT_6C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6D => X"4424202020202020202024202020202020202020202024202044446868444420",
      INIT_6E => X"4444444444444464686868686868686868686868686868686864646444444444",
      INIT_6F => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_70 => X"4444444444444444444444444444444444444444444444446468688868686444",
      INIT_71 => X"44444444444444446468686888888C8C8C8C8C8C888868686864444444444444",
      INIT_72 => X"6868686868686444444444446468686868686868686868444444444444444444",
      INIT_73 => X"6864646468686464686868646464646444444464686868686868ACD5F5D08868",
      INIT_74 => X"ACACACACD0D0F5F9FEFFFFFEFEF9F4D0B0ACAC8C8C8888886868686868686868",
      INIT_75 => X"0000000020202020202020000020202000000000000000000000002020000000",
      INIT_76 => X"2020202020200000000020202020202000000000000000000000000000000000",
      INIT_77 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_78 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_79 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7A => X"2020202020202020202020202020202044444444444444442420202020202020",
      INIT_7B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7C => X"4444202020202020202024202020202020202020202024202044446468444420",
      INIT_7D => X"4444444444444464686868686868686868686868686868686868646444444444",
      INIT_7E => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_7F => X"4444444444444444444444444444444444444444444444446468688888886844",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__13_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__13_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized21\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized21\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized21\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized21\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__25_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"44444444444444444464686868888C8C8C8C8C8C8C8888886868644444444444",
      INIT_01 => X"686868686868644444444444646468686868688CACACAC884444444444444444",
      INIT_02 => X"6868686868686868646464646464444444444444444444446444648888686464",
      INIT_03 => X"ACACACB0D0D0F5FAFEFFFFFFFEF9F4D0B0ACAC8C8C8888888868686868686868",
      INIT_04 => X"0000000020202020202020000020202000000000000000000000002020000000",
      INIT_05 => X"2020202020202000000020202020202000000000000000000000000000000000",
      INIT_06 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_07 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_08 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_09 => X"2020202020202020202020202020202040444444404444202420202020202020",
      INIT_0A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0B => X"4444202020202020202424242020202020202020202020202040444468444420",
      INIT_0C => X"4444444444444464686868686868686868686868686868686868686444444444",
      INIT_0D => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_0E => X"4444444444444444444444444444444444444444444444446468888C8C8C8868",
      INIT_0F => X"444444444444444444446468686888888C8C8C8C8C8C88886868684444444444",
      INIT_10 => X"68686868686444444444444444646464686888B0D5D5D0B06864444444444444",
      INIT_11 => X"6868686864686868646464646464646468686864646464646444444464444444",
      INIT_12 => X"ACACACB0D0D0F5F9FEFFFFFFFEF9F4D0B0ACAC8C8C8888888868686868686868",
      INIT_13 => X"0000000000202020202020000020202000000000000000000000002020000000",
      INIT_14 => X"2020202020202020000020202020202000000000000000000000000000000000",
      INIT_15 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_16 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_17 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_18 => X"2020202020242424242020202020202040406468444444202420202020202020",
      INIT_19 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1A => X"4444202020202020242424242020202020202020202020202020444468684420",
      INIT_1B => X"4444444444444468686868686868686868686868686868686868686464444444",
      INIT_1C => X"6444444444444444444444444444444444444444444444444444444444444444",
      INIT_1D => X"4444444444444444444444444444444444444444444444446868888C8C8C8888",
      INIT_1E => X"44444444444444444444446468686888888C8C8C8C8C88886868686444444444",
      INIT_1F => X"68686864444444444444444444444464646888B0F5D4D0D08868444444444444",
      INIT_20 => X"6868686868646464686888888868686868686868686868686868686868686844",
      INIT_21 => X"AC8CACACD0D0F5F5FEFEFEFEFAF5D0D0B0ACAC8C8C8888888868686868686868",
      INIT_22 => X"0000000000202020202020000020202000000000000000000000002020000000",
      INIT_23 => X"2020202020202020000020202020202000000000000000000000000000000000",
      INIT_24 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_25 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_26 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_27 => X"202020242444444424202020202020204064ACB0B06844242420202020202020",
      INIT_28 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_29 => X"4444242020202020242424242420202020202020202020202020444468684444",
      INIT_2A => X"4444444444446468686868686868686868686868686868686868686464444444",
      INIT_2B => X"6844444444444444444444444444444444444444444444444444444444444444",
      INIT_2C => X"4444444444444444444444444444444444444444444444446868688C8CAC8C8C",
      INIT_2D => X"4444444444444444444444446468686888888C8C8C8C8C888868686864444444",
      INIT_2E => X"68686444444444444444444444446464646488ACD0D0D0D08C68646444444444",
      INIT_2F => X"686464686868888CACACACAC8C88888888686868686868686868686868686868",
      INIT_30 => X"8C8CACACACD0D0D5F9F9F9F9F5F4D0D0B0ACAC8C888888888868686868686868",
      INIT_31 => X"0000000000202020202020000020202000000000000020000000002020000000",
      INIT_32 => X"2020202020202020000020202020200000000000000000000000000000000000",
      INIT_33 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_34 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_35 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_36 => X"2020244444444444242020202020202040ACD5F5F58C44202420202020202020",
      INIT_37 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_38 => X"4444242020202020242424242420202020202020202020202020404468684444",
      INIT_39 => X"4444444444446468686868686868686868686868686868686868686464444444",
      INIT_3A => X"6868444444444444444444444444444444444444444444444444444444444444",
      INIT_3B => X"444444444444444444444444444444444444444444444444686868888CACAC8C",
      INIT_3C => X"4444444444444444444444444468686888888C8C8C8C8C888868686868444444",
      INIT_3D => X"6868646444444444444444444444446444446488ACD0D0AC8868686844444444",
      INIT_3E => X"68688CFAFAD5B1B0D0D0D0B0AC8C888888888888888888888868686868686868",
      INIT_3F => X"888CACACACCCD0D0D0D4F5F5D0D0D0D0ACAC8C8C888888688868686868686868",
      INIT_40 => X"0000000000002020202020000000002000000000000020202020002020202000",
      INIT_41 => X"2020202020202020000000002020200000000000000000000000000000000000",
      INIT_42 => X"2020202020202020202020202020202020202020202020202020202020202024",
      INIT_43 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_44 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_45 => X"2020442468B16C44242424202020202044B0F5F4F9B044442424242020202024",
      INIT_46 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_47 => X"4444242020202020202020202424242020202020202020242020204444686444",
      INIT_48 => X"4444444444444464646464686868686868686868686868686868686464444444",
      INIT_49 => X"8C68444444444444444444444444444444444444444444444444444444442444",
      INIT_4A => X"444444444444444444444444444444444444444444444444646888888CACACAC",
      INIT_4B => X"444444444444444444444444444464686888888C8C8C8C8C8C88886868684444",
      INIT_4C => X"6864646444444444444444444444444444444464686868686868686868644444",
      INIT_4D => X"68ACFAFFFFFFFAD5D1D4D4D0B0AC888868686868686868686868686868686868",
      INIT_4E => X"88888CACACACACB0D0D0D0D0D0D0B0ACACAC8C8C888888886888888868686868",
      INIT_4F => X"0000000000002020202020000000002000000000000020202020202020202000",
      INIT_50 => X"2020202020202020000000002020200000000000000000000000000000000000",
      INIT_51 => X"0020202020202020202020202020202020202020202020202020202020202024",
      INIT_52 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_53 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_54 => X"20202424486C48442424242020202020448CD4F4D0AC44442424242020202024",
      INIT_55 => X"2020202020202020242020202020204044202020202020202020202020202020",
      INIT_56 => X"4444242424202020202020202424242020202020202020242020204444686444",
      INIT_57 => X"4444444444444464646868686868686868686868686868686868686464644444",
      INIT_58 => X"8C88684444444444444444444444444444444444444444444444444444442444",
      INIT_59 => X"444444444444444444444444444444444444444444444444446888888CACB0AC",
      INIT_5A => X"44444444444444444444444444444464686888888C8C8C8C8C88886868686444",
      INIT_5B => X"6864644444444444444444444444444444444464444464686868686868684444",
      INIT_5C => X"ACD5FEFFFFFFFEFED5D0D0D0AC8C886868686868686868686868686868686868",
      INIT_5D => X"8888888CACACACACD0D0D0D0D0ACACACAC8C8C8888888888888868686888888C",
      INIT_5E => X"0000000000002020202020000000002020000000000020202020002020202000",
      INIT_5F => X"2020202020202020000000002020200000000000000000000000000000000000",
      INIT_60 => X"0000202020202020202020202020202020202020202020202020202020202024",
      INIT_61 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_62 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_63 => X"202020204444242424242020202020202044ACD0D06440442424242020202020",
      INIT_64 => X"4020202020202020202020202020406468684420202020202020202020202020",
      INIT_65 => X"4444444444202020202020202424242020202020202020242020204444686444",
      INIT_66 => X"4444444444444444686868686868686868686868686868686868686864644444",
      INIT_67 => X"AC8C684444444444444444444444444444444444444444444444444444442444",
      INIT_68 => X"444444444444444444444444444444444444444444444444446868888CACB0B0",
      INIT_69 => X"44444444444444444444444444444444646868688888888C8C88888868686868",
      INIT_6A => X"6464644444444444444444444444444444444444444444446868686868684444",
      INIT_6B => X"D0D5FEFFFFFBFFFED1D0AC8C8C88686464444444444444446464646464646868",
      INIT_6C => X"888888888CACACACACACB0ACACACACAC8C8C8C8888888888686868688888ACB0",
      INIT_6D => X"0000000000002020202020000000002020000000000000200020002020200000",
      INIT_6E => X"2420202020202020000000002020200000000000000000000000000000000000",
      INIT_6F => X"0000202020202020202020202020202020202020202020202020202020202024",
      INIT_70 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_71 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_72 => X"202020202424202424242020202020202068ACD0D0AC64404424202020202020",
      INIT_73 => X"4420202020202020202020202020448C8C8C6844202020202020202020202020",
      INIT_74 => X"4444444444242020202020202424242020202020202020242420204044646444",
      INIT_75 => X"4444444444444444686868686868686868686868686868686868686864644444",
      INIT_76 => X"AC8C686444444444444444444444444444444444444444444444444444442444",
      INIT_77 => X"444444444444444444444444444444444444444444444444446468888CACACB0",
      INIT_78 => X"4444444444444444444444444444444444646868688888888888888888886868",
      INIT_79 => X"6464444444444444444444444444444444444444446444446464686868646444",
      INIT_7A => X"D0D5FAFAFFFFFEFAAC8C88686868644444444444444444444444444464646464",
      INIT_7B => X"888888888C8C8CACACACACACACAC8C8C8888888888886868686868888CACB0D0",
      INIT_7C => X"0000000000002020202020000000002020000000000000200000002020200000",
      INIT_7D => X"2420202020202020000000002020200000000000000000000000000000000000",
      INIT_7E => X"0000202020202020202020202020202020202020202020202020202020202024",
      INIT_7F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__25_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__25_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized22\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized22\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized22\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized22\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__9_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_01 => X"2020202020202024242020202020202044ACD0D0F0D088444424242020202020",
      INIT_02 => X"4420202020202020202020202044688C8CAC8C64202020202020202020202020",
      INIT_03 => X"4444444444242020202020202424242020202020202020244444202044446444",
      INIT_04 => X"4444444444444444686868686868686868686868686868686868686864644444",
      INIT_05 => X"ACAC886844444444444444444444444444444444444444444444444444442444",
      INIT_06 => X"68444444444444444444444444444444444444444444444444446888888CACB0",
      INIT_07 => X"4444444444444444444444444444444444446468688888888888888C8C888868",
      INIT_08 => X"6444444444444444444444444444444444444444446464444444646464646444",
      INIT_09 => X"D4D0D1D5FAFEFAD1686868646444444444444444444444444444444444646464",
      INIT_0A => X"6888888888888C8C8C8C8C8C8C8C8C888888888888886868686888888CACB0D0",
      INIT_0B => X"0000000000002020202020000000002020000000000000200000000020200000",
      INIT_0C => X"2424202020202020000000002020200000000000000000000000000000000000",
      INIT_0D => X"0000002020202020202020202020202020202020202020202020202020202024",
      INIT_0E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_10 => X"2020202020202020202020202020202068ACD0F4F4D5AC444424242020202020",
      INIT_11 => X"4420202020202020202020202044888CACAC8C64202020202020202020202020",
      INIT_12 => X"4424444444242020202020202424242020202020202024244444202044446444",
      INIT_13 => X"4444444444444444646464686868686868686868686868686868686464444444",
      INIT_14 => X"B0AC8C6844444444444444444444444444444444444444444444444444442444",
      INIT_15 => X"68684444444444444444444444444444444444444444444444446468888CACAC",
      INIT_16 => X"4444444444444444444444444444444444444464686888888888888C8C8C8888",
      INIT_17 => X"6444444444444444444444444444444444444444444444444444444444444444",
      INIT_18 => X"B0ACAC8CB0B08C68646444444444444444444444444444444444444444646464",
      INIT_19 => X"68686888888888888C8C8C8C8C8888888888888888886868888888888CACACB0",
      INIT_1A => X"0000000000002020202020000000002020200000000000000000000020200000",
      INIT_1B => X"2424202020202020000000002020200000000000000000000000000000000000",
      INIT_1C => X"0000002020202000202020202020202020202020202020202020202020202024",
      INIT_1D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1F => X"2020202020202020202020202020202064B0D4D0D4F5B0444424242020202020",
      INIT_20 => X"4420202020202020202020202020688C8C8C6844202020202020202020202020",
      INIT_21 => X"4424244424202020202020202424242020202020202020244444202044446464",
      INIT_22 => X"4424244444444444444464646868686868686868686868686868646464444444",
      INIT_23 => X"ACB08C6844444440444444444444444444444444444444444444444444442444",
      INIT_24 => X"88684444444444444444444444444444444444444444444444444468888C8CAC",
      INIT_25 => X"4444444444444444444444444444444444444444646868888888888C8C8C8C88",
      INIT_26 => X"4444444444444444444444444444444444646444444444444444444444444444",
      INIT_27 => X"AC8C886464446444646444444444446444444444444444444444444444646464",
      INIT_28 => X"68686868888888888888888888888888888888886888888888888888888C8CAC",
      INIT_29 => X"0000000000002020202020000000002020200000000000000000000020200000",
      INIT_2A => X"2424202020202020000000002020200000000000000000000000000000000000",
      INIT_2B => X"0000002020202000202020202020202020202020202020202020202020202024",
      INIT_2C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2E => X"2020202020202020202020202020202044ACD0D0D4D08C444424442020202020",
      INIT_2F => X"4420202020202020202020202020446868684420202020202020202020202020",
      INIT_30 => X"4424242424202020202020202424242020202020202020244444202044446468",
      INIT_31 => X"2424244444444444444444646868686868686868686868686868646444444444",
      INIT_32 => X"D5FAFAB168444444444444444444444444444444444444444444444444442424",
      INIT_33 => X"8C68644444444444444444444444444444444444444444444444446888888CAC",
      INIT_34 => X"4444444444444444444444444444444444444444446868688888888C8CAC8C8C",
      INIT_35 => X"4444444444444444444444444444444464444444644444444444444444444444",
      INIT_36 => X"8868646468446864646444444444644444444444444444444444444444444444",
      INIT_37 => X"686868686868888888888888888888888888686868888888888C8C8888888888",
      INIT_38 => X"0000000000002020202020202020000020000000000000000000000020202020",
      INIT_39 => X"2424242020202020200000000020202000000000000000000000000000000000",
      INIT_3A => X"2020002020202020202020202020202020202020202020202020202020202424",
      INIT_3B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3D => X"2020202020202020202020202020202020448CD0B08C64444424442020202020",
      INIT_3E => X"6844202020202020202020202020202020202020202020202020202020202020",
      INIT_3F => X"442424242020202020202020242424242020202020202020444444442044888C",
      INIT_40 => X"4444444444444444444444446468686868686868686868686868644444444444",
      INIT_41 => X"FEFEFEFEB1444444444444444444444444444444444444444444444444444444",
      INIT_42 => X"8C886844444444444444444444444444444444444444444444444444688888B1",
      INIT_43 => X"444444444444444444444444444444444444444444646468688888888CAC8C8C",
      INIT_44 => X"4444444444444444444444444444444464646464444444444444444444444444",
      INIT_45 => X"64646464646464646444444444446464688C8C68686868686864444444444444",
      INIT_46 => X"6868686868686868686868888888888888686868888888888C8C888868686868",
      INIT_47 => X"0000000000002020202020202020000020000000000000000000002020202020",
      INIT_48 => X"2424242020202020200000000020202000000000000000000000000000000000",
      INIT_49 => X"2020002020202020202020202020202020202020202020202020202020202424",
      INIT_4A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4C => X"2020202020202020202020202020202020204464684444442424242020202020",
      INIT_4D => X"8C64202020202020202020202020202020202020202020202020202020202020",
      INIT_4E => X"442424242020202020202020242424242020202020202020444444402068B0B1",
      INIT_4F => X"4444444444444444444444444464686868686868686868686464444444444444",
      INIT_50 => X"FEFFFFFFFA8C4444444444444444444444444444444444444444444444444444",
      INIT_51 => X"8C88886844444444444444444444444444444444444444444444444468688CF5",
      INIT_52 => X"444444444444444444444444444444444444444444446464686888888CACAC8C",
      INIT_53 => X"4444444444444444444444444444444464646464444444444444444444444444",
      INIT_54 => X"6464646464646464444444446468888CD6FEFEFAB1ACB0AC8888686464644444",
      INIT_55 => X"6868686868686868686868688888686868688888888888888888886868686864",
      INIT_56 => X"0000000000002020202020202020000020000000000000000020002020202020",
      INIT_57 => X"2424242020202020200000000020202000000000000000000000000000000000",
      INIT_58 => X"2020002020202020202020202020202020202020202020202020202020202424",
      INIT_59 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5B => X"2020202020202020202020202020202020202044444444442444242020202020",
      INIT_5C => X"B168202020202020202020202020202020202020202020202020202020202020",
      INIT_5D => X"442424242420202020202020242424242020202020202020444444202068B1D5",
      INIT_5E => X"4444444444444444444444444444646468686868686868684444444444444444",
      INIT_5F => X"FFFFFFFFFED68C44444444444444444444444444444444444444444444444444",
      INIT_60 => X"8C8888684444444444444444444444444444444444444444444444446488B0FE",
      INIT_61 => X"444444444444444444444444444444444444444444444464686868888CACAC8C",
      INIT_62 => X"6444444444444444444444444444444464646464644444444444444444444444",
      INIT_63 => X"68644444446464644444686888ACD0D1FEFFFEFAD5D1D0B0AC8C886868686868",
      INIT_64 => X"6868686868686868686868686868686868688888888C8C8C8888686868686464",
      INIT_65 => X"0000000000002020202020202020000020000000000000002020002020444444",
      INIT_66 => X"2424242020202020200000000020202000000000000000000000000000000000",
      INIT_67 => X"2020002020202020202020202020202020202020202020202020202020202024",
      INIT_68 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_69 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6A => X"2020202020202020202020202020202020202044444444444424242020202020",
      INIT_6B => X"B068202020202020202020202020202020202020202020202020202020202020",
      INIT_6C => X"444424242420202020202020242424242420202020202020444444202068B0B1",
      INIT_6D => X"4444444444444444444444444444444464646464646464444444444444444444",
      INIT_6E => X"FFFFFFFFFAFED568444444444444444444444444444444444444444444444444",
      INIT_6F => X"888C8C88684444444444444444444444444444444444444444444444448CF5FE",
      INIT_70 => X"44444444444444444444444444444444444444444444444468686888888C8C8C",
      INIT_71 => X"6868686444444444444444444444646464646464646444444444444444444444",
      INIT_72 => X"6868444464646468686868888CB0D0D5FEFFFEFAD5B0D0B08C88886868686868",
      INIT_73 => X"686868686868686868686868686868686888888C8C8C88886868686868646464",
      INIT_74 => X"0000000000002020202020202020000020000000000000002020002064888C8C",
      INIT_75 => X"2424242020202020200000000020202000000000000000000000000000000000",
      INIT_76 => X"2020002020202020202020202020202020202020202020202020202020202020",
      INIT_77 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_78 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_79 => X"2020202020202020202020202020202020202024444444444444242020202020",
      INIT_7A => X"6864402020202020202024202020202020202020202020202020202020202020",
      INIT_7B => X"444424242420202020202020242424242420202020202020444444402044688C",
      INIT_7C => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_7D => X"FFFFFFFFFEFEF5AC444444444444444444444444444444444444444444444444",
      INIT_7E => X"ACD0D5D0AC684444444444444444444444444444444444444440444444ACFAFE",
      INIT_7F => X"4444444444444444444444444444444444444444444444446468686888888C8C",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__9_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized23\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized23\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized23\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized23\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__35_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"6868686868684444444444444444646464686464646464646444444444444444",
      INIT_01 => X"64446464646868686868888C8CACACB0D6FAFAD18C8888686868686868686868",
      INIT_02 => X"686868686868686868686868686868688888888C8C8888886868686868646464",
      INIT_03 => X"0000000000002020202020202020000020000000000000002020204488ACACAC",
      INIT_04 => X"2424242020202020200000000020202000000000000000000000000000000000",
      INIT_05 => X"2020002020202020202020202020202020202020202020202020202020202020",
      INIT_06 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_07 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_08 => X"2020202020202020202020202020202020202024444444444444442420202020",
      INIT_09 => X"6844442020202020202024242020202020202020202020202020202020202020",
      INIT_0A => X"4444442424202020202020202424242424202020202020204444444440204468",
      INIT_0B => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_0C => X"FFFFFFFFFFFEF9B0444444444444444444444444444444444444444444444444",
      INIT_0D => X"F5F9F9F5D5AC6844444444444444444444444444444444444444444444B0FAFA",
      INIT_0E => X"44444444444444444444444444444444444444444444444444686868686888AC",
      INIT_0F => X"6868686868686868444444444444646468686864646464646464444444444444",
      INIT_10 => X"4444646868686868686868686868686868686844444464446464444444444464",
      INIT_11 => X"6868686868686868686868686868686888888C8C888868686868686868686864",
      INIT_12 => X"000000000000202020202020202000000000000000000020200020648CACACAC",
      INIT_13 => X"2424242020202020200000000020202000000000000000000000000000000000",
      INIT_14 => X"2020002020202020202020202020202020202020202020202020202020202020",
      INIT_15 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_16 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_17 => X"2020202020202020202020202020202020202044444444444444442420202020",
      INIT_18 => X"6844442020202020202024242020202020202020202020202020202020202020",
      INIT_19 => X"4444442424242020202020202424242424202020202020202044444444404464",
      INIT_1A => X"4444244444444444444444444444444444444444444444444444444444444444",
      INIT_1B => X"FEFFFFFFFEFEFAAC444444444444444444444444444444444444444444444444",
      INIT_1C => X"F9F9F9F5F5D18C444444444444444444444444444444444444444444448CF9FA",
      INIT_1D => X"44444444444444444444444444444444444444444444444444646868686888D0",
      INIT_1E => X"4444646868686868644444444444446468686868646464646464644444444444",
      INIT_1F => X"6464686888886868686868646464444444444444444444644444444444444444",
      INIT_20 => X"6868686868686868686868686868686888888888888868686868686864646464",
      INIT_21 => X"000000000000202020202020202000000000000000000020000020688CACB0B0",
      INIT_22 => X"2424242020202020200000000020202000000000000000000000000000000000",
      INIT_23 => X"2020002020202020202020202020202020202020202020202020202020202020",
      INIT_24 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_25 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_26 => X"2020202020202020202020202020202020202020444444444444442420202020",
      INIT_27 => X"6844242020202020202024242020202020202020202020202020202020202020",
      INIT_28 => X"4444442424242020202020202424242424202020202020202044444440404464",
      INIT_29 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_2A => X"FEFEFFFFFEFEFA8C444444444444444444444444444444444444444444444444",
      INIT_2B => X"F9F9F9F9F5D58C4444444444444444444444444444444444444444444088F9FE",
      INIT_2C => X"44444444444444444444444444444444444444444444444444646468686888D5",
      INIT_2D => X"4444444464686868644444444444446468686864646464646464646444444444",
      INIT_2E => X"6868688888686868684444444444444444444444444444444444444444444444",
      INIT_2F => X"6868686868686868686868686868686888888888886868686464646464646464",
      INIT_30 => X"000000000000202020202020202020202000000000000000000020448CACACAC",
      INIT_31 => X"2424242020202020202000000020202000000000000000000000002020000000",
      INIT_32 => X"2020000020202020202020202020202020202020202020202020202020202020",
      INIT_33 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_34 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_35 => X"2020202020202020202020202020202020202024444444444444442420202020",
      INIT_36 => X"4448242420202020204444444420202020202020202020202020202020202020",
      INIT_37 => X"4444444424242020202020202020242424242020202020202044444420204044",
      INIT_38 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_39 => X"FAFEFEFEFEFED168444444444444444444444444444444444444444444444444",
      INIT_3A => X"F9F9F9F9F5D5AC4444444444444444444444444444444444444444444444B1FA",
      INIT_3B => X"44444444444444444444444444444444444444444444444444444468686888D0",
      INIT_3C => X"4444444444444444646464644444444444446464646468686464646444444444",
      INIT_3D => X"6868686868684444444444444444444444444444444444444444444444444444",
      INIT_3E => X"6464646464646464686868686868686888886868686868686868686464646868",
      INIT_3F => X"00000000000020202020202020202020000000000000000000002044688CACAC",
      INIT_40 => X"2424242020202020202000000020202000000000000000000000002020000000",
      INIT_41 => X"2020000020202020202020202020202020202020202020202020202020202020",
      INIT_42 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_43 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_44 => X"2020202020202020202020202020202020202020444444444444442020202020",
      INIT_45 => X"B5D5B14420202020404444444420202020202020202020202020202020202020",
      INIT_46 => X"4444444424242020202020202020242424242020202020202044444444442068",
      INIT_47 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_48 => X"FAFAFEFEFEFAB168444444444444444444444444444444444444444444444444",
      INIT_49 => X"F5F9F9F9F9D58C444444444444444444444444444444444444444444444468B1",
      INIT_4A => X"44444444444444444444444444444444444444444444444444444464686868AC",
      INIT_4B => X"4444444444444444444444444444444444444464646464686464646444444444",
      INIT_4C => X"6868686868644444444444444444444444444444444444444444444444444444",
      INIT_4D => X"6464646464646464686868686868686868686868686868686868646464686868",
      INIT_4E => X"0000000000002020202020202020202000000000000000000000002020446868",
      INIT_4F => X"2424242020202020202000000020202000000000000000000000002020000000",
      INIT_50 => X"2020000020202020202020202020202020202020202020202020202020202020",
      INIT_51 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_52 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_53 => X"2020202020202020202020202020202020202020444444444444442420202020",
      INIT_54 => X"FFFFFFB120202020204444444424202020202020202020202020202020202020",
      INIT_55 => X"44444444242420202020202020202424242420202020202020244444442044D6",
      INIT_56 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_57 => X"B1D5F9F9D5B08C88644444444444444444444444444444444444444444444444",
      INIT_58 => X"D0F5F9F5F5B08864444444444444444444444444444444444444444444444468",
      INIT_59 => X"4444444444444444444444444444444444444444444444444444444468686888",
      INIT_5A => X"4444444444444444444444444444444444444464646464646464646444444444",
      INIT_5B => X"6868686444444444444444444444444444444444444444444444444444444444",
      INIT_5C => X"4464646464646464686868686868686868686868686868686464646468686868",
      INIT_5D => X"0000000000002020202020202020200000000000000000000000000000202020",
      INIT_5E => X"2424242020202020202000000020202000000000000000000000002020000000",
      INIT_5F => X"2020000020202020202020202020202020202020202020202020202020202020",
      INIT_60 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_61 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_62 => X"2020202020202020202020202020202020202020444444444444442424202020",
      INIT_63 => X"FFFFFAFF44202020204444444424202020202020202020202020202020202020",
      INIT_64 => X"44444444242420202020202020202424242420202020202020444444442044FE",
      INIT_65 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_66 => X"688C8CACB0AC8C88644444444444444444444444444444444444444444444444",
      INIT_67 => X"8CD0D0D0AC8C8868444444444444444444444444444444444444444444444468",
      INIT_68 => X"4444444444444444444444444444444444444444444444444444444468686868",
      INIT_69 => X"4444444444444444444444444444444444444444646464646464646464444444",
      INIT_6A => X"6868644444444444444444444444444444444444444444444444444444444444",
      INIT_6B => X"4464646464646464646468686868686868686868686868686444646868686868",
      INIT_6C => X"0000000000002020202020202020202000000000000000000000000000000020",
      INIT_6D => X"2424242020202020202000000020202000000000000000000000002020000000",
      INIT_6E => X"2020000020202020202020202020202020202020202020202020202020202020",
      INIT_6F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_70 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_71 => X"2020202020202020202020202020202020202020444444444444444424202020",
      INIT_72 => X"FFFFFFFF44202020202444444424202020202020202020202020202020202020",
      INIT_73 => X"44444444242420202020202020202424242420202020202020444444442044FE",
      INIT_74 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_75 => X"68888CACB0B0AC8C686444444444444444444444444444444444444444444444",
      INIT_76 => X"888CACAC8C888868444444444444444444444444444444444444444444444468",
      INIT_77 => X"4444444444444444444444444444444444444444444444444444444464686888",
      INIT_78 => X"4444444444444444444444444444444444444444446464646464646464444444",
      INIT_79 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_7A => X"4444646464646464646468686868686864646468686868644464646868686868",
      INIT_7B => X"0000000000002020202020202020202000000000000000002000000000000020",
      INIT_7C => X"2424242020202020202000000020202000000000000000000000002020000000",
      INIT_7D => X"2020000020202020202020202020202020202020202020202020202020202020",
      INIT_7E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__35_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(15),
      I3 => addra(12),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__35_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized24\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized24\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized24\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized24\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__47_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"2020202020202020202020202020202020202020244444444444444424202020",
      INIT_01 => X"FFFFFFB120202020202444444424202020202020202020202020202020202020",
      INIT_02 => X"44444444242420202020202020202424242420202020202020204444442044D5",
      INIT_03 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_04 => X"68888CACACB0AC8C686444444444444444444444444444444444444444444444",
      INIT_05 => X"888CACACAC8C8868644444444444444444444444444444444444444444444464",
      INIT_06 => X"4444444444444444444444444444444444444444444444444444444444686888",
      INIT_07 => X"4444444444444444444444444444444444444444444464646464646444444444",
      INIT_08 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_09 => X"4444446464646464646464686868686864646464646464646464686868686864",
      INIT_0A => X"0000000000002020202020202020202020200000000000000000000000000000",
      INIT_0B => X"2424242020202020202000000020202000000000000000000000002020000000",
      INIT_0C => X"2020000020202020202020202020202020202020202020202020202020202020",
      INIT_0D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0F => X"2020202020202020202020202020202020202020244444444444444424202020",
      INIT_10 => X"B1B1914420202020202444444424202020202020202020202020202020202020",
      INIT_11 => X"4444444424242020202020202020242424242020202020202044444444442044",
      INIT_12 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_13 => X"6888888CACD0B0AC886444444444444444444444444444444444444444444444",
      INIT_14 => X"88ACACACAC8C8888644444444444444444444444444444444444444444444444",
      INIT_15 => X"4444444444444444444444444444444444444444444444444444444444646888",
      INIT_16 => X"4444444444444444444444444444444444444444444444646464646464444444",
      INIT_17 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_18 => X"4444444464646464646464686868646464646464646464446468686868646444",
      INIT_19 => X"0000000000002020202020202020202020202000000000000000000000202000",
      INIT_1A => X"2424242020202020202000000020202000000000000000000000002020000000",
      INIT_1B => X"2020000020202020202020202020202020202020202020202020202020202020",
      INIT_1C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1E => X"2020202020202020202020202020202020202020244444444444444424202020",
      INIT_1F => X"4448444424202020202044444424202020202020202020202020202020202020",
      INIT_20 => X"4444444424242020202020202020242424242020202020202024444444442020",
      INIT_21 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_22 => X"688888ACACB0ACAC886444444444444444444444444444444444444444444444",
      INIT_23 => X"88ACACACACAC8888644444444444444444444444444444444444444444444444",
      INIT_24 => X"4444444444444444444444444444444444444444444444444444444444646868",
      INIT_25 => X"4444444444444444444444444444444444446444444444446464646464444444",
      INIT_26 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_27 => X"4444444464646464446464686864646464646464646464446868686444444464",
      INIT_28 => X"0000000000002020202020202020202020202000002000002020000020202020",
      INIT_29 => X"2424242420202020202000000020202020200000000000000000002020000000",
      INIT_2A => X"2020202020202020202020202020202020202020202020200020202020202020",
      INIT_2B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2D => X"2020202020202020202020202020202020202020204444444444242020202020",
      INIT_2E => X"4448484424202020202444444444202020202020202020202020202020202020",
      INIT_2F => X"4444442420202020202020202020202424242420202020202020444444444020",
      INIT_30 => X"4444444444444444444444444444444444444464644444444444444444444444",
      INIT_31 => X"6468888CACD0B0AC886844444444444444444444444444444444444444444444",
      INIT_32 => X"888CACACACAC8888686444444444444444444444444444444444444444444444",
      INIT_33 => X"4444444444444444444444444444444444444444444444444444444444446888",
      INIT_34 => X"4444444444444444444444444444444444444464444444446464646464444444",
      INIT_35 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_36 => X"4444444444444444646464646464646444646464444464646868644444444444",
      INIT_37 => X"0000000000002020202020202020202020002000002020202020200020202020",
      INIT_38 => X"2424242420202020202000000020202020200000000000000000002020000000",
      INIT_39 => X"2020202000002020202020202020202020202020202020200020202020202020",
      INIT_3A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3C => X"2020202020202020202020202020202020202020204444444444242020202020",
      INIT_3D => X"4468684424202020202444444444202020202020202020202020202020202020",
      INIT_3E => X"4444442420202020202020202020202424242420202020202020444444444020",
      INIT_3F => X"4444444444444444444444444444444444444464644444444444444444444444",
      INIT_40 => X"6468888CACD0B0AC8C6844444444444444444444444444444444444444444444",
      INIT_41 => X"8CACACB0B0AC8C88686444444444444444444444444444444444444444444444",
      INIT_42 => X"4444444444444444444444444444444444444444444444444444444444446888",
      INIT_43 => X"4444444444444444444444444444444444444444444444444444646868686464",
      INIT_44 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_45 => X"4444444444444444646464646464646444646464444464646864644444444444",
      INIT_46 => X"0000000000002020202020202020202000000000002020406468442020202000",
      INIT_47 => X"2424242420202020202000000020202020200000000000000000002020000000",
      INIT_48 => X"2000202020202020202020202020202020202020202020200020202020202020",
      INIT_49 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4B => X"2020202020202020202020202020202020202020204444444444242020202020",
      INIT_4C => X"4468684424202020202444444444202020202020202020202020202020202020",
      INIT_4D => X"4444442420202020202020202020202424242420202020202020444444444020",
      INIT_4E => X"4444444444444444444444444444444444444464644444444444444444444444",
      INIT_4F => X"6468888CACB0ACAC8C6864444444444444444444444444444444444444444444",
      INIT_50 => X"8C8CACACACAC8C88686444444444444444444444444444444444444444444444",
      INIT_51 => X"4444444444444444444444444444444444444444444444444444444444446868",
      INIT_52 => X"4444444444444444444444444444444444444444444444444444646868686864",
      INIT_53 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_54 => X"4444444444444444646464646464646444444444444464686864444444444444",
      INIT_55 => X"000000000000202020202020202020200000000000202068ACAC8C4420202000",
      INIT_56 => X"2424242420202020202000000020202020200000000000000000002020000000",
      INIT_57 => X"2020202020202020202020202020202020202020202020200020202020202020",
      INIT_58 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_59 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5A => X"2020202020202020202020202020202020202020204444444444202020202020",
      INIT_5B => X"4464684444202020202444444444202020202020202020202020202020202020",
      INIT_5C => X"4444442420202020202020202020202424242420202020202020444444444020",
      INIT_5D => X"4444444444444444444444444444444444444464644444444444444444444444",
      INIT_5E => X"6468888CACACACAC8C8864444444444444444444444444444444444444444444",
      INIT_5F => X"888CACACB0AC8C88686444444444444444444444444444444444444444444444",
      INIT_60 => X"4444444444444444444444444444444444444444444444444444444444446468",
      INIT_61 => X"4444444444444444444444444444444444444444444444444444646868686868",
      INIT_62 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_63 => X"4444444444444444646464646464646444444444444464686444444444444444",
      INIT_64 => X"00000000000020202020202020202020200000000020448CACACAC6820002000",
      INIT_65 => X"2424242420202020202000000020202020200000000000000000002020000000",
      INIT_66 => X"2020202000202020202020202020202020202020202020200020202020202020",
      INIT_67 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_68 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_69 => X"2020202020202020202020202020202020202020204444444444202020202020",
      INIT_6A => X"4464684444202020202044444444402020202020202020202020202020202020",
      INIT_6B => X"4444442420202020202020202020202424242420202020202020444444444020",
      INIT_6C => X"4444444444444444444444444444444444444464644444444444444444444444",
      INIT_6D => X"446888888CACACAC8C8868444444444444444444444444444444444444444444",
      INIT_6E => X"8888ACACACAC8C88686444444444444444444444444444444444444444444444",
      INIT_6F => X"6844444444444444444444444444444444444444444444444444444444444468",
      INIT_70 => X"4444444444444444444444444444444444444444444444444444686888888888",
      INIT_71 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_72 => X"4444444444444444646464646464444444444444446468684444444444444444",
      INIT_73 => X"00000000000020202020202020202020202020000020448CACACAC6820002000",
      INIT_74 => X"2424242420202020202000000020202020200000000000000000002020000000",
      INIT_75 => X"2020202020202020202020202020000020202020202020200020202020202020",
      INIT_76 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_77 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_78 => X"2020202020202020202020202020202020202020204444444444202020202020",
      INIT_79 => X"4464684444202020202044444444402020202020202020202020202020202020",
      INIT_7A => X"4444442420202020202020202020202424242420202020202020444444444020",
      INIT_7B => X"4444444444444444444444444444444444444464644444444444444444444444",
      INIT_7C => X"446468888C8C8C8C886868444444444444444444444444444444444444444444",
      INIT_7D => X"8888ACB0B0AC8C88686444444444444444444444444444444444444444444444",
      INIT_7E => X"6844444444444444444444444444444444444444444444444444444444444464",
      INIT_7F => X"4444444444444444444444444444444444444444444444444444686888888888",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__47_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__47_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized25\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized25\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized25\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized25\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__32_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_01 => X"4444444444444464646464646444444444444444646864644444444444444444",
      INIT_02 => X"0000000000002020202020202020202020202000202020688C8C8C4420202020",
      INIT_03 => X"2424242420202020202000000020202020200000000000000000002020000000",
      INIT_04 => X"2020202020202020202020202020000020202020202020200020202020202020",
      INIT_05 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_06 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_07 => X"2020202020202020202020202020202020202020204444444444202020202020",
      INIT_08 => X"4464684444202020202044444444442020202020202020202020202020202020",
      INIT_09 => X"4444442420202020202020202020202424242420202020202020444444444020",
      INIT_0A => X"4444444444444444444444444444444444444464644444444444444444444444",
      INIT_0B => X"4464688888888C8C886868444444444444444444444444444444444444444444",
      INIT_0C => X"88ACD4F5F9F5B088686444444444444444444444444444444444444444444444",
      INIT_0D => X"8C68444444444444444444444444444444444444444444444444444444444464",
      INIT_0E => X"44444444444444444444444444444444444444444444444444444468888CACB0",
      INIT_0F => X"4444444444444444444444444444444444446468686868686868686864444444",
      INIT_10 => X"4444444444446464646464644444444444444444686864444444444444444444",
      INIT_11 => X"0000000000002020202020202020202020202020200000204468442020202020",
      INIT_12 => X"2424242420202020202000000020202020200000000000000000002020000000",
      INIT_13 => X"202000202044688C202020202020000020202020202020200020202020202020",
      INIT_14 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_15 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_16 => X"2020202020202020202020202020202020202020204444444440202020202020",
      INIT_17 => X"4464684444202020202044444444242020202020202020202020202020202020",
      INIT_18 => X"4444442420202020202020202020202424242420202020202020444444444020",
      INIT_19 => X"4444444444444444444444444444444444444464644444444444444444444444",
      INIT_1A => X"444468688888888C886864444444444444444444444444444444444444444444",
      INIT_1B => X"88D0F9F9F9F9D58C686444444444444444444444444444444444444444444444",
      INIT_1C => X"D5AC684444444444444444444444444444444444444444444444444444444444",
      INIT_1D => X"444444444444444444444444444444444444444444444444444444688CB0D5F5",
      INIT_1E => X"4444444444444444444444444444444468686868888C8C8CB1D6FEFED6B16844",
      INIT_1F => X"4444444444446464646464644444444444444464686864444444444444444444",
      INIT_20 => X"0000000020202020202020202020202020202020202020202020202020202020",
      INIT_21 => X"2424242424202020202020000020202020202000000000000000002020000000",
      INIT_22 => X"20202000448CD1B08C2020202020002020202020202020200020202020202020",
      INIT_23 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_24 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_25 => X"2020202020202020202020202020202020202020204444444444202020202020",
      INIT_26 => X"4464686444202020202024444444242020202020202020202020202020202020",
      INIT_27 => X"444444444424202020202020202020242424242020202020442064ACB0884040",
      INIT_28 => X"4444444444444444444444444444444444444464444444444444444444444444",
      INIT_29 => X"444464686868888C686868444444444444444444444444444444444444444444",
      INIT_2A => X"8CF5F9F9F9F9F9B0646444444444444444444444444444444444444444444444",
      INIT_2B => X"F9D58C4444444444444444444444444444444444444444444444444444444444",
      INIT_2C => X"44444444444444444444444444444444444444444444444444444464ACF5F9F9",
      INIT_2D => X"4444444444444444444444646468686868688C8C8CACB0D5FEFFFFFFFFFED568",
      INIT_2E => X"4444444444446444444444444444444444446468644444444444444444444444",
      INIT_2F => X"0000000020202020202020202020202020202020202000002020000000202020",
      INIT_30 => X"2424242424202020202020000020202020202000000000000000002020000000",
      INIT_31 => X"20202020448CD5D08C4020202020000000202020202020000020202020202020",
      INIT_32 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_33 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_34 => X"2020202020202020202020202020202020202020204444444444202020202020",
      INIT_35 => X"4464686444202020202024444444242020202020202020202020202020202020",
      INIT_36 => X"4444444444242020202020202020242424242440202020202044ACF5F9D16420",
      INIT_37 => X"4444444444444444444444444444444444444464644444444444444444444444",
      INIT_38 => X"4444646868686888686864444444444444444444444444644444444444444444",
      INIT_39 => X"ACF5F9F9F9F9F9D1646444444444444444444444444444444444444444444444",
      INIT_3A => X"F9F5AC6444444444444444444444444444444444444444444444444444444444",
      INIT_3B => X"68644444444444444444444444444444444444444444444444444464ACF5F9F9",
      INIT_3C => X"4444444444444444444464646868686868888C8CACB0D1FAFEFFFFFFFFFFFED5",
      INIT_3D => X"4444444444646444444444444444444444446464444444444444444444444444",
      INIT_3E => X"0000000020202020202020202020202020202020202020002020000020202020",
      INIT_3F => X"2420242420202020202020200020202020202000000000000000202020200000",
      INIT_40 => X"20202020448CB0B0682020200020200000202020202020200000202020202020",
      INIT_41 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_42 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_43 => X"2020202020202020202020202020202020202020204444444444202020202020",
      INIT_44 => X"4444686444202020202020444444442020202020202020202020202020202020",
      INIT_45 => X"4444444444242020202020202020242424242440202020202044D5F5F9F96840",
      INIT_46 => X"4444444444444444444444444444444444444464644444444444444444444444",
      INIT_47 => X"4444646868686868686864444444444444444444446464644444444444444444",
      INIT_48 => X"8CD5F9F9F9F9F5B0646444444444444444444444444444444444444444444444",
      INIT_49 => X"F9F9D06844444444444444444444444444444444444444444444444444444444",
      INIT_4A => X"8C886444444444444444444444444444444444444444444444444444ACF5F9F9",
      INIT_4B => X"4444444444444444444464686868686888888C8CACACD5FEFEFFFFFFFFFFFFFA",
      INIT_4C => X"4444444444646444444444444444444444446464444444444444444444444444",
      INIT_4D => X"0000000020202020202020202020202020202020202020202020202020202020",
      INIT_4E => X"2040402020202020202020200020202020202000000000000000202020200000",
      INIT_4F => X"2020202020444468402020200020202000202020202020200000202020202020",
      INIT_50 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_51 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_52 => X"2020202020202020202020202020202020202020204444444444202020202020",
      INIT_53 => X"4444686444402020202020444444442020202020202020202020202020202020",
      INIT_54 => X"4444444444242020202020202020242424242440202020202040B0F5F9D14444",
      INIT_55 => X"4444444444444444444444444444444444444464446444444444444444444444",
      INIT_56 => X"4444646868686868686864444444444444444444646464644444444444444444",
      INIT_57 => X"68D0F5F9F9F9F5AC686444444444444444444444444444444444444444444444",
      INIT_58 => X"F9F5AC6444444444444444444444444444444444444444444444444444444444",
      INIT_59 => X"B18C68644444444444444444444444444444444444444444444444448CD5F9F9",
      INIT_5A => X"4444444444444444646468686868888888888C8CACACD5FEFEFFFFFFFFFFFFFA",
      INIT_5B => X"4444444444646464444444444444444444444444444444444444444444444444",
      INIT_5C => X"0000000020202020202020202020202020202020202020202020202020202020",
      INIT_5D => X"2040404020202020202020200020202020202000000000000020202020202000",
      INIT_5E => X"2020202000202020202020200000000020202020202020200000202020202020",
      INIT_5F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_60 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_61 => X"2020202020202020202020202020202020202020204444444444202020202020",
      INIT_62 => X"4444686444402020202040444444442020202020202020202020202020202020",
      INIT_63 => X"444444444424202020202020202024242424444020202020202064ACB0684044",
      INIT_64 => X"4444444444444444444444444444444444444464446444444444444444444444",
      INIT_65 => X"4444446468686868686864444444444444444464646464646444444444444444",
      INIT_66 => X"648CD0F5F5D5B088686444444444444444444444444444444444444444444444",
      INIT_67 => X"F5D08C6444444444444444444444444444444444444444444444444444444444",
      INIT_68 => X"D1AC886844444444444444444444444444444444444444444444444464ACF5F5",
      INIT_69 => X"444444444444444464686868688888888888888C8CACD1FAFEFFFFFFFFFFFEFE",
      INIT_6A => X"4444444444646464446464644444444444444444444444444444444444444444",
      INIT_6B => X"0000000020202020202020202020202020202020202020202020202020202020",
      INIT_6C => X"2040444020202020202020202020202020202020000000000020202020202000",
      INIT_6D => X"2020202020202020202020200020200020202020202020200000002020202020",
      INIT_6E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_70 => X"2020202020202020202020202020202020202020204444444444202020202020",
      INIT_71 => X"4444686444442020202020444444442020202020202020202020202020202020",
      INIT_72 => X"4444444444242020202020202020242424244440202020202020404444444424",
      INIT_73 => X"4444444444444444444444444444444444444464646444444444444444444444",
      INIT_74 => X"4444446464686868686868644444444444446464646464646444444444444444",
      INIT_75 => X"44688CACB0AC8C88686864444444444444444444444444444444444444444444",
      INIT_76 => X"B0AC8C6844444444444444444444444444444444444444444444444444444444",
      INIT_77 => X"D1AC8C886444444444444444444444444444444444444444444444444468ACB0",
      INIT_78 => X"444444444444444468686868686868686868686888888CD5FEFFFFFFFFFEFEFA",
      INIT_79 => X"4444444444646464446464646444444444444444444444444444444444444444",
      INIT_7A => X"0000000020202020202020202020202020202020202020202020202020202020",
      INIT_7B => X"2424242424202020202020202020202020202020000000202020202020202020",
      INIT_7C => X"2020202020202020202020202020202000204488886444202000002020202020",
      INIT_7D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7F => X"2020202020202020202020202020202020202020204444444444202020202020",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__32_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(15),
      I3 => addra(12),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__32_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized26\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized26\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized26\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized26\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__44_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4444686844442020202020444444442020202020202020202020202020202020",
      INIT_01 => X"4444444444242020202020202020242424244440202020202020404444442420",
      INIT_02 => X"4444444444444444444444444444444444444464646464444444444444444444",
      INIT_03 => X"4444446464686868686868644444444444646464646464686464444444444444",
      INIT_04 => X"646888888CACAC8C686864444444444444444444444444444444444444444444",
      INIT_05 => X"8C8C8C6864444444444444444444444444444444444444444444444444444444",
      INIT_06 => X"D0AC8C886844444444444444444444444444444444444444444444444444888C",
      INIT_07 => X"444444444444444468686868686868686868646464646468B1FAFFFEFEFEFAD5",
      INIT_08 => X"4444444444646464646464646444444444444444444444444444444444444444",
      INIT_09 => X"0000000020202020202020202020202020202020202020202020202020202020",
      INIT_0A => X"2424242424202020202020202020202020202020000020202020202020202020",
      INIT_0B => X"202020200020202020202020200000202064ACB0D0B088442000000020202020",
      INIT_0C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0E => X"2020202020202020202020202020202020202020204444444444202020202020",
      INIT_0F => X"4444686844442020202020444444442020202020202020202020202020202020",
      INIT_10 => X"4444444444242020202020202020242424444420202020202020404444442424",
      INIT_11 => X"4444444444444444444444444444444444444464646464444444444444444444",
      INIT_12 => X"4444446464686868686868646444444444646464646468686464444444444444",
      INIT_13 => X"4468888C8CAC8C8C686864444444444444444444444444444444444444444444",
      INIT_14 => X"8C8C8C6844444444444444444444444444444444444444444444444444444444",
      INIT_15 => X"B0AC8C886864444444444444444444444444444444444444444444444444688C",
      INIT_16 => X"4444444444444444686868686868686864444444644444444468B1DAFAD5D1D1",
      INIT_17 => X"4444444444646464646468686444444444444444444444444444444444444444",
      INIT_18 => X"0000202020202020202020202020202020202020202020202020202020202020",
      INIT_19 => X"2420202424202020202020202020202020202000202020002020202020202020",
      INIT_1A => X"20202020202020202020002020002020208CD0D0D0D0B0682020000020202020",
      INIT_1B => X"2020202020202020202020202020202044202020202020202020202020202020",
      INIT_1C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1D => X"2020202020202020202020202020202020202020202444444444202020202020",
      INIT_1E => X"4444686844442020202020442044442420202020202020202020202020202020",
      INIT_1F => X"4444444444442424242020202020242444444424202020202020404444444424",
      INIT_20 => X"4444444444444444444444646464646444444444686864444444444444444444",
      INIT_21 => X"4444646868686868686868686464646464646464646468686868644444444444",
      INIT_22 => X"4464888C8C8C8C8C686864444444444444444444444444444444444444444444",
      INIT_23 => X"8888886864444444444444444444444444444444444444444444444444444444",
      INIT_24 => X"ACAC8C8868684444444444444444444444444444444444444444444444446888",
      INIT_25 => X"44444444444444646868686868686464444444444444444444444464888CACAC",
      INIT_26 => X"4444444464644444646868686444444444444444444444444444444444444444",
      INIT_27 => X"0020202020202020202020202020202020202020202020202020202020202020",
      INIT_28 => X"2424242424242020202020202020202020202000202020002020202020202020",
      INIT_29 => X"2020202020202020202020002020202044B0D0D0F4D0D08C2020002020202020",
      INIT_2A => X"2020202020202020202020202020204020402020202020202020202020202020",
      INIT_2B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2C => X"2020202020202020202020202020202020202020202444444444202020202020",
      INIT_2D => X"4444686844442020202024444444442420202020202020202020202020202020",
      INIT_2E => X"4444444444442424242020202020242444444424202020202020404444444424",
      INIT_2F => X"4444444444444444444464646464646444686864646464644444444444444444",
      INIT_30 => X"4444646868686868686868686464646468686868686868686868646444444444",
      INIT_31 => X"6464888C8C8C8C8C686864444444444444444444444444444444444444444444",
      INIT_32 => X"8888686844444444444444444444444444444444444444444444444444444444",
      INIT_33 => X"ACAC8C8868684444444444444444444444444444444444444444444444446468",
      INIT_34 => X"4444444444446464686868686864644444444444444444444444444468888CAC",
      INIT_35 => X"4444444464644444646868646444444444444444444444444444444444444444",
      INIT_36 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_37 => X"2424202424242424202020202020202020202000202020002020202020202020",
      INIT_38 => X"2020202020202020202020202020202044ACD0D0F4D0B08C4420002020202020",
      INIT_39 => X"2020202020202020202020202020204468686844202020202020202020202020",
      INIT_3A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3B => X"2020202020202020202020202020202020202020202444444444202020202020",
      INIT_3C => X"4444686844442020202020444444442420202020202020202020202020202020",
      INIT_3D => X"4444444444442424242020202020242444444424202020202020404444444424",
      INIT_3E => X"4444444444444444444464646464646868686464646864644444444444444444",
      INIT_3F => X"4444646868686868686868686464646468686868686868686868686464444444",
      INIT_40 => X"6464888C8C8C8C8C686864444444444444444444444444444444444444444444",
      INIT_41 => X"6868686844444444444444444444444444444444444444444444444444444444",
      INIT_42 => X"8C8C8C8868686444444444444444444444444444444444444444444444444468",
      INIT_43 => X"4444444444446464686868686464444444444444444444444444444444646888",
      INIT_44 => X"4444444464644444646468646444444444444444444444444444444444444444",
      INIT_45 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_46 => X"2024244424202020202020202020202020202000202020002020202020202020",
      INIT_47 => X"20202020202020202020202020202020408CD0D0D0D0B08C2020002020202024",
      INIT_48 => X"20202020202020202020202020204068ACB0B088442020202020202020202020",
      INIT_49 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4A => X"2020202020202020202020202020202020202020202444444424202020202020",
      INIT_4B => X"2444686844442020202044444444442420202020202020202020202020202020",
      INIT_4C => X"4444444444442424242020202020242444444424242020202020404444444424",
      INIT_4D => X"44444444444444444444646468686868686464688CAC88646444444444444444",
      INIT_4E => X"4464646868686868886868686868686868686868686868686868686864644444",
      INIT_4F => X"6464688C8C8C8C8C686864444444444444444444444444444444444444444444",
      INIT_50 => X"6868684444444444444444444444444444444444444444444444444444444444",
      INIT_51 => X"8888888868686444444444444444444444444444444444444444444444444444",
      INIT_52 => X"4444444444446468686868646444444444444444444444444444444444446468",
      INIT_53 => X"4444444464644444646468646444444444444444444444444444444444444444",
      INIT_54 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_55 => X"2040444420202044202020200020202020202000202020002020202020202020",
      INIT_56 => X"202020202020202020202020202020202068ACB0D0D08C440000202020202040",
      INIT_57 => X"202020202020202020202020202064B0D0D0D0AC682020202020202020202020",
      INIT_58 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_59 => X"2020202020202020202020202020202020202020202044444420202020202020",
      INIT_5A => X"2444646844442020202044444444442020202020202020202020202020202020",
      INIT_5B => X"4444444444442424242020202020242444442424242020202020404444444424",
      INIT_5C => X"44444444444444444444646868686868686468ACD0F5D08C6464444444444444",
      INIT_5D => X"4464646868686868886868686868686868686868686868686868686868646444",
      INIT_5E => X"446468888C8C8C8C686864444444444444444444444444444444444444444444",
      INIT_5F => X"6464644444444444444444444444444444444444444444444444444444444444",
      INIT_60 => X"6888888868686844444444444444444444444444444444444444444444444444",
      INIT_61 => X"4444444444646868686864644444444444444444444444444444444444444444",
      INIT_62 => X"4444444464644444646464646444444444444444444444444444444444444444",
      INIT_63 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_64 => X"4044444444202020202020200020202020202000202020002020202020202020",
      INIT_65 => X"2020202020202020202020202020202000206888886844200000202020202020",
      INIT_66 => X"20202020202020202020202020448CF5F5F5D0B0884020202020202020202020",
      INIT_67 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_68 => X"2020202020202020202020202020202020202020202044444420202020202020",
      INIT_69 => X"244448644444202044204488D0D5AC6420202020202020202020202020202020",
      INIT_6A => X"4444444444442424242020202020242444442424242020202020404444444444",
      INIT_6B => X"444444444444444444446468686868686464ACF5F5F5F5D06464444444444444",
      INIT_6C => X"4464646868686868888868686868686868686868686868686868686868686464",
      INIT_6D => X"44646888888C8C88686864444444444444444444444444444444444444444444",
      INIT_6E => X"6464444444444444444444444444444444444444444444444444444444444444",
      INIT_6F => X"6888888868686864444444444444444444444444444444444444444444444444",
      INIT_70 => X"4444444444646868686868644444444444444444444444444444444444444444",
      INIT_71 => X"4444444464644444646464644444444444444444444444444444444444444444",
      INIT_72 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_73 => X"888CACAC8C684440202020200020202020202000202020002020202020202020",
      INIT_74 => X"2020202020202020202020202020202020202020402020202020202020202044",
      INIT_75 => X"2020202020202020202020204468B0F5F9F9D0AC682020202020202020202020",
      INIT_76 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_77 => X"2020202020202020202020202020202020242020202044444420202020202020",
      INIT_78 => X"2044446444442020204088D5F5F9F5B044202020202020202020202020202020",
      INIT_79 => X"4444444444442424242020202020242444442424242020202040404444444444",
      INIT_7A => X"444444444444444444646468686868686464ACF5F4F4F4D06464444444444444",
      INIT_7B => X"4464646868686868888868686868686868888888888888888868686868686464",
      INIT_7C => X"4464688888888C88686864444444444444444444444444444444444444444444",
      INIT_7D => X"6464644444444444444444444444444444444444444444444444444444444444",
      INIT_7E => X"6868888888686864444444444444444444444444444444444444444444444444",
      INIT_7F => X"4444444444686868686868644444444444444444444444444444444444444444",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__44_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__44_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized27\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized27\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized27\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized27\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__53_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4444444464644444646464644444444444444444444444444444444444444444",
      INIT_01 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_02 => X"B0D0D0D0D0B0AC88202020200020202020202000002020202020202020202020",
      INIT_03 => X"202020202020202020202020202020202020202020202020202020202020688C",
      INIT_04 => X"202020202020202020202020448CB0D5F5F9D08C442020202020202020202020",
      INIT_05 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_06 => X"2020202020202020202020202020202020202020202044444420202020202020",
      INIT_07 => X"24444444444420202044ACF9F9F9F9D144202020202020202020202020202020",
      INIT_08 => X"4444444444442424242020202020242444442424242020202020404444444444",
      INIT_09 => X"6464444444444444446464686868686868648CD5F5F5F5B06464444444444444",
      INIT_0A => X"6464686868686868888868686868686888888888888888888868686868686464",
      INIT_0B => X"4444686888888888686864444444444444444444444444444444444444444464",
      INIT_0C => X"6464644444444444444444444444444444444444444444444444444444444444",
      INIT_0D => X"6868888888686868444444444444444444444444444444444444444444444444",
      INIT_0E => X"4444444444686868686868644444444444444444444444444444444444444464",
      INIT_0F => X"4444444464644444646464644444444444444444444444444444444444444444",
      INIT_10 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_11 => X"D0D0D0D0D0D0D0B0884020200020202420202000000020202020202020202020",
      INIT_12 => X"202020202020202020202020202020202020202020202020200020204088ACB0",
      INIT_13 => X"202020202020202020202020448CB0B0D5B08C44202020202020202020202020",
      INIT_14 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_15 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_16 => X"24444468444420202044ACF9F9F9F9D120202020202020202020202020202020",
      INIT_17 => X"4444444444442420202020202024242424242424242020202020404444444444",
      INIT_18 => X"64646464444444444464686868686868686468ACD1D5B0886464444444444444",
      INIT_19 => X"64646868686888888888888868688888888C8C8CACAC8C8C8C88886868686868",
      INIT_1A => X"4444646868686868686864444444444444444444444444444444444444646464",
      INIT_1B => X"6464646444444444444444444444444444444444444444444444444444444444",
      INIT_1C => X"6868686868686868444444444444444444444444444444444444444444444444",
      INIT_1D => X"4444444464688888888868686444444444444444444444444444444444444444",
      INIT_1E => X"4444444444444444446468646444444444444444444444444444444444444444",
      INIT_1F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_20 => X"D0F0F4F0F0D0D0D0AC6420200000202020202000000020202020202020202020",
      INIT_21 => X"20202020202020202020202020202020202020202020202020202020648CB0D0",
      INIT_22 => X"20202020202020202020202044688CB0B08C4420202020202020202020202020",
      INIT_23 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_24 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_25 => X"2444444844442020202088D5F5F9F5B020202020202020202020202020202020",
      INIT_26 => X"4444444444442420202020202024242424244444242020202020444444444444",
      INIT_27 => X"6464646444444444446468686868686868646868888C68644444444444444444",
      INIT_28 => X"6464686868688888888888888888888888ACACACACACACACAC8C886868686868",
      INIT_29 => X"4444646868686868686864444444444444444444444444444444444444646464",
      INIT_2A => X"6464646444444444444444444444444444444444444444444444444444444444",
      INIT_2B => X"6868686868686864444444444444444444444444444444444444444444444444",
      INIT_2C => X"4444444464688888888888686444444444444444444444444444444444444444",
      INIT_2D => X"4444444444444444646464646444444444444444444444444444444444444444",
      INIT_2E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2F => X"F0F4F4F4F4F0D0D0D08C40202020202020202000000020202020002020202020",
      INIT_30 => X"202020202020202020202020202020202020202020202020202020408CB0D0D0",
      INIT_31 => X"2020202020202020202020202044688868442020202020202020202020202020",
      INIT_32 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_33 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_34 => X"244444444444202044204488D1D5AC6420202020202020202020202020202020",
      INIT_35 => X"4444444444442420202020202024242424244444242020202020444444444444",
      INIT_36 => X"6464646444444444446468686868686868686868646868644444444444444444",
      INIT_37 => X"64646868686888888888888888888888ACACB0D0D0D0B0ACAC8C886868686868",
      INIT_38 => X"4444646868686868686864444444444444444444444444444444444444646464",
      INIT_39 => X"6464646444444444444444444444444444444444444444444444444444444444",
      INIT_3A => X"6868686868686864444444444444444444444444444444444444444444444444",
      INIT_3B => X"4444444464688888888888686444444444444444444444444444444444444444",
      INIT_3C => X"4444444444444444646464644444444444444444444444444444444444444444",
      INIT_3D => X"2020202020202020202024242424242420202020202020202020202020202020",
      INIT_3E => X"F4F4F4F4F4F4F0D0D0AC44202020202020202020000020202020202020202020",
      INIT_3F => X"20202020202020202020202020202020202020202020202000202044ACD0D0F4",
      INIT_40 => X"2020202020202020202020202020204444202020202020202020202020202020",
      INIT_41 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_42 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_43 => X"2444444444442020202044444444444020202020202020202020202020202020",
      INIT_44 => X"4444444444442420202020202024242424244444242020202020444444444444",
      INIT_45 => X"6464646444444444446468686868686868686868686868684444444444444444",
      INIT_46 => X"6464686868688888888888888888888CACACD0D0D0D0D0D0ACAC8C8868686868",
      INIT_47 => X"4444646868686868686864444444444444444444444444444444444444646464",
      INIT_48 => X"6464646444444444444444444444444444444444444444444444444444444444",
      INIT_49 => X"6468686868686464444444444444444444444444444444444444444444444444",
      INIT_4A => X"4444444464686888888888886844444444444444444444444444444444444444",
      INIT_4B => X"4444444444444444646868646444444444444444444444444444444444444444",
      INIT_4C => X"2020202020202020202444444444444444444420202020202020202020202020",
      INIT_4D => X"F4F4F4F4F4F4F4D0D0AC68202020202020202020202020202020202020202020",
      INIT_4E => X"20202020202020202020202020202020202020202020202000202068ACD0D0F0",
      INIT_4F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_50 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_51 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_52 => X"4444444444442020202044444444442420202020202020202020202020202020",
      INIT_53 => X"4444444444442420202020202024242424244444242020202020444444444444",
      INIT_54 => X"6464646444444444446468686868686868686868686868444444444444444444",
      INIT_55 => X"64686868686888888888888888888CACB0D0D5F5F5F5F5D0D0AC8C8888686868",
      INIT_56 => X"4444646868686868686864444444444444444444444444444444444444646464",
      INIT_57 => X"6464646444444444444444444444444444444444444444444444444444444444",
      INIT_58 => X"6468686868644444444444444444444444444444444444444444444444444444",
      INIT_59 => X"444444444468688888888C8C6844444444444444444444444444444444444444",
      INIT_5A => X"4444444444444444686868686444444444444444444444444444444444444444",
      INIT_5B => X"2020202020202020244444444444444444444444242020202020202020202020",
      INIT_5C => X"F4F4F4F4F4F4F4D0D0B068202020202020202020202020202020202020202020",
      INIT_5D => X"20202020202020202020202020202020202020202020202020202068ACD0D0F0",
      INIT_5E => X"2020202020202020202020202020204420202020202020202020202020202020",
      INIT_5F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_60 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_61 => X"4444444444202020202024444444444420202020202020202020202020202020",
      INIT_62 => X"4444444444442420202020202024242424244444242020202020444444444444",
      INIT_63 => X"6464646464444444446468686868686868686868686868684444444444444444",
      INIT_64 => X"646468686868888888888888888CACACD0D0F9FAFAFAF9D1D0B0AC8888886868",
      INIT_65 => X"4444646868686868686864444444444444444444444444444444444444646464",
      INIT_66 => X"6464646444444444444444444444444444444444444444444444444444444444",
      INIT_67 => X"6468686864644444444444444444444444444444444444444444444444444444",
      INIT_68 => X"4444444444646888888C8C8C8868444444444444444444444444444444444464",
      INIT_69 => X"4444444444444444686868686864444444444444444444444444444444444444",
      INIT_6A => X"2020202020202020444444444444444444444444442420202020202020202020",
      INIT_6B => X"F4F4F4F4F4F4F0D0D0B068202020202020202020202020202020406868682020",
      INIT_6C => X"20202020202020202020202020202020202020202020202020202068ACD0F4F0",
      INIT_6D => X"2020202020202020202020202020204044202020202020202020202020202020",
      INIT_6E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_70 => X"4444444444202020202024444444442420202020202020202020202020202020",
      INIT_71 => X"4444444444442420202020202024242424244444242020202020444444444444",
      INIT_72 => X"6464646464444444446468686868686868646868686868684444444444444444",
      INIT_73 => X"64686868686888888C888888888CACACD0F5FAFEFEFEFAF5D0D0AC8888886868",
      INIT_74 => X"4444646868686868686864444444444444444444444444444444444444646464",
      INIT_75 => X"6464646444444444444444444444444444444444444444444444444444444444",
      INIT_76 => X"6868686864444444444444444444444444444444444444444444444444444444",
      INIT_77 => X"44444444446468888CACACAC8C8C686844444444444444444444444444446468",
      INIT_78 => X"4444444444444444686888886864444444444444444444444444444444444444",
      INIT_79 => X"2020202020202020444444444444444464644444444424202020202020202020",
      INIT_7A => X"F4F4F4F4F4F4F0D0B0AC6420002020202020202020202020202068B0D5AC6420",
      INIT_7B => X"20202020202020202020202020202020202020202020202020202068ACD0D0F0",
      INIT_7C => X"2020202020202020202020202020202044444420202020202020202020202020",
      INIT_7D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7F => X"4444444444202020202024442444442420202020202020202020202020202020",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__53_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(15),
      I3 => addra(12),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__53_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized28\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized28\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized28\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized28\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__41_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4444444444442420202020202024242424244444242020202020444444444444",
      INIT_01 => X"6868646464444444446468686868686868686868686868644444444444444444",
      INIT_02 => X"64686868686888888C888888888CACB0D0F5FEFEFEFEFEF9D0D0AC8888886868",
      INIT_03 => X"4444646868686868686864444444444444444444444444444444444444646464",
      INIT_04 => X"6464646444444444444444444444444444444444444444444444444444444444",
      INIT_05 => X"6868686864444444444444444444444444444444444444444444444444444444",
      INIT_06 => X"44444444444468888CACACACACB08C6844444444444444444444444444446868",
      INIT_07 => X"4444444444444444686888888868644444444444444444444444444444444444",
      INIT_08 => X"2020202020202024204444446468686868686864444444242424202020202020",
      INIT_09 => X"F4F4F4F4F4F4D0D0B08C442020202024202020202020202020208CD1D1B16820",
      INIT_0A => X"202020202020202020202020202020202020202020202020002020448CB0D0F4",
      INIT_0B => X"2020202020202020202020202020202044242020202020202020202020202020",
      INIT_0C => X"2020202024242020202020202020202020202020202020202020202020202020",
      INIT_0D => X"2020202020202020202020202020202020202020202020242020202020202020",
      INIT_0E => X"4444444444202020202024444444442420202020202020202020202020202020",
      INIT_0F => X"4444444444442424242424202024242424444444202020202020404444444444",
      INIT_10 => X"6864646444444444446468686868686868686868686868644464444444444444",
      INIT_11 => X"646868686868888888888888888C8CACD0F5FAFEFEFEF9F5D0CCAC8888686868",
      INIT_12 => X"4444646868686868686444444444444444444444444444444444444444646464",
      INIT_13 => X"6464444444444444444444444444444444444444444444444444444444444444",
      INIT_14 => X"6868686844444444444444444444444444444444444444444444444444444444",
      INIT_15 => X"4444444444446468ACACACD0D0D5D5FADAB16844444444444444446468686868",
      INIT_16 => X"444444444444444488888C8C8888644444444444444444444444444444444444",
      INIT_17 => X"202020202020202444444444686868888C886868444444244424202020202020",
      INIT_18 => X"D0F4F4F4F4D0D0D0B0682000202020202020202020202020202068B0B18C4420",
      INIT_19 => X"2020202020202020202020202020202020202020202020202020202068B0D0D0",
      INIT_1A => X"2020202020202020202020202020202044242020202020202020202020202020",
      INIT_1B => X"2020202024242020202020202020202020202020202020202020202020202020",
      INIT_1C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1D => X"4444444444202020202044444444442420202020202020202020202020202020",
      INIT_1E => X"4444444444442424242424202024242424444444202020202020444444444444",
      INIT_1F => X"6464646444444444446468686868686868686868686868644464444444444444",
      INIT_20 => X"646868686868888888888888888C8CACD0F5F9FAFAF9F5D4D0ACAC8888686868",
      INIT_21 => X"4444646868686868686444444444444444444444444444444444444444646464",
      INIT_22 => X"6464444444444444444444444444444444444444444444444444444444444444",
      INIT_23 => X"6868686444444444444444444444444444444444444444444444444444444444",
      INIT_24 => X"444444444444446888ACB0D4F5FAFEFEFFFFFAB1686464646868686868888868",
      INIT_25 => X"44444444444444446888888C8C88644444444444444444444444444444444444",
      INIT_26 => X"20202020202020444444446468888CB0D1AC8C68684444444424202020202020",
      INIT_27 => X"D0D0F0F0D0D0D0B08C4420000020202020202020202020202020206868482020",
      INIT_28 => X"20202020202020202020202020202020202020202020202020202020448CB0D0",
      INIT_29 => X"2020202020202020202020202020202044242020202020202020202020202020",
      INIT_2A => X"2020202024242020202020202020202020202020202020202020202020202020",
      INIT_2B => X"2020202020202020202020202020202424202020202020202020202020202020",
      INIT_2C => X"4444444444202020202044444444444020202020202020202020202020202020",
      INIT_2D => X"4444444444442424242424202024242424444444202020202020444444444444",
      INIT_2E => X"6464646444444444446468686868686868686868686868644464444444444444",
      INIT_2F => X"64686868686888888888888888888CACD0F5F9F9F5F5D4D0D0AC8C8868686868",
      INIT_30 => X"4444646468686868686444444444444444444444444444444444444444646464",
      INIT_31 => X"6444444444444444444444444444444444444444444444444444444444444444",
      INIT_32 => X"6868684444444444444444444444444444444444444444444444444444444444",
      INIT_33 => X"4444444444444444888CB0D5F9FEFFFFFFFFFFFED58C8C8C8C88888888888888",
      INIT_34 => X"44444444444444446888ACB0D0AC684444444444444444444444444444444444",
      INIT_35 => X"202020202020204444444468888CB0F5F9D5B088686444444424202020202020",
      INIT_36 => X"D0D0D0D0D0D0AC8C442020200020202020202020202020202020202020202020",
      INIT_37 => X"2020202020202020202020202020202020202020202020202020202020448CAC",
      INIT_38 => X"2020202020202020202020202020202024242020202020202020202020202020",
      INIT_39 => X"2020202024242020202020202020202020202020202020202020202020202020",
      INIT_3A => X"2020202020202020202020202024242424202020202020202020202020202020",
      INIT_3B => X"4444444444202020202044444444444020202020202020202020202020202020",
      INIT_3C => X"4444444444442424242424202024242424444444202020202020444444444444",
      INIT_3D => X"6464646444444444446468686868686868686868686868644464444444444444",
      INIT_3E => X"6468686868688888888888888888888CD0F4F5F4D0D0D0D0ACAC8C8868686868",
      INIT_3F => X"4444646468686868646444444444444444444444444444444444444444646464",
      INIT_40 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_41 => X"6868644444444444444444444444444444444444444444444444444444444444",
      INIT_42 => X"44444444444444446888ACD1FAFEFFFFFFFFFFFFFAD5ACACACACAC8C8C888888",
      INIT_43 => X"4444444444444444648CD5F9F9D5AC6444444444444444444444444444444444",
      INIT_44 => X"20202020202020404444646888ACD5FAFEF9D18C686444444424202020202020",
      INIT_45 => X"ACACB0B0B08C6864202020200020202020202020002020202020202000002020",
      INIT_46 => X"2020202020202020202020202020202020202020202020202020202020204468",
      INIT_47 => X"2020202020202020202020202020202024242020202020202020202020202020",
      INIT_48 => X"2020202024242420202020202020202020202020202020202020202020202020",
      INIT_49 => X"2020202020202020202020202424242424242020202020202020202020202020",
      INIT_4A => X"4444444444202020202044444444444020202020202020202020202020202020",
      INIT_4B => X"4444444444442424242424202024242424444444202020202020444444444444",
      INIT_4C => X"6464646444444444446468686868686868686868686868644464444444444444",
      INIT_4D => X"64686868686888888888888868888888ACD0D0D0D0D0D0D0AC8C886868686864",
      INIT_4E => X"4444646468686868646444444444444444444444444444444444444444646464",
      INIT_4F => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_50 => X"6868444444444444444444444444444444444444444444444444444444444444",
      INIT_51 => X"444444444444444444688CB1FEFFFFFFFFFFFFFFFEF5D0D0ACACACAC8C888868",
      INIT_52 => X"444444444444444464B0F5F9F9F9D58844444444444444444444444444444444",
      INIT_53 => X"202020202020204044446468888CD5F9FEF9D08C686444444424202020202020",
      INIT_54 => X"4468686864444020202000002020202420202020002020202020202020202020",
      INIT_55 => X"2020202020202020202020202020202020202020202020202020202020202044",
      INIT_56 => X"2020202020202020202020202020202024242020202020202020202020202020",
      INIT_57 => X"2020202024242420202020202020202020202020202020202020202020202020",
      INIT_58 => X"2020202020202020202020202424444444242020202020202020202020202020",
      INIT_59 => X"4444444444202020202044444444442420202020202020202020202020202020",
      INIT_5A => X"4444444444442424242424202024242424444444202020202020444444444444",
      INIT_5B => X"6464644444444444446468686868686868686868686868644464444444444444",
      INIT_5C => X"6468686868688888888888686868888888ACACACACACACACAC88886868686864",
      INIT_5D => X"4444646468686868646444444444444444444444444444444444444444646464",
      INIT_5E => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_5F => X"6444444444444444444444444444444444444444444444444444444444444444",
      INIT_60 => X"4444444444444444444468ACFAFFFFFFFFFFFFFFFEF5D0D0D0ACACAC8C886868",
      INIT_61 => X"444444444444444464D0F9F9F9F9F5AC44444444444444444444444444444444",
      INIT_62 => X"202020202020204044446468688CB0D5F5D0AC88684444444424202020202020",
      INIT_63 => X"2044444440402020202000002020202020202000002020202020002020202020",
      INIT_64 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_65 => X"2020202020202020202020202020202024242020202020202020202020202020",
      INIT_66 => X"2020202424242420202020202020202020202020202020202020202020202020",
      INIT_67 => X"2020202020202020202020202444444444242020202020202020202020202020",
      INIT_68 => X"4444444444202020202024444444442420202020202020202020202020202020",
      INIT_69 => X"4444444444442424242424202024242424444444202020202020444444444444",
      INIT_6A => X"6464644444444444446468686868686868686868686868644464444444444444",
      INIT_6B => X"6468686868688888888888686868888888888CACACACACAC8C88886868686464",
      INIT_6C => X"4444646468686868644444444444444444444444444444444444444444646464",
      INIT_6D => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_6E => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_6F => X"444444444444444444444488D1FEFFFFFFFFFFFEFAD5D0D0ACACAC8C88686848",
      INIT_70 => X"444444444444444464B0F5F9F9F9F5AC44444444444444444444444444444444",
      INIT_71 => X"20202020202020444444646468888CACACAC8868644444444424202020202020",
      INIT_72 => X"4444444044442020202000202020202020202000002020202020202020202020",
      INIT_73 => X"2020202020202020202020202020202020202020202020202020202020202024",
      INIT_74 => X"2020202020202020202020202020202024242020202020202020202020202020",
      INIT_75 => X"2020202024242420202020202020202020202020202020202020202020202020",
      INIT_76 => X"2020202020202020202020244444444444242420202020202420202020202020",
      INIT_77 => X"4444444444202020202024444444442420202020202020202020202020202020",
      INIT_78 => X"4444444444442424242424202024242424444444202020202020444444444444",
      INIT_79 => X"6464444444444444446468686868686868686868686868646464644444444444",
      INIT_7A => X"646868686868688888886868686868888888888C8C8C8C8C8888686868686464",
      INIT_7B => X"4444646468686868444444444444444444444444444444444444444444646464",
      INIT_7C => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_7D => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_7E => X"44444444444444444444444468D5FEFFFFFEFFFED5D0D0ACACAC8C8868684444",
      INIT_7F => X"4444444444444444448CD0F9F9F9F5AC44444444444444444444444444444444",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__41_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__41_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized29\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized29\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized29\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized29\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__50_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"2020202020202024444444446468686868686868444444442020202020202020",
      INIT_01 => X"4444444424202020202020202020202020202000202020202020202020202020",
      INIT_02 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_03 => X"2020202020202020202020202020242424242020202020202020202020202020",
      INIT_04 => X"2020244424242420202020202020202020202020202020202020202020202020",
      INIT_05 => X"2020202020202020202044444444444444442420202024242424242420202020",
      INIT_06 => X"4444444420202020202044444444442420202020202020202020202020202020",
      INIT_07 => X"4444444424242424242420202424444424444444202020202020444444444444",
      INIT_08 => X"6444444444444444646868686868686868686868686864646464644444444444",
      INIT_09 => X"6468686868686868686868686868686868688888888C8C886868686868646464",
      INIT_0A => X"4464646868686464444444444444444444444444444444444444444444444464",
      INIT_0B => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_0C => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_0D => X"44444444444444444444444440448DD6FEFAD5B1B08C8C8C8888686864444444",
      INIT_0E => X"44444444444444444468ACD5F5F5B08868444444444444444444444444444444",
      INIT_0F => X"2020202020202024444444444464686868686844444444442020202020202020",
      INIT_10 => X"2444242424202020202020202020202020202020202020202020202020202020",
      INIT_11 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_12 => X"2020202020202020202020202020242424242020202020202020202020202020",
      INIT_13 => X"2020244444242020202020202020202020202020202020202020202020202020",
      INIT_14 => X"2020202020202020202044444444444444442420202024242424242420202020",
      INIT_15 => X"4444444420202020202044444444242420202020202020202020202020202020",
      INIT_16 => X"4444444424242424242420202424444424444444202020202020444444444444",
      INIT_17 => X"4444444444444444646868686868686868686868686868646488886444444424",
      INIT_18 => X"6468686868686868686868686868686868688888888C88886868686868646444",
      INIT_19 => X"4464686868686444444444444444444444444444444444444444444444444444",
      INIT_1A => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_1B => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_1C => X"4444444444444444444444444444444468686868686868686868644444444444",
      INIT_1D => X"44444444444444444444688CACAC8C8868444444444444444444444444444444",
      INIT_1E => X"2020202020202020444444444444444444444444444444442020202020202020",
      INIT_1F => X"2444242424202020202020202020202020202020202020202020202020202020",
      INIT_20 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_21 => X"2020202020202020202020202020244424242020202020202020202020202020",
      INIT_22 => X"2020244444242420202020202020202020202020202020202020202020202020",
      INIT_23 => X"2020202020202020202044444444444444442420202024242424242420202020",
      INIT_24 => X"4444444420202020202044444444242420202020202020202020202020202020",
      INIT_25 => X"4444444424242424242420202424444424444444202020202020444444444444",
      INIT_26 => X"444444444444444464686868686868686868686868686864ACD0D5AC64444444",
      INIT_27 => X"6468686868686868686868686868686868688888888888886868686868644444",
      INIT_28 => X"6464686868684444444444444444444444444444444444444444444444444444",
      INIT_29 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_2A => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_2B => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_2C => X"444444444444444444444468888C8C8868444444444444444444444444444444",
      INIT_2D => X"2020202020202020444444444444444444444444444444442020202020202020",
      INIT_2E => X"2444242424202020202020202020202020202020202020202020202020202020",
      INIT_2F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_30 => X"2020202020202020202020202024444424242020202020202020202020202020",
      INIT_31 => X"2020244444242420202020202020202020202020202020202020202020202020",
      INIT_32 => X"2020202020202020202044444444444444442420202024242424242420202020",
      INIT_33 => X"4444444420202020202044444444242020202020202020202020202020202020",
      INIT_34 => X"4444444424242424242420202424444424444444202020202020444444444444",
      INIT_35 => X"444444444444444464686868686868686868686868686864D0F5F5D588444444",
      INIT_36 => X"6468686868686868686868646464686868686888888888886868686864444444",
      INIT_37 => X"6468686868644444444444444444444444444444444444444444444444444444",
      INIT_38 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_39 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_3A => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_3B => X"4444444444444444444444686888886868644444444444444444444444444444",
      INIT_3C => X"2020202020202020444444444444444444444444444444242020202020202020",
      INIT_3D => X"2444242424202020202020202020202020202020202020202020202020202020",
      INIT_3E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3F => X"2020202020202020242020202444444424242020202020202020202020202020",
      INIT_40 => X"2020244444242420202020202020202024242020202020202020202020202020",
      INIT_41 => X"2020202020202020202044444444444444442420202024242424242420202020",
      INIT_42 => X"4444444420202020204044444444242020202020202020202020202020202020",
      INIT_43 => X"4444444424242424242420202424444424444444202020202020444444444444",
      INIT_44 => X"444444444444444464686868686868686868686868686864D5F5F5D588444444",
      INIT_45 => X"6468686868686868686864646464646468686868888888686868686444444444",
      INIT_46 => X"6468686868644444444444444444444444444444444444444444444444444444",
      INIT_47 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_48 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_49 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_4A => X"4444444444444444444444446868686868644444444444444444444444444444",
      INIT_4B => X"2020202020202020444444444444444444444444444020202020202020202020",
      INIT_4C => X"2444242424202020202020202020202020202020202020202020202020202020",
      INIT_4D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4E => X"2020202020202020242420202444444424242020202020202020202020202020",
      INIT_4F => X"2020244444242420202020202020202024242420202020202020202020202020",
      INIT_50 => X"2020202020202020202044444444444444442420202024242424242420202020",
      INIT_51 => X"4444444420202020204444444444242020202020202020202020202020202020",
      INIT_52 => X"4444444424242424242420202424444424444444202020202020444444444444",
      INIT_53 => X"444444444444444464686868686868686868686868686464B0F5F5B064444444",
      INIT_54 => X"6468686868686868686464646464646468686868688868686864644444444444",
      INIT_55 => X"6868686868644444444444444444444444444444444444444444444444444444",
      INIT_56 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_57 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_58 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_59 => X"4444444444444444444444446464686864644444444444444444444444444444",
      INIT_5A => X"2020202020202020202020202020202044402020202020202020202020202020",
      INIT_5B => X"2444242424202020202020202020202020202020202020202020202020202020",
      INIT_5C => X"2020202020202020202020202020202020202020202020202020202020202024",
      INIT_5D => X"2020202020202020242424244444444424242020202020202020202020202020",
      INIT_5E => X"2020244444242420202020202020202024242424202020202020202020202020",
      INIT_5F => X"2020202020202020202444444444444444442420202024242424242420202020",
      INIT_60 => X"4444444420202020204444444444242020202020202020202020202020202020",
      INIT_61 => X"4444444424242424242420202424444424444444202020202020444444444444",
      INIT_62 => X"444444444444444464686868686868686868686868686864688C886844444444",
      INIT_63 => X"6468686868686868686464444444446464686868686868686464444444444444",
      INIT_64 => X"6868686868444444444444444444444444444444444444444444444444444444",
      INIT_65 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_66 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_67 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_68 => X"4444444444444444444444444444446464444444444444444444444444444444",
      INIT_69 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6A => X"2444242424202020202020202020202020202020202020202020202020202020",
      INIT_6B => X"2020202020202020202020202020202020202020202020202020202020202024",
      INIT_6C => X"2020202020202020242424244444444444242020202020202020202020202020",
      INIT_6D => X"2020244444242420202020202020202024242424202020202020202020202020",
      INIT_6E => X"2020202020202020202444444444444444442420202024242424242420202020",
      INIT_6F => X"4444444420202020204444444444242020202020202020202020202020202020",
      INIT_70 => X"4444444424242424242420202424444424444444202020202020444444444444",
      INIT_71 => X"4444444444444444686868686868686868686868686864646464644444444444",
      INIT_72 => X"6468686868686868686464444444444464686868686868686444444444444444",
      INIT_73 => X"6868686868444444444444444444444444444444444444444444444444444444",
      INIT_74 => X"4444444444444444444444444444444444444444444444444444444444444464",
      INIT_75 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_76 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_77 => X"4444444444444444444444444444446444444444444444444444444444444444",
      INIT_78 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_79 => X"4444442424202020202020202020202020202020202020002020202020202020",
      INIT_7A => X"2020202020202020202020202020202020202020202020202020202020202024",
      INIT_7B => X"2420202024244444444444444444444444242420202020202020202020202020",
      INIT_7C => X"2024444444442420202020202024444444444424242424242424202020202424",
      INIT_7D => X"2020202020202020202444444444444444442420202444444444442424242424",
      INIT_7E => X"4444442020202020204444444444242020202020202020202020202020202020",
      INIT_7F => X"4444442424242424242424242444444444242420202020204444444444444444",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__50_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(15),
      I3 => addra(12),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__50_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__30_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"2020202020202020202020202020202020202020202020202020202020202000",
      INIT_01 => X"44444468ACB0AC68444420202020202020202020202020202020202020202020",
      INIT_02 => X"2020202020202020202020202020202020202020242424244444444444444444",
      INIT_03 => X"2000000000000000000020202020202020202020202020202020202020202020",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"2020202020202020202020202000000000000000000000000000000000000000",
      INIT_06 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_07 => X"2020202020202020202020202020202020202020200000000000000020202000",
      INIT_08 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_09 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0E => X"2000202020244448442020202020200020202020202020202020202020202020",
      INIT_0F => X"2020202020202020202020202020202020202020202020202020202020200000",
      INIT_10 => X"44444464888C6844444420202020202020202020202020202020202020202020",
      INIT_11 => X"2020202020202020202020202020202020202020202024244444444444444444",
      INIT_12 => X"2020202020000000000000002020202020202424202020202020202020202020",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"2020202020202020202020202020000000000000000000000000000000000000",
      INIT_15 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_16 => X"2020202020202020202020202020202020202020200000200020200000202020",
      INIT_17 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_18 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_19 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1B => X"2424242020202020202020202020202020202020202020202020202020202020",
      INIT_1C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1D => X"2000002020202020202020202020202020202020202020202020202020202020",
      INIT_1E => X"2020202020202020202020202020202020202020202020202020202020000020",
      INIT_1F => X"2044204444444444442420202020202020202020202020202020202020202020",
      INIT_20 => X"2020202020202020202020202020202020202020202020202424242424242424",
      INIT_21 => X"0020444444202000000000000020202020202024242020202020202020202020",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"2020202020202020202020202020202000000000000000000000000000000000",
      INIT_24 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_25 => X"2020202020202020202020202020202020202020202020202020202000000020",
      INIT_26 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_27 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_28 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_29 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2C => X"0000002020202020202020202020202020202020202020202020202020202020",
      INIT_2D => X"2000002020202020202020000020202020202020446868442020002020002020",
      INIT_2E => X"2020204044444444442420202020202020202020202020202020202020202020",
      INIT_2F => X"2020202020202020202020202020202020202020202020202424242020202020",
      INIT_30 => X"0024688D6C442000200000000000002020202024242420202020202020202020",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"2020202020202020202020202020202000000000000000000000000000000000",
      INIT_33 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_34 => X"2020202020202020202020202020202020202020202020202000202020000020",
      INIT_35 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_36 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_37 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_38 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_39 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3B => X"2000002020202020202020202020202020202020202020202020202020202020",
      INIT_3C => X"000000000000202020202000002020202020204488ACAC8C6844202020202020",
      INIT_3D => X"2020202044444444242020202020202020202020202020202020202020202020",
      INIT_3E => X"2020202020202020202020202020202020202020202020202420202020202020",
      INIT_3F => X"0040688D8C442000200000000000002020202020242420202020202020202020",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"2020202020202020202020202020202000000000000000000000000000000000",
      INIT_42 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_43 => X"2020202020202020202020202020202020202020204444444420202020202020",
      INIT_44 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_45 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_46 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_47 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_48 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_49 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4A => X"2020002020202020202020202020200020202020202020202020202020202020",
      INIT_4B => X"0000000000002020202020000000202020202088B0B0B0B0AC68202020202020",
      INIT_4C => X"2020202044442024242420202020202020202020202020202020202020202020",
      INIT_4D => X"2020202020202020202020202020202020202020202020202420202020202020",
      INIT_4E => X"0020446868242000200000000000002020202020242424202020202020202020",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"2020202020202020202020202020202000000000000000000000000000000000",
      INIT_51 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_52 => X"202020202020202020202020202020202020202044688CB06844202020000020",
      INIT_53 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_54 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_55 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_56 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_57 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_58 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_59 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5A => X"202000000000000000000000000000002000448CB0D0D0D0B08C442020202020",
      INIT_5B => X"2020202020202020202024202020202020202020202020202020202020202020",
      INIT_5C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5D => X"0020202020202020202020000000000020202020202424202020202020202020",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"2020202020202020202020202020202020202020000000000000000000000000",
      INIT_60 => X"0000202020202020202020202020202020202020202020202020202020202020",
      INIT_61 => X"2020202020202020202020202020202000202020448CB0B0B068202020202000",
      INIT_62 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_63 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_64 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_65 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_66 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_67 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_68 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_69 => X"202020000000202000000000000000000000448CD0D0D0D0D08C442020202020",
      INIT_6A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6C => X"0000202020202020202020202020202020202020202024242420202020202020",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"2020202020202020202020202020202020202020200000000000000000000000",
      INIT_6F => X"0000202020202020202020202020202020202020202020202020202020202020",
      INIT_70 => X"2020202020202020202020202020202000202020448CB0B0AC68202020200000",
      INIT_71 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_72 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_73 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_74 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_75 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_76 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_77 => X"2020202020000000202020202020202020202020202020202020202020202020",
      INIT_78 => X"202020202020202020200000000000002000448CB0D0D0D0D088442020202020",
      INIT_79 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7B => X"0000000000202020202020202020202020202020202024444424202020202000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"2020202020202020202020202020202020202020200000000000000000000000",
      INIT_7E => X"0000202020202020202020202020202020202020202020202020202020202020",
      INIT_7F => X"202020202020202020202020202020202020202044688CAC8864202020200000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__30_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__30_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized30\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized30\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized30\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized30\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__38_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4444444444444444686868686868686864446868686864646464644444444444",
      INIT_01 => X"6868686868686868684444444444646868646868686868644444444444444444",
      INIT_02 => X"6868686864444444444444444444444444444444444444444444444444444444",
      INIT_03 => X"6444444444444444444444444444444444444444444444444444444444446468",
      INIT_04 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_05 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_06 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_07 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_08 => X"4444442424202020202020202020202020202020202020002020202020202020",
      INIT_09 => X"2020202020202020202020202020202020202020202020202020202020202024",
      INIT_0A => X"2420202024444444444444444444444444242420202020202020202020202020",
      INIT_0B => X"2024444444442420202020202024444444444424242424242424202020202424",
      INIT_0C => X"2020202020202020202444444444444444442420202444444444442424242424",
      INIT_0D => X"4444442020202020204444444444242020202020202020202020202020202020",
      INIT_0E => X"4444442424242424242424242444444444242420202020204444444444444444",
      INIT_0F => X"4444444444444444686868686868686868446868686844646464444444444444",
      INIT_10 => X"6868686868686868644444444444446468686888888868644444444444444444",
      INIT_11 => X"6868686864444444444444444444444444444444444444444444444444444444",
      INIT_12 => X"6444444444444444444444444444444444444444444444444444444444446468",
      INIT_13 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_14 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_15 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_16 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_17 => X"4444442424202020202020202020202020202020202020002020202020202020",
      INIT_18 => X"2020202020202020202020202020202020202020202020202020202020202024",
      INIT_19 => X"2424202024444444444444444444444444242420202020202020202020202020",
      INIT_1A => X"2024444444442420202020202024444444444444442424244424242020242444",
      INIT_1B => X"2020202020202020202444444444444444442420202444444444442424242424",
      INIT_1C => X"4444442020202020204444444444242020202020202020202020202020202020",
      INIT_1D => X"4444442424242424242424242444444444242420202020202444444444444444",
      INIT_1E => X"4444444444444444686868686868686868646868686464646464444444444444",
      INIT_1F => X"68686868686868684444444444444444888CB0B0AC8868644444444444444444",
      INIT_20 => X"6868686864444444444444444444444444444444444444444444444444444444",
      INIT_21 => X"4444444444444444444444444444444444444444444444444444444444446468",
      INIT_22 => X"4444444444444444444444444444444444444444444444444444444444686868",
      INIT_23 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_24 => X"4444444444444444444444444444444444446444444444444444444444444444",
      INIT_25 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_26 => X"4444442424202020202020202020202020202020202020002020202020202020",
      INIT_27 => X"2020202020202020202020202020202020202020202020202020202020202024",
      INIT_28 => X"2424202444444444444444444444444444442420202020202020202020202020",
      INIT_29 => X"2024444444442420202020202424444444444444444444444444242424244444",
      INIT_2A => X"2020202020202020204444444444444444442420204444444444442424242424",
      INIT_2B => X"4444442020202020244444444444242020202020202020202020202020202020",
      INIT_2C => X"4444442424242424242424242444444444242420202020202444444444444444",
      INIT_2D => X"4444444444444464686868686868686868646868686464686464444444444444",
      INIT_2E => X"68686868686868644444444444444464ACD0D0D4D0AC68444444444444444444",
      INIT_2F => X"6868686844444444444444444444444444444444444444444444444444444444",
      INIT_30 => X"4444444444444444444444444444444444444444444444444444444444446868",
      INIT_31 => X"4444444444444444444444444444444444444444444444444444444468686868",
      INIT_32 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_33 => X"4444444444444444444444444444444444446464444444444444444444444444",
      INIT_34 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_35 => X"4444442424202020202020202020202020202020202020002020202020202020",
      INIT_36 => X"2020202020202020202020202020202020202020202020202020202020202024",
      INIT_37 => X"4424242444444444444444444444444444442420202020202020202020202020",
      INIT_38 => X"2424444444442424242020202444444444444444444444444444442424444444",
      INIT_39 => X"2020202020202020244444444444444444442420244444444444442424242424",
      INIT_3A => X"4444442020202020444444444444242020202020202020202020202020202020",
      INIT_3B => X"4444442424242424242424242444444444242420202020202044444444444444",
      INIT_3C => X"4444444444444464686868686868686864646868686464686444444444444444",
      INIT_3D => X"64646464686864444444444444444468B0D0D0D4F5B088444444444444444444",
      INIT_3E => X"6868686444444444444444444444444444444444444444444444444444444444",
      INIT_3F => X"4444444444444444444444444444444444444444444444444444444444446868",
      INIT_40 => X"4444444444444444444444444444444444444444444444444444446468686868",
      INIT_41 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_42 => X"4444444444444444444444444444444444444464644444444444444444444444",
      INIT_43 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_44 => X"4444442424202020202020202020202020202020202020002020202020202020",
      INIT_45 => X"2020202020202020202020202020202020202020202020202020202020202024",
      INIT_46 => X"4444242444444444444444444444444444442420202020202020202020202020",
      INIT_47 => X"2424444444442424242420202444444444444444444444444444444444444444",
      INIT_48 => X"2020202020202020244444444444444444442420244444444444442424242424",
      INIT_49 => X"4444442020202020444444444444202020202020202020202020202020202020",
      INIT_4A => X"4444442424242424242424242444444444242420202020202044444444444444",
      INIT_4B => X"4444444444444464686868686868686864646468686464686444444444444444",
      INIT_4C => X"64644464686444444444444444446468D0D0F0F4F4B068644444444444444444",
      INIT_4D => X"6868686444444444444444444444444444444444444444444444444444444444",
      INIT_4E => X"4444444444444444444444444444444444444444444444444444444444646868",
      INIT_4F => X"4444444444444444444444444444444444444444444444444444446868686864",
      INIT_50 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_51 => X"4444444444444444444444444444444444444464646444444444444444444444",
      INIT_52 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_53 => X"4444442424202020202020202020202020202020202020002020202020202020",
      INIT_54 => X"2020202020202020202020202020202020202020202020202020202020202424",
      INIT_55 => X"4444244444444444444444444444444444442420202020202020202020202020",
      INIT_56 => X"2444444444444424242424242444444444444444444444444444444444444444",
      INIT_57 => X"2020202020202020444444444444444444442020244444444444442424242424",
      INIT_58 => X"4444442020202020444444444444202020202020202020202020202020202020",
      INIT_59 => X"4444442424242424242424242444444444242420202020202044444444444444",
      INIT_5A => X"4444444444444464686868686868686864646468686464686844444444444444",
      INIT_5B => X"64444444444444444444444444444468D0D0D0D0D4AC64444444444444444444",
      INIT_5C => X"6868686444444444444444444444444444444444444444444444444444444444",
      INIT_5D => X"4444444444444444444444444444444444444444444444444444444444646868",
      INIT_5E => X"4444444444444444444468444444444444444444444444444444686868686844",
      INIT_5F => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_60 => X"4444444444444444444444444444444444444444646444444444444444444444",
      INIT_61 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_62 => X"4444444424202020202020202020202020202020202020002020202020202020",
      INIT_63 => X"2020202020202020202020202020202020202020202020202020202020202424",
      INIT_64 => X"4444444444444444444444444444444444442420202020202020202020202020",
      INIT_65 => X"2444444444444424242424242444444444444444444444444444444444444444",
      INIT_66 => X"2020202020202020444444444444444444442020244444444444442424242424",
      INIT_67 => X"4444442420202020444444444444202020202020202020202020202020202020",
      INIT_68 => X"4444442424242424242424242444444444442420202020202044444444444444",
      INIT_69 => X"4444444444444468686868686868686864646468686464646844444444444444",
      INIT_6A => X"4444444444444444444444444444446488D0D0D0D08C64444444444444444444",
      INIT_6B => X"6868684444444444444444444444444444444444444444444444444444444444",
      INIT_6C => X"4444444444444444444444444444444444444444444444444444444444686868",
      INIT_6D => X"4444444444444444686868444444444444444444444444444444686868684444",
      INIT_6E => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_6F => X"4444444444444444444444444444444444444444646444444444444444444444",
      INIT_70 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_71 => X"4444444420202020202020202020202020202020202020202020202020200020",
      INIT_72 => X"2020202020202020202020202020202020202020202020202020202020202444",
      INIT_73 => X"4444444444444444444444444444444444444420202020244444242020202020",
      INIT_74 => X"4444444444444444244444444444444444444444444444444444444444444444",
      INIT_75 => X"2020202020202020444444444444444444242024242444444444242424242424",
      INIT_76 => X"4444442020202020444444444424202020202024242424242020202020202020",
      INIT_77 => X"4444442420202024242424242424444444442020202020202044444444404044",
      INIT_78 => X"4444444444444464686868686868686864646464646464644444444444444444",
      INIT_79 => X"4444444444444444444444444444444464888C8C886864444444444444444444",
      INIT_7A => X"6868444444444444444444444444444444444444444444444444444444444444",
      INIT_7B => X"4444444444444444444444444444444444444444444444444444444464686868",
      INIT_7C => X"4444444444446468686844444444444444444444444444446868686868444444",
      INIT_7D => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_7E => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_7F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__38_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__38_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized31\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized31\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized31\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized31\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4444444420202020202020202020202020202020202020202020202020200020",
      INIT_01 => X"2020202020202020202020202020202020202020202020202020202020202444",
      INIT_02 => X"4444444444444444444444444444444444444420202024444444242420202020",
      INIT_03 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_04 => X"2020202020202020444444444444444444242024242444444444442424242424",
      INIT_05 => X"4444202020202020444444444424202020202024242424242020202020202020",
      INIT_06 => X"4444442420202424242424242444444444442020202020202044444444646864",
      INIT_07 => X"4444444444446464686868686868686864646464646464644444444444444444",
      INIT_08 => X"4444444444444444444444444444444464686868684444444444444444444444",
      INIT_09 => X"6868444444444444444444444444444444444444444444444444444444444444",
      INIT_0A => X"4444444444444444444444444444444444444444444444444444444464686868",
      INIT_0B => X"4444446468686868444444444444444444444444444464646868686864444444",
      INIT_0C => X"4444444444446468444444444444444444444444444444444444444444444444",
      INIT_0D => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_0E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0F => X"4444444420202020202020202020202020202020202020202020202020200020",
      INIT_10 => X"2020202020202020202020202020202020202020202020202020202020202444",
      INIT_11 => X"4444444444444444444444444444444444444420202024444444242420202020",
      INIT_12 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_13 => X"2020202020202020444444444444444444242024444444444444444444444424",
      INIT_14 => X"4444202024202020244444444420202020202024242424242020202020202020",
      INIT_15 => X"4444442424242424242424242444444444442020202020204444444468B0B0AC",
      INIT_16 => X"4444444444446464686868686868686864646464646464644444444444444444",
      INIT_17 => X"4444444444444444444444444444444464686868684444444444444444444444",
      INIT_18 => X"6844444444444444444444444444444444444444444444444444444444444444",
      INIT_19 => X"4444444444444444444444444444444444444444444444444444444464686868",
      INIT_1A => X"6468686868686444444444444444444444444444446464686868684444444444",
      INIT_1B => X"4444444444446868686864444444444444444444444444444444644444686864",
      INIT_1C => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_1D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1E => X"4444444420202020202020202020202020202020202020202020202020200020",
      INIT_1F => X"2020202020202020202020202020202020202020202020202020202020202444",
      INIT_20 => X"4444444444444444444444444444444444444440202024444444442420202020",
      INIT_21 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_22 => X"2020202020202020444444444444444444242024444444444444444444444444",
      INIT_23 => X"6844202024202020244444442420202020202024242424242020202020202020",
      INIT_24 => X"444444242424242424242424444444444444202020202020204444448CD0D0D5",
      INIT_25 => X"4444444444446468686868686868686864646464646464644444444444444444",
      INIT_26 => X"4444444444444444444444444444444468686868684444444444444444444444",
      INIT_27 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_28 => X"4444444444444444444444444444444444444444444444444444446464686868",
      INIT_29 => X"6868686864444444444444444444444444444444646468686868444444444444",
      INIT_2A => X"444444444444446868686868686864444444646868686868D1F6FAD58C8C8C88",
      INIT_2B => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_2C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2D => X"4444442420202020202020202020202020202020202020202020202020200020",
      INIT_2E => X"2020202020202020202020202020202020202020202020202020202020202444",
      INIT_2F => X"4444444444444444444444444444444444444444204044444444442420202020",
      INIT_30 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_31 => X"2020202020202020444444444444444444242044444444444444444444444444",
      INIT_32 => X"6844202024202020244444442420202020202024242424242020202020202020",
      INIT_33 => X"44442424242424442424244444444444444424202020244444B1B18C8CB0D0B1",
      INIT_34 => X"4444444444446468686868686868686464646464646464644444444444444444",
      INIT_35 => X"4444444444444444444444444444446464686868644444444444444444444444",
      INIT_36 => X"4444444444444444444444444444444444444444444444444444444464646444",
      INIT_37 => X"4444444444444444444444444444444444444444444444444444446468686868",
      INIT_38 => X"6868644444444444444444444444444444444464686868686864444444444444",
      INIT_39 => X"44444444444444444464686868686868686868888CACB0B1FEFEFFFED5B0AC8C",
      INIT_3A => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_3B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3C => X"4444442424202020202020202020202020202020202020202020202020200020",
      INIT_3D => X"2020202020202020202020202020202020202020202020202020202020202444",
      INIT_3E => X"4444444444444444444444444444444444444444404444444444442424202020",
      INIT_3F => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_40 => X"2020202020202020444444444444444444242444444444444444444444444444",
      INIT_41 => X"4444202024202024202444242020202020202024242424242020202020202020",
      INIT_42 => X"444424242424244424244444444444444444242020242444B1FEFEF9AC8CAC8C",
      INIT_43 => X"4444444444446468686868686868646464646464646464644444444444444444",
      INIT_44 => X"4444444444444444444444444444446464686868444444444444444444444444",
      INIT_45 => X"4444444444444444444444444444444444444444444444444444444464686444",
      INIT_46 => X"4444444444444444444444444444444444444444444444444444646468686868",
      INIT_47 => X"6444444444444444444444444444444444446468686868644444444444444444",
      INIT_48 => X"444444444444444444444444446468686868688CACB0D1D1FEFEFEFED1AC8C88",
      INIT_49 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_4A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4B => X"4444242424202020202020202020202020202020202020202020202020200020",
      INIT_4C => X"2020202020202020202020202020202020202020202020202020202020202444",
      INIT_4D => X"4444444444444444444444444444444444444444444444444444444424202020",
      INIT_4E => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_4F => X"2020202020202020444444444444444444242044444444444444444444444444",
      INIT_50 => X"4444202020202024202424202020202020202024242424242020202020202020",
      INIT_51 => X"442424242424444444444444444444444424242424244444FAFEFEFEB1444444",
      INIT_52 => X"4444444444446868686868686864646464646464646464644444444444444444",
      INIT_53 => X"4444444444444444444444444444446468686868444444444444444444444444",
      INIT_54 => X"4444444444444444444444444444444444444444444444444444444468686444",
      INIT_55 => X"4444444444444444444444444444444444444444444444444444646868686864",
      INIT_56 => X"4444444444444444444444444444444444646868686864444444444444444444",
      INIT_57 => X"44444444444444444444444444444444446468688C8C8C8CFAFEFED588686444",
      INIT_58 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_59 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5A => X"4444242424202020202020202020202020202020202020202020202020200020",
      INIT_5B => X"2020202020202020202020202020202020202020202020202020202020202444",
      INIT_5C => X"4444444444444444444444444444444444444444444444444444444424202020",
      INIT_5D => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_5E => X"2020202020202020444444444444444444242044444444444444444444444444",
      INIT_5F => X"4444242020202020202024202020202420202024242424242020202020202020",
      INIT_60 => X"442424242424444444444444444444444424242424244444D5FEFEFAB1444444",
      INIT_61 => X"4444444444446868686868686864646464646464646464644444444444444444",
      INIT_62 => X"4444444444444444444444444444446468686864444444444444444444444444",
      INIT_63 => X"4444444444444444444444444444444444444444444444444444444468686444",
      INIT_64 => X"4444444444444444444444444444444444444444444444444444646868686464",
      INIT_65 => X"4444444444444444444444444444444468686868686864444444444444444444",
      INIT_66 => X"444444444444444444444444444444444444444464646868448C684444444444",
      INIT_67 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_68 => X"2020202020202020202020202020202020202020202020200000000000000000",
      INIT_69 => X"4444242420202020200020202020202020202020202020202020202020000000",
      INIT_6A => X"2020202020202020202020202020202020202020202020202020202020244424",
      INIT_6B => X"4444444444444444644444444444444444444444444444444444242424242020",
      INIT_6C => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_6D => X"2020202020202444444444444444444444444444444444444444444444444444",
      INIT_6E => X"2424202020202424242020202020202020242424242424202020202020202020",
      INIT_6F => X"4424242424242424244444444444444424242444242020448CD5FAB144444444",
      INIT_70 => X"4444444444646868686868686464646464644464646444444444444444444444",
      INIT_71 => X"4444444444444444444444444444646868886844444444444444444444444444",
      INIT_72 => X"4444444444444444444444444444444444444444444444444444646868644444",
      INIT_73 => X"4444444444444444444444444444444444444444444444444464686868684444",
      INIT_74 => X"4444444444444444444464646868684868686868684444444444444444444444",
      INIT_75 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_76 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_77 => X"2020202020202020202020202020202020202020202020200000000000000000",
      INIT_78 => X"4444242420202020002020202020202020202020202020202020202020000000",
      INIT_79 => X"2020202020202020202020202020202020202020202020202020202020244444",
      INIT_7A => X"4444444444444444644444444444444444444444444444444444242424242020",
      INIT_7B => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_7C => X"2020202020202444444444444444444444444444444444444444444444444444",
      INIT_7D => X"2424202020202424242020202020202020242424242424202020202020202020",
      INIT_7E => X"4424242424242424244444444444444424242444242020444468684444444444",
      INIT_7F => X"4444444444646868686868686464646464646464646444444444444444444444",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized32\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized32\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized32\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized32\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__20_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4444444444444444444444444464646468686844444444444444444444444444",
      INIT_01 => X"4444444444444444444444444444444444444444444444444444646868444444",
      INIT_02 => X"4444444444444444444444444444444444444444444444446468686868644444",
      INIT_03 => X"4444444444444440446888888888686868686864444444444444444444444444",
      INIT_04 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_05 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_06 => X"2020202020202020202020202020202020202020202020200000000000000000",
      INIT_07 => X"4444242020202020202020202044202020202020202020202020202020000000",
      INIT_08 => X"2020202020202020202020202020202020202020202020202020202020244444",
      INIT_09 => X"4444444444646464646444444444444444444444444444444444442424242020",
      INIT_0A => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_0B => X"2020202020202444444444444444444444444444444444444444444444444444",
      INIT_0C => X"2424202020202424242020202020202020242424242424202020202020202020",
      INIT_0D => X"4424242424242424244444444444444424242424242040444444444044444444",
      INIT_0E => X"4444444444646868686868646464646464646464646444444444444444444444",
      INIT_0F => X"4444444444444444444444444444688CAC8C6444444444444444444444444444",
      INIT_10 => X"4444444444444444444444444444444444444444444444444444646864444444",
      INIT_11 => X"4444444444444444444444444444444444444444444444446868686864444444",
      INIT_12 => X"4444444444888C8C688CACACAC8C8C6868684444444444444444444444444444",
      INIT_13 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_14 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_15 => X"2020202020202020202020202020202020202020202020200000000000000000",
      INIT_16 => X"4444242020202020002020202020202020202020202020202020202020000000",
      INIT_17 => X"2020202020202020202020202020202020202020202020202020202020444444",
      INIT_18 => X"4444444464646464646444446464444444444444444444444444442444242420",
      INIT_19 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_1A => X"2020202020202444444464644444444444444444444444444444444444444444",
      INIT_1B => X"2424202020202424242020202020202020242424242424202020202020202020",
      INIT_1C => X"4424242424242424244444444444444424242424242044444444444444444444",
      INIT_1D => X"4444444444646868686868646464646468646464646444444444444444444444",
      INIT_1E => X"44444444444444444444444444648CD5F5D06844444444444444444444444444",
      INIT_1F => X"4444444444444444444444444444444444444444444444444444646464444444",
      INIT_20 => X"4444444444444444444444444444444444444444444444446868686844444444",
      INIT_21 => X"40444468B1FAFAFAD5B0ACD0B0AC8C6864444444444444444444444444444444",
      INIT_22 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_23 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_24 => X"2020202020202020202020202020202020202020202020200000000000000000",
      INIT_25 => X"4444442020202020002020446868202020202020202020202020202020000000",
      INIT_26 => X"2020202020202020202020202020202020202020202020202024242024444444",
      INIT_27 => X"6464646464646868686464646464444444444444444444444444444444442420",
      INIT_28 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_29 => X"2020202020202444444464444444444444444444444444444444444444444444",
      INIT_2A => X"2424202020202424242020202020202020242424242424202020202020202020",
      INIT_2B => X"4424242424242424244444444444444424242024242044444444444444444444",
      INIT_2C => X"4444444444686868686868646464646468646464646444444444444444444444",
      INIT_2D => X"4444444444444444444444444468D1F5F5D56844444444444444444444444444",
      INIT_2E => X"4444444444444444444444444444444444444444444444444444646444444444",
      INIT_2F => X"4444444444444444444444444444444444444444444444446868684444444444",
      INIT_30 => X"688888ACFAFEFEFEFEF5D1D0B08C8C6844444444444444444444444444444444",
      INIT_31 => X"4444444444444444444444444444444444444444444444444444444444444464",
      INIT_32 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_33 => X"2020202020202020202020202020202020202020202020200000000000000000",
      INIT_34 => X"4444442020202020202068D5FAFAAC2020202020202020202020202020000000",
      INIT_35 => X"2020202020202020202020202020202020202020202020202024242024444444",
      INIT_36 => X"6464686868686868686464646464444444444444444444444444444444442420",
      INIT_37 => X"4444444444444444444444444444446464646464646464646464646464646464",
      INIT_38 => X"2020202020204444444444444444444444444444444444444444444444444444",
      INIT_39 => X"2424202020202424242020202020202020242424242424202020202020202020",
      INIT_3A => X"4424242424242424244444444444444424242024244044444444444444444424",
      INIT_3B => X"4444444464686868686864646464646468646464444444444444444444444444",
      INIT_3C => X"4444444444444444444444444468D0F9F5D16840444444444444444444444444",
      INIT_3D => X"4444444444444444444444444444444444444444444444444444644444444444",
      INIT_3E => X"4444444444444444444444444444444444444444446464446868684444444444",
      INIT_3F => X"8C8C8CD1FEFEFEFFFFFED5ACAC88684444444444444444444444444444444444",
      INIT_40 => X"4444444444444444444444444444444444444444444444444444444444646868",
      INIT_41 => X"4444444444444444444444444444444468644444444444444444444444444444",
      INIT_42 => X"2020202020202020202020202020202020202020202020200000000000000000",
      INIT_43 => X"44444420202020202020B1FEFEFEFA6820202020202020202020202020000000",
      INIT_44 => X"2020202020202020202020202020202020202020202020202024242024444444",
      INIT_45 => X"6868686868686868686464646464644444444444444444444444444444442420",
      INIT_46 => X"4444444444444444444444444444646464646464646464646464646464646464",
      INIT_47 => X"2020202020244444444464644444444444444444444444444444444444444444",
      INIT_48 => X"2424202020202424242020202020202020242424242424202020202020202020",
      INIT_49 => X"4424242424242424244444444444444424202020244444444444444444444444",
      INIT_4A => X"4444444464686868686464646464646464644444444444444444444444444444",
      INIT_4B => X"44444444444444444444444444688CD0D08C6444444444444444444444444444",
      INIT_4C => X"4444444444444444444444444444444444444444444444446464644444444444",
      INIT_4D => X"4444444444444444444444444444444444444468686868686868444444444444",
      INIT_4E => X"B0D0D0D5FAFEFFFFFFFEB18C8864444444444444444444444444444444444444",
      INIT_4F => X"444444444444444464646868686868644464646464646444444448686868888C",
      INIT_50 => X"4444444444444444444444444444444468686864444444444444444444444444",
      INIT_51 => X"2020202020202020202020202020202020202020202020200000000000000000",
      INIT_52 => X"44444420202020200044D5FEFEFEFA8C20202020202020202020202020000000",
      INIT_53 => X"2020202020202020202020202020202020202020202020202024242024444444",
      INIT_54 => X"6868686868686868686864646464644444444444444444444444444444442420",
      INIT_55 => X"4444444444444444444444444464646464646464646464646464646464646464",
      INIT_56 => X"2020202020444444686868686444442044444444444444444444444444444444",
      INIT_57 => X"2424202020202424242020202020202020242424242424202020202020202020",
      INIT_58 => X"4424242424242424244444444444444424202020404444444444444444444444",
      INIT_59 => X"4444444468686868686464646464646464644444444444444444444444444440",
      INIT_5A => X"4444444444444444444444446468688868444444444444444444444444444444",
      INIT_5B => X"4444444444444444444444444444444444444444444444446864644444444444",
      INIT_5C => X"4444444444444444444444444444444444646468686868686868444444444444",
      INIT_5D => X"D0D0D0D0D5FAFFFFFFFA8C644440444444444444444444444444444444444444",
      INIT_5E => X"4444444444444444686868686868686868686868646468686468686868888CAC",
      INIT_5F => X"4444444444444444444444444444444468686868686868684444444444444444",
      INIT_60 => X"2020202020202020202020202020202020202000000000000000000000000000",
      INIT_61 => X"44442420202020202020B1FEFEFEFA6820202020202020202020000000000000",
      INIT_62 => X"2020202020202020202020202020202020202020202020202420202044444444",
      INIT_63 => X"6868686868686868686864646464444444444444444444444444444444442420",
      INIT_64 => X"4444444444444444444444446464686868686868686868686468686868686868",
      INIT_65 => X"20202024204068D0D5F5F5D08864204444444444444444444444444444444444",
      INIT_66 => X"2020202020242424202020202020202024444444202020242424242020202020",
      INIT_67 => X"4444444444444444444444444444242424444420204444444444444444444424",
      INIT_68 => X"4444446868686868686464646464646468644444444444444444444444444440",
      INIT_69 => X"4444444444444444444444444464686844444444444444444444444444444444",
      INIT_6A => X"4444444444444444444444444444444444444444444488ACAC68644444444444",
      INIT_6B => X"4444444444444444444444444444444468688888686868684444444444444444",
      INIT_6C => X"B0B0B0ACACB1D5FAD58C44444444444444444444444444444444444444444444",
      INIT_6D => X"4444444444444444444444686868686868686868686868686868686868888C8C",
      INIT_6E => X"4444444444444444444444444444444444646468ACB0B0AC6844444444444444",
      INIT_6F => X"2020202020202020202020202020202020202000000000000000000000000000",
      INIT_70 => X"4444242020202020202068D5FAFA8C2020202020202020202020000000000000",
      INIT_71 => X"2020202020202020202020202020202020202020202020202420202044444444",
      INIT_72 => X"6868686868686868686868644444444444444444444444444444444444442420",
      INIT_73 => X"4444444444444444444444446468686868686868686868686868686868686868",
      INIT_74 => X"202024242068D0F5F9F9F5F5D088444444444444444444444444444444444444",
      INIT_75 => X"2020202020242424202020202020202024444444202020242424242020202020",
      INIT_76 => X"4444444444444444444444444444242024444444404444444444444444444424",
      INIT_77 => X"4444646868686868686864646464646464444444444444444444444444442020",
      INIT_78 => X"4444444444444444444444444468686844444444444444444444444444444444",
      INIT_79 => X"44444444444444444444444444444444444444444488D0F5D4AC684444444444",
      INIT_7A => X"4444444444444444444444444444446468888888886868684444444444444444",
      INIT_7B => X"8C8C8C8C68686868444444444444444444444444444444444444444444444444",
      INIT_7C => X"4444444444444444646868686868686868686868686868686868686868688888",
      INIT_7D => X"4444444444444444242444444444444444446488D0D0D0D0AC68444444444444",
      INIT_7E => X"2020202020202020202020202020202020202000000000000000000000000000",
      INIT_7F => X"4444242020202020202020486C68242020202020202020202020000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__20_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__20_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized33\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized33\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized33\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized33\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"2020202020202020202020202020202020202020202020202420202044444444",
      INIT_01 => X"6868686868686868686868646464444444444444444444444444444444442420",
      INIT_02 => X"4444444444444444444444646468686868686868686868686868686868686868",
      INIT_03 => X"2420242044B0F5F9F9F9F9F9F5D0442044444444444444444444444444444444",
      INIT_04 => X"2020202020242424202020202020202024444444202020242424242020202020",
      INIT_05 => X"4444444444444444444444444444242024244444444444444444444444444424",
      INIT_06 => X"4444646868686868686864646464646464444444444444444444444444444444",
      INIT_07 => X"4444444444444444444444446468684444444444444444444444444444444444",
      INIT_08 => X"4444444444444444444444444444444444444444448CD5F5F5D0684444444444",
      INIT_09 => X"4444444444444444444444444444646888888888888868644444444444444444",
      INIT_0A => X"6868646444444444444444444444444444444444444444444444444444444444",
      INIT_0B => X"4444444444444444444444644444646444646464444464686468686464646868",
      INIT_0C => X"4444444444444444242444444444444440404488B0D0D0D0B068444444444444",
      INIT_0D => X"2020202020202020202020202020202020202000000000000000000000000000",
      INIT_0E => X"4444242020202020202020202420202020202020202020202020000000000000",
      INIT_0F => X"2020202020202020202020202020202020202020202020202420202044444444",
      INIT_10 => X"8888888868686868686868686464444444444444444444444444444444442424",
      INIT_11 => X"4444444444444444444444646868686868686868686868686868686888886888",
      INIT_12 => X"2420242064D1F9F9F9FEFAF9F9D5684044444444444444444444444444444444",
      INIT_13 => X"2020202020242424202020202020202024444444202020242424242020202020",
      INIT_14 => X"4444444444444444444444444444242424242444444444444444444444444424",
      INIT_15 => X"4464686868686868686864646464644464644444444444444444444444444444",
      INIT_16 => X"4444444444444444444444446868644444444444444444444444444444444444",
      INIT_17 => X"4444444444444444444444444444444444444444448CD5F5D5B0684444444444",
      INIT_18 => X"444444444444444444444444446468888888888C886868444444444444444444",
      INIT_19 => X"6444444444444444444444444444444444444444444444444444444444444444",
      INIT_1A => X"4444444444444444446464644444444444444444444444444444444444444444",
      INIT_1B => X"4444444444444444242444444444444444404468ACD0D0D0AC68684444444444",
      INIT_1C => X"2020202020202020202020202020202020202000000000000000000000000000",
      INIT_1D => X"4424202020202020202020442420200020202020202020202020000000000000",
      INIT_1E => X"2020202020202020202020202020202020202020202020202420202044444444",
      INIT_1F => X"8888888888888868686868686864644444444444444444444444444444444424",
      INIT_20 => X"4444444444444444444464646868686868686868686868886888888888888888",
      INIT_21 => X"2420202068D5F5F9FAFEFAF9F9D5884044444444444444444444444444444444",
      INIT_22 => X"2020202020242424202020202020202024444444202020242424242020202020",
      INIT_23 => X"4444444444444444444444444444242424242444444444444444444444444424",
      INIT_24 => X"6464686868686868686864646464644444444444444444444444444444444044",
      INIT_25 => X"4444444444444444444444446868444444444444444444444444444444444444",
      INIT_26 => X"44444444444444444444444444444444444444446488B0D1B088444444444444",
      INIT_27 => X"4444444444444444444444446468688C8C8C8C88686864444444444444444444",
      INIT_28 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_29 => X"4444444444444444686868684444686868444444444444444444444444444444",
      INIT_2A => X"4444444444444444242444444444444444442044688CACAC6868686864644444",
      INIT_2B => X"2020202020202020202020202020202020202000000000000000000000000000",
      INIT_2C => X"4424242020202020202020242420202020202020202020202020000000000000",
      INIT_2D => X"2020202020202020202020202020202020202020202020202420202044444444",
      INIT_2E => X"8C88888888888888686868686868644444444444444444444444444444444424",
      INIT_2F => X"4444444444444444446464686868686868686868888888888888888888888888",
      INIT_30 => X"2024202068D5F9F9F9FAFAF9F9D5682044444444444444444444444444444444",
      INIT_31 => X"2020202020242424202020202020202024444444202020242424242020202020",
      INIT_32 => X"4444444444444444444444444444242424202044444444444444444444444424",
      INIT_33 => X"6468686868686868686864646464644444444444444444444444444444444440",
      INIT_34 => X"4444444444444444444444446864444444444444444444444444444444444444",
      INIT_35 => X"4444444444444444444444444444444444444444646468888844444444444444",
      INIT_36 => X"4444444444444444444444688CACAC8C8C8C8C88686444444444444444444444",
      INIT_37 => X"4444644444444464444444444444444444444444444444444444444444444444",
      INIT_38 => X"4444444444444444686868686888B0D5D18C6864646464644444444444444444",
      INIT_39 => X"6444444444444444444444444444444424242020446464646464686864686444",
      INIT_3A => X"2020202020202020202020202020202020202000000000000000000000000000",
      INIT_3B => X"4424202020202020202020242420200020202020202020202020000000000000",
      INIT_3C => X"2020202020202020202020202020202020202020202020204420202044444444",
      INIT_3D => X"8C8C8C8888888888686868686864644444444444444444444444444444444424",
      INIT_3E => X"444444444444444464646468686868686868688888888888888C8C8C8C8C8C8C",
      INIT_3F => X"2044202064D0F5F9F9F9F9F9F5D0684044444444444444444444444444444444",
      INIT_40 => X"2020202020242424202020202020202024444444202020242424242020202020",
      INIT_41 => X"4444444444444444444444444444242424202044444444444444444444442424",
      INIT_42 => X"6868686868686868686864646464444444444444444468886868444444444444",
      INIT_43 => X"4444444444444444444444646444444444444444444444444444444444444444",
      INIT_44 => X"4444444444444444444444444444444444444464686464644444444444444444",
      INIT_45 => X"4444444444444444444488D0F5F5D5B0AC8C8C88684444444444444444444444",
      INIT_46 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_47 => X"444444444444444468646868688CD5F9F5B08868686868684444444444644444",
      INIT_48 => X"6868444444444444444444444444442424442420404040404444444444644444",
      INIT_49 => X"2020202020202020202020202020202020202000000000000000000000000000",
      INIT_4A => X"4424242020202020202044442020200000202020202020202020000000000000",
      INIT_4B => X"2020202020202020202020202020202020202020202020204420202044444444",
      INIT_4C => X"8C8C8C8C88888888886868686868644444444444444444444444444444444424",
      INIT_4D => X"4444444444444444646464686868686868888888888888888C8C8C8CACAC8C8C",
      INIT_4E => X"2020204444ACF5F5F9F9F9F9D58C404444444444444444444444444444444444",
      INIT_4F => X"2020202020242424202020202020202024444444202020242424242020202020",
      INIT_50 => X"4444444444444444444444444444242424202044444444444444444444442424",
      INIT_51 => X"68686868686868686868686464644444444444444468ACD0B08C684420242444",
      INIT_52 => X"4444444444444444444444686444444444444444444444442444444444444444",
      INIT_53 => X"4444444444444444444444444444444444444444646464444464444444444444",
      INIT_54 => X"44444444444444444468D0F9F9F9F9F9AC8C8868686444444444444444444444",
      INIT_55 => X"6464444444444444444444444444444444444444444444444444444444444444",
      INIT_56 => X"444444444444444444446468688CD5F5F5B08868686868646444444444446444",
      INIT_57 => X"6868684444444444444444444444442424242444444040444444444444444444",
      INIT_58 => X"2020202020202020202020202020202000000000000000000000000000000000",
      INIT_59 => X"2424242020202020202024442420200020202020202020202020000000000000",
      INIT_5A => X"2424242420202020202020202020202020242020404020444420202424444444",
      INIT_5B => X"ACACACACAC8C8C8C888868686868686444444444444464646464444444444424",
      INIT_5C => X"44444444444444446868686868686868888888888C8C8C8CACACACACACACACAC",
      INIT_5D => X"444020204464ACD5F5F5F5D58C64404444444444444444444444444444444444",
      INIT_5E => X"2024244444242420202020202020202044442424242424242424242424242424",
      INIT_5F => X"4444444444444444444444444424242424202444444444444444444444242020",
      INIT_60 => X"686868888868686868686868686444444444444064ACD0D0D0D08C4420444420",
      INIT_61 => X"4444444444444444444468684444444444444444444444444444444444444468",
      INIT_62 => X"4444444444444444444444444444444444444464646444444444444444444444",
      INIT_63 => X"4444444444444444648CF5F9F9FAFAFAB08C6868644444444444444444444444",
      INIT_64 => X"4444444444444444646864444444444444444444444444444444444444444444",
      INIT_65 => X"44444444444444444444444444688CD1AC886464686864444444444444444444",
      INIT_66 => X"6868686864444444444444442424444424242444444444444444444444444444",
      INIT_67 => X"2020202020202020202020202020202000000000000000000000000000000000",
      INIT_68 => X"2424242020202020202024442420200020202020202020202020000000000000",
      INIT_69 => X"2424242420202020202020202020202020202020202020404420202424444444",
      INIT_6A => X"ACACACACACAC8C8C888868686868686844444444444464646464444444444424",
      INIT_6B => X"44444444444444446868686868686888888888888C8C8CACACACACACACACACAC",
      INIT_6C => X"4420404444446488ACACAC886444444444444444444444444444444444444444",
      INIT_6D => X"2024244444242420202020202020202044442424242424242424242424242424",
      INIT_6E => X"2444444444444444444444444424242424202444444444444444444444242020",
      INIT_6F => X"686888888868686868686868686444444444444468ACD0D0D0D08C4444442424",
      INIT_70 => X"4444444444444444444464644444444444444444444444444444444444446468",
      INIT_71 => X"4444444444444444444444444444444444444464644444444444444444444444",
      INIT_72 => X"4444444444444464888CF5F9F9FAFAFAAC8C6868444444444444444444444444",
      INIT_73 => X"4444446444444468686868444444444444444444444444444444444444444444",
      INIT_74 => X"4444444444444444444444444444446464444444444444444444444444444444",
      INIT_75 => X"6868686868644444444444444444444424242424444440404444444444444444",
      INIT_76 => X"2020202020202020202020202020202000000000000000000000000000000000",
      INIT_77 => X"2424242020202020202024442020200020202020202020202020000000000000",
      INIT_78 => X"2424242420202020202020202020202020202020204444404420242424444444",
      INIT_79 => X"B0ACACACACACAC8C888888686868686444444444446464646464444444444424",
      INIT_7A => X"444444444444446468686868686868888888888C8CACACACACACB0B0D0D0B0B0",
      INIT_7B => X"4420204444444464646464444440444444444444444444444444444444444444",
      INIT_7C => X"2024244444242420202020202020242444442424242424242424242424242420",
      INIT_7D => X"2444444444444444444444444424242424244444444444444444444444242020",
      INIT_7E => X"888888888888686868686868686444444444444468ACD0D0D0B0884444442444",
      INIT_7F => X"4444444444444444444464444444444444444444444444444444444444446868",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized34\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized34\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized34\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized34\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__16_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4444444444444444444444444444444444444464644444444444444444444444",
      INIT_01 => X"4444444444446868888CD5F9FAFEFAF58C886864444444444444444444444444",
      INIT_02 => X"44646464686468688C8C68444444444444444444444444444444444444444444",
      INIT_03 => X"4444444444444444444444444444444444444444444444444444444444444464",
      INIT_04 => X"6868686868646444444444444444444444242424242420204444444444444444",
      INIT_05 => X"2020202020202020202020202020202000000000000000000000000000000000",
      INIT_06 => X"2424202020202020202044442020202020202020202020202020000000000000",
      INIT_07 => X"2424242420202020202020202020202020202044688C8C684420242424444444",
      INIT_08 => X"D0D0B0ACACACACAC888888686868686864444444646464646864444444444424",
      INIT_09 => X"4444444444446464686868686868888888888CACACACACACB0D0D0D0D0D0D0D0",
      INIT_0A => X"2420204444446468644444444444444444444444444444444444444444444444",
      INIT_0B => X"2024244444242420202020202024242444442424242424242424242424242424",
      INIT_0C => X"2444444444444444444444444424242424244444444444444444444444202020",
      INIT_0D => X"88888888888868686868686864444444444444444488B0D0B08C644044442444",
      INIT_0E => X"4444444444444444646444444444444444444444444444442444444444646868",
      INIT_0F => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_10 => X"44444444446868888888ACD5F9F9D5AC88686444444444444444444444444444",
      INIT_11 => X"6888686868686868686868444444444444444444444444444444444444444444",
      INIT_12 => X"4424444444444444444444444444444444444444444444444444444444444468",
      INIT_13 => X"6868686868686864644444444444444044444444444424244444444444444444",
      INIT_14 => X"2020202020202020202020202020202000000000000000000000000000000000",
      INIT_15 => X"2020202020202020202044442020202020202020202020202020000000000000",
      INIT_16 => X"24242424202020202020202020202020242020448CB1B1AC4420242424444424",
      INIT_17 => X"D0D0D0D0ACACACAC8C8888886868686864446464646464686864444444444424",
      INIT_18 => X"4444444444446464686868686888888888888CACACACACB0D0D0D0D0D0D0D0D0",
      INIT_19 => X"2020444444444444446444444444444444444444444444444444444444444444",
      INIT_1A => X"2024244444242420202020202424242444442424242424242424242424242424",
      INIT_1B => X"4444444444444444444444444424242424444444444444444444444444202024",
      INIT_1C => X"8C8C8C88888868686868686864444444444444444464888C8868442044442444",
      INIT_1D => X"4444444444444444686444444444444444444444444424442424444444686888",
      INIT_1E => X"4444444444444444444444444444444444444444444444444444444444442424",
      INIT_1F => X"444444446868888C8CACB0B0B0AC8C6868644444444444444444444444444444",
      INIT_20 => X"688C686868646468646444444444444444444444444444444444444444444444",
      INIT_21 => X"4444444444444444444444444444444444444444444444444444444444446868",
      INIT_22 => X"6868686868686868646464444444444444444424244424442424444444444444",
      INIT_23 => X"2020202020202020202020202020202000000000000000000000000000000000",
      INIT_24 => X"2020202020202020202044442020202020202020202020202020000000000000",
      INIT_25 => X"24242424202020202020202020202020242020448CB1B1AC4420202424244420",
      INIT_26 => X"F0D0D0D0D0ACACAC8C8C88888868686864646464646468686864444444444424",
      INIT_27 => X"444444444444646468686868688888888C8CACACACB0D0D0D0D0D0F4F4F5F4F4",
      INIT_28 => X"2444444444444444444444444444444444444444444444444444444444444444",
      INIT_29 => X"2024244444242420202020242424242444442424242424242424242424242424",
      INIT_2A => X"4444444444444444444444444424242424444444444444444444444424202024",
      INIT_2B => X"8C8C8C8C88888868686868686444444444444444444464644444444444242444",
      INIT_2C => X"444444444444444468444444444444444444444444442424242444446868888C",
      INIT_2D => X"4444444444444444444444444444444448444444444444444444444444442424",
      INIT_2E => X"4444646888888CACD5F9FAF5AC68888864444444444444444444444444444444",
      INIT_2F => X"8CD1AC8868446464444444444444444444444444444444444444444444444444",
      INIT_30 => X"4444444444444444244444444444444444444444444444444444444444646868",
      INIT_31 => X"6868686868686868686868686444444444444444242424242424244444444444",
      INIT_32 => X"2020202020202020202020202020202000000000000000000000000000000000",
      INIT_33 => X"2020202020202020202044442020202020202020202020202020000000000000",
      INIT_34 => X"242424242020202020202020202020202024204468ACAC884420202420242420",
      INIT_35 => X"F5F4F0D0D0D0ACACAC8C8C888868686868686464646868686864444444444424",
      INIT_36 => X"444444444464646468686868688888888CACACACACD0D0D0D4F4F5F5F9F9F9F5",
      INIT_37 => X"2444444444446868644444444444444444444444444444444444444444444444",
      INIT_38 => X"2024244444242420202020242424242444442424242424242424242424242424",
      INIT_39 => X"4444444444444444444444444424242424444444444444444444444424202024",
      INIT_3A => X"AC8C8C8C88888868686868686444444444444444444444444444444444242444",
      INIT_3B => X"44444444444444444444444444444444444444444444242424444468688C8C8C",
      INIT_3C => X"4444444444444444444444444444444448444444444444444444444444442424",
      INIT_3D => X"446868688C8C8CD1FEFEFEFAD188686444444444444444444444444444444444",
      INIT_3E => X"B0F9D58C68646444444444444444444444444444444444444444444444444444",
      INIT_3F => X"4444444444444444444444442040444440444444444444444444444444646868",
      INIT_40 => X"6868686888888888888888686864444444444444444424242424242424242424",
      INIT_41 => X"2020202020202020202020202020202000000000000000000000000000000000",
      INIT_42 => X"2020202020202020202044442020202020202020202020202020000000000000",
      INIT_43 => X"2424242420202020202020202020202024202020446868444020202020202020",
      INIT_44 => X"F5F5F5D0D0D0B0ACAC8C8C888868686868686464646868686464444444444424",
      INIT_45 => X"444444444464646468686868888888888CACACACD0D0D0D0F5F5F9F9FAFAFAF9",
      INIT_46 => X"2024444444646464646444444444444444444444444444444444444444444444",
      INIT_47 => X"2024244444242420202024242444444444442424242424242424242424242424",
      INIT_48 => X"4444444444444444444444444424242424444444444444444444444424202024",
      INIT_49 => X"ACAC8C8C88888868686868686444444444444444444444444444242424444444",
      INIT_4A => X"44444444444444444444444444444444444444444444444424444468888C8C8C",
      INIT_4B => X"4444444444444444444444444444444444444444444444444444444444442424",
      INIT_4C => X"446868888C8CACF5FEFEFEFAD588446444444444444444444444444444444444",
      INIT_4D => X"8CD5B18868446444444444444444444444444444444444444444444444444444",
      INIT_4E => X"2444444444444444444444444444444444444444444444444444444444646868",
      INIT_4F => X"68686868888888888C8C8C886868646464644444444444442424242424242424",
      INIT_50 => X"2020202020202020202020202020202000000000000000000000000000000000",
      INIT_51 => X"2020202020202020202424202020202020202020202020200000000000000000",
      INIT_52 => X"4444442420202020202020202024202024202020204444202020202024242020",
      INIT_53 => X"FEF9F5F5D0D0D0ACACAC8C888888686868686868686868686864444444444444",
      INIT_54 => X"44444444646464686868688888888C8CACACACACD0D0D0F4F9F9FEFEFEFEFEFE",
      INIT_55 => X"2044444444646864644444444444444444444444444444444444444444444444",
      INIT_56 => X"2424242424242420202024404444444444442420242424242424242424242424",
      INIT_57 => X"2444444444444444444444442424444444444444444444444444444424202424",
      INIT_58 => X"ACACACAC8C888888686868644444444444444444444444444444444424444444",
      INIT_59 => X"444444444444444444444444444444444420204444444444444468888CACACAC",
      INIT_5A => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_5B => X"6468888C8C8CB0D5FEFEFEFAB164404444444444444444444444444444444444",
      INIT_5C => X"6868686868644444444444444444444444444444444444444444444444444464",
      INIT_5D => X"4424204444442444444444444444444444444444444444444444444444446464",
      INIT_5E => X"6868686888888C8C8C8C8CAC8C8C8C8868686868686444444444202424242424",
      INIT_5F => X"0020202020202020202020202020202000000000000000000000000000000000",
      INIT_60 => X"2020202020202020242424202020202020202020202020200000000000000000",
      INIT_61 => X"4444442420202020202020202020202020244444202020202020202020242020",
      INIT_62 => X"FEFAFAF5D4D0D0ACACAC8C888888686868686868686868686864444444444444",
      INIT_63 => X"44444444646464686868688888888C8CACACACCCD0D0F4F5F9FAFEFFFFFFFFFF",
      INIT_64 => X"2044444464646864444444444444444444444444444444444444444444444444",
      INIT_65 => X"2424242424242420202044444444444444442420242424242424242424242440",
      INIT_66 => X"2444444444444444444444442424444444444444444444444444442424202424",
      INIT_67 => X"ACACAC8C88888888686868644444444444444444444444444444444444442444",
      INIT_68 => X"4444444444444444444444444444242444244444404044204444688CACACACB0",
      INIT_69 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_6A => X"6464888CACACACB0F5F9FAD58844404444444444444444444444444444444444",
      INIT_6B => X"6868686844444444444444444444444444444444444444444444444444446464",
      INIT_6C => X"4444444444444044444444444444444444444444444444444444444444444444",
      INIT_6D => X"6468686888888C8C8CAC8CACACACACAC88888868686868644444204424242444",
      INIT_6E => X"0020202020202020202020202020202000000000000000000000000000000000",
      INIT_6F => X"2020202020202020242424202020202020202020202020200000000000000000",
      INIT_70 => X"4444442420202020202024202020204464686868444020202020202020202020",
      INIT_71 => X"FFFEFEFAF5D0D0ACACAC8C8C8888686868686868686868686864444444444444",
      INIT_72 => X"44444444646468686868888888888C8CACACACD0D0D0F4F5FAFEFFFFFFFFFFFF",
      INIT_73 => X"4044444464646464444444444444444444444444444444444444444444444444",
      INIT_74 => X"2424242424242420202044444444444444442420244424242424242424242440",
      INIT_75 => X"2444444444444444444444242424444444444444444444444444442424242424",
      INIT_76 => X"ACACAC8C88886888686868444444444444444444444444444444444444442444",
      INIT_77 => X"4444444444444444444444444444242424244444404044404464888CACACACAC",
      INIT_78 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_79 => X"6888888C8C8C8C8C8CB0AC684444444444444444444444444444442444444444",
      INIT_7A => X"4444444444444444444444444444444444444444444444444444444444646868",
      INIT_7B => X"4444444444444424444444444444444444444444444444444444444444444444",
      INIT_7C => X"4464686888888C8C8CACACACB0B0ACD0D0D5D5D0AC8C88686464444444444420",
      INIT_7D => X"0000002020202020202020202020202000000000000000000000000000000000",
      INIT_7E => X"2020202020202020244424202020202020202020202020200000000000000000",
      INIT_7F => X"444424242420202020202020202044688CACB0AC8C6420202020202020202020",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__16_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__16_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized35\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized35\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized35\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized35\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__28_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFEFEF9D5D0ACACAC8C8C8888686868686868686868686864444444444444",
      INIT_01 => X"44444444646468686868888888888C8CACACACD0D0D0F5F9FAFEFFFFFFFFFFFF",
      INIT_02 => X"4444444464646444444444444444444444444444444444444444444444444444",
      INIT_03 => X"2424242424242420202044444444444444442424244424202424242424242440",
      INIT_04 => X"4444444444444444444444242444444444444444444444444444442424242424",
      INIT_05 => X"B0ACAC8C88886868686864444444444444444444444444444444444444442444",
      INIT_06 => X"44444444444444444444444444442444242444444444444464688CACACB0D0AC",
      INIT_07 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_08 => X"88888C8C8C888868686444404044444444444444444444444424242444444444",
      INIT_09 => X"4444444444444444444444444444444444444444444444444444446464646868",
      INIT_0A => X"2020444440444444444444444444444444444444444444444444444444444444",
      INIT_0B => X"4444686868888C8CACACACB0B0D0D5F9FAFAFEFAF9D5B068688CB1D1B1AC6840",
      INIT_0C => X"0000002020202020202020202020202000000000000000000000000000000000",
      INIT_0D => X"2020202020202020444424202020202020202020202020200000000000000000",
      INIT_0E => X"4424242424242020202020202044688CACD0D0D0B08844202020202020202020",
      INIT_0F => X"FFFFFFFEFAF5D0ACACACAC8C8888686868686868686868686864444444444444",
      INIT_10 => X"44444444646868686868888888888C8CACACACD0D0D0F5F9FEFEFFFFFFFFFFFF",
      INIT_11 => X"4444444464646444444444444444444444444444444444444444444444444444",
      INIT_12 => X"2424242424242420242044444444444444442424444424202424242424242440",
      INIT_13 => X"4444444444444444444444242444444444444444444444444444442424242424",
      INIT_14 => X"ACACAC8C88886868686864444444444444444444444444444444444444442444",
      INIT_15 => X"44444444444444444444444444442444244424244444444468888CACB0D0D0D0",
      INIT_16 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_17 => X"888C8C8888886868444444444444444444444444444444444444244444444444",
      INIT_18 => X"4444444444444444444444444444444444444444444444446464646464686868",
      INIT_19 => X"4444444444444424444444242424242444444444444444444444444444444444",
      INIT_1A => X"444444686868888CACACB0B0B0D5F9FEFEFEFEFEFEFEF9D5D5F5F9F9F9F5D0AC",
      INIT_1B => X"0000002020202020202020202020202000000000000000000000000000000000",
      INIT_1C => X"2020202020202020444424202020202020202020202020200000000000000000",
      INIT_1D => X"24242424242420202020202020448CB0D0D0D0D0D0AC64202020202020202020",
      INIT_1E => X"FFFFFFFEFEF5D0ACACACAC8C8888686868686868686868686864444444444444",
      INIT_1F => X"44444444646868686868888888888C8C8CACACD0D0D0F5F5FAFEFFFFFFFFFFFF",
      INIT_20 => X"4444444464686444444444444444444444444444444444444444444444444444",
      INIT_21 => X"2424242424242420442444444444444444242444444424202424242424242440",
      INIT_22 => X"4444444444444444444424242444444444444444444444444444442424242424",
      INIT_23 => X"ACAC8C8888886868686444444444444444444444444444444444444444442444",
      INIT_24 => X"44444444444444444444442424442444444424244444444488ACB0D0D4F4F0D0",
      INIT_25 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_26 => X"8C8C888868686444404444444444444444444444444444444444444444444444",
      INIT_27 => X"4444444444444444444444444444444444444444444444446464646468686888",
      INIT_28 => X"8868444444444444444444242424242444444444444444444444444444444444",
      INIT_29 => X"4444446468688888ACACACACB0F9FEFEFEFFFFFFFFFEFEFEFAFEFEFAFAF9F9F5",
      INIT_2A => X"0000002020202020000000200020202000000000000000000000000000000000",
      INIT_2B => X"2020202020202020444424202020202020202020202020200000000000000000",
      INIT_2C => X"24242424242424202020202020448CB0D0D0D0D0D0AC68402020202020202020",
      INIT_2D => X"FFFFFFFEFEF5D0CCACAC8C888888686868686868686868686864444444444444",
      INIT_2E => X"4444444464686868686888888888888C8CACACD0D0D0F4F5F9FEFFFFFFFFFFFF",
      INIT_2F => X"4444446468686444444444444444444444444444444444444444444444444444",
      INIT_30 => X"2424242424242420442444444444444444242444444424202424242424242440",
      INIT_31 => X"4444444444444444444424244444444444444444444444444444442424242424",
      INIT_32 => X"D0AC8C8888886868646444444444444444444444444444444444444444442444",
      INIT_33 => X"444444444444444444444424244444444444242424204488B0D0F5F9F9F9F5F5",
      INIT_34 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_35 => X"8868686868644444444444444444442444444444444444444444444444444444",
      INIT_36 => X"4444444444444444444444444444444444444444444444646464646868686888",
      INIT_37 => X"B18C686868644444444444444444244444444444444444444444444444444444",
      INIT_38 => X"44444444446868888CACACACD5FAFEFEFFFFFFFFFFFFFFFFFEFEFEFEFEFEFAF9",
      INIT_39 => X"0020202020202020000000000000000000000000000000000000000000000000",
      INIT_3A => X"2020202020202020444424202020202020202020202020200000000000000000",
      INIT_3B => X"24242424242424202020204020448CB0D0D0D0D0B0AC68202020202020202020",
      INIT_3C => X"FFFFFEFEFEF5D0ACACAC8C888888686868686868686868686864444444444444",
      INIT_3D => X"4444444464686868686888888888888C8C8CACB0D0D0F0F5F9FAFEFFFFFFFFFF",
      INIT_3E => X"4444446468684444444444444444444444444444444444444444444444444444",
      INIT_3F => X"2424242424242420444444444444444444242444444424202424242424242440",
      INIT_40 => X"4444444444444444444424244444444444444444444444444444442424242424",
      INIT_41 => X"F5D0AC8888886868644444444444444444444444444444244444444444442444",
      INIT_42 => X"4444444444444444444424242444444444444424244068B0D4F5F9F9F9F9F9F5",
      INIT_43 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_44 => X"6868686444444444444444444444444424444444444444444444444444444444",
      INIT_45 => X"4444444444444444444444444444444444444444446464646468686868686868",
      INIT_46 => X"D58C888888686864444444444444444444444444444444444444444444444444",
      INIT_47 => X"4444444444646888888CACB0F5FAFEFEFFFFFFFFFFFFFFFFFFFFFFFFFEFEFEFA",
      INIT_48 => X"2020202020202020002020002020000000000000200000000000000000000000",
      INIT_49 => X"2020202020202024442420202020202020202020202020200000000000000020",
      INIT_4A => X"242424242424202024202020204468B0D0D0D0D0D0AC68202020202020202020",
      INIT_4B => X"FFFEFEFEF9D5B0ACACAC8C888868686868686868686868686864444444444444",
      INIT_4C => X"444444446468686868686888888888888CACACACD0D0D0D0F5F5F9FAFEFFFFFF",
      INIT_4D => X"4444446468644444444444444444444444444444444444444444444444444444",
      INIT_4E => X"2424242424242420204444444444444444444424242424242424242020204444",
      INIT_4F => X"4444444444444444444424244444444444444444444444442444244444442444",
      INIT_50 => X"F5D0D0AC88686864644444444444444444444444444444444444444444444444",
      INIT_51 => X"44444444444444444444444444442444444444444064B0D0F5F9F9F9F9F9F9F5",
      INIT_52 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_53 => X"4444444444444444444444444444442444444444444444444444444444444444",
      INIT_54 => X"4444444444444444444444444444444444646464646464646464646464646464",
      INIT_55 => X"F5AC8C8C88886868684444444444444444444444444444444444444444444444",
      INIT_56 => X"4444444444446464888C8C8CD5FAFAFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFEFE",
      INIT_57 => X"2020202020202020202000002020000000200000000000000000000000000000",
      INIT_58 => X"2020202020202024442420202020202020202020202020200000000000000020",
      INIT_59 => X"2424242424242020202020202040688CB0ACB0B0AC6844202020202020202020",
      INIT_5A => X"FEFEFEFAF5D0ACACACAC8C888868686868686868686868686864444444444444",
      INIT_5B => X"444444446468686868686868888888888CACACACB0D0D0D0F4F4F5F9FAFEFEFE",
      INIT_5C => X"4444446468644444444444444444444444444444444444444444444444444444",
      INIT_5D => X"2424242424242420204444444444444444444424242424242424242020244444",
      INIT_5E => X"4444444444444444444444244444444444444444444444442444244444442444",
      INIT_5F => X"F4F0D0AC88686864444444444444444444444444444444444444444444444444",
      INIT_60 => X"4444444444444444444444444444242444444440448CD0D4F5F9F9FAFAF9F9F9",
      INIT_61 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_62 => X"4444444444444444444444444444242444444424444444444444444444444444",
      INIT_63 => X"4444444444444444444444444444444464646464646464646464646464444444",
      INIT_64 => X"F5B0ACAC8C888868686464444444444444444444444444444444444444444444",
      INIT_65 => X"44444424444444446868888CD5F9FAFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFEFE",
      INIT_66 => X"2020202020202020202000002020002000200000000000000000000000000000",
      INIT_67 => X"2020202020202024442420202020202020202020202020200000000000000020",
      INIT_68 => X"242424242420202020202020202044648CACAC8C684420202020202020202020",
      INIT_69 => X"FAF9F9F5D0B0ACAC8C8C88888868686868686868686868686444444444444444",
      INIT_6A => X"444444446468686868686868888888888CACACACACB0D0D0D0F4F4F5F5F9F9FA",
      INIT_6B => X"4444646464644444444444444444444444444444444444444444444444444444",
      INIT_6C => X"2424242424242420204444444444444444444424242424242424242020244444",
      INIT_6D => X"4444444444444444444444444444444444444444444444442444244444442444",
      INIT_6E => X"F4F0D0D08C686468444444444444444444444444444444444444444444444444",
      INIT_6F => X"444444444444444444444444444424244420444068B0D4F5F9F9FAFAFAF9F9F9",
      INIT_70 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_71 => X"4444444444444444444444444444242444442424444444444444444444446444",
      INIT_72 => X"6464646444444444646464646464646464686864646464646464444444444444",
      INIT_73 => X"D5B0ACACAC8C8C88686868646464644444444444444444446464646464646464",
      INIT_74 => X"444424242424444444446488D0F9F9FAFEFEFEFEFFFFFEFEFFFFFFFFFFFFFEFA",
      INIT_75 => X"2020202020202020202020202020202000200000000000000000000000000000",
      INIT_76 => X"2020202020202044442420202020202020202020202020200000000000000020",
      INIT_77 => X"2424242424202020202020202020204444446844442020202020202020202020",
      INIT_78 => X"F5F5D0D0B0ACACAC8C8C88886868686868686868686868686444444444444444",
      INIT_79 => X"444444646868686868686868888888888888ACACACACB0D0D0D0D0F4F4F5D5D5",
      INIT_7A => X"4444646464444444444444444444444444444444444444444444444444444444",
      INIT_7B => X"2424242424242420204444444444444444444424242424242424242020244444",
      INIT_7C => X"4444444444444444444444444444444444444444444444442444244444442444",
      INIT_7D => X"F4D0D0D0AC686464444444444444446444444444444444444444444444444444",
      INIT_7E => X"44444444444444444444444444442424242020448CD0F5F9F9FAFAFAFAF9F9F5",
      INIT_7F => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__28_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__28_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized36\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized36\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized36\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized36\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__12_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4444444444444444444444444444242444242424444444444444444444646464",
      INIT_01 => X"6464646464646464646464646464646468686864646464644444444444444444",
      INIT_02 => X"D0B0B0ACACAC8C88888868686868686468686868686868686868686868686868",
      INIT_03 => X"4444242424242424244444648CF5F9F9F9FAFEFEFEFEFEFAFAFAFEFEFEFEFAF5",
      INIT_04 => X"2020202020202020202020202020202000000000000000000000000000000000",
      INIT_05 => X"2020202020202044442020202020202020202020202020200000000000000020",
      INIT_06 => X"4424242420202020202020202020202020404420202020202020202020202020",
      INIT_07 => X"D0D0D0ACACACAC8C8C8888886868686868686868686868686444444444444444",
      INIT_08 => X"4444446468686868686868686888888888888CACACACB0B0B0D0D0D0D0D0D0D0",
      INIT_09 => X"4464646464444444444444444444444444444444444444444444444444444444",
      INIT_0A => X"2424242424242420444444444444444444444424242424242024242424444444",
      INIT_0B => X"4444444444444444444444444444444444444444444444442444244444442444",
      INIT_0C => X"F4F0D0D0AC684444444444444444646444444444444444444444444444444444",
      INIT_0D => X"4444444444444444444444444444242424444064ACD1F5F9F9FEFEFAFAF9F9F4",
      INIT_0E => X"4444444444444444444444444444444444442424444444444444444444444444",
      INIT_0F => X"4444444444444444444444444444442424242424444444444444444464646464",
      INIT_10 => X"6868686868646464646464646464646468686464644444444444444444444444",
      INIT_11 => X"B0B0B0ACACAC8C8C888868686868686868686868686868686868686868686868",
      INIT_12 => X"40244424242424242044444464ACF5F5F9F9F9F9F9F9F9F9B0D5F5FAFAF9D5B0",
      INIT_13 => X"0000202020202020202020444468444420000000000000000000000000000000",
      INIT_14 => X"2020202020202044442020202020202020202020202020200000000000000020",
      INIT_15 => X"4444242420202020242020202020242444202020202020202020202020202020",
      INIT_16 => X"D0D0D0ACACACAC8C888888686868686868686868686868684444444444444444",
      INIT_17 => X"444464686868686868686868686888888888888CACACACACACB0D0D0D0D0D0D0",
      INIT_18 => X"4464646464444444444444444444444444444444444444444444444444444444",
      INIT_19 => X"2424242424242420444444444444444444444424242424242024242424444444",
      INIT_1A => X"4444444444444444444444444444444444444444444444242444244444442444",
      INIT_1B => X"F4F0D0D0AC684444444444444444446444444444444444444444444444444444",
      INIT_1C => X"4444444444444444444444444444242424444488D1D5F9F9FAFEFEFAF9F9F5F4",
      INIT_1D => X"4444444444444444444444444444444444242424444444444444444444444444",
      INIT_1E => X"4444444444444444444444444444242444444444444444444444446464646444",
      INIT_1F => X"6868686868686868686868686868686864646444444444444444444444444444",
      INIT_20 => X"ACACACACAC8C8C8C888868686868686868686868686868686868686868686868",
      INIT_21 => X"4024444444442424242444404064ACD0F5F5F5F9F9F9D5D0ACACAC8C8CACACAC",
      INIT_22 => X"000000202020202020204468888C8C6844000000000000000000000000000000",
      INIT_23 => X"2020202020202044442020202020200020202020202020200000000000000000",
      INIT_24 => X"4444442020202020202020202020442424202020202020202020202020202020",
      INIT_25 => X"CCD0B0ACACAC8C88888888686868686868686868686868684444444444444444",
      INIT_26 => X"44446468686868686868686868686888888888888CACACACACACB0D0D0D0D0D0",
      INIT_27 => X"4464646444444444444444444444444444444444444444444444444444444444",
      INIT_28 => X"2424242424242420444444444444444444444424242424242024242424444444",
      INIT_29 => X"4444444444444444444444444444444444444444444444242444244444442444",
      INIT_2A => X"F4F4D0D0AC684444444444444444446444444444444444444444444444444444",
      INIT_2B => X"44444444444444444444444444442444444468B1FAFAFAFAFAFEFAF9F9F9F5F4",
      INIT_2C => X"4444444444444444444444444444444424242424444444444444444444444444",
      INIT_2D => X"4444444444444444444444444444444444444444444444444444646464646444",
      INIT_2E => X"6868686868686868686868686864646444444444444444444444444444444444",
      INIT_2F => X"8C88888888888888888868686868686868686868686868686868686868686868",
      INIT_30 => X"44444040404444444444444420406488B0D0D5D5D4D0AC8CAC8C8C8C88888888",
      INIT_31 => X"00000020202020202020688C8C8C8C8C44200000000000000000000000000000",
      INIT_32 => X"2020202020202444242020202020200020202020202020200000000000000000",
      INIT_33 => X"4444442020202020202020202020202020242420202020202020202020202020",
      INIT_34 => X"ACACACACACAC8C88888888686868686868686868686868684444444444444444",
      INIT_35 => X"44446468686868686868686868686868888888888C8CACACACACACACB0B0B0AC",
      INIT_36 => X"4464686444444444444444444444444444444444444444444444444444444444",
      INIT_37 => X"2424242424242420444444444444444444444424242424242024242424444444",
      INIT_38 => X"4444444444444444244444444444444444444444444444202444244444444444",
      INIT_39 => X"F4F4D0B08C644444444444444444444444444444444444444444444444444444",
      INIT_3A => X"44444444444424244444444444444444448CF6FEFEFEFEFEFAFAFAF9F9F5F5F4",
      INIT_3B => X"4444444444444444444444444444444424242424244444444444444444444444",
      INIT_3C => X"4444444444444424444444444444242444444444444444444444646464644444",
      INIT_3D => X"6868686868686868646464644444444444444444444444444444444444444444",
      INIT_3E => X"8868688888886888886868686868686868686868686868686868686868686868",
      INIT_3F => X"4424202020204044444444444444204044688888886888888888888888888888",
      INIT_40 => X"00000000002020202020688C8C8CAC8C68200000000020000000000000000000",
      INIT_41 => X"2020202020202444202020202020202020202020202020200000002020202020",
      INIT_42 => X"2424202020202020202020202024242424242020202020202020202020202020",
      INIT_43 => X"ACACAC8C8C888888886868686868686868686868686868644444444444444444",
      INIT_44 => X"4464646868686868686868686868686888886888888C8CAC8CACACACACACACAC",
      INIT_45 => X"4468686844444444444444444444444444444444444444444444444444444444",
      INIT_46 => X"2024444444444444444444444424444424242424242424242424244444444444",
      INIT_47 => X"4444444444444444444444444444444444444444444444442444444444444444",
      INIT_48 => X"F4D0D0B088444444444444446464444444444444444444444444444444444444",
      INIT_49 => X"442424242424242424442444444444208CFAFEFFFFFFFFFFFEFEFAF9F5F4F4F4",
      INIT_4A => X"4444444444444444444444444444242424242424444444444444444444444444",
      INIT_4B => X"4444444444444444444444444444244444444444444444646464444444444444",
      INIT_4C => X"4468686864444464644444444444444444444444444444444444444444444444",
      INIT_4D => X"6868686868686868686868686868686868686868686868686868686868686868",
      INIT_4E => X"4444444420202024444444242444444444444444444468686868686868686868",
      INIT_4F => X"00000000202020202020688C8C8C8C8C48200000000000000000000000000000",
      INIT_50 => X"2020202020202444202020202020202020202020202020200000002020202020",
      INIT_51 => X"2424242020202020202020202024242424242020202020202020202020202020",
      INIT_52 => X"ACAC8C8C88888888686868686868686868686868686868644444444444444444",
      INIT_53 => X"4464646868686868686868686868686868686888888888888C8C8CACACACACAC",
      INIT_54 => X"4448684844444444444444444444444444444444444444444444444444444444",
      INIT_55 => X"2024444444444444444444444424444424242424242424242424244444444444",
      INIT_56 => X"4444444444444444444444444444444444444444444444442444444444444444",
      INIT_57 => X"D0D0D0AC68444444444444646444444444444444444444444444444444444444",
      INIT_58 => X"24242424242424242444444444444444D5FEFFFFFFFFFFFFFFFEFAF5F4F4F4F4",
      INIT_59 => X"4444444444444444444444444424242424242424444444444444444444444444",
      INIT_5A => X"4444442424244444242424444444444444444444444464646444444444444444",
      INIT_5B => X"6464646444444444444444444444444444444444444444444444444444444444",
      INIT_5C => X"6464646464646464686868686868686868686868686868686868686868686868",
      INIT_5D => X"4444444444242020242424242444444444444444444444446868686868686868",
      INIT_5E => X"2000202020202020202044888C8C8C8844200000000000000000000000000000",
      INIT_5F => X"2020202020242444202020202020202020202020202020200000002020202020",
      INIT_60 => X"2424242420202020202020202024242424242020202020202020202020202020",
      INIT_61 => X"8C8C8C8888886868686868686868686868686868686864444444444444442444",
      INIT_62 => X"4464686868686868686868686868686868686888888888888C8C8C8C8C8C8C8C",
      INIT_63 => X"4448484444444444444444444444444444444444444444444444444444444444",
      INIT_64 => X"2424444444444444444444444444444424242424242424242424244444444444",
      INIT_65 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_66 => X"D0D0B08C44444440444444444444444444444444444444444444444444444444",
      INIT_67 => X"44242424242424244444442444404468FEFEFFFFFFFFFFFFFFFEFAF5F4F4F4F0",
      INIT_68 => X"4444444444444444444444442424242424242444444444444444444444444444",
      INIT_69 => X"4444242424242444202424444444444444444444444464644444444444444444",
      INIT_6A => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_6B => X"4444444444446464646464646464686464646868686868686464646464444444",
      INIT_6C => X"4444444444442424242420242444444444444444444444444444444444444444",
      INIT_6D => X"2020202020202020202040446868684420000000000000000000000000000000",
      INIT_6E => X"2020202020242444202020202020202020202020202020200000002020202020",
      INIT_6F => X"4444242420202020202020202024242424242020202020202020202020202020",
      INIT_70 => X"8888888888886868686868686864686868686868686864444444444444442444",
      INIT_71 => X"446468686868686868686868686868686868686888888888888C8C8C8C8C8C8C",
      INIT_72 => X"4448444444444444444444444444444444444444444444444444444444444444",
      INIT_73 => X"2424444444444444444444444444444424242424242424242424444444444444",
      INIT_74 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_75 => X"D0D08C6444444444444444444444444444444444444444444444444444444444",
      INIT_76 => X"44242424242424244424442044204491FEFFFFFFFFFFFFFFFFFEF9D4D4F4D0D0",
      INIT_77 => X"4444444444444444444444442424242424244444444444444444444444444444",
      INIT_78 => X"4424242420242444204044444444444444444444444464644444444444444444",
      INIT_79 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_7A => X"4444444444444444446464646464646464646464646464646464644444444444",
      INIT_7B => X"4444444444444444242424202424244424444444444444444444444444444444",
      INIT_7C => X"2020202020202020202020204444202000000000000000000000000000000000",
      INIT_7D => X"2020202020242424202020202020202020202020202020200000002020202020",
      INIT_7E => X"4444242424202020202020202024242424242020202020202020202020202020",
      INIT_7F => X"8888888888686868686868646464686868686868686844444444444444442424",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__12_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__12_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized37\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized37\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized37\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized37\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__24_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"446468686868686868646464646868686868686868686888888888888888888C",
      INIT_01 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_02 => X"2424444444444444444444444444444424242424242424242424444444444444",
      INIT_03 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_04 => X"ACAC684444444444444444444444444444444444444444444444444444444444",
      INIT_05 => X"442424242424242424204420444444B1FFFFFFFFFFFFFFFFFFFEF5D0D4D4D0D0",
      INIT_06 => X"4444444444444444444444444444442444444444444444444444444444444444",
      INIT_07 => X"4424242024244444444444444444444444444444444444644444444444444444",
      INIT_08 => X"4444444040444444444444444444446468686444444444444444444444444444",
      INIT_09 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_0A => X"4444444444444444444424242020202020204444444444444444444444444444",
      INIT_0B => X"2020202020202020202020202000000000000000000000000000000000000000",
      INIT_0C => X"2020202020242424202020202020202020202020202020200000002020202020",
      INIT_0D => X"4444442424202020202020202024242424242020202020202020202020202020",
      INIT_0E => X"8888886868686868686868646464686868686868686844444444444444442424",
      INIT_0F => X"6464686868686868646464646464686864686868686868688888888888888888",
      INIT_10 => X"6444444444444444444444444444444444444444444444444444444444444444",
      INIT_11 => X"2424444444444444444444444444444424242424242424242024444444444444",
      INIT_12 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_13 => X"8C68644444444444444444444444442444444444444444444444444444444444",
      INIT_14 => X"442424242424242424204020444468B1FEFFFFFFFFFFFFFFFFFED5D0D0D0D0AC",
      INIT_15 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_16 => X"4424242424444444444444444444444444444444444444444444444444444444",
      INIT_17 => X"4444444044688C8C686444646464646868686844444444444444444444444424",
      INIT_18 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_19 => X"2024444444444444444444242020202020204444444444444444444444444444",
      INIT_1A => X"2020202020202020002020200000002000000000000000000000000000000000",
      INIT_1B => X"2020202024442424202020202020202020202020202020200000002020202020",
      INIT_1C => X"4444442424242020202020202024242424242020202020202020202020202020",
      INIT_1D => X"6868686868686868686864646464686868686868686444444444444444444444",
      INIT_1E => X"6464686868686864646464646464646864686868686868888888888888888888",
      INIT_1F => X"6844444444444444444444444444444444444444444444444444444444444444",
      INIT_20 => X"2444444444444444444444444444442424242424242424242024444444444464",
      INIT_21 => X"4444444444444444444444444444444444444444444444444444444444444424",
      INIT_22 => X"6844444444444444444444444444442444444444444444444444444444444444",
      INIT_23 => X"442424242424244420404040446888ACFAFFFFFFFFFFFFFEFED58CACAC8C8C68",
      INIT_24 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_25 => X"4444444444444444444444444444444464444444444444444444444444444444",
      INIT_26 => X"4444446488B0D5D5B08864646468686868644444444444444444444444442444",
      INIT_27 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_28 => X"2424244444444444444444242420202020202044444444444444444444444444",
      INIT_29 => X"2020202020202020202020000000000000000000000000000000000000000000",
      INIT_2A => X"2020202024442424202020202020202020202020202020200000002020202020",
      INIT_2B => X"4444442424242020202020202024242424242020202020202020202020202020",
      INIT_2C => X"6868686868686868686464646464686868686868686444444444444444444444",
      INIT_2D => X"64646868686864646464646464646468646868686868888C8888888888888888",
      INIT_2E => X"6844444444444444444444444444444444444444444444444444444444444444",
      INIT_2F => X"2444444444444464444444444444442424242424242424242024444444444464",
      INIT_30 => X"4444444444444444444444444444444444444444444444444444444444444424",
      INIT_31 => X"6444444444444444444444444444442444444444444444444444444444444444",
      INIT_32 => X"24242424244444444044404464688C8CB5FEFEFFFFFFFEFEFA8C648888686864",
      INIT_33 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_34 => X"4444444444444444444444444444446464444444444444444444444444444444",
      INIT_35 => X"44446468ACF5F9F5F5AC68646868686844444444444424244444244424242444",
      INIT_36 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_37 => X"4444242424444444444444442424242420202020202024444444444444444444",
      INIT_38 => X"2020202020202000200000000000000000000000000000000000000000000000",
      INIT_39 => X"2020202044442420202020202020202020202020202020202020202020202020",
      INIT_3A => X"4444444424242420202020242424242424202020202020202020202020202020",
      INIT_3B => X"6868686868686868444444446464686868686868644444444444444444444444",
      INIT_3C => X"6868686868686444444444446464646464646868648CD0F5D4AC886888886868",
      INIT_3D => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_3E => X"2044444444446444444444444444444444442424242424242024444444444444",
      INIT_3F => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_40 => X"6444444444444444444444444444444444444444444444444444444444444444",
      INIT_41 => X"444424244444444444404464888CACB0B0D5FAFAFEFEFAD58888888868686868",
      INIT_42 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_43 => X"2020444444444444646464646464646444444444444444444444444444444444",
      INIT_44 => X"68686888D0F5F9F5F5AC68646444444424444444442424242444442424444444",
      INIT_45 => X"4444444444444444444444444444444444444444444444446464888C88686468",
      INIT_46 => X"4444444444242424242424444444444424202020202020202024444444444444",
      INIT_47 => X"2020202020202000000000000000000000000000000000000000000000000000",
      INIT_48 => X"2020202044442420202020202020202020202020202020202020202020202020",
      INIT_49 => X"4444444424242420202020242424242424202020202020202020202020202020",
      INIT_4A => X"6868686868686868684444646464646868686868644444444444444444444444",
      INIT_4B => X"686868686864644444444444444464646864646468ACF5F5F5D0886888886868",
      INIT_4C => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_4D => X"4444444444446844444444444444444444442424242424242024444444444444",
      INIT_4E => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_4F => X"4444444444444444444444444424444444444444444444444444444444444444",
      INIT_50 => X"4444242444444444444444688CACACB0B0D0D1D1D1B18C888888886868686868",
      INIT_51 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_52 => X"4444444464646464646464646464646444444444444444444444444444444444",
      INIT_53 => X"68686888ACD5F5F5D08C64444444444444442424202444442020202044444420",
      INIT_54 => X"4444444444444444444444444444444444444444444444446888D0D5D4AC8868",
      INIT_55 => X"4444444444444424242424244444444424202020202020202020242424444444",
      INIT_56 => X"2020200000000000000020000000000000000000000000000000000000000000",
      INIT_57 => X"2020202044442420202020202020202020202020202020202020202020202020",
      INIT_58 => X"4444444424242020202020242424242420202020202020202020202020202020",
      INIT_59 => X"6868686868686464644444646464646868686868444444444444444444444444",
      INIT_5A => X"686868686864444444444444444444444464646468ACF5F5F5D0886868686868",
      INIT_5B => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_5C => X"4444444444444444444444444444444444442424242424242444444444444444",
      INIT_5D => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_5E => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_5F => X"242444444444444044446488ACACACB0D0D0B0ACAC8C88888888886868686464",
      INIT_60 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_61 => X"4464646868686868686868646464644444444444444444444444444444444444",
      INIT_62 => X"68686868688CB0B0886444204444242444444444444424202044444440404444",
      INIT_63 => X"44444444444444444444444444444444646464444444646464ACF5F4F5D08868",
      INIT_64 => X"4444444444444444242424242424244424242424242424242020202020202020",
      INIT_65 => X"2020200000000000000020000000000000000000000000000000000000000000",
      INIT_66 => X"2020202444242020202020202020202020202020202020202020202020202020",
      INIT_67 => X"4444442424202020202020242424242420202020202020202020202020202020",
      INIT_68 => X"6868686868444464446464644444646864686868444444444444444444444444",
      INIT_69 => X"6868686864444444444444444444444444646464648CD0D0D0AC886468686868",
      INIT_6A => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_6B => X"4424244444444444444444444444444444442424242424242444444444444444",
      INIT_6C => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_6D => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_6E => X"44444444444040404464688CACB0B0D0D0D0ACACAC8888888888686868646444",
      INIT_6F => X"4444444444444444242444444444444444444444444444444444444444444444",
      INIT_70 => X"6868686868686868686868646464644444444444444444444444444444444444",
      INIT_71 => X"6464644444444444442420202424242444242424444044444040404444444468",
      INIT_72 => X"24242424242424244444444444444444646444444444446464ACD5D0D5D08864",
      INIT_73 => X"4444444444444444242424242424242424242424242424242020242020202020",
      INIT_74 => X"2020202020202000202020000000000000000000000000000000000000000000",
      INIT_75 => X"2020202444242020202020202020202020202020202020202020202020202020",
      INIT_76 => X"4444442424202020202020242424242420202020202020202020202020202020",
      INIT_77 => X"6868646444444444444464446468688868646464644444244424242444444444",
      INIT_78 => X"68686864644444444444444444444444646464646468888C8868686868686868",
      INIT_79 => X"4444444444444444444444444444444444444444444444444444444444444464",
      INIT_7A => X"4444444444444444444444444444444444442424242424242444444444444444",
      INIT_7B => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_7C => X"4444444444444444444444244444444444444444444444444444444444444444",
      INIT_7D => X"444444442420444464688CACACB0D0D0D0ACACACAC8868886868686868644444",
      INIT_7E => X"4424242444444444242444444444444444444444444444444444444444444444",
      INIT_7F => X"8888888888888888686868646444444444444444444444444444444444444444",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__24_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__24_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized38\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized38\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized38\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized38\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__8_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4444444444442420242424242420202024204444444440444044646464646888",
      INIT_01 => X"2424242424202020202024244444444444444444444444444468ACD0D08C6444",
      INIT_02 => X"4444444444444444242424242424242424442424242424242424242424242424",
      INIT_03 => X"2020202020202000202020000000000000000000000000000000000000000000",
      INIT_04 => X"2020202444242020202020202020202020202020202020202020202020202020",
      INIT_05 => X"4444242420202020202020242424242420202020202020202020202020202020",
      INIT_06 => X"646464444444444444444464688CACACAC886864444444244424242424444444",
      INIT_07 => X"6868646444444444444444444444444468444444444464686464686868686464",
      INIT_08 => X"4444444444444444444444444444444444444444444444444444444444444464",
      INIT_09 => X"4444444444444444444444444444444444442424242424244444444444444444",
      INIT_0A => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_0B => X"4444444444444444444444244444444444444444444444444444444444444444",
      INIT_0C => X"444444442040444468888CACACB0D0D0ACACACAC888868686868686864644444",
      INIT_0D => X"2424242444444444244444444444444444444444444444444444444444444444",
      INIT_0E => X"8C8C8C8C8C888888686868644444444444444444444444444444444444444444",
      INIT_0F => X"44442020242424202424244444242424444444444020404488ACD1D1B0AC8C88",
      INIT_10 => X"2424242424202020202020202024444444444444444444444444646868442020",
      INIT_11 => X"4444444444444444444444444424244424442424242424242424242424242424",
      INIT_12 => X"2020202020202020202000000000000000000000000000000000000000000000",
      INIT_13 => X"2020244444242020202020202020202020202020202020202020202020202020",
      INIT_14 => X"4424242420202020202020242424242420202020202020202020202020202020",
      INIT_15 => X"6444444444444444444444688CB0D0D5F5D5AC68444444242424242424444444",
      INIT_16 => X"6868444444444444444444444444444464444444444444444468686868646464",
      INIT_17 => X"4444444444444444444444444444444444444444444444444444444444444468",
      INIT_18 => X"2044486844444440444444444444444444442424242424244444444444444444",
      INIT_19 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_1A => X"4444444444444444444424244444444444444444444444444444444444444444",
      INIT_1B => X"4444442420444468888CACACB0D0CCACB0AC8C88886868686868686464444444",
      INIT_1C => X"2424242444444444444444444444444444444444444444444444444444444444",
      INIT_1D => X"8C8C8C8C8C888888686864444444444444444444444444444444444444444444",
      INIT_1E => X"4424202020202020202024244444444444444444444468ACD1D5F5F5F5F5D088",
      INIT_1F => X"2444442424242424242420202020202020202020202020202420442020202024",
      INIT_20 => X"2444444444444444444444444444444424442424242424242424242424242424",
      INIT_21 => X"2020202020202020202020000000000000000000000000000000000000000000",
      INIT_22 => X"2020244444242020202020202020202020202020202020202020202020202020",
      INIT_23 => X"4424242420202020202020242424242420202020202020202020202020202020",
      INIT_24 => X"64444444444444444444648CB0D0F5FAFAFEF98C444444202424242424444444",
      INIT_25 => X"6868444444444444444444444444444444646444444468686868686464646464",
      INIT_26 => X"4440444444444444444444444444444444444444444444444444444444444468",
      INIT_27 => X"44B1FAFA8D444444444444444444444444442424242424244444444444444444",
      INIT_28 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_29 => X"4444444444444444444444244444444444444444444444444444444444444444",
      INIT_2A => X"2424242020446468888CACB0B0D0ACACAC8C8868686868686868686464444444",
      INIT_2B => X"2424242444444444444444444444446444444444444444444444444444444444",
      INIT_2C => X"ACAC8C8C8C888868686864444444444444444444444444444444444444444424",
      INIT_2D => X"202424242424244424442420202024244044688C8CACD5F9F5F9F9F9F9F9F5D0",
      INIT_2E => X"4444444444242424444424242020202020202020202020202024242424442024",
      INIT_2F => X"2424244444444444444444444444444424242424242424242020202424242444",
      INIT_30 => X"2020202020202020202020000000000000000020202000000000000000000000",
      INIT_31 => X"2044442424242020202020202020000020202020202020202020202020202020",
      INIT_32 => X"4424242020202020202024242424242020202020202020202020202020202020",
      INIT_33 => X"4444444444444444444468ACB0D5F9FEFAFEFAD5444420442020242444444444",
      INIT_34 => X"6844444444444444444444444444444444444444444444444464646464646464",
      INIT_35 => X"2444444444444444444444444444444444444444444444444444444444444468",
      INIT_36 => X"B1FEFFFFFE684444444444444444444444442424202424444444444444444444",
      INIT_37 => X"4444444444444444444444444444444444444444444444444444444444444420",
      INIT_38 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_39 => X"2424204444688888ACACACB0B0ACACAC8C886868688868686464646444444444",
      INIT_3A => X"2424242444444444444444446464444444444444444444242424444444444424",
      INIT_3B => X"8C8C8C8C88886868444444444444444444444444444444444444442424242424",
      INIT_3C => X"2424242424202040404020204444444488ACD0D0D0D5FAFEFEFEFEFAFAFAF9D0",
      INIT_3D => X"4424242424242424242424242424242424242424242424242424242424242424",
      INIT_3E => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_3F => X"2020202020202020202020000000000000000020202000000000000000000000",
      INIT_40 => X"2044442424202020202020202020000020202020202020202020202020202020",
      INIT_41 => X"2424242020202020202024242424242020202020202020202020202020202020",
      INIT_42 => X"444444444444444444448CB0B0D5F9FAFEFEFAD5642020442020242444444444",
      INIT_43 => X"6844444444444444444444444444444444444444444444646464646464644444",
      INIT_44 => X"2444444444444444444444444444444444444444444444444444444444444468",
      INIT_45 => X"D6FFFFFFFF682444444444444444444444442424242444444444444444444444",
      INIT_46 => X"4444444444444444444444444444444444444444444444444444444444444420",
      INIT_47 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_48 => X"242444444468888CACACACACACACAC8C88686868686868686864644444444444",
      INIT_49 => X"2024242420202444444444446464444444444444444424242424444444444424",
      INIT_4A => X"8C8C8C8888686868444444444444444444444444444444444444242424242424",
      INIT_4B => X"2420202020204444444444446464688CB0D0D4F4F5F9FEFEFEFEFEFEFAFAF9D5",
      INIT_4C => X"4444244424442444242424242424242420202020202020202020202024242424",
      INIT_4D => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_4E => X"2020202020202020202020000000000000000020202000000000000000000000",
      INIT_4F => X"4444444424202020202020202020202020202020202020202020202020202020",
      INIT_50 => X"2424242020202020202424242424202020202020202020202020202020202020",
      INIT_51 => X"4444444444444444444488B0B0D5FAFEFEFEFAD5442044202020242444444444",
      INIT_52 => X"4444444444444444444444444444444444444444444444444444646444444444",
      INIT_53 => X"4444444444444444444444444444444444444444444444444444444444444468",
      INIT_54 => X"B1FEFFFEFA684444444444444444444444442424244444444444444444444444",
      INIT_55 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_56 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_57 => X"2424444468688C8CACACACACACAC8C8C68686868686868686864644444444444",
      INIT_58 => X"2024444444444444444444444444444444444444444424244444444444442424",
      INIT_59 => X"8C8C886868646444444444444444444444444444444444444444242424242424",
      INIT_5A => X"24242424444444444444646868688CD0D4F5F5F5F9FAFEFFFFFFFFFEFAF9F9D0",
      INIT_5B => X"4444444444444444244424242420242020202020202020202020202020202424",
      INIT_5C => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_5D => X"2020202020202020202020000000000000000020202000000000000000000000",
      INIT_5E => X"2044444420202020202020202020202020202020202020202020202020202020",
      INIT_5F => X"2424242020202020202424242424202020202020202020202020202020202020",
      INIT_60 => X"4444444444444444444468ACB0D0F5FAFAFAD5B0444444202020242444444444",
      INIT_61 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_62 => X"4444444444444444444444444444444444444444444444444444444444446468",
      INIT_63 => X"68B5FADA8D202424444444444444444444442424244444444444444444444444",
      INIT_64 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_65 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_66 => X"2444446468888C8CACACACAC8C8C888868686868686868686864444444444444",
      INIT_67 => X"4444242444444444444444444444444444444444444424244444444444242424",
      INIT_68 => X"8888686868644444444444444444444444444444444444444444242424242424",
      INIT_69 => X"444444444444446468686888888CB0F5F4F5F5F9F9FAFEFFFFFFFFFEF9F9F5D0",
      INIT_6A => X"4444444444444444444444444444444424402440244024402020244024444444",
      INIT_6B => X"4444444444444444242424242424242444444444444444444444444444444444",
      INIT_6C => X"2020202020202020202020000000000000002020200000000000000000000000",
      INIT_6D => X"4464444420202020202020202020202020202020202020202020202020202020",
      INIT_6E => X"2424202020202024242424242420202020202020202020202020202020202040",
      INIT_6F => X"44444444444444444444688CB0B0D0D5F5D5B068204444242020242444444444",
      INIT_70 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_71 => X"4444444444444444444444444444444444444444444444242444444444446468",
      INIT_72 => X"4468684444204444444444444444444444442424444444444444444444444444",
      INIT_73 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_74 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_75 => X"44444468688C8C8CACACAC8C8C88686868686868686868686464444444444444",
      INIT_76 => X"4444202044444444444444444444444444244444444444444444444444444444",
      INIT_77 => X"6868686864444444444444444444444444444444444444444444242424242424",
      INIT_78 => X"4444444464686868688888888CACD0F5F5F9F9F9F9FAFEFEFFFFFEFEF9F9D0AC",
      INIT_79 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_7A => X"4444444444444444242424242424242444444444444444444444444444444444",
      INIT_7B => X"2020202020202020202020000000000000002020200000000000000000000000",
      INIT_7C => X"8CAC8C6820202020202020202020202020202020202020202020202020202020",
      INIT_7D => X"2424202020202024242424242420202020202020202020202020202020202064",
      INIT_7E => X"4444444444444444444464688CB0B0B0B18C6844442020442020242444444444",
      INIT_7F => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__8_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__8_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized39\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized39\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized39\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized39\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__34_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4444444444444444444444242444444444444444242424242444444444646468",
      INIT_01 => X"4848444444444444444444444444444444442444444444444444444444444424",
      INIT_02 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_03 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_04 => X"44446468888C8C8C8C8C8C8C8868686468686868686868686464444444444444",
      INIT_05 => X"4440404444444468444444444444444444244444444444444444444444444444",
      INIT_06 => X"6868686444444444444444444444444444444444444444444444242424242444",
      INIT_07 => X"444444646868686888888C8CACB0F4F5F9F9F9F9F9F9FAFAFEFEFEFEF5D0AC68",
      INIT_08 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_09 => X"4444444444444444444444444444444424244444444444444444444444444444",
      INIT_0A => X"2020202020202020202020000000000000002020200000000000000000000000",
      INIT_0B => X"B0D0B08C44202020000020202020202020202020202020202020202020202020",
      INIT_0C => X"242020202020242424242424242020202020202020202020202020202020448C",
      INIT_0D => X"444444444444444444444464688C8C8C88684440444420242424242444444444",
      INIT_0E => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_0F => X"4444444444444444444444242444444444444444242424242444444444646464",
      INIT_10 => X"6844444444444444444444444424242424444444444444444444444444442420",
      INIT_11 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_12 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_13 => X"4444686888888C8C8C8C88886868646468686868686868646444444444444444",
      INIT_14 => X"4044686868644444444444444444444424244444444444444444444444444444",
      INIT_15 => X"6464644444444444444444444444444424242424242424244444444444444444",
      INIT_16 => X"444464686868688888888CACACD0F4F5F9F9F5F9F9F9F9F5F9F9FAF5AC886864",
      INIT_17 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_18 => X"4444444444444444444444444444444424244444444444444444444444444444",
      INIT_19 => X"2020202020202020202020000000000000002020200000000000000000000000",
      INIT_1A => X"B0D0D08C44202000000020202020202020202020202020202020202020202020",
      INIT_1B => X"24202020202024242424242424202020202020202020202020202020202068B0",
      INIT_1C => X"4444444444444444444464646468644444444444444444202424242444444444",
      INIT_1D => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_1E => X"4444444444444444444424242444444444444444242424242444444444646464",
      INIT_1F => X"6444444424444444444444444424242424444444444444444444444444442420",
      INIT_20 => X"4444444444444444444444444444444444444444444444444444444444444468",
      INIT_21 => X"4444444444444444444444444444444444446464644444444444444444444444",
      INIT_22 => X"4464686888888888888888686868646468686868686868644444444444444444",
      INIT_23 => X"6488B0D0B0886844444444444444444424244444444444444444444444444444",
      INIT_24 => X"6444444444444444444444444444444424242424242424244444444444444444",
      INIT_25 => X"64646868686888888888ACACACACD0F5F5F5F5F5F5F5F5F5F5D0B0AC68686864",
      INIT_26 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_27 => X"4444444444444444444444444444444424244444444444444444444444444444",
      INIT_28 => X"2020202020202020200000000000002020202020000000000000000000000000",
      INIT_29 => X"D0D0B08C44202020002020202020202020202020000020202020202020202020",
      INIT_2A => X"20202020242424242024242420202020202020202020202020202020202064B0",
      INIT_2B => X"4444444444444444444464646464644444444420202424242020242444444444",
      INIT_2C => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_2D => X"4444444444444444442424244444444444444444244444244444444444646444",
      INIT_2E => X"4444444444444444444444442424242444444444444444444444444424242424",
      INIT_2F => X"4444444444444444444444444444444444444444444444444444444444446868",
      INIT_30 => X"44444444444444444444444444444444448CB0D18C4444444444444444444444",
      INIT_31 => X"6468686868886868886868646464686868686868686864644444444444444444",
      INIT_32 => X"64D0D1D0D5AC6444444444444444442424244444444444444444444444444444",
      INIT_33 => X"4444444444444444242424242424242420202024444444444444242020244444",
      INIT_34 => X"686868686868688888888CACACACD0F5F5F4F4F4F4F4F4F4D0D0B08868646444",
      INIT_35 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_36 => X"2020242444444444444444444444444424244444444444444444444444444444",
      INIT_37 => X"2020202020202020200000000000002020202020000000000000000000000000",
      INIT_38 => X"D0B0B08C44202020202020202020202020202020000020202020202020202020",
      INIT_39 => X"20202020242424242024242420202020202020202020202020202020202064B0",
      INIT_3A => X"4444444444444444444464646468646444444420202424242024242444444424",
      INIT_3B => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_3C => X"4444444444444444242424244444444444444444242444244444444464646444",
      INIT_3D => X"4444444444444444444444442424242444444444444444444444444424242424",
      INIT_3E => X"4444444444444444444444444444444444444444444444444444444444446868",
      INIT_3F => X"4444444444444444444444444444444464B0D5F5D16844444444444444444444",
      INIT_40 => X"6468686868686868686868644464686868686468686464444444444444444444",
      INIT_41 => X"88D0D1D0D5B06444444444444444242424444444444444444444444444444444",
      INIT_42 => X"4444444444444444242424242424242424202024242444444444242444444444",
      INIT_43 => X"64646868686868688888888C8888ACD0D0F0F0F0F0D0D0D0D0D0AC6864444444",
      INIT_44 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_45 => X"2020202424444444444444444444444424244444444444444444444444444444",
      INIT_46 => X"2020202020202020200000000000002020202020000000000000000000000000",
      INIT_47 => X"D5AC884420002020202020202020202020202020000020202020202020202020",
      INIT_48 => X"2020202024242424242424242020202020202020202020202020202020448CD5",
      INIT_49 => X"4444444444444444444464646464644444444420242424242424242444442424",
      INIT_4A => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_4B => X"4444444444444444242424244444444444444424242424444444646464646444",
      INIT_4C => X"4444444444444444444444444424242444444444444444444444444424242424",
      INIT_4D => X"4444444444444444444444444444444444444444444444444444444444686868",
      INIT_4E => X"4444444444444444444444444444444464D0F5F5B06440444444444444444444",
      INIT_4F => X"64686868686868686864644444646868688C8C8C684464444444444444444444",
      INIT_50 => X"88B0D1D0D08C4444444444444444242444444444444444244444444444444464",
      INIT_51 => X"4444444444442424242424242424242424242424242424202424444444444444",
      INIT_52 => X"446464686868686888888888888888ACD0D0D0D0D0D0D0D0D0AC886444444444",
      INIT_53 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_54 => X"2020202020242424444444444444444424244444444444444444444444444444",
      INIT_55 => X"2020202020202020200000000000002020202020000000000000000000000000",
      INIT_56 => X"D58C442020202020202020202020202020202020000020202020202020202020",
      INIT_57 => X"202020202424242424242424202020202020202020202020202020202068D0D5",
      INIT_58 => X"4444444444444444444444646464644444442420202424242424242444442420",
      INIT_59 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_5A => X"4444444444444424202424444444444444442424242020444468888868644444",
      INIT_5B => X"4444444444444444444444444444444444444444444444444444444424242444",
      INIT_5C => X"4444444444444444444444446464646444444444444444444444444468686864",
      INIT_5D => X"44444444444444444444444444444444448CB0B08C4444444444444444444444",
      INIT_5E => X"686868686868686864644444646468688CD0D1B0684444444444444444444444",
      INIT_5F => X"6488ACAC88644444444444444444444444444444444444444444444444446468",
      INIT_60 => X"4444444444442424242424242424242424242424242420202444444444444464",
      INIT_61 => X"44444464686868686868686868686888ACACACB0B0B0ACAC8C68644444242444",
      INIT_62 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_63 => X"2020202020202020242444444444444424244444444444444444444444444444",
      INIT_64 => X"2020202020202020200000000000002020202020000000000000000000000000",
      INIT_65 => X"D588202020202020202020202020202020202020000020202020202020202020",
      INIT_66 => X"20202020242424242424242420202020202020202020202020202020208CD5D5",
      INIT_67 => X"4444444444444444446464646464444444442420242424202424242444242020",
      INIT_68 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_69 => X"4444444444442424202024444444444444442024442044648CACACAC8C684444",
      INIT_6A => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_6B => X"4444444444646464646464646464646464644444444444444444446468686844",
      INIT_6C => X"4444444444444444444444444444444444646868444444404444444444444444",
      INIT_6D => X"68686868686464644464646468686868B0D1D1D18C4444444444444444444444",
      INIT_6E => X"4444646444444444444444444444444444444444444444444444444444646868",
      INIT_6F => X"4444444444442424242424242424242444242424242424244444444444444464",
      INIT_70 => X"4444444464686868686864686864646468888CACAC8C88886444444444202444",
      INIT_71 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_72 => X"2020202020202020242424242444444424244444444444444444444444444444",
      INIT_73 => X"2020202020202020200000000000002020202020000000000000000000000000",
      INIT_74 => X"B064202020202020202020202020202020202020000020202020202020202020",
      INIT_75 => X"202020202424242424242420202020202020202020202020202020202068B0D5",
      INIT_76 => X"4444444444444444446464444444444444242020242424202424244444242020",
      INIT_77 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_78 => X"444444444444242020204444444444444444242444204488D0D0D0B0AC684444",
      INIT_79 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_7A => X"4444446464646464646464686868686864646444444444444444446868686444",
      INIT_7B => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_7C => X"68686864646464646464646868686868B0D0D1D18C4444444444444444444444",
      INIT_7D => X"4444444444444444444444444444444444442424444444444444444464686868",
      INIT_7E => X"2424242424242424242424242424242424242424444444444444444444444444",
      INIT_7F => X"4444444444644464686464646464446444444464644444444040444444242444",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__34_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(15),
      I3 => addra(12),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__34_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized4\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized4\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__14_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_01 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_02 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_03 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_04 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_05 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_06 => X"2020202020000000202020202020202020202020202020202020202020202020",
      INIT_07 => X"20202020202020002020000000000000200020688CB0D0D0AC64402020202020",
      INIT_08 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_09 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0A => X"0000000000002020002020202020202000202020202020242424202020202020",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"2020202020202020202020202020202020202020202020000000000000000000",
      INIT_0D => X"2020202020000000202020202020202020202020202020202020202020202020",
      INIT_0E => X"2020202020202020202020202020202020202020204444644440202020202020",
      INIT_0F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_10 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_11 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_12 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_13 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_14 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_15 => X"2020202020000000202020202020202020202020202020202020202020202020",
      INIT_16 => X"202020202020200020200000000000000000202064888C886844404020202020",
      INIT_17 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_18 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_19 => X"0000000000000020000000202020202020202020202020204444242020202020",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"2020202020202020202020202020202020202020202020200000000020200000",
      INIT_1C => X"2020202020000000202020202020202020202020202020202020202020202020",
      INIT_1D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_20 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_21 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_22 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_23 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_24 => X"2020202020200000202020202020202020202020202020202020202020202020",
      INIT_25 => X"2044686844202020202020000000000000202020204444404420204420202020",
      INIT_26 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_27 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_28 => X"0000000000000000000000000000000020002020202020202024242420202020",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"2020202020202020202020202020202020202020202020200000000000200000",
      INIT_2B => X"2020202020200000202020202020202020202020202020202020202020202020",
      INIT_2C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_30 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_31 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_32 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_33 => X"2020202020200000002020202020202020202020202020202020202020202020",
      INIT_34 => X"20688CAC8C442020202020000000000000202020202020202020442420202020",
      INIT_35 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_36 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_37 => X"0000000000000000000000000000000000002020202020242020242424202020",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"2020202020202020202020202020202020202020202020202020202000000000",
      INIT_3A => X"2020202020200000202020202020202020202020202020202020202020202020",
      INIT_3B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_40 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_41 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_42 => X"2020202020200000202020202020202020202020202020202020202020202020",
      INIT_43 => X"20688C8C8C440020202020000000000020200000202020202424442424442020",
      INIT_44 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_45 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_46 => X"0000000000000000000000000000000000002020202020446848444420202020",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"2020202020202020202020202020202020202020202020202020202020000020",
      INIT_49 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4A => X"2020202020202020202020202020202020202020202020000020202020202020",
      INIT_4B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_50 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_51 => X"2020202020202020000000202020202020202020202020202020202020202020",
      INIT_52 => X"20446C8C68442020202000000000000000002020202020202024242424242420",
      INIT_53 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_54 => X"2020202020002020202020202020202020202020202020202020202020202020",
      INIT_55 => X"00000000000000000000000000000000002000202020688CACAC884420442420",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"202020202020202020202020202020202020202020202020448C8C8C44002000",
      INIT_58 => X"2020202020202020000000000000000020202020202020202020202020202020",
      INIT_59 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_60 => X"2020202020202020202000202020202020202020202020202020202020202020",
      INIT_61 => X"0020444424202020000000000000000000002020202020202424242424242420",
      INIT_62 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_63 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_64 => X"0000000000000000000000000000000000200000204088ACB0B08C6444444420",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"2020202020202020202020202020202020202020202020208CACB0AC68202000",
      INIT_67 => X"2020204064686444202000000000000020202020202020202020202020202020",
      INIT_68 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_69 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6C => X"2020244444444444242424202020202024242424242424202044404468684440",
      INIT_6D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6F => X"2020202020202020202000202020202020202020202020202020202020202020",
      INIT_70 => X"0000002000000020000000000000000000002020202020202424244444242424",
      INIT_71 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_72 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_73 => X"0000000000000000000000000000000000200000204088ACACAC8C4440404420",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"2020202020202020202020202020202020202020202020208CACB0B168200000",
      INIT_76 => X"202020648CACAC8C202020000020202020202020202020202020202020202020",
      INIT_77 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_78 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_79 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7A => X"4444444444444424202020202020202020202020202020202020202020202020",
      INIT_7B => X"444444444444444444444444444444444444444444444444444488B0D1D1AC64",
      INIT_7C => X"2020202020202020202020202020202020202020202020202424244444444444",
      INIT_7D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7E => X"2020202020202020202000202020202020202020202020202020202020202020",
      INIT_7F => X"2020000000202000000000000000000000000020202020202424244444442424",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__14_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__14_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized40\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized40\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized40\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized40\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__46_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_01 => X"2020202020202020202020202024242424244444444444444444444444444444",
      INIT_02 => X"2020202020202020200000000000002020202020000000000000000000000000",
      INIT_03 => X"4420202020202020202020202020202020202020000020202020202020202020",
      INIT_04 => X"2020202024242424242424202020202020202020202020202020202020406468",
      INIT_05 => X"4444444444444444446464444444444444202020242424202424244424242020",
      INIT_06 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_07 => X"4444444444442420202044444444444444442444442044ACD0D0D0D0B0884444",
      INIT_08 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_09 => X"6464646464646868686868686868686868686464444444444464686868686444",
      INIT_0A => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_0B => X"6868686464646464646868686868686888ACAC8C644444444444444444444424",
      INIT_0C => X"4444444424242424444444444444444444242424444444444444446468686868",
      INIT_0D => X"2424242020202020242444444444442424242444444444444444444444444444",
      INIT_0E => X"4444444444444444444444444444444444444420202444442040444424242444",
      INIT_0F => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_10 => X"2020202020202020202020202020202024244444444444444444444444444444",
      INIT_11 => X"2020202020202020200000000000002020202020000000000000000000000000",
      INIT_12 => X"2020202020202020202020202020202020202020000020202020202020202020",
      INIT_13 => X"2020202024242424242424202020202020202020202020202020202020204040",
      INIT_14 => X"4444444444444444888888686444444424202020242424202424244424202020",
      INIT_15 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_16 => X"4444444444442420202044444444444424442444442064B0D0D0D0D0B0884444",
      INIT_17 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_18 => X"4464646464646464686868686868686868686464644444444464686868684444",
      INIT_19 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_1A => X"6868686464646464686868686868686464646864444444444444444444444424",
      INIT_1B => X"2444242424444444242444444444444444242424444444444444646868686868",
      INIT_1C => X"2020202020202020242424442444242424244444444444444444444444444444",
      INIT_1D => X"4444444444444444444444444444444444444444244444444040442424242424",
      INIT_1E => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_1F => X"2020202020202020202020202020202024244444444444444444444444444444",
      INIT_20 => X"2020202020202020000000000000202020200000000000000000000000000000",
      INIT_21 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_22 => X"2020202024242424242420202020202020202020202020202020202020404444",
      INIT_23 => X"24444424444468ACB0D0D0AC8844442020244424202020202444242420202020",
      INIT_24 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_25 => X"4444444444202020202444444444444424442424402044ACB0D0D0D0B0684444",
      INIT_26 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_27 => X"6464686864646464686868686868686868686464646864646468686868444444",
      INIT_28 => X"4444444444444444444444444444444444444444444444444444444444646464",
      INIT_29 => X"6864646464646868686868686868644444444444444444444444444444444444",
      INIT_2A => X"4444444444444444444444444444444444444444444444446868686868686868",
      INIT_2B => X"2020202024242424242424442444444444444444444444444444444444444444",
      INIT_2C => X"4444444444444444444444444444442424242424242424242424242424242424",
      INIT_2D => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_2E => X"2020202020202020202020202020202020202020202020202424444444444444",
      INIT_2F => X"2020202020202020000000000000202020200000000000000000000000000000",
      INIT_30 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_31 => X"2020202024242424242420202020202020202020202020202020202020202020",
      INIT_32 => X"4424244444648CB0D0D0D0D0AC68442020244424202020204444242420202020",
      INIT_33 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_34 => X"444444442420202020444444444444242424242020404468ACB0D0AC88444444",
      INIT_35 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_36 => X"6464686864646468686868686868886868686864646864686868686868444444",
      INIT_37 => X"4444444444444444444444444444444444444444444444444444444444446464",
      INIT_38 => X"6864646868686868686868686868646444444444444444444444444444444444",
      INIT_39 => X"4444444444444444444444444424242444444444444444646868686868686868",
      INIT_3A => X"2020202024242424444444444444444444444444444444444444444444444444",
      INIT_3B => X"2424242424242424242424242424242424242424242424242424242424242424",
      INIT_3C => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_3D => X"2020202020202020202020202020202020202020202020202424242424242444",
      INIT_3E => X"2020202020202020000000000000202020200000000000000000000000000000",
      INIT_3F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_40 => X"2020202024242424242420202020202020202020202020202020202024442420",
      INIT_41 => X"442444444468B0D0D0D0D0D0B08C442020242424202020244444242420202020",
      INIT_42 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_43 => X"4444444424202020244444444444442424202020446888888888886844204444",
      INIT_44 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_45 => X"6464686868686868888888888888888868686868646468686868686864444444",
      INIT_46 => X"4444444444444444444444444444444444444444444444444444444444446464",
      INIT_47 => X"6864646868686868686868686864644444444444444444444444444444444444",
      INIT_48 => X"4444444444444444444444444424242444444444444464686868686868686464",
      INIT_49 => X"2020202020244444444444444444444444444444444444444444444444444444",
      INIT_4A => X"2424242424242424242424242424242424242424242424242424242424242424",
      INIT_4B => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_4C => X"2020202020202020202020202020202020202020202020202020202020242424",
      INIT_4D => X"2020202020202020000000000000202020200000000000000000000000000000",
      INIT_4E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4F => X"2020202020242424242020202020202020202020202020202020202020242420",
      INIT_50 => X"24444420448CB0D0D0D0D0D0D08C442020242420202020244444242420202020",
      INIT_51 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_52 => X"44444444242020204444444444444424202020448CB0D0D0AC88644444444424",
      INIT_53 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_54 => X"646868686868888888888C8C8C8C8C8888886868686868686868686864444444",
      INIT_55 => X"4444444444444444444444444444444444444444444444444444444444646464",
      INIT_56 => X"686464686868888CAC8C88646464444444444444444444444444444444444444",
      INIT_57 => X"4444444444444444444444442424244444444444446468686868686868646464",
      INIT_58 => X"2020202024444444444444444444444444444444444444444444444444444444",
      INIT_59 => X"2424242424242424242424242424242424242420202020202424242424242420",
      INIT_5A => X"2424242424242424444444444444444444444444444444442424242424242424",
      INIT_5B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5C => X"2020202020202020000000000000202020200000000000000000000000000000",
      INIT_5D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5E => X"2020202020242424202020202020202020202020202020202020202024442420",
      INIT_5F => X"20444440448CB0D0D0D0D0D0B08C442020242420202024444444242420202020",
      INIT_60 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_61 => X"4444442424202020444444444444242020204488D0D0D0D0D5AC684444444424",
      INIT_62 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_63 => X"6868686868888888888CACACACAC8C8C88888868686868688868686444444444",
      INIT_64 => X"4444444444444444444444444444444444444444444444444444444444646464",
      INIT_65 => X"446468686888ACD0D5D08C686444444444444444444444444444444444444444",
      INIT_66 => X"4444444444444444444444444444444444444444646868686868686864646464",
      INIT_67 => X"2024242444444444444444444444444444444444444444444444444444444444",
      INIT_68 => X"2020202020202020202020202020202024202020202020202424242424202420",
      INIT_69 => X"2020202020202020242424242424242424242424242424242020202020202020",
      INIT_6A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6B => X"2020202020202020000000000000202020200000000000000000000000000000",
      INIT_6C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6D => X"2020202020202020202020202020202020202020202020202020204444442020",
      INIT_6E => X"442044444488B0D0D0D0D0D0AC68442020242020202024444444242420202020",
      INIT_6F => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_70 => X"24442424242020204444444444442420402064ACD0F4F4F4D0D0884444444444",
      INIT_71 => X"4444444444444444444444444444444444444444444444244444444444444444",
      INIT_72 => X"6868686868888C8C8CACACACACACACAC8C8C8888686888888868686464444444",
      INIT_73 => X"4444444444444444444444444444444444444444444444444444444444646464",
      INIT_74 => X"446868686888D0F5F9F5AC684444444444444444444444444444444444444444",
      INIT_75 => X"4444444444444444444444444444444444444468686868686868686464646464",
      INIT_76 => X"2424244444444444444444444444444444444444444444444444444444444444",
      INIT_77 => X"2020202020202020202020202020202020202020202020202424242424242020",
      INIT_78 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_79 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7A => X"2020202020202020000000000000202020200000000000000000000000000000",
      INIT_7B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7C => X"2020202020202020202020202020202020202020202020202020204444444444",
      INIT_7D => X"4420444444648CB0D0D0D0AC8844442020202020202024444444242420202020",
      INIT_7E => X"4444444424444444444444444444444444444444444444444444444444444444",
      INIT_7F => X"24242424202020204444444444442020444068B0D0F4F4F4D0D08C4444444444",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__46_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__46_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized41\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized41\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized41\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized41\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__31_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4444444444444444444444444444444444444444444444244444444444444444",
      INIT_01 => X"6868686868888C8CACB0D0D0D0D0D0ACAC8C8888888888888868646464644444",
      INIT_02 => X"4444444444444444444444444444444444444444444444444444444444646468",
      INIT_03 => X"646868686888D0F5F5F5AC644444444444444444444444442424244444444444",
      INIT_04 => X"4444444444444444444444444444444444646868686868686868646464646468",
      INIT_05 => X"2444444444444444444444444444444444444444444444444444444444444444",
      INIT_06 => X"2020202020202020202020202020202020202020202020202424242424242424",
      INIT_07 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_08 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_09 => X"2020202020202020000000000000202020200000000000000000000000000000",
      INIT_0A => X"6844202020202020202020202020202020202020202020202020202020202020",
      INIT_0B => X"242420202020202020202020202020202020202020202020202020444464888C",
      INIT_0C => X"20444444444468ACB0B0AC8C6840402020202020202044444444242420202020",
      INIT_0D => X"4444444424244444444444444444444444444444444444444444444444444444",
      INIT_0E => X"24242420202020204444444444442020204068B0F4F4F4F4D4D0684444444044",
      INIT_0F => X"4444444444444444444444444444444444444444444444244444444444444444",
      INIT_10 => X"6868686868888CACB0D0D0D5D5D0D0D0ACAC8888888888886868646464644444",
      INIT_11 => X"4444444444444444444444444444444444444444444444444444444444646468",
      INIT_12 => X"686868686888ACD5D5D188444444444444444444444444442424244444444444",
      INIT_13 => X"4444444444444444444444444444444464686868686868686864646464646868",
      INIT_14 => X"2444444444444444444444444444444444444444444444444444444444444444",
      INIT_15 => X"2020202020202020202020202020202020202020202020202424242424242424",
      INIT_16 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_17 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_18 => X"2020202020202020200000202020202000000000000000000000000000000000",
      INIT_19 => X"B08C442020202020202020202020202020202020202020202020202020202020",
      INIT_1A => X"20202020202020202020202424242420202020202020202020244440648CB0B0",
      INIT_1B => X"2444444444446464686868444420202020202020202444442020202020202020",
      INIT_1C => X"4444442024444444444444444444442444444444444444444444444444444444",
      INIT_1D => X"20202424242420204444444444242020444064ACD0D0D0F4D0AC644444444444",
      INIT_1E => X"4444444444444444444444444444444444444444444444444444444444442444",
      INIT_1F => X"68686868888CACACD0D5F9FAFAF9F4D0B0ACAC8C8C8C88886868686464444444",
      INIT_20 => X"4444444444444444444444444444444444444444444444444444444464646464",
      INIT_21 => X"68686868686868688C6844444444444444444444444444444444444444444444",
      INIT_22 => X"4444444444444440444444444464646468686868686864646864646464646868",
      INIT_23 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_24 => X"2020202020202020202020202020202020202020202024242020242444242424",
      INIT_25 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_26 => X"2020202024242424202020202020202020202020202020202020202020202020",
      INIT_27 => X"2020202020202020000000200000002000000000000000000000000000000000",
      INIT_28 => X"B08C682020202020202020202020202020202020202020202020202020202020",
      INIT_29 => X"2020202020202020202020242424242020202020202020202020444468ACD0D0",
      INIT_2A => X"2444444444444464444444442020242420202020202444442020202020202020",
      INIT_2B => X"4444442024444444444444444444442444444444444444444444444444444444",
      INIT_2C => X"2020202020244444444444444424202024444488ACD0D0D0AC68444444444444",
      INIT_2D => X"4444444444444444444444444444444444444444444444444444444444442444",
      INIT_2E => X"68686868888CACACD0F5FEFEFEFEF9D0B0ACACAC8C8C88886868686464444444",
      INIT_2F => X"4444444444444444444444444444444444444444444444444444444464646464",
      INIT_30 => X"6868686868686864444444444444444444444444444444444444444444444444",
      INIT_31 => X"4444444444444444444444446464646868686868686864646464646464686868",
      INIT_32 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_33 => X"2020202020202020202020202020202020242424242444442424242424244444",
      INIT_34 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_35 => X"2020202020242424202020202020202020202020202020202020202020202020",
      INIT_36 => X"2020202020202020000020202020202000000000000000000000000000000000",
      INIT_37 => X"B0AC682020202020202020202020202020202020202020202020202020202020",
      INIT_38 => X"2020202020202020202020242424202020202020202020202020444468ACD0B0",
      INIT_39 => X"4444444444444444444444442020242420202020202444442020202020202020",
      INIT_3A => X"4444242044444444444444444444442444444444444444444444444444442424",
      INIT_3B => X"202020202044444444444444442420202444444468888C886844442444444444",
      INIT_3C => X"4444444444444444444444444444444444444444444444444444444444442424",
      INIT_3D => X"646868888CACACCCD5F9FEFEFFFEF9D5D0B0ACACAC8C88886868686464444444",
      INIT_3E => X"4444444444444444444444444444444444444444444444444444444444646464",
      INIT_3F => X"6868686868644444444444444444444444444444444444444444444444444444",
      INIT_40 => X"4040444444444444444444646464686868686868686864646464646468686868",
      INIT_41 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_42 => X"2020202020202020202020202020202024202020244424204444242444444444",
      INIT_43 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_44 => X"2020202020202024242420202020202020202020202020202020202020202020",
      INIT_45 => X"2020202020202020202020202020202000000000000000000000000000000000",
      INIT_46 => X"B08C442020202020202020202020202020202020202020202020202020202020",
      INIT_47 => X"20202020202020202020202424242020202020202020202020244444648CB0B0",
      INIT_48 => X"4444444444444444444444442420242420202020202424442020202020202020",
      INIT_49 => X"4444242444444444444444444444442444444444444444444444444444242424",
      INIT_4A => X"2020202024444444444444442424202424444444444444444444242424444444",
      INIT_4B => X"4444444444444444444444444444444444444444444444444444444444442424",
      INIT_4C => X"646868888CACACCCD0F9FEFEFEFEF9D5B0B0ACACAC8C88686868686444444444",
      INIT_4D => X"4444444444444444444444444444444444444444444444444444444444646464",
      INIT_4E => X"6868686868444444444444444444444444444444444444444444444444444444",
      INIT_4F => X"2020444444444444446464646868686868686868686864646464686868686868",
      INIT_50 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_51 => X"2020202020202020202020202020202020202020244444444444444444444444",
      INIT_52 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_53 => X"2020202020202020242424242424242420202020202020202020202020202020",
      INIT_54 => X"2020202020202020200020202020202000000000000000000000000000000000",
      INIT_55 => X"6844202020202020202020202020202020202020202020202020202020202020",
      INIT_56 => X"202020202020202020202024242420202020202020202020204444444464888C",
      INIT_57 => X"4444444444444444444444202020242420202020242424242020202020202020",
      INIT_58 => X"4444242444444444444444444424242444444444444444444444444424242424",
      INIT_59 => X"2020202044444444444444242020242444444444444444444444442444444444",
      INIT_5A => X"4444444444444444444444444444444444444444444444444444444444442424",
      INIT_5B => X"64686888888CACACD0F5FAFEFEFAF5D0B0B0ACAC8C8888686868646444444444",
      INIT_5C => X"4444444444444444444444444444444444444444444444444444444444646464",
      INIT_5D => X"6868686444444444444444444444444444444444444444444444444444444444",
      INIT_5E => X"2044444444444444646468686868686868686868686868646468686868686868",
      INIT_5F => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_60 => X"2020202020202020202020202020202040444444202044444444444444444444",
      INIT_61 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_62 => X"2020202020202020242424242424242420202020202020202020202020202020",
      INIT_63 => X"2020202020202020002020200020202000000000000000000000000000000000",
      INIT_64 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_65 => X"2020202020202020202020242424202020202020202020202044442020202044",
      INIT_66 => X"4444444444444444444420202020242420202024242424242020202020202020",
      INIT_67 => X"4424202444444444444444242424244444444444444444444444442424242424",
      INIT_68 => X"2020244444444444444444202020244444444444444444442444442444444444",
      INIT_69 => X"4444444444444444444444444444444444444444444444444444444444442424",
      INIT_6A => X"68686868888CACACB0D0F5F9F9F5D0D0D0B0ACAC8C8868686868646444444444",
      INIT_6B => X"4444444444444444444444444444444444444444444444444444444444446464",
      INIT_6C => X"6868644444444444444444444444444444444444444444444444444444444444",
      INIT_6D => X"4444444444446464686868686868686864686868686868686868686868686868",
      INIT_6E => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_6F => X"2020202020202020202020202424244444444444444444444444444444444444",
      INIT_70 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_71 => X"2020202020202020202024242424242424242420202020202020202020202020",
      INIT_72 => X"2020202020202020002020002044242000000000000000000000000000000000",
      INIT_73 => X"0020202020202020202020202020202020202020202020202020202020202020",
      INIT_74 => X"2020202020202020202024242420202020202020202020204444242420202020",
      INIT_75 => X"4444444444444444444424202020202020202024242424242020202020202020",
      INIT_76 => X"2420202444444424444424202024244444242424242424242424242424242420",
      INIT_77 => X"2020444444444444444444202020244444444444444444442444444444444444",
      INIT_78 => X"4444444444444444444444444444444444444444444444444444444444442420",
      INIT_79 => X"6868686868888CACACB0D0D0D0D0D0CCB0B0AC8C888868686868646444444444",
      INIT_7A => X"4444444444444444444444444444444444444444444444444444444444446464",
      INIT_7B => X"6464644444444444444444444444442044444444444444444444444444444444",
      INIT_7C => X"4444444444646868686868686868646464646464646468686868686868686868",
      INIT_7D => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_7E => X"20202020202020202424244444444444444444688CAC8C8C6864644444444444",
      INIT_7F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__31_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(15),
      I3 => addra(12),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__31_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized42\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized42\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized42\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized42\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__43_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"2020202020202020202020202020242424242424242424242020202020202020",
      INIT_01 => X"202020202020202000202020488D8D6820000000000000000000000000000000",
      INIT_02 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_03 => X"2020202020202020202024242420202020202020202020204444202020202020",
      INIT_04 => X"4444444444444444444420202020202020202424242424242020202020202020",
      INIT_05 => X"2420202444444424444424202020242424242424242424442444242424242420",
      INIT_06 => X"2040444444444444444424202020244444444444444444244444444444444440",
      INIT_07 => X"4444444444444444444444444444444444444444244444444444444444242420",
      INIT_08 => X"6868686868888CACACACD0D0D0D0CCACACACAC8C886868686868644444444444",
      INIT_09 => X"4444444444444420444444444444444444444444444444444444444444446464",
      INIT_0A => X"4444646464646868444444444444444444444444444444444444444444444444",
      INIT_0B => X"4444444464686868686868686864646464646464646464646868686868686864",
      INIT_0C => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_0D => X"20202020202020204444444444444444446488ACB0D0B0B06868644444444444",
      INIT_0E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0F => X"2020202020202020202020202020202024242424242424242020202020202020",
      INIT_10 => X"2020202000000000202020208CB1D1B020000000202000000000000000000000",
      INIT_11 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_12 => X"2020202020202020242424242420202020202020202020444424242020202020",
      INIT_13 => X"4444444444444444442424202020202024202424242420202424242420202020",
      INIT_14 => X"2424242424444444444424202020244424244444444444444444202020244444",
      INIT_15 => X"20648CB0AC684444442420202444444444444444444444404444444444444444",
      INIT_16 => X"4444444444444444444444444444444444444444444444444444442420202020",
      INIT_17 => X"68686868686888888C8CACACACACACACAC8C8C88686868686464444444444444",
      INIT_18 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_19 => X"6464686868686844444444442424244444444424242424242444444444444444",
      INIT_1A => X"6868686868686868686868686464646464646464686868686868686868644444",
      INIT_1B => X"4444444444444444444444446464646464644444444444442424242444444444",
      INIT_1C => X"4444444444444444444444444444444444688CD0D0D0D0D0B068444444444444",
      INIT_1D => X"2020242024202420202020202020202024242424242424242020202424242444",
      INIT_1E => X"2020202020202020202020202020202024242424242424242424242424242424",
      INIT_1F => X"20202020000000000020202088B1D18C20000000002000000000000000000000",
      INIT_20 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_21 => X"2020202020202020242424242420202020202020202020244424242020202020",
      INIT_22 => X"4444444444444444242020202020242024242424244444242424242420202020",
      INIT_23 => X"2424242424444444442424202024244424244444444444444444202020444444",
      INIT_24 => X"4488B0B0B0AC6420442420202444444444444444444440204444444444444444",
      INIT_25 => X"4444444444444444444444444444444444444444444444444444242420202040",
      INIT_26 => X"64686868686868888C8C8C8C8C8C8C8C8C8C8888686868686464444444444444",
      INIT_27 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_28 => X"6468686868686844444444242424244424444444242424244444444444444444",
      INIT_29 => X"6868686868686868686868646464646464686868686868686868686864444444",
      INIT_2A => X"4444442444444444444444444464444444444444444424242424244444446464",
      INIT_2B => X"444444444444444444444444444444444468ACD0D0D0D0D0AC88444444444444",
      INIT_2C => X"2424242424242424242424242424242424242424242424244444444444444444",
      INIT_2D => X"2020202020202020202020202020202020202020202020202424242424242424",
      INIT_2E => X"2020202020000000002020204488884420000000000000000000000000000000",
      INIT_2F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_30 => X"2020202020202020242424242420202020202020202020444424242020202020",
      INIT_31 => X"4444444444444444202020242424202020444444204444444444242420202020",
      INIT_32 => X"2424242424444444242424202024244424244444444444444424202020444444",
      INIT_33 => X"44ACB0B0D0B06820442020242444444444444444444444442044444444444420",
      INIT_34 => X"4444444444444444444444444444444444444444444444444444242420202040",
      INIT_35 => X"6464686868686868888888888888888888886868686868686464444444444444",
      INIT_36 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_37 => X"6868686868686444444444242424244424444444444444444444444444444444",
      INIT_38 => X"6868686868686868686868646464646468686868686868686868684444444444",
      INIT_39 => X"4440444040444444444444444444444444444444442424244444444444686868",
      INIT_3A => X"444444444444444444444444444444444468ACD0D0D0D0D0AC68444444444444",
      INIT_3B => X"2424242424242424242424242424242424242424242424244444444444444444",
      INIT_3C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3D => X"2020202020200000202020202020202020000000000000000000000000000000",
      INIT_3E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3F => X"2020202020202020242424242020202020202020202024444424242020202020",
      INIT_40 => X"4444444444444444202024444420202044686868444044444444242420202020",
      INIT_41 => X"2424242424242424242424242424244424244444444444444424202040444444",
      INIT_42 => X"4488B0D1B18C4420402024244444444444444444444424442444444444442424",
      INIT_43 => X"4444444444444444444444444444444444444444444444444444242420202444",
      INIT_44 => X"6464646868686868686888888888888868686868686868644444444444444444",
      INIT_45 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_46 => X"6868686868684444444424202424244424444444444444444444444444444444",
      INIT_47 => X"6868686868686868686464646868686468686868886868686868444444444468",
      INIT_48 => X"4044888C8C684464644444444444444444444444444444444444446868686868",
      INIT_49 => X"4444444444444444444444444444444444648CB0D0D0D0B08C44444444444440",
      INIT_4A => X"2424242424242424242424242424242424242424242424244444444444444444",
      INIT_4B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4C => X"2020202020200000202020200000202020202000000000000000000000000000",
      INIT_4D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4E => X"2020202020202020442424202020202020202020202024442424202020202020",
      INIT_4F => X"444444444444442420202024242024448CB0B0AC884444444444242420202020",
      INIT_50 => X"2424242424242424202024242424444424244444444444442420202044444444",
      INIT_51 => X"4464888C8C684444202024444444444444444444444444242444444444242020",
      INIT_52 => X"4444444444444444444444444444444444444444444444444444242020242444",
      INIT_53 => X"4464646468686868686868688888686868686868686868644444444444444444",
      INIT_54 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_55 => X"6868686868444444442424202424244424244444444444444444444444444444",
      INIT_56 => X"8868686868686868646868686868686868686868686868684444444444446868",
      INIT_57 => X"6488D0D5D1AC6864444444444444444444444444444444444464686868686868",
      INIT_58 => X"4444444444444444444444444444444444446888ACACAC8C44204444448CAC88",
      INIT_59 => X"2020202020202020202020202020202024242424242424244444444444444444",
      INIT_5A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5B => X"2020202020200000202000200020202000202000000000000000000000000000",
      INIT_5C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5D => X"2020202020202424442424202020202020202020202444442424202020202020",
      INIT_5E => X"4444444444442420202020202020448CD0D0D0D0AC6844444444242420202020",
      INIT_5F => X"2444442424242424202024244444442424244444444444442020202044444444",
      INIT_60 => X"4444444444444420202024444444444444444444444440202044444444242020",
      INIT_61 => X"4444444444444444444444444444242444444444444444444424242020242444",
      INIT_62 => X"4444446464646464686868686868686868686868686464644444444444444444",
      INIT_63 => X"4444442444444444444444444444444444444444444444444444444444444444",
      INIT_64 => X"6868686844444444242424242424242424244444444444444444444444444444",
      INIT_65 => X"6868686868686868686868686868686868686868686868644444444464686868",
      INIT_66 => X"8CACD1F5D5D06844444444444444444444444444444444446868686868886868",
      INIT_67 => X"4444444444444444444444444444444444404444686864444444444488D1D5D0",
      INIT_68 => X"2020202020202020202020202020202024242424242424242424242444444444",
      INIT_69 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6A => X"2020202020200000202000200020002000202020000000000000000000000000",
      INIT_6B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6C => X"2020202020202424442424202020202020202020202444442424202020202020",
      INIT_6D => X"444444444444202020202020202048B0D0D0D0D0B08C44444444242420202020",
      INIT_6E => X"2444442424242424202024444444442424244444444444442020202044444444",
      INIT_6F => X"4444444444444420202044444444444444444444402044444444444424242424",
      INIT_70 => X"4444444444444444444444444444242444444444444444442424242020242444",
      INIT_71 => X"4444444444446464646868686868686868686868686444444444444444444444",
      INIT_72 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_73 => X"6868444444444444444444442424242424244444444444444444444444444444",
      INIT_74 => X"6868686868686868686868686868686868686868684444444444646868686868",
      INIT_75 => X"8C8CD0D1D1B06444444444442444444444444444446468686868686868686868",
      INIT_76 => X"44444444444444444444444444444444442020444444442044444464ACF5F5F5",
      INIT_77 => X"2020202020202020202020202020202020202020202020202020242424242444",
      INIT_78 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_79 => X"2020202020200000202000200020002000202020000000000000000000000000",
      INIT_7A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7B => X"2020202020202424444424202020202020202020202444442424202020202020",
      INIT_7C => X"444444444444202020202424202048B1D0D0F4D0B08C44444444242420202020",
      INIT_7D => X"2444442424242424202024444444442424244444444444442020202044444444",
      INIT_7E => X"4444444424242020202044444444444444444440204468888C68442424242424",
      INIT_7F => X"4444444444444444444444444444242444444444444444442424242020242444",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__43_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__43_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized43\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized43\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized43\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized43\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__52_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4444444444444444646468686868686864686868646444444444444444444444",
      INIT_01 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_02 => X"6844444444444444444444442424242024244444444444444444444444444444",
      INIT_03 => X"6868686464646868686868686868686868686864444444444464686868686868",
      INIT_04 => X"8868ACB0AC884044444444444444444444444464646868688888886868686868",
      INIT_05 => X"444444444444444444444444444420202020444444444444444444648CD1D5D0",
      INIT_06 => X"2020202020202020202020202020202020202020202020202020242424242444",
      INIT_07 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_08 => X"2020202020202020202020000000202020202000000000000000000000000000",
      INIT_09 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0A => X"2020202020244444242424202020202020202024444444442020202020202020",
      INIT_0B => X"4444444444202020202420202420448CD0D0D0D0B08844444424242020202020",
      INIT_0C => X"4424202020202020242424242444444424244424242420202020204444444444",
      INIT_0D => X"44444444242420202020444444444444644444442064B0D5D5B0682024242444",
      INIT_0E => X"4444444444444444444444444444444444444444444444444424242024244444",
      INIT_0F => X"4444444444444444686868686868686864646444444444444444444444444444",
      INIT_10 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_11 => X"4444444444444444444444242424242424244444444444444444444444444444",
      INIT_12 => X"6464686868686868686868686868686868644444444444686868686868686868",
      INIT_13 => X"4444444444444444444444444444446464446868686868888868686868686868",
      INIT_14 => X"2020202020202020202020444444444444444444444444444444446468688888",
      INIT_15 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_16 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_17 => X"2020200000202020202020202020202020202000000000000000000000000000",
      INIT_18 => X"2020202020444420202020202020202020202020202020202020202020202020",
      INIT_19 => X"2020202024244444242424202020202020202024444444442020202020202020",
      INIT_1A => X"44444444442020202024202020204468ACD0D0B08C6844442424202020202020",
      INIT_1B => X"2424202020202020242424242444444424242424242420202020404444444444",
      INIT_1C => X"44444444242420202044444444444444444444444468D0D4F5D5682020244444",
      INIT_1D => X"4444444444444444444444444444444444444444444444442424202024444444",
      INIT_1E => X"4444444444444444686868686464686464644444444444444444444444444444",
      INIT_1F => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_20 => X"4444444444444424444444442424242424444444444444444444444444242424",
      INIT_21 => X"6868646464686868686868686868686844444444444444646868686868686464",
      INIT_22 => X"44444444444444444444444468ACB0B08C686868888868686868686868686464",
      INIT_23 => X"2020202020202020444444444444444444444444444444444444444444444440",
      INIT_24 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_25 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_26 => X"2020200000202020202020202020202020202000000000000000000000000000",
      INIT_27 => X"2020204488AC8C64202020202020202020202020202020202020202020202020",
      INIT_28 => X"2020202024244444242424202020202020202024444444442020202020202020",
      INIT_29 => X"4444444444202020202420202420204468888868644444442424202020202020",
      INIT_2A => X"2424202020202020242424242444444424242424242420202020444444444444",
      INIT_2B => X"44444424242424202444444444444444444444444468D0F5F5D0684444244440",
      INIT_2C => X"4444444444444444444444444444444444444444444444442020202444444444",
      INIT_2D => X"4444444444444444646464646464646444444444444444444444444444444444",
      INIT_2E => X"2444444444444444444444444444444444444444444444444444444444444444",
      INIT_2F => X"4444444444242424444444444444444444444444444444444444444424242424",
      INIT_30 => X"6868646464686868686868686868684444444444646468686868686868644444",
      INIT_31 => X"202040404044444444444488B0D4F5F5D5AC6868886868686868686868646464",
      INIT_32 => X"2020202020202020444444444444444444444444444444444444444444444444",
      INIT_33 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_34 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_35 => X"2020202020202020202020202020202020202000000000000000000000000000",
      INIT_36 => X"20202068ACD1D18C202020202020202020202020202020202020202020202020",
      INIT_37 => X"2020202424244444242424202020202020202444444444242020202020202020",
      INIT_38 => X"4444444444202020202420202444204444444444444444442424202020202020",
      INIT_39 => X"2420202020202020242424242424242424242424242020202024444444444444",
      INIT_3A => X"44442424242424244444444464644444444444444444ACD0D08C444444444444",
      INIT_3B => X"4444444444444444444444444444444444444444444444442020202444444444",
      INIT_3C => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_3D => X"2444444444444444444444444444444444444444444444444444444444444444",
      INIT_3E => X"4444442424242420244444444444444444444444444444444444442420202424",
      INIT_3F => X"6868686868686868686868686864444444686868446868686868686844444444",
      INIT_40 => X"2020404040444444444464B0F5F4F5F5F5D08868686868686868646464646868",
      INIT_41 => X"2424242424242424444444444444444444444444444444444444444444444444",
      INIT_42 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_43 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_44 => X"2020202020202020202020202020202020202000000000000000000000000000",
      INIT_45 => X"20202068B1D1D18C202020202020202020202020202020202020202020202020",
      INIT_46 => X"2020242424444444242424202020202020202444444424242020202020202020",
      INIT_47 => X"4444444420202020202420202044444440404040444444202420202020202020",
      INIT_48 => X"2020202020202020242424242424242424242424202020202044444444444444",
      INIT_49 => X"4444242424242424444444646464444444444444444468686844204444444444",
      INIT_4A => X"4444444444444444444444444444444444444444444424242020244444444444",
      INIT_4B => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_4C => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_4D => X"2424242424242424242444444444444444444444444444444444242020242444",
      INIT_4E => X"68686868686868686868684464444488D5FAFAD58C6868686868644444442424",
      INIT_4F => X"4444444444444444646868D0F5F5F9F5F5D18C68686464686464646464646468",
      INIT_50 => X"2424242424242424444444444444444444444444444020204444202020202044",
      INIT_51 => X"2020202020202020202020202020202020202020202020202424242424242424",
      INIT_52 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_53 => X"2020202020202020202020202020202020202000000000000000000000000000",
      INIT_54 => X"202020448CB1B168202020202020202020202020202020202020202020202020",
      INIT_55 => X"2020242444444444242424202020202020204444444424242020202020202020",
      INIT_56 => X"4444444020202020202420202020204040404444444444202020202020202020",
      INIT_57 => X"2020202020202020444444242424242424242420202020202044444444444444",
      INIT_58 => X"444424202024244444444464646444444444444444444444202044688C8C6844",
      INIT_59 => X"4444444444444444444444444444444444444444442424242020244444444444",
      INIT_5A => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_5B => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_5C => X"2424242424242424242444444444444444444444444444444424242024244444",
      INIT_5D => X"686868686868686868646444444468D6FEFEFEFED58C64686864444424242424",
      INIT_5E => X"4444444444646468686868D0F5F5F5F5F5D18864686444646464646464646468",
      INIT_5F => X"2020202020202020202020202024242424242424242424244444444444444444",
      INIT_60 => X"2020202020202020202020202020202020202020202020202424242424242424",
      INIT_61 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_62 => X"2020202020202020202020202020202020202000000000000000000000000000",
      INIT_63 => X"2020202044644420202020202020202020202020202020202020202020202020",
      INIT_64 => X"2020244444444444242424202020202020244444444424242020202020202020",
      INIT_65 => X"4444444020202020242020202420202044204444444444442020202020202024",
      INIT_66 => X"2020202020202020444444242424242424242020202020202044444444444444",
      INIT_67 => X"4444202020242444444444646444444444444444444444242024648CACAC8C68",
      INIT_68 => X"4444444444444444444444444444444444444444242424242024444444444444",
      INIT_69 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_6A => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_6B => X"2424242424242424242444444444444444444444444444244424242424444444",
      INIT_6C => X"6868686868686868644444444444B1FEFFFFFFFEFEB168444444444424242424",
      INIT_6D => X"4444446464686868686468ACF4F5F5F5D18C6864646464686464646468686888",
      INIT_6E => X"2020202020202020202020202020202020202024242424244444444444444444",
      INIT_6F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_70 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_71 => X"2020202020202020202020202020202020202000000000000000000000000000",
      INIT_72 => X"2020242020202020202020202020202020202020202020202020202020202020",
      INIT_73 => X"2020244444444444242424202020202020244444444424242020202020202020",
      INIT_74 => X"4444442020202020202020244444442444444444444444442020202020202020",
      INIT_75 => X"2020202020202020444444242424242424242020202020202044444444444444",
      INIT_76 => X"444420202024444444444464644444444444444444444424244468ACB0AC8C68",
      INIT_77 => X"4444444444444444444444444444444444444444242424242444444444444444",
      INIT_78 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_79 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_7A => X"2444244424442444242444444444444444444444444424244424242444444444",
      INIT_7B => X"8888686868686464444444444468D5FEFFFFFEFEFEB144444444444424242424",
      INIT_7C => X"444468686868686868686868ACD0D0D0AC646464646464446464646868888C8C",
      INIT_7D => X"2020202020202020202020202020202020202020242424444444444444444468",
      INIT_7E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__52_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(15),
      I3 => addra(12),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__52_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized44\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized44\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized44\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized44\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__40_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0020202020202020202020202020202020202020202020200000000000000000",
      INIT_01 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_02 => X"2424444444442424242424202020202020444444444444202020202020202020",
      INIT_03 => X"4424202020242020202020244444444440444444444444202020202020202424",
      INIT_04 => X"2020202024242424242424242424242424242020202424244444444444444444",
      INIT_05 => X"2420202024444444444444444444444444444444444424202444688CB0AC8C68",
      INIT_06 => X"4444444444444444444444444444444444444420202020204444444444444444",
      INIT_07 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_08 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_09 => X"2424244444444444444444444444444444444444444444442424444444444444",
      INIT_0A => X"8C88686864644444444464686468B1FEFEFEFEFEFE8D24444444444424242424",
      INIT_0B => X"686868686868686864686864646868686464686864646444646468888CACACAC",
      INIT_0C => X"2020202020202020202020202024202044244444444444444444446464646868",
      INIT_0D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0E => X"2020202020202020202020202020202424242424242424242020202020202020",
      INIT_0F => X"0020202020202020202020202020202020202020202020200000000000000000",
      INIT_10 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_11 => X"2424444444442424442424202020202044444444444444202020202020202020",
      INIT_12 => X"4424202020242020202020244444444424444444444440202020202020242424",
      INIT_13 => X"2020202024242424242424242424242424242020242424244444444444444444",
      INIT_14 => X"242420204444444444444444444444444444444444444420444444688C8C6844",
      INIT_15 => X"4444444444444444444444444444444444444424202020204444444444444444",
      INIT_16 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_17 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_18 => X"2444444444444444444444444444444444444444444444442444444444444444",
      INIT_19 => X"88686864444444446468686868688CF5FEFEFEFEB54420442424242424242444",
      INIT_1A => X"68686868686868686464644444646444646464646464646868888CACACACACAC",
      INIT_1B => X"2020202020404040202024242424444444444444444444446464646464686868",
      INIT_1C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1D => X"2020202020202020202020202020202024242424242424242424242020202020",
      INIT_1E => X"2020446868442020202020202020202020202020202020202020000000000000",
      INIT_1F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_20 => X"4444444444442424442420202020204044444444444444202020202020202020",
      INIT_21 => X"4424202020202020202020244444444444444444444440202020202024242424",
      INIT_22 => X"2020202024242424242424242424242420202020202424244444444444444444",
      INIT_23 => X"2420242444444444646444444444444444444444444444204444444444444420",
      INIT_24 => X"4444444444444444444444444444444444444424202020244444444444444424",
      INIT_25 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_26 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_27 => X"4444444444444444444444444444444444444444242444444444444444444444",
      INIT_28 => X"6868644444446464686868686868688CFAFAFAB1484444444444444444444444",
      INIT_29 => X"6868686868646464444444444444446868646464686888888CACACB0ACAC8C8C",
      INIT_2A => X"2424202040404444442424244444444444444444444444446464646468686868",
      INIT_2B => X"2420202020202020202020202020202020202020202020202020202020202020",
      INIT_2C => X"2020202020202020202020202020202024242424242424242424242424242424",
      INIT_2D => X"20448C8C8C8C4420202020202020202020202020202020202020200000000000",
      INIT_2E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2F => X"4444444444442424242020202020204444444444444424442020202020202020",
      INIT_30 => X"2420202020202020202024444444444444444444444440202020202424242424",
      INIT_31 => X"2020202024242424242424242424242420202020202424244444444444444444",
      INIT_32 => X"2424244444444444646444444444444444444444444444444444444420202020",
      INIT_33 => X"4444444444444444444444444444444444442424242444444444444444444424",
      INIT_34 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_35 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_36 => X"4444444444444444444444444444444444444424242444444444444444444444",
      INIT_37 => X"6464444444646868686868686868686868686844244444244444444444444444",
      INIT_38 => X"6464646464646464644444444444446868686868888C8CACACACACAC8C8C6868",
      INIT_39 => X"2424444444444444444444444444444444444444444444446464646468686868",
      INIT_3A => X"4444444424242420242424242424242420202020202020202020202020202020",
      INIT_3B => X"2424202020202020202020202020202024242424242424242424242424242444",
      INIT_3C => X"408CB0B0B0B06820202020202020202020202020202020202020202000000000",
      INIT_3D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3E => X"4444444444442424242020204440444444444444444024442020202020202020",
      INIT_3F => X"2020202020202020202024444444444444444444444420202020202424242424",
      INIT_40 => X"2020202024242424242424242424242420202020202424444444444444444424",
      INIT_41 => X"2024444444444444646444444444444444444444444444444444402044402020",
      INIT_42 => X"4444444444444444444444444444444444442424244444444444444444242424",
      INIT_43 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_44 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_45 => X"4444444444444444444444444444444444442424244444444444444444444444",
      INIT_46 => X"4444646468686868686868686868684444242444444444444444444444444444",
      INIT_47 => X"646464646468686868646468686868686888888CACACACB0ACAC8C8C68686444",
      INIT_48 => X"4444444444444444444444444444444444444444444444444444446464646464",
      INIT_49 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_4A => X"4444444444442440202020202020202024242424242424244444444444444444",
      INIT_4B => X"448CB0B0B0B06820202020202020202020202020202020202020202020000000",
      INIT_4C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4D => X"4444444444442424242420202040444444444444444424442020202020202020",
      INIT_4E => X"2020242020202020202044444444444444444444444420202020202424242444",
      INIT_4F => X"2020202024242424242424242424242420202020242424444444444444444420",
      INIT_50 => X"2024444444444444644444444444444444444444444444444444444440202020",
      INIT_51 => X"4444444424244444444444444444444444242424444444444444444424242424",
      INIT_52 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_53 => X"4444444444444444444444444444444424244444444444444444444444444444",
      INIT_54 => X"4444444444444444444444444444444444442424444444444444444444444444",
      INIT_55 => X"4464686868686868686868686864444444444444204444444444444444444444",
      INIT_56 => X"646868686868686868686868686868888C8CACACB0B0ACAC8C8C886864444444",
      INIT_57 => X"4444444444444444444444444444444444444444444444444444444464646464",
      INIT_58 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_59 => X"4444444444444444444444404040202044444444444444444444444444444444",
      INIT_5A => X"2088B0B0B0AC6820202020202020202020202020202020202020202020000000",
      INIT_5B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5C => X"4444444444242424244440204064686868444444444420242020202020202020",
      INIT_5D => X"2020242420202020242444444444444444444444442424202020204044444444",
      INIT_5E => X"2020202024242424242424242424242420202020242444444444444444402020",
      INIT_5F => X"2024444444444444444444444444444444444424202444444444442020202020",
      INIT_60 => X"4444442424244444444444444444444424242424444444444444442420202024",
      INIT_61 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_62 => X"4444444444242424444444444444444424244444444444444444444444444444",
      INIT_63 => X"4444444444444444444444444444242444444444444444444444444444444424",
      INIT_64 => X"6868686868686868686868444444444444444444444444444444444444444444",
      INIT_65 => X"686888888888888868686868888CACACACACB0B0ACAC8C8C6868644444446464",
      INIT_66 => X"4444444444444444444444444444444444444444444444444444646468686868",
      INIT_67 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_68 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_69 => X"20448CACAC884420202020202020202020202020202020202020202020200000",
      INIT_6A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6B => X"444444444424242420444440648CB0D168444444444424202020202020202424",
      INIT_6C => X"2020242420202020242444444444444444444444442424202020404040444440",
      INIT_6D => X"2020202024242424242424242424242420202020242444444444444444402020",
      INIT_6E => X"2044444444444464444444444444444444444420202044444444202020202020",
      INIT_6F => X"4444242424242444444444444444444424242424444444444444442420202020",
      INIT_70 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_71 => X"4444444444242424444444444444444424244444444444444444444444444444",
      INIT_72 => X"4444444444444444444444444424202044444444444444444444444444442424",
      INIT_73 => X"6888888868686868686444444444444044444424202444444444444444444444",
      INIT_74 => X"8888888888888888B1B1B1ACACACACACACACACAC8C8868686464444464686868",
      INIT_75 => X"4444444444444444444444444444444444444444444444446464686868686868",
      INIT_76 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_77 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_78 => X"2020444444402020202020202020202020202020202020202020202020202020",
      INIT_79 => X"2424202020202020202020202020202020202020202020202020202020202020",
      INIT_7A => X"44444444444424242444404064ACD1D08C644444444444204444444444442424",
      INIT_7B => X"2020242424202020444444444444444444444444242420202044202044444444",
      INIT_7C => X"2020242424244444242424242020202020202024444444444444444444202020",
      INIT_7D => X"4444444444444444444444444444444444442024444444204424202020202020",
      INIT_7E => X"2444444444444444444444442424242420204444444444444444242020202020",
      INIT_7F => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__40_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__40_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized45\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized45\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized45\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized45\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__49_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"2424242424242424242424242424242424242424242424242444444444444444",
      INIT_01 => X"4444444444444444444444444424242424444444444444442444444444444444",
      INIT_02 => X"8888888888686868444444444444444444444444444444444444444444444444",
      INIT_03 => X"8C8CAC8CAC8C8CD5FEFFFEFAB0ACACACAC8C8888686864646464646868688888",
      INIT_04 => X"44444444444444444444444444446488ACAC8C88686868686868688888688888",
      INIT_05 => X"4044444444444444444444444444444444444444444444444444444444444444",
      INIT_06 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_07 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_08 => X"2424242020202020202020202020202020202020202020202020202020202020",
      INIT_09 => X"64444444444444442444444064ACD1D18C444444444444204444444444442424",
      INIT_0A => X"2420202020202044444444444444444444444444242420204424444040446868",
      INIT_0B => X"2020242424244444242424242020202020202024444444444444444444202044",
      INIT_0C => X"4444444444444444444444444444444444442024444444244420202020202020",
      INIT_0D => X"2444444444444444444444442424242420204444444444444444242020202024",
      INIT_0E => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_0F => X"2424242424242424242424242424242424242424242444444444444444444444",
      INIT_10 => X"4444444444444444444444444444442444444444444444442444444444444444",
      INIT_11 => X"8888886868686444444444444444444444444444444444444444444444444444",
      INIT_12 => X"8C8CACACB0B0B1FEFEFFFFFEB1ACACAC88886868646464646464686868888888",
      INIT_13 => X"4444444444444444444444444488D1F5FAFAFAD5B08C686868888CB0B0AC8CAC",
      INIT_14 => X"4444444424444444444444444444444444444444444444444444444444444444",
      INIT_15 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_16 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_17 => X"2424242020202020202020202020202020202020202020202020202020202020",
      INIT_18 => X"8C444044444444444444444444888C8C68444444444444444444444444442424",
      INIT_19 => X"68442020202024444444444444444444444444442424202020204044448CB0AC",
      INIT_1A => X"2424242424242424242424202020202020202044444444444424444420446868",
      INIT_1B => X"4444444444444444444444444444444444242024444444442420202020202020",
      INIT_1C => X"2444444444444444444444442424242420244444444444444444242020202424",
      INIT_1D => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_1E => X"2424242424242424242424242424242424242424242444444444444444444444",
      INIT_1F => X"4444444444444444242424444444444444444444444444444444444444444444",
      INIT_20 => X"8888686864444444444444444444444444444444444444444444444444444444",
      INIT_21 => X"ACACD0D0D0D0D5FEFEFFFFFE8D8C886864646444444464646868688888888888",
      INIT_22 => X"44444444444444446464646488D5FAFEFEFEFEFEFAD1888888ACD0F5F5D0ACAC",
      INIT_23 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_24 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_25 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_26 => X"2424242420202020202020202020202020202020202020202020202020202020",
      INIT_27 => X"B168404444444444444444444464646444444444444444444444444444444444",
      INIT_28 => X"B168242020202044444444444444444444444424242424202444204468B0D0B0",
      INIT_29 => X"2424242424242424242420202020202020202444444444444424442020448CB1",
      INIT_2A => X"4444444444444444444444444444444424202024444444442020202020202020",
      INIT_2B => X"2444444444444444444444242424242424444444444444444424242020202444",
      INIT_2C => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_2D => X"2424242424242424242424242424242424242424244444444444444444444444",
      INIT_2E => X"4444444444444444202024444444444444444444444424244444444444444444",
      INIT_2F => X"6868686444444444444444444444444444444444444444444444444444444444",
      INIT_30 => X"D0D0F0D0D0D0B0F5FEFFFFD66868686444444444446464646868888888888868",
      INIT_31 => X"686868686868686868686468D5FAFEFEFEFEFEFEFEFAB18C8CB0F5F9F9F5D0D0",
      INIT_32 => X"4444444444444444444444444444444444444444444444444444446464646464",
      INIT_33 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_34 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_35 => X"2424242424202020202020202020202020202020202020202020202020202020",
      INIT_36 => X"B168444444444444444444444444444444444444444444444444444444444444",
      INIT_37 => X"B56C442024242024444444444444444444444424242424244444444488B0D0D0",
      INIT_38 => X"242424242424242420202020202020202024244444444444442020202068B0B1",
      INIT_39 => X"4444444444444444444444444444442420202444444444242020202020202020",
      INIT_3A => X"2444444444444444242424242424242444444444444444442424202020242444",
      INIT_3B => X"4444446468444444444444444444444444444444444444444444444444444444",
      INIT_3C => X"2424242424242424242424242424242424242424244444444444444444444444",
      INIT_3D => X"4444444444444424202424444444444444444444442424204444444444242424",
      INIT_3E => X"6864444444444444444444444444444444444444444444444444444444444444",
      INIT_3F => X"D0F0D0D0D0B0ACB0B1B18D684464644444444464646464686868888888886868",
      INIT_40 => X"68686868686868686868688CFAFEFEFEFFFFFFFFFEFED5ACACD0F5F9F9F5D0D0",
      INIT_41 => X"4444444444444444444444444444444444444444444444446464646468686868",
      INIT_42 => X"2020204444444444444444444444444464646444444444444444444444444444",
      INIT_43 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_44 => X"2424242424242020242020202020202020202020202020202020202020202020",
      INIT_45 => X"8C64444444444444444444444444444444444444444444444444444444444444",
      INIT_46 => X"B168242024442424444444444444444424442424242424242424444468ACD0D0",
      INIT_47 => X"2424242424242424202020202020202020242444444444444444242020688CB1",
      INIT_48 => X"4444444444444444444444444444442420244444444424202020202020202024",
      INIT_49 => X"2444444444444444242424242424242444444444444444442424202020244444",
      INIT_4A => X"4444688C8C684444444444444444444444444444444444444444444444444444",
      INIT_4B => X"2424242424242424242424242424242424242424444444444444444444444444",
      INIT_4C => X"4444444444442424444444444444444444444444442424244444442424242424",
      INIT_4D => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_4E => X"D0D0D0ACAC8C8868444444444444446864646464646868686868686868686868",
      INIT_4F => X"686868686888888888888CB0FEFEFEFFFFFFFFFFFFFEFAD1B0D0F4F5F5D0D0D0",
      INIT_50 => X"4444444444444444444444444444444444444444444444646468686868686868",
      INIT_51 => X"2020202020242444444444444444444468686868686864646464444444444444",
      INIT_52 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_53 => X"2424242424242424242424242020202020202020202020202020202020202020",
      INIT_54 => X"6444444444444444444444444444444444444444444444444444444444444444",
      INIT_55 => X"6844202024444444444444444444444424442424242424242020444444688888",
      INIT_56 => X"444424242424202020202020202020202424244444444444242424202044688C",
      INIT_57 => X"4444444444444444444468684444202024244444442420202020202020202424",
      INIT_58 => X"2444444444444444242424242424242444444444444444242420202020244444",
      INIT_59 => X"4444888C8C8C4444444444444444444444444444444444444444444444444444",
      INIT_5A => X"2424242424242424242424242424242420242424444444444444444444444444",
      INIT_5B => X"4444444444444424444444444444444444444444244444444444442424202020",
      INIT_5C => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_5D => X"AC8C888868686444444464644444444464646868686868686868686868686464",
      INIT_5E => X"888888888888888C8C888CB0FEFEFFFFFFFFFFFFFFFEFAD1D0D0D0D0D0D0D0AC",
      INIT_5F => X"4444444444444464686864444444444444444444444468686868686868888888",
      INIT_60 => X"2020202020202020202024244444444468686868686868686868686868646464",
      INIT_61 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_62 => X"4444442424242424242424242020202020202020202020202020202020202020",
      INIT_63 => X"4444444444444444444444646844444444444444444444444444444444444444",
      INIT_64 => X"2020204444444444444444444444444424242424242424244444444444444444",
      INIT_65 => X"4444242424242020202020202020202024242444444444444420202024202044",
      INIT_66 => X"44444444444444444468B1B18C44202024244444242420202020202020202424",
      INIT_67 => X"2444444444444444242424242424242444444444444444402020202020244444",
      INIT_68 => X"4444688C8C8C4444444444444444244444444444444444444444444444444444",
      INIT_69 => X"2424242424242424242424242424242420202444444444444444444444444444",
      INIT_6A => X"4444444444444444444444444444444444442424244444444444242424202020",
      INIT_6B => X"6444444444444444444444444444444444444444444444444444444444444444",
      INIT_6C => X"6868646444444444444464644464684468686868686868686868686864646444",
      INIT_6D => X"8C8C8C8C8C8C8C8C8CAC8C8CFEFEFEFFFFFFFFFFFFFEFAB0B0B0ACACAC8C8888",
      INIT_6E => X"686868686464688CD5D18C68444444644444444444646868686868888888888C",
      INIT_6F => X"2020202020202020202020202424444444444444686868686868686868686868",
      INIT_70 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_71 => X"4444444444444444444444242020202020202020202020202020202020202020",
      INIT_72 => X"4444444444444444444444646444444444444444444444444444444444444444",
      INIT_73 => X"2020202024444444244444444444242424242424242444444444444444444444",
      INIT_74 => X"4444242424242424202020202020202024444444444444442020202020242020",
      INIT_75 => X"444444444444444444ACD5D1B068204444444424202020202020202444444444",
      INIT_76 => X"4444444424242020242420202024444444444444442444402020202040444444",
      INIT_77 => X"4444446868444444442424242444444444444444444444442424242424444444",
      INIT_78 => X"2424242424242424242424202020202044444040404444444444444444444444",
      INIT_79 => X"4444444444444444444444444444442444442444244424442424242424242424",
      INIT_7A => X"6444444444444444444444444444444444444444444444444444444444444424",
      INIT_7B => X"4444444444444444446464646468686868686868686868686464646464646464",
      INIT_7C => X"8C8C8C8C8C8C8C8C8C8C8CACD5FEFEFEFFFFFFFFFEFAD58C8C8C886868646464",
      INIT_7D => X"6868686868688CF5F9FAD588686868686868686868688888888C8C8CACACACAC",
      INIT_7E => X"2020202020202020202020202020202020444444444444444444686868686868",
      INIT_7F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__49_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(15),
      I3 => addra(12),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__49_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized46\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized46\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized46\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized46\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__37_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4444444444444444444444242020202020202020202020202020202020202020",
      INIT_01 => X"4444444444444444444444646444444444444444444444444444444444444444",
      INIT_02 => X"2020202024444444244444444444242424242424444444444444444444444444",
      INIT_03 => X"4444242424242424202020202020202024242424244444442020202020202020",
      INIT_04 => X"4444444444444444448CD5D5B068404044444424202020202020202444444444",
      INIT_05 => X"4444444444242020242020202444444444444444442420202020202044444444",
      INIT_06 => X"4444444444444444242424244444444444444444444444442424242444444444",
      INIT_07 => X"2424242424242424242424202020202024444440444444444444444444444444",
      INIT_08 => X"2420202424444444444444444444442424242424242424242424242424242424",
      INIT_09 => X"6464646464444444444444444444444444444444444444446444444444242444",
      INIT_0A => X"4444444444444444646464646868686868686868686868686864646464646464",
      INIT_0B => X"8C8C8C8C8C8C8C8C888C8C8CACF5FEFEFEFEFEFEFAB18C686868644444444444",
      INIT_0C => X"6864646868688CF5F9FAD58C6868686868686868688888888C8C8C8CACACACAC",
      INIT_0D => X"2020202020202020202020202020202020202020444444444444444444444864",
      INIT_0E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0F => X"4444444444444444444444442420202020202020202020202020202020202020",
      INIT_10 => X"4444444444444444444444646464444444444444444444444444444444444444",
      INIT_11 => X"2020202424444444444444444444242424242444444444444444444444444444",
      INIT_12 => X"4444242420202424202020202020202024242424242424242020202020202020",
      INIT_13 => X"44444444444444444468ACAC6844444444444420202020202020244444444444",
      INIT_14 => X"4444444444242424202020202444444444444444242420202020204044444444",
      INIT_15 => X"4444242424244444242424444444444444444444444444442424244444444444",
      INIT_16 => X"2424242424242424242424202020202024244444444444444444444444444444",
      INIT_17 => X"4440444444444444444444444444242024242424242424242424242424242424",
      INIT_18 => X"6464646464646464444444444444444444444444444444444444444444244444",
      INIT_19 => X"4444444444446464646468686868686868686868686868686868686868686868",
      INIT_1A => X"8C8C8C8C8888888888688868688CD5F9FAFAFAD58C6844444444444444444444",
      INIT_1B => X"44444444446468ACD5D5B06864686868686868686868888888888C8C8C8C8C8C",
      INIT_1C => X"2020202020202020202020202020202020202020202020202444444444444444",
      INIT_1D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1E => X"4444444444444444444444442420202020202020202020202020202020202020",
      INIT_1F => X"4444444444444444444464646464646444444444444444444444444444444444",
      INIT_20 => X"2020202424444444444444444444242424242444444444444444444444444444",
      INIT_21 => X"4444242420202024202020202020202024242424242424242020202020202020",
      INIT_22 => X"4444444444444444444464444040444444442420202020202020244444444444",
      INIT_23 => X"4444444444242424202020244444444444442424242020202020204444444444",
      INIT_24 => X"4444444444444444242424444444444444444444444444442424244444444444",
      INIT_25 => X"2020202020202020202020202020202424244444444444444444444444444444",
      INIT_26 => X"4440444444444444444444444040444424242424242424242424242424242424",
      INIT_27 => X"6464646464646464444444444444444444444444444444444444444444444444",
      INIT_28 => X"4444444444646464686868686868686464686868686868686868686868686868",
      INIT_29 => X"686868686868686868686444444468888C8C8C68444444404444444444444444",
      INIT_2A => X"4444444444444444686868444444444444444464646868686868688888888888",
      INIT_2B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2D => X"4444444444444444444444442420202020202020202020202020202020202020",
      INIT_2E => X"4444444444444444646464646464646464646464646444444444444444444444",
      INIT_2F => X"2024242444444444444444444444242420242444444444444444444444444444",
      INIT_30 => X"4424242420202020202020202020202024242420202020202020202020202020",
      INIT_31 => X"4444444444444444444420204044444444242020202020202024444444444444",
      INIT_32 => X"4444444444242420202020244444444424242424242420202020244444444444",
      INIT_33 => X"4444444424444424202424444444444444444444444444442024244444444444",
      INIT_34 => X"2020202020202020202020202020202424244444444444444444444444444444",
      INIT_35 => X"6444444444444444444444444044444424242424242424242424242424242424",
      INIT_36 => X"6868646464646464646444646464646444444444444444444444444444404444",
      INIT_37 => X"4444444464646464646464646464646468686868686868686868686868686868",
      INIT_38 => X"4444444444444444444444444444204420202044444444444444444444444444",
      INIT_39 => X"2020442044442044204444444444444444444444444444444444446464646464",
      INIT_3A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3C => X"4444444444444444444444444424202020202020202020202020202020202020",
      INIT_3D => X"4444444444444444646464646464646464646464646464646464646444444444",
      INIT_3E => X"2424244444444444444444444424242420242444444444444444444444444444",
      INIT_3F => X"4424242020202020202020202020202024242020202020202020202020202020",
      INIT_40 => X"4444444444444444444420204044444424242020202020202444444444444444",
      INIT_41 => X"4444444424242020202024444444444424242424242020202024444444444444",
      INIT_42 => X"4444442424444420202424444444444444444444444424242024244444444444",
      INIT_43 => X"2020202020202020202020202024242424244444444444444444444444444444",
      INIT_44 => X"AC8C684444444444244444444444444424242424242424242424242424242424",
      INIT_45 => X"6868686868646464646464646468646444444444444444444444444440406488",
      INIT_46 => X"4444444444446464646464646464646468686868686868688888686868686868",
      INIT_47 => X"4444444444404040442020442020444444444444444444444444444444444444",
      INIT_48 => X"2020202020202020242020202020202024202020202444444444444444444444",
      INIT_49 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4B => X"4444444444444444444444444424202020202020202020202020202020202020",
      INIT_4C => X"4444444444444444646464646464646464646464646468686868686464444444",
      INIT_4D => X"2424444444444444444444444424242420242444444444444444444444444444",
      INIT_4E => X"4424242020202020202020202020202020202020202020202020202020202020",
      INIT_4F => X"4444444444444444444440204444444420202020202020204444444444444444",
      INIT_50 => X"4444442424202020202444444444444424242424202020202024444444444444",
      INIT_51 => X"4444444444444420202424444444444444444444442420202024244444444444",
      INIT_52 => X"2020202020202020202020202024242424444444444444444444444444444420",
      INIT_53 => X"D5D5AC6844444424242444444444444424242424242424242424242424242424",
      INIT_54 => X"68686868686868686868686868686864444444444444444444444444404488D1",
      INIT_55 => X"4444444444444444646464646468686868686868686888888888888888686868",
      INIT_56 => X"2020202020202020442024442020444444444424444444444444444444444444",
      INIT_57 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_58 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_59 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5A => X"4444444444444444444444444424202020202020202020202020202020202020",
      INIT_5B => X"4444444444444444686864646464686468686868686868686868686864444444",
      INIT_5C => X"4444444444444444444444444424242420242444444444444444444444444444",
      INIT_5D => X"4424242020202020202020202020202020202020202020202020242020202020",
      INIT_5E => X"4444444444444444202040444444444020202020202020204444444444444444",
      INIT_5F => X"4444242420202020242444444444442424242424202020202044444444444444",
      INIT_60 => X"2444442020202020202424444444444444444444442420202024244444444444",
      INIT_61 => X"2020202020202020202020202024242444444444444444444444444444442420",
      INIT_62 => X"D5D5B06844444420244444444444444024242424242424242020202020202020",
      INIT_63 => X"6868686868686868686868686868686444444444444444444444444444648CD5",
      INIT_64 => X"4444444444444444646464686868686868686868888888888C8C8C8888888888",
      INIT_65 => X"2020202024244444204444204444444444444444444444444444444444444444",
      INIT_66 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_67 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_68 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_69 => X"4444444444444444444444444444442420202020202020202020202020202020",
      INIT_6A => X"4444444444446868686868686868686868686868686868686868686868646464",
      INIT_6B => X"4424202444444444444444442424242424244444444444444444444444444444",
      INIT_6C => X"2420202020202020202020202020202020202020202020202020202020202424",
      INIT_6D => X"4444444444444444202020444444442020202020202044444444444444442420",
      INIT_6E => X"2020202020202020444444442424242424202420202044444444444444444444",
      INIT_6F => X"2424202020202024444444444444444444442424202424444444444444444444",
      INIT_70 => X"202020202020202024242020244444444444688C8C6844444444442424444444",
      INIT_71 => X"D4D4AC6420444424444444444444444420242424242424242424242424242424",
      INIT_72 => X"8888888888886868686868686864444444444444444444444444444444448CD5",
      INIT_73 => X"4444444444444444646464646868686868688888888C8C8C8C8C8C8C8C8C8888",
      INIT_74 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_75 => X"2020202020202020202020202020202020202020202020202424242424242424",
      INIT_76 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_77 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_78 => X"6444444444444444444444444444442420202020202020202020202020202020",
      INIT_79 => X"4444444444646868686868686868686868686888886868686868686868686464",
      INIT_7A => X"4444444420444444444444442424242424244444444444444444444444444444",
      INIT_7B => X"2020202020202020202020202020202020202020202020202020202020202424",
      INIT_7C => X"4444444444444020442444442444442020202020202044444444444444442420",
      INIT_7D => X"2020202020202020444444442424242424202020202020204444444464444444",
      INIT_7E => X"2424202020202024444444444444444444442420202024244444444444444444",
      INIT_7F => X"20202020202020202424244444444444448CB0B0B0AC68444444444444442444",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__37_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__37_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized47\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized47\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized47\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized47\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"B0AC684420202424444444444444444420242424242424242020202020202020",
      INIT_01 => X"888888888888686868686868686444444444444444444444444444444444688C",
      INIT_02 => X"44444444444444446464646468686868688888888CACACACACACAC8C8C8C8C8C",
      INIT_03 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_04 => X"2020202020202020202020202020202020202020202020202424242424242424",
      INIT_05 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_06 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_07 => X"6464444444444444444444444444444420242020202020202020202020202020",
      INIT_08 => X"4444444444646868686868686868686888888888888888888868686868686868",
      INIT_09 => X"2444442424444444444444242424242424244444444444444444444444444444",
      INIT_0A => X"2020202020202020202020202020202020202020202020202020202020202424",
      INIT_0B => X"4444444444444020204444442424442020202020202444444444444444442420",
      INIT_0C => X"2020202020202020444444242424242420202020404044646468644444444444",
      INIT_0D => X"2020202020202424444444444444444424202020202024444444444444444444",
      INIT_0E => X"2020202020202020242444444444444468B0D0D0D0D08C444444444444442424",
      INIT_0F => X"6864444044444444444444444444242420242424242424242020202020202020",
      INIT_10 => X"8C8C888888886868686868686444444444444444444444444444444444444464",
      INIT_11 => X"4444444444444444646464686868686888888CACACACACACACACACACACACACAC",
      INIT_12 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_13 => X"2020202020202020202020202020202020202020202020202424242424242444",
      INIT_14 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_15 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_16 => X"6868644444444444444444444444444424242420202020202020202020202020",
      INIT_17 => X"44444444646868686868686868888888888888888C8888888888886868686868",
      INIT_18 => X"2024244444444444242424242424242424444444444444444444444444444444",
      INIT_19 => X"2020202020202020202020202020202020202020202020202020202020202424",
      INIT_1A => X"4444444444404040204444442424242020202020204444444444444444442424",
      INIT_1B => X"2020202020202424444424242424242420202040406488ACB0D0B08C68444444",
      INIT_1C => X"2020202020202444444444444444444420202020202444444444444444442420",
      INIT_1D => X"202020202020202044444444444444448CB0D0D0D0D08C444444444444442420",
      INIT_1E => X"4440444444242444244444444424242420242424242424242020202020202020",
      INIT_1F => X"AC8C8C8888888868686868644444444444444444444444444444444444444444",
      INIT_20 => X"44444444444444446464646868686868888C8CACACACCCD0D0D0D0D0D0B0ACAC",
      INIT_21 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_22 => X"2020202020202020202020202020202020202020202020202424242424242424",
      INIT_23 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_24 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_25 => X"6868686444444444444444444444444424242420202020202020202020202020",
      INIT_26 => X"444444446468686868686888888888888C8C8C8C8C8C8C8C8888888868686868",
      INIT_27 => X"4424444444242444242424242424242424444444444444444444444444444444",
      INIT_28 => X"2020202020202020202020202020202020202020202020202020202020202424",
      INIT_29 => X"4444444444446468644444242424202020202020244444444444444444242424",
      INIT_2A => X"20202020242424242424242424242024202044444488D0D0D0D4D4D0AC684444",
      INIT_2B => X"2020202020444444444444444444444420202020202444444444444444242020",
      INIT_2C => X"2020202020242424444444444444444468D0D0D0D0D08C444040444444442020",
      INIT_2D => X"4044444424244444444444442424242420242424242424242020202020202020",
      INIT_2E => X"ACAC8C8C88886868686864644444444444444444444444444444444444444444",
      INIT_2F => X"44444444444444446464686868686888888CACACACD0D0D0F4F4D4D4D0D0B0AC",
      INIT_30 => X"2424242424242424202020404444444424242424242424444444444444444444",
      INIT_31 => X"2020202020202020202020202020202020202020202020202424242424242424",
      INIT_32 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_33 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_34 => X"6868686864444444444444444444444424242424202020202020202020202020",
      INIT_35 => X"44444464686868686868688888888C8CACACACACACACACAC8C8C8C8888686868",
      INIT_36 => X"4424202444444444202020242424242444444444444444444444444444444444",
      INIT_37 => X"2020202020202020202020202020202020202020202020202020202020242024",
      INIT_38 => X"444444444488ACB0AC6844202420202020202024444444444444444424242424",
      INIT_39 => X"202020202424444424242424242020202020204468ACF5F4F4F4F4F5D08C4444",
      INIT_3A => X"2020202044444444444444444444242020202020244444444444444424202020",
      INIT_3B => X"20202020242424244444444444444444448CB0D0B08C64404044444424242020",
      INIT_3C => X"2044444444444424444444242424242424242424242424242020202020202020",
      INIT_3D => X"ACAC8C8888886868686464644444444444444444444444444444444444444444",
      INIT_3E => X"444444444444444464646868686888888CACACB0D0D0F4F5F9F9F5F5D5D0D0D0",
      INIT_3F => X"2020202020202020202020202020202024242424242424244444444444444444",
      INIT_40 => X"2020202020202020202020202020202020202020202020202020202024202420",
      INIT_41 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_42 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_43 => X"6868686864644444444444444444444424242424242020202020242420202020",
      INIT_44 => X"4444446868686868686888888C8C8CACACACACACACACACACAC8C8C8C88888868",
      INIT_45 => X"2044444444444424202020202424242444444444444444444444444444444444",
      INIT_46 => X"2020202020202020202020202020202020202020202020202020202024242020",
      INIT_47 => X"4444444468ACD0D0D08C64202020202020202044444444444444442424242424",
      INIT_48 => X"202020242444444424242424202020202024204488D0F4F4F4F4F4D4D0AC6444",
      INIT_49 => X"2020242444444444444444444424202020202024444444444444442420202024",
      INIT_4A => X"2020202024244444444444444444444444446888686444202424242020202424",
      INIT_4B => X"4444444444442020444444242424242424242424242424242020202020202020",
      INIT_4C => X"B0AC8C8888886868686464644444444444444444444444444444444444242444",
      INIT_4D => X"44444444444444446464686868688888ACACB0D0D0F5F9F9FEFAFAF9F5F4D0D0",
      INIT_4E => X"2020202020202020202020202020202024242424242424244444444444444444",
      INIT_4F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_50 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_51 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_52 => X"6868686864644444444444444444444424242424202020202024242420202020",
      INIT_53 => X"4444446868686868688888888C8CACACACACB0B0B0B0ACACACACAC8C8C888888",
      INIT_54 => X"68B0B18C44444420202020202424242444444444444444444444444444444444",
      INIT_55 => X"2020202020202020202020202020202020202020202020202020202024242020",
      INIT_56 => X"4444404488B0D0D0D0AC64202020202020202044444444444444442420202424",
      INIT_57 => X"2020202424444444242424242420202020442044ACD0F4F4F8F4F4F4D5AC6444",
      INIT_58 => X"2424244444444444444444444424202020202024444444444444442020202444",
      INIT_59 => X"2020202024244444202444444444444444444040444420442424242020202424",
      INIT_5A => X"4444242424244444444424242424242424242424242424242020202020202020",
      INIT_5B => X"B0AC8C8888686868686864644444444444446464644444444444444444444444",
      INIT_5C => X"44444444444444446464686868688888ACACD0D0D5F9FAFEFEFEFEFAF9F5D0D0",
      INIT_5D => X"2020202020202020202020202020202424242444444444444444444444444444",
      INIT_5E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_60 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_61 => X"8868686864646444444444444444444424242424242424242024242420202020",
      INIT_62 => X"44446868686868686888888CACACACD0B0D0D0D0D0D0D0D0B0ACACAC8C8C8888",
      INIT_63 => X"D1F5F9F5B0444420202024202424242444444444444444444444444444444444",
      INIT_64 => X"2020202020202020202020202020202020202020202020202044244444202044",
      INIT_65 => X"4444404468ACD0D0D08C44202020202044444444444444444444242424242020",
      INIT_66 => X"24242424242424242424242020202424242440448CD0F5F4F4F9F4F4D1AC6444",
      INIT_67 => X"2424444444444444444444242020202024244444444444442420202020202020",
      INIT_68 => X"2020244444444444444444444444444444444068AC8C68202424202020202020",
      INIT_69 => X"2424242424242424242424242420242020202020202020202020202020202020",
      INIT_6A => X"ACAC8C8888886868686868646464646468686444444444444444444444444444",
      INIT_6B => X"44444444444464646464686888888CACACD0D0F4F5F9FEFFFFFFFFFEFAF5F0D0",
      INIT_6C => X"2020202020202020202020202020202024242424242424244444244444204444",
      INIT_6D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_70 => X"8888686864646464444444444444444424242424242424242024242020202020",
      INIT_71 => X"446468686868686868888C8CACACACD0D0D4D4D4F4D4D0D0D0D0ACACAC8C8C88",
      INIT_72 => X"F5F9F9F9D1644420202024202424242444444444444444444444444444444444",
      INIT_73 => X"2020202020202020202020202020202020202020202020202044202444204468",
      INIT_74 => X"444420204488ACB08C6844202020202044444444444444444444242424242420",
      INIT_75 => X"242424242424242424242420202024242444444488D0F5F4F4F4F4F5D1884444",
      INIT_76 => X"4444444444444444444424242020202044444444444444442420202020202020",
      INIT_77 => X"242424244444444444444444444444444444448CD1B08C442424242020202020",
      INIT_78 => X"4444442424242424242424242420202020202020202020202020202020202020",
      INIT_79 => X"ACAC8C8888886868686868686864646444444444444444444444444444444444",
      INIT_7A => X"444444444444446468688888888CACACACD0D0F4F5FAFEFFFFFFFFFFFAF5F0D0",
      INIT_7B => X"2020202020202020202020202020202024242424242444444424244444444440",
      INIT_7C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7F => X"8888686868646464444444444444444424242424242424242024242020202020",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized48\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized48\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized48\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized48\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__19_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4464686868686868888C8CACACACD0D0F5F9F9F9F9F5F5F4D0D0D0ACACAC8C8C",
      INIT_01 => X"F5F9F9F9D1444020202024242424244444444444444444444444444444444444",
      INIT_02 => X"2020202020202020202020202020202020202020202020202024202444244468",
      INIT_03 => X"2044444044646868644420202020202044444444444444444444242424242020",
      INIT_04 => X"242424242424242424242420202424244424444464ACD0F4F4F4D0D0AC684444",
      INIT_05 => X"4444444444444444444420202020202044444444444444442020202020202024",
      INIT_06 => X"44442424244444444444444444444444442044ACD1D18C442020202020202040",
      INIT_07 => X"4444442424242424242424242420202020202020202020202020202020202020",
      INIT_08 => X"ACAC8C8888886868686868686868686844444444444444444444444444444444",
      INIT_09 => X"4444444464646868688888888CACACACCCD0D0F4F5FAFEFFFFFFFFFEFAF5F0D0",
      INIT_0A => X"2020202020202020202020202020202024242424242444444444444444444444",
      INIT_0B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0C => X"2420202020202020202020202020202020202020202020202020202020202020",
      INIT_0D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0E => X"8888686868646464444444444444444444444424242424242024242020202020",
      INIT_0F => X"6464686868686868888C8CACACD0D0D0F9FAFAFAFAFAF9F9F5D4D0D0ACACAC8C",
      INIT_10 => X"B0F5F9D58C444444202024242444444444444444444444444444444444444444",
      INIT_11 => X"2020202020202020202020202020202020202020202020202024444444202044",
      INIT_12 => X"2044444444444440402020202020242444444444444444444444242424202020",
      INIT_13 => X"24242424242424242424202024242424444444444468ACD0D0D0B08C68444044",
      INIT_14 => X"4444444444444444202020202020202044444444442424202020202020202424",
      INIT_15 => X"4444242444444444444444444444444444444468AC8C68442020202020204444",
      INIT_16 => X"4444442424242424242424242420202020202020202020202020202024242424",
      INIT_17 => X"ACAC8C8888888868686868686868686444444444444444444444444444444444",
      INIT_18 => X"8C8C8C68686888888888888C8CACACACD0D0D0D4F5F9FAFFFFFFFFFEFAF5D0D0",
      INIT_19 => X"2020202020202020202020202020202020202020204444444444444444446488",
      INIT_1A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1C => X"2420202020202020202020202020202020202020202020202020202020202020",
      INIT_1D => X"8888686868646464444444444444444444444424242424242444202020444444",
      INIT_1E => X"6464686868686868888CACACACD0D0F5F9FEFEFEFEFEFAFAF5F5D0D0ACACAC8C",
      INIT_1F => X"44888C6844202020202024242444444444444444444444444444444444444444",
      INIT_20 => X"2020202020202020202020202020202020202020202020202444444444202044",
      INIT_21 => X"2044444444444020202020202020244444444444444444444444242424202020",
      INIT_22 => X"2424242424242424202020202424444444444444644464888888686444442420",
      INIT_23 => X"4444444444444424202020202020404444444444242020202020202020202424",
      INIT_24 => X"4444444444444444444444444444202020442044444444202020202024444444",
      INIT_25 => X"4444442424242424242424242420202020202020202020202020202424242424",
      INIT_26 => X"ACAC8C8888888868686868686864444444444444444444444444444444444444",
      INIT_27 => X"F5F5D1AC888888888888888C8C8CACACD0D0D0D0D4F5FAFAFEFEFEFAF5F5D0D0",
      INIT_28 => X"202020202020202020202020202020202020202044444444404444444468ACD1",
      INIT_29 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2A => X"4424202020202020202020202020202020202020202020202020202020202020",
      INIT_2B => X"6844202020202020202020202020202020202020202020202020202020202020",
      INIT_2C => X"8888886868646464444444444444444444444444242424242424202044688C8C",
      INIT_2D => X"6468686868686888888CACACD0D0D0F5FAFEFFFFFFFFFFFEFAF5F4D0D0ACAC8C",
      INIT_2E => X"4044404020442420202024244444444444444444444444444444444444444444",
      INIT_2F => X"2020202020202020202020202020202020202020202020202444442424244444",
      INIT_30 => X"4444444444442020204424202024444444444444444444442424242420202020",
      INIT_31 => X"2424242424242020202020202444444444444444444444444444444444442424",
      INIT_32 => X"4444444444442020202020202044444444444444242020202020202020202444",
      INIT_33 => X"4444444444444444444444444420202024444444404020442020202424444444",
      INIT_34 => X"4444442424242424242424242420202020202020202020202020242424242444",
      INIT_35 => X"AC8C8C8888888868686868686444444444444444444444444444444444444444",
      INIT_36 => X"F5F5F5F5AC8868888888888C8C8CACACACACACD0D0D4F5F9FAFAF9F5F5D0D0AC",
      INIT_37 => X"2020202020202020202020202020202040404444444444444444444468ACD5F5",
      INIT_38 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_39 => X"6844202020202020202020202020202020202020202020202020202020202020",
      INIT_3A => X"8C48202020202020202020202020202020202020202020202020202020202020",
      INIT_3B => X"8C888868686464644444444444444444444444442424242424242020448CB0B1",
      INIT_3C => X"6468686868686888888CACACD0D0F4F5FAFEFFFFFFFFFFFFFEF9F5D0D0B0AC8C",
      INIT_3D => X"4444204020442020202024244444444444444444444444444444444444444444",
      INIT_3E => X"2020202020202020202020202020202020202020202020202020242424444444",
      INIT_3F => X"4444444444242020242424202044444444444444444444442424242420202020",
      INIT_40 => X"2424242424202020202020202444444444444444444444444444444444242020",
      INIT_41 => X"4444444444202020202020204044444444444444242020202020202020202444",
      INIT_42 => X"4444444444444444444444242020242424202420202020202020202444444444",
      INIT_43 => X"4444442424242424242424242420202020202020202020202020242444444444",
      INIT_44 => X"AC8C8C8888888868686868644444444444444444444444444444444444444444",
      INIT_45 => X"F9F5F9F5D08868888888888888888C8CACACACACD0D0D0F4F5F5F5F4D0D0CCAC",
      INIT_46 => X"2020202020202020202020202424444444444444444444444468686488D0F5F5",
      INIT_47 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_48 => X"8C68242020202020202020202020202020202020202020202020202020202020",
      INIT_49 => X"8D48202020202020202020202020202020202020202020202020202020202020",
      INIT_4A => X"8C888868686464644444444444444444444444442424242424242020688CB0AC",
      INIT_4B => X"6468686868686888888CACACD0D0F4F5FAFEFFFFFFFFFFFFFEF9F5D0D0D0AC8C",
      INIT_4C => X"2044444420242024242424444444444444444444444444444444444444444444",
      INIT_4D => X"2020202020202020202020202020202020202020202020202020244424444424",
      INIT_4E => X"4444444424242424202424202044444444444444444444442424242420202020",
      INIT_4F => X"2424242424202020202020204444444444446868444444444444442420242424",
      INIT_50 => X"4444444420202020202020202444444444444444242020202020202020242444",
      INIT_51 => X"4444444444444444444424202024444424202020204020202020202044444444",
      INIT_52 => X"4444442424242424242424242420202020202020202020202020242444444444",
      INIT_53 => X"AC8C888888888868646464644444444444444444444444444444444444444424",
      INIT_54 => X"F9F5F9F5D08C68686868688888888888888CACACB0B0D0D0D0D0D0D0D0D0ACAC",
      INIT_55 => X"2020202020202020444444444444444444444444444444444468646488D0F5F5",
      INIT_56 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_57 => X"8C68202020202020202020202020202044444444444444444444242420202020",
      INIT_58 => X"6844202020202020202020202020202020202020202020202020202020202020",
      INIT_59 => X"8C8868686868646444444444444444444444444444242424202420204468ACB0",
      INIT_5A => X"64646464686868888CACACB0D0D0F4F5FAFEFEFFFFFFFFFFFEF9F5D0D0D0AC8C",
      INIT_5B => X"2020202020202020242424244444444444444444444444444444444444446464",
      INIT_5C => X"2020202020202020202020202020202020202020202020202020202020244444",
      INIT_5D => X"4444442424242424202424244444444444444444444444444444242420202020",
      INIT_5E => X"2424242020202020202024444444444444444444444444444444442424242424",
      INIT_5F => X"4444242020202020202020444444444424242420202020202020202424242424",
      INIT_60 => X"4444444444444444202020202420242420202020202020202020444444444444",
      INIT_61 => X"2424242424242424202020202020202020202024242020444444444444444444",
      INIT_62 => X"8C88888868686868646464644444444444444444444444444444444444444444",
      INIT_63 => X"F9F5F5F5B08868686468686868686868888C8C8CACACACACD0D0D0D0ACACACAC",
      INIT_64 => X"4444444444444444444444444444444444446464646444646868646488D0F5F5",
      INIT_65 => X"4444444444442424242044202044888864444420202020202020202020202424",
      INIT_66 => X"6844202020202020202020202020202044444444444444444444444444444444",
      INIT_67 => X"4420202020202020202020202020202020202020202020202020202020202020",
      INIT_68 => X"8888686868646464444444444444444444444444442424242020202020446868",
      INIT_69 => X"64646464686868888C8CACACD0D0F4F5F9FEFEFFFFFFFFFEFAF9F4D0D0B0AC8C",
      INIT_6A => X"2020202020202020242424244444444444444444444444444444444444444464",
      INIT_6B => X"2020202020202020202020202020202020202020202020202020202424244424",
      INIT_6C => X"4444242420242424242424244444444444444444444444444444242420202020",
      INIT_6D => X"2424242020202020204444444444444444644444444444444444442424242444",
      INIT_6E => X"4444202020202020242444444444444424202020202020202020202424242424",
      INIT_6F => X"4444444444444424242020202020202020202020202020202024444444444444",
      INIT_70 => X"2424242424242424202020202020202020202024242020244444442424444444",
      INIT_71 => X"8888888868686868646464644444444444444444444444444444444444444444",
      INIT_72 => X"F5F5F5D08C684464646468686868686888888C8C8CACACACACACACACACAC8C8C",
      INIT_73 => X"4444444444444444444444444444444464646464646464646468646468ACD0F5",
      INIT_74 => X"44444444444444444444444488ACD0D0B0884440444444444424242444444444",
      INIT_75 => X"4420202020202020202020202020202044444444444444444444444444444444",
      INIT_76 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_77 => X"8888686868646464444444444444444444444444442424242020202020202020",
      INIT_78 => X"6464646468686868888CACACB0D0D0F4F9FAFEFEFFFFFEFEF9F5F0D0D0ACAC8C",
      INIT_79 => X"2020202020202020242424444444444444444444444444444444444444444464",
      INIT_7A => X"2020202020202020202020202020202020202020202020202020244444442424",
      INIT_7B => X"4444202020202024242424444444444444444444444444444444242020202020",
      INIT_7C => X"2424242020202024244444444444444464444444444444444444444444444444",
      INIT_7D => X"2420202424202020204444444444442420202020202020202020202424242424",
      INIT_7E => X"4444444444402020442424242020202020202020202020202444444444444444",
      INIT_7F => X"2424242424242424202020202020202020202024442444444444442444444444",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__19_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__19_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized49\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized49\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized49\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized49\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8888686868686868646464644444444444444444444444444444444444444444",
      INIT_01 => X"D5D5D08C684444444464646468686868686888888C8CACACACACACACAC8C8C8C",
      INIT_02 => X"444444444464646468686464644444446464646464644444444444646468ACD0",
      INIT_03 => X"444444444444444444444464ACD0F4F4D5B06444444444444444444444444444",
      INIT_04 => X"2020202020202020202020202020202024242424244444444444444444444444",
      INIT_05 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_06 => X"8888686868646444444444444444444444444444442424242020202020202020",
      INIT_07 => X"6464646468686888888CACACACD0D0D0F5F9FAFAFEFEFAF9F5F5D0D0ACACAC8C",
      INIT_08 => X"2020202020202020242444444444444444444444444444444444444444444444",
      INIT_09 => X"2020202020202020202020202020202020202020202020202020244444442020",
      INIT_0A => X"2424202020202020242444444444444444444444444444444424242020202020",
      INIT_0B => X"2424202020202424444444444444446444444444444444444444444444444444",
      INIT_0C => X"2020202420202044444444444444242020202020202020202424242424242424",
      INIT_0D => X"4444444420202020444424202020202020202020202024244444444444444424",
      INIT_0E => X"2424242424242424202020202020202020202024444444444444444444444444",
      INIT_0F => X"6868686868686864646464644444444444444444444444444444444444442424",
      INIT_10 => X"888868444444444444444464646868686868688888888C8CACACAC8C8C8C8888",
      INIT_11 => X"4444444444444444686868644444444444444444444444444444444444446488",
      INIT_12 => X"444444444444444440444464ACF4F4F4D0D06844444444444444444444444444",
      INIT_13 => X"2020202020202020202020202020202020202020242424244444444444444444",
      INIT_14 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_15 => X"8888686868646444444444444444444444444444442424242020202424202020",
      INIT_16 => X"4444646468686868888C8CACACB0D0D0D0F5F5F9F9F9F9F5F4D4D0D0ACAC8C8C",
      INIT_17 => X"2020202020202020202444444444444444444444444444444444444444444444",
      INIT_18 => X"2020202020202020202020202020202020202020202020202020444444242020",
      INIT_19 => X"2420202020202020244444444444444444444444444444442420202020202024",
      INIT_1A => X"2424202020242444444444444444444444444444444444444444444444444444",
      INIT_1B => X"242420202044688C686444444444202020202020202020202424242424242424",
      INIT_1C => X"4444442020202024444424202020202020202020242424244444444444442020",
      INIT_1D => X"2424242424242424202020202020202024202020444444204444444444444444",
      INIT_1E => X"6868686868686864646464644444444444444444444444444444444444442424",
      INIT_1F => X"4444444444444444444444646464686868686888888888888888888888888888",
      INIT_20 => X"4444444444444444644444444444444444444444444444444444444444444444",
      INIT_21 => X"4444444444444444444440448CD0F4D4D5B06444444444444444444444444444",
      INIT_22 => X"2020202000202020202020202020202020202020202020202020202020202020",
      INIT_23 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_24 => X"8868686868646444444444444444444444444444444424202020202020202020",
      INIT_25 => X"4444446468686868888C8CACACACD0D0D0D0F4F5F5F5F4F4D0D0D0ACACAC8C88",
      INIT_26 => X"2424202020202020202444444444444444444444444444444444444444444444",
      INIT_27 => X"2424202020202020202020202020202020202020202020202424444444242020",
      INIT_28 => X"2420202020202424444444444444444444444444444444442020202020202424",
      INIT_29 => X"2020202024244444444444444444444444444444444444444444444444444444",
      INIT_2A => X"202020204488B0D0B08C44404420202020202020202020202424242424202020",
      INIT_2B => X"4440404020404444202020202020202020202020242444444444444424202020",
      INIT_2C => X"2020202020202020202020202020202044442420444444204444444444444444",
      INIT_2D => X"6868686868686464646464644444444444444444444444444444444444442424",
      INIT_2E => X"4444444444444444444444646464646868686868888888888888888888886868",
      INIT_2F => X"4444444444444444444444444444444444444444444444442444444424244444",
      INIT_30 => X"20202020202020202420404468ACD0D0B0684044444044444444444444444444",
      INIT_31 => X"2020200020202000202020202020202020202020202020202020202020202020",
      INIT_32 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_33 => X"8868686868646444444444444444444444444444444424202020202020202020",
      INIT_34 => X"444444646868686888888C8CACACACCCD0D0D0D0F0F0D0D0D0D0B0ACAC8C8C88",
      INIT_35 => X"2424242020202020204044444444444444444444444444444444444444444444",
      INIT_36 => X"2424202020202020202020202020202020202020202020204444242424202020",
      INIT_37 => X"2424202020202444444444444444444444444444444444442020202020202424",
      INIT_38 => X"2020202424444444444444444444444444444444444444444444444444444420",
      INIT_39 => X"2020204068ACD0D0D4AC64402020202020202020202020242424242424202020",
      INIT_3A => X"2020404044444424202020202020202020202020242444444444442420202020",
      INIT_3B => X"2020202020202020202020202020202044444444444444444444444444444444",
      INIT_3C => X"6868686864646464444444444444444444444444444444444444444444442424",
      INIT_3D => X"2444444444444444444444646464646868686868686868686868686868686868",
      INIT_3E => X"2020202424444444444444442424242424242020404020402024242424242444",
      INIT_3F => X"2020202020202020202020202044686844402044402020242020242420242424",
      INIT_40 => X"0020200020202000202020202020202020202020202020202020202020202020",
      INIT_41 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_42 => X"8868686864646444444444444444444444444444444420202020202020202020",
      INIT_43 => X"44444464686868688888888C8CACACACCCD0CCD0D0D0D0D0D0ACACAC8C8C8888",
      INIT_44 => X"2020202020202020202044444444444444444444444444444444444444444444",
      INIT_45 => X"2424202020202020202020202020202020202020202020204444242020202020",
      INIT_46 => X"2424202020244444444444444444444444444444444444442020202020202424",
      INIT_47 => X"2020202424444444444444444444444444444444444444444444444444442420",
      INIT_48 => X"2020202068B0D5D0D0B068402044202020202020202424242424242424202020",
      INIT_49 => X"2020444444442420202020202020202020202024444444444444242020202020",
      INIT_4A => X"2020202020202020202020202020202024444444646868684444444444444440",
      INIT_4B => X"6864646464646464444444444444444444444444444444444444444444242424",
      INIT_4C => X"4444444444444444444444646464646868686868686868686868686868686868",
      INIT_4D => X"2020202020202020202020202020202020202020202020202420202424242424",
      INIT_4E => X"0000202020202020202020202020202020202020202020202020202020202020",
      INIT_4F => X"2020202000202000202020202020202020202020202020202020202020202020",
      INIT_50 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_51 => X"6868686464444444444444444444444444444420202020202020202020202020",
      INIT_52 => X"444444646868686868688888888C8CACACACACACACACACACACACAC8C8C888888",
      INIT_53 => X"2020202020202020444444444444242444442424244444444444444444444444",
      INIT_54 => X"2420202020202020202020202020202020202020202020242424202020202020",
      INIT_55 => X"4420202044444444444444444444444444444444242020202020202020202020",
      INIT_56 => X"2424242424444444444464644444444444444444444444444444444424242420",
      INIT_57 => X"2024202068ACD1D1B08C44402020202020202024242424242420202020202020",
      INIT_58 => X"2020244444242020242020202420204464686444444424442420202020202020",
      INIT_59 => X"2020202020202020202020202024242444444444688C8C8C4444444440202020",
      INIT_5A => X"6464646464644444444444444444444444444444444444444444442424242424",
      INIT_5B => X"4444444444444444444444444444444464646464646468686868686868646868",
      INIT_5C => X"2020202020202020202020202020202020202020202020202020242424242424",
      INIT_5D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_60 => X"6868686464444444444444444444444444444440202020202020202020202020",
      INIT_61 => X"44444464686868686868888888888C8CACACACACACACACACACAC8C8C88888888",
      INIT_62 => X"2020202020202020444444444444242424242424244444444444444444444444",
      INIT_63 => X"2420202020202020202020202020202020202020202024242424202020202020",
      INIT_64 => X"2040402044444444444444444444444444444444242020202020202020202020",
      INIT_65 => X"2424242444444444444464444444444444444444444444444444444424242420",
      INIT_66 => X"2024444444688C8C8C6440202020202420202024242424242020202020202024",
      INIT_67 => X"20202444442420202020202020204468ACACB08C444444242020202020202020",
      INIT_68 => X"2020202020202020202020202024242420444444446888644444444440202020",
      INIT_69 => X"6464646464646464644444444444444444444444444444444444242424242424",
      INIT_6A => X"4444444444444444444444444444444464646464646464686868646868446868",
      INIT_6B => X"2020202020202020202020202020202020202020202020202020242424244444",
      INIT_6C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6F => X"6868686444444444444444444444444444444420202020202020202020202020",
      INIT_70 => X"444444646868686868686888888888888C8C8C8CAC8C8C8C8C8C888888886868",
      INIT_71 => X"2020202020202020444444444444242424242424244444444444444444444444",
      INIT_72 => X"2020202020202020202020202020202020202020202024242424202020202020",
      INIT_73 => X"4420204444444444444444444444444444444444242020202020202020202020",
      INIT_74 => X"2424244444444444644444444444444444444444444444444444444424242420",
      INIT_75 => X"2444444444444444442020202020202420202024242424242020202020202024",
      INIT_76 => X"2424444444242420202020202020488CD0D0D1B0684020202020202020202020",
      INIT_77 => X"2020202020202020202020242424244444888C8C684444444444442020202024",
      INIT_78 => X"6464646464646464444444444444444444444444444444444424242424242020",
      INIT_79 => X"4444444444444444444444444444444444646464646464646464646864646844",
      INIT_7A => X"2020202020202020202020202020202020202020202020202024242424444444",
      INIT_7B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7D => X"2020202020202020202020204464442020202020202020202020202020202020",
      INIT_7E => X"6868646444444444444444444444444444444420202020202020202020202020",
      INIT_7F => X"44444464646868686868686868888888888888888C8C8C8C8888888868686868",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized5\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized5\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__26_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_01 => X"2420202020202020202020202020202020202020202020202020202020202020",
      INIT_02 => X"00000000000000000000000000000000000000202020688CAC8C684420404420",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"202020202020202020202020202020202020202020202020688CAC8C64202020",
      INIT_05 => X"20202068ACACB0AC402020002020202020202020202020202020202020202020",
      INIT_06 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_07 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_08 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_09 => X"4444444444444444444444444444444444442424242424202020202020202020",
      INIT_0A => X"4444444444444444444444444444444444444444444444444464B0D4F4F4F5AC",
      INIT_0B => X"2020202020202020202020202020202020202040444444444444444444444444",
      INIT_0C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0D => X"2020202020202020202000202020202020202020202020202020202020202020",
      INIT_0E => X"2020002020200000000000000000000000000000202020202024244444444444",
      INIT_0F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_10 => X"2420202020202020202020202020202020202020202020202020202020202020",
      INIT_11 => X"0000000000000000000000000000000000002020000020446868442020204420",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"2020202020202020202020202020202020202020202020202064686844202020",
      INIT_14 => X"20202068B0B0B08C442020202020202020202020202020202020202020202020",
      INIT_15 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_16 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_17 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_18 => X"4444444444444444444444444444444444444444444444444444242424202020",
      INIT_19 => X"4444444444444444444444444444444444444444444444444488D0F5F5F4F4AC",
      INIT_1A => X"2020202020202020404468686444204444444444444444444444444444444444",
      INIT_1B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1C => X"2420202020202020202000202020202020202020202020202020202020202020",
      INIT_1D => X"0020202020202020000000000000000000000000202020202020242444444444",
      INIT_1E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1F => X"4424202020202020202020202020202020202020202020202020202020202020",
      INIT_20 => X"0000000000000000000000000000000020202000002020202020202020204444",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"2020202020202020202020202020202020200000202020202020202020202020",
      INIT_23 => X"20202044888C8C68442020202020202020202020202020202020202020202020",
      INIT_24 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_25 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_26 => X"2424242020202020202020202020202020202020202020202020202020202020",
      INIT_27 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_28 => X"4444446444444444444444444444444444444444444444444464B0D5F4D4D0AC",
      INIT_29 => X"202020202020204488ACB0B0B08C644444444444444444444444444444444444",
      INIT_2A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2B => X"2420202020202020202000202020202020202020202020202020202020202020",
      INIT_2C => X"2020202020202020000000000000000000000000002020202020202444444444",
      INIT_2D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2E => X"2424202020202020202020202020202020202020202020202020202020202020",
      INIT_2F => X"0000000000000000000000000000000020200000202000002020202020202024",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"2020202020202020202020202020202020200000000020202020202020242020",
      INIT_32 => X"2020202040444420202020202020202020202020202020202020202020202020",
      INIT_33 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_34 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_35 => X"4444244424242020202020444444442020202020202020202020202020202020",
      INIT_36 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_37 => X"444444444444444444444444444444444444444444444444404488B0D0D0AC68",
      INIT_38 => X"2020202044204468D0D0F4D4D4D08C4444444444444444444444444444444444",
      INIT_39 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3A => X"2424202020202020202000202020202020202020202020202020202020202020",
      INIT_3B => X"0020202000002020000000000000000000000000002020202020202424444444",
      INIT_3C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3D => X"2424242020202020202020202020202020202020202020202020202020202020",
      INIT_3E => X"0000000000000000000000000000000020000020202000200020202020202020",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"2020202020202020202020202020202020202000000020202020202020202020",
      INIT_41 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_42 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_43 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_44 => X"4444444444444444204444888C8C684020202020202020202020202020202020",
      INIT_45 => X"4040444444444444444444444444444444444444444444444444444444444444",
      INIT_46 => X"4444444444444444444444242020202020202020202020202020206868886440",
      INIT_47 => X"40444444444064ACD0F4F4F4F4D4AC6844444444444444444444444444444444",
      INIT_48 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_49 => X"4424242020202020202020000000202020202020202020202020202020202020",
      INIT_4A => X"2020202020202020202020000000000000000000000020202020202024244444",
      INIT_4B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4C => X"2024242420202020202020202020202020202020202020202020202020202020",
      INIT_4D => X"0000000000000000000000000000000000200020000000200020202020202020",
      INIT_4E => X"2020202000000000000000000000000020202020202020200000000000000000",
      INIT_4F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_50 => X"2020202020202020202020202020202020202000002020202020202020202020",
      INIT_51 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_52 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_53 => X"4424444444444444444468ACACAC884420202020202020202020202020202020",
      INIT_54 => X"2020202020202020202020202444444444444444444444444444444444444444",
      INIT_55 => X"2424202020202020202020202020202020202020202020202020202020202020",
      INIT_56 => X"44444444444464D0F4F4F4F4F4F4B06844444444444444444444444444444424",
      INIT_57 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_58 => X"4424242020202020202020000000202020202020202020202020202020202020",
      INIT_59 => X"2020202020202020202020000000000000000000000020202020202024244444",
      INIT_5A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5B => X"2024242420202020202020202020202020202020202020202020202020202020",
      INIT_5C => X"0000000000000000000000000000000000200020000000000000202020202020",
      INIT_5D => X"2020202020000000000000000000000020202020202020200000000000000000",
      INIT_5E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_60 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_61 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_62 => X"4424444444444444444468B0B0B08C4420202020202020202020202020202020",
      INIT_63 => X"2020202020202020202020202020202020204444444444444444444444444444",
      INIT_64 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_65 => X"44444444444464ACD0F4F5F5F4D4B06844444444444444442424242020202020",
      INIT_66 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_67 => X"4444242020202020202020200000202020202020202020202020202020202020",
      INIT_68 => X"2020202020202020202020000000000000000000000020202020202020244444",
      INIT_69 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6A => X"2020242424202020202020202020202020202020202020202020202020202020",
      INIT_6B => X"0000000000000000000000000000000000200020202000202000202020202020",
      INIT_6C => X"2020202020000000000000000000000020202020202020200000000000000000",
      INIT_6D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_70 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_71 => X"44244444444444444444688CACAC884424242420202020202020202020202020",
      INIT_72 => X"2020202020202020202020202020202020202020202020202424242424444444",
      INIT_73 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_74 => X"444444444444648CD0D4F4F4D0D08C4444242424242020202020202020202020",
      INIT_75 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_76 => X"4444242420202020202020202000202020202020202020202020202020202020",
      INIT_77 => X"2020202020202020202020000000000000000000000020202020202020242444",
      INIT_78 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_79 => X"2020242424242020202020202020202020202020202020202020202020202020",
      INIT_7A => X"0000000000000000000000000000000000200020202020202020202020202020",
      INIT_7B => X"2020202020200000000000000000000020202020202020202020000000000000",
      INIT_7C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7D => X"2020202020202020202020202020202020202020202020002020202020202020",
      INIT_7E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__26_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__26_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized50\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized50\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized50\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized50\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__15_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"2020202020202424444444444444242424242424244444444444444444444444",
      INIT_01 => X"2020202020202020202020202020202020202020202024242420202020202020",
      INIT_02 => X"4420446868646444444444444444444444444444242020202424242424242424",
      INIT_03 => X"2424444444444444644444444444444444444444444444444444442424242424",
      INIT_04 => X"4444202444442020202020202020202424242424242424242020202020242424",
      INIT_05 => X"244444442424202020202020202068B1D0D0D0B0884420442020202020202020",
      INIT_06 => X"2020202020202020242424242424444468B0D1B1884040444420242424242424",
      INIT_07 => X"6464646464646464444444444444444444444444444444442424242424202020",
      INIT_08 => X"4444444444444444444444444444444444444444444464646464646464646464",
      INIT_09 => X"2020202020202020202020202020202020202020202020202424242424444444",
      INIT_0A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0C => X"2020202020202020442020448CB08C6820202020202020202020202020202020",
      INIT_0D => X"6464644444444444444444444444444444442420202020202020202020202020",
      INIT_0E => X"4444444464646868686868686868688888888888888888888888886868686868",
      INIT_0F => X"2020202020242424444444442424242424242424244444444444444444444444",
      INIT_10 => X"2020202020202020202020202020202020202020202424242020202020202020",
      INIT_11 => X"20648CD5D5B08C44444444444444444444444444242020202424242424242424",
      INIT_12 => X"4444444444444444444444444444444444444444444444444444442424242444",
      INIT_13 => X"4444444444202020202020202020202424242424242424242020202020242424",
      INIT_14 => X"2444242420202020202020202024688CD0B0D0B0684020202020202024242424",
      INIT_15 => X"2020202020202020242424244444444488B0D1D18C4440442020242424242424",
      INIT_16 => X"6464646444444444444444444444444444444444444444442424242420202020",
      INIT_17 => X"444444444444444444444444444444444444444444444444646488AC8C686464",
      INIT_18 => X"2020202020202020202020202020202020202020202020202020242424244444",
      INIT_19 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1B => X"202020202020202020202068B1D1B08C20202020202020202020202020202020",
      INIT_1C => X"6464444444444444444444444444444444242420202020202020202020202020",
      INIT_1D => X"4444444444646464646468686868686868688888888888886868686868686868",
      INIT_1E => X"2020202024244444444444242424242424242424244444444444444444444444",
      INIT_1F => X"2020202020202020202020202020202020202020242424242020202020202020",
      INIT_20 => X"44ACD4F5F5F5D088444444444444444444444424242020202424242424242424",
      INIT_21 => X"4444444444444444444444444444444444444444444444444444242424242444",
      INIT_22 => X"4444442420202020202020202020242424242424242020202020202024242424",
      INIT_23 => X"44442420202020202020202044444468B0B0B088442040202020242424242424",
      INIT_24 => X"20202020202020202424444444444444648CB0AC682020202024242424242424",
      INIT_25 => X"6464444444444444444444444444444444444444444444242424242020202020",
      INIT_26 => X"444444444444444444444444444444444444444444444444448CD1F5F5AC6464",
      INIT_27 => X"2020202020202020202020202020202020202020202020202020242424242424",
      INIT_28 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_29 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2A => X"202020202020202020202068B1B1B08C20202020202020202020202020202020",
      INIT_2B => X"6444444444444444444444444444444424242420202020202020202020202020",
      INIT_2C => X"4444444444446464646464646868686868686868686868686868686868686464",
      INIT_2D => X"2020202024444444444444242024242424242024244444444444444444444444",
      INIT_2E => X"2020202020202020202020202020202020202024242424202020202020202020",
      INIT_2F => X"68D0F4F4F4F5F5AC444444444444444444442424242020202424242424242424",
      INIT_30 => X"4444444444444444444444444444244420444444444444444444444444444444",
      INIT_31 => X"4424202020202020202020202024242424242424242020202020202020242444",
      INIT_32 => X"4424242020202020202420244444444468886844202020202020242424444444",
      INIT_33 => X"2020202020202020444444444444444444444444202020202424244444444424",
      INIT_34 => X"4444444444444444444444444444444444444444442424242424242020202020",
      INIT_35 => X"44444444444444444444444444444444444444444444444464B0F9F9F9D16864",
      INIT_36 => X"2020202020202020202020202020202020202020202020202020202024242424",
      INIT_37 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_38 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_39 => X"2020202020202020202020448CB08C4420202020202020202020202020202020",
      INIT_3A => X"4444444444444444444444444444444424242420202020202020202020202020",
      INIT_3B => X"4444444444444464646464646464686468686868686868686868686868646464",
      INIT_3C => X"2020202024444444444444242020242424242024244444444444444444444444",
      INIT_3D => X"2020202020202020202020202020202020202024242424202020202020202020",
      INIT_3E => X"8CD4F4F4F9F5F5D0444444444444444444442424242020202424242424242424",
      INIT_3F => X"4444444444444444444444444444244420244444444444242424444444444444",
      INIT_40 => X"2424202020202020202424242424442424242424242020202020202020242444",
      INIT_41 => X"4424202020202020204444244444242044202020202020202020242444444444",
      INIT_42 => X"2020202020202020444444444444444420202020442020442424444444444440",
      INIT_43 => X"4444444444444444444444444444444444444444242424242424202020202020",
      INIT_44 => X"44444444444444444444444444444444444444444444444464B0F5F5F9D06444",
      INIT_45 => X"2020202020202020202020202020202020202020202020202020202020242424",
      INIT_46 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_47 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_48 => X"2020202020202020202020202040202020202020202020202020202020202020",
      INIT_49 => X"4444444444444444444444444444444420202020202020202020202020202020",
      INIT_4A => X"4444444444444444444444646464646464646868686868686468646464444444",
      INIT_4B => X"2020244444444444202020202020202020202444444444444444444444444444",
      INIT_4C => X"2020202020202020202020202020202020242424242020202020202020202020",
      INIT_4D => X"88D0F4F9F4F4F5AC444444444444444024242424242424242424242420202020",
      INIT_4E => X"4444444444444444444444242424242444444444444444244444242424444444",
      INIT_4F => X"2020202020202024242024242424242420202020202020202020202044444444",
      INIT_50 => X"2020202020202444444444442424242020202020202020202424444444444444",
      INIT_51 => X"2424242424242424444444442424242020202020202024444444444444444444",
      INIT_52 => X"4444444444444444444444444444444444444444442424242424242424242424",
      INIT_53 => X"4444444444444444444444444444444444444444444444646488D0F5D1884444",
      INIT_54 => X"2020202020202020202020202020202020202020202020202020202020242424",
      INIT_55 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_56 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_57 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_58 => X"4444444444444444444444444444444420202020202020202020202020202020",
      INIT_59 => X"4444444444444444444444444464646464646468686868646464646444444444",
      INIT_5A => X"2020244444444444202020202020202020202444444444444444444444444444",
      INIT_5B => X"2020202020202020202020202020202020242424242020202020202020202020",
      INIT_5C => X"64B0F4F4F4F5D088444444444444444444242424242424242424242420202020",
      INIT_5D => X"4464444444444444444424242424244444444444444444244444242444444444",
      INIT_5E => X"2020202020202020242424242424242420202020202020202020204444444444",
      INIT_5F => X"2020202020244444444444242420202020202020202020202424444444444020",
      INIT_60 => X"2424242444444444444444242424202020202020202044444444444424202020",
      INIT_61 => X"4444444444444444444444444444444444444444242424242424242424242424",
      INIT_62 => X"2424444444444444444444444444444444444444444444444444688868444444",
      INIT_63 => X"2020202020202020202020202020202020202020202020202020202020202024",
      INIT_64 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_65 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_66 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_67 => X"4444444444444444444444444444444420202020202020202020202424202020",
      INIT_68 => X"4444444444444444444444444444444464646464686464646464444444444444",
      INIT_69 => X"2020244444444444202020202020202020202444444444444444444444444444",
      INIT_6A => X"2020202020202020202020202020202024242424202020202020202020202020",
      INIT_6B => X"4468ACD0D0D08844444444444444444444242424242424242424242420202020",
      INIT_6C => X"4464444444444444442424242444444444444444444444442424444444444444",
      INIT_6D => X"2020202020202020242424242424242420202020202020202044444444444444",
      INIT_6E => X"2020202024444444444444242020202020202020202020244444444444202020",
      INIT_6F => X"2424444444444444242424242020202024242024202020404440442020202020",
      INIT_70 => X"4444444444444444444444444444242444242424242424242424242424242424",
      INIT_71 => X"2020202424444444444444444444444444444444444444444444444444444444",
      INIT_72 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_73 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_74 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_75 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_76 => X"4444444444444444444444444444442420202020202020202044444444444420",
      INIT_77 => X"4444444444444444444444444444444444646464646464444444444444444444",
      INIT_78 => X"2020244444444424202020202020202020202444444444442444444444444444",
      INIT_79 => X"2020202020202020202020202020202024242420202020202020202020202020",
      INIT_7A => X"6444446468644444444444444444444444444444444444442424242420202020",
      INIT_7B => X"4444444444444444242424244444444444444444444444442444444444444444",
      INIT_7C => X"2020202020202020242424242424242420202020202020204444444444444444",
      INIT_7D => X"2020202444444444444424202020202020202020202024244444242424202020",
      INIT_7E => X"4444444444444444202020202020202024242420202020202020202020202020",
      INIT_7F => X"4444444444444444444444444424242424242424242424242424242424242424",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__15_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__15_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized51\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized51\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized51\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized51\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__27_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"2020242444444444444444444444444444444444444444444444444444444444",
      INIT_01 => X"2020202020202020202020202020202020202020202020202020202020202024",
      INIT_02 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_03 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_04 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_05 => X"4444444444444444444444444444242420202020202020202044686868684420",
      INIT_06 => X"4444444444444444444444444444444444446464444444444444444444444444",
      INIT_07 => X"2024242444242424202020202020202020242424442424242424444444444444",
      INIT_08 => X"2020202020202020202020202020202024242020202020202020202020202020",
      INIT_09 => X"6444444444444444444444444444444444444444444444442424242420202020",
      INIT_0A => X"4444444444444424242424444444444444444444444444444444444444444444",
      INIT_0B => X"2020202020202040444424242020242020202020202020204444444444444444",
      INIT_0C => X"2424244444444444242420202020202020202020242424242424242420202020",
      INIT_0D => X"4444444444442424202020202020202024242420202020202020202020202020",
      INIT_0E => X"4444444444444444444424242424242424242424242424244444444444444444",
      INIT_0F => X"2424444444444444444444444444444444444444444444444444444444444444",
      INIT_10 => X"2020202020202020202020202020202020202020202020202020202020242424",
      INIT_11 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_12 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_13 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_14 => X"4444444444444444444444444424242020202020202020202068686868886840",
      INIT_15 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_16 => X"2024242424242020202020202020202024242424242420202024444444444444",
      INIT_17 => X"2020202020202020202020202020202024242020202020202020202020202020",
      INIT_18 => X"4444444444444444444444444444444444444444444444442424242420202020",
      INIT_19 => X"4444444444442424242444444444444444444444444444444444444444444444",
      INIT_1A => X"2020202020444444444444242020202020202020202024244444444444444444",
      INIT_1B => X"2424444444442424202020202020202020242424242424242424242020202020",
      INIT_1C => X"4444444424202020202020202020202024242420242020202020202020202020",
      INIT_1D => X"4444444444444444444424242424242424242424242424444444444444444444",
      INIT_1E => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_1F => X"2020202020202020202020202020202020202020202020202020202024242424",
      INIT_20 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_21 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_22 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_23 => X"4444444444444444444444444424202020202020202020202044686868886840",
      INIT_24 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_25 => X"2424242424202020202020202020202024242424242020202024444444444444",
      INIT_26 => X"2020202020202020202020202020242424242020202020202020202020202020",
      INIT_27 => X"4444444444444444444444444444444444444444444444442424242420202020",
      INIT_28 => X"4444444444242424242444444444444444444444444444444444444444444444",
      INIT_29 => X"2020242444444444444444202020202020202020202424244444444444444444",
      INIT_2A => X"4444444444242020202020202020202024242424242424242020202020202020",
      INIT_2B => X"4444442420202020202020202020202024242020202020202020202020202020",
      INIT_2C => X"4444444444444424242424242424242424242424444444444444444444444444",
      INIT_2D => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_2E => X"2020202020202020202020202020202020202020202020202020202424244444",
      INIT_2F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_30 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_31 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_32 => X"4444444444444444444444444424202020202020202020202044686868684420",
      INIT_33 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_34 => X"2424242424202020202020202020202024242424242020202024444444444444",
      INIT_35 => X"2020202020202020202020202020242424202020202020202020202020202020",
      INIT_36 => X"4444444444444444444444444444444444444444444444442424242420202020",
      INIT_37 => X"4444444424242444244444444444444444244444444444444444444444444444",
      INIT_38 => X"2020242444444444444444242020202020202020242424444444444444444444",
      INIT_39 => X"4444444444202020202020202020202024242424442424202020202020202020",
      INIT_3A => X"2424242020202020202020202020202020242020202020202020202020202424",
      INIT_3B => X"4444444444442424242424242424242424242444444444444444444444444444",
      INIT_3C => X"4444444444444444202020202040404044444444444444444444444444444444",
      INIT_3D => X"2020202020202020202020202020202020202020202020202020202424444444",
      INIT_3E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_40 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_41 => X"4444444444444444444424242424202020202020202020202020446868444420",
      INIT_42 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_43 => X"2020202020202020202020202020202424242020202020202424444444444444",
      INIT_44 => X"2020202020202020242020202424244420202020202020202020202020202020",
      INIT_45 => X"4444444444444468444444444444444444444444444444442424202020202020",
      INIT_46 => X"4444442424242020444444444444444444242424444444444444444444444444",
      INIT_47 => X"2020444444444444444424202020202020202420242444244444444444444444",
      INIT_48 => X"2424242020202020202020202020242424242424242420202020202020202020",
      INIT_49 => X"2424442020202020202020202024242424202020202020202020202024244444",
      INIT_4A => X"2424242424242424202024242424244444444444444444444444444444444424",
      INIT_4B => X"2020202020202020202020202020202024242424242424242424242424242424",
      INIT_4C => X"2020202020202020202020202020202020202020202020202020202024242424",
      INIT_4D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_50 => X"4444444444444444442424242424202020202020202020202020204440202020",
      INIT_51 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_52 => X"2020202020202020202020202020202424202020202020202424444444444444",
      INIT_53 => X"2020202020202020202024242424242420202020202020202020202020202020",
      INIT_54 => X"4444444444444444444444444444444444444444444444442424242020202020",
      INIT_55 => X"2424242424242020444444444444444444244444444444444444444444444444",
      INIT_56 => X"2040444444444444444424202020202024202424242024444444444444444444",
      INIT_57 => X"2420202020202020202020202020242444444444242020202020202020202020",
      INIT_58 => X"2020202020202020202020242020202020202020202020202020242424242444",
      INIT_59 => X"2424242424242424242424242444444444444444444444444444444444242424",
      INIT_5A => X"2020202020202020202020202020202024242424242424242424242424242424",
      INIT_5B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5E => X"4424202020202020202020202020202020202020202020202020202020202020",
      INIT_5F => X"4424242424242424242424242420202020202020202020202020202020404444",
      INIT_60 => X"2424444444444444444444444444444444444444444444444444444444444444",
      INIT_61 => X"2020202020202020202020202020202024202020202020202424444444444444",
      INIT_62 => X"2020202020202020202024242424242020202020202020202020202020202020",
      INIT_63 => X"4444444444444444444444444444444444444444444444442424242020202020",
      INIT_64 => X"2424242424242020444444444444444444444444444444444444444444444444",
      INIT_65 => X"2444444444444444442424202020202020244424202044444444444444444444",
      INIT_66 => X"2020202020202020202020202024244444444424202020202020202020202020",
      INIT_67 => X"2424202020204468684444202024242020202020202020202424242424242424",
      INIT_68 => X"2424242424242424244444444444444444444444444444444444442424202020",
      INIT_69 => X"2020202020202020202020202020202024242424242424242424242424242424",
      INIT_6A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6D => X"6848242020202020202020202020202020202020202020202020202020202020",
      INIT_6E => X"242424242424242424242424202020202020202020202020202020204468888C",
      INIT_6F => X"2020242444444444444444444444444444444444444444444444444444444444",
      INIT_70 => X"2020202020202020202020202020202020202020202020202424444444444424",
      INIT_71 => X"2020202020202020202024444424202020202020202020202020202020202020",
      INIT_72 => X"4444446464444444444444444444444444444444444444442424242420202020",
      INIT_73 => X"2424242424242424444444444444444444444444444444444444444444444444",
      INIT_74 => X"4444444444444444242420202020202024242420688888444444444444444444",
      INIT_75 => X"2020202020202020202020202424444444442420202020202020202020202444",
      INIT_76 => X"2020202020448CB0B08C68402024202020202020202020244444242424202020",
      INIT_77 => X"2424242424242424444444444444444444444444444444442424242020202020",
      INIT_78 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_79 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7C => X"AC8C442020202020202020202020202020202020202020202020202020202020",
      INIT_7D => X"24242424242424242420202020202020202020202020202020202044688CACB0",
      INIT_7E => X"2020202024244444444444444444444444444444444444444444444444444444",
      INIT_7F => X"2020202020202020202020202020202020202020202020202424242424242420",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__27_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__27_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized52\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized52\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized52\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized52\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__11_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"2020202020202020202424444424202020202020202020202020202020202020",
      INIT_01 => X"4444446464444444444444444444444444444444444444444444242424202424",
      INIT_02 => X"2424242424242424444444444444444444444444444444444444444444444444",
      INIT_03 => X"4444444444444444202020202020202024204068D1F5F5AC4444444424244444",
      INIT_04 => X"2020202020202020202020242424242424242020202024442020202020244444",
      INIT_05 => X"242020402068ACB0B0B088442020202020202020202424244444242420202020",
      INIT_06 => X"2424242424242424444444444444444444444444444444442020202020202020",
      INIT_07 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_08 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_09 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0B => X"B08C682420202020202020202020202020202020202020202020202020202020",
      INIT_0C => X"242424242424242420202020202020202020202020202020202020448CB0B0B0",
      INIT_0D => X"2020202020202424444444444444444444444444444444444444444444444444",
      INIT_0E => X"2020202020202020202020202020202020202020202020202424242424242020",
      INIT_0F => X"2020202020202020242424242424202020202020202020202020202020202020",
      INIT_10 => X"4444644444444444444444444444444444444444444444444444242424242424",
      INIT_11 => X"2424242424244444444444444444444444444444444444446464444444444444",
      INIT_12 => X"444444444444242020202020202020204420448CF5F9F9D54444442424242424",
      INIT_13 => X"2020202020202020202424242424242420202020202024242020202024444444",
      INIT_14 => X"242044402068B0D0D0B088442020202420202020242424242424242020202020",
      INIT_15 => X"4444444444444444444444444444444444444444242420202020202020202020",
      INIT_16 => X"2020202020202020202020202020202020202020202020202424242424242424",
      INIT_17 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_18 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_19 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1A => X"B0B0684420202020202020202020202020202020202020202020202020202020",
      INIT_1B => X"242020202020202020202020202020202020202020202020202020448CB0B0B0",
      INIT_1C => X"2020202020202424242424444444444444444444242424242424242424242424",
      INIT_1D => X"2020202020202020202020202020202020202020202020202424242424242020",
      INIT_1E => X"2020202020202020444424242420202020202020202020202020202020202020",
      INIT_1F => X"6864644444444444444444444444444444444444444444444444242424242424",
      INIT_20 => X"2024242424244444444444444444444444444444444444446464444444444444",
      INIT_21 => X"4444444444242020202020202020202444204088F5F9F9D14040242424242020",
      INIT_22 => X"2020202020202020242424242420202020202020202020202020202444444444",
      INIT_23 => X"2020442040648CB0D0AC64202020202020242424242424242420202020202020",
      INIT_24 => X"4444444444444444444444444444444424242420202020202020202020202020",
      INIT_25 => X"2020202020202020202020202020202020202020202020202424242424242424",
      INIT_26 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_27 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_28 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_29 => X"ACAC682020202020202020202020202020202020202020202020202020202020",
      INIT_2A => X"242020202020202020202020202020202020202020202020202020448CACACB0",
      INIT_2B => X"2020202020202020242424444444444444444424242424242424242424242424",
      INIT_2C => X"2020202020202020202020202020202020202020202020202424242424242020",
      INIT_2D => X"2424242424242424444424242020202020202020202020202020202020202020",
      INIT_2E => X"6868644444444444444444444444444444444444444444444444442424242424",
      INIT_2F => X"2024242424244444444444444444444444444444444464646464644444444468",
      INIT_30 => X"4444444424202020202020202020202420444464ACD1B1642020242424242020",
      INIT_31 => X"2020202020202024242424242420202020202424242020202020204444444444",
      INIT_32 => X"2044202044444468886840202020204424242424242424242020202020202020",
      INIT_33 => X"4444444444444444444444444444242420202020202020202020202020202020",
      INIT_34 => X"2020202020202020202020202020202020202020202020202424242424242424",
      INIT_35 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_36 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_37 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_38 => X"8C68442020202020202020202020202020202020202020202020202020202020",
      INIT_39 => X"24202020202020202020202020202020202020202020202020202044688CACAC",
      INIT_3A => X"2020202020202020242424242424242424242424242424242424242020202020",
      INIT_3B => X"2020202020202020202020202020202020202044444444204424442020202024",
      INIT_3C => X"2424242424242444242424202020202020202020202020202020202020202020",
      INIT_3D => X"6868644444444444444444444444444444444444444444444444444424242424",
      INIT_3E => X"2424242424444444444444444444444444444444444444646888686464686868",
      INIT_3F => X"4444242020202020202020202020444444444444404040404424242020202020",
      INIT_40 => X"2020202020202020242020202020202024202020202020204444444444444444",
      INIT_41 => X"2020202020202020202020202020202044242424202020202020202020202020",
      INIT_42 => X"4444444444444444242424242020202020202020202020202020202020202020",
      INIT_43 => X"2020202020202020202020202020202020202020242424244444444424242424",
      INIT_44 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_45 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_46 => X"2020202020202020202020202020202020200000202020202020202020202020",
      INIT_47 => X"6844402020202020202020202020202020202020202020202020202020202020",
      INIT_48 => X"2020202020202020202020202020202020202020202020202020202044686888",
      INIT_49 => X"2020202020202020242424242424242420202020202020202424202020202020",
      INIT_4A => X"202020202020202020202020202020202020648C8CAC88444420242020202020",
      INIT_4B => X"2424242424242444242424202020202020202020202020202020202020202020",
      INIT_4C => X"6864644444444444444444444444444444444444444444444444444424242424",
      INIT_4D => X"2424242424444444444444444444444444444464646468ACD0D0B0AC68646868",
      INIT_4E => X"4424202020202020202020202024444444444444444020202424242020202020",
      INIT_4F => X"2020202020202020202020202020202020202020202020244444444444444444",
      INIT_50 => X"2020202020202020202020202020202024242420202020202020202020202020",
      INIT_51 => X"2424242424242424242420202020202020202020202020202020202020202020",
      INIT_52 => X"2020202020202020202020202020202020202024242424244444444424242424",
      INIT_53 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_54 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_55 => X"2020202020202020202020202020200020202020202020202020202020202020",
      INIT_56 => X"4020202020202020202020202020202020202020202020202020202020202020",
      INIT_57 => X"2020202020202020202020202020202020202020202020202024242020204444",
      INIT_58 => X"2020202020202020242424242424242424242424242424242424242020202020",
      INIT_59 => X"2020202020202020202020202020202020448CB0D0D0B08C4420202020202020",
      INIT_5A => X"2424242424444444242420202020202020202020202020202020202020202020",
      INIT_5B => X"6464644444444444444444444444444444444444444444444444444444242424",
      INIT_5C => X"24242424244444444444444444444444644444646464ACD0D4F4F4D0AC686868",
      INIT_5D => X"2020202020202020202020202444444444444424242020202424242020202020",
      INIT_5E => X"2020202020202020202020202020242420202020202024444444444444444444",
      INIT_5F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_60 => X"2424242424242424202020202020202020202020202020202020202020202020",
      INIT_61 => X"2020202020202020202020202020202024242424244444444444444424242424",
      INIT_62 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_63 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_64 => X"2020202020202020202020202020202020202020200000202020202020202020",
      INIT_65 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_66 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_67 => X"2020202020202020242424242424242420202020202020202424202020202020",
      INIT_68 => X"202020202020202020202020202020202068B0D0D0D0D0B06440202020202020",
      INIT_69 => X"2424444444444424242420202020202020202020202020202020202020202020",
      INIT_6A => X"6464646464644444646464444444444444444444444444444444444444442424",
      INIT_6B => X"24242424244444444444444444444444646444644468B0D4F4F5F4F5D0886468",
      INIT_6C => X"2020202020202020202024444444444444442424202020202424202020204020",
      INIT_6D => X"2020202020202020202020202020242420202020242444444444444444444444",
      INIT_6E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_70 => X"2020202020202020202020202020242424242444444444444444442424242424",
      INIT_71 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_72 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_73 => X"2020202020202020202020202020202020000020202020002020202020202020",
      INIT_74 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_75 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_76 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_77 => X"202020202020202020202020202020204088B0D0D4D4D0B08840202020202020",
      INIT_78 => X"2424444444442424202020202020202020202020202020202020202020202020",
      INIT_79 => X"6468686864646464686464644444444444444444444444444444444444442424",
      INIT_7A => X"24242424244444444444444444444444646444646468D0F5F5F5F4F5D0886464",
      INIT_7B => X"2020202020202024242444444444444424242424202020202420202020202020",
      INIT_7C => X"2020202020202020202020202020202020202424444444444444444444242420",
      INIT_7D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7F => X"2020202020202020202020202424244424444444444444442424242424242424",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__11_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__11_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized53\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized53\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized53\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized53\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__23_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_01 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_02 => X"2020202020202020202020202020202020202000002020202020202020202020",
      INIT_03 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_04 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_05 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_06 => X"202020202020202020202020202020202088B0D0D0D0D0B06840202020202020",
      INIT_07 => X"2424444444242424202020202020202020202020202020202020202020202020",
      INIT_08 => X"6868686868686868686868646444444444444444444444444444444444442424",
      INIT_09 => X"24242424244444444444444444444444646464646468ACF5F5F5F5F5B0886868",
      INIT_0A => X"2020202020202024244444444444444424242420202020202020202020202020",
      INIT_0B => X"2020202020202020242420202020202020244444444444444444442424202020",
      INIT_0C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0E => X"2020202020202020242424242424444424242424242424242424242420202020",
      INIT_0F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_10 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_11 => X"2020202020202020202020202020200020202020000000002020202020202020",
      INIT_12 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_13 => X"2020202020202020202020202020202020202020202020202020202420202020",
      INIT_14 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_15 => X"202020202020202020202020202020202068ACD0D0D0B0AC4420202020202020",
      INIT_16 => X"2424444444242420202020202020202020202020202020202020202020202020",
      INIT_17 => X"6868686868686868686868646464444444444444444444444444444444442424",
      INIT_18 => X"242424242444444444444444444444444444686864688CD0F4F5F5D0AC686868",
      INIT_19 => X"2020202020202424444444444444202020202020202020202020202020202020",
      INIT_1A => X"2020202020202020202020202020202024444444444444444444242020202020",
      INIT_1B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1D => X"2020242424242424242424242424242424242424242424242020202020202020",
      INIT_1E => X"2020202020202020202020202020202020202020202020204444442420202420",
      INIT_1F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_20 => X"2424242424242424202420202044444424202020202020202020202020202020",
      INIT_21 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_22 => X"2020202020202020202020202020202020202020202020204420202020202020",
      INIT_23 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_24 => X"20202020202020202020202020202020204068ACACB0AC642020202020202020",
      INIT_25 => X"2424444444242020202020202020202020202020202020202020202020202020",
      INIT_26 => X"6868686868686868686868646464444444444444444444444444444444444424",
      INIT_27 => X"24242424444444444444444444444444444468446468688CD0D5D0AC68646868",
      INIT_28 => X"2020202020202424444444444424202020202020202020202020202020202020",
      INIT_29 => X"2020202020202024202020202020202444444444444444244444242020202020",
      INIT_2A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2C => X"2424242424242444242424242424242020202020202020202020202020202020",
      INIT_2D => X"2020202020202020202020202020202020202020202020448CB18C6844202420",
      INIT_2E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2F => X"44444444444444442044444468ACD5D58C442020202020202020202020202020",
      INIT_30 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_31 => X"2020202020202020202424202020202020204444442020202020202020202020",
      INIT_32 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_33 => X"2020202020202020202020202020202020202044444444202020202020202020",
      INIT_34 => X"2424242424202020202020202020202020202020202020202020202020202020",
      INIT_35 => X"6888886868686868686868686464646444444444444444444444444444444444",
      INIT_36 => X"4424242440444444444444444464644444444464686868686888686868686868",
      INIT_37 => X"2020202020242444242424242020202020202020202020202020202020202020",
      INIT_38 => X"2020204420202420202024242020444444444444242424242020202020202020",
      INIT_39 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3A => X"2020202020202020202020202424242420202020202020202020202020202020",
      INIT_3B => X"2424242424242424242024202420242020202020202020202020202020202020",
      INIT_3C => X"202020202020202020202020202020202020202040204488B0B0B08C44202024",
      INIT_3D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3E => X"444444444444444444444444D0F5F5F5F5B04420202020202020202020202020",
      INIT_3F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_40 => X"2020202020202020202020202020202044646868684420202020202020202020",
      INIT_41 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_42 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_43 => X"2424242424202020202020202020202020202020202020202020202020202020",
      INIT_44 => X"8888888888886868686868686864646444444444444444444444444444444444",
      INIT_45 => X"2444244044444444444444444464646464646468686868686868686868686868",
      INIT_46 => X"2020202024242444242424242020202020202020202020202020202020202024",
      INIT_47 => X"2020442020202024242020202044444444444444242424242020202020202020",
      INIT_48 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_49 => X"2020202020202020202020202024242420202020202020202020202020202020",
      INIT_4A => X"2024242424242424202020202020202020202020202020202020202020202020",
      INIT_4B => X"202020202020202020202020202020202020202040404068B0B0B08844202424",
      INIT_4C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4D => X"202020244444444444444464D5F5F9F9F5D56840404040202020202020202020",
      INIT_4E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4F => X"2020202020202020202020202020202468888C8C8C6844202020202020202020",
      INIT_50 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_51 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_52 => X"2424242424202020202020202020202020202020202020202020202020202020",
      INIT_53 => X"8888888888888888686868686868686864444444444444444444444444444444",
      INIT_54 => X"2424444444444444444444444444444464646868686868686868686868688888",
      INIT_55 => X"2020242424242424242424202020202020202020202020202020202020202024",
      INIT_56 => X"2044202020202020202044444424242444444424242020202020202020202020",
      INIT_57 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_58 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_59 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5A => X"2020202020202020202020202020202020242020402040648CAC8C6420202020",
      INIT_5B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5C => X"202020202044444444404468D5F5F9F9F5D16840444444242424202020202020",
      INIT_5D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5E => X"20202020202020202020202020202044888C8C8C8C8C68402020202020202020",
      INIT_5F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_60 => X"2020202020202020202020202020202020202420202020202020202020202020",
      INIT_61 => X"2424242424202020202020202020202020202020202020202020202020202020",
      INIT_62 => X"88888C8C8C8C8C88888868686868686864646444444444444444444444444444",
      INIT_63 => X"2024444444444444444444444444444464686868686868686868686888888888",
      INIT_64 => X"2024244444242420202020202020202020202020202020202020202020202024",
      INIT_65 => X"2020202020404044444444444424244444442424202020202020202020202020",
      INIT_66 => X"2020202020202020202020202020202020202020202420202020202020202020",
      INIT_67 => X"2020202020202020242020202020202020202020202020202020202020202020",
      INIT_68 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_69 => X"2020202020202020202020202020202020242020202020404444442020202020",
      INIT_6A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6B => X"202020202020244440444444ACD5F5F5F5B04440444020242424202020202020",
      INIT_6C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6D => X"202020202020202020202020202024688888ACAC8C8C68442020202020202020",
      INIT_6E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_70 => X"2424242424202020202020202020202020202020202020202020202020202020",
      INIT_71 => X"8CACACACAC8C8C8C888868686868686864646464444444444444444444444444",
      INIT_72 => X"2044444444444444444444444444444468686868686868686868688888888C8C",
      INIT_73 => X"2024244444242420202020202020202020202020202020202020202020202020",
      INIT_74 => X"20202020204468888C8864404444442424242420202020202020202020202020",
      INIT_75 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_76 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_77 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_78 => X"2020202020202020202020202020202020202020202020202020202020202024",
      INIT_79 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7A => X"20202020202020202044442068ACD5D1AC682020442020242424202020202020",
      INIT_7B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7C => X"202020202020202020202020202024688C8CACAC8C8C68402020202020202020",
      INIT_7D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7F => X"2424242424202020202020202020202020202020202020202020202020202020",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__23_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__23_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized54\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized54\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized54\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized54\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__7_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"ACACACACACACACAC8C8C88886868686868646464444444444444444444444444",
      INIT_01 => X"44444444444444444444444444444444686868686868686868888888888C8CAC",
      INIT_02 => X"2424242424242020202020202020202020202020202020202020202020202020",
      INIT_03 => X"202020204488D0D0D1D0AC642044442020202020202020202020202020202020",
      INIT_04 => X"2020202020202020202020202020202020202020202020204044202024242020",
      INIT_05 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_06 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_07 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_08 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_09 => X"2020202444444444402020202044444444202020202020202020202020202020",
      INIT_0A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0B => X"202020202020202020202020202020448C8C8C8C8C8C64202020202020202020",
      INIT_0C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0E => X"2424242424202020202020202020202020202020202020202020202020202020",
      INIT_0F => X"ACACD0D0D0ACACACAC8C8C8C8868686868686464444444444444444444444444",
      INIT_10 => X"444444444444444444444444444444646868686868686868688888888C8CACAC",
      INIT_11 => X"4424242020202020202020202020202020202020202020202020202020202020",
      INIT_12 => X"2020204088D0F5F4F0F0D08C4440442020202020202020202020202020242424",
      INIT_13 => X"2020202020202020202020202020202020202020202044888C88442024202020",
      INIT_14 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_15 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_16 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_17 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_18 => X"2020244444446468444444442020202020202020202020202020202020202020",
      INIT_19 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1A => X"20202020202020202020202020202020688C88688C6844202020202020202020",
      INIT_1B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1D => X"2424242424202020202020202020202020202020202020202020202020202020",
      INIT_1E => X"D0D0D0D0D0D0D0ACACAC8C8C8888886868686464444444444444444444444444",
      INIT_1F => X"444444444444444444444444444464686868686868686868888888888CACACAC",
      INIT_20 => X"4424242020202020202020202020202020202020202020202020202020202020",
      INIT_21 => X"20202044ACD0F4F4F4F0F4B06420242020202020202020202020202020242424",
      INIT_22 => X"2020202020202020202020202020202020202020204088D0F5B0682420202024",
      INIT_23 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_24 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_25 => X"2020202020202020202020202020202020202020202020202020202000202020",
      INIT_26 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_27 => X"2020444464686868684444442020202020202020202000002020202020202020",
      INIT_28 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_29 => X"2020202020202020202020202020202044446868444420202020202020202020",
      INIT_2A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2C => X"2424242420202020202020202020202020202020202020202020202020202020",
      INIT_2D => X"D0D4D4F4F4D4D0D0D0AC8C8C8C88886868686864644444444444444444444444",
      INIT_2E => X"4444444444444444444464644464686868686864686868688888888CACACB0D0",
      INIT_2F => X"2020202020202020202020202020202020202020202020202020202020202420",
      INIT_30 => X"20242064ACF4F4F4F4F0F4D06820202020202020202020202020242424242424",
      INIT_31 => X"202020202020202020202020202020202020202020448CD5D5D58C2420202020",
      INIT_32 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_33 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_34 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_35 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_36 => X"2044444468ACF5B1686444202020202020202020202020202020202020202020",
      INIT_37 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_38 => X"2020202020202020202020202020202020202424202020202020202020202020",
      INIT_39 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3B => X"2424242420202020202020202020202020202020202020202020202020202020",
      INIT_3C => X"D4F4F5F5F5F5F4D0D0B0ACAC8C88888868686864644444444444444444444444",
      INIT_3D => X"44444444444444444444646868646468686864646868688888888CACACB0D0D0",
      INIT_3E => X"2020202020202020202020202020202020202020202020202020202020202420",
      INIT_3F => X"24444044ACD4F4F4F4F0D0AC4420202020202020202020202020242424242424",
      INIT_40 => X"2020202020202020202020202020202020202020204488D1D5B1682020202020",
      INIT_41 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_42 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_43 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_44 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_45 => X"2020446868B1FAD5684444202020202020202020202020202020202020202020",
      INIT_46 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_47 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_48 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_49 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4A => X"2424242420202020202020202020202020202020202020202020202020202020",
      INIT_4B => X"F5F9F9FAFAF9F5F5D0D0ACACAC88888868686864644444444444444444444444",
      INIT_4C => X"44444444444444444468ACB0B08C68646464646468686888888CACACACD0D0D4",
      INIT_4D => X"2020202020202020202020202020202020202020202020202020202020202420",
      INIT_4E => X"2444444488D0D4F4F4D4D0884020202020202020202020202424242424242020",
      INIT_4F => X"2020202020202020202020202020202020202424202044688C68442024242444",
      INIT_50 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_51 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_52 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_53 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_54 => X"20204044688CB18C684444202020202020202020202020202020202020202020",
      INIT_55 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_56 => X"2020202020202020202020202020202020202420202020202020202020202020",
      INIT_57 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_58 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_59 => X"2424242420202020202020202020202020202020202020202020202020202020",
      INIT_5A => X"F9FAFEFEFEFEFAF5F4D0B0ACAC8C888868686864644444444444444444444444",
      INIT_5B => X"444444444444444468ACD5F4D4D0AC6864646464686888888888ACACACD0D4F5",
      INIT_5C => X"2020202020202020202020202020202020202020202020202020202020242424",
      INIT_5D => X"244444444488B0D0B0B088442020202020202020202020202424242424202020",
      INIT_5E => X"2020202020202020202020202020202020202024242020204424202024242444",
      INIT_5F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_60 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_61 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_62 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_63 => X"2020204444646864444444202020202020202020202020202020202020202020",
      INIT_64 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_65 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_66 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_67 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_68 => X"2424242420202020202020202020202020202020202020202020202020202020",
      INIT_69 => X"FAFEFFFFFFFFFEFAF5D0D0ACAC8C888868686864646444444444444444444444",
      INIT_6A => X"44444444444444448CD1F5F4F4F4D0886464646868688888888CACACB0D0F4F5",
      INIT_6B => X"2020202020202020202020202020202020202020202020202020202020242444",
      INIT_6C => X"4444444420446868686444202020202020202020202020204424242420202020",
      INIT_6D => X"2020202020202020202020202020202020202024242020202020242444444444",
      INIT_6E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_70 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_71 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_72 => X"2020204444446444444420202020202020202020202020202020202020202020",
      INIT_73 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_74 => X"2020202020202020202020202020202024202020202020202020202020202020",
      INIT_75 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_76 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_77 => X"2424242420202020202020202020202020202020202020202020202020202020",
      INIT_78 => X"FEFFFFFFFFFFFEFAF5F4D0B0AC8C888868686868646444444444444444444444",
      INIT_79 => X"4444444444444444ACD5F4F4F4F4D0886464646868688888888CACACD0D0F4F9",
      INIT_7A => X"2020202020202020202020202020202020202020202020202020202024242444",
      INIT_7B => X"4420244420202020202020202020202020202020202020242424202020202020",
      INIT_7C => X"2020202020202020202020202020202020202020202020202024444444444444",
      INIT_7D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__7_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__7_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized55\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized55\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized55\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized55\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_2_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 112 to 112 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0020202020202020202020202020202020202020202020202020202020202020",
      INIT_01 => X"2020202044444440242020202020202020202020202020202020202020202020",
      INIT_02 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_03 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_04 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_05 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_06 => X"2424242420202020202020202020202020202020202020202020202020202020",
      INIT_07 => X"FEFFFFFFFFFFFEFAF5F4D0B0AC8C888868686868646444444444444444444444",
      INIT_08 => X"4444444444444464ACD0F4F4F4F4D088646464686868888888ACACACD0D0F4F9",
      INIT_09 => X"2020202020202020202020202020202020202020202020202020202024242444",
      INIT_0A => X"2420202020202020202020242020202020202024242424242020202020202020",
      INIT_0B => X"2020202020202020202020202020202020202020202020202424442424444444",
      INIT_0C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0F => X"0000000000000000000000000000002020202020202020202020202020202020",
      INIT_10 => X"2020202020202020202020202020202020202020202020202020202020200020",
      INIT_11 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_12 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_13 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_14 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_15 => X"2424242420202020202020202020202020202020202020202020202020202020",
      INIT_16 => X"FEFFFFFFFFFFFEFAF5D4D0ACAC8C888868686868686444444444444444444444",
      INIT_17 => X"444444444444446488D0D0D0D0D0CC646464646868688888888CACACB0D0F4F9",
      INIT_18 => X"2020202020202020202020202020202020202020202020202020202024242444",
      INIT_19 => X"4444442020202020202020202020202020202024242424242020202020202020",
      INIT_1A => X"2020202020202020202020202020202020202020444444244444444424244444",
      INIT_1B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1D => X"2020202020202020202020202020202000000020202020202020202020202020",
      INIT_1E => X"0000000000000000000000000000002020202020202020202020202020202020",
      INIT_1F => X"2020202020202020202020202020202020202020202020202020202020200000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => addra(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\,
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena_array(112),
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addra(16),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_2_n_0\,
      I2 => addra(11),
      O => ena_array(112)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(15),
      I3 => addra(14),
      I4 => addra(17),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized6\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized6\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__10_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"2424244444444444444444646868444444242424242424202020202020202020",
      INIT_01 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_02 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_03 => X"44444444444444688CD0D0D0B08C644020202020202020202020202020202020",
      INIT_04 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_05 => X"4444242424202020202020202020002020202020202020202020202020202020",
      INIT_06 => X"2020202020202020202020000000000000000000000020202020202020202424",
      INIT_07 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_08 => X"2020202424242420202020202020202020202020202020202020202020202020",
      INIT_09 => X"0000000000000000000000000000000000002020202020202020202020202020",
      INIT_0A => X"2020202020200000000000000000000020202020202020202020202000000000",
      INIT_0B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0C => X"2020202020202020202020202020202020202020202020002020202020202020",
      INIT_0D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0F => X"2020202424244444444440444444444444444424242424242020202020202020",
      INIT_10 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_11 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_12 => X"444444444444444444688C686844202020202020202020202020202020202020",
      INIT_13 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_14 => X"4444442424242020202020202020002020202020202020202020202020202020",
      INIT_15 => X"2020202020202020202020000000000000000000000020202020202020202424",
      INIT_16 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_17 => X"2020202024242420202020202020202020202020202020202020202020202020",
      INIT_18 => X"0000000000000000000000000000000000002020202020202020202000202020",
      INIT_19 => X"2020202020202000000000000000000020202020202020202020202000000000",
      INIT_1A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1E => X"2020202020202024202424244424244444442424242424242020202020202020",
      INIT_1F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_20 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_21 => X"4444444444444444202044202020202020202020202020202020202020202020",
      INIT_22 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_23 => X"4444444424242020242020202020002020202020202020202020202020202020",
      INIT_24 => X"2020202020202020202020000000000000000000000020202020202020202024",
      INIT_25 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_26 => X"2020202024242424202020202020202020202020202020202020202020202020",
      INIT_27 => X"0000000000000000000000000000000000002020202020202020202000200020",
      INIT_28 => X"2020202020202020000000000000000000202020202020202020202020200000",
      INIT_29 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2D => X"2020202020202020242424242424242424242424242424202424242420202020",
      INIT_2E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_30 => X"4444444424442020202020202020202020202020202020202020202020202020",
      INIT_31 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_32 => X"4444444444242020242020202020000020202020202020202020202020202020",
      INIT_33 => X"2020202020202020202020000000000000000000000020202020202020202020",
      INIT_34 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_35 => X"2020202020242424202020202020202020202020202020202020202020202020",
      INIT_36 => X"0000000000000000000000000000000000002020202020202020202000000020",
      INIT_37 => X"2020202020202020000000000000000000202020202020202020202020200000",
      INIT_38 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_39 => X"6844442020202020202020202020202020202020202020202020202020202020",
      INIT_3A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3C => X"2020202020202020242020242424242024242424242420202424242424242424",
      INIT_3D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3F => X"4420202020202020202020202020202020202020202020202020202020202020",
      INIT_40 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_41 => X"2444444444242020202020202020200020202020202020202020202020202020",
      INIT_42 => X"0000000000000000000000000000000000000000000020202020202020202020",
      INIT_43 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_44 => X"2020202020202020202020202020202000002020202020202020202020202000",
      INIT_45 => X"0000000000000000000000000000000000000000002020202020202020200020",
      INIT_46 => X"2020202020202020202020000000002000000000000000002020202020200000",
      INIT_47 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_48 => X"8C8C8C6420202020202020202020202020202020202020202020202020202020",
      INIT_49 => X"2020202020202020202020202020202020202020202020202020202420206888",
      INIT_4A => X"2424242020202020202020202020202020202020202020202020202020202020",
      INIT_4B => X"2020202020202020202020202020202024242424242424242020202020242424",
      INIT_4C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_50 => X"2444444444442020202020202020200020202020202020202020202020202020",
      INIT_51 => X"0000000000000000000000000000000000000000000020202020202020202020",
      INIT_52 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_53 => X"2020202020202020202020202020202000002020202020202020202020202000",
      INIT_54 => X"0000000000000000000000000000000000000000000000002020202020202020",
      INIT_55 => X"2020202020202020202020200000202000000000000000002020202020202000",
      INIT_56 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_57 => X"ACAC8C8844202020202020202020202020202020202020202020202020202020",
      INIT_58 => X"202020202020202020202020202020202020202020202020000020202044888C",
      INIT_59 => X"2424242420202020202020202020202020202020202020202020202020202020",
      INIT_5A => X"2020202020202020202020202020202020242424242424242020202024242424",
      INIT_5B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5F => X"2024444444442420202020202020202020202020202020202020202020202020",
      INIT_60 => X"0000000000000000000000000000000000000000000020202020202020202020",
      INIT_61 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_62 => X"2020202020202020202020202020202020202020202020202020202020202000",
      INIT_63 => X"0000000000000000000000000000000000000000000000002020202020202020",
      INIT_64 => X"2020202020202020202020202020000000000000000000002020202020202000",
      INIT_65 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_66 => X"ACACAC8C44202020202020202020202020202020202020202020202020202020",
      INIT_67 => X"2020202020202020202020202020202020202020202020202020202020448C8C",
      INIT_68 => X"2424242424242420202020202020202020202020202020202020202020202020",
      INIT_69 => X"2020202020202020202020202020202020202020202020202020242424242424",
      INIT_6A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6B => X"2020202020202020202020202020202024242424242424242020202020202020",
      INIT_6C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6E => X"2020244444444424202020202020202020202020202020202020202020202020",
      INIT_6F => X"0000000000000000000000000000000000000000000000202020202020202020",
      INIT_70 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_71 => X"2020202020202020202020202020202020202020202020202020202020202000",
      INIT_72 => X"0000000000000000000000000000000000000000000000002020202020202020",
      INIT_73 => X"2020202020202020202020202020000000000000000000002020202020202020",
      INIT_74 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_75 => X"ACACAC8C44202020202020202020202020202020202020202020202020202020",
      INIT_76 => X"2020202020202020202020202020202020202020202020202020202020448C8C",
      INIT_77 => X"2424242424242424202020202020202020202020202020202020202020202020",
      INIT_78 => X"2020202020202020202020202020202020202020202020202024242424242424",
      INIT_79 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7A => X"2020202020202020242424242424242424442444244424442424242424242424",
      INIT_7B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7D => X"2020244444444444202020202020202020202020202020202020202020202020",
      INIT_7E => X"0000000000000000000000000000000020000000000000002020202020202020",
      INIT_7F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__10_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__10_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized7\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized7\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__36_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"2020202020202020202020202020202020202020202020202020202020202000",
      INIT_01 => X"0000000000000000202000000000000000000000000000002020202020202020",
      INIT_02 => X"2020202020202020202020202020200000000000000000002020202020202020",
      INIT_03 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_04 => X"ACAC8C6844202020202020202020202020202020202020202020202020202020",
      INIT_05 => X"202020202020202020202020202020202020202020202020202020202044688C",
      INIT_06 => X"2424242424242424242020202020202020202020202020202020202020202020",
      INIT_07 => X"2020202020202020202020202020202020202020202020202020202424242424",
      INIT_08 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_09 => X"2444444444444444444444444444444444444444444444444444444444444444",
      INIT_0A => X"2020202020202020202020202020202020202020202020202424242424242424",
      INIT_0B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0C => X"2020202444444444202020202020202020202020202020202020202020202020",
      INIT_0D => X"0000000000000000000000000000000020200000000000002020202020202020",
      INIT_0E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0F => X"2020202020202020202020202020202020202020202020202020202020202000",
      INIT_10 => X"0000000000000000202020000000000000000000000000002020202020202020",
      INIT_11 => X"2020202020202020202020202020202000000000000000000020202020202020",
      INIT_12 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_13 => X"8888684420202020202020202020202020202020202020202020202020202020",
      INIT_14 => X"2020202020202020202020202020202020202020202020202020202020204468",
      INIT_15 => X"2424242424242424242424202020202020202020202020202020202020202020",
      INIT_16 => X"2020202020202020202020202020202020202020202020202020202020242424",
      INIT_17 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_18 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_19 => X"2020202020202020202020202020202020202020202020204444444444444444",
      INIT_1A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1B => X"2020202444444444202020202020202020202020202020202020202020202020",
      INIT_1C => X"0000000000000000000000000000000020200000000000002020202020202020",
      INIT_1D => X"2020202020202020202020202020202000202020202020202020202020202020",
      INIT_1E => X"2020202020202020202020202020202020202020202000002020202020202000",
      INIT_1F => X"0000000000000000202020200000000000000000000000002020202020202020",
      INIT_20 => X"2020202020202020202020202020202000000000000000000020202020202020",
      INIT_21 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_22 => X"4444442020202020202020202020202020202020202020202020202020202020",
      INIT_23 => X"2020202020202020202020202020202020202020202020202020202020202044",
      INIT_24 => X"2424242424444444442424202020202020202020202020202020202020202020",
      INIT_25 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_26 => X"2020202024242424242424242424242420202020202020202020202020202020",
      INIT_27 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_28 => X"2020202020202020202020202020202024242424242424444444444444444444",
      INIT_29 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2A => X"2020202444444444202020202020202020202020202020202020202020202020",
      INIT_2B => X"0000000000000000000000000000000020200000000000002020202020202020",
      INIT_2C => X"2020202020202020202020202020202000002020202020202020202020202020",
      INIT_2D => X"2020202020202020202020202020202020202020202000002020202020202000",
      INIT_2E => X"0000000000000000202020200000000000000000000000002020202020202020",
      INIT_2F => X"2020202020202020202020202020202000000000000000000000202020202020",
      INIT_30 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_31 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_32 => X"2020202020202020202020202020202020202020202020200020202020202020",
      INIT_33 => X"2020202424244444444424202020202020202020202020202020202020202020",
      INIT_34 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_35 => X"2020202024242424242424242424242424202020202020202020202020202020",
      INIT_36 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_37 => X"2020202020202020202020202024242444444444444444444444444444444444",
      INIT_38 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_39 => X"2020202444444444444420202020202020202020202020202020202020202020",
      INIT_3A => X"2020202020000000000000000000000020202000000000000000002020202020",
      INIT_3B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3C => X"2020202020202020202020202020202000000000002020200000002020202020",
      INIT_3D => X"2020202000000000202020202020202000000000000000000000002020202020",
      INIT_3E => X"2020202020202020202020202020202020200000000020200000002020202020",
      INIT_3F => X"2020202020200000202020202020202020202020202020202020202020202020",
      INIT_40 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_41 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_42 => X"2420202020244444444444242420202020202020202020202020202020202020",
      INIT_43 => X"2020202020202020202020202020202024242424242020202020202020202020",
      INIT_44 => X"2024202024202424242424242424242424242424242424242424242424202020",
      INIT_45 => X"4444444444242424202020202020202020202020202020202020202020202020",
      INIT_46 => X"2020202020202424242444444444444444444444444444444444444420444424",
      INIT_47 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_48 => X"2020202024444444444420202020202020202020202020202020202020202020",
      INIT_49 => X"2020202020000000000000000000000020202000000000000000002020202020",
      INIT_4A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4B => X"2020202020202020202020202020202000000000202020200000002020202020",
      INIT_4C => X"2020202000000020202020202020202000000000000000000000002020202020",
      INIT_4D => X"2020202020202020202020202020202020202000000020200000002020202020",
      INIT_4E => X"2020202020202000202020202020202020202020202020202020202020202020",
      INIT_4F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_50 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_51 => X"2020202020202444444444442424242420202020202020202020202020202020",
      INIT_52 => X"2020202020202020242424242424242424242424242424242020202020202020",
      INIT_53 => X"2020202044242020202020242424242420202020202424244424242424242424",
      INIT_54 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_55 => X"2020202424242444444444444444444444444444444444444444444444442420",
      INIT_56 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_57 => X"2020202024444444444424202020202020202020202020202020202020202020",
      INIT_58 => X"2020202020000000000000000000000020202000000000000000002020202020",
      INIT_59 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5A => X"2020202020202020202020202020202020202020202020200000002020202020",
      INIT_5B => X"2020202020202020202020202020202000000000000000000000002020202020",
      INIT_5C => X"2020202020202020202020202020202020202020000020200000002020202020",
      INIT_5D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_60 => X"2020202020202020444444444444444424242020202020202020202020202020",
      INIT_61 => X"2424242424242424242424242424242424242424242424242020202020202020",
      INIT_62 => X"2020444420202044202020202020202420202020242424444444444444444444",
      INIT_63 => X"2020202020202020444444444444444444444444444444442444244024402440",
      INIT_64 => X"4444444444444444444444444444444444444444444444442044444420202020",
      INIT_65 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_66 => X"2020202020244444444444202020202020202020202020202020202020202020",
      INIT_67 => X"2020202020000000000000000000000020202000000000000000002020202020",
      INIT_68 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_69 => X"2020202020202020202020202020202020202020202020000000002020202020",
      INIT_6A => X"2020202020202020202020202020202000000000000000000000002020202020",
      INIT_6B => X"2020202020202020202020202020202020202020200000200000002020202020",
      INIT_6C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6F => X"2020202020202020202044444444444424242424242020202020202020202020",
      INIT_70 => X"2424242424242424242424242424242424242424242444442424242420202020",
      INIT_71 => X"4440444020444444202020202020202020202024244444442024242424444444",
      INIT_72 => X"4444444444444444444444444464646464444444444444444444444444444444",
      INIT_73 => X"4444444444444444444444444444444444404444202044202020202044202040",
      INIT_74 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_75 => X"2020202020244444444444242020202020202020202020202020202020202020",
      INIT_76 => X"2020202020000000000000000000000020202000000000000000002020202020",
      INIT_77 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_78 => X"2020202020202020202020202020202020202020202000000000002020202020",
      INIT_79 => X"2020202020202020202020202020202000000000000000000000002020202020",
      INIT_7A => X"2020202020202020202020202020202020202020200000000000002020202020",
      INIT_7B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7E => X"2020202020202020202024444444444444444424242424202020202020202020",
      INIT_7F => X"2424242424242424242424242424242420202024242424242424242424202020",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__36_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(15),
      I3 => addra(12),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__36_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized8\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized8\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__48_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"6468886864444444444444444444444424242424242424242020202020242424",
      INIT_01 => X"6464646468686868686868686868888868686868686868686464646464646464",
      INIT_02 => X"44444444444444444444444444444444244444202020202044688C8C68444444",
      INIT_03 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_04 => X"2020202020202444444444442020202020202020202020202020202020202020",
      INIT_05 => X"2020202020000000000000000000000020202000000000000000002020202020",
      INIT_06 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_07 => X"2020202020202020202020202020202020202020202000000000002020202020",
      INIT_08 => X"2020202020202020202020202020202000000000000000000000002020202020",
      INIT_09 => X"2020202020202020202020202020202020202020202000000000002020202020",
      INIT_0A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0D => X"2024444420202020202020444444444444444444442424242020202020202020",
      INIT_0E => X"2424242424242424242424242424242420202024242424242424242424242424",
      INIT_0F => X"68B1F5F5B0686468646464444444444444444444444444444444242424202020",
      INIT_10 => X"6868888888888888888C8C8C8C8C8C8C8C8C8C8C888868686868686868686868",
      INIT_11 => X"44444444444444444444442420202020204444444420448CD5F9F9F9F9D58C68",
      INIT_12 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_13 => X"2020202020202444444444442020202020202020202020202020202020202020",
      INIT_14 => X"2020202020000000000000000000000020202000000000000000002020202020",
      INIT_15 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_16 => X"2020202020202020202020202020202020202020202000000000002020202020",
      INIT_17 => X"2020202020202020202020202020202000000000000000000000002020202020",
      INIT_18 => X"2020202020202020202020202020202020202020202000000000000020202020",
      INIT_19 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1C => X"4468686844442020202020404444444444444444444444442020202020202020",
      INIT_1D => X"2424242424242424444444444444442424242424242424242424242424242444",
      INIT_1E => X"8CF5FAFEF58C8868686868686868686844444444444444444444444444444420",
      INIT_1F => X"8C8C8C8C8C8C8C8C8C8C8C8CACACACAC8C8C8C8C8C8888886868686868686868",
      INIT_20 => X"44444444444444444444444444444444444444646868B1FAFEFEFEFEFEFED5AC",
      INIT_21 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_22 => X"2020202020202444444444442020202420202020202020202020202020202020",
      INIT_23 => X"2020202020000000000000000000000020202000000000000000002020202020",
      INIT_24 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_25 => X"2020202020202020202020202020202020202020202000000000002020202020",
      INIT_26 => X"2020202020202020202020202020202000000000000000000000002020202020",
      INIT_27 => X"2020202020202020202020202020202020202020202000000000000000202020",
      INIT_28 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_29 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2B => X"688C8C8C68444020202020204444444444444444444444442420202020202020",
      INIT_2C => X"4440404040404024444444444444444444444424242424242424242444444444",
      INIT_2D => X"8CF5F9FAF58C8868686868686868686868686868686444444444444444444444",
      INIT_2E => X"8C8C8C8C8C8C8CAC8C8C8CACACACACAC8C8C8C8C888868686868686868686868",
      INIT_2F => X"444444444444444444444444444444446868888C8CD1FAFEFEFFFFFFFFFEFED5",
      INIT_30 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_31 => X"0020202020202020444444444424202020202420202020202020202020202020",
      INIT_32 => X"2020202020200000002020202020202020202020202020200000000000000000",
      INIT_33 => X"2020202020202020000000202020202020202020202020202020202020202020",
      INIT_34 => X"2020202020202020202020202020202020202020202000000000000000000000",
      INIT_35 => X"0000202020202020202020200000000020202020202020200000000000000000",
      INIT_36 => X"2020202020202020202020202020202020202020202020002020202020202000",
      INIT_37 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_38 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_39 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3A => X"8CB0B08C8C644420202020242424242444444444444444444444442424202020",
      INIT_3B => X"4444444444444444202024242424444444444444444444442424242444444444",
      INIT_3C => X"648CD5D5AC686468686868686868686868686868686868686868646444444444",
      INIT_3D => X"B08C8C8C8C8C8C8C8C8C8C8C8888888888686868686864644444444444444464",
      INIT_3E => X"2044244420442044444444686888888CACACB0D0B0FAFEFFFFFFFFFFFFFFFEFA",
      INIT_3F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_40 => X"0020202020202020444444444424202020202420202020202020202020202020",
      INIT_41 => X"2020202020202000002020202020202020202020202020200000000000000000",
      INIT_42 => X"2020202020202020000000202020202020202020202020202020202020202020",
      INIT_43 => X"2020202020202020202020202020202020202020202000000000000000000000",
      INIT_44 => X"0000202020202020202020200000000020202020202020200000000000000000",
      INIT_45 => X"2020202020202020202020202020202020202020202020202020202020202000",
      INIT_46 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_47 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_48 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_49 => X"88ACB0B08C444444202020202020242044444444444444444444444444242020",
      INIT_4A => X"4444444444444444444444444424242444444444444444444444444424242444",
      INIT_4B => X"4464686844444464646464646464686868686868686868686868686868646464",
      INIT_4C => X"B08C888C88888C88888888888888888868686868686464444444444444444444",
      INIT_4D => X"20202024444444446868888CACACACD0D0D0D0D0D1FEFEFFFFFFFFFFFFFFFEFE",
      INIT_4E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4F => X"0020202020202020444444444424242020202020202020202020202020202020",
      INIT_50 => X"2020202020202020002020202020202020202020202020200000000000000000",
      INIT_51 => X"2020202020202020000000202020202020202020202020202020202020202020",
      INIT_52 => X"2020202020202020202020202020202020202020202020000000000000000000",
      INIT_53 => X"0000202020202020202020200000000020202020202020200000000000000000",
      INIT_54 => X"2020202020202020202020202020202020202020202020202020202020202000",
      INIT_55 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_56 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_57 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_58 => X"64888C8C68444444442424202020202020244444444444444444444444444424",
      INIT_59 => X"6864644444444444444444444444442444444444444444444444444444242444",
      INIT_5A => X"4444444444444444444444444444444464646868686868686868686868686868",
      INIT_5B => X"8C88888888888888686868686868686868686868644444444444444444444444",
      INIT_5C => X"444444446468888CACACB0D0D0D0D0F5F5D4D0B0B1FAFEFFFFFFFFFFFFFEFEFE",
      INIT_5D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5E => X"2020202020202020444444444424242020202020202020202020202020202020",
      INIT_5F => X"2020202020202020002020202020202020202020202020200000000000000000",
      INIT_60 => X"2020202020202020000000202020202020202020202020202020202020202020",
      INIT_61 => X"2020202020202020202020202020202020202020202020200000000000000000",
      INIT_62 => X"0000202020202020202020000000000000202020202020200000000000000000",
      INIT_63 => X"2020202020202020202020202020202020202020202020202020202020202000",
      INIT_64 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_65 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_66 => X"2424202020202020202020202020202020202020202020202020202020202020",
      INIT_67 => X"4444444444444444444424242420202020202444444444444444444444444444",
      INIT_68 => X"6868686464444444444444444444444424244444444444444444444444444444",
      INIT_69 => X"4444444444444444444444444444444444444444446464646868686868686868",
      INIT_6A => X"8C68686868686868686868686868686868686864644444444444444444444444",
      INIT_6B => X"448D91B18CACACB0B0D0D0D0D0D0F5F9F9F5B0AC8CD5FEFEFFFFFFFFFEFEFAFA",
      INIT_6C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6D => X"2020202020202020244444444444242420202020202020202020202000202020",
      INIT_6E => X"2020202020202020002020202020202020202020202020200000000000000000",
      INIT_6F => X"2020202020202020000000202020202020202020202020202020202020202020",
      INIT_70 => X"2020202020202020202020202020202020202020202020200000000000000000",
      INIT_71 => X"2000002020202020202020200000000000202020202020200000000000000000",
      INIT_72 => X"2020202020202020202020202020202020202020202020202020202020202000",
      INIT_73 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_74 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_75 => X"2424242020202020202020202020202020202020202020202020202020202020",
      INIT_76 => X"4420444444444444444444442424242420202020244444444444444444444444",
      INIT_77 => X"6868686868646464444444444444444444444444444444444444444444444444",
      INIT_78 => X"4444444444444444444444444444444444444444444444444444444444646464",
      INIT_79 => X"6868686868646868646464646464646464644444444444444444444444444444",
      INIT_7A => X"B5FEFEFED5B1B0D0D0D0D0D0B0D0F5F9F5F5AC8C88B0FAFEFEFEFEFEFEFEFAD5",
      INIT_7B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7C => X"2020202020202020204444444444442420202020202020202020202000200020",
      INIT_7D => X"2020202020202020002020202020202020202020202020200000000000000000",
      INIT_7E => X"2020202020202020000000202020202020202020202020202020202020202020",
      INIT_7F => X"2020202020202020202020202020202020202020202020200000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__48_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__48_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized9\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized9\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized9\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized9\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__33_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"2020202020202020202020200000000000202020202020200000000000000000",
      INIT_01 => X"2020202020202020202020202020202020202020202020202020202020202000",
      INIT_02 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_03 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_04 => X"2424242420202020202020202020202020202020202020202020202020202020",
      INIT_05 => X"4424444424244444444444444444242424202020202424444444444444444444",
      INIT_06 => X"6464646464686868444444444444444444444444444424244444444444444444",
      INIT_07 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_08 => X"6444444444444444444444444444444444444444444444444444444444444444",
      INIT_09 => X"FFFFFFFEFEB1D0D0D0D0B0ACACACB0D5F5D08C888888D1FAFEFAFEFEFEFAD58C",
      INIT_0A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0B => X"2020202020202020202444444444444420202024202020202020202000202020",
      INIT_0C => X"2020202020202020002020202020202020202020202020200000000000000000",
      INIT_0D => X"2020202020202020000000202020202020202020202020202020202020202020",
      INIT_0E => X"2020202020202020202020202020202020202020202020200000000000000000",
      INIT_0F => X"2020202020202020202020200000000000202020202020200000000000000000",
      INIT_10 => X"2020202020202020202020202020202020202020202020202020202020202000",
      INIT_11 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_12 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_13 => X"4424242424202020202020202020202020202020202020202020202020202020",
      INIT_14 => X"4424444424202424444444444444444444442020202020244444444444444444",
      INIT_15 => X"4444444464646464646464444444444444444444444444444444444444444444",
      INIT_16 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_17 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_18 => X"FFFFFEFEFEB1B0ACACAC8C8888888CACB0AC8888686488B1F9FAFAF9F5B18844",
      INIT_19 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1A => X"2020202020202020202044444444444420202024242020202020202000202020",
      INIT_1B => X"2020202020202020002020202020202020202020202020200000000000000000",
      INIT_1C => X"2020202020202020000000202020202020202020202020202020202020202020",
      INIT_1D => X"2020202020202020202020202020202020202020202020200000000000000000",
      INIT_1E => X"2020202020202020202020202000000020202020202020200000000000000000",
      INIT_1F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_20 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_21 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_22 => X"4444444444202020202020202020202020202020202020202020202020202020",
      INIT_23 => X"4424444444444424242444444444444444442420202020202020244444444444",
      INIT_24 => X"4444444444444464646464646444444444444444444444444444444444444444",
      INIT_25 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_26 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_27 => X"FAFFFEFED58C8C8C8C888888886868686868686464646444688CAC8C8C444044",
      INIT_28 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_29 => X"2020202020202020202044444444444420202020202020202020202020202020",
      INIT_2A => X"2020202020202020000020202020202020202020202020202020202020202000",
      INIT_2B => X"0000002020202020000000000000202020202020202020202020202020202020",
      INIT_2C => X"2020202020202020202020202020202020202020202020202000000000002020",
      INIT_2D => X"0000002020202020202020202020202000000020200000202020202020202020",
      INIT_2E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_30 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_31 => X"4444444444442040202020202020202020202020202020202020202020202020",
      INIT_32 => X"2424244444444444444444444444444444444444442420202020202444444444",
      INIT_33 => X"4444444444444444444444446464646468684444444444444444444444444444",
      INIT_34 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_35 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_36 => X"8CB1B1B18C68888C888868686868686844644444444444444444444444444444",
      INIT_37 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_38 => X"2020202020202020202020404444444444242020202020202020200020202020",
      INIT_39 => X"2020202020202020000020202020202020202020202020202020202020202000",
      INIT_3A => X"0000002020202020200000000000202020202020202020202020202020202020",
      INIT_3B => X"2020202020202020202020202020202020202020202020202020000000002020",
      INIT_3C => X"0000002020202020202020202020000020000020200000202020202020202020",
      INIT_3D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_40 => X"44648CB0AC884444402020202020202020202020202020202020202020202020",
      INIT_41 => X"2424244444444444444444444444444444444444442424202020202424444444",
      INIT_42 => X"4444444444444444444444446464646464444444444444444444444444444444",
      INIT_43 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_44 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_45 => X"6868686868686868686868686864644444444444444444444444444444444444",
      INIT_46 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_47 => X"2020202020202020202020444444444440202020202020202020202020202020",
      INIT_48 => X"2020202020202020202020202020202020202020202020202020202020202000",
      INIT_49 => X"0000002020202020202000000000002020202020202020202020202020202020",
      INIT_4A => X"0000202020202020202020202020202020202020202020202020200000002020",
      INIT_4B => X"0000002020202020202020244444202020000020200000202020202020202020",
      INIT_4C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4F => X"448CD1D0B0AC6844404020202020202020202020202020202020202020202020",
      INIT_50 => X"4424444444444444444444444444444444444444444444442020202020202040",
      INIT_51 => X"4444444444444444444444444444644444444444444444444444444444444444",
      INIT_52 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_53 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_54 => X"6464646468686868686464644444444444444444444444444444444444444444",
      INIT_55 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_56 => X"2020202020202020202020444444444444444040404020202020202020202020",
      INIT_57 => X"2020202020202020202020202020202020202020202020202020202020202000",
      INIT_58 => X"0000002020202020202020000000002020202020202020202020202020202020",
      INIT_59 => X"0000002020202020202020202020202020202020202020202020200000002020",
      INIT_5A => X"0000002020202020202044688C8C684420000020200000202020202020202020",
      INIT_5B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5E => X"68ACB0D0D0AC8C44444424202020202020202020202020202020202020202020",
      INIT_5F => X"4444444444444444444444444444444444444444444444444424242020202020",
      INIT_60 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_61 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_62 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_63 => X"6464686464646464644444444444444444444444444444444444444444444444",
      INIT_64 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_65 => X"2020202020202020202020444444446468688888886844442020202020202020",
      INIT_66 => X"2020202020202020202020202020202020202020202020202020202020202000",
      INIT_67 => X"0000002020202020202020000000002020202020202020202020202020202020",
      INIT_68 => X"0000000020202020202020202020202020202020202020202020202000002020",
      INIT_69 => X"00000000202020202020688C8CAC8C6820200000200000202020202020202020",
      INIT_6A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6D => X"68ACB0B0D0AC8C44444444242420202020202020202020202020202020202020",
      INIT_6E => X"4444444444444444444444444444444444444444444444444444242020202020",
      INIT_6F => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_70 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_71 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_72 => X"4444444444444444444444444444444464644444444444444444444444444444",
      INIT_73 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_74 => X"2020202020202020202020204044688CB0ACACACACAC8C884420202020202020",
      INIT_75 => X"2020202020202020202020202020202020202020202020202020202020202000",
      INIT_76 => X"0000002020202020202020200000002020202020202020202020202020202020",
      INIT_77 => X"0000000000202020202020202020202020202020202020202020202020002020",
      INIT_78 => X"00000000202020202044688CACACAC8C20200000202000202020202020202020",
      INIT_79 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7C => X"4488B0ACACAC6844444444242424202020202020202020202020202020202020",
      INIT_7D => X"4444444444444444444444444444444444444444444444444444442420202020",
      INIT_7E => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_7F => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__33_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(15),
      I3 => addra(12),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__33_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity picture_blk_mem_gen_prim_width is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of picture_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end picture_blk_mem_gen_prim_width;

architecture STRUCTURE of picture_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.picture_blk_mem_gen_prim_wrapper_init
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized0\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized1\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized10\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized10\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized10\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized10\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized10\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized11\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized11\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized11\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized11\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized11\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized12\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized12\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized12\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized12\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized12\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized13\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized13\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized13\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized13\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized13\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized14\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized14\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized14\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized14\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized14\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized15\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized15\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized15\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized15\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized15\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized16\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized16\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized16\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized16\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized16\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized17\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized17\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized17\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized17\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized17\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized18\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized18\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized18\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized18\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized18\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized19\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized19\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized19\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized19\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized19\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized2\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized20\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized20\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized20\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized20\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized20\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized21\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized21\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized21\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized21\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized21\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized22\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized22\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized22\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized22\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized22\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized23\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized23\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized23\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized23\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized23\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized24\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized24\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized24\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized24\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized24\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized25\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized25\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized25\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized25\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized25\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized26\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized26\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized26\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized26\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized26\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized27\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized27\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized27\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized27\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized27\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized28\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized28\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized28\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized28\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized28\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized29\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized29\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized29\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized29\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized29\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized3\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized30\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized30\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized30\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized30\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized30\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized31\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized31\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized31\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized31\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized31\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized32\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized32\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized32\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized32\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized32\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized33\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized33\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized33\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized33\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized33\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized34\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized34\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized34\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized34\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized34\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized35\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized35\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized35\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized35\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized35\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized36\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized36\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized36\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized36\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized36\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized37\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized37\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized37\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized37\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized37\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized38\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized38\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized38\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized38\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized38\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized39\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized39\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized39\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized39\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized39\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized4\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized4\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized40\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized40\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized40\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized40\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized40\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized41\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized41\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized41\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized41\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized41\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized42\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized42\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized42\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized42\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized42\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized43\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized43\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized43\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized43\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized43\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized44\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized44\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized44\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized44\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized44\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized45\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized45\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized45\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized45\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized45\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized46\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized46\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized46\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized46\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized46\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized47\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized47\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized47\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized47\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized47\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized48\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized48\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized48\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized48\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized48\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized49\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized49\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized49\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized49\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized49\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized5\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized5\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized50\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized50\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized50\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized50\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized50\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized51\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized51\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized51\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized51\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized51\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized52\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized52\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized52\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized52\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized52\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized53\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized53\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized53\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized53\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized53\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized54\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized54\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized54\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized54\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized54\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized55\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized55\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized55\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized55\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized55\
     port map (
      DOADO(7 downto 0) => DOADO(7 downto 0),
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized6\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized6\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized6\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized6\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized6\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized7\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized7\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized7\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized7\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized7\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized8\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized8\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized8\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized8\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized8\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized9\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized9\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized9\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized9\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized9\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity picture_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of picture_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end picture_blk_mem_gen_generic_cstr;

architecture STRUCTURE of picture_blk_mem_gen_generic_cstr is
  signal ram_douta : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ramloop[10].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_7\ : STD_LOGIC;
begin
\has_mux_a.A\: entity work.picture_blk_mem_gen_mux
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[55].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[55].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[55].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[55].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[55].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[55].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[55].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[55].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[54].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[54].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[54].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[54].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[54].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[54].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[54].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[54].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(7) => \ramloop[53].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(6) => \ramloop[53].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(5) => \ramloop[53].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(4) => \ramloop[53].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3) => \ramloop[53].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(2) => \ramloop[53].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(1) => \ramloop[53].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[53].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\(7) => \ramloop[44].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\(6) => \ramloop[44].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\(5) => \ramloop[44].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\(4) => \ramloop[44].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\(3) => \ramloop[44].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\(2) => \ramloop[44].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\(1) => \ramloop[44].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\(0) => \ramloop[44].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11\(7) => \ramloop[43].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11\(6) => \ramloop[43].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11\(5) => \ramloop[43].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11\(4) => \ramloop[43].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11\(3) => \ramloop[43].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11\(2) => \ramloop[43].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11\(1) => \ramloop[43].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11\(0) => \ramloop[43].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12\(7) => \ramloop[42].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12\(6) => \ramloop[42].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12\(5) => \ramloop[42].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12\(4) => \ramloop[42].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12\(3) => \ramloop[42].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12\(2) => \ramloop[42].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12\(1) => \ramloop[42].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12\(0) => \ramloop[42].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13\(7) => \ramloop[41].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13\(6) => \ramloop[41].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13\(5) => \ramloop[41].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13\(4) => \ramloop[41].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13\(3) => \ramloop[41].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13\(2) => \ramloop[41].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13\(1) => \ramloop[41].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13\(0) => \ramloop[41].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14\(7) => \ramloop[40].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14\(6) => \ramloop[40].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14\(5) => \ramloop[40].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14\(4) => \ramloop[40].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14\(3) => \ramloop[40].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14\(2) => \ramloop[40].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14\(1) => \ramloop[40].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14\(0) => \ramloop[40].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_15\(7) => \ramloop[39].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_15\(6) => \ramloop[39].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_15\(5) => \ramloop[39].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_15\(4) => \ramloop[39].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_15\(3) => \ramloop[39].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_15\(2) => \ramloop[39].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_15\(1) => \ramloop[39].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_15\(0) => \ramloop[39].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_16\(7) => \ramloop[38].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_16\(6) => \ramloop[38].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_16\(5) => \ramloop[38].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_16\(4) => \ramloop[38].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_16\(3) => \ramloop[38].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_16\(2) => \ramloop[38].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_16\(1) => \ramloop[38].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_16\(0) => \ramloop[38].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_17\(7) => \ramloop[37].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_17\(6) => \ramloop[37].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_17\(5) => \ramloop[37].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_17\(4) => \ramloop[37].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_17\(3) => \ramloop[37].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_17\(2) => \ramloop[37].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_17\(1) => \ramloop[37].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_17\(0) => \ramloop[37].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_18\(7) => \ramloop[36].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_18\(6) => \ramloop[36].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_18\(5) => \ramloop[36].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_18\(4) => \ramloop[36].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_18\(3) => \ramloop[36].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_18\(2) => \ramloop[36].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_18\(1) => \ramloop[36].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_18\(0) => \ramloop[36].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19\(7) => \ramloop[35].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19\(6) => \ramloop[35].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19\(5) => \ramloop[35].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19\(4) => \ramloop[35].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19\(3) => \ramloop[35].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19\(2) => \ramloop[35].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19\(1) => \ramloop[35].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19\(0) => \ramloop[35].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(7) => \ramloop[52].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(6) => \ramloop[52].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(5) => \ramloop[52].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(4) => \ramloop[52].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(3) => \ramloop[52].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(2) => \ramloop[52].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(1) => \ramloop[52].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[52].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_20\(7) => \ramloop[34].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_20\(6) => \ramloop[34].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_20\(5) => \ramloop[34].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_20\(4) => \ramloop[34].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_20\(3) => \ramloop[34].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_20\(2) => \ramloop[34].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_20\(1) => \ramloop[34].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_20\(0) => \ramloop[34].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_21\(7) => \ramloop[33].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_21\(6) => \ramloop[33].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_21\(5) => \ramloop[33].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_21\(4) => \ramloop[33].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_21\(3) => \ramloop[33].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_21\(2) => \ramloop[33].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_21\(1) => \ramloop[33].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_21\(0) => \ramloop[33].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_22\(7) => \ramloop[32].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_22\(6) => \ramloop[32].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_22\(5) => \ramloop[32].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_22\(4) => \ramloop[32].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_22\(3) => \ramloop[32].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_22\(2) => \ramloop[32].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_22\(1) => \ramloop[32].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_22\(0) => \ramloop[32].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23\(7) => \ramloop[31].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23\(6) => \ramloop[31].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23\(5) => \ramloop[31].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23\(4) => \ramloop[31].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23\(3) => \ramloop[31].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23\(2) => \ramloop[31].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23\(1) => \ramloop[31].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23\(0) => \ramloop[31].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_24\(7) => \ramloop[30].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_24\(6) => \ramloop[30].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_24\(5) => \ramloop[30].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_24\(4) => \ramloop[30].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_24\(3) => \ramloop[30].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_24\(2) => \ramloop[30].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_24\(1) => \ramloop[30].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_24\(0) => \ramloop[30].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_25\(7) => \ramloop[29].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_25\(6) => \ramloop[29].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_25\(5) => \ramloop[29].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_25\(4) => \ramloop[29].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_25\(3) => \ramloop[29].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_25\(2) => \ramloop[29].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_25\(1) => \ramloop[29].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_25\(0) => \ramloop[29].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_26\(7) => \ramloop[28].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_26\(6) => \ramloop[28].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_26\(5) => \ramloop[28].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_26\(4) => \ramloop[28].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_26\(3) => \ramloop[28].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_26\(2) => \ramloop[28].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_26\(1) => \ramloop[28].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_26\(0) => \ramloop[28].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27\(7) => \ramloop[27].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27\(6) => \ramloop[27].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27\(5) => \ramloop[27].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27\(4) => \ramloop[27].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27\(3) => \ramloop[27].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27\(2) => \ramloop[27].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27\(1) => \ramloop[27].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27\(0) => \ramloop[27].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_28\(7) => \ramloop[26].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_28\(6) => \ramloop[26].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_28\(5) => \ramloop[26].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_28\(4) => \ramloop[26].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_28\(3) => \ramloop[26].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_28\(2) => \ramloop[26].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_28\(1) => \ramloop[26].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_28\(0) => \ramloop[26].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_29\(7) => \ramloop[25].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_29\(6) => \ramloop[25].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_29\(5) => \ramloop[25].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_29\(4) => \ramloop[25].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_29\(3) => \ramloop[25].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_29\(2) => \ramloop[25].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_29\(1) => \ramloop[25].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_29\(0) => \ramloop[25].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(7) => \ramloop[51].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(6) => \ramloop[51].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(5) => \ramloop[51].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(4) => \ramloop[51].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(3) => \ramloop[51].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(2) => \ramloop[51].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(1) => \ramloop[51].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(0) => \ramloop[51].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_30\(7) => \ramloop[24].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_30\(6) => \ramloop[24].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_30\(5) => \ramloop[24].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_30\(4) => \ramloop[24].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_30\(3) => \ramloop[24].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_30\(2) => \ramloop[24].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_30\(1) => \ramloop[24].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_30\(0) => \ramloop[24].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_31\(7) => \ramloop[23].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_31\(6) => \ramloop[23].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_31\(5) => \ramloop[23].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_31\(4) => \ramloop[23].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_31\(3) => \ramloop[23].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_31\(2) => \ramloop[23].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_31\(1) => \ramloop[23].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_31\(0) => \ramloop[23].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_32\(7) => \ramloop[22].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_32\(6) => \ramloop[22].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_32\(5) => \ramloop[22].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_32\(4) => \ramloop[22].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_32\(3) => \ramloop[22].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_32\(2) => \ramloop[22].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_32\(1) => \ramloop[22].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_32\(0) => \ramloop[22].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_33\(7) => \ramloop[21].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_33\(6) => \ramloop[21].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_33\(5) => \ramloop[21].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_33\(4) => \ramloop[21].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_33\(3) => \ramloop[21].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_33\(2) => \ramloop[21].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_33\(1) => \ramloop[21].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_33\(0) => \ramloop[21].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_34\(7) => \ramloop[20].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_34\(6) => \ramloop[20].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_34\(5) => \ramloop[20].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_34\(4) => \ramloop[20].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_34\(3) => \ramloop[20].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_34\(2) => \ramloop[20].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_34\(1) => \ramloop[20].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_34\(0) => \ramloop[20].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_35\(7) => \ramloop[19].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_35\(6) => \ramloop[19].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_35\(5) => \ramloop[19].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_35\(4) => \ramloop[19].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_35\(3) => \ramloop[19].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_35\(2) => \ramloop[19].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_35\(1) => \ramloop[19].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_35\(0) => \ramloop[19].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_36\(7) => \ramloop[18].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_36\(6) => \ramloop[18].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_36\(5) => \ramloop[18].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_36\(4) => \ramloop[18].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_36\(3) => \ramloop[18].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_36\(2) => \ramloop[18].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_36\(1) => \ramloop[18].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_36\(0) => \ramloop[18].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_37\(7) => \ramloop[17].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_37\(6) => \ramloop[17].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_37\(5) => \ramloop[17].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_37\(4) => \ramloop[17].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_37\(3) => \ramloop[17].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_37\(2) => \ramloop[17].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_37\(1) => \ramloop[17].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_37\(0) => \ramloop[17].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_38\(7) => \ramloop[16].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_38\(6) => \ramloop[16].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_38\(5) => \ramloop[16].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_38\(4) => \ramloop[16].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_38\(3) => \ramloop[16].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_38\(2) => \ramloop[16].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_38\(1) => \ramloop[16].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_38\(0) => \ramloop[16].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_39\(7) => \ramloop[15].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_39\(6) => \ramloop[15].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_39\(5) => \ramloop[15].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_39\(4) => \ramloop[15].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_39\(3) => \ramloop[15].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_39\(2) => \ramloop[15].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_39\(1) => \ramloop[15].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_39\(0) => \ramloop[15].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(7) => \ramloop[50].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(6) => \ramloop[50].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(5) => \ramloop[50].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(4) => \ramloop[50].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(3) => \ramloop[50].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(2) => \ramloop[50].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(1) => \ramloop[50].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(0) => \ramloop[50].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_40\(7) => \ramloop[14].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_40\(6) => \ramloop[14].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_40\(5) => \ramloop[14].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_40\(4) => \ramloop[14].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_40\(3) => \ramloop[14].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_40\(2) => \ramloop[14].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_40\(1) => \ramloop[14].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_40\(0) => \ramloop[14].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_41\(7) => \ramloop[13].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_41\(6) => \ramloop[13].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_41\(5) => \ramloop[13].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_41\(4) => \ramloop[13].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_41\(3) => \ramloop[13].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_41\(2) => \ramloop[13].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_41\(1) => \ramloop[13].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_41\(0) => \ramloop[13].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42\(7) => \ramloop[12].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42\(6) => \ramloop[12].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42\(5) => \ramloop[12].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42\(4) => \ramloop[12].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42\(3) => \ramloop[12].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42\(2) => \ramloop[12].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42\(1) => \ramloop[12].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42\(0) => \ramloop[12].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_43\(7) => \ramloop[11].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_43\(6) => \ramloop[11].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_43\(5) => \ramloop[11].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_43\(4) => \ramloop[11].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_43\(3) => \ramloop[11].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_43\(2) => \ramloop[11].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_43\(1) => \ramloop[11].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_43\(0) => \ramloop[11].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_44\(7) => \ramloop[10].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_44\(6) => \ramloop[10].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_44\(5) => \ramloop[10].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_44\(4) => \ramloop[10].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_44\(3) => \ramloop[10].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_44\(2) => \ramloop[10].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_44\(1) => \ramloop[10].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_44\(0) => \ramloop[10].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_45\(7) => \ramloop[9].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_45\(6) => \ramloop[9].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_45\(5) => \ramloop[9].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_45\(4) => \ramloop[9].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_45\(3) => \ramloop[9].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_45\(2) => \ramloop[9].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_45\(1) => \ramloop[9].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_45\(0) => \ramloop[9].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_46\(7) => \ramloop[8].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_46\(6) => \ramloop[8].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_46\(5) => \ramloop[8].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_46\(4) => \ramloop[8].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_46\(3) => \ramloop[8].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_46\(2) => \ramloop[8].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_46\(1) => \ramloop[8].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_46\(0) => \ramloop[8].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_47\(7) => \ramloop[7].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_47\(6) => \ramloop[7].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_47\(5) => \ramloop[7].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_47\(4) => \ramloop[7].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_47\(3) => \ramloop[7].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_47\(2) => \ramloop[7].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_47\(1) => \ramloop[7].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_47\(0) => \ramloop[7].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_48\(7) => \ramloop[6].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_48\(6) => \ramloop[6].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_48\(5) => \ramloop[6].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_48\(4) => \ramloop[6].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_48\(3) => \ramloop[6].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_48\(2) => \ramloop[6].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_48\(1) => \ramloop[6].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_48\(0) => \ramloop[6].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_49\(7) => \ramloop[5].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_49\(6) => \ramloop[5].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_49\(5) => \ramloop[5].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_49\(4) => \ramloop[5].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_49\(3) => \ramloop[5].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_49\(2) => \ramloop[5].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_49\(1) => \ramloop[5].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_49\(0) => \ramloop[5].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(7) => \ramloop[49].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(6) => \ramloop[49].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(5) => \ramloop[49].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(4) => \ramloop[49].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(3) => \ramloop[49].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(2) => \ramloop[49].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(1) => \ramloop[49].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(0) => \ramloop[49].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_50\(7) => \ramloop[4].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_50\(6) => \ramloop[4].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_50\(5) => \ramloop[4].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_50\(4) => \ramloop[4].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_50\(3) => \ramloop[4].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_50\(2) => \ramloop[4].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_50\(1) => \ramloop[4].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_50\(0) => \ramloop[4].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_51\(7) => \ramloop[3].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_51\(6) => \ramloop[3].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_51\(5) => \ramloop[3].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_51\(4) => \ramloop[3].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_51\(3) => \ramloop[3].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_51\(2) => \ramloop[3].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_51\(1) => \ramloop[3].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_51\(0) => \ramloop[3].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_52\(7) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_52\(6) => \ramloop[2].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_52\(5) => \ramloop[2].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_52\(4) => \ramloop[2].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_52\(3) => \ramloop[2].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_52\(2) => \ramloop[2].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_52\(1) => \ramloop[2].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_52\(0) => \ramloop[2].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_53\(7) => \ramloop[1].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_53\(6) => \ramloop[1].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_53\(5) => \ramloop[1].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_53\(4) => \ramloop[1].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_53\(3) => \ramloop[1].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_53\(2) => \ramloop[1].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_53\(1) => \ramloop[1].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_53\(0) => \ramloop[1].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_54\(7 downto 0) => ram_douta(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(7) => \ramloop[48].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(6) => \ramloop[48].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(5) => \ramloop[48].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(4) => \ramloop[48].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(3) => \ramloop[48].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(2) => \ramloop[48].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(1) => \ramloop[48].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(0) => \ramloop[48].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\(7) => \ramloop[47].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\(6) => \ramloop[47].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\(5) => \ramloop[47].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\(4) => \ramloop[47].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\(3) => \ramloop[47].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\(2) => \ramloop[47].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\(1) => \ramloop[47].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\(0) => \ramloop[47].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\(7) => \ramloop[46].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\(6) => \ramloop[46].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\(5) => \ramloop[46].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\(4) => \ramloop[46].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\(3) => \ramloop[46].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\(2) => \ramloop[46].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\(1) => \ramloop[46].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\(0) => \ramloop[46].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\(7) => \ramloop[45].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\(6) => \ramloop[45].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\(5) => \ramloop[45].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\(4) => \ramloop[45].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\(3) => \ramloop[45].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\(2) => \ramloop[45].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\(1) => \ramloop[45].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\(0) => \ramloop[45].ram.r_n_7\,
      DOADO(7) => \ramloop[56].ram.r_n_0\,
      DOADO(6) => \ramloop[56].ram.r_n_1\,
      DOADO(5) => \ramloop[56].ram.r_n_2\,
      DOADO(4) => \ramloop[56].ram.r_n_3\,
      DOADO(3) => \ramloop[56].ram.r_n_4\,
      DOADO(2) => \ramloop[56].ram.r_n_5\,
      DOADO(1) => \ramloop[56].ram.r_n_6\,
      DOADO(0) => \ramloop[56].ram.r_n_7\,
      addra(6 downto 0) => addra(17 downto 11),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0)
    );
\ramloop[0].ram.r\: entity work.picture_blk_mem_gen_prim_width
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => ram_douta(7 downto 0)
    );
\ramloop[10].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized9\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[10].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[10].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[10].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[10].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[10].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[10].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[10].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[10].ram.r_n_7\
    );
\ramloop[11].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized10\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[11].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[11].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[11].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[11].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[11].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[11].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[11].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[11].ram.r_n_7\
    );
\ramloop[12].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized11\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[12].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[12].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[12].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[12].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[12].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[12].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[12].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[12].ram.r_n_7\
    );
\ramloop[13].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized12\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[13].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[13].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[13].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[13].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[13].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[13].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[13].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[13].ram.r_n_7\
    );
\ramloop[14].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized13\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[14].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[14].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[14].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[14].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[14].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[14].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[14].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[14].ram.r_n_7\
    );
\ramloop[15].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized14\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[15].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[15].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[15].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[15].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[15].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[15].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[15].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[15].ram.r_n_7\
    );
\ramloop[16].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized15\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[16].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[16].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[16].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[16].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[16].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[16].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[16].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[16].ram.r_n_7\
    );
\ramloop[17].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized16\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[17].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[17].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[17].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[17].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[17].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[17].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[17].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[17].ram.r_n_7\
    );
\ramloop[18].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized17\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[18].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[18].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[18].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[18].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[18].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[18].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[18].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[18].ram.r_n_7\
    );
\ramloop[19].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized18\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[19].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[19].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[19].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[19].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[19].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[19].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[19].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[19].ram.r_n_7\
    );
\ramloop[1].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[1].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[1].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[1].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[1].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[1].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[1].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[1].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[1].ram.r_n_7\
    );
\ramloop[20].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized19\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[20].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[20].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[20].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[20].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[20].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[20].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[20].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[20].ram.r_n_7\
    );
\ramloop[21].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized20\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[21].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[21].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[21].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[21].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[21].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[21].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[21].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[21].ram.r_n_7\
    );
\ramloop[22].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized21\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[22].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[22].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[22].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[22].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[22].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[22].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[22].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[22].ram.r_n_7\
    );
\ramloop[23].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized22\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[23].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[23].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[23].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[23].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[23].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[23].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[23].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[23].ram.r_n_7\
    );
\ramloop[24].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized23\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[24].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[24].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[24].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[24].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[24].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[24].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[24].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[24].ram.r_n_7\
    );
\ramloop[25].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized24\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[25].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[25].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[25].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[25].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[25].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[25].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[25].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[25].ram.r_n_7\
    );
\ramloop[26].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized25\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[26].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[26].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[26].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[26].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[26].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[26].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[26].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[26].ram.r_n_7\
    );
\ramloop[27].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized26\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[27].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[27].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[27].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[27].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[27].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[27].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[27].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[27].ram.r_n_7\
    );
\ramloop[28].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized27\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[28].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[28].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[28].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[28].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[28].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[28].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[28].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[28].ram.r_n_7\
    );
\ramloop[29].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized28\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[29].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[29].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[29].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[29].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[29].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[29].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[29].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[29].ram.r_n_7\
    );
\ramloop[2].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized1\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[2].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[2].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[2].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[2].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[2].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[2].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[2].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[2].ram.r_n_7\
    );
\ramloop[30].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized29\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[30].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[30].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[30].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[30].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[30].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[30].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[30].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[30].ram.r_n_7\
    );
\ramloop[31].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized30\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[31].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[31].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[31].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[31].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[31].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[31].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[31].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[31].ram.r_n_7\
    );
\ramloop[32].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized31\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[32].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[32].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[32].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[32].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[32].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[32].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[32].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[32].ram.r_n_7\
    );
\ramloop[33].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized32\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[33].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[33].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[33].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[33].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[33].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[33].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[33].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[33].ram.r_n_7\
    );
\ramloop[34].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized33\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[34].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[34].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[34].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[34].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[34].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[34].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[34].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[34].ram.r_n_7\
    );
\ramloop[35].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized34\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[35].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[35].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[35].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[35].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[35].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[35].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[35].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[35].ram.r_n_7\
    );
\ramloop[36].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized35\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[36].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[36].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[36].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[36].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[36].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[36].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[36].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[36].ram.r_n_7\
    );
\ramloop[37].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized36\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[37].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[37].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[37].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[37].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[37].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[37].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[37].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[37].ram.r_n_7\
    );
\ramloop[38].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized37\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[38].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[38].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[38].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[38].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[38].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[38].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[38].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[38].ram.r_n_7\
    );
\ramloop[39].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized38\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[39].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[39].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[39].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[39].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[39].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[39].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[39].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[39].ram.r_n_7\
    );
\ramloop[3].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized2\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[3].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[3].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[3].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[3].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[3].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[3].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[3].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[3].ram.r_n_7\
    );
\ramloop[40].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized39\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[40].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[40].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[40].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[40].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[40].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[40].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[40].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[40].ram.r_n_7\
    );
\ramloop[41].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized40\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[41].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[41].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[41].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[41].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[41].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[41].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[41].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[41].ram.r_n_7\
    );
\ramloop[42].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized41\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[42].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[42].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[42].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[42].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[42].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[42].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[42].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[42].ram.r_n_7\
    );
\ramloop[43].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized42\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[43].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[43].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[43].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[43].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[43].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[43].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[43].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[43].ram.r_n_7\
    );
\ramloop[44].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized43\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[44].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[44].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[44].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[44].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[44].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[44].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[44].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[44].ram.r_n_7\
    );
\ramloop[45].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized44\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[45].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[45].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[45].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[45].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[45].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[45].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[45].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[45].ram.r_n_7\
    );
\ramloop[46].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized45\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[46].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[46].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[46].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[46].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[46].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[46].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[46].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[46].ram.r_n_7\
    );
\ramloop[47].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized46\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[47].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[47].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[47].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[47].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[47].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[47].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[47].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[47].ram.r_n_7\
    );
\ramloop[48].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized47\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[48].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[48].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[48].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[48].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[48].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[48].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[48].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[48].ram.r_n_7\
    );
\ramloop[49].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized48\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[49].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[49].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[49].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[49].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[49].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[49].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[49].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[49].ram.r_n_7\
    );
\ramloop[4].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized3\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[4].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[4].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[4].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[4].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[4].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[4].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[4].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[4].ram.r_n_7\
    );
\ramloop[50].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized49\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[50].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[50].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[50].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[50].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[50].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[50].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[50].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[50].ram.r_n_7\
    );
\ramloop[51].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized50\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[51].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[51].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[51].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[51].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[51].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[51].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[51].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[51].ram.r_n_7\
    );
\ramloop[52].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized51\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[52].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[52].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[52].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[52].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[52].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[52].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[52].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[52].ram.r_n_7\
    );
\ramloop[53].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized52\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[53].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[53].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[53].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[53].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[53].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[53].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[53].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[53].ram.r_n_7\
    );
\ramloop[54].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized53\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[54].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[54].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[54].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[54].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[54].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[54].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[54].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[54].ram.r_n_7\
    );
\ramloop[55].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized54\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[55].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[55].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[55].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[55].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[55].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[55].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[55].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[55].ram.r_n_7\
    );
\ramloop[56].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized55\
     port map (
      DOADO(7) => \ramloop[56].ram.r_n_0\,
      DOADO(6) => \ramloop[56].ram.r_n_1\,
      DOADO(5) => \ramloop[56].ram.r_n_2\,
      DOADO(4) => \ramloop[56].ram.r_n_3\,
      DOADO(3) => \ramloop[56].ram.r_n_4\,
      DOADO(2) => \ramloop[56].ram.r_n_5\,
      DOADO(1) => \ramloop[56].ram.r_n_6\,
      DOADO(0) => \ramloop[56].ram.r_n_7\,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
\ramloop[5].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized4\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[5].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[5].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[5].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[5].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[5].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[5].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[5].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[5].ram.r_n_7\
    );
\ramloop[6].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized5\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[6].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[6].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[6].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[6].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[6].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[6].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[6].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[6].ram.r_n_7\
    );
\ramloop[7].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized6\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[7].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[7].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[7].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[7].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[7].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[7].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[7].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[7].ram.r_n_7\
    );
\ramloop[8].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized7\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[8].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[8].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[8].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[8].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[8].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[8].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[8].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[8].ram.r_n_7\
    );
\ramloop[9].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized8\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[9].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[9].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[9].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[9].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[9].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[9].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[9].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[9].ram.r_n_7\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity picture_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of picture_blk_mem_gen_top : entity is "blk_mem_gen_top";
end picture_blk_mem_gen_top;

architecture STRUCTURE of picture_blk_mem_gen_top is
begin
\valid.cstr\: entity work.picture_blk_mem_gen_generic_cstr
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity picture_blk_mem_gen_v8_4_1_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of picture_blk_mem_gen_v8_4_1_synth : entity is "blk_mem_gen_v8_4_1_synth";
end picture_blk_mem_gen_v8_4_1_synth;

architecture STRUCTURE of picture_blk_mem_gen_v8_4_1_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.picture_blk_mem_gen_top
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity picture_blk_mem_gen_v8_4_1 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 17 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of picture_blk_mem_gen_v8_4_1 : entity is 18;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of picture_blk_mem_gen_v8_4_1 : entity is 18;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of picture_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of picture_blk_mem_gen_v8_4_1 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of picture_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of picture_blk_mem_gen_v8_4_1 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of picture_blk_mem_gen_v8_4_1 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of picture_blk_mem_gen_v8_4_1 : entity is "56";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of picture_blk_mem_gen_v8_4_1 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of picture_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of picture_blk_mem_gen_v8_4_1 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of picture_blk_mem_gen_v8_4_1 : entity is "Estimated Power for IP     :     2.321479 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of picture_blk_mem_gen_v8_4_1 : entity is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of picture_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of picture_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of picture_blk_mem_gen_v8_4_1 : entity is "picture.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of picture_blk_mem_gen_v8_4_1 : entity is "picture.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of picture_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of picture_blk_mem_gen_v8_4_1 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of picture_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of picture_blk_mem_gen_v8_4_1 : entity is 230400;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of picture_blk_mem_gen_v8_4_1 : entity is 230400;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of picture_blk_mem_gen_v8_4_1 : entity is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of picture_blk_mem_gen_v8_4_1 : entity is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of picture_blk_mem_gen_v8_4_1 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of picture_blk_mem_gen_v8_4_1 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of picture_blk_mem_gen_v8_4_1 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of picture_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of picture_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of picture_blk_mem_gen_v8_4_1 : entity is 230400;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of picture_blk_mem_gen_v8_4_1 : entity is 230400;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of picture_blk_mem_gen_v8_4_1 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of picture_blk_mem_gen_v8_4_1 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of picture_blk_mem_gen_v8_4_1 : entity is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of picture_blk_mem_gen_v8_4_1 : entity is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of picture_blk_mem_gen_v8_4_1 : entity is "zynq";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of picture_blk_mem_gen_v8_4_1 : entity is "blk_mem_gen_v8_4_1";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of picture_blk_mem_gen_v8_4_1 : entity is "yes";
end picture_blk_mem_gen_v8_4_1;

architecture STRUCTURE of picture_blk_mem_gen_v8_4_1 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(17) <= \<const0>\;
  rdaddrecc(16) <= \<const0>\;
  rdaddrecc(15) <= \<const0>\;
  rdaddrecc(14) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(17) <= \<const0>\;
  s_axi_rdaddrecc(16) <= \<const0>\;
  s_axi_rdaddrecc(15) <= \<const0>\;
  s_axi_rdaddrecc(14) <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.picture_blk_mem_gen_v8_4_1_synth
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity picture is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of picture : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of picture : entity is "picture,blk_mem_gen_v8_4_1,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of picture : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of picture : entity is "blk_mem_gen_v8_4_1,Vivado 2018.2";
end picture;

architecture STRUCTURE of picture is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 18;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 18;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "56";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     2.321479 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "picture.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "picture.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 230400;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 230400;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 230400;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 230400;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.picture_blk_mem_gen_v8_4_1
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      addrb(17 downto 0) => B"000000000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(7 downto 0) => B"00000000",
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => NLW_U0_doutb_UNCONNECTED(7 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(17 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(17 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(17 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(17 downto 0),
      s_axi_rdata(7 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(7 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(7 downto 0) => B"00000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
