// Seed: 1565519453
module module_0 #(
    parameter id_2 = 32'd99
);
  wire id_1;
  localparam id_2 = "";
  wor [id_2 : -1] id_3;
  wire id_4;
  assign id_3 = id_2 + 1'b0;
  logic id_5;
  ;
  assign id_3 = -1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    output wire  id_1,
    input  uwire id_2
);
  assign id_1 = id_2 !=? 1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_2 = 32'd26
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  module_0 modCall_1 ();
  input wire _id_2;
  inout logic [7:0] id_1;
  parameter id_17 = 1 - 1;
  always @(posedge -1'b0 && id_14) begin : LABEL_0
    id_1[id_2] <= 1;
  end
endmodule
