# Dumping SDC for net 8, criticality 1.000000
# net 8: (6 15)->(6 15) 0 0 0 0 #timing (797 797) ps
set_case_analysis 1 TILE_00/RBB_13_6/inst_SM_2_0/inst_BC5/OUT
set_case_analysis 0 TILE_00/RBB_13_6/inst_SM_2_0/inst_BC5/OUTb
set_case_analysis 1 TILE_00/RBB_13_6/inst_SM_2_0/inst_BC5/OUT
set_case_analysis 0 TILE_00/RBB_13_6/inst_SM_2_0/inst_BC5/OUTb
# net 8: (6 15)->(6 15) 1 0 0 0 #timing (877 881) ps
set_case_analysis 1 TILE_00/RBB_13_6/inst_SM_2_0/inst_U1_L1/ASEL
set_case_analysis 0 TILE_00/RBB_13_6/inst_SM_2_0/inst_U1_L1/ASELb
set_case_analysis 0 TILE_00/RBB_13_6/inst_SM_2_0/inst_U1_L1/BSEL
set_case_analysis 1 TILE_00/RBB_13_6/inst_SM_2_0/inst_U1_L1/BSELb
set_case_analysis 0 TILE_00/RBB_13_6/inst_SM_2_0/inst_U1_L1/CSEL
set_case_analysis 1 TILE_00/RBB_13_6/inst_SM_2_0/inst_U1_L1/CSELb
set_case_analysis 0 TILE_00/RBB_13_6/inst_SM_2_0/inst_U1_L1/DSEL
set_case_analysis 1 TILE_00/RBB_13_6/inst_SM_2_0/inst_U1_L1/DSELb
# net 8: (6 15)->(6 15) 1 0 0 1 #timing (1082 1053) ps
set_case_analysis 1 TILE_00/RBB_13_6/inst_SM_2_0/inst_D1_L1_int/ASEL
set_case_analysis 0 TILE_00/RBB_13_6/inst_SM_2_0/inst_D1_L1_int/ASELb
set_case_analysis 0 TILE_00/RBB_13_6/inst_SM_2_0/inst_D1_L1_int/BSEL
set_case_analysis 1 TILE_00/RBB_13_6/inst_SM_2_0/inst_D1_L1_int/BSELb
set_case_analysis 0 TILE_00/RBB_13_6/inst_SM_2_0/inst_D1_L1_int/CSEL
set_case_analysis 1 TILE_00/RBB_13_6/inst_SM_2_0/inst_D1_L1_int/CSELb
set_case_analysis 0 TILE_00/RBB_13_6/inst_SM_2_0/inst_D1_L1_int/DSEL
set_case_analysis 1 TILE_00/RBB_13_6/inst_SM_2_0/inst_D1_L1_int/DSELb
set_case_analysis 0 TILE_00/RBB_13_6/inst_SM_2_0/inst_D1_L1_int/ESEL
set_case_analysis 1 TILE_00/RBB_13_6/inst_SM_2_0/inst_D1_L1_int/ESELb
set_case_analysis 0 TILE_00/RBB_13_6/inst_SM_2_0/inst_D1_L1/ASEL
set_case_analysis 1 TILE_00/RBB_13_6/inst_SM_2_0/inst_D1_L1/ASELb
set_case_analysis 0 TILE_00/RBB_13_6/inst_SM_2_0/inst_D1_L1/BSEL
set_case_analysis 1 TILE_00/RBB_13_6/inst_SM_2_0/inst_D1_L1/BSELb
set_case_analysis 0 TILE_00/RBB_13_6/inst_SM_2_0/inst_D1_L1/CSEL
set_case_analysis 1 TILE_00/RBB_13_6/inst_SM_2_0/inst_D1_L1/CSELb
set_case_analysis 1 TILE_00/RBB_13_6/inst_SM_2_0/inst_D1_L1/DSEL
set_case_analysis 0 TILE_00/RBB_13_6/inst_SM_2_0/inst_D1_L1/DSELb
set_case_analysis 0 TILE_00/RBB_13_6/inst_SM_2_0/inst_D1_L1/ESEL
set_case_analysis 1 TILE_00/RBB_13_6/inst_SM_2_0/inst_D1_L1/ESELb
# net 8: (6 15)->(6 15) 0 0 0 1 #timing (1161 1187) ps
set_case_analysis 1 TILE_00/RBB_13_6/inst_SM_2_0/inst_I1/ASEL
set_case_analysis 0 TILE_00/RBB_13_6/inst_SM_2_0/inst_I1/ASELb
set_case_analysis 0 TILE_00/RBB_13_6/inst_SM_2_0/inst_I1/BSEL
set_case_analysis 1 TILE_00/RBB_13_6/inst_SM_2_0/inst_I1/BSELb
set_case_analysis 0 TILE_00/RBB_13_6/inst_SM_2_0/inst_I1/CSEL
set_case_analysis 1 TILE_00/RBB_13_6/inst_SM_2_0/inst_I1/CSELb
set_case_analysis 0 TILE_00/RBB_13_6/inst_SM_2_0/inst_I1/DSEL
set_case_analysis 1 TILE_00/RBB_13_6/inst_SM_2_0/inst_I1/DSELb
set_case_analysis 0 TILE_00/RBB_13_6/inst_SM_2_0/inst_I1/ESEL
set_case_analysis 1 TILE_00/RBB_13_6/inst_SM_2_0/inst_I1/ESELb
# Dumping SDC for net 8, criticality 1.000000
# net 8: (6 15)->(6 14) 0 1 0 0 #timing (701 701) ps
set_case_analysis 1 TILE_00/RBB_13_6/inst_SM_2_0/inst_BC6/OUT
set_case_analysis 0 TILE_00/RBB_13_6/inst_SM_2_0/inst_BC6/OUTb
set_case_analysis 1 TILE_00/RBB_13_6/inst_SM_2_0/inst_BC6/OUT
set_case_analysis 0 TILE_00/RBB_13_6/inst_SM_2_0/inst_BC6/OUTb
# net 8: (6 14)->(6 14) 1 0 0 0 #timing (792 791) ps
set_case_analysis 0 TILE_00/RBB_13_6/inst_SM_1_0/inst_U1_L1/ASEL
set_case_analysis 1 TILE_00/RBB_13_6/inst_SM_1_0/inst_U1_L1/ASELb
set_case_analysis 1 TILE_00/RBB_13_6/inst_SM_1_0/inst_U1_L1/BSEL
set_case_analysis 0 TILE_00/RBB_13_6/inst_SM_1_0/inst_U1_L1/BSELb
set_case_analysis 0 TILE_00/RBB_13_6/inst_SM_1_0/inst_U1_L1/CSEL
set_case_analysis 1 TILE_00/RBB_13_6/inst_SM_1_0/inst_U1_L1/CSELb
set_case_analysis 0 TILE_00/RBB_13_6/inst_SM_1_0/inst_U1_L1/DSEL
set_case_analysis 1 TILE_00/RBB_13_6/inst_SM_1_0/inst_U1_L1/DSELb
# net 8: (6 14)->(6 10) 3 1 0 0 #timing (1096 1041) ps
set_case_analysis 1 TILE_00/RBB_13_6/inst_SM_1_0/inst_U3_B1/ASEL
set_case_analysis 0 TILE_00/RBB_13_6/inst_SM_1_0/inst_U3_B1/ASELb
set_case_analysis 0 TILE_00/RBB_13_6/inst_SM_1_0/inst_U3_B1/BSEL
set_case_analysis 1 TILE_00/RBB_13_6/inst_SM_1_0/inst_U3_B1/BSELb
set_case_analysis 0 TILE_00/RBB_13_6/inst_SM_1_0/inst_U3_B1/CSEL
set_case_analysis 1 TILE_00/RBB_13_6/inst_SM_1_0/inst_U3_B1/CSELb
set_case_analysis 0 TILE_00/RBB_13_6/inst_SM_1_0/inst_U3_B1/DSEL
set_case_analysis 1 TILE_00/RBB_13_6/inst_SM_1_0/inst_U3_B1/DSELb
# net 8: (6 10)->(6 10) 5 0 0 0 #timing (1231 1187) ps
set_case_analysis 0 TILE_00/RBB_10_6/inst_SM_0_0/inst_U5_L1/ASEL
set_case_analysis 1 TILE_00/RBB_10_6/inst_SM_0_0/inst_U5_L1/ASELb
set_case_analysis 0 TILE_00/RBB_10_6/inst_SM_0_0/inst_U5_L1/BSEL
set_case_analysis 1 TILE_00/RBB_10_6/inst_SM_0_0/inst_U5_L1/BSELb
set_case_analysis 0 TILE_00/RBB_10_6/inst_SM_0_0/inst_U5_L1/CSEL
set_case_analysis 1 TILE_00/RBB_10_6/inst_SM_0_0/inst_U5_L1/CSELb
set_case_analysis 0 TILE_00/RBB_10_6/inst_SM_0_0/inst_U5_L1/DSEL
set_case_analysis 1 TILE_00/RBB_10_6/inst_SM_0_0/inst_U5_L1/DSELb
set_case_analysis 1 TILE_00/RBB_10_6/inst_SM_0_0/inst_U5_L1/ESEL
set_case_analysis 0 TILE_00/RBB_10_6/inst_SM_0_0/inst_U5_L1/ESELb
set_case_analysis 0 TILE_00/RBB_10_6/inst_SM_0_0/inst_U5_L1/FSEL
set_case_analysis 1 TILE_00/RBB_10_6/inst_SM_0_0/inst_U5_L1/FSELb
set_case_analysis 0 TILE_00/RBB_10_6/inst_SM_0_0/inst_U5_L1/GSEL
set_case_analysis 1 TILE_00/RBB_10_6/inst_SM_0_0/inst_U5_L1/GSELb
set_case_analysis 0 TILE_00/RBB_10_6/inst_SM_0_0/inst_U5_L1/HSEL
set_case_analysis 1 TILE_00/RBB_10_6/inst_SM_0_0/inst_U5_L1/HSELb
# net 8: (6 10)->(6 2) 5 1 0 1 #timing (1610 1560) ps
set_case_analysis 1 TILE_00/RBB_10_6/inst_SM_0_0/inst_D5_B1/ASEL
set_case_analysis 0 TILE_00/RBB_10_6/inst_SM_0_0/inst_D5_B1/ASELb
set_case_analysis 0 TILE_00/RBB_10_6/inst_SM_0_0/inst_D5_B1/BSEL
set_case_analysis 1 TILE_00/RBB_10_6/inst_SM_0_0/inst_D5_B1/BSELb
set_case_analysis 0 TILE_00/RBB_10_6/inst_SM_0_0/inst_D5_B1/CSEL
set_case_analysis 1 TILE_00/RBB_10_6/inst_SM_0_0/inst_D5_B1/CSELb
set_case_analysis 0 TILE_00/RBB_10_6/inst_SM_0_0/inst_D5_B1/DSEL
set_case_analysis 1 TILE_00/RBB_10_6/inst_SM_0_0/inst_D5_B1/DSELb
set_case_analysis 0 TILE_00/RBB_10_6/inst_SM_0_0/inst_D5_B1/ESEL
set_case_analysis 1 TILE_00/RBB_10_6/inst_SM_0_0/inst_D5_B1/ESELb
set_case_analysis 0 TILE_00/RBB_10_6/inst_SM_0_0/inst_D5_B1/FSEL
set_case_analysis 1 TILE_00/RBB_10_6/inst_SM_0_0/inst_D5_B1/FSELb
set_case_analysis 0 TILE_00/RBB_10_6/inst_SM_0_0/inst_D5_B1/GSEL
set_case_analysis 1 TILE_00/RBB_10_6/inst_SM_0_0/inst_D5_B1/GSELb
set_case_analysis 0 TILE_00/RBB_10_6/inst_SM_0_0/inst_D5_B1/HSEL
set_case_analysis 1 TILE_00/RBB_10_6/inst_SM_0_0/inst_D5_B1/HSELb
set_case_analysis 0 TILE_00/RBB_10_6/inst_SM_0_0/inst_D5_B1/ISEL
set_case_analysis 1 TILE_00/RBB_10_6/inst_SM_0_0/inst_D5_B1/ISELb
set_case_analysis 0 TILE_00/RBB_10_6/inst_SM_0_0/inst_D5_B1/JSEL
set_case_analysis 1 TILE_00/RBB_10_6/inst_SM_0_0/inst_D5_B1/JSELb
# net 8: (6 2)->(6 2) 1 0 0 1 #timing (1772 1785) ps
set_case_analysis 0 TILE_00/RBB_1_6/inst_SM_1_0/inst_D1_L1_int/ASEL
set_case_analysis 1 TILE_00/RBB_1_6/inst_SM_1_0/inst_D1_L1_int/ASELb
set_case_analysis 0 TILE_00/RBB_1_6/inst_SM_1_0/inst_D1_L1_int/BSEL
set_case_analysis 1 TILE_00/RBB_1_6/inst_SM_1_0/inst_D1_L1_int/BSELb
set_case_analysis 1 TILE_00/RBB_1_6/inst_SM_1_0/inst_D1_L1_int/CSEL
set_case_analysis 0 TILE_00/RBB_1_6/inst_SM_1_0/inst_D1_L1_int/CSELb
set_case_analysis 0 TILE_00/RBB_1_6/inst_SM_1_0/inst_D1_L1_int/DSEL
set_case_analysis 1 TILE_00/RBB_1_6/inst_SM_1_0/inst_D1_L1_int/DSELb
set_case_analysis 0 TILE_00/RBB_1_6/inst_SM_1_0/inst_D1_L1_int/ESEL
set_case_analysis 1 TILE_00/RBB_1_6/inst_SM_1_0/inst_D1_L1_int/ESELb
set_case_analysis 0 TILE_00/RBB_1_6/inst_SM_1_0/inst_D1_L1/ASEL
set_case_analysis 1 TILE_00/RBB_1_6/inst_SM_1_0/inst_D1_L1/ASELb
set_case_analysis 1 TILE_00/RBB_1_6/inst_SM_1_0/inst_D1_L1/BSEL
set_case_analysis 0 TILE_00/RBB_1_6/inst_SM_1_0/inst_D1_L1/BSELb
set_case_analysis 0 TILE_00/RBB_1_6/inst_SM_1_0/inst_D1_L1/CSEL
set_case_analysis 1 TILE_00/RBB_1_6/inst_SM_1_0/inst_D1_L1/CSELb
set_case_analysis 0 TILE_00/RBB_1_6/inst_SM_1_0/inst_D1_L1/DSEL
set_case_analysis 1 TILE_00/RBB_1_6/inst_SM_1_0/inst_D1_L1/DSELb
set_case_analysis 0 TILE_00/RBB_1_6/inst_SM_1_0/inst_D1_L1/ESEL
set_case_analysis 1 TILE_00/RBB_1_6/inst_SM_1_0/inst_D1_L1/ESELb
# net 8: (6 2)->(6 3) 0 1 0 1 #timing (1897 1880) ps
set_case_analysis 1 TILE_00/RBB_1_6/inst_SM_1_0/inst_I2/ASEL
set_case_analysis 0 TILE_00/RBB_1_6/inst_SM_1_0/inst_I2/ASELb
set_case_analysis 0 TILE_00/RBB_1_6/inst_SM_1_0/inst_I2/BSEL
set_case_analysis 1 TILE_00/RBB_1_6/inst_SM_1_0/inst_I2/BSELb
set_case_analysis 0 TILE_00/RBB_1_6/inst_SM_1_0/inst_I2/CSEL
set_case_analysis 1 TILE_00/RBB_1_6/inst_SM_1_0/inst_I2/CSELb
set_case_analysis 0 TILE_00/RBB_1_6/inst_SM_1_0/inst_I2/DSEL
set_case_analysis 1 TILE_00/RBB_1_6/inst_SM_1_0/inst_I2/DSELb
set_case_analysis 0 TILE_00/RBB_1_6/inst_SM_1_0/inst_I2/ESEL
set_case_analysis 1 TILE_00/RBB_1_6/inst_SM_1_0/inst_I2/ESELb
# Dumping SDC for net 50, criticality 1.000000
# net 50: (5 4)->(5 4) 0 0 0 0 #timing (183 183) ps
set_case_analysis 0 TILE_00/RBB_4_4/inst_SM_0_1/inst_BC5/OUT
set_case_analysis 1 TILE_00/RBB_4_4/inst_SM_0_1/inst_BC5/OUTb
set_case_analysis 0 TILE_00/RBB_4_4/inst_SM_0_1/inst_BC5/OUT
set_case_analysis 1 TILE_00/RBB_4_4/inst_SM_0_1/inst_BC5/OUTb
# net 50: (5 4)->(5 6) 1 1 0 0 #timing (288 285) ps
set_case_analysis 1 TILE_00/RBB_4_4/inst_SM_0_1/inst_U1_B1/ASEL
set_case_analysis 0 TILE_00/RBB_4_4/inst_SM_0_1/inst_U1_B1/ASELb
set_case_analysis 0 TILE_00/RBB_4_4/inst_SM_0_1/inst_U1_B1/BSEL
set_case_analysis 1 TILE_00/RBB_4_4/inst_SM_0_1/inst_U1_B1/BSELb
set_case_analysis 0 TILE_00/RBB_4_4/inst_SM_0_1/inst_U1_B1/CSEL
set_case_analysis 1 TILE_00/RBB_4_4/inst_SM_0_1/inst_U1_B1/CSELb
set_case_analysis 0 TILE_00/RBB_4_4/inst_SM_0_1/inst_U1_B1/DSEL
set_case_analysis 1 TILE_00/RBB_4_4/inst_SM_0_1/inst_U1_B1/DSELb
# net 50: (5 6)->(5 6) 1 0 1 1 #timing (509 483) ps
set_case_analysis 0 TILE_00/RBB_4_4/inst_SM_2_1/inst_D1_L2_int/ASEL
set_case_analysis 1 TILE_00/RBB_4_4/inst_SM_2_1/inst_D1_L2_int/ASELb
set_case_analysis 1 TILE_00/RBB_4_4/inst_SM_2_1/inst_D1_L2_int/BSEL
set_case_analysis 0 TILE_00/RBB_4_4/inst_SM_2_1/inst_D1_L2_int/BSELb
set_case_analysis 0 TILE_00/RBB_4_4/inst_SM_2_1/inst_D1_L2_int/CSEL
set_case_analysis 1 TILE_00/RBB_4_4/inst_SM_2_1/inst_D1_L2_int/CSELb
set_case_analysis 0 TILE_00/RBB_4_4/inst_SM_2_1/inst_D1_L2_int/DSEL
set_case_analysis 1 TILE_00/RBB_4_4/inst_SM_2_1/inst_D1_L2_int/DSELb
set_case_analysis 0 TILE_00/RBB_4_4/inst_SM_2_1/inst_D1_L2_int/ESEL
set_case_analysis 1 TILE_00/RBB_4_4/inst_SM_2_1/inst_D1_L2_int/ESELb
set_case_analysis 0 TILE_00/RBB_4_4/inst_SM_2_1/inst_D1_L2/ASEL
set_case_analysis 1 TILE_00/RBB_4_4/inst_SM_2_1/inst_D1_L2/ASELb
set_case_analysis 0 TILE_00/RBB_4_4/inst_SM_2_1/inst_D1_L2/BSEL
set_case_analysis 1 TILE_00/RBB_4_4/inst_SM_2_1/inst_D1_L2/BSELb
set_case_analysis 0 TILE_00/RBB_4_4/inst_SM_2_1/inst_D1_L2/CSEL
set_case_analysis 1 TILE_00/RBB_4_4/inst_SM_2_1/inst_D1_L2/CSELb
set_case_analysis 1 TILE_00/RBB_4_4/inst_SM_2_1/inst_D1_L2/DSEL
set_case_analysis 0 TILE_00/RBB_4_4/inst_SM_2_1/inst_D1_L2/DSELb
set_case_analysis 0 TILE_00/RBB_4_4/inst_SM_2_1/inst_D1_L2/ESEL
set_case_analysis 1 TILE_00/RBB_4_4/inst_SM_2_1/inst_D1_L2/ESELb
# net 50: (5 6)->(4 6) 0 2 0 1 #timing (614 627) ps
set_case_analysis 0 TILE_00/RBB_4_4/inst_SM_2_1/inst_I3/ASEL
set_case_analysis 1 TILE_00/RBB_4_4/inst_SM_2_1/inst_I3/ASELb
set_case_analysis 1 TILE_00/RBB_4_4/inst_SM_2_1/inst_I3/BSEL
set_case_analysis 0 TILE_00/RBB_4_4/inst_SM_2_1/inst_I3/BSELb
set_case_analysis 0 TILE_00/RBB_4_4/inst_SM_2_1/inst_I3/CSEL
set_case_analysis 1 TILE_00/RBB_4_4/inst_SM_2_1/inst_I3/CSELb
set_case_analysis 0 TILE_00/RBB_4_4/inst_SM_2_1/inst_I3/DSEL
set_case_analysis 1 TILE_00/RBB_4_4/inst_SM_2_1/inst_I3/DSELb
set_case_analysis 0 TILE_00/RBB_4_4/inst_SM_2_1/inst_I3/ESEL
set_case_analysis 1 TILE_00/RBB_4_4/inst_SM_2_1/inst_I3/ESELb
# Dumping SDC for net 56, criticality 1.000000
# net 56: (5 6)->(5 6) 0 0 0 0 #timing (184 184) ps
set_case_analysis 0 TILE_00/RBB_4_4/inst_SM_2_1/inst_BC5/OUT
set_case_analysis 1 TILE_00/RBB_4_4/inst_SM_2_1/inst_BC5/OUTb
set_case_analysis 0 TILE_00/RBB_4_4/inst_SM_2_1/inst_BC5/OUT
set_case_analysis 1 TILE_00/RBB_4_4/inst_SM_2_1/inst_BC5/OUTb
# net 56: (5 6)->(5 6) 1 0 0 0 #timing (257 262) ps
set_case_analysis 1 TILE_00/RBB_4_4/inst_SM_2_1/inst_U1_L1/ASEL
set_case_analysis 0 TILE_00/RBB_4_4/inst_SM_2_1/inst_U1_L1/ASELb
set_case_analysis 0 TILE_00/RBB_4_4/inst_SM_2_1/inst_U1_L1/BSEL
set_case_analysis 1 TILE_00/RBB_4_4/inst_SM_2_1/inst_U1_L1/BSELb
set_case_analysis 0 TILE_00/RBB_4_4/inst_SM_2_1/inst_U1_L1/CSEL
set_case_analysis 1 TILE_00/RBB_4_4/inst_SM_2_1/inst_U1_L1/CSELb
set_case_analysis 0 TILE_00/RBB_4_4/inst_SM_2_1/inst_U1_L1/DSEL
set_case_analysis 1 TILE_00/RBB_4_4/inst_SM_2_1/inst_U1_L1/DSELb
# net 56: (5 6)->(5 6) 5 0 0 0 #timing (364 376) ps
set_case_analysis 0 TILE_00/RBB_4_4/inst_SM_2_1/inst_U5_L1/ASEL
set_case_analysis 1 TILE_00/RBB_4_4/inst_SM_2_1/inst_U5_L1/ASELb
set_case_analysis 0 TILE_00/RBB_4_4/inst_SM_2_1/inst_U5_L1/BSEL
set_case_analysis 1 TILE_00/RBB_4_4/inst_SM_2_1/inst_U5_L1/BSELb
set_case_analysis 0 TILE_00/RBB_4_4/inst_SM_2_1/inst_U5_L1/CSEL
set_case_analysis 1 TILE_00/RBB_4_4/inst_SM_2_1/inst_U5_L1/CSELb
set_case_analysis 0 TILE_00/RBB_4_4/inst_SM_2_1/inst_U5_L1/DSEL
set_case_analysis 1 TILE_00/RBB_4_4/inst_SM_2_1/inst_U5_L1/DSELb
set_case_analysis 0 TILE_00/RBB_4_4/inst_SM_2_1/inst_U5_L1/ESEL
set_case_analysis 1 TILE_00/RBB_4_4/inst_SM_2_1/inst_U5_L1/ESELb
set_case_analysis 0 TILE_00/RBB_4_4/inst_SM_2_1/inst_U5_L1/FSEL
set_case_analysis 1 TILE_00/RBB_4_4/inst_SM_2_1/inst_U5_L1/FSELb
set_case_analysis 1 TILE_00/RBB_4_4/inst_SM_2_1/inst_U5_L1/GSEL
set_case_analysis 0 TILE_00/RBB_4_4/inst_SM_2_1/inst_U5_L1/GSELb
set_case_analysis 0 TILE_00/RBB_4_4/inst_SM_2_1/inst_U5_L1/HSEL
set_case_analysis 1 TILE_00/RBB_4_4/inst_SM_2_1/inst_U5_L1/HSELb
# net 56: (5 6)->(5 23) 13 1 1 0 #timing (991 866) ps
set_case_analysis 1 TILE_00/RBB_4_4/inst_SM_2_1/inst_TOP_VC2/ASEL
set_case_analysis 0 TILE_00/RBB_4_4/inst_SM_2_1/inst_TOP_VC2/ASELb
set_case_analysis 0 TILE_00/RBB_4_4/inst_SM_2_1/inst_TOP_VC2/BSEL
set_case_analysis 1 TILE_00/RBB_4_4/inst_SM_2_1/inst_TOP_VC2/BSELb
set_case_analysis 0 TILE_00/RBB_4_4/inst_SM_2_1/inst_TOP_VC2/CSEL
set_case_analysis 1 TILE_00/RBB_4_4/inst_SM_2_1/inst_TOP_VC2/CSELb
set_case_analysis 0 TILE_00/RBB_4_4/inst_SM_2_1/inst_TOP_VC2/DSEL
set_case_analysis 1 TILE_00/RBB_4_4/inst_SM_2_1/inst_TOP_VC2/DSELb
set_case_analysis 0 TILE_00/RBB_4_4/inst_SM_2_1/inst_TOP_VC2/ESEL
set_case_analysis 1 TILE_00/RBB_4_4/inst_SM_2_1/inst_TOP_VC2/ESELb
set_case_analysis 0 TILE_00/RBB_4_4/inst_SM_2_1/inst_TOP_VC2/FSEL
set_case_analysis 1 TILE_00/RBB_4_4/inst_SM_2_1/inst_TOP_VC2/FSELb
set_case_analysis 0 TILE_00/RBB_4_4/inst_SM_2_1/inst_TOP_VC2/GSEL
set_case_analysis 1 TILE_00/RBB_4_4/inst_SM_2_1/inst_TOP_VC2/GSELb
set_case_analysis 0 TILE_00/RBB_4_4/inst_SM_2_1/inst_TOP_VC2/HSEL
set_case_analysis 1 TILE_00/RBB_4_4/inst_SM_2_1/inst_TOP_VC2/HSELb
# net 56: (5 23)->(5 31) 5 1 0 1 #timing (1434 1289) ps
set_case_analysis 0 TILE_00/RBB_22_4/inst_SM_1_1/inst_D5_B1/ASEL
set_case_analysis 1 TILE_00/RBB_22_4/inst_SM_1_1/inst_D5_B1/ASELb
set_case_analysis 0 TILE_00/RBB_22_4/inst_SM_1_1/inst_D5_B1/BSEL
set_case_analysis 1 TILE_00/RBB_22_4/inst_SM_1_1/inst_D5_B1/BSELb
set_case_analysis 0 TILE_00/RBB_22_4/inst_SM_1_1/inst_D5_B1/CSEL
set_case_analysis 1 TILE_00/RBB_22_4/inst_SM_1_1/inst_D5_B1/CSELb
set_case_analysis 0 TILE_00/RBB_22_4/inst_SM_1_1/inst_D5_B1/DSEL
set_case_analysis 1 TILE_00/RBB_22_4/inst_SM_1_1/inst_D5_B1/DSELb
set_case_analysis 0 TILE_00/RBB_22_4/inst_SM_1_1/inst_D5_B1/ESEL
set_case_analysis 1 TILE_00/RBB_22_4/inst_SM_1_1/inst_D5_B1/ESELb
set_case_analysis 0 TILE_00/RBB_22_4/inst_SM_1_1/inst_D5_B1/FSEL
set_case_analysis 1 TILE_00/RBB_22_4/inst_SM_1_1/inst_D5_B1/FSELb
set_case_analysis 0 TILE_00/RBB_22_4/inst_SM_1_1/inst_D5_B1/GSEL
set_case_analysis 1 TILE_00/RBB_22_4/inst_SM_1_1/inst_D5_B1/GSELb
set_case_analysis 0 TILE_00/RBB_22_4/inst_SM_1_1/inst_D5_B1/HSEL
set_case_analysis 1 TILE_00/RBB_22_4/inst_SM_1_1/inst_D5_B1/HSELb
set_case_analysis 0 TILE_00/RBB_22_4/inst_SM_1_1/inst_D5_B1/ISEL
set_case_analysis 1 TILE_00/RBB_22_4/inst_SM_1_1/inst_D5_B1/ISELb
set_case_analysis 1 TILE_00/RBB_22_4/inst_SM_1_1/inst_D5_B1/JSEL
set_case_analysis 0 TILE_00/RBB_22_4/inst_SM_1_1/inst_D5_B1/JSELb
# net 56: (5 31)->(7 31) 1 2 0 1 #timing (1545 1638) ps
set_case_analysis 0 TILE_00/RBB_31_5/inst_SM_0_0/inst_D1_B2_int/ASEL
set_case_analysis 1 TILE_00/RBB_31_5/inst_SM_0_0/inst_D1_B2_int/ASELb
set_case_analysis 0 TILE_00/RBB_31_5/inst_SM_0_0/inst_D1_B2_int/BSEL
set_case_analysis 1 TILE_00/RBB_31_5/inst_SM_0_0/inst_D1_B2_int/BSELb
set_case_analysis 1 TILE_00/RBB_31_5/inst_SM_0_0/inst_D1_B2_int/CSEL
set_case_analysis 0 TILE_00/RBB_31_5/inst_SM_0_0/inst_D1_B2_int/CSELb
set_case_analysis 0 TILE_00/RBB_31_5/inst_SM_0_0/inst_D1_B2_int/DSEL
set_case_analysis 1 TILE_00/RBB_31_5/inst_SM_0_0/inst_D1_B2_int/DSELb
set_case_analysis 0 TILE_00/RBB_31_5/inst_SM_0_0/inst_D1_B2_int/ESEL
set_case_analysis 1 TILE_00/RBB_31_5/inst_SM_0_0/inst_D1_B2_int/ESELb
set_case_analysis 0 TILE_00/RBB_31_5/inst_SM_0_0/inst_D1_B2/ASEL
set_case_analysis 1 TILE_00/RBB_31_5/inst_SM_0_0/inst_D1_B2/ASELb
set_case_analysis 1 TILE_00/RBB_31_5/inst_SM_0_0/inst_D1_B2/BSEL
set_case_analysis 0 TILE_00/RBB_31_5/inst_SM_0_0/inst_D1_B2/BSELb
set_case_analysis 0 TILE_00/RBB_31_5/inst_SM_0_0/inst_D1_B2/CSEL
set_case_analysis 1 TILE_00/RBB_31_5/inst_SM_0_0/inst_D1_B2/CSELb
set_case_analysis 0 TILE_00/RBB_31_5/inst_SM_0_0/inst_D1_B2/DSEL
set_case_analysis 1 TILE_00/RBB_31_5/inst_SM_0_0/inst_D1_B2/DSELb
set_case_analysis 0 TILE_00/RBB_31_5/inst_SM_0_0/inst_D1_B2/ESEL
set_case_analysis 1 TILE_00/RBB_31_5/inst_SM_0_0/inst_D1_B2/ESELb
# net 56: (7 31)->(6 31) 0 2 0 1 #timing (1763 1674) ps
set_case_analysis 0 TILE_00/RBB_31_6/inst_SM_0_1/inst_I3/ASEL
set_case_analysis 1 TILE_00/RBB_31_6/inst_SM_0_1/inst_I3/ASELb
set_case_analysis 0 TILE_00/RBB_31_6/inst_SM_0_1/inst_I3/BSEL
set_case_analysis 1 TILE_00/RBB_31_6/inst_SM_0_1/inst_I3/BSELb
set_case_analysis 0 TILE_00/RBB_31_6/inst_SM_0_1/inst_I3/CSEL
set_case_analysis 1 TILE_00/RBB_31_6/inst_SM_0_1/inst_I3/CSELb
set_case_analysis 1 TILE_00/RBB_31_6/inst_SM_0_1/inst_I3/DSEL
set_case_analysis 0 TILE_00/RBB_31_6/inst_SM_0_1/inst_I3/DSELb
set_case_analysis 0 TILE_00/RBB_31_6/inst_SM_0_1/inst_I3/ESEL
set_case_analysis 1 TILE_00/RBB_31_6/inst_SM_0_1/inst_I3/ESELb
# net 56: (5 6)->(5 4) 1 1 0 0 #timing (300 291) ps
set_case_analysis 1 TILE_00/RBB_4_4/inst_SM_2_1/inst_U1_B1/ASEL
set_case_analysis 0 TILE_00/RBB_4_4/inst_SM_2_1/inst_U1_B1/ASELb
set_case_analysis 0 TILE_00/RBB_4_4/inst_SM_2_1/inst_U1_B1/BSEL
set_case_analysis 1 TILE_00/RBB_4_4/inst_SM_2_1/inst_U1_B1/BSELb
set_case_analysis 0 TILE_00/RBB_4_4/inst_SM_2_1/inst_U1_B1/CSEL
set_case_analysis 1 TILE_00/RBB_4_4/inst_SM_2_1/inst_U1_B1/CSELb
set_case_analysis 0 TILE_00/RBB_4_4/inst_SM_2_1/inst_U1_B1/DSEL
set_case_analysis 1 TILE_00/RBB_4_4/inst_SM_2_1/inst_U1_B1/DSELb
# net 56: (5 4)->(5 0) 3 1 0 0 #timing (592 557) ps
set_case_analysis 0 TILE_00/RBB_4_4/inst_SM_0_1/inst_U3_B1/ASEL
set_case_analysis 1 TILE_00/RBB_4_4/inst_SM_0_1/inst_U3_B1/ASELb
set_case_analysis 1 TILE_00/RBB_4_4/inst_SM_0_1/inst_U3_B1/BSEL
set_case_analysis 0 TILE_00/RBB_4_4/inst_SM_0_1/inst_U3_B1/BSELb
set_case_analysis 0 TILE_00/RBB_4_4/inst_SM_0_1/inst_U3_B1/CSEL
set_case_analysis 1 TILE_00/RBB_4_4/inst_SM_0_1/inst_U3_B1/CSELb
set_case_analysis 0 TILE_00/RBB_4_4/inst_SM_0_1/inst_U3_B1/DSEL
set_case_analysis 1 TILE_00/RBB_4_4/inst_SM_0_1/inst_U3_B1/DSELb
# net 56: (5 0)->(7 0) 1 2 0 1 #timing (846 764) ps
set_case_analysis 1 TILE_00/RBB_0_5/inst_SM_0_0/inst_D1_B2_int/ASEL
set_case_analysis 0 TILE_00/RBB_0_5/inst_SM_0_0/inst_D1_B2_int/ASELb
set_case_analysis 0 TILE_00/RBB_0_5/inst_SM_0_0/inst_D1_B2_int/BSEL
set_case_analysis 1 TILE_00/RBB_0_5/inst_SM_0_0/inst_D1_B2_int/BSELb
set_case_analysis 0 TILE_00/RBB_0_5/inst_SM_0_0/inst_D1_B2_int/CSEL
set_case_analysis 1 TILE_00/RBB_0_5/inst_SM_0_0/inst_D1_B2_int/CSELb
set_case_analysis 0 TILE_00/RBB_0_5/inst_SM_0_0/inst_D1_B2_int/DSEL
set_case_analysis 1 TILE_00/RBB_0_5/inst_SM_0_0/inst_D1_B2_int/DSELb
set_case_analysis 0 TILE_00/RBB_0_5/inst_SM_0_0/inst_D1_B2_int/ESEL
set_case_analysis 1 TILE_00/RBB_0_5/inst_SM_0_0/inst_D1_B2_int/ESELb
set_case_analysis 0 TILE_00/RBB_0_5/inst_SM_0_0/inst_D1_B2/ASEL
set_case_analysis 1 TILE_00/RBB_0_5/inst_SM_0_0/inst_D1_B2/ASELb
set_case_analysis 0 TILE_00/RBB_0_5/inst_SM_0_0/inst_D1_B2/BSEL
set_case_analysis 1 TILE_00/RBB_0_5/inst_SM_0_0/inst_D1_B2/BSELb
set_case_analysis 1 TILE_00/RBB_0_5/inst_SM_0_0/inst_D1_B2/CSEL
set_case_analysis 0 TILE_00/RBB_0_5/inst_SM_0_0/inst_D1_B2/CSELb
set_case_analysis 0 TILE_00/RBB_0_5/inst_SM_0_0/inst_D1_B2/DSEL
set_case_analysis 1 TILE_00/RBB_0_5/inst_SM_0_0/inst_D1_B2/DSELb
set_case_analysis 0 TILE_00/RBB_0_5/inst_SM_0_0/inst_D1_B2/ESEL
set_case_analysis 1 TILE_00/RBB_0_5/inst_SM_0_0/inst_D1_B2/ESELb
# net 56: (7 0)->(6 1) 0 3 0 1 #timing (917 991) ps
set_case_analysis 0 TILE_00/RBB_0_6/inst_SM_0_1/inst_I4/ASEL
set_case_analysis 1 TILE_00/RBB_0_6/inst_SM_0_1/inst_I4/ASELb
set_case_analysis 0 TILE_00/RBB_0_6/inst_SM_0_1/inst_I4/BSEL
set_case_analysis 1 TILE_00/RBB_0_6/inst_SM_0_1/inst_I4/BSELb
set_case_analysis 0 TILE_00/RBB_0_6/inst_SM_0_1/inst_I4/CSEL
set_case_analysis 1 TILE_00/RBB_0_6/inst_SM_0_1/inst_I4/CSELb
set_case_analysis 1 TILE_00/RBB_0_6/inst_SM_0_1/inst_I4/DSEL
set_case_analysis 0 TILE_00/RBB_0_6/inst_SM_0_1/inst_I4/DSELb
set_case_analysis 0 TILE_00/RBB_0_6/inst_SM_0_1/inst_I4/ESEL
set_case_analysis 1 TILE_00/RBB_0_6/inst_SM_0_1/inst_I4/ESELb
# Dumping SDC for net 56, criticality 1.000000
# net 56: (5 6)->(5 7) 0 1 0 0 #timing (193 193) ps
set_case_analysis 0 TILE_00/RBB_4_4/inst_SM_2_1/inst_BC6/OUT
set_case_analysis 1 TILE_00/RBB_4_4/inst_SM_2_1/inst_BC6/OUTb
set_case_analysis 0 TILE_00/RBB_4_4/inst_SM_2_1/inst_BC6/OUT
set_case_analysis 1 TILE_00/RBB_4_4/inst_SM_2_1/inst_BC6/OUTb
# net 56: (5 7)->(5 7) 1 0 0 0 #timing (278 276) ps
set_case_analysis 0 TILE_00/RBB_7_4/inst_SM_0_1/inst_U1_L1/ASEL
set_case_analysis 1 TILE_00/RBB_7_4/inst_SM_0_1/inst_U1_L1/ASELb
set_case_analysis 1 TILE_00/RBB_7_4/inst_SM_0_1/inst_U1_L1/BSEL
set_case_analysis 0 TILE_00/RBB_7_4/inst_SM_0_1/inst_U1_L1/BSELb
set_case_analysis 0 TILE_00/RBB_7_4/inst_SM_0_1/inst_U1_L1/CSEL
set_case_analysis 1 TILE_00/RBB_7_4/inst_SM_0_1/inst_U1_L1/CSELb
set_case_analysis 0 TILE_00/RBB_7_4/inst_SM_0_1/inst_U1_L1/DSEL
set_case_analysis 1 TILE_00/RBB_7_4/inst_SM_0_1/inst_U1_L1/DSELb
# net 56: (5 7)->(5 7) 1 0 1 1 #timing (482 447) ps
set_case_analysis 1 TILE_00/RBB_7_4/inst_SM_0_1/inst_D1_L2_int/ASEL
set_case_analysis 0 TILE_00/RBB_7_4/inst_SM_0_1/inst_D1_L2_int/ASELb
set_case_analysis 0 TILE_00/RBB_7_4/inst_SM_0_1/inst_D1_L2_int/BSEL
set_case_analysis 1 TILE_00/RBB_7_4/inst_SM_0_1/inst_D1_L2_int/BSELb
set_case_analysis 0 TILE_00/RBB_7_4/inst_SM_0_1/inst_D1_L2_int/CSEL
set_case_analysis 1 TILE_00/RBB_7_4/inst_SM_0_1/inst_D1_L2_int/CSELb
set_case_analysis 0 TILE_00/RBB_7_4/inst_SM_0_1/inst_D1_L2_int/DSEL
set_case_analysis 1 TILE_00/RBB_7_4/inst_SM_0_1/inst_D1_L2_int/DSELb
set_case_analysis 0 TILE_00/RBB_7_4/inst_SM_0_1/inst_D1_L2_int/ESEL
set_case_analysis 1 TILE_00/RBB_7_4/inst_SM_0_1/inst_D1_L2_int/ESELb
set_case_analysis 0 TILE_00/RBB_7_4/inst_SM_0_1/inst_D1_L2/ASEL
set_case_analysis 1 TILE_00/RBB_7_4/inst_SM_0_1/inst_D1_L2/ASELb
set_case_analysis 0 TILE_00/RBB_7_4/inst_SM_0_1/inst_D1_L2/BSEL
set_case_analysis 1 TILE_00/RBB_7_4/inst_SM_0_1/inst_D1_L2/BSELb
set_case_analysis 0 TILE_00/RBB_7_4/inst_SM_0_1/inst_D1_L2/CSEL
set_case_analysis 1 TILE_00/RBB_7_4/inst_SM_0_1/inst_D1_L2/CSELb
set_case_analysis 1 TILE_00/RBB_7_4/inst_SM_0_1/inst_D1_L2/DSEL
set_case_analysis 0 TILE_00/RBB_7_4/inst_SM_0_1/inst_D1_L2/DSELb
set_case_analysis 0 TILE_00/RBB_7_4/inst_SM_0_1/inst_D1_L2/ESEL
set_case_analysis 1 TILE_00/RBB_7_4/inst_SM_0_1/inst_D1_L2/ESELb
# net 56: (5 7)->(4 6) 0 3 0 1 #timing (591 605) ps
set_case_analysis 0 TILE_00/RBB_7_4/inst_SM_0_1/inst_I4/ASEL
set_case_analysis 1 TILE_00/RBB_7_4/inst_SM_0_1/inst_I4/ASELb
set_case_analysis 1 TILE_00/RBB_7_4/inst_SM_0_1/inst_I4/BSEL
set_case_analysis 0 TILE_00/RBB_7_4/inst_SM_0_1/inst_I4/BSELb
set_case_analysis 0 TILE_00/RBB_7_4/inst_SM_0_1/inst_I4/CSEL
set_case_analysis 1 TILE_00/RBB_7_4/inst_SM_0_1/inst_I4/CSELb
set_case_analysis 0 TILE_00/RBB_7_4/inst_SM_0_1/inst_I4/DSEL
set_case_analysis 1 TILE_00/RBB_7_4/inst_SM_0_1/inst_I4/DSELb
set_case_analysis 0 TILE_00/RBB_7_4/inst_SM_0_1/inst_I4/ESEL
set_case_analysis 1 TILE_00/RBB_7_4/inst_SM_0_1/inst_I4/ESELb
# Dumping SDC for net 76, criticality 1.000000
# net 76: (6 2)->(6 2) 0 0 0 0 #timing (178 178) ps
set_case_analysis 1 TILE_00/RBB_1_6/inst_SM_1_0/inst_BC5/OUT
set_case_analysis 0 TILE_00/RBB_1_6/inst_SM_1_0/inst_BC5/OUTb
set_case_analysis 1 TILE_00/RBB_1_6/inst_SM_1_0/inst_BC5/OUT
set_case_analysis 0 TILE_00/RBB_1_6/inst_SM_1_0/inst_BC5/OUTb
# net 76: (6 2)->(4 2) 1 2 0 0 #timing (331 308) ps
set_case_analysis 1 TILE_00/RBB_1_6/inst_SM_1_0/inst_U1_B2/ASEL
set_case_analysis 0 TILE_00/RBB_1_6/inst_SM_1_0/inst_U1_B2/ASELb
set_case_analysis 0 TILE_00/RBB_1_6/inst_SM_1_0/inst_U1_B2/BSEL
set_case_analysis 1 TILE_00/RBB_1_6/inst_SM_1_0/inst_U1_B2/BSELb
set_case_analysis 0 TILE_00/RBB_1_6/inst_SM_1_0/inst_U1_B2/CSEL
set_case_analysis 1 TILE_00/RBB_1_6/inst_SM_1_0/inst_U1_B2/CSELb
set_case_analysis 0 TILE_00/RBB_1_6/inst_SM_1_0/inst_U1_B2/DSEL
set_case_analysis 1 TILE_00/RBB_1_6/inst_SM_1_0/inst_U1_B2/DSELb
# net 76: (4 2)->(4 6) 3 1 0 1 #timing (753 644) ps
set_case_analysis 0 TILE_00/RBB_1_4/inst_SM_1_0/inst_D3_B1_int/ASEL
set_case_analysis 1 TILE_00/RBB_1_4/inst_SM_1_0/inst_D3_B1_int/ASELb
set_case_analysis 0 TILE_00/RBB_1_4/inst_SM_1_0/inst_D3_B1_int/BSEL
set_case_analysis 1 TILE_00/RBB_1_4/inst_SM_1_0/inst_D3_B1_int/BSELb
set_case_analysis 1 TILE_00/RBB_1_4/inst_SM_1_0/inst_D3_B1_int/CSEL
set_case_analysis 0 TILE_00/RBB_1_4/inst_SM_1_0/inst_D3_B1_int/CSELb
set_case_analysis 0 TILE_00/RBB_1_4/inst_SM_1_0/inst_D3_B1_int/DSEL
set_case_analysis 1 TILE_00/RBB_1_4/inst_SM_1_0/inst_D3_B1_int/DSELb
set_case_analysis 0 TILE_00/RBB_1_4/inst_SM_1_0/inst_D3_B1_int/ESEL
set_case_analysis 1 TILE_00/RBB_1_4/inst_SM_1_0/inst_D3_B1_int/ESELb
set_case_analysis 0 TILE_00/RBB_1_4/inst_SM_1_0/inst_D3_B1_int/FSEL
set_case_analysis 1 TILE_00/RBB_1_4/inst_SM_1_0/inst_D3_B1_int/FSELb
set_case_analysis 0 TILE_00/RBB_1_4/inst_SM_1_0/inst_D3_B1/ASEL
set_case_analysis 1 TILE_00/RBB_1_4/inst_SM_1_0/inst_D3_B1/ASELb
set_case_analysis 0 TILE_00/RBB_1_4/inst_SM_1_0/inst_D3_B1/BSEL
set_case_analysis 1 TILE_00/RBB_1_4/inst_SM_1_0/inst_D3_B1/BSELb
set_case_analysis 1 TILE_00/RBB_1_4/inst_SM_1_0/inst_D3_B1/CSEL
set_case_analysis 0 TILE_00/RBB_1_4/inst_SM_1_0/inst_D3_B1/CSELb
set_case_analysis 0 TILE_00/RBB_1_4/inst_SM_1_0/inst_D3_B1/DSEL
set_case_analysis 1 TILE_00/RBB_1_4/inst_SM_1_0/inst_D3_B1/DSELb
# net 76: (4 6)->(4 6) 1 0 0 1 #timing (850 746) ps
set_case_analysis 0 TILE_00/RBB_4_4/inst_SM_2_0/inst_D1_L1_int/ASEL
set_case_analysis 1 TILE_00/RBB_4_4/inst_SM_2_0/inst_D1_L1_int/ASELb
set_case_analysis 0 TILE_00/RBB_4_4/inst_SM_2_0/inst_D1_L1_int/BSEL
set_case_analysis 1 TILE_00/RBB_4_4/inst_SM_2_0/inst_D1_L1_int/BSELb
set_case_analysis 1 TILE_00/RBB_4_4/inst_SM_2_0/inst_D1_L1_int/CSEL
set_case_analysis 0 TILE_00/RBB_4_4/inst_SM_2_0/inst_D1_L1_int/CSELb
set_case_analysis 0 TILE_00/RBB_4_4/inst_SM_2_0/inst_D1_L1_int/DSEL
set_case_analysis 1 TILE_00/RBB_4_4/inst_SM_2_0/inst_D1_L1_int/DSELb
set_case_analysis 0 TILE_00/RBB_4_4/inst_SM_2_0/inst_D1_L1_int/ESEL
set_case_analysis 1 TILE_00/RBB_4_4/inst_SM_2_0/inst_D1_L1_int/ESELb
set_case_analysis 1 TILE_00/RBB_4_4/inst_SM_2_0/inst_D1_L1/ASEL
set_case_analysis 0 TILE_00/RBB_4_4/inst_SM_2_0/inst_D1_L1/ASELb
set_case_analysis 0 TILE_00/RBB_4_4/inst_SM_2_0/inst_D1_L1/BSEL
set_case_analysis 1 TILE_00/RBB_4_4/inst_SM_2_0/inst_D1_L1/BSELb
set_case_analysis 0 TILE_00/RBB_4_4/inst_SM_2_0/inst_D1_L1/CSEL
set_case_analysis 1 TILE_00/RBB_4_4/inst_SM_2_0/inst_D1_L1/CSELb
set_case_analysis 0 TILE_00/RBB_4_4/inst_SM_2_0/inst_D1_L1/DSEL
set_case_analysis 1 TILE_00/RBB_4_4/inst_SM_2_0/inst_D1_L1/DSELb
set_case_analysis 0 TILE_00/RBB_4_4/inst_SM_2_0/inst_D1_L1/ESEL
set_case_analysis 1 TILE_00/RBB_4_4/inst_SM_2_0/inst_D1_L1/ESELb
# net 76: (4 6)->(5 6) 0 2 0 1 #timing (842 948) ps
set_case_analysis 1 TILE_00/RBB_4_4/inst_SM_2_0/inst_I3/ASEL
set_case_analysis 0 TILE_00/RBB_4_4/inst_SM_2_0/inst_I3/ASELb
set_case_analysis 0 TILE_00/RBB_4_4/inst_SM_2_0/inst_I3/BSEL
set_case_analysis 1 TILE_00/RBB_4_4/inst_SM_2_0/inst_I3/BSELb
set_case_analysis 0 TILE_00/RBB_4_4/inst_SM_2_0/inst_I3/CSEL
set_case_analysis 1 TILE_00/RBB_4_4/inst_SM_2_0/inst_I3/CSELb
set_case_analysis 0 TILE_00/RBB_4_4/inst_SM_2_0/inst_I3/DSEL
set_case_analysis 1 TILE_00/RBB_4_4/inst_SM_2_0/inst_I3/DSELb
set_case_analysis 0 TILE_00/RBB_4_4/inst_SM_2_0/inst_I3/ESEL
set_case_analysis 1 TILE_00/RBB_4_4/inst_SM_2_0/inst_I3/ESELb
