Fitter report for spacewire
Mon Sep 11 20:27:56 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. Other Routing Usage Summary
 25. LAB Logic Elements
 26. LAB-wide Signals
 27. LAB Signals Sourced
 28. LAB Signals Sourced Out
 29. LAB Distinct Inputs
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Mon Sep 11 20:27:56 2023           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; spacewire                                       ;
; Top-level Entity Name              ; spacewire                                       ;
; Family                             ; Cyclone IV E                                    ;
; Device                             ; EP4CE22F17C6                                    ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 607 / 22,320 ( 3 % )                            ;
;     Total combinational functions  ; 590 / 22,320 ( 3 % )                            ;
;     Dedicated logic registers      ; 304 / 22,320 ( 1 % )                            ;
; Total registers                    ; 304                                             ;
; Total pins                         ; 36 / 154 ( 23 % )                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 36,864 / 608,256 ( 6 % )                        ;
; Embedded Multiplier 9-bit elements ; 0 / 132 ( 0 % )                                 ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE22F17C6                          ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 5      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------+
; I/O Assignment Warnings                                ;
+-----------------+--------------------------------------+
; Pin Name        ; Reason                               ;
+-----------------+--------------------------------------+
; SpWT_started    ; Missing drive strength and slew rate ;
; SpWT_connecting ; Missing drive strength and slew rate ;
; SpWT_running    ; Missing drive strength and slew rate ;
; SpWT_txrdy      ; Missing drive strength and slew rate ;
; SpWR_txrdy      ; Missing drive strength and slew rate ;
; SpWR_running    ; Missing drive strength and slew rate ;
; SpWR_connecting ; Missing drive strength and slew rate ;
; SpWR_started    ; Missing drive strength and slew rate ;
; SpWT_do         ; Missing drive strength and slew rate ;
; SpWT_so         ; Missing drive strength and slew rate ;
; SpWR_do         ; Missing drive strength and slew rate ;
; SpWR_so         ; Missing drive strength and slew rate ;
; SpWR_rxValid    ; Missing drive strength and slew rate ;
; SpWR_rxFlag     ; Missing drive strength and slew rate ;
; DataRecv[7]     ; Missing drive strength and slew rate ;
; DataRecv[6]     ; Missing drive strength and slew rate ;
; DataRecv[5]     ; Missing drive strength and slew rate ;
; DataRecv[4]     ; Missing drive strength and slew rate ;
; DataRecv[3]     ; Missing drive strength and slew rate ;
; DataRecv[2]     ; Missing drive strength and slew rate ;
; DataRecv[1]     ; Missing drive strength and slew rate ;
; DataRecv[0]     ; Missing drive strength and slew rate ;
+-----------------+--------------------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 995 ( 0.00 % )     ;
;     -- Achieved     ; 0 / 995 ( 0.00 % )     ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 985     ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 10      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/quartus/SpaceWire/output_files/spacewire.pin.


+------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                          ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Total logic elements                        ; 607 / 22,320 ( 3 % )     ;
;     -- Combinational with no register       ; 303                      ;
;     -- Register only                        ; 17                       ;
;     -- Combinational with a register        ; 287                      ;
;                                             ;                          ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 235                      ;
;     -- 3 input functions                    ; 138                      ;
;     -- <=2 input functions                  ; 217                      ;
;     -- Register only                        ; 17                       ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 429                      ;
;     -- arithmetic mode                      ; 161                      ;
;                                             ;                          ;
; Total registers*                            ; 304 / 23,018 ( 1 % )     ;
;     -- Dedicated logic registers            ; 304 / 22,320 ( 1 % )     ;
;     -- I/O registers                        ; 0 / 698 ( 0 % )          ;
;                                             ;                          ;
; Total LABs:  partially or completely used   ; 47 / 1,395 ( 3 % )       ;
; Virtual pins                                ; 0                        ;
; I/O pins                                    ; 36 / 154 ( 23 % )        ;
;     -- Clock pins                           ; 2 / 7 ( 29 % )           ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )            ;
;                                             ;                          ;
; Global signals                              ; 1                        ;
; M9Ks                                        ; 6 / 66 ( 9 % )           ;
; Total block memory bits                     ; 36,864 / 608,256 ( 6 % ) ;
; Total block memory implementation bits      ; 55,296 / 608,256 ( 9 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )          ;
; PLLs                                        ; 0 / 4 ( 0 % )            ;
; Global clocks                               ; 1 / 20 ( 5 % )           ;
; JTAGs                                       ; 0 / 1 ( 0 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )            ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )            ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )            ;
; Average interconnect usage (total/H/V)      ; 0% / 0% / 0%             ;
; Peak interconnect usage (total/H/V)         ; 3% / 3% / 4%             ;
; Maximum fan-out                             ; 310                      ;
; Highest non-global fan-out                  ; 61                       ;
; Total fan-out                               ; 2803                     ;
; Average fan-out                             ; 2.81                     ;
+---------------------------------------------+--------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                        ;
+---------------------------------------------+---------------------+--------------------------------+
; Statistic                                   ; Top                 ; hard_block:auto_generated_inst ;
+---------------------------------------------+---------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                 ; Low                            ;
;                                             ;                     ;                                ;
; Total logic elements                        ; 607 / 22320 ( 3 % ) ; 0 / 22320 ( 0 % )              ;
;     -- Combinational with no register       ; 303                 ; 0                              ;
;     -- Register only                        ; 17                  ; 0                              ;
;     -- Combinational with a register        ; 287                 ; 0                              ;
;                                             ;                     ;                                ;
; Logic element usage by number of LUT inputs ;                     ;                                ;
;     -- 4 input functions                    ; 235                 ; 0                              ;
;     -- 3 input functions                    ; 138                 ; 0                              ;
;     -- <=2 input functions                  ; 217                 ; 0                              ;
;     -- Register only                        ; 17                  ; 0                              ;
;                                             ;                     ;                                ;
; Logic elements by mode                      ;                     ;                                ;
;     -- normal mode                          ; 429                 ; 0                              ;
;     -- arithmetic mode                      ; 161                 ; 0                              ;
;                                             ;                     ;                                ;
; Total registers                             ; 304                 ; 0                              ;
;     -- Dedicated logic registers            ; 304 / 22320 ( 1 % ) ; 0 / 22320 ( 0 % )              ;
;                                             ;                     ;                                ;
; Total LABs:  partially or completely used   ; 47 / 1395 ( 3 % )   ; 0 / 1395 ( 0 % )               ;
;                                             ;                     ;                                ;
; Virtual pins                                ; 0                   ; 0                              ;
; I/O pins                                    ; 36                  ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )     ; 0 / 132 ( 0 % )                ;
; Total memory bits                           ; 36864               ; 0                              ;
; Total RAM block bits                        ; 55296               ; 0                              ;
; M9K                                         ; 6 / 66 ( 9 % )      ; 0 / 66 ( 0 % )                 ;
; Clock control block                         ; 1 / 24 ( 4 % )      ; 0 / 24 ( 0 % )                 ;
;                                             ;                     ;                                ;
; Connections                                 ;                     ;                                ;
;     -- Input Connections                    ; 0                   ; 0                              ;
;     -- Registered Input Connections         ; 0                   ; 0                              ;
;     -- Output Connections                   ; 0                   ; 0                              ;
;     -- Registered Output Connections        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Internal Connections                        ;                     ;                                ;
;     -- Total Connections                    ; 2800                ; 5                              ;
;     -- Registered Connections               ; 1023                ; 0                              ;
;                                             ;                     ;                                ;
; External Connections                        ;                     ;                                ;
;     -- Top                                  ; 0                   ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Partition Interface                         ;                     ;                                ;
;     -- Input Ports                          ; 14                  ; 0                              ;
;     -- Output Ports                         ; 22                  ; 0                              ;
;     -- Bidir Ports                          ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Registered Ports                            ;                     ;                                ;
;     -- Registered Input Ports               ; 0                   ; 0                              ;
;     -- Registered Output Ports              ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Port Connectivity                           ;                     ;                                ;
;     -- Input Ports driven by GND            ; 0                   ; 0                              ;
;     -- Output Ports driven by GND           ; 0                   ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                   ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                   ; 0                              ;
;     -- Input Ports with no Source           ; 0                   ; 0                              ;
;     -- Output Ports with no Source          ; 0                   ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                   ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                   ; 0                              ;
+---------------------------------------------+---------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                          ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; CLK            ; E1    ; 1        ; 0            ; 16           ; 7            ; 310                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; DataSend[0]    ; A5    ; 8        ; 14           ; 34           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; DataSend[1]    ; E6    ; 8        ; 14           ; 34           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; DataSend[2]    ; E7    ; 8        ; 16           ; 34           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; DataSend[3]    ; A4    ; 8        ; 9            ; 34           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; DataSend[4]    ; B5    ; 8        ; 11           ; 34           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; DataSend[5]    ; C6    ; 8        ; 18           ; 34           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; DataSend[6]    ; A6    ; 8        ; 16           ; 34           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; DataSend[7]    ; F8    ; 8        ; 20           ; 34           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; SpWR_linkstart ; A12   ; 7        ; 43           ; 34           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; SpWR_rxRead    ; B16   ; 6        ; 53           ; 22           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; SpWT_linkstart ; M2    ; 2        ; 0            ; 16           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; SpWT_txFlag    ; B7    ; 8        ; 18           ; 34           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; SpWT_txWrite   ; M1    ; 2        ; 0            ; 16           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name            ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; DataRecv[0]     ; B12   ; 7        ; 43           ; 34           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DataRecv[1]     ; G15   ; 6        ; 53           ; 20           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DataRecv[2]     ; F13   ; 6        ; 53           ; 21           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DataRecv[3]     ; A15   ; 7        ; 38           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DataRecv[4]     ; F14   ; 6        ; 53           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DataRecv[5]     ; E10   ; 7        ; 45           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DataRecv[6]     ; C11   ; 7        ; 38           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DataRecv[7]     ; A11   ; 7        ; 40           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SpWR_connecting ; B10   ; 7        ; 34           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SpWR_do         ; C9    ; 7        ; 31           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SpWR_running    ; A10   ; 7        ; 34           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SpWR_rxFlag     ; B11   ; 7        ; 40           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SpWR_rxValid    ; F15   ; 6        ; 53           ; 22           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SpWR_so         ; D9    ; 7        ; 31           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SpWR_started    ; F9    ; 7        ; 34           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SpWR_txrdy      ; E9    ; 7        ; 29           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SpWT_connecting ; E8    ; 8        ; 20           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SpWT_do         ; A7    ; 8        ; 20           ; 34           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SpWT_running    ; D8    ; 8        ; 23           ; 34           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SpWT_so         ; D6    ; 8        ; 9            ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SpWT_started    ; C8    ; 8        ; 23           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SpWT_txrdy      ; B6    ; 8        ; 16           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                      ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                                 ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L3n, DATA1, ASDO                  ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L4p, FLASH_nCE, nCSO              ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                                     ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                                    ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; J3       ; nCE                                      ; -                        ; -                       ; Dedicated Programming Pin ;
; H14      ; CONF_DONE                                ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; G15      ; DIFFIO_R5p, CRC_ERROR                    ; Use as regular IO        ; DataRecv[1]             ; Dual Purpose Pin          ;
; F16      ; DIFFIO_R4n, nCEO                         ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; F15      ; DIFFIO_R4p, CLKUSR                       ; Use as regular IO        ; SpWR_rxValid            ; Dual Purpose Pin          ;
; B11      ; DIFFIO_T20p, PADD0                       ; Use as regular IO        ; SpWR_rxFlag             ; Dual Purpose Pin          ;
; A15      ; DIFFIO_T19n, PADD1                       ; Use as regular IO        ; DataRecv[3]             ; Dual Purpose Pin          ;
; F9       ; DIFFIO_T17p, PADD4, DQS2T/CQ3T,DPCLK8    ; Use as regular IO        ; SpWR_started            ; Dual Purpose Pin          ;
; A10      ; DIFFIO_T16n, PADD5                       ; Use as regular IO        ; SpWR_running            ; Dual Purpose Pin          ;
; B10      ; DIFFIO_T16p, PADD6                       ; Use as regular IO        ; SpWR_connecting         ; Dual Purpose Pin          ;
; C9       ; DIFFIO_T15n, PADD7                       ; Use as regular IO        ; SpWR_do                 ; Dual Purpose Pin          ;
; D9       ; DIFFIO_T15p, PADD8                       ; Use as regular IO        ; SpWR_so                 ; Dual Purpose Pin          ;
; E9       ; DIFFIO_T13p, PADD12, DQS4T/CQ5T,DPCLK9   ; Use as regular IO        ; SpWR_txrdy              ; Dual Purpose Pin          ;
; C8       ; DIFFIO_T11p, PADD17, DQS5T/CQ5T#,DPCLK10 ; Use as regular IO        ; SpWT_started            ; Dual Purpose Pin          ;
; E8       ; DIFFIO_T10n, DATA2                       ; Use as regular IO        ; SpWT_connecting         ; Dual Purpose Pin          ;
; F8       ; DIFFIO_T10p, DATA3                       ; Use as regular IO        ; DataSend[7]             ; Dual Purpose Pin          ;
; A7       ; DIFFIO_T9n, PADD18                       ; Use as regular IO        ; SpWT_do                 ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T9p, DATA4                        ; Use as regular IO        ; SpWT_txFlag             ; Dual Purpose Pin          ;
; A6       ; DIFFIO_T7n, DATA14, DQS3T/CQ3T#,DPCLK11  ; Use as regular IO        ; DataSend[6]             ; Dual Purpose Pin          ;
; B6       ; DIFFIO_T7p, DATA13                       ; Use as regular IO        ; SpWT_txrdy              ; Dual Purpose Pin          ;
; E7       ; DATA5                                    ; Use as regular IO        ; DataSend[2]             ; Dual Purpose Pin          ;
; E6       ; DIFFIO_T6p, DATA6                        ; Use as regular IO        ; DataSend[1]             ; Dual Purpose Pin          ;
; A5       ; DIFFIO_T5n, DATA7                        ; Use as regular IO        ; DataSend[0]             ; Dual Purpose Pin          ;
; B5       ; DIFFIO_T5p, DATA8                        ; Use as regular IO        ; DataSend[4]             ; Dual Purpose Pin          ;
; D6       ; DIFFIO_T4n, DATA9                        ; Use as regular IO        ; SpWT_so                 ; Dual Purpose Pin          ;
; A4       ; DIFFIO_T3n, DATA10                       ; Use as regular IO        ; DataSend[3]             ; Dual Purpose Pin          ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 5 / 14 ( 36 % )  ; 2.5V          ; --           ;
; 2        ; 2 / 16 ( 13 % )  ; 2.5V          ; --           ;
; 3        ; 0 / 25 ( 0 % )   ; 2.5V          ; --           ;
; 4        ; 0 / 20 ( 0 % )   ; 2.5V          ; --           ;
; 5        ; 0 / 18 ( 0 % )   ; 2.5V          ; --           ;
; 6        ; 6 / 13 ( 46 % )  ; 2.5V          ; --           ;
; 7        ; 13 / 24 ( 54 % ) ; 2.5V          ; --           ;
; 8        ; 15 / 24 ( 63 % ) ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 238        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 239        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 236        ; 8        ; DataSend[3]                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A5       ; 232        ; 8        ; DataSend[0]                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A6       ; 225        ; 8        ; DataSend[6]                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A7       ; 220        ; 8        ; SpWT_do                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A8       ; 211        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A9       ; 209        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 198        ; 7        ; SpWR_running                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A11      ; 188        ; 7        ; DataRecv[7]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A12      ; 186        ; 7        ; SpWR_linkstart                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A13      ; 179        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 181        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 191        ; 7        ; DataRecv[3]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 242        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 237        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 233        ; 8        ; DataSend[4]                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B6       ; 226        ; 8        ; SpWT_txrdy                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B7       ; 221        ; 8        ; SpWT_txFlag                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B8       ; 212        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B9       ; 210        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B10      ; 199        ; 7        ; SpWR_connecting                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B11      ; 189        ; 7        ; SpWR_rxFlag                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B12      ; 187        ; 7        ; DataRecv[0]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B13      ; 180        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 182        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 164        ; 6        ; SpWR_rxRead                                               ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; C1       ; 7          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 245        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 224        ; 8        ; DataSend[5]                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 215        ; 8        ; SpWT_started                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C9       ; 200        ; 7        ; SpWR_do                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 190        ; 7        ; DataRecv[6]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 174        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 173        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 9          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 246        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ; 241        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 234        ; 8        ; SpWT_so                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 216        ; 8        ; SpWT_running                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D9       ; 201        ; 7        ; SpWR_so                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 177        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 178        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 170        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 169        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 26         ; 1        ; CLK                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 231        ; 8        ; DataSend[1]                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E7       ; 227        ; 8        ; DataSend[2]                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E8       ; 218        ; 8        ; SpWT_connecting                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E9       ; 205        ; 7        ; SpWR_txrdy                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E10      ; 184        ; 7        ; DataRecv[5]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E11      ; 183        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 151        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 150        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 11         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 219        ; 8        ; DataSend[7]                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F9       ; 197        ; 7        ; SpWR_started                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 161        ; 6        ; DataRecv[2]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F14      ; 167        ; 6        ; DataRecv[4]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F15      ; 163        ; 6        ; SpWR_rxValid                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F16      ; 162        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 155        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 156        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 160        ; 6        ; DataRecv[1]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G16      ; 159        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 17         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 18         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 21         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 20         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 19         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 154        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 153        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 152        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 24         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 23         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 22         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ; 146        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 144        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 143        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 142        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 141        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 140        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 46         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 75         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 79         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 136        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 134        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 138        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 137        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 28         ; 2        ; SpWT_txWrite                                              ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M2       ; 27         ; 2        ; SpWT_linkstart                                            ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 81         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ; 111        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 149        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 148        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 82         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 112        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 117        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 126        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 133        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 132        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 51         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 50         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 85         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 105        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 106        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 119        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 127        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 128        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 76         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 86         ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R9       ; 88         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R10      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 107        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 120        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 129        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 74         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 77         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 87         ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T9       ; 89         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T10      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 108        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 115        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 116        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                          ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                           ; Library Name ;
+---------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------+--------------+
; |spacewire                                                          ; 607 (1)     ; 304 (0)                   ; 0 (0)         ; 36864       ; 6    ; 0            ; 0       ; 0         ; 36   ; 0            ; 303 (1)      ; 17 (0)            ; 287 (0)          ; |spacewire                                                                                    ; work         ;
;    |spwstream:inst1|                                                ; 327 (98)    ; 159 (47)                  ; 0 (0)         ; 18432       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 168 (51)     ; 10 (0)            ; 149 (47)         ; |spacewire|spwstream:inst1                                                                    ; work         ;
;       |spwlink:link_inst|                                           ; 102 (102)   ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 69 (69)      ; 0 (0)             ; 33 (33)          ; |spacewire|spwstream:inst1|spwlink:link_inst                                                  ; work         ;
;       |spwram:rxmem|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 18432       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |spacewire|spwstream:inst1|spwram:rxmem                                                       ; work         ;
;          |altsyncram:s_mem_rtl_0|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 18432       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |spacewire|spwstream:inst1|spwram:rxmem|altsyncram:s_mem_rtl_0                                ; work         ;
;             |altsyncram_23h1:auto_generated|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 18432       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |spacewire|spwstream:inst1|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated ; work         ;
;       |spwrecv:recv_inst|                                           ; 66 (66)     ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 3 (3)             ; 44 (44)          ; |spacewire|spwstream:inst1|spwrecv:recv_inst                                                  ; work         ;
;       |spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst| ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 2 (2)            ; |spacewire|spwstream:inst1|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst        ; work         ;
;       |spwxmit:\xmit_sel0:xmit_inst|                                ; 56 (56)     ; 27 (27)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (29)      ; 2 (2)             ; 25 (25)          ; |spacewire|spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst                                       ; work         ;
;    |spwstream:inst|                                                 ; 279 (73)    ; 145 (46)                  ; 0 (0)         ; 18432       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 134 (27)     ; 7 (0)             ; 138 (46)         ; |spacewire|spwstream:inst                                                                     ; work         ;
;       |spwlink:link_inst|                                           ; 102 (102)   ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 69 (69)      ; 0 (0)             ; 33 (33)          ; |spacewire|spwstream:inst|spwlink:link_inst                                                   ; work         ;
;       |spwram:txmem|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 18432       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |spacewire|spwstream:inst|spwram:txmem                                                        ; work         ;
;          |altsyncram:s_mem_rtl_0|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 18432       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |spacewire|spwstream:inst|spwram:txmem|altsyncram:s_mem_rtl_0                                 ; work         ;
;             |altsyncram_23h1:auto_generated|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 18432       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |spacewire|spwstream:inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated  ; work         ;
;       |spwrecv:recv_inst|                                           ; 53 (53)     ; 38 (38)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 39 (39)          ; |spacewire|spwstream:inst|spwrecv:recv_inst                                                   ; work         ;
;       |spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst| ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 2 (2)            ; |spacewire|spwstream:inst|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst         ; work         ;
;       |spwxmit:\xmit_sel0:xmit_inst|                                ; 46 (46)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (24)      ; 2 (2)             ; 20 (20)          ; |spacewire|spwstream:inst|spwxmit:\xmit_sel0:xmit_inst                                        ; work         ;
+---------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                             ;
+-----------------+----------+---------------+---------------+-----------------------+-----+------+
; Name            ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-----------------+----------+---------------+---------------+-----------------------+-----+------+
; SpWT_started    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SpWT_connecting ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SpWT_running    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SpWT_txrdy      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SpWR_txrdy      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SpWR_running    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SpWR_connecting ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SpWR_started    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SpWT_do         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SpWT_so         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SpWR_do         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SpWR_so         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SpWR_rxValid    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SpWR_rxFlag     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DataRecv[7]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DataRecv[6]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DataRecv[5]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DataRecv[4]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DataRecv[3]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DataRecv[2]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DataRecv[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DataRecv[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SpWT_linkstart  ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; CLK             ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; SpWT_txWrite    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; SpWR_linkstart  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; SpWR_rxRead     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; SpWT_txFlag     ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; DataSend[0]     ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; DataSend[1]     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DataSend[2]     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DataSend[3]     ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; DataSend[4]     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DataSend[5]     ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; DataSend[6]     ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; DataSend[7]     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+-----------------+----------+---------------+---------------+-----------------------+-----+------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                      ;
+-------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                   ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------------------------+-------------------+---------+
; SpWT_linkstart                                                                                        ;                   ;         ;
; CLK                                                                                                   ;                   ;         ;
; SpWT_txWrite                                                                                          ;                   ;         ;
; SpWR_linkstart                                                                                        ;                   ;         ;
;      - spwstream:inst1|spwlink:link_inst|Selector3~4                                                  ; 0                 ; 6       ;
; SpWR_rxRead                                                                                           ;                   ;         ;
;      - spwstream:inst1|process_0~0                                                                    ; 0                 ; 6       ;
; SpWT_txFlag                                                                                           ;                   ;         ;
;      - spwstream:inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0 ; 1                 ; 6       ;
; DataSend[0]                                                                                           ;                   ;         ;
;      - spwstream:inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0 ; 1                 ; 6       ;
; DataSend[1]                                                                                           ;                   ;         ;
;      - spwstream:inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0 ; 0                 ; 6       ;
; DataSend[2]                                                                                           ;                   ;         ;
;      - spwstream:inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0 ; 0                 ; 6       ;
; DataSend[3]                                                                                           ;                   ;         ;
;      - spwstream:inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3 ; 1                 ; 6       ;
; DataSend[4]                                                                                           ;                   ;         ;
;      - spwstream:inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3 ; 0                 ; 6       ;
; DataSend[5]                                                                                           ;                   ;         ;
;      - spwstream:inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3 ; 1                 ; 6       ;
; DataSend[6]                                                                                           ;                   ;         ;
;      - spwstream:inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3 ; 1                 ; 6       ;
; DataSend[7]                                                                                           ;                   ;         ;
;      - spwstream:inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7 ; 0                 ; 6       ;
+-------------------------------------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------+--------------------+---------+--------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                   ; Location           ; Fan-Out ; Usage                    ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------+--------------------+---------+--------------------------+--------+----------------------+------------------+---------------------------+
; CLK                                                                                    ; PIN_E1             ; 310     ; Clock                    ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; spwstream:inst1|s_rxfifo_wen~0                                                         ; LCCOMB_X32_Y24_N20 ; 4       ; Write enable             ; no     ; --                   ; --               ; --                        ;
; spwstream:inst1|spwlink:link_inst|r.rx_credit[0]~0                                     ; LCCOMB_X31_Y32_N30 ; 3       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; spwstream:inst1|spwlink:link_inst|r.state.S_ErrorReset                                 ; FF_X35_Y28_N3      ; 61      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; spwstream:inst1|spwlink:link_inst|r.tx_credit[0]~0                                     ; LCCOMB_X31_Y32_N0  ; 3       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; spwstream:inst1|spwrecv:recv_inst|r.datareg[4]~1                                       ; LCCOMB_X32_Y25_N20 ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; spwstream:inst1|spwrecv:recv_inst|r.disccnt[0]~10                                      ; LCCOMB_X29_Y25_N22 ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; spwstream:inst1|spwrecv:recv_inst|v.bitcnt[3]~0                                        ; LCCOMB_X29_Y25_N28 ; 28      ; Clock enable, Sync. load ; no     ; --                   ; --               ; --                        ;
; spwstream:inst1|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_inbvalid ; FF_X31_Y25_N27     ; 10      ; Clock enable, Sync. load ; no     ; --                   ; --               ; --                        ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|process_0~2                               ; LCCOMB_X32_Y33_N8  ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[1]~0                             ; LCCOMB_X31_Y33_N8  ; 2       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[3]~4                           ; LCCOMB_X32_Y33_N14 ; 2       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.txclken                                 ; FF_X34_Y25_N9      ; 18      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; spwstream:inst|s_txfifo_wen                                                            ; LCCOMB_X24_Y29_N24 ; 4       ; Write enable             ; no     ; --                   ; --               ; --                        ;
; spwstream:inst|spwlink:link_inst|r.rx_credit[2]~0                                      ; LCCOMB_X29_Y29_N26 ; 3       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; spwstream:inst|spwlink:link_inst|r.state.S_ErrorReset                                  ; FF_X27_Y28_N29     ; 53      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; spwstream:inst|spwlink:link_inst|r.tx_credit[0]~0                                      ; LCCOMB_X28_Y29_N22 ; 3       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; spwstream:inst|spwlink:link_inst|xmiti.txen~0                                          ; LCCOMB_X27_Y29_N0  ; 9       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; spwstream:inst|spwrecv:recv_inst|r.disccnt[3]~10                                       ; LCCOMB_X29_Y28_N4  ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; spwstream:inst|spwrecv:recv_inst|v.bitcnt[3]~0                                         ; LCCOMB_X32_Y28_N20 ; 28      ; Clock enable, Sync. load ; no     ; --                   ; --               ; --                        ;
; spwstream:inst|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_inbvalid  ; FF_X31_Y29_N9      ; 7       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|Equal1~0                                   ; LCCOMB_X27_Y30_N18 ; 26      ; Sync. load               ; no     ; --                   ; --               ; --                        ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|process_0~0                                ; LCCOMB_X27_Y28_N12 ; 9       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[3]~1                            ; LCCOMB_X26_Y30_N2  ; 4       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[7]~3                            ; LCCOMB_X26_Y29_N26 ; 2       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|v~8                                        ; LCCOMB_X27_Y28_N14 ; 4       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
+----------------------------------------------------------------------------------------+--------------------+---------+--------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                            ;
+------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLK  ; PIN_E1   ; 310     ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
+------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                          ;
+------------------------------------------------------------------------------------------------+---------+
; Name                                                                                           ; Fan-Out ;
+------------------------------------------------------------------------------------------------+---------+
; spwstream:inst1|spwlink:link_inst|r.state.S_ErrorReset                                         ; 61      ;
; spwstream:inst|spwlink:link_inst|r.state.S_ErrorReset                                          ; 53      ;
; spwstream:inst1|spwrecv:recv_inst|v.bitcnt[3]~0                                                ; 28      ;
; spwstream:inst|spwrecv:recv_inst|v.bitcnt[3]~0                                                 ; 28      ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|Equal1~0                                           ; 26      ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.txclken                                         ; 18      ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|Equal1~0                                          ; 17      ;
; spwstream:inst1|spwrecv:recv_inst|r.control                                                    ; 16      ;
; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[0]                                                  ; 16      ;
; ~GND                                                                                           ; 15      ;
; spwstream:inst|spwrecv:recv_inst|r.bitcnt[0]                                                   ; 14      ;
; spwstream:inst|spwlink:link_inst|Equal0~3                                                      ; 14      ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|process_0~3                                        ; 13      ;
; spwstream:inst|spwlink:link_inst|Selector0~7                                                   ; 13      ;
; spwstream:inst1|spwlink:link_inst|r.state.S_Run                                                ; 13      ;
; spwstream:inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a8 ; 13      ;
; spwstream:inst1|spwrecv:recv_inst|v~13                                                         ; 12      ;
; spwstream:inst|spwrecv:recv_inst|v~12                                                          ; 12      ;
; spwstream:inst1|spwlink:link_inst|Selector6~1                                                  ; 12      ;
; spwstream:inst1|spwlink:link_inst|Equal0~3                                                     ; 12      ;
; spwstream:inst|spwlink:link_inst|r.state.S_Run                                                 ; 12      ;
; spwstream:inst|spwlink:link_inst|Selector6~0                                                   ; 11      ;
; spwstream:inst1|r.rxeep                                                                        ; 11      ;
; spwstream:inst|spwlink:link_inst|Selector0~3                                                   ; 11      ;
; spwstream:inst1|spwlink:link_inst|r.state.S_Started                                            ; 11      ;
; spwstream:inst1|spwlink:link_inst|r.state.S_Connecting                                         ; 11      ;
; spwstream:inst|spwlink:link_inst|r.state.S_Connecting                                          ; 11      ;
; spwstream:inst1|spwrecv:recv_inst|r.bitshift[7]                                                ; 10      ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|process_0~1                                       ; 10      ;
; spwstream:inst1|spwlink:link_inst|Selector3~0                                                  ; 10      ;
; spwstream:inst|spwlink:link_inst|r.state.S_Started                                             ; 10      ;
; spwstream:inst1|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_inbvalid         ; 10      ;
; spwstream:inst|spwlink:link_inst|xmiti.txen~0                                                  ; 9       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|process_0~3                                       ; 9       ;
; spwstream:inst1|spwrecv:recv_inst|r.bitshift[6]                                                ; 9       ;
; spwstream:inst1|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_inbit            ; 9       ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|process_0~0                                        ; 9       ;
; spwstream:inst1|spwrecv:recv_inst|r.rxchar                                                     ; 9       ;
; spwstream:inst|spwrecv:recv_inst|r.rxchar                                                      ; 9       ;
; spwstream:inst|spwrecv:recv_inst|r.gotfct                                                      ; 9       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|Equal0~1                                          ; 8       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|Equal0~0                                          ; 8       ;
; spwstream:inst1|spwrecv:recv_inst|r.datareg[4]~1                                               ; 8       ;
; spwstream:inst1|spwlink:link_inst|xmiti.txen~0                                                 ; 8       ;
; spwstream:inst1|spwrecv:recv_inst|r.disccnt[0]~10                                              ; 8       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|process_0~2                                       ; 8       ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|process_0~1                                        ; 8       ;
; spwstream:inst|spwrecv:recv_inst|r.disccnt[3]~10                                               ; 8       ;
; spwstream:inst|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_inbit             ; 8       ;
; spwstream:inst1|spwlink:link_inst|r.xmit_fct_in                                                ; 8       ;
; spwstream:inst1|spwrecv:recv_inst|r.gotfct                                                     ; 8       ;
; spwstream:inst|spwrecv:recv_inst|r.control                                                     ; 7       ;
; spwstream:inst1|spwlink:link_inst|process_0~3                                                  ; 7       ;
; spwstream:inst|Add1~20                                                                         ; 7       ;
; spwstream:inst1|Add2~20                                                                        ; 7       ;
; spwstream:inst1|spwlink:link_inst|r.rx_credit[3]                                               ; 7       ;
; spwstream:inst|spwlink:link_inst|r.rx_credit[3]                                                ; 7       ;
; spwstream:inst|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_inbvalid          ; 7       ;
; spwstream:inst|spwlink:link_inst|r.xmit_fct_in                                                 ; 7       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|xmito.txack~0                                     ; 6       ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|xmito.txack~0                                      ; 6       ;
; spwstream:inst|Equal1~0                                                                        ; 6       ;
; spwstream:inst1|Equal1~0                                                                       ; 6       ;
; spwstream:inst|spwrecv:recv_inst|r.bitshift[7]                                                 ; 6       ;
; spwstream:inst|spwrecv:recv_inst|r.bitshift[6]                                                 ; 6       ;
; spwstream:inst|spwrecv:recv_inst|v~0                                                           ; 6       ;
; spwstream:inst1|spwlink:link_inst|Selector3~5                                                  ; 6       ;
; spwstream:inst|spwlink:link_inst|Selector0~8                                                   ; 6       ;
; spwstream:inst1|spwrecv:recv_inst|r.escaped                                                    ; 6       ;
; spwstream:inst|spwrecv:recv_inst|r.escaped                                                     ; 6       ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|v~0                                                ; 5       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|xmito.fctack~0                                    ; 5       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.allow_fct                                       ; 5       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[0]                                       ; 5       ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|xmito.fctack~0                                     ; 5       ;
; spwstream:inst1|r.rxfifo_waddr[10]                                                             ; 5       ;
; spwstream:inst1|r.rxfifo_waddr[8]                                                              ; 5       ;
; spwstream:inst1|r.rxfifo_waddr[9]                                                              ; 5       ;
; spwstream:inst1|r.rxfifo_waddr[7]                                                              ; 5       ;
; spwstream:inst1|r.rxfifo_waddr[6]                                                              ; 5       ;
; spwstream:inst1|r.rxfifo_waddr[5]                                                              ; 5       ;
; spwstream:inst1|r.rxfifo_waddr[4]                                                              ; 5       ;
; spwstream:inst1|r.rxfifo_waddr[3]                                                              ; 5       ;
; spwstream:inst1|r.rxfifo_waddr[2]                                                              ; 5       ;
; spwstream:inst1|r.rxfifo_waddr[1]                                                              ; 5       ;
; spwstream:inst1|r.rxfifo_waddr[0]                                                              ; 5       ;
; spwstream:inst1|spwlink:link_inst|Selector0~0                                                  ; 5       ;
; spwstream:inst|r.txfifo_waddr[10]                                                              ; 5       ;
; spwstream:inst|r.txfifo_waddr[0]                                                               ; 5       ;
; spwstream:inst|r.txfifo_waddr[1]                                                               ; 5       ;
; spwstream:inst|r.txfifo_waddr[2]                                                               ; 5       ;
; spwstream:inst|r.txfifo_waddr[3]                                                               ; 5       ;
; spwstream:inst|r.txfifo_waddr[4]                                                               ; 5       ;
; spwstream:inst|r.txfifo_waddr[5]                                                               ; 5       ;
; spwstream:inst|r.txfifo_waddr[6]                                                               ; 5       ;
; spwstream:inst|r.txfifo_waddr[7]                                                               ; 5       ;
; spwstream:inst|r.txfifo_waddr[8]                                                               ; 5       ;
; spwstream:inst|r.txfifo_waddr[9]                                                               ; 5       ;
; spwstream:inst|spwlink:link_inst|process_0~3                                                   ; 5       ;
; spwstream:inst|spwlink:link_inst|process_0~2                                                   ; 5       ;
; spwstream:inst1|spwlink:link_inst|r.rx_credit[4]                                               ; 5       ;
; spwstream:inst1|spwlink:link_inst|r.tx_credit[3]                                               ; 5       ;
; spwstream:inst1|spwlink:link_inst|r.tx_credit[4]                                               ; 5       ;
; spwstream:inst|Add4~20                                                                         ; 5       ;
; spwstream:inst|Add4~18                                                                         ; 5       ;
; spwstream:inst|Add4~16                                                                         ; 5       ;
; spwstream:inst|Add4~14                                                                         ; 5       ;
; spwstream:inst|Add4~12                                                                         ; 5       ;
; spwstream:inst|Add4~10                                                                         ; 5       ;
; spwstream:inst|Add4~8                                                                          ; 5       ;
; spwstream:inst|Add4~6                                                                          ; 5       ;
; spwstream:inst|Add4~4                                                                          ; 5       ;
; spwstream:inst|Add4~2                                                                          ; 5       ;
; spwstream:inst|Add4~0                                                                          ; 5       ;
; spwstream:inst|spwlink:link_inst|r.tx_credit[3]                                                ; 5       ;
; spwstream:inst|spwlink:link_inst|r.tx_credit[4]                                                ; 5       ;
; spwstream:inst|spwlink:link_inst|r.rx_credit[4]                                                ; 5       ;
; spwstream:inst1|Add0~20                                                                        ; 5       ;
; spwstream:inst1|Add0~18                                                                        ; 5       ;
; spwstream:inst1|Add0~16                                                                        ; 5       ;
; spwstream:inst1|Add0~14                                                                        ; 5       ;
; spwstream:inst1|Add0~12                                                                        ; 5       ;
; spwstream:inst1|Add0~10                                                                        ; 5       ;
; spwstream:inst1|Add0~8                                                                         ; 5       ;
; spwstream:inst1|Add0~6                                                                         ; 5       ;
; spwstream:inst1|Add0~4                                                                         ; 5       ;
; spwstream:inst1|Add0~2                                                                         ; 5       ;
; spwstream:inst1|Add0~0                                                                         ; 5       ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[3]~1                                    ; 4       ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|v~8                                                ; 4       ;
; spwstream:inst1|spwlink:link_inst|r.rx_credit[0]                                               ; 4       ;
; spwstream:inst1|spwlink:link_inst|r.rx_credit[1]                                               ; 4       ;
; spwstream:inst1|spwlink:link_inst|r.rx_credit[2]                                               ; 4       ;
; spwstream:inst1|spwrecv:recv_inst|v~6                                                          ; 4       ;
; spwstream:inst1|spwrecv:recv_inst|r.parity                                                     ; 4       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[1]                                       ; 4       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[2]                                       ; 4       ;
; spwstream:inst|spwlink:link_inst|r.rx_credit[0]                                                ; 4       ;
; spwstream:inst|spwlink:link_inst|r.rx_credit[1]                                                ; 4       ;
; spwstream:inst|spwlink:link_inst|r.rx_credit[2]                                                ; 4       ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[0]                                        ; 4       ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.allow_fct                                        ; 4       ;
; spwstream:inst1|s_rxfifo_wen~0                                                                 ; 4       ;
; spwstream:inst1|spwlink:link_inst|Selector0~1                                                  ; 4       ;
; spwstream:inst1|spwlink:link_inst|Selector3~1                                                  ; 4       ;
; spwstream:inst1|spwlink:link_inst|process_0~2                                                  ; 4       ;
; spwstream:inst|s_txfifo_wen                                                                    ; 4       ;
; spwstream:inst1|spwlink:link_inst|r.tx_credit[5]                                               ; 4       ;
; spwstream:inst|spwlink:link_inst|r.tx_credit[5]                                                ; 4       ;
; spwstream:inst1|spwrecv:recv_inst|r.null_seen                                                  ; 4       ;
; spwstream:inst|spwrecv:recv_inst|r.null_seen                                                   ; 4       ;
; spwstream:inst1|spwlink:link_inst|r.rx_credit[0]~0                                             ; 3       ;
; spwstream:inst1|spwlink:link_inst|r.tx_credit[0]~0                                             ; 3       ;
; spwstream:inst|spwlink:link_inst|r.tx_credit[0]~0                                              ; 3       ;
; spwstream:inst|spwlink:link_inst|r.rx_credit[2]~0                                              ; 3       ;
; spwstream:inst1|spwlink:link_inst|v~23                                                         ; 3       ;
; spwstream:inst1|spwlink:link_inst|v~22                                                         ; 3       ;
; spwstream:inst1|spwlink:link_inst|v~21                                                         ; 3       ;
; spwstream:inst1|spwrecv:recv_inst|r.bitshift[8]                                                ; 3       ;
; spwstream:inst1|spwrecv:recv_inst|r.bitshift[4]                                                ; 3       ;
; spwstream:inst1|spwrecv:recv_inst|r.bitshift[5]                                                ; 3       ;
; spwstream:inst1|spwrecv:recv_inst|r.bitshift[3]                                                ; 3       ;
; spwstream:inst1|spwrecv:recv_inst|r.bitshift[2]                                                ; 3       ;
; spwstream:inst1|spwrecv:recv_inst|r.bitshift[1]                                                ; 3       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[3]                                       ; 3       ;
; spwstream:inst1|r.txdiscard                                                                    ; 3       ;
; spwstream:inst|r.txdiscard                                                                     ; 3       ;
; spwstream:inst|r.txfifo_rvalid                                                                 ; 3       ;
; spwstream:inst|spwrecv:recv_inst|r.bitshift[8]                                                 ; 3       ;
; spwstream:inst|spwlink:link_inst|v~27                                                          ; 3       ;
; spwstream:inst|spwlink:link_inst|v~26                                                          ; 3       ;
; spwstream:inst|spwlink:link_inst|v~25                                                          ; 3       ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[1]                                        ; 3       ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[2]                                        ; 3       ;
; spwstream:inst|spwrecv:recv_inst|r.parity                                                      ; 3       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.out_strobe                                      ; 3       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.out_data                                        ; 3       ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.out_strobe                                       ; 3       ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.out_data                                         ; 3       ;
; spwstream:inst1|spwlink:link_inst|r.state.S_ErrorWait                                          ; 3       ;
; spwstream:inst1|spwlink:link_inst|Selector3~3                                                  ; 3       ;
; spwstream:inst1|spwlink:link_inst|process_0~1                                                  ; 3       ;
; spwstream:inst1|spwlink:link_inst|Equal0~2                                                     ; 3       ;
; spwstream:inst1|spwlink:link_inst|Equal0~1                                                     ; 3       ;
; spwstream:inst1|spwlink:link_inst|Equal0~0                                                     ; 3       ;
; spwstream:inst1|spwlink:link_inst|r.timerdone                                                  ; 3       ;
; spwstream:inst1|r.txfifo_raddr[0]                                                              ; 3       ;
; spwstream:inst|spwlink:link_inst|r.state.S_ErrorWait                                           ; 3       ;
; spwstream:inst|spwlink:link_inst|process_0~4                                                   ; 3       ;
; spwstream:inst|spwlink:link_inst|Selector0~5                                                   ; 3       ;
; spwstream:inst|spwlink:link_inst|Selector0~4                                                   ; 3       ;
; spwstream:inst|spwlink:link_inst|r.timerdone                                                   ; 3       ;
; spwstream:inst|spwlink:link_inst|r.state.S_Ready                                               ; 3       ;
; spwstream:inst|spwlink:link_inst|process_0~1                                                   ; 3       ;
; spwstream:inst|Add1~8                                                                          ; 3       ;
; spwstream:inst|Add1~6                                                                          ; 3       ;
; spwstream:inst|Add1~4                                                                          ; 3       ;
; spwstream:inst|Add1~2                                                                          ; 3       ;
; spwstream:inst|Add1~0                                                                          ; 3       ;
; spwstream:inst1|spwlink:link_inst|r.rx_credit[5]                                               ; 3       ;
; spwstream:inst|spwlink:link_inst|r.rx_credit[5]                                                ; 3       ;
; spwstream:inst1|spwrecv:recv_inst|r.rxflag                                                     ; 3       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[3]~4                                   ; 2       ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[7]~3                                    ; 2       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[4]~2                                   ; 2       ;
; spwstream:inst|r.rxpacket                                                                      ; 2       ;
; spwstream:inst1|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_spwsi2           ; 2       ;
; spwstream:inst1|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_spwdi2           ; 2       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[1]~0                                     ; 2       ;
; spwstream:inst1|spwlink:link_inst|Add0~1                                                       ; 2       ;
; spwstream:inst1|spwlink:link_inst|Add0~0                                                       ; 2       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.sent_fct                                        ; 2       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|v~10                                              ; 2       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.sent_null                                       ; 2       ;
; spwstream:inst1|r.txpacket                                                                     ; 2       ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.sent_fct                                         ; 2       ;
; spwstream:inst|r.txpacket                                                                      ; 2       ;
; spwstream:inst|spwlink:link_inst|Add0~1                                                        ; 2       ;
; spwstream:inst|spwlink:link_inst|Add0~0                                                        ; 2       ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|Equal1~1                                           ; 2       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.txclkcnt[7]                                     ; 2       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.txclkcnt[6]                                     ; 2       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.txclkcnt[5]                                     ; 2       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.txclkcnt[4]                                     ; 2       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.txclkcnt[3]                                     ; 2       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.txclkcnt[2]                                     ; 2       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.txclkcnt[1]                                     ; 2       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.txclkcnt[0]                                     ; 2       ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|v~5                                                ; 2       ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.sent_null                                        ; 2       ;
; spwstream:inst|Equal1~1                                                                        ; 2       ;
; spwstream:inst|r.rxeep                                                                         ; 2       ;
; spwstream:inst|r.rxfull                                                                        ; 2       ;
; spwstream:inst|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_spwsi2            ; 2       ;
; spwstream:inst|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_spwdi2            ; 2       ;
; spwstream:inst1|r.rxpacket                                                                     ; 2       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|v~7                                               ; 2       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[0]                                     ; 2       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.parity                                          ; 2       ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|v~2                                                ; 2       ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[0]                                      ; 2       ;
; spwstream:inst1|spwrecv:recv_inst|Equal0~2                                                     ; 2       ;
; spwstream:inst1|spwrecv:recv_inst|Equal0~1                                                     ; 2       ;
; spwstream:inst1|spwrecv:recv_inst|r.bitshift[0]                                                ; 2       ;
; spwstream:inst1|spwrecv:recv_inst|v~7                                                          ; 2       ;
; spwstream:inst1|spwrecv:recv_inst|process_0~0                                                  ; 2       ;
; spwstream:inst1|spwrecv:recv_inst|v~4                                                          ; 2       ;
; spwstream:inst1|spwlink:link_inst|Equal2~0                                                     ; 2       ;
; spwstream:inst1|spwlink:link_inst|r.tx_credit[0]                                               ; 2       ;
; spwstream:inst1|spwlink:link_inst|r.tx_credit[1]                                               ; 2       ;
; spwstream:inst1|spwlink:link_inst|r.tx_credit[2]                                               ; 2       ;
; spwstream:inst1|r.txfifo_rvalid                                                                ; 2       ;
; spwstream:inst|spwrecv:recv_inst|Equal0~2                                                      ; 2       ;
; spwstream:inst|spwrecv:recv_inst|r.bitshift[4]                                                 ; 2       ;
; spwstream:inst|spwrecv:recv_inst|r.bitshift[5]                                                 ; 2       ;
; spwstream:inst|spwrecv:recv_inst|r.bitshift[3]                                                 ; 2       ;
; spwstream:inst|spwrecv:recv_inst|r.bitshift[2]                                                 ; 2       ;
; spwstream:inst|spwrecv:recv_inst|Equal0~1                                                      ; 2       ;
; spwstream:inst|spwrecv:recv_inst|r.bitshift[1]                                                 ; 2       ;
; spwstream:inst|spwlink:link_inst|Selector6~1                                                   ; 2       ;
; spwstream:inst|spwlink:link_inst|Equal2~0                                                      ; 2       ;
; spwstream:inst|spwlink:link_inst|r.tx_credit[0]                                                ; 2       ;
; spwstream:inst|spwlink:link_inst|r.tx_credit[1]                                                ; 2       ;
; spwstream:inst|spwlink:link_inst|r.tx_credit[2]                                                ; 2       ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[3]                                        ; 2       ;
; spwstream:inst|spwrecv:recv_inst|v~4                                                           ; 2       ;
; spwstream:inst|spwrecv:recv_inst|Equal0~0                                                      ; 2       ;
; spwstream:inst1|r.rxfull                                                                       ; 2       ;
; spwstream:inst1|r.rxfifo_raddr[10]                                                             ; 2       ;
; spwstream:inst1|r.rxfifo_raddr[9]                                                              ; 2       ;
; spwstream:inst1|r.rxfifo_raddr[8]                                                              ; 2       ;
; spwstream:inst1|r.rxfifo_raddr[6]                                                              ; 2       ;
; spwstream:inst1|r.rxfifo_raddr[7]                                                              ; 2       ;
; spwstream:inst1|r.rxfifo_raddr[4]                                                              ; 2       ;
; spwstream:inst1|r.rxfifo_raddr[5]                                                              ; 2       ;
; spwstream:inst1|r.rxfifo_raddr[2]                                                              ; 2       ;
; spwstream:inst1|r.rxfifo_raddr[3]                                                              ; 2       ;
; spwstream:inst1|r.rxfifo_raddr[0]                                                              ; 2       ;
; spwstream:inst1|r.rxfifo_raddr[1]                                                              ; 2       ;
; spwstream:inst1|spwlink:link_inst|Selector3~4                                                  ; 2       ;
; spwstream:inst1|spwlink:link_inst|r.state.S_Ready                                              ; 2       ;
; spwstream:inst1|spwlink:link_inst|Selector3~2                                                  ; 2       ;
; spwstream:inst1|spwrecv:recv_inst|Equal1~1                                                     ; 2       ;
; spwstream:inst1|spwrecv:recv_inst|Equal1~0                                                     ; 2       ;
; spwstream:inst1|spwlink:link_inst|r.timercnt[0]                                                ; 2       ;
; spwstream:inst1|spwlink:link_inst|r.timercnt[1]                                                ; 2       ;
; spwstream:inst1|spwlink:link_inst|r.timercnt[2]                                                ; 2       ;
; spwstream:inst1|spwlink:link_inst|r.timercnt[3]                                                ; 2       ;
; spwstream:inst1|spwlink:link_inst|r.timercnt[4]                                                ; 2       ;
; spwstream:inst1|spwlink:link_inst|r.timercnt[5]                                                ; 2       ;
; spwstream:inst1|spwlink:link_inst|r.timercnt[6]                                                ; 2       ;
; spwstream:inst1|spwlink:link_inst|r.timercnt[7]                                                ; 2       ;
; spwstream:inst1|spwlink:link_inst|r.timercnt[8]                                                ; 2       ;
; spwstream:inst1|spwlink:link_inst|r.timercnt[9]                                                ; 2       ;
; spwstream:inst1|spwlink:link_inst|r.timercnt[10]                                               ; 2       ;
; spwstream:inst1|r.txfifo_raddr[10]                                                             ; 2       ;
; spwstream:inst1|r.txfifo_raddr[9]                                                              ; 2       ;
; spwstream:inst1|r.txfifo_raddr[8]                                                              ; 2       ;
; spwstream:inst1|r.txfifo_raddr[7]                                                              ; 2       ;
; spwstream:inst1|r.txfifo_raddr[6]                                                              ; 2       ;
; spwstream:inst1|r.txfifo_raddr[5]                                                              ; 2       ;
; spwstream:inst1|r.txfifo_raddr[4]                                                              ; 2       ;
; spwstream:inst1|r.txfifo_raddr[3]                                                              ; 2       ;
; spwstream:inst1|r.txfifo_raddr[2]                                                              ; 2       ;
; spwstream:inst1|r.txfifo_raddr[1]                                                              ; 2       ;
; spwstream:inst|r.txfifo_raddr[10]                                                              ; 2       ;
; spwstream:inst|r.txfifo_raddr[0]                                                               ; 2       ;
; spwstream:inst|r.txfifo_raddr[1]                                                               ; 2       ;
; spwstream:inst|r.txfifo_raddr[2]                                                               ; 2       ;
; spwstream:inst|r.txfifo_raddr[3]                                                               ; 2       ;
; spwstream:inst|r.txfifo_raddr[4]                                                               ; 2       ;
; spwstream:inst|r.txfifo_raddr[5]                                                               ; 2       ;
; spwstream:inst|r.txfifo_raddr[6]                                                               ; 2       ;
; spwstream:inst|r.txfifo_raddr[7]                                                               ; 2       ;
; spwstream:inst|r.txfifo_raddr[8]                                                               ; 2       ;
; spwstream:inst|r.txfifo_raddr[9]                                                               ; 2       ;
; spwstream:inst|spwlink:link_inst|Selector0~6                                                   ; 2       ;
; spwstream:inst|spwlink:link_inst|Equal0~2                                                      ; 2       ;
; spwstream:inst|spwlink:link_inst|r.timercnt[0]                                                 ; 2       ;
; spwstream:inst|spwlink:link_inst|r.timercnt[1]                                                 ; 2       ;
; spwstream:inst|spwlink:link_inst|r.timercnt[2]                                                 ; 2       ;
; spwstream:inst|spwlink:link_inst|Equal0~1                                                      ; 2       ;
; spwstream:inst|spwlink:link_inst|r.timercnt[3]                                                 ; 2       ;
; spwstream:inst|spwlink:link_inst|r.timercnt[4]                                                 ; 2       ;
; spwstream:inst|spwlink:link_inst|r.timercnt[5]                                                 ; 2       ;
; spwstream:inst|spwlink:link_inst|r.timercnt[6]                                                 ; 2       ;
; spwstream:inst|spwlink:link_inst|Equal0~0                                                      ; 2       ;
; spwstream:inst|spwlink:link_inst|r.timercnt[7]                                                 ; 2       ;
; spwstream:inst|spwlink:link_inst|r.timercnt[8]                                                 ; 2       ;
; spwstream:inst|spwlink:link_inst|r.timercnt[9]                                                 ; 2       ;
; spwstream:inst|spwlink:link_inst|r.timercnt[10]                                                ; 2       ;
; spwstream:inst|spwlink:link_inst|Selector0~2                                                   ; 2       ;
; spwstream:inst|spwrecv:recv_inst|Equal1~1                                                      ; 2       ;
; spwstream:inst|spwrecv:recv_inst|Equal1~0                                                      ; 2       ;
; spwstream:inst1|r.rxfifo_rvalid                                                                ; 2       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|spw_so                                            ; 2       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|spw_do                                            ; 2       ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|spw_so                                             ; 2       ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|spw_do                                             ; 2       ;
; spwstream:inst|r.txfull                                                                        ; 2       ;
; spwstream:inst|spwrecv:recv_inst|r.rxflag                                                      ; 2       ;
; spwstream:inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0 ; 2       ;
; spwstream:inst|Add1~18                                                                         ; 2       ;
; spwstream:inst|Add1~16                                                                         ; 2       ;
; spwstream:inst|Add1~14                                                                         ; 2       ;
; spwstream:inst|Add1~12                                                                         ; 2       ;
; spwstream:inst|Add1~10                                                                         ; 2       ;
; spwstream:inst1|Add2~18                                                                        ; 2       ;
; spwstream:inst1|Add2~16                                                                        ; 2       ;
; spwstream:inst1|Add2~14                                                                        ; 2       ;
; spwstream:inst1|Add2~12                                                                        ; 2       ;
; spwstream:inst1|Add2~10                                                                        ; 2       ;
; spwstream:inst1|Add2~8                                                                         ; 2       ;
; spwstream:inst1|Add2~6                                                                         ; 2       ;
; spwstream:inst1|Add2~4                                                                         ; 2       ;
; spwstream:inst1|Add2~2                                                                         ; 2       ;
; spwstream:inst1|Add2~0                                                                         ; 2       ;
; spwstream:inst1|Add1~20                                                                        ; 2       ;
; spwstream:inst1|Add1~18                                                                        ; 2       ;
; spwstream:inst1|Add1~16                                                                        ; 2       ;
; spwstream:inst1|Add1~14                                                                        ; 2       ;
; spwstream:inst1|Add1~12                                                                        ; 2       ;
; spwstream:inst1|Add1~10                                                                        ; 2       ;
; spwstream:inst1|Add1~8                                                                         ; 2       ;
; spwstream:inst1|Add1~6                                                                         ; 2       ;
; spwstream:inst1|Add1~4                                                                         ; 2       ;
; spwstream:inst1|Add1~2                                                                         ; 2       ;
; spwstream:inst1|Add1~0                                                                         ; 2       ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.parity                                           ; 2       ;
; spwstream:inst1|Add4~20                                                                        ; 2       ;
; spwstream:inst1|Add4~18                                                                        ; 2       ;
; spwstream:inst1|Add4~16                                                                        ; 2       ;
; spwstream:inst1|Add4~14                                                                        ; 2       ;
; spwstream:inst1|Add4~12                                                                        ; 2       ;
; spwstream:inst1|Add4~10                                                                        ; 2       ;
; spwstream:inst1|Add4~8                                                                         ; 2       ;
; spwstream:inst1|Add4~6                                                                         ; 2       ;
; spwstream:inst1|Add4~4                                                                         ; 2       ;
; spwstream:inst1|Add4~2                                                                         ; 2       ;
; spwstream:inst1|Add4~0                                                                         ; 2       ;
; spwstream:inst1|spwlink:link_inst|r.errcred                                                    ; 2       ;
; spwstream:inst1|spwrecv:recv_inst|r.tick_out                                                   ; 2       ;
; spwstream:inst1|spwrecv:recv_inst|r.disccnt[7]                                                 ; 2       ;
; spwstream:inst1|spwrecv:recv_inst|r.disccnt[6]                                                 ; 2       ;
; spwstream:inst1|spwrecv:recv_inst|r.disccnt[5]                                                 ; 2       ;
; spwstream:inst1|spwrecv:recv_inst|r.disccnt[4]                                                 ; 2       ;
; spwstream:inst1|spwrecv:recv_inst|r.disccnt[3]                                                 ; 2       ;
; spwstream:inst1|spwrecv:recv_inst|r.disccnt[2]                                                 ; 2       ;
; spwstream:inst1|spwrecv:recv_inst|r.disccnt[1]                                                 ; 2       ;
; spwstream:inst1|spwrecv:recv_inst|r.disccnt[0]                                                 ; 2       ;
; spwstream:inst1|spwrecv:recv_inst|r.erresc                                                     ; 2       ;
; spwstream:inst1|spwrecv:recv_inst|r.errpar                                                     ; 2       ;
; spwstream:inst|Add5~20                                                                         ; 2       ;
; spwstream:inst|Add5~18                                                                         ; 2       ;
; spwstream:inst|Add5~16                                                                         ; 2       ;
; spwstream:inst|Add5~14                                                                         ; 2       ;
; spwstream:inst|Add5~12                                                                         ; 2       ;
; spwstream:inst|Add5~10                                                                         ; 2       ;
; spwstream:inst|Add5~8                                                                          ; 2       ;
; spwstream:inst|Add5~6                                                                          ; 2       ;
; spwstream:inst|Add5~4                                                                          ; 2       ;
; spwstream:inst|Add5~2                                                                          ; 2       ;
; spwstream:inst|Add5~0                                                                          ; 2       ;
; spwstream:inst|spwlink:link_inst|r.errcred                                                     ; 2       ;
; spwstream:inst|spwrecv:recv_inst|r.tick_out                                                    ; 2       ;
; spwstream:inst|spwrecv:recv_inst|r.disccnt[7]                                                  ; 2       ;
; spwstream:inst|spwrecv:recv_inst|r.disccnt[6]                                                  ; 2       ;
; spwstream:inst|spwrecv:recv_inst|r.disccnt[5]                                                  ; 2       ;
; spwstream:inst|spwrecv:recv_inst|r.disccnt[4]                                                  ; 2       ;
; spwstream:inst|spwrecv:recv_inst|r.disccnt[3]                                                  ; 2       ;
; spwstream:inst|spwrecv:recv_inst|r.disccnt[2]                                                  ; 2       ;
; spwstream:inst|spwrecv:recv_inst|r.disccnt[1]                                                  ; 2       ;
; spwstream:inst|spwrecv:recv_inst|r.disccnt[0]                                                  ; 2       ;
; spwstream:inst|spwrecv:recv_inst|r.erresc                                                      ; 2       ;
; spwstream:inst|spwrecv:recv_inst|r.errpar                                                      ; 2       ;
; DataSend[7]~input                                                                              ; 1       ;
; DataSend[6]~input                                                                              ; 1       ;
; DataSend[5]~input                                                                              ; 1       ;
; DataSend[4]~input                                                                              ; 1       ;
; DataSend[3]~input                                                                              ; 1       ;
; DataSend[2]~input                                                                              ; 1       ;
; DataSend[1]~input                                                                              ; 1       ;
; DataSend[0]~input                                                                              ; 1       ;
; SpWT_txFlag~input                                                                              ; 1       ;
; SpWR_rxRead~input                                                                              ; 1       ;
; SpWR_linkstart~input                                                                           ; 1       ;
; SpWT_txWrite~input                                                                             ; 1       ;
; SpWT_linkstart~input                                                                           ; 1       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|v~36                                              ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|v~20                                                         ; 1       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|v~35                                              ; 1       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|v~34                                              ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|v~19                                                         ; 1       ;
; spwstream:inst|spwlink:link_inst|Selector0~13                                                  ; 1       ;
; spwstream:inst|spwlink:link_inst|v~55                                                          ; 1       ;
; spwstream:inst|spwlink:link_inst|v~54                                                          ; 1       ;
; spwstream:inst|spwlink:link_inst|v~53                                                          ; 1       ;
; spwstream:inst|spwlink:link_inst|v~52                                                          ; 1       ;
; spwstream:inst|spwlink:link_inst|v~51                                                          ; 1       ;
; spwstream:inst|spwlink:link_inst|v~50                                                          ; 1       ;
; spwstream:inst|spwlink:link_inst|v~49                                                          ; 1       ;
; spwstream:inst|spwlink:link_inst|v~48                                                          ; 1       ;
; spwstream:inst|spwlink:link_inst|v~47                                                          ; 1       ;
; spwstream:inst|spwlink:link_inst|v~46                                                          ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|v~18                                                         ; 1       ;
; spwstream:inst|spwrecv:recv_inst|v~18                                                          ; 1       ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[8]~4                                    ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|v.bitcnt[8]~8                                                ; 1       ;
; spwstream:inst|spwrecv:recv_inst|v.bitcnt[8]~8                                                 ; 1       ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[7]~2                                    ; 1       ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[8]                                      ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|v.bitcnt[7]~7                                                ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[8]                                                  ; 1       ;
; spwstream:inst|spwrecv:recv_inst|v.bitcnt[7]~7                                                 ; 1       ;
; spwstream:inst|spwrecv:recv_inst|r.bitcnt[8]                                                   ; 1       ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|v~27                                               ; 1       ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[7]                                      ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|v.bitcnt[6]~6                                                ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[7]                                                  ; 1       ;
; spwstream:inst|spwrecv:recv_inst|v.bitcnt[6]~6                                                 ; 1       ;
; spwstream:inst|spwrecv:recv_inst|r.bitcnt[7]                                                   ; 1       ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|v~26                                               ; 1       ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[6]                                      ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|v.bitcnt[5]~5                                                ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[6]                                                  ; 1       ;
; spwstream:inst|spwrecv:recv_inst|v.bitcnt[5]~5                                                 ; 1       ;
; spwstream:inst|spwrecv:recv_inst|r.bitcnt[6]                                                   ; 1       ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|v~25                                               ; 1       ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[5]                                      ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|v.bitcnt[4]~4                                                ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[5]                                                  ; 1       ;
; spwstream:inst|spwrecv:recv_inst|v.bitcnt[4]~4                                                 ; 1       ;
; spwstream:inst|spwrecv:recv_inst|r.bitcnt[5]                                                   ; 1       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[3]~3                                   ; 1       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[4]                                     ; 1       ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[3]~0                                    ; 1       ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|v~24                                               ; 1       ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[4]                                      ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|v~17                                                         ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[4]                                                  ; 1       ;
; spwstream:inst|spwrecv:recv_inst|v~17                                                          ; 1       ;
; spwstream:inst|spwrecv:recv_inst|v~16                                                          ; 1       ;
; spwstream:inst|spwrecv:recv_inst|v~15                                                          ; 1       ;
; spwstream:inst|spwrecv:recv_inst|r.bitcnt[4]                                                   ; 1       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|v~33                                              ; 1       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[3]                                     ; 1       ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|v~23                                               ; 1       ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|v~22                                               ; 1       ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[3]                                      ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|v.bitcnt[2]~3                                                ; 1       ;
; spwstream:inst|v~5                                                                             ; 1       ;
; spwstream:inst|spwrecv:recv_inst|v.bitcnt[2]~3                                                 ; 1       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|v~32                                              ; 1       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[2]                                     ; 1       ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|v~21                                               ; 1       ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[2]                                      ; 1       ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|v~20                                               ; 1       ;
; spwstream:inst1|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_spwsi1           ; 1       ;
; spwstream:inst1|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_spwdi1           ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|v.bitcnt[1]~2                                                ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[2]                                                  ; 1       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|v~31                                              ; 1       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|v~30                                              ; 1       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|v~29                                              ; 1       ;
; spwstream:inst1|v~2                                                                            ; 1       ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|v~19                                               ; 1       ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|v~18                                               ; 1       ;
; spwstream:inst|v~4                                                                             ; 1       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|v~28                                              ; 1       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|v~27                                              ; 1       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|v~26                                              ; 1       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|v~25                                              ; 1       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|v~24                                              ; 1       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|v~23                                              ; 1       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|v~22                                              ; 1       ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|v~17                                               ; 1       ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|v~16                                               ; 1       ;
; spwstream:inst|v~3                                                                             ; 1       ;
; spwstream:inst|Equal1~3                                                                        ; 1       ;
; spwstream:inst|Equal1~2                                                                        ; 1       ;
; spwstream:inst|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_spwsi1            ; 1       ;
; spwstream:inst|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_spwdi1            ; 1       ;
; spwstream:inst|spwrecv:recv_inst|v.bitcnt[1]~2                                                 ; 1       ;
; spwstream:inst|spwrecv:recv_inst|r.bitcnt[2]                                                   ; 1       ;
; spwstream:inst1|v~1                                                                            ; 1       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|v~21                                              ; 1       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[1]                                     ; 1       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|v~20                                              ; 1       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|parity~0                                          ; 1       ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|v~15                                               ; 1       ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[1]                                      ; 1       ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|parity~0                                           ; 1       ;
; spwstream:inst1|Equal1~4                                                                       ; 1       ;
; spwstream:inst1|v.rxroom[1]~5                                                                  ; 1       ;
; spwstream:inst1|v.rxroom[2]~4                                                                  ; 1       ;
; spwstream:inst1|v.rxroom[2]~3                                                                  ; 1       ;
; spwstream:inst1|v.rxroom[3]~2                                                                  ; 1       ;
; spwstream:inst1|v.rxroom[4]~1                                                                  ; 1       ;
; spwstream:inst1|v.rxroom[5]~0                                                                  ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|v.bitshift[8]~7                                              ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|v.bitshift[4]~6                                              ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|v.bitshift[5]~5                                              ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|v.bitshift[3]~4                                              ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|v.bitshift[2]~3                                              ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|v.bitshift[0]~2                                              ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|v.bitshift[1]~1                                              ; 1       ;
; spwstream:inst1|spwlink:link_inst|v~35                                                         ; 1       ;
; spwstream:inst1|spwlink:link_inst|v~34                                                         ; 1       ;
; spwstream:inst1|spwlink:link_inst|v~33                                                         ; 1       ;
; spwstream:inst1|spwlink:link_inst|v~32                                                         ; 1       ;
; spwstream:inst1|spwlink:link_inst|v~31                                                         ; 1       ;
; spwstream:inst1|spwlink:link_inst|v~30                                                         ; 1       ;
; spwstream:inst1|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_inbvalid~0       ; 1       ;
; spwstream:inst1|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_spwsi3           ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|v.bitshift[7]~0                                              ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|v.datareg[0]~8                                               ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|v~16                                                         ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|v~15                                                         ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|v~14                                                         ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|v.bitcnt[0]~1                                                ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[1]                                                  ; 1       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|v~19                                              ; 1       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|v~18                                              ; 1       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|v~17                                              ; 1       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|v~16                                              ; 1       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|v~15                                              ; 1       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|v~14                                              ; 1       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|v~13                                              ; 1       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|v~12                                              ; 1       ;
; spwstream:inst1|spwlink:link_inst|v~29                                                         ; 1       ;
; spwstream:inst1|spwlink:link_inst|v~28                                                         ; 1       ;
; spwstream:inst1|spwlink:link_inst|v~27                                                         ; 1       ;
; spwstream:inst1|spwlink:link_inst|v~26                                                         ; 1       ;
; spwstream:inst1|spwlink:link_inst|v~25                                                         ; 1       ;
; spwstream:inst1|spwlink:link_inst|v~24                                                         ; 1       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|v~11                                              ; 1       ;
; spwstream:inst1|r.txdiscard~0                                                                  ; 1       ;
; spwstream:inst1|Equal2~3                                                                       ; 1       ;
; spwstream:inst1|Equal2~2                                                                       ; 1       ;
; spwstream:inst1|Equal2~1                                                                       ; 1       ;
; spwstream:inst1|Equal2~0                                                                       ; 1       ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|v~14                                               ; 1       ;
; spwstream:inst|v~2                                                                             ; 1       ;
; spwstream:inst|v~1                                                                             ; 1       ;
; spwstream:inst|Equal2~6                                                                        ; 1       ;
; spwstream:inst|Equal2~5                                                                        ; 1       ;
; spwstream:inst|Equal2~4                                                                        ; 1       ;
; spwstream:inst|Equal2~3                                                                        ; 1       ;
; spwstream:inst|Equal2~2                                                                        ; 1       ;
; spwstream:inst|Equal2~1                                                                        ; 1       ;
; spwstream:inst|Equal2~0                                                                        ; 1       ;
; spwstream:inst|spwrecv:recv_inst|v.bitshift[8]~8                                               ; 1       ;
; spwstream:inst|spwrecv:recv_inst|v.bitshift[4]~7                                               ; 1       ;
; spwstream:inst|spwrecv:recv_inst|v.bitshift[5]~6                                               ; 1       ;
; spwstream:inst|spwrecv:recv_inst|v.bitshift[3]~5                                               ; 1       ;
; spwstream:inst|spwrecv:recv_inst|v.bitshift[2]~4                                               ; 1       ;
; spwstream:inst|spwrecv:recv_inst|v.bitshift[0]~3                                               ; 1       ;
; spwstream:inst|spwrecv:recv_inst|v.bitshift[1]~2                                               ; 1       ;
; spwstream:inst|spwlink:link_inst|v~45                                                          ; 1       ;
; spwstream:inst|spwlink:link_inst|v~44                                                          ; 1       ;
; spwstream:inst|spwlink:link_inst|v~43                                                          ; 1       ;
; spwstream:inst|spwlink:link_inst|v~42                                                          ; 1       ;
; spwstream:inst|spwlink:link_inst|v~41                                                          ; 1       ;
; spwstream:inst|spwlink:link_inst|v~40                                                          ; 1       ;
; spwstream:inst|spwlink:link_inst|v~39                                                          ; 1       ;
; spwstream:inst|v.rxroom[0]~4                                                                   ; 1       ;
; spwstream:inst|spwlink:link_inst|v~38                                                          ; 1       ;
; spwstream:inst|v.rxroom[1]~3                                                                   ; 1       ;
; spwstream:inst|spwlink:link_inst|v~37                                                          ; 1       ;
; spwstream:inst|v.rxroom[2]~2                                                                   ; 1       ;
; spwstream:inst|v.rxroom[3]~1                                                                   ; 1       ;
; spwstream:inst|v.rxroom[4]~0                                                                   ; 1       ;
; spwstream:inst|spwlink:link_inst|v~36                                                          ; 1       ;
; spwstream:inst|spwlink:link_inst|v~35                                                          ; 1       ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|v~13                                               ; 1       ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|Add1~0                                             ; 1       ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|v~12                                               ; 1       ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|v~11                                               ; 1       ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|v~10                                               ; 1       ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|v~9                                                ; 1       ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|v~7                                                ; 1       ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|v~6                                                ; 1       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|Equal0~2                                          ; 1       ;
; spwstream:inst|spwlink:link_inst|v~34                                                          ; 1       ;
; spwstream:inst|r.rxfifo_waddr[6]                                                               ; 1       ;
; spwstream:inst|r.rxfifo_waddr[7]                                                               ; 1       ;
; spwstream:inst|r.rxfifo_waddr[8]                                                               ; 1       ;
; spwstream:inst|r.rxfifo_waddr[9]                                                               ; 1       ;
; spwstream:inst|r.rxfifo_waddr[10]                                                              ; 1       ;
; spwstream:inst|v~0                                                                             ; 1       ;
; spwstream:inst|r.rxfifo_waddr[0]                                                               ; 1       ;
; spwstream:inst|r.rxfifo_waddr[1]                                                               ; 1       ;
; spwstream:inst|r.rxfifo_waddr[2]                                                               ; 1       ;
; spwstream:inst|r.rxfifo_waddr[3]                                                               ; 1       ;
; spwstream:inst|r.rxfifo_waddr[4]                                                               ; 1       ;
; spwstream:inst|r.rxfifo_waddr[5]                                                               ; 1       ;
; spwstream:inst|spwrecv:recv_inst|v.bitshift[7]~1                                               ; 1       ;
; spwstream:inst|spwrecv:recv_inst|v.bitshift[6]~0                                               ; 1       ;
; spwstream:inst|spwrecv:recv_inst|v~14                                                          ; 1       ;
; spwstream:inst|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_inbvalid~0        ; 1       ;
; spwstream:inst|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_spwsi3            ; 1       ;
; spwstream:inst|spwrecv:recv_inst|v.bitcnt[0]~1                                                 ; 1       ;
; spwstream:inst|spwrecv:recv_inst|r.bitcnt[1]                                                   ; 1       ;
; spwstream:inst|spwrecv:recv_inst|v~13                                                          ; 1       ;
; spwstream:inst|spwrecv:recv_inst|v~11                                                          ; 1       ;
; spwstream:inst|spwrecv:recv_inst|v~10                                                          ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|v.datareg[0]~7                                               ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|v.datareg[1]~6                                               ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|v.datareg[2]~5                                               ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|v.datareg[3]~4                                               ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|v.datareg[4]~3                                               ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|v.datareg[5]~2                                               ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|v.datareg[6]~1                                               ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|r.datareg[4]~0                                               ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|v.datareg[7]~0                                               ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|v~12                                                         ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|v~11                                                         ; 1       ;
; spwstream:inst1|Equal1~3                                                                       ; 1       ;
; spwstream:inst1|Equal1~2                                                                       ; 1       ;
; spwstream:inst1|Equal1~1                                                                       ; 1       ;
; spwstream:inst1|v~0                                                                            ; 1       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|v~9                                               ; 1       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|v~8                                               ; 1       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|v~6                                               ; 1       ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|v~4                                                ; 1       ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|v~3                                                ; 1       ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|v~1                                                ; 1       ;
; spwstream:inst1|spwlink:link_inst|xmit_fct_in~1                                                ; 1       ;
; spwstream:inst1|spwlink:link_inst|xmit_fct_in~0                                                ; 1       ;
; spwstream:inst1|r.rxroom[0]                                                                    ; 1       ;
; spwstream:inst1|r.rxroom[1]                                                                    ; 1       ;
; spwstream:inst1|r.rxroom[2]                                                                    ; 1       ;
; spwstream:inst1|r.rxroom[3]                                                                    ; 1       ;
; spwstream:inst1|spwlink:link_inst|Add3~1                                                       ; 1       ;
; spwstream:inst1|r.rxroom[4]                                                                    ; 1       ;
; spwstream:inst1|spwlink:link_inst|Add3~0                                                       ; 1       ;
; spwstream:inst1|r.rxroom[5]                                                                    ; 1       ;
; spwstream:inst1|spwlink:link_inst|Selector2~1                                                  ; 1       ;
; spwstream:inst1|spwlink:link_inst|Selector2~0                                                  ; 1       ;
; spwstream:inst1|spwlink:link_inst|Selector1~0                                                  ; 1       ;
; spwstream:inst1|spwlink:link_inst|Selector0~6                                                  ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|v.null_seen~0                                                ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|Equal0~3                                                     ; 1       ;
; spwstream:inst1|spwlink:link_inst|Selector0~5                                                  ; 1       ;
; spwstream:inst1|spwlink:link_inst|Selector0~4                                                  ; 1       ;
; spwstream:inst1|spwlink:link_inst|Selector0~3                                                  ; 1       ;
; spwstream:inst1|spwlink:link_inst|Selector0~2                                                  ; 1       ;
; spwstream:inst1|spwlink:link_inst|v~20                                                         ; 1       ;
; spwstream:inst1|spwlink:link_inst|v~19                                                         ; 1       ;
; spwstream:inst1|spwlink:link_inst|v~18                                                         ; 1       ;
; spwstream:inst1|spwlink:link_inst|v~17                                                         ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|v~10                                                         ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|v~9                                                          ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|v~8                                                          ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|v~5                                                          ; 1       ;
; spwstream:inst1|spwlink:link_inst|v~16                                                         ; 1       ;
; spwstream:inst1|spwlink:link_inst|v~15                                                         ; 1       ;
; spwstream:inst1|spwlink:link_inst|v~14                                                         ; 1       ;
; spwstream:inst1|spwlink:link_inst|v~13                                                         ; 1       ;
; spwstream:inst1|spwlink:link_inst|v~12                                                         ; 1       ;
; spwstream:inst1|spwlink:link_inst|v~11                                                         ; 1       ;
; spwstream:inst1|spwlink:link_inst|v~10                                                         ; 1       ;
; spwstream:inst1|spwlink:link_inst|v~9                                                          ; 1       ;
; spwstream:inst1|spwlink:link_inst|v~8                                                          ; 1       ;
; spwstream:inst1|spwlink:link_inst|v~7                                                          ; 1       ;
; spwstream:inst1|spwlink:link_inst|v~6                                                          ; 1       ;
; spwstream:inst1|spwlink:link_inst|v~5                                                          ; 1       ;
; spwstream:inst1|spwlink:link_inst|Selector6~0                                                  ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|Equal0~0                                                     ; 1       ;
; spwstream:inst1|process_0~2                                                                    ; 1       ;
; spwstream:inst1|process_0~1                                                                    ; 1       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|process_0~0                                       ; 1       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.allow_char                                      ; 1       ;
; spwstream:inst|process_0~1                                                                     ; 1       ;
; spwstream:inst|process_0~0                                                                     ; 1       ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|process_0~2                                        ; 1       ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.allow_char                                       ; 1       ;
; spwstream:inst|spwrecv:recv_inst|v~9                                                           ; 1       ;
; spwstream:inst|spwrecv:recv_inst|Equal0~3                                                      ; 1       ;
; spwstream:inst|spwrecv:recv_inst|r.bitshift[0]                                                 ; 1       ;
; spwstream:inst|spwlink:link_inst|Selector1~0                                                   ; 1       ;
; spwstream:inst|spwlink:link_inst|Selector0~12                                                  ; 1       ;
; spwstream:inst|spwlink:link_inst|Selector0~11                                                  ; 1       ;
; spwstream:inst|spwlink:link_inst|Selector0~10                                                  ; 1       ;
; spwstream:inst|spwlink:link_inst|Selector0~9                                                   ; 1       ;
; spwstream:inst|spwlink:link_inst|v~33                                                          ; 1       ;
; spwstream:inst|spwlink:link_inst|v~32                                                          ; 1       ;
; spwstream:inst|spwlink:link_inst|v~31                                                          ; 1       ;
; spwstream:inst|spwlink:link_inst|v~30                                                          ; 1       ;
; spwstream:inst|spwlink:link_inst|v~29                                                          ; 1       ;
; spwstream:inst|spwlink:link_inst|v~28                                                          ; 1       ;
; spwstream:inst|spwlink:link_inst|xmit_fct_in~1                                                 ; 1       ;
; spwstream:inst|spwlink:link_inst|xmit_fct_in~0                                                 ; 1       ;
; spwstream:inst|r.rxroom[0]                                                                     ; 1       ;
; spwstream:inst|r.rxroom[1]                                                                     ; 1       ;
; spwstream:inst|r.rxroom[2]                                                                     ; 1       ;
; spwstream:inst|r.rxroom[3]                                                                     ; 1       ;
; spwstream:inst|spwlink:link_inst|Add3~1                                                        ; 1       ;
; spwstream:inst|r.rxroom[4]                                                                     ; 1       ;
; spwstream:inst|spwlink:link_inst|Add3~0                                                        ; 1       ;
; spwstream:inst|r.rxroom[5]                                                                     ; 1       ;
; spwstream:inst|spwlink:link_inst|Selector2~1                                                   ; 1       ;
; spwstream:inst|spwlink:link_inst|Selector2~0                                                   ; 1       ;
; spwstream:inst|spwrecv:recv_inst|v~8                                                           ; 1       ;
; spwstream:inst|spwrecv:recv_inst|v~7                                                           ; 1       ;
; spwstream:inst|spwrecv:recv_inst|v~6                                                           ; 1       ;
; spwstream:inst|spwrecv:recv_inst|v~5                                                           ; 1       ;
; spwstream:inst|spwrecv:recv_inst|v~3                                                           ; 1       ;
; spwstream:inst|spwrecv:recv_inst|v~2                                                           ; 1       ;
; spwstream:inst|spwrecv:recv_inst|v~1                                                           ; 1       ;
; spwstream:inst1|s_rxfifo_wdata[0]~8                                                            ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|r.datareg[0]                                                 ; 1       ;
; spwstream:inst1|s_rxfifo_wdata[1]~7                                                            ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|r.datareg[1]                                                 ; 1       ;
; spwstream:inst1|s_rxfifo_wdata[2]~6                                                            ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|r.datareg[2]                                                 ; 1       ;
; spwstream:inst1|s_rxfifo_wdata[3]~5                                                            ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|r.datareg[3]                                                 ; 1       ;
; spwstream:inst1|s_rxfifo_wdata[4]~4                                                            ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|r.datareg[4]                                                 ; 1       ;
; spwstream:inst1|s_rxfifo_wdata[5]~3                                                            ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|r.datareg[5]                                                 ; 1       ;
; spwstream:inst1|s_rxfifo_wdata[6]~2                                                            ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|r.datareg[6]                                                 ; 1       ;
; spwstream:inst1|s_rxfifo_wdata[7]~1                                                            ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|r.datareg[7]                                                 ; 1       ;
; spwstream:inst1|s_rxfifo_wdata[8]~0                                                            ; 1       ;
; spwstream:inst1|Equal0~6                                                                       ; 1       ;
; spwstream:inst1|Equal0~5                                                                       ; 1       ;
; spwstream:inst1|Equal0~4                                                                       ; 1       ;
; spwstream:inst1|Equal0~3                                                                       ; 1       ;
; spwstream:inst1|Equal0~2                                                                       ; 1       ;
; spwstream:inst1|Equal0~1                                                                       ; 1       ;
; spwstream:inst1|Equal0~0                                                                       ; 1       ;
; spwstream:inst1|process_0~0                                                                    ; 1       ;
; spwstream:inst1|spwlink:link_inst|Selector3~7                                                  ; 1       ;
; spwstream:inst1|spwlink:link_inst|Selector3~6                                                  ; 1       ;
; spwstream:inst1|spwlink:link_inst|Selector4~1                                                  ; 1       ;
; spwstream:inst1|spwlink:link_inst|Selector4~0                                                  ; 1       ;
; spwstream:inst1|spwlink:link_inst|Selector5~1                                                  ; 1       ;
; spwstream:inst1|spwlink:link_inst|Selector5~0                                                  ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|r.bit_seen                                                   ; 1       ;
; spwstream:inst1|spwlink:link_inst|process_0~0                                                  ; 1       ;
; spwstream:inst1|Equal3~3                                                                       ; 1       ;
; spwstream:inst1|Equal3~2                                                                       ; 1       ;
; spwstream:inst1|Equal3~1                                                                       ; 1       ;
; spwstream:inst1|Equal3~0                                                                       ; 1       ;
; spwstream:inst|Equal3~3                                                                        ; 1       ;
; spwstream:inst|Equal3~2                                                                        ; 1       ;
; spwstream:inst|Equal3~1                                                                        ; 1       ;
; spwstream:inst|Equal3~0                                                                        ; 1       ;
; spwstream:inst|spwlink:link_inst|Selector5~1                                                   ; 1       ;
; spwstream:inst|spwlink:link_inst|Selector5~0                                                   ; 1       ;
; spwstream:inst|spwlink:link_inst|Selector4~1                                                   ; 1       ;
; spwstream:inst|spwlink:link_inst|Selector4~0                                                   ; 1       ;
; spwstream:inst|spwlink:link_inst|Selector3~1                                                   ; 1       ;
; spwstream:inst|spwlink:link_inst|Selector3~0                                                   ; 1       ;
; spwstream:inst|spwrecv:recv_inst|r.bit_seen                                                    ; 1       ;
; spwstream:inst|spwlink:link_inst|process_0~0                                                   ; 1       ;
; spwstream:inst1|r.txfull                                                                       ; 1       ;
; spwstream:inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7 ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[9]                                                  ; 1       ;
; spwstream:inst|spwrecv:recv_inst|r.bitcnt[9]                                                   ; 1       ;
; spwstream:inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a4 ; 1       ;
; spwstream:inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a5 ; 1       ;
; spwstream:inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a6 ; 1       ;
; spwstream:inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3 ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[3]                                                  ; 1       ;
; spwstream:inst|spwrecv:recv_inst|r.bitcnt[3]                                                   ; 1       ;
; spwstream:inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a1 ; 1       ;
; spwstream:inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a2 ; 1       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|Add0~14                                           ; 1       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|Add0~13                                           ; 1       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|Add0~12                                           ; 1       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|Add0~11                                           ; 1       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|Add0~10                                           ; 1       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|Add0~9                                            ; 1       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|Add0~8                                            ; 1       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|Add0~7                                            ; 1       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|Add0~6                                            ; 1       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|Add0~5                                            ; 1       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|Add0~4                                            ; 1       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|Add0~3                                            ; 1       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|Add0~2                                            ; 1       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|Add0~1                                            ; 1       ;
; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|Add0~0                                            ; 1       ;
; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.parity~0                                         ; 1       ;
; spwstream:inst1|spwlink:link_inst|Add4~10                                                      ; 1       ;
; spwstream:inst1|spwlink:link_inst|Add4~9                                                       ; 1       ;
; spwstream:inst1|spwlink:link_inst|Add4~8                                                       ; 1       ;
; spwstream:inst1|spwlink:link_inst|Add4~7                                                       ; 1       ;
; spwstream:inst1|spwlink:link_inst|Add4~6                                                       ; 1       ;
; spwstream:inst1|spwlink:link_inst|Add4~5                                                       ; 1       ;
; spwstream:inst1|spwlink:link_inst|Add4~4                                                       ; 1       ;
; spwstream:inst1|spwlink:link_inst|Add4~3                                                       ; 1       ;
; spwstream:inst1|spwlink:link_inst|Add4~2                                                       ; 1       ;
; spwstream:inst1|spwlink:link_inst|Add4~1                                                       ; 1       ;
; spwstream:inst1|spwlink:link_inst|Add4~0                                                       ; 1       ;
; spwstream:inst1|spwlink:link_inst|Add1~10                                                      ; 1       ;
; spwstream:inst1|spwlink:link_inst|Add1~9                                                       ; 1       ;
; spwstream:inst1|spwlink:link_inst|Add1~8                                                       ; 1       ;
; spwstream:inst1|spwlink:link_inst|Add1~7                                                       ; 1       ;
; spwstream:inst1|spwlink:link_inst|Add1~6                                                       ; 1       ;
; spwstream:inst1|spwlink:link_inst|Add1~5                                                       ; 1       ;
; spwstream:inst1|spwlink:link_inst|Add1~4                                                       ; 1       ;
; spwstream:inst1|spwlink:link_inst|Add1~3                                                       ; 1       ;
; spwstream:inst1|spwlink:link_inst|Add1~2                                                       ; 1       ;
; spwstream:inst1|spwlink:link_inst|Add1~1                                                       ; 1       ;
; spwstream:inst1|spwlink:link_inst|Add1~0                                                       ; 1       ;
; spwstream:inst|spwlink:link_inst|Add1~10                                                       ; 1       ;
; spwstream:inst|spwlink:link_inst|Add1~9                                                        ; 1       ;
; spwstream:inst|spwlink:link_inst|Add1~8                                                        ; 1       ;
; spwstream:inst|spwlink:link_inst|Add1~7                                                        ; 1       ;
; spwstream:inst|spwlink:link_inst|Add1~6                                                        ; 1       ;
; spwstream:inst|spwlink:link_inst|Add1~5                                                        ; 1       ;
; spwstream:inst|spwlink:link_inst|Add1~4                                                        ; 1       ;
; spwstream:inst|spwlink:link_inst|Add1~3                                                        ; 1       ;
; spwstream:inst|spwlink:link_inst|Add1~2                                                        ; 1       ;
; spwstream:inst|spwlink:link_inst|Add1~1                                                        ; 1       ;
; spwstream:inst|spwlink:link_inst|Add1~0                                                        ; 1       ;
; spwstream:inst|spwlink:link_inst|Add4~10                                                       ; 1       ;
; spwstream:inst|spwlink:link_inst|Add4~9                                                        ; 1       ;
; spwstream:inst|spwlink:link_inst|Add4~8                                                        ; 1       ;
; spwstream:inst|spwlink:link_inst|Add4~7                                                        ; 1       ;
; spwstream:inst|spwlink:link_inst|Add4~6                                                        ; 1       ;
; spwstream:inst|spwlink:link_inst|Add4~5                                                        ; 1       ;
; spwstream:inst|spwlink:link_inst|Add4~4                                                        ; 1       ;
; spwstream:inst|spwlink:link_inst|Add4~3                                                        ; 1       ;
; spwstream:inst|spwlink:link_inst|Add4~2                                                        ; 1       ;
; spwstream:inst|spwlink:link_inst|Add4~1                                                        ; 1       ;
; spwstream:inst|spwlink:link_inst|Add4~0                                                        ; 1       ;
; spwstream:inst|Add1~19                                                                         ; 1       ;
; spwstream:inst|Add1~17                                                                         ; 1       ;
; spwstream:inst|Add1~15                                                                         ; 1       ;
; spwstream:inst|Add1~13                                                                         ; 1       ;
; spwstream:inst|Add1~11                                                                         ; 1       ;
; spwstream:inst|Add1~9                                                                          ; 1       ;
; spwstream:inst|Add1~7                                                                          ; 1       ;
; spwstream:inst|Add1~5                                                                          ; 1       ;
; spwstream:inst|Add1~3                                                                          ; 1       ;
; spwstream:inst|Add1~1                                                                          ; 1       ;
; spwstream:inst1|Add2~19                                                                        ; 1       ;
; spwstream:inst1|Add2~17                                                                        ; 1       ;
; spwstream:inst1|Add2~15                                                                        ; 1       ;
; spwstream:inst1|Add2~13                                                                        ; 1       ;
; spwstream:inst1|Add2~11                                                                        ; 1       ;
; spwstream:inst1|Add2~9                                                                         ; 1       ;
; spwstream:inst1|Add2~7                                                                         ; 1       ;
; spwstream:inst1|Add2~5                                                                         ; 1       ;
; spwstream:inst1|Add2~3                                                                         ; 1       ;
; spwstream:inst1|Add2~1                                                                         ; 1       ;
; spwstream:inst1|Add1~19                                                                        ; 1       ;
; spwstream:inst1|Add1~17                                                                        ; 1       ;
; spwstream:inst1|Add1~15                                                                        ; 1       ;
; spwstream:inst1|Add1~13                                                                        ; 1       ;
; spwstream:inst1|Add1~11                                                                        ; 1       ;
; spwstream:inst1|Add1~9                                                                         ; 1       ;
; spwstream:inst1|Add1~7                                                                         ; 1       ;
; spwstream:inst1|Add1~5                                                                         ; 1       ;
; spwstream:inst1|Add1~3                                                                         ; 1       ;
; spwstream:inst1|Add1~1                                                                         ; 1       ;
; spwstream:inst1|spwlink:link_inst|LessThan2~10                                                 ; 1       ;
; spwstream:inst1|spwlink:link_inst|LessThan2~9                                                  ; 1       ;
; spwstream:inst1|spwlink:link_inst|LessThan2~7                                                  ; 1       ;
; spwstream:inst1|spwlink:link_inst|LessThan2~5                                                  ; 1       ;
; spwstream:inst1|spwlink:link_inst|LessThan2~3                                                  ; 1       ;
; spwstream:inst1|spwlink:link_inst|LessThan2~1                                                  ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|r.disccnt[7]~23                                              ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|r.disccnt[6]~22                                              ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|r.disccnt[6]~21                                              ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|r.disccnt[5]~20                                              ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|r.disccnt[5]~19                                              ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|r.disccnt[4]~18                                              ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|r.disccnt[4]~17                                              ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|r.disccnt[3]~16                                              ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|r.disccnt[3]~15                                              ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|r.disccnt[2]~14                                              ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|r.disccnt[2]~13                                              ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|r.disccnt[1]~12                                              ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|r.disccnt[1]~11                                              ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|r.disccnt[0]~9                                               ; 1       ;
; spwstream:inst1|spwrecv:recv_inst|r.disccnt[0]~8                                               ; 1       ;
; spwstream:inst1|spwlink:link_inst|Add5~20                                                      ; 1       ;
; spwstream:inst1|spwlink:link_inst|Add5~19                                                      ; 1       ;
; spwstream:inst1|spwlink:link_inst|Add5~18                                                      ; 1       ;
; spwstream:inst1|spwlink:link_inst|Add5~17                                                      ; 1       ;
; spwstream:inst1|spwlink:link_inst|Add5~16                                                      ; 1       ;
; spwstream:inst1|spwlink:link_inst|Add5~15                                                      ; 1       ;
; spwstream:inst1|spwlink:link_inst|Add5~14                                                      ; 1       ;
; spwstream:inst1|spwlink:link_inst|Add5~13                                                      ; 1       ;
; spwstream:inst1|spwlink:link_inst|Add5~12                                                      ; 1       ;
; spwstream:inst1|spwlink:link_inst|Add5~11                                                      ; 1       ;
; spwstream:inst1|spwlink:link_inst|Add5~10                                                      ; 1       ;
; spwstream:inst1|spwlink:link_inst|Add5~9                                                       ; 1       ;
; spwstream:inst1|spwlink:link_inst|Add5~8                                                       ; 1       ;
; spwstream:inst1|spwlink:link_inst|Add5~7                                                       ; 1       ;
; spwstream:inst1|spwlink:link_inst|Add5~6                                                       ; 1       ;
; spwstream:inst1|spwlink:link_inst|Add5~5                                                       ; 1       ;
; spwstream:inst1|spwlink:link_inst|Add5~4                                                       ; 1       ;
; spwstream:inst1|spwlink:link_inst|Add5~3                                                       ; 1       ;
; spwstream:inst1|spwlink:link_inst|Add5~2                                                       ; 1       ;
; spwstream:inst1|spwlink:link_inst|Add5~1                                                       ; 1       ;
; spwstream:inst1|spwlink:link_inst|Add5~0                                                       ; 1       ;
; spwstream:inst1|Add4~19                                                                        ; 1       ;
; spwstream:inst1|Add4~17                                                                        ; 1       ;
; spwstream:inst1|Add4~15                                                                        ; 1       ;
; spwstream:inst1|Add4~13                                                                        ; 1       ;
; spwstream:inst1|Add4~11                                                                        ; 1       ;
; spwstream:inst1|Add4~9                                                                         ; 1       ;
; spwstream:inst1|Add4~7                                                                         ; 1       ;
; spwstream:inst1|Add4~5                                                                         ; 1       ;
; spwstream:inst1|Add4~3                                                                         ; 1       ;
; spwstream:inst1|Add4~1                                                                         ; 1       ;
; spwstream:inst|Add4~19                                                                         ; 1       ;
; spwstream:inst|Add4~17                                                                         ; 1       ;
; spwstream:inst|Add4~15                                                                         ; 1       ;
; spwstream:inst|Add4~13                                                                         ; 1       ;
; spwstream:inst|Add4~11                                                                         ; 1       ;
; spwstream:inst|Add4~9                                                                          ; 1       ;
; spwstream:inst|Add4~7                                                                          ; 1       ;
; spwstream:inst|Add4~5                                                                          ; 1       ;
; spwstream:inst|Add4~3                                                                          ; 1       ;
; spwstream:inst|Add4~1                                                                          ; 1       ;
; spwstream:inst|spwlink:link_inst|Add5~20                                                       ; 1       ;
; spwstream:inst|spwlink:link_inst|Add5~19                                                       ; 1       ;
; spwstream:inst|spwlink:link_inst|Add5~18                                                       ; 1       ;
; spwstream:inst|spwlink:link_inst|Add5~17                                                       ; 1       ;
; spwstream:inst|spwlink:link_inst|Add5~16                                                       ; 1       ;
; spwstream:inst|spwlink:link_inst|Add5~15                                                       ; 1       ;
; spwstream:inst|spwlink:link_inst|Add5~14                                                       ; 1       ;
; spwstream:inst|spwlink:link_inst|Add5~13                                                       ; 1       ;
; spwstream:inst|spwlink:link_inst|Add5~12                                                       ; 1       ;
; spwstream:inst|spwlink:link_inst|Add5~11                                                       ; 1       ;
; spwstream:inst|spwlink:link_inst|Add5~10                                                       ; 1       ;
; spwstream:inst|spwlink:link_inst|Add5~9                                                        ; 1       ;
; spwstream:inst|spwlink:link_inst|Add5~8                                                        ; 1       ;
; spwstream:inst|spwlink:link_inst|Add5~7                                                        ; 1       ;
; spwstream:inst|spwlink:link_inst|Add5~6                                                        ; 1       ;
; spwstream:inst|spwlink:link_inst|Add5~5                                                        ; 1       ;
; spwstream:inst|spwlink:link_inst|Add5~4                                                        ; 1       ;
; spwstream:inst|spwlink:link_inst|Add5~3                                                        ; 1       ;
; spwstream:inst|spwlink:link_inst|Add5~2                                                        ; 1       ;
; spwstream:inst|spwlink:link_inst|Add5~1                                                        ; 1       ;
; spwstream:inst|spwlink:link_inst|Add5~0                                                        ; 1       ;
; spwstream:inst|spwlink:link_inst|LessThan2~10                                                  ; 1       ;
; spwstream:inst|spwlink:link_inst|LessThan2~9                                                   ; 1       ;
; spwstream:inst|spwlink:link_inst|LessThan2~7                                                   ; 1       ;
; spwstream:inst|spwlink:link_inst|LessThan2~5                                                   ; 1       ;
; spwstream:inst|spwlink:link_inst|LessThan2~3                                                   ; 1       ;
; spwstream:inst|spwlink:link_inst|LessThan2~1                                                   ; 1       ;
; spwstream:inst|spwrecv:recv_inst|r.disccnt[7]~23                                               ; 1       ;
; spwstream:inst|spwrecv:recv_inst|r.disccnt[6]~22                                               ; 1       ;
; spwstream:inst|spwrecv:recv_inst|r.disccnt[6]~21                                               ; 1       ;
; spwstream:inst|spwrecv:recv_inst|r.disccnt[5]~20                                               ; 1       ;
; spwstream:inst|spwrecv:recv_inst|r.disccnt[5]~19                                               ; 1       ;
; spwstream:inst|spwrecv:recv_inst|r.disccnt[4]~18                                               ; 1       ;
; spwstream:inst|spwrecv:recv_inst|r.disccnt[4]~17                                               ; 1       ;
; spwstream:inst|spwrecv:recv_inst|r.disccnt[3]~16                                               ; 1       ;
; spwstream:inst|spwrecv:recv_inst|r.disccnt[3]~15                                               ; 1       ;
; spwstream:inst|spwrecv:recv_inst|r.disccnt[2]~14                                               ; 1       ;
+------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------------------------+----------------------+-----------------+-----------------+
; Name                                                                                          ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+-----------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------------------------+----------------------+-----------------+-----------------+
; spwstream:inst1|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 9            ; 2048         ; 9            ; yes                    ; no                      ; yes                    ; no                      ; 18432 ; 2048                        ; 9                           ; 2048                        ; 9                           ; 18432               ; 3    ; None ; M9K_X33_Y25_N0, M9K_X33_Y24_N0, M9K_X33_Y23_N0 ; Old data             ; Old data        ; Old data        ;
; spwstream:inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 9            ; 2048         ; 9            ; yes                    ; no                      ; yes                    ; no                      ; 18432 ; 2048                        ; 9                           ; 2048                        ; 9                           ; 18432               ; 3    ; None ; M9K_X22_Y31_N0, M9K_X22_Y30_N0, M9K_X22_Y29_N0 ; Old data             ; Old data        ; Old data        ;
+-----------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------------------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------------+
; Other Routing Usage Summary                          ;
+-----------------------------+------------------------+
; Other Routing Resource Type ; Usage                  ;
+-----------------------------+------------------------+
; Block interconnects         ; 691 / 71,559 ( < 1 % ) ;
; C16 interconnects           ; 11 / 2,597 ( < 1 % )   ;
; C4 interconnects            ; 242 / 46,848 ( < 1 % ) ;
; Direct links                ; 240 / 71,559 ( < 1 % ) ;
; Global clocks               ; 1 / 20 ( 5 % )         ;
; Local interconnects         ; 429 / 24,624 ( 2 % )   ;
; R24 interconnects           ; 13 / 2,496 ( < 1 % )   ;
; R4 interconnects            ; 301 / 62,424 ( < 1 % ) ;
+-----------------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 12.91) ; Number of LABs  (Total = 47) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 0                            ;
; 2                                           ; 1                            ;
; 3                                           ; 1                            ;
; 4                                           ; 2                            ;
; 5                                           ; 0                            ;
; 6                                           ; 1                            ;
; 7                                           ; 1                            ;
; 8                                           ; 1                            ;
; 9                                           ; 0                            ;
; 10                                          ; 2                            ;
; 11                                          ; 1                            ;
; 12                                          ; 4                            ;
; 13                                          ; 7                            ;
; 14                                          ; 5                            ;
; 15                                          ; 3                            ;
; 16                                          ; 18                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 1.45) ; Number of LABs  (Total = 47) ;
+------------------------------------+------------------------------+
; 1 Clock                            ; 47                           ;
; 1 Clock enable                     ; 12                           ;
; 1 Sync. clear                      ; 6                            ;
; 1 Sync. load                       ; 2                            ;
; 2 Clock enables                    ; 1                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 19.13) ; Number of LABs  (Total = 47) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 0                            ;
; 3                                            ; 0                            ;
; 4                                            ; 1                            ;
; 5                                            ; 0                            ;
; 6                                            ; 1                            ;
; 7                                            ; 0                            ;
; 8                                            ; 2                            ;
; 9                                            ; 0                            ;
; 10                                           ; 0                            ;
; 11                                           ; 2                            ;
; 12                                           ; 1                            ;
; 13                                           ; 2                            ;
; 14                                           ; 2                            ;
; 15                                           ; 1                            ;
; 16                                           ; 2                            ;
; 17                                           ; 3                            ;
; 18                                           ; 1                            ;
; 19                                           ; 1                            ;
; 20                                           ; 6                            ;
; 21                                           ; 4                            ;
; 22                                           ; 5                            ;
; 23                                           ; 1                            ;
; 24                                           ; 4                            ;
; 25                                           ; 1                            ;
; 26                                           ; 2                            ;
; 27                                           ; 2                            ;
; 28                                           ; 2                            ;
; 29                                           ; 0                            ;
; 30                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 7.28) ; Number of LABs  (Total = 47) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 3                            ;
; 2                                               ; 4                            ;
; 3                                               ; 7                            ;
; 4                                               ; 4                            ;
; 5                                               ; 3                            ;
; 6                                               ; 5                            ;
; 7                                               ; 3                            ;
; 8                                               ; 4                            ;
; 9                                               ; 3                            ;
; 10                                              ; 1                            ;
; 11                                              ; 5                            ;
; 12                                              ; 1                            ;
; 13                                              ; 0                            ;
; 14                                              ; 0                            ;
; 15                                              ; 0                            ;
; 16                                              ; 0                            ;
; 17                                              ; 0                            ;
; 18                                              ; 0                            ;
; 19                                              ; 0                            ;
; 20                                              ; 0                            ;
; 21                                              ; 0                            ;
; 22                                              ; 0                            ;
; 23                                              ; 4                            ;
+-------------------------------------------------+------------------------------+


+----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                        ;
+---------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 9.94) ; Number of LABs  (Total = 47) ;
+---------------------------------------------+------------------------------+
; 0                                           ; 0                            ;
; 1                                           ; 0                            ;
; 2                                           ; 2                            ;
; 3                                           ; 0                            ;
; 4                                           ; 6                            ;
; 5                                           ; 4                            ;
; 6                                           ; 3                            ;
; 7                                           ; 4                            ;
; 8                                           ; 0                            ;
; 9                                           ; 3                            ;
; 10                                          ; 5                            ;
; 11                                          ; 3                            ;
; 12                                          ; 5                            ;
; 13                                          ; 4                            ;
; 14                                          ; 0                            ;
; 15                                          ; 1                            ;
; 16                                          ; 0                            ;
; 17                                          ; 2                            ;
; 18                                          ; 2                            ;
; 19                                          ; 1                            ;
; 20                                          ; 0                            ;
; 21                                          ; 0                            ;
; 22                                          ; 0                            ;
; 23                                          ; 1                            ;
; 24                                          ; 1                            ;
+---------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 0            ; 0            ; 0            ; 0            ; 0            ; 36        ; 0            ; 0            ; 36        ; 36        ; 0            ; 22           ; 0            ; 0            ; 14           ; 0            ; 22           ; 14           ; 0            ; 0            ; 0            ; 22           ; 0            ; 0            ; 0            ; 0            ; 0            ; 36        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 36           ; 36           ; 36           ; 36           ; 36           ; 0         ; 36           ; 36           ; 0         ; 0         ; 36           ; 14           ; 36           ; 36           ; 22           ; 36           ; 14           ; 22           ; 36           ; 36           ; 36           ; 14           ; 36           ; 36           ; 36           ; 36           ; 36           ; 0         ; 36           ; 36           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; SpWT_started       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SpWT_connecting    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SpWT_running       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SpWT_txrdy         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SpWR_txrdy         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SpWR_running       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SpWR_connecting    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SpWR_started       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SpWT_do            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SpWT_so            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SpWR_do            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SpWR_so            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SpWR_rxValid       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SpWR_rxFlag        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DataRecv[7]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DataRecv[6]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DataRecv[5]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DataRecv[4]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DataRecv[3]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DataRecv[2]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DataRecv[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DataRecv[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SpWT_linkstart     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLK                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SpWT_txWrite       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SpWR_linkstart     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SpWR_rxRead        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SpWT_txFlag        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DataSend[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DataSend[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DataSend[2]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DataSend[3]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DataSend[4]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DataSend[5]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DataSend[6]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DataSend[7]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                              ;
+-----------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                   ; Destination Register                                                                                               ; Delay Added in ns ;
+-----------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------------+
; spwstream:inst1|r.rxfifo_waddr[2] ; spwstream:inst1|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.178             ;
+-----------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 1 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EP4CE22F17C6 for design "spacewire"
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C6 is compatible
    Info (176445): Device EP4CE6F17C6 is compatible
    Info (176445): Device EP4CE15F17C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 36 pins of 36 total pins
    Info (169086): Pin SpWT_started not assigned to an exact location on the device
    Info (169086): Pin SpWT_connecting not assigned to an exact location on the device
    Info (169086): Pin SpWT_running not assigned to an exact location on the device
    Info (169086): Pin SpWT_txrdy not assigned to an exact location on the device
    Info (169086): Pin SpWR_txrdy not assigned to an exact location on the device
    Info (169086): Pin SpWR_running not assigned to an exact location on the device
    Info (169086): Pin SpWR_connecting not assigned to an exact location on the device
    Info (169086): Pin SpWR_started not assigned to an exact location on the device
    Info (169086): Pin SpWT_do not assigned to an exact location on the device
    Info (169086): Pin SpWT_so not assigned to an exact location on the device
    Info (169086): Pin SpWR_do not assigned to an exact location on the device
    Info (169086): Pin SpWR_so not assigned to an exact location on the device
    Info (169086): Pin SpWR_rxValid not assigned to an exact location on the device
    Info (169086): Pin SpWR_rxFlag not assigned to an exact location on the device
    Info (169086): Pin DataRecv[7] not assigned to an exact location on the device
    Info (169086): Pin DataRecv[6] not assigned to an exact location on the device
    Info (169086): Pin DataRecv[5] not assigned to an exact location on the device
    Info (169086): Pin DataRecv[4] not assigned to an exact location on the device
    Info (169086): Pin DataRecv[3] not assigned to an exact location on the device
    Info (169086): Pin DataRecv[2] not assigned to an exact location on the device
    Info (169086): Pin DataRecv[1] not assigned to an exact location on the device
    Info (169086): Pin DataRecv[0] not assigned to an exact location on the device
    Info (169086): Pin SpWT_linkstart not assigned to an exact location on the device
    Info (169086): Pin CLK not assigned to an exact location on the device
    Info (169086): Pin SpWT_txWrite not assigned to an exact location on the device
    Info (169086): Pin SpWR_linkstart not assigned to an exact location on the device
    Info (169086): Pin SpWR_rxRead not assigned to an exact location on the device
    Info (169086): Pin SpWT_txFlag not assigned to an exact location on the device
    Info (169086): Pin DataSend[0] not assigned to an exact location on the device
    Info (169086): Pin DataSend[1] not assigned to an exact location on the device
    Info (169086): Pin DataSend[2] not assigned to an exact location on the device
    Info (169086): Pin DataSend[3] not assigned to an exact location on the device
    Info (169086): Pin DataSend[4] not assigned to an exact location on the device
    Info (169086): Pin DataSend[5] not assigned to an exact location on the device
    Info (169086): Pin DataSend[6] not assigned to an exact location on the device
    Info (169086): Pin DataSend[7] not assigned to an exact location on the device
Info (332104): Reading SDC File: 'spacewire.sdc'
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From clk (Rise) to clk (Rise) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   50.000          clk
Info (176353): Automatically promoted node CLK~input (placed in PIN E1 (CLK1, DIFFCLK_0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 35 (unused VREF, 2.5V VCCIO, 13 input, 22 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  9 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.67 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Info (144001): Generated suppressed messages file /home/quartus/SpaceWire/output_files/spacewire.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 788 megabytes
    Info: Processing ended: Mon Sep 11 20:27:56 2023
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:13


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/quartus/SpaceWire/output_files/spacewire.fit.smsg.


