#-----------------------------------------------------------
# Vivado v2021.1.1 (64-bit)
# SW Build 3286242 on Wed Jul 28 13:10:47 MDT 2021
# IP Build 3279568 on Wed Jul 28 16:48:48 MDT 2021
# Start of session at: Sat Feb 26 19:04:46 2022
# Process ID: 49940
# Current directory: F:/FPGA/e32e
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent43140 F:\FPGA\e32e\e32e.xpr
# Log file: F:/FPGA/e32e/vivado.log
# Journal file: F:/FPGA/e32e\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/FPGA/e32e/e32e.xpr
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {F:/FPGA/e32e/e32e.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {F:/FPGA/e32e/e32e.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {F:/FPGA/e32e/e32e.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {F:/FPGA/e32e/e32e.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {F:/FPGA/e32e/e32e.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {F:/FPGA/e32e/e32e.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {F:/FPGA/e32e/e32e.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {F:/FPGA/e32e/e32e.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
close_hw_manager
archive_project F:/FPGA/e32e.xpr.zip -temp_dir F:/FPGA/e32e/.Xil/Vivado-49940-Programmy -force -include_local_ip_cache
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {F:/FPGA/e32e/e32e.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {F:/FPGA/e32e/e32e.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {F:/FPGA/e32e/e32e.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {F:/FPGA/e32e/e32e.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {F:/FPGA/e32e/e32e.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {F:/FPGA/e32e/e32e.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {F:/FPGA/e32e/e32e.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {F:/FPGA/e32e/e32e.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
close_hw_manager
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {180} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {9} CONFIG.MMCM_CLKOUT0_DIVIDE_F {5} CONFIG.MMCM_CLKOUT1_DIVIDE {90} CONFIG.MMCM_CLKOUT2_DIVIDE {45} CONFIG.CLKOUT1_JITTER {122.980} CONFIG.CLKOUT1_PHASE_ERROR {105.461} CONFIG.CLKOUT2_JITTER {219.371} CONFIG.CLKOUT2_PHASE_ERROR {105.461} CONFIG.CLKOUT3_JITTER {191.690} CONFIG.CLKOUT3_PHASE_ERROR {105.461}] [get_ips centralclockgen]
generate_target all [get_files  F:/FPGA/e32e/e32e.srcs/sources_1/ip/centralclockgen/centralclockgen.xci]
catch { config_ip_cache -export [get_ips -all centralclockgen] }
export_ip_user_files -of_objects [get_files F:/FPGA/e32e/e32e.srcs/sources_1/ip/centralclockgen/centralclockgen.xci] -no_script -sync -force -quiet
reset_run centralclockgen_synth_1
launch_runs centralclockgen_synth_1 -jobs 8
wait_on_run centralclockgen_synth_1
export_simulation -of_objects [get_files F:/FPGA/e32e/e32e.srcs/sources_1/ip/centralclockgen/centralclockgen.xci] -directory F:/FPGA/e32e/e32e.ip_user_files/sim_scripts -ip_user_files_dir F:/FPGA/e32e/e32e.ip_user_files -ipstatic_source_dir F:/FPGA/e32e/e32e.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/FPGA/e32e/e32e.cache/compile_simlib/modelsim} {questa=F:/FPGA/e32e/e32e.cache/compile_simlib/questa} {riviera=F:/FPGA/e32e/e32e.cache/compile_simlib/riviera} {activehdl=F:/FPGA/e32e/e32e.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Write_Clock_Frequency {180} CONFIG.Full_Threshold_Assert_Value {982} CONFIG.Full_Threshold_Negate_Value {981}] [get_ips uartoutfifo]
generate_target all [get_files  F:/FPGA/e32e/e32e.srcs/sources_1/ip/uartoutfifo/uartoutfifo.xci]
catch { config_ip_cache -export [get_ips -all uartoutfifo] }
export_ip_user_files -of_objects [get_files F:/FPGA/e32e/e32e.srcs/sources_1/ip/uartoutfifo/uartoutfifo.xci] -no_script -sync -force -quiet
reset_run uartoutfifo_synth_1
launch_runs uartoutfifo_synth_1 -jobs 8
wait_on_run uartoutfifo_synth_1
export_simulation -of_objects [get_files F:/FPGA/e32e/e32e.srcs/sources_1/ip/uartoutfifo/uartoutfifo.xci] -directory F:/FPGA/e32e/e32e.ip_user_files/sim_scripts -ip_user_files_dir F:/FPGA/e32e/e32e.ip_user_files -ipstatic_source_dir F:/FPGA/e32e/e32e.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/FPGA/e32e/e32e.cache/compile_simlib/modelsim} {questa=F:/FPGA/e32e/e32e.cache/compile_simlib/questa} {riviera=F:/FPGA/e32e/e32e.cache/compile_simlib/riviera} {activehdl=F:/FPGA/e32e/e32e.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Read_Clock_Frequency {180}] [get_ips uartinfifo]
generate_target all [get_files  F:/FPGA/e32e/e32e.srcs/sources_1/ip/uartinfifo/uartinfifo.xci]
catch { config_ip_cache -export [get_ips -all uartinfifo] }
export_ip_user_files -of_objects [get_files F:/FPGA/e32e/e32e.srcs/sources_1/ip/uartinfifo/uartinfifo.xci] -no_script -sync -force -quiet
reset_run uartinfifo_synth_1
launch_runs uartinfifo_synth_1 -jobs 8
wait_on_run uartinfifo_synth_1
export_simulation -of_objects [get_files F:/FPGA/e32e/e32e.srcs/sources_1/ip/uartinfifo/uartinfifo.xci] -directory F:/FPGA/e32e/e32e.ip_user_files/sim_scripts -ip_user_files_dir F:/FPGA/e32e/e32e.ip_user_files -ipstatic_source_dir F:/FPGA/e32e/e32e.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/FPGA/e32e/e32e.cache/compile_simlib/modelsim} {questa=F:/FPGA/e32e/e32e.cache/compile_simlib/questa} {riviera=F:/FPGA/e32e/e32e.cache/compile_simlib/riviera} {activehdl=F:/FPGA/e32e/e32e.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {F:/FPGA/e32e/e32e.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {F:/FPGA/e32e/e32e.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
close_hw_manager
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {160} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {48} CONFIG.MMCM_CLKOUT0_DIVIDE_F {6} CONFIG.MMCM_CLKOUT1_DIVIDE {96} CONFIG.MMCM_CLKOUT2_DIVIDE {48} CONFIG.CLKOUT1_JITTER {235.916} CONFIG.CLKOUT1_PHASE_ERROR {301.601} CONFIG.CLKOUT2_JITTER {372.827} CONFIG.CLKOUT2_PHASE_ERROR {301.601} CONFIG.CLKOUT3_JITTER {332.831} CONFIG.CLKOUT3_PHASE_ERROR {301.601}] [get_ips centralclockgen]
generate_target all [get_files  F:/FPGA/e32e/e32e.srcs/sources_1/ip/centralclockgen/centralclockgen.xci]
catch { config_ip_cache -export [get_ips -all centralclockgen] }
catch { [ delete_ip_run [get_ips -all centralclockgen] ] }
export_ip_user_files -of_objects [get_files F:/FPGA/e32e/e32e.srcs/sources_1/ip/centralclockgen/centralclockgen.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/FPGA/e32e/e32e.srcs/sources_1/ip/centralclockgen/centralclockgen.xci]
export_simulation -of_objects [get_files F:/FPGA/e32e/e32e.srcs/sources_1/ip/centralclockgen/centralclockgen.xci] -directory F:/FPGA/e32e/e32e.ip_user_files/sim_scripts -ip_user_files_dir F:/FPGA/e32e/e32e.ip_user_files -ipstatic_source_dir F:/FPGA/e32e/e32e.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/FPGA/e32e/e32e.cache/compile_simlib/modelsim} {questa=F:/FPGA/e32e/e32e.cache/compile_simlib/questa} {riviera=F:/FPGA/e32e/e32e.cache/compile_simlib/riviera} {activehdl=F:/FPGA/e32e/e32e.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Write_Clock_Frequency {160} CONFIG.Full_Threshold_Assert_Value {986} CONFIG.Full_Threshold_Negate_Value {985}] [get_ips uartoutfifo]
generate_target all [get_files  F:/FPGA/e32e/e32e.srcs/sources_1/ip/uartoutfifo/uartoutfifo.xci]
catch { config_ip_cache -export [get_ips -all uartoutfifo] }
catch { [ delete_ip_run [get_ips -all uartoutfifo] ] }
export_ip_user_files -of_objects [get_files F:/FPGA/e32e/e32e.srcs/sources_1/ip/uartoutfifo/uartoutfifo.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/FPGA/e32e/e32e.srcs/sources_1/ip/uartoutfifo/uartoutfifo.xci]
export_simulation -of_objects [get_files F:/FPGA/e32e/e32e.srcs/sources_1/ip/uartoutfifo/uartoutfifo.xci] -directory F:/FPGA/e32e/e32e.ip_user_files/sim_scripts -ip_user_files_dir F:/FPGA/e32e/e32e.ip_user_files -ipstatic_source_dir F:/FPGA/e32e/e32e.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/FPGA/e32e/e32e.cache/compile_simlib/modelsim} {questa=F:/FPGA/e32e/e32e.cache/compile_simlib/questa} {riviera=F:/FPGA/e32e/e32e.cache/compile_simlib/riviera} {activehdl=F:/FPGA/e32e/e32e.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Read_Clock_Frequency {160}] [get_ips uartinfifo]
generate_target all [get_files  F:/FPGA/e32e/e32e.srcs/sources_1/ip/uartinfifo/uartinfifo.xci]
catch { config_ip_cache -export [get_ips -all uartinfifo] }
catch { [ delete_ip_run [get_ips -all uartinfifo] ] }
export_ip_user_files -of_objects [get_files F:/FPGA/e32e/e32e.srcs/sources_1/ip/uartinfifo/uartinfifo.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/FPGA/e32e/e32e.srcs/sources_1/ip/uartinfifo/uartinfifo.xci]
export_simulation -of_objects [get_files F:/FPGA/e32e/e32e.srcs/sources_1/ip/uartinfifo/uartinfifo.xci] -directory F:/FPGA/e32e/e32e.ip_user_files/sim_scripts -ip_user_files_dir F:/FPGA/e32e/e32e.ip_user_files -ipstatic_source_dir F:/FPGA/e32e/e32e.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/FPGA/e32e/e32e.cache/compile_simlib/modelsim} {questa=F:/FPGA/e32e/e32e.cache/compile_simlib/questa} {riviera=F:/FPGA/e32e/e32e.cache/compile_simlib/riviera} {activehdl=F:/FPGA/e32e/e32e.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {F:/FPGA/e32e/e32e.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {F:/FPGA/e32e/e32e.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
close_hw_manager
close_project
open_project F:/FPGA/e32d/e32d.xpr
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
set_property -dict [list CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {100.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {9} CONFIG.MMCM_CLKOUT0_DIVIDE_F {90} CONFIG.MMCM_CLKOUT1_DIVIDE {9} CONFIG.CLKOUT1_JITTER {219.371} CONFIG.CLKOUT1_PHASE_ERROR {105.461} CONFIG.CLKOUT2_JITTER {137.681} CONFIG.CLKOUT2_PHASE_ERROR {105.461}] [get_ips centralclockgen]
generate_target all [get_files  F:/FPGA/e32d/e32d.srcs/sources_1/ip/centralclockgen/centralclockgen.xci]
catch { config_ip_cache -export [get_ips -all centralclockgen] }
catch { [ delete_ip_run [get_ips -all centralclockgen] ] }
export_ip_user_files -of_objects [get_files F:/FPGA/e32d/e32d.srcs/sources_1/ip/centralclockgen/centralclockgen.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/FPGA/e32d/e32d.srcs/sources_1/ip/centralclockgen/centralclockgen.xci]
export_simulation -of_objects [get_files F:/FPGA/e32d/e32d.srcs/sources_1/ip/centralclockgen/centralclockgen.xci] -directory F:/FPGA/e32d/e32d.ip_user_files/sim_scripts -ip_user_files_dir F:/FPGA/e32d/e32d.ip_user_files -ipstatic_source_dir F:/FPGA/e32d/e32d.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/FPGA/e32d/e32d.cache/compile_simlib/modelsim} {questa=F:/FPGA/e32d/e32d.cache/compile_simlib/questa} {riviera=F:/FPGA/e32d/e32d.cache/compile_simlib/riviera} {activehdl=F:/FPGA/e32d/e32d.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Write_Clock_Frequency {100} CONFIG.Full_Threshold_Assert_Value {998} CONFIG.Full_Threshold_Negate_Value {997}] [get_ips uartdataoutfifo]
generate_target all [get_files  F:/FPGA/e32d/e32d.srcs/sources_1/ip/uartdataoutfifo/uartdataoutfifo.xci]
export_ip_user_files -of_objects [get_files F:/FPGA/e32d/e32d.srcs/sources_1/ip/uartdataoutfifo/uartdataoutfifo.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files F:/FPGA/e32d/e32d.srcs/sources_1/ip/uartdataoutfifo/uartdataoutfifo.xci] -directory F:/FPGA/e32d/e32d.ip_user_files/sim_scripts -ip_user_files_dir F:/FPGA/e32d/e32d.ip_user_files -ipstatic_source_dir F:/FPGA/e32d/e32d.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/FPGA/e32d/e32d.cache/compile_simlib/modelsim} {questa=F:/FPGA/e32d/e32d.cache/compile_simlib/questa} {riviera=F:/FPGA/e32d/e32d.cache/compile_simlib/riviera} {activehdl=F:/FPGA/e32d/e32d.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Read_Clock_Frequency {100}] [get_ips uartdatainfifo]
generate_target all [get_files  F:/FPGA/e32d/e32d.srcs/sources_1/ip/uartdatainfifo/uartdatainfifo.xci]
export_ip_user_files -of_objects [get_files F:/FPGA/e32d/e32d.srcs/sources_1/ip/uartdatainfifo/uartdatainfifo.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files F:/FPGA/e32d/e32d.srcs/sources_1/ip/uartdatainfifo/uartdatainfifo.xci] -directory F:/FPGA/e32d/e32d.ip_user_files/sim_scripts -ip_user_files_dir F:/FPGA/e32d/e32d.ip_user_files -ipstatic_source_dir F:/FPGA/e32d/e32d.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/FPGA/e32d/e32d.cache/compile_simlib/modelsim} {questa=F:/FPGA/e32d/e32d.cache/compile_simlib/questa} {riviera=F:/FPGA/e32d/e32d.cache/compile_simlib/riviera} {activehdl=F:/FPGA/e32d/e32d.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run impl_1
close [ open F:/FPGA/e32d/e32d.srcs/sources_1/new/decoder.sv w ]
add_files F:/FPGA/e32d/e32d.srcs/sources_1/new/decoder.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run impl_1
reset_run synth_1
set_property strategy {Vivado Synthesis Defaults} [get_runs synth_1]
set_property STEPS.SYNTH_DESIGN.ARGS.GATED_CLOCK_CONVERSION on [get_runs synth_1]
set_property STEPS.SYNTH_DESIGN.ARGS.GATED_CLOCK_CONVERSION off [get_runs synth_1]
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run impl_1
reset_run synth_1
generate_target Simulation [get_files F:/FPGA/e32d/e32d.srcs/sources_1/ip/axi4litebram64/axi4litebram64.xci]
export_ip_user_files -of_objects [get_files F:/FPGA/e32d/e32d.srcs/sources_1/ip/axi4litebram64/axi4litebram64.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files F:/FPGA/e32d/e32d.srcs/sources_1/ip/axi4litebram64/axi4litebram64.xci] -directory F:/FPGA/e32d/e32d.ip_user_files/sim_scripts -ip_user_files_dir F:/FPGA/e32d/e32d.ip_user_files -ipstatic_source_dir F:/FPGA/e32d/e32d.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/FPGA/e32d/e32d.cache/compile_simlib/modelsim} {questa=F:/FPGA/e32d/e32d.cache/compile_simlib/questa} {riviera=F:/FPGA/e32d/e32d.cache/compile_simlib/riviera} {activehdl=F:/FPGA/e32d/e32d.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config F:/FPGA/e32d/e32d.srcs/sim_1/imports/e32d/simhat_behav.wcfg
source simhat.tcl
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run all
close_sim
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {F:/FPGA/e32d/e32d.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {F:/FPGA/e32d/e32d.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
close_hw_manager
close_project
open_project F:/FPGA/e32e/e32e.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {F:/FPGA/e32e/e32e.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {F:/FPGA/e32e/e32e.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
close_hw_manager
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {F:/FPGA/e32e/e32e.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {F:/FPGA/e32e/e32e.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
close_hw_manager
reset_run synth_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {F:/FPGA/e32e/e32e.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {F:/FPGA/e32e/e32e.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {F:/FPGA/e32e/e32e.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {F:/FPGA/e32e/e32e.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
close_hw_manager
