vendor_name = ModelSim
source_file = 1, C:/Users/10692179/Downloads/UC-Final/Register.bdf
source_file = 1, C:/Users/10692179/Downloads/UC-Final/data.mif
source_file = 1, C:/Users/10692179/Downloads/UC-Final/ROM.qip
source_file = 1, C:/Users/10692179/Downloads/UC-Final/ROM.vhd
source_file = 1, MemoryROM.bdf
source_file = 1, C:/Users/10692179/Downloads/UC-Final/CPU.bdf
source_file = 1, C:/Users/10692179/Downloads/UC-Final/output_files/Chain1.cdf
source_file = 1, output_files/UC.bdf
source_file = 1, C:/Users/10692179/Downloads/UC-Final/Contador.bdf
source_file = 1, C:/Users/10692179/Downloads/UC-Final/UC.bdf
source_file = 1, C:/Users/10692179/Downloads/UC-Final/output_files/Chain2.cdf
source_file = 1, C:/Users/10692179/Downloads/UC-Final/debugger.bdf
source_file = 1, C:/Users/10692179/Downloads/UC-Final/output_files/Chain3.cdf
source_file = 1, C:/Users/10692179/Downloads/UC-Final/output_files/Chain5.cdf
source_file = 1, C:/Users/10692179/Downloads/UC-Final/output_files/Chain8.cdf
source_file = 1, C:/Users/10692179/Downloads/UC-Final/Chain10.cdf
source_file = 1, C:/Users/10692179/Downloads/UC-Final/output_files/Chain27.cdf
source_file = 1, C:/Users/10692179/Downloads/UC-Final/output_files/Chain32.cdf
source_file = 1, C:/Users/10692179/Downloads/UC-Final/output_files/Chain33.cdf
source_file = 1, C:/Users/10692179/Downloads/UC-Final/Ulala.bdf
source_file = 1, C:/Users/10692179/Downloads/UC-Final/output_files/ContadorAssincrono.bdf
source_file = 1, c:/altera/14.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/14.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/14.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/14.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/10692179/Downloads/UC-Final/hexade.bdf
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/aglobal141.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/10692179/Downloads/UC-Final/db/mux_vjc.tdf
source_file = 1, C:/Users/10692179/Downloads/UC-Final/shift-left1.bdf
source_file = 1, C:/Users/10692179/Downloads/UC-Final/somasubtrai.bdf
source_file = 1, C:/Users/10692179/Downloads/UC-Final/cont.bdf
source_file = 1, C:/Users/10692179/Downloads/UC-Final/somatop.bdf
source_file = 1, C:/Users/10692179/Downloads/UC-Final/shift-right1.bdf
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, C:/Users/10692179/Downloads/UC-Final/db/altsyncram_1u14.tdf
source_file = 1, C:/Users/10692179/Downloads/UC-Final/debouncer.v
source_file = 1, C:/Users/10692179/Downloads/UC-Final/db/mux_tjc.tdf
design_name = CPU
instance = comp, \HEX0[6]~output\, HEX0[6]~output, CPU, 1
instance = comp, \HEX0[5]~output\, HEX0[5]~output, CPU, 1
instance = comp, \HEX0[4]~output\, HEX0[4]~output, CPU, 1
instance = comp, \HEX0[3]~output\, HEX0[3]~output, CPU, 1
instance = comp, \HEX0[2]~output\, HEX0[2]~output, CPU, 1
instance = comp, \HEX0[1]~output\, HEX0[1]~output, CPU, 1
instance = comp, \HEX0[0]~output\, HEX0[0]~output, CPU, 1
instance = comp, \HEX1[6]~output\, HEX1[6]~output, CPU, 1
instance = comp, \HEX1[5]~output\, HEX1[5]~output, CPU, 1
instance = comp, \HEX1[4]~output\, HEX1[4]~output, CPU, 1
instance = comp, \HEX1[3]~output\, HEX1[3]~output, CPU, 1
instance = comp, \HEX1[2]~output\, HEX1[2]~output, CPU, 1
instance = comp, \HEX1[1]~output\, HEX1[1]~output, CPU, 1
instance = comp, \HEX1[0]~output\, HEX1[0]~output, CPU, 1
instance = comp, \HEX2[6]~output\, HEX2[6]~output, CPU, 1
instance = comp, \HEX2[5]~output\, HEX2[5]~output, CPU, 1
instance = comp, \HEX2[4]~output\, HEX2[4]~output, CPU, 1
instance = comp, \HEX2[3]~output\, HEX2[3]~output, CPU, 1
instance = comp, \HEX2[2]~output\, HEX2[2]~output, CPU, 1
instance = comp, \HEX2[1]~output\, HEX2[1]~output, CPU, 1
instance = comp, \HEX2[0]~output\, HEX2[0]~output, CPU, 1
instance = comp, \HEX3[6]~output\, HEX3[6]~output, CPU, 1
instance = comp, \HEX3[5]~output\, HEX3[5]~output, CPU, 1
instance = comp, \HEX3[4]~output\, HEX3[4]~output, CPU, 1
instance = comp, \HEX3[3]~output\, HEX3[3]~output, CPU, 1
instance = comp, \HEX3[2]~output\, HEX3[2]~output, CPU, 1
instance = comp, \HEX3[1]~output\, HEX3[1]~output, CPU, 1
instance = comp, \HEX3[0]~output\, HEX3[0]~output, CPU, 1
instance = comp, \HEX4[6]~output\, HEX4[6]~output, CPU, 1
instance = comp, \HEX4[5]~output\, HEX4[5]~output, CPU, 1
instance = comp, \HEX4[4]~output\, HEX4[4]~output, CPU, 1
instance = comp, \HEX4[3]~output\, HEX4[3]~output, CPU, 1
instance = comp, \HEX4[2]~output\, HEX4[2]~output, CPU, 1
instance = comp, \HEX4[1]~output\, HEX4[1]~output, CPU, 1
instance = comp, \HEX4[0]~output\, HEX4[0]~output, CPU, 1
instance = comp, \HEX5[6]~output\, HEX5[6]~output, CPU, 1
instance = comp, \HEX5[5]~output\, HEX5[5]~output, CPU, 1
instance = comp, \HEX5[4]~output\, HEX5[4]~output, CPU, 1
instance = comp, \HEX5[3]~output\, HEX5[3]~output, CPU, 1
instance = comp, \HEX5[2]~output\, HEX5[2]~output, CPU, 1
instance = comp, \HEX5[1]~output\, HEX5[1]~output, CPU, 1
instance = comp, \HEX5[0]~output\, HEX5[0]~output, CPU, 1
instance = comp, \LEDR[7]~output\, LEDR[7]~output, CPU, 1
instance = comp, \LEDR[6]~output\, LEDR[6]~output, CPU, 1
instance = comp, \LEDR[5]~output\, LEDR[5]~output, CPU, 1
instance = comp, \LEDR[4]~output\, LEDR[4]~output, CPU, 1
instance = comp, \LEDR[3]~output\, LEDR[3]~output, CPU, 1
instance = comp, \LEDR[2]~output\, LEDR[2]~output, CPU, 1
instance = comp, \LEDR[1]~output\, LEDR[1]~output, CPU, 1
instance = comp, \LEDR[0]~output\, LEDR[0]~output, CPU, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, CPU, 1
instance = comp, \CLOCK_50~inputCLKENA0\, CLOCK_50~inputCLKENA0, CPU, 1
instance = comp, \ManualClock~input\, ManualClock~input, CPU, 1
instance = comp, \instDB|intermediate\, instDB|intermediate, CPU, 1
instance = comp, \instDB|Add0~29\, instDB|Add0~29, CPU, 1
instance = comp, \instDB|always0~0\, instDB|always0~0, CPU, 1
instance = comp, \instDB|Add0~1\, instDB|Add0~1, CPU, 1
instance = comp, \instDB|Add0~61\, instDB|Add0~61, CPU, 1
instance = comp, \instDB|counter[8]\, instDB|counter[8], CPU, 1
instance = comp, \instDB|Add0~57\, instDB|Add0~57, CPU, 1
instance = comp, \instDB|counter[9]\, instDB|counter[9], CPU, 1
instance = comp, \instDB|Add0~53\, instDB|Add0~53, CPU, 1
instance = comp, \instDB|counter[10]\, instDB|counter[10], CPU, 1
instance = comp, \instDB|Add0~49\, instDB|Add0~49, CPU, 1
instance = comp, \instDB|counter[11]\, instDB|counter[11], CPU, 1
instance = comp, \instDB|Add0~45\, instDB|Add0~45, CPU, 1
instance = comp, \instDB|counter[12]\, instDB|counter[12], CPU, 1
instance = comp, \instDB|Add0~41\, instDB|Add0~41, CPU, 1
instance = comp, \instDB|counter[13]\, instDB|counter[13], CPU, 1
instance = comp, \instDB|Add0~37\, instDB|Add0~37, CPU, 1
instance = comp, \instDB|counter[14]\, instDB|counter[14], CPU, 1
instance = comp, \instDB|Add0~33\, instDB|Add0~33, CPU, 1
instance = comp, \instDB|counter[15]\, instDB|counter[15], CPU, 1
instance = comp, \instDB|outb~1\, instDB|outb~1, CPU, 1
instance = comp, \instDB|outb~2\, instDB|outb~2, CPU, 1
instance = comp, \instDB|outb~0\, instDB|outb~0, CPU, 1
instance = comp, \instDB|outb~4\, instDB|outb~4, CPU, 1
instance = comp, \instDB|counter[0]\, instDB|counter[0], CPU, 1
instance = comp, \instDB|Add0~25\, instDB|Add0~25, CPU, 1
instance = comp, \instDB|counter[1]\, instDB|counter[1], CPU, 1
instance = comp, \instDB|Add0~21\, instDB|Add0~21, CPU, 1
instance = comp, \instDB|counter[2]\, instDB|counter[2], CPU, 1
instance = comp, \instDB|Add0~17\, instDB|Add0~17, CPU, 1
instance = comp, \instDB|counter[3]\, instDB|counter[3], CPU, 1
instance = comp, \instDB|Add0~13\, instDB|Add0~13, CPU, 1
instance = comp, \instDB|counter[4]\, instDB|counter[4], CPU, 1
instance = comp, \instDB|Add0~9\, instDB|Add0~9, CPU, 1
instance = comp, \instDB|counter[5]\, instDB|counter[5], CPU, 1
instance = comp, \instDB|Add0~5\, instDB|Add0~5, CPU, 1
instance = comp, \instDB|counter[6]\, instDB|counter[6], CPU, 1
instance = comp, \instDB|counter[7]\, instDB|counter[7], CPU, 1
instance = comp, \instDB|outb~3\, instDB|outb~3, CPU, 1
instance = comp, \instDB|outb\, instDB|outb, CPU, 1
instance = comp, \inst23|inst21~0\, inst23|inst21~0, CPU, 1
instance = comp, \inst23|inst21~feeder\, inst23|inst21~feeder, CPU, 1
instance = comp, \ManualReset~input\, ManualReset~input, CPU, 1
instance = comp, \inst23|inst29~0\, inst23|inst29~0, CPU, 1
instance = comp, \inst23|inst21\, inst23|inst21, CPU, 1
instance = comp, \inst23|inst22~0\, inst23|inst22~0, CPU, 1
instance = comp, \inst23|inst22\, inst23|inst22, CPU, 1
instance = comp, \inst23|inst30~0\, inst23|inst30~0, CPU, 1
instance = comp, \inst23|inst30\, inst23|inst30, CPU, 1
instance = comp, \inst23|inst31\, inst23|inst31, CPU, 1
instance = comp, \inst23|inst31~0\, inst23|inst31~0, CPU, 1
instance = comp, \inst23|inst31~feeder\, inst23|inst31~feeder, CPU, 1
instance = comp, \inst23|inst31~DUPLICATE\, inst23|inst31~DUPLICATE, CPU, 1
instance = comp, \MEMORY|altsyncram_component|auto_generated|ram_block1a0\, MEMORY|altsyncram_component|auto_generated|ram_block1a0, CPU, 1
instance = comp, \inst1|inst15\, inst1|inst15, CPU, 1
instance = comp, \inst23|inst25\, inst23|inst25, CPU, 1
instance = comp, \inst23|inst20~1\, inst23|inst20~1, CPU, 1
instance = comp, \inst23|inst20~3\, inst23|inst20~3, CPU, 1
instance = comp, \inst23|inst20~0\, inst23|inst20~0, CPU, 1
instance = comp, \inst23|inst20~_emulated\, inst23|inst20~_emulated, CPU, 1
instance = comp, \inst23|inst20~2\, inst23|inst20~2, CPU, 1
instance = comp, \inst1|inst14\, inst1|inst14, CPU, 1
instance = comp, \inst23|inst24\, inst23|inst24, CPU, 1
instance = comp, \inst23|inst19~1\, inst23|inst19~1, CPU, 1
instance = comp, \inst23|inst19~3\, inst23|inst19~3, CPU, 1
instance = comp, \inst23|inst19~0\, inst23|inst19~0, CPU, 1
instance = comp, \inst23|inst19~_emulated\, inst23|inst19~_emulated, CPU, 1
instance = comp, \inst23|inst19~2\, inst23|inst19~2, CPU, 1
instance = comp, \inst1|inst13\, inst1|inst13, CPU, 1
instance = comp, \inst23|inst23\, inst23|inst23, CPU, 1
instance = comp, \inst23|inst18~1\, inst23|inst18~1, CPU, 1
instance = comp, \inst23|inst18~3\, inst23|inst18~3, CPU, 1
instance = comp, \inst23|inst18~0\, inst23|inst18~0, CPU, 1
instance = comp, \inst23|inst18~_emulated\, inst23|inst18~_emulated, CPU, 1
instance = comp, \inst23|inst18~2\, inst23|inst18~2, CPU, 1
instance = comp, \inst1|inst12\, inst1|inst12, CPU, 1
instance = comp, \inst23|inst10\, inst23|inst10, CPU, 1
instance = comp, \inst23|inst9~1\, inst23|inst9~1, CPU, 1
instance = comp, \inst23|inst\, inst23|inst, CPU, 1
instance = comp, \inst23|inst9~3\, inst23|inst9~3, CPU, 1
instance = comp, \inst23|inst9~0\, inst23|inst9~0, CPU, 1
instance = comp, \inst23|inst9~_emulated\, inst23|inst9~_emulated, CPU, 1
instance = comp, \inst23|inst9~2\, inst23|inst9~2, CPU, 1
instance = comp, \inst15|inst8\, inst15|inst8, CPU, 1
instance = comp, \inst14|inst8\, inst14|inst8, CPU, 1
instance = comp, \inst15|inst12\, inst15|inst12, CPU, 1
instance = comp, \inst14|inst2\, inst14|inst2, CPU, 1
instance = comp, \ULA|inst7|inst1|inst8|inst3\, ULA|inst7|inst1|inst8|inst3, CPU, 1
instance = comp, \inst14|inst\, inst14|inst, CPU, 1
instance = comp, \ULA|instmux|auto_generated|l2_w0_n0_mux_dataout~0\, ULA|instmux|auto_generated|l2_w0_n0_mux_dataout~0, CPU, 1
instance = comp, \inst15|inst\, inst15|inst, CPU, 1
instance = comp, \inst9|auto_generated|l1_w0_n0_mux_dataout~0\, inst9|auto_generated|l1_w0_n0_mux_dataout~0, CPU, 1
instance = comp, \inst14|inst1\, inst14|inst1, CPU, 1
instance = comp, \ULA|inst7|inst1|inst9|inst3\, ULA|inst7|inst1|inst9|inst3, CPU, 1
instance = comp, \rtl~0\, rtl~0, CPU, 1
instance = comp, \inst15|inst1\, inst15|inst1, CPU, 1
instance = comp, \inst9|auto_generated|l1_w1_n0_mux_dataout~0\, inst9|auto_generated|l1_w1_n0_mux_dataout~0, CPU, 1
instance = comp, \ULA|inst8|inst1|inst8|inst5\, ULA|inst8|inst1|inst8|inst5, CPU, 1
instance = comp, \ULA|inst7|inst1|inst8|inst5\, ULA|inst7|inst1|inst8|inst5, CPU, 1
instance = comp, \rtl~1\, rtl~1, CPU, 1
instance = comp, \inst15|inst2\, inst15|inst2, CPU, 1
instance = comp, \inst14|inst3\, inst14|inst3, CPU, 1
instance = comp, \ULA|inst8|inst1|inst|inst5~0\, ULA|inst8|inst1|inst|inst5~0, CPU, 1
instance = comp, \inst9|auto_generated|l1_w2_n0_mux_dataout~0\, inst9|auto_generated|l1_w2_n0_mux_dataout~0, CPU, 1
instance = comp, \ULA|inst7|inst1|inst8|inst6\, ULA|inst7|inst1|inst8|inst6, CPU, 1
instance = comp, \ULA|inst8|inst1|inst8|inst6\, ULA|inst8|inst1|inst8|inst6, CPU, 1
instance = comp, \ULA|instmux|auto_generated|l2_w3_n0_mux_dataout~0\, ULA|instmux|auto_generated|l2_w3_n0_mux_dataout~0, CPU, 1
instance = comp, \inst15|inst3\, inst15|inst3, CPU, 1
instance = comp, \inst|inst22~0\, inst|inst22~0, CPU, 1
instance = comp, \inst|inst6~0\, inst|inst6~0, CPU, 1
instance = comp, \inst|inst32~0\, inst|inst32~0, CPU, 1
instance = comp, \inst|inst27~0\, inst|inst27~0, CPU, 1
instance = comp, \inst|instoi~0\, inst|instoi~0, CPU, 1
instance = comp, \inst|inst16~0\, inst|inst16~0, CPU, 1
instance = comp, \inst|PinA~0\, inst|PinA~0, CPU, 1
instance = comp, \inst17|inst22~0\, inst17|inst22~0, CPU, 1
instance = comp, \inst17|inst6~0\, inst17|inst6~0, CPU, 1
instance = comp, \inst17|inst32~0\, inst17|inst32~0, CPU, 1
instance = comp, \inst17|inst27~0\, inst17|inst27~0, CPU, 1
instance = comp, \inst17|instoi~0\, inst17|instoi~0, CPU, 1
instance = comp, \inst17|inst16~0\, inst17|inst16~0, CPU, 1
instance = comp, \inst17|PinA~0\, inst17|PinA~0, CPU, 1
instance = comp, \inst3|inst22~0\, inst3|inst22~0, CPU, 1
instance = comp, \inst3|inst6~0\, inst3|inst6~0, CPU, 1
instance = comp, \inst3|inst32~0\, inst3|inst32~0, CPU, 1
instance = comp, \inst3|inst27~0\, inst3|inst27~0, CPU, 1
instance = comp, \inst3|instoi~0\, inst3|instoi~0, CPU, 1
instance = comp, \inst3|inst16~0\, inst3|inst16~0, CPU, 1
instance = comp, \inst3|PinA~0\, inst3|PinA~0, CPU, 1
instance = comp, \inst4|inst22~0\, inst4|inst22~0, CPU, 1
instance = comp, \inst4|inst6~0\, inst4|inst6~0, CPU, 1
instance = comp, \inst4|inst32~0\, inst4|inst32~0, CPU, 1
instance = comp, \inst4|inst27~0\, inst4|inst27~0, CPU, 1
instance = comp, \inst4|instoi~0\, inst4|instoi~0, CPU, 1
instance = comp, \inst4|inst16~0\, inst4|inst16~0, CPU, 1
instance = comp, \inst4|PinA~0\, inst4|PinA~0, CPU, 1
instance = comp, \inst5|inst22~0\, inst5|inst22~0, CPU, 1
instance = comp, \inst5|inst6~0\, inst5|inst6~0, CPU, 1
instance = comp, \inst5|inst32~0\, inst5|inst32~0, CPU, 1
instance = comp, \inst5|inst27~0\, inst5|inst27~0, CPU, 1
instance = comp, \inst5|instoi~0\, inst5|instoi~0, CPU, 1
instance = comp, \inst5|inst16~0\, inst5|inst16~0, CPU, 1
instance = comp, \inst5|PinA~0\, inst5|PinA~0, CPU, 1
instance = comp, \inst6|inst22~0\, inst6|inst22~0, CPU, 1
instance = comp, \inst6|inst6~0\, inst6|inst6~0, CPU, 1
instance = comp, \inst6|inst32~0\, inst6|inst32~0, CPU, 1
instance = comp, \inst6|inst27~0\, inst6|inst27~0, CPU, 1
instance = comp, \inst6|instoi~0\, inst6|instoi~0, CPU, 1
instance = comp, \inst6|inst16~0\, inst6|inst16~0, CPU, 1
instance = comp, \inst6|PinA~0\, inst6|PinA~0, CPU, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, CPU, 1
