/* These addresses are extracted from reading the jump table
 * in the Blackfin on-chip bootrom firmware.
 */

#define _BOOTROM_RESET 0xEF000000
#define _BOOTROM_FINAL_INIT 0xEF000002
#define _BOOTROM_PDMA 0xEF000004
#define _BOOTROM_MDMA 0xEF000006
#define _BOOTROM_MEMBOOT 0xEF000008
#define _BOOTROM_TWIBOOT 0xEF00000C
#define _BOOTROM_SPIBOOT 0xEF00000A
/* reserved 0xEF00000E */
/* reserved 0xEF000010 former _BOOTROM_GET_DXE_ADDRESS_FLASH */
/* reserved 0xEF000012 former _BOOTROM_GET_DXE_ADDRESS_SPI */
/* reserved 0xEF000014 former _BOOTROM_GET_DXE_ADDRESS_TWI */
/* reserved 0xEF000016 */
/* reserved 0xEF000018 */
#define _BOOTROM_OTP_READ 0xEF00001A
#define _BOOTROM_OTP_WRITE 0xEF00001C
#define _BOOTROM_ECC_TABLE 0xEF00001E
#define _BOOTROM_BOOTKERNEL 0xEF000020
#define _BOOTROM_GETPORT 0xEF000022
#define _BOOTROM_NMI 0xEF000024
#define _BOOTROM_HWERROR 0xEF000026
#define _BOOTROM_EXCEPTION 0xEF000028
#define _BOOTROM_CRC32 0xEF000030
#define _BOOTROM_CRC32POLY 0xEF000032
#define _BOOTROM_CRC32CALLBACK 0xEF000034
#define _BOOTROM_CRC32INITCODE 0xEF000036

#define _BOOTROM_DO_PERIPHERAL_DMA _BOOTROM_PDMA
#define _BOOTROM_DO_MEMORY_DMA _BOOTROM_MDMA
#define _BOOTROM_BOOT_DXE_FLASH _BOOTROM_MEMBOOT
#define _BOOTROM_BOOT_DXE_TWI _BOOTROM_TWIBOOT
#define _BOOTROM_BOOT_DXE_SPI _BOOTROM_SPIBOOT
