# RISC-V-core
Building a RISC-V cpu core from scratch in Transactional level verilog
Logic diagram of the final RISC-V CPU core. Ctrl-click here to [explore in its own tab](https://raw.githubusercontent.com/stevehoover/LF-Building-a-RISC-V-CPU-Core/main/lib/riscv.svg)


