###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         6791   # Number of WRITE/WRITEP commands
num_reads_done                 =       266941   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       220357   # Number of read row buffer hits
num_read_cmds                  =       266941   # Number of READ/READP commands
num_writes_done                =         6799   # Number of read requests issued
num_write_row_hits             =         5081   # Number of write row buffer hits
num_act_cmds                   =        48393   # Number of ACT commands
num_pre_cmds                   =        48369   # Number of PRE commands
num_ondemand_pres              =        31300   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8921968   # Cyles of rank active rank.0
rank_active_cycles.1           =      8482906   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1078032   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1517094   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       245178   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         1830   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          511   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          716   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1349   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2527   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         6204   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          958   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           36   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           56   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        14375   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =           10   # Write cmd latency (cycles)
write_latency[40-59]           =           39   # Write cmd latency (cycles)
write_latency[60-79]           =           80   # Write cmd latency (cycles)
write_latency[80-99]           =           97   # Write cmd latency (cycles)
write_latency[100-119]         =          146   # Write cmd latency (cycles)
write_latency[120-139]         =          171   # Write cmd latency (cycles)
write_latency[140-159]         =          234   # Write cmd latency (cycles)
write_latency[160-179]         =          230   # Write cmd latency (cycles)
write_latency[180-199]         =          225   # Write cmd latency (cycles)
write_latency[200-]            =         5559   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       149773   # Read request latency (cycles)
read_latency[40-59]            =        41621   # Read request latency (cycles)
read_latency[60-79]            =        30941   # Read request latency (cycles)
read_latency[80-99]            =         7244   # Read request latency (cycles)
read_latency[100-119]          =         7103   # Read request latency (cycles)
read_latency[120-139]          =         5136   # Read request latency (cycles)
read_latency[140-159]          =         2691   # Read request latency (cycles)
read_latency[160-179]          =         2120   # Read request latency (cycles)
read_latency[180-199]          =         1799   # Read request latency (cycles)
read_latency[200-]             =        18513   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.39007e+07   # Write energy
read_energy                    =  1.07631e+09   # Read energy
act_energy                     =  1.32403e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  5.17455e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  7.28205e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.56731e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.29333e+09   # Active standby energy rank.1
average_read_latency           =      70.9488   # Average read request latency (cycles)
average_interarrival           =      36.5307   # Average request interarrival latency (cycles)
total_energy                   =  1.40536e+10   # Total energy (pJ)
average_power                  =      1405.36   # Average power (mW)
average_bandwidth              =      2.33591   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        15785   # Number of WRITE/WRITEP commands
num_reads_done                 =       313189   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       256836   # Number of read row buffer hits
num_read_cmds                  =       313189   # Number of READ/READP commands
num_writes_done                =        15790   # Number of read requests issued
num_write_row_hits             =         9087   # Number of write row buffer hits
num_act_cmds                   =        63205   # Number of ACT commands
num_pre_cmds                   =        63173   # Number of PRE commands
num_ondemand_pres              =        43404   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8649781   # Cyles of rank active rank.0
rank_active_cycles.1           =      8631081   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1350219   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1368919   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       300983   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         1205   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          443   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          731   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1393   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2629   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         6307   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          759   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           33   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           53   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        14443   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =           16   # Write cmd latency (cycles)
write_latency[40-59]           =           13   # Write cmd latency (cycles)
write_latency[60-79]           =           66   # Write cmd latency (cycles)
write_latency[80-99]           =          145   # Write cmd latency (cycles)
write_latency[100-119]         =          198   # Write cmd latency (cycles)
write_latency[120-139]         =          378   # Write cmd latency (cycles)
write_latency[140-159]         =          453   # Write cmd latency (cycles)
write_latency[160-179]         =          595   # Write cmd latency (cycles)
write_latency[180-199]         =          727   # Write cmd latency (cycles)
write_latency[200-]            =        13194   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       157092   # Read request latency (cycles)
read_latency[40-59]            =        51690   # Read request latency (cycles)
read_latency[60-79]            =        39940   # Read request latency (cycles)
read_latency[80-99]            =        10926   # Read request latency (cycles)
read_latency[100-119]          =         8919   # Read request latency (cycles)
read_latency[120-139]          =         6579   # Read request latency (cycles)
read_latency[140-159]          =         3560   # Read request latency (cycles)
read_latency[160-179]          =         2808   # Read request latency (cycles)
read_latency[180-199]          =         2255   # Read request latency (cycles)
read_latency[200-]             =        29420   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.87987e+07   # Write energy
read_energy                    =  1.26278e+09   # Read energy
act_energy                     =  1.72929e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  6.48105e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  6.57081e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.39746e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.38579e+09   # Active standby energy rank.1
average_read_latency           =      90.8573   # Average read request latency (cycles)
average_interarrival           =      30.3968   # Average request interarrival latency (cycles)
total_energy                   =  1.43076e+10   # Total energy (pJ)
average_power                  =      1430.76   # Average power (mW)
average_bandwidth              =      2.80729   # Average bandwidth
