Reading OpenROAD database at '/mnt/d/APIC/FIR_Openlane/Shifter/runs/RUN_2024-06-17_19-51-50/41-openroad-repairantennas/1-diodeinsertion/shifter.odb'…
Reading library file at '/home/nurwiyoso14/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib'…
Reading design constraints file at '/nix/store/ly0xjc8f0gmgmckxcrs0bw8vqc9gf9bk-python3-3.11.6-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 5
[INFO] Setting input delay to: 5
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 12 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   shifter
Die area:                 ( 0 0 ) ( 800000 800000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     10909
Number of terminals:      260
Number of snets:          2
Number of nets:           1037

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
[INFO DRT-0164] Number of unique instances = 46.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 74132.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 27187.
[INFO DRT-0033] via shape region query size = 8610.
[INFO DRT-0033] met2 shape region query size = 5422.
[INFO DRT-0033] via2 shape region query size = 6888.
[INFO DRT-0033] met3 shape region query size = 5168.
[INFO DRT-0033] via3 shape region query size = 6888.
[INFO DRT-0033] met4 shape region query size = 1746.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 90 pins.
[INFO DRT-0081]   Complete 40 unique inst patterns.
[INFO DRT-0084]   Complete 870 groups.
#scanned instances     = 10909
#unique  instances     = 46
#stdCellGenAp          = 999
#stdCellValidPlanarAp  = 28
#stdCellValidViaAp     = 619
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 2518
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:00, memory = 145.07 (MB), peak = 145.07 (MB)

Number of guides:     6815

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 115 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 115 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 2395.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 2172.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 1018.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 3.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 3413 vertical wires in 3 frboxes and 2175 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 95 vertical wires in 3 frboxes and 497 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:00, memory = 165.85 (MB), peak = 172.51 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 165.85 (MB), peak = 172.51 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 225.61 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 257.82 (MB).
    Completing 30% with 57 violations.
    elapsed time = 00:00:00, memory = 259.98 (MB).
    Completing 40% with 57 violations.
    elapsed time = 00:00:00, memory = 268.68 (MB).
    Completing 50% with 57 violations.
    elapsed time = 00:00:00, memory = 270.23 (MB).
    Completing 60% with 74 violations.
    elapsed time = 00:00:01, memory = 275.56 (MB).
    Completing 70% with 74 violations.
    elapsed time = 00:00:01, memory = 280.46 (MB).
    Completing 80% with 137 violations.
    elapsed time = 00:00:02, memory = 287.68 (MB).
    Completing 90% with 137 violations.
    elapsed time = 00:00:02, memory = 289.22 (MB).
    Completing 100% with 162 violations.
    elapsed time = 00:00:02, memory = 293.86 (MB).
[INFO DRT-0199]   Number of violations = 304.
Viol/Layer         li1   met1    via   met2
Metal Spacing        1     54      0     15
Recheck              0    111      0     31
Short                0     91      1      0
[INFO DRT-0267] cpu time = 00:00:25, elapsed time = 00:00:03, memory = 630.45 (MB), peak = 642.41 (MB)
Total wire length = 49587 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 22612 um.
Total wire length on LAYER met2 = 26479 um.
Total wire length on LAYER met3 = 495 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 5554.
Up-via summary (total 5554):.

-----------------------
 FR_MASTERSLICE       0
            li1    2812
           met1    2738
           met2       4
           met3       0
           met4       0
-----------------------
                   5554


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 304 violations.
    elapsed time = 00:00:00, memory = 630.45 (MB).
    Completing 20% with 304 violations.
    elapsed time = 00:00:00, memory = 630.45 (MB).
    Completing 30% with 227 violations.
    elapsed time = 00:00:00, memory = 635.54 (MB).
    Completing 40% with 227 violations.
    elapsed time = 00:00:00, memory = 636.32 (MB).
    Completing 50% with 227 violations.
    elapsed time = 00:00:00, memory = 639.15 (MB).
    Completing 60% with 173 violations.
    elapsed time = 00:00:01, memory = 639.67 (MB).
    Completing 70% with 173 violations.
    elapsed time = 00:00:01, memory = 639.67 (MB).
    Completing 80% with 94 violations.
    elapsed time = 00:00:01, memory = 640.44 (MB).
    Completing 90% with 94 violations.
    elapsed time = 00:00:01, memory = 641.21 (MB).
    Completing 100% with 19 violations.
    elapsed time = 00:00:02, memory = 642.76 (MB).
[INFO DRT-0199]   Number of violations = 19.
Viol/Layer        met1
Metal Spacing        3
Short               16
[INFO DRT-0267] cpu time = 00:00:23, elapsed time = 00:00:02, memory = 645.99 (MB), peak = 657.79 (MB)
Total wire length = 49353 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 22485 um.
Total wire length on LAYER met2 = 26372 um.
Total wire length on LAYER met3 = 495 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 5466.
Up-via summary (total 5466):.

-----------------------
 FR_MASTERSLICE       0
            li1    2812
           met1    2650
           met2       4
           met3       0
           met4       0
-----------------------
                   5466


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 19 violations.
    elapsed time = 00:00:00, memory = 645.99 (MB).
    Completing 20% with 19 violations.
    elapsed time = 00:00:00, memory = 645.99 (MB).
    Completing 30% with 19 violations.
    elapsed time = 00:00:00, memory = 647.54 (MB).
    Completing 40% with 19 violations.
    elapsed time = 00:00:00, memory = 648.05 (MB).
    Completing 50% with 19 violations.
    elapsed time = 00:00:00, memory = 648.05 (MB).
    Completing 60% with 15 violations.
    elapsed time = 00:00:00, memory = 648.05 (MB).
    Completing 70% with 15 violations.
    elapsed time = 00:00:00, memory = 648.05 (MB).
    Completing 80% with 15 violations.
    elapsed time = 00:00:00, memory = 648.05 (MB).
    Completing 90% with 15 violations.
    elapsed time = 00:00:00, memory = 649.08 (MB).
    Completing 100% with 15 violations.
    elapsed time = 00:00:00, memory = 651.14 (MB).
[INFO DRT-0199]   Number of violations = 15.
Viol/Layer        met1
Metal Spacing        1
Short               14
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:01, memory = 651.14 (MB), peak = 662.80 (MB)
Total wire length = 49306 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 22476 um.
Total wire length on LAYER met2 = 26334 um.
Total wire length on LAYER met3 = 495 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 5457.
Up-via summary (total 5457):.

-----------------------
 FR_MASTERSLICE       0
            li1    2812
           met1    2641
           met2       4
           met3       0
           met4       0
-----------------------
                   5457


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 15 violations.
    elapsed time = 00:00:00, memory = 651.14 (MB).
    Completing 20% with 15 violations.
    elapsed time = 00:00:00, memory = 651.14 (MB).
    Completing 30% with 5 violations.
    elapsed time = 00:00:00, memory = 651.40 (MB).
    Completing 40% with 5 violations.
    elapsed time = 00:00:00, memory = 651.40 (MB).
    Completing 50% with 5 violations.
    elapsed time = 00:00:00, memory = 651.40 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:00, memory = 651.40 (MB).
    Completing 70% with 5 violations.
    elapsed time = 00:00:00, memory = 651.40 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:00, memory = 651.40 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:00, memory = 651.40 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 651.40 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:00, memory = 651.40 (MB), peak = 663.06 (MB)
Total wire length = 49313 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 22468 um.
Total wire length on LAYER met2 = 26346 um.
Total wire length on LAYER met3 = 499 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 5463.
Up-via summary (total 5463):.

-----------------------
 FR_MASTERSLICE       0
            li1    2812
           met1    2645
           met2       6
           met3       0
           met4       0
-----------------------
                   5463


[INFO DRT-0198] Complete detail routing.
Total wire length = 49313 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 22468 um.
Total wire length on LAYER met2 = 26346 um.
Total wire length on LAYER met3 = 499 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 5463.
Up-via summary (total 5463):.

-----------------------
 FR_MASTERSLICE       0
            li1    2812
           met1    2645
           met2       6
           met3       0
           met4       0
-----------------------
                   5463


[INFO DRT-0267] cpu time = 00:01:04, elapsed time = 00:00:06, memory = 651.40 (MB), peak = 663.06 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/mnt/d/APIC/FIR_Openlane/Shifter/runs/RUN_2024-06-17_19-51-50/43-openroad-detailedrouting/shifter.odb'…
Writing netlist to '/mnt/d/APIC/FIR_Openlane/Shifter/runs/RUN_2024-06-17_19-51-50/43-openroad-detailedrouting/shifter.nl.v'…
Writing powered netlist to '/mnt/d/APIC/FIR_Openlane/Shifter/runs/RUN_2024-06-17_19-51-50/43-openroad-detailedrouting/shifter.pnl.v'…
Writing layout to '/mnt/d/APIC/FIR_Openlane/Shifter/runs/RUN_2024-06-17_19-51-50/43-openroad-detailedrouting/shifter.def'…
Writing timing constraints to '/mnt/d/APIC/FIR_Openlane/Shifter/runs/RUN_2024-06-17_19-51-50/43-openroad-detailedrouting/shifter.sdc'…
