$date
	Sat Oct 22 18:46:42 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#803480
b10101 !
1"
#803482
b10101 &
b10101 %
1$
#803483
0"
#803486
b1000000 &
b1000000 %
#803490
b100000 &
b100000 %
#803494
b10000 &
b10000 %
#803498
b1000 &
b1000 %
#803502
b100 &
b100 %
#803506
b10 &
b10 %
#803510
b1 &
1#
b1 %
#803514
b0 &
b0 %
0#
0$
#1829286
b10101 &
b10101 %
1$
1"
#1829287
0"
#1829290
b1000000 &
b1000000 %
#1829294
b100000 &
b100000 %
#1829298
b10000 &
b10000 %
#1829302
b1000 &
b1000 %
#1829306
b100 &
b100 %
#1829310
b10 &
b10 %
#1829314
b1 &
b1 %
1#
#1829318
b0 &
0#
b0 %
0$
#2827230
b10010 &
b10010 %
1$
b10010 !
1"
#2827231
0"
#2827234
b1001 &
b1001 %
#2827238
b11100 &
b11100 %
#2827242
b1110 &
b1110 %
#2827246
b111 &
b111 %
#2827250
b10110 &
b10110 %
#2827254
b1011 &
b1011 %
#2827258
b100010 &
b100010 %
#2827262
b10001 &
b10001 %
#2827266
b110100 &
b110100 %
#2827270
b11010 &
b11010 %
#2827274
b1101 &
b1101 %
#2827278
b101000 &
b101000 %
#2827282
b10100 &
b10100 %
#2827286
b1010 &
b1010 %
#2827290
b101 &
b101 %
#2827294
b10000 &
b10000 %
#2827298
b1000 &
b1000 %
#2827302
b100 &
b100 %
#2827306
b10 &
b10 %
#2827310
b1 &
1#
b1 %
#2827314
b0 &
b0 %
0#
0$
#4500012
