{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1628786718771 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1628786718783 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 13 00:45:18 2021 " "Processing started: Fri Aug 13 00:45:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1628786718783 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628786718783 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU_Design -c CPU_Design " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_Design -c CPU_Design" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628786718783 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1628786720684 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1628786720684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_RAM " "Found entity 1: CPU_RAM" {  } { { "CPU_RAM.v" "" { Text "C:/Users/huang/OneDrive - Imperial College London/DECA/MU0_final_version/CPU_RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628786731575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628786731575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_design.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu_design.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_Design " "Found entity 1: CPU_Design" {  } { { "CPU_Design.bdf" "" { Schematic "C:/Users/huang/OneDrive - Imperial College London/DECA/MU0_final_version/CPU_Design.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628786731586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628786731586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 statemachine " "Found entity 1: statemachine" {  } { { "statemachine.v" "" { Text "C:/Users/huang/OneDrive - Imperial College London/DECA/MU0_final_version/statemachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628786731601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628786731601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerx3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registerx3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 registerx3 " "Found entity 1: registerx3" {  } { { "registerx3.bdf" "" { Schematic "C:/Users/huang/OneDrive - Imperial College London/DECA/MU0_final_version/registerx3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628786731611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628786731611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.v" "" { Text "C:/Users/huang/OneDrive - Imperial College London/DECA/MU0_final_version/Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628786731626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628786731626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare.v 1 1 " "Found 1 design units, including 1 entities, in source file compare.v" { { "Info" "ISGN_ENTITY_NAME" "1 compare " "Found entity 1: compare" {  } { { "compare.v" "" { Text "C:/Users/huang/OneDrive - Imperial College London/DECA/MU0_final_version/compare.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628786731643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628786731643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldi_select.v 1 1 " "Found 1 design units, including 1 entities, in source file ldi_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 LDI_select " "Found entity 1: LDI_select" {  } { { "LDI_select.v" "" { Text "C:/Users/huang/OneDrive - Imperial College London/DECA/MU0_final_version/LDI_select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628786731659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628786731659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scan_led_hex_disp.v 1 1 " "Found 1 design units, including 1 entities, in source file scan_led_hex_disp.v" { { "Info" "ISGN_ENTITY_NAME" "1 scan_led_hex_disp " "Found entity 1: scan_led_hex_disp" {  } { { "scan_led_hex_disp.v" "" { Text "C:/Users/huang/OneDrive - Imperial College London/DECA/MU0_final_version/scan_led_hex_disp.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628786731674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628786731674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clktick.v 1 1 " "Found 1 design units, including 1 entities, in source file clktick.v" { { "Info" "ISGN_ENTITY_NAME" "1 clktick " "Found entity 1: clktick" {  } { { "clktick.v" "" { Text "C:/Users/huang/OneDrive - Imperial College London/DECA/MU0_final_version/clktick.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628786731691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628786731691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_add.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_add " "Found entity 1: fifo_add" {  } { { "fifo_add.v" "" { Text "C:/Users/huang/OneDrive - Imperial College London/DECA/MU0_final_version/fifo_add.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628786731705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628786731705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "bin2bcd.v" "" { Text "C:/Users/huang/OneDrive - Imperial College London/DECA/MU0_final_version/bin2bcd.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628786731718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628786731718 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU_Design " "Elaborating entity \"CPU_Design\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1628786732463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scan_led_hex_disp scan_led_hex_disp:inst2 " "Elaborating entity \"scan_led_hex_disp\" for hierarchy \"scan_led_hex_disp:inst2\"" {  } { { "CPU_Design.bdf" "inst2" { Schematic "C:/Users/huang/OneDrive - Imperial College London/DECA/MU0_final_version/CPU_Design.bdf" { { 752 1640 1816 896 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628786732507 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 scan_led_hex_disp.v(22) " "Verilog HDL assignment warning at scan_led_hex_disp.v(22): truncated value with size 32 to match size of target (18)" {  } { { "scan_led_hex_disp.v" "" { Text "C:/Users/huang/OneDrive - Imperial College London/DECA/MU0_final_version/scan_led_hex_disp.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628786732510 "|CPU_Design|scan_led_hex_disp:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd bin2bcd:inst19 " "Elaborating entity \"bin2bcd\" for hierarchy \"bin2bcd:inst19\"" {  } { { "CPU_Design.bdf" "inst19" { Schematic "C:/Users/huang/OneDrive - Imperial College London/DECA/MU0_final_version/CPU_Design.bdf" { { 904 1424 1600 1048 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628786732517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_SHIFTREG LPM_SHIFTREG:acc " "Elaborating entity \"LPM_SHIFTREG\" for hierarchy \"LPM_SHIFTREG:acc\"" {  } { { "CPU_Design.bdf" "acc" { Schematic "C:/Users/huang/OneDrive - Imperial College London/DECA/MU0_final_version/CPU_Design.bdf" { { 480 352 488 624 "acc" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628786732641 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_SHIFTREG:acc " "Elaborated megafunction instantiation \"LPM_SHIFTREG:acc\"" {  } { { "CPU_Design.bdf" "" { Schematic "C:/Users/huang/OneDrive - Imperial College London/DECA/MU0_final_version/CPU_Design.bdf" { { 480 352 488 624 "acc" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628786732644 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_SHIFTREG:acc " "Instantiated megafunction \"LPM_SHIFTREG:acc\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION RIGHT " "Parameter \"LPM_DIRECTION\" = \"RIGHT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628786732645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628786732645 ""}  } { { "CPU_Design.bdf" "" { Schematic "C:/Users/huang/OneDrive - Imperial College London/DECA/MU0_final_version/CPU_Design.bdf" { { 480 352 488 624 "acc" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1628786732645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:inst7 " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:inst7\"" {  } { { "CPU_Design.bdf" "inst7" { Schematic "C:/Users/huang/OneDrive - Imperial College London/DECA/MU0_final_version/CPU_Design.bdf" { { 96 1216 1392 336 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628786732665 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "STP Decoder.v(25) " "Verilog HDL or VHDL warning at Decoder.v(25): object \"STP\" assigned a value but never read" {  } { { "Decoder.v" "" { Text "C:/Users/huang/OneDrive - Imperial College London/DECA/MU0_final_version/Decoder.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1628786732668 "|CPU_Design|Decoder:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "statemachine statemachine:statemachine " "Elaborating entity \"statemachine\" for hierarchy \"statemachine:statemachine\"" {  } { { "CPU_Design.bdf" "statemachine" { Schematic "C:/Users/huang/OneDrive - Imperial College London/DECA/MU0_final_version/CPU_Design.bdf" { { 136 960 1128 248 "statemachine" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628786732672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerx3 registerx3:inst " "Elaborating entity \"registerx3\" for hierarchy \"registerx3:inst\"" {  } { { "CPU_Design.bdf" "inst" { Schematic "C:/Users/huang/OneDrive - Imperial College London/DECA/MU0_final_version/CPU_Design.bdf" { { 0 968 1104 96 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628786732677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clktick clktick:inst14 " "Elaborating entity \"clktick\" for hierarchy \"clktick:inst14\"" {  } { { "CPU_Design.bdf" "inst14" { Schematic "C:/Users/huang/OneDrive - Imperial College London/DECA/MU0_final_version/CPU_Design.bdf" { { -72 -632 -464 40 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628786732683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst16 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst16\"" {  } { { "CPU_Design.bdf" "inst16" { Schematic "C:/Users/huang/OneDrive - Imperial College London/DECA/MU0_final_version/CPU_Design.bdf" { { 56 -848 -736 104 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628786732760 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst16 " "Elaborated megafunction instantiation \"LPM_CONSTANT:inst16\"" {  } { { "CPU_Design.bdf" "" { Schematic "C:/Users/huang/OneDrive - Imperial College London/DECA/MU0_final_version/CPU_Design.bdf" { { 56 -848 -736 104 "inst16" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628786732762 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst16 " "Instantiated megafunction \"LPM_CONSTANT:inst16\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 1 " "Parameter \"LPM_CVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628786732762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628786732762 ""}  } { { "CPU_Design.bdf" "" { Schematic "C:/Users/huang/OneDrive - Imperial College London/DECA/MU0_final_version/CPU_Design.bdf" { { 56 -848 -736 104 "inst16" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1628786732762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst15 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst15\"" {  } { { "CPU_Design.bdf" "inst15" { Schematic "C:/Users/huang/OneDrive - Imperial College London/DECA/MU0_final_version/CPU_Design.bdf" { { 0 -848 -736 48 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628786732781 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst15 " "Elaborated megafunction instantiation \"LPM_CONSTANT:inst15\"" {  } { { "CPU_Design.bdf" "" { Schematic "C:/Users/huang/OneDrive - Imperial College London/DECA/MU0_final_version/CPU_Design.bdf" { { 0 -848 -736 48 "inst15" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628786732783 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst15 " "Instantiated megafunction \"LPM_CONSTANT:inst15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 5000000 " "Parameter \"LPM_CVALUE\" = \"5000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628786732784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 30 " "Parameter \"LPM_WIDTH\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628786732784 ""}  } { { "CPU_Design.bdf" "" { Schematic "C:/Users/huang/OneDrive - Imperial College London/DECA/MU0_final_version/CPU_Design.bdf" { { 0 -848 -736 48 "inst15" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1628786732784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare compare:inst1 " "Elaborating entity \"compare\" for hierarchy \"compare:inst1\"" {  } { { "CPU_Design.bdf" "inst1" { Schematic "C:/Users/huang/OneDrive - Imperial College London/DECA/MU0_final_version/CPU_Design.bdf" { { 792 888 1040 904 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628786732788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:MUX2 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:MUX2\"" {  } { { "CPU_Design.bdf" "MUX2" { Schematic "C:/Users/huang/OneDrive - Imperial College London/DECA/MU0_final_version/CPU_Design.bdf" { { 512 880 992 600 "MUX2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628786732856 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:MUX2 " "Elaborated megafunction instantiation \"BUSMUX:MUX2\"" {  } { { "CPU_Design.bdf" "" { Schematic "C:/Users/huang/OneDrive - Imperial College London/DECA/MU0_final_version/CPU_Design.bdf" { { 512 880 992 600 "MUX2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628786732858 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:MUX2 " "Instantiated megafunction \"BUSMUX:MUX2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628786732858 ""}  } { { "CPU_Design.bdf" "" { Schematic "C:/Users/huang/OneDrive - Imperial College London/DECA/MU0_final_version/CPU_Design.bdf" { { 512 880 992 600 "MUX2" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1628786732858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:MUX2\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:MUX2\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628786732962 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:MUX2\|lpm_mux:\$00000 BUSMUX:MUX2 " "Elaborated megafunction instantiation \"BUSMUX:MUX2\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:MUX2\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "CPU_Design.bdf" "" { Schematic "C:/Users/huang/OneDrive - Imperial College London/DECA/MU0_final_version/CPU_Design.bdf" { { 512 880 992 600 "MUX2" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628786732967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_msc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_msc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_msc " "Found entity 1: mux_msc" {  } { { "db/mux_msc.tdf" "" { Text "C:/Users/huang/OneDrive - Imperial College London/DECA/MU0_final_version/db/mux_msc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628786733051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628786733051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_msc BUSMUX:MUX2\|lpm_mux:\$00000\|mux_msc:auto_generated " "Elaborating entity \"mux_msc\" for hierarchy \"BUSMUX:MUX2\|lpm_mux:\$00000\|mux_msc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628786733057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF LPM_FF:IR1 " "Elaborating entity \"LPM_FF\" for hierarchy \"LPM_FF:IR1\"" {  } { { "CPU_Design.bdf" "IR1" { Schematic "C:/Users/huang/OneDrive - Imperial College London/DECA/MU0_final_version/CPU_Design.bdf" { { 456 552 728 600 "IR1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628786733159 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_FF:IR1 " "Elaborated megafunction instantiation \"LPM_FF:IR1\"" {  } { { "CPU_Design.bdf" "" { Schematic "C:/Users/huang/OneDrive - Imperial College London/DECA/MU0_final_version/CPU_Design.bdf" { { 456 552 728 600 "IR1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628786733161 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_FF:IR1 " "Instantiated megafunction \"LPM_FF:IR1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628786733161 ""}  } { { "CPU_Design.bdf" "" { Schematic "C:/Users/huang/OneDrive - Imperial College London/DECA/MU0_final_version/CPU_Design.bdf" { { 456 552 728 600 "IR1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1628786733161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_RAM CPU_RAM:RAM " "Elaborating entity \"CPU_RAM\" for hierarchy \"CPU_RAM:RAM\"" {  } { { "CPU_Design.bdf" "RAM" { Schematic "C:/Users/huang/OneDrive - Imperial College London/DECA/MU0_final_version/CPU_Design.bdf" { { 288 1496 1712 416 "RAM" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628786733178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU_RAM:RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CPU_RAM:RAM\|altsyncram:altsyncram_component\"" {  } { { "CPU_RAM.v" "altsyncram_component" { Text "C:/Users/huang/OneDrive - Imperial College London/DECA/MU0_final_version/CPU_RAM.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628786733375 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU_RAM:RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CPU_RAM:RAM\|altsyncram:altsyncram_component\"" {  } { { "CPU_RAM.v" "" { Text "C:/Users/huang/OneDrive - Imperial College London/DECA/MU0_final_version/CPU_RAM.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628786733378 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU_RAM:RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"CPU_RAM:RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628786733378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628786733378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file testcontrol.mif " "Parameter \"init_file\" = \"testcontrol.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628786733378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628786733378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628786733378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628786733378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628786733378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628786733378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628786733378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628786733378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628786733378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628786733378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628786733378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628786733378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628786733378 ""}  } { { "CPU_RAM.v" "" { Text "C:/Users/huang/OneDrive - Imperial College London/DECA/MU0_final_version/CPU_RAM.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1628786733378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fti1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fti1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fti1 " "Found entity 1: altsyncram_fti1" {  } { { "db/altsyncram_fti1.tdf" "" { Text "C:/Users/huang/OneDrive - Imperial College London/DECA/MU0_final_version/db/altsyncram_fti1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628786733480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628786733480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fti1 CPU_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_fti1:auto_generated " "Elaborating entity \"altsyncram_fti1\" for hierarchy \"CPU_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_fti1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628786733485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:MUX1 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:MUX1\"" {  } { { "CPU_Design.bdf" "MUX1" { Schematic "C:/Users/huang/OneDrive - Imperial College London/DECA/MU0_final_version/CPU_Design.bdf" { { 112 664 776 200 "MUX1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628786733577 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:MUX1 " "Elaborated megafunction instantiation \"BUSMUX:MUX1\"" {  } { { "CPU_Design.bdf" "" { Schematic "C:/Users/huang/OneDrive - Imperial College London/DECA/MU0_final_version/CPU_Design.bdf" { { 112 664 776 200 "MUX1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628786733580 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:MUX1 " "Instantiated megafunction \"BUSMUX:MUX1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 12 " "Parameter \"WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628786733580 ""}  } { { "CPU_Design.bdf" "" { Schematic "C:/Users/huang/OneDrive - Imperial College London/DECA/MU0_final_version/CPU_Design.bdf" { { 112 664 776 200 "MUX1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1628786733580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:MUX1\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:MUX1\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628786733600 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:MUX1\|lpm_mux:\$00000 BUSMUX:MUX1 " "Elaborated megafunction instantiation \"BUSMUX:MUX1\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:MUX1\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "CPU_Design.bdf" "" { Schematic "C:/Users/huang/OneDrive - Imperial College London/DECA/MU0_final_version/CPU_Design.bdf" { { 112 664 776 200 "MUX1" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628786733602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_isc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_isc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_isc " "Found entity 1: mux_isc" {  } { { "db/mux_isc.tdf" "" { Text "C:/Users/huang/OneDrive - Imperial College London/DECA/MU0_final_version/db/mux_isc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628786733689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628786733689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_isc BUSMUX:MUX1\|lpm_mux:\$00000\|mux_isc:auto_generated " "Elaborating entity \"mux_isc\" for hierarchy \"BUSMUX:MUX1\|lpm_mux:\$00000\|mux_isc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628786733697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER LPM_COUNTER:PC " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"LPM_COUNTER:PC\"" {  } { { "CPU_Design.bdf" "PC" { Schematic "C:/Users/huang/OneDrive - Imperial College London/DECA/MU0_final_version/CPU_Design.bdf" { { 80 488 624 280 "PC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628786734046 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER:PC " "Elaborated megafunction instantiation \"LPM_COUNTER:PC\"" {  } { { "CPU_Design.bdf" "" { Schematic "C:/Users/huang/OneDrive - Imperial College London/DECA/MU0_final_version/CPU_Design.bdf" { { 80 488 624 280 "PC" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628786734048 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER:PC " "Instantiated megafunction \"LPM_COUNTER:PC\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628786734049 ""}  } { { "CPU_Design.bdf" "" { Schematic "C:/Users/huang/OneDrive - Imperial College London/DECA/MU0_final_version/CPU_Design.bdf" { { 80 488 624 280 "PC" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1628786734049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7nh " "Found entity 1: cntr_7nh" {  } { { "db/cntr_7nh.tdf" "" { Text "C:/Users/huang/OneDrive - Imperial College London/DECA/MU0_final_version/db/cntr_7nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628786734173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628786734173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7nh LPM_COUNTER:PC\|cntr_7nh:auto_generated " "Elaborating entity \"cntr_7nh\" for hierarchy \"LPM_COUNTER:PC\|cntr_7nh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628786734178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDI_select LDI_select:inst12 " "Elaborating entity \"LDI_select\" for hierarchy \"LDI_select:inst12\"" {  } { { "CPU_Design.bdf" "inst12" { Schematic "C:/Users/huang/OneDrive - Imperial College London/DECA/MU0_final_version/CPU_Design.bdf" { { 784 440 640 864 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628786734265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB LPM_ADD_SUB:ALU " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"LPM_ADD_SUB:ALU\"" {  } { { "CPU_Design.bdf" "ALU" { Schematic "C:/Users/huang/OneDrive - Imperial College London/DECA/MU0_final_version/CPU_Design.bdf" { { 96 48 208 264 "ALU" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628786734437 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_ADD_SUB:ALU " "Elaborated megafunction instantiation \"LPM_ADD_SUB:ALU\"" {  } { { "CPU_Design.bdf" "" { Schematic "C:/Users/huang/OneDrive - Imperial College London/DECA/MU0_final_version/CPU_Design.bdf" { { 96 48 208 264 "ALU" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628786734440 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_ADD_SUB:ALU " "Instantiated megafunction \"LPM_ADD_SUB:ALU\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628786734440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628786734440 ""}  } { { "CPU_Design.bdf" "" { Schematic "C:/Users/huang/OneDrive - Imperial College London/DECA/MU0_final_version/CPU_Design.bdf" { { 96 48 208 264 "ALU" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1628786734440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8gd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8gd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8gd " "Found entity 1: add_sub_8gd" {  } { { "db/add_sub_8gd.tdf" "" { Text "C:/Users/huang/OneDrive - Imperial College London/DECA/MU0_final_version/db/add_sub_8gd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628786734540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628786734540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8gd LPM_ADD_SUB:ALU\|add_sub_8gd:auto_generated " "Elaborating entity \"add_sub_8gd\" for hierarchy \"LPM_ADD_SUB:ALU\|add_sub_8gd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628786734547 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1628786737600 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1628786738876 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628786738876 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "397 " "Implemented 397 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1628786739155 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1628786739155 ""} { "Info" "ICUT_CUT_TM_LCELLS" "368 " "Implemented 368 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1628786739155 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1628786739155 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1628786739155 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1628786739178 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 13 00:45:39 2021 " "Processing ended: Fri Aug 13 00:45:39 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1628786739178 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1628786739178 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1628786739178 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1628786739178 ""}
