/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [10:0] _00_;
  reg [10:0] _01_;
  wire [16:0] _02_;
  wire [2:0] celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire [8:0] celloutsig_0_15z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  reg [9:0] celloutsig_0_20z;
  reg [19:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  reg [17:0] celloutsig_0_26z;
  wire [15:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [4:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [3:0] celloutsig_0_33z;
  wire [3:0] celloutsig_0_35z;
  wire [4:0] celloutsig_0_36z;
  wire [10:0] celloutsig_0_37z;
  wire [2:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [6:0] celloutsig_0_43z;
  wire [9:0] celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire [7:0] celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_49z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire [8:0] celloutsig_0_53z;
  wire celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire [12:0] celloutsig_0_61z;
  wire celloutsig_0_62z;
  wire celloutsig_0_63z;
  wire [5:0] celloutsig_0_65z;
  wire celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire [4:0] celloutsig_0_72z;
  wire [7:0] celloutsig_0_75z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_85z;
  wire celloutsig_0_86z;
  wire [5:0] celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  reg [6:0] celloutsig_1_10z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_47z = !(celloutsig_0_44z[7] ? celloutsig_0_30z : celloutsig_0_19z);
  assign celloutsig_0_52z = !(celloutsig_0_6z ? celloutsig_0_2z : celloutsig_0_45z);
  assign celloutsig_1_1z = !(celloutsig_1_0z ? celloutsig_1_0z : celloutsig_1_0z);
  assign celloutsig_1_17z = !(celloutsig_1_10z[3] ? celloutsig_1_8z[2] : celloutsig_1_15z);
  assign celloutsig_0_22z = !(celloutsig_0_6z ? celloutsig_0_17z[0] : celloutsig_0_21z[13]);
  assign celloutsig_0_24z = !(celloutsig_0_10z[3] ? celloutsig_0_15z[7] : celloutsig_0_9z[6]);
  assign celloutsig_0_6z = ~(celloutsig_0_4z[3] | celloutsig_0_1z);
  assign celloutsig_0_7z = ~(celloutsig_0_2z | celloutsig_0_2z);
  assign celloutsig_0_12z = ~(celloutsig_0_4z[2] | celloutsig_0_5z);
  assign celloutsig_0_5z = ~celloutsig_0_4z[0];
  assign celloutsig_1_5z = ~in_data[187];
  assign celloutsig_1_15z = ~celloutsig_1_7z;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _01_ <= 11'h000;
    else _01_ <= _00_;
  reg [2:0] _16_;
  always_ff @(negedge clkin_data[64], posedge clkin_data[128])
    if (clkin_data[128]) _16_ <= 3'h0;
    else _16_ <= { celloutsig_1_15z, celloutsig_1_7z, celloutsig_1_15z };
  assign out_data[130:128] = _16_;
  reg [16:0] _17_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _17_ <= 17'h00000;
    else _17_ <= { celloutsig_0_8z[4:2], celloutsig_0_8z[2], celloutsig_0_8z[0], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_13z };
  assign { _02_[16:15], _00_, _02_[3:0] } = _17_;
  assign celloutsig_0_36z = { celloutsig_0_21z[2], celloutsig_0_33z } / { 1'h1, celloutsig_0_35z };
  assign celloutsig_0_65z = { celloutsig_0_53z[3:2], celloutsig_0_17z } / { 1'h1, celloutsig_0_37z[9:6], celloutsig_0_56z };
  assign celloutsig_0_75z = { celloutsig_0_28z, celloutsig_0_70z, celloutsig_0_65z } / { 1'h1, celloutsig_0_65z[2:0], celloutsig_0_14z, celloutsig_0_7z };
  assign celloutsig_0_15z = { celloutsig_0_14z[1:0], celloutsig_0_14z, celloutsig_0_4z } / { 1'h1, celloutsig_0_10z[5:4], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_40z = { celloutsig_0_25z, celloutsig_0_14z } == { celloutsig_0_13z[2:0], celloutsig_0_11z };
  assign celloutsig_0_41z = { celloutsig_0_21z[7:0], celloutsig_0_10z } == { celloutsig_0_37z[8:0], celloutsig_0_8z[5:2], celloutsig_0_8z[2], celloutsig_0_8z[0] };
  assign celloutsig_0_56z = { celloutsig_0_18z, celloutsig_0_38z, celloutsig_0_6z } == { celloutsig_0_14z[2:1], celloutsig_0_19z, celloutsig_0_52z, celloutsig_0_2z };
  assign celloutsig_0_70z = { in_data[69], celloutsig_0_6z, celloutsig_0_42z } == { celloutsig_0_8z[2], celloutsig_0_8z[2], celloutsig_0_5z };
  assign celloutsig_0_19z = { celloutsig_0_10z[6:3], celloutsig_0_12z } == { in_data[31], celloutsig_0_14z, celloutsig_0_7z };
  assign celloutsig_0_49z = in_data[75:73] === { celloutsig_0_26z[3:2], celloutsig_0_18z };
  assign celloutsig_1_2z = in_data[138:130] === { in_data[119:114], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_62z = { celloutsig_0_61z[10:7], celloutsig_0_40z, celloutsig_0_32z, celloutsig_0_49z, celloutsig_0_11z, celloutsig_0_55z } <= { celloutsig_0_44z[6:2], celloutsig_0_24z, celloutsig_0_0z };
  assign celloutsig_1_3z = { in_data[148:140], celloutsig_1_0z } <= in_data[163:154];
  assign celloutsig_0_2z = { in_data[87:84], celloutsig_0_1z, celloutsig_0_1z } || { in_data[28], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_38z = { celloutsig_0_33z[1:0], celloutsig_0_7z } % { 1'h1, celloutsig_0_14z[1:0] };
  assign celloutsig_0_53z = { celloutsig_0_36z[1], celloutsig_0_22z, celloutsig_0_10z } % { 1'h1, _01_[7:0] };
  assign celloutsig_1_8z = { celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_2z } % { 1'h1, celloutsig_1_2z, celloutsig_1_7z };
  assign celloutsig_0_14z = { celloutsig_0_8z[4:3], celloutsig_0_12z } % { 1'h1, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_61z = celloutsig_0_2z ? { celloutsig_0_26z[17:6], celloutsig_0_41z } : { celloutsig_0_32z, celloutsig_0_0z, celloutsig_0_38z, celloutsig_0_52z, celloutsig_0_31z };
  assign celloutsig_0_85z = celloutsig_0_31z[0] ? celloutsig_0_17z[2:0] : { celloutsig_0_14z[1:0], celloutsig_0_63z };
  assign celloutsig_0_13z = in_data[1] ? { in_data[71:66], celloutsig_0_1z } : { celloutsig_0_10z[3:0], celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_12z };
  assign celloutsig_0_27z = celloutsig_0_26z[2] ? { celloutsig_0_26z[14:12], celloutsig_0_12z, celloutsig_0_25z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_12z } : celloutsig_0_21z[16:1];
  assign celloutsig_0_31z = celloutsig_0_18z ? { celloutsig_0_10z[2], celloutsig_0_14z, celloutsig_0_6z } : { celloutsig_0_9z[3:0], celloutsig_0_24z };
  assign celloutsig_0_33z = celloutsig_0_28z ? celloutsig_0_4z : { celloutsig_0_26z[1], celloutsig_0_22z, celloutsig_0_22z, celloutsig_0_19z };
  assign celloutsig_0_42z = { celloutsig_0_15z[7:5], celloutsig_0_28z, celloutsig_0_35z } !== celloutsig_0_20z[8:1];
  assign celloutsig_0_18z = celloutsig_0_6z !== celloutsig_0_10z[0];
  assign celloutsig_0_28z = { _00_[6:3], celloutsig_0_14z } !== in_data[67:61];
  assign celloutsig_0_72z = ~ { celloutsig_0_46z[6:4], celloutsig_0_62z, celloutsig_0_47z };
  assign celloutsig_0_10z = ~ in_data[86:80];
  assign celloutsig_0_17z = ~ celloutsig_0_13z[3:0];
  assign celloutsig_0_55z = | { celloutsig_0_44z, celloutsig_0_32z };
  assign celloutsig_1_7z = | { celloutsig_1_1z, in_data[104:101] };
  assign celloutsig_0_11z = | { celloutsig_0_10z, celloutsig_0_5z };
  assign celloutsig_0_1z = | in_data[63:60];
  assign celloutsig_0_23z = | in_data[23:18];
  assign celloutsig_0_63z = ~^ celloutsig_0_44z[6:4];
  assign celloutsig_0_86z = ~^ { celloutsig_0_20z[7:3], celloutsig_0_72z, celloutsig_0_75z, celloutsig_0_42z };
  assign celloutsig_1_0z = ~^ in_data[164:146];
  assign celloutsig_1_4z = ~^ { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_19z = ~^ { celloutsig_1_10z[6], celloutsig_1_17z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_0_25z = ~^ { celloutsig_0_15z[8:1], celloutsig_0_11z };
  assign celloutsig_0_3z = ~^ { in_data[92:91], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_30z = ~^ { _00_[9:6], celloutsig_0_14z, celloutsig_0_19z, celloutsig_0_22z, celloutsig_0_25z, celloutsig_0_22z, celloutsig_0_28z };
  assign celloutsig_0_32z = ~^ { celloutsig_0_10z[4:1], celloutsig_0_22z };
  assign celloutsig_0_35z = { celloutsig_0_28z, celloutsig_0_11z, celloutsig_0_22z, celloutsig_0_22z } >> celloutsig_0_9z[4:1];
  assign celloutsig_0_43z = { celloutsig_0_37z[10:5], celloutsig_0_2z } >> celloutsig_0_15z[8:2];
  assign celloutsig_0_44z = { celloutsig_0_31z[4:3], celloutsig_0_43z, celloutsig_0_40z } >> in_data[58:49];
  assign celloutsig_0_46z = celloutsig_0_37z[7:0] >> celloutsig_0_15z[7:0];
  assign celloutsig_0_9z = in_data[51:44] >> { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_0z = in_data[29:27] - in_data[67:65];
  assign celloutsig_0_4z = { celloutsig_0_2z, celloutsig_0_0z } - { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_37z = celloutsig_0_27z[13:3] - { celloutsig_0_21z[15:6], celloutsig_0_7z };
  assign celloutsig_1_6z = { in_data[124:119], celloutsig_1_0z, celloutsig_1_0z } ^ { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z };
  always_latch
    if (clkin_data[128]) celloutsig_1_10z = 7'h00;
    else if (!clkin_data[160]) celloutsig_1_10z = celloutsig_1_6z[7:1];
  always_latch
    if (!clkin_data[96]) celloutsig_0_20z = 10'h000;
    else if (!celloutsig_1_19z) celloutsig_0_20z = { celloutsig_0_17z[3:1], celloutsig_0_18z, celloutsig_0_8z[5:2], celloutsig_0_8z[2], celloutsig_0_8z[0] };
  always_latch
    if (!clkin_data[96]) celloutsig_0_21z = 20'h00000;
    else if (celloutsig_1_19z) celloutsig_0_21z = { in_data[45:30], celloutsig_0_0z, celloutsig_0_12z };
  always_latch
    if (!clkin_data[96]) celloutsig_0_26z = 18'h00000;
    else if (celloutsig_1_19z) celloutsig_0_26z = { celloutsig_0_4z[2:0], celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_23z, celloutsig_0_18z, celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_19z };
  assign celloutsig_0_45z = ~((celloutsig_0_17z[2] & celloutsig_0_8z[3]) | (celloutsig_0_6z & celloutsig_0_31z[2]));
  assign { celloutsig_0_8z[0], celloutsig_0_8z[2], celloutsig_0_8z[5:3] } = ~ { celloutsig_0_5z, celloutsig_0_3z, in_data[85:83] };
  assign _02_[14:4] = _00_;
  assign celloutsig_0_8z[1] = celloutsig_0_8z[2];
  assign { out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_19z, celloutsig_0_85z, celloutsig_0_86z };
endmodule
