

namespace pNesX
{
    class Mapper1 : Mapper
    {

        //Load register ($8000-$FFFF)
        private byte loadRegister;
        private byte shiftCount;
        //Control (internal, $8000-$9FFF)
        private enum Mirroring
        { OneScreenLower, OneScreenUpper, Vertical, Horizontal };
        private int currentMirroring;
        private byte prgRomBankMode = 3; // cart set ctrl reg to 0x0C at startup, resulting in bankmode 3.
        private byte chrRomBankMode = 0;
        //CHR bank 0 (internal, $A000-$BFFF)
        private byte chrBank0;
        //CHR bank 1 (internal, $C000-$DFFF)
        private byte chrBank1;
        //PRG bank (internal, $E000-$FFFF)
        private byte prgBank;
        private bool prgRamEnabled;


        private int cyclesBetweenWrites;

        public override void Tick()
        {
            if (cyclesBetweenWrites > 0) cyclesBetweenWrites--;
        }

        protected override void WritePRG(int address, byte data)
        {
            if (cyclesBetweenWrites > 0) return;
            cyclesBetweenWrites = 3;
            if ((data & 0x80) != 0)
            {
                loadRegister = 0;
                shiftCount = 0;
                prgRomBankMode = 0x3;
                return;
            }
            loadRegister |= (byte)((data & 1) << shiftCount++);
            if (shiftCount < 5) return;
           
            switch((address >> 13) & 3)
            {
                case 0:
                    currentMirroring = loadRegister & 0x3;
                    prgRomBankMode = (byte)((loadRegister >> 2) & 0x3);
                    chrRomBankMode = (byte)((loadRegister >> 4) & 0x1);
                    break;
                case 1:
                    chrBank0 = (byte)(loadRegister % chr4kBankCount);
                    if (chrRomBankMode == 0)
                    {
                        if (((loadRegister >> 4) & 1) == 0) { prgRamEnabled = true; }
                        else prgRamEnabled = false;
                    }
                    break;
                case 2:
                    chrBank1 = (byte)(loadRegister % chr4kBankCount);
                    if (chrRomBankMode == 0)
                    {
                        if (((loadRegister >> 4) & 1) == 0) { prgRamEnabled = true; }
                        else prgRamEnabled = false;
                    }
                    break;
                case 3:
                    loadRegister %= (byte)(prg16kBankCount);
                    prgBank = loadRegister;
                    prgRamEnabled = ((loadRegister >> 4) & 0x1) != 0;
                    break;
            }
            loadRegister = 0;
            shiftCount = 0;

        }


        protected override byte ReadPRG(int address)
        {
            //PRG ROM bank mode (0, 1: switch 32 KB at $8000, ignoring low bit of bank number;
            //                    | 2: fix first bank at $8000 and switch 16 KB bank at $C000;
            //                    | 3: fix last bank at $C000 and switch 16 KB bank at $8000)
            int kAddress = address & (prgRomBankSize16k - 1);
            switch (prgRomBankMode)
            {
                case 0:
                case 1:
                    if (address < 0xC000)
                    {
                        return _rom.prgRom[(prgRomBankSize16k * (prgBank & 0xFE)) + kAddress];
                    }
                    else
                    {
                        return _rom.prgRom[(prgRomBankSize16k * (prgBank | 1)) + kAddress];
                    }
                case 2:
                    if (address < 0xC000)
                    {
                        return _rom.prgRom[kAddress];
                    }
                    else
                    {
                        return _rom.prgRom[(prgRomBankSize16k * prgBank) + kAddress];
                    }
                case 3:
                    if (address < 0xC000)
                    {
                        return _rom.prgRom[(prgRomBankSize16k * prgBank) + kAddress];
                    }
                    else
                    {
                        return _rom.prgRom[(_rom.prgRom.Length - prgRomBankSize16k) + kAddress];
                    }
                default:return 0;


            }
        }

        protected override byte ReadCHR(int address)
        {
            // CHR ROM bank mode (0: switch 8 KB at a time; 1: switch two separate 4 KB banks)
            int kAddress = address & (chrRomBankSize4k - 1);
            if (chrRomBankMode != 0)
            {
                if(address < 0x1000)
                {
                    return _rom.chrRom[(chrBank0 * chrRomBankSize4k) + kAddress];
                }
                else
                {
                    return _rom.chrRom[(chrBank1 * chrRomBankSize4k) + kAddress];
                }
            }
            else
            {
                if (address < 0x1000)
                {
                    return _rom.chrRom[((chrBank0 & 0xFE) * chrRomBankSize4k) + kAddress];
                }
                else
                {
                    return _rom.chrRom[((chrBank0 | 1) * chrRomBankSize4k) + kAddress];
                }
            }
        }

        protected override byte ReadVram(int address)
        {
            switch(currentMirroring)
            {
                case 0:
                    switch ((address >> 10) & 3)
                    {
                        case 0: return ppuRam[0, address & ppuRamBankSize - 1];
                        case 1: return ppuRam[0, address & ppuRamBankSize - 1];
                        case 2: return ppuRam[0, address & ppuRamBankSize - 1];
                        case 3: return ppuRam[0, address & ppuRamBankSize - 1];
                    }
                    break;
                case 1:
                    switch ((address >> 10) & 3)
                    {
                        case 0: return ppuRam[1, address & ppuRamBankSize - 1];
                        case 1: return ppuRam[1, address & ppuRamBankSize - 1];
                        case 2: return ppuRam[1, address & ppuRamBankSize - 1];
                        case 3: return ppuRam[1, address & ppuRamBankSize - 1];
                    }
                    break;
                case 2:
                    switch ((address >> 10) & 3)
                    {
                        case 0: return ppuRam[0, address & ppuRamBankSize - 1];
                        case 1: return ppuRam[1, address & ppuRamBankSize - 1];
                        case 2: return ppuRam[0, address & ppuRamBankSize - 1];
                        case 3: return ppuRam[1, address & ppuRamBankSize - 1];
                    }
                    break;
                case 3:
                    switch ((address >> 10) & 3)
                    {
                        case 0: return ppuRam[0, address & ppuRamBankSize - 1];
                        case 1: return ppuRam[0, address & ppuRamBankSize - 1];
                        case 2: return ppuRam[1, address & ppuRamBankSize - 1];
                        case 3: return ppuRam[1, address & ppuRamBankSize - 1];
                    }
                    break;
            }
            return 0;
          
        }

        protected override void WriteVram(int address, byte data)
        {
            switch (currentMirroring)
            {
                case 0:
                    switch ((address >> 10) & 3)
                    {
                        case 0: ppuRam[0, address & ppuRamBankSize - 1] = data; break;
                        case 1: ppuRam[0, address & ppuRamBankSize - 1] = data; break;
                        case 2: ppuRam[0, address & ppuRamBankSize - 1] = data; break;
                        case 3: ppuRam[0, address & ppuRamBankSize - 1] = data; break;
                    }
                    break;
                case 1:
                    switch ((address >> 10) & 3)
                    {
                        case 0: ppuRam[1, address & ppuRamBankSize - 1] = data; break;
                        case 1: ppuRam[1, address & ppuRamBankSize - 1] = data; break;
                        case 2: ppuRam[1, address & ppuRamBankSize - 1] = data; break;
                        case 3: ppuRam[1, address & ppuRamBankSize - 1] = data; break;
                    }
                    break;
                case 2:
                    switch ((address >> 10) & 3)
                    {
                        case 0: ppuRam[0, address & ppuRamBankSize - 1] = data; break;
                        case 1: ppuRam[1, address & ppuRamBankSize - 1] = data; break;
                        case 2: ppuRam[0, address & ppuRamBankSize - 1] = data; break;
                        case 3: ppuRam[1, address & ppuRamBankSize - 1] = data; break;
                    }
                    break;
                case 3:
                    switch ((address >> 10) & 3)
                    {
                        case 0: ppuRam[0, address & ppuRamBankSize - 1] = data; break;
                        case 1: ppuRam[0, address & ppuRamBankSize - 1] = data; break;
                        case 2: ppuRam[1, address & ppuRamBankSize - 1] = data; break;
                        case 3: ppuRam[1, address & ppuRamBankSize - 1] = data; break;
                    }
                    break;
            }
        }

        public override void WriteSaveState(ref Savestate state)
        {
            state.loadRegister = loadRegister;
            state.shiftCount = shiftCount;
            state.currentMirroring = currentMirroring;
            state.prgRomBankMode = prgRomBankMode;
            state.chrRomBankMode = chrRomBankMode;
            state.chrBank0 = chrBank0;
            state.chrBank1 = chrBank1;
            state.prgBank = prgBank;
            state.prgRamEnabled = prgRamEnabled;
            base.WriteSaveState(ref state);
        }
        public override void LoadSaveState(ref Savestate state)
        {
            loadRegister = state.loadRegister;
            shiftCount = state.shiftCount;
            currentMirroring = state.currentMirroring;
            prgRomBankMode = state.prgRomBankMode;
            chrRomBankMode = state.chrRomBankMode;
            chrBank0 = state.chrBank0;
            chrBank1 = state.chrBank1;
            prgBank = state.prgBank;
            prgRamEnabled = state.prgRamEnabled;
            base.LoadSaveState(ref state);
        }
    }
}
