
stm-can-source.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a2b8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000040c  0800a458  0800a458  0001a458  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a864  0800a864  000201e1  2**0
                  CONTENTS
  4 .ARM          00000000  0800a864  0800a864  000201e1  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800a864  0800a864  000201e1  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a864  0800a864  0001a864  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a868  0800a868  0001a868  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800a86c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .no_init      00000001  200001e0  0800aa4c  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
 10 .ccmram       00000000  10000000  10000000  000201e1  2**0
                  CONTENTS
 11 .bss          000002e8  200001e4  200001e4  000201e4  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  200004cc  200004cc  000201e4  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  000201e1  2**0
                  CONTENTS, READONLY
 14 .debug_info   00010b3a  00000000  00000000  00020211  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000248f  00000000  00000000  00030d4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000f28  00000000  00000000  000331e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00000e10  00000000  00000000  00034108  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002265f  00000000  00000000  00034f18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000122fc  00000000  00000000  00057577  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000d30b5  00000000  00000000  00069873  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000050  00000000  00000000  0013c928  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00005000  00000000  00000000  0013c978  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e4 	.word	0x200001e4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a440 	.word	0x0800a440

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e8 	.word	0x200001e8
 80001dc:	0800a440 	.word	0x0800a440

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000bbc:	f3bf 8f4f 	dsb	sy
}
 8000bc0:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8000bc2:	4b06      	ldr	r3, [pc, #24]	; (8000bdc <__NVIC_SystemReset+0x24>)
 8000bc4:	68db      	ldr	r3, [r3, #12]
 8000bc6:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8000bca:	4904      	ldr	r1, [pc, #16]	; (8000bdc <__NVIC_SystemReset+0x24>)
 8000bcc:	4b04      	ldr	r3, [pc, #16]	; (8000be0 <__NVIC_SystemReset+0x28>)
 8000bce:	4313      	orrs	r3, r2
 8000bd0:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8000bd2:	f3bf 8f4f 	dsb	sy
}
 8000bd6:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8000bd8:	bf00      	nop
 8000bda:	e7fd      	b.n	8000bd8 <__NVIC_SystemReset+0x20>
 8000bdc:	e000ed00 	.word	0xe000ed00
 8000be0:	05fa0004 	.word	0x05fa0004

08000be4 <usBuildAdc_message>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

uint8_t usBuildAdc_message(){
 8000be4:	b580      	push	{r7, lr}
 8000be6:	af00      	add	r7, sp, #0
 8000be8:	4b16      	ldr	r3, [pc, #88]	; (8000c44 <usBuildAdc_message+0x60>)
 8000bea:	881a      	ldrh	r2, [r3, #0]

	memcpy(opAdcData, adcData, ADC_BUF_LEN);
 8000bec:	4b16      	ldr	r3, [pc, #88]	; (8000c48 <usBuildAdc_message+0x64>)
 8000bee:	801a      	strh	r2, [r3, #0]
	TxData[0] = (opAdcData[0] >> 0) & 0xFF;
 8000bf0:	4b15      	ldr	r3, [pc, #84]	; (8000c48 <usBuildAdc_message+0x64>)
 8000bf2:	881b      	ldrh	r3, [r3, #0]
 8000bf4:	b2da      	uxtb	r2, r3
 8000bf6:	4b15      	ldr	r3, [pc, #84]	; (8000c4c <usBuildAdc_message+0x68>)
 8000bf8:	701a      	strb	r2, [r3, #0]
	TxData[1] = (opAdcData[0] >> 8) & 0xFF;
 8000bfa:	4b13      	ldr	r3, [pc, #76]	; (8000c48 <usBuildAdc_message+0x64>)
 8000bfc:	881b      	ldrh	r3, [r3, #0]
 8000bfe:	0a1b      	lsrs	r3, r3, #8
 8000c00:	b29b      	uxth	r3, r3
 8000c02:	b2da      	uxtb	r2, r3
 8000c04:	4b11      	ldr	r3, [pc, #68]	; (8000c4c <usBuildAdc_message+0x68>)
 8000c06:	705a      	strb	r2, [r3, #1]

	TxHeader.DLC = 0x02;
 8000c08:	4b11      	ldr	r3, [pc, #68]	; (8000c50 <usBuildAdc_message+0x6c>)
 8000c0a:	2202      	movs	r2, #2
 8000c0c:	611a      	str	r2, [r3, #16]
	TxHeader.ExtId = 0;
 8000c0e:	4b10      	ldr	r3, [pc, #64]	; (8000c50 <usBuildAdc_message+0x6c>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	605a      	str	r2, [r3, #4]
	TxHeader.IDE = CAN_ID_STD;
 8000c14:	4b0e      	ldr	r3, [pc, #56]	; (8000c50 <usBuildAdc_message+0x6c>)
 8000c16:	2200      	movs	r2, #0
 8000c18:	609a      	str	r2, [r3, #8]
	TxHeader.RTR = CAN_RTR_DATA;
 8000c1a:	4b0d      	ldr	r3, [pc, #52]	; (8000c50 <usBuildAdc_message+0x6c>)
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	60da      	str	r2, [r3, #12]
	TxHeader.StdId = 200 + nodeId;
 8000c20:	4b0c      	ldr	r3, [pc, #48]	; (8000c54 <usBuildAdc_message+0x70>)
 8000c22:	781b      	ldrb	r3, [r3, #0]
 8000c24:	33c8      	adds	r3, #200	; 0xc8
 8000c26:	461a      	mov	r2, r3
 8000c28:	4b09      	ldr	r3, [pc, #36]	; (8000c50 <usBuildAdc_message+0x6c>)
 8000c2a:	601a      	str	r2, [r3, #0]
	TxHeader.TransmitGlobalTime = DISABLE;
 8000c2c:	4b08      	ldr	r3, [pc, #32]	; (8000c50 <usBuildAdc_message+0x6c>)
 8000c2e:	2200      	movs	r2, #0
 8000c30:	751a      	strb	r2, [r3, #20]
	return HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &TxMailbox);
 8000c32:	4b09      	ldr	r3, [pc, #36]	; (8000c58 <usBuildAdc_message+0x74>)
 8000c34:	4a05      	ldr	r2, [pc, #20]	; (8000c4c <usBuildAdc_message+0x68>)
 8000c36:	4906      	ldr	r1, [pc, #24]	; (8000c50 <usBuildAdc_message+0x6c>)
 8000c38:	4808      	ldr	r0, [pc, #32]	; (8000c5c <usBuildAdc_message+0x78>)
 8000c3a:	f002 ff18 	bl	8003a6e <HAL_CAN_AddTxMessage>
 8000c3e:	4603      	mov	r3, r0

}
 8000c40:	4618      	mov	r0, r3
 8000c42:	bd80      	pop	{r7, pc}
 8000c44:	200004a4 	.word	0x200004a4
 8000c48:	200004a8 	.word	0x200004a8
 8000c4c:	20000484 	.word	0x20000484
 8000c50:	20000434 	.word	0x20000434
 8000c54:	20000000 	.word	0x20000000
 8000c58:	20000480 	.word	0x20000480
 8000c5c:	20000328 	.word	0x20000328

08000c60 <usHeartbeat_message>:

uint8_t usHeartbeat_message(){
 8000c60:	b580      	push	{r7, lr}
 8000c62:	af00      	add	r7, sp, #0


	return HAL_CAN_AddTxMessage(&hcan, &heartbeat_msgTxHeader, heartbeat, &TxMailbox);
 8000c64:	4b04      	ldr	r3, [pc, #16]	; (8000c78 <usHeartbeat_message+0x18>)
 8000c66:	4a05      	ldr	r2, [pc, #20]	; (8000c7c <usHeartbeat_message+0x1c>)
 8000c68:	4905      	ldr	r1, [pc, #20]	; (8000c80 <usHeartbeat_message+0x20>)
 8000c6a:	4806      	ldr	r0, [pc, #24]	; (8000c84 <usHeartbeat_message+0x24>)
 8000c6c:	f002 feff 	bl	8003a6e <HAL_CAN_AddTxMessage>
 8000c70:	4603      	mov	r3, r0
}
 8000c72:	4618      	mov	r0, r3
 8000c74:	bd80      	pop	{r7, pc}
 8000c76:	bf00      	nop
 8000c78:	20000480 	.word	0x20000480
 8000c7c:	20000498 	.word	0x20000498
 8000c80:	20000468 	.word	0x20000468
 8000c84:	20000328 	.word	0x20000328

08000c88 <usGetTemperatureValue>:

uint8_t usGetTemperatureValue(){
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b082      	sub	sp, #8
 8000c8c:	af00      	add	r7, sp, #0

	return (uint8_t)roundf((VOLT_AT_T25 - ((float)internalData[0] * REF_VOL/ADC_RES))/AVG_SLOPE + TEMP_CONST);
 8000c8e:	4b15      	ldr	r3, [pc, #84]	; (8000ce4 <usGetTemperatureValue+0x5c>)
 8000c90:	881b      	ldrh	r3, [r3, #0]
 8000c92:	ee07 3a90 	vmov	s15, r3
 8000c96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000c9a:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8000ce8 <usGetTemperatureValue+0x60>
 8000c9e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000ca2:	eddf 6a12 	vldr	s13, [pc, #72]	; 8000cec <usGetTemperatureValue+0x64>
 8000ca6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000caa:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8000cf0 <usGetTemperatureValue+0x68>
 8000cae:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000cb2:	eddf 6a10 	vldr	s13, [pc, #64]	; 8000cf4 <usGetTemperatureValue+0x6c>
 8000cb6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000cba:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8000cbe:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000cc2:	eeb0 0a67 	vmov.f32	s0, s15
 8000cc6:	f009 fb97 	bl	800a3f8 <roundf>
 8000cca:	eef0 7a40 	vmov.f32	s15, s0
 8000cce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000cd2:	edc7 7a01 	vstr	s15, [r7, #4]
 8000cd6:	793b      	ldrb	r3, [r7, #4]
 8000cd8:	b2db      	uxtb	r3, r3

}
 8000cda:	4618      	mov	r0, r3
 8000cdc:	3708      	adds	r7, #8
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	bd80      	pop	{r7, pc}
 8000ce2:	bf00      	nop
 8000ce4:	200004a0 	.word	0x200004a0
 8000ce8:	40551eb8 	.word	0x40551eb8
 8000cec:	45800000 	.word	0x45800000
 8000cf0:	3fb70a3d 	.word	0x3fb70a3d
 8000cf4:	4089999a 	.word	0x4089999a

08000cf8 <usGetRefVoltValue>:

uint8_t usGetRefVoltValue(){
 8000cf8:	b480      	push	{r7}
 8000cfa:	b083      	sub	sp, #12
 8000cfc:	af00      	add	r7, sp, #0

	return (uint8_t)(((REF_VOL * (float)internalData[1])/ADC_RES) * 100.0f);
 8000cfe:	4b0f      	ldr	r3, [pc, #60]	; (8000d3c <usGetRefVoltValue+0x44>)
 8000d00:	885b      	ldrh	r3, [r3, #2]
 8000d02:	ee07 3a90 	vmov	s15, r3
 8000d06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000d0a:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8000d40 <usGetRefVoltValue+0x48>
 8000d0e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000d12:	eddf 6a0c 	vldr	s13, [pc, #48]	; 8000d44 <usGetRefVoltValue+0x4c>
 8000d16:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000d1a:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 8000d48 <usGetRefVoltValue+0x50>
 8000d1e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000d22:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000d26:	edc7 7a01 	vstr	s15, [r7, #4]
 8000d2a:	793b      	ldrb	r3, [r7, #4]
 8000d2c:	b2db      	uxtb	r3, r3
}
 8000d2e:	4618      	mov	r0, r3
 8000d30:	370c      	adds	r7, #12
 8000d32:	46bd      	mov	sp, r7
 8000d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d38:	4770      	bx	lr
 8000d3a:	bf00      	nop
 8000d3c:	200004a0 	.word	0x200004a0
 8000d40:	40551eb8 	.word	0x40551eb8
 8000d44:	45800000 	.word	0x45800000
 8000d48:	42c80000 	.word	0x42c80000

08000d4c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b082      	sub	sp, #8
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
  if (htim == &htim16) {
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	4a1a      	ldr	r2, [pc, #104]	; (8000dc0 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8000d58:	4293      	cmp	r3, r2
 8000d5a:	d12c      	bne.n	8000db6 <HAL_TIM_PeriodElapsedCallback+0x6a>
	  if(cyclicMessage){
 8000d5c:	4b19      	ldr	r3, [pc, #100]	; (8000dc4 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8000d5e:	781b      	ldrb	r3, [r3, #0]
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d009      	beq.n	8000d78 <HAL_TIM_PeriodElapsedCallback+0x2c>
		  can_status += usBuildAdc_message();
 8000d64:	f7ff ff3e 	bl	8000be4 <usBuildAdc_message>
 8000d68:	4603      	mov	r3, r0
 8000d6a:	461a      	mov	r2, r3
 8000d6c:	4b16      	ldr	r3, [pc, #88]	; (8000dc8 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8000d6e:	781b      	ldrb	r3, [r3, #0]
 8000d70:	4413      	add	r3, r2
 8000d72:	b2da      	uxtb	r2, r3
 8000d74:	4b14      	ldr	r3, [pc, #80]	; (8000dc8 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8000d76:	701a      	strb	r2, [r3, #0]
	  }
	  if(timerHandler % 2 == 0){
 8000d78:	4b14      	ldr	r3, [pc, #80]	; (8000dcc <HAL_TIM_PeriodElapsedCallback+0x80>)
 8000d7a:	781b      	ldrb	r3, [r3, #0]
 8000d7c:	f003 0301 	and.w	r3, r3, #1
 8000d80:	b2db      	uxtb	r3, r3
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d109      	bne.n	8000d9a <HAL_TIM_PeriodElapsedCallback+0x4e>
		  can_status += usHeartbeat_message();
 8000d86:	f7ff ff6b 	bl	8000c60 <usHeartbeat_message>
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	461a      	mov	r2, r3
 8000d8e:	4b0e      	ldr	r3, [pc, #56]	; (8000dc8 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8000d90:	781b      	ldrb	r3, [r3, #0]
 8000d92:	4413      	add	r3, r2
 8000d94:	b2da      	uxtb	r2, r3
 8000d96:	4b0c      	ldr	r3, [pc, #48]	; (8000dc8 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8000d98:	701a      	strb	r2, [r3, #0]
	  }

	  if(timerHandler == 3 ){
 8000d9a:	4b0c      	ldr	r3, [pc, #48]	; (8000dcc <HAL_TIM_PeriodElapsedCallback+0x80>)
 8000d9c:	781b      	ldrb	r3, [r3, #0]
 8000d9e:	2b03      	cmp	r3, #3
 8000da0:	d103      	bne.n	8000daa <HAL_TIM_PeriodElapsedCallback+0x5e>
		  timerHandler = 0;
 8000da2:	4b0a      	ldr	r3, [pc, #40]	; (8000dcc <HAL_TIM_PeriodElapsedCallback+0x80>)
 8000da4:	2200      	movs	r2, #0
 8000da6:	701a      	strb	r2, [r3, #0]
	  }


  }

}
 8000da8:	e005      	b.n	8000db6 <HAL_TIM_PeriodElapsedCallback+0x6a>
		  timerHandler++;
 8000daa:	4b08      	ldr	r3, [pc, #32]	; (8000dcc <HAL_TIM_PeriodElapsedCallback+0x80>)
 8000dac:	781b      	ldrb	r3, [r3, #0]
 8000dae:	3301      	adds	r3, #1
 8000db0:	b2da      	uxtb	r2, r3
 8000db2:	4b06      	ldr	r3, [pc, #24]	; (8000dcc <HAL_TIM_PeriodElapsedCallback+0x80>)
 8000db4:	701a      	strb	r2, [r3, #0]
}
 8000db6:	bf00      	nop
 8000db8:	3708      	adds	r7, #8
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	bd80      	pop	{r7, pc}
 8000dbe:	bf00      	nop
 8000dc0:	200003e8 	.word	0x200003e8
 8000dc4:	200004ad 	.word	0x200004ad
 8000dc8:	20000494 	.word	0x20000494
 8000dcc:	200004ac 	.word	0x200004ac

08000dd0 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b084      	sub	sp, #16
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	6078      	str	r0, [r7, #4]
	can_status = HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData);
 8000dd8:	4b82      	ldr	r3, [pc, #520]	; (8000fe4 <HAL_CAN_RxFifo0MsgPendingCallback+0x214>)
 8000dda:	4a83      	ldr	r2, [pc, #524]	; (8000fe8 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 8000ddc:	2100      	movs	r1, #0
 8000dde:	6878      	ldr	r0, [r7, #4]
 8000de0:	f002 ff15 	bl	8003c0e <HAL_CAN_GetRxMessage>
 8000de4:	4603      	mov	r3, r0
 8000de6:	461a      	mov	r2, r3
 8000de8:	4b80      	ldr	r3, [pc, #512]	; (8000fec <HAL_CAN_RxFifo0MsgPendingCallback+0x21c>)
 8000dea:	701a      	strb	r2, [r3, #0]
	switch(RxHeader.StdId){
 8000dec:	4b7e      	ldr	r3, [pc, #504]	; (8000fe8 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	f5b3 6fca 	cmp.w	r3, #1616	; 0x650
 8000df4:	f000 80a8 	beq.w	8000f48 <HAL_CAN_RxFifo0MsgPendingCallback+0x178>
 8000df8:	f5b3 6fca 	cmp.w	r3, #1616	; 0x650
 8000dfc:	f200 80b0 	bhi.w	8000f60 <HAL_CAN_RxFifo0MsgPendingCallback+0x190>
 8000e00:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8000e04:	f000 8093 	beq.w	8000f2e <HAL_CAN_RxFifo0MsgPendingCallback+0x15e>
 8000e08:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8000e0c:	f200 80a8 	bhi.w	8000f60 <HAL_CAN_RxFifo0MsgPendingCallback+0x190>
 8000e10:	f5b3 6faa 	cmp.w	r3, #1360	; 0x550
 8000e14:	d070      	beq.n	8000ef8 <HAL_CAN_RxFifo0MsgPendingCallback+0x128>
 8000e16:	f5b3 6faa 	cmp.w	r3, #1360	; 0x550
 8000e1a:	f200 80a1 	bhi.w	8000f60 <HAL_CAN_RxFifo0MsgPendingCallback+0x190>
 8000e1e:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8000e22:	d05e      	beq.n	8000ee2 <HAL_CAN_RxFifo0MsgPendingCallback+0x112>
 8000e24:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8000e28:	f200 809a 	bhi.w	8000f60 <HAL_CAN_RxFifo0MsgPendingCallback+0x190>
 8000e2c:	f5b3 7f54 	cmp.w	r3, #848	; 0x350
 8000e30:	d03c      	beq.n	8000eac <HAL_CAN_RxFifo0MsgPendingCallback+0xdc>
 8000e32:	f5b3 7f54 	cmp.w	r3, #848	; 0x350
 8000e36:	f200 8093 	bhi.w	8000f60 <HAL_CAN_RxFifo0MsgPendingCallback+0x190>
 8000e3a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8000e3e:	d01e      	beq.n	8000e7e <HAL_CAN_RxFifo0MsgPendingCallback+0xae>
 8000e40:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8000e44:	f200 808c 	bhi.w	8000f60 <HAL_CAN_RxFifo0MsgPendingCallback+0x190>
 8000e48:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000e4c:	d003      	beq.n	8000e56 <HAL_CAN_RxFifo0MsgPendingCallback+0x86>
 8000e4e:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 8000e52:	d002      	beq.n	8000e5a <HAL_CAN_RxFifo0MsgPendingCallback+0x8a>

		}
		break;

	default:
		break;
 8000e54:	e084      	b.n	8000f60 <HAL_CAN_RxFifo0MsgPendingCallback+0x190>
		NVIC_SystemReset();
 8000e56:	f7ff feaf 	bl	8000bb8 <__NVIC_SystemReset>
		if(RxData[0] >= 0 && RxData[0] <= 1){
 8000e5a:	4b62      	ldr	r3, [pc, #392]	; (8000fe4 <HAL_CAN_RxFifo0MsgPendingCallback+0x214>)
 8000e5c:	781b      	ldrb	r3, [r3, #0]
 8000e5e:	2b01      	cmp	r3, #1
 8000e60:	d804      	bhi.n	8000e6c <HAL_CAN_RxFifo0MsgPendingCallback+0x9c>
			cyclicMessage = RxData[0];
 8000e62:	4b60      	ldr	r3, [pc, #384]	; (8000fe4 <HAL_CAN_RxFifo0MsgPendingCallback+0x214>)
 8000e64:	781a      	ldrb	r2, [r3, #0]
 8000e66:	4b62      	ldr	r3, [pc, #392]	; (8000ff0 <HAL_CAN_RxFifo0MsgPendingCallback+0x220>)
 8000e68:	701a      	strb	r2, [r3, #0]
		break;
 8000e6a:	e07b      	b.n	8000f64 <HAL_CAN_RxFifo0MsgPendingCallback+0x194>
		}else if(RxData[0] == 0xFF){
 8000e6c:	4b5d      	ldr	r3, [pc, #372]	; (8000fe4 <HAL_CAN_RxFifo0MsgPendingCallback+0x214>)
 8000e6e:	781b      	ldrb	r3, [r3, #0]
 8000e70:	2bff      	cmp	r3, #255	; 0xff
 8000e72:	d177      	bne.n	8000f64 <HAL_CAN_RxFifo0MsgPendingCallback+0x194>
			RxData[0] = cyclicMessage;
 8000e74:	4b5e      	ldr	r3, [pc, #376]	; (8000ff0 <HAL_CAN_RxFifo0MsgPendingCallback+0x220>)
 8000e76:	781a      	ldrb	r2, [r3, #0]
 8000e78:	4b5a      	ldr	r3, [pc, #360]	; (8000fe4 <HAL_CAN_RxFifo0MsgPendingCallback+0x214>)
 8000e7a:	701a      	strb	r2, [r3, #0]
		break;
 8000e7c:	e072      	b.n	8000f64 <HAL_CAN_RxFifo0MsgPendingCallback+0x194>
		if(RxData[0] >= 0 && RxData[0] <= 250){
 8000e7e:	4b59      	ldr	r3, [pc, #356]	; (8000fe4 <HAL_CAN_RxFifo0MsgPendingCallback+0x214>)
 8000e80:	781b      	ldrb	r3, [r3, #0]
 8000e82:	2bfa      	cmp	r3, #250	; 0xfa
 8000e84:	d809      	bhi.n	8000e9a <HAL_CAN_RxFifo0MsgPendingCallback+0xca>
			pwmValue = (uint8_t)RxData[0];
 8000e86:	4b57      	ldr	r3, [pc, #348]	; (8000fe4 <HAL_CAN_RxFifo0MsgPendingCallback+0x214>)
 8000e88:	781a      	ldrb	r2, [r3, #0]
 8000e8a:	4b5a      	ldr	r3, [pc, #360]	; (8000ff4 <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 8000e8c:	701a      	strb	r2, [r3, #0]
		   __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2, pwmValue);
 8000e8e:	4b59      	ldr	r3, [pc, #356]	; (8000ff4 <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 8000e90:	781a      	ldrb	r2, [r3, #0]
 8000e92:	4b59      	ldr	r3, [pc, #356]	; (8000ff8 <HAL_CAN_RxFifo0MsgPendingCallback+0x228>)
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	639a      	str	r2, [r3, #56]	; 0x38
		break;
 8000e98:	e066      	b.n	8000f68 <HAL_CAN_RxFifo0MsgPendingCallback+0x198>
		} else if(RxData[0] == 0xFF){
 8000e9a:	4b52      	ldr	r3, [pc, #328]	; (8000fe4 <HAL_CAN_RxFifo0MsgPendingCallback+0x214>)
 8000e9c:	781b      	ldrb	r3, [r3, #0]
 8000e9e:	2bff      	cmp	r3, #255	; 0xff
 8000ea0:	d162      	bne.n	8000f68 <HAL_CAN_RxFifo0MsgPendingCallback+0x198>
			RxData[0] = pwmValue;
 8000ea2:	4b54      	ldr	r3, [pc, #336]	; (8000ff4 <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 8000ea4:	781a      	ldrb	r2, [r3, #0]
 8000ea6:	4b4f      	ldr	r3, [pc, #316]	; (8000fe4 <HAL_CAN_RxFifo0MsgPendingCallback+0x214>)
 8000ea8:	701a      	strb	r2, [r3, #0]
		break;
 8000eaa:	e05d      	b.n	8000f68 <HAL_CAN_RxFifo0MsgPendingCallback+0x198>
		if(RxData[0] >= 0 && RxData[0] <= 1){
 8000eac:	4b4d      	ldr	r3, [pc, #308]	; (8000fe4 <HAL_CAN_RxFifo0MsgPendingCallback+0x214>)
 8000eae:	781b      	ldrb	r3, [r3, #0]
 8000eb0:	2b01      	cmp	r3, #1
 8000eb2:	d808      	bhi.n	8000ec6 <HAL_CAN_RxFifo0MsgPendingCallback+0xf6>
			HAL_GPIO_WritePin(INTERNAL_LED_GPIO_Port, INTERNAL_LED_Pin, RxData[0]);
 8000eb4:	4b4b      	ldr	r3, [pc, #300]	; (8000fe4 <HAL_CAN_RxFifo0MsgPendingCallback+0x214>)
 8000eb6:	781b      	ldrb	r3, [r3, #0]
 8000eb8:	461a      	mov	r2, r3
 8000eba:	2120      	movs	r1, #32
 8000ebc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ec0:	f003 fe82 	bl	8004bc8 <HAL_GPIO_WritePin>
		break;
 8000ec4:	e052      	b.n	8000f6c <HAL_CAN_RxFifo0MsgPendingCallback+0x19c>
		else if(RxData[0] == 0xFF){
 8000ec6:	4b47      	ldr	r3, [pc, #284]	; (8000fe4 <HAL_CAN_RxFifo0MsgPendingCallback+0x214>)
 8000ec8:	781b      	ldrb	r3, [r3, #0]
 8000eca:	2bff      	cmp	r3, #255	; 0xff
 8000ecc:	d14e      	bne.n	8000f6c <HAL_CAN_RxFifo0MsgPendingCallback+0x19c>
			RxData[0] = HAL_GPIO_ReadPin(INTERNAL_LED_GPIO_Port, INTERNAL_LED_Pin);
 8000ece:	2120      	movs	r1, #32
 8000ed0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ed4:	f003 fe60 	bl	8004b98 <HAL_GPIO_ReadPin>
 8000ed8:	4603      	mov	r3, r0
 8000eda:	461a      	mov	r2, r3
 8000edc:	4b41      	ldr	r3, [pc, #260]	; (8000fe4 <HAL_CAN_RxFifo0MsgPendingCallback+0x214>)
 8000ede:	701a      	strb	r2, [r3, #0]
		break;
 8000ee0:	e044      	b.n	8000f6c <HAL_CAN_RxFifo0MsgPendingCallback+0x19c>
		if(RxData[0] == 0xFF){
 8000ee2:	4b40      	ldr	r3, [pc, #256]	; (8000fe4 <HAL_CAN_RxFifo0MsgPendingCallback+0x214>)
 8000ee4:	781b      	ldrb	r3, [r3, #0]
 8000ee6:	2bff      	cmp	r3, #255	; 0xff
 8000ee8:	d142      	bne.n	8000f70 <HAL_CAN_RxFifo0MsgPendingCallback+0x1a0>
			RxData[0] = usGetTemperatureValue();
 8000eea:	f7ff fecd 	bl	8000c88 <usGetTemperatureValue>
 8000eee:	4603      	mov	r3, r0
 8000ef0:	461a      	mov	r2, r3
 8000ef2:	4b3c      	ldr	r3, [pc, #240]	; (8000fe4 <HAL_CAN_RxFifo0MsgPendingCallback+0x214>)
 8000ef4:	701a      	strb	r2, [r3, #0]
		break;
 8000ef6:	e03b      	b.n	8000f70 <HAL_CAN_RxFifo0MsgPendingCallback+0x1a0>
		if(RxData[0] >= 0 && RxData[0] <= 1){
 8000ef8:	4b3a      	ldr	r3, [pc, #232]	; (8000fe4 <HAL_CAN_RxFifo0MsgPendingCallback+0x214>)
 8000efa:	781b      	ldrb	r3, [r3, #0]
 8000efc:	2b01      	cmp	r3, #1
 8000efe:	d808      	bhi.n	8000f12 <HAL_CAN_RxFifo0MsgPendingCallback+0x142>
			HAL_GPIO_WritePin(USER_GPIO_GPIO_Port, USER_GPIO_Pin, RxData[0]);
 8000f00:	4b38      	ldr	r3, [pc, #224]	; (8000fe4 <HAL_CAN_RxFifo0MsgPendingCallback+0x214>)
 8000f02:	781b      	ldrb	r3, [r3, #0]
 8000f04:	461a      	mov	r2, r3
 8000f06:	2140      	movs	r1, #64	; 0x40
 8000f08:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f0c:	f003 fe5c 	bl	8004bc8 <HAL_GPIO_WritePin>
		break;
 8000f10:	e030      	b.n	8000f74 <HAL_CAN_RxFifo0MsgPendingCallback+0x1a4>
		else if(RxData[0] == 0xFF){
 8000f12:	4b34      	ldr	r3, [pc, #208]	; (8000fe4 <HAL_CAN_RxFifo0MsgPendingCallback+0x214>)
 8000f14:	781b      	ldrb	r3, [r3, #0]
 8000f16:	2bff      	cmp	r3, #255	; 0xff
 8000f18:	d12c      	bne.n	8000f74 <HAL_CAN_RxFifo0MsgPendingCallback+0x1a4>
			RxData[0] = HAL_GPIO_ReadPin(USER_GPIO_GPIO_Port, USER_GPIO_Pin);
 8000f1a:	2140      	movs	r1, #64	; 0x40
 8000f1c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f20:	f003 fe3a 	bl	8004b98 <HAL_GPIO_ReadPin>
 8000f24:	4603      	mov	r3, r0
 8000f26:	461a      	mov	r2, r3
 8000f28:	4b2e      	ldr	r3, [pc, #184]	; (8000fe4 <HAL_CAN_RxFifo0MsgPendingCallback+0x214>)
 8000f2a:	701a      	strb	r2, [r3, #0]
		break;
 8000f2c:	e022      	b.n	8000f74 <HAL_CAN_RxFifo0MsgPendingCallback+0x1a4>
		if(RxData[0] >= 0 && RxData[0] <= 3){
 8000f2e:	4b2d      	ldr	r3, [pc, #180]	; (8000fe4 <HAL_CAN_RxFifo0MsgPendingCallback+0x214>)
 8000f30:	781b      	ldrb	r3, [r3, #0]
 8000f32:	2b03      	cmp	r3, #3
 8000f34:	d804      	bhi.n	8000f40 <HAL_CAN_RxFifo0MsgPendingCallback+0x170>
			canSpeedOnStartup = (uint8_t)RxData[0];
 8000f36:	4b2b      	ldr	r3, [pc, #172]	; (8000fe4 <HAL_CAN_RxFifo0MsgPendingCallback+0x214>)
 8000f38:	781a      	ldrb	r2, [r3, #0]
 8000f3a:	4b30      	ldr	r3, [pc, #192]	; (8000ffc <HAL_CAN_RxFifo0MsgPendingCallback+0x22c>)
 8000f3c:	701a      	strb	r2, [r3, #0]
		break;
 8000f3e:	e01c      	b.n	8000f7a <HAL_CAN_RxFifo0MsgPendingCallback+0x1aa>
			RxData[0] = 0x80;
 8000f40:	4b28      	ldr	r3, [pc, #160]	; (8000fe4 <HAL_CAN_RxFifo0MsgPendingCallback+0x214>)
 8000f42:	2280      	movs	r2, #128	; 0x80
 8000f44:	701a      	strb	r2, [r3, #0]
		break;
 8000f46:	e018      	b.n	8000f7a <HAL_CAN_RxFifo0MsgPendingCallback+0x1aa>
		if(RxData[0] == 0xFF){
 8000f48:	4b26      	ldr	r3, [pc, #152]	; (8000fe4 <HAL_CAN_RxFifo0MsgPendingCallback+0x214>)
 8000f4a:	781b      	ldrb	r3, [r3, #0]
 8000f4c:	2bff      	cmp	r3, #255	; 0xff
 8000f4e:	d113      	bne.n	8000f78 <HAL_CAN_RxFifo0MsgPendingCallback+0x1a8>
			uint8_t voltageValue = usGetRefVoltValue();
 8000f50:	f7ff fed2 	bl	8000cf8 <usGetRefVoltValue>
 8000f54:	4603      	mov	r3, r0
 8000f56:	73fb      	strb	r3, [r7, #15]
			RxData[0] = (voltageValue >> 0) & 0xFF;
 8000f58:	4a22      	ldr	r2, [pc, #136]	; (8000fe4 <HAL_CAN_RxFifo0MsgPendingCallback+0x214>)
 8000f5a:	7bfb      	ldrb	r3, [r7, #15]
 8000f5c:	7013      	strb	r3, [r2, #0]
		break;
 8000f5e:	e00b      	b.n	8000f78 <HAL_CAN_RxFifo0MsgPendingCallback+0x1a8>
		break;
 8000f60:	bf00      	nop
 8000f62:	e00a      	b.n	8000f7a <HAL_CAN_RxFifo0MsgPendingCallback+0x1aa>
		break;
 8000f64:	bf00      	nop
 8000f66:	e008      	b.n	8000f7a <HAL_CAN_RxFifo0MsgPendingCallback+0x1aa>
		break;
 8000f68:	bf00      	nop
 8000f6a:	e006      	b.n	8000f7a <HAL_CAN_RxFifo0MsgPendingCallback+0x1aa>
		break;
 8000f6c:	bf00      	nop
 8000f6e:	e004      	b.n	8000f7a <HAL_CAN_RxFifo0MsgPendingCallback+0x1aa>
		break;
 8000f70:	bf00      	nop
 8000f72:	e002      	b.n	8000f7a <HAL_CAN_RxFifo0MsgPendingCallback+0x1aa>
		break;
 8000f74:	bf00      	nop
 8000f76:	e000      	b.n	8000f7a <HAL_CAN_RxFifo0MsgPendingCallback+0x1aa>
		break;
 8000f78:	bf00      	nop

	}

	TxHeader.DLC = RxHeader.DLC;
 8000f7a:	4b1b      	ldr	r3, [pc, #108]	; (8000fe8 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 8000f7c:	691b      	ldr	r3, [r3, #16]
 8000f7e:	4a20      	ldr	r2, [pc, #128]	; (8001000 <HAL_CAN_RxFifo0MsgPendingCallback+0x230>)
 8000f80:	6113      	str	r3, [r2, #16]
	TxHeader.ExtId = 0;
 8000f82:	4b1f      	ldr	r3, [pc, #124]	; (8001000 <HAL_CAN_RxFifo0MsgPendingCallback+0x230>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	605a      	str	r2, [r3, #4]
	TxHeader.IDE = CAN_ID_STD;
 8000f88:	4b1d      	ldr	r3, [pc, #116]	; (8001000 <HAL_CAN_RxFifo0MsgPendingCallback+0x230>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	609a      	str	r2, [r3, #8]
	TxHeader.RTR = CAN_RTR_DATA;
 8000f8e:	4b1c      	ldr	r3, [pc, #112]	; (8001000 <HAL_CAN_RxFifo0MsgPendingCallback+0x230>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	60da      	str	r2, [r3, #12]
	TxHeader.StdId = RxHeader.StdId + nodeId;
 8000f94:	4b14      	ldr	r3, [pc, #80]	; (8000fe8 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	4a1a      	ldr	r2, [pc, #104]	; (8001004 <HAL_CAN_RxFifo0MsgPendingCallback+0x234>)
 8000f9a:	7812      	ldrb	r2, [r2, #0]
 8000f9c:	4413      	add	r3, r2
 8000f9e:	4a18      	ldr	r2, [pc, #96]	; (8001000 <HAL_CAN_RxFifo0MsgPendingCallback+0x230>)
 8000fa0:	6013      	str	r3, [r2, #0]
	TxHeader.TransmitGlobalTime = DISABLE;
 8000fa2:	4b17      	ldr	r3, [pc, #92]	; (8001000 <HAL_CAN_RxFifo0MsgPendingCallback+0x230>)
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	751a      	strb	r2, [r3, #20]
	memcpy(TxData, RxData, MSG_BUFFER_SIZE);
 8000fa8:	4b17      	ldr	r3, [pc, #92]	; (8001008 <HAL_CAN_RxFifo0MsgPendingCallback+0x238>)
 8000faa:	4a0e      	ldr	r2, [pc, #56]	; (8000fe4 <HAL_CAN_RxFifo0MsgPendingCallback+0x214>)
 8000fac:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000fb0:	e883 0003 	stmia.w	r3, {r0, r1}
	can_status += HAL_CAN_AddTxMessage(hcan, &TxHeader, &TxData[0], &TxMailbox);
 8000fb4:	4b15      	ldr	r3, [pc, #84]	; (800100c <HAL_CAN_RxFifo0MsgPendingCallback+0x23c>)
 8000fb6:	4a14      	ldr	r2, [pc, #80]	; (8001008 <HAL_CAN_RxFifo0MsgPendingCallback+0x238>)
 8000fb8:	4911      	ldr	r1, [pc, #68]	; (8001000 <HAL_CAN_RxFifo0MsgPendingCallback+0x230>)
 8000fba:	6878      	ldr	r0, [r7, #4]
 8000fbc:	f002 fd57 	bl	8003a6e <HAL_CAN_AddTxMessage>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	461a      	mov	r2, r3
 8000fc4:	4b09      	ldr	r3, [pc, #36]	; (8000fec <HAL_CAN_RxFifo0MsgPendingCallback+0x21c>)
 8000fc6:	781b      	ldrb	r3, [r3, #0]
 8000fc8:	4413      	add	r3, r2
 8000fca:	b2da      	uxtb	r2, r3
 8000fcc:	4b07      	ldr	r3, [pc, #28]	; (8000fec <HAL_CAN_RxFifo0MsgPendingCallback+0x21c>)
 8000fce:	701a      	strb	r2, [r3, #0]
	memset(RxData, 0, MSG_BUFFER_SIZE);
 8000fd0:	2208      	movs	r2, #8
 8000fd2:	2100      	movs	r1, #0
 8000fd4:	4803      	ldr	r0, [pc, #12]	; (8000fe4 <HAL_CAN_RxFifo0MsgPendingCallback+0x214>)
 8000fd6:	f006 fcf1 	bl	80079bc <memset>

}
 8000fda:	bf00      	nop
 8000fdc:	3710      	adds	r7, #16
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bd80      	pop	{r7, pc}
 8000fe2:	bf00      	nop
 8000fe4:	2000048c 	.word	0x2000048c
 8000fe8:	2000044c 	.word	0x2000044c
 8000fec:	20000494 	.word	0x20000494
 8000ff0:	200004ad 	.word	0x200004ad
 8000ff4:	200004ae 	.word	0x200004ae
 8000ff8:	2000039c 	.word	0x2000039c
 8000ffc:	200001e0 	.word	0x200001e0
 8001000:	20000434 	.word	0x20000434
 8001004:	20000000 	.word	0x20000000
 8001008:	20000484 	.word	0x20000484
 800100c:	20000480 	.word	0x20000480

08001010 <vCan_messages_init>:

void vCan_messages_init(){
 8001010:	b480      	push	{r7}
 8001012:	af00      	add	r7, sp, #0

	heartbeat_msgTxHeader.DLC = 0x00;
 8001014:	4b16      	ldr	r3, [pc, #88]	; (8001070 <vCan_messages_init+0x60>)
 8001016:	2200      	movs	r2, #0
 8001018:	611a      	str	r2, [r3, #16]
	heartbeat_msgTxHeader.ExtId = 0;
 800101a:	4b15      	ldr	r3, [pc, #84]	; (8001070 <vCan_messages_init+0x60>)
 800101c:	2200      	movs	r2, #0
 800101e:	605a      	str	r2, [r3, #4]
	heartbeat_msgTxHeader.IDE = CAN_ID_STD;
 8001020:	4b13      	ldr	r3, [pc, #76]	; (8001070 <vCan_messages_init+0x60>)
 8001022:	2200      	movs	r2, #0
 8001024:	609a      	str	r2, [r3, #8]
	heartbeat_msgTxHeader.RTR = CAN_RTR_DATA;
 8001026:	4b12      	ldr	r3, [pc, #72]	; (8001070 <vCan_messages_init+0x60>)
 8001028:	2200      	movs	r2, #0
 800102a:	60da      	str	r2, [r3, #12]
	heartbeat_msgTxHeader.StdId = 0x700 + nodeId;
 800102c:	4b11      	ldr	r3, [pc, #68]	; (8001074 <vCan_messages_init+0x64>)
 800102e:	781b      	ldrb	r3, [r3, #0]
 8001030:	f503 63e0 	add.w	r3, r3, #1792	; 0x700
 8001034:	461a      	mov	r2, r3
 8001036:	4b0e      	ldr	r3, [pc, #56]	; (8001070 <vCan_messages_init+0x60>)
 8001038:	601a      	str	r2, [r3, #0]
	heartbeat_msgTxHeader.TransmitGlobalTime = DISABLE;
 800103a:	4b0d      	ldr	r3, [pc, #52]	; (8001070 <vCan_messages_init+0x60>)
 800103c:	2200      	movs	r2, #0
 800103e:	751a      	strb	r2, [r3, #20]

	TxHeader.DLC = 0x00;
 8001040:	4b0d      	ldr	r3, [pc, #52]	; (8001078 <vCan_messages_init+0x68>)
 8001042:	2200      	movs	r2, #0
 8001044:	611a      	str	r2, [r3, #16]
	TxHeader.ExtId = 0;
 8001046:	4b0c      	ldr	r3, [pc, #48]	; (8001078 <vCan_messages_init+0x68>)
 8001048:	2200      	movs	r2, #0
 800104a:	605a      	str	r2, [r3, #4]
	TxHeader.IDE = CAN_ID_STD;
 800104c:	4b0a      	ldr	r3, [pc, #40]	; (8001078 <vCan_messages_init+0x68>)
 800104e:	2200      	movs	r2, #0
 8001050:	609a      	str	r2, [r3, #8]
	TxHeader.RTR = CAN_RTR_DATA;
 8001052:	4b09      	ldr	r3, [pc, #36]	; (8001078 <vCan_messages_init+0x68>)
 8001054:	2200      	movs	r2, #0
 8001056:	60da      	str	r2, [r3, #12]
	TxHeader.StdId = 0x00;
 8001058:	4b07      	ldr	r3, [pc, #28]	; (8001078 <vCan_messages_init+0x68>)
 800105a:	2200      	movs	r2, #0
 800105c:	601a      	str	r2, [r3, #0]
	TxHeader.TransmitGlobalTime = DISABLE;
 800105e:	4b06      	ldr	r3, [pc, #24]	; (8001078 <vCan_messages_init+0x68>)
 8001060:	2200      	movs	r2, #0
 8001062:	751a      	strb	r2, [r3, #20]

}
 8001064:	bf00      	nop
 8001066:	46bd      	mov	sp, r7
 8001068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop
 8001070:	20000468 	.word	0x20000468
 8001074:	20000000 	.word	0x20000000
 8001078:	20000434 	.word	0x20000434

0800107c <setCanSpeed>:


void setCanSpeed(can_speed_t canSpeed){
 800107c:	b580      	push	{r7, lr}
 800107e:	b082      	sub	sp, #8
 8001080:	af00      	add	r7, sp, #0
 8001082:	4603      	mov	r3, r0
 8001084:	71fb      	strb	r3, [r7, #7]

	hcan.Instance = CAN;
 8001086:	4b29      	ldr	r3, [pc, #164]	; (800112c <setCanSpeed+0xb0>)
 8001088:	4a29      	ldr	r2, [pc, #164]	; (8001130 <setCanSpeed+0xb4>)
 800108a:	601a      	str	r2, [r3, #0]
	switch(canSpeed){
 800108c:	79fb      	ldrb	r3, [r7, #7]
 800108e:	2b03      	cmp	r3, #3
 8001090:	d81a      	bhi.n	80010c8 <setCanSpeed+0x4c>
 8001092:	a201      	add	r2, pc, #4	; (adr r2, 8001098 <setCanSpeed+0x1c>)
 8001094:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001098:	080010a9 	.word	0x080010a9
 800109c:	080010b1 	.word	0x080010b1
 80010a0:	080010b9 	.word	0x080010b9
 80010a4:	080010c1 	.word	0x080010c1

	case SPEED_125_KBITS:
		hcan.Init.Prescaler = 72;
 80010a8:	4b20      	ldr	r3, [pc, #128]	; (800112c <setCanSpeed+0xb0>)
 80010aa:	2248      	movs	r2, #72	; 0x48
 80010ac:	605a      	str	r2, [r3, #4]
		break;
 80010ae:	e012      	b.n	80010d6 <setCanSpeed+0x5a>

	case SPEED_250_KBITS:
		hcan.Init.Prescaler = 36;
 80010b0:	4b1e      	ldr	r3, [pc, #120]	; (800112c <setCanSpeed+0xb0>)
 80010b2:	2224      	movs	r2, #36	; 0x24
 80010b4:	605a      	str	r2, [r3, #4]
		break;
 80010b6:	e00e      	b.n	80010d6 <setCanSpeed+0x5a>

	case SPEED_500_KBITS:
		hcan.Init.Prescaler = 18;
 80010b8:	4b1c      	ldr	r3, [pc, #112]	; (800112c <setCanSpeed+0xb0>)
 80010ba:	2212      	movs	r2, #18
 80010bc:	605a      	str	r2, [r3, #4]
		break;
 80010be:	e00a      	b.n	80010d6 <setCanSpeed+0x5a>

	case SPEED_1000_KBITS:
		hcan.Init.Prescaler = 9;
 80010c0:	4b1a      	ldr	r3, [pc, #104]	; (800112c <setCanSpeed+0xb0>)
 80010c2:	2209      	movs	r2, #9
 80010c4:	605a      	str	r2, [r3, #4]
		break;
 80010c6:	e006      	b.n	80010d6 <setCanSpeed+0x5a>

	default:
		hcan.Init.Prescaler = 18;
 80010c8:	4b18      	ldr	r3, [pc, #96]	; (800112c <setCanSpeed+0xb0>)
 80010ca:	2212      	movs	r2, #18
 80010cc:	605a      	str	r2, [r3, #4]
		canSpeedOnStartup = 2;
 80010ce:	4b19      	ldr	r3, [pc, #100]	; (8001134 <setCanSpeed+0xb8>)
 80010d0:	2202      	movs	r2, #2
 80010d2:	701a      	strb	r2, [r3, #0]
		break;
 80010d4:	bf00      	nop

	}

	hcan.Init.Mode = CAN_MODE_NORMAL;
 80010d6:	4b15      	ldr	r3, [pc, #84]	; (800112c <setCanSpeed+0xb0>)
 80010d8:	2200      	movs	r2, #0
 80010da:	609a      	str	r2, [r3, #8]
	hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80010dc:	4b13      	ldr	r3, [pc, #76]	; (800112c <setCanSpeed+0xb0>)
 80010de:	2200      	movs	r2, #0
 80010e0:	60da      	str	r2, [r3, #12]
	hcan.Init.TimeSeg1 = CAN_BS1_2TQ;
 80010e2:	4b12      	ldr	r3, [pc, #72]	; (800112c <setCanSpeed+0xb0>)
 80010e4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80010e8:	611a      	str	r2, [r3, #16]
	hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 80010ea:	4b10      	ldr	r3, [pc, #64]	; (800112c <setCanSpeed+0xb0>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	615a      	str	r2, [r3, #20]
	hcan.Init.TimeTriggeredMode = DISABLE;
 80010f0:	4b0e      	ldr	r3, [pc, #56]	; (800112c <setCanSpeed+0xb0>)
 80010f2:	2200      	movs	r2, #0
 80010f4:	761a      	strb	r2, [r3, #24]
	hcan.Init.AutoBusOff = DISABLE;
 80010f6:	4b0d      	ldr	r3, [pc, #52]	; (800112c <setCanSpeed+0xb0>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	765a      	strb	r2, [r3, #25]
	hcan.Init.AutoWakeUp = DISABLE;
 80010fc:	4b0b      	ldr	r3, [pc, #44]	; (800112c <setCanSpeed+0xb0>)
 80010fe:	2200      	movs	r2, #0
 8001100:	769a      	strb	r2, [r3, #26]
	hcan.Init.AutoRetransmission = DISABLE;
 8001102:	4b0a      	ldr	r3, [pc, #40]	; (800112c <setCanSpeed+0xb0>)
 8001104:	2200      	movs	r2, #0
 8001106:	76da      	strb	r2, [r3, #27]
	hcan.Init.ReceiveFifoLocked = DISABLE;
 8001108:	4b08      	ldr	r3, [pc, #32]	; (800112c <setCanSpeed+0xb0>)
 800110a:	2200      	movs	r2, #0
 800110c:	771a      	strb	r2, [r3, #28]
	hcan.Init.TransmitFifoPriority = DISABLE;
 800110e:	4b07      	ldr	r3, [pc, #28]	; (800112c <setCanSpeed+0xb0>)
 8001110:	2200      	movs	r2, #0
 8001112:	775a      	strb	r2, [r3, #29]
	if (HAL_CAN_Init(&hcan) != HAL_OK)
 8001114:	4805      	ldr	r0, [pc, #20]	; (800112c <setCanSpeed+0xb0>)
 8001116:	f002 faa1 	bl	800365c <HAL_CAN_Init>
 800111a:	4603      	mov	r3, r0
 800111c:	2b00      	cmp	r3, #0
 800111e:	d001      	beq.n	8001124 <setCanSpeed+0xa8>
	{
		Error_Handler();
 8001120:	f000 fb10 	bl	8001744 <Error_Handler>
	}

}
 8001124:	bf00      	nop
 8001126:	3708      	adds	r7, #8
 8001128:	46bd      	mov	sp, r7
 800112a:	bd80      	pop	{r7, pc}
 800112c:	20000328 	.word	0x20000328
 8001130:	40006400 	.word	0x40006400
 8001134:	200001e0 	.word	0x200001e0

08001138 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800113c:	f000 fe5c 	bl	8001df8 <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001140:	f000 f854 	bl	80011ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001144:	f000 fac0 	bl	80016c8 <MX_GPIO_Init>
  MX_DMA_Init();
 8001148:	f000 fa8c 	bl	8001664 <MX_DMA_Init>
  MX_CAN_Init();
 800114c:	f000 f990 	bl	8001470 <MX_CAN_Init>
  MX_TIM16_Init();
 8001150:	f000 fa60 	bl	8001614 <MX_TIM16_Init>
  MX_ADC1_Init();
 8001154:	f000 f8b0 	bl	80012b8 <MX_ADC1_Init>
  MX_TIM3_Init();
 8001158:	f000 f9b4 	bl	80014c4 <MX_TIM3_Init>
  MX_TIM4_Init();
 800115c:	f000 fa00 	bl	8001560 <MX_TIM4_Init>
  MX_ADC2_Init();
 8001160:	f000 f928 	bl	80013b4 <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */
  can_status += HAL_CAN_Start(&hcan);
 8001164:	4819      	ldr	r0, [pc, #100]	; (80011cc <main+0x94>)
 8001166:	f002 fc3e 	bl	80039e6 <HAL_CAN_Start>
 800116a:	4603      	mov	r3, r0
 800116c:	461a      	mov	r2, r3
 800116e:	4b18      	ldr	r3, [pc, #96]	; (80011d0 <main+0x98>)
 8001170:	781b      	ldrb	r3, [r3, #0]
 8001172:	4413      	add	r3, r2
 8001174:	b2da      	uxtb	r2, r3
 8001176:	4b16      	ldr	r3, [pc, #88]	; (80011d0 <main+0x98>)
 8001178:	701a      	strb	r2, [r3, #0]
  can_status += HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 800117a:	2102      	movs	r1, #2
 800117c:	4813      	ldr	r0, [pc, #76]	; (80011cc <main+0x94>)
 800117e:	f002 fe68 	bl	8003e52 <HAL_CAN_ActivateNotification>
 8001182:	4603      	mov	r3, r0
 8001184:	461a      	mov	r2, r3
 8001186:	4b12      	ldr	r3, [pc, #72]	; (80011d0 <main+0x98>)
 8001188:	781b      	ldrb	r3, [r3, #0]
 800118a:	4413      	add	r3, r2
 800118c:	b2da      	uxtb	r2, r3
 800118e:	4b10      	ldr	r3, [pc, #64]	; (80011d0 <main+0x98>)
 8001190:	701a      	strb	r2, [r3, #0]
  HAL_TIM_Base_Start_IT(&htim16);
 8001192:	4810      	ldr	r0, [pc, #64]	; (80011d4 <main+0x9c>)
 8001194:	f005 f9e0 	bl	8006558 <HAL_TIM_Base_Start_IT>

  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8001198:	2100      	movs	r1, #0
 800119a:	480f      	ldr	r0, [pc, #60]	; (80011d8 <main+0xa0>)
 800119c:	f001 fcb6 	bl	8002b0c <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)internalData, ADC_BUF_LEN);
 80011a0:	2202      	movs	r2, #2
 80011a2:	490e      	ldr	r1, [pc, #56]	; (80011dc <main+0xa4>)
 80011a4:	480c      	ldr	r0, [pc, #48]	; (80011d8 <main+0xa0>)
 80011a6:	f001 f8af 	bl	8002308 <HAL_ADC_Start_DMA>

  HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 80011aa:	2100      	movs	r1, #0
 80011ac:	480c      	ldr	r0, [pc, #48]	; (80011e0 <main+0xa8>)
 80011ae:	f001 fcad 	bl	8002b0c <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_DMA(&hadc2, (uint32_t*)adcData, ADC_BUF_LEN);
 80011b2:	2202      	movs	r2, #2
 80011b4:	490b      	ldr	r1, [pc, #44]	; (80011e4 <main+0xac>)
 80011b6:	480a      	ldr	r0, [pc, #40]	; (80011e0 <main+0xa8>)
 80011b8:	f001 f8a6 	bl	8002308 <HAL_ADC_Start_DMA>

  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 80011bc:	2104      	movs	r1, #4
 80011be:	480a      	ldr	r0, [pc, #40]	; (80011e8 <main+0xb0>)
 80011c0:	f005 fa92 	bl	80066e8 <HAL_TIM_PWM_Start>

  vCan_messages_init();
 80011c4:	f7ff ff24 	bl	8001010 <vCan_messages_init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80011c8:	e7fe      	b.n	80011c8 <main+0x90>
 80011ca:	bf00      	nop
 80011cc:	20000328 	.word	0x20000328
 80011d0:	20000494 	.word	0x20000494
 80011d4:	200003e8 	.word	0x200003e8
 80011d8:	20000200 	.word	0x20000200
 80011dc:	200004a0 	.word	0x200004a0
 80011e0:	20000250 	.word	0x20000250
 80011e4:	200004a4 	.word	0x200004a4
 80011e8:	2000039c 	.word	0x2000039c

080011ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b0a6      	sub	sp, #152	; 0x98
 80011f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011f2:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80011f6:	2228      	movs	r2, #40	; 0x28
 80011f8:	2100      	movs	r1, #0
 80011fa:	4618      	mov	r0, r3
 80011fc:	f006 fbde 	bl	80079bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001200:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001204:	2200      	movs	r2, #0
 8001206:	601a      	str	r2, [r3, #0]
 8001208:	605a      	str	r2, [r3, #4]
 800120a:	609a      	str	r2, [r3, #8]
 800120c:	60da      	str	r2, [r3, #12]
 800120e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001210:	1d3b      	adds	r3, r7, #4
 8001212:	2258      	movs	r2, #88	; 0x58
 8001214:	2100      	movs	r1, #0
 8001216:	4618      	mov	r0, r3
 8001218:	f006 fbd0 	bl	80079bc <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800121c:	2302      	movs	r3, #2
 800121e:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001220:	2301      	movs	r3, #1
 8001222:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001224:	2310      	movs	r3, #16
 8001226:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800122a:	2302      	movs	r3, #2
 800122c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001230:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001234:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001238:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800123c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8001240:	2300      	movs	r3, #0
 8001242:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001246:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800124a:	4618      	mov	r0, r3
 800124c:	f003 fcd4 	bl	8004bf8 <HAL_RCC_OscConfig>
 8001250:	4603      	mov	r3, r0
 8001252:	2b00      	cmp	r3, #0
 8001254:	d001      	beq.n	800125a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001256:	f000 fa75 	bl	8001744 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800125a:	230f      	movs	r3, #15
 800125c:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800125e:	2302      	movs	r3, #2
 8001260:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001262:	2300      	movs	r3, #0
 8001264:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001266:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800126a:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800126c:	2300      	movs	r3, #0
 800126e:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001270:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001274:	2102      	movs	r1, #2
 8001276:	4618      	mov	r0, r3
 8001278:	f004 fd12 	bl	8005ca0 <HAL_RCC_ClockConfig>
 800127c:	4603      	mov	r3, r0
 800127e:	2b00      	cmp	r3, #0
 8001280:	d001      	beq.n	8001286 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001282:	f000 fa5f 	bl	8001744 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM16|RCC_PERIPHCLK_ADC12
 8001286:	4b0b      	ldr	r3, [pc, #44]	; (80012b4 <SystemClock_Config+0xc8>)
 8001288:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_TIM34;
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 800128a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800128e:	62fb      	str	r3, [r7, #44]	; 0x2c
  PeriphClkInit.Tim16ClockSelection = RCC_TIM16CLK_HCLK;
 8001290:	2300      	movs	r3, #0
 8001292:	64fb      	str	r3, [r7, #76]	; 0x4c
  PeriphClkInit.Tim34ClockSelection = RCC_TIM34CLK_HCLK;
 8001294:	2300      	movs	r3, #0
 8001296:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001298:	1d3b      	adds	r3, r7, #4
 800129a:	4618      	mov	r0, r3
 800129c:	f004 fee6 	bl	800606c <HAL_RCCEx_PeriphCLKConfig>
 80012a0:	4603      	mov	r3, r0
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d001      	beq.n	80012aa <SystemClock_Config+0xbe>
  {
    Error_Handler();
 80012a6:	f000 fa4d 	bl	8001744 <Error_Handler>
  }
}
 80012aa:	bf00      	nop
 80012ac:	3798      	adds	r7, #152	; 0x98
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}
 80012b2:	bf00      	nop
 80012b4:	00a00080 	.word	0x00a00080

080012b8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b08a      	sub	sp, #40	; 0x28
 80012bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80012be:	f107 031c 	add.w	r3, r7, #28
 80012c2:	2200      	movs	r2, #0
 80012c4:	601a      	str	r2, [r3, #0]
 80012c6:	605a      	str	r2, [r3, #4]
 80012c8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80012ca:	1d3b      	adds	r3, r7, #4
 80012cc:	2200      	movs	r2, #0
 80012ce:	601a      	str	r2, [r3, #0]
 80012d0:	605a      	str	r2, [r3, #4]
 80012d2:	609a      	str	r2, [r3, #8]
 80012d4:	60da      	str	r2, [r3, #12]
 80012d6:	611a      	str	r2, [r3, #16]
 80012d8:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80012da:	4b35      	ldr	r3, [pc, #212]	; (80013b0 <MX_ADC1_Init+0xf8>)
 80012dc:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80012e0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80012e2:	4b33      	ldr	r3, [pc, #204]	; (80013b0 <MX_ADC1_Init+0xf8>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80012e8:	4b31      	ldr	r3, [pc, #196]	; (80013b0 <MX_ADC1_Init+0xf8>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80012ee:	4b30      	ldr	r3, [pc, #192]	; (80013b0 <MX_ADC1_Init+0xf8>)
 80012f0:	2201      	movs	r2, #1
 80012f2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80012f4:	4b2e      	ldr	r3, [pc, #184]	; (80013b0 <MX_ADC1_Init+0xf8>)
 80012f6:	2201      	movs	r2, #1
 80012f8:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80012fa:	4b2d      	ldr	r3, [pc, #180]	; (80013b0 <MX_ADC1_Init+0xf8>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001302:	4b2b      	ldr	r3, [pc, #172]	; (80013b0 <MX_ADC1_Init+0xf8>)
 8001304:	2200      	movs	r2, #0
 8001306:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001308:	4b29      	ldr	r3, [pc, #164]	; (80013b0 <MX_ADC1_Init+0xf8>)
 800130a:	2201      	movs	r2, #1
 800130c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800130e:	4b28      	ldr	r3, [pc, #160]	; (80013b0 <MX_ADC1_Init+0xf8>)
 8001310:	2200      	movs	r2, #0
 8001312:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8001314:	4b26      	ldr	r3, [pc, #152]	; (80013b0 <MX_ADC1_Init+0xf8>)
 8001316:	2202      	movs	r2, #2
 8001318:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800131a:	4b25      	ldr	r3, [pc, #148]	; (80013b0 <MX_ADC1_Init+0xf8>)
 800131c:	2201      	movs	r2, #1
 800131e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001322:	4b23      	ldr	r3, [pc, #140]	; (80013b0 <MX_ADC1_Init+0xf8>)
 8001324:	2204      	movs	r2, #4
 8001326:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001328:	4b21      	ldr	r3, [pc, #132]	; (80013b0 <MX_ADC1_Init+0xf8>)
 800132a:	2200      	movs	r2, #0
 800132c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800132e:	4b20      	ldr	r3, [pc, #128]	; (80013b0 <MX_ADC1_Init+0xf8>)
 8001330:	2200      	movs	r2, #0
 8001332:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001334:	481e      	ldr	r0, [pc, #120]	; (80013b0 <MX_ADC1_Init+0xf8>)
 8001336:	f000 fded 	bl	8001f14 <HAL_ADC_Init>
 800133a:	4603      	mov	r3, r0
 800133c:	2b00      	cmp	r3, #0
 800133e:	d001      	beq.n	8001344 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8001340:	f000 fa00 	bl	8001744 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001344:	2300      	movs	r3, #0
 8001346:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001348:	f107 031c 	add.w	r3, r7, #28
 800134c:	4619      	mov	r1, r3
 800134e:	4818      	ldr	r0, [pc, #96]	; (80013b0 <MX_ADC1_Init+0xf8>)
 8001350:	f001 ff62 	bl	8003218 <HAL_ADCEx_MultiModeConfigChannel>
 8001354:	4603      	mov	r3, r0
 8001356:	2b00      	cmp	r3, #0
 8001358:	d001      	beq.n	800135e <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 800135a:	f000 f9f3 	bl	8001744 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 800135e:	2310      	movs	r3, #16
 8001360:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001362:	2301      	movs	r3, #1
 8001364:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001366:	2300      	movs	r3, #0
 8001368:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_601CYCLES_5;
 800136a:	2307      	movs	r3, #7
 800136c:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800136e:	2300      	movs	r3, #0
 8001370:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001372:	2300      	movs	r3, #0
 8001374:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001376:	1d3b      	adds	r3, r7, #4
 8001378:	4619      	mov	r1, r3
 800137a:	480d      	ldr	r0, [pc, #52]	; (80013b0 <MX_ADC1_Init+0xf8>)
 800137c:	f001 fc60 	bl	8002c40 <HAL_ADC_ConfigChannel>
 8001380:	4603      	mov	r3, r0
 8001382:	2b00      	cmp	r3, #0
 8001384:	d001      	beq.n	800138a <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 8001386:	f000 f9dd 	bl	8001744 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 800138a:	2312      	movs	r3, #18
 800138c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800138e:	2302      	movs	r3, #2
 8001390:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001392:	1d3b      	adds	r3, r7, #4
 8001394:	4619      	mov	r1, r3
 8001396:	4806      	ldr	r0, [pc, #24]	; (80013b0 <MX_ADC1_Init+0xf8>)
 8001398:	f001 fc52 	bl	8002c40 <HAL_ADC_ConfigChannel>
 800139c:	4603      	mov	r3, r0
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d001      	beq.n	80013a6 <MX_ADC1_Init+0xee>
  {
    Error_Handler();
 80013a2:	f000 f9cf 	bl	8001744 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80013a6:	bf00      	nop
 80013a8:	3728      	adds	r7, #40	; 0x28
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	20000200 	.word	0x20000200

080013b4 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b086      	sub	sp, #24
 80013b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80013ba:	463b      	mov	r3, r7
 80013bc:	2200      	movs	r2, #0
 80013be:	601a      	str	r2, [r3, #0]
 80013c0:	605a      	str	r2, [r3, #4]
 80013c2:	609a      	str	r2, [r3, #8]
 80013c4:	60da      	str	r2, [r3, #12]
 80013c6:	611a      	str	r2, [r3, #16]
 80013c8:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 80013ca:	4b27      	ldr	r3, [pc, #156]	; (8001468 <MX_ADC2_Init+0xb4>)
 80013cc:	4a27      	ldr	r2, [pc, #156]	; (800146c <MX_ADC2_Init+0xb8>)
 80013ce:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80013d0:	4b25      	ldr	r3, [pc, #148]	; (8001468 <MX_ADC2_Init+0xb4>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80013d6:	4b24      	ldr	r3, [pc, #144]	; (8001468 <MX_ADC2_Init+0xb4>)
 80013d8:	2200      	movs	r2, #0
 80013da:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80013dc:	4b22      	ldr	r3, [pc, #136]	; (8001468 <MX_ADC2_Init+0xb4>)
 80013de:	2200      	movs	r2, #0
 80013e0:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 80013e2:	4b21      	ldr	r3, [pc, #132]	; (8001468 <MX_ADC2_Init+0xb4>)
 80013e4:	2201      	movs	r2, #1
 80013e6:	765a      	strb	r2, [r3, #25]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80013e8:	4b1f      	ldr	r3, [pc, #124]	; (8001468 <MX_ADC2_Init+0xb4>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80013f0:	4b1d      	ldr	r3, [pc, #116]	; (8001468 <MX_ADC2_Init+0xb4>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80013f6:	4b1c      	ldr	r3, [pc, #112]	; (8001468 <MX_ADC2_Init+0xb4>)
 80013f8:	2201      	movs	r2, #1
 80013fa:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80013fc:	4b1a      	ldr	r3, [pc, #104]	; (8001468 <MX_ADC2_Init+0xb4>)
 80013fe:	2200      	movs	r2, #0
 8001400:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8001402:	4b19      	ldr	r3, [pc, #100]	; (8001468 <MX_ADC2_Init+0xb4>)
 8001404:	2201      	movs	r2, #1
 8001406:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8001408:	4b17      	ldr	r3, [pc, #92]	; (8001468 <MX_ADC2_Init+0xb4>)
 800140a:	2201      	movs	r2, #1
 800140c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001410:	4b15      	ldr	r3, [pc, #84]	; (8001468 <MX_ADC2_Init+0xb4>)
 8001412:	2204      	movs	r2, #4
 8001414:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8001416:	4b14      	ldr	r3, [pc, #80]	; (8001468 <MX_ADC2_Init+0xb4>)
 8001418:	2200      	movs	r2, #0
 800141a:	761a      	strb	r2, [r3, #24]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800141c:	4b12      	ldr	r3, [pc, #72]	; (8001468 <MX_ADC2_Init+0xb4>)
 800141e:	2200      	movs	r2, #0
 8001420:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001422:	4811      	ldr	r0, [pc, #68]	; (8001468 <MX_ADC2_Init+0xb4>)
 8001424:	f000 fd76 	bl	8001f14 <HAL_ADC_Init>
 8001428:	4603      	mov	r3, r0
 800142a:	2b00      	cmp	r3, #0
 800142c:	d001      	beq.n	8001432 <MX_ADC2_Init+0x7e>
  {
    Error_Handler();
 800142e:	f000 f989 	bl	8001744 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001432:	2304      	movs	r3, #4
 8001434:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001436:	2301      	movs	r3, #1
 8001438:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800143a:	2300      	movs	r3, #0
 800143c:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_601CYCLES_5;
 800143e:	2307      	movs	r3, #7
 8001440:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001442:	2300      	movs	r3, #0
 8001444:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001446:	2300      	movs	r3, #0
 8001448:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800144a:	463b      	mov	r3, r7
 800144c:	4619      	mov	r1, r3
 800144e:	4806      	ldr	r0, [pc, #24]	; (8001468 <MX_ADC2_Init+0xb4>)
 8001450:	f001 fbf6 	bl	8002c40 <HAL_ADC_ConfigChannel>
 8001454:	4603      	mov	r3, r0
 8001456:	2b00      	cmp	r3, #0
 8001458:	d001      	beq.n	800145e <MX_ADC2_Init+0xaa>
  {
    Error_Handler();
 800145a:	f000 f973 	bl	8001744 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800145e:	bf00      	nop
 8001460:	3718      	adds	r7, #24
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	20000250 	.word	0x20000250
 800146c:	50000100 	.word	0x50000100

08001470 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b08a      	sub	sp, #40	; 0x28
 8001474:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN CAN_Init 0 */
	setCanSpeed(canSpeedOnStartup);
 8001476:	4b11      	ldr	r3, [pc, #68]	; (80014bc <MX_CAN_Init+0x4c>)
 8001478:	781b      	ldrb	r3, [r3, #0]
 800147a:	4618      	mov	r0, r3
 800147c:	f7ff fdfe 	bl	800107c <setCanSpeed>
  */
  /* USER CODE BEGIN CAN_Init 2 */

  CAN_FilterTypeDef can_filter_config;

  can_filter_config.FilterActivation = CAN_FILTER_ENABLE;
 8001480:	2301      	movs	r3, #1
 8001482:	623b      	str	r3, [r7, #32]
  can_filter_config.FilterBank = 10;
 8001484:	230a      	movs	r3, #10
 8001486:	617b      	str	r3, [r7, #20]
  can_filter_config.FilterFIFOAssignment = CAN_RX_FIFO0;
 8001488:	2300      	movs	r3, #0
 800148a:	613b      	str	r3, [r7, #16]
  can_filter_config.FilterIdHigh = 0;
 800148c:	2300      	movs	r3, #0
 800148e:	603b      	str	r3, [r7, #0]
  can_filter_config.FilterIdLow = 0x0000;
 8001490:	2300      	movs	r3, #0
 8001492:	607b      	str	r3, [r7, #4]
  can_filter_config.FilterMaskIdHigh = 0;			// decides which bits in id should be compared
 8001494:	2300      	movs	r3, #0
 8001496:	60bb      	str	r3, [r7, #8]
  can_filter_config.FilterMaskIdLow = 0x0000;
 8001498:	2300      	movs	r3, #0
 800149a:	60fb      	str	r3, [r7, #12]
  can_filter_config.FilterMode = CAN_FILTERMODE_IDMASK;
 800149c:	2300      	movs	r3, #0
 800149e:	61bb      	str	r3, [r7, #24]
  can_filter_config.FilterScale = CAN_FILTERSCALE_32BIT;
 80014a0:	2301      	movs	r3, #1
 80014a2:	61fb      	str	r3, [r7, #28]
  can_filter_config.SlaveStartFilterBank = 0;
 80014a4:	2300      	movs	r3, #0
 80014a6:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_CAN_ConfigFilter(&hcan, &can_filter_config);
 80014a8:	463b      	mov	r3, r7
 80014aa:	4619      	mov	r1, r3
 80014ac:	4804      	ldr	r0, [pc, #16]	; (80014c0 <MX_CAN_Init+0x50>)
 80014ae:	f002 f9d0 	bl	8003852 <HAL_CAN_ConfigFilter>



  /* USER CODE END CAN_Init 2 */

}
 80014b2:	bf00      	nop
 80014b4:	3728      	adds	r7, #40	; 0x28
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bd80      	pop	{r7, pc}
 80014ba:	bf00      	nop
 80014bc:	200001e0 	.word	0x200001e0
 80014c0:	20000328 	.word	0x20000328

080014c4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b088      	sub	sp, #32
 80014c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014ca:	f107 0310 	add.w	r3, r7, #16
 80014ce:	2200      	movs	r2, #0
 80014d0:	601a      	str	r2, [r3, #0]
 80014d2:	605a      	str	r2, [r3, #4]
 80014d4:	609a      	str	r2, [r3, #8]
 80014d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014d8:	1d3b      	adds	r3, r7, #4
 80014da:	2200      	movs	r2, #0
 80014dc:	601a      	str	r2, [r3, #0]
 80014de:	605a      	str	r2, [r3, #4]
 80014e0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80014e2:	4b1d      	ldr	r3, [pc, #116]	; (8001558 <MX_TIM3_Init+0x94>)
 80014e4:	4a1d      	ldr	r2, [pc, #116]	; (800155c <MX_TIM3_Init+0x98>)
 80014e6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72-1;
 80014e8:	4b1b      	ldr	r3, [pc, #108]	; (8001558 <MX_TIM3_Init+0x94>)
 80014ea:	2247      	movs	r2, #71	; 0x47
 80014ec:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014ee:	4b1a      	ldr	r3, [pc, #104]	; (8001558 <MX_TIM3_Init+0x94>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80014f4:	4b18      	ldr	r3, [pc, #96]	; (8001558 <MX_TIM3_Init+0x94>)
 80014f6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80014fa:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014fc:	4b16      	ldr	r3, [pc, #88]	; (8001558 <MX_TIM3_Init+0x94>)
 80014fe:	2200      	movs	r2, #0
 8001500:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001502:	4b15      	ldr	r3, [pc, #84]	; (8001558 <MX_TIM3_Init+0x94>)
 8001504:	2200      	movs	r2, #0
 8001506:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001508:	4813      	ldr	r0, [pc, #76]	; (8001558 <MX_TIM3_Init+0x94>)
 800150a:	f004 ffcd 	bl	80064a8 <HAL_TIM_Base_Init>
 800150e:	4603      	mov	r3, r0
 8001510:	2b00      	cmp	r3, #0
 8001512:	d001      	beq.n	8001518 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001514:	f000 f916 	bl	8001744 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001518:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800151c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800151e:	f107 0310 	add.w	r3, r7, #16
 8001522:	4619      	mov	r1, r3
 8001524:	480c      	ldr	r0, [pc, #48]	; (8001558 <MX_TIM3_Init+0x94>)
 8001526:	f005 fc1f 	bl	8006d68 <HAL_TIM_ConfigClockSource>
 800152a:	4603      	mov	r3, r0
 800152c:	2b00      	cmp	r3, #0
 800152e:	d001      	beq.n	8001534 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001530:	f000 f908 	bl	8001744 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001534:	2320      	movs	r3, #32
 8001536:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001538:	2300      	movs	r3, #0
 800153a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800153c:	1d3b      	adds	r3, r7, #4
 800153e:	4619      	mov	r1, r3
 8001540:	4805      	ldr	r0, [pc, #20]	; (8001558 <MX_TIM3_Init+0x94>)
 8001542:	f006 f967 	bl	8007814 <HAL_TIMEx_MasterConfigSynchronization>
 8001546:	4603      	mov	r3, r0
 8001548:	2b00      	cmp	r3, #0
 800154a:	d001      	beq.n	8001550 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 800154c:	f000 f8fa 	bl	8001744 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001550:	bf00      	nop
 8001552:	3720      	adds	r7, #32
 8001554:	46bd      	mov	sp, r7
 8001556:	bd80      	pop	{r7, pc}
 8001558:	20000350 	.word	0x20000350
 800155c:	40000400 	.word	0x40000400

08001560 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b08a      	sub	sp, #40	; 0x28
 8001564:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001566:	f107 031c 	add.w	r3, r7, #28
 800156a:	2200      	movs	r2, #0
 800156c:	601a      	str	r2, [r3, #0]
 800156e:	605a      	str	r2, [r3, #4]
 8001570:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001572:	463b      	mov	r3, r7
 8001574:	2200      	movs	r2, #0
 8001576:	601a      	str	r2, [r3, #0]
 8001578:	605a      	str	r2, [r3, #4]
 800157a:	609a      	str	r2, [r3, #8]
 800157c:	60da      	str	r2, [r3, #12]
 800157e:	611a      	str	r2, [r3, #16]
 8001580:	615a      	str	r2, [r3, #20]
 8001582:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001584:	4b21      	ldr	r3, [pc, #132]	; (800160c <MX_TIM4_Init+0xac>)
 8001586:	4a22      	ldr	r2, [pc, #136]	; (8001610 <MX_TIM4_Init+0xb0>)
 8001588:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 2880-1;
 800158a:	4b20      	ldr	r3, [pc, #128]	; (800160c <MX_TIM4_Init+0xac>)
 800158c:	f640 323f 	movw	r2, #2879	; 0xb3f
 8001590:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001592:	4b1e      	ldr	r3, [pc, #120]	; (800160c <MX_TIM4_Init+0xac>)
 8001594:	2200      	movs	r2, #0
 8001596:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 250-1;
 8001598:	4b1c      	ldr	r3, [pc, #112]	; (800160c <MX_TIM4_Init+0xac>)
 800159a:	22f9      	movs	r2, #249	; 0xf9
 800159c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800159e:	4b1b      	ldr	r3, [pc, #108]	; (800160c <MX_TIM4_Init+0xac>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015a4:	4b19      	ldr	r3, [pc, #100]	; (800160c <MX_TIM4_Init+0xac>)
 80015a6:	2200      	movs	r2, #0
 80015a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80015aa:	4818      	ldr	r0, [pc, #96]	; (800160c <MX_TIM4_Init+0xac>)
 80015ac:	f005 f844 	bl	8006638 <HAL_TIM_PWM_Init>
 80015b0:	4603      	mov	r3, r0
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d001      	beq.n	80015ba <MX_TIM4_Init+0x5a>
  {
    Error_Handler();
 80015b6:	f000 f8c5 	bl	8001744 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015ba:	2300      	movs	r3, #0
 80015bc:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015be:	2300      	movs	r3, #0
 80015c0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80015c2:	f107 031c 	add.w	r3, r7, #28
 80015c6:	4619      	mov	r1, r3
 80015c8:	4810      	ldr	r0, [pc, #64]	; (800160c <MX_TIM4_Init+0xac>)
 80015ca:	f006 f923 	bl	8007814 <HAL_TIMEx_MasterConfigSynchronization>
 80015ce:	4603      	mov	r3, r0
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d001      	beq.n	80015d8 <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 80015d4:	f000 f8b6 	bl	8001744 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80015d8:	2360      	movs	r3, #96	; 0x60
 80015da:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80015dc:	2300      	movs	r3, #0
 80015de:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80015e0:	2300      	movs	r3, #0
 80015e2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80015e4:	2300      	movs	r3, #0
 80015e6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80015e8:	463b      	mov	r3, r7
 80015ea:	2204      	movs	r2, #4
 80015ec:	4619      	mov	r1, r3
 80015ee:	4807      	ldr	r0, [pc, #28]	; (800160c <MX_TIM4_Init+0xac>)
 80015f0:	f005 faa6 	bl	8006b40 <HAL_TIM_PWM_ConfigChannel>
 80015f4:	4603      	mov	r3, r0
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d001      	beq.n	80015fe <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 80015fa:	f000 f8a3 	bl	8001744 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80015fe:	4803      	ldr	r0, [pc, #12]	; (800160c <MX_TIM4_Init+0xac>)
 8001600:	f000 fa4c 	bl	8001a9c <HAL_TIM_MspPostInit>

}
 8001604:	bf00      	nop
 8001606:	3728      	adds	r7, #40	; 0x28
 8001608:	46bd      	mov	sp, r7
 800160a:	bd80      	pop	{r7, pc}
 800160c:	2000039c 	.word	0x2000039c
 8001610:	40000800 	.word	0x40000800

08001614 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8001618:	4b10      	ldr	r3, [pc, #64]	; (800165c <MX_TIM16_Init+0x48>)
 800161a:	4a11      	ldr	r2, [pc, #68]	; (8001660 <MX_TIM16_Init+0x4c>)
 800161c:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 3000-1;
 800161e:	4b0f      	ldr	r3, [pc, #60]	; (800165c <MX_TIM16_Init+0x48>)
 8001620:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8001624:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001626:	4b0d      	ldr	r3, [pc, #52]	; (800165c <MX_TIM16_Init+0x48>)
 8001628:	2200      	movs	r2, #0
 800162a:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 6000-1;
 800162c:	4b0b      	ldr	r3, [pc, #44]	; (800165c <MX_TIM16_Init+0x48>)
 800162e:	f241 726f 	movw	r2, #5999	; 0x176f
 8001632:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001634:	4b09      	ldr	r3, [pc, #36]	; (800165c <MX_TIM16_Init+0x48>)
 8001636:	2200      	movs	r2, #0
 8001638:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 800163a:	4b08      	ldr	r3, [pc, #32]	; (800165c <MX_TIM16_Init+0x48>)
 800163c:	2200      	movs	r2, #0
 800163e:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001640:	4b06      	ldr	r3, [pc, #24]	; (800165c <MX_TIM16_Init+0x48>)
 8001642:	2200      	movs	r2, #0
 8001644:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8001646:	4805      	ldr	r0, [pc, #20]	; (800165c <MX_TIM16_Init+0x48>)
 8001648:	f004 ff2e 	bl	80064a8 <HAL_TIM_Base_Init>
 800164c:	4603      	mov	r3, r0
 800164e:	2b00      	cmp	r3, #0
 8001650:	d001      	beq.n	8001656 <MX_TIM16_Init+0x42>
  {
    Error_Handler();
 8001652:	f000 f877 	bl	8001744 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8001656:	bf00      	nop
 8001658:	bd80      	pop	{r7, pc}
 800165a:	bf00      	nop
 800165c:	200003e8 	.word	0x200003e8
 8001660:	40014400 	.word	0x40014400

08001664 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b082      	sub	sp, #8
 8001668:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800166a:	4b16      	ldr	r3, [pc, #88]	; (80016c4 <MX_DMA_Init+0x60>)
 800166c:	695b      	ldr	r3, [r3, #20]
 800166e:	4a15      	ldr	r2, [pc, #84]	; (80016c4 <MX_DMA_Init+0x60>)
 8001670:	f043 0301 	orr.w	r3, r3, #1
 8001674:	6153      	str	r3, [r2, #20]
 8001676:	4b13      	ldr	r3, [pc, #76]	; (80016c4 <MX_DMA_Init+0x60>)
 8001678:	695b      	ldr	r3, [r3, #20]
 800167a:	f003 0301 	and.w	r3, r3, #1
 800167e:	607b      	str	r3, [r7, #4]
 8001680:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001682:	4b10      	ldr	r3, [pc, #64]	; (80016c4 <MX_DMA_Init+0x60>)
 8001684:	695b      	ldr	r3, [r3, #20]
 8001686:	4a0f      	ldr	r2, [pc, #60]	; (80016c4 <MX_DMA_Init+0x60>)
 8001688:	f043 0302 	orr.w	r3, r3, #2
 800168c:	6153      	str	r3, [r2, #20]
 800168e:	4b0d      	ldr	r3, [pc, #52]	; (80016c4 <MX_DMA_Init+0x60>)
 8001690:	695b      	ldr	r3, [r3, #20]
 8001692:	f003 0302 	and.w	r3, r3, #2
 8001696:	603b      	str	r3, [r7, #0]
 8001698:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800169a:	2200      	movs	r2, #0
 800169c:	2100      	movs	r1, #0
 800169e:	200b      	movs	r0, #11
 80016a0:	f002 ff07 	bl	80044b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80016a4:	200b      	movs	r0, #11
 80016a6:	f002 ff20 	bl	80044ea <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 0, 0);
 80016aa:	2200      	movs	r2, #0
 80016ac:	2100      	movs	r1, #0
 80016ae:	2038      	movs	r0, #56	; 0x38
 80016b0:	f002 feff 	bl	80044b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 80016b4:	2038      	movs	r0, #56	; 0x38
 80016b6:	f002 ff18 	bl	80044ea <HAL_NVIC_EnableIRQ>

}
 80016ba:	bf00      	nop
 80016bc:	3708      	adds	r7, #8
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	bf00      	nop
 80016c4:	40021000 	.word	0x40021000

080016c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b088      	sub	sp, #32
 80016cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016ce:	f107 030c 	add.w	r3, r7, #12
 80016d2:	2200      	movs	r2, #0
 80016d4:	601a      	str	r2, [r3, #0]
 80016d6:	605a      	str	r2, [r3, #4]
 80016d8:	609a      	str	r2, [r3, #8]
 80016da:	60da      	str	r2, [r3, #12]
 80016dc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016de:	4b18      	ldr	r3, [pc, #96]	; (8001740 <MX_GPIO_Init+0x78>)
 80016e0:	695b      	ldr	r3, [r3, #20]
 80016e2:	4a17      	ldr	r2, [pc, #92]	; (8001740 <MX_GPIO_Init+0x78>)
 80016e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016e8:	6153      	str	r3, [r2, #20]
 80016ea:	4b15      	ldr	r3, [pc, #84]	; (8001740 <MX_GPIO_Init+0x78>)
 80016ec:	695b      	ldr	r3, [r3, #20]
 80016ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016f2:	60bb      	str	r3, [r7, #8]
 80016f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016f6:	4b12      	ldr	r3, [pc, #72]	; (8001740 <MX_GPIO_Init+0x78>)
 80016f8:	695b      	ldr	r3, [r3, #20]
 80016fa:	4a11      	ldr	r2, [pc, #68]	; (8001740 <MX_GPIO_Init+0x78>)
 80016fc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001700:	6153      	str	r3, [r2, #20]
 8001702:	4b0f      	ldr	r3, [pc, #60]	; (8001740 <MX_GPIO_Init+0x78>)
 8001704:	695b      	ldr	r3, [r3, #20]
 8001706:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800170a:	607b      	str	r3, [r7, #4]
 800170c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, INTERNAL_LED_Pin|USER_GPIO_Pin, GPIO_PIN_RESET);
 800170e:	2200      	movs	r2, #0
 8001710:	2160      	movs	r1, #96	; 0x60
 8001712:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001716:	f003 fa57 	bl	8004bc8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : INTERNAL_LED_Pin USER_GPIO_Pin */
  GPIO_InitStruct.Pin = INTERNAL_LED_Pin|USER_GPIO_Pin;
 800171a:	2360      	movs	r3, #96	; 0x60
 800171c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800171e:	2301      	movs	r3, #1
 8001720:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001722:	2300      	movs	r3, #0
 8001724:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001726:	2300      	movs	r3, #0
 8001728:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800172a:	f107 030c 	add.w	r3, r7, #12
 800172e:	4619      	mov	r1, r3
 8001730:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001734:	f003 f8a6 	bl	8004884 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001738:	bf00      	nop
 800173a:	3720      	adds	r7, #32
 800173c:	46bd      	mov	sp, r7
 800173e:	bd80      	pop	{r7, pc}
 8001740:	40021000 	.word	0x40021000

08001744 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001744:	b480      	push	{r7}
 8001746:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001748:	b672      	cpsid	i
}
 800174a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800174c:	e7fe      	b.n	800174c <Error_Handler+0x8>
	...

08001750 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001750:	b480      	push	{r7}
 8001752:	b083      	sub	sp, #12
 8001754:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001756:	4b0f      	ldr	r3, [pc, #60]	; (8001794 <HAL_MspInit+0x44>)
 8001758:	699b      	ldr	r3, [r3, #24]
 800175a:	4a0e      	ldr	r2, [pc, #56]	; (8001794 <HAL_MspInit+0x44>)
 800175c:	f043 0301 	orr.w	r3, r3, #1
 8001760:	6193      	str	r3, [r2, #24]
 8001762:	4b0c      	ldr	r3, [pc, #48]	; (8001794 <HAL_MspInit+0x44>)
 8001764:	699b      	ldr	r3, [r3, #24]
 8001766:	f003 0301 	and.w	r3, r3, #1
 800176a:	607b      	str	r3, [r7, #4]
 800176c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800176e:	4b09      	ldr	r3, [pc, #36]	; (8001794 <HAL_MspInit+0x44>)
 8001770:	69db      	ldr	r3, [r3, #28]
 8001772:	4a08      	ldr	r2, [pc, #32]	; (8001794 <HAL_MspInit+0x44>)
 8001774:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001778:	61d3      	str	r3, [r2, #28]
 800177a:	4b06      	ldr	r3, [pc, #24]	; (8001794 <HAL_MspInit+0x44>)
 800177c:	69db      	ldr	r3, [r3, #28]
 800177e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001782:	603b      	str	r3, [r7, #0]
 8001784:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001786:	bf00      	nop
 8001788:	370c      	adds	r7, #12
 800178a:	46bd      	mov	sp, r7
 800178c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001790:	4770      	bx	lr
 8001792:	bf00      	nop
 8001794:	40021000 	.word	0x40021000

08001798 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b08a      	sub	sp, #40	; 0x28
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017a0:	f107 0314 	add.w	r3, r7, #20
 80017a4:	2200      	movs	r2, #0
 80017a6:	601a      	str	r2, [r3, #0]
 80017a8:	605a      	str	r2, [r3, #4]
 80017aa:	609a      	str	r2, [r3, #8]
 80017ac:	60da      	str	r2, [r3, #12]
 80017ae:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80017b8:	d145      	bne.n	8001846 <HAL_ADC_MspInit+0xae>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 80017ba:	4b56      	ldr	r3, [pc, #344]	; (8001914 <HAL_ADC_MspInit+0x17c>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	3301      	adds	r3, #1
 80017c0:	4a54      	ldr	r2, [pc, #336]	; (8001914 <HAL_ADC_MspInit+0x17c>)
 80017c2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80017c4:	4b53      	ldr	r3, [pc, #332]	; (8001914 <HAL_ADC_MspInit+0x17c>)
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	2b01      	cmp	r3, #1
 80017ca:	d10b      	bne.n	80017e4 <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80017cc:	4b52      	ldr	r3, [pc, #328]	; (8001918 <HAL_ADC_MspInit+0x180>)
 80017ce:	695b      	ldr	r3, [r3, #20]
 80017d0:	4a51      	ldr	r2, [pc, #324]	; (8001918 <HAL_ADC_MspInit+0x180>)
 80017d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017d6:	6153      	str	r3, [r2, #20]
 80017d8:	4b4f      	ldr	r3, [pc, #316]	; (8001918 <HAL_ADC_MspInit+0x180>)
 80017da:	695b      	ldr	r3, [r3, #20]
 80017dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017e0:	613b      	str	r3, [r7, #16]
 80017e2:	693b      	ldr	r3, [r7, #16]
    }

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80017e4:	4b4d      	ldr	r3, [pc, #308]	; (800191c <HAL_ADC_MspInit+0x184>)
 80017e6:	4a4e      	ldr	r2, [pc, #312]	; (8001920 <HAL_ADC_MspInit+0x188>)
 80017e8:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80017ea:	4b4c      	ldr	r3, [pc, #304]	; (800191c <HAL_ADC_MspInit+0x184>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80017f0:	4b4a      	ldr	r3, [pc, #296]	; (800191c <HAL_ADC_MspInit+0x184>)
 80017f2:	2200      	movs	r2, #0
 80017f4:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80017f6:	4b49      	ldr	r3, [pc, #292]	; (800191c <HAL_ADC_MspInit+0x184>)
 80017f8:	2280      	movs	r2, #128	; 0x80
 80017fa:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80017fc:	4b47      	ldr	r3, [pc, #284]	; (800191c <HAL_ADC_MspInit+0x184>)
 80017fe:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001802:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001804:	4b45      	ldr	r3, [pc, #276]	; (800191c <HAL_ADC_MspInit+0x184>)
 8001806:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800180a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800180c:	4b43      	ldr	r3, [pc, #268]	; (800191c <HAL_ADC_MspInit+0x184>)
 800180e:	2220      	movs	r2, #32
 8001810:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001812:	4b42      	ldr	r3, [pc, #264]	; (800191c <HAL_ADC_MspInit+0x184>)
 8001814:	2200      	movs	r2, #0
 8001816:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001818:	4840      	ldr	r0, [pc, #256]	; (800191c <HAL_ADC_MspInit+0x184>)
 800181a:	f002 fe80 	bl	800451e <HAL_DMA_Init>
 800181e:	4603      	mov	r3, r0
 8001820:	2b00      	cmp	r3, #0
 8001822:	d001      	beq.n	8001828 <HAL_ADC_MspInit+0x90>
    {
      Error_Handler();
 8001824:	f7ff ff8e 	bl	8001744 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	4a3c      	ldr	r2, [pc, #240]	; (800191c <HAL_ADC_MspInit+0x184>)
 800182c:	639a      	str	r2, [r3, #56]	; 0x38
 800182e:	4a3b      	ldr	r2, [pc, #236]	; (800191c <HAL_ADC_MspInit+0x184>)
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	6253      	str	r3, [r2, #36]	; 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 2, 0);
 8001834:	2200      	movs	r2, #0
 8001836:	2102      	movs	r1, #2
 8001838:	2012      	movs	r0, #18
 800183a:	f002 fe3a 	bl	80044b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800183e:	2012      	movs	r0, #18
 8001840:	f002 fe53 	bl	80044ea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8001844:	e062      	b.n	800190c <HAL_ADC_MspInit+0x174>
  else if(hadc->Instance==ADC2)
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	4a36      	ldr	r2, [pc, #216]	; (8001924 <HAL_ADC_MspInit+0x18c>)
 800184c:	4293      	cmp	r3, r2
 800184e:	d15d      	bne.n	800190c <HAL_ADC_MspInit+0x174>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001850:	4b30      	ldr	r3, [pc, #192]	; (8001914 <HAL_ADC_MspInit+0x17c>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	3301      	adds	r3, #1
 8001856:	4a2f      	ldr	r2, [pc, #188]	; (8001914 <HAL_ADC_MspInit+0x17c>)
 8001858:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800185a:	4b2e      	ldr	r3, [pc, #184]	; (8001914 <HAL_ADC_MspInit+0x17c>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	2b01      	cmp	r3, #1
 8001860:	d10b      	bne.n	800187a <HAL_ADC_MspInit+0xe2>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001862:	4b2d      	ldr	r3, [pc, #180]	; (8001918 <HAL_ADC_MspInit+0x180>)
 8001864:	695b      	ldr	r3, [r3, #20]
 8001866:	4a2c      	ldr	r2, [pc, #176]	; (8001918 <HAL_ADC_MspInit+0x180>)
 8001868:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800186c:	6153      	str	r3, [r2, #20]
 800186e:	4b2a      	ldr	r3, [pc, #168]	; (8001918 <HAL_ADC_MspInit+0x180>)
 8001870:	695b      	ldr	r3, [r3, #20]
 8001872:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001876:	60fb      	str	r3, [r7, #12]
 8001878:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800187a:	4b27      	ldr	r3, [pc, #156]	; (8001918 <HAL_ADC_MspInit+0x180>)
 800187c:	695b      	ldr	r3, [r3, #20]
 800187e:	4a26      	ldr	r2, [pc, #152]	; (8001918 <HAL_ADC_MspInit+0x180>)
 8001880:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001884:	6153      	str	r3, [r2, #20]
 8001886:	4b24      	ldr	r3, [pc, #144]	; (8001918 <HAL_ADC_MspInit+0x180>)
 8001888:	695b      	ldr	r3, [r3, #20]
 800188a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800188e:	60bb      	str	r3, [r7, #8]
 8001890:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001892:	2380      	movs	r3, #128	; 0x80
 8001894:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001896:	2303      	movs	r3, #3
 8001898:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800189a:	2300      	movs	r3, #0
 800189c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800189e:	f107 0314 	add.w	r3, r7, #20
 80018a2:	4619      	mov	r1, r3
 80018a4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018a8:	f002 ffec 	bl	8004884 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Channel1;
 80018ac:	4b1e      	ldr	r3, [pc, #120]	; (8001928 <HAL_ADC_MspInit+0x190>)
 80018ae:	4a1f      	ldr	r2, [pc, #124]	; (800192c <HAL_ADC_MspInit+0x194>)
 80018b0:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80018b2:	4b1d      	ldr	r3, [pc, #116]	; (8001928 <HAL_ADC_MspInit+0x190>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 80018b8:	4b1b      	ldr	r3, [pc, #108]	; (8001928 <HAL_ADC_MspInit+0x190>)
 80018ba:	2200      	movs	r2, #0
 80018bc:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 80018be:	4b1a      	ldr	r3, [pc, #104]	; (8001928 <HAL_ADC_MspInit+0x190>)
 80018c0:	2280      	movs	r2, #128	; 0x80
 80018c2:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80018c4:	4b18      	ldr	r3, [pc, #96]	; (8001928 <HAL_ADC_MspInit+0x190>)
 80018c6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80018ca:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80018cc:	4b16      	ldr	r3, [pc, #88]	; (8001928 <HAL_ADC_MspInit+0x190>)
 80018ce:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80018d2:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 80018d4:	4b14      	ldr	r3, [pc, #80]	; (8001928 <HAL_ADC_MspInit+0x190>)
 80018d6:	2220      	movs	r2, #32
 80018d8:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 80018da:	4b13      	ldr	r3, [pc, #76]	; (8001928 <HAL_ADC_MspInit+0x190>)
 80018dc:	2200      	movs	r2, #0
 80018de:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 80018e0:	4811      	ldr	r0, [pc, #68]	; (8001928 <HAL_ADC_MspInit+0x190>)
 80018e2:	f002 fe1c 	bl	800451e <HAL_DMA_Init>
 80018e6:	4603      	mov	r3, r0
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d001      	beq.n	80018f0 <HAL_ADC_MspInit+0x158>
      Error_Handler();
 80018ec:	f7ff ff2a 	bl	8001744 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	4a0d      	ldr	r2, [pc, #52]	; (8001928 <HAL_ADC_MspInit+0x190>)
 80018f4:	639a      	str	r2, [r3, #56]	; 0x38
 80018f6:	4a0c      	ldr	r2, [pc, #48]	; (8001928 <HAL_ADC_MspInit+0x190>)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	6253      	str	r3, [r2, #36]	; 0x24
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 2, 0);
 80018fc:	2200      	movs	r2, #0
 80018fe:	2102      	movs	r1, #2
 8001900:	2012      	movs	r0, #18
 8001902:	f002 fdd6 	bl	80044b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001906:	2012      	movs	r0, #18
 8001908:	f002 fdef 	bl	80044ea <HAL_NVIC_EnableIRQ>
}
 800190c:	bf00      	nop
 800190e:	3728      	adds	r7, #40	; 0x28
 8001910:	46bd      	mov	sp, r7
 8001912:	bd80      	pop	{r7, pc}
 8001914:	200004b0 	.word	0x200004b0
 8001918:	40021000 	.word	0x40021000
 800191c:	200002a0 	.word	0x200002a0
 8001920:	40020008 	.word	0x40020008
 8001924:	50000100 	.word	0x50000100
 8001928:	200002e4 	.word	0x200002e4
 800192c:	40020408 	.word	0x40020408

08001930 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b08a      	sub	sp, #40	; 0x28
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001938:	f107 0314 	add.w	r3, r7, #20
 800193c:	2200      	movs	r2, #0
 800193e:	601a      	str	r2, [r3, #0]
 8001940:	605a      	str	r2, [r3, #4]
 8001942:	609a      	str	r2, [r3, #8]
 8001944:	60da      	str	r2, [r3, #12]
 8001946:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	4a24      	ldr	r2, [pc, #144]	; (80019e0 <HAL_CAN_MspInit+0xb0>)
 800194e:	4293      	cmp	r3, r2
 8001950:	d141      	bne.n	80019d6 <HAL_CAN_MspInit+0xa6>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001952:	4b24      	ldr	r3, [pc, #144]	; (80019e4 <HAL_CAN_MspInit+0xb4>)
 8001954:	69db      	ldr	r3, [r3, #28]
 8001956:	4a23      	ldr	r2, [pc, #140]	; (80019e4 <HAL_CAN_MspInit+0xb4>)
 8001958:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800195c:	61d3      	str	r3, [r2, #28]
 800195e:	4b21      	ldr	r3, [pc, #132]	; (80019e4 <HAL_CAN_MspInit+0xb4>)
 8001960:	69db      	ldr	r3, [r3, #28]
 8001962:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001966:	613b      	str	r3, [r7, #16]
 8001968:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800196a:	4b1e      	ldr	r3, [pc, #120]	; (80019e4 <HAL_CAN_MspInit+0xb4>)
 800196c:	695b      	ldr	r3, [r3, #20]
 800196e:	4a1d      	ldr	r2, [pc, #116]	; (80019e4 <HAL_CAN_MspInit+0xb4>)
 8001970:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001974:	6153      	str	r3, [r2, #20]
 8001976:	4b1b      	ldr	r3, [pc, #108]	; (80019e4 <HAL_CAN_MspInit+0xb4>)
 8001978:	695b      	ldr	r3, [r3, #20]
 800197a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800197e:	60fb      	str	r3, [r7, #12]
 8001980:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001982:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001986:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001988:	2302      	movs	r3, #2
 800198a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800198c:	2300      	movs	r3, #0
 800198e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001990:	2303      	movs	r3, #3
 8001992:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 8001994:	2309      	movs	r3, #9
 8001996:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001998:	f107 0314 	add.w	r3, r7, #20
 800199c:	4619      	mov	r1, r3
 800199e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019a2:	f002 ff6f 	bl	8004884 <HAL_GPIO_Init>

    /* CAN interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN_RX0_IRQn, 0, 0);
 80019a6:	2200      	movs	r2, #0
 80019a8:	2100      	movs	r1, #0
 80019aa:	2014      	movs	r0, #20
 80019ac:	f002 fd81 	bl	80044b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN_RX0_IRQn);
 80019b0:	2014      	movs	r0, #20
 80019b2:	f002 fd9a 	bl	80044ea <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN_RX1_IRQn, 0, 0);
 80019b6:	2200      	movs	r2, #0
 80019b8:	2100      	movs	r1, #0
 80019ba:	2015      	movs	r0, #21
 80019bc:	f002 fd79 	bl	80044b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN_RX1_IRQn);
 80019c0:	2015      	movs	r0, #21
 80019c2:	f002 fd92 	bl	80044ea <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN_SCE_IRQn, 0, 0);
 80019c6:	2200      	movs	r2, #0
 80019c8:	2100      	movs	r1, #0
 80019ca:	2016      	movs	r0, #22
 80019cc:	f002 fd71 	bl	80044b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN_SCE_IRQn);
 80019d0:	2016      	movs	r0, #22
 80019d2:	f002 fd8a 	bl	80044ea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }

}
 80019d6:	bf00      	nop
 80019d8:	3728      	adds	r7, #40	; 0x28
 80019da:	46bd      	mov	sp, r7
 80019dc:	bd80      	pop	{r7, pc}
 80019de:	bf00      	nop
 80019e0:	40006400 	.word	0x40006400
 80019e4:	40021000 	.word	0x40021000

080019e8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b084      	sub	sp, #16
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	4a16      	ldr	r2, [pc, #88]	; (8001a50 <HAL_TIM_Base_MspInit+0x68>)
 80019f6:	4293      	cmp	r3, r2
 80019f8:	d10c      	bne.n	8001a14 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80019fa:	4b16      	ldr	r3, [pc, #88]	; (8001a54 <HAL_TIM_Base_MspInit+0x6c>)
 80019fc:	69db      	ldr	r3, [r3, #28]
 80019fe:	4a15      	ldr	r2, [pc, #84]	; (8001a54 <HAL_TIM_Base_MspInit+0x6c>)
 8001a00:	f043 0302 	orr.w	r3, r3, #2
 8001a04:	61d3      	str	r3, [r2, #28]
 8001a06:	4b13      	ldr	r3, [pc, #76]	; (8001a54 <HAL_TIM_Base_MspInit+0x6c>)
 8001a08:	69db      	ldr	r3, [r3, #28]
 8001a0a:	f003 0302 	and.w	r3, r3, #2
 8001a0e:	60fb      	str	r3, [r7, #12]
 8001a10:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 8001a12:	e018      	b.n	8001a46 <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM16)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	4a0f      	ldr	r2, [pc, #60]	; (8001a58 <HAL_TIM_Base_MspInit+0x70>)
 8001a1a:	4293      	cmp	r3, r2
 8001a1c:	d113      	bne.n	8001a46 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8001a1e:	4b0d      	ldr	r3, [pc, #52]	; (8001a54 <HAL_TIM_Base_MspInit+0x6c>)
 8001a20:	699b      	ldr	r3, [r3, #24]
 8001a22:	4a0c      	ldr	r2, [pc, #48]	; (8001a54 <HAL_TIM_Base_MspInit+0x6c>)
 8001a24:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a28:	6193      	str	r3, [r2, #24]
 8001a2a:	4b0a      	ldr	r3, [pc, #40]	; (8001a54 <HAL_TIM_Base_MspInit+0x6c>)
 8001a2c:	699b      	ldr	r3, [r3, #24]
 8001a2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a32:	60bb      	str	r3, [r7, #8]
 8001a34:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8001a36:	2200      	movs	r2, #0
 8001a38:	2100      	movs	r1, #0
 8001a3a:	2019      	movs	r0, #25
 8001a3c:	f002 fd39 	bl	80044b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001a40:	2019      	movs	r0, #25
 8001a42:	f002 fd52 	bl	80044ea <HAL_NVIC_EnableIRQ>
}
 8001a46:	bf00      	nop
 8001a48:	3710      	adds	r7, #16
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}
 8001a4e:	bf00      	nop
 8001a50:	40000400 	.word	0x40000400
 8001a54:	40021000 	.word	0x40021000
 8001a58:	40014400 	.word	0x40014400

08001a5c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	b085      	sub	sp, #20
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM4)
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	4a0a      	ldr	r2, [pc, #40]	; (8001a94 <HAL_TIM_PWM_MspInit+0x38>)
 8001a6a:	4293      	cmp	r3, r2
 8001a6c:	d10b      	bne.n	8001a86 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001a6e:	4b0a      	ldr	r3, [pc, #40]	; (8001a98 <HAL_TIM_PWM_MspInit+0x3c>)
 8001a70:	69db      	ldr	r3, [r3, #28]
 8001a72:	4a09      	ldr	r2, [pc, #36]	; (8001a98 <HAL_TIM_PWM_MspInit+0x3c>)
 8001a74:	f043 0304 	orr.w	r3, r3, #4
 8001a78:	61d3      	str	r3, [r2, #28]
 8001a7a:	4b07      	ldr	r3, [pc, #28]	; (8001a98 <HAL_TIM_PWM_MspInit+0x3c>)
 8001a7c:	69db      	ldr	r3, [r3, #28]
 8001a7e:	f003 0304 	and.w	r3, r3, #4
 8001a82:	60fb      	str	r3, [r7, #12]
 8001a84:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001a86:	bf00      	nop
 8001a88:	3714      	adds	r7, #20
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a90:	4770      	bx	lr
 8001a92:	bf00      	nop
 8001a94:	40000800 	.word	0x40000800
 8001a98:	40021000 	.word	0x40021000

08001a9c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b088      	sub	sp, #32
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001aa4:	f107 030c 	add.w	r3, r7, #12
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	601a      	str	r2, [r3, #0]
 8001aac:	605a      	str	r2, [r3, #4]
 8001aae:	609a      	str	r2, [r3, #8]
 8001ab0:	60da      	str	r2, [r3, #12]
 8001ab2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	4a11      	ldr	r2, [pc, #68]	; (8001b00 <HAL_TIM_MspPostInit+0x64>)
 8001aba:	4293      	cmp	r3, r2
 8001abc:	d11b      	bne.n	8001af6 <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001abe:	4b11      	ldr	r3, [pc, #68]	; (8001b04 <HAL_TIM_MspPostInit+0x68>)
 8001ac0:	695b      	ldr	r3, [r3, #20]
 8001ac2:	4a10      	ldr	r2, [pc, #64]	; (8001b04 <HAL_TIM_MspPostInit+0x68>)
 8001ac4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ac8:	6153      	str	r3, [r2, #20]
 8001aca:	4b0e      	ldr	r3, [pc, #56]	; (8001b04 <HAL_TIM_MspPostInit+0x68>)
 8001acc:	695b      	ldr	r3, [r3, #20]
 8001ace:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001ad2:	60bb      	str	r3, [r7, #8]
 8001ad4:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PB7     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001ad6:	2380      	movs	r3, #128	; 0x80
 8001ad8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ada:	2302      	movs	r3, #2
 8001adc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001ae6:	2302      	movs	r3, #2
 8001ae8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001aea:	f107 030c 	add.w	r3, r7, #12
 8001aee:	4619      	mov	r1, r3
 8001af0:	4805      	ldr	r0, [pc, #20]	; (8001b08 <HAL_TIM_MspPostInit+0x6c>)
 8001af2:	f002 fec7 	bl	8004884 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001af6:	bf00      	nop
 8001af8:	3720      	adds	r7, #32
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	bf00      	nop
 8001b00:	40000800 	.word	0x40000800
 8001b04:	40021000 	.word	0x40021000
 8001b08:	48000400 	.word	0x48000400

08001b0c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001b10:	e7fe      	b.n	8001b10 <NMI_Handler+0x4>

08001b12 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b12:	b480      	push	{r7}
 8001b14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b16:	e7fe      	b.n	8001b16 <HardFault_Handler+0x4>

08001b18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b1c:	e7fe      	b.n	8001b1c <MemManage_Handler+0x4>

08001b1e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b1e:	b480      	push	{r7}
 8001b20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b22:	e7fe      	b.n	8001b22 <BusFault_Handler+0x4>

08001b24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b24:	b480      	push	{r7}
 8001b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b28:	e7fe      	b.n	8001b28 <UsageFault_Handler+0x4>

08001b2a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b2a:	b480      	push	{r7}
 8001b2c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b2e:	bf00      	nop
 8001b30:	46bd      	mov	sp, r7
 8001b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b36:	4770      	bx	lr

08001b38 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b3c:	bf00      	nop
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b44:	4770      	bx	lr

08001b46 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b46:	b480      	push	{r7}
 8001b48:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b4a:	bf00      	nop
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b52:	4770      	bx	lr

08001b54 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b58:	f000 f994 	bl	8001e84 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b5c:	bf00      	nop
 8001b5e:	bd80      	pop	{r7, pc}

08001b60 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001b64:	4802      	ldr	r0, [pc, #8]	; (8001b70 <DMA1_Channel1_IRQHandler+0x10>)
 8001b66:	f002 fd80 	bl	800466a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001b6a:	bf00      	nop
 8001b6c:	bd80      	pop	{r7, pc}
 8001b6e:	bf00      	nop
 8001b70:	200002a0 	.word	0x200002a0

08001b74 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001b78:	4803      	ldr	r0, [pc, #12]	; (8001b88 <ADC1_2_IRQHandler+0x14>)
 8001b7a:	f000 fce1 	bl	8002540 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8001b7e:	4803      	ldr	r0, [pc, #12]	; (8001b8c <ADC1_2_IRQHandler+0x18>)
 8001b80:	f000 fcde 	bl	8002540 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001b84:	bf00      	nop
 8001b86:	bd80      	pop	{r7, pc}
 8001b88:	20000200 	.word	0x20000200
 8001b8c:	20000250 	.word	0x20000250

08001b90 <USB_LP_CAN_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN_RX0 interrupts.
  */
void USB_LP_CAN_RX0_IRQHandler(void)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8001b94:	4802      	ldr	r0, [pc, #8]	; (8001ba0 <USB_LP_CAN_RX0_IRQHandler+0x10>)
 8001b96:	f002 f982 	bl	8003e9e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 1 */
}
 8001b9a:	bf00      	nop
 8001b9c:	bd80      	pop	{r7, pc}
 8001b9e:	bf00      	nop
 8001ba0:	20000328 	.word	0x20000328

08001ba4 <CAN_RX1_IRQHandler>:

/**
  * @brief This function handles CAN_RX1 interrupt.
  */
void CAN_RX1_IRQHandler(void)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN_RX1_IRQn 0 */

  /* USER CODE END CAN_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8001ba8:	4802      	ldr	r0, [pc, #8]	; (8001bb4 <CAN_RX1_IRQHandler+0x10>)
 8001baa:	f002 f978 	bl	8003e9e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN_RX1_IRQn 1 */

  /* USER CODE END CAN_RX1_IRQn 1 */
}
 8001bae:	bf00      	nop
 8001bb0:	bd80      	pop	{r7, pc}
 8001bb2:	bf00      	nop
 8001bb4:	20000328 	.word	0x20000328

08001bb8 <CAN_SCE_IRQHandler>:

/**
  * @brief This function handles CAN_SCE interrupt.
  */
void CAN_SCE_IRQHandler(void)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN_SCE_IRQn 0 */

  /* USER CODE END CAN_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8001bbc:	4802      	ldr	r0, [pc, #8]	; (8001bc8 <CAN_SCE_IRQHandler+0x10>)
 8001bbe:	f002 f96e 	bl	8003e9e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN_SCE_IRQn 1 */

  /* USER CODE END CAN_SCE_IRQn 1 */
}
 8001bc2:	bf00      	nop
 8001bc4:	bd80      	pop	{r7, pc}
 8001bc6:	bf00      	nop
 8001bc8:	20000328 	.word	0x20000328

08001bcc <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update and TIM16 interrupts.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8001bd0:	4802      	ldr	r0, [pc, #8]	; (8001bdc <TIM1_UP_TIM16_IRQHandler+0x10>)
 8001bd2:	f004 fe95 	bl	8006900 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8001bd6:	bf00      	nop
 8001bd8:	bd80      	pop	{r7, pc}
 8001bda:	bf00      	nop
 8001bdc:	200003e8 	.word	0x200003e8

08001be0 <DMA2_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA2 channel1 global interrupt.
  */
void DMA2_Channel1_IRQHandler(void)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8001be4:	4802      	ldr	r0, [pc, #8]	; (8001bf0 <DMA2_Channel1_IRQHandler+0x10>)
 8001be6:	f002 fd40 	bl	800466a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel1_IRQn 1 */

  /* USER CODE END DMA2_Channel1_IRQn 1 */
}
 8001bea:	bf00      	nop
 8001bec:	bd80      	pop	{r7, pc}
 8001bee:	bf00      	nop
 8001bf0:	200002e4 	.word	0x200002e4

08001bf4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	af00      	add	r7, sp, #0
	return 1;
 8001bf8:	2301      	movs	r3, #1
}
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c02:	4770      	bx	lr

08001c04 <_kill>:

int _kill(int pid, int sig)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b082      	sub	sp, #8
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
 8001c0c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001c0e:	f005 feab 	bl	8007968 <__errno>
 8001c12:	4603      	mov	r3, r0
 8001c14:	2216      	movs	r2, #22
 8001c16:	601a      	str	r2, [r3, #0]
	return -1;
 8001c18:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	3708      	adds	r7, #8
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bd80      	pop	{r7, pc}

08001c24 <_exit>:

void _exit (int status)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b082      	sub	sp, #8
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001c2c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001c30:	6878      	ldr	r0, [r7, #4]
 8001c32:	f7ff ffe7 	bl	8001c04 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001c36:	e7fe      	b.n	8001c36 <_exit+0x12>

08001c38 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b086      	sub	sp, #24
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	60f8      	str	r0, [r7, #12]
 8001c40:	60b9      	str	r1, [r7, #8]
 8001c42:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c44:	2300      	movs	r3, #0
 8001c46:	617b      	str	r3, [r7, #20]
 8001c48:	e00a      	b.n	8001c60 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001c4a:	f3af 8000 	nop.w
 8001c4e:	4601      	mov	r1, r0
 8001c50:	68bb      	ldr	r3, [r7, #8]
 8001c52:	1c5a      	adds	r2, r3, #1
 8001c54:	60ba      	str	r2, [r7, #8]
 8001c56:	b2ca      	uxtb	r2, r1
 8001c58:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c5a:	697b      	ldr	r3, [r7, #20]
 8001c5c:	3301      	adds	r3, #1
 8001c5e:	617b      	str	r3, [r7, #20]
 8001c60:	697a      	ldr	r2, [r7, #20]
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	429a      	cmp	r2, r3
 8001c66:	dbf0      	blt.n	8001c4a <_read+0x12>
	}

return len;
 8001c68:	687b      	ldr	r3, [r7, #4]
}
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	3718      	adds	r7, #24
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd80      	pop	{r7, pc}

08001c72 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001c72:	b580      	push	{r7, lr}
 8001c74:	b086      	sub	sp, #24
 8001c76:	af00      	add	r7, sp, #0
 8001c78:	60f8      	str	r0, [r7, #12]
 8001c7a:	60b9      	str	r1, [r7, #8]
 8001c7c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c7e:	2300      	movs	r3, #0
 8001c80:	617b      	str	r3, [r7, #20]
 8001c82:	e009      	b.n	8001c98 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001c84:	68bb      	ldr	r3, [r7, #8]
 8001c86:	1c5a      	adds	r2, r3, #1
 8001c88:	60ba      	str	r2, [r7, #8]
 8001c8a:	781b      	ldrb	r3, [r3, #0]
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c92:	697b      	ldr	r3, [r7, #20]
 8001c94:	3301      	adds	r3, #1
 8001c96:	617b      	str	r3, [r7, #20]
 8001c98:	697a      	ldr	r2, [r7, #20]
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	429a      	cmp	r2, r3
 8001c9e:	dbf1      	blt.n	8001c84 <_write+0x12>
	}
	return len;
 8001ca0:	687b      	ldr	r3, [r7, #4]
}
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	3718      	adds	r7, #24
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}

08001caa <_close>:

int _close(int file)
{
 8001caa:	b480      	push	{r7}
 8001cac:	b083      	sub	sp, #12
 8001cae:	af00      	add	r7, sp, #0
 8001cb0:	6078      	str	r0, [r7, #4]
	return -1;
 8001cb2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	370c      	adds	r7, #12
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc0:	4770      	bx	lr

08001cc2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001cc2:	b480      	push	{r7}
 8001cc4:	b083      	sub	sp, #12
 8001cc6:	af00      	add	r7, sp, #0
 8001cc8:	6078      	str	r0, [r7, #4]
 8001cca:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001cd2:	605a      	str	r2, [r3, #4]
	return 0;
 8001cd4:	2300      	movs	r3, #0
}
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	370c      	adds	r7, #12
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce0:	4770      	bx	lr

08001ce2 <_isatty>:

int _isatty(int file)
{
 8001ce2:	b480      	push	{r7}
 8001ce4:	b083      	sub	sp, #12
 8001ce6:	af00      	add	r7, sp, #0
 8001ce8:	6078      	str	r0, [r7, #4]
	return 1;
 8001cea:	2301      	movs	r3, #1
}
 8001cec:	4618      	mov	r0, r3
 8001cee:	370c      	adds	r7, #12
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf6:	4770      	bx	lr

08001cf8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	b085      	sub	sp, #20
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	60f8      	str	r0, [r7, #12]
 8001d00:	60b9      	str	r1, [r7, #8]
 8001d02:	607a      	str	r2, [r7, #4]
	return 0;
 8001d04:	2300      	movs	r3, #0
}
 8001d06:	4618      	mov	r0, r3
 8001d08:	3714      	adds	r7, #20
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d10:	4770      	bx	lr
	...

08001d14 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b086      	sub	sp, #24
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d1c:	4a14      	ldr	r2, [pc, #80]	; (8001d70 <_sbrk+0x5c>)
 8001d1e:	4b15      	ldr	r3, [pc, #84]	; (8001d74 <_sbrk+0x60>)
 8001d20:	1ad3      	subs	r3, r2, r3
 8001d22:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d24:	697b      	ldr	r3, [r7, #20]
 8001d26:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d28:	4b13      	ldr	r3, [pc, #76]	; (8001d78 <_sbrk+0x64>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d102      	bne.n	8001d36 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d30:	4b11      	ldr	r3, [pc, #68]	; (8001d78 <_sbrk+0x64>)
 8001d32:	4a12      	ldr	r2, [pc, #72]	; (8001d7c <_sbrk+0x68>)
 8001d34:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d36:	4b10      	ldr	r3, [pc, #64]	; (8001d78 <_sbrk+0x64>)
 8001d38:	681a      	ldr	r2, [r3, #0]
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	4413      	add	r3, r2
 8001d3e:	693a      	ldr	r2, [r7, #16]
 8001d40:	429a      	cmp	r2, r3
 8001d42:	d207      	bcs.n	8001d54 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d44:	f005 fe10 	bl	8007968 <__errno>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	220c      	movs	r2, #12
 8001d4c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d4e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001d52:	e009      	b.n	8001d68 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d54:	4b08      	ldr	r3, [pc, #32]	; (8001d78 <_sbrk+0x64>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d5a:	4b07      	ldr	r3, [pc, #28]	; (8001d78 <_sbrk+0x64>)
 8001d5c:	681a      	ldr	r2, [r3, #0]
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	4413      	add	r3, r2
 8001d62:	4a05      	ldr	r2, [pc, #20]	; (8001d78 <_sbrk+0x64>)
 8001d64:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d66:	68fb      	ldr	r3, [r7, #12]
}
 8001d68:	4618      	mov	r0, r3
 8001d6a:	3718      	adds	r7, #24
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	bd80      	pop	{r7, pc}
 8001d70:	20010000 	.word	0x20010000
 8001d74:	00000400 	.word	0x00000400
 8001d78:	200004b4 	.word	0x200004b4
 8001d7c:	200004d0 	.word	0x200004d0

08001d80 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d80:	b480      	push	{r7}
 8001d82:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d84:	4b06      	ldr	r3, [pc, #24]	; (8001da0 <SystemInit+0x20>)
 8001d86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d8a:	4a05      	ldr	r2, [pc, #20]	; (8001da0 <SystemInit+0x20>)
 8001d8c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001d90:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d94:	bf00      	nop
 8001d96:	46bd      	mov	sp, r7
 8001d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9c:	4770      	bx	lr
 8001d9e:	bf00      	nop
 8001da0:	e000ed00 	.word	0xe000ed00

08001da4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001da4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001ddc <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001da8:	f7ff ffea 	bl	8001d80 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001dac:	480c      	ldr	r0, [pc, #48]	; (8001de0 <LoopForever+0x6>)
  ldr r1, =_edata
 8001dae:	490d      	ldr	r1, [pc, #52]	; (8001de4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001db0:	4a0d      	ldr	r2, [pc, #52]	; (8001de8 <LoopForever+0xe>)
  movs r3, #0
 8001db2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001db4:	e002      	b.n	8001dbc <LoopCopyDataInit>

08001db6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001db6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001db8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001dba:	3304      	adds	r3, #4

08001dbc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001dbc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001dbe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001dc0:	d3f9      	bcc.n	8001db6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001dc2:	4a0a      	ldr	r2, [pc, #40]	; (8001dec <LoopForever+0x12>)
  ldr r4, =_ebss
 8001dc4:	4c0a      	ldr	r4, [pc, #40]	; (8001df0 <LoopForever+0x16>)
  movs r3, #0
 8001dc6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001dc8:	e001      	b.n	8001dce <LoopFillZerobss>

08001dca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001dca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001dcc:	3204      	adds	r2, #4

08001dce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001dce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001dd0:	d3fb      	bcc.n	8001dca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001dd2:	f005 fdcf 	bl	8007974 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001dd6:	f7ff f9af 	bl	8001138 <main>

08001dda <LoopForever>:

LoopForever:
    b LoopForever
 8001dda:	e7fe      	b.n	8001dda <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001ddc:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001de0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001de4:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001de8:	0800a86c 	.word	0x0800a86c
  ldr r2, =_sbss
 8001dec:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8001df0:	200004cc 	.word	0x200004cc

08001df4 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001df4:	e7fe      	b.n	8001df4 <ADC3_IRQHandler>
	...

08001df8 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001dfc:	4b08      	ldr	r3, [pc, #32]	; (8001e20 <HAL_Init+0x28>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	4a07      	ldr	r2, [pc, #28]	; (8001e20 <HAL_Init+0x28>)
 8001e02:	f043 0310 	orr.w	r3, r3, #16
 8001e06:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e08:	2003      	movs	r0, #3
 8001e0a:	f002 fb47 	bl	800449c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e0e:	200f      	movs	r0, #15
 8001e10:	f000 f808 	bl	8001e24 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e14:	f7ff fc9c 	bl	8001750 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e18:	2300      	movs	r3, #0
}
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	bd80      	pop	{r7, pc}
 8001e1e:	bf00      	nop
 8001e20:	40022000 	.word	0x40022000

08001e24 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b082      	sub	sp, #8
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e2c:	4b12      	ldr	r3, [pc, #72]	; (8001e78 <HAL_InitTick+0x54>)
 8001e2e:	681a      	ldr	r2, [r3, #0]
 8001e30:	4b12      	ldr	r3, [pc, #72]	; (8001e7c <HAL_InitTick+0x58>)
 8001e32:	781b      	ldrb	r3, [r3, #0]
 8001e34:	4619      	mov	r1, r3
 8001e36:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e3a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e42:	4618      	mov	r0, r3
 8001e44:	f002 fb5f 	bl	8004506 <HAL_SYSTICK_Config>
 8001e48:	4603      	mov	r3, r0
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d001      	beq.n	8001e52 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e4e:	2301      	movs	r3, #1
 8001e50:	e00e      	b.n	8001e70 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	2b0f      	cmp	r3, #15
 8001e56:	d80a      	bhi.n	8001e6e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e58:	2200      	movs	r2, #0
 8001e5a:	6879      	ldr	r1, [r7, #4]
 8001e5c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001e60:	f002 fb27 	bl	80044b2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e64:	4a06      	ldr	r2, [pc, #24]	; (8001e80 <HAL_InitTick+0x5c>)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	e000      	b.n	8001e70 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e6e:	2301      	movs	r3, #1
}
 8001e70:	4618      	mov	r0, r3
 8001e72:	3708      	adds	r7, #8
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bd80      	pop	{r7, pc}
 8001e78:	20000004 	.word	0x20000004
 8001e7c:	2000000c 	.word	0x2000000c
 8001e80:	20000008 	.word	0x20000008

08001e84 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e84:	b480      	push	{r7}
 8001e86:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e88:	4b06      	ldr	r3, [pc, #24]	; (8001ea4 <HAL_IncTick+0x20>)
 8001e8a:	781b      	ldrb	r3, [r3, #0]
 8001e8c:	461a      	mov	r2, r3
 8001e8e:	4b06      	ldr	r3, [pc, #24]	; (8001ea8 <HAL_IncTick+0x24>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	4413      	add	r3, r2
 8001e94:	4a04      	ldr	r2, [pc, #16]	; (8001ea8 <HAL_IncTick+0x24>)
 8001e96:	6013      	str	r3, [r2, #0]
}
 8001e98:	bf00      	nop
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea0:	4770      	bx	lr
 8001ea2:	bf00      	nop
 8001ea4:	2000000c 	.word	0x2000000c
 8001ea8:	200004b8 	.word	0x200004b8

08001eac <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001eac:	b480      	push	{r7}
 8001eae:	af00      	add	r7, sp, #0
  return uwTick;  
 8001eb0:	4b03      	ldr	r3, [pc, #12]	; (8001ec0 <HAL_GetTick+0x14>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
}
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebc:	4770      	bx	lr
 8001ebe:	bf00      	nop
 8001ec0:	200004b8 	.word	0x200004b8

08001ec4 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	b083      	sub	sp, #12
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001ecc:	bf00      	nop
 8001ece:	370c      	adds	r7, #12
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed6:	4770      	bx	lr

08001ed8 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	b083      	sub	sp, #12
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001ee0:	bf00      	nop
 8001ee2:	370c      	adds	r7, #12
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eea:	4770      	bx	lr

08001eec <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001eec:	b480      	push	{r7}
 8001eee:	b083      	sub	sp, #12
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindowCallback must be implemented in the user file.
  */
}
 8001ef4:	bf00      	nop
 8001ef6:	370c      	adds	r7, #12
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efe:	4770      	bx	lr

08001f00 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001f00:	b480      	push	{r7}
 8001f02:	b083      	sub	sp, #12
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001f08:	bf00      	nop
 8001f0a:	370c      	adds	r7, #12
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f12:	4770      	bx	lr

08001f14 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b09a      	sub	sp, #104	; 0x68
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8001f22:	2300      	movs	r3, #0
 8001f24:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 8001f26:	2300      	movs	r3, #0
 8001f28:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d101      	bne.n	8001f34 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8001f30:	2301      	movs	r3, #1
 8001f32:	e1e3      	b.n	80022fc <HAL_ADC_Init+0x3e8>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	691b      	ldr	r3, [r3, #16]
 8001f38:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f3e:	f003 0310 	and.w	r3, r3, #16
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d176      	bne.n	8002034 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d152      	bne.n	8001ff4 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	2200      	movs	r2, #0
 8001f52:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	2200      	movs	r2, #0
 8001f58:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	2200      	movs	r2, #0
 8001f64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001f68:	6878      	ldr	r0, [r7, #4]
 8001f6a:	f7ff fc15 	bl	8001798 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	689b      	ldr	r3, [r3, #8]
 8001f74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d13b      	bne.n	8001ff4 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8001f7c:	6878      	ldr	r0, [r7, #4]
 8001f7e:	f001 fb07 	bl	8003590 <ADC_Disable>
 8001f82:	4603      	mov	r3, r0
 8001f84:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f8c:	f003 0310 	and.w	r3, r3, #16
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d12f      	bne.n	8001ff4 <HAL_ADC_Init+0xe0>
 8001f94:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d12b      	bne.n	8001ff4 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fa0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001fa4:	f023 0302 	bic.w	r3, r3, #2
 8001fa8:	f043 0202 	orr.w	r2, r3, #2
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	689a      	ldr	r2, [r3, #8]
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001fbe:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	689a      	ldr	r2, [r3, #8]
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001fce:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001fd0:	4b92      	ldr	r3, [pc, #584]	; (800221c <HAL_ADC_Init+0x308>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4a92      	ldr	r2, [pc, #584]	; (8002220 <HAL_ADC_Init+0x30c>)
 8001fd6:	fba2 2303 	umull	r2, r3, r2, r3
 8001fda:	0c9a      	lsrs	r2, r3, #18
 8001fdc:	4613      	mov	r3, r2
 8001fde:	009b      	lsls	r3, r3, #2
 8001fe0:	4413      	add	r3, r2
 8001fe2:	005b      	lsls	r3, r3, #1
 8001fe4:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001fe6:	e002      	b.n	8001fee <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8001fe8:	68bb      	ldr	r3, [r7, #8]
 8001fea:	3b01      	subs	r3, #1
 8001fec:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001fee:	68bb      	ldr	r3, [r7, #8]
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d1f9      	bne.n	8001fe8 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	689b      	ldr	r3, [r3, #8]
 8001ffa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d007      	beq.n	8002012 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	689b      	ldr	r3, [r3, #8]
 8002008:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 800200c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002010:	d110      	bne.n	8002034 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002016:	f023 0312 	bic.w	r3, r3, #18
 800201a:	f043 0210 	orr.w	r2, r3, #16
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002026:	f043 0201 	orr.w	r2, r3, #1
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 800202e:	2301      	movs	r3, #1
 8002030:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002038:	f003 0310 	and.w	r3, r3, #16
 800203c:	2b00      	cmp	r3, #0
 800203e:	f040 8150 	bne.w	80022e2 <HAL_ADC_Init+0x3ce>
 8002042:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8002046:	2b00      	cmp	r3, #0
 8002048:	f040 814b 	bne.w	80022e2 <HAL_ADC_Init+0x3ce>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	689b      	ldr	r3, [r3, #8]
 8002052:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8002056:	2b00      	cmp	r3, #0
 8002058:	f040 8143 	bne.w	80022e2 <HAL_ADC_Init+0x3ce>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002060:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002064:	f043 0202 	orr.w	r2, r3, #2
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002074:	d004      	beq.n	8002080 <HAL_ADC_Init+0x16c>
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	4a6a      	ldr	r2, [pc, #424]	; (8002224 <HAL_ADC_Init+0x310>)
 800207c:	4293      	cmp	r3, r2
 800207e:	d101      	bne.n	8002084 <HAL_ADC_Init+0x170>
 8002080:	4b69      	ldr	r3, [pc, #420]	; (8002228 <HAL_ADC_Init+0x314>)
 8002082:	e000      	b.n	8002086 <HAL_ADC_Init+0x172>
 8002084:	4b69      	ldr	r3, [pc, #420]	; (800222c <HAL_ADC_Init+0x318>)
 8002086:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002090:	d102      	bne.n	8002098 <HAL_ADC_Init+0x184>
 8002092:	4b64      	ldr	r3, [pc, #400]	; (8002224 <HAL_ADC_Init+0x310>)
 8002094:	60fb      	str	r3, [r7, #12]
 8002096:	e01a      	b.n	80020ce <HAL_ADC_Init+0x1ba>
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	4a61      	ldr	r2, [pc, #388]	; (8002224 <HAL_ADC_Init+0x310>)
 800209e:	4293      	cmp	r3, r2
 80020a0:	d103      	bne.n	80020aa <HAL_ADC_Init+0x196>
 80020a2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80020a6:	60fb      	str	r3, [r7, #12]
 80020a8:	e011      	b.n	80020ce <HAL_ADC_Init+0x1ba>
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	4a60      	ldr	r2, [pc, #384]	; (8002230 <HAL_ADC_Init+0x31c>)
 80020b0:	4293      	cmp	r3, r2
 80020b2:	d102      	bne.n	80020ba <HAL_ADC_Init+0x1a6>
 80020b4:	4b5f      	ldr	r3, [pc, #380]	; (8002234 <HAL_ADC_Init+0x320>)
 80020b6:	60fb      	str	r3, [r7, #12]
 80020b8:	e009      	b.n	80020ce <HAL_ADC_Init+0x1ba>
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	4a5d      	ldr	r2, [pc, #372]	; (8002234 <HAL_ADC_Init+0x320>)
 80020c0:	4293      	cmp	r3, r2
 80020c2:	d102      	bne.n	80020ca <HAL_ADC_Init+0x1b6>
 80020c4:	4b5a      	ldr	r3, [pc, #360]	; (8002230 <HAL_ADC_Init+0x31c>)
 80020c6:	60fb      	str	r3, [r7, #12]
 80020c8:	e001      	b.n	80020ce <HAL_ADC_Init+0x1ba>
 80020ca:	2300      	movs	r3, #0
 80020cc:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	689b      	ldr	r3, [r3, #8]
 80020d4:	f003 0303 	and.w	r3, r3, #3
 80020d8:	2b01      	cmp	r3, #1
 80020da:	d108      	bne.n	80020ee <HAL_ADC_Init+0x1da>
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f003 0301 	and.w	r3, r3, #1
 80020e6:	2b01      	cmp	r3, #1
 80020e8:	d101      	bne.n	80020ee <HAL_ADC_Init+0x1da>
 80020ea:	2301      	movs	r3, #1
 80020ec:	e000      	b.n	80020f0 <HAL_ADC_Init+0x1dc>
 80020ee:	2300      	movs	r3, #0
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d11c      	bne.n	800212e <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80020f4:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d010      	beq.n	800211c <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	689b      	ldr	r3, [r3, #8]
 80020fe:	f003 0303 	and.w	r3, r3, #3
 8002102:	2b01      	cmp	r3, #1
 8002104:	d107      	bne.n	8002116 <HAL_ADC_Init+0x202>
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f003 0301 	and.w	r3, r3, #1
 800210e:	2b01      	cmp	r3, #1
 8002110:	d101      	bne.n	8002116 <HAL_ADC_Init+0x202>
 8002112:	2301      	movs	r3, #1
 8002114:	e000      	b.n	8002118 <HAL_ADC_Init+0x204>
 8002116:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002118:	2b00      	cmp	r3, #0
 800211a:	d108      	bne.n	800212e <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 800211c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800211e:	689b      	ldr	r3, [r3, #8]
 8002120:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	685b      	ldr	r3, [r3, #4]
 8002128:	431a      	orrs	r2, r3
 800212a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800212c:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	7e5b      	ldrb	r3, [r3, #25]
 8002132:	035b      	lsls	r3, r3, #13
 8002134:	687a      	ldr	r2, [r7, #4]
 8002136:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002138:	2a01      	cmp	r2, #1
 800213a:	d002      	beq.n	8002142 <HAL_ADC_Init+0x22e>
 800213c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002140:	e000      	b.n	8002144 <HAL_ADC_Init+0x230>
 8002142:	2200      	movs	r2, #0
 8002144:	431a      	orrs	r2, r3
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	68db      	ldr	r3, [r3, #12]
 800214a:	431a      	orrs	r2, r3
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	689b      	ldr	r3, [r3, #8]
 8002150:	4313      	orrs	r3, r2
 8002152:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002154:	4313      	orrs	r3, r2
 8002156:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800215e:	2b01      	cmp	r3, #1
 8002160:	d11b      	bne.n	800219a <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	7e5b      	ldrb	r3, [r3, #25]
 8002166:	2b00      	cmp	r3, #0
 8002168:	d109      	bne.n	800217e <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800216e:	3b01      	subs	r3, #1
 8002170:	045a      	lsls	r2, r3, #17
 8002172:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002174:	4313      	orrs	r3, r2
 8002176:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800217a:	663b      	str	r3, [r7, #96]	; 0x60
 800217c:	e00d      	b.n	800219a <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002182:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8002186:	f043 0220 	orr.w	r2, r3, #32
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002192:	f043 0201 	orr.w	r2, r3, #1
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800219e:	2b01      	cmp	r3, #1
 80021a0:	d054      	beq.n	800224c <HAL_ADC_Init+0x338>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	4a22      	ldr	r2, [pc, #136]	; (8002230 <HAL_ADC_Init+0x31c>)
 80021a8:	4293      	cmp	r3, r2
 80021aa:	d004      	beq.n	80021b6 <HAL_ADC_Init+0x2a2>
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	4a20      	ldr	r2, [pc, #128]	; (8002234 <HAL_ADC_Init+0x320>)
 80021b2:	4293      	cmp	r3, r2
 80021b4:	d140      	bne.n	8002238 <HAL_ADC_Init+0x324>
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021ba:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 80021be:	d02a      	beq.n	8002216 <HAL_ADC_Init+0x302>
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021c4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80021c8:	d022      	beq.n	8002210 <HAL_ADC_Init+0x2fc>
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021ce:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 80021d2:	d01a      	beq.n	800220a <HAL_ADC_Init+0x2f6>
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021d8:	f5b3 5f8a 	cmp.w	r3, #4416	; 0x1140
 80021dc:	d012      	beq.n	8002204 <HAL_ADC_Init+0x2f0>
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021e2:	f5b3 5f84 	cmp.w	r3, #4224	; 0x1080
 80021e6:	d00a      	beq.n	80021fe <HAL_ADC_Init+0x2ea>
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021ec:	f5b3 5f86 	cmp.w	r3, #4288	; 0x10c0
 80021f0:	d002      	beq.n	80021f8 <HAL_ADC_Init+0x2e4>
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021f6:	e023      	b.n	8002240 <HAL_ADC_Init+0x32c>
 80021f8:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80021fc:	e020      	b.n	8002240 <HAL_ADC_Init+0x32c>
 80021fe:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8002202:	e01d      	b.n	8002240 <HAL_ADC_Init+0x32c>
 8002204:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8002208:	e01a      	b.n	8002240 <HAL_ADC_Init+0x32c>
 800220a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800220e:	e017      	b.n	8002240 <HAL_ADC_Init+0x32c>
 8002210:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 8002214:	e014      	b.n	8002240 <HAL_ADC_Init+0x32c>
 8002216:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 800221a:	e011      	b.n	8002240 <HAL_ADC_Init+0x32c>
 800221c:	20000004 	.word	0x20000004
 8002220:	431bde83 	.word	0x431bde83
 8002224:	50000100 	.word	0x50000100
 8002228:	50000300 	.word	0x50000300
 800222c:	50000700 	.word	0x50000700
 8002230:	50000400 	.word	0x50000400
 8002234:	50000500 	.word	0x50000500
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800223c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002240:	687a      	ldr	r2, [r7, #4]
 8002242:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002244:	4313      	orrs	r3, r2
 8002246:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002248:	4313      	orrs	r3, r2
 800224a:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	689b      	ldr	r3, [r3, #8]
 8002252:	f003 030c 	and.w	r3, r3, #12
 8002256:	2b00      	cmp	r3, #0
 8002258:	d114      	bne.n	8002284 <HAL_ADC_Init+0x370>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	68db      	ldr	r3, [r3, #12]
 8002260:	687a      	ldr	r2, [r7, #4]
 8002262:	6812      	ldr	r2, [r2, #0]
 8002264:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002268:	f023 0302 	bic.w	r3, r3, #2
 800226c:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	7e1b      	ldrb	r3, [r3, #24]
 8002272:	039a      	lsls	r2, r3, #14
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800227a:	005b      	lsls	r3, r3, #1
 800227c:	4313      	orrs	r3, r2
 800227e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002280:	4313      	orrs	r3, r2
 8002282:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	68da      	ldr	r2, [r3, #12]
 800228a:	4b1e      	ldr	r3, [pc, #120]	; (8002304 <HAL_ADC_Init+0x3f0>)
 800228c:	4013      	ands	r3, r2
 800228e:	687a      	ldr	r2, [r7, #4]
 8002290:	6812      	ldr	r2, [r2, #0]
 8002292:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8002294:	430b      	orrs	r3, r1
 8002296:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	691b      	ldr	r3, [r3, #16]
 800229c:	2b01      	cmp	r3, #1
 800229e:	d10c      	bne.n	80022ba <HAL_ADC_Init+0x3a6>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022a6:	f023 010f 	bic.w	r1, r3, #15
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	69db      	ldr	r3, [r3, #28]
 80022ae:	1e5a      	subs	r2, r3, #1
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	430a      	orrs	r2, r1
 80022b6:	631a      	str	r2, [r3, #48]	; 0x30
 80022b8:	e007      	b.n	80022ca <HAL_ADC_Init+0x3b6>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	f022 020f 	bic.w	r2, r2, #15
 80022c8:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	2200      	movs	r2, #0
 80022ce:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022d4:	f023 0303 	bic.w	r3, r3, #3
 80022d8:	f043 0201 	orr.w	r2, r3, #1
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	641a      	str	r2, [r3, #64]	; 0x40
 80022e0:	e00a      	b.n	80022f8 <HAL_ADC_Init+0x3e4>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022e6:	f023 0312 	bic.w	r3, r3, #18
 80022ea:	f043 0210 	orr.w	r2, r3, #16
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 80022f2:	2301      	movs	r3, #1
 80022f4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 80022f8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80022fc:	4618      	mov	r0, r3
 80022fe:	3768      	adds	r7, #104	; 0x68
 8002300:	46bd      	mov	sp, r7
 8002302:	bd80      	pop	{r7, pc}
 8002304:	fff0c007 	.word	0xfff0c007

08002308 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b086      	sub	sp, #24
 800230c:	af00      	add	r7, sp, #0
 800230e:	60f8      	str	r0, [r7, #12]
 8002310:	60b9      	str	r1, [r7, #8]
 8002312:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002314:	2300      	movs	r3, #0
 8002316:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	689b      	ldr	r3, [r3, #8]
 800231e:	f003 0304 	and.w	r3, r3, #4
 8002322:	2b00      	cmp	r3, #0
 8002324:	f040 80f7 	bne.w	8002516 <HAL_ADC_Start_DMA+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800232e:	2b01      	cmp	r3, #1
 8002330:	d101      	bne.n	8002336 <HAL_ADC_Start_DMA+0x2e>
 8002332:	2302      	movs	r3, #2
 8002334:	e0f2      	b.n	800251c <HAL_ADC_Start_DMA+0x214>
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	2201      	movs	r2, #1
 800233a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Verification if multimode is disabled (for devices with several ADC)   */
    /* If multimode is enabled, dedicated function multimode conversion       */
    /* start DMA must be used.                                                */
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002346:	d004      	beq.n	8002352 <HAL_ADC_Start_DMA+0x4a>
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	4a75      	ldr	r2, [pc, #468]	; (8002524 <HAL_ADC_Start_DMA+0x21c>)
 800234e:	4293      	cmp	r3, r2
 8002350:	d109      	bne.n	8002366 <HAL_ADC_Start_DMA+0x5e>
 8002352:	4b75      	ldr	r3, [pc, #468]	; (8002528 <HAL_ADC_Start_DMA+0x220>)
 8002354:	689b      	ldr	r3, [r3, #8]
 8002356:	f003 031f 	and.w	r3, r3, #31
 800235a:	2b00      	cmp	r3, #0
 800235c:	bf0c      	ite	eq
 800235e:	2301      	moveq	r3, #1
 8002360:	2300      	movne	r3, #0
 8002362:	b2db      	uxtb	r3, r3
 8002364:	e008      	b.n	8002378 <HAL_ADC_Start_DMA+0x70>
 8002366:	4b71      	ldr	r3, [pc, #452]	; (800252c <HAL_ADC_Start_DMA+0x224>)
 8002368:	689b      	ldr	r3, [r3, #8]
 800236a:	f003 031f 	and.w	r3, r3, #31
 800236e:	2b00      	cmp	r3, #0
 8002370:	bf0c      	ite	eq
 8002372:	2301      	moveq	r3, #1
 8002374:	2300      	movne	r3, #0
 8002376:	b2db      	uxtb	r3, r3
 8002378:	2b00      	cmp	r3, #0
 800237a:	f000 80c5 	beq.w	8002508 <HAL_ADC_Start_DMA+0x200>
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800237e:	68f8      	ldr	r0, [r7, #12]
 8002380:	f001 f8a2 	bl	80034c8 <ADC_Enable>
 8002384:	4603      	mov	r3, r0
 8002386:	75fb      	strb	r3, [r7, #23]
      
      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002388:	7dfb      	ldrb	r3, [r7, #23]
 800238a:	2b00      	cmp	r3, #0
 800238c:	f040 80b7 	bne.w	80024fe <HAL_ADC_Start_DMA+0x1f6>
      {
        /* Set ADC state                                                      */
        /* - Clear state bitfield related to regular group conversion results */
        /* - Set state bitfield related to regular operation                  */
        ADC_STATE_CLR_SET(hadc->State,
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002394:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002398:	f023 0301 	bic.w	r3, r3, #1
 800239c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_REG_BUSY);
        
        /* Set group injected state (from auto-injection) and multimode state */
        /* for all cases of multimode: independent mode, multimode ADC master */
        /* or multimode ADC slave (for devices with several ADCs):            */
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80023ac:	d004      	beq.n	80023b8 <HAL_ADC_Start_DMA+0xb0>
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	4a5c      	ldr	r2, [pc, #368]	; (8002524 <HAL_ADC_Start_DMA+0x21c>)
 80023b4:	4293      	cmp	r3, r2
 80023b6:	d106      	bne.n	80023c6 <HAL_ADC_Start_DMA+0xbe>
 80023b8:	4b5b      	ldr	r3, [pc, #364]	; (8002528 <HAL_ADC_Start_DMA+0x220>)
 80023ba:	689b      	ldr	r3, [r3, #8]
 80023bc:	f003 031f 	and.w	r3, r3, #31
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d010      	beq.n	80023e6 <HAL_ADC_Start_DMA+0xde>
 80023c4:	e005      	b.n	80023d2 <HAL_ADC_Start_DMA+0xca>
 80023c6:	4b59      	ldr	r3, [pc, #356]	; (800252c <HAL_ADC_Start_DMA+0x224>)
 80023c8:	689b      	ldr	r3, [r3, #8]
 80023ca:	f003 031f 	and.w	r3, r3, #31
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d009      	beq.n	80023e6 <HAL_ADC_Start_DMA+0xde>
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80023da:	d004      	beq.n	80023e6 <HAL_ADC_Start_DMA+0xde>
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	4a53      	ldr	r2, [pc, #332]	; (8002530 <HAL_ADC_Start_DMA+0x228>)
 80023e2:	4293      	cmp	r3, r2
 80023e4:	d115      	bne.n	8002412 <HAL_ADC_Start_DMA+0x10a>
        {
          /* Set ADC state (ADC independent or master) */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ea:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	68db      	ldr	r3, [r3, #12]
 80023f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d036      	beq.n	800246e <HAL_ADC_Start_DMA+0x166>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002404:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002408:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	641a      	str	r2, [r3, #64]	; 0x40
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8002410:	e02d      	b.n	800246e <HAL_ADC_Start_DMA+0x166>
          }
        }
        else
        {
          /* Set ADC state (ADC slave) */
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002416:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002426:	d004      	beq.n	8002432 <HAL_ADC_Start_DMA+0x12a>
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	4a3d      	ldr	r2, [pc, #244]	; (8002524 <HAL_ADC_Start_DMA+0x21c>)
 800242e:	4293      	cmp	r3, r2
 8002430:	d10a      	bne.n	8002448 <HAL_ADC_Start_DMA+0x140>
 8002432:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002436:	68db      	ldr	r3, [r3, #12]
 8002438:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800243c:	2b00      	cmp	r3, #0
 800243e:	bf14      	ite	ne
 8002440:	2301      	movne	r3, #1
 8002442:	2300      	moveq	r3, #0
 8002444:	b2db      	uxtb	r3, r3
 8002446:	e008      	b.n	800245a <HAL_ADC_Start_DMA+0x152>
 8002448:	4b39      	ldr	r3, [pc, #228]	; (8002530 <HAL_ADC_Start_DMA+0x228>)
 800244a:	68db      	ldr	r3, [r3, #12]
 800244c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002450:	2b00      	cmp	r3, #0
 8002452:	bf14      	ite	ne
 8002454:	2301      	movne	r3, #1
 8002456:	2300      	moveq	r3, #0
 8002458:	b2db      	uxtb	r3, r3
 800245a:	2b00      	cmp	r3, #0
 800245c:	d007      	beq.n	800246e <HAL_ADC_Start_DMA+0x166>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002462:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002466:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	641a      	str	r2, [r3, #64]	; 0x40
          }
        }
        
        /* State machine update: Check if an injected conversion is ongoing */
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002472:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002476:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800247a:	d106      	bne.n	800248a <HAL_ADC_Start_DMA+0x182>
        {
          /* Reset ADC error code fields related to conversions on group regular*/
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002480:	f023 0206 	bic.w	r2, r3, #6
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	645a      	str	r2, [r3, #68]	; 0x44
 8002488:	e002      	b.n	8002490 <HAL_ADC_Start_DMA+0x188>
        }
        else
        {
          /* Reset ADC all error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	2200      	movs	r2, #0
 800248e:	645a      	str	r2, [r3, #68]	; 0x44
        }
        
        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	2200      	movs	r2, #0
 8002494:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        
        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800249c:	4a25      	ldr	r2, [pc, #148]	; (8002534 <HAL_ADC_Start_DMA+0x22c>)
 800249e:	629a      	str	r2, [r3, #40]	; 0x28

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024a4:	4a24      	ldr	r2, [pc, #144]	; (8002538 <HAL_ADC_Start_DMA+0x230>)
 80024a6:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024ac:	4a23      	ldr	r2, [pc, #140]	; (800253c <HAL_ADC_Start_DMA+0x234>)
 80024ae:	631a      	str	r2, [r3, #48]	; 0x30
        /* start (in case of SW start):                                       */
        
        /* Clear regular group conversion flag and overrun flag */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	221c      	movs	r2, #28
 80024b6:	601a      	str	r2, [r3, #0]
        
        /* Enable ADC overrun interrupt */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	685a      	ldr	r2, [r3, #4]
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f042 0210 	orr.w	r2, r2, #16
 80024c6:	605a      	str	r2, [r3, #4]
        
        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	68da      	ldr	r2, [r3, #12]
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f042 0201 	orr.w	r2, r2, #1
 80024d6:	60da      	str	r2, [r3, #12]
        
        /* Start the DMA channel */
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	3340      	adds	r3, #64	; 0x40
 80024e2:	4619      	mov	r1, r3
 80024e4:	68ba      	ldr	r2, [r7, #8]
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	f002 f860 	bl	80045ac <HAL_DMA_Start_IT>
                 
        /* Enable conversion of regular group.                                */
        /* If software start has been selected, conversion starts immediately.*/
        /* If external trigger has been selected, conversion will start at    */
        /* next trigger event.                                                */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	689a      	ldr	r2, [r3, #8]
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f042 0204 	orr.w	r2, r2, #4
 80024fa:	609a      	str	r2, [r3, #8]
 80024fc:	e00d      	b.n	800251a <HAL_ADC_Start_DMA+0x212>
        
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	2200      	movs	r2, #0
 8002502:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002506:	e008      	b.n	800251a <HAL_ADC_Start_DMA+0x212>
      }
    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8002508:	2301      	movs	r3, #1
 800250a:	75fb      	strb	r3, [r7, #23]
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	2200      	movs	r2, #0
 8002510:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002514:	e001      	b.n	800251a <HAL_ADC_Start_DMA+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002516:	2302      	movs	r3, #2
 8002518:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800251a:	7dfb      	ldrb	r3, [r7, #23]
}
 800251c:	4618      	mov	r0, r3
 800251e:	3718      	adds	r7, #24
 8002520:	46bd      	mov	sp, r7
 8002522:	bd80      	pop	{r7, pc}
 8002524:	50000100 	.word	0x50000100
 8002528:	50000300 	.word	0x50000300
 800252c:	50000700 	.word	0x50000700
 8002530:	50000400 	.word	0x50000400
 8002534:	080033fd 	.word	0x080033fd
 8002538:	08003477 	.word	0x08003477
 800253c:	08003493 	.word	0x08003493

08002540 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request.  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b088      	sub	sp, #32
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0U; /* flag set if overrun occurrence has to be considered as an error */
 8002548:	2300      	movs	r3, #0
 800254a:	61fb      	str	r3, [r7, #28]
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 800254c:	2300      	movs	r3, #0
 800254e:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr_jqm = 0x0U;
 8002550:	2300      	movs	r3, #0
 8002552:	617b      	str	r3, [r7, #20]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_ier = hadc->Instance->IER;
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	685b      	ldr	r3, [r3, #4]
 8002562:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002564:	693b      	ldr	r3, [r7, #16]
 8002566:	f003 0304 	and.w	r3, r3, #4
 800256a:	2b00      	cmp	r3, #0
 800256c:	d004      	beq.n	8002578 <HAL_ADC_IRQHandler+0x38>
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	f003 0304 	and.w	r3, r3, #4
 8002574:	2b00      	cmp	r3, #0
 8002576:	d10b      	bne.n	8002590 <HAL_ADC_IRQHandler+0x50>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
 8002578:	693b      	ldr	r3, [r7, #16]
 800257a:	f003 0308 	and.w	r3, r3, #8
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800257e:	2b00      	cmp	r3, #0
 8002580:	f000 80bc 	beq.w	80026fc <HAL_ADC_IRQHandler+0x1bc>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	f003 0308 	and.w	r3, r3, #8
 800258a:	2b00      	cmp	r3, #0
 800258c:	f000 80b6 	beq.w	80026fc <HAL_ADC_IRQHandler+0x1bc>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002594:	f003 0310 	and.w	r3, r3, #16
 8002598:	2b00      	cmp	r3, #0
 800259a:	d105      	bne.n	80025a8 <HAL_ADC_IRQHandler+0x68>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025a0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* Get relevant register CFGR in ADC instance of ADC master or slave    */
    /* in function of multimode state (for devices with multimode           */
    /* available).                                                          */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80025b0:	d004      	beq.n	80025bc <HAL_ADC_IRQHandler+0x7c>
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	4a90      	ldr	r2, [pc, #576]	; (80027f8 <HAL_ADC_IRQHandler+0x2b8>)
 80025b8:	4293      	cmp	r3, r2
 80025ba:	d106      	bne.n	80025ca <HAL_ADC_IRQHandler+0x8a>
 80025bc:	4b8f      	ldr	r3, [pc, #572]	; (80027fc <HAL_ADC_IRQHandler+0x2bc>)
 80025be:	689b      	ldr	r3, [r3, #8]
 80025c0:	f003 031f 	and.w	r3, r3, #31
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d03e      	beq.n	8002646 <HAL_ADC_IRQHandler+0x106>
 80025c8:	e005      	b.n	80025d6 <HAL_ADC_IRQHandler+0x96>
 80025ca:	4b8d      	ldr	r3, [pc, #564]	; (8002800 <HAL_ADC_IRQHandler+0x2c0>)
 80025cc:	689b      	ldr	r3, [r3, #8]
 80025ce:	f003 031f 	and.w	r3, r3, #31
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d037      	beq.n	8002646 <HAL_ADC_IRQHandler+0x106>
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80025de:	d004      	beq.n	80025ea <HAL_ADC_IRQHandler+0xaa>
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	4a84      	ldr	r2, [pc, #528]	; (80027f8 <HAL_ADC_IRQHandler+0x2b8>)
 80025e6:	4293      	cmp	r3, r2
 80025e8:	d106      	bne.n	80025f8 <HAL_ADC_IRQHandler+0xb8>
 80025ea:	4b84      	ldr	r3, [pc, #528]	; (80027fc <HAL_ADC_IRQHandler+0x2bc>)
 80025ec:	689b      	ldr	r3, [r3, #8]
 80025ee:	f003 031f 	and.w	r3, r3, #31
 80025f2:	2b05      	cmp	r3, #5
 80025f4:	d027      	beq.n	8002646 <HAL_ADC_IRQHandler+0x106>
 80025f6:	e005      	b.n	8002604 <HAL_ADC_IRQHandler+0xc4>
 80025f8:	4b81      	ldr	r3, [pc, #516]	; (8002800 <HAL_ADC_IRQHandler+0x2c0>)
 80025fa:	689b      	ldr	r3, [r3, #8]
 80025fc:	f003 031f 	and.w	r3, r3, #31
 8002600:	2b05      	cmp	r3, #5
 8002602:	d020      	beq.n	8002646 <HAL_ADC_IRQHandler+0x106>
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800260c:	d004      	beq.n	8002618 <HAL_ADC_IRQHandler+0xd8>
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	4a79      	ldr	r2, [pc, #484]	; (80027f8 <HAL_ADC_IRQHandler+0x2b8>)
 8002614:	4293      	cmp	r3, r2
 8002616:	d106      	bne.n	8002626 <HAL_ADC_IRQHandler+0xe6>
 8002618:	4b78      	ldr	r3, [pc, #480]	; (80027fc <HAL_ADC_IRQHandler+0x2bc>)
 800261a:	689b      	ldr	r3, [r3, #8]
 800261c:	f003 031f 	and.w	r3, r3, #31
 8002620:	2b09      	cmp	r3, #9
 8002622:	d010      	beq.n	8002646 <HAL_ADC_IRQHandler+0x106>
 8002624:	e005      	b.n	8002632 <HAL_ADC_IRQHandler+0xf2>
 8002626:	4b76      	ldr	r3, [pc, #472]	; (8002800 <HAL_ADC_IRQHandler+0x2c0>)
 8002628:	689b      	ldr	r3, [r3, #8]
 800262a:	f003 031f 	and.w	r3, r3, #31
 800262e:	2b09      	cmp	r3, #9
 8002630:	d009      	beq.n	8002646 <HAL_ADC_IRQHandler+0x106>
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800263a:	d004      	beq.n	8002646 <HAL_ADC_IRQHandler+0x106>
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	4a70      	ldr	r2, [pc, #448]	; (8002804 <HAL_ADC_IRQHandler+0x2c4>)
 8002642:	4293      	cmp	r3, r2
 8002644:	d104      	bne.n	8002650 <HAL_ADC_IRQHandler+0x110>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	68db      	ldr	r3, [r3, #12]
 800264c:	61bb      	str	r3, [r7, #24]
 800264e:	e00f      	b.n	8002670 <HAL_ADC_IRQHandler+0x130>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002658:	d004      	beq.n	8002664 <HAL_ADC_IRQHandler+0x124>
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	4a66      	ldr	r2, [pc, #408]	; (80027f8 <HAL_ADC_IRQHandler+0x2b8>)
 8002660:	4293      	cmp	r3, r2
 8002662:	d102      	bne.n	800266a <HAL_ADC_IRQHandler+0x12a>
 8002664:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002668:	e000      	b.n	800266c <HAL_ADC_IRQHandler+0x12c>
 800266a:	4b66      	ldr	r3, [pc, #408]	; (8002804 <HAL_ADC_IRQHandler+0x2c4>)
 800266c:	68db      	ldr	r3, [r3, #12]
 800266e:	61bb      	str	r3, [r7, #24]
    }
    
    /* Disable interruption if no further conversion upcoming by regular      */
    /* external trigger or by continuous mode,                                */
    /* and if scan sequence if completed.                                     */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	68db      	ldr	r3, [r3, #12]
 8002676:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800267a:	2b00      	cmp	r3, #0
 800267c:	d137      	bne.n	80026ee <HAL_ADC_IRQHandler+0x1ae>
       (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == RESET)  )
 800267e:	69bb      	ldr	r3, [r7, #24]
 8002680:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 8002684:	2b00      	cmp	r3, #0
 8002686:	d132      	bne.n	80026ee <HAL_ADC_IRQHandler+0x1ae>
    {
      /* If End of Sequence is reached, disable interrupts */
      if((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS)
 8002688:	693b      	ldr	r3, [r7, #16]
 800268a:	f003 0308 	and.w	r3, r3, #8
 800268e:	2b00      	cmp	r3, #0
 8002690:	d02d      	beq.n	80026ee <HAL_ADC_IRQHandler+0x1ae>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	689b      	ldr	r3, [r3, #8]
 8002698:	f003 0304 	and.w	r3, r3, #4
 800269c:	2b00      	cmp	r3, #0
 800269e:	d11a      	bne.n	80026d6 <HAL_ADC_IRQHandler+0x196>
        {
          /* Disable ADC end of sequence conversion interrupt */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	685a      	ldr	r2, [r3, #4]
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f022 020c 	bic.w	r2, r2, #12
 80026ae:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026b4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	641a      	str	r2, [r3, #64]	; 0x40
          
          if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026c0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d112      	bne.n	80026ee <HAL_ADC_IRQHandler+0x1ae>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026cc:	f043 0201 	orr.w	r2, r3, #1
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	641a      	str	r2, [r3, #64]	; 0x40
 80026d4:	e00b      	b.n	80026ee <HAL_ADC_IRQHandler+0x1ae>
          }
        }
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026da:	f043 0210 	orr.w	r2, r3, #16
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	641a      	str	r2, [r3, #64]	; 0x40
        
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026e6:	f043 0201 	orr.w	r2, r3, #1
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	645a      	str	r2, [r3, #68]	; 0x44
    /*       from EOC or EOS, possibility to use:                             */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 80026ee:	6878      	ldr	r0, [r7, #4]
 80026f0:	f7ff fbe8 	bl	8001ec4 <HAL_ADC_ConvCpltCallback>
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved      */
    /*       data.                                                            */
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	220c      	movs	r2, #12
 80026fa:	601a      	str	r2, [r3, #0]
  }
  
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if( (((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80026fc:	693b      	ldr	r3, [r7, #16]
 80026fe:	f003 0320 	and.w	r3, r3, #32
 8002702:	2b00      	cmp	r3, #0
 8002704:	d004      	beq.n	8002710 <HAL_ADC_IRQHandler+0x1d0>
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	f003 0320 	and.w	r3, r3, #32
 800270c:	2b00      	cmp	r3, #0
 800270e:	d10b      	bne.n	8002728 <HAL_ADC_IRQHandler+0x1e8>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS))   )
 8002710:	693b      	ldr	r3, [r7, #16]
 8002712:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if( (((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002716:	2b00      	cmp	r3, #0
 8002718:	f000 8138 	beq.w	800298c <HAL_ADC_IRQHandler+0x44c>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS))   )
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002722:	2b00      	cmp	r3, #0
 8002724:	f000 8132 	beq.w	800298c <HAL_ADC_IRQHandler+0x44c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800272c:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	641a      	str	r2, [r3, #64]	; 0x40
        
    /* Get relevant register CFGR in ADC instance of ADC master or slave      */
    /* in function of multimode state (for devices with multimode             */
    /* available).                                                            */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800273c:	d004      	beq.n	8002748 <HAL_ADC_IRQHandler+0x208>
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	4a2d      	ldr	r2, [pc, #180]	; (80027f8 <HAL_ADC_IRQHandler+0x2b8>)
 8002744:	4293      	cmp	r3, r2
 8002746:	d106      	bne.n	8002756 <HAL_ADC_IRQHandler+0x216>
 8002748:	4b2c      	ldr	r3, [pc, #176]	; (80027fc <HAL_ADC_IRQHandler+0x2bc>)
 800274a:	689b      	ldr	r3, [r3, #8]
 800274c:	f003 031f 	and.w	r3, r3, #31
 8002750:	2b00      	cmp	r3, #0
 8002752:	d03e      	beq.n	80027d2 <HAL_ADC_IRQHandler+0x292>
 8002754:	e005      	b.n	8002762 <HAL_ADC_IRQHandler+0x222>
 8002756:	4b2a      	ldr	r3, [pc, #168]	; (8002800 <HAL_ADC_IRQHandler+0x2c0>)
 8002758:	689b      	ldr	r3, [r3, #8]
 800275a:	f003 031f 	and.w	r3, r3, #31
 800275e:	2b00      	cmp	r3, #0
 8002760:	d037      	beq.n	80027d2 <HAL_ADC_IRQHandler+0x292>
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800276a:	d004      	beq.n	8002776 <HAL_ADC_IRQHandler+0x236>
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4a21      	ldr	r2, [pc, #132]	; (80027f8 <HAL_ADC_IRQHandler+0x2b8>)
 8002772:	4293      	cmp	r3, r2
 8002774:	d106      	bne.n	8002784 <HAL_ADC_IRQHandler+0x244>
 8002776:	4b21      	ldr	r3, [pc, #132]	; (80027fc <HAL_ADC_IRQHandler+0x2bc>)
 8002778:	689b      	ldr	r3, [r3, #8]
 800277a:	f003 031f 	and.w	r3, r3, #31
 800277e:	2b05      	cmp	r3, #5
 8002780:	d027      	beq.n	80027d2 <HAL_ADC_IRQHandler+0x292>
 8002782:	e005      	b.n	8002790 <HAL_ADC_IRQHandler+0x250>
 8002784:	4b1e      	ldr	r3, [pc, #120]	; (8002800 <HAL_ADC_IRQHandler+0x2c0>)
 8002786:	689b      	ldr	r3, [r3, #8]
 8002788:	f003 031f 	and.w	r3, r3, #31
 800278c:	2b05      	cmp	r3, #5
 800278e:	d020      	beq.n	80027d2 <HAL_ADC_IRQHandler+0x292>
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002798:	d004      	beq.n	80027a4 <HAL_ADC_IRQHandler+0x264>
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	4a16      	ldr	r2, [pc, #88]	; (80027f8 <HAL_ADC_IRQHandler+0x2b8>)
 80027a0:	4293      	cmp	r3, r2
 80027a2:	d106      	bne.n	80027b2 <HAL_ADC_IRQHandler+0x272>
 80027a4:	4b15      	ldr	r3, [pc, #84]	; (80027fc <HAL_ADC_IRQHandler+0x2bc>)
 80027a6:	689b      	ldr	r3, [r3, #8]
 80027a8:	f003 031f 	and.w	r3, r3, #31
 80027ac:	2b09      	cmp	r3, #9
 80027ae:	d010      	beq.n	80027d2 <HAL_ADC_IRQHandler+0x292>
 80027b0:	e005      	b.n	80027be <HAL_ADC_IRQHandler+0x27e>
 80027b2:	4b13      	ldr	r3, [pc, #76]	; (8002800 <HAL_ADC_IRQHandler+0x2c0>)
 80027b4:	689b      	ldr	r3, [r3, #8]
 80027b6:	f003 031f 	and.w	r3, r3, #31
 80027ba:	2b09      	cmp	r3, #9
 80027bc:	d009      	beq.n	80027d2 <HAL_ADC_IRQHandler+0x292>
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80027c6:	d004      	beq.n	80027d2 <HAL_ADC_IRQHandler+0x292>
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	4a0d      	ldr	r2, [pc, #52]	; (8002804 <HAL_ADC_IRQHandler+0x2c4>)
 80027ce:	4293      	cmp	r3, r2
 80027d0:	d104      	bne.n	80027dc <HAL_ADC_IRQHandler+0x29c>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	68db      	ldr	r3, [r3, #12]
 80027d8:	61bb      	str	r3, [r7, #24]
 80027da:	e018      	b.n	800280e <HAL_ADC_IRQHandler+0x2ce>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80027e4:	d004      	beq.n	80027f0 <HAL_ADC_IRQHandler+0x2b0>
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	4a03      	ldr	r2, [pc, #12]	; (80027f8 <HAL_ADC_IRQHandler+0x2b8>)
 80027ec:	4293      	cmp	r3, r2
 80027ee:	d10b      	bne.n	8002808 <HAL_ADC_IRQHandler+0x2c8>
 80027f0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80027f4:	e009      	b.n	800280a <HAL_ADC_IRQHandler+0x2ca>
 80027f6:	bf00      	nop
 80027f8:	50000100 	.word	0x50000100
 80027fc:	50000300 	.word	0x50000300
 8002800:	50000700 	.word	0x50000700
 8002804:	50000400 	.word	0x50000400
 8002808:	4b92      	ldr	r3, [pc, #584]	; (8002a54 <HAL_ADC_IRQHandler+0x514>)
 800280a:	68db      	ldr	r3, [r3, #12]
 800280c:	61bb      	str	r3, [r7, #24]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc))
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002814:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8002818:	2b00      	cmp	r3, #0
 800281a:	f040 80b0 	bne.w	800297e <HAL_ADC_IRQHandler+0x43e>
    {
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 800281e:	69bb      	ldr	r3, [r7, #24]
 8002820:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002824:	2b00      	cmp	r3, #0
 8002826:	d00d      	beq.n	8002844 <HAL_ADC_IRQHandler+0x304>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	68db      	ldr	r3, [r3, #12]
 800282e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 8002832:	2b00      	cmp	r3, #0
 8002834:	f040 80a3 	bne.w	800297e <HAL_ADC_IRQHandler+0x43e>
          (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )   )
 8002838:	69bb      	ldr	r3, [r7, #24]
 800283a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 800283e:	2b00      	cmp	r3, #0
 8002840:	f040 809d 	bne.w	800297e <HAL_ADC_IRQHandler+0x43e>
      {
        /* If End of Sequence is reached, disable interrupts */
        if((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS)
 8002844:	693b      	ldr	r3, [r7, #16]
 8002846:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800284a:	2b00      	cmp	r3, #0
 800284c:	f000 8097 	beq.w	800297e <HAL_ADC_IRQHandler+0x43e>
        {
          
          /* Get relevant register CFGR in ADC instance of ADC master or slave  */
          /* in function of multimode state (for devices with multimode         */
          /* available).                                                        */
          if (ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc))
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002858:	d004      	beq.n	8002864 <HAL_ADC_IRQHandler+0x324>
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	4a7e      	ldr	r2, [pc, #504]	; (8002a58 <HAL_ADC_IRQHandler+0x518>)
 8002860:	4293      	cmp	r3, r2
 8002862:	d106      	bne.n	8002872 <HAL_ADC_IRQHandler+0x332>
 8002864:	4b7d      	ldr	r3, [pc, #500]	; (8002a5c <HAL_ADC_IRQHandler+0x51c>)
 8002866:	689b      	ldr	r3, [r3, #8]
 8002868:	f003 031f 	and.w	r3, r3, #31
 800286c:	2b00      	cmp	r3, #0
 800286e:	d03e      	beq.n	80028ee <HAL_ADC_IRQHandler+0x3ae>
 8002870:	e005      	b.n	800287e <HAL_ADC_IRQHandler+0x33e>
 8002872:	4b7b      	ldr	r3, [pc, #492]	; (8002a60 <HAL_ADC_IRQHandler+0x520>)
 8002874:	689b      	ldr	r3, [r3, #8]
 8002876:	f003 031f 	and.w	r3, r3, #31
 800287a:	2b00      	cmp	r3, #0
 800287c:	d037      	beq.n	80028ee <HAL_ADC_IRQHandler+0x3ae>
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002886:	d004      	beq.n	8002892 <HAL_ADC_IRQHandler+0x352>
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	4a72      	ldr	r2, [pc, #456]	; (8002a58 <HAL_ADC_IRQHandler+0x518>)
 800288e:	4293      	cmp	r3, r2
 8002890:	d106      	bne.n	80028a0 <HAL_ADC_IRQHandler+0x360>
 8002892:	4b72      	ldr	r3, [pc, #456]	; (8002a5c <HAL_ADC_IRQHandler+0x51c>)
 8002894:	689b      	ldr	r3, [r3, #8]
 8002896:	f003 031f 	and.w	r3, r3, #31
 800289a:	2b06      	cmp	r3, #6
 800289c:	d027      	beq.n	80028ee <HAL_ADC_IRQHandler+0x3ae>
 800289e:	e005      	b.n	80028ac <HAL_ADC_IRQHandler+0x36c>
 80028a0:	4b6f      	ldr	r3, [pc, #444]	; (8002a60 <HAL_ADC_IRQHandler+0x520>)
 80028a2:	689b      	ldr	r3, [r3, #8]
 80028a4:	f003 031f 	and.w	r3, r3, #31
 80028a8:	2b06      	cmp	r3, #6
 80028aa:	d020      	beq.n	80028ee <HAL_ADC_IRQHandler+0x3ae>
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80028b4:	d004      	beq.n	80028c0 <HAL_ADC_IRQHandler+0x380>
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	4a67      	ldr	r2, [pc, #412]	; (8002a58 <HAL_ADC_IRQHandler+0x518>)
 80028bc:	4293      	cmp	r3, r2
 80028be:	d106      	bne.n	80028ce <HAL_ADC_IRQHandler+0x38e>
 80028c0:	4b66      	ldr	r3, [pc, #408]	; (8002a5c <HAL_ADC_IRQHandler+0x51c>)
 80028c2:	689b      	ldr	r3, [r3, #8]
 80028c4:	f003 031f 	and.w	r3, r3, #31
 80028c8:	2b07      	cmp	r3, #7
 80028ca:	d010      	beq.n	80028ee <HAL_ADC_IRQHandler+0x3ae>
 80028cc:	e005      	b.n	80028da <HAL_ADC_IRQHandler+0x39a>
 80028ce:	4b64      	ldr	r3, [pc, #400]	; (8002a60 <HAL_ADC_IRQHandler+0x520>)
 80028d0:	689b      	ldr	r3, [r3, #8]
 80028d2:	f003 031f 	and.w	r3, r3, #31
 80028d6:	2b07      	cmp	r3, #7
 80028d8:	d009      	beq.n	80028ee <HAL_ADC_IRQHandler+0x3ae>
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80028e2:	d004      	beq.n	80028ee <HAL_ADC_IRQHandler+0x3ae>
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	4a5a      	ldr	r2, [pc, #360]	; (8002a54 <HAL_ADC_IRQHandler+0x514>)
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d104      	bne.n	80028f8 <HAL_ADC_IRQHandler+0x3b8>
          {
            tmp_cfgr_jqm = READ_REG(hadc->Instance->CFGR); 
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	68db      	ldr	r3, [r3, #12]
 80028f4:	617b      	str	r3, [r7, #20]
 80028f6:	e00f      	b.n	8002918 <HAL_ADC_IRQHandler+0x3d8>
          }
          else
          {
            tmp_cfgr_jqm = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002900:	d004      	beq.n	800290c <HAL_ADC_IRQHandler+0x3cc>
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	4a54      	ldr	r2, [pc, #336]	; (8002a58 <HAL_ADC_IRQHandler+0x518>)
 8002908:	4293      	cmp	r3, r2
 800290a:	d102      	bne.n	8002912 <HAL_ADC_IRQHandler+0x3d2>
 800290c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002910:	e000      	b.n	8002914 <HAL_ADC_IRQHandler+0x3d4>
 8002912:	4b50      	ldr	r3, [pc, #320]	; (8002a54 <HAL_ADC_IRQHandler+0x514>)
 8002914:	68db      	ldr	r3, [r3, #12]
 8002916:	617b      	str	r3, [r7, #20]
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if(READ_BIT(tmp_cfgr_jqm, ADC_CFGR_JQM) == RESET)
 8002918:	697b      	ldr	r3, [r7, #20]
 800291a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800291e:	2b00      	cmp	r3, #0
 8002920:	d12d      	bne.n	800297e <HAL_ADC_IRQHandler+0x43e>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	689b      	ldr	r3, [r3, #8]
 8002928:	f003 0308 	and.w	r3, r3, #8
 800292c:	2b00      	cmp	r3, #0
 800292e:	d11a      	bne.n	8002966 <HAL_ADC_IRQHandler+0x426>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	685a      	ldr	r2, [r3, #4]
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800293e:	605a      	str	r2, [r3, #4]
              
              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002944:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	641a      	str	r2, [r3, #64]	; 0x40
              
              if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002950:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002954:	2b00      	cmp	r3, #0
 8002956:	d112      	bne.n	800297e <HAL_ADC_IRQHandler+0x43e>
              { 
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800295c:	f043 0201 	orr.w	r2, r3, #1
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	641a      	str	r2, [r3, #64]	; 0x40
 8002964:	e00b      	b.n	800297e <HAL_ADC_IRQHandler+0x43e>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800296a:	f043 0210 	orr.w	r2, r3, #16
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	641a      	str	r2, [r3, #64]	; 0x40
              
              /* Set ADC error code to ADC IP internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002976:	f043 0201 	orr.w	r2, r3, #1
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	645a      	str	r2, [r3, #68]	; 0x44
    /*       from JEOC or JEOS, possibility to use:                           */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_JEOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800297e:	6878      	ldr	r0, [r7, #4]
 8002980:	f000 f936 	bl	8002bf0 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	2260      	movs	r2, #96	; 0x60
 800298a:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 1 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 800298c:	693b      	ldr	r3, [r7, #16]
 800298e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002992:	2b00      	cmp	r3, #0
 8002994:	d011      	beq.n	80029ba <HAL_ADC_IRQHandler+0x47a>
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800299c:	2b00      	cmp	r3, #0
 800299e:	d00c      	beq.n	80029ba <HAL_ADC_IRQHandler+0x47a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029a4:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80029ac:	6878      	ldr	r0, [r7, #4]
 80029ae:	f7ff fa9d 	bl	8001eec <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	2280      	movs	r2, #128	; 0x80
 80029b8:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 2 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 80029ba:	693b      	ldr	r3, [r7, #16]
 80029bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d012      	beq.n	80029ea <HAL_ADC_IRQHandler+0x4aa>
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d00d      	beq.n	80029ea <HAL_ADC_IRQHandler+0x4aa>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029d2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 2 callback */
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80029da:	6878      	ldr	r0, [r7, #4]
 80029dc:	f000 f91c 	bl	8002c18 <HAL_ADCEx_LevelOutOfWindow2Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80029e8:	601a      	str	r2, [r3, #0]
  } 
  
  /* ========== Check analog watchdog 3 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80029ea:	693b      	ldr	r3, [r7, #16]
 80029ec:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d012      	beq.n	8002a1a <HAL_ADC_IRQHandler+0x4da>
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d00d      	beq.n	8002a1a <HAL_ADC_IRQHandler+0x4da>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a02:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 3 callback */
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8002a0a:	6878      	ldr	r0, [r7, #4]
 8002a0c:	f000 f90e 	bl	8002c2c <HAL_ADCEx_LevelOutOfWindow3Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002a18:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check Overrun flag ========== */
  if(((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8002a1a:	693b      	ldr	r3, [r7, #16]
 8002a1c:	f003 0310 	and.w	r3, r3, #16
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d04f      	beq.n	8002ac4 <HAL_ADC_IRQHandler+0x584>
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	f003 0310 	and.w	r3, r3, #16
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d04a      	beq.n	8002ac4 <HAL_ADC_IRQHandler+0x584>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and         */
    /* without overrun ")                                                     */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a32:	2b01      	cmp	r3, #1
 8002a34:	d102      	bne.n	8002a3c <HAL_ADC_IRQHandler+0x4fc>
    {
      overrun_error = 1U;
 8002a36:	2301      	movs	r3, #1
 8002a38:	61fb      	str	r3, [r7, #28]
 8002a3a:	e02d      	b.n	8002a98 <HAL_ADC_IRQHandler+0x558>
    else
    {
      /* Pointer to the common control register to which is belonging hadc    */
      /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common */
      /* control registers)                                                   */
      tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002a44:	d004      	beq.n	8002a50 <HAL_ADC_IRQHandler+0x510>
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	4a03      	ldr	r2, [pc, #12]	; (8002a58 <HAL_ADC_IRQHandler+0x518>)
 8002a4c:	4293      	cmp	r3, r2
 8002a4e:	d109      	bne.n	8002a64 <HAL_ADC_IRQHandler+0x524>
 8002a50:	4b02      	ldr	r3, [pc, #8]	; (8002a5c <HAL_ADC_IRQHandler+0x51c>)
 8002a52:	e008      	b.n	8002a66 <HAL_ADC_IRQHandler+0x526>
 8002a54:	50000400 	.word	0x50000400
 8002a58:	50000100 	.word	0x50000100
 8002a5c:	50000300 	.word	0x50000300
 8002a60:	50000700 	.word	0x50000700
 8002a64:	4b28      	ldr	r3, [pc, #160]	; (8002b08 <HAL_ADC_IRQHandler+0x5c8>)
 8002a66:	60bb      	str	r3, [r7, #8]
      
      /* Check DMA configuration, depending on MultiMode set or not */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 8002a68:	68bb      	ldr	r3, [r7, #8]
 8002a6a:	689b      	ldr	r3, [r3, #8]
 8002a6c:	f003 031f 	and.w	r3, r3, #31
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d109      	bne.n	8002a88 <HAL_ADC_IRQHandler+0x548>
      {
        if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	68db      	ldr	r3, [r3, #12]
 8002a7a:	f003 0301 	and.w	r3, r3, #1
 8002a7e:	2b01      	cmp	r3, #1
 8002a80:	d10a      	bne.n	8002a98 <HAL_ADC_IRQHandler+0x558>
        {
          overrun_error = 1U;  
 8002a82:	2301      	movs	r3, #1
 8002a84:	61fb      	str	r3, [r7, #28]
 8002a86:	e007      	b.n	8002a98 <HAL_ADC_IRQHandler+0x558>
        }
      }
      else
      {
        /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
        if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 8002a88:	68bb      	ldr	r3, [r7, #8]
 8002a8a:	689b      	ldr	r3, [r3, #8]
 8002a8c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d001      	beq.n	8002a98 <HAL_ADC_IRQHandler+0x558>
        {
          overrun_error = 1U;  
 8002a94:	2301      	movs	r3, #1
 8002a96:	61fb      	str	r3, [r7, #28]
        }
      }
    }
    
    if (overrun_error == 1U)
 8002a98:	69fb      	ldr	r3, [r7, #28]
 8002a9a:	2b01      	cmp	r3, #1
 8002a9c:	d10e      	bne.n	8002abc <HAL_ADC_IRQHandler+0x57c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aa2:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	641a      	str	r2, [r3, #64]	; 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002aae:	f043 0202 	orr.w	r2, r3, #2
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002ab6:	6878      	ldr	r0, [r7, #4]
 8002ab8:	f7ff fa22 	bl	8001f00 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	2210      	movs	r2, #16
 8002ac2:	601a      	str	r2, [r3, #0]

  }
  
  
  /* ========== Check Injected context queue overflow flag ========== */
  if(((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8002ac4:	693b      	ldr	r3, [r7, #16]
 8002ac6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d018      	beq.n	8002b00 <HAL_ADC_IRQHandler+0x5c0>
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d013      	beq.n	8002b00 <HAL_ADC_IRQHandler+0x5c0>
  {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002adc:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	641a      	str	r2, [r3, #64]	; 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ae8:	f043 0208 	orr.w	r2, r3, #8
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002af8:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8002afa:	6878      	ldr	r0, [r7, #4]
 8002afc:	f000 f882 	bl	8002c04 <HAL_ADCEx_InjectedQueueOverflowCallback>
  }
  
}
 8002b00:	bf00      	nop
 8002b02:	3720      	adds	r7, #32
 8002b04:	46bd      	mov	sp, r7
 8002b06:	bd80      	pop	{r7, pc}
 8002b08:	50000700 	.word	0x50000700

08002b0c <HAL_ADCEx_Calibration_Start>:
  *            @arg ADC_SINGLE_ENDED: Channel in mode input single ended
  *            @arg ADC_DIFFERENTIAL_ENDED: Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc, uint32_t SingleDiff)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b084      	sub	sp, #16
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
 8002b14:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b16:	2300      	movs	r3, #0
 8002b18:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b20:	2b01      	cmp	r3, #1
 8002b22:	d101      	bne.n	8002b28 <HAL_ADCEx_Calibration_Start+0x1c>
 8002b24:	2302      	movs	r3, #2
 8002b26:	e05f      	b.n	8002be8 <HAL_ADCEx_Calibration_Start+0xdc>
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	2201      	movs	r2, #1
 8002b2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
   
  /* Calibration prerequisite: ADC must be disabled. */
   
  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8002b30:	6878      	ldr	r0, [r7, #4]
 8002b32:	f000 fd2d 	bl	8003590 <ADC_Disable>
 8002b36:	4603      	mov	r3, r0
 8002b38:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002b3a:	7bfb      	ldrb	r3, [r7, #15]
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d14e      	bne.n	8002bde <HAL_ADCEx_Calibration_Start+0xd2>
  {
    /* Change ADC state */
    hadc->State = HAL_ADC_STATE_READY;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	2201      	movs	r2, #1
 8002b44:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Select calibration mode single ended or differential ended */
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	689a      	ldr	r2, [r3, #8]
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 8002b54:	609a      	str	r2, [r3, #8]
    if (SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002b56:	683b      	ldr	r3, [r7, #0]
 8002b58:	2b01      	cmp	r3, #1
 8002b5a:	d107      	bne.n	8002b6c <HAL_ADCEx_Calibration_Start+0x60>
    {
      hadc->Instance->CR |= ADC_CR_ADCALDIF;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	689a      	ldr	r2, [r3, #8]
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002b6a:	609a      	str	r2, [r3, #8]
    }

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	689a      	ldr	r2, [r3, #8]
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002b7a:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 8002b7c:	f7ff f996 	bl	8001eac <HAL_GetTick>
 8002b80:	60b8      	str	r0, [r7, #8]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8002b82:	e01c      	b.n	8002bbe <HAL_ADCEx_Calibration_Start+0xb2>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002b84:	f7ff f992 	bl	8001eac <HAL_GetTick>
 8002b88:	4602      	mov	r2, r0
 8002b8a:	68bb      	ldr	r3, [r7, #8]
 8002b8c:	1ad3      	subs	r3, r2, r3
 8002b8e:	2b0a      	cmp	r3, #10
 8002b90:	d915      	bls.n	8002bbe <HAL_ADCEx_Calibration_Start+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	689b      	ldr	r3, [r3, #8]
 8002b98:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002b9c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002ba0:	d10d      	bne.n	8002bbe <HAL_ADCEx_Calibration_Start+0xb2>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ba6:	f023 0312 	bic.w	r3, r3, #18
 8002baa:	f043 0210 	orr.w	r2, r3, #16
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002bba:	2301      	movs	r3, #1
 8002bbc:	e014      	b.n	8002be8 <HAL_ADCEx_Calibration_Start+0xdc>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	689b      	ldr	r3, [r3, #8]
 8002bc4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002bc8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002bcc:	d0da      	beq.n	8002b84 <HAL_ADCEx_Calibration_Start+0x78>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bd2:	f023 0303 	bic.w	r3, r3, #3
 8002bd6:	f043 0201 	orr.w	r2, r3, #1
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	2200      	movs	r2, #0
 8002be2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002be6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002be8:	4618      	mov	r0, r3
 8002bea:	3710      	adds	r7, #16
 8002bec:	46bd      	mov	sp, r7
 8002bee:	bd80      	pop	{r7, pc}

08002bf0 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002bf0:	b480      	push	{r7}
 8002bf2:	b083      	sub	sp, #12
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8002bf8:	bf00      	nop
 8002bfa:	370c      	adds	r7, #12
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c02:	4770      	bx	lr

08002c04 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef* hadc)
{
 8002c04:	b480      	push	{r7}
 8002c06:	b083      	sub	sp, #12
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented 
            in the user file.
  */
}
 8002c0c:	bf00      	nop
 8002c0e:	370c      	adds	r7, #12
 8002c10:	46bd      	mov	sp, r7
 8002c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c16:	4770      	bx	lr

08002c18 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef* hadc)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	b083      	sub	sp, #12
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow2Callback must be implemented in the user file.
  */
}
 8002c20:	bf00      	nop
 8002c22:	370c      	adds	r7, #12
 8002c24:	46bd      	mov	sp, r7
 8002c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2a:	4770      	bx	lr

08002c2c <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef* hadc)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	b083      	sub	sp, #12
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow3Callback must be implemented in the user file.
  */
}
 8002c34:	bf00      	nop
 8002c36:	370c      	adds	r7, #12
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3e:	4770      	bx	lr

08002c40 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002c40:	b480      	push	{r7}
 8002c42:	b09b      	sub	sp, #108	; 0x6c
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
 8002c48:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8002c50:	2300      	movs	r3, #0
 8002c52:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c5a:	2b01      	cmp	r3, #1
 8002c5c:	d101      	bne.n	8002c62 <HAL_ADC_ConfigChannel+0x22>
 8002c5e:	2302      	movs	r3, #2
 8002c60:	e2ca      	b.n	80031f8 <HAL_ADC_ConfigChannel+0x5b8>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	2201      	movs	r2, #1
 8002c66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	689b      	ldr	r3, [r3, #8]
 8002c70:	f003 0304 	and.w	r3, r3, #4
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	f040 82ae 	bne.w	80031d6 <HAL_ADC_ConfigChannel+0x596>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	685b      	ldr	r3, [r3, #4]
 8002c7e:	2b04      	cmp	r3, #4
 8002c80:	d81c      	bhi.n	8002cbc <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002c88:	683b      	ldr	r3, [r7, #0]
 8002c8a:	685a      	ldr	r2, [r3, #4]
 8002c8c:	4613      	mov	r3, r2
 8002c8e:	005b      	lsls	r3, r3, #1
 8002c90:	4413      	add	r3, r2
 8002c92:	005b      	lsls	r3, r3, #1
 8002c94:	461a      	mov	r2, r3
 8002c96:	231f      	movs	r3, #31
 8002c98:	4093      	lsls	r3, r2
 8002c9a:	43db      	mvns	r3, r3
 8002c9c:	4019      	ands	r1, r3
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	6818      	ldr	r0, [r3, #0]
 8002ca2:	683b      	ldr	r3, [r7, #0]
 8002ca4:	685a      	ldr	r2, [r3, #4]
 8002ca6:	4613      	mov	r3, r2
 8002ca8:	005b      	lsls	r3, r3, #1
 8002caa:	4413      	add	r3, r2
 8002cac:	005b      	lsls	r3, r3, #1
 8002cae:	fa00 f203 	lsl.w	r2, r0, r3
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	430a      	orrs	r2, r1
 8002cb8:	631a      	str	r2, [r3, #48]	; 0x30
 8002cba:	e063      	b.n	8002d84 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8002cbc:	683b      	ldr	r3, [r7, #0]
 8002cbe:	685b      	ldr	r3, [r3, #4]
 8002cc0:	2b09      	cmp	r3, #9
 8002cc2:	d81e      	bhi.n	8002d02 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002cca:	683b      	ldr	r3, [r7, #0]
 8002ccc:	685a      	ldr	r2, [r3, #4]
 8002cce:	4613      	mov	r3, r2
 8002cd0:	005b      	lsls	r3, r3, #1
 8002cd2:	4413      	add	r3, r2
 8002cd4:	005b      	lsls	r3, r3, #1
 8002cd6:	3b1e      	subs	r3, #30
 8002cd8:	221f      	movs	r2, #31
 8002cda:	fa02 f303 	lsl.w	r3, r2, r3
 8002cde:	43db      	mvns	r3, r3
 8002ce0:	4019      	ands	r1, r3
 8002ce2:	683b      	ldr	r3, [r7, #0]
 8002ce4:	6818      	ldr	r0, [r3, #0]
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	685a      	ldr	r2, [r3, #4]
 8002cea:	4613      	mov	r3, r2
 8002cec:	005b      	lsls	r3, r3, #1
 8002cee:	4413      	add	r3, r2
 8002cf0:	005b      	lsls	r3, r3, #1
 8002cf2:	3b1e      	subs	r3, #30
 8002cf4:	fa00 f203 	lsl.w	r2, r0, r3
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	430a      	orrs	r2, r1
 8002cfe:	635a      	str	r2, [r3, #52]	; 0x34
 8002d00:	e040      	b.n	8002d84 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8002d02:	683b      	ldr	r3, [r7, #0]
 8002d04:	685b      	ldr	r3, [r3, #4]
 8002d06:	2b0e      	cmp	r3, #14
 8002d08:	d81e      	bhi.n	8002d48 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	685a      	ldr	r2, [r3, #4]
 8002d14:	4613      	mov	r3, r2
 8002d16:	005b      	lsls	r3, r3, #1
 8002d18:	4413      	add	r3, r2
 8002d1a:	005b      	lsls	r3, r3, #1
 8002d1c:	3b3c      	subs	r3, #60	; 0x3c
 8002d1e:	221f      	movs	r2, #31
 8002d20:	fa02 f303 	lsl.w	r3, r2, r3
 8002d24:	43db      	mvns	r3, r3
 8002d26:	4019      	ands	r1, r3
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	6818      	ldr	r0, [r3, #0]
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	685a      	ldr	r2, [r3, #4]
 8002d30:	4613      	mov	r3, r2
 8002d32:	005b      	lsls	r3, r3, #1
 8002d34:	4413      	add	r3, r2
 8002d36:	005b      	lsls	r3, r3, #1
 8002d38:	3b3c      	subs	r3, #60	; 0x3c
 8002d3a:	fa00 f203 	lsl.w	r2, r0, r3
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	430a      	orrs	r2, r1
 8002d44:	639a      	str	r2, [r3, #56]	; 0x38
 8002d46:	e01d      	b.n	8002d84 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8002d4e:	683b      	ldr	r3, [r7, #0]
 8002d50:	685a      	ldr	r2, [r3, #4]
 8002d52:	4613      	mov	r3, r2
 8002d54:	005b      	lsls	r3, r3, #1
 8002d56:	4413      	add	r3, r2
 8002d58:	005b      	lsls	r3, r3, #1
 8002d5a:	3b5a      	subs	r3, #90	; 0x5a
 8002d5c:	221f      	movs	r2, #31
 8002d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d62:	43db      	mvns	r3, r3
 8002d64:	4019      	ands	r1, r3
 8002d66:	683b      	ldr	r3, [r7, #0]
 8002d68:	6818      	ldr	r0, [r3, #0]
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	685a      	ldr	r2, [r3, #4]
 8002d6e:	4613      	mov	r3, r2
 8002d70:	005b      	lsls	r3, r3, #1
 8002d72:	4413      	add	r3, r2
 8002d74:	005b      	lsls	r3, r3, #1
 8002d76:	3b5a      	subs	r3, #90	; 0x5a
 8002d78:	fa00 f203 	lsl.w	r2, r0, r3
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	430a      	orrs	r2, r1
 8002d82:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	689b      	ldr	r3, [r3, #8]
 8002d8a:	f003 030c 	and.w	r3, r3, #12
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	f040 80e5 	bne.w	8002f5e <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	2b09      	cmp	r3, #9
 8002d9a:	d91c      	bls.n	8002dd6 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	6999      	ldr	r1, [r3, #24]
 8002da2:	683b      	ldr	r3, [r7, #0]
 8002da4:	681a      	ldr	r2, [r3, #0]
 8002da6:	4613      	mov	r3, r2
 8002da8:	005b      	lsls	r3, r3, #1
 8002daa:	4413      	add	r3, r2
 8002dac:	3b1e      	subs	r3, #30
 8002dae:	2207      	movs	r2, #7
 8002db0:	fa02 f303 	lsl.w	r3, r2, r3
 8002db4:	43db      	mvns	r3, r3
 8002db6:	4019      	ands	r1, r3
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	6898      	ldr	r0, [r3, #8]
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	681a      	ldr	r2, [r3, #0]
 8002dc0:	4613      	mov	r3, r2
 8002dc2:	005b      	lsls	r3, r3, #1
 8002dc4:	4413      	add	r3, r2
 8002dc6:	3b1e      	subs	r3, #30
 8002dc8:	fa00 f203 	lsl.w	r2, r0, r3
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	430a      	orrs	r2, r1
 8002dd2:	619a      	str	r2, [r3, #24]
 8002dd4:	e019      	b.n	8002e0a <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	6959      	ldr	r1, [r3, #20]
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	681a      	ldr	r2, [r3, #0]
 8002de0:	4613      	mov	r3, r2
 8002de2:	005b      	lsls	r3, r3, #1
 8002de4:	4413      	add	r3, r2
 8002de6:	2207      	movs	r2, #7
 8002de8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dec:	43db      	mvns	r3, r3
 8002dee:	4019      	ands	r1, r3
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	6898      	ldr	r0, [r3, #8]
 8002df4:	683b      	ldr	r3, [r7, #0]
 8002df6:	681a      	ldr	r2, [r3, #0]
 8002df8:	4613      	mov	r3, r2
 8002dfa:	005b      	lsls	r3, r3, #1
 8002dfc:	4413      	add	r3, r2
 8002dfe:	fa00 f203 	lsl.w	r2, r0, r3
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	430a      	orrs	r2, r1
 8002e08:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8002e0a:	683b      	ldr	r3, [r7, #0]
 8002e0c:	695a      	ldr	r2, [r3, #20]
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	68db      	ldr	r3, [r3, #12]
 8002e14:	08db      	lsrs	r3, r3, #3
 8002e16:	f003 0303 	and.w	r3, r3, #3
 8002e1a:	005b      	lsls	r3, r3, #1
 8002e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e20:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8002e22:	683b      	ldr	r3, [r7, #0]
 8002e24:	691b      	ldr	r3, [r3, #16]
 8002e26:	3b01      	subs	r3, #1
 8002e28:	2b03      	cmp	r3, #3
 8002e2a:	d84f      	bhi.n	8002ecc <HAL_ADC_ConfigChannel+0x28c>
 8002e2c:	a201      	add	r2, pc, #4	; (adr r2, 8002e34 <HAL_ADC_ConfigChannel+0x1f4>)
 8002e2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e32:	bf00      	nop
 8002e34:	08002e45 	.word	0x08002e45
 8002e38:	08002e67 	.word	0x08002e67
 8002e3c:	08002e89 	.word	0x08002e89
 8002e40:	08002eab 	.word	0x08002eab
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002e4a:	4b9a      	ldr	r3, [pc, #616]	; (80030b4 <HAL_ADC_ConfigChannel+0x474>)
 8002e4c:	4013      	ands	r3, r2
 8002e4e:	683a      	ldr	r2, [r7, #0]
 8002e50:	6812      	ldr	r2, [r2, #0]
 8002e52:	0691      	lsls	r1, r2, #26
 8002e54:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002e56:	430a      	orrs	r2, r1
 8002e58:	431a      	orrs	r2, r3
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002e62:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002e64:	e07e      	b.n	8002f64 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002e6c:	4b91      	ldr	r3, [pc, #580]	; (80030b4 <HAL_ADC_ConfigChannel+0x474>)
 8002e6e:	4013      	ands	r3, r2
 8002e70:	683a      	ldr	r2, [r7, #0]
 8002e72:	6812      	ldr	r2, [r2, #0]
 8002e74:	0691      	lsls	r1, r2, #26
 8002e76:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002e78:	430a      	orrs	r2, r1
 8002e7a:	431a      	orrs	r2, r3
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002e84:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002e86:	e06d      	b.n	8002f64 <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8002e8e:	4b89      	ldr	r3, [pc, #548]	; (80030b4 <HAL_ADC_ConfigChannel+0x474>)
 8002e90:	4013      	ands	r3, r2
 8002e92:	683a      	ldr	r2, [r7, #0]
 8002e94:	6812      	ldr	r2, [r2, #0]
 8002e96:	0691      	lsls	r1, r2, #26
 8002e98:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002e9a:	430a      	orrs	r2, r1
 8002e9c:	431a      	orrs	r2, r3
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002ea6:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002ea8:	e05c      	b.n	8002f64 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002eb0:	4b80      	ldr	r3, [pc, #512]	; (80030b4 <HAL_ADC_ConfigChannel+0x474>)
 8002eb2:	4013      	ands	r3, r2
 8002eb4:	683a      	ldr	r2, [r7, #0]
 8002eb6:	6812      	ldr	r2, [r2, #0]
 8002eb8:	0691      	lsls	r1, r2, #26
 8002eba:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002ebc:	430a      	orrs	r2, r1
 8002ebe:	431a      	orrs	r2, r3
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002ec8:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002eca:	e04b      	b.n	8002f64 <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ed2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002ed6:	683b      	ldr	r3, [r7, #0]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	069b      	lsls	r3, r3, #26
 8002edc:	429a      	cmp	r2, r3
 8002ede:	d107      	bne.n	8002ef0 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002eee:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002ef6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002efa:	683b      	ldr	r3, [r7, #0]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	069b      	lsls	r3, r3, #26
 8002f00:	429a      	cmp	r2, r3
 8002f02:	d107      	bne.n	8002f14 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002f12:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002f1a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002f1e:	683b      	ldr	r3, [r7, #0]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	069b      	lsls	r3, r3, #26
 8002f24:	429a      	cmp	r2, r3
 8002f26:	d107      	bne.n	8002f38 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002f36:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002f3e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002f42:	683b      	ldr	r3, [r7, #0]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	069b      	lsls	r3, r3, #26
 8002f48:	429a      	cmp	r2, r3
 8002f4a:	d10a      	bne.n	8002f62 <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002f5a:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8002f5c:	e001      	b.n	8002f62 <HAL_ADC_ConfigChannel+0x322>
    }

  }
 8002f5e:	bf00      	nop
 8002f60:	e000      	b.n	8002f64 <HAL_ADC_ConfigChannel+0x324>
      break;
 8002f62:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	689b      	ldr	r3, [r3, #8]
 8002f6a:	f003 0303 	and.w	r3, r3, #3
 8002f6e:	2b01      	cmp	r3, #1
 8002f70:	d108      	bne.n	8002f84 <HAL_ADC_ConfigChannel+0x344>
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f003 0301 	and.w	r3, r3, #1
 8002f7c:	2b01      	cmp	r3, #1
 8002f7e:	d101      	bne.n	8002f84 <HAL_ADC_ConfigChannel+0x344>
 8002f80:	2301      	movs	r3, #1
 8002f82:	e000      	b.n	8002f86 <HAL_ADC_ConfigChannel+0x346>
 8002f84:	2300      	movs	r3, #0
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	f040 8130 	bne.w	80031ec <HAL_ADC_ConfigChannel+0x5ac>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	68db      	ldr	r3, [r3, #12]
 8002f90:	2b01      	cmp	r3, #1
 8002f92:	d00f      	beq.n	8002fb4 <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	2201      	movs	r2, #1
 8002fa2:	fa02 f303 	lsl.w	r3, r2, r3
 8002fa6:	43da      	mvns	r2, r3
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	400a      	ands	r2, r1
 8002fae:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8002fb2:	e049      	b.n	8003048 <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8002fbc:	683b      	ldr	r3, [r7, #0]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	2201      	movs	r2, #1
 8002fc2:	409a      	lsls	r2, r3
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	430a      	orrs	r2, r1
 8002fca:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	2b09      	cmp	r3, #9
 8002fd4:	d91c      	bls.n	8003010 <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	6999      	ldr	r1, [r3, #24]
 8002fdc:	683b      	ldr	r3, [r7, #0]
 8002fde:	681a      	ldr	r2, [r3, #0]
 8002fe0:	4613      	mov	r3, r2
 8002fe2:	005b      	lsls	r3, r3, #1
 8002fe4:	4413      	add	r3, r2
 8002fe6:	3b1b      	subs	r3, #27
 8002fe8:	2207      	movs	r2, #7
 8002fea:	fa02 f303 	lsl.w	r3, r2, r3
 8002fee:	43db      	mvns	r3, r3
 8002ff0:	4019      	ands	r1, r3
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	6898      	ldr	r0, [r3, #8]
 8002ff6:	683b      	ldr	r3, [r7, #0]
 8002ff8:	681a      	ldr	r2, [r3, #0]
 8002ffa:	4613      	mov	r3, r2
 8002ffc:	005b      	lsls	r3, r3, #1
 8002ffe:	4413      	add	r3, r2
 8003000:	3b1b      	subs	r3, #27
 8003002:	fa00 f203 	lsl.w	r2, r0, r3
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	430a      	orrs	r2, r1
 800300c:	619a      	str	r2, [r3, #24]
 800300e:	e01b      	b.n	8003048 <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	6959      	ldr	r1, [r3, #20]
 8003016:	683b      	ldr	r3, [r7, #0]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	1c5a      	adds	r2, r3, #1
 800301c:	4613      	mov	r3, r2
 800301e:	005b      	lsls	r3, r3, #1
 8003020:	4413      	add	r3, r2
 8003022:	2207      	movs	r2, #7
 8003024:	fa02 f303 	lsl.w	r3, r2, r3
 8003028:	43db      	mvns	r3, r3
 800302a:	4019      	ands	r1, r3
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	6898      	ldr	r0, [r3, #8]
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	1c5a      	adds	r2, r3, #1
 8003036:	4613      	mov	r3, r2
 8003038:	005b      	lsls	r3, r3, #1
 800303a:	4413      	add	r3, r2
 800303c:	fa00 f203 	lsl.w	r2, r0, r3
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	430a      	orrs	r2, r1
 8003046:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003050:	d004      	beq.n	800305c <HAL_ADC_ConfigChannel+0x41c>
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	4a18      	ldr	r2, [pc, #96]	; (80030b8 <HAL_ADC_ConfigChannel+0x478>)
 8003058:	4293      	cmp	r3, r2
 800305a:	d101      	bne.n	8003060 <HAL_ADC_ConfigChannel+0x420>
 800305c:	4b17      	ldr	r3, [pc, #92]	; (80030bc <HAL_ADC_ConfigChannel+0x47c>)
 800305e:	e000      	b.n	8003062 <HAL_ADC_ConfigChannel+0x422>
 8003060:	4b17      	ldr	r3, [pc, #92]	; (80030c0 <HAL_ADC_ConfigChannel+0x480>)
 8003062:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	2b10      	cmp	r3, #16
 800306a:	d105      	bne.n	8003078 <HAL_ADC_ConfigChannel+0x438>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800306c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800306e:	689b      	ldr	r3, [r3, #8]
 8003070:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003074:	2b00      	cmp	r3, #0
 8003076:	d015      	beq.n	80030a4 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8003078:	683b      	ldr	r3, [r7, #0]
 800307a:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800307c:	2b11      	cmp	r3, #17
 800307e:	d105      	bne.n	800308c <HAL_ADC_ConfigChannel+0x44c>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8003080:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003082:	689b      	ldr	r3, [r3, #8]
 8003084:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8003088:	2b00      	cmp	r3, #0
 800308a:	d00b      	beq.n	80030a4 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8003090:	2b12      	cmp	r3, #18
 8003092:	f040 80ab 	bne.w	80031ec <HAL_ADC_ConfigChannel+0x5ac>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8003096:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003098:	689b      	ldr	r3, [r3, #8]
 800309a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 800309e:	2b00      	cmp	r3, #0
 80030a0:	f040 80a4 	bne.w	80031ec <HAL_ADC_ConfigChannel+0x5ac>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80030ac:	d10a      	bne.n	80030c4 <HAL_ADC_ConfigChannel+0x484>
 80030ae:	4b02      	ldr	r3, [pc, #8]	; (80030b8 <HAL_ADC_ConfigChannel+0x478>)
 80030b0:	60fb      	str	r3, [r7, #12]
 80030b2:	e022      	b.n	80030fa <HAL_ADC_ConfigChannel+0x4ba>
 80030b4:	83fff000 	.word	0x83fff000
 80030b8:	50000100 	.word	0x50000100
 80030bc:	50000300 	.word	0x50000300
 80030c0:	50000700 	.word	0x50000700
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	4a4e      	ldr	r2, [pc, #312]	; (8003204 <HAL_ADC_ConfigChannel+0x5c4>)
 80030ca:	4293      	cmp	r3, r2
 80030cc:	d103      	bne.n	80030d6 <HAL_ADC_ConfigChannel+0x496>
 80030ce:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80030d2:	60fb      	str	r3, [r7, #12]
 80030d4:	e011      	b.n	80030fa <HAL_ADC_ConfigChannel+0x4ba>
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	4a4b      	ldr	r2, [pc, #300]	; (8003208 <HAL_ADC_ConfigChannel+0x5c8>)
 80030dc:	4293      	cmp	r3, r2
 80030de:	d102      	bne.n	80030e6 <HAL_ADC_ConfigChannel+0x4a6>
 80030e0:	4b4a      	ldr	r3, [pc, #296]	; (800320c <HAL_ADC_ConfigChannel+0x5cc>)
 80030e2:	60fb      	str	r3, [r7, #12]
 80030e4:	e009      	b.n	80030fa <HAL_ADC_ConfigChannel+0x4ba>
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	4a48      	ldr	r2, [pc, #288]	; (800320c <HAL_ADC_ConfigChannel+0x5cc>)
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d102      	bne.n	80030f6 <HAL_ADC_ConfigChannel+0x4b6>
 80030f0:	4b45      	ldr	r3, [pc, #276]	; (8003208 <HAL_ADC_ConfigChannel+0x5c8>)
 80030f2:	60fb      	str	r3, [r7, #12]
 80030f4:	e001      	b.n	80030fa <HAL_ADC_ConfigChannel+0x4ba>
 80030f6:	2300      	movs	r3, #0
 80030f8:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	689b      	ldr	r3, [r3, #8]
 8003100:	f003 0303 	and.w	r3, r3, #3
 8003104:	2b01      	cmp	r3, #1
 8003106:	d108      	bne.n	800311a <HAL_ADC_ConfigChannel+0x4da>
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f003 0301 	and.w	r3, r3, #1
 8003112:	2b01      	cmp	r3, #1
 8003114:	d101      	bne.n	800311a <HAL_ADC_ConfigChannel+0x4da>
 8003116:	2301      	movs	r3, #1
 8003118:	e000      	b.n	800311c <HAL_ADC_ConfigChannel+0x4dc>
 800311a:	2300      	movs	r3, #0
 800311c:	2b00      	cmp	r3, #0
 800311e:	d150      	bne.n	80031c2 <HAL_ADC_ConfigChannel+0x582>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8003120:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8003122:	2b00      	cmp	r3, #0
 8003124:	d010      	beq.n	8003148 <HAL_ADC_ConfigChannel+0x508>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	689b      	ldr	r3, [r3, #8]
 800312a:	f003 0303 	and.w	r3, r3, #3
 800312e:	2b01      	cmp	r3, #1
 8003130:	d107      	bne.n	8003142 <HAL_ADC_ConfigChannel+0x502>
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f003 0301 	and.w	r3, r3, #1
 800313a:	2b01      	cmp	r3, #1
 800313c:	d101      	bne.n	8003142 <HAL_ADC_ConfigChannel+0x502>
 800313e:	2301      	movs	r3, #1
 8003140:	e000      	b.n	8003144 <HAL_ADC_ConfigChannel+0x504>
 8003142:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8003144:	2b00      	cmp	r3, #0
 8003146:	d13c      	bne.n	80031c2 <HAL_ADC_ConfigChannel+0x582>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003148:	683b      	ldr	r3, [r7, #0]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	2b10      	cmp	r3, #16
 800314e:	d11d      	bne.n	800318c <HAL_ADC_ConfigChannel+0x54c>
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003158:	d118      	bne.n	800318c <HAL_ADC_ConfigChannel+0x54c>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 800315a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800315c:	689b      	ldr	r3, [r3, #8]
 800315e:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003162:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003164:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003166:	4b2a      	ldr	r3, [pc, #168]	; (8003210 <HAL_ADC_ConfigChannel+0x5d0>)
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	4a2a      	ldr	r2, [pc, #168]	; (8003214 <HAL_ADC_ConfigChannel+0x5d4>)
 800316c:	fba2 2303 	umull	r2, r3, r2, r3
 8003170:	0c9a      	lsrs	r2, r3, #18
 8003172:	4613      	mov	r3, r2
 8003174:	009b      	lsls	r3, r3, #2
 8003176:	4413      	add	r3, r2
 8003178:	005b      	lsls	r3, r3, #1
 800317a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800317c:	e002      	b.n	8003184 <HAL_ADC_ConfigChannel+0x544>
          {
            wait_loop_index--;
 800317e:	68bb      	ldr	r3, [r7, #8]
 8003180:	3b01      	subs	r3, #1
 8003182:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003184:	68bb      	ldr	r3, [r7, #8]
 8003186:	2b00      	cmp	r3, #0
 8003188:	d1f9      	bne.n	800317e <HAL_ADC_ConfigChannel+0x53e>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800318a:	e02e      	b.n	80031ea <HAL_ADC_ConfigChannel+0x5aa>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 800318c:	683b      	ldr	r3, [r7, #0]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	2b11      	cmp	r3, #17
 8003192:	d10b      	bne.n	80031ac <HAL_ADC_ConfigChannel+0x56c>
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800319c:	d106      	bne.n	80031ac <HAL_ADC_ConfigChannel+0x56c>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 800319e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80031a0:	689b      	ldr	r3, [r3, #8]
 80031a2:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 80031a6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80031a8:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80031aa:	e01e      	b.n	80031ea <HAL_ADC_ConfigChannel+0x5aa>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	2b12      	cmp	r3, #18
 80031b2:	d11a      	bne.n	80031ea <HAL_ADC_ConfigChannel+0x5aa>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80031b4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80031b6:	689b      	ldr	r3, [r3, #8]
 80031b8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80031bc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80031be:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80031c0:	e013      	b.n	80031ea <HAL_ADC_ConfigChannel+0x5aa>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031c6:	f043 0220 	orr.w	r2, r3, #32
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 80031ce:	2301      	movs	r3, #1
 80031d0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80031d4:	e00a      	b.n	80031ec <HAL_ADC_ConfigChannel+0x5ac>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031da:	f043 0220 	orr.w	r2, r3, #32
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 80031e2:	2301      	movs	r3, #1
 80031e4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80031e8:	e000      	b.n	80031ec <HAL_ADC_ConfigChannel+0x5ac>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80031ea:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	2200      	movs	r2, #0
 80031f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80031f4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80031f8:	4618      	mov	r0, r3
 80031fa:	376c      	adds	r7, #108	; 0x6c
 80031fc:	46bd      	mov	sp, r7
 80031fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003202:	4770      	bx	lr
 8003204:	50000100 	.word	0x50000100
 8003208:	50000400 	.word	0x50000400
 800320c:	50000500 	.word	0x50000500
 8003210:	20000004 	.word	0x20000004
 8003214:	431bde83 	.word	0x431bde83

08003218 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8003218:	b480      	push	{r7}
 800321a:	b099      	sub	sp, #100	; 0x64
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
 8003220:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003222:	2300      	movs	r3, #0
 8003224:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003230:	d102      	bne.n	8003238 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 8003232:	4b6d      	ldr	r3, [pc, #436]	; (80033e8 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8003234:	60bb      	str	r3, [r7, #8]
 8003236:	e01a      	b.n	800326e <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	4a6a      	ldr	r2, [pc, #424]	; (80033e8 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 800323e:	4293      	cmp	r3, r2
 8003240:	d103      	bne.n	800324a <HAL_ADCEx_MultiModeConfigChannel+0x32>
 8003242:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003246:	60bb      	str	r3, [r7, #8]
 8003248:	e011      	b.n	800326e <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	4a67      	ldr	r2, [pc, #412]	; (80033ec <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8003250:	4293      	cmp	r3, r2
 8003252:	d102      	bne.n	800325a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8003254:	4b66      	ldr	r3, [pc, #408]	; (80033f0 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8003256:	60bb      	str	r3, [r7, #8]
 8003258:	e009      	b.n	800326e <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	4a64      	ldr	r2, [pc, #400]	; (80033f0 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8003260:	4293      	cmp	r3, r2
 8003262:	d102      	bne.n	800326a <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8003264:	4b61      	ldr	r3, [pc, #388]	; (80033ec <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8003266:	60bb      	str	r3, [r7, #8]
 8003268:	e001      	b.n	800326e <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800326a:	2300      	movs	r3, #0
 800326c:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 800326e:	68bb      	ldr	r3, [r7, #8]
 8003270:	2b00      	cmp	r3, #0
 8003272:	d101      	bne.n	8003278 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 8003274:	2301      	movs	r3, #1
 8003276:	e0b0      	b.n	80033da <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800327e:	2b01      	cmp	r3, #1
 8003280:	d101      	bne.n	8003286 <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 8003282:	2302      	movs	r3, #2
 8003284:	e0a9      	b.n	80033da <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	2201      	movs	r2, #1
 800328a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	689b      	ldr	r3, [r3, #8]
 8003294:	f003 0304 	and.w	r3, r3, #4
 8003298:	2b00      	cmp	r3, #0
 800329a:	f040 808d 	bne.w	80033b8 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 800329e:	68bb      	ldr	r3, [r7, #8]
 80032a0:	689b      	ldr	r3, [r3, #8]
 80032a2:	f003 0304 	and.w	r3, r3, #4
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	f040 8086 	bne.w	80033b8 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80032b4:	d004      	beq.n	80032c0 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	4a4b      	ldr	r2, [pc, #300]	; (80033e8 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 80032bc:	4293      	cmp	r3, r2
 80032be:	d101      	bne.n	80032c4 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80032c0:	4b4c      	ldr	r3, [pc, #304]	; (80033f4 <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 80032c2:	e000      	b.n	80032c6 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80032c4:	4b4c      	ldr	r3, [pc, #304]	; (80033f8 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 80032c6:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d040      	beq.n	8003352 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 80032d0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80032d2:	689b      	ldr	r3, [r3, #8]
 80032d4:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80032d8:	683b      	ldr	r3, [r7, #0]
 80032da:	6859      	ldr	r1, [r3, #4]
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80032e2:	035b      	lsls	r3, r3, #13
 80032e4:	430b      	orrs	r3, r1
 80032e6:	431a      	orrs	r2, r3
 80032e8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80032ea:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	689b      	ldr	r3, [r3, #8]
 80032f2:	f003 0303 	and.w	r3, r3, #3
 80032f6:	2b01      	cmp	r3, #1
 80032f8:	d108      	bne.n	800330c <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f003 0301 	and.w	r3, r3, #1
 8003304:	2b01      	cmp	r3, #1
 8003306:	d101      	bne.n	800330c <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8003308:	2301      	movs	r3, #1
 800330a:	e000      	b.n	800330e <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 800330c:	2300      	movs	r3, #0
 800330e:	2b00      	cmp	r3, #0
 8003310:	d15c      	bne.n	80033cc <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8003312:	68bb      	ldr	r3, [r7, #8]
 8003314:	689b      	ldr	r3, [r3, #8]
 8003316:	f003 0303 	and.w	r3, r3, #3
 800331a:	2b01      	cmp	r3, #1
 800331c:	d107      	bne.n	800332e <HAL_ADCEx_MultiModeConfigChannel+0x116>
 800331e:	68bb      	ldr	r3, [r7, #8]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f003 0301 	and.w	r3, r3, #1
 8003326:	2b01      	cmp	r3, #1
 8003328:	d101      	bne.n	800332e <HAL_ADCEx_MultiModeConfigChannel+0x116>
 800332a:	2301      	movs	r3, #1
 800332c:	e000      	b.n	8003330 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 800332e:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003330:	2b00      	cmp	r3, #0
 8003332:	d14b      	bne.n	80033cc <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8003334:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003336:	689b      	ldr	r3, [r3, #8]
 8003338:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800333c:	f023 030f 	bic.w	r3, r3, #15
 8003340:	683a      	ldr	r2, [r7, #0]
 8003342:	6811      	ldr	r1, [r2, #0]
 8003344:	683a      	ldr	r2, [r7, #0]
 8003346:	6892      	ldr	r2, [r2, #8]
 8003348:	430a      	orrs	r2, r1
 800334a:	431a      	orrs	r2, r3
 800334c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800334e:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003350:	e03c      	b.n	80033cc <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003352:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003354:	689b      	ldr	r3, [r3, #8]
 8003356:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800335a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800335c:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	689b      	ldr	r3, [r3, #8]
 8003364:	f003 0303 	and.w	r3, r3, #3
 8003368:	2b01      	cmp	r3, #1
 800336a:	d108      	bne.n	800337e <HAL_ADCEx_MultiModeConfigChannel+0x166>
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f003 0301 	and.w	r3, r3, #1
 8003376:	2b01      	cmp	r3, #1
 8003378:	d101      	bne.n	800337e <HAL_ADCEx_MultiModeConfigChannel+0x166>
 800337a:	2301      	movs	r3, #1
 800337c:	e000      	b.n	8003380 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 800337e:	2300      	movs	r3, #0
 8003380:	2b00      	cmp	r3, #0
 8003382:	d123      	bne.n	80033cc <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8003384:	68bb      	ldr	r3, [r7, #8]
 8003386:	689b      	ldr	r3, [r3, #8]
 8003388:	f003 0303 	and.w	r3, r3, #3
 800338c:	2b01      	cmp	r3, #1
 800338e:	d107      	bne.n	80033a0 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8003390:	68bb      	ldr	r3, [r7, #8]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f003 0301 	and.w	r3, r3, #1
 8003398:	2b01      	cmp	r3, #1
 800339a:	d101      	bne.n	80033a0 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 800339c:	2301      	movs	r3, #1
 800339e:	e000      	b.n	80033a2 <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 80033a0:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d112      	bne.n	80033cc <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 80033a6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80033a8:	689b      	ldr	r3, [r3, #8]
 80033aa:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80033ae:	f023 030f 	bic.w	r3, r3, #15
 80033b2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80033b4:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80033b6:	e009      	b.n	80033cc <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033bc:	f043 0220 	orr.w	r2, r3, #32
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 80033c4:	2301      	movs	r3, #1
 80033c6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80033ca:	e000      	b.n	80033ce <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80033cc:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	2200      	movs	r2, #0
 80033d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80033d6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 80033da:	4618      	mov	r0, r3
 80033dc:	3764      	adds	r7, #100	; 0x64
 80033de:	46bd      	mov	sp, r7
 80033e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e4:	4770      	bx	lr
 80033e6:	bf00      	nop
 80033e8:	50000100 	.word	0x50000100
 80033ec:	50000400 	.word	0x50000400
 80033f0:	50000500 	.word	0x50000500
 80033f4:	50000300 	.word	0x50000300
 80033f8:	50000700 	.word	0x50000700

080033fc <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b084      	sub	sp, #16
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003408:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800340e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003412:	2b00      	cmp	r3, #0
 8003414:	d126      	bne.n	8003464 <ADC_DMAConvCplt+0x68>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800341a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	641a      	str	r2, [r3, #64]	; 0x40
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F3 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	68db      	ldr	r3, [r3, #12]
 8003428:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800342c:	2b00      	cmp	r3, #0
 800342e:	d115      	bne.n	800345c <ADC_DMAConvCplt+0x60>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	7e5b      	ldrb	r3, [r3, #25]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003434:	2b00      	cmp	r3, #0
 8003436:	d111      	bne.n	800345c <ADC_DMAConvCplt+0x60>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800343c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003448:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800344c:	2b00      	cmp	r3, #0
 800344e:	d105      	bne.n	800345c <ADC_DMAConvCplt+0x60>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003454:	f043 0201 	orr.w	r2, r3, #1
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 800345c:	68f8      	ldr	r0, [r7, #12]
 800345e:	f7fe fd31 	bl	8001ec4 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8003462:	e004      	b.n	800346e <ADC_DMAConvCplt+0x72>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003468:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800346a:	6878      	ldr	r0, [r7, #4]
 800346c:	4798      	blx	r3
}
 800346e:	bf00      	nop
 8003470:	3710      	adds	r7, #16
 8003472:	46bd      	mov	sp, r7
 8003474:	bd80      	pop	{r7, pc}

08003476 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003476:	b580      	push	{r7, lr}
 8003478:	b084      	sub	sp, #16
 800347a:	af00      	add	r7, sp, #0
 800347c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003482:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003484:	68f8      	ldr	r0, [r7, #12]
 8003486:	f7fe fd27 	bl	8001ed8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ 
}
 800348a:	bf00      	nop
 800348c:	3710      	adds	r7, #16
 800348e:	46bd      	mov	sp, r7
 8003490:	bd80      	pop	{r7, pc}

08003492 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003492:	b580      	push	{r7, lr}
 8003494:	b084      	sub	sp, #16
 8003496:	af00      	add	r7, sp, #0
 8003498:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800349e:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034a4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034b0:	f043 0204 	orr.w	r2, r3, #4
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80034b8:	68f8      	ldr	r0, [r7, #12]
 80034ba:	f7fe fd21 	bl	8001f00 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80034be:	bf00      	nop
 80034c0:	3710      	adds	r7, #16
 80034c2:	46bd      	mov	sp, r7
 80034c4:	bd80      	pop	{r7, pc}
	...

080034c8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80034c8:	b580      	push	{r7, lr}
 80034ca:	b084      	sub	sp, #16
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80034d0:	2300      	movs	r3, #0
 80034d2:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	689b      	ldr	r3, [r3, #8]
 80034da:	f003 0303 	and.w	r3, r3, #3
 80034de:	2b01      	cmp	r3, #1
 80034e0:	d108      	bne.n	80034f4 <ADC_Enable+0x2c>
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f003 0301 	and.w	r3, r3, #1
 80034ec:	2b01      	cmp	r3, #1
 80034ee:	d101      	bne.n	80034f4 <ADC_Enable+0x2c>
 80034f0:	2301      	movs	r3, #1
 80034f2:	e000      	b.n	80034f6 <ADC_Enable+0x2e>
 80034f4:	2300      	movs	r3, #0
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d143      	bne.n	8003582 <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	689a      	ldr	r2, [r3, #8]
 8003500:	4b22      	ldr	r3, [pc, #136]	; (800358c <ADC_Enable+0xc4>)
 8003502:	4013      	ands	r3, r2
 8003504:	2b00      	cmp	r3, #0
 8003506:	d00d      	beq.n	8003524 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800350c:	f043 0210 	orr.w	r2, r3, #16
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003518:	f043 0201 	orr.w	r2, r3, #1
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8003520:	2301      	movs	r3, #1
 8003522:	e02f      	b.n	8003584 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	689a      	ldr	r2, [r3, #8]
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f042 0201 	orr.w	r2, r2, #1
 8003532:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8003534:	f7fe fcba 	bl	8001eac <HAL_GetTick>
 8003538:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800353a:	e01b      	b.n	8003574 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800353c:	f7fe fcb6 	bl	8001eac <HAL_GetTick>
 8003540:	4602      	mov	r2, r0
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	1ad3      	subs	r3, r2, r3
 8003546:	2b02      	cmp	r3, #2
 8003548:	d914      	bls.n	8003574 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f003 0301 	and.w	r3, r3, #1
 8003554:	2b01      	cmp	r3, #1
 8003556:	d00d      	beq.n	8003574 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800355c:	f043 0210 	orr.w	r2, r3, #16
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003568:	f043 0201 	orr.w	r2, r3, #1
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8003570:	2301      	movs	r3, #1
 8003572:	e007      	b.n	8003584 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f003 0301 	and.w	r3, r3, #1
 800357e:	2b01      	cmp	r3, #1
 8003580:	d1dc      	bne.n	800353c <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003582:	2300      	movs	r3, #0
}
 8003584:	4618      	mov	r0, r3
 8003586:	3710      	adds	r7, #16
 8003588:	46bd      	mov	sp, r7
 800358a:	bd80      	pop	{r7, pc}
 800358c:	8000003f 	.word	0x8000003f

08003590 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	b084      	sub	sp, #16
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003598:	2300      	movs	r3, #0
 800359a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	689b      	ldr	r3, [r3, #8]
 80035a2:	f003 0303 	and.w	r3, r3, #3
 80035a6:	2b01      	cmp	r3, #1
 80035a8:	d108      	bne.n	80035bc <ADC_Disable+0x2c>
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f003 0301 	and.w	r3, r3, #1
 80035b4:	2b01      	cmp	r3, #1
 80035b6:	d101      	bne.n	80035bc <ADC_Disable+0x2c>
 80035b8:	2301      	movs	r3, #1
 80035ba:	e000      	b.n	80035be <ADC_Disable+0x2e>
 80035bc:	2300      	movs	r3, #0
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d047      	beq.n	8003652 <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	689b      	ldr	r3, [r3, #8]
 80035c8:	f003 030d 	and.w	r3, r3, #13
 80035cc:	2b01      	cmp	r3, #1
 80035ce:	d10f      	bne.n	80035f0 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	689a      	ldr	r2, [r3, #8]
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f042 0202 	orr.w	r2, r2, #2
 80035de:	609a      	str	r2, [r3, #8]
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	2203      	movs	r2, #3
 80035e6:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 80035e8:	f7fe fc60 	bl	8001eac <HAL_GetTick>
 80035ec:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80035ee:	e029      	b.n	8003644 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035f4:	f043 0210 	orr.w	r2, r3, #16
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003600:	f043 0201 	orr.w	r2, r3, #1
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8003608:	2301      	movs	r3, #1
 800360a:	e023      	b.n	8003654 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800360c:	f7fe fc4e 	bl	8001eac <HAL_GetTick>
 8003610:	4602      	mov	r2, r0
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	1ad3      	subs	r3, r2, r3
 8003616:	2b02      	cmp	r3, #2
 8003618:	d914      	bls.n	8003644 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	689b      	ldr	r3, [r3, #8]
 8003620:	f003 0301 	and.w	r3, r3, #1
 8003624:	2b01      	cmp	r3, #1
 8003626:	d10d      	bne.n	8003644 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800362c:	f043 0210 	orr.w	r2, r3, #16
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003638:	f043 0201 	orr.w	r2, r3, #1
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8003640:	2301      	movs	r3, #1
 8003642:	e007      	b.n	8003654 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	689b      	ldr	r3, [r3, #8]
 800364a:	f003 0301 	and.w	r3, r3, #1
 800364e:	2b01      	cmp	r3, #1
 8003650:	d0dc      	beq.n	800360c <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003652:	2300      	movs	r3, #0
}
 8003654:	4618      	mov	r0, r3
 8003656:	3710      	adds	r7, #16
 8003658:	46bd      	mov	sp, r7
 800365a:	bd80      	pop	{r7, pc}

0800365c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800365c:	b580      	push	{r7, lr}
 800365e:	b084      	sub	sp, #16
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2b00      	cmp	r3, #0
 8003668:	d101      	bne.n	800366e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800366a:	2301      	movs	r3, #1
 800366c:	e0ed      	b.n	800384a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003674:	b2db      	uxtb	r3, r3
 8003676:	2b00      	cmp	r3, #0
 8003678:	d102      	bne.n	8003680 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800367a:	6878      	ldr	r0, [r7, #4]
 800367c:	f7fe f958 	bl	8001930 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	681a      	ldr	r2, [r3, #0]
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f042 0201 	orr.w	r2, r2, #1
 800368e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003690:	f7fe fc0c 	bl	8001eac <HAL_GetTick>
 8003694:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003696:	e012      	b.n	80036be <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003698:	f7fe fc08 	bl	8001eac <HAL_GetTick>
 800369c:	4602      	mov	r2, r0
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	1ad3      	subs	r3, r2, r3
 80036a2:	2b0a      	cmp	r3, #10
 80036a4:	d90b      	bls.n	80036be <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036aa:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2205      	movs	r2, #5
 80036b6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80036ba:	2301      	movs	r3, #1
 80036bc:	e0c5      	b.n	800384a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	f003 0301 	and.w	r3, r3, #1
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d0e5      	beq.n	8003698 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	681a      	ldr	r2, [r3, #0]
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f022 0202 	bic.w	r2, r2, #2
 80036da:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80036dc:	f7fe fbe6 	bl	8001eac <HAL_GetTick>
 80036e0:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80036e2:	e012      	b.n	800370a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80036e4:	f7fe fbe2 	bl	8001eac <HAL_GetTick>
 80036e8:	4602      	mov	r2, r0
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	1ad3      	subs	r3, r2, r3
 80036ee:	2b0a      	cmp	r3, #10
 80036f0:	d90b      	bls.n	800370a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036f6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	2205      	movs	r2, #5
 8003702:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003706:	2301      	movs	r3, #1
 8003708:	e09f      	b.n	800384a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	685b      	ldr	r3, [r3, #4]
 8003710:	f003 0302 	and.w	r3, r3, #2
 8003714:	2b00      	cmp	r3, #0
 8003716:	d1e5      	bne.n	80036e4 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	7e1b      	ldrb	r3, [r3, #24]
 800371c:	2b01      	cmp	r3, #1
 800371e:	d108      	bne.n	8003732 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	681a      	ldr	r2, [r3, #0]
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800372e:	601a      	str	r2, [r3, #0]
 8003730:	e007      	b.n	8003742 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	681a      	ldr	r2, [r3, #0]
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003740:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	7e5b      	ldrb	r3, [r3, #25]
 8003746:	2b01      	cmp	r3, #1
 8003748:	d108      	bne.n	800375c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	681a      	ldr	r2, [r3, #0]
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003758:	601a      	str	r2, [r3, #0]
 800375a:	e007      	b.n	800376c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	681a      	ldr	r2, [r3, #0]
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800376a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	7e9b      	ldrb	r3, [r3, #26]
 8003770:	2b01      	cmp	r3, #1
 8003772:	d108      	bne.n	8003786 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	681a      	ldr	r2, [r3, #0]
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f042 0220 	orr.w	r2, r2, #32
 8003782:	601a      	str	r2, [r3, #0]
 8003784:	e007      	b.n	8003796 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	681a      	ldr	r2, [r3, #0]
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f022 0220 	bic.w	r2, r2, #32
 8003794:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	7edb      	ldrb	r3, [r3, #27]
 800379a:	2b01      	cmp	r3, #1
 800379c:	d108      	bne.n	80037b0 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	681a      	ldr	r2, [r3, #0]
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f022 0210 	bic.w	r2, r2, #16
 80037ac:	601a      	str	r2, [r3, #0]
 80037ae:	e007      	b.n	80037c0 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	681a      	ldr	r2, [r3, #0]
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f042 0210 	orr.w	r2, r2, #16
 80037be:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	7f1b      	ldrb	r3, [r3, #28]
 80037c4:	2b01      	cmp	r3, #1
 80037c6:	d108      	bne.n	80037da <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	681a      	ldr	r2, [r3, #0]
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f042 0208 	orr.w	r2, r2, #8
 80037d6:	601a      	str	r2, [r3, #0]
 80037d8:	e007      	b.n	80037ea <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	681a      	ldr	r2, [r3, #0]
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f022 0208 	bic.w	r2, r2, #8
 80037e8:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	7f5b      	ldrb	r3, [r3, #29]
 80037ee:	2b01      	cmp	r3, #1
 80037f0:	d108      	bne.n	8003804 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	681a      	ldr	r2, [r3, #0]
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f042 0204 	orr.w	r2, r2, #4
 8003800:	601a      	str	r2, [r3, #0]
 8003802:	e007      	b.n	8003814 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	681a      	ldr	r2, [r3, #0]
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f022 0204 	bic.w	r2, r2, #4
 8003812:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	689a      	ldr	r2, [r3, #8]
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	68db      	ldr	r3, [r3, #12]
 800381c:	431a      	orrs	r2, r3
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	691b      	ldr	r3, [r3, #16]
 8003822:	431a      	orrs	r2, r3
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	695b      	ldr	r3, [r3, #20]
 8003828:	ea42 0103 	orr.w	r1, r2, r3
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	685b      	ldr	r3, [r3, #4]
 8003830:	1e5a      	subs	r2, r3, #1
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	430a      	orrs	r2, r1
 8003838:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	2200      	movs	r2, #0
 800383e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2201      	movs	r2, #1
 8003844:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003848:	2300      	movs	r3, #0
}
 800384a:	4618      	mov	r0, r3
 800384c:	3710      	adds	r7, #16
 800384e:	46bd      	mov	sp, r7
 8003850:	bd80      	pop	{r7, pc}

08003852 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8003852:	b480      	push	{r7}
 8003854:	b087      	sub	sp, #28
 8003856:	af00      	add	r7, sp, #0
 8003858:	6078      	str	r0, [r7, #4]
 800385a:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003868:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 800386a:	7cfb      	ldrb	r3, [r7, #19]
 800386c:	2b01      	cmp	r3, #1
 800386e:	d003      	beq.n	8003878 <HAL_CAN_ConfigFilter+0x26>
 8003870:	7cfb      	ldrb	r3, [r7, #19]
 8003872:	2b02      	cmp	r3, #2
 8003874:	f040 80aa 	bne.w	80039cc <HAL_CAN_ConfigFilter+0x17a>

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003878:	697b      	ldr	r3, [r7, #20]
 800387a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800387e:	f043 0201 	orr.w	r2, r3, #1
 8003882:	697b      	ldr	r3, [r7, #20]
 8003884:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8003888:	683b      	ldr	r3, [r7, #0]
 800388a:	695b      	ldr	r3, [r3, #20]
 800388c:	f003 031f 	and.w	r3, r3, #31
 8003890:	2201      	movs	r2, #1
 8003892:	fa02 f303 	lsl.w	r3, r2, r3
 8003896:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8003898:	697b      	ldr	r3, [r7, #20]
 800389a:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	43db      	mvns	r3, r3
 80038a2:	401a      	ands	r2, r3
 80038a4:	697b      	ldr	r3, [r7, #20]
 80038a6:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80038aa:	683b      	ldr	r3, [r7, #0]
 80038ac:	69db      	ldr	r3, [r3, #28]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d123      	bne.n	80038fa <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80038b2:	697b      	ldr	r3, [r7, #20]
 80038b4:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	43db      	mvns	r3, r3
 80038bc:	401a      	ands	r2, r3
 80038be:	697b      	ldr	r3, [r7, #20]
 80038c0:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	68db      	ldr	r3, [r3, #12]
 80038c8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	685b      	ldr	r3, [r3, #4]
 80038ce:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80038d0:	683a      	ldr	r2, [r7, #0]
 80038d2:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80038d4:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80038d6:	697b      	ldr	r3, [r7, #20]
 80038d8:	3248      	adds	r2, #72	; 0x48
 80038da:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80038de:	683b      	ldr	r3, [r7, #0]
 80038e0:	689b      	ldr	r3, [r3, #8]
 80038e2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80038e4:	683b      	ldr	r3, [r7, #0]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80038ea:	683b      	ldr	r3, [r7, #0]
 80038ec:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80038ee:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80038f0:	6979      	ldr	r1, [r7, #20]
 80038f2:	3348      	adds	r3, #72	; 0x48
 80038f4:	00db      	lsls	r3, r3, #3
 80038f6:	440b      	add	r3, r1
 80038f8:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80038fa:	683b      	ldr	r3, [r7, #0]
 80038fc:	69db      	ldr	r3, [r3, #28]
 80038fe:	2b01      	cmp	r3, #1
 8003900:	d122      	bne.n	8003948 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8003902:	697b      	ldr	r3, [r7, #20]
 8003904:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	431a      	orrs	r2, r3
 800390c:	697b      	ldr	r3, [r7, #20]
 800390e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003912:	683b      	ldr	r3, [r7, #0]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003918:	683b      	ldr	r3, [r7, #0]
 800391a:	685b      	ldr	r3, [r3, #4]
 800391c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800391e:	683a      	ldr	r2, [r7, #0]
 8003920:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003922:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003924:	697b      	ldr	r3, [r7, #20]
 8003926:	3248      	adds	r2, #72	; 0x48
 8003928:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800392c:	683b      	ldr	r3, [r7, #0]
 800392e:	689b      	ldr	r3, [r3, #8]
 8003930:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8003932:	683b      	ldr	r3, [r7, #0]
 8003934:	68db      	ldr	r3, [r3, #12]
 8003936:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003938:	683b      	ldr	r3, [r7, #0]
 800393a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800393c:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800393e:	6979      	ldr	r1, [r7, #20]
 8003940:	3348      	adds	r3, #72	; 0x48
 8003942:	00db      	lsls	r3, r3, #3
 8003944:	440b      	add	r3, r1
 8003946:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8003948:	683b      	ldr	r3, [r7, #0]
 800394a:	699b      	ldr	r3, [r3, #24]
 800394c:	2b00      	cmp	r3, #0
 800394e:	d109      	bne.n	8003964 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8003950:	697b      	ldr	r3, [r7, #20]
 8003952:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	43db      	mvns	r3, r3
 800395a:	401a      	ands	r2, r3
 800395c:	697b      	ldr	r3, [r7, #20]
 800395e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8003962:	e007      	b.n	8003974 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8003964:	697b      	ldr	r3, [r7, #20]
 8003966:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	431a      	orrs	r2, r3
 800396e:	697b      	ldr	r3, [r7, #20]
 8003970:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8003974:	683b      	ldr	r3, [r7, #0]
 8003976:	691b      	ldr	r3, [r3, #16]
 8003978:	2b00      	cmp	r3, #0
 800397a:	d109      	bne.n	8003990 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800397c:	697b      	ldr	r3, [r7, #20]
 800397e:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	43db      	mvns	r3, r3
 8003986:	401a      	ands	r2, r3
 8003988:	697b      	ldr	r3, [r7, #20]
 800398a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 800398e:	e007      	b.n	80039a0 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8003990:	697b      	ldr	r3, [r7, #20]
 8003992:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	431a      	orrs	r2, r3
 800399a:	697b      	ldr	r3, [r7, #20]
 800399c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	6a1b      	ldr	r3, [r3, #32]
 80039a4:	2b01      	cmp	r3, #1
 80039a6:	d107      	bne.n	80039b8 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80039a8:	697b      	ldr	r3, [r7, #20]
 80039aa:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	431a      	orrs	r2, r3
 80039b2:	697b      	ldr	r3, [r7, #20]
 80039b4:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80039b8:	697b      	ldr	r3, [r7, #20]
 80039ba:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80039be:	f023 0201 	bic.w	r2, r3, #1
 80039c2:	697b      	ldr	r3, [r7, #20]
 80039c4:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 80039c8:	2300      	movs	r3, #0
 80039ca:	e006      	b.n	80039da <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039d0:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80039d8:	2301      	movs	r3, #1
  }
}
 80039da:	4618      	mov	r0, r3
 80039dc:	371c      	adds	r7, #28
 80039de:	46bd      	mov	sp, r7
 80039e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e4:	4770      	bx	lr

080039e6 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80039e6:	b580      	push	{r7, lr}
 80039e8:	b084      	sub	sp, #16
 80039ea:	af00      	add	r7, sp, #0
 80039ec:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80039f4:	b2db      	uxtb	r3, r3
 80039f6:	2b01      	cmp	r3, #1
 80039f8:	d12e      	bne.n	8003a58 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	2202      	movs	r2, #2
 80039fe:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	681a      	ldr	r2, [r3, #0]
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f022 0201 	bic.w	r2, r2, #1
 8003a10:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003a12:	f7fe fa4b 	bl	8001eac <HAL_GetTick>
 8003a16:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003a18:	e012      	b.n	8003a40 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003a1a:	f7fe fa47 	bl	8001eac <HAL_GetTick>
 8003a1e:	4602      	mov	r2, r0
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	1ad3      	subs	r3, r2, r3
 8003a24:	2b0a      	cmp	r3, #10
 8003a26:	d90b      	bls.n	8003a40 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a2c:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	2205      	movs	r2, #5
 8003a38:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8003a3c:	2301      	movs	r3, #1
 8003a3e:	e012      	b.n	8003a66 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	685b      	ldr	r3, [r3, #4]
 8003a46:	f003 0301 	and.w	r3, r3, #1
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d1e5      	bne.n	8003a1a <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	2200      	movs	r2, #0
 8003a52:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8003a54:	2300      	movs	r3, #0
 8003a56:	e006      	b.n	8003a66 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a5c:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003a64:	2301      	movs	r3, #1
  }
}
 8003a66:	4618      	mov	r0, r3
 8003a68:	3710      	adds	r7, #16
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	bd80      	pop	{r7, pc}

08003a6e <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8003a6e:	b480      	push	{r7}
 8003a70:	b089      	sub	sp, #36	; 0x24
 8003a72:	af00      	add	r7, sp, #0
 8003a74:	60f8      	str	r0, [r7, #12]
 8003a76:	60b9      	str	r1, [r7, #8]
 8003a78:	607a      	str	r2, [r7, #4]
 8003a7a:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003a82:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	689b      	ldr	r3, [r3, #8]
 8003a8a:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8003a8c:	7ffb      	ldrb	r3, [r7, #31]
 8003a8e:	2b01      	cmp	r3, #1
 8003a90:	d003      	beq.n	8003a9a <HAL_CAN_AddTxMessage+0x2c>
 8003a92:	7ffb      	ldrb	r3, [r7, #31]
 8003a94:	2b02      	cmp	r3, #2
 8003a96:	f040 80ad 	bne.w	8003bf4 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003a9a:	69bb      	ldr	r3, [r7, #24]
 8003a9c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d10a      	bne.n	8003aba <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003aa4:	69bb      	ldr	r3, [r7, #24]
 8003aa6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d105      	bne.n	8003aba <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8003aae:	69bb      	ldr	r3, [r7, #24]
 8003ab0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	f000 8095 	beq.w	8003be4 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8003aba:	69bb      	ldr	r3, [r7, #24]
 8003abc:	0e1b      	lsrs	r3, r3, #24
 8003abe:	f003 0303 	and.w	r3, r3, #3
 8003ac2:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8003ac4:	2201      	movs	r2, #1
 8003ac6:	697b      	ldr	r3, [r7, #20]
 8003ac8:	409a      	lsls	r2, r3
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8003ace:	68bb      	ldr	r3, [r7, #8]
 8003ad0:	689b      	ldr	r3, [r3, #8]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d10d      	bne.n	8003af2 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003ad6:	68bb      	ldr	r3, [r7, #8]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8003adc:	68bb      	ldr	r3, [r7, #8]
 8003ade:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003ae0:	68f9      	ldr	r1, [r7, #12]
 8003ae2:	6809      	ldr	r1, [r1, #0]
 8003ae4:	431a      	orrs	r2, r3
 8003ae6:	697b      	ldr	r3, [r7, #20]
 8003ae8:	3318      	adds	r3, #24
 8003aea:	011b      	lsls	r3, r3, #4
 8003aec:	440b      	add	r3, r1
 8003aee:	601a      	str	r2, [r3, #0]
 8003af0:	e00f      	b.n	8003b12 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003af2:	68bb      	ldr	r3, [r7, #8]
 8003af4:	685b      	ldr	r3, [r3, #4]
 8003af6:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8003af8:	68bb      	ldr	r3, [r7, #8]
 8003afa:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003afc:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8003afe:	68bb      	ldr	r3, [r7, #8]
 8003b00:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003b02:	68f9      	ldr	r1, [r7, #12]
 8003b04:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8003b06:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003b08:	697b      	ldr	r3, [r7, #20]
 8003b0a:	3318      	adds	r3, #24
 8003b0c:	011b      	lsls	r3, r3, #4
 8003b0e:	440b      	add	r3, r1
 8003b10:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	6819      	ldr	r1, [r3, #0]
 8003b16:	68bb      	ldr	r3, [r7, #8]
 8003b18:	691a      	ldr	r2, [r3, #16]
 8003b1a:	697b      	ldr	r3, [r7, #20]
 8003b1c:	3318      	adds	r3, #24
 8003b1e:	011b      	lsls	r3, r3, #4
 8003b20:	440b      	add	r3, r1
 8003b22:	3304      	adds	r3, #4
 8003b24:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8003b26:	68bb      	ldr	r3, [r7, #8]
 8003b28:	7d1b      	ldrb	r3, [r3, #20]
 8003b2a:	2b01      	cmp	r3, #1
 8003b2c:	d111      	bne.n	8003b52 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	681a      	ldr	r2, [r3, #0]
 8003b32:	697b      	ldr	r3, [r7, #20]
 8003b34:	3318      	adds	r3, #24
 8003b36:	011b      	lsls	r3, r3, #4
 8003b38:	4413      	add	r3, r2
 8003b3a:	3304      	adds	r3, #4
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	68fa      	ldr	r2, [r7, #12]
 8003b40:	6811      	ldr	r1, [r2, #0]
 8003b42:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003b46:	697b      	ldr	r3, [r7, #20]
 8003b48:	3318      	adds	r3, #24
 8003b4a:	011b      	lsls	r3, r3, #4
 8003b4c:	440b      	add	r3, r1
 8003b4e:	3304      	adds	r3, #4
 8003b50:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	3307      	adds	r3, #7
 8003b56:	781b      	ldrb	r3, [r3, #0]
 8003b58:	061a      	lsls	r2, r3, #24
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	3306      	adds	r3, #6
 8003b5e:	781b      	ldrb	r3, [r3, #0]
 8003b60:	041b      	lsls	r3, r3, #16
 8003b62:	431a      	orrs	r2, r3
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	3305      	adds	r3, #5
 8003b68:	781b      	ldrb	r3, [r3, #0]
 8003b6a:	021b      	lsls	r3, r3, #8
 8003b6c:	4313      	orrs	r3, r2
 8003b6e:	687a      	ldr	r2, [r7, #4]
 8003b70:	3204      	adds	r2, #4
 8003b72:	7812      	ldrb	r2, [r2, #0]
 8003b74:	4610      	mov	r0, r2
 8003b76:	68fa      	ldr	r2, [r7, #12]
 8003b78:	6811      	ldr	r1, [r2, #0]
 8003b7a:	ea43 0200 	orr.w	r2, r3, r0
 8003b7e:	697b      	ldr	r3, [r7, #20]
 8003b80:	011b      	lsls	r3, r3, #4
 8003b82:	440b      	add	r3, r1
 8003b84:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8003b88:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	3303      	adds	r3, #3
 8003b8e:	781b      	ldrb	r3, [r3, #0]
 8003b90:	061a      	lsls	r2, r3, #24
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	3302      	adds	r3, #2
 8003b96:	781b      	ldrb	r3, [r3, #0]
 8003b98:	041b      	lsls	r3, r3, #16
 8003b9a:	431a      	orrs	r2, r3
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	3301      	adds	r3, #1
 8003ba0:	781b      	ldrb	r3, [r3, #0]
 8003ba2:	021b      	lsls	r3, r3, #8
 8003ba4:	4313      	orrs	r3, r2
 8003ba6:	687a      	ldr	r2, [r7, #4]
 8003ba8:	7812      	ldrb	r2, [r2, #0]
 8003baa:	4610      	mov	r0, r2
 8003bac:	68fa      	ldr	r2, [r7, #12]
 8003bae:	6811      	ldr	r1, [r2, #0]
 8003bb0:	ea43 0200 	orr.w	r2, r3, r0
 8003bb4:	697b      	ldr	r3, [r7, #20]
 8003bb6:	011b      	lsls	r3, r3, #4
 8003bb8:	440b      	add	r3, r1
 8003bba:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8003bbe:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	681a      	ldr	r2, [r3, #0]
 8003bc4:	697b      	ldr	r3, [r7, #20]
 8003bc6:	3318      	adds	r3, #24
 8003bc8:	011b      	lsls	r3, r3, #4
 8003bca:	4413      	add	r3, r2
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	68fa      	ldr	r2, [r7, #12]
 8003bd0:	6811      	ldr	r1, [r2, #0]
 8003bd2:	f043 0201 	orr.w	r2, r3, #1
 8003bd6:	697b      	ldr	r3, [r7, #20]
 8003bd8:	3318      	adds	r3, #24
 8003bda:	011b      	lsls	r3, r3, #4
 8003bdc:	440b      	add	r3, r1
 8003bde:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8003be0:	2300      	movs	r3, #0
 8003be2:	e00e      	b.n	8003c02 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003be8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8003bf0:	2301      	movs	r3, #1
 8003bf2:	e006      	b.n	8003c02 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bf8:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003c00:	2301      	movs	r3, #1
  }
}
 8003c02:	4618      	mov	r0, r3
 8003c04:	3724      	adds	r7, #36	; 0x24
 8003c06:	46bd      	mov	sp, r7
 8003c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0c:	4770      	bx	lr

08003c0e <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8003c0e:	b480      	push	{r7}
 8003c10:	b087      	sub	sp, #28
 8003c12:	af00      	add	r7, sp, #0
 8003c14:	60f8      	str	r0, [r7, #12]
 8003c16:	60b9      	str	r1, [r7, #8]
 8003c18:	607a      	str	r2, [r7, #4]
 8003c1a:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003c22:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8003c24:	7dfb      	ldrb	r3, [r7, #23]
 8003c26:	2b01      	cmp	r3, #1
 8003c28:	d003      	beq.n	8003c32 <HAL_CAN_GetRxMessage+0x24>
 8003c2a:	7dfb      	ldrb	r3, [r7, #23]
 8003c2c:	2b02      	cmp	r3, #2
 8003c2e:	f040 8103 	bne.w	8003e38 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003c32:	68bb      	ldr	r3, [r7, #8]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d10e      	bne.n	8003c56 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	68db      	ldr	r3, [r3, #12]
 8003c3e:	f003 0303 	and.w	r3, r3, #3
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d116      	bne.n	8003c74 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c4a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003c52:	2301      	movs	r3, #1
 8003c54:	e0f7      	b.n	8003e46 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	691b      	ldr	r3, [r3, #16]
 8003c5c:	f003 0303 	and.w	r3, r3, #3
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d107      	bne.n	8003c74 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c68:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003c70:	2301      	movs	r3, #1
 8003c72:	e0e8      	b.n	8003e46 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	681a      	ldr	r2, [r3, #0]
 8003c78:	68bb      	ldr	r3, [r7, #8]
 8003c7a:	331b      	adds	r3, #27
 8003c7c:	011b      	lsls	r3, r3, #4
 8003c7e:	4413      	add	r3, r2
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f003 0204 	and.w	r2, r3, #4
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	689b      	ldr	r3, [r3, #8]
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d10c      	bne.n	8003cac <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	681a      	ldr	r2, [r3, #0]
 8003c96:	68bb      	ldr	r3, [r7, #8]
 8003c98:	331b      	adds	r3, #27
 8003c9a:	011b      	lsls	r3, r3, #4
 8003c9c:	4413      	add	r3, r2
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	0d5b      	lsrs	r3, r3, #21
 8003ca2:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	601a      	str	r2, [r3, #0]
 8003caa:	e00b      	b.n	8003cc4 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	681a      	ldr	r2, [r3, #0]
 8003cb0:	68bb      	ldr	r3, [r7, #8]
 8003cb2:	331b      	adds	r3, #27
 8003cb4:	011b      	lsls	r3, r3, #4
 8003cb6:	4413      	add	r3, r2
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	08db      	lsrs	r3, r3, #3
 8003cbc:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	681a      	ldr	r2, [r3, #0]
 8003cc8:	68bb      	ldr	r3, [r7, #8]
 8003cca:	331b      	adds	r3, #27
 8003ccc:	011b      	lsls	r3, r3, #4
 8003cce:	4413      	add	r3, r2
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f003 0202 	and.w	r2, r3, #2
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681a      	ldr	r2, [r3, #0]
 8003cde:	68bb      	ldr	r3, [r7, #8]
 8003ce0:	331b      	adds	r3, #27
 8003ce2:	011b      	lsls	r3, r3, #4
 8003ce4:	4413      	add	r3, r2
 8003ce6:	3304      	adds	r3, #4
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f003 0308 	and.w	r3, r3, #8
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d003      	beq.n	8003cfa <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	2208      	movs	r2, #8
 8003cf6:	611a      	str	r2, [r3, #16]
 8003cf8:	e00b      	b.n	8003d12 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681a      	ldr	r2, [r3, #0]
 8003cfe:	68bb      	ldr	r3, [r7, #8]
 8003d00:	331b      	adds	r3, #27
 8003d02:	011b      	lsls	r3, r3, #4
 8003d04:	4413      	add	r3, r2
 8003d06:	3304      	adds	r3, #4
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f003 020f 	and.w	r2, r3, #15
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	681a      	ldr	r2, [r3, #0]
 8003d16:	68bb      	ldr	r3, [r7, #8]
 8003d18:	331b      	adds	r3, #27
 8003d1a:	011b      	lsls	r3, r3, #4
 8003d1c:	4413      	add	r3, r2
 8003d1e:	3304      	adds	r3, #4
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	0a1b      	lsrs	r3, r3, #8
 8003d24:	b2da      	uxtb	r2, r3
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	681a      	ldr	r2, [r3, #0]
 8003d2e:	68bb      	ldr	r3, [r7, #8]
 8003d30:	331b      	adds	r3, #27
 8003d32:	011b      	lsls	r3, r3, #4
 8003d34:	4413      	add	r3, r2
 8003d36:	3304      	adds	r3, #4
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	0c1b      	lsrs	r3, r3, #16
 8003d3c:	b29a      	uxth	r2, r3
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	681a      	ldr	r2, [r3, #0]
 8003d46:	68bb      	ldr	r3, [r7, #8]
 8003d48:	011b      	lsls	r3, r3, #4
 8003d4a:	4413      	add	r3, r2
 8003d4c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	b2da      	uxtb	r2, r3
 8003d54:	683b      	ldr	r3, [r7, #0]
 8003d56:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	681a      	ldr	r2, [r3, #0]
 8003d5c:	68bb      	ldr	r3, [r7, #8]
 8003d5e:	011b      	lsls	r3, r3, #4
 8003d60:	4413      	add	r3, r2
 8003d62:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	0a1a      	lsrs	r2, r3, #8
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	3301      	adds	r3, #1
 8003d6e:	b2d2      	uxtb	r2, r2
 8003d70:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	681a      	ldr	r2, [r3, #0]
 8003d76:	68bb      	ldr	r3, [r7, #8]
 8003d78:	011b      	lsls	r3, r3, #4
 8003d7a:	4413      	add	r3, r2
 8003d7c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	0c1a      	lsrs	r2, r3, #16
 8003d84:	683b      	ldr	r3, [r7, #0]
 8003d86:	3302      	adds	r3, #2
 8003d88:	b2d2      	uxtb	r2, r2
 8003d8a:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	681a      	ldr	r2, [r3, #0]
 8003d90:	68bb      	ldr	r3, [r7, #8]
 8003d92:	011b      	lsls	r3, r3, #4
 8003d94:	4413      	add	r3, r2
 8003d96:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	0e1a      	lsrs	r2, r3, #24
 8003d9e:	683b      	ldr	r3, [r7, #0]
 8003da0:	3303      	adds	r3, #3
 8003da2:	b2d2      	uxtb	r2, r2
 8003da4:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	681a      	ldr	r2, [r3, #0]
 8003daa:	68bb      	ldr	r3, [r7, #8]
 8003dac:	011b      	lsls	r3, r3, #4
 8003dae:	4413      	add	r3, r2
 8003db0:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003db4:	681a      	ldr	r2, [r3, #0]
 8003db6:	683b      	ldr	r3, [r7, #0]
 8003db8:	3304      	adds	r3, #4
 8003dba:	b2d2      	uxtb	r2, r2
 8003dbc:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	681a      	ldr	r2, [r3, #0]
 8003dc2:	68bb      	ldr	r3, [r7, #8]
 8003dc4:	011b      	lsls	r3, r3, #4
 8003dc6:	4413      	add	r3, r2
 8003dc8:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	0a1a      	lsrs	r2, r3, #8
 8003dd0:	683b      	ldr	r3, [r7, #0]
 8003dd2:	3305      	adds	r3, #5
 8003dd4:	b2d2      	uxtb	r2, r2
 8003dd6:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	681a      	ldr	r2, [r3, #0]
 8003ddc:	68bb      	ldr	r3, [r7, #8]
 8003dde:	011b      	lsls	r3, r3, #4
 8003de0:	4413      	add	r3, r2
 8003de2:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	0c1a      	lsrs	r2, r3, #16
 8003dea:	683b      	ldr	r3, [r7, #0]
 8003dec:	3306      	adds	r3, #6
 8003dee:	b2d2      	uxtb	r2, r2
 8003df0:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	681a      	ldr	r2, [r3, #0]
 8003df6:	68bb      	ldr	r3, [r7, #8]
 8003df8:	011b      	lsls	r3, r3, #4
 8003dfa:	4413      	add	r3, r2
 8003dfc:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	0e1a      	lsrs	r2, r3, #24
 8003e04:	683b      	ldr	r3, [r7, #0]
 8003e06:	3307      	adds	r3, #7
 8003e08:	b2d2      	uxtb	r2, r2
 8003e0a:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003e0c:	68bb      	ldr	r3, [r7, #8]
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d108      	bne.n	8003e24 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	68da      	ldr	r2, [r3, #12]
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f042 0220 	orr.w	r2, r2, #32
 8003e20:	60da      	str	r2, [r3, #12]
 8003e22:	e007      	b.n	8003e34 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	691a      	ldr	r2, [r3, #16]
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f042 0220 	orr.w	r2, r2, #32
 8003e32:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8003e34:	2300      	movs	r3, #0
 8003e36:	e006      	b.n	8003e46 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e3c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003e44:	2301      	movs	r3, #1
  }
}
 8003e46:	4618      	mov	r0, r3
 8003e48:	371c      	adds	r7, #28
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e50:	4770      	bx	lr

08003e52 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8003e52:	b480      	push	{r7}
 8003e54:	b085      	sub	sp, #20
 8003e56:	af00      	add	r7, sp, #0
 8003e58:	6078      	str	r0, [r7, #4]
 8003e5a:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003e62:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8003e64:	7bfb      	ldrb	r3, [r7, #15]
 8003e66:	2b01      	cmp	r3, #1
 8003e68:	d002      	beq.n	8003e70 <HAL_CAN_ActivateNotification+0x1e>
 8003e6a:	7bfb      	ldrb	r3, [r7, #15]
 8003e6c:	2b02      	cmp	r3, #2
 8003e6e:	d109      	bne.n	8003e84 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	6959      	ldr	r1, [r3, #20]
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	683a      	ldr	r2, [r7, #0]
 8003e7c:	430a      	orrs	r2, r1
 8003e7e:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8003e80:	2300      	movs	r3, #0
 8003e82:	e006      	b.n	8003e92 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e88:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003e90:	2301      	movs	r3, #1
  }
}
 8003e92:	4618      	mov	r0, r3
 8003e94:	3714      	adds	r7, #20
 8003e96:	46bd      	mov	sp, r7
 8003e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9c:	4770      	bx	lr

08003e9e <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8003e9e:	b580      	push	{r7, lr}
 8003ea0:	b08a      	sub	sp, #40	; 0x28
 8003ea2:	af00      	add	r7, sp, #0
 8003ea4:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8003ea6:	2300      	movs	r3, #0
 8003ea8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	695b      	ldr	r3, [r3, #20]
 8003eb0:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	685b      	ldr	r3, [r3, #4]
 8003eb8:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	689b      	ldr	r3, [r3, #8]
 8003ec0:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	68db      	ldr	r3, [r3, #12]
 8003ec8:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	691b      	ldr	r3, [r3, #16]
 8003ed0:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	699b      	ldr	r3, [r3, #24]
 8003ed8:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8003eda:	6a3b      	ldr	r3, [r7, #32]
 8003edc:	f003 0301 	and.w	r3, r3, #1
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d07c      	beq.n	8003fde <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8003ee4:	69bb      	ldr	r3, [r7, #24]
 8003ee6:	f003 0301 	and.w	r3, r3, #1
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d023      	beq.n	8003f36 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	2201      	movs	r2, #1
 8003ef4:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8003ef6:	69bb      	ldr	r3, [r7, #24]
 8003ef8:	f003 0302 	and.w	r3, r3, #2
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d003      	beq.n	8003f08 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8003f00:	6878      	ldr	r0, [r7, #4]
 8003f02:	f000 f983 	bl	800420c <HAL_CAN_TxMailbox0CompleteCallback>
 8003f06:	e016      	b.n	8003f36 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8003f08:	69bb      	ldr	r3, [r7, #24]
 8003f0a:	f003 0304 	and.w	r3, r3, #4
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d004      	beq.n	8003f1c <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8003f12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f14:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003f18:	627b      	str	r3, [r7, #36]	; 0x24
 8003f1a:	e00c      	b.n	8003f36 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8003f1c:	69bb      	ldr	r3, [r7, #24]
 8003f1e:	f003 0308 	and.w	r3, r3, #8
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d004      	beq.n	8003f30 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8003f26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f28:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003f2c:	627b      	str	r3, [r7, #36]	; 0x24
 8003f2e:	e002      	b.n	8003f36 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8003f30:	6878      	ldr	r0, [r7, #4]
 8003f32:	f000 f989 	bl	8004248 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8003f36:	69bb      	ldr	r3, [r7, #24]
 8003f38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d024      	beq.n	8003f8a <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003f48:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003f4a:	69bb      	ldr	r3, [r7, #24]
 8003f4c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d003      	beq.n	8003f5c <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8003f54:	6878      	ldr	r0, [r7, #4]
 8003f56:	f000 f963 	bl	8004220 <HAL_CAN_TxMailbox1CompleteCallback>
 8003f5a:	e016      	b.n	8003f8a <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8003f5c:	69bb      	ldr	r3, [r7, #24]
 8003f5e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d004      	beq.n	8003f70 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8003f66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f68:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003f6c:	627b      	str	r3, [r7, #36]	; 0x24
 8003f6e:	e00c      	b.n	8003f8a <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8003f70:	69bb      	ldr	r3, [r7, #24]
 8003f72:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d004      	beq.n	8003f84 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8003f7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f7c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003f80:	627b      	str	r3, [r7, #36]	; 0x24
 8003f82:	e002      	b.n	8003f8a <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8003f84:	6878      	ldr	r0, [r7, #4]
 8003f86:	f000 f969 	bl	800425c <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003f8a:	69bb      	ldr	r3, [r7, #24]
 8003f8c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d024      	beq.n	8003fde <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003f9c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8003f9e:	69bb      	ldr	r3, [r7, #24]
 8003fa0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d003      	beq.n	8003fb0 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8003fa8:	6878      	ldr	r0, [r7, #4]
 8003faa:	f000 f943 	bl	8004234 <HAL_CAN_TxMailbox2CompleteCallback>
 8003fae:	e016      	b.n	8003fde <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8003fb0:	69bb      	ldr	r3, [r7, #24]
 8003fb2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d004      	beq.n	8003fc4 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8003fba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fbc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003fc0:	627b      	str	r3, [r7, #36]	; 0x24
 8003fc2:	e00c      	b.n	8003fde <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8003fc4:	69bb      	ldr	r3, [r7, #24]
 8003fc6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d004      	beq.n	8003fd8 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8003fce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fd0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003fd4:	627b      	str	r3, [r7, #36]	; 0x24
 8003fd6:	e002      	b.n	8003fde <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8003fd8:	6878      	ldr	r0, [r7, #4]
 8003fda:	f000 f949 	bl	8004270 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8003fde:	6a3b      	ldr	r3, [r7, #32]
 8003fe0:	f003 0308 	and.w	r3, r3, #8
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d00c      	beq.n	8004002 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8003fe8:	697b      	ldr	r3, [r7, #20]
 8003fea:	f003 0310 	and.w	r3, r3, #16
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d007      	beq.n	8004002 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8003ff2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ff4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003ff8:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	2210      	movs	r2, #16
 8004000:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8004002:	6a3b      	ldr	r3, [r7, #32]
 8004004:	f003 0304 	and.w	r3, r3, #4
 8004008:	2b00      	cmp	r3, #0
 800400a:	d00b      	beq.n	8004024 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800400c:	697b      	ldr	r3, [r7, #20]
 800400e:	f003 0308 	and.w	r3, r3, #8
 8004012:	2b00      	cmp	r3, #0
 8004014:	d006      	beq.n	8004024 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	2208      	movs	r2, #8
 800401c:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800401e:	6878      	ldr	r0, [r7, #4]
 8004020:	f000 f930 	bl	8004284 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8004024:	6a3b      	ldr	r3, [r7, #32]
 8004026:	f003 0302 	and.w	r3, r3, #2
 800402a:	2b00      	cmp	r3, #0
 800402c:	d009      	beq.n	8004042 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	68db      	ldr	r3, [r3, #12]
 8004034:	f003 0303 	and.w	r3, r3, #3
 8004038:	2b00      	cmp	r3, #0
 800403a:	d002      	beq.n	8004042 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800403c:	6878      	ldr	r0, [r7, #4]
 800403e:	f7fc fec7 	bl	8000dd0 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8004042:	6a3b      	ldr	r3, [r7, #32]
 8004044:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004048:	2b00      	cmp	r3, #0
 800404a:	d00c      	beq.n	8004066 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800404c:	693b      	ldr	r3, [r7, #16]
 800404e:	f003 0310 	and.w	r3, r3, #16
 8004052:	2b00      	cmp	r3, #0
 8004054:	d007      	beq.n	8004066 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8004056:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004058:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800405c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	2210      	movs	r2, #16
 8004064:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8004066:	6a3b      	ldr	r3, [r7, #32]
 8004068:	f003 0320 	and.w	r3, r3, #32
 800406c:	2b00      	cmp	r3, #0
 800406e:	d00b      	beq.n	8004088 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8004070:	693b      	ldr	r3, [r7, #16]
 8004072:	f003 0308 	and.w	r3, r3, #8
 8004076:	2b00      	cmp	r3, #0
 8004078:	d006      	beq.n	8004088 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	2208      	movs	r2, #8
 8004080:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8004082:	6878      	ldr	r0, [r7, #4]
 8004084:	f000 f912 	bl	80042ac <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8004088:	6a3b      	ldr	r3, [r7, #32]
 800408a:	f003 0310 	and.w	r3, r3, #16
 800408e:	2b00      	cmp	r3, #0
 8004090:	d009      	beq.n	80040a6 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	691b      	ldr	r3, [r3, #16]
 8004098:	f003 0303 	and.w	r3, r3, #3
 800409c:	2b00      	cmp	r3, #0
 800409e:	d002      	beq.n	80040a6 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80040a0:	6878      	ldr	r0, [r7, #4]
 80040a2:	f000 f8f9 	bl	8004298 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80040a6:	6a3b      	ldr	r3, [r7, #32]
 80040a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d00b      	beq.n	80040c8 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80040b0:	69fb      	ldr	r3, [r7, #28]
 80040b2:	f003 0310 	and.w	r3, r3, #16
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d006      	beq.n	80040c8 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	2210      	movs	r2, #16
 80040c0:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80040c2:	6878      	ldr	r0, [r7, #4]
 80040c4:	f000 f8fc 	bl	80042c0 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80040c8:	6a3b      	ldr	r3, [r7, #32]
 80040ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d00b      	beq.n	80040ea <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80040d2:	69fb      	ldr	r3, [r7, #28]
 80040d4:	f003 0308 	and.w	r3, r3, #8
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d006      	beq.n	80040ea <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	2208      	movs	r2, #8
 80040e2:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80040e4:	6878      	ldr	r0, [r7, #4]
 80040e6:	f000 f8f5 	bl	80042d4 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80040ea:	6a3b      	ldr	r3, [r7, #32]
 80040ec:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d07b      	beq.n	80041ec <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80040f4:	69fb      	ldr	r3, [r7, #28]
 80040f6:	f003 0304 	and.w	r3, r3, #4
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d072      	beq.n	80041e4 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80040fe:	6a3b      	ldr	r3, [r7, #32]
 8004100:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004104:	2b00      	cmp	r3, #0
 8004106:	d008      	beq.n	800411a <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800410e:	2b00      	cmp	r3, #0
 8004110:	d003      	beq.n	800411a <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8004112:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004114:	f043 0301 	orr.w	r3, r3, #1
 8004118:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800411a:	6a3b      	ldr	r3, [r7, #32]
 800411c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004120:	2b00      	cmp	r3, #0
 8004122:	d008      	beq.n	8004136 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800412a:	2b00      	cmp	r3, #0
 800412c:	d003      	beq.n	8004136 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800412e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004130:	f043 0302 	orr.w	r3, r3, #2
 8004134:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004136:	6a3b      	ldr	r3, [r7, #32]
 8004138:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800413c:	2b00      	cmp	r3, #0
 800413e:	d008      	beq.n	8004152 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004146:	2b00      	cmp	r3, #0
 8004148:	d003      	beq.n	8004152 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800414a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800414c:	f043 0304 	orr.w	r3, r3, #4
 8004150:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004152:	6a3b      	ldr	r3, [r7, #32]
 8004154:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004158:	2b00      	cmp	r3, #0
 800415a:	d043      	beq.n	80041e4 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004162:	2b00      	cmp	r3, #0
 8004164:	d03e      	beq.n	80041e4 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800416c:	2b60      	cmp	r3, #96	; 0x60
 800416e:	d02b      	beq.n	80041c8 <HAL_CAN_IRQHandler+0x32a>
 8004170:	2b60      	cmp	r3, #96	; 0x60
 8004172:	d82e      	bhi.n	80041d2 <HAL_CAN_IRQHandler+0x334>
 8004174:	2b50      	cmp	r3, #80	; 0x50
 8004176:	d022      	beq.n	80041be <HAL_CAN_IRQHandler+0x320>
 8004178:	2b50      	cmp	r3, #80	; 0x50
 800417a:	d82a      	bhi.n	80041d2 <HAL_CAN_IRQHandler+0x334>
 800417c:	2b40      	cmp	r3, #64	; 0x40
 800417e:	d019      	beq.n	80041b4 <HAL_CAN_IRQHandler+0x316>
 8004180:	2b40      	cmp	r3, #64	; 0x40
 8004182:	d826      	bhi.n	80041d2 <HAL_CAN_IRQHandler+0x334>
 8004184:	2b30      	cmp	r3, #48	; 0x30
 8004186:	d010      	beq.n	80041aa <HAL_CAN_IRQHandler+0x30c>
 8004188:	2b30      	cmp	r3, #48	; 0x30
 800418a:	d822      	bhi.n	80041d2 <HAL_CAN_IRQHandler+0x334>
 800418c:	2b10      	cmp	r3, #16
 800418e:	d002      	beq.n	8004196 <HAL_CAN_IRQHandler+0x2f8>
 8004190:	2b20      	cmp	r3, #32
 8004192:	d005      	beq.n	80041a0 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8004194:	e01d      	b.n	80041d2 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8004196:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004198:	f043 0308 	orr.w	r3, r3, #8
 800419c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800419e:	e019      	b.n	80041d4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80041a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041a2:	f043 0310 	orr.w	r3, r3, #16
 80041a6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80041a8:	e014      	b.n	80041d4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80041aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041ac:	f043 0320 	orr.w	r3, r3, #32
 80041b0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80041b2:	e00f      	b.n	80041d4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80041b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80041ba:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80041bc:	e00a      	b.n	80041d4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80041be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80041c4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80041c6:	e005      	b.n	80041d4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80041c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80041ce:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80041d0:	e000      	b.n	80041d4 <HAL_CAN_IRQHandler+0x336>
            break;
 80041d2:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	699a      	ldr	r2, [r3, #24]
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80041e2:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	2204      	movs	r2, #4
 80041ea:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80041ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d008      	beq.n	8004204 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80041f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041f8:	431a      	orrs	r2, r3
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80041fe:	6878      	ldr	r0, [r7, #4]
 8004200:	f000 f872 	bl	80042e8 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8004204:	bf00      	nop
 8004206:	3728      	adds	r7, #40	; 0x28
 8004208:	46bd      	mov	sp, r7
 800420a:	bd80      	pop	{r7, pc}

0800420c <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800420c:	b480      	push	{r7}
 800420e:	b083      	sub	sp, #12
 8004210:	af00      	add	r7, sp, #0
 8004212:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8004214:	bf00      	nop
 8004216:	370c      	adds	r7, #12
 8004218:	46bd      	mov	sp, r7
 800421a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421e:	4770      	bx	lr

08004220 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004220:	b480      	push	{r7}
 8004222:	b083      	sub	sp, #12
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8004228:	bf00      	nop
 800422a:	370c      	adds	r7, #12
 800422c:	46bd      	mov	sp, r7
 800422e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004232:	4770      	bx	lr

08004234 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004234:	b480      	push	{r7}
 8004236:	b083      	sub	sp, #12
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800423c:	bf00      	nop
 800423e:	370c      	adds	r7, #12
 8004240:	46bd      	mov	sp, r7
 8004242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004246:	4770      	bx	lr

08004248 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004248:	b480      	push	{r7}
 800424a:	b083      	sub	sp, #12
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8004250:	bf00      	nop
 8004252:	370c      	adds	r7, #12
 8004254:	46bd      	mov	sp, r7
 8004256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425a:	4770      	bx	lr

0800425c <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800425c:	b480      	push	{r7}
 800425e:	b083      	sub	sp, #12
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8004264:	bf00      	nop
 8004266:	370c      	adds	r7, #12
 8004268:	46bd      	mov	sp, r7
 800426a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426e:	4770      	bx	lr

08004270 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004270:	b480      	push	{r7}
 8004272:	b083      	sub	sp, #12
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8004278:	bf00      	nop
 800427a:	370c      	adds	r7, #12
 800427c:	46bd      	mov	sp, r7
 800427e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004282:	4770      	bx	lr

08004284 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8004284:	b480      	push	{r7}
 8004286:	b083      	sub	sp, #12
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800428c:	bf00      	nop
 800428e:	370c      	adds	r7, #12
 8004290:	46bd      	mov	sp, r7
 8004292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004296:	4770      	bx	lr

08004298 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8004298:	b480      	push	{r7}
 800429a:	b083      	sub	sp, #12
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80042a0:	bf00      	nop
 80042a2:	370c      	adds	r7, #12
 80042a4:	46bd      	mov	sp, r7
 80042a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042aa:	4770      	bx	lr

080042ac <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80042ac:	b480      	push	{r7}
 80042ae:	b083      	sub	sp, #12
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80042b4:	bf00      	nop
 80042b6:	370c      	adds	r7, #12
 80042b8:	46bd      	mov	sp, r7
 80042ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042be:	4770      	bx	lr

080042c0 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80042c0:	b480      	push	{r7}
 80042c2:	b083      	sub	sp, #12
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80042c8:	bf00      	nop
 80042ca:	370c      	adds	r7, #12
 80042cc:	46bd      	mov	sp, r7
 80042ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d2:	4770      	bx	lr

080042d4 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80042d4:	b480      	push	{r7}
 80042d6:	b083      	sub	sp, #12
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80042dc:	bf00      	nop
 80042de:	370c      	adds	r7, #12
 80042e0:	46bd      	mov	sp, r7
 80042e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e6:	4770      	bx	lr

080042e8 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80042e8:	b480      	push	{r7}
 80042ea:	b083      	sub	sp, #12
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80042f0:	bf00      	nop
 80042f2:	370c      	adds	r7, #12
 80042f4:	46bd      	mov	sp, r7
 80042f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042fa:	4770      	bx	lr

080042fc <__NVIC_SetPriorityGrouping>:
{
 80042fc:	b480      	push	{r7}
 80042fe:	b085      	sub	sp, #20
 8004300:	af00      	add	r7, sp, #0
 8004302:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	f003 0307 	and.w	r3, r3, #7
 800430a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800430c:	4b0c      	ldr	r3, [pc, #48]	; (8004340 <__NVIC_SetPriorityGrouping+0x44>)
 800430e:	68db      	ldr	r3, [r3, #12]
 8004310:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004312:	68ba      	ldr	r2, [r7, #8]
 8004314:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004318:	4013      	ands	r3, r2
 800431a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004320:	68bb      	ldr	r3, [r7, #8]
 8004322:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004324:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004328:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800432c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800432e:	4a04      	ldr	r2, [pc, #16]	; (8004340 <__NVIC_SetPriorityGrouping+0x44>)
 8004330:	68bb      	ldr	r3, [r7, #8]
 8004332:	60d3      	str	r3, [r2, #12]
}
 8004334:	bf00      	nop
 8004336:	3714      	adds	r7, #20
 8004338:	46bd      	mov	sp, r7
 800433a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433e:	4770      	bx	lr
 8004340:	e000ed00 	.word	0xe000ed00

08004344 <__NVIC_GetPriorityGrouping>:
{
 8004344:	b480      	push	{r7}
 8004346:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004348:	4b04      	ldr	r3, [pc, #16]	; (800435c <__NVIC_GetPriorityGrouping+0x18>)
 800434a:	68db      	ldr	r3, [r3, #12]
 800434c:	0a1b      	lsrs	r3, r3, #8
 800434e:	f003 0307 	and.w	r3, r3, #7
}
 8004352:	4618      	mov	r0, r3
 8004354:	46bd      	mov	sp, r7
 8004356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800435a:	4770      	bx	lr
 800435c:	e000ed00 	.word	0xe000ed00

08004360 <__NVIC_EnableIRQ>:
{
 8004360:	b480      	push	{r7}
 8004362:	b083      	sub	sp, #12
 8004364:	af00      	add	r7, sp, #0
 8004366:	4603      	mov	r3, r0
 8004368:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800436a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800436e:	2b00      	cmp	r3, #0
 8004370:	db0b      	blt.n	800438a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004372:	79fb      	ldrb	r3, [r7, #7]
 8004374:	f003 021f 	and.w	r2, r3, #31
 8004378:	4907      	ldr	r1, [pc, #28]	; (8004398 <__NVIC_EnableIRQ+0x38>)
 800437a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800437e:	095b      	lsrs	r3, r3, #5
 8004380:	2001      	movs	r0, #1
 8004382:	fa00 f202 	lsl.w	r2, r0, r2
 8004386:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800438a:	bf00      	nop
 800438c:	370c      	adds	r7, #12
 800438e:	46bd      	mov	sp, r7
 8004390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004394:	4770      	bx	lr
 8004396:	bf00      	nop
 8004398:	e000e100 	.word	0xe000e100

0800439c <__NVIC_SetPriority>:
{
 800439c:	b480      	push	{r7}
 800439e:	b083      	sub	sp, #12
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	4603      	mov	r3, r0
 80043a4:	6039      	str	r1, [r7, #0]
 80043a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80043a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	db0a      	blt.n	80043c6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80043b0:	683b      	ldr	r3, [r7, #0]
 80043b2:	b2da      	uxtb	r2, r3
 80043b4:	490c      	ldr	r1, [pc, #48]	; (80043e8 <__NVIC_SetPriority+0x4c>)
 80043b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043ba:	0112      	lsls	r2, r2, #4
 80043bc:	b2d2      	uxtb	r2, r2
 80043be:	440b      	add	r3, r1
 80043c0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80043c4:	e00a      	b.n	80043dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	b2da      	uxtb	r2, r3
 80043ca:	4908      	ldr	r1, [pc, #32]	; (80043ec <__NVIC_SetPriority+0x50>)
 80043cc:	79fb      	ldrb	r3, [r7, #7]
 80043ce:	f003 030f 	and.w	r3, r3, #15
 80043d2:	3b04      	subs	r3, #4
 80043d4:	0112      	lsls	r2, r2, #4
 80043d6:	b2d2      	uxtb	r2, r2
 80043d8:	440b      	add	r3, r1
 80043da:	761a      	strb	r2, [r3, #24]
}
 80043dc:	bf00      	nop
 80043de:	370c      	adds	r7, #12
 80043e0:	46bd      	mov	sp, r7
 80043e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e6:	4770      	bx	lr
 80043e8:	e000e100 	.word	0xe000e100
 80043ec:	e000ed00 	.word	0xe000ed00

080043f0 <NVIC_EncodePriority>:
{
 80043f0:	b480      	push	{r7}
 80043f2:	b089      	sub	sp, #36	; 0x24
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	60f8      	str	r0, [r7, #12]
 80043f8:	60b9      	str	r1, [r7, #8]
 80043fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	f003 0307 	and.w	r3, r3, #7
 8004402:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004404:	69fb      	ldr	r3, [r7, #28]
 8004406:	f1c3 0307 	rsb	r3, r3, #7
 800440a:	2b04      	cmp	r3, #4
 800440c:	bf28      	it	cs
 800440e:	2304      	movcs	r3, #4
 8004410:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004412:	69fb      	ldr	r3, [r7, #28]
 8004414:	3304      	adds	r3, #4
 8004416:	2b06      	cmp	r3, #6
 8004418:	d902      	bls.n	8004420 <NVIC_EncodePriority+0x30>
 800441a:	69fb      	ldr	r3, [r7, #28]
 800441c:	3b03      	subs	r3, #3
 800441e:	e000      	b.n	8004422 <NVIC_EncodePriority+0x32>
 8004420:	2300      	movs	r3, #0
 8004422:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004424:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004428:	69bb      	ldr	r3, [r7, #24]
 800442a:	fa02 f303 	lsl.w	r3, r2, r3
 800442e:	43da      	mvns	r2, r3
 8004430:	68bb      	ldr	r3, [r7, #8]
 8004432:	401a      	ands	r2, r3
 8004434:	697b      	ldr	r3, [r7, #20]
 8004436:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004438:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800443c:	697b      	ldr	r3, [r7, #20]
 800443e:	fa01 f303 	lsl.w	r3, r1, r3
 8004442:	43d9      	mvns	r1, r3
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004448:	4313      	orrs	r3, r2
}
 800444a:	4618      	mov	r0, r3
 800444c:	3724      	adds	r7, #36	; 0x24
 800444e:	46bd      	mov	sp, r7
 8004450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004454:	4770      	bx	lr
	...

08004458 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004458:	b580      	push	{r7, lr}
 800445a:	b082      	sub	sp, #8
 800445c:	af00      	add	r7, sp, #0
 800445e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	3b01      	subs	r3, #1
 8004464:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004468:	d301      	bcc.n	800446e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800446a:	2301      	movs	r3, #1
 800446c:	e00f      	b.n	800448e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800446e:	4a0a      	ldr	r2, [pc, #40]	; (8004498 <SysTick_Config+0x40>)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	3b01      	subs	r3, #1
 8004474:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004476:	210f      	movs	r1, #15
 8004478:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800447c:	f7ff ff8e 	bl	800439c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004480:	4b05      	ldr	r3, [pc, #20]	; (8004498 <SysTick_Config+0x40>)
 8004482:	2200      	movs	r2, #0
 8004484:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004486:	4b04      	ldr	r3, [pc, #16]	; (8004498 <SysTick_Config+0x40>)
 8004488:	2207      	movs	r2, #7
 800448a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800448c:	2300      	movs	r3, #0
}
 800448e:	4618      	mov	r0, r3
 8004490:	3708      	adds	r7, #8
 8004492:	46bd      	mov	sp, r7
 8004494:	bd80      	pop	{r7, pc}
 8004496:	bf00      	nop
 8004498:	e000e010 	.word	0xe000e010

0800449c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800449c:	b580      	push	{r7, lr}
 800449e:	b082      	sub	sp, #8
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80044a4:	6878      	ldr	r0, [r7, #4]
 80044a6:	f7ff ff29 	bl	80042fc <__NVIC_SetPriorityGrouping>
}
 80044aa:	bf00      	nop
 80044ac:	3708      	adds	r7, #8
 80044ae:	46bd      	mov	sp, r7
 80044b0:	bd80      	pop	{r7, pc}

080044b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80044b2:	b580      	push	{r7, lr}
 80044b4:	b086      	sub	sp, #24
 80044b6:	af00      	add	r7, sp, #0
 80044b8:	4603      	mov	r3, r0
 80044ba:	60b9      	str	r1, [r7, #8]
 80044bc:	607a      	str	r2, [r7, #4]
 80044be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80044c0:	2300      	movs	r3, #0
 80044c2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80044c4:	f7ff ff3e 	bl	8004344 <__NVIC_GetPriorityGrouping>
 80044c8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80044ca:	687a      	ldr	r2, [r7, #4]
 80044cc:	68b9      	ldr	r1, [r7, #8]
 80044ce:	6978      	ldr	r0, [r7, #20]
 80044d0:	f7ff ff8e 	bl	80043f0 <NVIC_EncodePriority>
 80044d4:	4602      	mov	r2, r0
 80044d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80044da:	4611      	mov	r1, r2
 80044dc:	4618      	mov	r0, r3
 80044de:	f7ff ff5d 	bl	800439c <__NVIC_SetPriority>
}
 80044e2:	bf00      	nop
 80044e4:	3718      	adds	r7, #24
 80044e6:	46bd      	mov	sp, r7
 80044e8:	bd80      	pop	{r7, pc}

080044ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80044ea:	b580      	push	{r7, lr}
 80044ec:	b082      	sub	sp, #8
 80044ee:	af00      	add	r7, sp, #0
 80044f0:	4603      	mov	r3, r0
 80044f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80044f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044f8:	4618      	mov	r0, r3
 80044fa:	f7ff ff31 	bl	8004360 <__NVIC_EnableIRQ>
}
 80044fe:	bf00      	nop
 8004500:	3708      	adds	r7, #8
 8004502:	46bd      	mov	sp, r7
 8004504:	bd80      	pop	{r7, pc}

08004506 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004506:	b580      	push	{r7, lr}
 8004508:	b082      	sub	sp, #8
 800450a:	af00      	add	r7, sp, #0
 800450c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800450e:	6878      	ldr	r0, [r7, #4]
 8004510:	f7ff ffa2 	bl	8004458 <SysTick_Config>
 8004514:	4603      	mov	r3, r0
}
 8004516:	4618      	mov	r0, r3
 8004518:	3708      	adds	r7, #8
 800451a:	46bd      	mov	sp, r7
 800451c:	bd80      	pop	{r7, pc}

0800451e <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 800451e:	b580      	push	{r7, lr}
 8004520:	b084      	sub	sp, #16
 8004522:	af00      	add	r7, sp, #0
 8004524:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004526:	2300      	movs	r3, #0
 8004528:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2b00      	cmp	r3, #0
 800452e:	d101      	bne.n	8004534 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8004530:	2301      	movs	r3, #1
 8004532:	e037      	b.n	80045a4 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2202      	movs	r2, #2
 8004538:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800454a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800454e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8004558:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	68db      	ldr	r3, [r3, #12]
 800455e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004564:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	695b      	ldr	r3, [r3, #20]
 800456a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004570:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	69db      	ldr	r3, [r3, #28]
 8004576:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004578:	68fa      	ldr	r2, [r7, #12]
 800457a:	4313      	orrs	r3, r2
 800457c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	68fa      	ldr	r2, [r7, #12]
 8004584:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8004586:	6878      	ldr	r0, [r7, #4]
 8004588:	f000 f940 	bl	800480c <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2200      	movs	r2, #0
 8004590:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	2201      	movs	r2, #1
 8004596:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	2200      	movs	r2, #0
 800459e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 80045a2:	2300      	movs	r3, #0
}  
 80045a4:	4618      	mov	r0, r3
 80045a6:	3710      	adds	r7, #16
 80045a8:	46bd      	mov	sp, r7
 80045aa:	bd80      	pop	{r7, pc}

080045ac <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b086      	sub	sp, #24
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	60f8      	str	r0, [r7, #12]
 80045b4:	60b9      	str	r1, [r7, #8]
 80045b6:	607a      	str	r2, [r7, #4]
 80045b8:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 80045ba:	2300      	movs	r3, #0
 80045bc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80045c4:	2b01      	cmp	r3, #1
 80045c6:	d101      	bne.n	80045cc <HAL_DMA_Start_IT+0x20>
 80045c8:	2302      	movs	r3, #2
 80045ca:	e04a      	b.n	8004662 <HAL_DMA_Start_IT+0xb6>
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	2201      	movs	r2, #1
 80045d0:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80045da:	2b01      	cmp	r3, #1
 80045dc:	d13a      	bne.n	8004654 <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	2202      	movs	r2, #2
 80045e2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	2200      	movs	r2, #0
 80045ea:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	681a      	ldr	r2, [r3, #0]
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f022 0201 	bic.w	r2, r2, #1
 80045fa:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	687a      	ldr	r2, [r7, #4]
 8004600:	68b9      	ldr	r1, [r7, #8]
 8004602:	68f8      	ldr	r0, [r7, #12]
 8004604:	f000 f8d4 	bl	80047b0 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800460c:	2b00      	cmp	r3, #0
 800460e:	d008      	beq.n	8004622 <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	681a      	ldr	r2, [r3, #0]
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f042 020e 	orr.w	r2, r2, #14
 800461e:	601a      	str	r2, [r3, #0]
 8004620:	e00f      	b.n	8004642 <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	681a      	ldr	r2, [r3, #0]
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f042 020a 	orr.w	r2, r2, #10
 8004630:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	681a      	ldr	r2, [r3, #0]
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f022 0204 	bic.w	r2, r2, #4
 8004640:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	681a      	ldr	r2, [r3, #0]
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f042 0201 	orr.w	r2, r2, #1
 8004650:	601a      	str	r2, [r3, #0]
 8004652:	e005      	b.n	8004660 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	2200      	movs	r2, #0
 8004658:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 800465c:	2302      	movs	r3, #2
 800465e:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 8004660:	7dfb      	ldrb	r3, [r7, #23]
} 
 8004662:	4618      	mov	r0, r3
 8004664:	3718      	adds	r7, #24
 8004666:	46bd      	mov	sp, r7
 8004668:	bd80      	pop	{r7, pc}

0800466a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800466a:	b580      	push	{r7, lr}
 800466c:	b084      	sub	sp, #16
 800466e:	af00      	add	r7, sp, #0
 8004670:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004686:	2204      	movs	r2, #4
 8004688:	409a      	lsls	r2, r3
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	4013      	ands	r3, r2
 800468e:	2b00      	cmp	r3, #0
 8004690:	d024      	beq.n	80046dc <HAL_DMA_IRQHandler+0x72>
 8004692:	68bb      	ldr	r3, [r7, #8]
 8004694:	f003 0304 	and.w	r3, r3, #4
 8004698:	2b00      	cmp	r3, #0
 800469a:	d01f      	beq.n	80046dc <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f003 0320 	and.w	r3, r3, #32
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d107      	bne.n	80046ba <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	681a      	ldr	r2, [r3, #0]
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f022 0204 	bic.w	r2, r2, #4
 80046b8:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046c2:	2104      	movs	r1, #4
 80046c4:	fa01 f202 	lsl.w	r2, r1, r2
 80046c8:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d06a      	beq.n	80047a8 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046d6:	6878      	ldr	r0, [r7, #4]
 80046d8:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 80046da:	e065      	b.n	80047a8 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046e0:	2202      	movs	r2, #2
 80046e2:	409a      	lsls	r2, r3
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	4013      	ands	r3, r2
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d02c      	beq.n	8004746 <HAL_DMA_IRQHandler+0xdc>
 80046ec:	68bb      	ldr	r3, [r7, #8]
 80046ee:	f003 0302 	and.w	r3, r3, #2
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d027      	beq.n	8004746 <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f003 0320 	and.w	r3, r3, #32
 8004700:	2b00      	cmp	r3, #0
 8004702:	d10b      	bne.n	800471c <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	681a      	ldr	r2, [r3, #0]
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f022 020a 	bic.w	r2, r2, #10
 8004712:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2201      	movs	r2, #1
 8004718:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004724:	2102      	movs	r1, #2
 8004726:	fa01 f202 	lsl.w	r2, r1, r2
 800472a:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2200      	movs	r2, #0
 8004730:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004738:	2b00      	cmp	r3, #0
 800473a:	d035      	beq.n	80047a8 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004740:	6878      	ldr	r0, [r7, #4]
 8004742:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8004744:	e030      	b.n	80047a8 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800474a:	2208      	movs	r2, #8
 800474c:	409a      	lsls	r2, r3
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	4013      	ands	r3, r2
 8004752:	2b00      	cmp	r3, #0
 8004754:	d028      	beq.n	80047a8 <HAL_DMA_IRQHandler+0x13e>
 8004756:	68bb      	ldr	r3, [r7, #8]
 8004758:	f003 0308 	and.w	r3, r3, #8
 800475c:	2b00      	cmp	r3, #0
 800475e:	d023      	beq.n	80047a8 <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	681a      	ldr	r2, [r3, #0]
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	f022 020e 	bic.w	r2, r2, #14
 800476e:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004778:	2101      	movs	r1, #1
 800477a:	fa01 f202 	lsl.w	r2, r1, r2
 800477e:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2201      	movs	r2, #1
 8004784:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	2201      	movs	r2, #1
 800478a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	2200      	movs	r2, #0
 8004792:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800479a:	2b00      	cmp	r3, #0
 800479c:	d004      	beq.n	80047a8 <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047a2:	6878      	ldr	r0, [r7, #4]
 80047a4:	4798      	blx	r3
    }
  }
}  
 80047a6:	e7ff      	b.n	80047a8 <HAL_DMA_IRQHandler+0x13e>
 80047a8:	bf00      	nop
 80047aa:	3710      	adds	r7, #16
 80047ac:	46bd      	mov	sp, r7
 80047ae:	bd80      	pop	{r7, pc}

080047b0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80047b0:	b480      	push	{r7}
 80047b2:	b085      	sub	sp, #20
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	60f8      	str	r0, [r7, #12]
 80047b8:	60b9      	str	r1, [r7, #8]
 80047ba:	607a      	str	r2, [r7, #4]
 80047bc:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047c6:	2101      	movs	r1, #1
 80047c8:	fa01 f202 	lsl.w	r2, r1, r2
 80047cc:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	683a      	ldr	r2, [r7, #0]
 80047d4:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	685b      	ldr	r3, [r3, #4]
 80047da:	2b10      	cmp	r3, #16
 80047dc:	d108      	bne.n	80047f0 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	687a      	ldr	r2, [r7, #4]
 80047e4:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	68ba      	ldr	r2, [r7, #8]
 80047ec:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80047ee:	e007      	b.n	8004800 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	68ba      	ldr	r2, [r7, #8]
 80047f6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	687a      	ldr	r2, [r7, #4]
 80047fe:	60da      	str	r2, [r3, #12]
}
 8004800:	bf00      	nop
 8004802:	3714      	adds	r7, #20
 8004804:	46bd      	mov	sp, r7
 8004806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480a:	4770      	bx	lr

0800480c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800480c:	b480      	push	{r7}
 800480e:	b083      	sub	sp, #12
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	461a      	mov	r2, r3
 800481a:	4b14      	ldr	r3, [pc, #80]	; (800486c <DMA_CalcBaseAndBitshift+0x60>)
 800481c:	429a      	cmp	r2, r3
 800481e:	d80f      	bhi.n	8004840 <DMA_CalcBaseAndBitshift+0x34>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	461a      	mov	r2, r3
 8004826:	4b12      	ldr	r3, [pc, #72]	; (8004870 <DMA_CalcBaseAndBitshift+0x64>)
 8004828:	4413      	add	r3, r2
 800482a:	4a12      	ldr	r2, [pc, #72]	; (8004874 <DMA_CalcBaseAndBitshift+0x68>)
 800482c:	fba2 2303 	umull	r2, r3, r2, r3
 8004830:	091b      	lsrs	r3, r3, #4
 8004832:	009a      	lsls	r2, r3, #2
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	4a0f      	ldr	r2, [pc, #60]	; (8004878 <DMA_CalcBaseAndBitshift+0x6c>)
 800483c:	63da      	str	r2, [r3, #60]	; 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 800483e:	e00e      	b.n	800485e <DMA_CalcBaseAndBitshift+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	461a      	mov	r2, r3
 8004846:	4b0d      	ldr	r3, [pc, #52]	; (800487c <DMA_CalcBaseAndBitshift+0x70>)
 8004848:	4413      	add	r3, r2
 800484a:	4a0a      	ldr	r2, [pc, #40]	; (8004874 <DMA_CalcBaseAndBitshift+0x68>)
 800484c:	fba2 2303 	umull	r2, r3, r2, r3
 8004850:	091b      	lsrs	r3, r3, #4
 8004852:	009a      	lsls	r2, r3, #2
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	4a09      	ldr	r2, [pc, #36]	; (8004880 <DMA_CalcBaseAndBitshift+0x74>)
 800485c:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800485e:	bf00      	nop
 8004860:	370c      	adds	r7, #12
 8004862:	46bd      	mov	sp, r7
 8004864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004868:	4770      	bx	lr
 800486a:	bf00      	nop
 800486c:	40020407 	.word	0x40020407
 8004870:	bffdfff8 	.word	0xbffdfff8
 8004874:	cccccccd 	.word	0xcccccccd
 8004878:	40020000 	.word	0x40020000
 800487c:	bffdfbf8 	.word	0xbffdfbf8
 8004880:	40020400 	.word	0x40020400

08004884 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004884:	b480      	push	{r7}
 8004886:	b087      	sub	sp, #28
 8004888:	af00      	add	r7, sp, #0
 800488a:	6078      	str	r0, [r7, #4]
 800488c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800488e:	2300      	movs	r3, #0
 8004890:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004892:	e160      	b.n	8004b56 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004894:	683b      	ldr	r3, [r7, #0]
 8004896:	681a      	ldr	r2, [r3, #0]
 8004898:	2101      	movs	r1, #1
 800489a:	697b      	ldr	r3, [r7, #20]
 800489c:	fa01 f303 	lsl.w	r3, r1, r3
 80048a0:	4013      	ands	r3, r2
 80048a2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	f000 8152 	beq.w	8004b50 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	685b      	ldr	r3, [r3, #4]
 80048b0:	f003 0303 	and.w	r3, r3, #3
 80048b4:	2b01      	cmp	r3, #1
 80048b6:	d005      	beq.n	80048c4 <HAL_GPIO_Init+0x40>
 80048b8:	683b      	ldr	r3, [r7, #0]
 80048ba:	685b      	ldr	r3, [r3, #4]
 80048bc:	f003 0303 	and.w	r3, r3, #3
 80048c0:	2b02      	cmp	r3, #2
 80048c2:	d130      	bne.n	8004926 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	689b      	ldr	r3, [r3, #8]
 80048c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80048ca:	697b      	ldr	r3, [r7, #20]
 80048cc:	005b      	lsls	r3, r3, #1
 80048ce:	2203      	movs	r2, #3
 80048d0:	fa02 f303 	lsl.w	r3, r2, r3
 80048d4:	43db      	mvns	r3, r3
 80048d6:	693a      	ldr	r2, [r7, #16]
 80048d8:	4013      	ands	r3, r2
 80048da:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	68da      	ldr	r2, [r3, #12]
 80048e0:	697b      	ldr	r3, [r7, #20]
 80048e2:	005b      	lsls	r3, r3, #1
 80048e4:	fa02 f303 	lsl.w	r3, r2, r3
 80048e8:	693a      	ldr	r2, [r7, #16]
 80048ea:	4313      	orrs	r3, r2
 80048ec:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	693a      	ldr	r2, [r7, #16]
 80048f2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	685b      	ldr	r3, [r3, #4]
 80048f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80048fa:	2201      	movs	r2, #1
 80048fc:	697b      	ldr	r3, [r7, #20]
 80048fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004902:	43db      	mvns	r3, r3
 8004904:	693a      	ldr	r2, [r7, #16]
 8004906:	4013      	ands	r3, r2
 8004908:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800490a:	683b      	ldr	r3, [r7, #0]
 800490c:	685b      	ldr	r3, [r3, #4]
 800490e:	091b      	lsrs	r3, r3, #4
 8004910:	f003 0201 	and.w	r2, r3, #1
 8004914:	697b      	ldr	r3, [r7, #20]
 8004916:	fa02 f303 	lsl.w	r3, r2, r3
 800491a:	693a      	ldr	r2, [r7, #16]
 800491c:	4313      	orrs	r3, r2
 800491e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	693a      	ldr	r2, [r7, #16]
 8004924:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004926:	683b      	ldr	r3, [r7, #0]
 8004928:	685b      	ldr	r3, [r3, #4]
 800492a:	f003 0303 	and.w	r3, r3, #3
 800492e:	2b03      	cmp	r3, #3
 8004930:	d017      	beq.n	8004962 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	68db      	ldr	r3, [r3, #12]
 8004936:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8004938:	697b      	ldr	r3, [r7, #20]
 800493a:	005b      	lsls	r3, r3, #1
 800493c:	2203      	movs	r2, #3
 800493e:	fa02 f303 	lsl.w	r3, r2, r3
 8004942:	43db      	mvns	r3, r3
 8004944:	693a      	ldr	r2, [r7, #16]
 8004946:	4013      	ands	r3, r2
 8004948:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800494a:	683b      	ldr	r3, [r7, #0]
 800494c:	689a      	ldr	r2, [r3, #8]
 800494e:	697b      	ldr	r3, [r7, #20]
 8004950:	005b      	lsls	r3, r3, #1
 8004952:	fa02 f303 	lsl.w	r3, r2, r3
 8004956:	693a      	ldr	r2, [r7, #16]
 8004958:	4313      	orrs	r3, r2
 800495a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	693a      	ldr	r2, [r7, #16]
 8004960:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004962:	683b      	ldr	r3, [r7, #0]
 8004964:	685b      	ldr	r3, [r3, #4]
 8004966:	f003 0303 	and.w	r3, r3, #3
 800496a:	2b02      	cmp	r3, #2
 800496c:	d123      	bne.n	80049b6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800496e:	697b      	ldr	r3, [r7, #20]
 8004970:	08da      	lsrs	r2, r3, #3
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	3208      	adds	r2, #8
 8004976:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800497a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800497c:	697b      	ldr	r3, [r7, #20]
 800497e:	f003 0307 	and.w	r3, r3, #7
 8004982:	009b      	lsls	r3, r3, #2
 8004984:	220f      	movs	r2, #15
 8004986:	fa02 f303 	lsl.w	r3, r2, r3
 800498a:	43db      	mvns	r3, r3
 800498c:	693a      	ldr	r2, [r7, #16]
 800498e:	4013      	ands	r3, r2
 8004990:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004992:	683b      	ldr	r3, [r7, #0]
 8004994:	691a      	ldr	r2, [r3, #16]
 8004996:	697b      	ldr	r3, [r7, #20]
 8004998:	f003 0307 	and.w	r3, r3, #7
 800499c:	009b      	lsls	r3, r3, #2
 800499e:	fa02 f303 	lsl.w	r3, r2, r3
 80049a2:	693a      	ldr	r2, [r7, #16]
 80049a4:	4313      	orrs	r3, r2
 80049a6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80049a8:	697b      	ldr	r3, [r7, #20]
 80049aa:	08da      	lsrs	r2, r3, #3
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	3208      	adds	r2, #8
 80049b0:	6939      	ldr	r1, [r7, #16]
 80049b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80049bc:	697b      	ldr	r3, [r7, #20]
 80049be:	005b      	lsls	r3, r3, #1
 80049c0:	2203      	movs	r2, #3
 80049c2:	fa02 f303 	lsl.w	r3, r2, r3
 80049c6:	43db      	mvns	r3, r3
 80049c8:	693a      	ldr	r2, [r7, #16]
 80049ca:	4013      	ands	r3, r2
 80049cc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80049ce:	683b      	ldr	r3, [r7, #0]
 80049d0:	685b      	ldr	r3, [r3, #4]
 80049d2:	f003 0203 	and.w	r2, r3, #3
 80049d6:	697b      	ldr	r3, [r7, #20]
 80049d8:	005b      	lsls	r3, r3, #1
 80049da:	fa02 f303 	lsl.w	r3, r2, r3
 80049de:	693a      	ldr	r2, [r7, #16]
 80049e0:	4313      	orrs	r3, r2
 80049e2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	693a      	ldr	r2, [r7, #16]
 80049e8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80049ea:	683b      	ldr	r3, [r7, #0]
 80049ec:	685b      	ldr	r3, [r3, #4]
 80049ee:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	f000 80ac 	beq.w	8004b50 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80049f8:	4b5e      	ldr	r3, [pc, #376]	; (8004b74 <HAL_GPIO_Init+0x2f0>)
 80049fa:	699b      	ldr	r3, [r3, #24]
 80049fc:	4a5d      	ldr	r2, [pc, #372]	; (8004b74 <HAL_GPIO_Init+0x2f0>)
 80049fe:	f043 0301 	orr.w	r3, r3, #1
 8004a02:	6193      	str	r3, [r2, #24]
 8004a04:	4b5b      	ldr	r3, [pc, #364]	; (8004b74 <HAL_GPIO_Init+0x2f0>)
 8004a06:	699b      	ldr	r3, [r3, #24]
 8004a08:	f003 0301 	and.w	r3, r3, #1
 8004a0c:	60bb      	str	r3, [r7, #8]
 8004a0e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004a10:	4a59      	ldr	r2, [pc, #356]	; (8004b78 <HAL_GPIO_Init+0x2f4>)
 8004a12:	697b      	ldr	r3, [r7, #20]
 8004a14:	089b      	lsrs	r3, r3, #2
 8004a16:	3302      	adds	r3, #2
 8004a18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a1c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004a1e:	697b      	ldr	r3, [r7, #20]
 8004a20:	f003 0303 	and.w	r3, r3, #3
 8004a24:	009b      	lsls	r3, r3, #2
 8004a26:	220f      	movs	r2, #15
 8004a28:	fa02 f303 	lsl.w	r3, r2, r3
 8004a2c:	43db      	mvns	r3, r3
 8004a2e:	693a      	ldr	r2, [r7, #16]
 8004a30:	4013      	ands	r3, r2
 8004a32:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004a3a:	d025      	beq.n	8004a88 <HAL_GPIO_Init+0x204>
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	4a4f      	ldr	r2, [pc, #316]	; (8004b7c <HAL_GPIO_Init+0x2f8>)
 8004a40:	4293      	cmp	r3, r2
 8004a42:	d01f      	beq.n	8004a84 <HAL_GPIO_Init+0x200>
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	4a4e      	ldr	r2, [pc, #312]	; (8004b80 <HAL_GPIO_Init+0x2fc>)
 8004a48:	4293      	cmp	r3, r2
 8004a4a:	d019      	beq.n	8004a80 <HAL_GPIO_Init+0x1fc>
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	4a4d      	ldr	r2, [pc, #308]	; (8004b84 <HAL_GPIO_Init+0x300>)
 8004a50:	4293      	cmp	r3, r2
 8004a52:	d013      	beq.n	8004a7c <HAL_GPIO_Init+0x1f8>
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	4a4c      	ldr	r2, [pc, #304]	; (8004b88 <HAL_GPIO_Init+0x304>)
 8004a58:	4293      	cmp	r3, r2
 8004a5a:	d00d      	beq.n	8004a78 <HAL_GPIO_Init+0x1f4>
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	4a4b      	ldr	r2, [pc, #300]	; (8004b8c <HAL_GPIO_Init+0x308>)
 8004a60:	4293      	cmp	r3, r2
 8004a62:	d007      	beq.n	8004a74 <HAL_GPIO_Init+0x1f0>
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	4a4a      	ldr	r2, [pc, #296]	; (8004b90 <HAL_GPIO_Init+0x30c>)
 8004a68:	4293      	cmp	r3, r2
 8004a6a:	d101      	bne.n	8004a70 <HAL_GPIO_Init+0x1ec>
 8004a6c:	2306      	movs	r3, #6
 8004a6e:	e00c      	b.n	8004a8a <HAL_GPIO_Init+0x206>
 8004a70:	2307      	movs	r3, #7
 8004a72:	e00a      	b.n	8004a8a <HAL_GPIO_Init+0x206>
 8004a74:	2305      	movs	r3, #5
 8004a76:	e008      	b.n	8004a8a <HAL_GPIO_Init+0x206>
 8004a78:	2304      	movs	r3, #4
 8004a7a:	e006      	b.n	8004a8a <HAL_GPIO_Init+0x206>
 8004a7c:	2303      	movs	r3, #3
 8004a7e:	e004      	b.n	8004a8a <HAL_GPIO_Init+0x206>
 8004a80:	2302      	movs	r3, #2
 8004a82:	e002      	b.n	8004a8a <HAL_GPIO_Init+0x206>
 8004a84:	2301      	movs	r3, #1
 8004a86:	e000      	b.n	8004a8a <HAL_GPIO_Init+0x206>
 8004a88:	2300      	movs	r3, #0
 8004a8a:	697a      	ldr	r2, [r7, #20]
 8004a8c:	f002 0203 	and.w	r2, r2, #3
 8004a90:	0092      	lsls	r2, r2, #2
 8004a92:	4093      	lsls	r3, r2
 8004a94:	693a      	ldr	r2, [r7, #16]
 8004a96:	4313      	orrs	r3, r2
 8004a98:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004a9a:	4937      	ldr	r1, [pc, #220]	; (8004b78 <HAL_GPIO_Init+0x2f4>)
 8004a9c:	697b      	ldr	r3, [r7, #20]
 8004a9e:	089b      	lsrs	r3, r3, #2
 8004aa0:	3302      	adds	r3, #2
 8004aa2:	693a      	ldr	r2, [r7, #16]
 8004aa4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004aa8:	4b3a      	ldr	r3, [pc, #232]	; (8004b94 <HAL_GPIO_Init+0x310>)
 8004aaa:	689b      	ldr	r3, [r3, #8]
 8004aac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	43db      	mvns	r3, r3
 8004ab2:	693a      	ldr	r2, [r7, #16]
 8004ab4:	4013      	ands	r3, r2
 8004ab6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004ab8:	683b      	ldr	r3, [r7, #0]
 8004aba:	685b      	ldr	r3, [r3, #4]
 8004abc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d003      	beq.n	8004acc <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8004ac4:	693a      	ldr	r2, [r7, #16]
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	4313      	orrs	r3, r2
 8004aca:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8004acc:	4a31      	ldr	r2, [pc, #196]	; (8004b94 <HAL_GPIO_Init+0x310>)
 8004ace:	693b      	ldr	r3, [r7, #16]
 8004ad0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004ad2:	4b30      	ldr	r3, [pc, #192]	; (8004b94 <HAL_GPIO_Init+0x310>)
 8004ad4:	68db      	ldr	r3, [r3, #12]
 8004ad6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	43db      	mvns	r3, r3
 8004adc:	693a      	ldr	r2, [r7, #16]
 8004ade:	4013      	ands	r3, r2
 8004ae0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004ae2:	683b      	ldr	r3, [r7, #0]
 8004ae4:	685b      	ldr	r3, [r3, #4]
 8004ae6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d003      	beq.n	8004af6 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8004aee:	693a      	ldr	r2, [r7, #16]
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	4313      	orrs	r3, r2
 8004af4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8004af6:	4a27      	ldr	r2, [pc, #156]	; (8004b94 <HAL_GPIO_Init+0x310>)
 8004af8:	693b      	ldr	r3, [r7, #16]
 8004afa:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004afc:	4b25      	ldr	r3, [pc, #148]	; (8004b94 <HAL_GPIO_Init+0x310>)
 8004afe:	685b      	ldr	r3, [r3, #4]
 8004b00:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	43db      	mvns	r3, r3
 8004b06:	693a      	ldr	r2, [r7, #16]
 8004b08:	4013      	ands	r3, r2
 8004b0a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	685b      	ldr	r3, [r3, #4]
 8004b10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d003      	beq.n	8004b20 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8004b18:	693a      	ldr	r2, [r7, #16]
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	4313      	orrs	r3, r2
 8004b1e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8004b20:	4a1c      	ldr	r2, [pc, #112]	; (8004b94 <HAL_GPIO_Init+0x310>)
 8004b22:	693b      	ldr	r3, [r7, #16]
 8004b24:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004b26:	4b1b      	ldr	r3, [pc, #108]	; (8004b94 <HAL_GPIO_Init+0x310>)
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	43db      	mvns	r3, r3
 8004b30:	693a      	ldr	r2, [r7, #16]
 8004b32:	4013      	ands	r3, r2
 8004b34:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004b36:	683b      	ldr	r3, [r7, #0]
 8004b38:	685b      	ldr	r3, [r3, #4]
 8004b3a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d003      	beq.n	8004b4a <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8004b42:	693a      	ldr	r2, [r7, #16]
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	4313      	orrs	r3, r2
 8004b48:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8004b4a:	4a12      	ldr	r2, [pc, #72]	; (8004b94 <HAL_GPIO_Init+0x310>)
 8004b4c:	693b      	ldr	r3, [r7, #16]
 8004b4e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004b50:	697b      	ldr	r3, [r7, #20]
 8004b52:	3301      	adds	r3, #1
 8004b54:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004b56:	683b      	ldr	r3, [r7, #0]
 8004b58:	681a      	ldr	r2, [r3, #0]
 8004b5a:	697b      	ldr	r3, [r7, #20]
 8004b5c:	fa22 f303 	lsr.w	r3, r2, r3
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	f47f ae97 	bne.w	8004894 <HAL_GPIO_Init+0x10>
  }
}
 8004b66:	bf00      	nop
 8004b68:	bf00      	nop
 8004b6a:	371c      	adds	r7, #28
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b72:	4770      	bx	lr
 8004b74:	40021000 	.word	0x40021000
 8004b78:	40010000 	.word	0x40010000
 8004b7c:	48000400 	.word	0x48000400
 8004b80:	48000800 	.word	0x48000800
 8004b84:	48000c00 	.word	0x48000c00
 8004b88:	48001000 	.word	0x48001000
 8004b8c:	48001400 	.word	0x48001400
 8004b90:	48001800 	.word	0x48001800
 8004b94:	40010400 	.word	0x40010400

08004b98 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004b98:	b480      	push	{r7}
 8004b9a:	b085      	sub	sp, #20
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]
 8004ba0:	460b      	mov	r3, r1
 8004ba2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	691a      	ldr	r2, [r3, #16]
 8004ba8:	887b      	ldrh	r3, [r7, #2]
 8004baa:	4013      	ands	r3, r2
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d002      	beq.n	8004bb6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004bb0:	2301      	movs	r3, #1
 8004bb2:	73fb      	strb	r3, [r7, #15]
 8004bb4:	e001      	b.n	8004bba <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004bb6:	2300      	movs	r3, #0
 8004bb8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004bba:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bbc:	4618      	mov	r0, r3
 8004bbe:	3714      	adds	r7, #20
 8004bc0:	46bd      	mov	sp, r7
 8004bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc6:	4770      	bx	lr

08004bc8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004bc8:	b480      	push	{r7}
 8004bca:	b083      	sub	sp, #12
 8004bcc:	af00      	add	r7, sp, #0
 8004bce:	6078      	str	r0, [r7, #4]
 8004bd0:	460b      	mov	r3, r1
 8004bd2:	807b      	strh	r3, [r7, #2]
 8004bd4:	4613      	mov	r3, r2
 8004bd6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004bd8:	787b      	ldrb	r3, [r7, #1]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d003      	beq.n	8004be6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004bde:	887a      	ldrh	r2, [r7, #2]
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004be4:	e002      	b.n	8004bec <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004be6:	887a      	ldrh	r2, [r7, #2]
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004bec:	bf00      	nop
 8004bee:	370c      	adds	r7, #12
 8004bf0:	46bd      	mov	sp, r7
 8004bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf6:	4770      	bx	lr

08004bf8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8004bfe:	af00      	add	r7, sp, #0
 8004c00:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004c04:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004c08:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004c0a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004c0e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d102      	bne.n	8004c1e <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8004c18:	2301      	movs	r3, #1
 8004c1a:	f001 b83a 	b.w	8005c92 <HAL_RCC_OscConfig+0x109a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004c1e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004c22:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f003 0301 	and.w	r3, r3, #1
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	f000 816f 	beq.w	8004f12 <HAL_RCC_OscConfig+0x31a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8004c34:	4bb5      	ldr	r3, [pc, #724]	; (8004f0c <HAL_RCC_OscConfig+0x314>)
 8004c36:	685b      	ldr	r3, [r3, #4]
 8004c38:	f003 030c 	and.w	r3, r3, #12
 8004c3c:	2b04      	cmp	r3, #4
 8004c3e:	d00c      	beq.n	8004c5a <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004c40:	4bb2      	ldr	r3, [pc, #712]	; (8004f0c <HAL_RCC_OscConfig+0x314>)
 8004c42:	685b      	ldr	r3, [r3, #4]
 8004c44:	f003 030c 	and.w	r3, r3, #12
 8004c48:	2b08      	cmp	r3, #8
 8004c4a:	d15c      	bne.n	8004d06 <HAL_RCC_OscConfig+0x10e>
 8004c4c:	4baf      	ldr	r3, [pc, #700]	; (8004f0c <HAL_RCC_OscConfig+0x314>)
 8004c4e:	685b      	ldr	r3, [r3, #4]
 8004c50:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8004c54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c58:	d155      	bne.n	8004d06 <HAL_RCC_OscConfig+0x10e>
 8004c5a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004c5e:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c62:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8004c66:	fa93 f3a3 	rbit	r3, r3
 8004c6a:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004c6e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c72:	fab3 f383 	clz	r3, r3
 8004c76:	b2db      	uxtb	r3, r3
 8004c78:	095b      	lsrs	r3, r3, #5
 8004c7a:	b2db      	uxtb	r3, r3
 8004c7c:	f043 0301 	orr.w	r3, r3, #1
 8004c80:	b2db      	uxtb	r3, r3
 8004c82:	2b01      	cmp	r3, #1
 8004c84:	d102      	bne.n	8004c8c <HAL_RCC_OscConfig+0x94>
 8004c86:	4ba1      	ldr	r3, [pc, #644]	; (8004f0c <HAL_RCC_OscConfig+0x314>)
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	e015      	b.n	8004cb8 <HAL_RCC_OscConfig+0xc0>
 8004c8c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004c90:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c94:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8004c98:	fa93 f3a3 	rbit	r3, r3
 8004c9c:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8004ca0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004ca4:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8004ca8:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8004cac:	fa93 f3a3 	rbit	r3, r3
 8004cb0:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8004cb4:	4b95      	ldr	r3, [pc, #596]	; (8004f0c <HAL_RCC_OscConfig+0x314>)
 8004cb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cb8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004cbc:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8004cc0:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8004cc4:	fa92 f2a2 	rbit	r2, r2
 8004cc8:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 8004ccc:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8004cd0:	fab2 f282 	clz	r2, r2
 8004cd4:	b2d2      	uxtb	r2, r2
 8004cd6:	f042 0220 	orr.w	r2, r2, #32
 8004cda:	b2d2      	uxtb	r2, r2
 8004cdc:	f002 021f 	and.w	r2, r2, #31
 8004ce0:	2101      	movs	r1, #1
 8004ce2:	fa01 f202 	lsl.w	r2, r1, r2
 8004ce6:	4013      	ands	r3, r2
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	f000 8111 	beq.w	8004f10 <HAL_RCC_OscConfig+0x318>
 8004cee:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004cf2:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	685b      	ldr	r3, [r3, #4]
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	f040 8108 	bne.w	8004f10 <HAL_RCC_OscConfig+0x318>
      {
        return HAL_ERROR;
 8004d00:	2301      	movs	r3, #1
 8004d02:	f000 bfc6 	b.w	8005c92 <HAL_RCC_OscConfig+0x109a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004d06:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004d0a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	685b      	ldr	r3, [r3, #4]
 8004d12:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d16:	d106      	bne.n	8004d26 <HAL_RCC_OscConfig+0x12e>
 8004d18:	4b7c      	ldr	r3, [pc, #496]	; (8004f0c <HAL_RCC_OscConfig+0x314>)
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	4a7b      	ldr	r2, [pc, #492]	; (8004f0c <HAL_RCC_OscConfig+0x314>)
 8004d1e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004d22:	6013      	str	r3, [r2, #0]
 8004d24:	e036      	b.n	8004d94 <HAL_RCC_OscConfig+0x19c>
 8004d26:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004d2a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	685b      	ldr	r3, [r3, #4]
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d10c      	bne.n	8004d50 <HAL_RCC_OscConfig+0x158>
 8004d36:	4b75      	ldr	r3, [pc, #468]	; (8004f0c <HAL_RCC_OscConfig+0x314>)
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	4a74      	ldr	r2, [pc, #464]	; (8004f0c <HAL_RCC_OscConfig+0x314>)
 8004d3c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004d40:	6013      	str	r3, [r2, #0]
 8004d42:	4b72      	ldr	r3, [pc, #456]	; (8004f0c <HAL_RCC_OscConfig+0x314>)
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	4a71      	ldr	r2, [pc, #452]	; (8004f0c <HAL_RCC_OscConfig+0x314>)
 8004d48:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004d4c:	6013      	str	r3, [r2, #0]
 8004d4e:	e021      	b.n	8004d94 <HAL_RCC_OscConfig+0x19c>
 8004d50:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004d54:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	685b      	ldr	r3, [r3, #4]
 8004d5c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004d60:	d10c      	bne.n	8004d7c <HAL_RCC_OscConfig+0x184>
 8004d62:	4b6a      	ldr	r3, [pc, #424]	; (8004f0c <HAL_RCC_OscConfig+0x314>)
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	4a69      	ldr	r2, [pc, #420]	; (8004f0c <HAL_RCC_OscConfig+0x314>)
 8004d68:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004d6c:	6013      	str	r3, [r2, #0]
 8004d6e:	4b67      	ldr	r3, [pc, #412]	; (8004f0c <HAL_RCC_OscConfig+0x314>)
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	4a66      	ldr	r2, [pc, #408]	; (8004f0c <HAL_RCC_OscConfig+0x314>)
 8004d74:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004d78:	6013      	str	r3, [r2, #0]
 8004d7a:	e00b      	b.n	8004d94 <HAL_RCC_OscConfig+0x19c>
 8004d7c:	4b63      	ldr	r3, [pc, #396]	; (8004f0c <HAL_RCC_OscConfig+0x314>)
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	4a62      	ldr	r2, [pc, #392]	; (8004f0c <HAL_RCC_OscConfig+0x314>)
 8004d82:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004d86:	6013      	str	r3, [r2, #0]
 8004d88:	4b60      	ldr	r3, [pc, #384]	; (8004f0c <HAL_RCC_OscConfig+0x314>)
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	4a5f      	ldr	r2, [pc, #380]	; (8004f0c <HAL_RCC_OscConfig+0x314>)
 8004d8e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004d92:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004d94:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004d98:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	685b      	ldr	r3, [r3, #4]
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d059      	beq.n	8004e58 <HAL_RCC_OscConfig+0x260>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004da4:	f7fd f882 	bl	8001eac <HAL_GetTick>
 8004da8:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004dac:	e00a      	b.n	8004dc4 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004dae:	f7fd f87d 	bl	8001eac <HAL_GetTick>
 8004db2:	4602      	mov	r2, r0
 8004db4:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004db8:	1ad3      	subs	r3, r2, r3
 8004dba:	2b64      	cmp	r3, #100	; 0x64
 8004dbc:	d902      	bls.n	8004dc4 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8004dbe:	2303      	movs	r3, #3
 8004dc0:	f000 bf67 	b.w	8005c92 <HAL_RCC_OscConfig+0x109a>
 8004dc4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004dc8:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004dcc:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8004dd0:	fa93 f3a3 	rbit	r3, r3
 8004dd4:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 8004dd8:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ddc:	fab3 f383 	clz	r3, r3
 8004de0:	b2db      	uxtb	r3, r3
 8004de2:	095b      	lsrs	r3, r3, #5
 8004de4:	b2db      	uxtb	r3, r3
 8004de6:	f043 0301 	orr.w	r3, r3, #1
 8004dea:	b2db      	uxtb	r3, r3
 8004dec:	2b01      	cmp	r3, #1
 8004dee:	d102      	bne.n	8004df6 <HAL_RCC_OscConfig+0x1fe>
 8004df0:	4b46      	ldr	r3, [pc, #280]	; (8004f0c <HAL_RCC_OscConfig+0x314>)
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	e015      	b.n	8004e22 <HAL_RCC_OscConfig+0x22a>
 8004df6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004dfa:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004dfe:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8004e02:	fa93 f3a3 	rbit	r3, r3
 8004e06:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8004e0a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004e0e:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8004e12:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8004e16:	fa93 f3a3 	rbit	r3, r3
 8004e1a:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8004e1e:	4b3b      	ldr	r3, [pc, #236]	; (8004f0c <HAL_RCC_OscConfig+0x314>)
 8004e20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e22:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004e26:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8004e2a:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8004e2e:	fa92 f2a2 	rbit	r2, r2
 8004e32:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 8004e36:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8004e3a:	fab2 f282 	clz	r2, r2
 8004e3e:	b2d2      	uxtb	r2, r2
 8004e40:	f042 0220 	orr.w	r2, r2, #32
 8004e44:	b2d2      	uxtb	r2, r2
 8004e46:	f002 021f 	and.w	r2, r2, #31
 8004e4a:	2101      	movs	r1, #1
 8004e4c:	fa01 f202 	lsl.w	r2, r1, r2
 8004e50:	4013      	ands	r3, r2
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d0ab      	beq.n	8004dae <HAL_RCC_OscConfig+0x1b6>
 8004e56:	e05c      	b.n	8004f12 <HAL_RCC_OscConfig+0x31a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e58:	f7fd f828 	bl	8001eac <HAL_GetTick>
 8004e5c:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004e60:	e00a      	b.n	8004e78 <HAL_RCC_OscConfig+0x280>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004e62:	f7fd f823 	bl	8001eac <HAL_GetTick>
 8004e66:	4602      	mov	r2, r0
 8004e68:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004e6c:	1ad3      	subs	r3, r2, r3
 8004e6e:	2b64      	cmp	r3, #100	; 0x64
 8004e70:	d902      	bls.n	8004e78 <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
 8004e72:	2303      	movs	r3, #3
 8004e74:	f000 bf0d 	b.w	8005c92 <HAL_RCC_OscConfig+0x109a>
 8004e78:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004e7c:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e80:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8004e84:	fa93 f3a3 	rbit	r3, r3
 8004e88:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 8004e8c:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004e90:	fab3 f383 	clz	r3, r3
 8004e94:	b2db      	uxtb	r3, r3
 8004e96:	095b      	lsrs	r3, r3, #5
 8004e98:	b2db      	uxtb	r3, r3
 8004e9a:	f043 0301 	orr.w	r3, r3, #1
 8004e9e:	b2db      	uxtb	r3, r3
 8004ea0:	2b01      	cmp	r3, #1
 8004ea2:	d102      	bne.n	8004eaa <HAL_RCC_OscConfig+0x2b2>
 8004ea4:	4b19      	ldr	r3, [pc, #100]	; (8004f0c <HAL_RCC_OscConfig+0x314>)
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	e015      	b.n	8004ed6 <HAL_RCC_OscConfig+0x2de>
 8004eaa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004eae:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004eb2:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8004eb6:	fa93 f3a3 	rbit	r3, r3
 8004eba:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8004ebe:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004ec2:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8004ec6:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8004eca:	fa93 f3a3 	rbit	r3, r3
 8004ece:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8004ed2:	4b0e      	ldr	r3, [pc, #56]	; (8004f0c <HAL_RCC_OscConfig+0x314>)
 8004ed4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ed6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004eda:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8004ede:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8004ee2:	fa92 f2a2 	rbit	r2, r2
 8004ee6:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 8004eea:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8004eee:	fab2 f282 	clz	r2, r2
 8004ef2:	b2d2      	uxtb	r2, r2
 8004ef4:	f042 0220 	orr.w	r2, r2, #32
 8004ef8:	b2d2      	uxtb	r2, r2
 8004efa:	f002 021f 	and.w	r2, r2, #31
 8004efe:	2101      	movs	r1, #1
 8004f00:	fa01 f202 	lsl.w	r2, r1, r2
 8004f04:	4013      	ands	r3, r2
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d1ab      	bne.n	8004e62 <HAL_RCC_OscConfig+0x26a>
 8004f0a:	e002      	b.n	8004f12 <HAL_RCC_OscConfig+0x31a>
 8004f0c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f10:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004f12:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004f16:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f003 0302 	and.w	r3, r3, #2
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	f000 817f 	beq.w	8005226 <HAL_RCC_OscConfig+0x62e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8004f28:	4ba7      	ldr	r3, [pc, #668]	; (80051c8 <HAL_RCC_OscConfig+0x5d0>)
 8004f2a:	685b      	ldr	r3, [r3, #4]
 8004f2c:	f003 030c 	and.w	r3, r3, #12
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d00c      	beq.n	8004f4e <HAL_RCC_OscConfig+0x356>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004f34:	4ba4      	ldr	r3, [pc, #656]	; (80051c8 <HAL_RCC_OscConfig+0x5d0>)
 8004f36:	685b      	ldr	r3, [r3, #4]
 8004f38:	f003 030c 	and.w	r3, r3, #12
 8004f3c:	2b08      	cmp	r3, #8
 8004f3e:	d173      	bne.n	8005028 <HAL_RCC_OscConfig+0x430>
 8004f40:	4ba1      	ldr	r3, [pc, #644]	; (80051c8 <HAL_RCC_OscConfig+0x5d0>)
 8004f42:	685b      	ldr	r3, [r3, #4]
 8004f44:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8004f48:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004f4c:	d16c      	bne.n	8005028 <HAL_RCC_OscConfig+0x430>
 8004f4e:	2302      	movs	r3, #2
 8004f50:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f54:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8004f58:	fa93 f3a3 	rbit	r3, r3
 8004f5c:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 8004f60:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004f64:	fab3 f383 	clz	r3, r3
 8004f68:	b2db      	uxtb	r3, r3
 8004f6a:	095b      	lsrs	r3, r3, #5
 8004f6c:	b2db      	uxtb	r3, r3
 8004f6e:	f043 0301 	orr.w	r3, r3, #1
 8004f72:	b2db      	uxtb	r3, r3
 8004f74:	2b01      	cmp	r3, #1
 8004f76:	d102      	bne.n	8004f7e <HAL_RCC_OscConfig+0x386>
 8004f78:	4b93      	ldr	r3, [pc, #588]	; (80051c8 <HAL_RCC_OscConfig+0x5d0>)
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	e013      	b.n	8004fa6 <HAL_RCC_OscConfig+0x3ae>
 8004f7e:	2302      	movs	r3, #2
 8004f80:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f84:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8004f88:	fa93 f3a3 	rbit	r3, r3
 8004f8c:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8004f90:	2302      	movs	r3, #2
 8004f92:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8004f96:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8004f9a:	fa93 f3a3 	rbit	r3, r3
 8004f9e:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8004fa2:	4b89      	ldr	r3, [pc, #548]	; (80051c8 <HAL_RCC_OscConfig+0x5d0>)
 8004fa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fa6:	2202      	movs	r2, #2
 8004fa8:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8004fac:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8004fb0:	fa92 f2a2 	rbit	r2, r2
 8004fb4:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 8004fb8:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8004fbc:	fab2 f282 	clz	r2, r2
 8004fc0:	b2d2      	uxtb	r2, r2
 8004fc2:	f042 0220 	orr.w	r2, r2, #32
 8004fc6:	b2d2      	uxtb	r2, r2
 8004fc8:	f002 021f 	and.w	r2, r2, #31
 8004fcc:	2101      	movs	r1, #1
 8004fce:	fa01 f202 	lsl.w	r2, r1, r2
 8004fd2:	4013      	ands	r3, r2
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d00a      	beq.n	8004fee <HAL_RCC_OscConfig+0x3f6>
 8004fd8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004fdc:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	68db      	ldr	r3, [r3, #12]
 8004fe4:	2b01      	cmp	r3, #1
 8004fe6:	d002      	beq.n	8004fee <HAL_RCC_OscConfig+0x3f6>
      {
        return HAL_ERROR;
 8004fe8:	2301      	movs	r3, #1
 8004fea:	f000 be52 	b.w	8005c92 <HAL_RCC_OscConfig+0x109a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004fee:	4b76      	ldr	r3, [pc, #472]	; (80051c8 <HAL_RCC_OscConfig+0x5d0>)
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004ff6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004ffa:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	691b      	ldr	r3, [r3, #16]
 8005002:	21f8      	movs	r1, #248	; 0xf8
 8005004:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005008:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 800500c:	fa91 f1a1 	rbit	r1, r1
 8005010:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 8005014:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8005018:	fab1 f181 	clz	r1, r1
 800501c:	b2c9      	uxtb	r1, r1
 800501e:	408b      	lsls	r3, r1
 8005020:	4969      	ldr	r1, [pc, #420]	; (80051c8 <HAL_RCC_OscConfig+0x5d0>)
 8005022:	4313      	orrs	r3, r2
 8005024:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005026:	e0fe      	b.n	8005226 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005028:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800502c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	68db      	ldr	r3, [r3, #12]
 8005034:	2b00      	cmp	r3, #0
 8005036:	f000 8088 	beq.w	800514a <HAL_RCC_OscConfig+0x552>
 800503a:	2301      	movs	r3, #1
 800503c:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005040:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8005044:	fa93 f3a3 	rbit	r3, r3
 8005048:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 800504c:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005050:	fab3 f383 	clz	r3, r3
 8005054:	b2db      	uxtb	r3, r3
 8005056:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800505a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800505e:	009b      	lsls	r3, r3, #2
 8005060:	461a      	mov	r2, r3
 8005062:	2301      	movs	r3, #1
 8005064:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005066:	f7fc ff21 	bl	8001eac <HAL_GetTick>
 800506a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800506e:	e00a      	b.n	8005086 <HAL_RCC_OscConfig+0x48e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005070:	f7fc ff1c 	bl	8001eac <HAL_GetTick>
 8005074:	4602      	mov	r2, r0
 8005076:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800507a:	1ad3      	subs	r3, r2, r3
 800507c:	2b02      	cmp	r3, #2
 800507e:	d902      	bls.n	8005086 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8005080:	2303      	movs	r3, #3
 8005082:	f000 be06 	b.w	8005c92 <HAL_RCC_OscConfig+0x109a>
 8005086:	2302      	movs	r3, #2
 8005088:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800508c:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8005090:	fa93 f3a3 	rbit	r3, r3
 8005094:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 8005098:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800509c:	fab3 f383 	clz	r3, r3
 80050a0:	b2db      	uxtb	r3, r3
 80050a2:	095b      	lsrs	r3, r3, #5
 80050a4:	b2db      	uxtb	r3, r3
 80050a6:	f043 0301 	orr.w	r3, r3, #1
 80050aa:	b2db      	uxtb	r3, r3
 80050ac:	2b01      	cmp	r3, #1
 80050ae:	d102      	bne.n	80050b6 <HAL_RCC_OscConfig+0x4be>
 80050b0:	4b45      	ldr	r3, [pc, #276]	; (80051c8 <HAL_RCC_OscConfig+0x5d0>)
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	e013      	b.n	80050de <HAL_RCC_OscConfig+0x4e6>
 80050b6:	2302      	movs	r3, #2
 80050b8:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050bc:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 80050c0:	fa93 f3a3 	rbit	r3, r3
 80050c4:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 80050c8:	2302      	movs	r3, #2
 80050ca:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80050ce:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 80050d2:	fa93 f3a3 	rbit	r3, r3
 80050d6:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80050da:	4b3b      	ldr	r3, [pc, #236]	; (80051c8 <HAL_RCC_OscConfig+0x5d0>)
 80050dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050de:	2202      	movs	r2, #2
 80050e0:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 80050e4:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 80050e8:	fa92 f2a2 	rbit	r2, r2
 80050ec:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 80050f0:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80050f4:	fab2 f282 	clz	r2, r2
 80050f8:	b2d2      	uxtb	r2, r2
 80050fa:	f042 0220 	orr.w	r2, r2, #32
 80050fe:	b2d2      	uxtb	r2, r2
 8005100:	f002 021f 	and.w	r2, r2, #31
 8005104:	2101      	movs	r1, #1
 8005106:	fa01 f202 	lsl.w	r2, r1, r2
 800510a:	4013      	ands	r3, r2
 800510c:	2b00      	cmp	r3, #0
 800510e:	d0af      	beq.n	8005070 <HAL_RCC_OscConfig+0x478>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005110:	4b2d      	ldr	r3, [pc, #180]	; (80051c8 <HAL_RCC_OscConfig+0x5d0>)
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005118:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800511c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	691b      	ldr	r3, [r3, #16]
 8005124:	21f8      	movs	r1, #248	; 0xf8
 8005126:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800512a:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 800512e:	fa91 f1a1 	rbit	r1, r1
 8005132:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 8005136:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 800513a:	fab1 f181 	clz	r1, r1
 800513e:	b2c9      	uxtb	r1, r1
 8005140:	408b      	lsls	r3, r1
 8005142:	4921      	ldr	r1, [pc, #132]	; (80051c8 <HAL_RCC_OscConfig+0x5d0>)
 8005144:	4313      	orrs	r3, r2
 8005146:	600b      	str	r3, [r1, #0]
 8005148:	e06d      	b.n	8005226 <HAL_RCC_OscConfig+0x62e>
 800514a:	2301      	movs	r3, #1
 800514c:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005150:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8005154:	fa93 f3a3 	rbit	r3, r3
 8005158:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 800515c:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005160:	fab3 f383 	clz	r3, r3
 8005164:	b2db      	uxtb	r3, r3
 8005166:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800516a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800516e:	009b      	lsls	r3, r3, #2
 8005170:	461a      	mov	r2, r3
 8005172:	2300      	movs	r3, #0
 8005174:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005176:	f7fc fe99 	bl	8001eac <HAL_GetTick>
 800517a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800517e:	e00a      	b.n	8005196 <HAL_RCC_OscConfig+0x59e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005180:	f7fc fe94 	bl	8001eac <HAL_GetTick>
 8005184:	4602      	mov	r2, r0
 8005186:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800518a:	1ad3      	subs	r3, r2, r3
 800518c:	2b02      	cmp	r3, #2
 800518e:	d902      	bls.n	8005196 <HAL_RCC_OscConfig+0x59e>
          {
            return HAL_TIMEOUT;
 8005190:	2303      	movs	r3, #3
 8005192:	f000 bd7e 	b.w	8005c92 <HAL_RCC_OscConfig+0x109a>
 8005196:	2302      	movs	r3, #2
 8005198:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800519c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80051a0:	fa93 f3a3 	rbit	r3, r3
 80051a4:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 80051a8:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80051ac:	fab3 f383 	clz	r3, r3
 80051b0:	b2db      	uxtb	r3, r3
 80051b2:	095b      	lsrs	r3, r3, #5
 80051b4:	b2db      	uxtb	r3, r3
 80051b6:	f043 0301 	orr.w	r3, r3, #1
 80051ba:	b2db      	uxtb	r3, r3
 80051bc:	2b01      	cmp	r3, #1
 80051be:	d105      	bne.n	80051cc <HAL_RCC_OscConfig+0x5d4>
 80051c0:	4b01      	ldr	r3, [pc, #4]	; (80051c8 <HAL_RCC_OscConfig+0x5d0>)
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	e016      	b.n	80051f4 <HAL_RCC_OscConfig+0x5fc>
 80051c6:	bf00      	nop
 80051c8:	40021000 	.word	0x40021000
 80051cc:	2302      	movs	r3, #2
 80051ce:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051d2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80051d6:	fa93 f3a3 	rbit	r3, r3
 80051da:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 80051de:	2302      	movs	r3, #2
 80051e0:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80051e4:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80051e8:	fa93 f3a3 	rbit	r3, r3
 80051ec:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80051f0:	4bbf      	ldr	r3, [pc, #764]	; (80054f0 <HAL_RCC_OscConfig+0x8f8>)
 80051f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051f4:	2202      	movs	r2, #2
 80051f6:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 80051fa:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 80051fe:	fa92 f2a2 	rbit	r2, r2
 8005202:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 8005206:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 800520a:	fab2 f282 	clz	r2, r2
 800520e:	b2d2      	uxtb	r2, r2
 8005210:	f042 0220 	orr.w	r2, r2, #32
 8005214:	b2d2      	uxtb	r2, r2
 8005216:	f002 021f 	and.w	r2, r2, #31
 800521a:	2101      	movs	r1, #1
 800521c:	fa01 f202 	lsl.w	r2, r1, r2
 8005220:	4013      	ands	r3, r2
 8005222:	2b00      	cmp	r3, #0
 8005224:	d1ac      	bne.n	8005180 <HAL_RCC_OscConfig+0x588>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005226:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800522a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f003 0308 	and.w	r3, r3, #8
 8005236:	2b00      	cmp	r3, #0
 8005238:	f000 8113 	beq.w	8005462 <HAL_RCC_OscConfig+0x86a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800523c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005240:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	695b      	ldr	r3, [r3, #20]
 8005248:	2b00      	cmp	r3, #0
 800524a:	d07c      	beq.n	8005346 <HAL_RCC_OscConfig+0x74e>
 800524c:	2301      	movs	r3, #1
 800524e:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005252:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005256:	fa93 f3a3 	rbit	r3, r3
 800525a:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 800525e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005262:	fab3 f383 	clz	r3, r3
 8005266:	b2db      	uxtb	r3, r3
 8005268:	461a      	mov	r2, r3
 800526a:	4ba2      	ldr	r3, [pc, #648]	; (80054f4 <HAL_RCC_OscConfig+0x8fc>)
 800526c:	4413      	add	r3, r2
 800526e:	009b      	lsls	r3, r3, #2
 8005270:	461a      	mov	r2, r3
 8005272:	2301      	movs	r3, #1
 8005274:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005276:	f7fc fe19 	bl	8001eac <HAL_GetTick>
 800527a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800527e:	e00a      	b.n	8005296 <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005280:	f7fc fe14 	bl	8001eac <HAL_GetTick>
 8005284:	4602      	mov	r2, r0
 8005286:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800528a:	1ad3      	subs	r3, r2, r3
 800528c:	2b02      	cmp	r3, #2
 800528e:	d902      	bls.n	8005296 <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 8005290:	2303      	movs	r3, #3
 8005292:	f000 bcfe 	b.w	8005c92 <HAL_RCC_OscConfig+0x109a>
 8005296:	2302      	movs	r3, #2
 8005298:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800529c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80052a0:	fa93 f2a3 	rbit	r2, r3
 80052a4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80052a8:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80052ac:	601a      	str	r2, [r3, #0]
 80052ae:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80052b2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80052b6:	2202      	movs	r2, #2
 80052b8:	601a      	str	r2, [r3, #0]
 80052ba:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80052be:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	fa93 f2a3 	rbit	r2, r3
 80052c8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80052cc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80052d0:	601a      	str	r2, [r3, #0]
 80052d2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80052d6:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80052da:	2202      	movs	r2, #2
 80052dc:	601a      	str	r2, [r3, #0]
 80052de:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80052e2:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	fa93 f2a3 	rbit	r2, r3
 80052ec:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80052f0:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80052f4:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80052f6:	4b7e      	ldr	r3, [pc, #504]	; (80054f0 <HAL_RCC_OscConfig+0x8f8>)
 80052f8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80052fa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80052fe:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8005302:	2102      	movs	r1, #2
 8005304:	6019      	str	r1, [r3, #0]
 8005306:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800530a:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	fa93 f1a3 	rbit	r1, r3
 8005314:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005318:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800531c:	6019      	str	r1, [r3, #0]
  return result;
 800531e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005322:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	fab3 f383 	clz	r3, r3
 800532c:	b2db      	uxtb	r3, r3
 800532e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8005332:	b2db      	uxtb	r3, r3
 8005334:	f003 031f 	and.w	r3, r3, #31
 8005338:	2101      	movs	r1, #1
 800533a:	fa01 f303 	lsl.w	r3, r1, r3
 800533e:	4013      	ands	r3, r2
 8005340:	2b00      	cmp	r3, #0
 8005342:	d09d      	beq.n	8005280 <HAL_RCC_OscConfig+0x688>
 8005344:	e08d      	b.n	8005462 <HAL_RCC_OscConfig+0x86a>
 8005346:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800534a:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800534e:	2201      	movs	r2, #1
 8005350:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005352:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005356:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	fa93 f2a3 	rbit	r2, r3
 8005360:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005364:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8005368:	601a      	str	r2, [r3, #0]
  return result;
 800536a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800536e:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8005372:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005374:	fab3 f383 	clz	r3, r3
 8005378:	b2db      	uxtb	r3, r3
 800537a:	461a      	mov	r2, r3
 800537c:	4b5d      	ldr	r3, [pc, #372]	; (80054f4 <HAL_RCC_OscConfig+0x8fc>)
 800537e:	4413      	add	r3, r2
 8005380:	009b      	lsls	r3, r3, #2
 8005382:	461a      	mov	r2, r3
 8005384:	2300      	movs	r3, #0
 8005386:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005388:	f7fc fd90 	bl	8001eac <HAL_GetTick>
 800538c:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005390:	e00a      	b.n	80053a8 <HAL_RCC_OscConfig+0x7b0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005392:	f7fc fd8b 	bl	8001eac <HAL_GetTick>
 8005396:	4602      	mov	r2, r0
 8005398:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800539c:	1ad3      	subs	r3, r2, r3
 800539e:	2b02      	cmp	r3, #2
 80053a0:	d902      	bls.n	80053a8 <HAL_RCC_OscConfig+0x7b0>
        {
          return HAL_TIMEOUT;
 80053a2:	2303      	movs	r3, #3
 80053a4:	f000 bc75 	b.w	8005c92 <HAL_RCC_OscConfig+0x109a>
 80053a8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80053ac:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 80053b0:	2202      	movs	r2, #2
 80053b2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053b4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80053b8:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	fa93 f2a3 	rbit	r2, r3
 80053c2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80053c6:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80053ca:	601a      	str	r2, [r3, #0]
 80053cc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80053d0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80053d4:	2202      	movs	r2, #2
 80053d6:	601a      	str	r2, [r3, #0]
 80053d8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80053dc:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	fa93 f2a3 	rbit	r2, r3
 80053e6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80053ea:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80053ee:	601a      	str	r2, [r3, #0]
 80053f0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80053f4:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 80053f8:	2202      	movs	r2, #2
 80053fa:	601a      	str	r2, [r3, #0]
 80053fc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005400:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	fa93 f2a3 	rbit	r2, r3
 800540a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800540e:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8005412:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005414:	4b36      	ldr	r3, [pc, #216]	; (80054f0 <HAL_RCC_OscConfig+0x8f8>)
 8005416:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005418:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800541c:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8005420:	2102      	movs	r1, #2
 8005422:	6019      	str	r1, [r3, #0]
 8005424:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005428:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	fa93 f1a3 	rbit	r1, r3
 8005432:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005436:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 800543a:	6019      	str	r1, [r3, #0]
  return result;
 800543c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005440:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	fab3 f383 	clz	r3, r3
 800544a:	b2db      	uxtb	r3, r3
 800544c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8005450:	b2db      	uxtb	r3, r3
 8005452:	f003 031f 	and.w	r3, r3, #31
 8005456:	2101      	movs	r1, #1
 8005458:	fa01 f303 	lsl.w	r3, r1, r3
 800545c:	4013      	ands	r3, r2
 800545e:	2b00      	cmp	r3, #0
 8005460:	d197      	bne.n	8005392 <HAL_RCC_OscConfig+0x79a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005462:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005466:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f003 0304 	and.w	r3, r3, #4
 8005472:	2b00      	cmp	r3, #0
 8005474:	f000 81a5 	beq.w	80057c2 <HAL_RCC_OscConfig+0xbca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005478:	2300      	movs	r3, #0
 800547a:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800547e:	4b1c      	ldr	r3, [pc, #112]	; (80054f0 <HAL_RCC_OscConfig+0x8f8>)
 8005480:	69db      	ldr	r3, [r3, #28]
 8005482:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005486:	2b00      	cmp	r3, #0
 8005488:	d116      	bne.n	80054b8 <HAL_RCC_OscConfig+0x8c0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800548a:	4b19      	ldr	r3, [pc, #100]	; (80054f0 <HAL_RCC_OscConfig+0x8f8>)
 800548c:	69db      	ldr	r3, [r3, #28]
 800548e:	4a18      	ldr	r2, [pc, #96]	; (80054f0 <HAL_RCC_OscConfig+0x8f8>)
 8005490:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005494:	61d3      	str	r3, [r2, #28]
 8005496:	4b16      	ldr	r3, [pc, #88]	; (80054f0 <HAL_RCC_OscConfig+0x8f8>)
 8005498:	69db      	ldr	r3, [r3, #28]
 800549a:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 800549e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80054a2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80054a6:	601a      	str	r2, [r3, #0]
 80054a8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80054ac:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80054b0:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80054b2:	2301      	movs	r3, #1
 80054b4:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80054b8:	4b0f      	ldr	r3, [pc, #60]	; (80054f8 <HAL_RCC_OscConfig+0x900>)
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d121      	bne.n	8005508 <HAL_RCC_OscConfig+0x910>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80054c4:	4b0c      	ldr	r3, [pc, #48]	; (80054f8 <HAL_RCC_OscConfig+0x900>)
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	4a0b      	ldr	r2, [pc, #44]	; (80054f8 <HAL_RCC_OscConfig+0x900>)
 80054ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80054ce:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80054d0:	f7fc fcec 	bl	8001eac <HAL_GetTick>
 80054d4:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80054d8:	e010      	b.n	80054fc <HAL_RCC_OscConfig+0x904>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80054da:	f7fc fce7 	bl	8001eac <HAL_GetTick>
 80054de:	4602      	mov	r2, r0
 80054e0:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80054e4:	1ad3      	subs	r3, r2, r3
 80054e6:	2b64      	cmp	r3, #100	; 0x64
 80054e8:	d908      	bls.n	80054fc <HAL_RCC_OscConfig+0x904>
        {
          return HAL_TIMEOUT;
 80054ea:	2303      	movs	r3, #3
 80054ec:	e3d1      	b.n	8005c92 <HAL_RCC_OscConfig+0x109a>
 80054ee:	bf00      	nop
 80054f0:	40021000 	.word	0x40021000
 80054f4:	10908120 	.word	0x10908120
 80054f8:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80054fc:	4b8d      	ldr	r3, [pc, #564]	; (8005734 <HAL_RCC_OscConfig+0xb3c>)
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005504:	2b00      	cmp	r3, #0
 8005506:	d0e8      	beq.n	80054da <HAL_RCC_OscConfig+0x8e2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005508:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800550c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	689b      	ldr	r3, [r3, #8]
 8005514:	2b01      	cmp	r3, #1
 8005516:	d106      	bne.n	8005526 <HAL_RCC_OscConfig+0x92e>
 8005518:	4b87      	ldr	r3, [pc, #540]	; (8005738 <HAL_RCC_OscConfig+0xb40>)
 800551a:	6a1b      	ldr	r3, [r3, #32]
 800551c:	4a86      	ldr	r2, [pc, #536]	; (8005738 <HAL_RCC_OscConfig+0xb40>)
 800551e:	f043 0301 	orr.w	r3, r3, #1
 8005522:	6213      	str	r3, [r2, #32]
 8005524:	e035      	b.n	8005592 <HAL_RCC_OscConfig+0x99a>
 8005526:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800552a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	689b      	ldr	r3, [r3, #8]
 8005532:	2b00      	cmp	r3, #0
 8005534:	d10c      	bne.n	8005550 <HAL_RCC_OscConfig+0x958>
 8005536:	4b80      	ldr	r3, [pc, #512]	; (8005738 <HAL_RCC_OscConfig+0xb40>)
 8005538:	6a1b      	ldr	r3, [r3, #32]
 800553a:	4a7f      	ldr	r2, [pc, #508]	; (8005738 <HAL_RCC_OscConfig+0xb40>)
 800553c:	f023 0301 	bic.w	r3, r3, #1
 8005540:	6213      	str	r3, [r2, #32]
 8005542:	4b7d      	ldr	r3, [pc, #500]	; (8005738 <HAL_RCC_OscConfig+0xb40>)
 8005544:	6a1b      	ldr	r3, [r3, #32]
 8005546:	4a7c      	ldr	r2, [pc, #496]	; (8005738 <HAL_RCC_OscConfig+0xb40>)
 8005548:	f023 0304 	bic.w	r3, r3, #4
 800554c:	6213      	str	r3, [r2, #32]
 800554e:	e020      	b.n	8005592 <HAL_RCC_OscConfig+0x99a>
 8005550:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005554:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	689b      	ldr	r3, [r3, #8]
 800555c:	2b05      	cmp	r3, #5
 800555e:	d10c      	bne.n	800557a <HAL_RCC_OscConfig+0x982>
 8005560:	4b75      	ldr	r3, [pc, #468]	; (8005738 <HAL_RCC_OscConfig+0xb40>)
 8005562:	6a1b      	ldr	r3, [r3, #32]
 8005564:	4a74      	ldr	r2, [pc, #464]	; (8005738 <HAL_RCC_OscConfig+0xb40>)
 8005566:	f043 0304 	orr.w	r3, r3, #4
 800556a:	6213      	str	r3, [r2, #32]
 800556c:	4b72      	ldr	r3, [pc, #456]	; (8005738 <HAL_RCC_OscConfig+0xb40>)
 800556e:	6a1b      	ldr	r3, [r3, #32]
 8005570:	4a71      	ldr	r2, [pc, #452]	; (8005738 <HAL_RCC_OscConfig+0xb40>)
 8005572:	f043 0301 	orr.w	r3, r3, #1
 8005576:	6213      	str	r3, [r2, #32]
 8005578:	e00b      	b.n	8005592 <HAL_RCC_OscConfig+0x99a>
 800557a:	4b6f      	ldr	r3, [pc, #444]	; (8005738 <HAL_RCC_OscConfig+0xb40>)
 800557c:	6a1b      	ldr	r3, [r3, #32]
 800557e:	4a6e      	ldr	r2, [pc, #440]	; (8005738 <HAL_RCC_OscConfig+0xb40>)
 8005580:	f023 0301 	bic.w	r3, r3, #1
 8005584:	6213      	str	r3, [r2, #32]
 8005586:	4b6c      	ldr	r3, [pc, #432]	; (8005738 <HAL_RCC_OscConfig+0xb40>)
 8005588:	6a1b      	ldr	r3, [r3, #32]
 800558a:	4a6b      	ldr	r2, [pc, #428]	; (8005738 <HAL_RCC_OscConfig+0xb40>)
 800558c:	f023 0304 	bic.w	r3, r3, #4
 8005590:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005592:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005596:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	689b      	ldr	r3, [r3, #8]
 800559e:	2b00      	cmp	r3, #0
 80055a0:	f000 8081 	beq.w	80056a6 <HAL_RCC_OscConfig+0xaae>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80055a4:	f7fc fc82 	bl	8001eac <HAL_GetTick>
 80055a8:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80055ac:	e00b      	b.n	80055c6 <HAL_RCC_OscConfig+0x9ce>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80055ae:	f7fc fc7d 	bl	8001eac <HAL_GetTick>
 80055b2:	4602      	mov	r2, r0
 80055b4:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80055b8:	1ad3      	subs	r3, r2, r3
 80055ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80055be:	4293      	cmp	r3, r2
 80055c0:	d901      	bls.n	80055c6 <HAL_RCC_OscConfig+0x9ce>
        {
          return HAL_TIMEOUT;
 80055c2:	2303      	movs	r3, #3
 80055c4:	e365      	b.n	8005c92 <HAL_RCC_OscConfig+0x109a>
 80055c6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80055ca:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 80055ce:	2202      	movs	r2, #2
 80055d0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055d2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80055d6:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	fa93 f2a3 	rbit	r2, r3
 80055e0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80055e4:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 80055e8:	601a      	str	r2, [r3, #0]
 80055ea:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80055ee:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80055f2:	2202      	movs	r2, #2
 80055f4:	601a      	str	r2, [r3, #0]
 80055f6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80055fa:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	fa93 f2a3 	rbit	r2, r3
 8005604:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005608:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 800560c:	601a      	str	r2, [r3, #0]
  return result;
 800560e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005612:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8005616:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005618:	fab3 f383 	clz	r3, r3
 800561c:	b2db      	uxtb	r3, r3
 800561e:	095b      	lsrs	r3, r3, #5
 8005620:	b2db      	uxtb	r3, r3
 8005622:	f043 0302 	orr.w	r3, r3, #2
 8005626:	b2db      	uxtb	r3, r3
 8005628:	2b02      	cmp	r3, #2
 800562a:	d102      	bne.n	8005632 <HAL_RCC_OscConfig+0xa3a>
 800562c:	4b42      	ldr	r3, [pc, #264]	; (8005738 <HAL_RCC_OscConfig+0xb40>)
 800562e:	6a1b      	ldr	r3, [r3, #32]
 8005630:	e013      	b.n	800565a <HAL_RCC_OscConfig+0xa62>
 8005632:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005636:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 800563a:	2202      	movs	r2, #2
 800563c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800563e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005642:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	fa93 f2a3 	rbit	r2, r3
 800564c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005650:	f5a3 73ac 	sub.w	r3, r3, #344	; 0x158
 8005654:	601a      	str	r2, [r3, #0]
 8005656:	4b38      	ldr	r3, [pc, #224]	; (8005738 <HAL_RCC_OscConfig+0xb40>)
 8005658:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800565a:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800565e:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8005662:	2102      	movs	r1, #2
 8005664:	6011      	str	r1, [r2, #0]
 8005666:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800566a:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 800566e:	6812      	ldr	r2, [r2, #0]
 8005670:	fa92 f1a2 	rbit	r1, r2
 8005674:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8005678:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 800567c:	6011      	str	r1, [r2, #0]
  return result;
 800567e:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8005682:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 8005686:	6812      	ldr	r2, [r2, #0]
 8005688:	fab2 f282 	clz	r2, r2
 800568c:	b2d2      	uxtb	r2, r2
 800568e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005692:	b2d2      	uxtb	r2, r2
 8005694:	f002 021f 	and.w	r2, r2, #31
 8005698:	2101      	movs	r1, #1
 800569a:	fa01 f202 	lsl.w	r2, r1, r2
 800569e:	4013      	ands	r3, r2
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d084      	beq.n	80055ae <HAL_RCC_OscConfig+0x9b6>
 80056a4:	e083      	b.n	80057ae <HAL_RCC_OscConfig+0xbb6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80056a6:	f7fc fc01 	bl	8001eac <HAL_GetTick>
 80056aa:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80056ae:	e00b      	b.n	80056c8 <HAL_RCC_OscConfig+0xad0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80056b0:	f7fc fbfc 	bl	8001eac <HAL_GetTick>
 80056b4:	4602      	mov	r2, r0
 80056b6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80056ba:	1ad3      	subs	r3, r2, r3
 80056bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80056c0:	4293      	cmp	r3, r2
 80056c2:	d901      	bls.n	80056c8 <HAL_RCC_OscConfig+0xad0>
        {
          return HAL_TIMEOUT;
 80056c4:	2303      	movs	r3, #3
 80056c6:	e2e4      	b.n	8005c92 <HAL_RCC_OscConfig+0x109a>
 80056c8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80056cc:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 80056d0:	2202      	movs	r2, #2
 80056d2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056d4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80056d8:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	fa93 f2a3 	rbit	r2, r3
 80056e2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80056e6:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80056ea:	601a      	str	r2, [r3, #0]
 80056ec:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80056f0:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 80056f4:	2202      	movs	r2, #2
 80056f6:	601a      	str	r2, [r3, #0]
 80056f8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80056fc:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	fa93 f2a3 	rbit	r2, r3
 8005706:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800570a:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 800570e:	601a      	str	r2, [r3, #0]
  return result;
 8005710:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005714:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8005718:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800571a:	fab3 f383 	clz	r3, r3
 800571e:	b2db      	uxtb	r3, r3
 8005720:	095b      	lsrs	r3, r3, #5
 8005722:	b2db      	uxtb	r3, r3
 8005724:	f043 0302 	orr.w	r3, r3, #2
 8005728:	b2db      	uxtb	r3, r3
 800572a:	2b02      	cmp	r3, #2
 800572c:	d106      	bne.n	800573c <HAL_RCC_OscConfig+0xb44>
 800572e:	4b02      	ldr	r3, [pc, #8]	; (8005738 <HAL_RCC_OscConfig+0xb40>)
 8005730:	6a1b      	ldr	r3, [r3, #32]
 8005732:	e017      	b.n	8005764 <HAL_RCC_OscConfig+0xb6c>
 8005734:	40007000 	.word	0x40007000
 8005738:	40021000 	.word	0x40021000
 800573c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005740:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8005744:	2202      	movs	r2, #2
 8005746:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005748:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800574c:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	fa93 f2a3 	rbit	r2, r3
 8005756:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800575a:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 800575e:	601a      	str	r2, [r3, #0]
 8005760:	4bb3      	ldr	r3, [pc, #716]	; (8005a30 <HAL_RCC_OscConfig+0xe38>)
 8005762:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005764:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8005768:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 800576c:	2102      	movs	r1, #2
 800576e:	6011      	str	r1, [r2, #0]
 8005770:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8005774:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8005778:	6812      	ldr	r2, [r2, #0]
 800577a:	fa92 f1a2 	rbit	r1, r2
 800577e:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8005782:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 8005786:	6011      	str	r1, [r2, #0]
  return result;
 8005788:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800578c:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 8005790:	6812      	ldr	r2, [r2, #0]
 8005792:	fab2 f282 	clz	r2, r2
 8005796:	b2d2      	uxtb	r2, r2
 8005798:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800579c:	b2d2      	uxtb	r2, r2
 800579e:	f002 021f 	and.w	r2, r2, #31
 80057a2:	2101      	movs	r1, #1
 80057a4:	fa01 f202 	lsl.w	r2, r1, r2
 80057a8:	4013      	ands	r3, r2
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d180      	bne.n	80056b0 <HAL_RCC_OscConfig+0xab8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80057ae:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 80057b2:	2b01      	cmp	r3, #1
 80057b4:	d105      	bne.n	80057c2 <HAL_RCC_OscConfig+0xbca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80057b6:	4b9e      	ldr	r3, [pc, #632]	; (8005a30 <HAL_RCC_OscConfig+0xe38>)
 80057b8:	69db      	ldr	r3, [r3, #28]
 80057ba:	4a9d      	ldr	r2, [pc, #628]	; (8005a30 <HAL_RCC_OscConfig+0xe38>)
 80057bc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80057c0:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80057c2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80057c6:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	699b      	ldr	r3, [r3, #24]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	f000 825e 	beq.w	8005c90 <HAL_RCC_OscConfig+0x1098>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80057d4:	4b96      	ldr	r3, [pc, #600]	; (8005a30 <HAL_RCC_OscConfig+0xe38>)
 80057d6:	685b      	ldr	r3, [r3, #4]
 80057d8:	f003 030c 	and.w	r3, r3, #12
 80057dc:	2b08      	cmp	r3, #8
 80057de:	f000 821f 	beq.w	8005c20 <HAL_RCC_OscConfig+0x1028>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80057e2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80057e6:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	699b      	ldr	r3, [r3, #24]
 80057ee:	2b02      	cmp	r3, #2
 80057f0:	f040 8170 	bne.w	8005ad4 <HAL_RCC_OscConfig+0xedc>
 80057f4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80057f8:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 80057fc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005800:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005802:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005806:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	fa93 f2a3 	rbit	r2, r3
 8005810:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005814:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8005818:	601a      	str	r2, [r3, #0]
  return result;
 800581a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800581e:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8005822:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005824:	fab3 f383 	clz	r3, r3
 8005828:	b2db      	uxtb	r3, r3
 800582a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800582e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005832:	009b      	lsls	r3, r3, #2
 8005834:	461a      	mov	r2, r3
 8005836:	2300      	movs	r3, #0
 8005838:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800583a:	f7fc fb37 	bl	8001eac <HAL_GetTick>
 800583e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005842:	e009      	b.n	8005858 <HAL_RCC_OscConfig+0xc60>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005844:	f7fc fb32 	bl	8001eac <HAL_GetTick>
 8005848:	4602      	mov	r2, r0
 800584a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800584e:	1ad3      	subs	r3, r2, r3
 8005850:	2b02      	cmp	r3, #2
 8005852:	d901      	bls.n	8005858 <HAL_RCC_OscConfig+0xc60>
          {
            return HAL_TIMEOUT;
 8005854:	2303      	movs	r3, #3
 8005856:	e21c      	b.n	8005c92 <HAL_RCC_OscConfig+0x109a>
 8005858:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800585c:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8005860:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005864:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005866:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800586a:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	fa93 f2a3 	rbit	r2, r3
 8005874:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005878:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 800587c:	601a      	str	r2, [r3, #0]
  return result;
 800587e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005882:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8005886:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005888:	fab3 f383 	clz	r3, r3
 800588c:	b2db      	uxtb	r3, r3
 800588e:	095b      	lsrs	r3, r3, #5
 8005890:	b2db      	uxtb	r3, r3
 8005892:	f043 0301 	orr.w	r3, r3, #1
 8005896:	b2db      	uxtb	r3, r3
 8005898:	2b01      	cmp	r3, #1
 800589a:	d102      	bne.n	80058a2 <HAL_RCC_OscConfig+0xcaa>
 800589c:	4b64      	ldr	r3, [pc, #400]	; (8005a30 <HAL_RCC_OscConfig+0xe38>)
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	e027      	b.n	80058f2 <HAL_RCC_OscConfig+0xcfa>
 80058a2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80058a6:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 80058aa:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80058ae:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058b0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80058b4:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	fa93 f2a3 	rbit	r2, r3
 80058be:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80058c2:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80058c6:	601a      	str	r2, [r3, #0]
 80058c8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80058cc:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80058d0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80058d4:	601a      	str	r2, [r3, #0]
 80058d6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80058da:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	fa93 f2a3 	rbit	r2, r3
 80058e4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80058e8:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 80058ec:	601a      	str	r2, [r3, #0]
 80058ee:	4b50      	ldr	r3, [pc, #320]	; (8005a30 <HAL_RCC_OscConfig+0xe38>)
 80058f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058f2:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80058f6:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 80058fa:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80058fe:	6011      	str	r1, [r2, #0]
 8005900:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8005904:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8005908:	6812      	ldr	r2, [r2, #0]
 800590a:	fa92 f1a2 	rbit	r1, r2
 800590e:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8005912:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 8005916:	6011      	str	r1, [r2, #0]
  return result;
 8005918:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800591c:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 8005920:	6812      	ldr	r2, [r2, #0]
 8005922:	fab2 f282 	clz	r2, r2
 8005926:	b2d2      	uxtb	r2, r2
 8005928:	f042 0220 	orr.w	r2, r2, #32
 800592c:	b2d2      	uxtb	r2, r2
 800592e:	f002 021f 	and.w	r2, r2, #31
 8005932:	2101      	movs	r1, #1
 8005934:	fa01 f202 	lsl.w	r2, r1, r2
 8005938:	4013      	ands	r3, r2
 800593a:	2b00      	cmp	r3, #0
 800593c:	d182      	bne.n	8005844 <HAL_RCC_OscConfig+0xc4c>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800593e:	4b3c      	ldr	r3, [pc, #240]	; (8005a30 <HAL_RCC_OscConfig+0xe38>)
 8005940:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005942:	f023 020f 	bic.w	r2, r3, #15
 8005946:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800594a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005952:	4937      	ldr	r1, [pc, #220]	; (8005a30 <HAL_RCC_OscConfig+0xe38>)
 8005954:	4313      	orrs	r3, r2
 8005956:	62cb      	str	r3, [r1, #44]	; 0x2c
 8005958:	4b35      	ldr	r3, [pc, #212]	; (8005a30 <HAL_RCC_OscConfig+0xe38>)
 800595a:	685b      	ldr	r3, [r3, #4]
 800595c:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 8005960:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005964:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	6a19      	ldr	r1, [r3, #32]
 800596c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005970:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	69db      	ldr	r3, [r3, #28]
 8005978:	430b      	orrs	r3, r1
 800597a:	492d      	ldr	r1, [pc, #180]	; (8005a30 <HAL_RCC_OscConfig+0xe38>)
 800597c:	4313      	orrs	r3, r2
 800597e:	604b      	str	r3, [r1, #4]
 8005980:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005984:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8005988:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800598c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800598e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005992:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	fa93 f2a3 	rbit	r2, r3
 800599c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80059a0:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80059a4:	601a      	str	r2, [r3, #0]
  return result;
 80059a6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80059aa:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80059ae:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80059b0:	fab3 f383 	clz	r3, r3
 80059b4:	b2db      	uxtb	r3, r3
 80059b6:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80059ba:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80059be:	009b      	lsls	r3, r3, #2
 80059c0:	461a      	mov	r2, r3
 80059c2:	2301      	movs	r3, #1
 80059c4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059c6:	f7fc fa71 	bl	8001eac <HAL_GetTick>
 80059ca:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80059ce:	e009      	b.n	80059e4 <HAL_RCC_OscConfig+0xdec>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80059d0:	f7fc fa6c 	bl	8001eac <HAL_GetTick>
 80059d4:	4602      	mov	r2, r0
 80059d6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80059da:	1ad3      	subs	r3, r2, r3
 80059dc:	2b02      	cmp	r3, #2
 80059de:	d901      	bls.n	80059e4 <HAL_RCC_OscConfig+0xdec>
          {
            return HAL_TIMEOUT;
 80059e0:	2303      	movs	r3, #3
 80059e2:	e156      	b.n	8005c92 <HAL_RCC_OscConfig+0x109a>
 80059e4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80059e8:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80059ec:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80059f0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059f2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80059f6:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	fa93 f2a3 	rbit	r2, r3
 8005a00:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005a04:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8005a08:	601a      	str	r2, [r3, #0]
  return result;
 8005a0a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005a0e:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8005a12:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005a14:	fab3 f383 	clz	r3, r3
 8005a18:	b2db      	uxtb	r3, r3
 8005a1a:	095b      	lsrs	r3, r3, #5
 8005a1c:	b2db      	uxtb	r3, r3
 8005a1e:	f043 0301 	orr.w	r3, r3, #1
 8005a22:	b2db      	uxtb	r3, r3
 8005a24:	2b01      	cmp	r3, #1
 8005a26:	d105      	bne.n	8005a34 <HAL_RCC_OscConfig+0xe3c>
 8005a28:	4b01      	ldr	r3, [pc, #4]	; (8005a30 <HAL_RCC_OscConfig+0xe38>)
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	e02a      	b.n	8005a84 <HAL_RCC_OscConfig+0xe8c>
 8005a2e:	bf00      	nop
 8005a30:	40021000 	.word	0x40021000
 8005a34:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005a38:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8005a3c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005a40:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a42:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005a46:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	fa93 f2a3 	rbit	r2, r3
 8005a50:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005a54:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8005a58:	601a      	str	r2, [r3, #0]
 8005a5a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005a5e:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8005a62:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005a66:	601a      	str	r2, [r3, #0]
 8005a68:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005a6c:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	fa93 f2a3 	rbit	r2, r3
 8005a76:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005a7a:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 8005a7e:	601a      	str	r2, [r3, #0]
 8005a80:	4b86      	ldr	r3, [pc, #536]	; (8005c9c <HAL_RCC_OscConfig+0x10a4>)
 8005a82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a84:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8005a88:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8005a8c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005a90:	6011      	str	r1, [r2, #0]
 8005a92:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8005a96:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8005a9a:	6812      	ldr	r2, [r2, #0]
 8005a9c:	fa92 f1a2 	rbit	r1, r2
 8005aa0:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8005aa4:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 8005aa8:	6011      	str	r1, [r2, #0]
  return result;
 8005aaa:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8005aae:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 8005ab2:	6812      	ldr	r2, [r2, #0]
 8005ab4:	fab2 f282 	clz	r2, r2
 8005ab8:	b2d2      	uxtb	r2, r2
 8005aba:	f042 0220 	orr.w	r2, r2, #32
 8005abe:	b2d2      	uxtb	r2, r2
 8005ac0:	f002 021f 	and.w	r2, r2, #31
 8005ac4:	2101      	movs	r1, #1
 8005ac6:	fa01 f202 	lsl.w	r2, r1, r2
 8005aca:	4013      	ands	r3, r2
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	f43f af7f 	beq.w	80059d0 <HAL_RCC_OscConfig+0xdd8>
 8005ad2:	e0dd      	b.n	8005c90 <HAL_RCC_OscConfig+0x1098>
 8005ad4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005ad8:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8005adc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005ae0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ae2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005ae6:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	fa93 f2a3 	rbit	r2, r3
 8005af0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005af4:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8005af8:	601a      	str	r2, [r3, #0]
  return result;
 8005afa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005afe:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8005b02:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b04:	fab3 f383 	clz	r3, r3
 8005b08:	b2db      	uxtb	r3, r3
 8005b0a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005b0e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005b12:	009b      	lsls	r3, r3, #2
 8005b14:	461a      	mov	r2, r3
 8005b16:	2300      	movs	r3, #0
 8005b18:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b1a:	f7fc f9c7 	bl	8001eac <HAL_GetTick>
 8005b1e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005b22:	e009      	b.n	8005b38 <HAL_RCC_OscConfig+0xf40>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005b24:	f7fc f9c2 	bl	8001eac <HAL_GetTick>
 8005b28:	4602      	mov	r2, r0
 8005b2a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8005b2e:	1ad3      	subs	r3, r2, r3
 8005b30:	2b02      	cmp	r3, #2
 8005b32:	d901      	bls.n	8005b38 <HAL_RCC_OscConfig+0xf40>
          {
            return HAL_TIMEOUT;
 8005b34:	2303      	movs	r3, #3
 8005b36:	e0ac      	b.n	8005c92 <HAL_RCC_OscConfig+0x109a>
 8005b38:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005b3c:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8005b40:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005b44:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b46:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005b4a:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	fa93 f2a3 	rbit	r2, r3
 8005b54:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005b58:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8005b5c:	601a      	str	r2, [r3, #0]
  return result;
 8005b5e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005b62:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8005b66:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005b68:	fab3 f383 	clz	r3, r3
 8005b6c:	b2db      	uxtb	r3, r3
 8005b6e:	095b      	lsrs	r3, r3, #5
 8005b70:	b2db      	uxtb	r3, r3
 8005b72:	f043 0301 	orr.w	r3, r3, #1
 8005b76:	b2db      	uxtb	r3, r3
 8005b78:	2b01      	cmp	r3, #1
 8005b7a:	d102      	bne.n	8005b82 <HAL_RCC_OscConfig+0xf8a>
 8005b7c:	4b47      	ldr	r3, [pc, #284]	; (8005c9c <HAL_RCC_OscConfig+0x10a4>)
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	e027      	b.n	8005bd2 <HAL_RCC_OscConfig+0xfda>
 8005b82:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005b86:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8005b8a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005b8e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b90:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005b94:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	fa93 f2a3 	rbit	r2, r3
 8005b9e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005ba2:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8005ba6:	601a      	str	r2, [r3, #0]
 8005ba8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005bac:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8005bb0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005bb4:	601a      	str	r2, [r3, #0]
 8005bb6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005bba:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	fa93 f2a3 	rbit	r2, r3
 8005bc4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005bc8:	f5a3 73f8 	sub.w	r3, r3, #496	; 0x1f0
 8005bcc:	601a      	str	r2, [r3, #0]
 8005bce:	4b33      	ldr	r3, [pc, #204]	; (8005c9c <HAL_RCC_OscConfig+0x10a4>)
 8005bd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bd2:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8005bd6:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8005bda:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005bde:	6011      	str	r1, [r2, #0]
 8005be0:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8005be4:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8005be8:	6812      	ldr	r2, [r2, #0]
 8005bea:	fa92 f1a2 	rbit	r1, r2
 8005bee:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8005bf2:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 8005bf6:	6011      	str	r1, [r2, #0]
  return result;
 8005bf8:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8005bfc:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 8005c00:	6812      	ldr	r2, [r2, #0]
 8005c02:	fab2 f282 	clz	r2, r2
 8005c06:	b2d2      	uxtb	r2, r2
 8005c08:	f042 0220 	orr.w	r2, r2, #32
 8005c0c:	b2d2      	uxtb	r2, r2
 8005c0e:	f002 021f 	and.w	r2, r2, #31
 8005c12:	2101      	movs	r1, #1
 8005c14:	fa01 f202 	lsl.w	r2, r1, r2
 8005c18:	4013      	ands	r3, r2
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d182      	bne.n	8005b24 <HAL_RCC_OscConfig+0xf2c>
 8005c1e:	e037      	b.n	8005c90 <HAL_RCC_OscConfig+0x1098>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005c20:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005c24:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	699b      	ldr	r3, [r3, #24]
 8005c2c:	2b01      	cmp	r3, #1
 8005c2e:	d101      	bne.n	8005c34 <HAL_RCC_OscConfig+0x103c>
      {
        return HAL_ERROR;
 8005c30:	2301      	movs	r3, #1
 8005c32:	e02e      	b.n	8005c92 <HAL_RCC_OscConfig+0x109a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005c34:	4b19      	ldr	r3, [pc, #100]	; (8005c9c <HAL_RCC_OscConfig+0x10a4>)
 8005c36:	685b      	ldr	r3, [r3, #4]
 8005c38:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8005c3c:	4b17      	ldr	r3, [pc, #92]	; (8005c9c <HAL_RCC_OscConfig+0x10a4>)
 8005c3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c40:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8005c44:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8005c48:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 8005c4c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005c50:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	69db      	ldr	r3, [r3, #28]
 8005c58:	429a      	cmp	r2, r3
 8005c5a:	d117      	bne.n	8005c8c <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8005c5c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8005c60:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8005c64:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005c68:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8005c70:	429a      	cmp	r2, r3
 8005c72:	d10b      	bne.n	8005c8c <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8005c74:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005c78:	f003 020f 	and.w	r2, r3, #15
 8005c7c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005c80:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8005c88:	429a      	cmp	r2, r3
 8005c8a:	d001      	beq.n	8005c90 <HAL_RCC_OscConfig+0x1098>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8005c8c:	2301      	movs	r3, #1
 8005c8e:	e000      	b.n	8005c92 <HAL_RCC_OscConfig+0x109a>
        }
      }
    }
  }

  return HAL_OK;
 8005c90:	2300      	movs	r3, #0
}
 8005c92:	4618      	mov	r0, r3
 8005c94:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8005c98:	46bd      	mov	sp, r7
 8005c9a:	bd80      	pop	{r7, pc}
 8005c9c:	40021000 	.word	0x40021000

08005ca0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005ca0:	b580      	push	{r7, lr}
 8005ca2:	b09e      	sub	sp, #120	; 0x78
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	6078      	str	r0, [r7, #4]
 8005ca8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8005caa:	2300      	movs	r3, #0
 8005cac:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d101      	bne.n	8005cb8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005cb4:	2301      	movs	r3, #1
 8005cb6:	e162      	b.n	8005f7e <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005cb8:	4b90      	ldr	r3, [pc, #576]	; (8005efc <HAL_RCC_ClockConfig+0x25c>)
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	f003 0307 	and.w	r3, r3, #7
 8005cc0:	683a      	ldr	r2, [r7, #0]
 8005cc2:	429a      	cmp	r2, r3
 8005cc4:	d910      	bls.n	8005ce8 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005cc6:	4b8d      	ldr	r3, [pc, #564]	; (8005efc <HAL_RCC_ClockConfig+0x25c>)
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	f023 0207 	bic.w	r2, r3, #7
 8005cce:	498b      	ldr	r1, [pc, #556]	; (8005efc <HAL_RCC_ClockConfig+0x25c>)
 8005cd0:	683b      	ldr	r3, [r7, #0]
 8005cd2:	4313      	orrs	r3, r2
 8005cd4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005cd6:	4b89      	ldr	r3, [pc, #548]	; (8005efc <HAL_RCC_ClockConfig+0x25c>)
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	f003 0307 	and.w	r3, r3, #7
 8005cde:	683a      	ldr	r2, [r7, #0]
 8005ce0:	429a      	cmp	r2, r3
 8005ce2:	d001      	beq.n	8005ce8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005ce4:	2301      	movs	r3, #1
 8005ce6:	e14a      	b.n	8005f7e <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	f003 0302 	and.w	r3, r3, #2
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d008      	beq.n	8005d06 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005cf4:	4b82      	ldr	r3, [pc, #520]	; (8005f00 <HAL_RCC_ClockConfig+0x260>)
 8005cf6:	685b      	ldr	r3, [r3, #4]
 8005cf8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	689b      	ldr	r3, [r3, #8]
 8005d00:	497f      	ldr	r1, [pc, #508]	; (8005f00 <HAL_RCC_ClockConfig+0x260>)
 8005d02:	4313      	orrs	r3, r2
 8005d04:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	f003 0301 	and.w	r3, r3, #1
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	f000 80dc 	beq.w	8005ecc <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	685b      	ldr	r3, [r3, #4]
 8005d18:	2b01      	cmp	r3, #1
 8005d1a:	d13c      	bne.n	8005d96 <HAL_RCC_ClockConfig+0xf6>
 8005d1c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005d20:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d22:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005d24:	fa93 f3a3 	rbit	r3, r3
 8005d28:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8005d2a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d2c:	fab3 f383 	clz	r3, r3
 8005d30:	b2db      	uxtb	r3, r3
 8005d32:	095b      	lsrs	r3, r3, #5
 8005d34:	b2db      	uxtb	r3, r3
 8005d36:	f043 0301 	orr.w	r3, r3, #1
 8005d3a:	b2db      	uxtb	r3, r3
 8005d3c:	2b01      	cmp	r3, #1
 8005d3e:	d102      	bne.n	8005d46 <HAL_RCC_ClockConfig+0xa6>
 8005d40:	4b6f      	ldr	r3, [pc, #444]	; (8005f00 <HAL_RCC_ClockConfig+0x260>)
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	e00f      	b.n	8005d66 <HAL_RCC_ClockConfig+0xc6>
 8005d46:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005d4a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d4c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005d4e:	fa93 f3a3 	rbit	r3, r3
 8005d52:	667b      	str	r3, [r7, #100]	; 0x64
 8005d54:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005d58:	663b      	str	r3, [r7, #96]	; 0x60
 8005d5a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005d5c:	fa93 f3a3 	rbit	r3, r3
 8005d60:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005d62:	4b67      	ldr	r3, [pc, #412]	; (8005f00 <HAL_RCC_ClockConfig+0x260>)
 8005d64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d66:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005d6a:	65ba      	str	r2, [r7, #88]	; 0x58
 8005d6c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005d6e:	fa92 f2a2 	rbit	r2, r2
 8005d72:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8005d74:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005d76:	fab2 f282 	clz	r2, r2
 8005d7a:	b2d2      	uxtb	r2, r2
 8005d7c:	f042 0220 	orr.w	r2, r2, #32
 8005d80:	b2d2      	uxtb	r2, r2
 8005d82:	f002 021f 	and.w	r2, r2, #31
 8005d86:	2101      	movs	r1, #1
 8005d88:	fa01 f202 	lsl.w	r2, r1, r2
 8005d8c:	4013      	ands	r3, r2
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d17b      	bne.n	8005e8a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005d92:	2301      	movs	r3, #1
 8005d94:	e0f3      	b.n	8005f7e <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	685b      	ldr	r3, [r3, #4]
 8005d9a:	2b02      	cmp	r3, #2
 8005d9c:	d13c      	bne.n	8005e18 <HAL_RCC_ClockConfig+0x178>
 8005d9e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005da2:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005da4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005da6:	fa93 f3a3 	rbit	r3, r3
 8005daa:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8005dac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005dae:	fab3 f383 	clz	r3, r3
 8005db2:	b2db      	uxtb	r3, r3
 8005db4:	095b      	lsrs	r3, r3, #5
 8005db6:	b2db      	uxtb	r3, r3
 8005db8:	f043 0301 	orr.w	r3, r3, #1
 8005dbc:	b2db      	uxtb	r3, r3
 8005dbe:	2b01      	cmp	r3, #1
 8005dc0:	d102      	bne.n	8005dc8 <HAL_RCC_ClockConfig+0x128>
 8005dc2:	4b4f      	ldr	r3, [pc, #316]	; (8005f00 <HAL_RCC_ClockConfig+0x260>)
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	e00f      	b.n	8005de8 <HAL_RCC_ClockConfig+0x148>
 8005dc8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005dcc:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005dce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005dd0:	fa93 f3a3 	rbit	r3, r3
 8005dd4:	647b      	str	r3, [r7, #68]	; 0x44
 8005dd6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005dda:	643b      	str	r3, [r7, #64]	; 0x40
 8005ddc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005dde:	fa93 f3a3 	rbit	r3, r3
 8005de2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005de4:	4b46      	ldr	r3, [pc, #280]	; (8005f00 <HAL_RCC_ClockConfig+0x260>)
 8005de6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005de8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005dec:	63ba      	str	r2, [r7, #56]	; 0x38
 8005dee:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005df0:	fa92 f2a2 	rbit	r2, r2
 8005df4:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8005df6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005df8:	fab2 f282 	clz	r2, r2
 8005dfc:	b2d2      	uxtb	r2, r2
 8005dfe:	f042 0220 	orr.w	r2, r2, #32
 8005e02:	b2d2      	uxtb	r2, r2
 8005e04:	f002 021f 	and.w	r2, r2, #31
 8005e08:	2101      	movs	r1, #1
 8005e0a:	fa01 f202 	lsl.w	r2, r1, r2
 8005e0e:	4013      	ands	r3, r2
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d13a      	bne.n	8005e8a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005e14:	2301      	movs	r3, #1
 8005e16:	e0b2      	b.n	8005f7e <HAL_RCC_ClockConfig+0x2de>
 8005e18:	2302      	movs	r3, #2
 8005e1a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e1e:	fa93 f3a3 	rbit	r3, r3
 8005e22:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8005e24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e26:	fab3 f383 	clz	r3, r3
 8005e2a:	b2db      	uxtb	r3, r3
 8005e2c:	095b      	lsrs	r3, r3, #5
 8005e2e:	b2db      	uxtb	r3, r3
 8005e30:	f043 0301 	orr.w	r3, r3, #1
 8005e34:	b2db      	uxtb	r3, r3
 8005e36:	2b01      	cmp	r3, #1
 8005e38:	d102      	bne.n	8005e40 <HAL_RCC_ClockConfig+0x1a0>
 8005e3a:	4b31      	ldr	r3, [pc, #196]	; (8005f00 <HAL_RCC_ClockConfig+0x260>)
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	e00d      	b.n	8005e5c <HAL_RCC_ClockConfig+0x1bc>
 8005e40:	2302      	movs	r3, #2
 8005e42:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e46:	fa93 f3a3 	rbit	r3, r3
 8005e4a:	627b      	str	r3, [r7, #36]	; 0x24
 8005e4c:	2302      	movs	r3, #2
 8005e4e:	623b      	str	r3, [r7, #32]
 8005e50:	6a3b      	ldr	r3, [r7, #32]
 8005e52:	fa93 f3a3 	rbit	r3, r3
 8005e56:	61fb      	str	r3, [r7, #28]
 8005e58:	4b29      	ldr	r3, [pc, #164]	; (8005f00 <HAL_RCC_ClockConfig+0x260>)
 8005e5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e5c:	2202      	movs	r2, #2
 8005e5e:	61ba      	str	r2, [r7, #24]
 8005e60:	69ba      	ldr	r2, [r7, #24]
 8005e62:	fa92 f2a2 	rbit	r2, r2
 8005e66:	617a      	str	r2, [r7, #20]
  return result;
 8005e68:	697a      	ldr	r2, [r7, #20]
 8005e6a:	fab2 f282 	clz	r2, r2
 8005e6e:	b2d2      	uxtb	r2, r2
 8005e70:	f042 0220 	orr.w	r2, r2, #32
 8005e74:	b2d2      	uxtb	r2, r2
 8005e76:	f002 021f 	and.w	r2, r2, #31
 8005e7a:	2101      	movs	r1, #1
 8005e7c:	fa01 f202 	lsl.w	r2, r1, r2
 8005e80:	4013      	ands	r3, r2
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d101      	bne.n	8005e8a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005e86:	2301      	movs	r3, #1
 8005e88:	e079      	b.n	8005f7e <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005e8a:	4b1d      	ldr	r3, [pc, #116]	; (8005f00 <HAL_RCC_ClockConfig+0x260>)
 8005e8c:	685b      	ldr	r3, [r3, #4]
 8005e8e:	f023 0203 	bic.w	r2, r3, #3
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	685b      	ldr	r3, [r3, #4]
 8005e96:	491a      	ldr	r1, [pc, #104]	; (8005f00 <HAL_RCC_ClockConfig+0x260>)
 8005e98:	4313      	orrs	r3, r2
 8005e9a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005e9c:	f7fc f806 	bl	8001eac <HAL_GetTick>
 8005ea0:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ea2:	e00a      	b.n	8005eba <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005ea4:	f7fc f802 	bl	8001eac <HAL_GetTick>
 8005ea8:	4602      	mov	r2, r0
 8005eaa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005eac:	1ad3      	subs	r3, r2, r3
 8005eae:	f241 3288 	movw	r2, #5000	; 0x1388
 8005eb2:	4293      	cmp	r3, r2
 8005eb4:	d901      	bls.n	8005eba <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8005eb6:	2303      	movs	r3, #3
 8005eb8:	e061      	b.n	8005f7e <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005eba:	4b11      	ldr	r3, [pc, #68]	; (8005f00 <HAL_RCC_ClockConfig+0x260>)
 8005ebc:	685b      	ldr	r3, [r3, #4]
 8005ebe:	f003 020c 	and.w	r2, r3, #12
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	685b      	ldr	r3, [r3, #4]
 8005ec6:	009b      	lsls	r3, r3, #2
 8005ec8:	429a      	cmp	r2, r3
 8005eca:	d1eb      	bne.n	8005ea4 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005ecc:	4b0b      	ldr	r3, [pc, #44]	; (8005efc <HAL_RCC_ClockConfig+0x25c>)
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	f003 0307 	and.w	r3, r3, #7
 8005ed4:	683a      	ldr	r2, [r7, #0]
 8005ed6:	429a      	cmp	r2, r3
 8005ed8:	d214      	bcs.n	8005f04 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005eda:	4b08      	ldr	r3, [pc, #32]	; (8005efc <HAL_RCC_ClockConfig+0x25c>)
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	f023 0207 	bic.w	r2, r3, #7
 8005ee2:	4906      	ldr	r1, [pc, #24]	; (8005efc <HAL_RCC_ClockConfig+0x25c>)
 8005ee4:	683b      	ldr	r3, [r7, #0]
 8005ee6:	4313      	orrs	r3, r2
 8005ee8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005eea:	4b04      	ldr	r3, [pc, #16]	; (8005efc <HAL_RCC_ClockConfig+0x25c>)
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	f003 0307 	and.w	r3, r3, #7
 8005ef2:	683a      	ldr	r2, [r7, #0]
 8005ef4:	429a      	cmp	r2, r3
 8005ef6:	d005      	beq.n	8005f04 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8005ef8:	2301      	movs	r3, #1
 8005efa:	e040      	b.n	8005f7e <HAL_RCC_ClockConfig+0x2de>
 8005efc:	40022000 	.word	0x40022000
 8005f00:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	f003 0304 	and.w	r3, r3, #4
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d008      	beq.n	8005f22 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005f10:	4b1d      	ldr	r3, [pc, #116]	; (8005f88 <HAL_RCC_ClockConfig+0x2e8>)
 8005f12:	685b      	ldr	r3, [r3, #4]
 8005f14:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	68db      	ldr	r3, [r3, #12]
 8005f1c:	491a      	ldr	r1, [pc, #104]	; (8005f88 <HAL_RCC_ClockConfig+0x2e8>)
 8005f1e:	4313      	orrs	r3, r2
 8005f20:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	f003 0308 	and.w	r3, r3, #8
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d009      	beq.n	8005f42 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005f2e:	4b16      	ldr	r3, [pc, #88]	; (8005f88 <HAL_RCC_ClockConfig+0x2e8>)
 8005f30:	685b      	ldr	r3, [r3, #4]
 8005f32:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	691b      	ldr	r3, [r3, #16]
 8005f3a:	00db      	lsls	r3, r3, #3
 8005f3c:	4912      	ldr	r1, [pc, #72]	; (8005f88 <HAL_RCC_ClockConfig+0x2e8>)
 8005f3e:	4313      	orrs	r3, r2
 8005f40:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8005f42:	f000 f829 	bl	8005f98 <HAL_RCC_GetSysClockFreq>
 8005f46:	4601      	mov	r1, r0
 8005f48:	4b0f      	ldr	r3, [pc, #60]	; (8005f88 <HAL_RCC_ClockConfig+0x2e8>)
 8005f4a:	685b      	ldr	r3, [r3, #4]
 8005f4c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005f50:	22f0      	movs	r2, #240	; 0xf0
 8005f52:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f54:	693a      	ldr	r2, [r7, #16]
 8005f56:	fa92 f2a2 	rbit	r2, r2
 8005f5a:	60fa      	str	r2, [r7, #12]
  return result;
 8005f5c:	68fa      	ldr	r2, [r7, #12]
 8005f5e:	fab2 f282 	clz	r2, r2
 8005f62:	b2d2      	uxtb	r2, r2
 8005f64:	40d3      	lsrs	r3, r2
 8005f66:	4a09      	ldr	r2, [pc, #36]	; (8005f8c <HAL_RCC_ClockConfig+0x2ec>)
 8005f68:	5cd3      	ldrb	r3, [r2, r3]
 8005f6a:	fa21 f303 	lsr.w	r3, r1, r3
 8005f6e:	4a08      	ldr	r2, [pc, #32]	; (8005f90 <HAL_RCC_ClockConfig+0x2f0>)
 8005f70:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8005f72:	4b08      	ldr	r3, [pc, #32]	; (8005f94 <HAL_RCC_ClockConfig+0x2f4>)
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	4618      	mov	r0, r3
 8005f78:	f7fb ff54 	bl	8001e24 <HAL_InitTick>
  
  return HAL_OK;
 8005f7c:	2300      	movs	r3, #0
}
 8005f7e:	4618      	mov	r0, r3
 8005f80:	3778      	adds	r7, #120	; 0x78
 8005f82:	46bd      	mov	sp, r7
 8005f84:	bd80      	pop	{r7, pc}
 8005f86:	bf00      	nop
 8005f88:	40021000 	.word	0x40021000
 8005f8c:	0800a458 	.word	0x0800a458
 8005f90:	20000004 	.word	0x20000004
 8005f94:	20000008 	.word	0x20000008

08005f98 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005f98:	b480      	push	{r7}
 8005f9a:	b08b      	sub	sp, #44	; 0x2c
 8005f9c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005f9e:	2300      	movs	r3, #0
 8005fa0:	61fb      	str	r3, [r7, #28]
 8005fa2:	2300      	movs	r3, #0
 8005fa4:	61bb      	str	r3, [r7, #24]
 8005fa6:	2300      	movs	r3, #0
 8005fa8:	627b      	str	r3, [r7, #36]	; 0x24
 8005faa:	2300      	movs	r3, #0
 8005fac:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8005fae:	2300      	movs	r3, #0
 8005fb0:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8005fb2:	4b2a      	ldr	r3, [pc, #168]	; (800605c <HAL_RCC_GetSysClockFreq+0xc4>)
 8005fb4:	685b      	ldr	r3, [r3, #4]
 8005fb6:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005fb8:	69fb      	ldr	r3, [r7, #28]
 8005fba:	f003 030c 	and.w	r3, r3, #12
 8005fbe:	2b04      	cmp	r3, #4
 8005fc0:	d002      	beq.n	8005fc8 <HAL_RCC_GetSysClockFreq+0x30>
 8005fc2:	2b08      	cmp	r3, #8
 8005fc4:	d003      	beq.n	8005fce <HAL_RCC_GetSysClockFreq+0x36>
 8005fc6:	e03f      	b.n	8006048 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005fc8:	4b25      	ldr	r3, [pc, #148]	; (8006060 <HAL_RCC_GetSysClockFreq+0xc8>)
 8005fca:	623b      	str	r3, [r7, #32]
      break;
 8005fcc:	e03f      	b.n	800604e <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8005fce:	69fb      	ldr	r3, [r7, #28]
 8005fd0:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8005fd4:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8005fd8:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005fda:	68ba      	ldr	r2, [r7, #8]
 8005fdc:	fa92 f2a2 	rbit	r2, r2
 8005fe0:	607a      	str	r2, [r7, #4]
  return result;
 8005fe2:	687a      	ldr	r2, [r7, #4]
 8005fe4:	fab2 f282 	clz	r2, r2
 8005fe8:	b2d2      	uxtb	r2, r2
 8005fea:	40d3      	lsrs	r3, r2
 8005fec:	4a1d      	ldr	r2, [pc, #116]	; (8006064 <HAL_RCC_GetSysClockFreq+0xcc>)
 8005fee:	5cd3      	ldrb	r3, [r2, r3]
 8005ff0:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8005ff2:	4b1a      	ldr	r3, [pc, #104]	; (800605c <HAL_RCC_GetSysClockFreq+0xc4>)
 8005ff4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ff6:	f003 030f 	and.w	r3, r3, #15
 8005ffa:	220f      	movs	r2, #15
 8005ffc:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ffe:	693a      	ldr	r2, [r7, #16]
 8006000:	fa92 f2a2 	rbit	r2, r2
 8006004:	60fa      	str	r2, [r7, #12]
  return result;
 8006006:	68fa      	ldr	r2, [r7, #12]
 8006008:	fab2 f282 	clz	r2, r2
 800600c:	b2d2      	uxtb	r2, r2
 800600e:	40d3      	lsrs	r3, r2
 8006010:	4a15      	ldr	r2, [pc, #84]	; (8006068 <HAL_RCC_GetSysClockFreq+0xd0>)
 8006012:	5cd3      	ldrb	r3, [r2, r3]
 8006014:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8006016:	69fb      	ldr	r3, [r7, #28]
 8006018:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800601c:	2b00      	cmp	r3, #0
 800601e:	d008      	beq.n	8006032 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8006020:	4a0f      	ldr	r2, [pc, #60]	; (8006060 <HAL_RCC_GetSysClockFreq+0xc8>)
 8006022:	69bb      	ldr	r3, [r7, #24]
 8006024:	fbb2 f2f3 	udiv	r2, r2, r3
 8006028:	697b      	ldr	r3, [r7, #20]
 800602a:	fb02 f303 	mul.w	r3, r2, r3
 800602e:	627b      	str	r3, [r7, #36]	; 0x24
 8006030:	e007      	b.n	8006042 <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8006032:	4a0b      	ldr	r2, [pc, #44]	; (8006060 <HAL_RCC_GetSysClockFreq+0xc8>)
 8006034:	69bb      	ldr	r3, [r7, #24]
 8006036:	fbb2 f2f3 	udiv	r2, r2, r3
 800603a:	697b      	ldr	r3, [r7, #20]
 800603c:	fb02 f303 	mul.w	r3, r2, r3
 8006040:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8006042:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006044:	623b      	str	r3, [r7, #32]
      break;
 8006046:	e002      	b.n	800604e <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8006048:	4b05      	ldr	r3, [pc, #20]	; (8006060 <HAL_RCC_GetSysClockFreq+0xc8>)
 800604a:	623b      	str	r3, [r7, #32]
      break;
 800604c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800604e:	6a3b      	ldr	r3, [r7, #32]
}
 8006050:	4618      	mov	r0, r3
 8006052:	372c      	adds	r7, #44	; 0x2c
 8006054:	46bd      	mov	sp, r7
 8006056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800605a:	4770      	bx	lr
 800605c:	40021000 	.word	0x40021000
 8006060:	007a1200 	.word	0x007a1200
 8006064:	0800a468 	.word	0x0800a468
 8006068:	0800a478 	.word	0x0800a478

0800606c <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800606c:	b580      	push	{r7, lr}
 800606e:	b092      	sub	sp, #72	; 0x48
 8006070:	af00      	add	r7, sp, #0
 8006072:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006074:	2300      	movs	r3, #0
 8006076:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8006078:	2300      	movs	r3, #0
 800607a:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 800607c:	2300      	movs	r3, #0
 800607e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800608a:	2b00      	cmp	r3, #0
 800608c:	f000 80d4 	beq.w	8006238 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006090:	4b4e      	ldr	r3, [pc, #312]	; (80061cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006092:	69db      	ldr	r3, [r3, #28]
 8006094:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006098:	2b00      	cmp	r3, #0
 800609a:	d10e      	bne.n	80060ba <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800609c:	4b4b      	ldr	r3, [pc, #300]	; (80061cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800609e:	69db      	ldr	r3, [r3, #28]
 80060a0:	4a4a      	ldr	r2, [pc, #296]	; (80061cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80060a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80060a6:	61d3      	str	r3, [r2, #28]
 80060a8:	4b48      	ldr	r3, [pc, #288]	; (80061cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80060aa:	69db      	ldr	r3, [r3, #28]
 80060ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80060b0:	60bb      	str	r3, [r7, #8]
 80060b2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80060b4:	2301      	movs	r3, #1
 80060b6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80060ba:	4b45      	ldr	r3, [pc, #276]	; (80061d0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d118      	bne.n	80060f8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80060c6:	4b42      	ldr	r3, [pc, #264]	; (80061d0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	4a41      	ldr	r2, [pc, #260]	; (80061d0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80060cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80060d0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80060d2:	f7fb feeb 	bl	8001eac <HAL_GetTick>
 80060d6:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80060d8:	e008      	b.n	80060ec <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80060da:	f7fb fee7 	bl	8001eac <HAL_GetTick>
 80060de:	4602      	mov	r2, r0
 80060e0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80060e2:	1ad3      	subs	r3, r2, r3
 80060e4:	2b64      	cmp	r3, #100	; 0x64
 80060e6:	d901      	bls.n	80060ec <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80060e8:	2303      	movs	r3, #3
 80060ea:	e1d6      	b.n	800649a <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80060ec:	4b38      	ldr	r3, [pc, #224]	; (80061d0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d0f0      	beq.n	80060da <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80060f8:	4b34      	ldr	r3, [pc, #208]	; (80061cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80060fa:	6a1b      	ldr	r3, [r3, #32]
 80060fc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006100:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006102:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006104:	2b00      	cmp	r3, #0
 8006106:	f000 8084 	beq.w	8006212 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	685b      	ldr	r3, [r3, #4]
 800610e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006112:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006114:	429a      	cmp	r2, r3
 8006116:	d07c      	beq.n	8006212 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006118:	4b2c      	ldr	r3, [pc, #176]	; (80061cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800611a:	6a1b      	ldr	r3, [r3, #32]
 800611c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006120:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006122:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006126:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006128:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800612a:	fa93 f3a3 	rbit	r3, r3
 800612e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8006130:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006132:	fab3 f383 	clz	r3, r3
 8006136:	b2db      	uxtb	r3, r3
 8006138:	461a      	mov	r2, r3
 800613a:	4b26      	ldr	r3, [pc, #152]	; (80061d4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800613c:	4413      	add	r3, r2
 800613e:	009b      	lsls	r3, r3, #2
 8006140:	461a      	mov	r2, r3
 8006142:	2301      	movs	r3, #1
 8006144:	6013      	str	r3, [r2, #0]
 8006146:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800614a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800614c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800614e:	fa93 f3a3 	rbit	r3, r3
 8006152:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8006154:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006156:	fab3 f383 	clz	r3, r3
 800615a:	b2db      	uxtb	r3, r3
 800615c:	461a      	mov	r2, r3
 800615e:	4b1d      	ldr	r3, [pc, #116]	; (80061d4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006160:	4413      	add	r3, r2
 8006162:	009b      	lsls	r3, r3, #2
 8006164:	461a      	mov	r2, r3
 8006166:	2300      	movs	r3, #0
 8006168:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800616a:	4a18      	ldr	r2, [pc, #96]	; (80061cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800616c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800616e:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006170:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006172:	f003 0301 	and.w	r3, r3, #1
 8006176:	2b00      	cmp	r3, #0
 8006178:	d04b      	beq.n	8006212 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800617a:	f7fb fe97 	bl	8001eac <HAL_GetTick>
 800617e:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006180:	e00a      	b.n	8006198 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006182:	f7fb fe93 	bl	8001eac <HAL_GetTick>
 8006186:	4602      	mov	r2, r0
 8006188:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800618a:	1ad3      	subs	r3, r2, r3
 800618c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006190:	4293      	cmp	r3, r2
 8006192:	d901      	bls.n	8006198 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8006194:	2303      	movs	r3, #3
 8006196:	e180      	b.n	800649a <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8006198:	2302      	movs	r3, #2
 800619a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800619c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800619e:	fa93 f3a3 	rbit	r3, r3
 80061a2:	627b      	str	r3, [r7, #36]	; 0x24
 80061a4:	2302      	movs	r3, #2
 80061a6:	623b      	str	r3, [r7, #32]
 80061a8:	6a3b      	ldr	r3, [r7, #32]
 80061aa:	fa93 f3a3 	rbit	r3, r3
 80061ae:	61fb      	str	r3, [r7, #28]
  return result;
 80061b0:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80061b2:	fab3 f383 	clz	r3, r3
 80061b6:	b2db      	uxtb	r3, r3
 80061b8:	095b      	lsrs	r3, r3, #5
 80061ba:	b2db      	uxtb	r3, r3
 80061bc:	f043 0302 	orr.w	r3, r3, #2
 80061c0:	b2db      	uxtb	r3, r3
 80061c2:	2b02      	cmp	r3, #2
 80061c4:	d108      	bne.n	80061d8 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80061c6:	4b01      	ldr	r3, [pc, #4]	; (80061cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80061c8:	6a1b      	ldr	r3, [r3, #32]
 80061ca:	e00d      	b.n	80061e8 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 80061cc:	40021000 	.word	0x40021000
 80061d0:	40007000 	.word	0x40007000
 80061d4:	10908100 	.word	0x10908100
 80061d8:	2302      	movs	r3, #2
 80061da:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061dc:	69bb      	ldr	r3, [r7, #24]
 80061de:	fa93 f3a3 	rbit	r3, r3
 80061e2:	617b      	str	r3, [r7, #20]
 80061e4:	4b9a      	ldr	r3, [pc, #616]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80061e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061e8:	2202      	movs	r2, #2
 80061ea:	613a      	str	r2, [r7, #16]
 80061ec:	693a      	ldr	r2, [r7, #16]
 80061ee:	fa92 f2a2 	rbit	r2, r2
 80061f2:	60fa      	str	r2, [r7, #12]
  return result;
 80061f4:	68fa      	ldr	r2, [r7, #12]
 80061f6:	fab2 f282 	clz	r2, r2
 80061fa:	b2d2      	uxtb	r2, r2
 80061fc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006200:	b2d2      	uxtb	r2, r2
 8006202:	f002 021f 	and.w	r2, r2, #31
 8006206:	2101      	movs	r1, #1
 8006208:	fa01 f202 	lsl.w	r2, r1, r2
 800620c:	4013      	ands	r3, r2
 800620e:	2b00      	cmp	r3, #0
 8006210:	d0b7      	beq.n	8006182 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8006212:	4b8f      	ldr	r3, [pc, #572]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006214:	6a1b      	ldr	r3, [r3, #32]
 8006216:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	685b      	ldr	r3, [r3, #4]
 800621e:	498c      	ldr	r1, [pc, #560]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006220:	4313      	orrs	r3, r2
 8006222:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8006224:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8006228:	2b01      	cmp	r3, #1
 800622a:	d105      	bne.n	8006238 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800622c:	4b88      	ldr	r3, [pc, #544]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800622e:	69db      	ldr	r3, [r3, #28]
 8006230:	4a87      	ldr	r2, [pc, #540]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006232:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006236:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	f003 0301 	and.w	r3, r3, #1
 8006240:	2b00      	cmp	r3, #0
 8006242:	d008      	beq.n	8006256 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006244:	4b82      	ldr	r3, [pc, #520]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006246:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006248:	f023 0203 	bic.w	r2, r3, #3
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	689b      	ldr	r3, [r3, #8]
 8006250:	497f      	ldr	r1, [pc, #508]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006252:	4313      	orrs	r3, r2
 8006254:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	f003 0302 	and.w	r3, r3, #2
 800625e:	2b00      	cmp	r3, #0
 8006260:	d008      	beq.n	8006274 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006262:	4b7b      	ldr	r3, [pc, #492]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006264:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006266:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	68db      	ldr	r3, [r3, #12]
 800626e:	4978      	ldr	r1, [pc, #480]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006270:	4313      	orrs	r3, r2
 8006272:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	f003 0304 	and.w	r3, r3, #4
 800627c:	2b00      	cmp	r3, #0
 800627e:	d008      	beq.n	8006292 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006280:	4b73      	ldr	r3, [pc, #460]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006282:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006284:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	691b      	ldr	r3, [r3, #16]
 800628c:	4970      	ldr	r1, [pc, #448]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800628e:	4313      	orrs	r3, r2
 8006290:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	f003 0320 	and.w	r3, r3, #32
 800629a:	2b00      	cmp	r3, #0
 800629c:	d008      	beq.n	80062b0 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800629e:	4b6c      	ldr	r3, [pc, #432]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80062a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062a2:	f023 0210 	bic.w	r2, r3, #16
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	69db      	ldr	r3, [r3, #28]
 80062aa:	4969      	ldr	r1, [pc, #420]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80062ac:	4313      	orrs	r3, r2
 80062ae:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d008      	beq.n	80062ce <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80062bc:	4b64      	ldr	r3, [pc, #400]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80062be:	685b      	ldr	r3, [r3, #4]
 80062c0:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062c8:	4961      	ldr	r1, [pc, #388]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80062ca:	4313      	orrs	r3, r2
 80062cc:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d008      	beq.n	80062ec <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80062da:	4b5d      	ldr	r3, [pc, #372]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80062dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062de:	f023 0220 	bic.w	r2, r3, #32
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	6a1b      	ldr	r3, [r3, #32]
 80062e6:	495a      	ldr	r1, [pc, #360]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80062e8:	4313      	orrs	r3, r2
 80062ea:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d008      	beq.n	800630a <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80062f8:	4b55      	ldr	r3, [pc, #340]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80062fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062fc:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006304:	4952      	ldr	r1, [pc, #328]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006306:	4313      	orrs	r3, r2
 8006308:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	f003 0308 	and.w	r3, r3, #8
 8006312:	2b00      	cmp	r3, #0
 8006314:	d008      	beq.n	8006328 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006316:	4b4e      	ldr	r3, [pc, #312]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006318:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800631a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	695b      	ldr	r3, [r3, #20]
 8006322:	494b      	ldr	r1, [pc, #300]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006324:	4313      	orrs	r3, r2
 8006326:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	f003 0310 	and.w	r3, r3, #16
 8006330:	2b00      	cmp	r3, #0
 8006332:	d008      	beq.n	8006346 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006334:	4b46      	ldr	r3, [pc, #280]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006336:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006338:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	699b      	ldr	r3, [r3, #24]
 8006340:	4943      	ldr	r1, [pc, #268]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006342:	4313      	orrs	r3, r2
 8006344:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800634e:	2b00      	cmp	r3, #0
 8006350:	d008      	beq.n	8006364 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006352:	4b3f      	ldr	r3, [pc, #252]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006354:	685b      	ldr	r3, [r3, #4]
 8006356:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800635e:	493c      	ldr	r1, [pc, #240]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006360:	4313      	orrs	r3, r2
 8006362:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800636c:	2b00      	cmp	r3, #0
 800636e:	d008      	beq.n	8006382 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8006370:	4b37      	ldr	r3, [pc, #220]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006372:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006374:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800637c:	4934      	ldr	r1, [pc, #208]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800637e:	4313      	orrs	r3, r2
 8006380:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800638a:	2b00      	cmp	r3, #0
 800638c:	d008      	beq.n	80063a0 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 800638e:	4b30      	ldr	r3, [pc, #192]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006390:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006392:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800639a:	492d      	ldr	r1, [pc, #180]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800639c:	4313      	orrs	r3, r2
 800639e:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d008      	beq.n	80063be <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80063ac:	4b28      	ldr	r3, [pc, #160]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80063ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063b0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80063b8:	4925      	ldr	r1, [pc, #148]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80063ba:	4313      	orrs	r3, r2
 80063bc:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d008      	beq.n	80063dc <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 80063ca:	4b21      	ldr	r3, [pc, #132]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80063cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063ce:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063d6:	491e      	ldr	r1, [pc, #120]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80063d8:	4313      	orrs	r3, r2
 80063da:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d008      	beq.n	80063fa <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 80063e8:	4b19      	ldr	r3, [pc, #100]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80063ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063ec:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063f4:	4916      	ldr	r1, [pc, #88]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80063f6:	4313      	orrs	r3, r2
 80063f8:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006402:	2b00      	cmp	r3, #0
 8006404:	d008      	beq.n	8006418 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8006406:	4b12      	ldr	r3, [pc, #72]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006408:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800640a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006412:	490f      	ldr	r1, [pc, #60]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006414:	4313      	orrs	r3, r2
 8006416:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006420:	2b00      	cmp	r3, #0
 8006422:	d008      	beq.n	8006436 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8006424:	4b0a      	ldr	r3, [pc, #40]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006426:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006428:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006430:	4907      	ldr	r1, [pc, #28]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006432:	4313      	orrs	r3, r2
 8006434:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800643e:	2b00      	cmp	r3, #0
 8006440:	d00c      	beq.n	800645c <HAL_RCCEx_PeriphCLKConfig+0x3f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8006442:	4b03      	ldr	r3, [pc, #12]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006444:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006446:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	e002      	b.n	8006454 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 800644e:	bf00      	nop
 8006450:	40021000 	.word	0x40021000
 8006454:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006456:	4913      	ldr	r1, [pc, #76]	; (80064a4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8006458:	4313      	orrs	r3, r2
 800645a:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006464:	2b00      	cmp	r3, #0
 8006466:	d008      	beq.n	800647a <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8006468:	4b0e      	ldr	r3, [pc, #56]	; (80064a4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800646a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800646c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006474:	490b      	ldr	r1, [pc, #44]	; (80064a4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8006476:	4313      	orrs	r3, r2
 8006478:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006482:	2b00      	cmp	r3, #0
 8006484:	d008      	beq.n	8006498 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8006486:	4b07      	ldr	r3, [pc, #28]	; (80064a4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8006488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800648a:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006492:	4904      	ldr	r1, [pc, #16]	; (80064a4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8006494:	4313      	orrs	r3, r2
 8006496:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8006498:	2300      	movs	r3, #0
}
 800649a:	4618      	mov	r0, r3
 800649c:	3748      	adds	r7, #72	; 0x48
 800649e:	46bd      	mov	sp, r7
 80064a0:	bd80      	pop	{r7, pc}
 80064a2:	bf00      	nop
 80064a4:	40021000 	.word	0x40021000

080064a8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80064a8:	b580      	push	{r7, lr}
 80064aa:	b082      	sub	sp, #8
 80064ac:	af00      	add	r7, sp, #0
 80064ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d101      	bne.n	80064ba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80064b6:	2301      	movs	r3, #1
 80064b8:	e049      	b.n	800654e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80064c0:	b2db      	uxtb	r3, r3
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d106      	bne.n	80064d4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	2200      	movs	r2, #0
 80064ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80064ce:	6878      	ldr	r0, [r7, #4]
 80064d0:	f7fb fa8a 	bl	80019e8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	2202      	movs	r2, #2
 80064d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681a      	ldr	r2, [r3, #0]
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	3304      	adds	r3, #4
 80064e4:	4619      	mov	r1, r3
 80064e6:	4610      	mov	r0, r2
 80064e8:	f000 fd30 	bl	8006f4c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	2201      	movs	r2, #1
 80064f0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	2201      	movs	r2, #1
 80064f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	2201      	movs	r2, #1
 8006500:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	2201      	movs	r2, #1
 8006508:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	2201      	movs	r2, #1
 8006510:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	2201      	movs	r2, #1
 8006518:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	2201      	movs	r2, #1
 8006520:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	2201      	movs	r2, #1
 8006528:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	2201      	movs	r2, #1
 8006530:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2201      	movs	r2, #1
 8006538:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	2201      	movs	r2, #1
 8006540:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	2201      	movs	r2, #1
 8006548:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800654c:	2300      	movs	r3, #0
}
 800654e:	4618      	mov	r0, r3
 8006550:	3708      	adds	r7, #8
 8006552:	46bd      	mov	sp, r7
 8006554:	bd80      	pop	{r7, pc}
	...

08006558 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006558:	b480      	push	{r7}
 800655a:	b085      	sub	sp, #20
 800655c:	af00      	add	r7, sp, #0
 800655e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006566:	b2db      	uxtb	r3, r3
 8006568:	2b01      	cmp	r3, #1
 800656a:	d001      	beq.n	8006570 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800656c:	2301      	movs	r3, #1
 800656e:	e04f      	b.n	8006610 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	2202      	movs	r2, #2
 8006574:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	68da      	ldr	r2, [r3, #12]
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	f042 0201 	orr.w	r2, r2, #1
 8006586:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	4a23      	ldr	r2, [pc, #140]	; (800661c <HAL_TIM_Base_Start_IT+0xc4>)
 800658e:	4293      	cmp	r3, r2
 8006590:	d01d      	beq.n	80065ce <HAL_TIM_Base_Start_IT+0x76>
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800659a:	d018      	beq.n	80065ce <HAL_TIM_Base_Start_IT+0x76>
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	4a1f      	ldr	r2, [pc, #124]	; (8006620 <HAL_TIM_Base_Start_IT+0xc8>)
 80065a2:	4293      	cmp	r3, r2
 80065a4:	d013      	beq.n	80065ce <HAL_TIM_Base_Start_IT+0x76>
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	4a1e      	ldr	r2, [pc, #120]	; (8006624 <HAL_TIM_Base_Start_IT+0xcc>)
 80065ac:	4293      	cmp	r3, r2
 80065ae:	d00e      	beq.n	80065ce <HAL_TIM_Base_Start_IT+0x76>
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	4a1c      	ldr	r2, [pc, #112]	; (8006628 <HAL_TIM_Base_Start_IT+0xd0>)
 80065b6:	4293      	cmp	r3, r2
 80065b8:	d009      	beq.n	80065ce <HAL_TIM_Base_Start_IT+0x76>
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	4a1b      	ldr	r2, [pc, #108]	; (800662c <HAL_TIM_Base_Start_IT+0xd4>)
 80065c0:	4293      	cmp	r3, r2
 80065c2:	d004      	beq.n	80065ce <HAL_TIM_Base_Start_IT+0x76>
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	4a19      	ldr	r2, [pc, #100]	; (8006630 <HAL_TIM_Base_Start_IT+0xd8>)
 80065ca:	4293      	cmp	r3, r2
 80065cc:	d115      	bne.n	80065fa <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	689a      	ldr	r2, [r3, #8]
 80065d4:	4b17      	ldr	r3, [pc, #92]	; (8006634 <HAL_TIM_Base_Start_IT+0xdc>)
 80065d6:	4013      	ands	r3, r2
 80065d8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	2b06      	cmp	r3, #6
 80065de:	d015      	beq.n	800660c <HAL_TIM_Base_Start_IT+0xb4>
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80065e6:	d011      	beq.n	800660c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	681a      	ldr	r2, [r3, #0]
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	f042 0201 	orr.w	r2, r2, #1
 80065f6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80065f8:	e008      	b.n	800660c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	681a      	ldr	r2, [r3, #0]
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	f042 0201 	orr.w	r2, r2, #1
 8006608:	601a      	str	r2, [r3, #0]
 800660a:	e000      	b.n	800660e <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800660c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800660e:	2300      	movs	r3, #0
}
 8006610:	4618      	mov	r0, r3
 8006612:	3714      	adds	r7, #20
 8006614:	46bd      	mov	sp, r7
 8006616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661a:	4770      	bx	lr
 800661c:	40012c00 	.word	0x40012c00
 8006620:	40000400 	.word	0x40000400
 8006624:	40000800 	.word	0x40000800
 8006628:	40013400 	.word	0x40013400
 800662c:	40014000 	.word	0x40014000
 8006630:	40015000 	.word	0x40015000
 8006634:	00010007 	.word	0x00010007

08006638 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006638:	b580      	push	{r7, lr}
 800663a:	b082      	sub	sp, #8
 800663c:	af00      	add	r7, sp, #0
 800663e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	2b00      	cmp	r3, #0
 8006644:	d101      	bne.n	800664a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006646:	2301      	movs	r3, #1
 8006648:	e049      	b.n	80066de <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006650:	b2db      	uxtb	r3, r3
 8006652:	2b00      	cmp	r3, #0
 8006654:	d106      	bne.n	8006664 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	2200      	movs	r2, #0
 800665a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800665e:	6878      	ldr	r0, [r7, #4]
 8006660:	f7fb f9fc 	bl	8001a5c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	2202      	movs	r2, #2
 8006668:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681a      	ldr	r2, [r3, #0]
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	3304      	adds	r3, #4
 8006674:	4619      	mov	r1, r3
 8006676:	4610      	mov	r0, r2
 8006678:	f000 fc68 	bl	8006f4c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	2201      	movs	r2, #1
 8006680:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2201      	movs	r2, #1
 8006688:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	2201      	movs	r2, #1
 8006690:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	2201      	movs	r2, #1
 8006698:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	2201      	movs	r2, #1
 80066a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	2201      	movs	r2, #1
 80066a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	2201      	movs	r2, #1
 80066b0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	2201      	movs	r2, #1
 80066b8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	2201      	movs	r2, #1
 80066c0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	2201      	movs	r2, #1
 80066c8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	2201      	movs	r2, #1
 80066d0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	2201      	movs	r2, #1
 80066d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80066dc:	2300      	movs	r3, #0
}
 80066de:	4618      	mov	r0, r3
 80066e0:	3708      	adds	r7, #8
 80066e2:	46bd      	mov	sp, r7
 80066e4:	bd80      	pop	{r7, pc}
	...

080066e8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80066e8:	b580      	push	{r7, lr}
 80066ea:	b084      	sub	sp, #16
 80066ec:	af00      	add	r7, sp, #0
 80066ee:	6078      	str	r0, [r7, #4]
 80066f0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80066f2:	683b      	ldr	r3, [r7, #0]
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d109      	bne.n	800670c <HAL_TIM_PWM_Start+0x24>
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80066fe:	b2db      	uxtb	r3, r3
 8006700:	2b01      	cmp	r3, #1
 8006702:	bf14      	ite	ne
 8006704:	2301      	movne	r3, #1
 8006706:	2300      	moveq	r3, #0
 8006708:	b2db      	uxtb	r3, r3
 800670a:	e03c      	b.n	8006786 <HAL_TIM_PWM_Start+0x9e>
 800670c:	683b      	ldr	r3, [r7, #0]
 800670e:	2b04      	cmp	r3, #4
 8006710:	d109      	bne.n	8006726 <HAL_TIM_PWM_Start+0x3e>
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006718:	b2db      	uxtb	r3, r3
 800671a:	2b01      	cmp	r3, #1
 800671c:	bf14      	ite	ne
 800671e:	2301      	movne	r3, #1
 8006720:	2300      	moveq	r3, #0
 8006722:	b2db      	uxtb	r3, r3
 8006724:	e02f      	b.n	8006786 <HAL_TIM_PWM_Start+0x9e>
 8006726:	683b      	ldr	r3, [r7, #0]
 8006728:	2b08      	cmp	r3, #8
 800672a:	d109      	bne.n	8006740 <HAL_TIM_PWM_Start+0x58>
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006732:	b2db      	uxtb	r3, r3
 8006734:	2b01      	cmp	r3, #1
 8006736:	bf14      	ite	ne
 8006738:	2301      	movne	r3, #1
 800673a:	2300      	moveq	r3, #0
 800673c:	b2db      	uxtb	r3, r3
 800673e:	e022      	b.n	8006786 <HAL_TIM_PWM_Start+0x9e>
 8006740:	683b      	ldr	r3, [r7, #0]
 8006742:	2b0c      	cmp	r3, #12
 8006744:	d109      	bne.n	800675a <HAL_TIM_PWM_Start+0x72>
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800674c:	b2db      	uxtb	r3, r3
 800674e:	2b01      	cmp	r3, #1
 8006750:	bf14      	ite	ne
 8006752:	2301      	movne	r3, #1
 8006754:	2300      	moveq	r3, #0
 8006756:	b2db      	uxtb	r3, r3
 8006758:	e015      	b.n	8006786 <HAL_TIM_PWM_Start+0x9e>
 800675a:	683b      	ldr	r3, [r7, #0]
 800675c:	2b10      	cmp	r3, #16
 800675e:	d109      	bne.n	8006774 <HAL_TIM_PWM_Start+0x8c>
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006766:	b2db      	uxtb	r3, r3
 8006768:	2b01      	cmp	r3, #1
 800676a:	bf14      	ite	ne
 800676c:	2301      	movne	r3, #1
 800676e:	2300      	moveq	r3, #0
 8006770:	b2db      	uxtb	r3, r3
 8006772:	e008      	b.n	8006786 <HAL_TIM_PWM_Start+0x9e>
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800677a:	b2db      	uxtb	r3, r3
 800677c:	2b01      	cmp	r3, #1
 800677e:	bf14      	ite	ne
 8006780:	2301      	movne	r3, #1
 8006782:	2300      	moveq	r3, #0
 8006784:	b2db      	uxtb	r3, r3
 8006786:	2b00      	cmp	r3, #0
 8006788:	d001      	beq.n	800678e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800678a:	2301      	movs	r3, #1
 800678c:	e0a1      	b.n	80068d2 <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800678e:	683b      	ldr	r3, [r7, #0]
 8006790:	2b00      	cmp	r3, #0
 8006792:	d104      	bne.n	800679e <HAL_TIM_PWM_Start+0xb6>
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	2202      	movs	r2, #2
 8006798:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800679c:	e023      	b.n	80067e6 <HAL_TIM_PWM_Start+0xfe>
 800679e:	683b      	ldr	r3, [r7, #0]
 80067a0:	2b04      	cmp	r3, #4
 80067a2:	d104      	bne.n	80067ae <HAL_TIM_PWM_Start+0xc6>
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	2202      	movs	r2, #2
 80067a8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80067ac:	e01b      	b.n	80067e6 <HAL_TIM_PWM_Start+0xfe>
 80067ae:	683b      	ldr	r3, [r7, #0]
 80067b0:	2b08      	cmp	r3, #8
 80067b2:	d104      	bne.n	80067be <HAL_TIM_PWM_Start+0xd6>
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	2202      	movs	r2, #2
 80067b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80067bc:	e013      	b.n	80067e6 <HAL_TIM_PWM_Start+0xfe>
 80067be:	683b      	ldr	r3, [r7, #0]
 80067c0:	2b0c      	cmp	r3, #12
 80067c2:	d104      	bne.n	80067ce <HAL_TIM_PWM_Start+0xe6>
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	2202      	movs	r2, #2
 80067c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80067cc:	e00b      	b.n	80067e6 <HAL_TIM_PWM_Start+0xfe>
 80067ce:	683b      	ldr	r3, [r7, #0]
 80067d0:	2b10      	cmp	r3, #16
 80067d2:	d104      	bne.n	80067de <HAL_TIM_PWM_Start+0xf6>
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	2202      	movs	r2, #2
 80067d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80067dc:	e003      	b.n	80067e6 <HAL_TIM_PWM_Start+0xfe>
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	2202      	movs	r2, #2
 80067e2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	2201      	movs	r2, #1
 80067ec:	6839      	ldr	r1, [r7, #0]
 80067ee:	4618      	mov	r0, r3
 80067f0:	f000 ffea 	bl	80077c8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	4a38      	ldr	r2, [pc, #224]	; (80068dc <HAL_TIM_PWM_Start+0x1f4>)
 80067fa:	4293      	cmp	r3, r2
 80067fc:	d018      	beq.n	8006830 <HAL_TIM_PWM_Start+0x148>
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	4a37      	ldr	r2, [pc, #220]	; (80068e0 <HAL_TIM_PWM_Start+0x1f8>)
 8006804:	4293      	cmp	r3, r2
 8006806:	d013      	beq.n	8006830 <HAL_TIM_PWM_Start+0x148>
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	4a35      	ldr	r2, [pc, #212]	; (80068e4 <HAL_TIM_PWM_Start+0x1fc>)
 800680e:	4293      	cmp	r3, r2
 8006810:	d00e      	beq.n	8006830 <HAL_TIM_PWM_Start+0x148>
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	4a34      	ldr	r2, [pc, #208]	; (80068e8 <HAL_TIM_PWM_Start+0x200>)
 8006818:	4293      	cmp	r3, r2
 800681a:	d009      	beq.n	8006830 <HAL_TIM_PWM_Start+0x148>
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	4a32      	ldr	r2, [pc, #200]	; (80068ec <HAL_TIM_PWM_Start+0x204>)
 8006822:	4293      	cmp	r3, r2
 8006824:	d004      	beq.n	8006830 <HAL_TIM_PWM_Start+0x148>
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	4a31      	ldr	r2, [pc, #196]	; (80068f0 <HAL_TIM_PWM_Start+0x208>)
 800682c:	4293      	cmp	r3, r2
 800682e:	d101      	bne.n	8006834 <HAL_TIM_PWM_Start+0x14c>
 8006830:	2301      	movs	r3, #1
 8006832:	e000      	b.n	8006836 <HAL_TIM_PWM_Start+0x14e>
 8006834:	2300      	movs	r3, #0
 8006836:	2b00      	cmp	r3, #0
 8006838:	d007      	beq.n	800684a <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006848:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	4a23      	ldr	r2, [pc, #140]	; (80068dc <HAL_TIM_PWM_Start+0x1f4>)
 8006850:	4293      	cmp	r3, r2
 8006852:	d01d      	beq.n	8006890 <HAL_TIM_PWM_Start+0x1a8>
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800685c:	d018      	beq.n	8006890 <HAL_TIM_PWM_Start+0x1a8>
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	4a24      	ldr	r2, [pc, #144]	; (80068f4 <HAL_TIM_PWM_Start+0x20c>)
 8006864:	4293      	cmp	r3, r2
 8006866:	d013      	beq.n	8006890 <HAL_TIM_PWM_Start+0x1a8>
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	4a22      	ldr	r2, [pc, #136]	; (80068f8 <HAL_TIM_PWM_Start+0x210>)
 800686e:	4293      	cmp	r3, r2
 8006870:	d00e      	beq.n	8006890 <HAL_TIM_PWM_Start+0x1a8>
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	4a1a      	ldr	r2, [pc, #104]	; (80068e0 <HAL_TIM_PWM_Start+0x1f8>)
 8006878:	4293      	cmp	r3, r2
 800687a:	d009      	beq.n	8006890 <HAL_TIM_PWM_Start+0x1a8>
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	4a18      	ldr	r2, [pc, #96]	; (80068e4 <HAL_TIM_PWM_Start+0x1fc>)
 8006882:	4293      	cmp	r3, r2
 8006884:	d004      	beq.n	8006890 <HAL_TIM_PWM_Start+0x1a8>
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	4a19      	ldr	r2, [pc, #100]	; (80068f0 <HAL_TIM_PWM_Start+0x208>)
 800688c:	4293      	cmp	r3, r2
 800688e:	d115      	bne.n	80068bc <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	689a      	ldr	r2, [r3, #8]
 8006896:	4b19      	ldr	r3, [pc, #100]	; (80068fc <HAL_TIM_PWM_Start+0x214>)
 8006898:	4013      	ands	r3, r2
 800689a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	2b06      	cmp	r3, #6
 80068a0:	d015      	beq.n	80068ce <HAL_TIM_PWM_Start+0x1e6>
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80068a8:	d011      	beq.n	80068ce <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	681a      	ldr	r2, [r3, #0]
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	f042 0201 	orr.w	r2, r2, #1
 80068b8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80068ba:	e008      	b.n	80068ce <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	681a      	ldr	r2, [r3, #0]
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	f042 0201 	orr.w	r2, r2, #1
 80068ca:	601a      	str	r2, [r3, #0]
 80068cc:	e000      	b.n	80068d0 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80068ce:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80068d0:	2300      	movs	r3, #0
}
 80068d2:	4618      	mov	r0, r3
 80068d4:	3710      	adds	r7, #16
 80068d6:	46bd      	mov	sp, r7
 80068d8:	bd80      	pop	{r7, pc}
 80068da:	bf00      	nop
 80068dc:	40012c00 	.word	0x40012c00
 80068e0:	40013400 	.word	0x40013400
 80068e4:	40014000 	.word	0x40014000
 80068e8:	40014400 	.word	0x40014400
 80068ec:	40014800 	.word	0x40014800
 80068f0:	40015000 	.word	0x40015000
 80068f4:	40000400 	.word	0x40000400
 80068f8:	40000800 	.word	0x40000800
 80068fc:	00010007 	.word	0x00010007

08006900 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006900:	b580      	push	{r7, lr}
 8006902:	b082      	sub	sp, #8
 8006904:	af00      	add	r7, sp, #0
 8006906:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	691b      	ldr	r3, [r3, #16]
 800690e:	f003 0302 	and.w	r3, r3, #2
 8006912:	2b02      	cmp	r3, #2
 8006914:	d122      	bne.n	800695c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	68db      	ldr	r3, [r3, #12]
 800691c:	f003 0302 	and.w	r3, r3, #2
 8006920:	2b02      	cmp	r3, #2
 8006922:	d11b      	bne.n	800695c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	f06f 0202 	mvn.w	r2, #2
 800692c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	2201      	movs	r2, #1
 8006932:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	699b      	ldr	r3, [r3, #24]
 800693a:	f003 0303 	and.w	r3, r3, #3
 800693e:	2b00      	cmp	r3, #0
 8006940:	d003      	beq.n	800694a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006942:	6878      	ldr	r0, [r7, #4]
 8006944:	f000 fae3 	bl	8006f0e <HAL_TIM_IC_CaptureCallback>
 8006948:	e005      	b.n	8006956 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800694a:	6878      	ldr	r0, [r7, #4]
 800694c:	f000 fad5 	bl	8006efa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006950:	6878      	ldr	r0, [r7, #4]
 8006952:	f000 fae6 	bl	8006f22 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	2200      	movs	r2, #0
 800695a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	691b      	ldr	r3, [r3, #16]
 8006962:	f003 0304 	and.w	r3, r3, #4
 8006966:	2b04      	cmp	r3, #4
 8006968:	d122      	bne.n	80069b0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	68db      	ldr	r3, [r3, #12]
 8006970:	f003 0304 	and.w	r3, r3, #4
 8006974:	2b04      	cmp	r3, #4
 8006976:	d11b      	bne.n	80069b0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	f06f 0204 	mvn.w	r2, #4
 8006980:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	2202      	movs	r2, #2
 8006986:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	699b      	ldr	r3, [r3, #24]
 800698e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006992:	2b00      	cmp	r3, #0
 8006994:	d003      	beq.n	800699e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006996:	6878      	ldr	r0, [r7, #4]
 8006998:	f000 fab9 	bl	8006f0e <HAL_TIM_IC_CaptureCallback>
 800699c:	e005      	b.n	80069aa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800699e:	6878      	ldr	r0, [r7, #4]
 80069a0:	f000 faab 	bl	8006efa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80069a4:	6878      	ldr	r0, [r7, #4]
 80069a6:	f000 fabc 	bl	8006f22 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	2200      	movs	r2, #0
 80069ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	691b      	ldr	r3, [r3, #16]
 80069b6:	f003 0308 	and.w	r3, r3, #8
 80069ba:	2b08      	cmp	r3, #8
 80069bc:	d122      	bne.n	8006a04 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	68db      	ldr	r3, [r3, #12]
 80069c4:	f003 0308 	and.w	r3, r3, #8
 80069c8:	2b08      	cmp	r3, #8
 80069ca:	d11b      	bne.n	8006a04 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	f06f 0208 	mvn.w	r2, #8
 80069d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	2204      	movs	r2, #4
 80069da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	69db      	ldr	r3, [r3, #28]
 80069e2:	f003 0303 	and.w	r3, r3, #3
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d003      	beq.n	80069f2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80069ea:	6878      	ldr	r0, [r7, #4]
 80069ec:	f000 fa8f 	bl	8006f0e <HAL_TIM_IC_CaptureCallback>
 80069f0:	e005      	b.n	80069fe <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80069f2:	6878      	ldr	r0, [r7, #4]
 80069f4:	f000 fa81 	bl	8006efa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80069f8:	6878      	ldr	r0, [r7, #4]
 80069fa:	f000 fa92 	bl	8006f22 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	2200      	movs	r2, #0
 8006a02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	691b      	ldr	r3, [r3, #16]
 8006a0a:	f003 0310 	and.w	r3, r3, #16
 8006a0e:	2b10      	cmp	r3, #16
 8006a10:	d122      	bne.n	8006a58 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	68db      	ldr	r3, [r3, #12]
 8006a18:	f003 0310 	and.w	r3, r3, #16
 8006a1c:	2b10      	cmp	r3, #16
 8006a1e:	d11b      	bne.n	8006a58 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	f06f 0210 	mvn.w	r2, #16
 8006a28:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	2208      	movs	r2, #8
 8006a2e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	69db      	ldr	r3, [r3, #28]
 8006a36:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d003      	beq.n	8006a46 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006a3e:	6878      	ldr	r0, [r7, #4]
 8006a40:	f000 fa65 	bl	8006f0e <HAL_TIM_IC_CaptureCallback>
 8006a44:	e005      	b.n	8006a52 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a46:	6878      	ldr	r0, [r7, #4]
 8006a48:	f000 fa57 	bl	8006efa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a4c:	6878      	ldr	r0, [r7, #4]
 8006a4e:	f000 fa68 	bl	8006f22 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	2200      	movs	r2, #0
 8006a56:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	691b      	ldr	r3, [r3, #16]
 8006a5e:	f003 0301 	and.w	r3, r3, #1
 8006a62:	2b01      	cmp	r3, #1
 8006a64:	d10e      	bne.n	8006a84 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	68db      	ldr	r3, [r3, #12]
 8006a6c:	f003 0301 	and.w	r3, r3, #1
 8006a70:	2b01      	cmp	r3, #1
 8006a72:	d107      	bne.n	8006a84 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	f06f 0201 	mvn.w	r2, #1
 8006a7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006a7e:	6878      	ldr	r0, [r7, #4]
 8006a80:	f7fa f964 	bl	8000d4c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	691b      	ldr	r3, [r3, #16]
 8006a8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a8e:	2b80      	cmp	r3, #128	; 0x80
 8006a90:	d10e      	bne.n	8006ab0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	68db      	ldr	r3, [r3, #12]
 8006a98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a9c:	2b80      	cmp	r3, #128	; 0x80
 8006a9e:	d107      	bne.n	8006ab0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006aa8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006aaa:	6878      	ldr	r0, [r7, #4]
 8006aac:	f000 ff48 	bl	8007940 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	691b      	ldr	r3, [r3, #16]
 8006ab6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006aba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006abe:	d10e      	bne.n	8006ade <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	68db      	ldr	r3, [r3, #12]
 8006ac6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006aca:	2b80      	cmp	r3, #128	; 0x80
 8006acc:	d107      	bne.n	8006ade <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006ad6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006ad8:	6878      	ldr	r0, [r7, #4]
 8006ada:	f000 ff3b 	bl	8007954 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	691b      	ldr	r3, [r3, #16]
 8006ae4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ae8:	2b40      	cmp	r3, #64	; 0x40
 8006aea:	d10e      	bne.n	8006b0a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	68db      	ldr	r3, [r3, #12]
 8006af2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006af6:	2b40      	cmp	r3, #64	; 0x40
 8006af8:	d107      	bne.n	8006b0a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006b02:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006b04:	6878      	ldr	r0, [r7, #4]
 8006b06:	f000 fa16 	bl	8006f36 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	691b      	ldr	r3, [r3, #16]
 8006b10:	f003 0320 	and.w	r3, r3, #32
 8006b14:	2b20      	cmp	r3, #32
 8006b16:	d10e      	bne.n	8006b36 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	68db      	ldr	r3, [r3, #12]
 8006b1e:	f003 0320 	and.w	r3, r3, #32
 8006b22:	2b20      	cmp	r3, #32
 8006b24:	d107      	bne.n	8006b36 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	f06f 0220 	mvn.w	r2, #32
 8006b2e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006b30:	6878      	ldr	r0, [r7, #4]
 8006b32:	f000 fefb 	bl	800792c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006b36:	bf00      	nop
 8006b38:	3708      	adds	r7, #8
 8006b3a:	46bd      	mov	sp, r7
 8006b3c:	bd80      	pop	{r7, pc}
	...

08006b40 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006b40:	b580      	push	{r7, lr}
 8006b42:	b086      	sub	sp, #24
 8006b44:	af00      	add	r7, sp, #0
 8006b46:	60f8      	str	r0, [r7, #12]
 8006b48:	60b9      	str	r1, [r7, #8]
 8006b4a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006b4c:	2300      	movs	r3, #0
 8006b4e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006b56:	2b01      	cmp	r3, #1
 8006b58:	d101      	bne.n	8006b5e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006b5a:	2302      	movs	r3, #2
 8006b5c:	e0ff      	b.n	8006d5e <HAL_TIM_PWM_ConfigChannel+0x21e>
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	2201      	movs	r2, #1
 8006b62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	2b14      	cmp	r3, #20
 8006b6a:	f200 80f0 	bhi.w	8006d4e <HAL_TIM_PWM_ConfigChannel+0x20e>
 8006b6e:	a201      	add	r2, pc, #4	; (adr r2, 8006b74 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006b70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b74:	08006bc9 	.word	0x08006bc9
 8006b78:	08006d4f 	.word	0x08006d4f
 8006b7c:	08006d4f 	.word	0x08006d4f
 8006b80:	08006d4f 	.word	0x08006d4f
 8006b84:	08006c09 	.word	0x08006c09
 8006b88:	08006d4f 	.word	0x08006d4f
 8006b8c:	08006d4f 	.word	0x08006d4f
 8006b90:	08006d4f 	.word	0x08006d4f
 8006b94:	08006c4b 	.word	0x08006c4b
 8006b98:	08006d4f 	.word	0x08006d4f
 8006b9c:	08006d4f 	.word	0x08006d4f
 8006ba0:	08006d4f 	.word	0x08006d4f
 8006ba4:	08006c8b 	.word	0x08006c8b
 8006ba8:	08006d4f 	.word	0x08006d4f
 8006bac:	08006d4f 	.word	0x08006d4f
 8006bb0:	08006d4f 	.word	0x08006d4f
 8006bb4:	08006ccd 	.word	0x08006ccd
 8006bb8:	08006d4f 	.word	0x08006d4f
 8006bbc:	08006d4f 	.word	0x08006d4f
 8006bc0:	08006d4f 	.word	0x08006d4f
 8006bc4:	08006d0d 	.word	0x08006d0d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	68b9      	ldr	r1, [r7, #8]
 8006bce:	4618      	mov	r0, r3
 8006bd0:	f000 fa5a 	bl	8007088 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	699a      	ldr	r2, [r3, #24]
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	f042 0208 	orr.w	r2, r2, #8
 8006be2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	699a      	ldr	r2, [r3, #24]
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	f022 0204 	bic.w	r2, r2, #4
 8006bf2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	6999      	ldr	r1, [r3, #24]
 8006bfa:	68bb      	ldr	r3, [r7, #8]
 8006bfc:	691a      	ldr	r2, [r3, #16]
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	430a      	orrs	r2, r1
 8006c04:	619a      	str	r2, [r3, #24]
      break;
 8006c06:	e0a5      	b.n	8006d54 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	68b9      	ldr	r1, [r7, #8]
 8006c0e:	4618      	mov	r0, r3
 8006c10:	f000 fad4 	bl	80071bc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	699a      	ldr	r2, [r3, #24]
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006c22:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	699a      	ldr	r2, [r3, #24]
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006c32:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	6999      	ldr	r1, [r3, #24]
 8006c3a:	68bb      	ldr	r3, [r7, #8]
 8006c3c:	691b      	ldr	r3, [r3, #16]
 8006c3e:	021a      	lsls	r2, r3, #8
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	430a      	orrs	r2, r1
 8006c46:	619a      	str	r2, [r3, #24]
      break;
 8006c48:	e084      	b.n	8006d54 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	68b9      	ldr	r1, [r7, #8]
 8006c50:	4618      	mov	r0, r3
 8006c52:	f000 fb47 	bl	80072e4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	69da      	ldr	r2, [r3, #28]
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	f042 0208 	orr.w	r2, r2, #8
 8006c64:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	69da      	ldr	r2, [r3, #28]
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	f022 0204 	bic.w	r2, r2, #4
 8006c74:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	69d9      	ldr	r1, [r3, #28]
 8006c7c:	68bb      	ldr	r3, [r7, #8]
 8006c7e:	691a      	ldr	r2, [r3, #16]
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	430a      	orrs	r2, r1
 8006c86:	61da      	str	r2, [r3, #28]
      break;
 8006c88:	e064      	b.n	8006d54 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	68b9      	ldr	r1, [r7, #8]
 8006c90:	4618      	mov	r0, r3
 8006c92:	f000 fbb9 	bl	8007408 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	69da      	ldr	r2, [r3, #28]
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006ca4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	69da      	ldr	r2, [r3, #28]
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006cb4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	69d9      	ldr	r1, [r3, #28]
 8006cbc:	68bb      	ldr	r3, [r7, #8]
 8006cbe:	691b      	ldr	r3, [r3, #16]
 8006cc0:	021a      	lsls	r2, r3, #8
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	430a      	orrs	r2, r1
 8006cc8:	61da      	str	r2, [r3, #28]
      break;
 8006cca:	e043      	b.n	8006d54 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	68b9      	ldr	r1, [r7, #8]
 8006cd2:	4618      	mov	r0, r3
 8006cd4:	f000 fc08 	bl	80074e8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	f042 0208 	orr.w	r2, r2, #8
 8006ce6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	f022 0204 	bic.w	r2, r2, #4
 8006cf6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006cfe:	68bb      	ldr	r3, [r7, #8]
 8006d00:	691a      	ldr	r2, [r3, #16]
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	430a      	orrs	r2, r1
 8006d08:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006d0a:	e023      	b.n	8006d54 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	68b9      	ldr	r1, [r7, #8]
 8006d12:	4618      	mov	r0, r3
 8006d14:	f000 fc52 	bl	80075bc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006d26:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006d36:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006d3e:	68bb      	ldr	r3, [r7, #8]
 8006d40:	691b      	ldr	r3, [r3, #16]
 8006d42:	021a      	lsls	r2, r3, #8
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	430a      	orrs	r2, r1
 8006d4a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006d4c:	e002      	b.n	8006d54 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8006d4e:	2301      	movs	r3, #1
 8006d50:	75fb      	strb	r3, [r7, #23]
      break;
 8006d52:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	2200      	movs	r2, #0
 8006d58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006d5c:	7dfb      	ldrb	r3, [r7, #23]
}
 8006d5e:	4618      	mov	r0, r3
 8006d60:	3718      	adds	r7, #24
 8006d62:	46bd      	mov	sp, r7
 8006d64:	bd80      	pop	{r7, pc}
 8006d66:	bf00      	nop

08006d68 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006d68:	b580      	push	{r7, lr}
 8006d6a:	b084      	sub	sp, #16
 8006d6c:	af00      	add	r7, sp, #0
 8006d6e:	6078      	str	r0, [r7, #4]
 8006d70:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006d72:	2300      	movs	r3, #0
 8006d74:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d7c:	2b01      	cmp	r3, #1
 8006d7e:	d101      	bne.n	8006d84 <HAL_TIM_ConfigClockSource+0x1c>
 8006d80:	2302      	movs	r3, #2
 8006d82:	e0b6      	b.n	8006ef2 <HAL_TIM_ConfigClockSource+0x18a>
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	2201      	movs	r2, #1
 8006d88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	2202      	movs	r2, #2
 8006d90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	689b      	ldr	r3, [r3, #8]
 8006d9a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006d9c:	68bb      	ldr	r3, [r7, #8]
 8006d9e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006da2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006da6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006da8:	68bb      	ldr	r3, [r7, #8]
 8006daa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006dae:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	68ba      	ldr	r2, [r7, #8]
 8006db6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006db8:	683b      	ldr	r3, [r7, #0]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006dc0:	d03e      	beq.n	8006e40 <HAL_TIM_ConfigClockSource+0xd8>
 8006dc2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006dc6:	f200 8087 	bhi.w	8006ed8 <HAL_TIM_ConfigClockSource+0x170>
 8006dca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006dce:	f000 8086 	beq.w	8006ede <HAL_TIM_ConfigClockSource+0x176>
 8006dd2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006dd6:	d87f      	bhi.n	8006ed8 <HAL_TIM_ConfigClockSource+0x170>
 8006dd8:	2b70      	cmp	r3, #112	; 0x70
 8006dda:	d01a      	beq.n	8006e12 <HAL_TIM_ConfigClockSource+0xaa>
 8006ddc:	2b70      	cmp	r3, #112	; 0x70
 8006dde:	d87b      	bhi.n	8006ed8 <HAL_TIM_ConfigClockSource+0x170>
 8006de0:	2b60      	cmp	r3, #96	; 0x60
 8006de2:	d050      	beq.n	8006e86 <HAL_TIM_ConfigClockSource+0x11e>
 8006de4:	2b60      	cmp	r3, #96	; 0x60
 8006de6:	d877      	bhi.n	8006ed8 <HAL_TIM_ConfigClockSource+0x170>
 8006de8:	2b50      	cmp	r3, #80	; 0x50
 8006dea:	d03c      	beq.n	8006e66 <HAL_TIM_ConfigClockSource+0xfe>
 8006dec:	2b50      	cmp	r3, #80	; 0x50
 8006dee:	d873      	bhi.n	8006ed8 <HAL_TIM_ConfigClockSource+0x170>
 8006df0:	2b40      	cmp	r3, #64	; 0x40
 8006df2:	d058      	beq.n	8006ea6 <HAL_TIM_ConfigClockSource+0x13e>
 8006df4:	2b40      	cmp	r3, #64	; 0x40
 8006df6:	d86f      	bhi.n	8006ed8 <HAL_TIM_ConfigClockSource+0x170>
 8006df8:	2b30      	cmp	r3, #48	; 0x30
 8006dfa:	d064      	beq.n	8006ec6 <HAL_TIM_ConfigClockSource+0x15e>
 8006dfc:	2b30      	cmp	r3, #48	; 0x30
 8006dfe:	d86b      	bhi.n	8006ed8 <HAL_TIM_ConfigClockSource+0x170>
 8006e00:	2b20      	cmp	r3, #32
 8006e02:	d060      	beq.n	8006ec6 <HAL_TIM_ConfigClockSource+0x15e>
 8006e04:	2b20      	cmp	r3, #32
 8006e06:	d867      	bhi.n	8006ed8 <HAL_TIM_ConfigClockSource+0x170>
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d05c      	beq.n	8006ec6 <HAL_TIM_ConfigClockSource+0x15e>
 8006e0c:	2b10      	cmp	r3, #16
 8006e0e:	d05a      	beq.n	8006ec6 <HAL_TIM_ConfigClockSource+0x15e>
 8006e10:	e062      	b.n	8006ed8 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	6818      	ldr	r0, [r3, #0]
 8006e16:	683b      	ldr	r3, [r7, #0]
 8006e18:	6899      	ldr	r1, [r3, #8]
 8006e1a:	683b      	ldr	r3, [r7, #0]
 8006e1c:	685a      	ldr	r2, [r3, #4]
 8006e1e:	683b      	ldr	r3, [r7, #0]
 8006e20:	68db      	ldr	r3, [r3, #12]
 8006e22:	f000 fcb1 	bl	8007788 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	689b      	ldr	r3, [r3, #8]
 8006e2c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006e2e:	68bb      	ldr	r3, [r7, #8]
 8006e30:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006e34:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	68ba      	ldr	r2, [r7, #8]
 8006e3c:	609a      	str	r2, [r3, #8]
      break;
 8006e3e:	e04f      	b.n	8006ee0 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	6818      	ldr	r0, [r3, #0]
 8006e44:	683b      	ldr	r3, [r7, #0]
 8006e46:	6899      	ldr	r1, [r3, #8]
 8006e48:	683b      	ldr	r3, [r7, #0]
 8006e4a:	685a      	ldr	r2, [r3, #4]
 8006e4c:	683b      	ldr	r3, [r7, #0]
 8006e4e:	68db      	ldr	r3, [r3, #12]
 8006e50:	f000 fc9a 	bl	8007788 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	689a      	ldr	r2, [r3, #8]
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006e62:	609a      	str	r2, [r3, #8]
      break;
 8006e64:	e03c      	b.n	8006ee0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	6818      	ldr	r0, [r3, #0]
 8006e6a:	683b      	ldr	r3, [r7, #0]
 8006e6c:	6859      	ldr	r1, [r3, #4]
 8006e6e:	683b      	ldr	r3, [r7, #0]
 8006e70:	68db      	ldr	r3, [r3, #12]
 8006e72:	461a      	mov	r2, r3
 8006e74:	f000 fc0e 	bl	8007694 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	2150      	movs	r1, #80	; 0x50
 8006e7e:	4618      	mov	r0, r3
 8006e80:	f000 fc67 	bl	8007752 <TIM_ITRx_SetConfig>
      break;
 8006e84:	e02c      	b.n	8006ee0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	6818      	ldr	r0, [r3, #0]
 8006e8a:	683b      	ldr	r3, [r7, #0]
 8006e8c:	6859      	ldr	r1, [r3, #4]
 8006e8e:	683b      	ldr	r3, [r7, #0]
 8006e90:	68db      	ldr	r3, [r3, #12]
 8006e92:	461a      	mov	r2, r3
 8006e94:	f000 fc2d 	bl	80076f2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	2160      	movs	r1, #96	; 0x60
 8006e9e:	4618      	mov	r0, r3
 8006ea0:	f000 fc57 	bl	8007752 <TIM_ITRx_SetConfig>
      break;
 8006ea4:	e01c      	b.n	8006ee0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	6818      	ldr	r0, [r3, #0]
 8006eaa:	683b      	ldr	r3, [r7, #0]
 8006eac:	6859      	ldr	r1, [r3, #4]
 8006eae:	683b      	ldr	r3, [r7, #0]
 8006eb0:	68db      	ldr	r3, [r3, #12]
 8006eb2:	461a      	mov	r2, r3
 8006eb4:	f000 fbee 	bl	8007694 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	2140      	movs	r1, #64	; 0x40
 8006ebe:	4618      	mov	r0, r3
 8006ec0:	f000 fc47 	bl	8007752 <TIM_ITRx_SetConfig>
      break;
 8006ec4:	e00c      	b.n	8006ee0 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681a      	ldr	r2, [r3, #0]
 8006eca:	683b      	ldr	r3, [r7, #0]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	4619      	mov	r1, r3
 8006ed0:	4610      	mov	r0, r2
 8006ed2:	f000 fc3e 	bl	8007752 <TIM_ITRx_SetConfig>
      break;
 8006ed6:	e003      	b.n	8006ee0 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8006ed8:	2301      	movs	r3, #1
 8006eda:	73fb      	strb	r3, [r7, #15]
      break;
 8006edc:	e000      	b.n	8006ee0 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8006ede:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	2201      	movs	r2, #1
 8006ee4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	2200      	movs	r2, #0
 8006eec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006ef0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ef2:	4618      	mov	r0, r3
 8006ef4:	3710      	adds	r7, #16
 8006ef6:	46bd      	mov	sp, r7
 8006ef8:	bd80      	pop	{r7, pc}

08006efa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006efa:	b480      	push	{r7}
 8006efc:	b083      	sub	sp, #12
 8006efe:	af00      	add	r7, sp, #0
 8006f00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006f02:	bf00      	nop
 8006f04:	370c      	adds	r7, #12
 8006f06:	46bd      	mov	sp, r7
 8006f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f0c:	4770      	bx	lr

08006f0e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006f0e:	b480      	push	{r7}
 8006f10:	b083      	sub	sp, #12
 8006f12:	af00      	add	r7, sp, #0
 8006f14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006f16:	bf00      	nop
 8006f18:	370c      	adds	r7, #12
 8006f1a:	46bd      	mov	sp, r7
 8006f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f20:	4770      	bx	lr

08006f22 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006f22:	b480      	push	{r7}
 8006f24:	b083      	sub	sp, #12
 8006f26:	af00      	add	r7, sp, #0
 8006f28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006f2a:	bf00      	nop
 8006f2c:	370c      	adds	r7, #12
 8006f2e:	46bd      	mov	sp, r7
 8006f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f34:	4770      	bx	lr

08006f36 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006f36:	b480      	push	{r7}
 8006f38:	b083      	sub	sp, #12
 8006f3a:	af00      	add	r7, sp, #0
 8006f3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006f3e:	bf00      	nop
 8006f40:	370c      	adds	r7, #12
 8006f42:	46bd      	mov	sp, r7
 8006f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f48:	4770      	bx	lr
	...

08006f4c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006f4c:	b480      	push	{r7}
 8006f4e:	b085      	sub	sp, #20
 8006f50:	af00      	add	r7, sp, #0
 8006f52:	6078      	str	r0, [r7, #4]
 8006f54:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	4a42      	ldr	r2, [pc, #264]	; (8007068 <TIM_Base_SetConfig+0x11c>)
 8006f60:	4293      	cmp	r3, r2
 8006f62:	d013      	beq.n	8006f8c <TIM_Base_SetConfig+0x40>
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f6a:	d00f      	beq.n	8006f8c <TIM_Base_SetConfig+0x40>
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	4a3f      	ldr	r2, [pc, #252]	; (800706c <TIM_Base_SetConfig+0x120>)
 8006f70:	4293      	cmp	r3, r2
 8006f72:	d00b      	beq.n	8006f8c <TIM_Base_SetConfig+0x40>
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	4a3e      	ldr	r2, [pc, #248]	; (8007070 <TIM_Base_SetConfig+0x124>)
 8006f78:	4293      	cmp	r3, r2
 8006f7a:	d007      	beq.n	8006f8c <TIM_Base_SetConfig+0x40>
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	4a3d      	ldr	r2, [pc, #244]	; (8007074 <TIM_Base_SetConfig+0x128>)
 8006f80:	4293      	cmp	r3, r2
 8006f82:	d003      	beq.n	8006f8c <TIM_Base_SetConfig+0x40>
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	4a3c      	ldr	r2, [pc, #240]	; (8007078 <TIM_Base_SetConfig+0x12c>)
 8006f88:	4293      	cmp	r3, r2
 8006f8a:	d108      	bne.n	8006f9e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f92:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006f94:	683b      	ldr	r3, [r7, #0]
 8006f96:	685b      	ldr	r3, [r3, #4]
 8006f98:	68fa      	ldr	r2, [r7, #12]
 8006f9a:	4313      	orrs	r3, r2
 8006f9c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	4a31      	ldr	r2, [pc, #196]	; (8007068 <TIM_Base_SetConfig+0x11c>)
 8006fa2:	4293      	cmp	r3, r2
 8006fa4:	d01f      	beq.n	8006fe6 <TIM_Base_SetConfig+0x9a>
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006fac:	d01b      	beq.n	8006fe6 <TIM_Base_SetConfig+0x9a>
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	4a2e      	ldr	r2, [pc, #184]	; (800706c <TIM_Base_SetConfig+0x120>)
 8006fb2:	4293      	cmp	r3, r2
 8006fb4:	d017      	beq.n	8006fe6 <TIM_Base_SetConfig+0x9a>
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	4a2d      	ldr	r2, [pc, #180]	; (8007070 <TIM_Base_SetConfig+0x124>)
 8006fba:	4293      	cmp	r3, r2
 8006fbc:	d013      	beq.n	8006fe6 <TIM_Base_SetConfig+0x9a>
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	4a2c      	ldr	r2, [pc, #176]	; (8007074 <TIM_Base_SetConfig+0x128>)
 8006fc2:	4293      	cmp	r3, r2
 8006fc4:	d00f      	beq.n	8006fe6 <TIM_Base_SetConfig+0x9a>
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	4a2c      	ldr	r2, [pc, #176]	; (800707c <TIM_Base_SetConfig+0x130>)
 8006fca:	4293      	cmp	r3, r2
 8006fcc:	d00b      	beq.n	8006fe6 <TIM_Base_SetConfig+0x9a>
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	4a2b      	ldr	r2, [pc, #172]	; (8007080 <TIM_Base_SetConfig+0x134>)
 8006fd2:	4293      	cmp	r3, r2
 8006fd4:	d007      	beq.n	8006fe6 <TIM_Base_SetConfig+0x9a>
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	4a2a      	ldr	r2, [pc, #168]	; (8007084 <TIM_Base_SetConfig+0x138>)
 8006fda:	4293      	cmp	r3, r2
 8006fdc:	d003      	beq.n	8006fe6 <TIM_Base_SetConfig+0x9a>
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	4a25      	ldr	r2, [pc, #148]	; (8007078 <TIM_Base_SetConfig+0x12c>)
 8006fe2:	4293      	cmp	r3, r2
 8006fe4:	d108      	bne.n	8006ff8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006fec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006fee:	683b      	ldr	r3, [r7, #0]
 8006ff0:	68db      	ldr	r3, [r3, #12]
 8006ff2:	68fa      	ldr	r2, [r7, #12]
 8006ff4:	4313      	orrs	r3, r2
 8006ff6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006ffe:	683b      	ldr	r3, [r7, #0]
 8007000:	695b      	ldr	r3, [r3, #20]
 8007002:	4313      	orrs	r3, r2
 8007004:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	68fa      	ldr	r2, [r7, #12]
 800700a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800700c:	683b      	ldr	r3, [r7, #0]
 800700e:	689a      	ldr	r2, [r3, #8]
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007014:	683b      	ldr	r3, [r7, #0]
 8007016:	681a      	ldr	r2, [r3, #0]
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	4a12      	ldr	r2, [pc, #72]	; (8007068 <TIM_Base_SetConfig+0x11c>)
 8007020:	4293      	cmp	r3, r2
 8007022:	d013      	beq.n	800704c <TIM_Base_SetConfig+0x100>
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	4a13      	ldr	r2, [pc, #76]	; (8007074 <TIM_Base_SetConfig+0x128>)
 8007028:	4293      	cmp	r3, r2
 800702a:	d00f      	beq.n	800704c <TIM_Base_SetConfig+0x100>
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	4a13      	ldr	r2, [pc, #76]	; (800707c <TIM_Base_SetConfig+0x130>)
 8007030:	4293      	cmp	r3, r2
 8007032:	d00b      	beq.n	800704c <TIM_Base_SetConfig+0x100>
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	4a12      	ldr	r2, [pc, #72]	; (8007080 <TIM_Base_SetConfig+0x134>)
 8007038:	4293      	cmp	r3, r2
 800703a:	d007      	beq.n	800704c <TIM_Base_SetConfig+0x100>
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	4a11      	ldr	r2, [pc, #68]	; (8007084 <TIM_Base_SetConfig+0x138>)
 8007040:	4293      	cmp	r3, r2
 8007042:	d003      	beq.n	800704c <TIM_Base_SetConfig+0x100>
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	4a0c      	ldr	r2, [pc, #48]	; (8007078 <TIM_Base_SetConfig+0x12c>)
 8007048:	4293      	cmp	r3, r2
 800704a:	d103      	bne.n	8007054 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800704c:	683b      	ldr	r3, [r7, #0]
 800704e:	691a      	ldr	r2, [r3, #16]
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	2201      	movs	r2, #1
 8007058:	615a      	str	r2, [r3, #20]
}
 800705a:	bf00      	nop
 800705c:	3714      	adds	r7, #20
 800705e:	46bd      	mov	sp, r7
 8007060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007064:	4770      	bx	lr
 8007066:	bf00      	nop
 8007068:	40012c00 	.word	0x40012c00
 800706c:	40000400 	.word	0x40000400
 8007070:	40000800 	.word	0x40000800
 8007074:	40013400 	.word	0x40013400
 8007078:	40015000 	.word	0x40015000
 800707c:	40014000 	.word	0x40014000
 8007080:	40014400 	.word	0x40014400
 8007084:	40014800 	.word	0x40014800

08007088 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007088:	b480      	push	{r7}
 800708a:	b087      	sub	sp, #28
 800708c:	af00      	add	r7, sp, #0
 800708e:	6078      	str	r0, [r7, #4]
 8007090:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	6a1b      	ldr	r3, [r3, #32]
 8007096:	f023 0201 	bic.w	r2, r3, #1
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	6a1b      	ldr	r3, [r3, #32]
 80070a2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	685b      	ldr	r3, [r3, #4]
 80070a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	699b      	ldr	r3, [r3, #24]
 80070ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80070b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80070ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	f023 0303 	bic.w	r3, r3, #3
 80070c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80070c4:	683b      	ldr	r3, [r7, #0]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	68fa      	ldr	r2, [r7, #12]
 80070ca:	4313      	orrs	r3, r2
 80070cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80070ce:	697b      	ldr	r3, [r7, #20]
 80070d0:	f023 0302 	bic.w	r3, r3, #2
 80070d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80070d6:	683b      	ldr	r3, [r7, #0]
 80070d8:	689b      	ldr	r3, [r3, #8]
 80070da:	697a      	ldr	r2, [r7, #20]
 80070dc:	4313      	orrs	r3, r2
 80070de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	4a30      	ldr	r2, [pc, #192]	; (80071a4 <TIM_OC1_SetConfig+0x11c>)
 80070e4:	4293      	cmp	r3, r2
 80070e6:	d013      	beq.n	8007110 <TIM_OC1_SetConfig+0x88>
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	4a2f      	ldr	r2, [pc, #188]	; (80071a8 <TIM_OC1_SetConfig+0x120>)
 80070ec:	4293      	cmp	r3, r2
 80070ee:	d00f      	beq.n	8007110 <TIM_OC1_SetConfig+0x88>
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	4a2e      	ldr	r2, [pc, #184]	; (80071ac <TIM_OC1_SetConfig+0x124>)
 80070f4:	4293      	cmp	r3, r2
 80070f6:	d00b      	beq.n	8007110 <TIM_OC1_SetConfig+0x88>
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	4a2d      	ldr	r2, [pc, #180]	; (80071b0 <TIM_OC1_SetConfig+0x128>)
 80070fc:	4293      	cmp	r3, r2
 80070fe:	d007      	beq.n	8007110 <TIM_OC1_SetConfig+0x88>
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	4a2c      	ldr	r2, [pc, #176]	; (80071b4 <TIM_OC1_SetConfig+0x12c>)
 8007104:	4293      	cmp	r3, r2
 8007106:	d003      	beq.n	8007110 <TIM_OC1_SetConfig+0x88>
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	4a2b      	ldr	r2, [pc, #172]	; (80071b8 <TIM_OC1_SetConfig+0x130>)
 800710c:	4293      	cmp	r3, r2
 800710e:	d10c      	bne.n	800712a <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007110:	697b      	ldr	r3, [r7, #20]
 8007112:	f023 0308 	bic.w	r3, r3, #8
 8007116:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007118:	683b      	ldr	r3, [r7, #0]
 800711a:	68db      	ldr	r3, [r3, #12]
 800711c:	697a      	ldr	r2, [r7, #20]
 800711e:	4313      	orrs	r3, r2
 8007120:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007122:	697b      	ldr	r3, [r7, #20]
 8007124:	f023 0304 	bic.w	r3, r3, #4
 8007128:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	4a1d      	ldr	r2, [pc, #116]	; (80071a4 <TIM_OC1_SetConfig+0x11c>)
 800712e:	4293      	cmp	r3, r2
 8007130:	d013      	beq.n	800715a <TIM_OC1_SetConfig+0xd2>
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	4a1c      	ldr	r2, [pc, #112]	; (80071a8 <TIM_OC1_SetConfig+0x120>)
 8007136:	4293      	cmp	r3, r2
 8007138:	d00f      	beq.n	800715a <TIM_OC1_SetConfig+0xd2>
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	4a1b      	ldr	r2, [pc, #108]	; (80071ac <TIM_OC1_SetConfig+0x124>)
 800713e:	4293      	cmp	r3, r2
 8007140:	d00b      	beq.n	800715a <TIM_OC1_SetConfig+0xd2>
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	4a1a      	ldr	r2, [pc, #104]	; (80071b0 <TIM_OC1_SetConfig+0x128>)
 8007146:	4293      	cmp	r3, r2
 8007148:	d007      	beq.n	800715a <TIM_OC1_SetConfig+0xd2>
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	4a19      	ldr	r2, [pc, #100]	; (80071b4 <TIM_OC1_SetConfig+0x12c>)
 800714e:	4293      	cmp	r3, r2
 8007150:	d003      	beq.n	800715a <TIM_OC1_SetConfig+0xd2>
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	4a18      	ldr	r2, [pc, #96]	; (80071b8 <TIM_OC1_SetConfig+0x130>)
 8007156:	4293      	cmp	r3, r2
 8007158:	d111      	bne.n	800717e <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800715a:	693b      	ldr	r3, [r7, #16]
 800715c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007160:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007162:	693b      	ldr	r3, [r7, #16]
 8007164:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007168:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800716a:	683b      	ldr	r3, [r7, #0]
 800716c:	695b      	ldr	r3, [r3, #20]
 800716e:	693a      	ldr	r2, [r7, #16]
 8007170:	4313      	orrs	r3, r2
 8007172:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007174:	683b      	ldr	r3, [r7, #0]
 8007176:	699b      	ldr	r3, [r3, #24]
 8007178:	693a      	ldr	r2, [r7, #16]
 800717a:	4313      	orrs	r3, r2
 800717c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	693a      	ldr	r2, [r7, #16]
 8007182:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	68fa      	ldr	r2, [r7, #12]
 8007188:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800718a:	683b      	ldr	r3, [r7, #0]
 800718c:	685a      	ldr	r2, [r3, #4]
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	697a      	ldr	r2, [r7, #20]
 8007196:	621a      	str	r2, [r3, #32]
}
 8007198:	bf00      	nop
 800719a:	371c      	adds	r7, #28
 800719c:	46bd      	mov	sp, r7
 800719e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a2:	4770      	bx	lr
 80071a4:	40012c00 	.word	0x40012c00
 80071a8:	40013400 	.word	0x40013400
 80071ac:	40014000 	.word	0x40014000
 80071b0:	40014400 	.word	0x40014400
 80071b4:	40014800 	.word	0x40014800
 80071b8:	40015000 	.word	0x40015000

080071bc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80071bc:	b480      	push	{r7}
 80071be:	b087      	sub	sp, #28
 80071c0:	af00      	add	r7, sp, #0
 80071c2:	6078      	str	r0, [r7, #4]
 80071c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	6a1b      	ldr	r3, [r3, #32]
 80071ca:	f023 0210 	bic.w	r2, r3, #16
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	6a1b      	ldr	r3, [r3, #32]
 80071d6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	685b      	ldr	r3, [r3, #4]
 80071dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	699b      	ldr	r3, [r3, #24]
 80071e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80071ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80071ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80071f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80071f8:	683b      	ldr	r3, [r7, #0]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	021b      	lsls	r3, r3, #8
 80071fe:	68fa      	ldr	r2, [r7, #12]
 8007200:	4313      	orrs	r3, r2
 8007202:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007204:	697b      	ldr	r3, [r7, #20]
 8007206:	f023 0320 	bic.w	r3, r3, #32
 800720a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800720c:	683b      	ldr	r3, [r7, #0]
 800720e:	689b      	ldr	r3, [r3, #8]
 8007210:	011b      	lsls	r3, r3, #4
 8007212:	697a      	ldr	r2, [r7, #20]
 8007214:	4313      	orrs	r3, r2
 8007216:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	4a2c      	ldr	r2, [pc, #176]	; (80072cc <TIM_OC2_SetConfig+0x110>)
 800721c:	4293      	cmp	r3, r2
 800721e:	d007      	beq.n	8007230 <TIM_OC2_SetConfig+0x74>
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	4a2b      	ldr	r2, [pc, #172]	; (80072d0 <TIM_OC2_SetConfig+0x114>)
 8007224:	4293      	cmp	r3, r2
 8007226:	d003      	beq.n	8007230 <TIM_OC2_SetConfig+0x74>
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	4a2a      	ldr	r2, [pc, #168]	; (80072d4 <TIM_OC2_SetConfig+0x118>)
 800722c:	4293      	cmp	r3, r2
 800722e:	d10d      	bne.n	800724c <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007230:	697b      	ldr	r3, [r7, #20]
 8007232:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007236:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007238:	683b      	ldr	r3, [r7, #0]
 800723a:	68db      	ldr	r3, [r3, #12]
 800723c:	011b      	lsls	r3, r3, #4
 800723e:	697a      	ldr	r2, [r7, #20]
 8007240:	4313      	orrs	r3, r2
 8007242:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007244:	697b      	ldr	r3, [r7, #20]
 8007246:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800724a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	4a1f      	ldr	r2, [pc, #124]	; (80072cc <TIM_OC2_SetConfig+0x110>)
 8007250:	4293      	cmp	r3, r2
 8007252:	d013      	beq.n	800727c <TIM_OC2_SetConfig+0xc0>
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	4a1e      	ldr	r2, [pc, #120]	; (80072d0 <TIM_OC2_SetConfig+0x114>)
 8007258:	4293      	cmp	r3, r2
 800725a:	d00f      	beq.n	800727c <TIM_OC2_SetConfig+0xc0>
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	4a1e      	ldr	r2, [pc, #120]	; (80072d8 <TIM_OC2_SetConfig+0x11c>)
 8007260:	4293      	cmp	r3, r2
 8007262:	d00b      	beq.n	800727c <TIM_OC2_SetConfig+0xc0>
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	4a1d      	ldr	r2, [pc, #116]	; (80072dc <TIM_OC2_SetConfig+0x120>)
 8007268:	4293      	cmp	r3, r2
 800726a:	d007      	beq.n	800727c <TIM_OC2_SetConfig+0xc0>
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	4a1c      	ldr	r2, [pc, #112]	; (80072e0 <TIM_OC2_SetConfig+0x124>)
 8007270:	4293      	cmp	r3, r2
 8007272:	d003      	beq.n	800727c <TIM_OC2_SetConfig+0xc0>
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	4a17      	ldr	r2, [pc, #92]	; (80072d4 <TIM_OC2_SetConfig+0x118>)
 8007278:	4293      	cmp	r3, r2
 800727a:	d113      	bne.n	80072a4 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800727c:	693b      	ldr	r3, [r7, #16]
 800727e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007282:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007284:	693b      	ldr	r3, [r7, #16]
 8007286:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800728a:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800728c:	683b      	ldr	r3, [r7, #0]
 800728e:	695b      	ldr	r3, [r3, #20]
 8007290:	009b      	lsls	r3, r3, #2
 8007292:	693a      	ldr	r2, [r7, #16]
 8007294:	4313      	orrs	r3, r2
 8007296:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007298:	683b      	ldr	r3, [r7, #0]
 800729a:	699b      	ldr	r3, [r3, #24]
 800729c:	009b      	lsls	r3, r3, #2
 800729e:	693a      	ldr	r2, [r7, #16]
 80072a0:	4313      	orrs	r3, r2
 80072a2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	693a      	ldr	r2, [r7, #16]
 80072a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	68fa      	ldr	r2, [r7, #12]
 80072ae:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80072b0:	683b      	ldr	r3, [r7, #0]
 80072b2:	685a      	ldr	r2, [r3, #4]
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	697a      	ldr	r2, [r7, #20]
 80072bc:	621a      	str	r2, [r3, #32]
}
 80072be:	bf00      	nop
 80072c0:	371c      	adds	r7, #28
 80072c2:	46bd      	mov	sp, r7
 80072c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c8:	4770      	bx	lr
 80072ca:	bf00      	nop
 80072cc:	40012c00 	.word	0x40012c00
 80072d0:	40013400 	.word	0x40013400
 80072d4:	40015000 	.word	0x40015000
 80072d8:	40014000 	.word	0x40014000
 80072dc:	40014400 	.word	0x40014400
 80072e0:	40014800 	.word	0x40014800

080072e4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80072e4:	b480      	push	{r7}
 80072e6:	b087      	sub	sp, #28
 80072e8:	af00      	add	r7, sp, #0
 80072ea:	6078      	str	r0, [r7, #4]
 80072ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	6a1b      	ldr	r3, [r3, #32]
 80072f2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	6a1b      	ldr	r3, [r3, #32]
 80072fe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	685b      	ldr	r3, [r3, #4]
 8007304:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	69db      	ldr	r3, [r3, #28]
 800730a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007312:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007316:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	f023 0303 	bic.w	r3, r3, #3
 800731e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007320:	683b      	ldr	r3, [r7, #0]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	68fa      	ldr	r2, [r7, #12]
 8007326:	4313      	orrs	r3, r2
 8007328:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800732a:	697b      	ldr	r3, [r7, #20]
 800732c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007330:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007332:	683b      	ldr	r3, [r7, #0]
 8007334:	689b      	ldr	r3, [r3, #8]
 8007336:	021b      	lsls	r3, r3, #8
 8007338:	697a      	ldr	r2, [r7, #20]
 800733a:	4313      	orrs	r3, r2
 800733c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	4a2b      	ldr	r2, [pc, #172]	; (80073f0 <TIM_OC3_SetConfig+0x10c>)
 8007342:	4293      	cmp	r3, r2
 8007344:	d007      	beq.n	8007356 <TIM_OC3_SetConfig+0x72>
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	4a2a      	ldr	r2, [pc, #168]	; (80073f4 <TIM_OC3_SetConfig+0x110>)
 800734a:	4293      	cmp	r3, r2
 800734c:	d003      	beq.n	8007356 <TIM_OC3_SetConfig+0x72>
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	4a29      	ldr	r2, [pc, #164]	; (80073f8 <TIM_OC3_SetConfig+0x114>)
 8007352:	4293      	cmp	r3, r2
 8007354:	d10d      	bne.n	8007372 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007356:	697b      	ldr	r3, [r7, #20]
 8007358:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800735c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800735e:	683b      	ldr	r3, [r7, #0]
 8007360:	68db      	ldr	r3, [r3, #12]
 8007362:	021b      	lsls	r3, r3, #8
 8007364:	697a      	ldr	r2, [r7, #20]
 8007366:	4313      	orrs	r3, r2
 8007368:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800736a:	697b      	ldr	r3, [r7, #20]
 800736c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007370:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	4a1e      	ldr	r2, [pc, #120]	; (80073f0 <TIM_OC3_SetConfig+0x10c>)
 8007376:	4293      	cmp	r3, r2
 8007378:	d013      	beq.n	80073a2 <TIM_OC3_SetConfig+0xbe>
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	4a1d      	ldr	r2, [pc, #116]	; (80073f4 <TIM_OC3_SetConfig+0x110>)
 800737e:	4293      	cmp	r3, r2
 8007380:	d00f      	beq.n	80073a2 <TIM_OC3_SetConfig+0xbe>
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	4a1d      	ldr	r2, [pc, #116]	; (80073fc <TIM_OC3_SetConfig+0x118>)
 8007386:	4293      	cmp	r3, r2
 8007388:	d00b      	beq.n	80073a2 <TIM_OC3_SetConfig+0xbe>
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	4a1c      	ldr	r2, [pc, #112]	; (8007400 <TIM_OC3_SetConfig+0x11c>)
 800738e:	4293      	cmp	r3, r2
 8007390:	d007      	beq.n	80073a2 <TIM_OC3_SetConfig+0xbe>
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	4a1b      	ldr	r2, [pc, #108]	; (8007404 <TIM_OC3_SetConfig+0x120>)
 8007396:	4293      	cmp	r3, r2
 8007398:	d003      	beq.n	80073a2 <TIM_OC3_SetConfig+0xbe>
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	4a16      	ldr	r2, [pc, #88]	; (80073f8 <TIM_OC3_SetConfig+0x114>)
 800739e:	4293      	cmp	r3, r2
 80073a0:	d113      	bne.n	80073ca <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80073a2:	693b      	ldr	r3, [r7, #16]
 80073a4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80073a8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80073aa:	693b      	ldr	r3, [r7, #16]
 80073ac:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80073b0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80073b2:	683b      	ldr	r3, [r7, #0]
 80073b4:	695b      	ldr	r3, [r3, #20]
 80073b6:	011b      	lsls	r3, r3, #4
 80073b8:	693a      	ldr	r2, [r7, #16]
 80073ba:	4313      	orrs	r3, r2
 80073bc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80073be:	683b      	ldr	r3, [r7, #0]
 80073c0:	699b      	ldr	r3, [r3, #24]
 80073c2:	011b      	lsls	r3, r3, #4
 80073c4:	693a      	ldr	r2, [r7, #16]
 80073c6:	4313      	orrs	r3, r2
 80073c8:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	693a      	ldr	r2, [r7, #16]
 80073ce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	68fa      	ldr	r2, [r7, #12]
 80073d4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80073d6:	683b      	ldr	r3, [r7, #0]
 80073d8:	685a      	ldr	r2, [r3, #4]
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	697a      	ldr	r2, [r7, #20]
 80073e2:	621a      	str	r2, [r3, #32]
}
 80073e4:	bf00      	nop
 80073e6:	371c      	adds	r7, #28
 80073e8:	46bd      	mov	sp, r7
 80073ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ee:	4770      	bx	lr
 80073f0:	40012c00 	.word	0x40012c00
 80073f4:	40013400 	.word	0x40013400
 80073f8:	40015000 	.word	0x40015000
 80073fc:	40014000 	.word	0x40014000
 8007400:	40014400 	.word	0x40014400
 8007404:	40014800 	.word	0x40014800

08007408 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007408:	b480      	push	{r7}
 800740a:	b087      	sub	sp, #28
 800740c:	af00      	add	r7, sp, #0
 800740e:	6078      	str	r0, [r7, #4]
 8007410:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	6a1b      	ldr	r3, [r3, #32]
 8007416:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	6a1b      	ldr	r3, [r3, #32]
 8007422:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	685b      	ldr	r3, [r3, #4]
 8007428:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	69db      	ldr	r3, [r3, #28]
 800742e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007436:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800743a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007442:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007444:	683b      	ldr	r3, [r7, #0]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	021b      	lsls	r3, r3, #8
 800744a:	68fa      	ldr	r2, [r7, #12]
 800744c:	4313      	orrs	r3, r2
 800744e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007450:	693b      	ldr	r3, [r7, #16]
 8007452:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007456:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007458:	683b      	ldr	r3, [r7, #0]
 800745a:	689b      	ldr	r3, [r3, #8]
 800745c:	031b      	lsls	r3, r3, #12
 800745e:	693a      	ldr	r2, [r7, #16]
 8007460:	4313      	orrs	r3, r2
 8007462:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	4a1a      	ldr	r2, [pc, #104]	; (80074d0 <TIM_OC4_SetConfig+0xc8>)
 8007468:	4293      	cmp	r3, r2
 800746a:	d013      	beq.n	8007494 <TIM_OC4_SetConfig+0x8c>
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	4a19      	ldr	r2, [pc, #100]	; (80074d4 <TIM_OC4_SetConfig+0xcc>)
 8007470:	4293      	cmp	r3, r2
 8007472:	d00f      	beq.n	8007494 <TIM_OC4_SetConfig+0x8c>
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	4a18      	ldr	r2, [pc, #96]	; (80074d8 <TIM_OC4_SetConfig+0xd0>)
 8007478:	4293      	cmp	r3, r2
 800747a:	d00b      	beq.n	8007494 <TIM_OC4_SetConfig+0x8c>
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	4a17      	ldr	r2, [pc, #92]	; (80074dc <TIM_OC4_SetConfig+0xd4>)
 8007480:	4293      	cmp	r3, r2
 8007482:	d007      	beq.n	8007494 <TIM_OC4_SetConfig+0x8c>
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	4a16      	ldr	r2, [pc, #88]	; (80074e0 <TIM_OC4_SetConfig+0xd8>)
 8007488:	4293      	cmp	r3, r2
 800748a:	d003      	beq.n	8007494 <TIM_OC4_SetConfig+0x8c>
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	4a15      	ldr	r2, [pc, #84]	; (80074e4 <TIM_OC4_SetConfig+0xdc>)
 8007490:	4293      	cmp	r3, r2
 8007492:	d109      	bne.n	80074a8 <TIM_OC4_SetConfig+0xa0>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007494:	697b      	ldr	r3, [r7, #20]
 8007496:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800749a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800749c:	683b      	ldr	r3, [r7, #0]
 800749e:	695b      	ldr	r3, [r3, #20]
 80074a0:	019b      	lsls	r3, r3, #6
 80074a2:	697a      	ldr	r2, [r7, #20]
 80074a4:	4313      	orrs	r3, r2
 80074a6:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	697a      	ldr	r2, [r7, #20]
 80074ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	68fa      	ldr	r2, [r7, #12]
 80074b2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80074b4:	683b      	ldr	r3, [r7, #0]
 80074b6:	685a      	ldr	r2, [r3, #4]
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	693a      	ldr	r2, [r7, #16]
 80074c0:	621a      	str	r2, [r3, #32]
}
 80074c2:	bf00      	nop
 80074c4:	371c      	adds	r7, #28
 80074c6:	46bd      	mov	sp, r7
 80074c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074cc:	4770      	bx	lr
 80074ce:	bf00      	nop
 80074d0:	40012c00 	.word	0x40012c00
 80074d4:	40013400 	.word	0x40013400
 80074d8:	40014000 	.word	0x40014000
 80074dc:	40014400 	.word	0x40014400
 80074e0:	40014800 	.word	0x40014800
 80074e4:	40015000 	.word	0x40015000

080074e8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80074e8:	b480      	push	{r7}
 80074ea:	b087      	sub	sp, #28
 80074ec:	af00      	add	r7, sp, #0
 80074ee:	6078      	str	r0, [r7, #4]
 80074f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	6a1b      	ldr	r3, [r3, #32]
 80074f6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	6a1b      	ldr	r3, [r3, #32]
 8007502:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	685b      	ldr	r3, [r3, #4]
 8007508:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800750e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007516:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800751a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800751c:	683b      	ldr	r3, [r7, #0]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	68fa      	ldr	r2, [r7, #12]
 8007522:	4313      	orrs	r3, r2
 8007524:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007526:	693b      	ldr	r3, [r7, #16]
 8007528:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800752c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800752e:	683b      	ldr	r3, [r7, #0]
 8007530:	689b      	ldr	r3, [r3, #8]
 8007532:	041b      	lsls	r3, r3, #16
 8007534:	693a      	ldr	r2, [r7, #16]
 8007536:	4313      	orrs	r3, r2
 8007538:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	4a19      	ldr	r2, [pc, #100]	; (80075a4 <TIM_OC5_SetConfig+0xbc>)
 800753e:	4293      	cmp	r3, r2
 8007540:	d013      	beq.n	800756a <TIM_OC5_SetConfig+0x82>
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	4a18      	ldr	r2, [pc, #96]	; (80075a8 <TIM_OC5_SetConfig+0xc0>)
 8007546:	4293      	cmp	r3, r2
 8007548:	d00f      	beq.n	800756a <TIM_OC5_SetConfig+0x82>
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	4a17      	ldr	r2, [pc, #92]	; (80075ac <TIM_OC5_SetConfig+0xc4>)
 800754e:	4293      	cmp	r3, r2
 8007550:	d00b      	beq.n	800756a <TIM_OC5_SetConfig+0x82>
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	4a16      	ldr	r2, [pc, #88]	; (80075b0 <TIM_OC5_SetConfig+0xc8>)
 8007556:	4293      	cmp	r3, r2
 8007558:	d007      	beq.n	800756a <TIM_OC5_SetConfig+0x82>
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	4a15      	ldr	r2, [pc, #84]	; (80075b4 <TIM_OC5_SetConfig+0xcc>)
 800755e:	4293      	cmp	r3, r2
 8007560:	d003      	beq.n	800756a <TIM_OC5_SetConfig+0x82>
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	4a14      	ldr	r2, [pc, #80]	; (80075b8 <TIM_OC5_SetConfig+0xd0>)
 8007566:	4293      	cmp	r3, r2
 8007568:	d109      	bne.n	800757e <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800756a:	697b      	ldr	r3, [r7, #20]
 800756c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007570:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007572:	683b      	ldr	r3, [r7, #0]
 8007574:	695b      	ldr	r3, [r3, #20]
 8007576:	021b      	lsls	r3, r3, #8
 8007578:	697a      	ldr	r2, [r7, #20]
 800757a:	4313      	orrs	r3, r2
 800757c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	697a      	ldr	r2, [r7, #20]
 8007582:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	68fa      	ldr	r2, [r7, #12]
 8007588:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800758a:	683b      	ldr	r3, [r7, #0]
 800758c:	685a      	ldr	r2, [r3, #4]
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	693a      	ldr	r2, [r7, #16]
 8007596:	621a      	str	r2, [r3, #32]
}
 8007598:	bf00      	nop
 800759a:	371c      	adds	r7, #28
 800759c:	46bd      	mov	sp, r7
 800759e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a2:	4770      	bx	lr
 80075a4:	40012c00 	.word	0x40012c00
 80075a8:	40013400 	.word	0x40013400
 80075ac:	40014000 	.word	0x40014000
 80075b0:	40014400 	.word	0x40014400
 80075b4:	40014800 	.word	0x40014800
 80075b8:	40015000 	.word	0x40015000

080075bc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80075bc:	b480      	push	{r7}
 80075be:	b087      	sub	sp, #28
 80075c0:	af00      	add	r7, sp, #0
 80075c2:	6078      	str	r0, [r7, #4]
 80075c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	6a1b      	ldr	r3, [r3, #32]
 80075ca:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	6a1b      	ldr	r3, [r3, #32]
 80075d6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	685b      	ldr	r3, [r3, #4]
 80075dc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80075e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80075ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80075ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80075f0:	683b      	ldr	r3, [r7, #0]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	021b      	lsls	r3, r3, #8
 80075f6:	68fa      	ldr	r2, [r7, #12]
 80075f8:	4313      	orrs	r3, r2
 80075fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80075fc:	693b      	ldr	r3, [r7, #16]
 80075fe:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007602:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007604:	683b      	ldr	r3, [r7, #0]
 8007606:	689b      	ldr	r3, [r3, #8]
 8007608:	051b      	lsls	r3, r3, #20
 800760a:	693a      	ldr	r2, [r7, #16]
 800760c:	4313      	orrs	r3, r2
 800760e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	4a1a      	ldr	r2, [pc, #104]	; (800767c <TIM_OC6_SetConfig+0xc0>)
 8007614:	4293      	cmp	r3, r2
 8007616:	d013      	beq.n	8007640 <TIM_OC6_SetConfig+0x84>
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	4a19      	ldr	r2, [pc, #100]	; (8007680 <TIM_OC6_SetConfig+0xc4>)
 800761c:	4293      	cmp	r3, r2
 800761e:	d00f      	beq.n	8007640 <TIM_OC6_SetConfig+0x84>
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	4a18      	ldr	r2, [pc, #96]	; (8007684 <TIM_OC6_SetConfig+0xc8>)
 8007624:	4293      	cmp	r3, r2
 8007626:	d00b      	beq.n	8007640 <TIM_OC6_SetConfig+0x84>
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	4a17      	ldr	r2, [pc, #92]	; (8007688 <TIM_OC6_SetConfig+0xcc>)
 800762c:	4293      	cmp	r3, r2
 800762e:	d007      	beq.n	8007640 <TIM_OC6_SetConfig+0x84>
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	4a16      	ldr	r2, [pc, #88]	; (800768c <TIM_OC6_SetConfig+0xd0>)
 8007634:	4293      	cmp	r3, r2
 8007636:	d003      	beq.n	8007640 <TIM_OC6_SetConfig+0x84>
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	4a15      	ldr	r2, [pc, #84]	; (8007690 <TIM_OC6_SetConfig+0xd4>)
 800763c:	4293      	cmp	r3, r2
 800763e:	d109      	bne.n	8007654 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007640:	697b      	ldr	r3, [r7, #20]
 8007642:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007646:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007648:	683b      	ldr	r3, [r7, #0]
 800764a:	695b      	ldr	r3, [r3, #20]
 800764c:	029b      	lsls	r3, r3, #10
 800764e:	697a      	ldr	r2, [r7, #20]
 8007650:	4313      	orrs	r3, r2
 8007652:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	697a      	ldr	r2, [r7, #20]
 8007658:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	68fa      	ldr	r2, [r7, #12]
 800765e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007660:	683b      	ldr	r3, [r7, #0]
 8007662:	685a      	ldr	r2, [r3, #4]
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	693a      	ldr	r2, [r7, #16]
 800766c:	621a      	str	r2, [r3, #32]
}
 800766e:	bf00      	nop
 8007670:	371c      	adds	r7, #28
 8007672:	46bd      	mov	sp, r7
 8007674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007678:	4770      	bx	lr
 800767a:	bf00      	nop
 800767c:	40012c00 	.word	0x40012c00
 8007680:	40013400 	.word	0x40013400
 8007684:	40014000 	.word	0x40014000
 8007688:	40014400 	.word	0x40014400
 800768c:	40014800 	.word	0x40014800
 8007690:	40015000 	.word	0x40015000

08007694 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007694:	b480      	push	{r7}
 8007696:	b087      	sub	sp, #28
 8007698:	af00      	add	r7, sp, #0
 800769a:	60f8      	str	r0, [r7, #12]
 800769c:	60b9      	str	r1, [r7, #8]
 800769e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	6a1b      	ldr	r3, [r3, #32]
 80076a4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	6a1b      	ldr	r3, [r3, #32]
 80076aa:	f023 0201 	bic.w	r2, r3, #1
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	699b      	ldr	r3, [r3, #24]
 80076b6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80076b8:	693b      	ldr	r3, [r7, #16]
 80076ba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80076be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	011b      	lsls	r3, r3, #4
 80076c4:	693a      	ldr	r2, [r7, #16]
 80076c6:	4313      	orrs	r3, r2
 80076c8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80076ca:	697b      	ldr	r3, [r7, #20]
 80076cc:	f023 030a 	bic.w	r3, r3, #10
 80076d0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80076d2:	697a      	ldr	r2, [r7, #20]
 80076d4:	68bb      	ldr	r3, [r7, #8]
 80076d6:	4313      	orrs	r3, r2
 80076d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	693a      	ldr	r2, [r7, #16]
 80076de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	697a      	ldr	r2, [r7, #20]
 80076e4:	621a      	str	r2, [r3, #32]
}
 80076e6:	bf00      	nop
 80076e8:	371c      	adds	r7, #28
 80076ea:	46bd      	mov	sp, r7
 80076ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076f0:	4770      	bx	lr

080076f2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80076f2:	b480      	push	{r7}
 80076f4:	b087      	sub	sp, #28
 80076f6:	af00      	add	r7, sp, #0
 80076f8:	60f8      	str	r0, [r7, #12]
 80076fa:	60b9      	str	r1, [r7, #8]
 80076fc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	6a1b      	ldr	r3, [r3, #32]
 8007702:	f023 0210 	bic.w	r2, r3, #16
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	699b      	ldr	r3, [r3, #24]
 800770e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	6a1b      	ldr	r3, [r3, #32]
 8007714:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007716:	697b      	ldr	r3, [r7, #20]
 8007718:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800771c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	031b      	lsls	r3, r3, #12
 8007722:	697a      	ldr	r2, [r7, #20]
 8007724:	4313      	orrs	r3, r2
 8007726:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007728:	693b      	ldr	r3, [r7, #16]
 800772a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800772e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007730:	68bb      	ldr	r3, [r7, #8]
 8007732:	011b      	lsls	r3, r3, #4
 8007734:	693a      	ldr	r2, [r7, #16]
 8007736:	4313      	orrs	r3, r2
 8007738:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	697a      	ldr	r2, [r7, #20]
 800773e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	693a      	ldr	r2, [r7, #16]
 8007744:	621a      	str	r2, [r3, #32]
}
 8007746:	bf00      	nop
 8007748:	371c      	adds	r7, #28
 800774a:	46bd      	mov	sp, r7
 800774c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007750:	4770      	bx	lr

08007752 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007752:	b480      	push	{r7}
 8007754:	b085      	sub	sp, #20
 8007756:	af00      	add	r7, sp, #0
 8007758:	6078      	str	r0, [r7, #4]
 800775a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	689b      	ldr	r3, [r3, #8]
 8007760:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007768:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800776a:	683a      	ldr	r2, [r7, #0]
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	4313      	orrs	r3, r2
 8007770:	f043 0307 	orr.w	r3, r3, #7
 8007774:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	68fa      	ldr	r2, [r7, #12]
 800777a:	609a      	str	r2, [r3, #8]
}
 800777c:	bf00      	nop
 800777e:	3714      	adds	r7, #20
 8007780:	46bd      	mov	sp, r7
 8007782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007786:	4770      	bx	lr

08007788 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007788:	b480      	push	{r7}
 800778a:	b087      	sub	sp, #28
 800778c:	af00      	add	r7, sp, #0
 800778e:	60f8      	str	r0, [r7, #12]
 8007790:	60b9      	str	r1, [r7, #8]
 8007792:	607a      	str	r2, [r7, #4]
 8007794:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	689b      	ldr	r3, [r3, #8]
 800779a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800779c:	697b      	ldr	r3, [r7, #20]
 800779e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80077a2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80077a4:	683b      	ldr	r3, [r7, #0]
 80077a6:	021a      	lsls	r2, r3, #8
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	431a      	orrs	r2, r3
 80077ac:	68bb      	ldr	r3, [r7, #8]
 80077ae:	4313      	orrs	r3, r2
 80077b0:	697a      	ldr	r2, [r7, #20]
 80077b2:	4313      	orrs	r3, r2
 80077b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	697a      	ldr	r2, [r7, #20]
 80077ba:	609a      	str	r2, [r3, #8]
}
 80077bc:	bf00      	nop
 80077be:	371c      	adds	r7, #28
 80077c0:	46bd      	mov	sp, r7
 80077c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c6:	4770      	bx	lr

080077c8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80077c8:	b480      	push	{r7}
 80077ca:	b087      	sub	sp, #28
 80077cc:	af00      	add	r7, sp, #0
 80077ce:	60f8      	str	r0, [r7, #12]
 80077d0:	60b9      	str	r1, [r7, #8]
 80077d2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80077d4:	68bb      	ldr	r3, [r7, #8]
 80077d6:	f003 031f 	and.w	r3, r3, #31
 80077da:	2201      	movs	r2, #1
 80077dc:	fa02 f303 	lsl.w	r3, r2, r3
 80077e0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	6a1a      	ldr	r2, [r3, #32]
 80077e6:	697b      	ldr	r3, [r7, #20]
 80077e8:	43db      	mvns	r3, r3
 80077ea:	401a      	ands	r2, r3
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	6a1a      	ldr	r2, [r3, #32]
 80077f4:	68bb      	ldr	r3, [r7, #8]
 80077f6:	f003 031f 	and.w	r3, r3, #31
 80077fa:	6879      	ldr	r1, [r7, #4]
 80077fc:	fa01 f303 	lsl.w	r3, r1, r3
 8007800:	431a      	orrs	r2, r3
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	621a      	str	r2, [r3, #32]
}
 8007806:	bf00      	nop
 8007808:	371c      	adds	r7, #28
 800780a:	46bd      	mov	sp, r7
 800780c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007810:	4770      	bx	lr
	...

08007814 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007814:	b480      	push	{r7}
 8007816:	b085      	sub	sp, #20
 8007818:	af00      	add	r7, sp, #0
 800781a:	6078      	str	r0, [r7, #4]
 800781c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007824:	2b01      	cmp	r3, #1
 8007826:	d101      	bne.n	800782c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007828:	2302      	movs	r3, #2
 800782a:	e06d      	b.n	8007908 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	2201      	movs	r2, #1
 8007830:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	2202      	movs	r2, #2
 8007838:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	685b      	ldr	r3, [r3, #4]
 8007842:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	689b      	ldr	r3, [r3, #8]
 800784a:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	4a30      	ldr	r2, [pc, #192]	; (8007914 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007852:	4293      	cmp	r3, r2
 8007854:	d009      	beq.n	800786a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	4a2f      	ldr	r2, [pc, #188]	; (8007918 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800785c:	4293      	cmp	r3, r2
 800785e:	d004      	beq.n	800786a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	4a2d      	ldr	r2, [pc, #180]	; (800791c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8007866:	4293      	cmp	r3, r2
 8007868:	d108      	bne.n	800787c <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007870:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007872:	683b      	ldr	r3, [r7, #0]
 8007874:	685b      	ldr	r3, [r3, #4]
 8007876:	68fa      	ldr	r2, [r7, #12]
 8007878:	4313      	orrs	r3, r2
 800787a:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007882:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007884:	683b      	ldr	r3, [r7, #0]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	68fa      	ldr	r2, [r7, #12]
 800788a:	4313      	orrs	r3, r2
 800788c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	68fa      	ldr	r2, [r7, #12]
 8007894:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	4a1e      	ldr	r2, [pc, #120]	; (8007914 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800789c:	4293      	cmp	r3, r2
 800789e:	d01d      	beq.n	80078dc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80078a8:	d018      	beq.n	80078dc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	4a1c      	ldr	r2, [pc, #112]	; (8007920 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80078b0:	4293      	cmp	r3, r2
 80078b2:	d013      	beq.n	80078dc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	4a1a      	ldr	r2, [pc, #104]	; (8007924 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80078ba:	4293      	cmp	r3, r2
 80078bc:	d00e      	beq.n	80078dc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	4a15      	ldr	r2, [pc, #84]	; (8007918 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80078c4:	4293      	cmp	r3, r2
 80078c6:	d009      	beq.n	80078dc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	4a16      	ldr	r2, [pc, #88]	; (8007928 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80078ce:	4293      	cmp	r3, r2
 80078d0:	d004      	beq.n	80078dc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	4a11      	ldr	r2, [pc, #68]	; (800791c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80078d8:	4293      	cmp	r3, r2
 80078da:	d10c      	bne.n	80078f6 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80078dc:	68bb      	ldr	r3, [r7, #8]
 80078de:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80078e2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80078e4:	683b      	ldr	r3, [r7, #0]
 80078e6:	689b      	ldr	r3, [r3, #8]
 80078e8:	68ba      	ldr	r2, [r7, #8]
 80078ea:	4313      	orrs	r3, r2
 80078ec:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	68ba      	ldr	r2, [r7, #8]
 80078f4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	2201      	movs	r2, #1
 80078fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	2200      	movs	r2, #0
 8007902:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007906:	2300      	movs	r3, #0
}
 8007908:	4618      	mov	r0, r3
 800790a:	3714      	adds	r7, #20
 800790c:	46bd      	mov	sp, r7
 800790e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007912:	4770      	bx	lr
 8007914:	40012c00 	.word	0x40012c00
 8007918:	40013400 	.word	0x40013400
 800791c:	40015000 	.word	0x40015000
 8007920:	40000400 	.word	0x40000400
 8007924:	40000800 	.word	0x40000800
 8007928:	40014000 	.word	0x40014000

0800792c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800792c:	b480      	push	{r7}
 800792e:	b083      	sub	sp, #12
 8007930:	af00      	add	r7, sp, #0
 8007932:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007934:	bf00      	nop
 8007936:	370c      	adds	r7, #12
 8007938:	46bd      	mov	sp, r7
 800793a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800793e:	4770      	bx	lr

08007940 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007940:	b480      	push	{r7}
 8007942:	b083      	sub	sp, #12
 8007944:	af00      	add	r7, sp, #0
 8007946:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007948:	bf00      	nop
 800794a:	370c      	adds	r7, #12
 800794c:	46bd      	mov	sp, r7
 800794e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007952:	4770      	bx	lr

08007954 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007954:	b480      	push	{r7}
 8007956:	b083      	sub	sp, #12
 8007958:	af00      	add	r7, sp, #0
 800795a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800795c:	bf00      	nop
 800795e:	370c      	adds	r7, #12
 8007960:	46bd      	mov	sp, r7
 8007962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007966:	4770      	bx	lr

08007968 <__errno>:
 8007968:	4b01      	ldr	r3, [pc, #4]	; (8007970 <__errno+0x8>)
 800796a:	6818      	ldr	r0, [r3, #0]
 800796c:	4770      	bx	lr
 800796e:	bf00      	nop
 8007970:	20000010 	.word	0x20000010

08007974 <__libc_init_array>:
 8007974:	b570      	push	{r4, r5, r6, lr}
 8007976:	4d0d      	ldr	r5, [pc, #52]	; (80079ac <__libc_init_array+0x38>)
 8007978:	4c0d      	ldr	r4, [pc, #52]	; (80079b0 <__libc_init_array+0x3c>)
 800797a:	1b64      	subs	r4, r4, r5
 800797c:	10a4      	asrs	r4, r4, #2
 800797e:	2600      	movs	r6, #0
 8007980:	42a6      	cmp	r6, r4
 8007982:	d109      	bne.n	8007998 <__libc_init_array+0x24>
 8007984:	4d0b      	ldr	r5, [pc, #44]	; (80079b4 <__libc_init_array+0x40>)
 8007986:	4c0c      	ldr	r4, [pc, #48]	; (80079b8 <__libc_init_array+0x44>)
 8007988:	f002 fd5a 	bl	800a440 <_init>
 800798c:	1b64      	subs	r4, r4, r5
 800798e:	10a4      	asrs	r4, r4, #2
 8007990:	2600      	movs	r6, #0
 8007992:	42a6      	cmp	r6, r4
 8007994:	d105      	bne.n	80079a2 <__libc_init_array+0x2e>
 8007996:	bd70      	pop	{r4, r5, r6, pc}
 8007998:	f855 3b04 	ldr.w	r3, [r5], #4
 800799c:	4798      	blx	r3
 800799e:	3601      	adds	r6, #1
 80079a0:	e7ee      	b.n	8007980 <__libc_init_array+0xc>
 80079a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80079a6:	4798      	blx	r3
 80079a8:	3601      	adds	r6, #1
 80079aa:	e7f2      	b.n	8007992 <__libc_init_array+0x1e>
 80079ac:	0800a864 	.word	0x0800a864
 80079b0:	0800a864 	.word	0x0800a864
 80079b4:	0800a864 	.word	0x0800a864
 80079b8:	0800a868 	.word	0x0800a868

080079bc <memset>:
 80079bc:	4402      	add	r2, r0
 80079be:	4603      	mov	r3, r0
 80079c0:	4293      	cmp	r3, r2
 80079c2:	d100      	bne.n	80079c6 <memset+0xa>
 80079c4:	4770      	bx	lr
 80079c6:	f803 1b01 	strb.w	r1, [r3], #1
 80079ca:	e7f9      	b.n	80079c0 <memset+0x4>

080079cc <__cvt>:
 80079cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80079d0:	ec55 4b10 	vmov	r4, r5, d0
 80079d4:	2d00      	cmp	r5, #0
 80079d6:	460e      	mov	r6, r1
 80079d8:	4619      	mov	r1, r3
 80079da:	462b      	mov	r3, r5
 80079dc:	bfbb      	ittet	lt
 80079de:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80079e2:	461d      	movlt	r5, r3
 80079e4:	2300      	movge	r3, #0
 80079e6:	232d      	movlt	r3, #45	; 0x2d
 80079e8:	700b      	strb	r3, [r1, #0]
 80079ea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80079ec:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80079f0:	4691      	mov	r9, r2
 80079f2:	f023 0820 	bic.w	r8, r3, #32
 80079f6:	bfbc      	itt	lt
 80079f8:	4622      	movlt	r2, r4
 80079fa:	4614      	movlt	r4, r2
 80079fc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007a00:	d005      	beq.n	8007a0e <__cvt+0x42>
 8007a02:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8007a06:	d100      	bne.n	8007a0a <__cvt+0x3e>
 8007a08:	3601      	adds	r6, #1
 8007a0a:	2102      	movs	r1, #2
 8007a0c:	e000      	b.n	8007a10 <__cvt+0x44>
 8007a0e:	2103      	movs	r1, #3
 8007a10:	ab03      	add	r3, sp, #12
 8007a12:	9301      	str	r3, [sp, #4]
 8007a14:	ab02      	add	r3, sp, #8
 8007a16:	9300      	str	r3, [sp, #0]
 8007a18:	ec45 4b10 	vmov	d0, r4, r5
 8007a1c:	4653      	mov	r3, sl
 8007a1e:	4632      	mov	r2, r6
 8007a20:	f000 fcca 	bl	80083b8 <_dtoa_r>
 8007a24:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007a28:	4607      	mov	r7, r0
 8007a2a:	d102      	bne.n	8007a32 <__cvt+0x66>
 8007a2c:	f019 0f01 	tst.w	r9, #1
 8007a30:	d022      	beq.n	8007a78 <__cvt+0xac>
 8007a32:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007a36:	eb07 0906 	add.w	r9, r7, r6
 8007a3a:	d110      	bne.n	8007a5e <__cvt+0x92>
 8007a3c:	783b      	ldrb	r3, [r7, #0]
 8007a3e:	2b30      	cmp	r3, #48	; 0x30
 8007a40:	d10a      	bne.n	8007a58 <__cvt+0x8c>
 8007a42:	2200      	movs	r2, #0
 8007a44:	2300      	movs	r3, #0
 8007a46:	4620      	mov	r0, r4
 8007a48:	4629      	mov	r1, r5
 8007a4a:	f7f9 f845 	bl	8000ad8 <__aeabi_dcmpeq>
 8007a4e:	b918      	cbnz	r0, 8007a58 <__cvt+0x8c>
 8007a50:	f1c6 0601 	rsb	r6, r6, #1
 8007a54:	f8ca 6000 	str.w	r6, [sl]
 8007a58:	f8da 3000 	ldr.w	r3, [sl]
 8007a5c:	4499      	add	r9, r3
 8007a5e:	2200      	movs	r2, #0
 8007a60:	2300      	movs	r3, #0
 8007a62:	4620      	mov	r0, r4
 8007a64:	4629      	mov	r1, r5
 8007a66:	f7f9 f837 	bl	8000ad8 <__aeabi_dcmpeq>
 8007a6a:	b108      	cbz	r0, 8007a70 <__cvt+0xa4>
 8007a6c:	f8cd 900c 	str.w	r9, [sp, #12]
 8007a70:	2230      	movs	r2, #48	; 0x30
 8007a72:	9b03      	ldr	r3, [sp, #12]
 8007a74:	454b      	cmp	r3, r9
 8007a76:	d307      	bcc.n	8007a88 <__cvt+0xbc>
 8007a78:	9b03      	ldr	r3, [sp, #12]
 8007a7a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007a7c:	1bdb      	subs	r3, r3, r7
 8007a7e:	4638      	mov	r0, r7
 8007a80:	6013      	str	r3, [r2, #0]
 8007a82:	b004      	add	sp, #16
 8007a84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a88:	1c59      	adds	r1, r3, #1
 8007a8a:	9103      	str	r1, [sp, #12]
 8007a8c:	701a      	strb	r2, [r3, #0]
 8007a8e:	e7f0      	b.n	8007a72 <__cvt+0xa6>

08007a90 <__exponent>:
 8007a90:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007a92:	4603      	mov	r3, r0
 8007a94:	2900      	cmp	r1, #0
 8007a96:	bfb8      	it	lt
 8007a98:	4249      	neglt	r1, r1
 8007a9a:	f803 2b02 	strb.w	r2, [r3], #2
 8007a9e:	bfb4      	ite	lt
 8007aa0:	222d      	movlt	r2, #45	; 0x2d
 8007aa2:	222b      	movge	r2, #43	; 0x2b
 8007aa4:	2909      	cmp	r1, #9
 8007aa6:	7042      	strb	r2, [r0, #1]
 8007aa8:	dd2a      	ble.n	8007b00 <__exponent+0x70>
 8007aaa:	f10d 0407 	add.w	r4, sp, #7
 8007aae:	46a4      	mov	ip, r4
 8007ab0:	270a      	movs	r7, #10
 8007ab2:	46a6      	mov	lr, r4
 8007ab4:	460a      	mov	r2, r1
 8007ab6:	fb91 f6f7 	sdiv	r6, r1, r7
 8007aba:	fb07 1516 	mls	r5, r7, r6, r1
 8007abe:	3530      	adds	r5, #48	; 0x30
 8007ac0:	2a63      	cmp	r2, #99	; 0x63
 8007ac2:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8007ac6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8007aca:	4631      	mov	r1, r6
 8007acc:	dcf1      	bgt.n	8007ab2 <__exponent+0x22>
 8007ace:	3130      	adds	r1, #48	; 0x30
 8007ad0:	f1ae 0502 	sub.w	r5, lr, #2
 8007ad4:	f804 1c01 	strb.w	r1, [r4, #-1]
 8007ad8:	1c44      	adds	r4, r0, #1
 8007ada:	4629      	mov	r1, r5
 8007adc:	4561      	cmp	r1, ip
 8007ade:	d30a      	bcc.n	8007af6 <__exponent+0x66>
 8007ae0:	f10d 0209 	add.w	r2, sp, #9
 8007ae4:	eba2 020e 	sub.w	r2, r2, lr
 8007ae8:	4565      	cmp	r5, ip
 8007aea:	bf88      	it	hi
 8007aec:	2200      	movhi	r2, #0
 8007aee:	4413      	add	r3, r2
 8007af0:	1a18      	subs	r0, r3, r0
 8007af2:	b003      	add	sp, #12
 8007af4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007af6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007afa:	f804 2f01 	strb.w	r2, [r4, #1]!
 8007afe:	e7ed      	b.n	8007adc <__exponent+0x4c>
 8007b00:	2330      	movs	r3, #48	; 0x30
 8007b02:	3130      	adds	r1, #48	; 0x30
 8007b04:	7083      	strb	r3, [r0, #2]
 8007b06:	70c1      	strb	r1, [r0, #3]
 8007b08:	1d03      	adds	r3, r0, #4
 8007b0a:	e7f1      	b.n	8007af0 <__exponent+0x60>

08007b0c <_printf_float>:
 8007b0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b10:	ed2d 8b02 	vpush	{d8}
 8007b14:	b08d      	sub	sp, #52	; 0x34
 8007b16:	460c      	mov	r4, r1
 8007b18:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007b1c:	4616      	mov	r6, r2
 8007b1e:	461f      	mov	r7, r3
 8007b20:	4605      	mov	r5, r0
 8007b22:	f001 fa37 	bl	8008f94 <_localeconv_r>
 8007b26:	f8d0 a000 	ldr.w	sl, [r0]
 8007b2a:	4650      	mov	r0, sl
 8007b2c:	f7f8 fb58 	bl	80001e0 <strlen>
 8007b30:	2300      	movs	r3, #0
 8007b32:	930a      	str	r3, [sp, #40]	; 0x28
 8007b34:	6823      	ldr	r3, [r4, #0]
 8007b36:	9305      	str	r3, [sp, #20]
 8007b38:	f8d8 3000 	ldr.w	r3, [r8]
 8007b3c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8007b40:	3307      	adds	r3, #7
 8007b42:	f023 0307 	bic.w	r3, r3, #7
 8007b46:	f103 0208 	add.w	r2, r3, #8
 8007b4a:	f8c8 2000 	str.w	r2, [r8]
 8007b4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b52:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8007b56:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8007b5a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007b5e:	9307      	str	r3, [sp, #28]
 8007b60:	f8cd 8018 	str.w	r8, [sp, #24]
 8007b64:	ee08 0a10 	vmov	s16, r0
 8007b68:	4b9f      	ldr	r3, [pc, #636]	; (8007de8 <_printf_float+0x2dc>)
 8007b6a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007b6e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007b72:	f7f8 ffe3 	bl	8000b3c <__aeabi_dcmpun>
 8007b76:	bb88      	cbnz	r0, 8007bdc <_printf_float+0xd0>
 8007b78:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007b7c:	4b9a      	ldr	r3, [pc, #616]	; (8007de8 <_printf_float+0x2dc>)
 8007b7e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007b82:	f7f8 ffbd 	bl	8000b00 <__aeabi_dcmple>
 8007b86:	bb48      	cbnz	r0, 8007bdc <_printf_float+0xd0>
 8007b88:	2200      	movs	r2, #0
 8007b8a:	2300      	movs	r3, #0
 8007b8c:	4640      	mov	r0, r8
 8007b8e:	4649      	mov	r1, r9
 8007b90:	f7f8 ffac 	bl	8000aec <__aeabi_dcmplt>
 8007b94:	b110      	cbz	r0, 8007b9c <_printf_float+0x90>
 8007b96:	232d      	movs	r3, #45	; 0x2d
 8007b98:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007b9c:	4b93      	ldr	r3, [pc, #588]	; (8007dec <_printf_float+0x2e0>)
 8007b9e:	4894      	ldr	r0, [pc, #592]	; (8007df0 <_printf_float+0x2e4>)
 8007ba0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8007ba4:	bf94      	ite	ls
 8007ba6:	4698      	movls	r8, r3
 8007ba8:	4680      	movhi	r8, r0
 8007baa:	2303      	movs	r3, #3
 8007bac:	6123      	str	r3, [r4, #16]
 8007bae:	9b05      	ldr	r3, [sp, #20]
 8007bb0:	f023 0204 	bic.w	r2, r3, #4
 8007bb4:	6022      	str	r2, [r4, #0]
 8007bb6:	f04f 0900 	mov.w	r9, #0
 8007bba:	9700      	str	r7, [sp, #0]
 8007bbc:	4633      	mov	r3, r6
 8007bbe:	aa0b      	add	r2, sp, #44	; 0x2c
 8007bc0:	4621      	mov	r1, r4
 8007bc2:	4628      	mov	r0, r5
 8007bc4:	f000 f9d8 	bl	8007f78 <_printf_common>
 8007bc8:	3001      	adds	r0, #1
 8007bca:	f040 8090 	bne.w	8007cee <_printf_float+0x1e2>
 8007bce:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007bd2:	b00d      	add	sp, #52	; 0x34
 8007bd4:	ecbd 8b02 	vpop	{d8}
 8007bd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007bdc:	4642      	mov	r2, r8
 8007bde:	464b      	mov	r3, r9
 8007be0:	4640      	mov	r0, r8
 8007be2:	4649      	mov	r1, r9
 8007be4:	f7f8 ffaa 	bl	8000b3c <__aeabi_dcmpun>
 8007be8:	b140      	cbz	r0, 8007bfc <_printf_float+0xf0>
 8007bea:	464b      	mov	r3, r9
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	bfbc      	itt	lt
 8007bf0:	232d      	movlt	r3, #45	; 0x2d
 8007bf2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007bf6:	487f      	ldr	r0, [pc, #508]	; (8007df4 <_printf_float+0x2e8>)
 8007bf8:	4b7f      	ldr	r3, [pc, #508]	; (8007df8 <_printf_float+0x2ec>)
 8007bfa:	e7d1      	b.n	8007ba0 <_printf_float+0x94>
 8007bfc:	6863      	ldr	r3, [r4, #4]
 8007bfe:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8007c02:	9206      	str	r2, [sp, #24]
 8007c04:	1c5a      	adds	r2, r3, #1
 8007c06:	d13f      	bne.n	8007c88 <_printf_float+0x17c>
 8007c08:	2306      	movs	r3, #6
 8007c0a:	6063      	str	r3, [r4, #4]
 8007c0c:	9b05      	ldr	r3, [sp, #20]
 8007c0e:	6861      	ldr	r1, [r4, #4]
 8007c10:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8007c14:	2300      	movs	r3, #0
 8007c16:	9303      	str	r3, [sp, #12]
 8007c18:	ab0a      	add	r3, sp, #40	; 0x28
 8007c1a:	e9cd b301 	strd	fp, r3, [sp, #4]
 8007c1e:	ab09      	add	r3, sp, #36	; 0x24
 8007c20:	ec49 8b10 	vmov	d0, r8, r9
 8007c24:	9300      	str	r3, [sp, #0]
 8007c26:	6022      	str	r2, [r4, #0]
 8007c28:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007c2c:	4628      	mov	r0, r5
 8007c2e:	f7ff fecd 	bl	80079cc <__cvt>
 8007c32:	9b06      	ldr	r3, [sp, #24]
 8007c34:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007c36:	2b47      	cmp	r3, #71	; 0x47
 8007c38:	4680      	mov	r8, r0
 8007c3a:	d108      	bne.n	8007c4e <_printf_float+0x142>
 8007c3c:	1cc8      	adds	r0, r1, #3
 8007c3e:	db02      	blt.n	8007c46 <_printf_float+0x13a>
 8007c40:	6863      	ldr	r3, [r4, #4]
 8007c42:	4299      	cmp	r1, r3
 8007c44:	dd41      	ble.n	8007cca <_printf_float+0x1be>
 8007c46:	f1ab 0b02 	sub.w	fp, fp, #2
 8007c4a:	fa5f fb8b 	uxtb.w	fp, fp
 8007c4e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007c52:	d820      	bhi.n	8007c96 <_printf_float+0x18a>
 8007c54:	3901      	subs	r1, #1
 8007c56:	465a      	mov	r2, fp
 8007c58:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007c5c:	9109      	str	r1, [sp, #36]	; 0x24
 8007c5e:	f7ff ff17 	bl	8007a90 <__exponent>
 8007c62:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007c64:	1813      	adds	r3, r2, r0
 8007c66:	2a01      	cmp	r2, #1
 8007c68:	4681      	mov	r9, r0
 8007c6a:	6123      	str	r3, [r4, #16]
 8007c6c:	dc02      	bgt.n	8007c74 <_printf_float+0x168>
 8007c6e:	6822      	ldr	r2, [r4, #0]
 8007c70:	07d2      	lsls	r2, r2, #31
 8007c72:	d501      	bpl.n	8007c78 <_printf_float+0x16c>
 8007c74:	3301      	adds	r3, #1
 8007c76:	6123      	str	r3, [r4, #16]
 8007c78:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d09c      	beq.n	8007bba <_printf_float+0xae>
 8007c80:	232d      	movs	r3, #45	; 0x2d
 8007c82:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007c86:	e798      	b.n	8007bba <_printf_float+0xae>
 8007c88:	9a06      	ldr	r2, [sp, #24]
 8007c8a:	2a47      	cmp	r2, #71	; 0x47
 8007c8c:	d1be      	bne.n	8007c0c <_printf_float+0x100>
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d1bc      	bne.n	8007c0c <_printf_float+0x100>
 8007c92:	2301      	movs	r3, #1
 8007c94:	e7b9      	b.n	8007c0a <_printf_float+0xfe>
 8007c96:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8007c9a:	d118      	bne.n	8007cce <_printf_float+0x1c2>
 8007c9c:	2900      	cmp	r1, #0
 8007c9e:	6863      	ldr	r3, [r4, #4]
 8007ca0:	dd0b      	ble.n	8007cba <_printf_float+0x1ae>
 8007ca2:	6121      	str	r1, [r4, #16]
 8007ca4:	b913      	cbnz	r3, 8007cac <_printf_float+0x1a0>
 8007ca6:	6822      	ldr	r2, [r4, #0]
 8007ca8:	07d0      	lsls	r0, r2, #31
 8007caa:	d502      	bpl.n	8007cb2 <_printf_float+0x1a6>
 8007cac:	3301      	adds	r3, #1
 8007cae:	440b      	add	r3, r1
 8007cb0:	6123      	str	r3, [r4, #16]
 8007cb2:	65a1      	str	r1, [r4, #88]	; 0x58
 8007cb4:	f04f 0900 	mov.w	r9, #0
 8007cb8:	e7de      	b.n	8007c78 <_printf_float+0x16c>
 8007cba:	b913      	cbnz	r3, 8007cc2 <_printf_float+0x1b6>
 8007cbc:	6822      	ldr	r2, [r4, #0]
 8007cbe:	07d2      	lsls	r2, r2, #31
 8007cc0:	d501      	bpl.n	8007cc6 <_printf_float+0x1ba>
 8007cc2:	3302      	adds	r3, #2
 8007cc4:	e7f4      	b.n	8007cb0 <_printf_float+0x1a4>
 8007cc6:	2301      	movs	r3, #1
 8007cc8:	e7f2      	b.n	8007cb0 <_printf_float+0x1a4>
 8007cca:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8007cce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007cd0:	4299      	cmp	r1, r3
 8007cd2:	db05      	blt.n	8007ce0 <_printf_float+0x1d4>
 8007cd4:	6823      	ldr	r3, [r4, #0]
 8007cd6:	6121      	str	r1, [r4, #16]
 8007cd8:	07d8      	lsls	r0, r3, #31
 8007cda:	d5ea      	bpl.n	8007cb2 <_printf_float+0x1a6>
 8007cdc:	1c4b      	adds	r3, r1, #1
 8007cde:	e7e7      	b.n	8007cb0 <_printf_float+0x1a4>
 8007ce0:	2900      	cmp	r1, #0
 8007ce2:	bfd4      	ite	le
 8007ce4:	f1c1 0202 	rsble	r2, r1, #2
 8007ce8:	2201      	movgt	r2, #1
 8007cea:	4413      	add	r3, r2
 8007cec:	e7e0      	b.n	8007cb0 <_printf_float+0x1a4>
 8007cee:	6823      	ldr	r3, [r4, #0]
 8007cf0:	055a      	lsls	r2, r3, #21
 8007cf2:	d407      	bmi.n	8007d04 <_printf_float+0x1f8>
 8007cf4:	6923      	ldr	r3, [r4, #16]
 8007cf6:	4642      	mov	r2, r8
 8007cf8:	4631      	mov	r1, r6
 8007cfa:	4628      	mov	r0, r5
 8007cfc:	47b8      	blx	r7
 8007cfe:	3001      	adds	r0, #1
 8007d00:	d12c      	bne.n	8007d5c <_printf_float+0x250>
 8007d02:	e764      	b.n	8007bce <_printf_float+0xc2>
 8007d04:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007d08:	f240 80e0 	bls.w	8007ecc <_printf_float+0x3c0>
 8007d0c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007d10:	2200      	movs	r2, #0
 8007d12:	2300      	movs	r3, #0
 8007d14:	f7f8 fee0 	bl	8000ad8 <__aeabi_dcmpeq>
 8007d18:	2800      	cmp	r0, #0
 8007d1a:	d034      	beq.n	8007d86 <_printf_float+0x27a>
 8007d1c:	4a37      	ldr	r2, [pc, #220]	; (8007dfc <_printf_float+0x2f0>)
 8007d1e:	2301      	movs	r3, #1
 8007d20:	4631      	mov	r1, r6
 8007d22:	4628      	mov	r0, r5
 8007d24:	47b8      	blx	r7
 8007d26:	3001      	adds	r0, #1
 8007d28:	f43f af51 	beq.w	8007bce <_printf_float+0xc2>
 8007d2c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007d30:	429a      	cmp	r2, r3
 8007d32:	db02      	blt.n	8007d3a <_printf_float+0x22e>
 8007d34:	6823      	ldr	r3, [r4, #0]
 8007d36:	07d8      	lsls	r0, r3, #31
 8007d38:	d510      	bpl.n	8007d5c <_printf_float+0x250>
 8007d3a:	ee18 3a10 	vmov	r3, s16
 8007d3e:	4652      	mov	r2, sl
 8007d40:	4631      	mov	r1, r6
 8007d42:	4628      	mov	r0, r5
 8007d44:	47b8      	blx	r7
 8007d46:	3001      	adds	r0, #1
 8007d48:	f43f af41 	beq.w	8007bce <_printf_float+0xc2>
 8007d4c:	f04f 0800 	mov.w	r8, #0
 8007d50:	f104 091a 	add.w	r9, r4, #26
 8007d54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d56:	3b01      	subs	r3, #1
 8007d58:	4543      	cmp	r3, r8
 8007d5a:	dc09      	bgt.n	8007d70 <_printf_float+0x264>
 8007d5c:	6823      	ldr	r3, [r4, #0]
 8007d5e:	079b      	lsls	r3, r3, #30
 8007d60:	f100 8105 	bmi.w	8007f6e <_printf_float+0x462>
 8007d64:	68e0      	ldr	r0, [r4, #12]
 8007d66:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007d68:	4298      	cmp	r0, r3
 8007d6a:	bfb8      	it	lt
 8007d6c:	4618      	movlt	r0, r3
 8007d6e:	e730      	b.n	8007bd2 <_printf_float+0xc6>
 8007d70:	2301      	movs	r3, #1
 8007d72:	464a      	mov	r2, r9
 8007d74:	4631      	mov	r1, r6
 8007d76:	4628      	mov	r0, r5
 8007d78:	47b8      	blx	r7
 8007d7a:	3001      	adds	r0, #1
 8007d7c:	f43f af27 	beq.w	8007bce <_printf_float+0xc2>
 8007d80:	f108 0801 	add.w	r8, r8, #1
 8007d84:	e7e6      	b.n	8007d54 <_printf_float+0x248>
 8007d86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	dc39      	bgt.n	8007e00 <_printf_float+0x2f4>
 8007d8c:	4a1b      	ldr	r2, [pc, #108]	; (8007dfc <_printf_float+0x2f0>)
 8007d8e:	2301      	movs	r3, #1
 8007d90:	4631      	mov	r1, r6
 8007d92:	4628      	mov	r0, r5
 8007d94:	47b8      	blx	r7
 8007d96:	3001      	adds	r0, #1
 8007d98:	f43f af19 	beq.w	8007bce <_printf_float+0xc2>
 8007d9c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007da0:	4313      	orrs	r3, r2
 8007da2:	d102      	bne.n	8007daa <_printf_float+0x29e>
 8007da4:	6823      	ldr	r3, [r4, #0]
 8007da6:	07d9      	lsls	r1, r3, #31
 8007da8:	d5d8      	bpl.n	8007d5c <_printf_float+0x250>
 8007daa:	ee18 3a10 	vmov	r3, s16
 8007dae:	4652      	mov	r2, sl
 8007db0:	4631      	mov	r1, r6
 8007db2:	4628      	mov	r0, r5
 8007db4:	47b8      	blx	r7
 8007db6:	3001      	adds	r0, #1
 8007db8:	f43f af09 	beq.w	8007bce <_printf_float+0xc2>
 8007dbc:	f04f 0900 	mov.w	r9, #0
 8007dc0:	f104 0a1a 	add.w	sl, r4, #26
 8007dc4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007dc6:	425b      	negs	r3, r3
 8007dc8:	454b      	cmp	r3, r9
 8007dca:	dc01      	bgt.n	8007dd0 <_printf_float+0x2c4>
 8007dcc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007dce:	e792      	b.n	8007cf6 <_printf_float+0x1ea>
 8007dd0:	2301      	movs	r3, #1
 8007dd2:	4652      	mov	r2, sl
 8007dd4:	4631      	mov	r1, r6
 8007dd6:	4628      	mov	r0, r5
 8007dd8:	47b8      	blx	r7
 8007dda:	3001      	adds	r0, #1
 8007ddc:	f43f aef7 	beq.w	8007bce <_printf_float+0xc2>
 8007de0:	f109 0901 	add.w	r9, r9, #1
 8007de4:	e7ee      	b.n	8007dc4 <_printf_float+0x2b8>
 8007de6:	bf00      	nop
 8007de8:	7fefffff 	.word	0x7fefffff
 8007dec:	0800a48c 	.word	0x0800a48c
 8007df0:	0800a490 	.word	0x0800a490
 8007df4:	0800a498 	.word	0x0800a498
 8007df8:	0800a494 	.word	0x0800a494
 8007dfc:	0800a49c 	.word	0x0800a49c
 8007e00:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007e02:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007e04:	429a      	cmp	r2, r3
 8007e06:	bfa8      	it	ge
 8007e08:	461a      	movge	r2, r3
 8007e0a:	2a00      	cmp	r2, #0
 8007e0c:	4691      	mov	r9, r2
 8007e0e:	dc37      	bgt.n	8007e80 <_printf_float+0x374>
 8007e10:	f04f 0b00 	mov.w	fp, #0
 8007e14:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007e18:	f104 021a 	add.w	r2, r4, #26
 8007e1c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007e1e:	9305      	str	r3, [sp, #20]
 8007e20:	eba3 0309 	sub.w	r3, r3, r9
 8007e24:	455b      	cmp	r3, fp
 8007e26:	dc33      	bgt.n	8007e90 <_printf_float+0x384>
 8007e28:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007e2c:	429a      	cmp	r2, r3
 8007e2e:	db3b      	blt.n	8007ea8 <_printf_float+0x39c>
 8007e30:	6823      	ldr	r3, [r4, #0]
 8007e32:	07da      	lsls	r2, r3, #31
 8007e34:	d438      	bmi.n	8007ea8 <_printf_float+0x39c>
 8007e36:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e38:	9a05      	ldr	r2, [sp, #20]
 8007e3a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007e3c:	1a9a      	subs	r2, r3, r2
 8007e3e:	eba3 0901 	sub.w	r9, r3, r1
 8007e42:	4591      	cmp	r9, r2
 8007e44:	bfa8      	it	ge
 8007e46:	4691      	movge	r9, r2
 8007e48:	f1b9 0f00 	cmp.w	r9, #0
 8007e4c:	dc35      	bgt.n	8007eba <_printf_float+0x3ae>
 8007e4e:	f04f 0800 	mov.w	r8, #0
 8007e52:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007e56:	f104 0a1a 	add.w	sl, r4, #26
 8007e5a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007e5e:	1a9b      	subs	r3, r3, r2
 8007e60:	eba3 0309 	sub.w	r3, r3, r9
 8007e64:	4543      	cmp	r3, r8
 8007e66:	f77f af79 	ble.w	8007d5c <_printf_float+0x250>
 8007e6a:	2301      	movs	r3, #1
 8007e6c:	4652      	mov	r2, sl
 8007e6e:	4631      	mov	r1, r6
 8007e70:	4628      	mov	r0, r5
 8007e72:	47b8      	blx	r7
 8007e74:	3001      	adds	r0, #1
 8007e76:	f43f aeaa 	beq.w	8007bce <_printf_float+0xc2>
 8007e7a:	f108 0801 	add.w	r8, r8, #1
 8007e7e:	e7ec      	b.n	8007e5a <_printf_float+0x34e>
 8007e80:	4613      	mov	r3, r2
 8007e82:	4631      	mov	r1, r6
 8007e84:	4642      	mov	r2, r8
 8007e86:	4628      	mov	r0, r5
 8007e88:	47b8      	blx	r7
 8007e8a:	3001      	adds	r0, #1
 8007e8c:	d1c0      	bne.n	8007e10 <_printf_float+0x304>
 8007e8e:	e69e      	b.n	8007bce <_printf_float+0xc2>
 8007e90:	2301      	movs	r3, #1
 8007e92:	4631      	mov	r1, r6
 8007e94:	4628      	mov	r0, r5
 8007e96:	9205      	str	r2, [sp, #20]
 8007e98:	47b8      	blx	r7
 8007e9a:	3001      	adds	r0, #1
 8007e9c:	f43f ae97 	beq.w	8007bce <_printf_float+0xc2>
 8007ea0:	9a05      	ldr	r2, [sp, #20]
 8007ea2:	f10b 0b01 	add.w	fp, fp, #1
 8007ea6:	e7b9      	b.n	8007e1c <_printf_float+0x310>
 8007ea8:	ee18 3a10 	vmov	r3, s16
 8007eac:	4652      	mov	r2, sl
 8007eae:	4631      	mov	r1, r6
 8007eb0:	4628      	mov	r0, r5
 8007eb2:	47b8      	blx	r7
 8007eb4:	3001      	adds	r0, #1
 8007eb6:	d1be      	bne.n	8007e36 <_printf_float+0x32a>
 8007eb8:	e689      	b.n	8007bce <_printf_float+0xc2>
 8007eba:	9a05      	ldr	r2, [sp, #20]
 8007ebc:	464b      	mov	r3, r9
 8007ebe:	4442      	add	r2, r8
 8007ec0:	4631      	mov	r1, r6
 8007ec2:	4628      	mov	r0, r5
 8007ec4:	47b8      	blx	r7
 8007ec6:	3001      	adds	r0, #1
 8007ec8:	d1c1      	bne.n	8007e4e <_printf_float+0x342>
 8007eca:	e680      	b.n	8007bce <_printf_float+0xc2>
 8007ecc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007ece:	2a01      	cmp	r2, #1
 8007ed0:	dc01      	bgt.n	8007ed6 <_printf_float+0x3ca>
 8007ed2:	07db      	lsls	r3, r3, #31
 8007ed4:	d538      	bpl.n	8007f48 <_printf_float+0x43c>
 8007ed6:	2301      	movs	r3, #1
 8007ed8:	4642      	mov	r2, r8
 8007eda:	4631      	mov	r1, r6
 8007edc:	4628      	mov	r0, r5
 8007ede:	47b8      	blx	r7
 8007ee0:	3001      	adds	r0, #1
 8007ee2:	f43f ae74 	beq.w	8007bce <_printf_float+0xc2>
 8007ee6:	ee18 3a10 	vmov	r3, s16
 8007eea:	4652      	mov	r2, sl
 8007eec:	4631      	mov	r1, r6
 8007eee:	4628      	mov	r0, r5
 8007ef0:	47b8      	blx	r7
 8007ef2:	3001      	adds	r0, #1
 8007ef4:	f43f ae6b 	beq.w	8007bce <_printf_float+0xc2>
 8007ef8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007efc:	2200      	movs	r2, #0
 8007efe:	2300      	movs	r3, #0
 8007f00:	f7f8 fdea 	bl	8000ad8 <__aeabi_dcmpeq>
 8007f04:	b9d8      	cbnz	r0, 8007f3e <_printf_float+0x432>
 8007f06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007f08:	f108 0201 	add.w	r2, r8, #1
 8007f0c:	3b01      	subs	r3, #1
 8007f0e:	4631      	mov	r1, r6
 8007f10:	4628      	mov	r0, r5
 8007f12:	47b8      	blx	r7
 8007f14:	3001      	adds	r0, #1
 8007f16:	d10e      	bne.n	8007f36 <_printf_float+0x42a>
 8007f18:	e659      	b.n	8007bce <_printf_float+0xc2>
 8007f1a:	2301      	movs	r3, #1
 8007f1c:	4652      	mov	r2, sl
 8007f1e:	4631      	mov	r1, r6
 8007f20:	4628      	mov	r0, r5
 8007f22:	47b8      	blx	r7
 8007f24:	3001      	adds	r0, #1
 8007f26:	f43f ae52 	beq.w	8007bce <_printf_float+0xc2>
 8007f2a:	f108 0801 	add.w	r8, r8, #1
 8007f2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007f30:	3b01      	subs	r3, #1
 8007f32:	4543      	cmp	r3, r8
 8007f34:	dcf1      	bgt.n	8007f1a <_printf_float+0x40e>
 8007f36:	464b      	mov	r3, r9
 8007f38:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007f3c:	e6dc      	b.n	8007cf8 <_printf_float+0x1ec>
 8007f3e:	f04f 0800 	mov.w	r8, #0
 8007f42:	f104 0a1a 	add.w	sl, r4, #26
 8007f46:	e7f2      	b.n	8007f2e <_printf_float+0x422>
 8007f48:	2301      	movs	r3, #1
 8007f4a:	4642      	mov	r2, r8
 8007f4c:	e7df      	b.n	8007f0e <_printf_float+0x402>
 8007f4e:	2301      	movs	r3, #1
 8007f50:	464a      	mov	r2, r9
 8007f52:	4631      	mov	r1, r6
 8007f54:	4628      	mov	r0, r5
 8007f56:	47b8      	blx	r7
 8007f58:	3001      	adds	r0, #1
 8007f5a:	f43f ae38 	beq.w	8007bce <_printf_float+0xc2>
 8007f5e:	f108 0801 	add.w	r8, r8, #1
 8007f62:	68e3      	ldr	r3, [r4, #12]
 8007f64:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007f66:	1a5b      	subs	r3, r3, r1
 8007f68:	4543      	cmp	r3, r8
 8007f6a:	dcf0      	bgt.n	8007f4e <_printf_float+0x442>
 8007f6c:	e6fa      	b.n	8007d64 <_printf_float+0x258>
 8007f6e:	f04f 0800 	mov.w	r8, #0
 8007f72:	f104 0919 	add.w	r9, r4, #25
 8007f76:	e7f4      	b.n	8007f62 <_printf_float+0x456>

08007f78 <_printf_common>:
 8007f78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f7c:	4616      	mov	r6, r2
 8007f7e:	4699      	mov	r9, r3
 8007f80:	688a      	ldr	r2, [r1, #8]
 8007f82:	690b      	ldr	r3, [r1, #16]
 8007f84:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007f88:	4293      	cmp	r3, r2
 8007f8a:	bfb8      	it	lt
 8007f8c:	4613      	movlt	r3, r2
 8007f8e:	6033      	str	r3, [r6, #0]
 8007f90:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007f94:	4607      	mov	r7, r0
 8007f96:	460c      	mov	r4, r1
 8007f98:	b10a      	cbz	r2, 8007f9e <_printf_common+0x26>
 8007f9a:	3301      	adds	r3, #1
 8007f9c:	6033      	str	r3, [r6, #0]
 8007f9e:	6823      	ldr	r3, [r4, #0]
 8007fa0:	0699      	lsls	r1, r3, #26
 8007fa2:	bf42      	ittt	mi
 8007fa4:	6833      	ldrmi	r3, [r6, #0]
 8007fa6:	3302      	addmi	r3, #2
 8007fa8:	6033      	strmi	r3, [r6, #0]
 8007faa:	6825      	ldr	r5, [r4, #0]
 8007fac:	f015 0506 	ands.w	r5, r5, #6
 8007fb0:	d106      	bne.n	8007fc0 <_printf_common+0x48>
 8007fb2:	f104 0a19 	add.w	sl, r4, #25
 8007fb6:	68e3      	ldr	r3, [r4, #12]
 8007fb8:	6832      	ldr	r2, [r6, #0]
 8007fba:	1a9b      	subs	r3, r3, r2
 8007fbc:	42ab      	cmp	r3, r5
 8007fbe:	dc26      	bgt.n	800800e <_printf_common+0x96>
 8007fc0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007fc4:	1e13      	subs	r3, r2, #0
 8007fc6:	6822      	ldr	r2, [r4, #0]
 8007fc8:	bf18      	it	ne
 8007fca:	2301      	movne	r3, #1
 8007fcc:	0692      	lsls	r2, r2, #26
 8007fce:	d42b      	bmi.n	8008028 <_printf_common+0xb0>
 8007fd0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007fd4:	4649      	mov	r1, r9
 8007fd6:	4638      	mov	r0, r7
 8007fd8:	47c0      	blx	r8
 8007fda:	3001      	adds	r0, #1
 8007fdc:	d01e      	beq.n	800801c <_printf_common+0xa4>
 8007fde:	6823      	ldr	r3, [r4, #0]
 8007fe0:	68e5      	ldr	r5, [r4, #12]
 8007fe2:	6832      	ldr	r2, [r6, #0]
 8007fe4:	f003 0306 	and.w	r3, r3, #6
 8007fe8:	2b04      	cmp	r3, #4
 8007fea:	bf08      	it	eq
 8007fec:	1aad      	subeq	r5, r5, r2
 8007fee:	68a3      	ldr	r3, [r4, #8]
 8007ff0:	6922      	ldr	r2, [r4, #16]
 8007ff2:	bf0c      	ite	eq
 8007ff4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007ff8:	2500      	movne	r5, #0
 8007ffa:	4293      	cmp	r3, r2
 8007ffc:	bfc4      	itt	gt
 8007ffe:	1a9b      	subgt	r3, r3, r2
 8008000:	18ed      	addgt	r5, r5, r3
 8008002:	2600      	movs	r6, #0
 8008004:	341a      	adds	r4, #26
 8008006:	42b5      	cmp	r5, r6
 8008008:	d11a      	bne.n	8008040 <_printf_common+0xc8>
 800800a:	2000      	movs	r0, #0
 800800c:	e008      	b.n	8008020 <_printf_common+0xa8>
 800800e:	2301      	movs	r3, #1
 8008010:	4652      	mov	r2, sl
 8008012:	4649      	mov	r1, r9
 8008014:	4638      	mov	r0, r7
 8008016:	47c0      	blx	r8
 8008018:	3001      	adds	r0, #1
 800801a:	d103      	bne.n	8008024 <_printf_common+0xac>
 800801c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008020:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008024:	3501      	adds	r5, #1
 8008026:	e7c6      	b.n	8007fb6 <_printf_common+0x3e>
 8008028:	18e1      	adds	r1, r4, r3
 800802a:	1c5a      	adds	r2, r3, #1
 800802c:	2030      	movs	r0, #48	; 0x30
 800802e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008032:	4422      	add	r2, r4
 8008034:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008038:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800803c:	3302      	adds	r3, #2
 800803e:	e7c7      	b.n	8007fd0 <_printf_common+0x58>
 8008040:	2301      	movs	r3, #1
 8008042:	4622      	mov	r2, r4
 8008044:	4649      	mov	r1, r9
 8008046:	4638      	mov	r0, r7
 8008048:	47c0      	blx	r8
 800804a:	3001      	adds	r0, #1
 800804c:	d0e6      	beq.n	800801c <_printf_common+0xa4>
 800804e:	3601      	adds	r6, #1
 8008050:	e7d9      	b.n	8008006 <_printf_common+0x8e>
	...

08008054 <_printf_i>:
 8008054:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008058:	7e0f      	ldrb	r7, [r1, #24]
 800805a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800805c:	2f78      	cmp	r7, #120	; 0x78
 800805e:	4691      	mov	r9, r2
 8008060:	4680      	mov	r8, r0
 8008062:	460c      	mov	r4, r1
 8008064:	469a      	mov	sl, r3
 8008066:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800806a:	d807      	bhi.n	800807c <_printf_i+0x28>
 800806c:	2f62      	cmp	r7, #98	; 0x62
 800806e:	d80a      	bhi.n	8008086 <_printf_i+0x32>
 8008070:	2f00      	cmp	r7, #0
 8008072:	f000 80d8 	beq.w	8008226 <_printf_i+0x1d2>
 8008076:	2f58      	cmp	r7, #88	; 0x58
 8008078:	f000 80a3 	beq.w	80081c2 <_printf_i+0x16e>
 800807c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008080:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008084:	e03a      	b.n	80080fc <_printf_i+0xa8>
 8008086:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800808a:	2b15      	cmp	r3, #21
 800808c:	d8f6      	bhi.n	800807c <_printf_i+0x28>
 800808e:	a101      	add	r1, pc, #4	; (adr r1, 8008094 <_printf_i+0x40>)
 8008090:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008094:	080080ed 	.word	0x080080ed
 8008098:	08008101 	.word	0x08008101
 800809c:	0800807d 	.word	0x0800807d
 80080a0:	0800807d 	.word	0x0800807d
 80080a4:	0800807d 	.word	0x0800807d
 80080a8:	0800807d 	.word	0x0800807d
 80080ac:	08008101 	.word	0x08008101
 80080b0:	0800807d 	.word	0x0800807d
 80080b4:	0800807d 	.word	0x0800807d
 80080b8:	0800807d 	.word	0x0800807d
 80080bc:	0800807d 	.word	0x0800807d
 80080c0:	0800820d 	.word	0x0800820d
 80080c4:	08008131 	.word	0x08008131
 80080c8:	080081ef 	.word	0x080081ef
 80080cc:	0800807d 	.word	0x0800807d
 80080d0:	0800807d 	.word	0x0800807d
 80080d4:	0800822f 	.word	0x0800822f
 80080d8:	0800807d 	.word	0x0800807d
 80080dc:	08008131 	.word	0x08008131
 80080e0:	0800807d 	.word	0x0800807d
 80080e4:	0800807d 	.word	0x0800807d
 80080e8:	080081f7 	.word	0x080081f7
 80080ec:	682b      	ldr	r3, [r5, #0]
 80080ee:	1d1a      	adds	r2, r3, #4
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	602a      	str	r2, [r5, #0]
 80080f4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80080f8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80080fc:	2301      	movs	r3, #1
 80080fe:	e0a3      	b.n	8008248 <_printf_i+0x1f4>
 8008100:	6820      	ldr	r0, [r4, #0]
 8008102:	6829      	ldr	r1, [r5, #0]
 8008104:	0606      	lsls	r6, r0, #24
 8008106:	f101 0304 	add.w	r3, r1, #4
 800810a:	d50a      	bpl.n	8008122 <_printf_i+0xce>
 800810c:	680e      	ldr	r6, [r1, #0]
 800810e:	602b      	str	r3, [r5, #0]
 8008110:	2e00      	cmp	r6, #0
 8008112:	da03      	bge.n	800811c <_printf_i+0xc8>
 8008114:	232d      	movs	r3, #45	; 0x2d
 8008116:	4276      	negs	r6, r6
 8008118:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800811c:	485e      	ldr	r0, [pc, #376]	; (8008298 <_printf_i+0x244>)
 800811e:	230a      	movs	r3, #10
 8008120:	e019      	b.n	8008156 <_printf_i+0x102>
 8008122:	680e      	ldr	r6, [r1, #0]
 8008124:	602b      	str	r3, [r5, #0]
 8008126:	f010 0f40 	tst.w	r0, #64	; 0x40
 800812a:	bf18      	it	ne
 800812c:	b236      	sxthne	r6, r6
 800812e:	e7ef      	b.n	8008110 <_printf_i+0xbc>
 8008130:	682b      	ldr	r3, [r5, #0]
 8008132:	6820      	ldr	r0, [r4, #0]
 8008134:	1d19      	adds	r1, r3, #4
 8008136:	6029      	str	r1, [r5, #0]
 8008138:	0601      	lsls	r1, r0, #24
 800813a:	d501      	bpl.n	8008140 <_printf_i+0xec>
 800813c:	681e      	ldr	r6, [r3, #0]
 800813e:	e002      	b.n	8008146 <_printf_i+0xf2>
 8008140:	0646      	lsls	r6, r0, #25
 8008142:	d5fb      	bpl.n	800813c <_printf_i+0xe8>
 8008144:	881e      	ldrh	r6, [r3, #0]
 8008146:	4854      	ldr	r0, [pc, #336]	; (8008298 <_printf_i+0x244>)
 8008148:	2f6f      	cmp	r7, #111	; 0x6f
 800814a:	bf0c      	ite	eq
 800814c:	2308      	moveq	r3, #8
 800814e:	230a      	movne	r3, #10
 8008150:	2100      	movs	r1, #0
 8008152:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008156:	6865      	ldr	r5, [r4, #4]
 8008158:	60a5      	str	r5, [r4, #8]
 800815a:	2d00      	cmp	r5, #0
 800815c:	bfa2      	ittt	ge
 800815e:	6821      	ldrge	r1, [r4, #0]
 8008160:	f021 0104 	bicge.w	r1, r1, #4
 8008164:	6021      	strge	r1, [r4, #0]
 8008166:	b90e      	cbnz	r6, 800816c <_printf_i+0x118>
 8008168:	2d00      	cmp	r5, #0
 800816a:	d04d      	beq.n	8008208 <_printf_i+0x1b4>
 800816c:	4615      	mov	r5, r2
 800816e:	fbb6 f1f3 	udiv	r1, r6, r3
 8008172:	fb03 6711 	mls	r7, r3, r1, r6
 8008176:	5dc7      	ldrb	r7, [r0, r7]
 8008178:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800817c:	4637      	mov	r7, r6
 800817e:	42bb      	cmp	r3, r7
 8008180:	460e      	mov	r6, r1
 8008182:	d9f4      	bls.n	800816e <_printf_i+0x11a>
 8008184:	2b08      	cmp	r3, #8
 8008186:	d10b      	bne.n	80081a0 <_printf_i+0x14c>
 8008188:	6823      	ldr	r3, [r4, #0]
 800818a:	07de      	lsls	r6, r3, #31
 800818c:	d508      	bpl.n	80081a0 <_printf_i+0x14c>
 800818e:	6923      	ldr	r3, [r4, #16]
 8008190:	6861      	ldr	r1, [r4, #4]
 8008192:	4299      	cmp	r1, r3
 8008194:	bfde      	ittt	le
 8008196:	2330      	movle	r3, #48	; 0x30
 8008198:	f805 3c01 	strble.w	r3, [r5, #-1]
 800819c:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80081a0:	1b52      	subs	r2, r2, r5
 80081a2:	6122      	str	r2, [r4, #16]
 80081a4:	f8cd a000 	str.w	sl, [sp]
 80081a8:	464b      	mov	r3, r9
 80081aa:	aa03      	add	r2, sp, #12
 80081ac:	4621      	mov	r1, r4
 80081ae:	4640      	mov	r0, r8
 80081b0:	f7ff fee2 	bl	8007f78 <_printf_common>
 80081b4:	3001      	adds	r0, #1
 80081b6:	d14c      	bne.n	8008252 <_printf_i+0x1fe>
 80081b8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80081bc:	b004      	add	sp, #16
 80081be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80081c2:	4835      	ldr	r0, [pc, #212]	; (8008298 <_printf_i+0x244>)
 80081c4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80081c8:	6829      	ldr	r1, [r5, #0]
 80081ca:	6823      	ldr	r3, [r4, #0]
 80081cc:	f851 6b04 	ldr.w	r6, [r1], #4
 80081d0:	6029      	str	r1, [r5, #0]
 80081d2:	061d      	lsls	r5, r3, #24
 80081d4:	d514      	bpl.n	8008200 <_printf_i+0x1ac>
 80081d6:	07df      	lsls	r7, r3, #31
 80081d8:	bf44      	itt	mi
 80081da:	f043 0320 	orrmi.w	r3, r3, #32
 80081de:	6023      	strmi	r3, [r4, #0]
 80081e0:	b91e      	cbnz	r6, 80081ea <_printf_i+0x196>
 80081e2:	6823      	ldr	r3, [r4, #0]
 80081e4:	f023 0320 	bic.w	r3, r3, #32
 80081e8:	6023      	str	r3, [r4, #0]
 80081ea:	2310      	movs	r3, #16
 80081ec:	e7b0      	b.n	8008150 <_printf_i+0xfc>
 80081ee:	6823      	ldr	r3, [r4, #0]
 80081f0:	f043 0320 	orr.w	r3, r3, #32
 80081f4:	6023      	str	r3, [r4, #0]
 80081f6:	2378      	movs	r3, #120	; 0x78
 80081f8:	4828      	ldr	r0, [pc, #160]	; (800829c <_printf_i+0x248>)
 80081fa:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80081fe:	e7e3      	b.n	80081c8 <_printf_i+0x174>
 8008200:	0659      	lsls	r1, r3, #25
 8008202:	bf48      	it	mi
 8008204:	b2b6      	uxthmi	r6, r6
 8008206:	e7e6      	b.n	80081d6 <_printf_i+0x182>
 8008208:	4615      	mov	r5, r2
 800820a:	e7bb      	b.n	8008184 <_printf_i+0x130>
 800820c:	682b      	ldr	r3, [r5, #0]
 800820e:	6826      	ldr	r6, [r4, #0]
 8008210:	6961      	ldr	r1, [r4, #20]
 8008212:	1d18      	adds	r0, r3, #4
 8008214:	6028      	str	r0, [r5, #0]
 8008216:	0635      	lsls	r5, r6, #24
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	d501      	bpl.n	8008220 <_printf_i+0x1cc>
 800821c:	6019      	str	r1, [r3, #0]
 800821e:	e002      	b.n	8008226 <_printf_i+0x1d2>
 8008220:	0670      	lsls	r0, r6, #25
 8008222:	d5fb      	bpl.n	800821c <_printf_i+0x1c8>
 8008224:	8019      	strh	r1, [r3, #0]
 8008226:	2300      	movs	r3, #0
 8008228:	6123      	str	r3, [r4, #16]
 800822a:	4615      	mov	r5, r2
 800822c:	e7ba      	b.n	80081a4 <_printf_i+0x150>
 800822e:	682b      	ldr	r3, [r5, #0]
 8008230:	1d1a      	adds	r2, r3, #4
 8008232:	602a      	str	r2, [r5, #0]
 8008234:	681d      	ldr	r5, [r3, #0]
 8008236:	6862      	ldr	r2, [r4, #4]
 8008238:	2100      	movs	r1, #0
 800823a:	4628      	mov	r0, r5
 800823c:	f7f7 ffd8 	bl	80001f0 <memchr>
 8008240:	b108      	cbz	r0, 8008246 <_printf_i+0x1f2>
 8008242:	1b40      	subs	r0, r0, r5
 8008244:	6060      	str	r0, [r4, #4]
 8008246:	6863      	ldr	r3, [r4, #4]
 8008248:	6123      	str	r3, [r4, #16]
 800824a:	2300      	movs	r3, #0
 800824c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008250:	e7a8      	b.n	80081a4 <_printf_i+0x150>
 8008252:	6923      	ldr	r3, [r4, #16]
 8008254:	462a      	mov	r2, r5
 8008256:	4649      	mov	r1, r9
 8008258:	4640      	mov	r0, r8
 800825a:	47d0      	blx	sl
 800825c:	3001      	adds	r0, #1
 800825e:	d0ab      	beq.n	80081b8 <_printf_i+0x164>
 8008260:	6823      	ldr	r3, [r4, #0]
 8008262:	079b      	lsls	r3, r3, #30
 8008264:	d413      	bmi.n	800828e <_printf_i+0x23a>
 8008266:	68e0      	ldr	r0, [r4, #12]
 8008268:	9b03      	ldr	r3, [sp, #12]
 800826a:	4298      	cmp	r0, r3
 800826c:	bfb8      	it	lt
 800826e:	4618      	movlt	r0, r3
 8008270:	e7a4      	b.n	80081bc <_printf_i+0x168>
 8008272:	2301      	movs	r3, #1
 8008274:	4632      	mov	r2, r6
 8008276:	4649      	mov	r1, r9
 8008278:	4640      	mov	r0, r8
 800827a:	47d0      	blx	sl
 800827c:	3001      	adds	r0, #1
 800827e:	d09b      	beq.n	80081b8 <_printf_i+0x164>
 8008280:	3501      	adds	r5, #1
 8008282:	68e3      	ldr	r3, [r4, #12]
 8008284:	9903      	ldr	r1, [sp, #12]
 8008286:	1a5b      	subs	r3, r3, r1
 8008288:	42ab      	cmp	r3, r5
 800828a:	dcf2      	bgt.n	8008272 <_printf_i+0x21e>
 800828c:	e7eb      	b.n	8008266 <_printf_i+0x212>
 800828e:	2500      	movs	r5, #0
 8008290:	f104 0619 	add.w	r6, r4, #25
 8008294:	e7f5      	b.n	8008282 <_printf_i+0x22e>
 8008296:	bf00      	nop
 8008298:	0800a49e 	.word	0x0800a49e
 800829c:	0800a4af 	.word	0x0800a4af

080082a0 <quorem>:
 80082a0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082a4:	6903      	ldr	r3, [r0, #16]
 80082a6:	690c      	ldr	r4, [r1, #16]
 80082a8:	42a3      	cmp	r3, r4
 80082aa:	4607      	mov	r7, r0
 80082ac:	f2c0 8081 	blt.w	80083b2 <quorem+0x112>
 80082b0:	3c01      	subs	r4, #1
 80082b2:	f101 0814 	add.w	r8, r1, #20
 80082b6:	f100 0514 	add.w	r5, r0, #20
 80082ba:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80082be:	9301      	str	r3, [sp, #4]
 80082c0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80082c4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80082c8:	3301      	adds	r3, #1
 80082ca:	429a      	cmp	r2, r3
 80082cc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80082d0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80082d4:	fbb2 f6f3 	udiv	r6, r2, r3
 80082d8:	d331      	bcc.n	800833e <quorem+0x9e>
 80082da:	f04f 0e00 	mov.w	lr, #0
 80082de:	4640      	mov	r0, r8
 80082e0:	46ac      	mov	ip, r5
 80082e2:	46f2      	mov	sl, lr
 80082e4:	f850 2b04 	ldr.w	r2, [r0], #4
 80082e8:	b293      	uxth	r3, r2
 80082ea:	fb06 e303 	mla	r3, r6, r3, lr
 80082ee:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80082f2:	b29b      	uxth	r3, r3
 80082f4:	ebaa 0303 	sub.w	r3, sl, r3
 80082f8:	f8dc a000 	ldr.w	sl, [ip]
 80082fc:	0c12      	lsrs	r2, r2, #16
 80082fe:	fa13 f38a 	uxtah	r3, r3, sl
 8008302:	fb06 e202 	mla	r2, r6, r2, lr
 8008306:	9300      	str	r3, [sp, #0]
 8008308:	9b00      	ldr	r3, [sp, #0]
 800830a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800830e:	b292      	uxth	r2, r2
 8008310:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8008314:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008318:	f8bd 3000 	ldrh.w	r3, [sp]
 800831c:	4581      	cmp	r9, r0
 800831e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008322:	f84c 3b04 	str.w	r3, [ip], #4
 8008326:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800832a:	d2db      	bcs.n	80082e4 <quorem+0x44>
 800832c:	f855 300b 	ldr.w	r3, [r5, fp]
 8008330:	b92b      	cbnz	r3, 800833e <quorem+0x9e>
 8008332:	9b01      	ldr	r3, [sp, #4]
 8008334:	3b04      	subs	r3, #4
 8008336:	429d      	cmp	r5, r3
 8008338:	461a      	mov	r2, r3
 800833a:	d32e      	bcc.n	800839a <quorem+0xfa>
 800833c:	613c      	str	r4, [r7, #16]
 800833e:	4638      	mov	r0, r7
 8008340:	f001 f8c4 	bl	80094cc <__mcmp>
 8008344:	2800      	cmp	r0, #0
 8008346:	db24      	blt.n	8008392 <quorem+0xf2>
 8008348:	3601      	adds	r6, #1
 800834a:	4628      	mov	r0, r5
 800834c:	f04f 0c00 	mov.w	ip, #0
 8008350:	f858 2b04 	ldr.w	r2, [r8], #4
 8008354:	f8d0 e000 	ldr.w	lr, [r0]
 8008358:	b293      	uxth	r3, r2
 800835a:	ebac 0303 	sub.w	r3, ip, r3
 800835e:	0c12      	lsrs	r2, r2, #16
 8008360:	fa13 f38e 	uxtah	r3, r3, lr
 8008364:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008368:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800836c:	b29b      	uxth	r3, r3
 800836e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008372:	45c1      	cmp	r9, r8
 8008374:	f840 3b04 	str.w	r3, [r0], #4
 8008378:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800837c:	d2e8      	bcs.n	8008350 <quorem+0xb0>
 800837e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008382:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008386:	b922      	cbnz	r2, 8008392 <quorem+0xf2>
 8008388:	3b04      	subs	r3, #4
 800838a:	429d      	cmp	r5, r3
 800838c:	461a      	mov	r2, r3
 800838e:	d30a      	bcc.n	80083a6 <quorem+0x106>
 8008390:	613c      	str	r4, [r7, #16]
 8008392:	4630      	mov	r0, r6
 8008394:	b003      	add	sp, #12
 8008396:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800839a:	6812      	ldr	r2, [r2, #0]
 800839c:	3b04      	subs	r3, #4
 800839e:	2a00      	cmp	r2, #0
 80083a0:	d1cc      	bne.n	800833c <quorem+0x9c>
 80083a2:	3c01      	subs	r4, #1
 80083a4:	e7c7      	b.n	8008336 <quorem+0x96>
 80083a6:	6812      	ldr	r2, [r2, #0]
 80083a8:	3b04      	subs	r3, #4
 80083aa:	2a00      	cmp	r2, #0
 80083ac:	d1f0      	bne.n	8008390 <quorem+0xf0>
 80083ae:	3c01      	subs	r4, #1
 80083b0:	e7eb      	b.n	800838a <quorem+0xea>
 80083b2:	2000      	movs	r0, #0
 80083b4:	e7ee      	b.n	8008394 <quorem+0xf4>
	...

080083b8 <_dtoa_r>:
 80083b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083bc:	ed2d 8b04 	vpush	{d8-d9}
 80083c0:	ec57 6b10 	vmov	r6, r7, d0
 80083c4:	b093      	sub	sp, #76	; 0x4c
 80083c6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80083c8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80083cc:	9106      	str	r1, [sp, #24]
 80083ce:	ee10 aa10 	vmov	sl, s0
 80083d2:	4604      	mov	r4, r0
 80083d4:	9209      	str	r2, [sp, #36]	; 0x24
 80083d6:	930c      	str	r3, [sp, #48]	; 0x30
 80083d8:	46bb      	mov	fp, r7
 80083da:	b975      	cbnz	r5, 80083fa <_dtoa_r+0x42>
 80083dc:	2010      	movs	r0, #16
 80083de:	f000 fddd 	bl	8008f9c <malloc>
 80083e2:	4602      	mov	r2, r0
 80083e4:	6260      	str	r0, [r4, #36]	; 0x24
 80083e6:	b920      	cbnz	r0, 80083f2 <_dtoa_r+0x3a>
 80083e8:	4ba7      	ldr	r3, [pc, #668]	; (8008688 <_dtoa_r+0x2d0>)
 80083ea:	21ea      	movs	r1, #234	; 0xea
 80083ec:	48a7      	ldr	r0, [pc, #668]	; (800868c <_dtoa_r+0x2d4>)
 80083ee:	f001 fa75 	bl	80098dc <__assert_func>
 80083f2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80083f6:	6005      	str	r5, [r0, #0]
 80083f8:	60c5      	str	r5, [r0, #12]
 80083fa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80083fc:	6819      	ldr	r1, [r3, #0]
 80083fe:	b151      	cbz	r1, 8008416 <_dtoa_r+0x5e>
 8008400:	685a      	ldr	r2, [r3, #4]
 8008402:	604a      	str	r2, [r1, #4]
 8008404:	2301      	movs	r3, #1
 8008406:	4093      	lsls	r3, r2
 8008408:	608b      	str	r3, [r1, #8]
 800840a:	4620      	mov	r0, r4
 800840c:	f000 fe1c 	bl	8009048 <_Bfree>
 8008410:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008412:	2200      	movs	r2, #0
 8008414:	601a      	str	r2, [r3, #0]
 8008416:	1e3b      	subs	r3, r7, #0
 8008418:	bfaa      	itet	ge
 800841a:	2300      	movge	r3, #0
 800841c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8008420:	f8c8 3000 	strge.w	r3, [r8]
 8008424:	4b9a      	ldr	r3, [pc, #616]	; (8008690 <_dtoa_r+0x2d8>)
 8008426:	bfbc      	itt	lt
 8008428:	2201      	movlt	r2, #1
 800842a:	f8c8 2000 	strlt.w	r2, [r8]
 800842e:	ea33 030b 	bics.w	r3, r3, fp
 8008432:	d11b      	bne.n	800846c <_dtoa_r+0xb4>
 8008434:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008436:	f242 730f 	movw	r3, #9999	; 0x270f
 800843a:	6013      	str	r3, [r2, #0]
 800843c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008440:	4333      	orrs	r3, r6
 8008442:	f000 8592 	beq.w	8008f6a <_dtoa_r+0xbb2>
 8008446:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008448:	b963      	cbnz	r3, 8008464 <_dtoa_r+0xac>
 800844a:	4b92      	ldr	r3, [pc, #584]	; (8008694 <_dtoa_r+0x2dc>)
 800844c:	e022      	b.n	8008494 <_dtoa_r+0xdc>
 800844e:	4b92      	ldr	r3, [pc, #584]	; (8008698 <_dtoa_r+0x2e0>)
 8008450:	9301      	str	r3, [sp, #4]
 8008452:	3308      	adds	r3, #8
 8008454:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008456:	6013      	str	r3, [r2, #0]
 8008458:	9801      	ldr	r0, [sp, #4]
 800845a:	b013      	add	sp, #76	; 0x4c
 800845c:	ecbd 8b04 	vpop	{d8-d9}
 8008460:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008464:	4b8b      	ldr	r3, [pc, #556]	; (8008694 <_dtoa_r+0x2dc>)
 8008466:	9301      	str	r3, [sp, #4]
 8008468:	3303      	adds	r3, #3
 800846a:	e7f3      	b.n	8008454 <_dtoa_r+0x9c>
 800846c:	2200      	movs	r2, #0
 800846e:	2300      	movs	r3, #0
 8008470:	4650      	mov	r0, sl
 8008472:	4659      	mov	r1, fp
 8008474:	f7f8 fb30 	bl	8000ad8 <__aeabi_dcmpeq>
 8008478:	ec4b ab19 	vmov	d9, sl, fp
 800847c:	4680      	mov	r8, r0
 800847e:	b158      	cbz	r0, 8008498 <_dtoa_r+0xe0>
 8008480:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008482:	2301      	movs	r3, #1
 8008484:	6013      	str	r3, [r2, #0]
 8008486:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008488:	2b00      	cmp	r3, #0
 800848a:	f000 856b 	beq.w	8008f64 <_dtoa_r+0xbac>
 800848e:	4883      	ldr	r0, [pc, #524]	; (800869c <_dtoa_r+0x2e4>)
 8008490:	6018      	str	r0, [r3, #0]
 8008492:	1e43      	subs	r3, r0, #1
 8008494:	9301      	str	r3, [sp, #4]
 8008496:	e7df      	b.n	8008458 <_dtoa_r+0xa0>
 8008498:	ec4b ab10 	vmov	d0, sl, fp
 800849c:	aa10      	add	r2, sp, #64	; 0x40
 800849e:	a911      	add	r1, sp, #68	; 0x44
 80084a0:	4620      	mov	r0, r4
 80084a2:	f001 f8b9 	bl	8009618 <__d2b>
 80084a6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80084aa:	ee08 0a10 	vmov	s16, r0
 80084ae:	2d00      	cmp	r5, #0
 80084b0:	f000 8084 	beq.w	80085bc <_dtoa_r+0x204>
 80084b4:	ee19 3a90 	vmov	r3, s19
 80084b8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80084bc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80084c0:	4656      	mov	r6, sl
 80084c2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80084c6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80084ca:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80084ce:	4b74      	ldr	r3, [pc, #464]	; (80086a0 <_dtoa_r+0x2e8>)
 80084d0:	2200      	movs	r2, #0
 80084d2:	4630      	mov	r0, r6
 80084d4:	4639      	mov	r1, r7
 80084d6:	f7f7 fedf 	bl	8000298 <__aeabi_dsub>
 80084da:	a365      	add	r3, pc, #404	; (adr r3, 8008670 <_dtoa_r+0x2b8>)
 80084dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084e0:	f7f8 f892 	bl	8000608 <__aeabi_dmul>
 80084e4:	a364      	add	r3, pc, #400	; (adr r3, 8008678 <_dtoa_r+0x2c0>)
 80084e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084ea:	f7f7 fed7 	bl	800029c <__adddf3>
 80084ee:	4606      	mov	r6, r0
 80084f0:	4628      	mov	r0, r5
 80084f2:	460f      	mov	r7, r1
 80084f4:	f7f8 f81e 	bl	8000534 <__aeabi_i2d>
 80084f8:	a361      	add	r3, pc, #388	; (adr r3, 8008680 <_dtoa_r+0x2c8>)
 80084fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084fe:	f7f8 f883 	bl	8000608 <__aeabi_dmul>
 8008502:	4602      	mov	r2, r0
 8008504:	460b      	mov	r3, r1
 8008506:	4630      	mov	r0, r6
 8008508:	4639      	mov	r1, r7
 800850a:	f7f7 fec7 	bl	800029c <__adddf3>
 800850e:	4606      	mov	r6, r0
 8008510:	460f      	mov	r7, r1
 8008512:	f7f8 fb29 	bl	8000b68 <__aeabi_d2iz>
 8008516:	2200      	movs	r2, #0
 8008518:	9000      	str	r0, [sp, #0]
 800851a:	2300      	movs	r3, #0
 800851c:	4630      	mov	r0, r6
 800851e:	4639      	mov	r1, r7
 8008520:	f7f8 fae4 	bl	8000aec <__aeabi_dcmplt>
 8008524:	b150      	cbz	r0, 800853c <_dtoa_r+0x184>
 8008526:	9800      	ldr	r0, [sp, #0]
 8008528:	f7f8 f804 	bl	8000534 <__aeabi_i2d>
 800852c:	4632      	mov	r2, r6
 800852e:	463b      	mov	r3, r7
 8008530:	f7f8 fad2 	bl	8000ad8 <__aeabi_dcmpeq>
 8008534:	b910      	cbnz	r0, 800853c <_dtoa_r+0x184>
 8008536:	9b00      	ldr	r3, [sp, #0]
 8008538:	3b01      	subs	r3, #1
 800853a:	9300      	str	r3, [sp, #0]
 800853c:	9b00      	ldr	r3, [sp, #0]
 800853e:	2b16      	cmp	r3, #22
 8008540:	d85a      	bhi.n	80085f8 <_dtoa_r+0x240>
 8008542:	9a00      	ldr	r2, [sp, #0]
 8008544:	4b57      	ldr	r3, [pc, #348]	; (80086a4 <_dtoa_r+0x2ec>)
 8008546:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800854a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800854e:	ec51 0b19 	vmov	r0, r1, d9
 8008552:	f7f8 facb 	bl	8000aec <__aeabi_dcmplt>
 8008556:	2800      	cmp	r0, #0
 8008558:	d050      	beq.n	80085fc <_dtoa_r+0x244>
 800855a:	9b00      	ldr	r3, [sp, #0]
 800855c:	3b01      	subs	r3, #1
 800855e:	9300      	str	r3, [sp, #0]
 8008560:	2300      	movs	r3, #0
 8008562:	930b      	str	r3, [sp, #44]	; 0x2c
 8008564:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008566:	1b5d      	subs	r5, r3, r5
 8008568:	1e6b      	subs	r3, r5, #1
 800856a:	9305      	str	r3, [sp, #20]
 800856c:	bf45      	ittet	mi
 800856e:	f1c5 0301 	rsbmi	r3, r5, #1
 8008572:	9304      	strmi	r3, [sp, #16]
 8008574:	2300      	movpl	r3, #0
 8008576:	2300      	movmi	r3, #0
 8008578:	bf4c      	ite	mi
 800857a:	9305      	strmi	r3, [sp, #20]
 800857c:	9304      	strpl	r3, [sp, #16]
 800857e:	9b00      	ldr	r3, [sp, #0]
 8008580:	2b00      	cmp	r3, #0
 8008582:	db3d      	blt.n	8008600 <_dtoa_r+0x248>
 8008584:	9b05      	ldr	r3, [sp, #20]
 8008586:	9a00      	ldr	r2, [sp, #0]
 8008588:	920a      	str	r2, [sp, #40]	; 0x28
 800858a:	4413      	add	r3, r2
 800858c:	9305      	str	r3, [sp, #20]
 800858e:	2300      	movs	r3, #0
 8008590:	9307      	str	r3, [sp, #28]
 8008592:	9b06      	ldr	r3, [sp, #24]
 8008594:	2b09      	cmp	r3, #9
 8008596:	f200 8089 	bhi.w	80086ac <_dtoa_r+0x2f4>
 800859a:	2b05      	cmp	r3, #5
 800859c:	bfc4      	itt	gt
 800859e:	3b04      	subgt	r3, #4
 80085a0:	9306      	strgt	r3, [sp, #24]
 80085a2:	9b06      	ldr	r3, [sp, #24]
 80085a4:	f1a3 0302 	sub.w	r3, r3, #2
 80085a8:	bfcc      	ite	gt
 80085aa:	2500      	movgt	r5, #0
 80085ac:	2501      	movle	r5, #1
 80085ae:	2b03      	cmp	r3, #3
 80085b0:	f200 8087 	bhi.w	80086c2 <_dtoa_r+0x30a>
 80085b4:	e8df f003 	tbb	[pc, r3]
 80085b8:	59383a2d 	.word	0x59383a2d
 80085bc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80085c0:	441d      	add	r5, r3
 80085c2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80085c6:	2b20      	cmp	r3, #32
 80085c8:	bfc1      	itttt	gt
 80085ca:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80085ce:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80085d2:	fa0b f303 	lslgt.w	r3, fp, r3
 80085d6:	fa26 f000 	lsrgt.w	r0, r6, r0
 80085da:	bfda      	itte	le
 80085dc:	f1c3 0320 	rsble	r3, r3, #32
 80085e0:	fa06 f003 	lslle.w	r0, r6, r3
 80085e4:	4318      	orrgt	r0, r3
 80085e6:	f7f7 ff95 	bl	8000514 <__aeabi_ui2d>
 80085ea:	2301      	movs	r3, #1
 80085ec:	4606      	mov	r6, r0
 80085ee:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80085f2:	3d01      	subs	r5, #1
 80085f4:	930e      	str	r3, [sp, #56]	; 0x38
 80085f6:	e76a      	b.n	80084ce <_dtoa_r+0x116>
 80085f8:	2301      	movs	r3, #1
 80085fa:	e7b2      	b.n	8008562 <_dtoa_r+0x1aa>
 80085fc:	900b      	str	r0, [sp, #44]	; 0x2c
 80085fe:	e7b1      	b.n	8008564 <_dtoa_r+0x1ac>
 8008600:	9b04      	ldr	r3, [sp, #16]
 8008602:	9a00      	ldr	r2, [sp, #0]
 8008604:	1a9b      	subs	r3, r3, r2
 8008606:	9304      	str	r3, [sp, #16]
 8008608:	4253      	negs	r3, r2
 800860a:	9307      	str	r3, [sp, #28]
 800860c:	2300      	movs	r3, #0
 800860e:	930a      	str	r3, [sp, #40]	; 0x28
 8008610:	e7bf      	b.n	8008592 <_dtoa_r+0x1da>
 8008612:	2300      	movs	r3, #0
 8008614:	9308      	str	r3, [sp, #32]
 8008616:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008618:	2b00      	cmp	r3, #0
 800861a:	dc55      	bgt.n	80086c8 <_dtoa_r+0x310>
 800861c:	2301      	movs	r3, #1
 800861e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008622:	461a      	mov	r2, r3
 8008624:	9209      	str	r2, [sp, #36]	; 0x24
 8008626:	e00c      	b.n	8008642 <_dtoa_r+0x28a>
 8008628:	2301      	movs	r3, #1
 800862a:	e7f3      	b.n	8008614 <_dtoa_r+0x25c>
 800862c:	2300      	movs	r3, #0
 800862e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008630:	9308      	str	r3, [sp, #32]
 8008632:	9b00      	ldr	r3, [sp, #0]
 8008634:	4413      	add	r3, r2
 8008636:	9302      	str	r3, [sp, #8]
 8008638:	3301      	adds	r3, #1
 800863a:	2b01      	cmp	r3, #1
 800863c:	9303      	str	r3, [sp, #12]
 800863e:	bfb8      	it	lt
 8008640:	2301      	movlt	r3, #1
 8008642:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8008644:	2200      	movs	r2, #0
 8008646:	6042      	str	r2, [r0, #4]
 8008648:	2204      	movs	r2, #4
 800864a:	f102 0614 	add.w	r6, r2, #20
 800864e:	429e      	cmp	r6, r3
 8008650:	6841      	ldr	r1, [r0, #4]
 8008652:	d93d      	bls.n	80086d0 <_dtoa_r+0x318>
 8008654:	4620      	mov	r0, r4
 8008656:	f000 fcb7 	bl	8008fc8 <_Balloc>
 800865a:	9001      	str	r0, [sp, #4]
 800865c:	2800      	cmp	r0, #0
 800865e:	d13b      	bne.n	80086d8 <_dtoa_r+0x320>
 8008660:	4b11      	ldr	r3, [pc, #68]	; (80086a8 <_dtoa_r+0x2f0>)
 8008662:	4602      	mov	r2, r0
 8008664:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008668:	e6c0      	b.n	80083ec <_dtoa_r+0x34>
 800866a:	2301      	movs	r3, #1
 800866c:	e7df      	b.n	800862e <_dtoa_r+0x276>
 800866e:	bf00      	nop
 8008670:	636f4361 	.word	0x636f4361
 8008674:	3fd287a7 	.word	0x3fd287a7
 8008678:	8b60c8b3 	.word	0x8b60c8b3
 800867c:	3fc68a28 	.word	0x3fc68a28
 8008680:	509f79fb 	.word	0x509f79fb
 8008684:	3fd34413 	.word	0x3fd34413
 8008688:	0800a4cd 	.word	0x0800a4cd
 800868c:	0800a4e4 	.word	0x0800a4e4
 8008690:	7ff00000 	.word	0x7ff00000
 8008694:	0800a4c9 	.word	0x0800a4c9
 8008698:	0800a4c0 	.word	0x0800a4c0
 800869c:	0800a49d 	.word	0x0800a49d
 80086a0:	3ff80000 	.word	0x3ff80000
 80086a4:	0800a5d8 	.word	0x0800a5d8
 80086a8:	0800a53f 	.word	0x0800a53f
 80086ac:	2501      	movs	r5, #1
 80086ae:	2300      	movs	r3, #0
 80086b0:	9306      	str	r3, [sp, #24]
 80086b2:	9508      	str	r5, [sp, #32]
 80086b4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80086b8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80086bc:	2200      	movs	r2, #0
 80086be:	2312      	movs	r3, #18
 80086c0:	e7b0      	b.n	8008624 <_dtoa_r+0x26c>
 80086c2:	2301      	movs	r3, #1
 80086c4:	9308      	str	r3, [sp, #32]
 80086c6:	e7f5      	b.n	80086b4 <_dtoa_r+0x2fc>
 80086c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80086ca:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80086ce:	e7b8      	b.n	8008642 <_dtoa_r+0x28a>
 80086d0:	3101      	adds	r1, #1
 80086d2:	6041      	str	r1, [r0, #4]
 80086d4:	0052      	lsls	r2, r2, #1
 80086d6:	e7b8      	b.n	800864a <_dtoa_r+0x292>
 80086d8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80086da:	9a01      	ldr	r2, [sp, #4]
 80086dc:	601a      	str	r2, [r3, #0]
 80086de:	9b03      	ldr	r3, [sp, #12]
 80086e0:	2b0e      	cmp	r3, #14
 80086e2:	f200 809d 	bhi.w	8008820 <_dtoa_r+0x468>
 80086e6:	2d00      	cmp	r5, #0
 80086e8:	f000 809a 	beq.w	8008820 <_dtoa_r+0x468>
 80086ec:	9b00      	ldr	r3, [sp, #0]
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	dd32      	ble.n	8008758 <_dtoa_r+0x3a0>
 80086f2:	4ab7      	ldr	r2, [pc, #732]	; (80089d0 <_dtoa_r+0x618>)
 80086f4:	f003 030f 	and.w	r3, r3, #15
 80086f8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80086fc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008700:	9b00      	ldr	r3, [sp, #0]
 8008702:	05d8      	lsls	r0, r3, #23
 8008704:	ea4f 1723 	mov.w	r7, r3, asr #4
 8008708:	d516      	bpl.n	8008738 <_dtoa_r+0x380>
 800870a:	4bb2      	ldr	r3, [pc, #712]	; (80089d4 <_dtoa_r+0x61c>)
 800870c:	ec51 0b19 	vmov	r0, r1, d9
 8008710:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008714:	f7f8 f8a2 	bl	800085c <__aeabi_ddiv>
 8008718:	f007 070f 	and.w	r7, r7, #15
 800871c:	4682      	mov	sl, r0
 800871e:	468b      	mov	fp, r1
 8008720:	2503      	movs	r5, #3
 8008722:	4eac      	ldr	r6, [pc, #688]	; (80089d4 <_dtoa_r+0x61c>)
 8008724:	b957      	cbnz	r7, 800873c <_dtoa_r+0x384>
 8008726:	4642      	mov	r2, r8
 8008728:	464b      	mov	r3, r9
 800872a:	4650      	mov	r0, sl
 800872c:	4659      	mov	r1, fp
 800872e:	f7f8 f895 	bl	800085c <__aeabi_ddiv>
 8008732:	4682      	mov	sl, r0
 8008734:	468b      	mov	fp, r1
 8008736:	e028      	b.n	800878a <_dtoa_r+0x3d2>
 8008738:	2502      	movs	r5, #2
 800873a:	e7f2      	b.n	8008722 <_dtoa_r+0x36a>
 800873c:	07f9      	lsls	r1, r7, #31
 800873e:	d508      	bpl.n	8008752 <_dtoa_r+0x39a>
 8008740:	4640      	mov	r0, r8
 8008742:	4649      	mov	r1, r9
 8008744:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008748:	f7f7 ff5e 	bl	8000608 <__aeabi_dmul>
 800874c:	3501      	adds	r5, #1
 800874e:	4680      	mov	r8, r0
 8008750:	4689      	mov	r9, r1
 8008752:	107f      	asrs	r7, r7, #1
 8008754:	3608      	adds	r6, #8
 8008756:	e7e5      	b.n	8008724 <_dtoa_r+0x36c>
 8008758:	f000 809b 	beq.w	8008892 <_dtoa_r+0x4da>
 800875c:	9b00      	ldr	r3, [sp, #0]
 800875e:	4f9d      	ldr	r7, [pc, #628]	; (80089d4 <_dtoa_r+0x61c>)
 8008760:	425e      	negs	r6, r3
 8008762:	4b9b      	ldr	r3, [pc, #620]	; (80089d0 <_dtoa_r+0x618>)
 8008764:	f006 020f 	and.w	r2, r6, #15
 8008768:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800876c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008770:	ec51 0b19 	vmov	r0, r1, d9
 8008774:	f7f7 ff48 	bl	8000608 <__aeabi_dmul>
 8008778:	1136      	asrs	r6, r6, #4
 800877a:	4682      	mov	sl, r0
 800877c:	468b      	mov	fp, r1
 800877e:	2300      	movs	r3, #0
 8008780:	2502      	movs	r5, #2
 8008782:	2e00      	cmp	r6, #0
 8008784:	d17a      	bne.n	800887c <_dtoa_r+0x4c4>
 8008786:	2b00      	cmp	r3, #0
 8008788:	d1d3      	bne.n	8008732 <_dtoa_r+0x37a>
 800878a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800878c:	2b00      	cmp	r3, #0
 800878e:	f000 8082 	beq.w	8008896 <_dtoa_r+0x4de>
 8008792:	4b91      	ldr	r3, [pc, #580]	; (80089d8 <_dtoa_r+0x620>)
 8008794:	2200      	movs	r2, #0
 8008796:	4650      	mov	r0, sl
 8008798:	4659      	mov	r1, fp
 800879a:	f7f8 f9a7 	bl	8000aec <__aeabi_dcmplt>
 800879e:	2800      	cmp	r0, #0
 80087a0:	d079      	beq.n	8008896 <_dtoa_r+0x4de>
 80087a2:	9b03      	ldr	r3, [sp, #12]
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d076      	beq.n	8008896 <_dtoa_r+0x4de>
 80087a8:	9b02      	ldr	r3, [sp, #8]
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	dd36      	ble.n	800881c <_dtoa_r+0x464>
 80087ae:	9b00      	ldr	r3, [sp, #0]
 80087b0:	4650      	mov	r0, sl
 80087b2:	4659      	mov	r1, fp
 80087b4:	1e5f      	subs	r7, r3, #1
 80087b6:	2200      	movs	r2, #0
 80087b8:	4b88      	ldr	r3, [pc, #544]	; (80089dc <_dtoa_r+0x624>)
 80087ba:	f7f7 ff25 	bl	8000608 <__aeabi_dmul>
 80087be:	9e02      	ldr	r6, [sp, #8]
 80087c0:	4682      	mov	sl, r0
 80087c2:	468b      	mov	fp, r1
 80087c4:	3501      	adds	r5, #1
 80087c6:	4628      	mov	r0, r5
 80087c8:	f7f7 feb4 	bl	8000534 <__aeabi_i2d>
 80087cc:	4652      	mov	r2, sl
 80087ce:	465b      	mov	r3, fp
 80087d0:	f7f7 ff1a 	bl	8000608 <__aeabi_dmul>
 80087d4:	4b82      	ldr	r3, [pc, #520]	; (80089e0 <_dtoa_r+0x628>)
 80087d6:	2200      	movs	r2, #0
 80087d8:	f7f7 fd60 	bl	800029c <__adddf3>
 80087dc:	46d0      	mov	r8, sl
 80087de:	46d9      	mov	r9, fp
 80087e0:	4682      	mov	sl, r0
 80087e2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 80087e6:	2e00      	cmp	r6, #0
 80087e8:	d158      	bne.n	800889c <_dtoa_r+0x4e4>
 80087ea:	4b7e      	ldr	r3, [pc, #504]	; (80089e4 <_dtoa_r+0x62c>)
 80087ec:	2200      	movs	r2, #0
 80087ee:	4640      	mov	r0, r8
 80087f0:	4649      	mov	r1, r9
 80087f2:	f7f7 fd51 	bl	8000298 <__aeabi_dsub>
 80087f6:	4652      	mov	r2, sl
 80087f8:	465b      	mov	r3, fp
 80087fa:	4680      	mov	r8, r0
 80087fc:	4689      	mov	r9, r1
 80087fe:	f7f8 f993 	bl	8000b28 <__aeabi_dcmpgt>
 8008802:	2800      	cmp	r0, #0
 8008804:	f040 8295 	bne.w	8008d32 <_dtoa_r+0x97a>
 8008808:	4652      	mov	r2, sl
 800880a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800880e:	4640      	mov	r0, r8
 8008810:	4649      	mov	r1, r9
 8008812:	f7f8 f96b 	bl	8000aec <__aeabi_dcmplt>
 8008816:	2800      	cmp	r0, #0
 8008818:	f040 8289 	bne.w	8008d2e <_dtoa_r+0x976>
 800881c:	ec5b ab19 	vmov	sl, fp, d9
 8008820:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008822:	2b00      	cmp	r3, #0
 8008824:	f2c0 8148 	blt.w	8008ab8 <_dtoa_r+0x700>
 8008828:	9a00      	ldr	r2, [sp, #0]
 800882a:	2a0e      	cmp	r2, #14
 800882c:	f300 8144 	bgt.w	8008ab8 <_dtoa_r+0x700>
 8008830:	4b67      	ldr	r3, [pc, #412]	; (80089d0 <_dtoa_r+0x618>)
 8008832:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008836:	e9d3 8900 	ldrd	r8, r9, [r3]
 800883a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800883c:	2b00      	cmp	r3, #0
 800883e:	f280 80d5 	bge.w	80089ec <_dtoa_r+0x634>
 8008842:	9b03      	ldr	r3, [sp, #12]
 8008844:	2b00      	cmp	r3, #0
 8008846:	f300 80d1 	bgt.w	80089ec <_dtoa_r+0x634>
 800884a:	f040 826f 	bne.w	8008d2c <_dtoa_r+0x974>
 800884e:	4b65      	ldr	r3, [pc, #404]	; (80089e4 <_dtoa_r+0x62c>)
 8008850:	2200      	movs	r2, #0
 8008852:	4640      	mov	r0, r8
 8008854:	4649      	mov	r1, r9
 8008856:	f7f7 fed7 	bl	8000608 <__aeabi_dmul>
 800885a:	4652      	mov	r2, sl
 800885c:	465b      	mov	r3, fp
 800885e:	f7f8 f959 	bl	8000b14 <__aeabi_dcmpge>
 8008862:	9e03      	ldr	r6, [sp, #12]
 8008864:	4637      	mov	r7, r6
 8008866:	2800      	cmp	r0, #0
 8008868:	f040 8245 	bne.w	8008cf6 <_dtoa_r+0x93e>
 800886c:	9d01      	ldr	r5, [sp, #4]
 800886e:	2331      	movs	r3, #49	; 0x31
 8008870:	f805 3b01 	strb.w	r3, [r5], #1
 8008874:	9b00      	ldr	r3, [sp, #0]
 8008876:	3301      	adds	r3, #1
 8008878:	9300      	str	r3, [sp, #0]
 800887a:	e240      	b.n	8008cfe <_dtoa_r+0x946>
 800887c:	07f2      	lsls	r2, r6, #31
 800887e:	d505      	bpl.n	800888c <_dtoa_r+0x4d4>
 8008880:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008884:	f7f7 fec0 	bl	8000608 <__aeabi_dmul>
 8008888:	3501      	adds	r5, #1
 800888a:	2301      	movs	r3, #1
 800888c:	1076      	asrs	r6, r6, #1
 800888e:	3708      	adds	r7, #8
 8008890:	e777      	b.n	8008782 <_dtoa_r+0x3ca>
 8008892:	2502      	movs	r5, #2
 8008894:	e779      	b.n	800878a <_dtoa_r+0x3d2>
 8008896:	9f00      	ldr	r7, [sp, #0]
 8008898:	9e03      	ldr	r6, [sp, #12]
 800889a:	e794      	b.n	80087c6 <_dtoa_r+0x40e>
 800889c:	9901      	ldr	r1, [sp, #4]
 800889e:	4b4c      	ldr	r3, [pc, #304]	; (80089d0 <_dtoa_r+0x618>)
 80088a0:	4431      	add	r1, r6
 80088a2:	910d      	str	r1, [sp, #52]	; 0x34
 80088a4:	9908      	ldr	r1, [sp, #32]
 80088a6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80088aa:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80088ae:	2900      	cmp	r1, #0
 80088b0:	d043      	beq.n	800893a <_dtoa_r+0x582>
 80088b2:	494d      	ldr	r1, [pc, #308]	; (80089e8 <_dtoa_r+0x630>)
 80088b4:	2000      	movs	r0, #0
 80088b6:	f7f7 ffd1 	bl	800085c <__aeabi_ddiv>
 80088ba:	4652      	mov	r2, sl
 80088bc:	465b      	mov	r3, fp
 80088be:	f7f7 fceb 	bl	8000298 <__aeabi_dsub>
 80088c2:	9d01      	ldr	r5, [sp, #4]
 80088c4:	4682      	mov	sl, r0
 80088c6:	468b      	mov	fp, r1
 80088c8:	4649      	mov	r1, r9
 80088ca:	4640      	mov	r0, r8
 80088cc:	f7f8 f94c 	bl	8000b68 <__aeabi_d2iz>
 80088d0:	4606      	mov	r6, r0
 80088d2:	f7f7 fe2f 	bl	8000534 <__aeabi_i2d>
 80088d6:	4602      	mov	r2, r0
 80088d8:	460b      	mov	r3, r1
 80088da:	4640      	mov	r0, r8
 80088dc:	4649      	mov	r1, r9
 80088de:	f7f7 fcdb 	bl	8000298 <__aeabi_dsub>
 80088e2:	3630      	adds	r6, #48	; 0x30
 80088e4:	f805 6b01 	strb.w	r6, [r5], #1
 80088e8:	4652      	mov	r2, sl
 80088ea:	465b      	mov	r3, fp
 80088ec:	4680      	mov	r8, r0
 80088ee:	4689      	mov	r9, r1
 80088f0:	f7f8 f8fc 	bl	8000aec <__aeabi_dcmplt>
 80088f4:	2800      	cmp	r0, #0
 80088f6:	d163      	bne.n	80089c0 <_dtoa_r+0x608>
 80088f8:	4642      	mov	r2, r8
 80088fa:	464b      	mov	r3, r9
 80088fc:	4936      	ldr	r1, [pc, #216]	; (80089d8 <_dtoa_r+0x620>)
 80088fe:	2000      	movs	r0, #0
 8008900:	f7f7 fcca 	bl	8000298 <__aeabi_dsub>
 8008904:	4652      	mov	r2, sl
 8008906:	465b      	mov	r3, fp
 8008908:	f7f8 f8f0 	bl	8000aec <__aeabi_dcmplt>
 800890c:	2800      	cmp	r0, #0
 800890e:	f040 80b5 	bne.w	8008a7c <_dtoa_r+0x6c4>
 8008912:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008914:	429d      	cmp	r5, r3
 8008916:	d081      	beq.n	800881c <_dtoa_r+0x464>
 8008918:	4b30      	ldr	r3, [pc, #192]	; (80089dc <_dtoa_r+0x624>)
 800891a:	2200      	movs	r2, #0
 800891c:	4650      	mov	r0, sl
 800891e:	4659      	mov	r1, fp
 8008920:	f7f7 fe72 	bl	8000608 <__aeabi_dmul>
 8008924:	4b2d      	ldr	r3, [pc, #180]	; (80089dc <_dtoa_r+0x624>)
 8008926:	4682      	mov	sl, r0
 8008928:	468b      	mov	fp, r1
 800892a:	4640      	mov	r0, r8
 800892c:	4649      	mov	r1, r9
 800892e:	2200      	movs	r2, #0
 8008930:	f7f7 fe6a 	bl	8000608 <__aeabi_dmul>
 8008934:	4680      	mov	r8, r0
 8008936:	4689      	mov	r9, r1
 8008938:	e7c6      	b.n	80088c8 <_dtoa_r+0x510>
 800893a:	4650      	mov	r0, sl
 800893c:	4659      	mov	r1, fp
 800893e:	f7f7 fe63 	bl	8000608 <__aeabi_dmul>
 8008942:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008944:	9d01      	ldr	r5, [sp, #4]
 8008946:	930f      	str	r3, [sp, #60]	; 0x3c
 8008948:	4682      	mov	sl, r0
 800894a:	468b      	mov	fp, r1
 800894c:	4649      	mov	r1, r9
 800894e:	4640      	mov	r0, r8
 8008950:	f7f8 f90a 	bl	8000b68 <__aeabi_d2iz>
 8008954:	4606      	mov	r6, r0
 8008956:	f7f7 fded 	bl	8000534 <__aeabi_i2d>
 800895a:	3630      	adds	r6, #48	; 0x30
 800895c:	4602      	mov	r2, r0
 800895e:	460b      	mov	r3, r1
 8008960:	4640      	mov	r0, r8
 8008962:	4649      	mov	r1, r9
 8008964:	f7f7 fc98 	bl	8000298 <__aeabi_dsub>
 8008968:	f805 6b01 	strb.w	r6, [r5], #1
 800896c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800896e:	429d      	cmp	r5, r3
 8008970:	4680      	mov	r8, r0
 8008972:	4689      	mov	r9, r1
 8008974:	f04f 0200 	mov.w	r2, #0
 8008978:	d124      	bne.n	80089c4 <_dtoa_r+0x60c>
 800897a:	4b1b      	ldr	r3, [pc, #108]	; (80089e8 <_dtoa_r+0x630>)
 800897c:	4650      	mov	r0, sl
 800897e:	4659      	mov	r1, fp
 8008980:	f7f7 fc8c 	bl	800029c <__adddf3>
 8008984:	4602      	mov	r2, r0
 8008986:	460b      	mov	r3, r1
 8008988:	4640      	mov	r0, r8
 800898a:	4649      	mov	r1, r9
 800898c:	f7f8 f8cc 	bl	8000b28 <__aeabi_dcmpgt>
 8008990:	2800      	cmp	r0, #0
 8008992:	d173      	bne.n	8008a7c <_dtoa_r+0x6c4>
 8008994:	4652      	mov	r2, sl
 8008996:	465b      	mov	r3, fp
 8008998:	4913      	ldr	r1, [pc, #76]	; (80089e8 <_dtoa_r+0x630>)
 800899a:	2000      	movs	r0, #0
 800899c:	f7f7 fc7c 	bl	8000298 <__aeabi_dsub>
 80089a0:	4602      	mov	r2, r0
 80089a2:	460b      	mov	r3, r1
 80089a4:	4640      	mov	r0, r8
 80089a6:	4649      	mov	r1, r9
 80089a8:	f7f8 f8a0 	bl	8000aec <__aeabi_dcmplt>
 80089ac:	2800      	cmp	r0, #0
 80089ae:	f43f af35 	beq.w	800881c <_dtoa_r+0x464>
 80089b2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80089b4:	1e6b      	subs	r3, r5, #1
 80089b6:	930f      	str	r3, [sp, #60]	; 0x3c
 80089b8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80089bc:	2b30      	cmp	r3, #48	; 0x30
 80089be:	d0f8      	beq.n	80089b2 <_dtoa_r+0x5fa>
 80089c0:	9700      	str	r7, [sp, #0]
 80089c2:	e049      	b.n	8008a58 <_dtoa_r+0x6a0>
 80089c4:	4b05      	ldr	r3, [pc, #20]	; (80089dc <_dtoa_r+0x624>)
 80089c6:	f7f7 fe1f 	bl	8000608 <__aeabi_dmul>
 80089ca:	4680      	mov	r8, r0
 80089cc:	4689      	mov	r9, r1
 80089ce:	e7bd      	b.n	800894c <_dtoa_r+0x594>
 80089d0:	0800a5d8 	.word	0x0800a5d8
 80089d4:	0800a5b0 	.word	0x0800a5b0
 80089d8:	3ff00000 	.word	0x3ff00000
 80089dc:	40240000 	.word	0x40240000
 80089e0:	401c0000 	.word	0x401c0000
 80089e4:	40140000 	.word	0x40140000
 80089e8:	3fe00000 	.word	0x3fe00000
 80089ec:	9d01      	ldr	r5, [sp, #4]
 80089ee:	4656      	mov	r6, sl
 80089f0:	465f      	mov	r7, fp
 80089f2:	4642      	mov	r2, r8
 80089f4:	464b      	mov	r3, r9
 80089f6:	4630      	mov	r0, r6
 80089f8:	4639      	mov	r1, r7
 80089fa:	f7f7 ff2f 	bl	800085c <__aeabi_ddiv>
 80089fe:	f7f8 f8b3 	bl	8000b68 <__aeabi_d2iz>
 8008a02:	4682      	mov	sl, r0
 8008a04:	f7f7 fd96 	bl	8000534 <__aeabi_i2d>
 8008a08:	4642      	mov	r2, r8
 8008a0a:	464b      	mov	r3, r9
 8008a0c:	f7f7 fdfc 	bl	8000608 <__aeabi_dmul>
 8008a10:	4602      	mov	r2, r0
 8008a12:	460b      	mov	r3, r1
 8008a14:	4630      	mov	r0, r6
 8008a16:	4639      	mov	r1, r7
 8008a18:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8008a1c:	f7f7 fc3c 	bl	8000298 <__aeabi_dsub>
 8008a20:	f805 6b01 	strb.w	r6, [r5], #1
 8008a24:	9e01      	ldr	r6, [sp, #4]
 8008a26:	9f03      	ldr	r7, [sp, #12]
 8008a28:	1bae      	subs	r6, r5, r6
 8008a2a:	42b7      	cmp	r7, r6
 8008a2c:	4602      	mov	r2, r0
 8008a2e:	460b      	mov	r3, r1
 8008a30:	d135      	bne.n	8008a9e <_dtoa_r+0x6e6>
 8008a32:	f7f7 fc33 	bl	800029c <__adddf3>
 8008a36:	4642      	mov	r2, r8
 8008a38:	464b      	mov	r3, r9
 8008a3a:	4606      	mov	r6, r0
 8008a3c:	460f      	mov	r7, r1
 8008a3e:	f7f8 f873 	bl	8000b28 <__aeabi_dcmpgt>
 8008a42:	b9d0      	cbnz	r0, 8008a7a <_dtoa_r+0x6c2>
 8008a44:	4642      	mov	r2, r8
 8008a46:	464b      	mov	r3, r9
 8008a48:	4630      	mov	r0, r6
 8008a4a:	4639      	mov	r1, r7
 8008a4c:	f7f8 f844 	bl	8000ad8 <__aeabi_dcmpeq>
 8008a50:	b110      	cbz	r0, 8008a58 <_dtoa_r+0x6a0>
 8008a52:	f01a 0f01 	tst.w	sl, #1
 8008a56:	d110      	bne.n	8008a7a <_dtoa_r+0x6c2>
 8008a58:	4620      	mov	r0, r4
 8008a5a:	ee18 1a10 	vmov	r1, s16
 8008a5e:	f000 faf3 	bl	8009048 <_Bfree>
 8008a62:	2300      	movs	r3, #0
 8008a64:	9800      	ldr	r0, [sp, #0]
 8008a66:	702b      	strb	r3, [r5, #0]
 8008a68:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008a6a:	3001      	adds	r0, #1
 8008a6c:	6018      	str	r0, [r3, #0]
 8008a6e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	f43f acf1 	beq.w	8008458 <_dtoa_r+0xa0>
 8008a76:	601d      	str	r5, [r3, #0]
 8008a78:	e4ee      	b.n	8008458 <_dtoa_r+0xa0>
 8008a7a:	9f00      	ldr	r7, [sp, #0]
 8008a7c:	462b      	mov	r3, r5
 8008a7e:	461d      	mov	r5, r3
 8008a80:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008a84:	2a39      	cmp	r2, #57	; 0x39
 8008a86:	d106      	bne.n	8008a96 <_dtoa_r+0x6de>
 8008a88:	9a01      	ldr	r2, [sp, #4]
 8008a8a:	429a      	cmp	r2, r3
 8008a8c:	d1f7      	bne.n	8008a7e <_dtoa_r+0x6c6>
 8008a8e:	9901      	ldr	r1, [sp, #4]
 8008a90:	2230      	movs	r2, #48	; 0x30
 8008a92:	3701      	adds	r7, #1
 8008a94:	700a      	strb	r2, [r1, #0]
 8008a96:	781a      	ldrb	r2, [r3, #0]
 8008a98:	3201      	adds	r2, #1
 8008a9a:	701a      	strb	r2, [r3, #0]
 8008a9c:	e790      	b.n	80089c0 <_dtoa_r+0x608>
 8008a9e:	4ba6      	ldr	r3, [pc, #664]	; (8008d38 <_dtoa_r+0x980>)
 8008aa0:	2200      	movs	r2, #0
 8008aa2:	f7f7 fdb1 	bl	8000608 <__aeabi_dmul>
 8008aa6:	2200      	movs	r2, #0
 8008aa8:	2300      	movs	r3, #0
 8008aaa:	4606      	mov	r6, r0
 8008aac:	460f      	mov	r7, r1
 8008aae:	f7f8 f813 	bl	8000ad8 <__aeabi_dcmpeq>
 8008ab2:	2800      	cmp	r0, #0
 8008ab4:	d09d      	beq.n	80089f2 <_dtoa_r+0x63a>
 8008ab6:	e7cf      	b.n	8008a58 <_dtoa_r+0x6a0>
 8008ab8:	9a08      	ldr	r2, [sp, #32]
 8008aba:	2a00      	cmp	r2, #0
 8008abc:	f000 80d7 	beq.w	8008c6e <_dtoa_r+0x8b6>
 8008ac0:	9a06      	ldr	r2, [sp, #24]
 8008ac2:	2a01      	cmp	r2, #1
 8008ac4:	f300 80ba 	bgt.w	8008c3c <_dtoa_r+0x884>
 8008ac8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008aca:	2a00      	cmp	r2, #0
 8008acc:	f000 80b2 	beq.w	8008c34 <_dtoa_r+0x87c>
 8008ad0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008ad4:	9e07      	ldr	r6, [sp, #28]
 8008ad6:	9d04      	ldr	r5, [sp, #16]
 8008ad8:	9a04      	ldr	r2, [sp, #16]
 8008ada:	441a      	add	r2, r3
 8008adc:	9204      	str	r2, [sp, #16]
 8008ade:	9a05      	ldr	r2, [sp, #20]
 8008ae0:	2101      	movs	r1, #1
 8008ae2:	441a      	add	r2, r3
 8008ae4:	4620      	mov	r0, r4
 8008ae6:	9205      	str	r2, [sp, #20]
 8008ae8:	f000 fb66 	bl	80091b8 <__i2b>
 8008aec:	4607      	mov	r7, r0
 8008aee:	2d00      	cmp	r5, #0
 8008af0:	dd0c      	ble.n	8008b0c <_dtoa_r+0x754>
 8008af2:	9b05      	ldr	r3, [sp, #20]
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	dd09      	ble.n	8008b0c <_dtoa_r+0x754>
 8008af8:	42ab      	cmp	r3, r5
 8008afa:	9a04      	ldr	r2, [sp, #16]
 8008afc:	bfa8      	it	ge
 8008afe:	462b      	movge	r3, r5
 8008b00:	1ad2      	subs	r2, r2, r3
 8008b02:	9204      	str	r2, [sp, #16]
 8008b04:	9a05      	ldr	r2, [sp, #20]
 8008b06:	1aed      	subs	r5, r5, r3
 8008b08:	1ad3      	subs	r3, r2, r3
 8008b0a:	9305      	str	r3, [sp, #20]
 8008b0c:	9b07      	ldr	r3, [sp, #28]
 8008b0e:	b31b      	cbz	r3, 8008b58 <_dtoa_r+0x7a0>
 8008b10:	9b08      	ldr	r3, [sp, #32]
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	f000 80af 	beq.w	8008c76 <_dtoa_r+0x8be>
 8008b18:	2e00      	cmp	r6, #0
 8008b1a:	dd13      	ble.n	8008b44 <_dtoa_r+0x78c>
 8008b1c:	4639      	mov	r1, r7
 8008b1e:	4632      	mov	r2, r6
 8008b20:	4620      	mov	r0, r4
 8008b22:	f000 fc09 	bl	8009338 <__pow5mult>
 8008b26:	ee18 2a10 	vmov	r2, s16
 8008b2a:	4601      	mov	r1, r0
 8008b2c:	4607      	mov	r7, r0
 8008b2e:	4620      	mov	r0, r4
 8008b30:	f000 fb58 	bl	80091e4 <__multiply>
 8008b34:	ee18 1a10 	vmov	r1, s16
 8008b38:	4680      	mov	r8, r0
 8008b3a:	4620      	mov	r0, r4
 8008b3c:	f000 fa84 	bl	8009048 <_Bfree>
 8008b40:	ee08 8a10 	vmov	s16, r8
 8008b44:	9b07      	ldr	r3, [sp, #28]
 8008b46:	1b9a      	subs	r2, r3, r6
 8008b48:	d006      	beq.n	8008b58 <_dtoa_r+0x7a0>
 8008b4a:	ee18 1a10 	vmov	r1, s16
 8008b4e:	4620      	mov	r0, r4
 8008b50:	f000 fbf2 	bl	8009338 <__pow5mult>
 8008b54:	ee08 0a10 	vmov	s16, r0
 8008b58:	2101      	movs	r1, #1
 8008b5a:	4620      	mov	r0, r4
 8008b5c:	f000 fb2c 	bl	80091b8 <__i2b>
 8008b60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	4606      	mov	r6, r0
 8008b66:	f340 8088 	ble.w	8008c7a <_dtoa_r+0x8c2>
 8008b6a:	461a      	mov	r2, r3
 8008b6c:	4601      	mov	r1, r0
 8008b6e:	4620      	mov	r0, r4
 8008b70:	f000 fbe2 	bl	8009338 <__pow5mult>
 8008b74:	9b06      	ldr	r3, [sp, #24]
 8008b76:	2b01      	cmp	r3, #1
 8008b78:	4606      	mov	r6, r0
 8008b7a:	f340 8081 	ble.w	8008c80 <_dtoa_r+0x8c8>
 8008b7e:	f04f 0800 	mov.w	r8, #0
 8008b82:	6933      	ldr	r3, [r6, #16]
 8008b84:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008b88:	6918      	ldr	r0, [r3, #16]
 8008b8a:	f000 fac5 	bl	8009118 <__hi0bits>
 8008b8e:	f1c0 0020 	rsb	r0, r0, #32
 8008b92:	9b05      	ldr	r3, [sp, #20]
 8008b94:	4418      	add	r0, r3
 8008b96:	f010 001f 	ands.w	r0, r0, #31
 8008b9a:	f000 8092 	beq.w	8008cc2 <_dtoa_r+0x90a>
 8008b9e:	f1c0 0320 	rsb	r3, r0, #32
 8008ba2:	2b04      	cmp	r3, #4
 8008ba4:	f340 808a 	ble.w	8008cbc <_dtoa_r+0x904>
 8008ba8:	f1c0 001c 	rsb	r0, r0, #28
 8008bac:	9b04      	ldr	r3, [sp, #16]
 8008bae:	4403      	add	r3, r0
 8008bb0:	9304      	str	r3, [sp, #16]
 8008bb2:	9b05      	ldr	r3, [sp, #20]
 8008bb4:	4403      	add	r3, r0
 8008bb6:	4405      	add	r5, r0
 8008bb8:	9305      	str	r3, [sp, #20]
 8008bba:	9b04      	ldr	r3, [sp, #16]
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	dd07      	ble.n	8008bd0 <_dtoa_r+0x818>
 8008bc0:	ee18 1a10 	vmov	r1, s16
 8008bc4:	461a      	mov	r2, r3
 8008bc6:	4620      	mov	r0, r4
 8008bc8:	f000 fc10 	bl	80093ec <__lshift>
 8008bcc:	ee08 0a10 	vmov	s16, r0
 8008bd0:	9b05      	ldr	r3, [sp, #20]
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	dd05      	ble.n	8008be2 <_dtoa_r+0x82a>
 8008bd6:	4631      	mov	r1, r6
 8008bd8:	461a      	mov	r2, r3
 8008bda:	4620      	mov	r0, r4
 8008bdc:	f000 fc06 	bl	80093ec <__lshift>
 8008be0:	4606      	mov	r6, r0
 8008be2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	d06e      	beq.n	8008cc6 <_dtoa_r+0x90e>
 8008be8:	ee18 0a10 	vmov	r0, s16
 8008bec:	4631      	mov	r1, r6
 8008bee:	f000 fc6d 	bl	80094cc <__mcmp>
 8008bf2:	2800      	cmp	r0, #0
 8008bf4:	da67      	bge.n	8008cc6 <_dtoa_r+0x90e>
 8008bf6:	9b00      	ldr	r3, [sp, #0]
 8008bf8:	3b01      	subs	r3, #1
 8008bfa:	ee18 1a10 	vmov	r1, s16
 8008bfe:	9300      	str	r3, [sp, #0]
 8008c00:	220a      	movs	r2, #10
 8008c02:	2300      	movs	r3, #0
 8008c04:	4620      	mov	r0, r4
 8008c06:	f000 fa41 	bl	800908c <__multadd>
 8008c0a:	9b08      	ldr	r3, [sp, #32]
 8008c0c:	ee08 0a10 	vmov	s16, r0
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	f000 81b1 	beq.w	8008f78 <_dtoa_r+0xbc0>
 8008c16:	2300      	movs	r3, #0
 8008c18:	4639      	mov	r1, r7
 8008c1a:	220a      	movs	r2, #10
 8008c1c:	4620      	mov	r0, r4
 8008c1e:	f000 fa35 	bl	800908c <__multadd>
 8008c22:	9b02      	ldr	r3, [sp, #8]
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	4607      	mov	r7, r0
 8008c28:	f300 808e 	bgt.w	8008d48 <_dtoa_r+0x990>
 8008c2c:	9b06      	ldr	r3, [sp, #24]
 8008c2e:	2b02      	cmp	r3, #2
 8008c30:	dc51      	bgt.n	8008cd6 <_dtoa_r+0x91e>
 8008c32:	e089      	b.n	8008d48 <_dtoa_r+0x990>
 8008c34:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008c36:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008c3a:	e74b      	b.n	8008ad4 <_dtoa_r+0x71c>
 8008c3c:	9b03      	ldr	r3, [sp, #12]
 8008c3e:	1e5e      	subs	r6, r3, #1
 8008c40:	9b07      	ldr	r3, [sp, #28]
 8008c42:	42b3      	cmp	r3, r6
 8008c44:	bfbf      	itttt	lt
 8008c46:	9b07      	ldrlt	r3, [sp, #28]
 8008c48:	9607      	strlt	r6, [sp, #28]
 8008c4a:	1af2      	sublt	r2, r6, r3
 8008c4c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8008c4e:	bfb6      	itet	lt
 8008c50:	189b      	addlt	r3, r3, r2
 8008c52:	1b9e      	subge	r6, r3, r6
 8008c54:	930a      	strlt	r3, [sp, #40]	; 0x28
 8008c56:	9b03      	ldr	r3, [sp, #12]
 8008c58:	bfb8      	it	lt
 8008c5a:	2600      	movlt	r6, #0
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	bfb7      	itett	lt
 8008c60:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8008c64:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8008c68:	1a9d      	sublt	r5, r3, r2
 8008c6a:	2300      	movlt	r3, #0
 8008c6c:	e734      	b.n	8008ad8 <_dtoa_r+0x720>
 8008c6e:	9e07      	ldr	r6, [sp, #28]
 8008c70:	9d04      	ldr	r5, [sp, #16]
 8008c72:	9f08      	ldr	r7, [sp, #32]
 8008c74:	e73b      	b.n	8008aee <_dtoa_r+0x736>
 8008c76:	9a07      	ldr	r2, [sp, #28]
 8008c78:	e767      	b.n	8008b4a <_dtoa_r+0x792>
 8008c7a:	9b06      	ldr	r3, [sp, #24]
 8008c7c:	2b01      	cmp	r3, #1
 8008c7e:	dc18      	bgt.n	8008cb2 <_dtoa_r+0x8fa>
 8008c80:	f1ba 0f00 	cmp.w	sl, #0
 8008c84:	d115      	bne.n	8008cb2 <_dtoa_r+0x8fa>
 8008c86:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008c8a:	b993      	cbnz	r3, 8008cb2 <_dtoa_r+0x8fa>
 8008c8c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008c90:	0d1b      	lsrs	r3, r3, #20
 8008c92:	051b      	lsls	r3, r3, #20
 8008c94:	b183      	cbz	r3, 8008cb8 <_dtoa_r+0x900>
 8008c96:	9b04      	ldr	r3, [sp, #16]
 8008c98:	3301      	adds	r3, #1
 8008c9a:	9304      	str	r3, [sp, #16]
 8008c9c:	9b05      	ldr	r3, [sp, #20]
 8008c9e:	3301      	adds	r3, #1
 8008ca0:	9305      	str	r3, [sp, #20]
 8008ca2:	f04f 0801 	mov.w	r8, #1
 8008ca6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	f47f af6a 	bne.w	8008b82 <_dtoa_r+0x7ca>
 8008cae:	2001      	movs	r0, #1
 8008cb0:	e76f      	b.n	8008b92 <_dtoa_r+0x7da>
 8008cb2:	f04f 0800 	mov.w	r8, #0
 8008cb6:	e7f6      	b.n	8008ca6 <_dtoa_r+0x8ee>
 8008cb8:	4698      	mov	r8, r3
 8008cba:	e7f4      	b.n	8008ca6 <_dtoa_r+0x8ee>
 8008cbc:	f43f af7d 	beq.w	8008bba <_dtoa_r+0x802>
 8008cc0:	4618      	mov	r0, r3
 8008cc2:	301c      	adds	r0, #28
 8008cc4:	e772      	b.n	8008bac <_dtoa_r+0x7f4>
 8008cc6:	9b03      	ldr	r3, [sp, #12]
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	dc37      	bgt.n	8008d3c <_dtoa_r+0x984>
 8008ccc:	9b06      	ldr	r3, [sp, #24]
 8008cce:	2b02      	cmp	r3, #2
 8008cd0:	dd34      	ble.n	8008d3c <_dtoa_r+0x984>
 8008cd2:	9b03      	ldr	r3, [sp, #12]
 8008cd4:	9302      	str	r3, [sp, #8]
 8008cd6:	9b02      	ldr	r3, [sp, #8]
 8008cd8:	b96b      	cbnz	r3, 8008cf6 <_dtoa_r+0x93e>
 8008cda:	4631      	mov	r1, r6
 8008cdc:	2205      	movs	r2, #5
 8008cde:	4620      	mov	r0, r4
 8008ce0:	f000 f9d4 	bl	800908c <__multadd>
 8008ce4:	4601      	mov	r1, r0
 8008ce6:	4606      	mov	r6, r0
 8008ce8:	ee18 0a10 	vmov	r0, s16
 8008cec:	f000 fbee 	bl	80094cc <__mcmp>
 8008cf0:	2800      	cmp	r0, #0
 8008cf2:	f73f adbb 	bgt.w	800886c <_dtoa_r+0x4b4>
 8008cf6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008cf8:	9d01      	ldr	r5, [sp, #4]
 8008cfa:	43db      	mvns	r3, r3
 8008cfc:	9300      	str	r3, [sp, #0]
 8008cfe:	f04f 0800 	mov.w	r8, #0
 8008d02:	4631      	mov	r1, r6
 8008d04:	4620      	mov	r0, r4
 8008d06:	f000 f99f 	bl	8009048 <_Bfree>
 8008d0a:	2f00      	cmp	r7, #0
 8008d0c:	f43f aea4 	beq.w	8008a58 <_dtoa_r+0x6a0>
 8008d10:	f1b8 0f00 	cmp.w	r8, #0
 8008d14:	d005      	beq.n	8008d22 <_dtoa_r+0x96a>
 8008d16:	45b8      	cmp	r8, r7
 8008d18:	d003      	beq.n	8008d22 <_dtoa_r+0x96a>
 8008d1a:	4641      	mov	r1, r8
 8008d1c:	4620      	mov	r0, r4
 8008d1e:	f000 f993 	bl	8009048 <_Bfree>
 8008d22:	4639      	mov	r1, r7
 8008d24:	4620      	mov	r0, r4
 8008d26:	f000 f98f 	bl	8009048 <_Bfree>
 8008d2a:	e695      	b.n	8008a58 <_dtoa_r+0x6a0>
 8008d2c:	2600      	movs	r6, #0
 8008d2e:	4637      	mov	r7, r6
 8008d30:	e7e1      	b.n	8008cf6 <_dtoa_r+0x93e>
 8008d32:	9700      	str	r7, [sp, #0]
 8008d34:	4637      	mov	r7, r6
 8008d36:	e599      	b.n	800886c <_dtoa_r+0x4b4>
 8008d38:	40240000 	.word	0x40240000
 8008d3c:	9b08      	ldr	r3, [sp, #32]
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	f000 80ca 	beq.w	8008ed8 <_dtoa_r+0xb20>
 8008d44:	9b03      	ldr	r3, [sp, #12]
 8008d46:	9302      	str	r3, [sp, #8]
 8008d48:	2d00      	cmp	r5, #0
 8008d4a:	dd05      	ble.n	8008d58 <_dtoa_r+0x9a0>
 8008d4c:	4639      	mov	r1, r7
 8008d4e:	462a      	mov	r2, r5
 8008d50:	4620      	mov	r0, r4
 8008d52:	f000 fb4b 	bl	80093ec <__lshift>
 8008d56:	4607      	mov	r7, r0
 8008d58:	f1b8 0f00 	cmp.w	r8, #0
 8008d5c:	d05b      	beq.n	8008e16 <_dtoa_r+0xa5e>
 8008d5e:	6879      	ldr	r1, [r7, #4]
 8008d60:	4620      	mov	r0, r4
 8008d62:	f000 f931 	bl	8008fc8 <_Balloc>
 8008d66:	4605      	mov	r5, r0
 8008d68:	b928      	cbnz	r0, 8008d76 <_dtoa_r+0x9be>
 8008d6a:	4b87      	ldr	r3, [pc, #540]	; (8008f88 <_dtoa_r+0xbd0>)
 8008d6c:	4602      	mov	r2, r0
 8008d6e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008d72:	f7ff bb3b 	b.w	80083ec <_dtoa_r+0x34>
 8008d76:	693a      	ldr	r2, [r7, #16]
 8008d78:	3202      	adds	r2, #2
 8008d7a:	0092      	lsls	r2, r2, #2
 8008d7c:	f107 010c 	add.w	r1, r7, #12
 8008d80:	300c      	adds	r0, #12
 8008d82:	f000 f913 	bl	8008fac <memcpy>
 8008d86:	2201      	movs	r2, #1
 8008d88:	4629      	mov	r1, r5
 8008d8a:	4620      	mov	r0, r4
 8008d8c:	f000 fb2e 	bl	80093ec <__lshift>
 8008d90:	9b01      	ldr	r3, [sp, #4]
 8008d92:	f103 0901 	add.w	r9, r3, #1
 8008d96:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8008d9a:	4413      	add	r3, r2
 8008d9c:	9305      	str	r3, [sp, #20]
 8008d9e:	f00a 0301 	and.w	r3, sl, #1
 8008da2:	46b8      	mov	r8, r7
 8008da4:	9304      	str	r3, [sp, #16]
 8008da6:	4607      	mov	r7, r0
 8008da8:	4631      	mov	r1, r6
 8008daa:	ee18 0a10 	vmov	r0, s16
 8008dae:	f7ff fa77 	bl	80082a0 <quorem>
 8008db2:	4641      	mov	r1, r8
 8008db4:	9002      	str	r0, [sp, #8]
 8008db6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008dba:	ee18 0a10 	vmov	r0, s16
 8008dbe:	f000 fb85 	bl	80094cc <__mcmp>
 8008dc2:	463a      	mov	r2, r7
 8008dc4:	9003      	str	r0, [sp, #12]
 8008dc6:	4631      	mov	r1, r6
 8008dc8:	4620      	mov	r0, r4
 8008dca:	f000 fb9b 	bl	8009504 <__mdiff>
 8008dce:	68c2      	ldr	r2, [r0, #12]
 8008dd0:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 8008dd4:	4605      	mov	r5, r0
 8008dd6:	bb02      	cbnz	r2, 8008e1a <_dtoa_r+0xa62>
 8008dd8:	4601      	mov	r1, r0
 8008dda:	ee18 0a10 	vmov	r0, s16
 8008dde:	f000 fb75 	bl	80094cc <__mcmp>
 8008de2:	4602      	mov	r2, r0
 8008de4:	4629      	mov	r1, r5
 8008de6:	4620      	mov	r0, r4
 8008de8:	9207      	str	r2, [sp, #28]
 8008dea:	f000 f92d 	bl	8009048 <_Bfree>
 8008dee:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8008df2:	ea43 0102 	orr.w	r1, r3, r2
 8008df6:	9b04      	ldr	r3, [sp, #16]
 8008df8:	430b      	orrs	r3, r1
 8008dfa:	464d      	mov	r5, r9
 8008dfc:	d10f      	bne.n	8008e1e <_dtoa_r+0xa66>
 8008dfe:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008e02:	d02a      	beq.n	8008e5a <_dtoa_r+0xaa2>
 8008e04:	9b03      	ldr	r3, [sp, #12]
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	dd02      	ble.n	8008e10 <_dtoa_r+0xa58>
 8008e0a:	9b02      	ldr	r3, [sp, #8]
 8008e0c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8008e10:	f88b a000 	strb.w	sl, [fp]
 8008e14:	e775      	b.n	8008d02 <_dtoa_r+0x94a>
 8008e16:	4638      	mov	r0, r7
 8008e18:	e7ba      	b.n	8008d90 <_dtoa_r+0x9d8>
 8008e1a:	2201      	movs	r2, #1
 8008e1c:	e7e2      	b.n	8008de4 <_dtoa_r+0xa2c>
 8008e1e:	9b03      	ldr	r3, [sp, #12]
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	db04      	blt.n	8008e2e <_dtoa_r+0xa76>
 8008e24:	9906      	ldr	r1, [sp, #24]
 8008e26:	430b      	orrs	r3, r1
 8008e28:	9904      	ldr	r1, [sp, #16]
 8008e2a:	430b      	orrs	r3, r1
 8008e2c:	d122      	bne.n	8008e74 <_dtoa_r+0xabc>
 8008e2e:	2a00      	cmp	r2, #0
 8008e30:	ddee      	ble.n	8008e10 <_dtoa_r+0xa58>
 8008e32:	ee18 1a10 	vmov	r1, s16
 8008e36:	2201      	movs	r2, #1
 8008e38:	4620      	mov	r0, r4
 8008e3a:	f000 fad7 	bl	80093ec <__lshift>
 8008e3e:	4631      	mov	r1, r6
 8008e40:	ee08 0a10 	vmov	s16, r0
 8008e44:	f000 fb42 	bl	80094cc <__mcmp>
 8008e48:	2800      	cmp	r0, #0
 8008e4a:	dc03      	bgt.n	8008e54 <_dtoa_r+0xa9c>
 8008e4c:	d1e0      	bne.n	8008e10 <_dtoa_r+0xa58>
 8008e4e:	f01a 0f01 	tst.w	sl, #1
 8008e52:	d0dd      	beq.n	8008e10 <_dtoa_r+0xa58>
 8008e54:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008e58:	d1d7      	bne.n	8008e0a <_dtoa_r+0xa52>
 8008e5a:	2339      	movs	r3, #57	; 0x39
 8008e5c:	f88b 3000 	strb.w	r3, [fp]
 8008e60:	462b      	mov	r3, r5
 8008e62:	461d      	mov	r5, r3
 8008e64:	3b01      	subs	r3, #1
 8008e66:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008e6a:	2a39      	cmp	r2, #57	; 0x39
 8008e6c:	d071      	beq.n	8008f52 <_dtoa_r+0xb9a>
 8008e6e:	3201      	adds	r2, #1
 8008e70:	701a      	strb	r2, [r3, #0]
 8008e72:	e746      	b.n	8008d02 <_dtoa_r+0x94a>
 8008e74:	2a00      	cmp	r2, #0
 8008e76:	dd07      	ble.n	8008e88 <_dtoa_r+0xad0>
 8008e78:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008e7c:	d0ed      	beq.n	8008e5a <_dtoa_r+0xaa2>
 8008e7e:	f10a 0301 	add.w	r3, sl, #1
 8008e82:	f88b 3000 	strb.w	r3, [fp]
 8008e86:	e73c      	b.n	8008d02 <_dtoa_r+0x94a>
 8008e88:	9b05      	ldr	r3, [sp, #20]
 8008e8a:	f809 ac01 	strb.w	sl, [r9, #-1]
 8008e8e:	4599      	cmp	r9, r3
 8008e90:	d047      	beq.n	8008f22 <_dtoa_r+0xb6a>
 8008e92:	ee18 1a10 	vmov	r1, s16
 8008e96:	2300      	movs	r3, #0
 8008e98:	220a      	movs	r2, #10
 8008e9a:	4620      	mov	r0, r4
 8008e9c:	f000 f8f6 	bl	800908c <__multadd>
 8008ea0:	45b8      	cmp	r8, r7
 8008ea2:	ee08 0a10 	vmov	s16, r0
 8008ea6:	f04f 0300 	mov.w	r3, #0
 8008eaa:	f04f 020a 	mov.w	r2, #10
 8008eae:	4641      	mov	r1, r8
 8008eb0:	4620      	mov	r0, r4
 8008eb2:	d106      	bne.n	8008ec2 <_dtoa_r+0xb0a>
 8008eb4:	f000 f8ea 	bl	800908c <__multadd>
 8008eb8:	4680      	mov	r8, r0
 8008eba:	4607      	mov	r7, r0
 8008ebc:	f109 0901 	add.w	r9, r9, #1
 8008ec0:	e772      	b.n	8008da8 <_dtoa_r+0x9f0>
 8008ec2:	f000 f8e3 	bl	800908c <__multadd>
 8008ec6:	4639      	mov	r1, r7
 8008ec8:	4680      	mov	r8, r0
 8008eca:	2300      	movs	r3, #0
 8008ecc:	220a      	movs	r2, #10
 8008ece:	4620      	mov	r0, r4
 8008ed0:	f000 f8dc 	bl	800908c <__multadd>
 8008ed4:	4607      	mov	r7, r0
 8008ed6:	e7f1      	b.n	8008ebc <_dtoa_r+0xb04>
 8008ed8:	9b03      	ldr	r3, [sp, #12]
 8008eda:	9302      	str	r3, [sp, #8]
 8008edc:	9d01      	ldr	r5, [sp, #4]
 8008ede:	ee18 0a10 	vmov	r0, s16
 8008ee2:	4631      	mov	r1, r6
 8008ee4:	f7ff f9dc 	bl	80082a0 <quorem>
 8008ee8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008eec:	9b01      	ldr	r3, [sp, #4]
 8008eee:	f805 ab01 	strb.w	sl, [r5], #1
 8008ef2:	1aea      	subs	r2, r5, r3
 8008ef4:	9b02      	ldr	r3, [sp, #8]
 8008ef6:	4293      	cmp	r3, r2
 8008ef8:	dd09      	ble.n	8008f0e <_dtoa_r+0xb56>
 8008efa:	ee18 1a10 	vmov	r1, s16
 8008efe:	2300      	movs	r3, #0
 8008f00:	220a      	movs	r2, #10
 8008f02:	4620      	mov	r0, r4
 8008f04:	f000 f8c2 	bl	800908c <__multadd>
 8008f08:	ee08 0a10 	vmov	s16, r0
 8008f0c:	e7e7      	b.n	8008ede <_dtoa_r+0xb26>
 8008f0e:	9b02      	ldr	r3, [sp, #8]
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	bfc8      	it	gt
 8008f14:	461d      	movgt	r5, r3
 8008f16:	9b01      	ldr	r3, [sp, #4]
 8008f18:	bfd8      	it	le
 8008f1a:	2501      	movle	r5, #1
 8008f1c:	441d      	add	r5, r3
 8008f1e:	f04f 0800 	mov.w	r8, #0
 8008f22:	ee18 1a10 	vmov	r1, s16
 8008f26:	2201      	movs	r2, #1
 8008f28:	4620      	mov	r0, r4
 8008f2a:	f000 fa5f 	bl	80093ec <__lshift>
 8008f2e:	4631      	mov	r1, r6
 8008f30:	ee08 0a10 	vmov	s16, r0
 8008f34:	f000 faca 	bl	80094cc <__mcmp>
 8008f38:	2800      	cmp	r0, #0
 8008f3a:	dc91      	bgt.n	8008e60 <_dtoa_r+0xaa8>
 8008f3c:	d102      	bne.n	8008f44 <_dtoa_r+0xb8c>
 8008f3e:	f01a 0f01 	tst.w	sl, #1
 8008f42:	d18d      	bne.n	8008e60 <_dtoa_r+0xaa8>
 8008f44:	462b      	mov	r3, r5
 8008f46:	461d      	mov	r5, r3
 8008f48:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008f4c:	2a30      	cmp	r2, #48	; 0x30
 8008f4e:	d0fa      	beq.n	8008f46 <_dtoa_r+0xb8e>
 8008f50:	e6d7      	b.n	8008d02 <_dtoa_r+0x94a>
 8008f52:	9a01      	ldr	r2, [sp, #4]
 8008f54:	429a      	cmp	r2, r3
 8008f56:	d184      	bne.n	8008e62 <_dtoa_r+0xaaa>
 8008f58:	9b00      	ldr	r3, [sp, #0]
 8008f5a:	3301      	adds	r3, #1
 8008f5c:	9300      	str	r3, [sp, #0]
 8008f5e:	2331      	movs	r3, #49	; 0x31
 8008f60:	7013      	strb	r3, [r2, #0]
 8008f62:	e6ce      	b.n	8008d02 <_dtoa_r+0x94a>
 8008f64:	4b09      	ldr	r3, [pc, #36]	; (8008f8c <_dtoa_r+0xbd4>)
 8008f66:	f7ff ba95 	b.w	8008494 <_dtoa_r+0xdc>
 8008f6a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	f47f aa6e 	bne.w	800844e <_dtoa_r+0x96>
 8008f72:	4b07      	ldr	r3, [pc, #28]	; (8008f90 <_dtoa_r+0xbd8>)
 8008f74:	f7ff ba8e 	b.w	8008494 <_dtoa_r+0xdc>
 8008f78:	9b02      	ldr	r3, [sp, #8]
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	dcae      	bgt.n	8008edc <_dtoa_r+0xb24>
 8008f7e:	9b06      	ldr	r3, [sp, #24]
 8008f80:	2b02      	cmp	r3, #2
 8008f82:	f73f aea8 	bgt.w	8008cd6 <_dtoa_r+0x91e>
 8008f86:	e7a9      	b.n	8008edc <_dtoa_r+0xb24>
 8008f88:	0800a53f 	.word	0x0800a53f
 8008f8c:	0800a49c 	.word	0x0800a49c
 8008f90:	0800a4c0 	.word	0x0800a4c0

08008f94 <_localeconv_r>:
 8008f94:	4800      	ldr	r0, [pc, #0]	; (8008f98 <_localeconv_r+0x4>)
 8008f96:	4770      	bx	lr
 8008f98:	20000164 	.word	0x20000164

08008f9c <malloc>:
 8008f9c:	4b02      	ldr	r3, [pc, #8]	; (8008fa8 <malloc+0xc>)
 8008f9e:	4601      	mov	r1, r0
 8008fa0:	6818      	ldr	r0, [r3, #0]
 8008fa2:	f000 bc17 	b.w	80097d4 <_malloc_r>
 8008fa6:	bf00      	nop
 8008fa8:	20000010 	.word	0x20000010

08008fac <memcpy>:
 8008fac:	440a      	add	r2, r1
 8008fae:	4291      	cmp	r1, r2
 8008fb0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8008fb4:	d100      	bne.n	8008fb8 <memcpy+0xc>
 8008fb6:	4770      	bx	lr
 8008fb8:	b510      	push	{r4, lr}
 8008fba:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008fbe:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008fc2:	4291      	cmp	r1, r2
 8008fc4:	d1f9      	bne.n	8008fba <memcpy+0xe>
 8008fc6:	bd10      	pop	{r4, pc}

08008fc8 <_Balloc>:
 8008fc8:	b570      	push	{r4, r5, r6, lr}
 8008fca:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008fcc:	4604      	mov	r4, r0
 8008fce:	460d      	mov	r5, r1
 8008fd0:	b976      	cbnz	r6, 8008ff0 <_Balloc+0x28>
 8008fd2:	2010      	movs	r0, #16
 8008fd4:	f7ff ffe2 	bl	8008f9c <malloc>
 8008fd8:	4602      	mov	r2, r0
 8008fda:	6260      	str	r0, [r4, #36]	; 0x24
 8008fdc:	b920      	cbnz	r0, 8008fe8 <_Balloc+0x20>
 8008fde:	4b18      	ldr	r3, [pc, #96]	; (8009040 <_Balloc+0x78>)
 8008fe0:	4818      	ldr	r0, [pc, #96]	; (8009044 <_Balloc+0x7c>)
 8008fe2:	2166      	movs	r1, #102	; 0x66
 8008fe4:	f000 fc7a 	bl	80098dc <__assert_func>
 8008fe8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008fec:	6006      	str	r6, [r0, #0]
 8008fee:	60c6      	str	r6, [r0, #12]
 8008ff0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008ff2:	68f3      	ldr	r3, [r6, #12]
 8008ff4:	b183      	cbz	r3, 8009018 <_Balloc+0x50>
 8008ff6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008ff8:	68db      	ldr	r3, [r3, #12]
 8008ffa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008ffe:	b9b8      	cbnz	r0, 8009030 <_Balloc+0x68>
 8009000:	2101      	movs	r1, #1
 8009002:	fa01 f605 	lsl.w	r6, r1, r5
 8009006:	1d72      	adds	r2, r6, #5
 8009008:	0092      	lsls	r2, r2, #2
 800900a:	4620      	mov	r0, r4
 800900c:	f000 fb60 	bl	80096d0 <_calloc_r>
 8009010:	b160      	cbz	r0, 800902c <_Balloc+0x64>
 8009012:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009016:	e00e      	b.n	8009036 <_Balloc+0x6e>
 8009018:	2221      	movs	r2, #33	; 0x21
 800901a:	2104      	movs	r1, #4
 800901c:	4620      	mov	r0, r4
 800901e:	f000 fb57 	bl	80096d0 <_calloc_r>
 8009022:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009024:	60f0      	str	r0, [r6, #12]
 8009026:	68db      	ldr	r3, [r3, #12]
 8009028:	2b00      	cmp	r3, #0
 800902a:	d1e4      	bne.n	8008ff6 <_Balloc+0x2e>
 800902c:	2000      	movs	r0, #0
 800902e:	bd70      	pop	{r4, r5, r6, pc}
 8009030:	6802      	ldr	r2, [r0, #0]
 8009032:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009036:	2300      	movs	r3, #0
 8009038:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800903c:	e7f7      	b.n	800902e <_Balloc+0x66>
 800903e:	bf00      	nop
 8009040:	0800a4cd 	.word	0x0800a4cd
 8009044:	0800a550 	.word	0x0800a550

08009048 <_Bfree>:
 8009048:	b570      	push	{r4, r5, r6, lr}
 800904a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800904c:	4605      	mov	r5, r0
 800904e:	460c      	mov	r4, r1
 8009050:	b976      	cbnz	r6, 8009070 <_Bfree+0x28>
 8009052:	2010      	movs	r0, #16
 8009054:	f7ff ffa2 	bl	8008f9c <malloc>
 8009058:	4602      	mov	r2, r0
 800905a:	6268      	str	r0, [r5, #36]	; 0x24
 800905c:	b920      	cbnz	r0, 8009068 <_Bfree+0x20>
 800905e:	4b09      	ldr	r3, [pc, #36]	; (8009084 <_Bfree+0x3c>)
 8009060:	4809      	ldr	r0, [pc, #36]	; (8009088 <_Bfree+0x40>)
 8009062:	218a      	movs	r1, #138	; 0x8a
 8009064:	f000 fc3a 	bl	80098dc <__assert_func>
 8009068:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800906c:	6006      	str	r6, [r0, #0]
 800906e:	60c6      	str	r6, [r0, #12]
 8009070:	b13c      	cbz	r4, 8009082 <_Bfree+0x3a>
 8009072:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009074:	6862      	ldr	r2, [r4, #4]
 8009076:	68db      	ldr	r3, [r3, #12]
 8009078:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800907c:	6021      	str	r1, [r4, #0]
 800907e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009082:	bd70      	pop	{r4, r5, r6, pc}
 8009084:	0800a4cd 	.word	0x0800a4cd
 8009088:	0800a550 	.word	0x0800a550

0800908c <__multadd>:
 800908c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009090:	690d      	ldr	r5, [r1, #16]
 8009092:	4607      	mov	r7, r0
 8009094:	460c      	mov	r4, r1
 8009096:	461e      	mov	r6, r3
 8009098:	f101 0c14 	add.w	ip, r1, #20
 800909c:	2000      	movs	r0, #0
 800909e:	f8dc 3000 	ldr.w	r3, [ip]
 80090a2:	b299      	uxth	r1, r3
 80090a4:	fb02 6101 	mla	r1, r2, r1, r6
 80090a8:	0c1e      	lsrs	r6, r3, #16
 80090aa:	0c0b      	lsrs	r3, r1, #16
 80090ac:	fb02 3306 	mla	r3, r2, r6, r3
 80090b0:	b289      	uxth	r1, r1
 80090b2:	3001      	adds	r0, #1
 80090b4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80090b8:	4285      	cmp	r5, r0
 80090ba:	f84c 1b04 	str.w	r1, [ip], #4
 80090be:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80090c2:	dcec      	bgt.n	800909e <__multadd+0x12>
 80090c4:	b30e      	cbz	r6, 800910a <__multadd+0x7e>
 80090c6:	68a3      	ldr	r3, [r4, #8]
 80090c8:	42ab      	cmp	r3, r5
 80090ca:	dc19      	bgt.n	8009100 <__multadd+0x74>
 80090cc:	6861      	ldr	r1, [r4, #4]
 80090ce:	4638      	mov	r0, r7
 80090d0:	3101      	adds	r1, #1
 80090d2:	f7ff ff79 	bl	8008fc8 <_Balloc>
 80090d6:	4680      	mov	r8, r0
 80090d8:	b928      	cbnz	r0, 80090e6 <__multadd+0x5a>
 80090da:	4602      	mov	r2, r0
 80090dc:	4b0c      	ldr	r3, [pc, #48]	; (8009110 <__multadd+0x84>)
 80090de:	480d      	ldr	r0, [pc, #52]	; (8009114 <__multadd+0x88>)
 80090e0:	21b5      	movs	r1, #181	; 0xb5
 80090e2:	f000 fbfb 	bl	80098dc <__assert_func>
 80090e6:	6922      	ldr	r2, [r4, #16]
 80090e8:	3202      	adds	r2, #2
 80090ea:	f104 010c 	add.w	r1, r4, #12
 80090ee:	0092      	lsls	r2, r2, #2
 80090f0:	300c      	adds	r0, #12
 80090f2:	f7ff ff5b 	bl	8008fac <memcpy>
 80090f6:	4621      	mov	r1, r4
 80090f8:	4638      	mov	r0, r7
 80090fa:	f7ff ffa5 	bl	8009048 <_Bfree>
 80090fe:	4644      	mov	r4, r8
 8009100:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009104:	3501      	adds	r5, #1
 8009106:	615e      	str	r6, [r3, #20]
 8009108:	6125      	str	r5, [r4, #16]
 800910a:	4620      	mov	r0, r4
 800910c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009110:	0800a53f 	.word	0x0800a53f
 8009114:	0800a550 	.word	0x0800a550

08009118 <__hi0bits>:
 8009118:	0c03      	lsrs	r3, r0, #16
 800911a:	041b      	lsls	r3, r3, #16
 800911c:	b9d3      	cbnz	r3, 8009154 <__hi0bits+0x3c>
 800911e:	0400      	lsls	r0, r0, #16
 8009120:	2310      	movs	r3, #16
 8009122:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8009126:	bf04      	itt	eq
 8009128:	0200      	lsleq	r0, r0, #8
 800912a:	3308      	addeq	r3, #8
 800912c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009130:	bf04      	itt	eq
 8009132:	0100      	lsleq	r0, r0, #4
 8009134:	3304      	addeq	r3, #4
 8009136:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800913a:	bf04      	itt	eq
 800913c:	0080      	lsleq	r0, r0, #2
 800913e:	3302      	addeq	r3, #2
 8009140:	2800      	cmp	r0, #0
 8009142:	db05      	blt.n	8009150 <__hi0bits+0x38>
 8009144:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009148:	f103 0301 	add.w	r3, r3, #1
 800914c:	bf08      	it	eq
 800914e:	2320      	moveq	r3, #32
 8009150:	4618      	mov	r0, r3
 8009152:	4770      	bx	lr
 8009154:	2300      	movs	r3, #0
 8009156:	e7e4      	b.n	8009122 <__hi0bits+0xa>

08009158 <__lo0bits>:
 8009158:	6803      	ldr	r3, [r0, #0]
 800915a:	f013 0207 	ands.w	r2, r3, #7
 800915e:	4601      	mov	r1, r0
 8009160:	d00b      	beq.n	800917a <__lo0bits+0x22>
 8009162:	07da      	lsls	r2, r3, #31
 8009164:	d423      	bmi.n	80091ae <__lo0bits+0x56>
 8009166:	0798      	lsls	r0, r3, #30
 8009168:	bf49      	itett	mi
 800916a:	085b      	lsrmi	r3, r3, #1
 800916c:	089b      	lsrpl	r3, r3, #2
 800916e:	2001      	movmi	r0, #1
 8009170:	600b      	strmi	r3, [r1, #0]
 8009172:	bf5c      	itt	pl
 8009174:	600b      	strpl	r3, [r1, #0]
 8009176:	2002      	movpl	r0, #2
 8009178:	4770      	bx	lr
 800917a:	b298      	uxth	r0, r3
 800917c:	b9a8      	cbnz	r0, 80091aa <__lo0bits+0x52>
 800917e:	0c1b      	lsrs	r3, r3, #16
 8009180:	2010      	movs	r0, #16
 8009182:	b2da      	uxtb	r2, r3
 8009184:	b90a      	cbnz	r2, 800918a <__lo0bits+0x32>
 8009186:	3008      	adds	r0, #8
 8009188:	0a1b      	lsrs	r3, r3, #8
 800918a:	071a      	lsls	r2, r3, #28
 800918c:	bf04      	itt	eq
 800918e:	091b      	lsreq	r3, r3, #4
 8009190:	3004      	addeq	r0, #4
 8009192:	079a      	lsls	r2, r3, #30
 8009194:	bf04      	itt	eq
 8009196:	089b      	lsreq	r3, r3, #2
 8009198:	3002      	addeq	r0, #2
 800919a:	07da      	lsls	r2, r3, #31
 800919c:	d403      	bmi.n	80091a6 <__lo0bits+0x4e>
 800919e:	085b      	lsrs	r3, r3, #1
 80091a0:	f100 0001 	add.w	r0, r0, #1
 80091a4:	d005      	beq.n	80091b2 <__lo0bits+0x5a>
 80091a6:	600b      	str	r3, [r1, #0]
 80091a8:	4770      	bx	lr
 80091aa:	4610      	mov	r0, r2
 80091ac:	e7e9      	b.n	8009182 <__lo0bits+0x2a>
 80091ae:	2000      	movs	r0, #0
 80091b0:	4770      	bx	lr
 80091b2:	2020      	movs	r0, #32
 80091b4:	4770      	bx	lr
	...

080091b8 <__i2b>:
 80091b8:	b510      	push	{r4, lr}
 80091ba:	460c      	mov	r4, r1
 80091bc:	2101      	movs	r1, #1
 80091be:	f7ff ff03 	bl	8008fc8 <_Balloc>
 80091c2:	4602      	mov	r2, r0
 80091c4:	b928      	cbnz	r0, 80091d2 <__i2b+0x1a>
 80091c6:	4b05      	ldr	r3, [pc, #20]	; (80091dc <__i2b+0x24>)
 80091c8:	4805      	ldr	r0, [pc, #20]	; (80091e0 <__i2b+0x28>)
 80091ca:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80091ce:	f000 fb85 	bl	80098dc <__assert_func>
 80091d2:	2301      	movs	r3, #1
 80091d4:	6144      	str	r4, [r0, #20]
 80091d6:	6103      	str	r3, [r0, #16]
 80091d8:	bd10      	pop	{r4, pc}
 80091da:	bf00      	nop
 80091dc:	0800a53f 	.word	0x0800a53f
 80091e0:	0800a550 	.word	0x0800a550

080091e4 <__multiply>:
 80091e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091e8:	4691      	mov	r9, r2
 80091ea:	690a      	ldr	r2, [r1, #16]
 80091ec:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80091f0:	429a      	cmp	r2, r3
 80091f2:	bfb8      	it	lt
 80091f4:	460b      	movlt	r3, r1
 80091f6:	460c      	mov	r4, r1
 80091f8:	bfbc      	itt	lt
 80091fa:	464c      	movlt	r4, r9
 80091fc:	4699      	movlt	r9, r3
 80091fe:	6927      	ldr	r7, [r4, #16]
 8009200:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009204:	68a3      	ldr	r3, [r4, #8]
 8009206:	6861      	ldr	r1, [r4, #4]
 8009208:	eb07 060a 	add.w	r6, r7, sl
 800920c:	42b3      	cmp	r3, r6
 800920e:	b085      	sub	sp, #20
 8009210:	bfb8      	it	lt
 8009212:	3101      	addlt	r1, #1
 8009214:	f7ff fed8 	bl	8008fc8 <_Balloc>
 8009218:	b930      	cbnz	r0, 8009228 <__multiply+0x44>
 800921a:	4602      	mov	r2, r0
 800921c:	4b44      	ldr	r3, [pc, #272]	; (8009330 <__multiply+0x14c>)
 800921e:	4845      	ldr	r0, [pc, #276]	; (8009334 <__multiply+0x150>)
 8009220:	f240 115d 	movw	r1, #349	; 0x15d
 8009224:	f000 fb5a 	bl	80098dc <__assert_func>
 8009228:	f100 0514 	add.w	r5, r0, #20
 800922c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009230:	462b      	mov	r3, r5
 8009232:	2200      	movs	r2, #0
 8009234:	4543      	cmp	r3, r8
 8009236:	d321      	bcc.n	800927c <__multiply+0x98>
 8009238:	f104 0314 	add.w	r3, r4, #20
 800923c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8009240:	f109 0314 	add.w	r3, r9, #20
 8009244:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8009248:	9202      	str	r2, [sp, #8]
 800924a:	1b3a      	subs	r2, r7, r4
 800924c:	3a15      	subs	r2, #21
 800924e:	f022 0203 	bic.w	r2, r2, #3
 8009252:	3204      	adds	r2, #4
 8009254:	f104 0115 	add.w	r1, r4, #21
 8009258:	428f      	cmp	r7, r1
 800925a:	bf38      	it	cc
 800925c:	2204      	movcc	r2, #4
 800925e:	9201      	str	r2, [sp, #4]
 8009260:	9a02      	ldr	r2, [sp, #8]
 8009262:	9303      	str	r3, [sp, #12]
 8009264:	429a      	cmp	r2, r3
 8009266:	d80c      	bhi.n	8009282 <__multiply+0x9e>
 8009268:	2e00      	cmp	r6, #0
 800926a:	dd03      	ble.n	8009274 <__multiply+0x90>
 800926c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009270:	2b00      	cmp	r3, #0
 8009272:	d05a      	beq.n	800932a <__multiply+0x146>
 8009274:	6106      	str	r6, [r0, #16]
 8009276:	b005      	add	sp, #20
 8009278:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800927c:	f843 2b04 	str.w	r2, [r3], #4
 8009280:	e7d8      	b.n	8009234 <__multiply+0x50>
 8009282:	f8b3 a000 	ldrh.w	sl, [r3]
 8009286:	f1ba 0f00 	cmp.w	sl, #0
 800928a:	d024      	beq.n	80092d6 <__multiply+0xf2>
 800928c:	f104 0e14 	add.w	lr, r4, #20
 8009290:	46a9      	mov	r9, r5
 8009292:	f04f 0c00 	mov.w	ip, #0
 8009296:	f85e 2b04 	ldr.w	r2, [lr], #4
 800929a:	f8d9 1000 	ldr.w	r1, [r9]
 800929e:	fa1f fb82 	uxth.w	fp, r2
 80092a2:	b289      	uxth	r1, r1
 80092a4:	fb0a 110b 	mla	r1, sl, fp, r1
 80092a8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80092ac:	f8d9 2000 	ldr.w	r2, [r9]
 80092b0:	4461      	add	r1, ip
 80092b2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80092b6:	fb0a c20b 	mla	r2, sl, fp, ip
 80092ba:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80092be:	b289      	uxth	r1, r1
 80092c0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80092c4:	4577      	cmp	r7, lr
 80092c6:	f849 1b04 	str.w	r1, [r9], #4
 80092ca:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80092ce:	d8e2      	bhi.n	8009296 <__multiply+0xb2>
 80092d0:	9a01      	ldr	r2, [sp, #4]
 80092d2:	f845 c002 	str.w	ip, [r5, r2]
 80092d6:	9a03      	ldr	r2, [sp, #12]
 80092d8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80092dc:	3304      	adds	r3, #4
 80092de:	f1b9 0f00 	cmp.w	r9, #0
 80092e2:	d020      	beq.n	8009326 <__multiply+0x142>
 80092e4:	6829      	ldr	r1, [r5, #0]
 80092e6:	f104 0c14 	add.w	ip, r4, #20
 80092ea:	46ae      	mov	lr, r5
 80092ec:	f04f 0a00 	mov.w	sl, #0
 80092f0:	f8bc b000 	ldrh.w	fp, [ip]
 80092f4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80092f8:	fb09 220b 	mla	r2, r9, fp, r2
 80092fc:	4492      	add	sl, r2
 80092fe:	b289      	uxth	r1, r1
 8009300:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8009304:	f84e 1b04 	str.w	r1, [lr], #4
 8009308:	f85c 2b04 	ldr.w	r2, [ip], #4
 800930c:	f8be 1000 	ldrh.w	r1, [lr]
 8009310:	0c12      	lsrs	r2, r2, #16
 8009312:	fb09 1102 	mla	r1, r9, r2, r1
 8009316:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800931a:	4567      	cmp	r7, ip
 800931c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009320:	d8e6      	bhi.n	80092f0 <__multiply+0x10c>
 8009322:	9a01      	ldr	r2, [sp, #4]
 8009324:	50a9      	str	r1, [r5, r2]
 8009326:	3504      	adds	r5, #4
 8009328:	e79a      	b.n	8009260 <__multiply+0x7c>
 800932a:	3e01      	subs	r6, #1
 800932c:	e79c      	b.n	8009268 <__multiply+0x84>
 800932e:	bf00      	nop
 8009330:	0800a53f 	.word	0x0800a53f
 8009334:	0800a550 	.word	0x0800a550

08009338 <__pow5mult>:
 8009338:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800933c:	4615      	mov	r5, r2
 800933e:	f012 0203 	ands.w	r2, r2, #3
 8009342:	4606      	mov	r6, r0
 8009344:	460f      	mov	r7, r1
 8009346:	d007      	beq.n	8009358 <__pow5mult+0x20>
 8009348:	4c25      	ldr	r4, [pc, #148]	; (80093e0 <__pow5mult+0xa8>)
 800934a:	3a01      	subs	r2, #1
 800934c:	2300      	movs	r3, #0
 800934e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009352:	f7ff fe9b 	bl	800908c <__multadd>
 8009356:	4607      	mov	r7, r0
 8009358:	10ad      	asrs	r5, r5, #2
 800935a:	d03d      	beq.n	80093d8 <__pow5mult+0xa0>
 800935c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800935e:	b97c      	cbnz	r4, 8009380 <__pow5mult+0x48>
 8009360:	2010      	movs	r0, #16
 8009362:	f7ff fe1b 	bl	8008f9c <malloc>
 8009366:	4602      	mov	r2, r0
 8009368:	6270      	str	r0, [r6, #36]	; 0x24
 800936a:	b928      	cbnz	r0, 8009378 <__pow5mult+0x40>
 800936c:	4b1d      	ldr	r3, [pc, #116]	; (80093e4 <__pow5mult+0xac>)
 800936e:	481e      	ldr	r0, [pc, #120]	; (80093e8 <__pow5mult+0xb0>)
 8009370:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009374:	f000 fab2 	bl	80098dc <__assert_func>
 8009378:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800937c:	6004      	str	r4, [r0, #0]
 800937e:	60c4      	str	r4, [r0, #12]
 8009380:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009384:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009388:	b94c      	cbnz	r4, 800939e <__pow5mult+0x66>
 800938a:	f240 2171 	movw	r1, #625	; 0x271
 800938e:	4630      	mov	r0, r6
 8009390:	f7ff ff12 	bl	80091b8 <__i2b>
 8009394:	2300      	movs	r3, #0
 8009396:	f8c8 0008 	str.w	r0, [r8, #8]
 800939a:	4604      	mov	r4, r0
 800939c:	6003      	str	r3, [r0, #0]
 800939e:	f04f 0900 	mov.w	r9, #0
 80093a2:	07eb      	lsls	r3, r5, #31
 80093a4:	d50a      	bpl.n	80093bc <__pow5mult+0x84>
 80093a6:	4639      	mov	r1, r7
 80093a8:	4622      	mov	r2, r4
 80093aa:	4630      	mov	r0, r6
 80093ac:	f7ff ff1a 	bl	80091e4 <__multiply>
 80093b0:	4639      	mov	r1, r7
 80093b2:	4680      	mov	r8, r0
 80093b4:	4630      	mov	r0, r6
 80093b6:	f7ff fe47 	bl	8009048 <_Bfree>
 80093ba:	4647      	mov	r7, r8
 80093bc:	106d      	asrs	r5, r5, #1
 80093be:	d00b      	beq.n	80093d8 <__pow5mult+0xa0>
 80093c0:	6820      	ldr	r0, [r4, #0]
 80093c2:	b938      	cbnz	r0, 80093d4 <__pow5mult+0x9c>
 80093c4:	4622      	mov	r2, r4
 80093c6:	4621      	mov	r1, r4
 80093c8:	4630      	mov	r0, r6
 80093ca:	f7ff ff0b 	bl	80091e4 <__multiply>
 80093ce:	6020      	str	r0, [r4, #0]
 80093d0:	f8c0 9000 	str.w	r9, [r0]
 80093d4:	4604      	mov	r4, r0
 80093d6:	e7e4      	b.n	80093a2 <__pow5mult+0x6a>
 80093d8:	4638      	mov	r0, r7
 80093da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80093de:	bf00      	nop
 80093e0:	0800a6a0 	.word	0x0800a6a0
 80093e4:	0800a4cd 	.word	0x0800a4cd
 80093e8:	0800a550 	.word	0x0800a550

080093ec <__lshift>:
 80093ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80093f0:	460c      	mov	r4, r1
 80093f2:	6849      	ldr	r1, [r1, #4]
 80093f4:	6923      	ldr	r3, [r4, #16]
 80093f6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80093fa:	68a3      	ldr	r3, [r4, #8]
 80093fc:	4607      	mov	r7, r0
 80093fe:	4691      	mov	r9, r2
 8009400:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009404:	f108 0601 	add.w	r6, r8, #1
 8009408:	42b3      	cmp	r3, r6
 800940a:	db0b      	blt.n	8009424 <__lshift+0x38>
 800940c:	4638      	mov	r0, r7
 800940e:	f7ff fddb 	bl	8008fc8 <_Balloc>
 8009412:	4605      	mov	r5, r0
 8009414:	b948      	cbnz	r0, 800942a <__lshift+0x3e>
 8009416:	4602      	mov	r2, r0
 8009418:	4b2a      	ldr	r3, [pc, #168]	; (80094c4 <__lshift+0xd8>)
 800941a:	482b      	ldr	r0, [pc, #172]	; (80094c8 <__lshift+0xdc>)
 800941c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009420:	f000 fa5c 	bl	80098dc <__assert_func>
 8009424:	3101      	adds	r1, #1
 8009426:	005b      	lsls	r3, r3, #1
 8009428:	e7ee      	b.n	8009408 <__lshift+0x1c>
 800942a:	2300      	movs	r3, #0
 800942c:	f100 0114 	add.w	r1, r0, #20
 8009430:	f100 0210 	add.w	r2, r0, #16
 8009434:	4618      	mov	r0, r3
 8009436:	4553      	cmp	r3, sl
 8009438:	db37      	blt.n	80094aa <__lshift+0xbe>
 800943a:	6920      	ldr	r0, [r4, #16]
 800943c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009440:	f104 0314 	add.w	r3, r4, #20
 8009444:	f019 091f 	ands.w	r9, r9, #31
 8009448:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800944c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009450:	d02f      	beq.n	80094b2 <__lshift+0xc6>
 8009452:	f1c9 0e20 	rsb	lr, r9, #32
 8009456:	468a      	mov	sl, r1
 8009458:	f04f 0c00 	mov.w	ip, #0
 800945c:	681a      	ldr	r2, [r3, #0]
 800945e:	fa02 f209 	lsl.w	r2, r2, r9
 8009462:	ea42 020c 	orr.w	r2, r2, ip
 8009466:	f84a 2b04 	str.w	r2, [sl], #4
 800946a:	f853 2b04 	ldr.w	r2, [r3], #4
 800946e:	4298      	cmp	r0, r3
 8009470:	fa22 fc0e 	lsr.w	ip, r2, lr
 8009474:	d8f2      	bhi.n	800945c <__lshift+0x70>
 8009476:	1b03      	subs	r3, r0, r4
 8009478:	3b15      	subs	r3, #21
 800947a:	f023 0303 	bic.w	r3, r3, #3
 800947e:	3304      	adds	r3, #4
 8009480:	f104 0215 	add.w	r2, r4, #21
 8009484:	4290      	cmp	r0, r2
 8009486:	bf38      	it	cc
 8009488:	2304      	movcc	r3, #4
 800948a:	f841 c003 	str.w	ip, [r1, r3]
 800948e:	f1bc 0f00 	cmp.w	ip, #0
 8009492:	d001      	beq.n	8009498 <__lshift+0xac>
 8009494:	f108 0602 	add.w	r6, r8, #2
 8009498:	3e01      	subs	r6, #1
 800949a:	4638      	mov	r0, r7
 800949c:	612e      	str	r6, [r5, #16]
 800949e:	4621      	mov	r1, r4
 80094a0:	f7ff fdd2 	bl	8009048 <_Bfree>
 80094a4:	4628      	mov	r0, r5
 80094a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80094aa:	f842 0f04 	str.w	r0, [r2, #4]!
 80094ae:	3301      	adds	r3, #1
 80094b0:	e7c1      	b.n	8009436 <__lshift+0x4a>
 80094b2:	3904      	subs	r1, #4
 80094b4:	f853 2b04 	ldr.w	r2, [r3], #4
 80094b8:	f841 2f04 	str.w	r2, [r1, #4]!
 80094bc:	4298      	cmp	r0, r3
 80094be:	d8f9      	bhi.n	80094b4 <__lshift+0xc8>
 80094c0:	e7ea      	b.n	8009498 <__lshift+0xac>
 80094c2:	bf00      	nop
 80094c4:	0800a53f 	.word	0x0800a53f
 80094c8:	0800a550 	.word	0x0800a550

080094cc <__mcmp>:
 80094cc:	b530      	push	{r4, r5, lr}
 80094ce:	6902      	ldr	r2, [r0, #16]
 80094d0:	690c      	ldr	r4, [r1, #16]
 80094d2:	1b12      	subs	r2, r2, r4
 80094d4:	d10e      	bne.n	80094f4 <__mcmp+0x28>
 80094d6:	f100 0314 	add.w	r3, r0, #20
 80094da:	3114      	adds	r1, #20
 80094dc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80094e0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80094e4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80094e8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80094ec:	42a5      	cmp	r5, r4
 80094ee:	d003      	beq.n	80094f8 <__mcmp+0x2c>
 80094f0:	d305      	bcc.n	80094fe <__mcmp+0x32>
 80094f2:	2201      	movs	r2, #1
 80094f4:	4610      	mov	r0, r2
 80094f6:	bd30      	pop	{r4, r5, pc}
 80094f8:	4283      	cmp	r3, r0
 80094fa:	d3f3      	bcc.n	80094e4 <__mcmp+0x18>
 80094fc:	e7fa      	b.n	80094f4 <__mcmp+0x28>
 80094fe:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009502:	e7f7      	b.n	80094f4 <__mcmp+0x28>

08009504 <__mdiff>:
 8009504:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009508:	460c      	mov	r4, r1
 800950a:	4606      	mov	r6, r0
 800950c:	4611      	mov	r1, r2
 800950e:	4620      	mov	r0, r4
 8009510:	4690      	mov	r8, r2
 8009512:	f7ff ffdb 	bl	80094cc <__mcmp>
 8009516:	1e05      	subs	r5, r0, #0
 8009518:	d110      	bne.n	800953c <__mdiff+0x38>
 800951a:	4629      	mov	r1, r5
 800951c:	4630      	mov	r0, r6
 800951e:	f7ff fd53 	bl	8008fc8 <_Balloc>
 8009522:	b930      	cbnz	r0, 8009532 <__mdiff+0x2e>
 8009524:	4b3a      	ldr	r3, [pc, #232]	; (8009610 <__mdiff+0x10c>)
 8009526:	4602      	mov	r2, r0
 8009528:	f240 2132 	movw	r1, #562	; 0x232
 800952c:	4839      	ldr	r0, [pc, #228]	; (8009614 <__mdiff+0x110>)
 800952e:	f000 f9d5 	bl	80098dc <__assert_func>
 8009532:	2301      	movs	r3, #1
 8009534:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009538:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800953c:	bfa4      	itt	ge
 800953e:	4643      	movge	r3, r8
 8009540:	46a0      	movge	r8, r4
 8009542:	4630      	mov	r0, r6
 8009544:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009548:	bfa6      	itte	ge
 800954a:	461c      	movge	r4, r3
 800954c:	2500      	movge	r5, #0
 800954e:	2501      	movlt	r5, #1
 8009550:	f7ff fd3a 	bl	8008fc8 <_Balloc>
 8009554:	b920      	cbnz	r0, 8009560 <__mdiff+0x5c>
 8009556:	4b2e      	ldr	r3, [pc, #184]	; (8009610 <__mdiff+0x10c>)
 8009558:	4602      	mov	r2, r0
 800955a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800955e:	e7e5      	b.n	800952c <__mdiff+0x28>
 8009560:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009564:	6926      	ldr	r6, [r4, #16]
 8009566:	60c5      	str	r5, [r0, #12]
 8009568:	f104 0914 	add.w	r9, r4, #20
 800956c:	f108 0514 	add.w	r5, r8, #20
 8009570:	f100 0e14 	add.w	lr, r0, #20
 8009574:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8009578:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800957c:	f108 0210 	add.w	r2, r8, #16
 8009580:	46f2      	mov	sl, lr
 8009582:	2100      	movs	r1, #0
 8009584:	f859 3b04 	ldr.w	r3, [r9], #4
 8009588:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800958c:	fa1f f883 	uxth.w	r8, r3
 8009590:	fa11 f18b 	uxtah	r1, r1, fp
 8009594:	0c1b      	lsrs	r3, r3, #16
 8009596:	eba1 0808 	sub.w	r8, r1, r8
 800959a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800959e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80095a2:	fa1f f888 	uxth.w	r8, r8
 80095a6:	1419      	asrs	r1, r3, #16
 80095a8:	454e      	cmp	r6, r9
 80095aa:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80095ae:	f84a 3b04 	str.w	r3, [sl], #4
 80095b2:	d8e7      	bhi.n	8009584 <__mdiff+0x80>
 80095b4:	1b33      	subs	r3, r6, r4
 80095b6:	3b15      	subs	r3, #21
 80095b8:	f023 0303 	bic.w	r3, r3, #3
 80095bc:	3304      	adds	r3, #4
 80095be:	3415      	adds	r4, #21
 80095c0:	42a6      	cmp	r6, r4
 80095c2:	bf38      	it	cc
 80095c4:	2304      	movcc	r3, #4
 80095c6:	441d      	add	r5, r3
 80095c8:	4473      	add	r3, lr
 80095ca:	469e      	mov	lr, r3
 80095cc:	462e      	mov	r6, r5
 80095ce:	4566      	cmp	r6, ip
 80095d0:	d30e      	bcc.n	80095f0 <__mdiff+0xec>
 80095d2:	f10c 0203 	add.w	r2, ip, #3
 80095d6:	1b52      	subs	r2, r2, r5
 80095d8:	f022 0203 	bic.w	r2, r2, #3
 80095dc:	3d03      	subs	r5, #3
 80095de:	45ac      	cmp	ip, r5
 80095e0:	bf38      	it	cc
 80095e2:	2200      	movcc	r2, #0
 80095e4:	441a      	add	r2, r3
 80095e6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80095ea:	b17b      	cbz	r3, 800960c <__mdiff+0x108>
 80095ec:	6107      	str	r7, [r0, #16]
 80095ee:	e7a3      	b.n	8009538 <__mdiff+0x34>
 80095f0:	f856 8b04 	ldr.w	r8, [r6], #4
 80095f4:	fa11 f288 	uxtah	r2, r1, r8
 80095f8:	1414      	asrs	r4, r2, #16
 80095fa:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80095fe:	b292      	uxth	r2, r2
 8009600:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8009604:	f84e 2b04 	str.w	r2, [lr], #4
 8009608:	1421      	asrs	r1, r4, #16
 800960a:	e7e0      	b.n	80095ce <__mdiff+0xca>
 800960c:	3f01      	subs	r7, #1
 800960e:	e7ea      	b.n	80095e6 <__mdiff+0xe2>
 8009610:	0800a53f 	.word	0x0800a53f
 8009614:	0800a550 	.word	0x0800a550

08009618 <__d2b>:
 8009618:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800961c:	4689      	mov	r9, r1
 800961e:	2101      	movs	r1, #1
 8009620:	ec57 6b10 	vmov	r6, r7, d0
 8009624:	4690      	mov	r8, r2
 8009626:	f7ff fccf 	bl	8008fc8 <_Balloc>
 800962a:	4604      	mov	r4, r0
 800962c:	b930      	cbnz	r0, 800963c <__d2b+0x24>
 800962e:	4602      	mov	r2, r0
 8009630:	4b25      	ldr	r3, [pc, #148]	; (80096c8 <__d2b+0xb0>)
 8009632:	4826      	ldr	r0, [pc, #152]	; (80096cc <__d2b+0xb4>)
 8009634:	f240 310a 	movw	r1, #778	; 0x30a
 8009638:	f000 f950 	bl	80098dc <__assert_func>
 800963c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8009640:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009644:	bb35      	cbnz	r5, 8009694 <__d2b+0x7c>
 8009646:	2e00      	cmp	r6, #0
 8009648:	9301      	str	r3, [sp, #4]
 800964a:	d028      	beq.n	800969e <__d2b+0x86>
 800964c:	4668      	mov	r0, sp
 800964e:	9600      	str	r6, [sp, #0]
 8009650:	f7ff fd82 	bl	8009158 <__lo0bits>
 8009654:	9900      	ldr	r1, [sp, #0]
 8009656:	b300      	cbz	r0, 800969a <__d2b+0x82>
 8009658:	9a01      	ldr	r2, [sp, #4]
 800965a:	f1c0 0320 	rsb	r3, r0, #32
 800965e:	fa02 f303 	lsl.w	r3, r2, r3
 8009662:	430b      	orrs	r3, r1
 8009664:	40c2      	lsrs	r2, r0
 8009666:	6163      	str	r3, [r4, #20]
 8009668:	9201      	str	r2, [sp, #4]
 800966a:	9b01      	ldr	r3, [sp, #4]
 800966c:	61a3      	str	r3, [r4, #24]
 800966e:	2b00      	cmp	r3, #0
 8009670:	bf14      	ite	ne
 8009672:	2202      	movne	r2, #2
 8009674:	2201      	moveq	r2, #1
 8009676:	6122      	str	r2, [r4, #16]
 8009678:	b1d5      	cbz	r5, 80096b0 <__d2b+0x98>
 800967a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800967e:	4405      	add	r5, r0
 8009680:	f8c9 5000 	str.w	r5, [r9]
 8009684:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009688:	f8c8 0000 	str.w	r0, [r8]
 800968c:	4620      	mov	r0, r4
 800968e:	b003      	add	sp, #12
 8009690:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009694:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009698:	e7d5      	b.n	8009646 <__d2b+0x2e>
 800969a:	6161      	str	r1, [r4, #20]
 800969c:	e7e5      	b.n	800966a <__d2b+0x52>
 800969e:	a801      	add	r0, sp, #4
 80096a0:	f7ff fd5a 	bl	8009158 <__lo0bits>
 80096a4:	9b01      	ldr	r3, [sp, #4]
 80096a6:	6163      	str	r3, [r4, #20]
 80096a8:	2201      	movs	r2, #1
 80096aa:	6122      	str	r2, [r4, #16]
 80096ac:	3020      	adds	r0, #32
 80096ae:	e7e3      	b.n	8009678 <__d2b+0x60>
 80096b0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80096b4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80096b8:	f8c9 0000 	str.w	r0, [r9]
 80096bc:	6918      	ldr	r0, [r3, #16]
 80096be:	f7ff fd2b 	bl	8009118 <__hi0bits>
 80096c2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80096c6:	e7df      	b.n	8009688 <__d2b+0x70>
 80096c8:	0800a53f 	.word	0x0800a53f
 80096cc:	0800a550 	.word	0x0800a550

080096d0 <_calloc_r>:
 80096d0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80096d2:	fba1 2402 	umull	r2, r4, r1, r2
 80096d6:	b94c      	cbnz	r4, 80096ec <_calloc_r+0x1c>
 80096d8:	4611      	mov	r1, r2
 80096da:	9201      	str	r2, [sp, #4]
 80096dc:	f000 f87a 	bl	80097d4 <_malloc_r>
 80096e0:	9a01      	ldr	r2, [sp, #4]
 80096e2:	4605      	mov	r5, r0
 80096e4:	b930      	cbnz	r0, 80096f4 <_calloc_r+0x24>
 80096e6:	4628      	mov	r0, r5
 80096e8:	b003      	add	sp, #12
 80096ea:	bd30      	pop	{r4, r5, pc}
 80096ec:	220c      	movs	r2, #12
 80096ee:	6002      	str	r2, [r0, #0]
 80096f0:	2500      	movs	r5, #0
 80096f2:	e7f8      	b.n	80096e6 <_calloc_r+0x16>
 80096f4:	4621      	mov	r1, r4
 80096f6:	f7fe f961 	bl	80079bc <memset>
 80096fa:	e7f4      	b.n	80096e6 <_calloc_r+0x16>

080096fc <_free_r>:
 80096fc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80096fe:	2900      	cmp	r1, #0
 8009700:	d044      	beq.n	800978c <_free_r+0x90>
 8009702:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009706:	9001      	str	r0, [sp, #4]
 8009708:	2b00      	cmp	r3, #0
 800970a:	f1a1 0404 	sub.w	r4, r1, #4
 800970e:	bfb8      	it	lt
 8009710:	18e4      	addlt	r4, r4, r3
 8009712:	f000 f925 	bl	8009960 <__malloc_lock>
 8009716:	4a1e      	ldr	r2, [pc, #120]	; (8009790 <_free_r+0x94>)
 8009718:	9801      	ldr	r0, [sp, #4]
 800971a:	6813      	ldr	r3, [r2, #0]
 800971c:	b933      	cbnz	r3, 800972c <_free_r+0x30>
 800971e:	6063      	str	r3, [r4, #4]
 8009720:	6014      	str	r4, [r2, #0]
 8009722:	b003      	add	sp, #12
 8009724:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009728:	f000 b920 	b.w	800996c <__malloc_unlock>
 800972c:	42a3      	cmp	r3, r4
 800972e:	d908      	bls.n	8009742 <_free_r+0x46>
 8009730:	6825      	ldr	r5, [r4, #0]
 8009732:	1961      	adds	r1, r4, r5
 8009734:	428b      	cmp	r3, r1
 8009736:	bf01      	itttt	eq
 8009738:	6819      	ldreq	r1, [r3, #0]
 800973a:	685b      	ldreq	r3, [r3, #4]
 800973c:	1949      	addeq	r1, r1, r5
 800973e:	6021      	streq	r1, [r4, #0]
 8009740:	e7ed      	b.n	800971e <_free_r+0x22>
 8009742:	461a      	mov	r2, r3
 8009744:	685b      	ldr	r3, [r3, #4]
 8009746:	b10b      	cbz	r3, 800974c <_free_r+0x50>
 8009748:	42a3      	cmp	r3, r4
 800974a:	d9fa      	bls.n	8009742 <_free_r+0x46>
 800974c:	6811      	ldr	r1, [r2, #0]
 800974e:	1855      	adds	r5, r2, r1
 8009750:	42a5      	cmp	r5, r4
 8009752:	d10b      	bne.n	800976c <_free_r+0x70>
 8009754:	6824      	ldr	r4, [r4, #0]
 8009756:	4421      	add	r1, r4
 8009758:	1854      	adds	r4, r2, r1
 800975a:	42a3      	cmp	r3, r4
 800975c:	6011      	str	r1, [r2, #0]
 800975e:	d1e0      	bne.n	8009722 <_free_r+0x26>
 8009760:	681c      	ldr	r4, [r3, #0]
 8009762:	685b      	ldr	r3, [r3, #4]
 8009764:	6053      	str	r3, [r2, #4]
 8009766:	4421      	add	r1, r4
 8009768:	6011      	str	r1, [r2, #0]
 800976a:	e7da      	b.n	8009722 <_free_r+0x26>
 800976c:	d902      	bls.n	8009774 <_free_r+0x78>
 800976e:	230c      	movs	r3, #12
 8009770:	6003      	str	r3, [r0, #0]
 8009772:	e7d6      	b.n	8009722 <_free_r+0x26>
 8009774:	6825      	ldr	r5, [r4, #0]
 8009776:	1961      	adds	r1, r4, r5
 8009778:	428b      	cmp	r3, r1
 800977a:	bf04      	itt	eq
 800977c:	6819      	ldreq	r1, [r3, #0]
 800977e:	685b      	ldreq	r3, [r3, #4]
 8009780:	6063      	str	r3, [r4, #4]
 8009782:	bf04      	itt	eq
 8009784:	1949      	addeq	r1, r1, r5
 8009786:	6021      	streq	r1, [r4, #0]
 8009788:	6054      	str	r4, [r2, #4]
 800978a:	e7ca      	b.n	8009722 <_free_r+0x26>
 800978c:	b003      	add	sp, #12
 800978e:	bd30      	pop	{r4, r5, pc}
 8009790:	200004bc 	.word	0x200004bc

08009794 <sbrk_aligned>:
 8009794:	b570      	push	{r4, r5, r6, lr}
 8009796:	4e0e      	ldr	r6, [pc, #56]	; (80097d0 <sbrk_aligned+0x3c>)
 8009798:	460c      	mov	r4, r1
 800979a:	6831      	ldr	r1, [r6, #0]
 800979c:	4605      	mov	r5, r0
 800979e:	b911      	cbnz	r1, 80097a6 <sbrk_aligned+0x12>
 80097a0:	f000 f88c 	bl	80098bc <_sbrk_r>
 80097a4:	6030      	str	r0, [r6, #0]
 80097a6:	4621      	mov	r1, r4
 80097a8:	4628      	mov	r0, r5
 80097aa:	f000 f887 	bl	80098bc <_sbrk_r>
 80097ae:	1c43      	adds	r3, r0, #1
 80097b0:	d00a      	beq.n	80097c8 <sbrk_aligned+0x34>
 80097b2:	1cc4      	adds	r4, r0, #3
 80097b4:	f024 0403 	bic.w	r4, r4, #3
 80097b8:	42a0      	cmp	r0, r4
 80097ba:	d007      	beq.n	80097cc <sbrk_aligned+0x38>
 80097bc:	1a21      	subs	r1, r4, r0
 80097be:	4628      	mov	r0, r5
 80097c0:	f000 f87c 	bl	80098bc <_sbrk_r>
 80097c4:	3001      	adds	r0, #1
 80097c6:	d101      	bne.n	80097cc <sbrk_aligned+0x38>
 80097c8:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80097cc:	4620      	mov	r0, r4
 80097ce:	bd70      	pop	{r4, r5, r6, pc}
 80097d0:	200004c0 	.word	0x200004c0

080097d4 <_malloc_r>:
 80097d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80097d8:	1ccd      	adds	r5, r1, #3
 80097da:	f025 0503 	bic.w	r5, r5, #3
 80097de:	3508      	adds	r5, #8
 80097e0:	2d0c      	cmp	r5, #12
 80097e2:	bf38      	it	cc
 80097e4:	250c      	movcc	r5, #12
 80097e6:	2d00      	cmp	r5, #0
 80097e8:	4607      	mov	r7, r0
 80097ea:	db01      	blt.n	80097f0 <_malloc_r+0x1c>
 80097ec:	42a9      	cmp	r1, r5
 80097ee:	d905      	bls.n	80097fc <_malloc_r+0x28>
 80097f0:	230c      	movs	r3, #12
 80097f2:	603b      	str	r3, [r7, #0]
 80097f4:	2600      	movs	r6, #0
 80097f6:	4630      	mov	r0, r6
 80097f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80097fc:	4e2e      	ldr	r6, [pc, #184]	; (80098b8 <_malloc_r+0xe4>)
 80097fe:	f000 f8af 	bl	8009960 <__malloc_lock>
 8009802:	6833      	ldr	r3, [r6, #0]
 8009804:	461c      	mov	r4, r3
 8009806:	bb34      	cbnz	r4, 8009856 <_malloc_r+0x82>
 8009808:	4629      	mov	r1, r5
 800980a:	4638      	mov	r0, r7
 800980c:	f7ff ffc2 	bl	8009794 <sbrk_aligned>
 8009810:	1c43      	adds	r3, r0, #1
 8009812:	4604      	mov	r4, r0
 8009814:	d14d      	bne.n	80098b2 <_malloc_r+0xde>
 8009816:	6834      	ldr	r4, [r6, #0]
 8009818:	4626      	mov	r6, r4
 800981a:	2e00      	cmp	r6, #0
 800981c:	d140      	bne.n	80098a0 <_malloc_r+0xcc>
 800981e:	6823      	ldr	r3, [r4, #0]
 8009820:	4631      	mov	r1, r6
 8009822:	4638      	mov	r0, r7
 8009824:	eb04 0803 	add.w	r8, r4, r3
 8009828:	f000 f848 	bl	80098bc <_sbrk_r>
 800982c:	4580      	cmp	r8, r0
 800982e:	d13a      	bne.n	80098a6 <_malloc_r+0xd2>
 8009830:	6821      	ldr	r1, [r4, #0]
 8009832:	3503      	adds	r5, #3
 8009834:	1a6d      	subs	r5, r5, r1
 8009836:	f025 0503 	bic.w	r5, r5, #3
 800983a:	3508      	adds	r5, #8
 800983c:	2d0c      	cmp	r5, #12
 800983e:	bf38      	it	cc
 8009840:	250c      	movcc	r5, #12
 8009842:	4629      	mov	r1, r5
 8009844:	4638      	mov	r0, r7
 8009846:	f7ff ffa5 	bl	8009794 <sbrk_aligned>
 800984a:	3001      	adds	r0, #1
 800984c:	d02b      	beq.n	80098a6 <_malloc_r+0xd2>
 800984e:	6823      	ldr	r3, [r4, #0]
 8009850:	442b      	add	r3, r5
 8009852:	6023      	str	r3, [r4, #0]
 8009854:	e00e      	b.n	8009874 <_malloc_r+0xa0>
 8009856:	6822      	ldr	r2, [r4, #0]
 8009858:	1b52      	subs	r2, r2, r5
 800985a:	d41e      	bmi.n	800989a <_malloc_r+0xc6>
 800985c:	2a0b      	cmp	r2, #11
 800985e:	d916      	bls.n	800988e <_malloc_r+0xba>
 8009860:	1961      	adds	r1, r4, r5
 8009862:	42a3      	cmp	r3, r4
 8009864:	6025      	str	r5, [r4, #0]
 8009866:	bf18      	it	ne
 8009868:	6059      	strne	r1, [r3, #4]
 800986a:	6863      	ldr	r3, [r4, #4]
 800986c:	bf08      	it	eq
 800986e:	6031      	streq	r1, [r6, #0]
 8009870:	5162      	str	r2, [r4, r5]
 8009872:	604b      	str	r3, [r1, #4]
 8009874:	4638      	mov	r0, r7
 8009876:	f104 060b 	add.w	r6, r4, #11
 800987a:	f000 f877 	bl	800996c <__malloc_unlock>
 800987e:	f026 0607 	bic.w	r6, r6, #7
 8009882:	1d23      	adds	r3, r4, #4
 8009884:	1af2      	subs	r2, r6, r3
 8009886:	d0b6      	beq.n	80097f6 <_malloc_r+0x22>
 8009888:	1b9b      	subs	r3, r3, r6
 800988a:	50a3      	str	r3, [r4, r2]
 800988c:	e7b3      	b.n	80097f6 <_malloc_r+0x22>
 800988e:	6862      	ldr	r2, [r4, #4]
 8009890:	42a3      	cmp	r3, r4
 8009892:	bf0c      	ite	eq
 8009894:	6032      	streq	r2, [r6, #0]
 8009896:	605a      	strne	r2, [r3, #4]
 8009898:	e7ec      	b.n	8009874 <_malloc_r+0xa0>
 800989a:	4623      	mov	r3, r4
 800989c:	6864      	ldr	r4, [r4, #4]
 800989e:	e7b2      	b.n	8009806 <_malloc_r+0x32>
 80098a0:	4634      	mov	r4, r6
 80098a2:	6876      	ldr	r6, [r6, #4]
 80098a4:	e7b9      	b.n	800981a <_malloc_r+0x46>
 80098a6:	230c      	movs	r3, #12
 80098a8:	603b      	str	r3, [r7, #0]
 80098aa:	4638      	mov	r0, r7
 80098ac:	f000 f85e 	bl	800996c <__malloc_unlock>
 80098b0:	e7a1      	b.n	80097f6 <_malloc_r+0x22>
 80098b2:	6025      	str	r5, [r4, #0]
 80098b4:	e7de      	b.n	8009874 <_malloc_r+0xa0>
 80098b6:	bf00      	nop
 80098b8:	200004bc 	.word	0x200004bc

080098bc <_sbrk_r>:
 80098bc:	b538      	push	{r3, r4, r5, lr}
 80098be:	4d06      	ldr	r5, [pc, #24]	; (80098d8 <_sbrk_r+0x1c>)
 80098c0:	2300      	movs	r3, #0
 80098c2:	4604      	mov	r4, r0
 80098c4:	4608      	mov	r0, r1
 80098c6:	602b      	str	r3, [r5, #0]
 80098c8:	f7f8 fa24 	bl	8001d14 <_sbrk>
 80098cc:	1c43      	adds	r3, r0, #1
 80098ce:	d102      	bne.n	80098d6 <_sbrk_r+0x1a>
 80098d0:	682b      	ldr	r3, [r5, #0]
 80098d2:	b103      	cbz	r3, 80098d6 <_sbrk_r+0x1a>
 80098d4:	6023      	str	r3, [r4, #0]
 80098d6:	bd38      	pop	{r3, r4, r5, pc}
 80098d8:	200004c4 	.word	0x200004c4

080098dc <__assert_func>:
 80098dc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80098de:	4614      	mov	r4, r2
 80098e0:	461a      	mov	r2, r3
 80098e2:	4b09      	ldr	r3, [pc, #36]	; (8009908 <__assert_func+0x2c>)
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	4605      	mov	r5, r0
 80098e8:	68d8      	ldr	r0, [r3, #12]
 80098ea:	b14c      	cbz	r4, 8009900 <__assert_func+0x24>
 80098ec:	4b07      	ldr	r3, [pc, #28]	; (800990c <__assert_func+0x30>)
 80098ee:	9100      	str	r1, [sp, #0]
 80098f0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80098f4:	4906      	ldr	r1, [pc, #24]	; (8009910 <__assert_func+0x34>)
 80098f6:	462b      	mov	r3, r5
 80098f8:	f000 f80e 	bl	8009918 <fiprintf>
 80098fc:	f000 fa64 	bl	8009dc8 <abort>
 8009900:	4b04      	ldr	r3, [pc, #16]	; (8009914 <__assert_func+0x38>)
 8009902:	461c      	mov	r4, r3
 8009904:	e7f3      	b.n	80098ee <__assert_func+0x12>
 8009906:	bf00      	nop
 8009908:	20000010 	.word	0x20000010
 800990c:	0800a6ac 	.word	0x0800a6ac
 8009910:	0800a6b9 	.word	0x0800a6b9
 8009914:	0800a6e7 	.word	0x0800a6e7

08009918 <fiprintf>:
 8009918:	b40e      	push	{r1, r2, r3}
 800991a:	b503      	push	{r0, r1, lr}
 800991c:	4601      	mov	r1, r0
 800991e:	ab03      	add	r3, sp, #12
 8009920:	4805      	ldr	r0, [pc, #20]	; (8009938 <fiprintf+0x20>)
 8009922:	f853 2b04 	ldr.w	r2, [r3], #4
 8009926:	6800      	ldr	r0, [r0, #0]
 8009928:	9301      	str	r3, [sp, #4]
 800992a:	f000 f84f 	bl	80099cc <_vfiprintf_r>
 800992e:	b002      	add	sp, #8
 8009930:	f85d eb04 	ldr.w	lr, [sp], #4
 8009934:	b003      	add	sp, #12
 8009936:	4770      	bx	lr
 8009938:	20000010 	.word	0x20000010

0800993c <__ascii_mbtowc>:
 800993c:	b082      	sub	sp, #8
 800993e:	b901      	cbnz	r1, 8009942 <__ascii_mbtowc+0x6>
 8009940:	a901      	add	r1, sp, #4
 8009942:	b142      	cbz	r2, 8009956 <__ascii_mbtowc+0x1a>
 8009944:	b14b      	cbz	r3, 800995a <__ascii_mbtowc+0x1e>
 8009946:	7813      	ldrb	r3, [r2, #0]
 8009948:	600b      	str	r3, [r1, #0]
 800994a:	7812      	ldrb	r2, [r2, #0]
 800994c:	1e10      	subs	r0, r2, #0
 800994e:	bf18      	it	ne
 8009950:	2001      	movne	r0, #1
 8009952:	b002      	add	sp, #8
 8009954:	4770      	bx	lr
 8009956:	4610      	mov	r0, r2
 8009958:	e7fb      	b.n	8009952 <__ascii_mbtowc+0x16>
 800995a:	f06f 0001 	mvn.w	r0, #1
 800995e:	e7f8      	b.n	8009952 <__ascii_mbtowc+0x16>

08009960 <__malloc_lock>:
 8009960:	4801      	ldr	r0, [pc, #4]	; (8009968 <__malloc_lock+0x8>)
 8009962:	f000 bbf1 	b.w	800a148 <__retarget_lock_acquire_recursive>
 8009966:	bf00      	nop
 8009968:	200004c8 	.word	0x200004c8

0800996c <__malloc_unlock>:
 800996c:	4801      	ldr	r0, [pc, #4]	; (8009974 <__malloc_unlock+0x8>)
 800996e:	f000 bbec 	b.w	800a14a <__retarget_lock_release_recursive>
 8009972:	bf00      	nop
 8009974:	200004c8 	.word	0x200004c8

08009978 <__sfputc_r>:
 8009978:	6893      	ldr	r3, [r2, #8]
 800997a:	3b01      	subs	r3, #1
 800997c:	2b00      	cmp	r3, #0
 800997e:	b410      	push	{r4}
 8009980:	6093      	str	r3, [r2, #8]
 8009982:	da08      	bge.n	8009996 <__sfputc_r+0x1e>
 8009984:	6994      	ldr	r4, [r2, #24]
 8009986:	42a3      	cmp	r3, r4
 8009988:	db01      	blt.n	800998e <__sfputc_r+0x16>
 800998a:	290a      	cmp	r1, #10
 800998c:	d103      	bne.n	8009996 <__sfputc_r+0x1e>
 800998e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009992:	f000 b94b 	b.w	8009c2c <__swbuf_r>
 8009996:	6813      	ldr	r3, [r2, #0]
 8009998:	1c58      	adds	r0, r3, #1
 800999a:	6010      	str	r0, [r2, #0]
 800999c:	7019      	strb	r1, [r3, #0]
 800999e:	4608      	mov	r0, r1
 80099a0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80099a4:	4770      	bx	lr

080099a6 <__sfputs_r>:
 80099a6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099a8:	4606      	mov	r6, r0
 80099aa:	460f      	mov	r7, r1
 80099ac:	4614      	mov	r4, r2
 80099ae:	18d5      	adds	r5, r2, r3
 80099b0:	42ac      	cmp	r4, r5
 80099b2:	d101      	bne.n	80099b8 <__sfputs_r+0x12>
 80099b4:	2000      	movs	r0, #0
 80099b6:	e007      	b.n	80099c8 <__sfputs_r+0x22>
 80099b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80099bc:	463a      	mov	r2, r7
 80099be:	4630      	mov	r0, r6
 80099c0:	f7ff ffda 	bl	8009978 <__sfputc_r>
 80099c4:	1c43      	adds	r3, r0, #1
 80099c6:	d1f3      	bne.n	80099b0 <__sfputs_r+0xa>
 80099c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080099cc <_vfiprintf_r>:
 80099cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099d0:	460d      	mov	r5, r1
 80099d2:	b09d      	sub	sp, #116	; 0x74
 80099d4:	4614      	mov	r4, r2
 80099d6:	4698      	mov	r8, r3
 80099d8:	4606      	mov	r6, r0
 80099da:	b118      	cbz	r0, 80099e4 <_vfiprintf_r+0x18>
 80099dc:	6983      	ldr	r3, [r0, #24]
 80099de:	b90b      	cbnz	r3, 80099e4 <_vfiprintf_r+0x18>
 80099e0:	f000 fb14 	bl	800a00c <__sinit>
 80099e4:	4b89      	ldr	r3, [pc, #548]	; (8009c0c <_vfiprintf_r+0x240>)
 80099e6:	429d      	cmp	r5, r3
 80099e8:	d11b      	bne.n	8009a22 <_vfiprintf_r+0x56>
 80099ea:	6875      	ldr	r5, [r6, #4]
 80099ec:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80099ee:	07d9      	lsls	r1, r3, #31
 80099f0:	d405      	bmi.n	80099fe <_vfiprintf_r+0x32>
 80099f2:	89ab      	ldrh	r3, [r5, #12]
 80099f4:	059a      	lsls	r2, r3, #22
 80099f6:	d402      	bmi.n	80099fe <_vfiprintf_r+0x32>
 80099f8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80099fa:	f000 fba5 	bl	800a148 <__retarget_lock_acquire_recursive>
 80099fe:	89ab      	ldrh	r3, [r5, #12]
 8009a00:	071b      	lsls	r3, r3, #28
 8009a02:	d501      	bpl.n	8009a08 <_vfiprintf_r+0x3c>
 8009a04:	692b      	ldr	r3, [r5, #16]
 8009a06:	b9eb      	cbnz	r3, 8009a44 <_vfiprintf_r+0x78>
 8009a08:	4629      	mov	r1, r5
 8009a0a:	4630      	mov	r0, r6
 8009a0c:	f000 f96e 	bl	8009cec <__swsetup_r>
 8009a10:	b1c0      	cbz	r0, 8009a44 <_vfiprintf_r+0x78>
 8009a12:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009a14:	07dc      	lsls	r4, r3, #31
 8009a16:	d50e      	bpl.n	8009a36 <_vfiprintf_r+0x6a>
 8009a18:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009a1c:	b01d      	add	sp, #116	; 0x74
 8009a1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a22:	4b7b      	ldr	r3, [pc, #492]	; (8009c10 <_vfiprintf_r+0x244>)
 8009a24:	429d      	cmp	r5, r3
 8009a26:	d101      	bne.n	8009a2c <_vfiprintf_r+0x60>
 8009a28:	68b5      	ldr	r5, [r6, #8]
 8009a2a:	e7df      	b.n	80099ec <_vfiprintf_r+0x20>
 8009a2c:	4b79      	ldr	r3, [pc, #484]	; (8009c14 <_vfiprintf_r+0x248>)
 8009a2e:	429d      	cmp	r5, r3
 8009a30:	bf08      	it	eq
 8009a32:	68f5      	ldreq	r5, [r6, #12]
 8009a34:	e7da      	b.n	80099ec <_vfiprintf_r+0x20>
 8009a36:	89ab      	ldrh	r3, [r5, #12]
 8009a38:	0598      	lsls	r0, r3, #22
 8009a3a:	d4ed      	bmi.n	8009a18 <_vfiprintf_r+0x4c>
 8009a3c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009a3e:	f000 fb84 	bl	800a14a <__retarget_lock_release_recursive>
 8009a42:	e7e9      	b.n	8009a18 <_vfiprintf_r+0x4c>
 8009a44:	2300      	movs	r3, #0
 8009a46:	9309      	str	r3, [sp, #36]	; 0x24
 8009a48:	2320      	movs	r3, #32
 8009a4a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009a4e:	f8cd 800c 	str.w	r8, [sp, #12]
 8009a52:	2330      	movs	r3, #48	; 0x30
 8009a54:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009c18 <_vfiprintf_r+0x24c>
 8009a58:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009a5c:	f04f 0901 	mov.w	r9, #1
 8009a60:	4623      	mov	r3, r4
 8009a62:	469a      	mov	sl, r3
 8009a64:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009a68:	b10a      	cbz	r2, 8009a6e <_vfiprintf_r+0xa2>
 8009a6a:	2a25      	cmp	r2, #37	; 0x25
 8009a6c:	d1f9      	bne.n	8009a62 <_vfiprintf_r+0x96>
 8009a6e:	ebba 0b04 	subs.w	fp, sl, r4
 8009a72:	d00b      	beq.n	8009a8c <_vfiprintf_r+0xc0>
 8009a74:	465b      	mov	r3, fp
 8009a76:	4622      	mov	r2, r4
 8009a78:	4629      	mov	r1, r5
 8009a7a:	4630      	mov	r0, r6
 8009a7c:	f7ff ff93 	bl	80099a6 <__sfputs_r>
 8009a80:	3001      	adds	r0, #1
 8009a82:	f000 80aa 	beq.w	8009bda <_vfiprintf_r+0x20e>
 8009a86:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009a88:	445a      	add	r2, fp
 8009a8a:	9209      	str	r2, [sp, #36]	; 0x24
 8009a8c:	f89a 3000 	ldrb.w	r3, [sl]
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	f000 80a2 	beq.w	8009bda <_vfiprintf_r+0x20e>
 8009a96:	2300      	movs	r3, #0
 8009a98:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009a9c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009aa0:	f10a 0a01 	add.w	sl, sl, #1
 8009aa4:	9304      	str	r3, [sp, #16]
 8009aa6:	9307      	str	r3, [sp, #28]
 8009aa8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009aac:	931a      	str	r3, [sp, #104]	; 0x68
 8009aae:	4654      	mov	r4, sl
 8009ab0:	2205      	movs	r2, #5
 8009ab2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009ab6:	4858      	ldr	r0, [pc, #352]	; (8009c18 <_vfiprintf_r+0x24c>)
 8009ab8:	f7f6 fb9a 	bl	80001f0 <memchr>
 8009abc:	9a04      	ldr	r2, [sp, #16]
 8009abe:	b9d8      	cbnz	r0, 8009af8 <_vfiprintf_r+0x12c>
 8009ac0:	06d1      	lsls	r1, r2, #27
 8009ac2:	bf44      	itt	mi
 8009ac4:	2320      	movmi	r3, #32
 8009ac6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009aca:	0713      	lsls	r3, r2, #28
 8009acc:	bf44      	itt	mi
 8009ace:	232b      	movmi	r3, #43	; 0x2b
 8009ad0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009ad4:	f89a 3000 	ldrb.w	r3, [sl]
 8009ad8:	2b2a      	cmp	r3, #42	; 0x2a
 8009ada:	d015      	beq.n	8009b08 <_vfiprintf_r+0x13c>
 8009adc:	9a07      	ldr	r2, [sp, #28]
 8009ade:	4654      	mov	r4, sl
 8009ae0:	2000      	movs	r0, #0
 8009ae2:	f04f 0c0a 	mov.w	ip, #10
 8009ae6:	4621      	mov	r1, r4
 8009ae8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009aec:	3b30      	subs	r3, #48	; 0x30
 8009aee:	2b09      	cmp	r3, #9
 8009af0:	d94e      	bls.n	8009b90 <_vfiprintf_r+0x1c4>
 8009af2:	b1b0      	cbz	r0, 8009b22 <_vfiprintf_r+0x156>
 8009af4:	9207      	str	r2, [sp, #28]
 8009af6:	e014      	b.n	8009b22 <_vfiprintf_r+0x156>
 8009af8:	eba0 0308 	sub.w	r3, r0, r8
 8009afc:	fa09 f303 	lsl.w	r3, r9, r3
 8009b00:	4313      	orrs	r3, r2
 8009b02:	9304      	str	r3, [sp, #16]
 8009b04:	46a2      	mov	sl, r4
 8009b06:	e7d2      	b.n	8009aae <_vfiprintf_r+0xe2>
 8009b08:	9b03      	ldr	r3, [sp, #12]
 8009b0a:	1d19      	adds	r1, r3, #4
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	9103      	str	r1, [sp, #12]
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	bfbb      	ittet	lt
 8009b14:	425b      	neglt	r3, r3
 8009b16:	f042 0202 	orrlt.w	r2, r2, #2
 8009b1a:	9307      	strge	r3, [sp, #28]
 8009b1c:	9307      	strlt	r3, [sp, #28]
 8009b1e:	bfb8      	it	lt
 8009b20:	9204      	strlt	r2, [sp, #16]
 8009b22:	7823      	ldrb	r3, [r4, #0]
 8009b24:	2b2e      	cmp	r3, #46	; 0x2e
 8009b26:	d10c      	bne.n	8009b42 <_vfiprintf_r+0x176>
 8009b28:	7863      	ldrb	r3, [r4, #1]
 8009b2a:	2b2a      	cmp	r3, #42	; 0x2a
 8009b2c:	d135      	bne.n	8009b9a <_vfiprintf_r+0x1ce>
 8009b2e:	9b03      	ldr	r3, [sp, #12]
 8009b30:	1d1a      	adds	r2, r3, #4
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	9203      	str	r2, [sp, #12]
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	bfb8      	it	lt
 8009b3a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8009b3e:	3402      	adds	r4, #2
 8009b40:	9305      	str	r3, [sp, #20]
 8009b42:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009c28 <_vfiprintf_r+0x25c>
 8009b46:	7821      	ldrb	r1, [r4, #0]
 8009b48:	2203      	movs	r2, #3
 8009b4a:	4650      	mov	r0, sl
 8009b4c:	f7f6 fb50 	bl	80001f0 <memchr>
 8009b50:	b140      	cbz	r0, 8009b64 <_vfiprintf_r+0x198>
 8009b52:	2340      	movs	r3, #64	; 0x40
 8009b54:	eba0 000a 	sub.w	r0, r0, sl
 8009b58:	fa03 f000 	lsl.w	r0, r3, r0
 8009b5c:	9b04      	ldr	r3, [sp, #16]
 8009b5e:	4303      	orrs	r3, r0
 8009b60:	3401      	adds	r4, #1
 8009b62:	9304      	str	r3, [sp, #16]
 8009b64:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b68:	482c      	ldr	r0, [pc, #176]	; (8009c1c <_vfiprintf_r+0x250>)
 8009b6a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009b6e:	2206      	movs	r2, #6
 8009b70:	f7f6 fb3e 	bl	80001f0 <memchr>
 8009b74:	2800      	cmp	r0, #0
 8009b76:	d03f      	beq.n	8009bf8 <_vfiprintf_r+0x22c>
 8009b78:	4b29      	ldr	r3, [pc, #164]	; (8009c20 <_vfiprintf_r+0x254>)
 8009b7a:	bb1b      	cbnz	r3, 8009bc4 <_vfiprintf_r+0x1f8>
 8009b7c:	9b03      	ldr	r3, [sp, #12]
 8009b7e:	3307      	adds	r3, #7
 8009b80:	f023 0307 	bic.w	r3, r3, #7
 8009b84:	3308      	adds	r3, #8
 8009b86:	9303      	str	r3, [sp, #12]
 8009b88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b8a:	443b      	add	r3, r7
 8009b8c:	9309      	str	r3, [sp, #36]	; 0x24
 8009b8e:	e767      	b.n	8009a60 <_vfiprintf_r+0x94>
 8009b90:	fb0c 3202 	mla	r2, ip, r2, r3
 8009b94:	460c      	mov	r4, r1
 8009b96:	2001      	movs	r0, #1
 8009b98:	e7a5      	b.n	8009ae6 <_vfiprintf_r+0x11a>
 8009b9a:	2300      	movs	r3, #0
 8009b9c:	3401      	adds	r4, #1
 8009b9e:	9305      	str	r3, [sp, #20]
 8009ba0:	4619      	mov	r1, r3
 8009ba2:	f04f 0c0a 	mov.w	ip, #10
 8009ba6:	4620      	mov	r0, r4
 8009ba8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009bac:	3a30      	subs	r2, #48	; 0x30
 8009bae:	2a09      	cmp	r2, #9
 8009bb0:	d903      	bls.n	8009bba <_vfiprintf_r+0x1ee>
 8009bb2:	2b00      	cmp	r3, #0
 8009bb4:	d0c5      	beq.n	8009b42 <_vfiprintf_r+0x176>
 8009bb6:	9105      	str	r1, [sp, #20]
 8009bb8:	e7c3      	b.n	8009b42 <_vfiprintf_r+0x176>
 8009bba:	fb0c 2101 	mla	r1, ip, r1, r2
 8009bbe:	4604      	mov	r4, r0
 8009bc0:	2301      	movs	r3, #1
 8009bc2:	e7f0      	b.n	8009ba6 <_vfiprintf_r+0x1da>
 8009bc4:	ab03      	add	r3, sp, #12
 8009bc6:	9300      	str	r3, [sp, #0]
 8009bc8:	462a      	mov	r2, r5
 8009bca:	4b16      	ldr	r3, [pc, #88]	; (8009c24 <_vfiprintf_r+0x258>)
 8009bcc:	a904      	add	r1, sp, #16
 8009bce:	4630      	mov	r0, r6
 8009bd0:	f7fd ff9c 	bl	8007b0c <_printf_float>
 8009bd4:	4607      	mov	r7, r0
 8009bd6:	1c78      	adds	r0, r7, #1
 8009bd8:	d1d6      	bne.n	8009b88 <_vfiprintf_r+0x1bc>
 8009bda:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009bdc:	07d9      	lsls	r1, r3, #31
 8009bde:	d405      	bmi.n	8009bec <_vfiprintf_r+0x220>
 8009be0:	89ab      	ldrh	r3, [r5, #12]
 8009be2:	059a      	lsls	r2, r3, #22
 8009be4:	d402      	bmi.n	8009bec <_vfiprintf_r+0x220>
 8009be6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009be8:	f000 faaf 	bl	800a14a <__retarget_lock_release_recursive>
 8009bec:	89ab      	ldrh	r3, [r5, #12]
 8009bee:	065b      	lsls	r3, r3, #25
 8009bf0:	f53f af12 	bmi.w	8009a18 <_vfiprintf_r+0x4c>
 8009bf4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009bf6:	e711      	b.n	8009a1c <_vfiprintf_r+0x50>
 8009bf8:	ab03      	add	r3, sp, #12
 8009bfa:	9300      	str	r3, [sp, #0]
 8009bfc:	462a      	mov	r2, r5
 8009bfe:	4b09      	ldr	r3, [pc, #36]	; (8009c24 <_vfiprintf_r+0x258>)
 8009c00:	a904      	add	r1, sp, #16
 8009c02:	4630      	mov	r0, r6
 8009c04:	f7fe fa26 	bl	8008054 <_printf_i>
 8009c08:	e7e4      	b.n	8009bd4 <_vfiprintf_r+0x208>
 8009c0a:	bf00      	nop
 8009c0c:	0800a824 	.word	0x0800a824
 8009c10:	0800a844 	.word	0x0800a844
 8009c14:	0800a804 	.word	0x0800a804
 8009c18:	0800a6f2 	.word	0x0800a6f2
 8009c1c:	0800a6fc 	.word	0x0800a6fc
 8009c20:	08007b0d 	.word	0x08007b0d
 8009c24:	080099a7 	.word	0x080099a7
 8009c28:	0800a6f8 	.word	0x0800a6f8

08009c2c <__swbuf_r>:
 8009c2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c2e:	460e      	mov	r6, r1
 8009c30:	4614      	mov	r4, r2
 8009c32:	4605      	mov	r5, r0
 8009c34:	b118      	cbz	r0, 8009c3e <__swbuf_r+0x12>
 8009c36:	6983      	ldr	r3, [r0, #24]
 8009c38:	b90b      	cbnz	r3, 8009c3e <__swbuf_r+0x12>
 8009c3a:	f000 f9e7 	bl	800a00c <__sinit>
 8009c3e:	4b21      	ldr	r3, [pc, #132]	; (8009cc4 <__swbuf_r+0x98>)
 8009c40:	429c      	cmp	r4, r3
 8009c42:	d12b      	bne.n	8009c9c <__swbuf_r+0x70>
 8009c44:	686c      	ldr	r4, [r5, #4]
 8009c46:	69a3      	ldr	r3, [r4, #24]
 8009c48:	60a3      	str	r3, [r4, #8]
 8009c4a:	89a3      	ldrh	r3, [r4, #12]
 8009c4c:	071a      	lsls	r2, r3, #28
 8009c4e:	d52f      	bpl.n	8009cb0 <__swbuf_r+0x84>
 8009c50:	6923      	ldr	r3, [r4, #16]
 8009c52:	b36b      	cbz	r3, 8009cb0 <__swbuf_r+0x84>
 8009c54:	6923      	ldr	r3, [r4, #16]
 8009c56:	6820      	ldr	r0, [r4, #0]
 8009c58:	1ac0      	subs	r0, r0, r3
 8009c5a:	6963      	ldr	r3, [r4, #20]
 8009c5c:	b2f6      	uxtb	r6, r6
 8009c5e:	4283      	cmp	r3, r0
 8009c60:	4637      	mov	r7, r6
 8009c62:	dc04      	bgt.n	8009c6e <__swbuf_r+0x42>
 8009c64:	4621      	mov	r1, r4
 8009c66:	4628      	mov	r0, r5
 8009c68:	f000 f93c 	bl	8009ee4 <_fflush_r>
 8009c6c:	bb30      	cbnz	r0, 8009cbc <__swbuf_r+0x90>
 8009c6e:	68a3      	ldr	r3, [r4, #8]
 8009c70:	3b01      	subs	r3, #1
 8009c72:	60a3      	str	r3, [r4, #8]
 8009c74:	6823      	ldr	r3, [r4, #0]
 8009c76:	1c5a      	adds	r2, r3, #1
 8009c78:	6022      	str	r2, [r4, #0]
 8009c7a:	701e      	strb	r6, [r3, #0]
 8009c7c:	6963      	ldr	r3, [r4, #20]
 8009c7e:	3001      	adds	r0, #1
 8009c80:	4283      	cmp	r3, r0
 8009c82:	d004      	beq.n	8009c8e <__swbuf_r+0x62>
 8009c84:	89a3      	ldrh	r3, [r4, #12]
 8009c86:	07db      	lsls	r3, r3, #31
 8009c88:	d506      	bpl.n	8009c98 <__swbuf_r+0x6c>
 8009c8a:	2e0a      	cmp	r6, #10
 8009c8c:	d104      	bne.n	8009c98 <__swbuf_r+0x6c>
 8009c8e:	4621      	mov	r1, r4
 8009c90:	4628      	mov	r0, r5
 8009c92:	f000 f927 	bl	8009ee4 <_fflush_r>
 8009c96:	b988      	cbnz	r0, 8009cbc <__swbuf_r+0x90>
 8009c98:	4638      	mov	r0, r7
 8009c9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009c9c:	4b0a      	ldr	r3, [pc, #40]	; (8009cc8 <__swbuf_r+0x9c>)
 8009c9e:	429c      	cmp	r4, r3
 8009ca0:	d101      	bne.n	8009ca6 <__swbuf_r+0x7a>
 8009ca2:	68ac      	ldr	r4, [r5, #8]
 8009ca4:	e7cf      	b.n	8009c46 <__swbuf_r+0x1a>
 8009ca6:	4b09      	ldr	r3, [pc, #36]	; (8009ccc <__swbuf_r+0xa0>)
 8009ca8:	429c      	cmp	r4, r3
 8009caa:	bf08      	it	eq
 8009cac:	68ec      	ldreq	r4, [r5, #12]
 8009cae:	e7ca      	b.n	8009c46 <__swbuf_r+0x1a>
 8009cb0:	4621      	mov	r1, r4
 8009cb2:	4628      	mov	r0, r5
 8009cb4:	f000 f81a 	bl	8009cec <__swsetup_r>
 8009cb8:	2800      	cmp	r0, #0
 8009cba:	d0cb      	beq.n	8009c54 <__swbuf_r+0x28>
 8009cbc:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8009cc0:	e7ea      	b.n	8009c98 <__swbuf_r+0x6c>
 8009cc2:	bf00      	nop
 8009cc4:	0800a824 	.word	0x0800a824
 8009cc8:	0800a844 	.word	0x0800a844
 8009ccc:	0800a804 	.word	0x0800a804

08009cd0 <__ascii_wctomb>:
 8009cd0:	b149      	cbz	r1, 8009ce6 <__ascii_wctomb+0x16>
 8009cd2:	2aff      	cmp	r2, #255	; 0xff
 8009cd4:	bf85      	ittet	hi
 8009cd6:	238a      	movhi	r3, #138	; 0x8a
 8009cd8:	6003      	strhi	r3, [r0, #0]
 8009cda:	700a      	strbls	r2, [r1, #0]
 8009cdc:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8009ce0:	bf98      	it	ls
 8009ce2:	2001      	movls	r0, #1
 8009ce4:	4770      	bx	lr
 8009ce6:	4608      	mov	r0, r1
 8009ce8:	4770      	bx	lr
	...

08009cec <__swsetup_r>:
 8009cec:	4b32      	ldr	r3, [pc, #200]	; (8009db8 <__swsetup_r+0xcc>)
 8009cee:	b570      	push	{r4, r5, r6, lr}
 8009cf0:	681d      	ldr	r5, [r3, #0]
 8009cf2:	4606      	mov	r6, r0
 8009cf4:	460c      	mov	r4, r1
 8009cf6:	b125      	cbz	r5, 8009d02 <__swsetup_r+0x16>
 8009cf8:	69ab      	ldr	r3, [r5, #24]
 8009cfa:	b913      	cbnz	r3, 8009d02 <__swsetup_r+0x16>
 8009cfc:	4628      	mov	r0, r5
 8009cfe:	f000 f985 	bl	800a00c <__sinit>
 8009d02:	4b2e      	ldr	r3, [pc, #184]	; (8009dbc <__swsetup_r+0xd0>)
 8009d04:	429c      	cmp	r4, r3
 8009d06:	d10f      	bne.n	8009d28 <__swsetup_r+0x3c>
 8009d08:	686c      	ldr	r4, [r5, #4]
 8009d0a:	89a3      	ldrh	r3, [r4, #12]
 8009d0c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009d10:	0719      	lsls	r1, r3, #28
 8009d12:	d42c      	bmi.n	8009d6e <__swsetup_r+0x82>
 8009d14:	06dd      	lsls	r5, r3, #27
 8009d16:	d411      	bmi.n	8009d3c <__swsetup_r+0x50>
 8009d18:	2309      	movs	r3, #9
 8009d1a:	6033      	str	r3, [r6, #0]
 8009d1c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009d20:	81a3      	strh	r3, [r4, #12]
 8009d22:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009d26:	e03e      	b.n	8009da6 <__swsetup_r+0xba>
 8009d28:	4b25      	ldr	r3, [pc, #148]	; (8009dc0 <__swsetup_r+0xd4>)
 8009d2a:	429c      	cmp	r4, r3
 8009d2c:	d101      	bne.n	8009d32 <__swsetup_r+0x46>
 8009d2e:	68ac      	ldr	r4, [r5, #8]
 8009d30:	e7eb      	b.n	8009d0a <__swsetup_r+0x1e>
 8009d32:	4b24      	ldr	r3, [pc, #144]	; (8009dc4 <__swsetup_r+0xd8>)
 8009d34:	429c      	cmp	r4, r3
 8009d36:	bf08      	it	eq
 8009d38:	68ec      	ldreq	r4, [r5, #12]
 8009d3a:	e7e6      	b.n	8009d0a <__swsetup_r+0x1e>
 8009d3c:	0758      	lsls	r0, r3, #29
 8009d3e:	d512      	bpl.n	8009d66 <__swsetup_r+0x7a>
 8009d40:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009d42:	b141      	cbz	r1, 8009d56 <__swsetup_r+0x6a>
 8009d44:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009d48:	4299      	cmp	r1, r3
 8009d4a:	d002      	beq.n	8009d52 <__swsetup_r+0x66>
 8009d4c:	4630      	mov	r0, r6
 8009d4e:	f7ff fcd5 	bl	80096fc <_free_r>
 8009d52:	2300      	movs	r3, #0
 8009d54:	6363      	str	r3, [r4, #52]	; 0x34
 8009d56:	89a3      	ldrh	r3, [r4, #12]
 8009d58:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009d5c:	81a3      	strh	r3, [r4, #12]
 8009d5e:	2300      	movs	r3, #0
 8009d60:	6063      	str	r3, [r4, #4]
 8009d62:	6923      	ldr	r3, [r4, #16]
 8009d64:	6023      	str	r3, [r4, #0]
 8009d66:	89a3      	ldrh	r3, [r4, #12]
 8009d68:	f043 0308 	orr.w	r3, r3, #8
 8009d6c:	81a3      	strh	r3, [r4, #12]
 8009d6e:	6923      	ldr	r3, [r4, #16]
 8009d70:	b94b      	cbnz	r3, 8009d86 <__swsetup_r+0x9a>
 8009d72:	89a3      	ldrh	r3, [r4, #12]
 8009d74:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009d78:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009d7c:	d003      	beq.n	8009d86 <__swsetup_r+0x9a>
 8009d7e:	4621      	mov	r1, r4
 8009d80:	4630      	mov	r0, r6
 8009d82:	f000 fa09 	bl	800a198 <__smakebuf_r>
 8009d86:	89a0      	ldrh	r0, [r4, #12]
 8009d88:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009d8c:	f010 0301 	ands.w	r3, r0, #1
 8009d90:	d00a      	beq.n	8009da8 <__swsetup_r+0xbc>
 8009d92:	2300      	movs	r3, #0
 8009d94:	60a3      	str	r3, [r4, #8]
 8009d96:	6963      	ldr	r3, [r4, #20]
 8009d98:	425b      	negs	r3, r3
 8009d9a:	61a3      	str	r3, [r4, #24]
 8009d9c:	6923      	ldr	r3, [r4, #16]
 8009d9e:	b943      	cbnz	r3, 8009db2 <__swsetup_r+0xc6>
 8009da0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009da4:	d1ba      	bne.n	8009d1c <__swsetup_r+0x30>
 8009da6:	bd70      	pop	{r4, r5, r6, pc}
 8009da8:	0781      	lsls	r1, r0, #30
 8009daa:	bf58      	it	pl
 8009dac:	6963      	ldrpl	r3, [r4, #20]
 8009dae:	60a3      	str	r3, [r4, #8]
 8009db0:	e7f4      	b.n	8009d9c <__swsetup_r+0xb0>
 8009db2:	2000      	movs	r0, #0
 8009db4:	e7f7      	b.n	8009da6 <__swsetup_r+0xba>
 8009db6:	bf00      	nop
 8009db8:	20000010 	.word	0x20000010
 8009dbc:	0800a824 	.word	0x0800a824
 8009dc0:	0800a844 	.word	0x0800a844
 8009dc4:	0800a804 	.word	0x0800a804

08009dc8 <abort>:
 8009dc8:	b508      	push	{r3, lr}
 8009dca:	2006      	movs	r0, #6
 8009dcc:	f000 fa4c 	bl	800a268 <raise>
 8009dd0:	2001      	movs	r0, #1
 8009dd2:	f7f7 ff27 	bl	8001c24 <_exit>
	...

08009dd8 <__sflush_r>:
 8009dd8:	898a      	ldrh	r2, [r1, #12]
 8009dda:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009dde:	4605      	mov	r5, r0
 8009de0:	0710      	lsls	r0, r2, #28
 8009de2:	460c      	mov	r4, r1
 8009de4:	d458      	bmi.n	8009e98 <__sflush_r+0xc0>
 8009de6:	684b      	ldr	r3, [r1, #4]
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	dc05      	bgt.n	8009df8 <__sflush_r+0x20>
 8009dec:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	dc02      	bgt.n	8009df8 <__sflush_r+0x20>
 8009df2:	2000      	movs	r0, #0
 8009df4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009df8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009dfa:	2e00      	cmp	r6, #0
 8009dfc:	d0f9      	beq.n	8009df2 <__sflush_r+0x1a>
 8009dfe:	2300      	movs	r3, #0
 8009e00:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009e04:	682f      	ldr	r7, [r5, #0]
 8009e06:	602b      	str	r3, [r5, #0]
 8009e08:	d032      	beq.n	8009e70 <__sflush_r+0x98>
 8009e0a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009e0c:	89a3      	ldrh	r3, [r4, #12]
 8009e0e:	075a      	lsls	r2, r3, #29
 8009e10:	d505      	bpl.n	8009e1e <__sflush_r+0x46>
 8009e12:	6863      	ldr	r3, [r4, #4]
 8009e14:	1ac0      	subs	r0, r0, r3
 8009e16:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009e18:	b10b      	cbz	r3, 8009e1e <__sflush_r+0x46>
 8009e1a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009e1c:	1ac0      	subs	r0, r0, r3
 8009e1e:	2300      	movs	r3, #0
 8009e20:	4602      	mov	r2, r0
 8009e22:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009e24:	6a21      	ldr	r1, [r4, #32]
 8009e26:	4628      	mov	r0, r5
 8009e28:	47b0      	blx	r6
 8009e2a:	1c43      	adds	r3, r0, #1
 8009e2c:	89a3      	ldrh	r3, [r4, #12]
 8009e2e:	d106      	bne.n	8009e3e <__sflush_r+0x66>
 8009e30:	6829      	ldr	r1, [r5, #0]
 8009e32:	291d      	cmp	r1, #29
 8009e34:	d82c      	bhi.n	8009e90 <__sflush_r+0xb8>
 8009e36:	4a2a      	ldr	r2, [pc, #168]	; (8009ee0 <__sflush_r+0x108>)
 8009e38:	40ca      	lsrs	r2, r1
 8009e3a:	07d6      	lsls	r6, r2, #31
 8009e3c:	d528      	bpl.n	8009e90 <__sflush_r+0xb8>
 8009e3e:	2200      	movs	r2, #0
 8009e40:	6062      	str	r2, [r4, #4]
 8009e42:	04d9      	lsls	r1, r3, #19
 8009e44:	6922      	ldr	r2, [r4, #16]
 8009e46:	6022      	str	r2, [r4, #0]
 8009e48:	d504      	bpl.n	8009e54 <__sflush_r+0x7c>
 8009e4a:	1c42      	adds	r2, r0, #1
 8009e4c:	d101      	bne.n	8009e52 <__sflush_r+0x7a>
 8009e4e:	682b      	ldr	r3, [r5, #0]
 8009e50:	b903      	cbnz	r3, 8009e54 <__sflush_r+0x7c>
 8009e52:	6560      	str	r0, [r4, #84]	; 0x54
 8009e54:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009e56:	602f      	str	r7, [r5, #0]
 8009e58:	2900      	cmp	r1, #0
 8009e5a:	d0ca      	beq.n	8009df2 <__sflush_r+0x1a>
 8009e5c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009e60:	4299      	cmp	r1, r3
 8009e62:	d002      	beq.n	8009e6a <__sflush_r+0x92>
 8009e64:	4628      	mov	r0, r5
 8009e66:	f7ff fc49 	bl	80096fc <_free_r>
 8009e6a:	2000      	movs	r0, #0
 8009e6c:	6360      	str	r0, [r4, #52]	; 0x34
 8009e6e:	e7c1      	b.n	8009df4 <__sflush_r+0x1c>
 8009e70:	6a21      	ldr	r1, [r4, #32]
 8009e72:	2301      	movs	r3, #1
 8009e74:	4628      	mov	r0, r5
 8009e76:	47b0      	blx	r6
 8009e78:	1c41      	adds	r1, r0, #1
 8009e7a:	d1c7      	bne.n	8009e0c <__sflush_r+0x34>
 8009e7c:	682b      	ldr	r3, [r5, #0]
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	d0c4      	beq.n	8009e0c <__sflush_r+0x34>
 8009e82:	2b1d      	cmp	r3, #29
 8009e84:	d001      	beq.n	8009e8a <__sflush_r+0xb2>
 8009e86:	2b16      	cmp	r3, #22
 8009e88:	d101      	bne.n	8009e8e <__sflush_r+0xb6>
 8009e8a:	602f      	str	r7, [r5, #0]
 8009e8c:	e7b1      	b.n	8009df2 <__sflush_r+0x1a>
 8009e8e:	89a3      	ldrh	r3, [r4, #12]
 8009e90:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009e94:	81a3      	strh	r3, [r4, #12]
 8009e96:	e7ad      	b.n	8009df4 <__sflush_r+0x1c>
 8009e98:	690f      	ldr	r7, [r1, #16]
 8009e9a:	2f00      	cmp	r7, #0
 8009e9c:	d0a9      	beq.n	8009df2 <__sflush_r+0x1a>
 8009e9e:	0793      	lsls	r3, r2, #30
 8009ea0:	680e      	ldr	r6, [r1, #0]
 8009ea2:	bf08      	it	eq
 8009ea4:	694b      	ldreq	r3, [r1, #20]
 8009ea6:	600f      	str	r7, [r1, #0]
 8009ea8:	bf18      	it	ne
 8009eaa:	2300      	movne	r3, #0
 8009eac:	eba6 0807 	sub.w	r8, r6, r7
 8009eb0:	608b      	str	r3, [r1, #8]
 8009eb2:	f1b8 0f00 	cmp.w	r8, #0
 8009eb6:	dd9c      	ble.n	8009df2 <__sflush_r+0x1a>
 8009eb8:	6a21      	ldr	r1, [r4, #32]
 8009eba:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009ebc:	4643      	mov	r3, r8
 8009ebe:	463a      	mov	r2, r7
 8009ec0:	4628      	mov	r0, r5
 8009ec2:	47b0      	blx	r6
 8009ec4:	2800      	cmp	r0, #0
 8009ec6:	dc06      	bgt.n	8009ed6 <__sflush_r+0xfe>
 8009ec8:	89a3      	ldrh	r3, [r4, #12]
 8009eca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009ece:	81a3      	strh	r3, [r4, #12]
 8009ed0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009ed4:	e78e      	b.n	8009df4 <__sflush_r+0x1c>
 8009ed6:	4407      	add	r7, r0
 8009ed8:	eba8 0800 	sub.w	r8, r8, r0
 8009edc:	e7e9      	b.n	8009eb2 <__sflush_r+0xda>
 8009ede:	bf00      	nop
 8009ee0:	20400001 	.word	0x20400001

08009ee4 <_fflush_r>:
 8009ee4:	b538      	push	{r3, r4, r5, lr}
 8009ee6:	690b      	ldr	r3, [r1, #16]
 8009ee8:	4605      	mov	r5, r0
 8009eea:	460c      	mov	r4, r1
 8009eec:	b913      	cbnz	r3, 8009ef4 <_fflush_r+0x10>
 8009eee:	2500      	movs	r5, #0
 8009ef0:	4628      	mov	r0, r5
 8009ef2:	bd38      	pop	{r3, r4, r5, pc}
 8009ef4:	b118      	cbz	r0, 8009efe <_fflush_r+0x1a>
 8009ef6:	6983      	ldr	r3, [r0, #24]
 8009ef8:	b90b      	cbnz	r3, 8009efe <_fflush_r+0x1a>
 8009efa:	f000 f887 	bl	800a00c <__sinit>
 8009efe:	4b14      	ldr	r3, [pc, #80]	; (8009f50 <_fflush_r+0x6c>)
 8009f00:	429c      	cmp	r4, r3
 8009f02:	d11b      	bne.n	8009f3c <_fflush_r+0x58>
 8009f04:	686c      	ldr	r4, [r5, #4]
 8009f06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d0ef      	beq.n	8009eee <_fflush_r+0xa>
 8009f0e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009f10:	07d0      	lsls	r0, r2, #31
 8009f12:	d404      	bmi.n	8009f1e <_fflush_r+0x3a>
 8009f14:	0599      	lsls	r1, r3, #22
 8009f16:	d402      	bmi.n	8009f1e <_fflush_r+0x3a>
 8009f18:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009f1a:	f000 f915 	bl	800a148 <__retarget_lock_acquire_recursive>
 8009f1e:	4628      	mov	r0, r5
 8009f20:	4621      	mov	r1, r4
 8009f22:	f7ff ff59 	bl	8009dd8 <__sflush_r>
 8009f26:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009f28:	07da      	lsls	r2, r3, #31
 8009f2a:	4605      	mov	r5, r0
 8009f2c:	d4e0      	bmi.n	8009ef0 <_fflush_r+0xc>
 8009f2e:	89a3      	ldrh	r3, [r4, #12]
 8009f30:	059b      	lsls	r3, r3, #22
 8009f32:	d4dd      	bmi.n	8009ef0 <_fflush_r+0xc>
 8009f34:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009f36:	f000 f908 	bl	800a14a <__retarget_lock_release_recursive>
 8009f3a:	e7d9      	b.n	8009ef0 <_fflush_r+0xc>
 8009f3c:	4b05      	ldr	r3, [pc, #20]	; (8009f54 <_fflush_r+0x70>)
 8009f3e:	429c      	cmp	r4, r3
 8009f40:	d101      	bne.n	8009f46 <_fflush_r+0x62>
 8009f42:	68ac      	ldr	r4, [r5, #8]
 8009f44:	e7df      	b.n	8009f06 <_fflush_r+0x22>
 8009f46:	4b04      	ldr	r3, [pc, #16]	; (8009f58 <_fflush_r+0x74>)
 8009f48:	429c      	cmp	r4, r3
 8009f4a:	bf08      	it	eq
 8009f4c:	68ec      	ldreq	r4, [r5, #12]
 8009f4e:	e7da      	b.n	8009f06 <_fflush_r+0x22>
 8009f50:	0800a824 	.word	0x0800a824
 8009f54:	0800a844 	.word	0x0800a844
 8009f58:	0800a804 	.word	0x0800a804

08009f5c <std>:
 8009f5c:	2300      	movs	r3, #0
 8009f5e:	b510      	push	{r4, lr}
 8009f60:	4604      	mov	r4, r0
 8009f62:	e9c0 3300 	strd	r3, r3, [r0]
 8009f66:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009f6a:	6083      	str	r3, [r0, #8]
 8009f6c:	8181      	strh	r1, [r0, #12]
 8009f6e:	6643      	str	r3, [r0, #100]	; 0x64
 8009f70:	81c2      	strh	r2, [r0, #14]
 8009f72:	6183      	str	r3, [r0, #24]
 8009f74:	4619      	mov	r1, r3
 8009f76:	2208      	movs	r2, #8
 8009f78:	305c      	adds	r0, #92	; 0x5c
 8009f7a:	f7fd fd1f 	bl	80079bc <memset>
 8009f7e:	4b05      	ldr	r3, [pc, #20]	; (8009f94 <std+0x38>)
 8009f80:	6263      	str	r3, [r4, #36]	; 0x24
 8009f82:	4b05      	ldr	r3, [pc, #20]	; (8009f98 <std+0x3c>)
 8009f84:	62a3      	str	r3, [r4, #40]	; 0x28
 8009f86:	4b05      	ldr	r3, [pc, #20]	; (8009f9c <std+0x40>)
 8009f88:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009f8a:	4b05      	ldr	r3, [pc, #20]	; (8009fa0 <std+0x44>)
 8009f8c:	6224      	str	r4, [r4, #32]
 8009f8e:	6323      	str	r3, [r4, #48]	; 0x30
 8009f90:	bd10      	pop	{r4, pc}
 8009f92:	bf00      	nop
 8009f94:	0800a2a1 	.word	0x0800a2a1
 8009f98:	0800a2c3 	.word	0x0800a2c3
 8009f9c:	0800a2fb 	.word	0x0800a2fb
 8009fa0:	0800a31f 	.word	0x0800a31f

08009fa4 <_cleanup_r>:
 8009fa4:	4901      	ldr	r1, [pc, #4]	; (8009fac <_cleanup_r+0x8>)
 8009fa6:	f000 b8af 	b.w	800a108 <_fwalk_reent>
 8009faa:	bf00      	nop
 8009fac:	08009ee5 	.word	0x08009ee5

08009fb0 <__sfmoreglue>:
 8009fb0:	b570      	push	{r4, r5, r6, lr}
 8009fb2:	2268      	movs	r2, #104	; 0x68
 8009fb4:	1e4d      	subs	r5, r1, #1
 8009fb6:	4355      	muls	r5, r2
 8009fb8:	460e      	mov	r6, r1
 8009fba:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009fbe:	f7ff fc09 	bl	80097d4 <_malloc_r>
 8009fc2:	4604      	mov	r4, r0
 8009fc4:	b140      	cbz	r0, 8009fd8 <__sfmoreglue+0x28>
 8009fc6:	2100      	movs	r1, #0
 8009fc8:	e9c0 1600 	strd	r1, r6, [r0]
 8009fcc:	300c      	adds	r0, #12
 8009fce:	60a0      	str	r0, [r4, #8]
 8009fd0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009fd4:	f7fd fcf2 	bl	80079bc <memset>
 8009fd8:	4620      	mov	r0, r4
 8009fda:	bd70      	pop	{r4, r5, r6, pc}

08009fdc <__sfp_lock_acquire>:
 8009fdc:	4801      	ldr	r0, [pc, #4]	; (8009fe4 <__sfp_lock_acquire+0x8>)
 8009fde:	f000 b8b3 	b.w	800a148 <__retarget_lock_acquire_recursive>
 8009fe2:	bf00      	nop
 8009fe4:	200004c9 	.word	0x200004c9

08009fe8 <__sfp_lock_release>:
 8009fe8:	4801      	ldr	r0, [pc, #4]	; (8009ff0 <__sfp_lock_release+0x8>)
 8009fea:	f000 b8ae 	b.w	800a14a <__retarget_lock_release_recursive>
 8009fee:	bf00      	nop
 8009ff0:	200004c9 	.word	0x200004c9

08009ff4 <__sinit_lock_acquire>:
 8009ff4:	4801      	ldr	r0, [pc, #4]	; (8009ffc <__sinit_lock_acquire+0x8>)
 8009ff6:	f000 b8a7 	b.w	800a148 <__retarget_lock_acquire_recursive>
 8009ffa:	bf00      	nop
 8009ffc:	200004ca 	.word	0x200004ca

0800a000 <__sinit_lock_release>:
 800a000:	4801      	ldr	r0, [pc, #4]	; (800a008 <__sinit_lock_release+0x8>)
 800a002:	f000 b8a2 	b.w	800a14a <__retarget_lock_release_recursive>
 800a006:	bf00      	nop
 800a008:	200004ca 	.word	0x200004ca

0800a00c <__sinit>:
 800a00c:	b510      	push	{r4, lr}
 800a00e:	4604      	mov	r4, r0
 800a010:	f7ff fff0 	bl	8009ff4 <__sinit_lock_acquire>
 800a014:	69a3      	ldr	r3, [r4, #24]
 800a016:	b11b      	cbz	r3, 800a020 <__sinit+0x14>
 800a018:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a01c:	f7ff bff0 	b.w	800a000 <__sinit_lock_release>
 800a020:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a024:	6523      	str	r3, [r4, #80]	; 0x50
 800a026:	4b13      	ldr	r3, [pc, #76]	; (800a074 <__sinit+0x68>)
 800a028:	4a13      	ldr	r2, [pc, #76]	; (800a078 <__sinit+0x6c>)
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	62a2      	str	r2, [r4, #40]	; 0x28
 800a02e:	42a3      	cmp	r3, r4
 800a030:	bf04      	itt	eq
 800a032:	2301      	moveq	r3, #1
 800a034:	61a3      	streq	r3, [r4, #24]
 800a036:	4620      	mov	r0, r4
 800a038:	f000 f820 	bl	800a07c <__sfp>
 800a03c:	6060      	str	r0, [r4, #4]
 800a03e:	4620      	mov	r0, r4
 800a040:	f000 f81c 	bl	800a07c <__sfp>
 800a044:	60a0      	str	r0, [r4, #8]
 800a046:	4620      	mov	r0, r4
 800a048:	f000 f818 	bl	800a07c <__sfp>
 800a04c:	2200      	movs	r2, #0
 800a04e:	60e0      	str	r0, [r4, #12]
 800a050:	2104      	movs	r1, #4
 800a052:	6860      	ldr	r0, [r4, #4]
 800a054:	f7ff ff82 	bl	8009f5c <std>
 800a058:	68a0      	ldr	r0, [r4, #8]
 800a05a:	2201      	movs	r2, #1
 800a05c:	2109      	movs	r1, #9
 800a05e:	f7ff ff7d 	bl	8009f5c <std>
 800a062:	68e0      	ldr	r0, [r4, #12]
 800a064:	2202      	movs	r2, #2
 800a066:	2112      	movs	r1, #18
 800a068:	f7ff ff78 	bl	8009f5c <std>
 800a06c:	2301      	movs	r3, #1
 800a06e:	61a3      	str	r3, [r4, #24]
 800a070:	e7d2      	b.n	800a018 <__sinit+0xc>
 800a072:	bf00      	nop
 800a074:	0800a488 	.word	0x0800a488
 800a078:	08009fa5 	.word	0x08009fa5

0800a07c <__sfp>:
 800a07c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a07e:	4607      	mov	r7, r0
 800a080:	f7ff ffac 	bl	8009fdc <__sfp_lock_acquire>
 800a084:	4b1e      	ldr	r3, [pc, #120]	; (800a100 <__sfp+0x84>)
 800a086:	681e      	ldr	r6, [r3, #0]
 800a088:	69b3      	ldr	r3, [r6, #24]
 800a08a:	b913      	cbnz	r3, 800a092 <__sfp+0x16>
 800a08c:	4630      	mov	r0, r6
 800a08e:	f7ff ffbd 	bl	800a00c <__sinit>
 800a092:	3648      	adds	r6, #72	; 0x48
 800a094:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a098:	3b01      	subs	r3, #1
 800a09a:	d503      	bpl.n	800a0a4 <__sfp+0x28>
 800a09c:	6833      	ldr	r3, [r6, #0]
 800a09e:	b30b      	cbz	r3, 800a0e4 <__sfp+0x68>
 800a0a0:	6836      	ldr	r6, [r6, #0]
 800a0a2:	e7f7      	b.n	800a094 <__sfp+0x18>
 800a0a4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a0a8:	b9d5      	cbnz	r5, 800a0e0 <__sfp+0x64>
 800a0aa:	4b16      	ldr	r3, [pc, #88]	; (800a104 <__sfp+0x88>)
 800a0ac:	60e3      	str	r3, [r4, #12]
 800a0ae:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a0b2:	6665      	str	r5, [r4, #100]	; 0x64
 800a0b4:	f000 f847 	bl	800a146 <__retarget_lock_init_recursive>
 800a0b8:	f7ff ff96 	bl	8009fe8 <__sfp_lock_release>
 800a0bc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a0c0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a0c4:	6025      	str	r5, [r4, #0]
 800a0c6:	61a5      	str	r5, [r4, #24]
 800a0c8:	2208      	movs	r2, #8
 800a0ca:	4629      	mov	r1, r5
 800a0cc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a0d0:	f7fd fc74 	bl	80079bc <memset>
 800a0d4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a0d8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a0dc:	4620      	mov	r0, r4
 800a0de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a0e0:	3468      	adds	r4, #104	; 0x68
 800a0e2:	e7d9      	b.n	800a098 <__sfp+0x1c>
 800a0e4:	2104      	movs	r1, #4
 800a0e6:	4638      	mov	r0, r7
 800a0e8:	f7ff ff62 	bl	8009fb0 <__sfmoreglue>
 800a0ec:	4604      	mov	r4, r0
 800a0ee:	6030      	str	r0, [r6, #0]
 800a0f0:	2800      	cmp	r0, #0
 800a0f2:	d1d5      	bne.n	800a0a0 <__sfp+0x24>
 800a0f4:	f7ff ff78 	bl	8009fe8 <__sfp_lock_release>
 800a0f8:	230c      	movs	r3, #12
 800a0fa:	603b      	str	r3, [r7, #0]
 800a0fc:	e7ee      	b.n	800a0dc <__sfp+0x60>
 800a0fe:	bf00      	nop
 800a100:	0800a488 	.word	0x0800a488
 800a104:	ffff0001 	.word	0xffff0001

0800a108 <_fwalk_reent>:
 800a108:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a10c:	4606      	mov	r6, r0
 800a10e:	4688      	mov	r8, r1
 800a110:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a114:	2700      	movs	r7, #0
 800a116:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a11a:	f1b9 0901 	subs.w	r9, r9, #1
 800a11e:	d505      	bpl.n	800a12c <_fwalk_reent+0x24>
 800a120:	6824      	ldr	r4, [r4, #0]
 800a122:	2c00      	cmp	r4, #0
 800a124:	d1f7      	bne.n	800a116 <_fwalk_reent+0xe>
 800a126:	4638      	mov	r0, r7
 800a128:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a12c:	89ab      	ldrh	r3, [r5, #12]
 800a12e:	2b01      	cmp	r3, #1
 800a130:	d907      	bls.n	800a142 <_fwalk_reent+0x3a>
 800a132:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a136:	3301      	adds	r3, #1
 800a138:	d003      	beq.n	800a142 <_fwalk_reent+0x3a>
 800a13a:	4629      	mov	r1, r5
 800a13c:	4630      	mov	r0, r6
 800a13e:	47c0      	blx	r8
 800a140:	4307      	orrs	r7, r0
 800a142:	3568      	adds	r5, #104	; 0x68
 800a144:	e7e9      	b.n	800a11a <_fwalk_reent+0x12>

0800a146 <__retarget_lock_init_recursive>:
 800a146:	4770      	bx	lr

0800a148 <__retarget_lock_acquire_recursive>:
 800a148:	4770      	bx	lr

0800a14a <__retarget_lock_release_recursive>:
 800a14a:	4770      	bx	lr

0800a14c <__swhatbuf_r>:
 800a14c:	b570      	push	{r4, r5, r6, lr}
 800a14e:	460e      	mov	r6, r1
 800a150:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a154:	2900      	cmp	r1, #0
 800a156:	b096      	sub	sp, #88	; 0x58
 800a158:	4614      	mov	r4, r2
 800a15a:	461d      	mov	r5, r3
 800a15c:	da08      	bge.n	800a170 <__swhatbuf_r+0x24>
 800a15e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800a162:	2200      	movs	r2, #0
 800a164:	602a      	str	r2, [r5, #0]
 800a166:	061a      	lsls	r2, r3, #24
 800a168:	d410      	bmi.n	800a18c <__swhatbuf_r+0x40>
 800a16a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a16e:	e00e      	b.n	800a18e <__swhatbuf_r+0x42>
 800a170:	466a      	mov	r2, sp
 800a172:	f000 f8fb 	bl	800a36c <_fstat_r>
 800a176:	2800      	cmp	r0, #0
 800a178:	dbf1      	blt.n	800a15e <__swhatbuf_r+0x12>
 800a17a:	9a01      	ldr	r2, [sp, #4]
 800a17c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a180:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a184:	425a      	negs	r2, r3
 800a186:	415a      	adcs	r2, r3
 800a188:	602a      	str	r2, [r5, #0]
 800a18a:	e7ee      	b.n	800a16a <__swhatbuf_r+0x1e>
 800a18c:	2340      	movs	r3, #64	; 0x40
 800a18e:	2000      	movs	r0, #0
 800a190:	6023      	str	r3, [r4, #0]
 800a192:	b016      	add	sp, #88	; 0x58
 800a194:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a198 <__smakebuf_r>:
 800a198:	898b      	ldrh	r3, [r1, #12]
 800a19a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a19c:	079d      	lsls	r5, r3, #30
 800a19e:	4606      	mov	r6, r0
 800a1a0:	460c      	mov	r4, r1
 800a1a2:	d507      	bpl.n	800a1b4 <__smakebuf_r+0x1c>
 800a1a4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a1a8:	6023      	str	r3, [r4, #0]
 800a1aa:	6123      	str	r3, [r4, #16]
 800a1ac:	2301      	movs	r3, #1
 800a1ae:	6163      	str	r3, [r4, #20]
 800a1b0:	b002      	add	sp, #8
 800a1b2:	bd70      	pop	{r4, r5, r6, pc}
 800a1b4:	ab01      	add	r3, sp, #4
 800a1b6:	466a      	mov	r2, sp
 800a1b8:	f7ff ffc8 	bl	800a14c <__swhatbuf_r>
 800a1bc:	9900      	ldr	r1, [sp, #0]
 800a1be:	4605      	mov	r5, r0
 800a1c0:	4630      	mov	r0, r6
 800a1c2:	f7ff fb07 	bl	80097d4 <_malloc_r>
 800a1c6:	b948      	cbnz	r0, 800a1dc <__smakebuf_r+0x44>
 800a1c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a1cc:	059a      	lsls	r2, r3, #22
 800a1ce:	d4ef      	bmi.n	800a1b0 <__smakebuf_r+0x18>
 800a1d0:	f023 0303 	bic.w	r3, r3, #3
 800a1d4:	f043 0302 	orr.w	r3, r3, #2
 800a1d8:	81a3      	strh	r3, [r4, #12]
 800a1da:	e7e3      	b.n	800a1a4 <__smakebuf_r+0xc>
 800a1dc:	4b0d      	ldr	r3, [pc, #52]	; (800a214 <__smakebuf_r+0x7c>)
 800a1de:	62b3      	str	r3, [r6, #40]	; 0x28
 800a1e0:	89a3      	ldrh	r3, [r4, #12]
 800a1e2:	6020      	str	r0, [r4, #0]
 800a1e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a1e8:	81a3      	strh	r3, [r4, #12]
 800a1ea:	9b00      	ldr	r3, [sp, #0]
 800a1ec:	6163      	str	r3, [r4, #20]
 800a1ee:	9b01      	ldr	r3, [sp, #4]
 800a1f0:	6120      	str	r0, [r4, #16]
 800a1f2:	b15b      	cbz	r3, 800a20c <__smakebuf_r+0x74>
 800a1f4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a1f8:	4630      	mov	r0, r6
 800a1fa:	f000 f8c9 	bl	800a390 <_isatty_r>
 800a1fe:	b128      	cbz	r0, 800a20c <__smakebuf_r+0x74>
 800a200:	89a3      	ldrh	r3, [r4, #12]
 800a202:	f023 0303 	bic.w	r3, r3, #3
 800a206:	f043 0301 	orr.w	r3, r3, #1
 800a20a:	81a3      	strh	r3, [r4, #12]
 800a20c:	89a0      	ldrh	r0, [r4, #12]
 800a20e:	4305      	orrs	r5, r0
 800a210:	81a5      	strh	r5, [r4, #12]
 800a212:	e7cd      	b.n	800a1b0 <__smakebuf_r+0x18>
 800a214:	08009fa5 	.word	0x08009fa5

0800a218 <_raise_r>:
 800a218:	291f      	cmp	r1, #31
 800a21a:	b538      	push	{r3, r4, r5, lr}
 800a21c:	4604      	mov	r4, r0
 800a21e:	460d      	mov	r5, r1
 800a220:	d904      	bls.n	800a22c <_raise_r+0x14>
 800a222:	2316      	movs	r3, #22
 800a224:	6003      	str	r3, [r0, #0]
 800a226:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a22a:	bd38      	pop	{r3, r4, r5, pc}
 800a22c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a22e:	b112      	cbz	r2, 800a236 <_raise_r+0x1e>
 800a230:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a234:	b94b      	cbnz	r3, 800a24a <_raise_r+0x32>
 800a236:	4620      	mov	r0, r4
 800a238:	f000 f830 	bl	800a29c <_getpid_r>
 800a23c:	462a      	mov	r2, r5
 800a23e:	4601      	mov	r1, r0
 800a240:	4620      	mov	r0, r4
 800a242:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a246:	f000 b817 	b.w	800a278 <_kill_r>
 800a24a:	2b01      	cmp	r3, #1
 800a24c:	d00a      	beq.n	800a264 <_raise_r+0x4c>
 800a24e:	1c59      	adds	r1, r3, #1
 800a250:	d103      	bne.n	800a25a <_raise_r+0x42>
 800a252:	2316      	movs	r3, #22
 800a254:	6003      	str	r3, [r0, #0]
 800a256:	2001      	movs	r0, #1
 800a258:	e7e7      	b.n	800a22a <_raise_r+0x12>
 800a25a:	2400      	movs	r4, #0
 800a25c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a260:	4628      	mov	r0, r5
 800a262:	4798      	blx	r3
 800a264:	2000      	movs	r0, #0
 800a266:	e7e0      	b.n	800a22a <_raise_r+0x12>

0800a268 <raise>:
 800a268:	4b02      	ldr	r3, [pc, #8]	; (800a274 <raise+0xc>)
 800a26a:	4601      	mov	r1, r0
 800a26c:	6818      	ldr	r0, [r3, #0]
 800a26e:	f7ff bfd3 	b.w	800a218 <_raise_r>
 800a272:	bf00      	nop
 800a274:	20000010 	.word	0x20000010

0800a278 <_kill_r>:
 800a278:	b538      	push	{r3, r4, r5, lr}
 800a27a:	4d07      	ldr	r5, [pc, #28]	; (800a298 <_kill_r+0x20>)
 800a27c:	2300      	movs	r3, #0
 800a27e:	4604      	mov	r4, r0
 800a280:	4608      	mov	r0, r1
 800a282:	4611      	mov	r1, r2
 800a284:	602b      	str	r3, [r5, #0]
 800a286:	f7f7 fcbd 	bl	8001c04 <_kill>
 800a28a:	1c43      	adds	r3, r0, #1
 800a28c:	d102      	bne.n	800a294 <_kill_r+0x1c>
 800a28e:	682b      	ldr	r3, [r5, #0]
 800a290:	b103      	cbz	r3, 800a294 <_kill_r+0x1c>
 800a292:	6023      	str	r3, [r4, #0]
 800a294:	bd38      	pop	{r3, r4, r5, pc}
 800a296:	bf00      	nop
 800a298:	200004c4 	.word	0x200004c4

0800a29c <_getpid_r>:
 800a29c:	f7f7 bcaa 	b.w	8001bf4 <_getpid>

0800a2a0 <__sread>:
 800a2a0:	b510      	push	{r4, lr}
 800a2a2:	460c      	mov	r4, r1
 800a2a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a2a8:	f000 f894 	bl	800a3d4 <_read_r>
 800a2ac:	2800      	cmp	r0, #0
 800a2ae:	bfab      	itete	ge
 800a2b0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a2b2:	89a3      	ldrhlt	r3, [r4, #12]
 800a2b4:	181b      	addge	r3, r3, r0
 800a2b6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a2ba:	bfac      	ite	ge
 800a2bc:	6563      	strge	r3, [r4, #84]	; 0x54
 800a2be:	81a3      	strhlt	r3, [r4, #12]
 800a2c0:	bd10      	pop	{r4, pc}

0800a2c2 <__swrite>:
 800a2c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a2c6:	461f      	mov	r7, r3
 800a2c8:	898b      	ldrh	r3, [r1, #12]
 800a2ca:	05db      	lsls	r3, r3, #23
 800a2cc:	4605      	mov	r5, r0
 800a2ce:	460c      	mov	r4, r1
 800a2d0:	4616      	mov	r6, r2
 800a2d2:	d505      	bpl.n	800a2e0 <__swrite+0x1e>
 800a2d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a2d8:	2302      	movs	r3, #2
 800a2da:	2200      	movs	r2, #0
 800a2dc:	f000 f868 	bl	800a3b0 <_lseek_r>
 800a2e0:	89a3      	ldrh	r3, [r4, #12]
 800a2e2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a2e6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a2ea:	81a3      	strh	r3, [r4, #12]
 800a2ec:	4632      	mov	r2, r6
 800a2ee:	463b      	mov	r3, r7
 800a2f0:	4628      	mov	r0, r5
 800a2f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a2f6:	f000 b817 	b.w	800a328 <_write_r>

0800a2fa <__sseek>:
 800a2fa:	b510      	push	{r4, lr}
 800a2fc:	460c      	mov	r4, r1
 800a2fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a302:	f000 f855 	bl	800a3b0 <_lseek_r>
 800a306:	1c43      	adds	r3, r0, #1
 800a308:	89a3      	ldrh	r3, [r4, #12]
 800a30a:	bf15      	itete	ne
 800a30c:	6560      	strne	r0, [r4, #84]	; 0x54
 800a30e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a312:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a316:	81a3      	strheq	r3, [r4, #12]
 800a318:	bf18      	it	ne
 800a31a:	81a3      	strhne	r3, [r4, #12]
 800a31c:	bd10      	pop	{r4, pc}

0800a31e <__sclose>:
 800a31e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a322:	f000 b813 	b.w	800a34c <_close_r>
	...

0800a328 <_write_r>:
 800a328:	b538      	push	{r3, r4, r5, lr}
 800a32a:	4d07      	ldr	r5, [pc, #28]	; (800a348 <_write_r+0x20>)
 800a32c:	4604      	mov	r4, r0
 800a32e:	4608      	mov	r0, r1
 800a330:	4611      	mov	r1, r2
 800a332:	2200      	movs	r2, #0
 800a334:	602a      	str	r2, [r5, #0]
 800a336:	461a      	mov	r2, r3
 800a338:	f7f7 fc9b 	bl	8001c72 <_write>
 800a33c:	1c43      	adds	r3, r0, #1
 800a33e:	d102      	bne.n	800a346 <_write_r+0x1e>
 800a340:	682b      	ldr	r3, [r5, #0]
 800a342:	b103      	cbz	r3, 800a346 <_write_r+0x1e>
 800a344:	6023      	str	r3, [r4, #0]
 800a346:	bd38      	pop	{r3, r4, r5, pc}
 800a348:	200004c4 	.word	0x200004c4

0800a34c <_close_r>:
 800a34c:	b538      	push	{r3, r4, r5, lr}
 800a34e:	4d06      	ldr	r5, [pc, #24]	; (800a368 <_close_r+0x1c>)
 800a350:	2300      	movs	r3, #0
 800a352:	4604      	mov	r4, r0
 800a354:	4608      	mov	r0, r1
 800a356:	602b      	str	r3, [r5, #0]
 800a358:	f7f7 fca7 	bl	8001caa <_close>
 800a35c:	1c43      	adds	r3, r0, #1
 800a35e:	d102      	bne.n	800a366 <_close_r+0x1a>
 800a360:	682b      	ldr	r3, [r5, #0]
 800a362:	b103      	cbz	r3, 800a366 <_close_r+0x1a>
 800a364:	6023      	str	r3, [r4, #0]
 800a366:	bd38      	pop	{r3, r4, r5, pc}
 800a368:	200004c4 	.word	0x200004c4

0800a36c <_fstat_r>:
 800a36c:	b538      	push	{r3, r4, r5, lr}
 800a36e:	4d07      	ldr	r5, [pc, #28]	; (800a38c <_fstat_r+0x20>)
 800a370:	2300      	movs	r3, #0
 800a372:	4604      	mov	r4, r0
 800a374:	4608      	mov	r0, r1
 800a376:	4611      	mov	r1, r2
 800a378:	602b      	str	r3, [r5, #0]
 800a37a:	f7f7 fca2 	bl	8001cc2 <_fstat>
 800a37e:	1c43      	adds	r3, r0, #1
 800a380:	d102      	bne.n	800a388 <_fstat_r+0x1c>
 800a382:	682b      	ldr	r3, [r5, #0]
 800a384:	b103      	cbz	r3, 800a388 <_fstat_r+0x1c>
 800a386:	6023      	str	r3, [r4, #0]
 800a388:	bd38      	pop	{r3, r4, r5, pc}
 800a38a:	bf00      	nop
 800a38c:	200004c4 	.word	0x200004c4

0800a390 <_isatty_r>:
 800a390:	b538      	push	{r3, r4, r5, lr}
 800a392:	4d06      	ldr	r5, [pc, #24]	; (800a3ac <_isatty_r+0x1c>)
 800a394:	2300      	movs	r3, #0
 800a396:	4604      	mov	r4, r0
 800a398:	4608      	mov	r0, r1
 800a39a:	602b      	str	r3, [r5, #0]
 800a39c:	f7f7 fca1 	bl	8001ce2 <_isatty>
 800a3a0:	1c43      	adds	r3, r0, #1
 800a3a2:	d102      	bne.n	800a3aa <_isatty_r+0x1a>
 800a3a4:	682b      	ldr	r3, [r5, #0]
 800a3a6:	b103      	cbz	r3, 800a3aa <_isatty_r+0x1a>
 800a3a8:	6023      	str	r3, [r4, #0]
 800a3aa:	bd38      	pop	{r3, r4, r5, pc}
 800a3ac:	200004c4 	.word	0x200004c4

0800a3b0 <_lseek_r>:
 800a3b0:	b538      	push	{r3, r4, r5, lr}
 800a3b2:	4d07      	ldr	r5, [pc, #28]	; (800a3d0 <_lseek_r+0x20>)
 800a3b4:	4604      	mov	r4, r0
 800a3b6:	4608      	mov	r0, r1
 800a3b8:	4611      	mov	r1, r2
 800a3ba:	2200      	movs	r2, #0
 800a3bc:	602a      	str	r2, [r5, #0]
 800a3be:	461a      	mov	r2, r3
 800a3c0:	f7f7 fc9a 	bl	8001cf8 <_lseek>
 800a3c4:	1c43      	adds	r3, r0, #1
 800a3c6:	d102      	bne.n	800a3ce <_lseek_r+0x1e>
 800a3c8:	682b      	ldr	r3, [r5, #0]
 800a3ca:	b103      	cbz	r3, 800a3ce <_lseek_r+0x1e>
 800a3cc:	6023      	str	r3, [r4, #0]
 800a3ce:	bd38      	pop	{r3, r4, r5, pc}
 800a3d0:	200004c4 	.word	0x200004c4

0800a3d4 <_read_r>:
 800a3d4:	b538      	push	{r3, r4, r5, lr}
 800a3d6:	4d07      	ldr	r5, [pc, #28]	; (800a3f4 <_read_r+0x20>)
 800a3d8:	4604      	mov	r4, r0
 800a3da:	4608      	mov	r0, r1
 800a3dc:	4611      	mov	r1, r2
 800a3de:	2200      	movs	r2, #0
 800a3e0:	602a      	str	r2, [r5, #0]
 800a3e2:	461a      	mov	r2, r3
 800a3e4:	f7f7 fc28 	bl	8001c38 <_read>
 800a3e8:	1c43      	adds	r3, r0, #1
 800a3ea:	d102      	bne.n	800a3f2 <_read_r+0x1e>
 800a3ec:	682b      	ldr	r3, [r5, #0]
 800a3ee:	b103      	cbz	r3, 800a3f2 <_read_r+0x1e>
 800a3f0:	6023      	str	r3, [r4, #0]
 800a3f2:	bd38      	pop	{r3, r4, r5, pc}
 800a3f4:	200004c4 	.word	0x200004c4

0800a3f8 <roundf>:
 800a3f8:	ee10 0a10 	vmov	r0, s0
 800a3fc:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 800a400:	3a7f      	subs	r2, #127	; 0x7f
 800a402:	2a16      	cmp	r2, #22
 800a404:	dc15      	bgt.n	800a432 <roundf+0x3a>
 800a406:	2a00      	cmp	r2, #0
 800a408:	da08      	bge.n	800a41c <roundf+0x24>
 800a40a:	3201      	adds	r2, #1
 800a40c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800a410:	d101      	bne.n	800a416 <roundf+0x1e>
 800a412:	f043 537e 	orr.w	r3, r3, #1065353216	; 0x3f800000
 800a416:	ee00 3a10 	vmov	s0, r3
 800a41a:	4770      	bx	lr
 800a41c:	4907      	ldr	r1, [pc, #28]	; (800a43c <roundf+0x44>)
 800a41e:	4111      	asrs	r1, r2
 800a420:	4208      	tst	r0, r1
 800a422:	d0fa      	beq.n	800a41a <roundf+0x22>
 800a424:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800a428:	4113      	asrs	r3, r2
 800a42a:	4403      	add	r3, r0
 800a42c:	ea23 0301 	bic.w	r3, r3, r1
 800a430:	e7f1      	b.n	800a416 <roundf+0x1e>
 800a432:	2a80      	cmp	r2, #128	; 0x80
 800a434:	d1f1      	bne.n	800a41a <roundf+0x22>
 800a436:	ee30 0a00 	vadd.f32	s0, s0, s0
 800a43a:	4770      	bx	lr
 800a43c:	007fffff 	.word	0x007fffff

0800a440 <_init>:
 800a440:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a442:	bf00      	nop
 800a444:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a446:	bc08      	pop	{r3}
 800a448:	469e      	mov	lr, r3
 800a44a:	4770      	bx	lr

0800a44c <_fini>:
 800a44c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a44e:	bf00      	nop
 800a450:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a452:	bc08      	pop	{r3}
 800a454:	469e      	mov	lr, r3
 800a456:	4770      	bx	lr
