<stg><name>huffmanBytegenLL_Pipeline_ByteGen</name>


<trans_list>

<trans id="479" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %counter = alloca i32 1

]]></Node>
<StgValue><ssdm name="counter"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %buffer = alloca i32 1

]]></Node>
<StgValue><ssdm name="buffer"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %val1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="val1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %val0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="val0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %tmpVal = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmpVal"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %current_bits = alloca i32 1

]]></Node>
<StgValue><ssdm name="current_bits"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %current_bits_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="current_bits_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:7 %ignoreValue_cast_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %ignoreValue_cast

]]></Node>
<StgValue><ssdm name="ignoreValue_cast_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:8 %codeOffsets_1_load_14_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_1_load_14

]]></Node>
<StgValue><ssdm name="codeOffsets_1_load_14_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:9 %codeOffsets_1_load_13_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_1_load_13

]]></Node>
<StgValue><ssdm name="codeOffsets_1_load_13_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:10 %codeOffsets_1_load_12_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_1_load_12

]]></Node>
<StgValue><ssdm name="codeOffsets_1_load_12_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:11 %codeOffsets_1_load_11_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_1_load_11

]]></Node>
<StgValue><ssdm name="codeOffsets_1_load_11_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:12 %codeOffsets_1_load_10_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_1_load_10

]]></Node>
<StgValue><ssdm name="codeOffsets_1_load_10_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:13 %codeOffsets_1_load_9_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_1_load_9

]]></Node>
<StgValue><ssdm name="codeOffsets_1_load_9_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:14 %codeOffsets_1_load_8_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_1_load_8

]]></Node>
<StgValue><ssdm name="codeOffsets_1_load_8_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:15 %codeOffsets_1_load_7_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_1_load_7

]]></Node>
<StgValue><ssdm name="codeOffsets_1_load_7_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:16 %codeOffsets_1_load_6_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_1_load_6

]]></Node>
<StgValue><ssdm name="codeOffsets_1_load_6_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:17 %codeOffsets_1_load_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_1_load_5

]]></Node>
<StgValue><ssdm name="codeOffsets_1_load_5_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:18 %codeOffsets_1_load_4_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_1_load_4

]]></Node>
<StgValue><ssdm name="codeOffsets_1_load_4_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:19 %codeOffsets_1_load_3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_1_load_3

]]></Node>
<StgValue><ssdm name="codeOffsets_1_load_3_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:20 %codeOffsets_1_load_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_1_load_2

]]></Node>
<StgValue><ssdm name="codeOffsets_1_load_2_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:21 %codeOffsets_1_load_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_1_load_1

]]></Node>
<StgValue><ssdm name="codeOffsets_1_load_1_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:22 %codeOffsets_1_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_1_load

]]></Node>
<StgValue><ssdm name="codeOffsets_1_load_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:23 %codeOffsets_0_load_14_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_0_load_14

]]></Node>
<StgValue><ssdm name="codeOffsets_0_load_14_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:24 %codeOffsets_0_load_13_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_0_load_13

]]></Node>
<StgValue><ssdm name="codeOffsets_0_load_13_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:25 %codeOffsets_0_load_12_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_0_load_12

]]></Node>
<StgValue><ssdm name="codeOffsets_0_load_12_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:26 %codeOffsets_0_load_11_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_0_load_11

]]></Node>
<StgValue><ssdm name="codeOffsets_0_load_11_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:27 %codeOffsets_0_load_10_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_0_load_10

]]></Node>
<StgValue><ssdm name="codeOffsets_0_load_10_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:28 %codeOffsets_0_load_9_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_0_load_9

]]></Node>
<StgValue><ssdm name="codeOffsets_0_load_9_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:29 %codeOffsets_0_load_8_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_0_load_8

]]></Node>
<StgValue><ssdm name="codeOffsets_0_load_8_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:30 %codeOffsets_0_load_7_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_0_load_7

]]></Node>
<StgValue><ssdm name="codeOffsets_0_load_7_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:31 %codeOffsets_0_load_6_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_0_load_6

]]></Node>
<StgValue><ssdm name="codeOffsets_0_load_6_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:32 %codeOffsets_0_load_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_0_load_5

]]></Node>
<StgValue><ssdm name="codeOffsets_0_load_5_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:33 %codeOffsets_0_load_4_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_0_load_4

]]></Node>
<StgValue><ssdm name="codeOffsets_0_load_4_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:34 %codeOffsets_0_load_3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_0_load_3

]]></Node>
<StgValue><ssdm name="codeOffsets_0_load_3_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:35 %codeOffsets_0_load_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_0_load_2

]]></Node>
<StgValue><ssdm name="codeOffsets_0_load_2_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:36 %codeOffsets_0_load_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_0_load_1

]]></Node>
<StgValue><ssdm name="codeOffsets_0_load_1_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:37 %codeOffsets_0_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_0_load

]]></Node>
<StgValue><ssdm name="codeOffsets_0_load_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:38 %bits_cntr_read_4 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %bits_cntr_read

]]></Node>
<StgValue><ssdm name="bits_cntr_read_4"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:39 %p_bitbuffer_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_bitbuffer_read

]]></Node>
<StgValue><ssdm name="p_bitbuffer_read_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:40 %p_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read2

]]></Node>
<StgValue><ssdm name="p_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="3">
<![CDATA[
newFuncRoot:41 %ignoreValue_cast_cast = sext i3 %ignoreValue_cast_read

]]></Node>
<StgValue><ssdm name="ignoreValue_cast_cast"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:42 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl1Codes_1, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:43 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl1Codes_0, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:44 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl2Codes_1, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:45 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl2Codes_0, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:46 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl3Codes_1, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:47 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl3Codes_0, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:48 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl4Codes_1, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:49 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl4Codes_0, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:50 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl5Codes_1, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:51 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl5Codes_0, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:52 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl6Codes_1, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:53 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl6Codes_0, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:54 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl7Codes_1, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:55 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl7Codes_0, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:56 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl8Codes_1, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:57 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl8Codes_0, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:58 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl9Codes_1, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:59 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl9Codes_0, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:60 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl10Codes_1, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:61 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl10Codes_0, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:62 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl11Codes_1, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:63 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl11Codes_0, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:64 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl12Codes_1, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:65 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl12Codes_0, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:66 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl13Codes_1, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:67 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl13Codes_0, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:68 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl14Codes_1, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:69 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl14Codes_0, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:70 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl15Codes_1, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:71 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl15Codes_0, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:72 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %lz77_output_stream, void @empty_17, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:73 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %huffman_eos_stream, void @empty_17, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:74 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %huffman_input_stream, void @empty_17, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:75 %store_ln327 = store i32 %p_bitbuffer_read_1, i32 %buffer

]]></Node>
<StgValue><ssdm name="store_ln327"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:76 %store_ln328 = store i6 %bits_cntr_read_4, i6 %counter

]]></Node>
<StgValue><ssdm name="store_ln328"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:77 %br_ln0 = br void %while.cond

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
while.cond:0 %done_0 = phi i1 %p_read, void %newFuncRoot, i1 %done_1, void %if.end334

]]></Node>
<StgValue><ssdm name="done_0"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
while.cond:1 %isDistance = phi i1 0, void %newFuncRoot, i1 %isDistance_1, void %if.end334

]]></Node>
<StgValue><ssdm name="isDistance"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
while.cond:2 %isExtra = phi i1 0, void %newFuncRoot, i1 %isExtra_3, void %if.end334

]]></Node>
<StgValue><ssdm name="isExtra"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
while.cond:3 %huffDone = phi i1 0, void %newFuncRoot, i1 %huffDone_1, void %if.end334

]]></Node>
<StgValue><ssdm name="huffDone"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
while.cond:4 %buffer_3 = load i32 %buffer

]]></Node>
<StgValue><ssdm name="buffer_3"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="5" op_0_bw="5">
<![CDATA[
while.cond:5 %val1_1 = load i5 %val1

]]></Node>
<StgValue><ssdm name="val1_1"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="5" op_0_bw="5">
<![CDATA[
while.cond:6 %val0_1 = load i5 %val0

]]></Node>
<StgValue><ssdm name="val0_1"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="4" op_0_bw="4">
<![CDATA[
while.cond:7 %current_bits_5 = load i4 %current_bits

]]></Node>
<StgValue><ssdm name="current_bits_5"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="4" op_0_bw="4">
<![CDATA[
while.cond:8 %current_bits_6 = load i4 %current_bits_1

]]></Node>
<StgValue><ssdm name="current_bits_6"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
while.cond:9 %or_ln331 = or i1 %huffDone, i1 %done_0

]]></Node>
<StgValue><ssdm name="or_ln331"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.cond:10 %br_ln331 = br i1 %or_ln331, void %VITIS_LOOP_337_1_ifconv, void %while.end.exitStub

]]></Node>
<StgValue><ssdm name="br_ln331"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="32">
<![CDATA[
VITIS_LOOP_337_1_ifconv:4 %trunc_ln339 = trunc i32 %buffer_3

]]></Node>
<StgValue><ssdm name="trunc_ln339"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:5 %zext_ln339 = zext i1 %trunc_ln339

]]></Node>
<StgValue><ssdm name="zext_ln339"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_337_1_ifconv:6 %icmp_ln339 = icmp_ult  i16 %zext_ln339, i16 %codeOffsets_0_load_read

]]></Node>
<StgValue><ssdm name="icmp_ln339"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:7 %val = xor i1 %icmp_ln339, i1 1

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_337_1_ifconv:8 %tmp_1 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %buffer_3, i32 1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="2">
<![CDATA[
VITIS_LOOP_337_1_ifconv:9 %zext_ln339_1 = zext i2 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln339_1"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_337_1_ifconv:10 %icmp_ln339_1 = icmp_ult  i16 %zext_ln339_1, i16 %codeOffsets_0_load_1_read

]]></Node>
<StgValue><ssdm name="icmp_ln339_1"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:11 %val_1 = xor i1 %icmp_ln339_1, i1 1

]]></Node>
<StgValue><ssdm name="val_1"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_337_1_ifconv:12 %select_ln339_6 = select i1 %val_1, i3 2, i3 1

]]></Node>
<StgValue><ssdm name="select_ln339_6"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_337_1_ifconv:13 %tmp_2 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %buffer_3, i32 2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="3">
<![CDATA[
VITIS_LOOP_337_1_ifconv:14 %zext_ln339_2 = zext i3 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln339_2"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_337_1_ifconv:15 %icmp_ln339_2 = icmp_ult  i16 %zext_ln339_2, i16 %codeOffsets_0_load_2_read

]]></Node>
<StgValue><ssdm name="icmp_ln339_2"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:16 %val_2 = xor i1 %icmp_ln339_2, i1 1

]]></Node>
<StgValue><ssdm name="val_2"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_337_1_ifconv:17 %tmp_3 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %buffer_3, i32 3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="4">
<![CDATA[
VITIS_LOOP_337_1_ifconv:18 %zext_ln339_3 = zext i4 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln339_3"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_337_1_ifconv:19 %icmp_ln339_3 = icmp_ult  i16 %zext_ln339_3, i16 %codeOffsets_0_load_3_read

]]></Node>
<StgValue><ssdm name="icmp_ln339_3"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:20 %val_3 = xor i1 %icmp_ln339_3, i1 1

]]></Node>
<StgValue><ssdm name="val_3"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_337_1_ifconv:21 %select_ln340 = select i1 %val_3, i3 4, i3 3

]]></Node>
<StgValue><ssdm name="select_ln340"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:22 %or_ln339 = or i1 %val_2, i1 %val_3

]]></Node>
<StgValue><ssdm name="or_ln339"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_337_1_ifconv:23 %select_ln339 = select i1 %or_ln339, i3 %select_ln340, i3 %select_ln339_6

]]></Node>
<StgValue><ssdm name="select_ln339"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="4" op_0_bw="3">
<![CDATA[
VITIS_LOOP_337_1_ifconv:24 %zext_ln339_4 = zext i3 %select_ln339

]]></Node>
<StgValue><ssdm name="zext_ln339_4"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_337_1_ifconv:25 %tmp_4 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %buffer_3, i32 4, i32 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="5">
<![CDATA[
VITIS_LOOP_337_1_ifconv:26 %zext_ln339_5 = zext i5 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln339_5"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_337_1_ifconv:27 %icmp_ln339_4 = icmp_ult  i16 %zext_ln339_5, i16 %codeOffsets_0_load_4_read

]]></Node>
<StgValue><ssdm name="icmp_ln339_4"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:28 %val_4 = xor i1 %icmp_ln339_4, i1 1

]]></Node>
<StgValue><ssdm name="val_4"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_337_1_ifconv:29 %tmp_5 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %buffer_3, i32 5, i32 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_337_1_ifconv:30 %zext_ln339_6 = zext i6 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln339_6"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_337_1_ifconv:31 %icmp_ln339_5 = icmp_ult  i16 %zext_ln339_6, i16 %codeOffsets_0_load_5_read

]]></Node>
<StgValue><ssdm name="icmp_ln339_5"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:32 %val_5 = xor i1 %icmp_ln339_5, i1 1

]]></Node>
<StgValue><ssdm name="val_5"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
VITIS_LOOP_337_1_ifconv:33 %select_ln339_11 = select i1 %val_5, i4 6, i4 5

]]></Node>
<StgValue><ssdm name="select_ln339_11"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_337_1_ifconv:34 %tmp_6 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %buffer_3, i32 6, i32 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="7">
<![CDATA[
VITIS_LOOP_337_1_ifconv:35 %zext_ln339_7 = zext i7 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln339_7"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_337_1_ifconv:36 %icmp_ln339_6 = icmp_ult  i16 %zext_ln339_7, i16 %codeOffsets_0_load_6_read

]]></Node>
<StgValue><ssdm name="icmp_ln339_6"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:37 %val_6 = xor i1 %icmp_ln339_6, i1 1

]]></Node>
<StgValue><ssdm name="val_6"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_337_1_ifconv:38 %tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %buffer_3, i32 7, i32 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_337_1_ifconv:39 %zext_ln339_8 = zext i8 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln339_8"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_337_1_ifconv:40 %icmp_ln339_7 = icmp_ult  i16 %zext_ln339_8, i16 %codeOffsets_0_load_7_read

]]></Node>
<StgValue><ssdm name="icmp_ln339_7"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:41 %val_7 = xor i1 %icmp_ln339_7, i1 1

]]></Node>
<StgValue><ssdm name="val_7"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
VITIS_LOOP_337_1_ifconv:42 %select_ln340_1 = select i1 %val_7, i4 8, i4 7

]]></Node>
<StgValue><ssdm name="select_ln340_1"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:43 %or_ln339_1 = or i1 %val_6, i1 %val_7

]]></Node>
<StgValue><ssdm name="or_ln339_1"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
VITIS_LOOP_337_1_ifconv:44 %select_ln339_1 = select i1 %or_ln339_1, i4 %select_ln340_1, i4 %select_ln339_11

]]></Node>
<StgValue><ssdm name="select_ln339_1"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:45 %or_ln339_2 = or i1 %val_5, i1 %or_ln339_1

]]></Node>
<StgValue><ssdm name="or_ln339_2"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:46 %or_ln339_3 = or i1 %or_ln339_2, i1 %val_4

]]></Node>
<StgValue><ssdm name="or_ln339_3"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
VITIS_LOOP_337_1_ifconv:47 %select_ln339_2 = select i1 %or_ln339_3, i4 %select_ln339_1, i4 %zext_ln339_4

]]></Node>
<StgValue><ssdm name="select_ln339_2"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="9" op_0_bw="9" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_337_1_ifconv:48 %tmp_8 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %buffer_3, i32 8, i32 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="9">
<![CDATA[
VITIS_LOOP_337_1_ifconv:49 %zext_ln339_9 = zext i9 %tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln339_9"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_337_1_ifconv:50 %icmp_ln339_8 = icmp_ult  i16 %zext_ln339_9, i16 %codeOffsets_0_load_8_read

]]></Node>
<StgValue><ssdm name="icmp_ln339_8"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:51 %val_8 = xor i1 %icmp_ln339_8, i1 1

]]></Node>
<StgValue><ssdm name="val_8"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_337_1_ifconv:52 %tmp_9 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %buffer_3, i32 9, i32 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="10">
<![CDATA[
VITIS_LOOP_337_1_ifconv:53 %zext_ln339_10 = zext i10 %tmp_9

]]></Node>
<StgValue><ssdm name="zext_ln339_10"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_337_1_ifconv:54 %icmp_ln339_9 = icmp_ult  i16 %zext_ln339_10, i16 %codeOffsets_0_load_9_read

]]></Node>
<StgValue><ssdm name="icmp_ln339_9"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:55 %val_9 = xor i1 %icmp_ln339_9, i1 1

]]></Node>
<StgValue><ssdm name="val_9"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
VITIS_LOOP_337_1_ifconv:56 %select_ln340_2 = select i1 %val_9, i4 10, i4 9

]]></Node>
<StgValue><ssdm name="select_ln340_2"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="11" op_0_bw="11" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_337_1_ifconv:57 %tmp_s = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %buffer_3, i32 10, i32 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="11">
<![CDATA[
VITIS_LOOP_337_1_ifconv:58 %zext_ln339_11 = zext i11 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln339_11"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_337_1_ifconv:59 %icmp_ln339_10 = icmp_ult  i16 %zext_ln339_11, i16 %codeOffsets_0_load_10_read

]]></Node>
<StgValue><ssdm name="icmp_ln339_10"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:60 %val_10 = xor i1 %icmp_ln339_10, i1 1

]]></Node>
<StgValue><ssdm name="val_10"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_337_1_ifconv:61 %tmp_10 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %buffer_3, i32 11, i32 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_337_1_ifconv:62 %zext_ln339_12 = zext i12 %tmp_10

]]></Node>
<StgValue><ssdm name="zext_ln339_12"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_337_1_ifconv:63 %icmp_ln339_11 = icmp_ult  i16 %zext_ln339_12, i16 %codeOffsets_0_load_11_read

]]></Node>
<StgValue><ssdm name="icmp_ln339_11"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:64 %val_11 = xor i1 %icmp_ln339_11, i1 1

]]></Node>
<StgValue><ssdm name="val_11"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
VITIS_LOOP_337_1_ifconv:65 %select_ln340_3 = select i1 %val_11, i4 12, i4 11

]]></Node>
<StgValue><ssdm name="select_ln340_3"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:66 %or_ln339_4 = or i1 %val_10, i1 %val_11

]]></Node>
<StgValue><ssdm name="or_ln339_4"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
VITIS_LOOP_337_1_ifconv:67 %select_ln339_3 = select i1 %or_ln339_4, i4 %select_ln340_3, i4 %select_ln340_2

]]></Node>
<StgValue><ssdm name="select_ln339_3"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_337_1_ifconv:68 %tmp_11 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %buffer_3, i32 12, i32 0

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="13">
<![CDATA[
VITIS_LOOP_337_1_ifconv:69 %zext_ln339_13 = zext i13 %tmp_11

]]></Node>
<StgValue><ssdm name="zext_ln339_13"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_337_1_ifconv:70 %icmp_ln339_12 = icmp_ult  i16 %zext_ln339_13, i16 %codeOffsets_0_load_12_read

]]></Node>
<StgValue><ssdm name="icmp_ln339_12"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:71 %val_12 = xor i1 %icmp_ln339_12, i1 1

]]></Node>
<StgValue><ssdm name="val_12"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_337_1_ifconv:72 %tmp_12 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %buffer_3, i32 13, i32 0

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="14">
<![CDATA[
VITIS_LOOP_337_1_ifconv:73 %zext_ln339_14 = zext i14 %tmp_12

]]></Node>
<StgValue><ssdm name="zext_ln339_14"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_337_1_ifconv:74 %icmp_ln339_13 = icmp_ult  i16 %zext_ln339_14, i16 %codeOffsets_0_load_13_read

]]></Node>
<StgValue><ssdm name="icmp_ln339_13"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:75 %val_13 = xor i1 %icmp_ln339_13, i1 1

]]></Node>
<StgValue><ssdm name="val_13"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_337_1_ifconv:76 %tmp_13 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %buffer_3, i32 14, i32 0

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_337_1_ifconv:77 %zext_ln339_15 = zext i15 %tmp_13

]]></Node>
<StgValue><ssdm name="zext_ln339_15"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_337_1_ifconv:78 %icmp_ln339_14 = icmp_ult  i16 %zext_ln339_15, i16 %codeOffsets_0_load_14_read

]]></Node>
<StgValue><ssdm name="icmp_ln339_14"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:79 %val_14 = xor i1 %icmp_ln339_14, i1 1

]]></Node>
<StgValue><ssdm name="val_14"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_337_1_ifconv:80 %select_ln340_4 = select i1 %val_14, i3 7, i3 6

]]></Node>
<StgValue><ssdm name="select_ln340_4"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:81 %or_ln340 = or i1 %val_14, i1 %val_13

]]></Node>
<StgValue><ssdm name="or_ln340"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_337_1_ifconv:82 %select_ln340_5 = select i1 %or_ln340, i3 %select_ln340_4, i3 5

]]></Node>
<StgValue><ssdm name="select_ln340_5"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="4" op_0_bw="3">
<![CDATA[
VITIS_LOOP_337_1_ifconv:83 %sext_ln339 = sext i3 %select_ln340_5

]]></Node>
<StgValue><ssdm name="sext_ln339"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:84 %or_ln339_5 = or i1 %or_ln340, i1 %val_12

]]></Node>
<StgValue><ssdm name="or_ln339_5"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
VITIS_LOOP_337_1_ifconv:85 %select_ln339_4 = select i1 %or_ln339_5, i4 %sext_ln339, i4 %select_ln339_3

]]></Node>
<StgValue><ssdm name="select_ln339_4"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:86 %or_ln339_6 = or i1 %or_ln339_5, i1 %val_9

]]></Node>
<StgValue><ssdm name="or_ln339_6"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:87 %or_ln339_7 = or i1 %val_8, i1 %or_ln339_4

]]></Node>
<StgValue><ssdm name="or_ln339_7"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:88 %or_ln339_8 = or i1 %or_ln339_7, i1 %or_ln339_6

]]></Node>
<StgValue><ssdm name="or_ln339_8"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
VITIS_LOOP_337_1_ifconv:89 %select_ln339_5 = select i1 %or_ln339_8, i4 %select_ln339_4, i4 %select_ln339_2

]]></Node>
<StgValue><ssdm name="select_ln339_5"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:90 %or_ln339_9 = or i1 %or_ln339_3, i1 %val_1

]]></Node>
<StgValue><ssdm name="or_ln339_9"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:91 %or_ln339_10 = or i1 %val, i1 %or_ln339

]]></Node>
<StgValue><ssdm name="or_ln339_10"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:92 %or_ln339_11 = or i1 %or_ln339_10, i1 %or_ln339_8

]]></Node>
<StgValue><ssdm name="or_ln339_11"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:93 %or_ln339_12 = or i1 %or_ln339_11, i1 %or_ln339_9

]]></Node>
<StgValue><ssdm name="or_ln339_12"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
VITIS_LOOP_337_1_ifconv:94 %current_bits_7 = select i1 %or_ln339_12, i4 %select_ln339_5, i4 %current_bits_5

]]></Node>
<StgValue><ssdm name="current_bits_7"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_337_1_ifconv:95 %icmp_ln339_15 = icmp_ult  i16 %zext_ln339, i16 %codeOffsets_1_load_read

]]></Node>
<StgValue><ssdm name="icmp_ln339_15"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:96 %val_15 = xor i1 %icmp_ln339_15, i1 1

]]></Node>
<StgValue><ssdm name="val_15"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_337_1_ifconv:97 %icmp_ln339_16 = icmp_ult  i16 %zext_ln339_1, i16 %codeOffsets_1_load_1_read

]]></Node>
<StgValue><ssdm name="icmp_ln339_16"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:98 %val_16 = xor i1 %icmp_ln339_16, i1 1

]]></Node>
<StgValue><ssdm name="val_16"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_337_1_ifconv:99 %select_ln339_13 = select i1 %val_16, i3 2, i3 1

]]></Node>
<StgValue><ssdm name="select_ln339_13"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_337_1_ifconv:100 %icmp_ln339_17 = icmp_ult  i16 %zext_ln339_2, i16 %codeOffsets_1_load_2_read

]]></Node>
<StgValue><ssdm name="icmp_ln339_17"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:101 %val_17 = xor i1 %icmp_ln339_17, i1 1

]]></Node>
<StgValue><ssdm name="val_17"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_337_1_ifconv:102 %icmp_ln339_18 = icmp_ult  i16 %zext_ln339_3, i16 %codeOffsets_1_load_3_read

]]></Node>
<StgValue><ssdm name="icmp_ln339_18"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:103 %val_18 = xor i1 %icmp_ln339_18, i1 1

]]></Node>
<StgValue><ssdm name="val_18"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_337_1_ifconv:104 %select_ln340_6 = select i1 %val_18, i3 4, i3 3

]]></Node>
<StgValue><ssdm name="select_ln340_6"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:105 %or_ln339_13 = or i1 %val_17, i1 %val_18

]]></Node>
<StgValue><ssdm name="or_ln339_13"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_337_1_ifconv:106 %select_ln339_7 = select i1 %or_ln339_13, i3 %select_ln340_6, i3 %select_ln339_13

]]></Node>
<StgValue><ssdm name="select_ln339_7"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="4" op_0_bw="3">
<![CDATA[
VITIS_LOOP_337_1_ifconv:107 %zext_ln339_16 = zext i3 %select_ln339_7

]]></Node>
<StgValue><ssdm name="zext_ln339_16"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_337_1_ifconv:108 %icmp_ln339_19 = icmp_ult  i16 %zext_ln339_5, i16 %codeOffsets_1_load_4_read

]]></Node>
<StgValue><ssdm name="icmp_ln339_19"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:109 %val_19 = xor i1 %icmp_ln339_19, i1 1

]]></Node>
<StgValue><ssdm name="val_19"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_337_1_ifconv:110 %icmp_ln339_20 = icmp_ult  i16 %zext_ln339_6, i16 %codeOffsets_1_load_5_read

]]></Node>
<StgValue><ssdm name="icmp_ln339_20"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:111 %val_20 = xor i1 %icmp_ln339_20, i1 1

]]></Node>
<StgValue><ssdm name="val_20"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
VITIS_LOOP_337_1_ifconv:112 %select_ln339_14 = select i1 %val_20, i4 6, i4 5

]]></Node>
<StgValue><ssdm name="select_ln339_14"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_337_1_ifconv:113 %icmp_ln339_21 = icmp_ult  i16 %zext_ln339_7, i16 %codeOffsets_1_load_6_read

]]></Node>
<StgValue><ssdm name="icmp_ln339_21"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:114 %val_21 = xor i1 %icmp_ln339_21, i1 1

]]></Node>
<StgValue><ssdm name="val_21"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_337_1_ifconv:115 %icmp_ln339_22 = icmp_ult  i16 %zext_ln339_8, i16 %codeOffsets_1_load_7_read

]]></Node>
<StgValue><ssdm name="icmp_ln339_22"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:116 %val_22 = xor i1 %icmp_ln339_22, i1 1

]]></Node>
<StgValue><ssdm name="val_22"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
VITIS_LOOP_337_1_ifconv:117 %select_ln340_7 = select i1 %val_22, i4 8, i4 7

]]></Node>
<StgValue><ssdm name="select_ln340_7"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:118 %or_ln339_14 = or i1 %val_21, i1 %val_22

]]></Node>
<StgValue><ssdm name="or_ln339_14"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
VITIS_LOOP_337_1_ifconv:119 %select_ln339_8 = select i1 %or_ln339_14, i4 %select_ln340_7, i4 %select_ln339_14

]]></Node>
<StgValue><ssdm name="select_ln339_8"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:120 %or_ln339_15 = or i1 %val_20, i1 %or_ln339_14

]]></Node>
<StgValue><ssdm name="or_ln339_15"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:121 %or_ln339_16 = or i1 %or_ln339_15, i1 %val_19

]]></Node>
<StgValue><ssdm name="or_ln339_16"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
VITIS_LOOP_337_1_ifconv:122 %select_ln339_9 = select i1 %or_ln339_16, i4 %select_ln339_8, i4 %zext_ln339_16

]]></Node>
<StgValue><ssdm name="select_ln339_9"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_337_1_ifconv:123 %icmp_ln339_23 = icmp_ult  i16 %zext_ln339_9, i16 %codeOffsets_1_load_8_read

]]></Node>
<StgValue><ssdm name="icmp_ln339_23"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:124 %val_23 = xor i1 %icmp_ln339_23, i1 1

]]></Node>
<StgValue><ssdm name="val_23"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_337_1_ifconv:125 %icmp_ln339_24 = icmp_ult  i16 %zext_ln339_10, i16 %codeOffsets_1_load_9_read

]]></Node>
<StgValue><ssdm name="icmp_ln339_24"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:126 %val_24 = xor i1 %icmp_ln339_24, i1 1

]]></Node>
<StgValue><ssdm name="val_24"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
VITIS_LOOP_337_1_ifconv:127 %select_ln340_8 = select i1 %val_24, i4 10, i4 9

]]></Node>
<StgValue><ssdm name="select_ln340_8"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_337_1_ifconv:128 %icmp_ln339_25 = icmp_ult  i16 %zext_ln339_11, i16 %codeOffsets_1_load_10_read

]]></Node>
<StgValue><ssdm name="icmp_ln339_25"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:129 %val_25 = xor i1 %icmp_ln339_25, i1 1

]]></Node>
<StgValue><ssdm name="val_25"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_337_1_ifconv:130 %icmp_ln339_26 = icmp_ult  i16 %zext_ln339_12, i16 %codeOffsets_1_load_11_read

]]></Node>
<StgValue><ssdm name="icmp_ln339_26"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:131 %val_26 = xor i1 %icmp_ln339_26, i1 1

]]></Node>
<StgValue><ssdm name="val_26"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
VITIS_LOOP_337_1_ifconv:132 %select_ln340_9 = select i1 %val_26, i4 12, i4 11

]]></Node>
<StgValue><ssdm name="select_ln340_9"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:133 %or_ln339_17 = or i1 %val_25, i1 %val_26

]]></Node>
<StgValue><ssdm name="or_ln339_17"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
VITIS_LOOP_337_1_ifconv:134 %select_ln339_10 = select i1 %or_ln339_17, i4 %select_ln340_9, i4 %select_ln340_8

]]></Node>
<StgValue><ssdm name="select_ln339_10"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_337_1_ifconv:135 %icmp_ln339_27 = icmp_ult  i16 %zext_ln339_13, i16 %codeOffsets_1_load_12_read

]]></Node>
<StgValue><ssdm name="icmp_ln339_27"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:136 %val_27 = xor i1 %icmp_ln339_27, i1 1

]]></Node>
<StgValue><ssdm name="val_27"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_337_1_ifconv:137 %icmp_ln339_28 = icmp_ult  i16 %zext_ln339_14, i16 %codeOffsets_1_load_13_read

]]></Node>
<StgValue><ssdm name="icmp_ln339_28"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:138 %val_28 = xor i1 %icmp_ln339_28, i1 1

]]></Node>
<StgValue><ssdm name="val_28"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_337_1_ifconv:139 %icmp_ln339_29 = icmp_ult  i16 %zext_ln339_15, i16 %codeOffsets_1_load_14_read

]]></Node>
<StgValue><ssdm name="icmp_ln339_29"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:140 %val_29 = xor i1 %icmp_ln339_29, i1 1

]]></Node>
<StgValue><ssdm name="val_29"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_337_1_ifconv:141 %select_ln340_10 = select i1 %val_29, i3 7, i3 6

]]></Node>
<StgValue><ssdm name="select_ln340_10"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:142 %or_ln340_1 = or i1 %val_29, i1 %val_28

]]></Node>
<StgValue><ssdm name="or_ln340_1"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_337_1_ifconv:143 %select_ln340_11 = select i1 %or_ln340_1, i3 %select_ln340_10, i3 5

]]></Node>
<StgValue><ssdm name="select_ln340_11"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="4" op_0_bw="3">
<![CDATA[
VITIS_LOOP_337_1_ifconv:144 %sext_ln347 = sext i3 %select_ln340_11

]]></Node>
<StgValue><ssdm name="sext_ln347"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:145 %or_ln347 = or i1 %or_ln340_1, i1 %val_27

]]></Node>
<StgValue><ssdm name="or_ln347"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
VITIS_LOOP_337_1_ifconv:146 %select_ln347 = select i1 %or_ln347, i4 %sext_ln347, i4 %select_ln339_10

]]></Node>
<StgValue><ssdm name="select_ln347"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:147 %or_ln347_1 = or i1 %or_ln347, i1 %val_24

]]></Node>
<StgValue><ssdm name="or_ln347_1"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:148 %or_ln347_2 = or i1 %val_23, i1 %or_ln339_17

]]></Node>
<StgValue><ssdm name="or_ln347_2"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:149 %or_ln347_3 = or i1 %or_ln347_2, i1 %or_ln347_1

]]></Node>
<StgValue><ssdm name="or_ln347_3"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
VITIS_LOOP_337_1_ifconv:150 %current_bits_8 = select i1 %or_ln347_3, i4 %select_ln347, i4 %select_ln339_9

]]></Node>
<StgValue><ssdm name="current_bits_8"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:151 %or_ln347_4 = or i1 %or_ln339_16, i1 %val_16

]]></Node>
<StgValue><ssdm name="or_ln347_4"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:152 %or_ln347_5 = or i1 %val_15, i1 %or_ln339_13

]]></Node>
<StgValue><ssdm name="or_ln347_5"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:153 %or_ln347_6 = or i1 %or_ln347_5, i1 %or_ln347_3

]]></Node>
<StgValue><ssdm name="or_ln347_6"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:154 %or_ln347_7 = or i1 %or_ln347_6, i1 %or_ln347_4

]]></Node>
<StgValue><ssdm name="or_ln347_7"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
VITIS_LOOP_337_1_ifconv:155 %current_bits_9 = select i1 %or_ln347_7, i4 %current_bits_8, i4 %current_bits_6

]]></Node>
<StgValue><ssdm name="current_bits_9"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:156 %conv_i_i693 = zext i1 %trunc_ln339

]]></Node>
<StgValue><ssdm name="conv_i_i693"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="2">
<![CDATA[
VITIS_LOOP_337_1_ifconv:157 %conv_i_i677 = zext i2 %tmp_1

]]></Node>
<StgValue><ssdm name="conv_i_i677"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_337_1_ifconv:158 %conv_i_i661 = zext i3 %tmp_2

]]></Node>
<StgValue><ssdm name="conv_i_i661"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_337_1_ifconv:159 %conv_i_i645 = zext i4 %tmp_3

]]></Node>
<StgValue><ssdm name="conv_i_i645"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_337_1_ifconv:160 %conv_i_i629 = zext i5 %tmp_4

]]></Node>
<StgValue><ssdm name="conv_i_i629"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_337_1_ifconv:161 %conv_i_i613 = zext i6 %tmp_5

]]></Node>
<StgValue><ssdm name="conv_i_i613"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_337_1_ifconv:162 %conv_i_i597 = zext i7 %tmp_6

]]></Node>
<StgValue><ssdm name="conv_i_i597"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_337_1_ifconv:163 %conv_i_i581 = zext i8 %tmp_7

]]></Node>
<StgValue><ssdm name="conv_i_i581"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_337_1_ifconv:164 %conv_i_i = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %buffer_3, i32 8, i32 1

]]></Node>
<StgValue><ssdm name="conv_i_i"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_337_1_ifconv:165 %conv_i558 = zext i8 %conv_i_i

]]></Node>
<StgValue><ssdm name="conv_i558"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_337_1_ifconv:166 %conv_i_i1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %buffer_3, i32 9, i32 2

]]></Node>
<StgValue><ssdm name="conv_i_i1"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_337_1_ifconv:167 %conv_i539 = zext i8 %conv_i_i1

]]></Node>
<StgValue><ssdm name="conv_i539"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_337_1_ifconv:168 %conv_i_i2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %buffer_3, i32 10, i32 3

]]></Node>
<StgValue><ssdm name="conv_i_i2"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_337_1_ifconv:169 %conv_i520 = zext i8 %conv_i_i2

]]></Node>
<StgValue><ssdm name="conv_i520"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_337_1_ifconv:170 %conv_i_i3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %buffer_3, i32 11, i32 4

]]></Node>
<StgValue><ssdm name="conv_i_i3"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_337_1_ifconv:171 %conv_i501 = zext i8 %conv_i_i3

]]></Node>
<StgValue><ssdm name="conv_i501"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_337_1_ifconv:172 %conv_i_i4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %buffer_3, i32 12, i32 5

]]></Node>
<StgValue><ssdm name="conv_i_i4"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_337_1_ifconv:173 %conv_i482 = zext i8 %conv_i_i4

]]></Node>
<StgValue><ssdm name="conv_i482"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_337_1_ifconv:174 %conv_i_i5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %buffer_3, i32 13, i32 6

]]></Node>
<StgValue><ssdm name="conv_i_i5"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_337_1_ifconv:175 %conv_i463 = zext i8 %conv_i_i5

]]></Node>
<StgValue><ssdm name="conv_i463"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_337_1_ifconv:176 %conv_i_i6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %buffer_3, i32 14, i32 7

]]></Node>
<StgValue><ssdm name="conv_i_i6"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_337_1_ifconv:177 %conv_i449 = zext i8 %conv_i_i6

]]></Node>
<StgValue><ssdm name="conv_i449"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_337_1_ifconv:178 %bl1Codes_0_addr = getelementptr i9 %bl1Codes_0, i64 0, i64 %conv_i_i693

]]></Node>
<StgValue><ssdm name="bl1Codes_0_addr"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_337_1_ifconv:179 %bl1Codes_1_addr = getelementptr i9 %bl1Codes_1, i64 0, i64 %conv_i_i693

]]></Node>
<StgValue><ssdm name="bl1Codes_1_addr"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="9" op_0_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:180 %symbol = load i1 %bl1Codes_0_addr

]]></Node>
<StgValue><ssdm name="symbol"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="2" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_337_1_ifconv:181 %bl2Codes_0_addr = getelementptr i9 %bl2Codes_0, i64 0, i64 %conv_i_i677

]]></Node>
<StgValue><ssdm name="bl2Codes_0_addr"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="2" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_337_1_ifconv:182 %bl2Codes_1_addr = getelementptr i9 %bl2Codes_1, i64 0, i64 %conv_i_i677

]]></Node>
<StgValue><ssdm name="bl2Codes_1_addr"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_337_1_ifconv:183 %bl3Codes_0_addr = getelementptr i9 %bl3Codes_0, i64 0, i64 %conv_i_i661

]]></Node>
<StgValue><ssdm name="bl3Codes_0_addr"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_337_1_ifconv:184 %bl3Codes_1_addr = getelementptr i9 %bl3Codes_1, i64 0, i64 %conv_i_i661

]]></Node>
<StgValue><ssdm name="bl3Codes_1_addr"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="4" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_337_1_ifconv:185 %bl4Codes_0_addr = getelementptr i9 %bl4Codes_0, i64 0, i64 %conv_i_i645

]]></Node>
<StgValue><ssdm name="bl4Codes_0_addr"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="4" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_337_1_ifconv:186 %bl4Codes_1_addr = getelementptr i9 %bl4Codes_1, i64 0, i64 %conv_i_i645

]]></Node>
<StgValue><ssdm name="bl4Codes_1_addr"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_337_1_ifconv:187 %bl5Codes_0_addr = getelementptr i9 %bl5Codes_0, i64 0, i64 %conv_i_i629

]]></Node>
<StgValue><ssdm name="bl5Codes_0_addr"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_337_1_ifconv:188 %bl5Codes_1_addr = getelementptr i9 %bl5Codes_1, i64 0, i64 %conv_i_i629

]]></Node>
<StgValue><ssdm name="bl5Codes_1_addr"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="6" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_337_1_ifconv:189 %bl6Codes_0_addr = getelementptr i9 %bl6Codes_0, i64 0, i64 %conv_i_i613

]]></Node>
<StgValue><ssdm name="bl6Codes_0_addr"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="6" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_337_1_ifconv:190 %bl6Codes_1_addr = getelementptr i9 %bl6Codes_1, i64 0, i64 %conv_i_i613

]]></Node>
<StgValue><ssdm name="bl6Codes_1_addr"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="7" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_337_1_ifconv:191 %bl7Codes_0_addr = getelementptr i9 %bl7Codes_0, i64 0, i64 %conv_i_i597

]]></Node>
<StgValue><ssdm name="bl7Codes_0_addr"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="7" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_337_1_ifconv:192 %bl7Codes_1_addr = getelementptr i9 %bl7Codes_1, i64 0, i64 %conv_i_i597

]]></Node>
<StgValue><ssdm name="bl7Codes_1_addr"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="8" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_337_1_ifconv:193 %bl8Codes_0_addr = getelementptr i9 %bl8Codes_0, i64 0, i64 %conv_i_i581

]]></Node>
<StgValue><ssdm name="bl8Codes_0_addr"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="8" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_337_1_ifconv:194 %bl8Codes_1_addr = getelementptr i9 %bl8Codes_1, i64 0, i64 %conv_i_i581

]]></Node>
<StgValue><ssdm name="bl8Codes_1_addr"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="8" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_337_1_ifconv:195 %bl9Codes_0_addr = getelementptr i9 %bl9Codes_0, i64 0, i64 %conv_i558

]]></Node>
<StgValue><ssdm name="bl9Codes_0_addr"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="8" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_337_1_ifconv:196 %bl9Codes_1_addr = getelementptr i9 %bl9Codes_1, i64 0, i64 %conv_i558

]]></Node>
<StgValue><ssdm name="bl9Codes_1_addr"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="8" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_337_1_ifconv:197 %bl10Codes_0_addr = getelementptr i9 %bl10Codes_0, i64 0, i64 %conv_i539

]]></Node>
<StgValue><ssdm name="bl10Codes_0_addr"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="8" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_337_1_ifconv:198 %bl10Codes_1_addr = getelementptr i9 %bl10Codes_1, i64 0, i64 %conv_i539

]]></Node>
<StgValue><ssdm name="bl10Codes_1_addr"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="8" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_337_1_ifconv:199 %bl11Codes_0_addr = getelementptr i9 %bl11Codes_0, i64 0, i64 %conv_i520

]]></Node>
<StgValue><ssdm name="bl11Codes_0_addr"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="8" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_337_1_ifconv:200 %bl11Codes_1_addr = getelementptr i9 %bl11Codes_1, i64 0, i64 %conv_i520

]]></Node>
<StgValue><ssdm name="bl11Codes_1_addr"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="8" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_337_1_ifconv:201 %bl12Codes_0_addr = getelementptr i9 %bl12Codes_0, i64 0, i64 %conv_i501

]]></Node>
<StgValue><ssdm name="bl12Codes_0_addr"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="8" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_337_1_ifconv:202 %bl12Codes_1_addr = getelementptr i9 %bl12Codes_1, i64 0, i64 %conv_i501

]]></Node>
<StgValue><ssdm name="bl12Codes_1_addr"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="8" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_337_1_ifconv:203 %bl13Codes_0_addr = getelementptr i9 %bl13Codes_0, i64 0, i64 %conv_i482

]]></Node>
<StgValue><ssdm name="bl13Codes_0_addr"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="8" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_337_1_ifconv:204 %bl13Codes_1_addr = getelementptr i9 %bl13Codes_1, i64 0, i64 %conv_i482

]]></Node>
<StgValue><ssdm name="bl13Codes_1_addr"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="8" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_337_1_ifconv:205 %bl14Codes_0_addr = getelementptr i9 %bl14Codes_0, i64 0, i64 %conv_i463

]]></Node>
<StgValue><ssdm name="bl14Codes_0_addr"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="8" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_337_1_ifconv:206 %bl14Codes_1_addr = getelementptr i9 %bl14Codes_1, i64 0, i64 %conv_i463

]]></Node>
<StgValue><ssdm name="bl14Codes_1_addr"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="8" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_337_1_ifconv:207 %bl15Codes_0_addr = getelementptr i9 %bl15Codes_0, i64 0, i64 %conv_i449

]]></Node>
<StgValue><ssdm name="bl15Codes_0_addr"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="8" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_337_1_ifconv:208 %bl15Codes_1_addr = getelementptr i9 %bl15Codes_1, i64 0, i64 %conv_i449

]]></Node>
<StgValue><ssdm name="bl15Codes_1_addr"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="9" op_0_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:209 %symbol_15 = load i1 %bl1Codes_1_addr

]]></Node>
<StgValue><ssdm name="symbol_15"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="9" op_0_bw="2">
<![CDATA[
VITIS_LOOP_337_1_ifconv:211 %symbol_1 = load i2 %bl2Codes_0_addr

]]></Node>
<StgValue><ssdm name="symbol_1"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="9" op_0_bw="2">
<![CDATA[
VITIS_LOOP_337_1_ifconv:212 %symbol_16 = load i2 %bl2Codes_1_addr

]]></Node>
<StgValue><ssdm name="symbol_16"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_337_1_ifconv:214 %symbol_2 = load i3 %bl3Codes_0_addr

]]></Node>
<StgValue><ssdm name="symbol_2"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_337_1_ifconv:215 %symbol_17 = load i3 %bl3Codes_1_addr

]]></Node>
<StgValue><ssdm name="symbol_17"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="9" op_0_bw="4">
<![CDATA[
VITIS_LOOP_337_1_ifconv:217 %symbol_3 = load i4 %bl4Codes_0_addr

]]></Node>
<StgValue><ssdm name="symbol_3"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="9" op_0_bw="4">
<![CDATA[
VITIS_LOOP_337_1_ifconv:218 %symbol_18 = load i4 %bl4Codes_1_addr

]]></Node>
<StgValue><ssdm name="symbol_18"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="9" op_0_bw="5">
<![CDATA[
VITIS_LOOP_337_1_ifconv:220 %symbol_4 = load i5 %bl5Codes_0_addr

]]></Node>
<StgValue><ssdm name="symbol_4"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="9" op_0_bw="5">
<![CDATA[
VITIS_LOOP_337_1_ifconv:221 %symbol_19 = load i5 %bl5Codes_1_addr

]]></Node>
<StgValue><ssdm name="symbol_19"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="9" op_0_bw="6">
<![CDATA[
VITIS_LOOP_337_1_ifconv:223 %symbol_5 = load i6 %bl6Codes_0_addr

]]></Node>
<StgValue><ssdm name="symbol_5"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="9" op_0_bw="6">
<![CDATA[
VITIS_LOOP_337_1_ifconv:224 %symbol_20 = load i6 %bl6Codes_1_addr

]]></Node>
<StgValue><ssdm name="symbol_20"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="9" op_0_bw="7">
<![CDATA[
VITIS_LOOP_337_1_ifconv:226 %symbol_6 = load i7 %bl7Codes_0_addr

]]></Node>
<StgValue><ssdm name="symbol_6"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="9" op_0_bw="7">
<![CDATA[
VITIS_LOOP_337_1_ifconv:227 %symbol_21 = load i7 %bl7Codes_1_addr

]]></Node>
<StgValue><ssdm name="symbol_21"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_337_1_ifconv:229 %symbol_7 = load i8 %bl8Codes_0_addr

]]></Node>
<StgValue><ssdm name="symbol_7"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_337_1_ifconv:230 %symbol_22 = load i8 %bl8Codes_1_addr

]]></Node>
<StgValue><ssdm name="symbol_22"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_337_1_ifconv:232 %symbol_8 = load i8 %bl9Codes_0_addr

]]></Node>
<StgValue><ssdm name="symbol_8"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_337_1_ifconv:233 %symbol_23 = load i8 %bl9Codes_1_addr

]]></Node>
<StgValue><ssdm name="symbol_23"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_337_1_ifconv:235 %symbol_9 = load i8 %bl10Codes_0_addr

]]></Node>
<StgValue><ssdm name="symbol_9"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_337_1_ifconv:236 %symbol_24 = load i8 %bl10Codes_1_addr

]]></Node>
<StgValue><ssdm name="symbol_24"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_337_1_ifconv:238 %symbol_10 = load i8 %bl11Codes_0_addr

]]></Node>
<StgValue><ssdm name="symbol_10"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_337_1_ifconv:239 %symbol_25 = load i8 %bl11Codes_1_addr

]]></Node>
<StgValue><ssdm name="symbol_25"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_337_1_ifconv:241 %symbol_11 = load i8 %bl12Codes_0_addr

]]></Node>
<StgValue><ssdm name="symbol_11"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_337_1_ifconv:242 %symbol_26 = load i8 %bl12Codes_1_addr

]]></Node>
<StgValue><ssdm name="symbol_26"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_337_1_ifconv:244 %symbol_12 = load i8 %bl13Codes_0_addr

]]></Node>
<StgValue><ssdm name="symbol_12"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_337_1_ifconv:245 %symbol_27 = load i8 %bl13Codes_1_addr

]]></Node>
<StgValue><ssdm name="symbol_27"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_337_1_ifconv:247 %symbol_13 = load i8 %bl14Codes_0_addr

]]></Node>
<StgValue><ssdm name="symbol_13"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_337_1_ifconv:248 %symbol_28 = load i8 %bl14Codes_1_addr

]]></Node>
<StgValue><ssdm name="symbol_28"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_337_1_ifconv:250 %symbol_14 = load i8 %bl15Codes_0_addr

]]></Node>
<StgValue><ssdm name="symbol_14"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_337_1_ifconv:251 %symbol_29 = load i8 %bl15Codes_1_addr

]]></Node>
<StgValue><ssdm name="symbol_29"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_337_1_ifconv:255 %zext_ln371 = zext i5 %val0_1

]]></Node>
<StgValue><ssdm name="zext_ln371"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="5" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_337_1_ifconv:256 %lext_addr = getelementptr i4 %lext, i64 0, i64 %zext_ln371

]]></Node>
<StgValue><ssdm name="lext_addr"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="4" op_0_bw="5">
<![CDATA[
VITIS_LOOP_337_1_ifconv:257 %lextra = load i5 %lext_addr

]]></Node>
<StgValue><ssdm name="lextra"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_337_1_ifconv:259 %zext_ln376 = zext i5 %val1_1

]]></Node>
<StgValue><ssdm name="zext_ln376"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="5" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_337_1_ifconv:260 %dext_addr = getelementptr i4 %dext, i64 0, i64 %zext_ln376

]]></Node>
<StgValue><ssdm name="dext_addr"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="4" op_0_bw="5">
<![CDATA[
VITIS_LOOP_337_1_ifconv:261 %dextra = load i5 %dext_addr

]]></Node>
<StgValue><ssdm name="dextra"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.end334:1 %store_ln304 = store i4 %current_bits_9, i4 %current_bits_1

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.end334:2 %store_ln304 = store i4 %current_bits_7, i4 %current_bits

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="465" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
while.end.exitStub:0 %counter_load = load i6 %counter

]]></Node>
<StgValue><ssdm name="counter_load"/></StgValue>
</operation>

<operation id="466" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
while.end.exitStub:1 %write_ln429 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %done_0_out, i1 %done_0

]]></Node>
<StgValue><ssdm name="write_ln429"/></StgValue>
</operation>

<operation id="467" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
while.end.exitStub:2 %write_ln372 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %buffer_out, i32 %buffer_3

]]></Node>
<StgValue><ssdm name="write_ln372"/></StgValue>
</operation>

<operation id="468" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="6">
<![CDATA[
while.end.exitStub:3 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i6P0A, i6 %counter_out, i6 %counter_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="469" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0">
<![CDATA[
while.end.exitStub:4 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="336" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
VITIS_LOOP_337_1_ifconv:0 %counter_load_1 = load i6 %counter

]]></Node>
<StgValue><ssdm name="counter_load_1"/></StgValue>
</operation>

<operation id="337" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_337_1_ifconv:1 %tmpVal_load = load i16 %tmpVal

]]></Node>
<StgValue><ssdm name="tmpVal_load"/></StgValue>
</operation>

<operation id="338" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_337_1_ifconv:2 %specpipeline_ln332 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_16

]]></Node>
<StgValue><ssdm name="specpipeline_ln332"/></StgValue>
</operation>

<operation id="339" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_337_1_ifconv:3 %specloopname_ln331 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln331"/></StgValue>
</operation>

<operation id="340" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="9" op_0_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:180 %symbol = load i1 %bl1Codes_0_addr

]]></Node>
<StgValue><ssdm name="symbol"/></StgValue>
</operation>

<operation id="341" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="9" op_0_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:209 %symbol_15 = load i1 %bl1Codes_1_addr

]]></Node>
<StgValue><ssdm name="symbol_15"/></StgValue>
</operation>

<operation id="342" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
<literal name="current_bits_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="5" op_0_bw="9">
<![CDATA[
VITIS_LOOP_337_1_ifconv:210 %trunc_ln348 = trunc i9 %symbol_15

]]></Node>
<StgValue><ssdm name="trunc_ln348"/></StgValue>
</operation>

<operation id="343" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="9" op_0_bw="2">
<![CDATA[
VITIS_LOOP_337_1_ifconv:211 %symbol_1 = load i2 %bl2Codes_0_addr

]]></Node>
<StgValue><ssdm name="symbol_1"/></StgValue>
</operation>

<operation id="344" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="9" op_0_bw="2">
<![CDATA[
VITIS_LOOP_337_1_ifconv:212 %symbol_16 = load i2 %bl2Codes_1_addr

]]></Node>
<StgValue><ssdm name="symbol_16"/></StgValue>
</operation>

<operation id="345" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
<literal name="current_bits_9" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="5" op_0_bw="9">
<![CDATA[
VITIS_LOOP_337_1_ifconv:213 %trunc_ln349 = trunc i9 %symbol_16

]]></Node>
<StgValue><ssdm name="trunc_ln349"/></StgValue>
</operation>

<operation id="346" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_337_1_ifconv:214 %symbol_2 = load i3 %bl3Codes_0_addr

]]></Node>
<StgValue><ssdm name="symbol_2"/></StgValue>
</operation>

<operation id="347" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_337_1_ifconv:215 %symbol_17 = load i3 %bl3Codes_1_addr

]]></Node>
<StgValue><ssdm name="symbol_17"/></StgValue>
</operation>

<operation id="348" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
<literal name="current_bits_9" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="5" op_0_bw="9">
<![CDATA[
VITIS_LOOP_337_1_ifconv:216 %trunc_ln350 = trunc i9 %symbol_17

]]></Node>
<StgValue><ssdm name="trunc_ln350"/></StgValue>
</operation>

<operation id="349" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="9" op_0_bw="4">
<![CDATA[
VITIS_LOOP_337_1_ifconv:217 %symbol_3 = load i4 %bl4Codes_0_addr

]]></Node>
<StgValue><ssdm name="symbol_3"/></StgValue>
</operation>

<operation id="350" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="9" op_0_bw="4">
<![CDATA[
VITIS_LOOP_337_1_ifconv:218 %symbol_18 = load i4 %bl4Codes_1_addr

]]></Node>
<StgValue><ssdm name="symbol_18"/></StgValue>
</operation>

<operation id="351" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
<literal name="current_bits_9" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="5" op_0_bw="9">
<![CDATA[
VITIS_LOOP_337_1_ifconv:219 %trunc_ln351 = trunc i9 %symbol_18

]]></Node>
<StgValue><ssdm name="trunc_ln351"/></StgValue>
</operation>

<operation id="352" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="9" op_0_bw="5">
<![CDATA[
VITIS_LOOP_337_1_ifconv:220 %symbol_4 = load i5 %bl5Codes_0_addr

]]></Node>
<StgValue><ssdm name="symbol_4"/></StgValue>
</operation>

<operation id="353" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="9" op_0_bw="5">
<![CDATA[
VITIS_LOOP_337_1_ifconv:221 %symbol_19 = load i5 %bl5Codes_1_addr

]]></Node>
<StgValue><ssdm name="symbol_19"/></StgValue>
</operation>

<operation id="354" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
<literal name="current_bits_9" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="5" op_0_bw="9">
<![CDATA[
VITIS_LOOP_337_1_ifconv:222 %trunc_ln352 = trunc i9 %symbol_19

]]></Node>
<StgValue><ssdm name="trunc_ln352"/></StgValue>
</operation>

<operation id="355" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="9" op_0_bw="6">
<![CDATA[
VITIS_LOOP_337_1_ifconv:223 %symbol_5 = load i6 %bl6Codes_0_addr

]]></Node>
<StgValue><ssdm name="symbol_5"/></StgValue>
</operation>

<operation id="356" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="9" op_0_bw="6">
<![CDATA[
VITIS_LOOP_337_1_ifconv:224 %symbol_20 = load i6 %bl6Codes_1_addr

]]></Node>
<StgValue><ssdm name="symbol_20"/></StgValue>
</operation>

<operation id="357" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
<literal name="current_bits_9" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="5" op_0_bw="9">
<![CDATA[
VITIS_LOOP_337_1_ifconv:225 %trunc_ln353 = trunc i9 %symbol_20

]]></Node>
<StgValue><ssdm name="trunc_ln353"/></StgValue>
</operation>

<operation id="358" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="9" op_0_bw="7">
<![CDATA[
VITIS_LOOP_337_1_ifconv:226 %symbol_6 = load i7 %bl7Codes_0_addr

]]></Node>
<StgValue><ssdm name="symbol_6"/></StgValue>
</operation>

<operation id="359" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="9" op_0_bw="7">
<![CDATA[
VITIS_LOOP_337_1_ifconv:227 %symbol_21 = load i7 %bl7Codes_1_addr

]]></Node>
<StgValue><ssdm name="symbol_21"/></StgValue>
</operation>

<operation id="360" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
<literal name="current_bits_9" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="5" op_0_bw="9">
<![CDATA[
VITIS_LOOP_337_1_ifconv:228 %trunc_ln354 = trunc i9 %symbol_21

]]></Node>
<StgValue><ssdm name="trunc_ln354"/></StgValue>
</operation>

<operation id="361" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_337_1_ifconv:229 %symbol_7 = load i8 %bl8Codes_0_addr

]]></Node>
<StgValue><ssdm name="symbol_7"/></StgValue>
</operation>

<operation id="362" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_337_1_ifconv:230 %symbol_22 = load i8 %bl8Codes_1_addr

]]></Node>
<StgValue><ssdm name="symbol_22"/></StgValue>
</operation>

<operation id="363" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
<literal name="current_bits_9" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="5" op_0_bw="9">
<![CDATA[
VITIS_LOOP_337_1_ifconv:231 %trunc_ln355 = trunc i9 %symbol_22

]]></Node>
<StgValue><ssdm name="trunc_ln355"/></StgValue>
</operation>

<operation id="364" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_337_1_ifconv:232 %symbol_8 = load i8 %bl9Codes_0_addr

]]></Node>
<StgValue><ssdm name="symbol_8"/></StgValue>
</operation>

<operation id="365" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_337_1_ifconv:233 %symbol_23 = load i8 %bl9Codes_1_addr

]]></Node>
<StgValue><ssdm name="symbol_23"/></StgValue>
</operation>

<operation id="366" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
<literal name="current_bits_9" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="5" op_0_bw="9">
<![CDATA[
VITIS_LOOP_337_1_ifconv:234 %trunc_ln356 = trunc i9 %symbol_23

]]></Node>
<StgValue><ssdm name="trunc_ln356"/></StgValue>
</operation>

<operation id="367" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_337_1_ifconv:235 %symbol_9 = load i8 %bl10Codes_0_addr

]]></Node>
<StgValue><ssdm name="symbol_9"/></StgValue>
</operation>

<operation id="368" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_337_1_ifconv:236 %symbol_24 = load i8 %bl10Codes_1_addr

]]></Node>
<StgValue><ssdm name="symbol_24"/></StgValue>
</operation>

<operation id="369" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
<literal name="current_bits_9" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="5" op_0_bw="9">
<![CDATA[
VITIS_LOOP_337_1_ifconv:237 %trunc_ln357 = trunc i9 %symbol_24

]]></Node>
<StgValue><ssdm name="trunc_ln357"/></StgValue>
</operation>

<operation id="370" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_337_1_ifconv:238 %symbol_10 = load i8 %bl11Codes_0_addr

]]></Node>
<StgValue><ssdm name="symbol_10"/></StgValue>
</operation>

<operation id="371" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_337_1_ifconv:239 %symbol_25 = load i8 %bl11Codes_1_addr

]]></Node>
<StgValue><ssdm name="symbol_25"/></StgValue>
</operation>

<operation id="372" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
<literal name="current_bits_9" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="5" op_0_bw="9">
<![CDATA[
VITIS_LOOP_337_1_ifconv:240 %trunc_ln358 = trunc i9 %symbol_25

]]></Node>
<StgValue><ssdm name="trunc_ln358"/></StgValue>
</operation>

<operation id="373" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_337_1_ifconv:241 %symbol_11 = load i8 %bl12Codes_0_addr

]]></Node>
<StgValue><ssdm name="symbol_11"/></StgValue>
</operation>

<operation id="374" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_337_1_ifconv:242 %symbol_26 = load i8 %bl12Codes_1_addr

]]></Node>
<StgValue><ssdm name="symbol_26"/></StgValue>
</operation>

<operation id="375" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
<literal name="current_bits_9" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="5" op_0_bw="9">
<![CDATA[
VITIS_LOOP_337_1_ifconv:243 %trunc_ln359 = trunc i9 %symbol_26

]]></Node>
<StgValue><ssdm name="trunc_ln359"/></StgValue>
</operation>

<operation id="376" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_337_1_ifconv:244 %symbol_12 = load i8 %bl13Codes_0_addr

]]></Node>
<StgValue><ssdm name="symbol_12"/></StgValue>
</operation>

<operation id="377" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_337_1_ifconv:245 %symbol_27 = load i8 %bl13Codes_1_addr

]]></Node>
<StgValue><ssdm name="symbol_27"/></StgValue>
</operation>

<operation id="378" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
<literal name="current_bits_9" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="5" op_0_bw="9">
<![CDATA[
VITIS_LOOP_337_1_ifconv:246 %trunc_ln360 = trunc i9 %symbol_27

]]></Node>
<StgValue><ssdm name="trunc_ln360"/></StgValue>
</operation>

<operation id="379" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_337_1_ifconv:247 %symbol_13 = load i8 %bl14Codes_0_addr

]]></Node>
<StgValue><ssdm name="symbol_13"/></StgValue>
</operation>

<operation id="380" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_337_1_ifconv:248 %symbol_28 = load i8 %bl14Codes_1_addr

]]></Node>
<StgValue><ssdm name="symbol_28"/></StgValue>
</operation>

<operation id="381" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
<literal name="current_bits_9" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="5" op_0_bw="9">
<![CDATA[
VITIS_LOOP_337_1_ifconv:249 %trunc_ln361 = trunc i9 %symbol_28

]]></Node>
<StgValue><ssdm name="trunc_ln361"/></StgValue>
</operation>

<operation id="382" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_337_1_ifconv:250 %symbol_14 = load i8 %bl15Codes_0_addr

]]></Node>
<StgValue><ssdm name="symbol_14"/></StgValue>
</operation>

<operation id="383" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_337_1_ifconv:251 %symbol_29 = load i8 %bl15Codes_1_addr

]]></Node>
<StgValue><ssdm name="symbol_29"/></StgValue>
</operation>

<operation id="384" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
<literal name="current_bits_9" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="5" op_0_bw="9">
<![CDATA[
VITIS_LOOP_337_1_ifconv:252 %trunc_ln308 = trunc i9 %symbol_29

]]></Node>
<StgValue><ssdm name="trunc_ln308"/></StgValue>
</operation>

<operation id="385" st_id="2" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="9" op_3_bw="4" op_4_bw="9" op_5_bw="4" op_6_bw="9" op_7_bw="4" op_8_bw="9" op_9_bw="4" op_10_bw="9" op_11_bw="4" op_12_bw="9" op_13_bw="4" op_14_bw="9" op_15_bw="4" op_16_bw="9" op_17_bw="4" op_18_bw="9" op_19_bw="4" op_20_bw="9" op_21_bw="4" op_22_bw="9" op_23_bw="4" op_24_bw="9" op_25_bw="4" op_26_bw="9" op_27_bw="4" op_28_bw="9" op_29_bw="4" op_30_bw="9" op_31_bw="9" op_32_bw="4">
<![CDATA[
VITIS_LOOP_337_1_ifconv:253 %lsymbol = sparsemux i9 @_ssdm_op_SparseMux.ap_auto.15i9.i9.i4, i4 1, i9 %symbol, i4 2, i9 %symbol_1, i4 3, i9 %symbol_2, i4 4, i9 %symbol_3, i4 5, i9 %symbol_4, i4 6, i9 %symbol_5, i4 7, i9 %symbol_6, i4 8, i9 %symbol_7, i4 9, i9 %symbol_8, i4 10, i9 %symbol_9, i4 11, i9 %symbol_10, i4 12, i9 %symbol_11, i4 13, i9 %symbol_12, i4 14, i9 %symbol_13, i4 15, i9 %symbol_14, i9 0, i4 %current_bits_7

]]></Node>
<StgValue><ssdm name="lsymbol"/></StgValue>
</operation>

<operation id="386" st_id="2" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="5" op_3_bw="4" op_4_bw="5" op_5_bw="4" op_6_bw="5" op_7_bw="4" op_8_bw="5" op_9_bw="4" op_10_bw="5" op_11_bw="4" op_12_bw="5" op_13_bw="4" op_14_bw="5" op_15_bw="4" op_16_bw="5" op_17_bw="4" op_18_bw="5" op_19_bw="4" op_20_bw="5" op_21_bw="4" op_22_bw="5" op_23_bw="4" op_24_bw="5" op_25_bw="4" op_26_bw="5" op_27_bw="4" op_28_bw="5" op_29_bw="4" op_30_bw="5" op_31_bw="5" op_32_bw="4">
<![CDATA[
VITIS_LOOP_337_1_ifconv:254 %lsymbol_2 = sparsemux i5 @_ssdm_op_SparseMux.ap_auto.15i5.i5.i4, i4 1, i5 %trunc_ln348, i4 2, i5 %trunc_ln349, i4 3, i5 %trunc_ln350, i4 4, i5 %trunc_ln351, i4 5, i5 %trunc_ln352, i4 6, i5 %trunc_ln353, i4 7, i5 %trunc_ln354, i4 8, i5 %trunc_ln355, i4 9, i5 %trunc_ln356, i4 10, i5 %trunc_ln357, i4 11, i5 %trunc_ln358, i4 12, i5 %trunc_ln359, i4 13, i5 %trunc_ln360, i4 14, i5 %trunc_ln361, i4 15, i5 %trunc_ln308, i5 0, i4 %current_bits_9

]]></Node>
<StgValue><ssdm name="lsymbol_2"/></StgValue>
</operation>

<operation id="387" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="4" op_0_bw="5">
<![CDATA[
VITIS_LOOP_337_1_ifconv:257 %lextra = load i5 %lext_addr

]]></Node>
<StgValue><ssdm name="lextra"/></StgValue>
</operation>

<operation id="388" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="16" op_0_bw="32">
<![CDATA[
VITIS_LOOP_337_1_ifconv:258 %trunc_ln372 = trunc i32 %buffer_3

]]></Node>
<StgValue><ssdm name="trunc_ln372"/></StgValue>
</operation>

<operation id="389" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="4" op_0_bw="5">
<![CDATA[
VITIS_LOOP_337_1_ifconv:261 %dextra = load i5 %dext_addr

]]></Node>
<StgValue><ssdm name="dextra"/></StgValue>
</operation>

<operation id="390" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
VITIS_LOOP_337_1_ifconv:262 %select_ln382 = select i1 %isDistance, i4 %lextra, i4 %dextra

]]></Node>
<StgValue><ssdm name="select_ln382"/></StgValue>
</operation>

<operation id="391" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="16" op_0_bw="4">
<![CDATA[
VITIS_LOOP_337_1_ifconv:263 %zext_ln382 = zext i4 %select_ln382

]]></Node>
<StgValue><ssdm name="zext_ln382"/></StgValue>
</operation>

<operation id="392" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_337_1_ifconv:264 %shl_ln382 = shl i16 1, i16 %zext_ln382

]]></Node>
<StgValue><ssdm name="shl_ln382"/></StgValue>
</operation>

<operation id="393" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_337_1_ifconv:265 %add_ln382 = add i16 %shl_ln382, i16 65535

]]></Node>
<StgValue><ssdm name="add_ln382"/></StgValue>
</operation>

<operation id="394" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_337_1_ifconv:266 %tmpVal_1 = and i16 %add_ln382, i16 %trunc_ln372

]]></Node>
<StgValue><ssdm name="tmpVal_1"/></StgValue>
</operation>

<operation id="395" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_337_1_ifconv:267 %tmp = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %lsymbol_2, i32 2, i32 4

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="396" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_337_1_ifconv:268 %isExtra_1 = icmp_ne  i3 %tmp, i3 0

]]></Node>
<StgValue><ssdm name="isExtra_1"/></StgValue>
</operation>

<operation id="397" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="16" op_0_bw="5">
<![CDATA[
VITIS_LOOP_337_1_ifconv:269 %zext_ln419 = zext i5 %lsymbol_2

]]></Node>
<StgValue><ssdm name="zext_ln419"/></StgValue>
</operation>

<operation id="398" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
VITIS_LOOP_337_1_ifconv:270 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %lsymbol, i32 8

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="399" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:271 %xor_ln395_1 = xor i1 %tmp_14, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln395_1"/></StgValue>
</operation>

<operation id="400" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="8" op_0_bw="9">
<![CDATA[
VITIS_LOOP_337_1_ifconv:272 %trunc_ln396 = trunc i9 %lsymbol

]]></Node>
<StgValue><ssdm name="trunc_ln396"/></StgValue>
</operation>

<operation id="401" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
VITIS_LOOP_337_1_ifconv:273 %tmpVal_3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 16, i8 %trunc_ln396

]]></Node>
<StgValue><ssdm name="tmpVal_3"/></StgValue>
</operation>

<operation id="402" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="16" op_0_bw="13">
<![CDATA[
VITIS_LOOP_337_1_ifconv:274 %sext_ln309 = sext i13 %tmpVal_3

]]></Node>
<StgValue><ssdm name="sext_ln309"/></StgValue>
</operation>

<operation id="403" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_337_1_ifconv:275 %icmp_ln401 = icmp_eq  i9 %lsymbol, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln401"/></StgValue>
</operation>

<operation id="404" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_337_1_ifconv:276 %tmpVal_4 = partset i16 @_ssdm_op_PartSet.i16.i16.i8.i32.i32, i16 %tmpVal_load, i8 %ignoreValue_cast_cast, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmpVal_4"/></StgValue>
</operation>

<operation id="405" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="5" op_0_bw="9">
<![CDATA[
VITIS_LOOP_337_1_ifconv:277 %val0_5 = trunc i9 %lsymbol

]]></Node>
<StgValue><ssdm name="val0_5"/></StgValue>
</operation>

<operation id="406" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_337_1_ifconv:278 %isExtra_2 = icmp_ugt  i5 %val0_5, i5 8

]]></Node>
<StgValue><ssdm name="isExtra_2"/></StgValue>
</operation>

<operation id="407" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="16" op_0_bw="5">
<![CDATA[
VITIS_LOOP_337_1_ifconv:279 %zext_ln411 = zext i5 %val0_5

]]></Node>
<StgValue><ssdm name="zext_ln411"/></StgValue>
</operation>

<operation id="408" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_337_1_ifconv:280 %tmpVal_6 = select i1 %isExtra, i16 %tmpVal_1, i16 %zext_ln411

]]></Node>
<StgValue><ssdm name="tmpVal_6"/></StgValue>
</operation>

<operation id="409" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:281 %sel_tmp1 = xor i1 %isExtra, i1 1

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="410" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:282 %sel_tmp2 = and i1 %isDistance, i1 %sel_tmp1

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="411" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_337_1_ifconv:283 %tmpVal_7 = select i1 %sel_tmp2, i16 %zext_ln419, i16 %tmpVal_6

]]></Node>
<StgValue><ssdm name="tmpVal_7"/></StgValue>
</operation>

<operation id="412" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:284 %sel_tmp6_demorgan = or i1 %isExtra, i1 %isDistance

]]></Node>
<StgValue><ssdm name="sel_tmp6_demorgan"/></StgValue>
</operation>

<operation id="413" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:285 %sel_tmp6 = xor i1 %sel_tmp6_demorgan, i1 1

]]></Node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="414" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:286 %and_ln395 = and i1 %xor_ln395_1, i1 %sel_tmp6

]]></Node>
<StgValue><ssdm name="and_ln395"/></StgValue>
</operation>

<operation id="415" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_337_1_ifconv:287 %tmpVal_8 = select i1 %and_ln395, i16 %sext_ln309, i16 %tmpVal_7

]]></Node>
<StgValue><ssdm name="tmpVal_8"/></StgValue>
</operation>

<operation id="416" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:288 %or_ln395 = or i1 %sel_tmp6_demorgan, i1 %xor_ln395_1

]]></Node>
<StgValue><ssdm name="or_ln395"/></StgValue>
</operation>

<operation id="417" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:289 %and_ln395_1 = and i1 %tmp_14, i1 %sel_tmp6

]]></Node>
<StgValue><ssdm name="and_ln395_1"/></StgValue>
</operation>

<operation id="418" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:290 %huffDone_1 = and i1 %icmp_ln401, i1 %and_ln395_1

]]></Node>
<StgValue><ssdm name="huffDone_1"/></StgValue>
</operation>

<operation id="419" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_337_1_ifconv:291 %tmpVal_9 = select i1 %huffDone_1, i16 %tmpVal_4, i16 %tmpVal_8

]]></Node>
<StgValue><ssdm name="tmpVal_9"/></StgValue>
</operation>

<operation id="420" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:292 %or_ln401 = or i1 %or_ln395, i1 %icmp_ln401

]]></Node>
<StgValue><ssdm name="or_ln401"/></StgValue>
</operation>

<operation id="421" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
VITIS_LOOP_337_1_ifconv:293 %val0_4 = select i1 %or_ln401, i5 %val0_1, i5 %val0_5

]]></Node>
<StgValue><ssdm name="val0_4"/></StgValue>
</operation>

<operation id="422" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:294 %sel_tmp20 = xor i1 %isDistance, i1 1

]]></Node>
<StgValue><ssdm name="sel_tmp20"/></StgValue>
</operation>

<operation id="423" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:295 %sel_tmp21 = or i1 %isExtra, i1 %sel_tmp20

]]></Node>
<StgValue><ssdm name="sel_tmp21"/></StgValue>
</operation>

<operation id="424" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
VITIS_LOOP_337_1_ifconv:296 %val1_2 = select i1 %sel_tmp21, i5 %val1_1, i5 %lsymbol_2

]]></Node>
<StgValue><ssdm name="val1_2"/></StgValue>
</operation>

<operation id="425" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
VITIS_LOOP_337_1_ifconv:297 %sel_tmp23_v = select i1 %isExtra, i4 %select_ln382, i4 %current_bits_7

]]></Node>
<StgValue><ssdm name="sel_tmp23_v"/></StgValue>
</operation>

<operation id="426" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
VITIS_LOOP_337_1_ifconv:298 %buffer_4_v = select i1 %sel_tmp2, i4 %current_bits_9, i4 %sel_tmp23_v

]]></Node>
<StgValue><ssdm name="buffer_4_v"/></StgValue>
</operation>

<operation id="427" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_337_1_ifconv:299 %buffer_4_v_cast = zext i4 %buffer_4_v

]]></Node>
<StgValue><ssdm name="buffer_4_v_cast"/></StgValue>
</operation>

<operation id="428" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_337_1_ifconv:300 %buffer_1 = lshr i32 %buffer_3, i32 %buffer_4_v_cast

]]></Node>
<StgValue><ssdm name="buffer_1"/></StgValue>
</operation>

<operation id="429" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="6" op_0_bw="4">
<![CDATA[
VITIS_LOOP_337_1_ifconv:301 %counter_4_v = zext i4 %buffer_4_v

]]></Node>
<StgValue><ssdm name="counter_4_v"/></StgValue>
</operation>

<operation id="430" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_337_1_ifconv:302 %counter_1 = sub i6 %counter_load_1, i6 %counter_4_v

]]></Node>
<StgValue><ssdm name="counter_1"/></StgValue>
</operation>

<operation id="431" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:303 %sel_tmp31 = and i1 %isExtra, i1 %isDistance

]]></Node>
<StgValue><ssdm name="sel_tmp31"/></StgValue>
</operation>

<operation id="432" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:304 %xor_ln401 = xor i1 %or_ln401, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln401"/></StgValue>
</operation>

<operation id="433" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:305 %isDistance_1 = or i1 %sel_tmp31, i1 %xor_ln401

]]></Node>
<StgValue><ssdm name="isDistance_1"/></StgValue>
</operation>

<operation id="434" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:306 %sel_tmp42 = select i1 %sel_tmp2, i1 %isExtra_1, i1 %isExtra_2

]]></Node>
<StgValue><ssdm name="sel_tmp42"/></StgValue>
</operation>

<operation id="435" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:307 %or_ln401_2 = or i1 %icmp_ln401, i1 %xor_ln395_1

]]></Node>
<StgValue><ssdm name="or_ln401_2"/></StgValue>
</operation>

<operation id="436" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:308 %and_ln401_1 = and i1 %or_ln401_2, i1 %sel_tmp20

]]></Node>
<StgValue><ssdm name="and_ln401_1"/></StgValue>
</operation>

<operation id="437" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:309 %or_ln401_3 = or i1 %isExtra, i1 %and_ln401_1

]]></Node>
<StgValue><ssdm name="or_ln401_3"/></StgValue>
</operation>

<operation id="438" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:310 %xor_ln401_1 = xor i1 %or_ln401_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln401_1"/></StgValue>
</operation>

<operation id="439" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_337_1_ifconv:311 %isExtra_3 = and i1 %sel_tmp42, i1 %xor_ln401_1

]]></Node>
<StgValue><ssdm name="isExtra_3"/></StgValue>
</operation>

<operation id="440" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_337_1_ifconv:312 %write_ln425 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %lz77_output_stream, i16 %tmpVal_9

]]></Node>
<StgValue><ssdm name="write_ln425"/></StgValue>
</operation>

<operation id="441" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="2" op_0_bw="2" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_337_1_ifconv:313 %tmp_15 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %counter_1, i32 4, i32 5

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="442" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_337_1_ifconv:314 %icmp_ln427 = icmp_eq  i2 %tmp_15, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln427"/></StgValue>
</operation>

<operation id="443" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_337_1_ifconv:315 %br_ln427 = br i1 %icmp_ln427, void %VITIS_LOOP_337_1_ifconv.if.end334_crit_edge, void %if.then324

]]></Node>
<StgValue><ssdm name="br_ln427"/></StgValue>
</operation>

<operation id="444" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
<literal name="icmp_ln427" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_337_1_ifconv.if.end334_crit_edge:0 %store_ln327 = store i32 %buffer_1, i32 %buffer

]]></Node>
<StgValue><ssdm name="store_ln327"/></StgValue>
</operation>

<operation id="445" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
<literal name="icmp_ln427" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_337_1_ifconv.if.end334_crit_edge:1 %store_ln328 = store i6 %counter_1, i6 %counter

]]></Node>
<StgValue><ssdm name="store_ln328"/></StgValue>
</operation>

<operation id="446" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
<literal name="icmp_ln427" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_337_1_ifconv.if.end334_crit_edge:2 %br_ln427 = br void %if.end334

]]></Node>
<StgValue><ssdm name="br_ln427"/></StgValue>
</operation>

<operation id="447" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
<literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then324:0 %inValue = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %huffman_input_stream

]]></Node>
<StgValue><ssdm name="inValue"/></StgValue>
</operation>

<operation id="448" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
<literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then324:1 %huffman_eos_stream_read = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %huffman_eos_stream

]]></Node>
<StgValue><ssdm name="huffman_eos_stream_read"/></StgValue>
</operation>

<operation id="449" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
<literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="31" op_0_bw="16">
<![CDATA[
if.then324:2 %zext_ln430 = zext i16 %inValue

]]></Node>
<StgValue><ssdm name="zext_ln430"/></StgValue>
</operation>

<operation id="450" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
<literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="31" op_0_bw="6">
<![CDATA[
if.then324:3 %zext_ln430_1 = zext i6 %counter_1

]]></Node>
<StgValue><ssdm name="zext_ln430_1"/></StgValue>
</operation>

<operation id="451" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
<literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
if.then324:4 %shl_ln430 = shl i31 %zext_ln430, i31 %zext_ln430_1

]]></Node>
<StgValue><ssdm name="shl_ln430"/></StgValue>
</operation>

<operation id="452" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
<literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="31" op_0_bw="32">
<![CDATA[
if.then324:5 %trunc_ln430 = trunc i32 %buffer_1

]]></Node>
<StgValue><ssdm name="trunc_ln430"/></StgValue>
</operation>

<operation id="453" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
<literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
if.then324:6 %or_ln430 = or i31 %trunc_ln430, i31 %shl_ln430

]]></Node>
<StgValue><ssdm name="or_ln430"/></StgValue>
</operation>

<operation id="454" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
<literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then324:7 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %buffer_1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="455" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
<literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
if.then324:8 %buffer_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %tmp_16, i31 %or_ln430

]]></Node>
<StgValue><ssdm name="buffer_2"/></StgValue>
</operation>

<operation id="456" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
<literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.then324:9 %counter_2 = add i6 %counter_1, i6 16

]]></Node>
<StgValue><ssdm name="counter_2"/></StgValue>
</operation>

<operation id="457" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
<literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then324:10 %store_ln327 = store i32 %buffer_2, i32 %buffer

]]></Node>
<StgValue><ssdm name="store_ln327"/></StgValue>
</operation>

<operation id="458" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
<literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then324:11 %store_ln328 = store i6 %counter_2, i6 %counter

]]></Node>
<StgValue><ssdm name="store_ln328"/></StgValue>
</operation>

<operation id="459" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
<literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0">
<![CDATA[
if.then324:12 %br_ln432 = br void %if.end334

]]></Node>
<StgValue><ssdm name="br_ln432"/></StgValue>
</operation>

<operation id="460" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end334:0 %done_1 = phi i1 %huffman_eos_stream_read, void %if.then324, i1 0, void %VITIS_LOOP_337_1_ifconv.if.end334_crit_edge

]]></Node>
<StgValue><ssdm name="done_1"/></StgValue>
</operation>

<operation id="461" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
if.end334:3 %store_ln309 = store i16 %tmpVal_9, i16 %tmpVal

]]></Node>
<StgValue><ssdm name="store_ln309"/></StgValue>
</operation>

<operation id="462" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.end334:4 %store_ln317 = store i5 %val0_4, i5 %val0

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="463" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.end334:5 %store_ln317 = store i5 %val1_2, i5 %val1

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="464" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0">
<![CDATA[
if.end334:6 %br_ln331 = br void %while.cond

]]></Node>
<StgValue><ssdm name="br_ln331"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
