// Seed: 2654560220
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_7;
endmodule
module module_1 (
    input uwire id_0,
    output uwire id_1,
    input wand id_2,
    input tri1 id_3,
    output tri0 id_4,
    output supply1 id_5,
    input tri id_6,
    output wand id_7,
    output tri id_8,
    input tri1 id_9
    , id_18,
    input wand id_10,
    output supply1 id_11,
    input tri0 id_12,
    output tri1 id_13,
    output wor id_14,
    input wor id_15,
    input wire id_16
);
  assign id_4 = 1;
  uwire id_19;
  assign id_18 = ~1;
  tri0 id_20, id_21, id_22, id_23, id_24, id_25, id_26, id_27, id_28, id_29, id_30, id_31;
  wire id_32;
  assign id_28 = id_19 - id_29;
  module_0(
      id_18, id_32, id_18, id_19, id_32, id_18
  );
  assign id_27 = id_10;
endmodule
