#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x558731ca8420 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x558731ca76b0 .scope module, "flip_tester" "flip_tester" 3 1;
 .timescale 0 0;
v0x558731cc5ef0_0 .var "clk", 0 0;
v0x558731cc5fb0_0 .var "d", 7 0;
v0x558731cc6050_0 .net "q", 7 0, v0x558731ca7190_0;  1 drivers
v0x558731cc6150_0 .var "reset", 0 0;
S_0x558731ca68d0 .scope module, "dut" "flopr" 3 8, 4 2 0, S_0x558731ca76b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "d";
    .port_info 3 /OUTPUT 8 "q";
P_0x558731c787e0 .param/l "WIDTH" 0 4 2, +C4<00000000000000000000000000001000>;
v0x558731c8d520_0 .net "clk", 0 0, v0x558731cc5ef0_0;  1 drivers
v0x558731c89b70_0 .net "d", 7 0, v0x558731cc5fb0_0;  1 drivers
v0x558731ca7190_0 .var "q", 7 0;
v0x558731cc5db0_0 .net "reset", 0 0, v0x558731cc6150_0;  1 drivers
E_0x558731c65930 .event posedge, v0x558731cc5db0_0, v0x558731c8d520_0;
S_0x558731ca7980 .scope module, "testbench" "testbench" 5 1;
 .timescale 0 0;
v0x558731cd3500_0 .var "clk", 0 0;
v0x558731cd35c0_0 .net "dataadr", 31 0, v0x558731cca180_0;  1 drivers
v0x558731cd3680_0 .net "memwrite", 0 0, L_0x558731cd3c00;  1 drivers
v0x558731cd3720_0 .var "reset", 0 0;
v0x558731cd3850_0 .net "writedata", 31 0, L_0x558731ce55f0;  1 drivers
E_0x558731c65d80 .event negedge, v0x558731cc6a10_0;
S_0x558731cc6240 .scope module, "dut" "top" 5 8, 6 1 0, S_0x558731ca7980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "writedata";
    .port_info 3 /OUTPUT 32 "dataadr";
    .port_info 4 /OUTPUT 1 "memwrite";
v0x558731cd2d10_0 .net "clk", 0 0, v0x558731cd3500_0;  1 drivers
v0x558731cd2dd0_0 .net "dataadr", 31 0, v0x558731cca180_0;  alias, 1 drivers
v0x558731cd2e90_0 .net "instr", 31 0, L_0x558731cd4410;  1 drivers
v0x558731cd2f30_0 .net "memwrite", 0 0, L_0x558731cd3c00;  alias, 1 drivers
v0x558731cd3060_0 .net "pc", 31 0, v0x558731ccc980_0;  1 drivers
v0x558731cd31b0_0 .net "readdata", 31 0, L_0x558731ce6af0;  1 drivers
v0x558731cd3300_0 .net "reset", 0 0, v0x558731cd3720_0;  1 drivers
v0x558731cd33a0_0 .net "writedata", 31 0, L_0x558731ce55f0;  alias, 1 drivers
L_0x558731ce6760 .part v0x558731ccc980_0, 2, 6;
S_0x558731cc6400 .scope module, "dmem" "dmem" 6 9, 7 1 0, S_0x558731cc6240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_0x558731ce6af0 .functor BUFZ 32, L_0x558731ce6850, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x558731cc6680 .array "RAM", 0 63, 31 0;
v0x558731cc6760_0 .net *"_ivl_0", 31 0, L_0x558731ce6850;  1 drivers
v0x558731cc6840_0 .net *"_ivl_3", 29 0, L_0x558731ce68f0;  1 drivers
v0x558731cc6930_0 .net "a", 31 0, v0x558731cca180_0;  alias, 1 drivers
v0x558731cc6a10_0 .net "clk", 0 0, v0x558731cd3500_0;  alias, 1 drivers
v0x558731cc6b20_0 .net "rd", 31 0, L_0x558731ce6af0;  alias, 1 drivers
v0x558731cc6c00_0 .net "wd", 31 0, L_0x558731ce55f0;  alias, 1 drivers
v0x558731cc6ce0_0 .net "we", 0 0, L_0x558731cd3c00;  alias, 1 drivers
E_0x558731c4e1d0 .event posedge, v0x558731cc6a10_0;
L_0x558731ce6850 .array/port v0x558731cc6680, L_0x558731ce68f0;
L_0x558731ce68f0 .part v0x558731cca180_0, 2, 30;
S_0x558731cc6e40 .scope module, "imem" "imem" 6 8, 8 1 0, S_0x558731cc6240;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_0x558731cd4410 .functor BUFZ 32, L_0x558731ce6530, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x558731cc7040 .array "RAM", 63 0, 31 0;
v0x558731cc7120_0 .net *"_ivl_0", 31 0, L_0x558731ce6530;  1 drivers
v0x558731cc7200_0 .net *"_ivl_2", 7 0, L_0x558731ce65d0;  1 drivers
L_0x7f5f16fa7378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x558731cc72c0_0 .net *"_ivl_5", 1 0, L_0x7f5f16fa7378;  1 drivers
v0x558731cc73a0_0 .net "a", 5 0, L_0x558731ce6760;  1 drivers
v0x558731cc74d0_0 .net "rd", 31 0, L_0x558731cd4410;  alias, 1 drivers
L_0x558731ce6530 .array/port v0x558731cc7040, L_0x558731ce65d0;
L_0x558731ce65d0 .concat [ 6 2 0 0], L_0x558731ce6760, L_0x7f5f16fa7378;
S_0x558731cc7610 .scope module, "mips" "mips" 6 7, 9 1 0, S_0x558731cc6240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "pc";
    .port_info 3 /INPUT 32 "instr";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 32 "aluout";
    .port_info 6 /OUTPUT 32 "writedata";
    .port_info 7 /INPUT 32 "readdata";
v0x558731cd1c40_0 .net "alucontrol", 2 0, v0x558731cc7cb0_0;  1 drivers
v0x558731cd1d20_0 .net "aluout", 31 0, v0x558731cca180_0;  alias, 1 drivers
v0x558731cd1e70_0 .net "alusrc", 0 0, L_0x558731cd3a30;  1 drivers
v0x558731cd1fa0_0 .net "clk", 0 0, v0x558731cd3500_0;  alias, 1 drivers
v0x558731cd20d0_0 .net "instr", 31 0, L_0x558731cd4410;  alias, 1 drivers
v0x558731cd2170_0 .net "jump", 0 0, L_0x558731cd3d80;  1 drivers
v0x558731cd22a0_0 .net "memtoreg", 0 0, L_0x558731cd3ca0;  1 drivers
v0x558731cd23d0_0 .net "memwrite", 0 0, L_0x558731cd3c00;  alias, 1 drivers
v0x558731cd2470_0 .net "pc", 31 0, v0x558731ccc980_0;  alias, 1 drivers
v0x558731cd25c0_0 .net "pcsrc", 0 0, L_0x558731cd4040;  1 drivers
v0x558731cd2660_0 .net "readdata", 31 0, L_0x558731ce6af0;  alias, 1 drivers
v0x558731cd2720_0 .net "regdst", 0 0, L_0x558731cd3990;  1 drivers
v0x558731cd2850_0 .net "regwrite", 0 0, L_0x558731cd38f0;  1 drivers
v0x558731cd2980_0 .net "reset", 0 0, v0x558731cd3720_0;  alias, 1 drivers
v0x558731cd2a20_0 .net "writedata", 31 0, L_0x558731ce55f0;  alias, 1 drivers
L_0x7f5f16fa7330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558731cd2b70_0 .net "zero", 0 0, L_0x7f5f16fa7330;  1 drivers
L_0x558731cd4180 .part L_0x558731cd4410, 26, 6;
L_0x558731cd42d0 .part L_0x558731cd4410, 0, 6;
S_0x558731cc7840 .scope module, "c" "controller" 9 12, 10 1 0, S_0x558731cc7610;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "zero";
    .port_info 3 /OUTPUT 1 "memtoreg";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 1 "pcsrc";
    .port_info 6 /OUTPUT 1 "alusrc";
    .port_info 7 /OUTPUT 1 "regdst";
    .port_info 8 /OUTPUT 1 "regwrite";
    .port_info 9 /OUTPUT 1 "jump";
    .port_info 10 /OUTPUT 3 "alucontrol";
L_0x558731cd4040 .functor AND 1, L_0x558731cd3ad0, L_0x7f5f16fa7330, C4<1>, C4<1>;
v0x558731cc8d40_0 .net "alucontrol", 2 0, v0x558731cc7cb0_0;  alias, 1 drivers
v0x558731cc8e50_0 .net "aluop", 1 0, L_0x558731cd3e20;  1 drivers
v0x558731cc8ef0_0 .net "alusrc", 0 0, L_0x558731cd3a30;  alias, 1 drivers
v0x558731cc8fc0_0 .net "branch", 0 0, L_0x558731cd3ad0;  1 drivers
v0x558731cc9090_0 .net "funct", 5 0, L_0x558731cd42d0;  1 drivers
v0x558731cc9180_0 .net "jump", 0 0, L_0x558731cd3d80;  alias, 1 drivers
v0x558731cc9250_0 .net "memtoreg", 0 0, L_0x558731cd3ca0;  alias, 1 drivers
v0x558731cc9320_0 .net "memwrite", 0 0, L_0x558731cd3c00;  alias, 1 drivers
v0x558731cc9410_0 .net "op", 5 0, L_0x558731cd4180;  1 drivers
v0x558731cc9540_0 .net "pcsrc", 0 0, L_0x558731cd4040;  alias, 1 drivers
v0x558731cc95e0_0 .net "regdst", 0 0, L_0x558731cd3990;  alias, 1 drivers
v0x558731cc96b0_0 .net "regwrite", 0 0, L_0x558731cd38f0;  alias, 1 drivers
v0x558731cc9780_0 .net "zero", 0 0, L_0x7f5f16fa7330;  alias, 1 drivers
S_0x558731cc7a20 .scope module, "ad" "aludec" 10 13, 11 2 0, S_0x558731cc7840;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct";
    .port_info 1 /INPUT 2 "aluop";
    .port_info 2 /OUTPUT 3 "alucontrol";
v0x558731cc7cb0_0 .var "alucontrol", 2 0;
v0x558731cc7db0_0 .net "aluop", 1 0, L_0x558731cd3e20;  alias, 1 drivers
v0x558731cc7e90_0 .net "funct", 5 0, L_0x558731cd42d0;  alias, 1 drivers
E_0x558731cb00d0 .event edge, v0x558731cc7db0_0, v0x558731cc7e90_0;
S_0x558731cc8000 .scope module, "md" "maindec" 10 12, 12 1 0, S_0x558731cc7840;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /OUTPUT 1 "memtoreg";
    .port_info 2 /OUTPUT 1 "memwrite";
    .port_info 3 /OUTPUT 1 "branch";
    .port_info 4 /OUTPUT 1 "alusrc";
    .port_info 5 /OUTPUT 1 "regdst";
    .port_info 6 /OUTPUT 1 "regwrite";
    .port_info 7 /OUTPUT 1 "jump";
    .port_info 8 /OUTPUT 2 "aluop";
v0x558731cc8330_0 .net *"_ivl_10", 8 0, v0x558731cc8690_0;  1 drivers
v0x558731cc8430_0 .net "aluop", 1 0, L_0x558731cd3e20;  alias, 1 drivers
v0x558731cc8520_0 .net "alusrc", 0 0, L_0x558731cd3a30;  alias, 1 drivers
v0x558731cc85f0_0 .net "branch", 0 0, L_0x558731cd3ad0;  alias, 1 drivers
v0x558731cc8690_0 .var "controls", 8 0;
v0x558731cc87c0_0 .net "jump", 0 0, L_0x558731cd3d80;  alias, 1 drivers
v0x558731cc8880_0 .net "memtoreg", 0 0, L_0x558731cd3ca0;  alias, 1 drivers
v0x558731cc8940_0 .net "memwrite", 0 0, L_0x558731cd3c00;  alias, 1 drivers
v0x558731cc89e0_0 .net "op", 5 0, L_0x558731cd4180;  alias, 1 drivers
v0x558731cc8aa0_0 .net "regdst", 0 0, L_0x558731cd3990;  alias, 1 drivers
v0x558731cc8b60_0 .net "regwrite", 0 0, L_0x558731cd38f0;  alias, 1 drivers
E_0x558731cb08e0 .event edge, v0x558731cc89e0_0;
L_0x558731cd38f0 .part v0x558731cc8690_0, 8, 1;
L_0x558731cd3990 .part v0x558731cc8690_0, 7, 1;
L_0x558731cd3a30 .part v0x558731cc8690_0, 6, 1;
L_0x558731cd3ad0 .part v0x558731cc8690_0, 5, 1;
L_0x558731cd3c00 .part v0x558731cc8690_0, 4, 1;
L_0x558731cd3ca0 .part v0x558731cc8690_0, 3, 1;
L_0x558731cd3d80 .part v0x558731cc8690_0, 2, 1;
L_0x558731cd3e20 .part v0x558731cc8690_0, 0, 2;
S_0x558731cc9940 .scope module, "dp" "datapath" 9 13, 13 1 0, S_0x558731cc7610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "memtoreg";
    .port_info 3 /INPUT 1 "pcsrc";
    .port_info 4 /INPUT 1 "alusrc";
    .port_info 5 /INPUT 1 "regdst";
    .port_info 6 /INPUT 1 "regwrite";
    .port_info 7 /INPUT 1 "jump";
    .port_info 8 /INPUT 3 "alucontrol";
    .port_info 9 /OUTPUT 1 "zero";
    .port_info 10 /OUTPUT 32 "pc";
    .port_info 11 /INPUT 32 "instr";
    .port_info 12 /OUTPUT 32 "aluout";
    .port_info 13 /OUTPUT 32 "writedata";
    .port_info 14 /INPUT 32 "readdata";
v0x558731cd0110_0 .net *"_ivl_3", 3 0, L_0x558731ce4a80;  1 drivers
v0x558731cd0210_0 .net *"_ivl_5", 25 0, L_0x558731ce4b20;  1 drivers
L_0x7f5f16fa70a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x558731cd02f0_0 .net/2u *"_ivl_6", 1 0, L_0x7f5f16fa70a8;  1 drivers
v0x558731cd03b0_0 .net "alucontrol", 2 0, v0x558731cc7cb0_0;  alias, 1 drivers
v0x558731cd0470_0 .net "aluout", 31 0, v0x558731cca180_0;  alias, 1 drivers
v0x558731cd0580_0 .net "alusrc", 0 0, L_0x558731cd3a30;  alias, 1 drivers
v0x558731cd0620_0 .net "clk", 0 0, v0x558731cd3500_0;  alias, 1 drivers
v0x558731cd06c0_0 .net "instr", 31 0, L_0x558731cd4410;  alias, 1 drivers
v0x558731cd0780_0 .net "jump", 0 0, L_0x558731cd3d80;  alias, 1 drivers
v0x558731cd0820_0 .net "memtoreg", 0 0, L_0x558731cd3ca0;  alias, 1 drivers
v0x558731cd08c0_0 .net "pc", 31 0, v0x558731ccc980_0;  alias, 1 drivers
v0x558731cd0960_0 .net "pcbranch", 31 0, L_0x558731ce46f0;  1 drivers
v0x558731cd0a70_0 .net "pcnext", 31 0, L_0x558731ce4950;  1 drivers
v0x558731cd0b80_0 .net "pcnextbr", 31 0, L_0x558731ce4820;  1 drivers
v0x558731cd0c90_0 .net "pcplus4", 31 0, L_0x558731cd4370;  1 drivers
v0x558731cd0d50_0 .net "pcsrc", 0 0, L_0x558731cd4040;  alias, 1 drivers
v0x558731cd0e40_0 .net "readdata", 31 0, L_0x558731ce6af0;  alias, 1 drivers
v0x558731cd1060_0 .net "regdst", 0 0, L_0x558731cd3990;  alias, 1 drivers
v0x558731cd1100_0 .net "regwrite", 0 0, L_0x558731cd38f0;  alias, 1 drivers
v0x558731cd11a0_0 .net "reset", 0 0, v0x558731cd3720_0;  alias, 1 drivers
v0x558731cd1240_0 .net "result", 31 0, L_0x558731ce5cd0;  1 drivers
v0x558731cd1330_0 .net "signimm", 31 0, L_0x558731ce62b0;  1 drivers
v0x558731cd13f0_0 .net "signimmsh", 31 0, L_0x558731ce4650;  1 drivers
v0x558731cd1500_0 .net "srca", 31 0, L_0x558731ce4f30;  1 drivers
v0x558731cd1610_0 .net "srcb", 31 0, L_0x558731ce6490;  1 drivers
v0x558731cd1720_0 .net "writedata", 31 0, L_0x558731ce55f0;  alias, 1 drivers
v0x558731cd17e0_0 .net "writereg", 4 0, L_0x558731ce5a10;  1 drivers
v0x558731cd18f0_0 .net "zero", 0 0, L_0x7f5f16fa7330;  alias, 1 drivers
L_0x558731ce4a80 .part L_0x558731cd4370, 28, 4;
L_0x558731ce4b20 .part L_0x558731cd4410, 0, 26;
L_0x558731ce4bc0 .concat [ 2 26 4 0], L_0x7f5f16fa70a8, L_0x558731ce4b20, L_0x558731ce4a80;
L_0x558731ce5790 .part L_0x558731cd4410, 21, 5;
L_0x558731ce5860 .part L_0x558731cd4410, 16, 5;
L_0x558731ce5ab0 .part L_0x558731cd4410, 16, 5;
L_0x558731ce5be0 .part L_0x558731cd4410, 11, 5;
L_0x558731ce63a0 .part L_0x558731cd4410, 0, 16;
S_0x558731cc9b70 .scope module, "alu" "alu" 13 34, 14 2 0, S_0x558731cc9940;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "c";
    .port_info 3 /OUTPUT 32 "y";
    .port_info 4 /OUTPUT 1 "zero";
v0x558731cc9e80_0 .net "a", 31 0, L_0x558731ce4f30;  alias, 1 drivers
v0x558731cc9f80_0 .net "b", 31 0, L_0x558731ce6490;  alias, 1 drivers
v0x558731cca060_0 .net "c", 2 0, v0x558731cc7cb0_0;  alias, 1 drivers
v0x558731cca180_0 .var "y", 31 0;
v0x558731cca240_0 .net "zero", 0 0, L_0x7f5f16fa7330;  alias, 1 drivers
E_0x558731cc9e00 .event edge, v0x558731cc9f80_0, v0x558731cc9e80_0, v0x558731cc7cb0_0;
S_0x558731cca3c0 .scope module, "immsh" "sl2" 13 21, 15 2 0, S_0x558731cc9940;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "y";
v0x558731cca600_0 .net *"_ivl_1", 29 0, L_0x558731ce4520;  1 drivers
L_0x7f5f16fa7060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x558731cca700_0 .net/2u *"_ivl_2", 1 0, L_0x7f5f16fa7060;  1 drivers
v0x558731cca7e0_0 .net "a", 31 0, L_0x558731ce62b0;  alias, 1 drivers
v0x558731cca8a0_0 .net "y", 31 0, L_0x558731ce4650;  alias, 1 drivers
L_0x558731ce4520 .part L_0x558731ce62b0, 0, 30;
L_0x558731ce4650 .concat [ 2 30 0 0], L_0x7f5f16fa7060, L_0x558731ce4520;
S_0x558731cca9e0 .scope module, "pcadd1" "adder" 13 20, 16 2 0, S_0x558731cc9940;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "c";
v0x558731ccac40_0 .net "a", 31 0, v0x558731ccc980_0;  alias, 1 drivers
L_0x7f5f16fa7018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x558731ccad20_0 .net "b", 31 0, L_0x7f5f16fa7018;  1 drivers
v0x558731ccae00_0 .net "c", 31 0, L_0x558731cd4370;  alias, 1 drivers
L_0x558731cd4370 .arith/sum 32, v0x558731ccc980_0, L_0x7f5f16fa7018;
S_0x558731ccaf70 .scope module, "pcadd2" "adder" 13 22, 16 2 0, S_0x558731cc9940;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "c";
v0x558731ccb1a0_0 .net "a", 31 0, L_0x558731cd4370;  alias, 1 drivers
v0x558731ccb2b0_0 .net "b", 31 0, L_0x558731ce4650;  alias, 1 drivers
v0x558731ccb380_0 .net "c", 31 0, L_0x558731ce46f0;  alias, 1 drivers
L_0x558731ce46f0 .arith/sum 32, L_0x558731cd4370, L_0x558731ce4650;
S_0x558731ccb4d0 .scope module, "pcbrmux" "mux2" 13 23, 17 2 0, S_0x558731cc9940;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x558731ccb700 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000100000>;
v0x558731ccb8d0_0 .net "d0", 31 0, L_0x558731cd4370;  alias, 1 drivers
v0x558731ccb9e0_0 .net "d1", 31 0, L_0x558731ce46f0;  alias, 1 drivers
v0x558731ccbaa0_0 .net "s", 0 0, L_0x558731cd4040;  alias, 1 drivers
v0x558731ccbba0_0 .net "y", 31 0, L_0x558731ce4820;  alias, 1 drivers
L_0x558731ce4820 .functor MUXZ 32, L_0x558731cd4370, L_0x558731ce46f0, L_0x558731cd4040, C4<>;
S_0x558731ccbcd0 .scope module, "pcmux" "mux2" 13 24, 17 2 0, S_0x558731cc9940;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x558731ccbeb0 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000100000>;
v0x558731ccbff0_0 .net "d0", 31 0, L_0x558731ce4820;  alias, 1 drivers
v0x558731ccc100_0 .net "d1", 31 0, L_0x558731ce4bc0;  1 drivers
v0x558731ccc1c0_0 .net "s", 0 0, L_0x558731cd3d80;  alias, 1 drivers
v0x558731ccc2e0_0 .net "y", 31 0, L_0x558731ce4950;  alias, 1 drivers
L_0x558731ce4950 .functor MUXZ 32, L_0x558731ce4820, L_0x558731ce4bc0, L_0x558731cd3d80, C4<>;
S_0x558731ccc420 .scope module, "pcreg" "flopr" 13 19, 4 2 0, S_0x558731cc9940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x558731ccc600 .param/l "WIDTH" 0 4 2, +C4<00000000000000000000000000100000>;
v0x558731ccc7c0_0 .net "clk", 0 0, v0x558731cd3500_0;  alias, 1 drivers
v0x558731ccc8b0_0 .net "d", 31 0, L_0x558731ce4950;  alias, 1 drivers
v0x558731ccc980_0 .var "q", 31 0;
v0x558731ccca80_0 .net "reset", 0 0, v0x558731cd3720_0;  alias, 1 drivers
E_0x558731ccc740 .event posedge, v0x558731ccca80_0, v0x558731cc6a10_0;
S_0x558731cccbb0 .scope module, "resmux" "mux2" 13 29, 17 2 0, S_0x558731cc9940;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x558731cccd90 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000100000>;
v0x558731ccced0_0 .net "d0", 31 0, v0x558731cca180_0;  alias, 1 drivers
v0x558731ccd000_0 .net "d1", 31 0, L_0x558731ce6af0;  alias, 1 drivers
v0x558731ccd0c0_0 .net "s", 0 0, L_0x558731cd3ca0;  alias, 1 drivers
v0x558731ccd1e0_0 .net "y", 31 0, L_0x558731ce5cd0;  alias, 1 drivers
L_0x558731ce5cd0 .functor MUXZ 32, v0x558731cca180_0, L_0x558731ce6af0, L_0x558731cd3ca0, C4<>;
S_0x558731ccd300 .scope module, "rf" "regfile" 13 27, 18 1 0, S_0x558731cc9940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "ra1";
    .port_info 3 /INPUT 5 "ra2";
    .port_info 4 /INPUT 5 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v0x558731ccd5b0_0 .net *"_ivl_0", 31 0, L_0x558731ce4c60;  1 drivers
v0x558731ccd6b0_0 .net *"_ivl_10", 6 0, L_0x558731ce4e40;  1 drivers
L_0x7f5f16fa7180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x558731ccd790_0 .net *"_ivl_13", 1 0, L_0x7f5f16fa7180;  1 drivers
L_0x7f5f16fa71c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558731ccd850_0 .net/2u *"_ivl_14", 31 0, L_0x7f5f16fa71c8;  1 drivers
v0x558731ccd930_0 .net *"_ivl_18", 31 0, L_0x558731ce50c0;  1 drivers
L_0x7f5f16fa7210 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558731ccda60_0 .net *"_ivl_21", 26 0, L_0x7f5f16fa7210;  1 drivers
L_0x7f5f16fa7258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558731ccdb40_0 .net/2u *"_ivl_22", 31 0, L_0x7f5f16fa7258;  1 drivers
v0x558731ccdc20_0 .net *"_ivl_24", 0 0, L_0x558731ce5280;  1 drivers
v0x558731ccdce0_0 .net *"_ivl_26", 31 0, L_0x558731ce5370;  1 drivers
v0x558731ccde50_0 .net *"_ivl_28", 6 0, L_0x558731ce5460;  1 drivers
L_0x7f5f16fa70f0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558731ccdf30_0 .net *"_ivl_3", 26 0, L_0x7f5f16fa70f0;  1 drivers
L_0x7f5f16fa72a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x558731cce010_0 .net *"_ivl_31", 1 0, L_0x7f5f16fa72a0;  1 drivers
L_0x7f5f16fa72e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558731cce0f0_0 .net/2u *"_ivl_32", 31 0, L_0x7f5f16fa72e8;  1 drivers
L_0x7f5f16fa7138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558731cce1d0_0 .net/2u *"_ivl_4", 31 0, L_0x7f5f16fa7138;  1 drivers
v0x558731cce2b0_0 .net *"_ivl_6", 0 0, L_0x558731ce4d00;  1 drivers
v0x558731cce370_0 .net *"_ivl_8", 31 0, L_0x558731ce4da0;  1 drivers
v0x558731cce450_0 .net "clk", 0 0, v0x558731cd3500_0;  alias, 1 drivers
v0x558731cce4f0_0 .net "ra1", 4 0, L_0x558731ce5790;  1 drivers
v0x558731cce5d0_0 .net "ra2", 4 0, L_0x558731ce5860;  1 drivers
v0x558731cce6b0_0 .net "rd1", 31 0, L_0x558731ce4f30;  alias, 1 drivers
v0x558731cce770_0 .net "rd2", 31 0, L_0x558731ce55f0;  alias, 1 drivers
v0x558731cce810 .array "rf", 0 31, 31 0;
v0x558731cce8b0_0 .net "wa3", 4 0, L_0x558731ce5a10;  alias, 1 drivers
v0x558731cce990_0 .net "wd3", 31 0, L_0x558731ce5cd0;  alias, 1 drivers
v0x558731ccea80_0 .net "we3", 0 0, L_0x558731cd38f0;  alias, 1 drivers
L_0x558731ce4c60 .concat [ 5 27 0 0], L_0x558731ce5790, L_0x7f5f16fa70f0;
L_0x558731ce4d00 .cmp/ne 32, L_0x558731ce4c60, L_0x7f5f16fa7138;
L_0x558731ce4da0 .array/port v0x558731cce810, L_0x558731ce4e40;
L_0x558731ce4e40 .concat [ 5 2 0 0], L_0x558731ce5790, L_0x7f5f16fa7180;
L_0x558731ce4f30 .functor MUXZ 32, L_0x7f5f16fa71c8, L_0x558731ce4da0, L_0x558731ce4d00, C4<>;
L_0x558731ce50c0 .concat [ 5 27 0 0], L_0x558731ce5860, L_0x7f5f16fa7210;
L_0x558731ce5280 .cmp/ne 32, L_0x558731ce50c0, L_0x7f5f16fa7258;
L_0x558731ce5370 .array/port v0x558731cce810, L_0x558731ce5460;
L_0x558731ce5460 .concat [ 5 2 0 0], L_0x558731ce5860, L_0x7f5f16fa72a0;
L_0x558731ce55f0 .functor MUXZ 32, L_0x7f5f16fa72e8, L_0x558731ce5370, L_0x558731ce5280, C4<>;
S_0x558731cceca0 .scope module, "se" "signext" 13 30, 19 2 0, S_0x558731cc9940;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 32 "y";
v0x558731ccee90_0 .net *"_ivl_1", 0 0, L_0x558731ce5d70;  1 drivers
v0x558731ccef90_0 .net *"_ivl_2", 15 0, L_0x558731ce5e10;  1 drivers
v0x558731ccf070_0 .net "a", 15 0, L_0x558731ce63a0;  1 drivers
v0x558731ccf130_0 .net "y", 31 0, L_0x558731ce62b0;  alias, 1 drivers
L_0x558731ce5d70 .part L_0x558731ce63a0, 15, 1;
LS_0x558731ce5e10_0_0 .concat [ 1 1 1 1], L_0x558731ce5d70, L_0x558731ce5d70, L_0x558731ce5d70, L_0x558731ce5d70;
LS_0x558731ce5e10_0_4 .concat [ 1 1 1 1], L_0x558731ce5d70, L_0x558731ce5d70, L_0x558731ce5d70, L_0x558731ce5d70;
LS_0x558731ce5e10_0_8 .concat [ 1 1 1 1], L_0x558731ce5d70, L_0x558731ce5d70, L_0x558731ce5d70, L_0x558731ce5d70;
LS_0x558731ce5e10_0_12 .concat [ 1 1 1 1], L_0x558731ce5d70, L_0x558731ce5d70, L_0x558731ce5d70, L_0x558731ce5d70;
L_0x558731ce5e10 .concat [ 4 4 4 4], LS_0x558731ce5e10_0_0, LS_0x558731ce5e10_0_4, LS_0x558731ce5e10_0_8, LS_0x558731ce5e10_0_12;
L_0x558731ce62b0 .concat [ 16 16 0 0], L_0x558731ce63a0, L_0x558731ce5e10;
S_0x558731ccf260 .scope module, "srcbmux" "mux2" 13 33, 17 2 0, S_0x558731cc9940;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x558731ccf440 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000100000>;
v0x558731ccf5b0_0 .net "d0", 31 0, L_0x558731ce55f0;  alias, 1 drivers
v0x558731ccf6c0_0 .net "d1", 31 0, L_0x558731ce62b0;  alias, 1 drivers
v0x558731ccf7d0_0 .net "s", 0 0, L_0x558731cd3a30;  alias, 1 drivers
v0x558731ccf8c0_0 .net "y", 31 0, L_0x558731ce6490;  alias, 1 drivers
L_0x558731ce6490 .functor MUXZ 32, L_0x558731ce55f0, L_0x558731ce62b0, L_0x558731cd3a30, C4<>;
S_0x558731ccf9c0 .scope module, "wrmux" "mux2" 13 28, 17 2 0, S_0x558731cc9940;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "d0";
    .port_info 1 /INPUT 5 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "y";
P_0x558731ccfba0 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000000101>;
v0x558731ccfce0_0 .net "d0", 4 0, L_0x558731ce5ab0;  1 drivers
v0x558731ccfde0_0 .net "d1", 4 0, L_0x558731ce5be0;  1 drivers
v0x558731ccfec0_0 .net "s", 0 0, L_0x558731cd3990;  alias, 1 drivers
v0x558731ccffe0_0 .net "y", 4 0, L_0x558731ce5a10;  alias, 1 drivers
L_0x558731ce5a10 .functor MUXZ 5, L_0x558731ce5ab0, L_0x558731ce5be0, L_0x558731cd3990, C4<>;
    .scope S_0x558731ca68d0;
T_0 ;
    %wait E_0x558731c65930;
    %load/vec4 v0x558731cc5db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x558731ca7190_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x558731c89b70_0;
    %assign/vec4 v0x558731ca7190_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x558731ca76b0;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558731cc6150_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558731cc6150_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x558731cc5fb0_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558731cc6150_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558731cc6150_0, 0;
    %pushi/vec4 162, 0, 8;
    %assign/vec4 v0x558731cc5fb0_0, 0;
    %delay 10, 0;
    %end;
    .thread T_1;
    .scope S_0x558731ca76b0;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558731cc5ef0_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558731cc5ef0_0, 0;
    %delay 5, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x558731cc8000;
T_3 ;
Ewait_0 .event/or E_0x558731cb08e0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x558731cc89e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 511, 511, 9;
    %store/vec4 v0x558731cc8690_0, 0, 9;
    %jmp T_3.7;
T_3.0 ;
    %pushi/vec4 386, 0, 9;
    %store/vec4 v0x558731cc8690_0, 0, 9;
    %jmp T_3.7;
T_3.1 ;
    %pushi/vec4 328, 0, 9;
    %store/vec4 v0x558731cc8690_0, 0, 9;
    %jmp T_3.7;
T_3.2 ;
    %pushi/vec4 80, 0, 9;
    %store/vec4 v0x558731cc8690_0, 0, 9;
    %jmp T_3.7;
T_3.3 ;
    %pushi/vec4 33, 0, 9;
    %store/vec4 v0x558731cc8690_0, 0, 9;
    %jmp T_3.7;
T_3.4 ;
    %pushi/vec4 320, 0, 9;
    %store/vec4 v0x558731cc8690_0, 0, 9;
    %jmp T_3.7;
T_3.5 ;
    %pushi/vec4 4, 0, 9;
    %store/vec4 v0x558731cc8690_0, 0, 9;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x558731cc7a20;
T_4 ;
Ewait_1 .event/or E_0x558731cb00d0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x558731cc7db0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %load/vec4 v0x558731cc7e90_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x558731cc7cb0_0, 0, 3;
    %jmp T_4.10;
T_4.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x558731cc7cb0_0, 0, 3;
    %jmp T_4.10;
T_4.5 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x558731cc7cb0_0, 0, 3;
    %jmp T_4.10;
T_4.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x558731cc7cb0_0, 0, 3;
    %jmp T_4.10;
T_4.7 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x558731cc7cb0_0, 0, 3;
    %jmp T_4.10;
T_4.8 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x558731cc7cb0_0, 0, 3;
    %jmp T_4.10;
T_4.10 ;
    %pop/vec4 1;
    %jmp T_4.3;
T_4.0 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x558731cc7cb0_0, 0, 3;
    %jmp T_4.3;
T_4.1 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x558731cc7cb0_0, 0, 3;
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x558731ccc420;
T_5 ;
    %wait E_0x558731ccc740;
    %load/vec4 v0x558731ccca80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558731ccc980_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x558731ccc8b0_0;
    %assign/vec4 v0x558731ccc980_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x558731ccd300;
T_6 ;
    %wait E_0x558731c4e1d0;
    %load/vec4 v0x558731ccea80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x558731cce990_0;
    %load/vec4 v0x558731cce8b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558731cce810, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x558731cc9b70;
T_7 ;
    %wait E_0x558731cc9e00;
    %load/vec4 v0x558731cca060_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %jmp T_7.6;
T_7.0 ;
    %load/vec4 v0x558731cc9e80_0;
    %load/vec4 v0x558731cc9f80_0;
    %and;
    %store/vec4 v0x558731cca180_0, 0, 32;
    %jmp T_7.6;
T_7.1 ;
    %load/vec4 v0x558731cc9e80_0;
    %load/vec4 v0x558731cc9f80_0;
    %add;
    %store/vec4 v0x558731cca180_0, 0, 32;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0x558731cc9e80_0;
    %load/vec4 v0x558731cc9f80_0;
    %inv;
    %and;
    %store/vec4 v0x558731cca180_0, 0, 32;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v0x558731cc9e80_0;
    %load/vec4 v0x558731cc9f80_0;
    %inv;
    %or;
    %store/vec4 v0x558731cca180_0, 0, 32;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v0x558731cc9e80_0;
    %load/vec4 v0x558731cc9f80_0;
    %sub;
    %store/vec4 v0x558731cca180_0, 0, 32;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v0x558731cc9e80_0;
    %parti/s 30, 0, 2;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x558731cca180_0, 0, 32;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x558731cc6e40;
T_8 ;
    %vpi_call/w 8 8 "$readmemh", "memfile.dat", v0x558731cc7040 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x558731cc6400;
T_9 ;
    %wait E_0x558731c4e1d0;
    %load/vec4 v0x558731cc6ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x558731cc6c00_0;
    %load/vec4 v0x558731cc6930_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558731cc6680, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x558731ca7980;
T_10 ;
    %vpi_call/w 5 12 "$dumpfile", "tb.vcd" {0 0 0};
    %vpi_call/w 5 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x558731ca7980 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558731cd3720_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558731cd3720_0, 0;
    %end;
    .thread T_10;
    .scope S_0x558731ca7980;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558731cd3500_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558731cd3500_0, 0;
    %delay 5, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x558731ca7980;
T_12 ;
    %wait E_0x558731c65d80;
    %load/vec4 v0x558731cd3680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x558731cd35c0_0;
    %pushi/vec4 84, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x558731cd3850_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %vpi_call/w 5 24 "$display", "Simulation Succeeded" {0 0 0};
    %vpi_call/w 5 25 "$finish" {0 0 0};
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x558731cd35c0_0;
    %cmpi/ne 80, 0, 32;
    %jmp/0xz  T_12.4, 6;
    %vpi_call/w 5 27 "$display", v0x558731cd35c0_0 {0 0 0};
    %vpi_call/w 5 28 "$display", "Simulation Failed" {0 0 0};
    %vpi_call/w 5 29 "$finish" {0 0 0};
T_12.4 ;
T_12.3 ;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    "-";
    "../basic-blocks/r-flip-flop_tb.sv";
    "../basic-blocks/r-flip-flop.sv";
    "testbench.sv";
    "top.sv";
    "dmem.sv";
    "imem.sv";
    "../mips.sv";
    "../controller.sv";
    "../aludec.sv";
    "../maindec.sv";
    "../datapath.sv";
    "../basic-blocks/alu.sv";
    "../basic-blocks/left-shift.sv";
    "../basic-blocks/adder.sv";
    "../basic-blocks/multiplexer.sv";
    "../basic-blocks/register-file.sv";
    "../basic-blocks/sign-ext.sv";
