<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.8.19">
  <compounddef id="d6/df1/common__delay_8vhd" kind="file" language="VHDL">
    <compoundname>common_delay.vhd</compoundname>
    <innerclass refid="d6/ddb/classcommon__delay" prot="public">common_delay</innerclass>
    <innerclass refid="de/db5/classcommon__delay_1_1rtl" prot="private">common_delay::rtl</innerclass>
    <briefdescription>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
    <programlisting>
<codeline lineno="1"><highlight class="comment">--------------------------------------------------------------------------------</highlight></codeline>
<codeline lineno="2"><highlight class="comment">--</highlight></codeline>
<codeline lineno="3"><highlight class="comment">--<sp/>Copyright<sp/>2020</highlight></codeline>
<codeline lineno="4"><highlight class="comment">--<sp/>ASTRON<sp/>(Netherlands<sp/>Institute<sp/>for<sp/>Radio<sp/>Astronomy)<sp/>&lt;http://www.astron.nl/&gt;</highlight></codeline>
<codeline lineno="5"><highlight class="comment">--<sp/>P.O.Box<sp/>2,<sp/>7990<sp/>AA<sp/>Dwingeloo,<sp/>The<sp/>Netherlands</highlight></codeline>
<codeline lineno="6"><highlight class="comment">--<sp/></highlight></codeline>
<codeline lineno="7"><highlight class="comment">--<sp/>Licensed<sp/>under<sp/>the<sp/>Apache<sp/>License,<sp/>Version<sp/>2.0<sp/>(the<sp/>&quot;License&quot;);</highlight></codeline>
<codeline lineno="8"><highlight class="comment">--<sp/>you<sp/>may<sp/>not<sp/>use<sp/>this<sp/>file<sp/>except<sp/>in<sp/>compliance<sp/>with<sp/>the<sp/>License.</highlight></codeline>
<codeline lineno="9"><highlight class="comment">--<sp/>You<sp/>may<sp/>obtain<sp/>a<sp/>copy<sp/>of<sp/>the<sp/>License<sp/>at</highlight></codeline>
<codeline lineno="10"><highlight class="comment">--<sp/></highlight></codeline>
<codeline lineno="11"><highlight class="comment">--<sp/><sp/><sp/><sp/><sp/>http://www.apache.org/licenses/LICENSE-2.0</highlight></codeline>
<codeline lineno="12"><highlight class="comment">--<sp/></highlight></codeline>
<codeline lineno="13"><highlight class="comment">--<sp/>Unless<sp/>required<sp/>by<sp/>applicable<sp/>law<sp/>or<sp/>agreed<sp/>to<sp/>in<sp/>writing,<sp/>software</highlight></codeline>
<codeline lineno="14"><highlight class="comment">--<sp/>distributed<sp/>under<sp/>the<sp/>License<sp/>is<sp/>distributed<sp/>on<sp/>an<sp/>&quot;AS<sp/>IS&quot;<sp/>BASIS,</highlight></codeline>
<codeline lineno="15"><highlight class="comment">--<sp/>WITHOUT<sp/>WARRANTIES<sp/>OR<sp/>CONDITIONS<sp/>OF<sp/>ANY<sp/>KIND,<sp/>either<sp/>express<sp/>or<sp/>implied.</highlight></codeline>
<codeline lineno="16"><highlight class="comment">--<sp/>See<sp/>the<sp/>License<sp/>for<sp/>the<sp/>specific<sp/>language<sp/>governing<sp/>permissions<sp/>and</highlight></codeline>
<codeline lineno="17"><highlight class="comment">--<sp/>limitations<sp/>under<sp/>the<sp/>License.</highlight></codeline>
<codeline lineno="18"><highlight class="comment">--</highlight></codeline>
<codeline lineno="19"><highlight class="comment">--------------------------------------------------------------------------------</highlight></codeline>
<codeline lineno="20"></codeline>
<codeline lineno="25"></codeline>
<codeline lineno="26" refid="d6/ddb/classcommon__delay_1a0a6af6eef40212dbaf130d57ce711256" refkind="member"><highlight class="vhdlkeyword">library<sp/></highlight><highlight class="keywordflow">ieee</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="27" refid="d6/ddb/classcommon__delay_1aa4b2b25246a821511120e3149b003563" refkind="member"><highlight class="vhdlkeyword">use<sp/></highlight><highlight class="normal"><ref refid="d5/d6f/classtb__common__counter_1a5b9f5f86a90eb43620cde3e507a6bb21" kindref="member">IEEE</ref>.STD_LOGIC_1164.</highlight><highlight class="keywordflow">all</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="28"></codeline>
<codeline lineno="29" refid="d6/ddb/classcommon__delay" refkind="compound"><highlight class="keywordflow">entity<sp/></highlight><highlight class="normal"><ref refid="d6/ddb/classcommon__delay" kindref="compound">common_delay</ref><sp/></highlight><highlight class="keywordflow">is</highlight></codeline>
<codeline lineno="30"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">generic</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight></codeline>
<codeline lineno="31" refid="d6/ddb/classcommon__delay_1aa606d3c5f84e6a3856b0c58c5e8f3f26" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/ddb/classcommon__delay_1aa606d3c5f84e6a3856b0c58c5e8f3f26" kindref="member">g_dat_w</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">NATURAL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">8</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="32"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/ddb/classcommon__delay_1ad003b1a7231a119f6e0c31bd22a78d55" kindref="member">g_depth</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">NATURAL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">16</highlight></codeline>
<codeline lineno="33" refid="d6/ddb/classcommon__delay_1ad003b1a7231a119f6e0c31bd22a78d55" refkind="member"><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="34"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">port</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight></codeline>
<codeline lineno="35" refid="d6/ddb/classcommon__delay_1a70120f1e8cec2d88609e7ce3c4d8f941" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/ddb/classcommon__delay_1a70120f1e8cec2d88609e7ce3c4d8f941" kindref="member">clk</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">in</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="36" refid="d6/ddb/classcommon__delay_1a7c6f1bd13167860b38ff6aa2a36a4b9a" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/ddb/classcommon__delay_1a7c6f1bd13167860b38ff6aa2a36a4b9a" kindref="member">in_val</ref></highlight><highlight class="normal"><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">in</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="37" refid="d6/ddb/classcommon__delay_1a9e162f717010fc6c9a484616acf2a8db" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/ddb/classcommon__delay_1a9e162f717010fc6c9a484616acf2a8db" kindref="member">in_dat</ref></highlight><highlight class="normal"><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">in</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">STD_LOGIC_VECTOR</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d6/ddb/classcommon__delay_1aa606d3c5f84e6a3856b0c58c5e8f3f26" kindref="member">g_dat_w</ref></highlight><highlight class="vhdlchar">-</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="38"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/ddb/classcommon__delay_1a15eab8d2ac228eee18fb64b2aba83e28" kindref="member">out_dat</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">out</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STD_LOGIC_VECTOR</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d6/ddb/classcommon__delay_1aa606d3c5f84e6a3856b0c58c5e8f3f26" kindref="member">g_dat_w</ref></highlight><highlight class="vhdlchar">-</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight></codeline>
<codeline lineno="39" refid="d6/ddb/classcommon__delay_1a15eab8d2ac228eee18fb64b2aba83e28" refkind="member"><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="40"><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">entity</highlight><highlight class="normal"><sp/><ref refid="d6/ddb/classcommon__delay" kindref="compound">common_delay</ref>;</highlight></codeline>
<codeline lineno="41"></codeline>
<codeline lineno="42" refid="de/db5/classcommon__delay_1_1rtl" refkind="compound"><highlight class="keywordflow">architecture</highlight><highlight class="normal"><sp/><ref refid="de/db5/classcommon__delay_1_1rtl" kindref="compound">rtl</ref><sp/></highlight><highlight class="keywordflow">of</highlight><highlight class="normal"><sp/><ref refid="d6/ddb/classcommon__delay" kindref="compound">common_delay</ref><sp/></highlight><highlight class="keywordflow">is</highlight></codeline>
<codeline lineno="43"></codeline>
<codeline lineno="44"><highlight class="comment"><sp/><sp/>--<sp/>Use<sp/>index<sp/>(0)<sp/>as<sp/>combinatorial<sp/>input<sp/>and<sp/>index(1:g_depth)<sp/>for<sp/>the<sp/>shift</highlight></codeline>
<codeline lineno="45"><highlight class="comment"><sp/><sp/>--<sp/>delay,<sp/>in<sp/>this<sp/>way<sp/>the<sp/>t_dly_arr<sp/>type<sp/>can<sp/>support<sp/>all<sp/>g_depth<sp/>&gt;=<sp/>0</highlight></codeline>
<codeline lineno="46" refid="de/db5/classcommon__delay_1_1rtl_1af89092d4ceaacebef18e128b187036ec" refkind="member"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">type</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="de/db5/classcommon__delay_1_1rtl_1af89092d4ceaacebef18e128b187036ec" kindref="member">t_dly_arr</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">is</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">array</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">to</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/ddb/classcommon__delay_1ad003b1a7231a119f6e0c31bd22a78d55" kindref="member">g_depth</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">of</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STD_LOGIC_VECTOR</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d6/ddb/classcommon__delay_1aa606d3c5f84e6a3856b0c58c5e8f3f26" kindref="member">g_dat_w</ref></highlight><highlight class="vhdlchar">-</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="47"></codeline>
<codeline lineno="48" refid="de/db5/classcommon__delay_1_1rtl_1ac67561f96c5f8a8199140f6afeff6f82" refkind="member"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="de/db5/classcommon__delay_1_1rtl_1ac67561f96c5f8a8199140f6afeff6f82" kindref="member">shift_reg</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="de/db5/classcommon__delay_1_1rtl_1af89092d4ceaacebef18e128b187036ec" kindref="member">t_dly_arr</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="keywordflow">others</highlight><highlight class="vhdlchar">=</highlight><highlight class="vhdlchar">&gt;</highlight><highlight class="vhdlchar">(</highlight><highlight class="keywordflow">others</highlight><highlight class="vhdlchar">=</highlight><highlight class="vhdlchar">&gt;</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlchar">)</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="49"></codeline>
<codeline lineno="50"><highlight class="vhdlkeyword">begin</highlight></codeline>
<codeline lineno="51"></codeline>
<codeline lineno="52"><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="de/db5/classcommon__delay_1_1rtl_1ac67561f96c5f8a8199140f6afeff6f82" kindref="member">shift_reg</ref></highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/ddb/classcommon__delay_1a9e162f717010fc6c9a484616acf2a8db" kindref="member">in_dat</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="53"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="54"><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/ddb/classcommon__delay_1a15eab8d2ac228eee18fb64b2aba83e28" kindref="member">out_dat</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="de/db5/classcommon__delay_1_1rtl_1ac67561f96c5f8a8199140f6afeff6f82" kindref="member">shift_reg</ref></highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d6/ddb/classcommon__delay_1ad003b1a7231a119f6e0c31bd22a78d55" kindref="member">g_depth</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="55"></codeline>
<codeline lineno="56"><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">gen_reg</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/ddb/classcommon__delay_1ad003b1a7231a119f6e0c31bd22a78d55" kindref="member">g_depth</ref></highlight><highlight class="vhdlchar">&gt;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">generate</highlight></codeline>
<codeline lineno="57"><highlight class="normal"><sp/><sp/><sp/><sp/>p_clk<sp/>:<sp/></highlight><highlight class="keywordflow">process</highlight><highlight class="normal">(<ref refid="d6/ddb/classcommon__delay_1a70120f1e8cec2d88609e7ce3c4d8f941" kindref="member">clk</ref>)</highlight></codeline>
<codeline lineno="58"><highlight class="vhdlkeyword"><sp/><sp/><sp/><sp/>begin</highlight></codeline>
<codeline lineno="59"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">rising_edge</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d6/ddb/classcommon__delay_1a70120f1e8cec2d88609e7ce3c4d8f941" kindref="member">clk</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">then</highlight></codeline>
<codeline lineno="60"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/ddb/classcommon__delay_1a7c6f1bd13167860b38ff6aa2a36a4b9a" kindref="member">in_val</ref></highlight><highlight class="vhdlchar">=</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">then</highlight></codeline>
<codeline lineno="61"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="de/db5/classcommon__delay_1_1rtl_1ac67561f96c5f8a8199140f6afeff6f82" kindref="member">shift_reg</ref></highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">to</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/ddb/classcommon__delay_1ad003b1a7231a119f6e0c31bd22a78d55" kindref="member">g_depth</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="de/db5/classcommon__delay_1_1rtl_1ac67561f96c5f8a8199140f6afeff6f82" kindref="member">shift_reg</ref></highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">to</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/ddb/classcommon__delay_1ad003b1a7231a119f6e0c31bd22a78d55" kindref="member">g_depth</ref></highlight><highlight class="vhdlchar">-</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="62"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="63"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="64"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">process</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="65" refid="de/db5/classcommon__delay_1_1rtl_1a18b9432b9025513f5ab36937dcfdb8bb" refkind="member"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">generate</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="66"></codeline>
<codeline lineno="67"><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/>rtl;</highlight></codeline>
    </programlisting>
    <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_common_components/common_delay.vhd"/>
  </compounddef>
</doxygen>
