{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709923968987 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709923969003 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 08 12:52:48 2024 " "Processing started: Fri Mar 08 12:52:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709923969003 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709923969003 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CRUZ -c CRUZ " "Command: quartus_map --read_settings_files=on --write_settings_files=off CRUZ -c CRUZ" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709923969003 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1709923969800 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1709923969800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/abdyv/onedrive/documentos/quartus/logicacomputacional/mas1_800/mas1_800.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/abdyv/onedrive/documentos/quartus/logicacomputacional/mas1_800/mas1_800.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAS1_800-arc " "Found design unit 1: MAS1_800-arc" {  } { { "../MAS1_800/MAS1_800.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/MAS1_800/MAS1_800.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709923980815 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAS1_800 " "Found entity 1: MAS1_800" {  } { { "../MAS1_800/MAS1_800.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/MAS1_800/MAS1_800.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709923980815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709923980815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/abdyv/onedrive/documentos/quartus/logicacomputacional/contador_800/contador_800.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/abdyv/onedrive/documentos/quartus/logicacomputacional/contador_800/contador_800.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTADOR_800-arc " "Found design unit 1: CONTADOR_800-arc" {  } { { "../CONTADOR_800/CONTADOR_800.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/CONTADOR_800/CONTADOR_800.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709923980815 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTADOR_800 " "Found entity 1: CONTADOR_800" {  } { { "../CONTADOR_800/CONTADOR_800.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/CONTADOR_800/CONTADOR_800.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709923980815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709923980815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/abdyv/onedrive/documentos/quartus/logicacomputacional/divisor_frecuencia/divisor_frecuencia.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/abdyv/onedrive/documentos/quartus/logicacomputacional/divisor_frecuencia/divisor_frecuencia.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIVISOR_FRECUENCIA-arc " "Found design unit 1: DIVISOR_FRECUENCIA-arc" {  } { { "../DIVISOR_FRECUENCIA/DIVISOR_FRECUENCIA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/DIVISOR_FRECUENCIA/DIVISOR_FRECUENCIA.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709923980831 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIVISOR_FRECUENCIA " "Found entity 1: DIVISOR_FRECUENCIA" {  } { { "../DIVISOR_FRECUENCIA/DIVISOR_FRECUENCIA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/DIVISOR_FRECUENCIA/DIVISOR_FRECUENCIA.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709923980831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709923980831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/abdyv/onedrive/documentos/quartus/logicacomputacional/contador_525/contador_525.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/abdyv/onedrive/documentos/quartus/logicacomputacional/contador_525/contador_525.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTADOR_525-arc " "Found design unit 1: CONTADOR_525-arc" {  } { { "../CONTADOR_525/CONTADOR_525.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/CONTADOR_525/CONTADOR_525.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709923980831 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTADOR_525 " "Found entity 1: CONTADOR_525" {  } { { "../CONTADOR_525/CONTADOR_525.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/CONTADOR_525/CONTADOR_525.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709923980831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709923980831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/abdyv/onedrive/documentos/quartus/logicacomputacional/h_sync_vga/h_sync_vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/abdyv/onedrive/documentos/quartus/logicacomputacional/h_sync_vga/h_sync_vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 H_SYNC_VGA-arc " "Found design unit 1: H_SYNC_VGA-arc" {  } { { "../H_SYNC_VGA/H_SYNC_VGA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/H_SYNC_VGA/H_SYNC_VGA.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709923980847 ""} { "Info" "ISGN_ENTITY_NAME" "1 H_SYNC_VGA " "Found entity 1: H_SYNC_VGA" {  } { { "../H_SYNC_VGA/H_SYNC_VGA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/H_SYNC_VGA/H_SYNC_VGA.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709923980847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709923980847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/abdyv/onedrive/documentos/quartus/logicacomputacional/v_sync_vga/v_sync_vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/abdyv/onedrive/documentos/quartus/logicacomputacional/v_sync_vga/v_sync_vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 V_SYNC_VGA-arc " "Found design unit 1: V_SYNC_VGA-arc" {  } { { "../V_SYNC_VGA/V_SYNC_VGA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/V_SYNC_VGA/V_SYNC_VGA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709923980847 ""} { "Info" "ISGN_ENTITY_NAME" "1 V_SYNC_VGA " "Found entity 1: V_SYNC_VGA" {  } { { "../V_SYNC_VGA/V_SYNC_VGA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/V_SYNC_VGA/V_SYNC_VGA.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709923980847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709923980847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/abdyv/onedrive/documentos/quartus/logicacomputacional/ha/ha.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/abdyv/onedrive/documentos/quartus/logicacomputacional/ha/ha.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ha-arc " "Found design unit 1: ha-arc" {  } { { "../HA/HA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/HA/HA.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709923980862 ""} { "Info" "ISGN_ENTITY_NAME" "1 ha " "Found entity 1: ha" {  } { { "../HA/HA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/HA/HA.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709923980862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709923980862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cruz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cruz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CRUZ-arc " "Found design unit 1: CRUZ-arc" {  } { { "CRUZ.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/CRUZ/CRUZ.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709923980862 ""} { "Info" "ISGN_ENTITY_NAME" "1 CRUZ " "Found entity 1: CRUZ" {  } { { "CRUZ.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/CRUZ/CRUZ.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709923980862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709923980862 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CRUZ " "Elaborating entity \"CRUZ\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1709923980925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIVISOR_FRECUENCIA DIVISOR_FRECUENCIA:D0 " "Elaborating entity \"DIVISOR_FRECUENCIA\" for hierarchy \"DIVISOR_FRECUENCIA:D0\"" {  } { { "CRUZ.vhd" "D0" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/CRUZ/CRUZ.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709923980940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTADOR_800 CONTADOR_800:CNT800 " "Elaborating entity \"CONTADOR_800\" for hierarchy \"CONTADOR_800:CNT800\"" {  } { { "CRUZ.vhd" "CNT800" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/CRUZ/CRUZ.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709923980956 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q CONTADOR_800.vhd(31) " "VHDL Process Statement warning at CONTADOR_800.vhd(31): signal \"Q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CONTADOR_800/CONTADOR_800.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/CONTADOR_800/CONTADOR_800.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709923980956 "|CRUZ|CONTADOR_800:CNT800"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAS1_800 CONTADOR_800:CNT800\|MAS1_800:I0 " "Elaborating entity \"MAS1_800\" for hierarchy \"CONTADOR_800:CNT800\|MAS1_800:I0\"" {  } { { "../CONTADOR_800/CONTADOR_800.vhd" "I0" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/CONTADOR_800/CONTADOR_800.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709923980956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ha CONTADOR_800:CNT800\|MAS1_800:I0\|ha:I0 " "Elaborating entity \"ha\" for hierarchy \"CONTADOR_800:CNT800\|MAS1_800:I0\|ha:I0\"" {  } { { "../MAS1_800/MAS1_800.vhd" "I0" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/MAS1_800/MAS1_800.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709923980956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTADOR_525 CONTADOR_525:CNT525 " "Elaborating entity \"CONTADOR_525\" for hierarchy \"CONTADOR_525:CNT525\"" {  } { { "CRUZ.vhd" "CNT525" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/CRUZ/CRUZ.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709923981003 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q CONTADOR_525.vhd(30) " "VHDL Process Statement warning at CONTADOR_525.vhd(30): signal \"Q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CONTADOR_525/CONTADOR_525.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/CONTADOR_525/CONTADOR_525.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709923981003 "|CRUZ|CONTADOR_525:CNT525"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "V_SYNC_VGA V_SYNC_VGA:SYNC_V " "Elaborating entity \"V_SYNC_VGA\" for hierarchy \"V_SYNC_VGA:SYNC_V\"" {  } { { "CRUZ.vhd" "SYNC_V" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/CRUZ/CRUZ.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709923981034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "H_SYNC_VGA H_SYNC_VGA:SYNC_H " "Elaborating entity \"H_SYNC_VGA\" for hierarchy \"H_SYNC_VGA:SYNC_H\"" {  } { { "CRUZ.vhd" "SYNC_H" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/CRUZ/CRUZ.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709923981034 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CONT_525 H_SYNC_VGA.vhd(90) " "VHDL Process Statement warning at H_SYNC_VGA.vhd(90): signal \"CONT_525\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../H_SYNC_VGA/H_SYNC_VGA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/H_SYNC_VGA/H_SYNC_VGA.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709923981050 "|CRUZ|H_SYNC_VGA:SYNC_H"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inR H_SYNC_VGA.vhd(95) " "VHDL Process Statement warning at H_SYNC_VGA.vhd(95): signal \"inR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../H_SYNC_VGA/H_SYNC_VGA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/H_SYNC_VGA/H_SYNC_VGA.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709923981050 "|CRUZ|H_SYNC_VGA:SYNC_H"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inB H_SYNC_VGA.vhd(97) " "VHDL Process Statement warning at H_SYNC_VGA.vhd(97): signal \"inB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../H_SYNC_VGA/H_SYNC_VGA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/H_SYNC_VGA/H_SYNC_VGA.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709923981050 "|CRUZ|H_SYNC_VGA:SYNC_H"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../CONTADOR_800/CONTADOR_800.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/CONTADOR_800/CONTADOR_800.vhd" 10 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1709923981597 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1709923981597 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1709923981675 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1709923982253 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709923982253 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "102 " "Implemented 102 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1709923982331 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1709923982331 ""} { "Info" "ICUT_CUT_TM_LCELLS" "77 " "Implemented 77 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1709923982331 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1709923982331 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709923982347 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 08 12:53:02 2024 " "Processing ended: Fri Mar 08 12:53:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709923982347 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709923982347 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709923982347 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709923982347 ""}
