// Seed: 2809209717
module module_0;
  wire id_1;
  always disable id_2;
  wire id_3;
  wire id_4;
  wire id_5;
  wire id_6;
  wire id_7;
  logic [-1 : -1] id_8, id_9;
  supply1 id_10;
  wire [-1 'b0 : -1] id_11;
  assign id_10 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout logic [7:0] id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_4[-1] = id_3;
  logic [1 : -1  != ""] id_6;
  ;
  always @(negedge !id_6 or posedge 1'b0 < id_6) id_6 = id_3;
  module_0 modCall_1 ();
endmodule
