

================================================================
== Vitis HLS Report for 'push_tensor1d'
================================================================
* Date:           Thu Oct  2 22:22:09 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_layer_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.846 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      770|      770|  3.080 us|  3.080 us|  769|  769|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_12_1  |      768|      768|         2|          1|          1|   768|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.14>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [kernel_FFN.cpp:12]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_strm, void @empty_69, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_107, void @empty_107, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.39ns)   --->   "%store_ln12 = store i10 0, i10 %i" [kernel_FFN.cpp:12]   --->   Operation 7 'store' 'store_ln12' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln12 = br void %for.inc" [kernel_FFN.cpp:12]   --->   Operation 8 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_2 = load i10 %i" [kernel_FFN.cpp:12]   --->   Operation 9 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.71ns)   --->   "%add_ln12 = add i10 %i_2, i10 1" [kernel_FFN.cpp:12]   --->   Operation 10 'add' 'add_ln12' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.60ns)   --->   "%icmp_ln12 = icmp_eq  i10 %i_2, i10 768" [kernel_FFN.cpp:12]   --->   Operation 11 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 0.60> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %for.inc.split, void %for.end" [kernel_FFN.cpp:12]   --->   Operation 12 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln12 = trunc i10 %i_2" [kernel_FFN.cpp:12]   --->   Operation 13 'trunc' 'trunc_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %i_2, i32 3, i32 9" [kernel_FFN.cpp:12]   --->   Operation 14 'partselect' 'lshr_ln' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i7 %lshr_ln" [kernel_FFN.cpp:12]   --->   Operation 15 'zext' 'zext_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%ffn_input_addr = getelementptr i32 %ffn_input, i64 0, i64 %zext_ln12" [kernel_FFN.cpp:14]   --->   Operation 16 'getelementptr' 'ffn_input_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%ffn_input_44_addr = getelementptr i32 %ffn_input_44, i64 0, i64 %zext_ln12" [kernel_FFN.cpp:14]   --->   Operation 17 'getelementptr' 'ffn_input_44_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%ffn_input_45_addr = getelementptr i32 %ffn_input_45, i64 0, i64 %zext_ln12" [kernel_FFN.cpp:14]   --->   Operation 18 'getelementptr' 'ffn_input_45_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%ffn_input_46_addr = getelementptr i32 %ffn_input_46, i64 0, i64 %zext_ln12" [kernel_FFN.cpp:14]   --->   Operation 19 'getelementptr' 'ffn_input_46_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%ffn_input_47_addr = getelementptr i32 %ffn_input_47, i64 0, i64 %zext_ln12" [kernel_FFN.cpp:14]   --->   Operation 20 'getelementptr' 'ffn_input_47_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%ffn_input_48_addr = getelementptr i32 %ffn_input_48, i64 0, i64 %zext_ln12" [kernel_FFN.cpp:14]   --->   Operation 21 'getelementptr' 'ffn_input_48_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%ffn_input_49_addr = getelementptr i32 %ffn_input_49, i64 0, i64 %zext_ln12" [kernel_FFN.cpp:14]   --->   Operation 22 'getelementptr' 'ffn_input_49_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%ffn_input_50_addr = getelementptr i32 %ffn_input_50, i64 0, i64 %zext_ln12" [kernel_FFN.cpp:14]   --->   Operation 23 'getelementptr' 'ffn_input_50_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_ffn_input_load = muxlogic i7 %ffn_input_addr"   --->   Operation 24 'muxlogic' 'muxLogicRAMAddr_to_ffn_input_load' <Predicate = (!icmp_ln12)> <Delay = 0.42>
ST_1 : Operation 25 [2/2] (0.72ns) (share mux size 3)   --->   "%ffn_input_load = load i7 %ffn_input_addr" [kernel_FFN.cpp:14]   --->   Operation 25 'load' 'ffn_input_load' <Predicate = (!icmp_ln12)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 26 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_ffn_input_44_load = muxlogic i7 %ffn_input_44_addr"   --->   Operation 26 'muxlogic' 'muxLogicRAMAddr_to_ffn_input_44_load' <Predicate = (!icmp_ln12)> <Delay = 0.42>
ST_1 : Operation 27 [2/2] (0.72ns) (share mux size 3)   --->   "%ffn_input_44_load = load i7 %ffn_input_44_addr" [kernel_FFN.cpp:14]   --->   Operation 27 'load' 'ffn_input_44_load' <Predicate = (!icmp_ln12)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 28 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_ffn_input_45_load = muxlogic i7 %ffn_input_45_addr"   --->   Operation 28 'muxlogic' 'muxLogicRAMAddr_to_ffn_input_45_load' <Predicate = (!icmp_ln12)> <Delay = 0.42>
ST_1 : Operation 29 [2/2] (0.72ns) (share mux size 3)   --->   "%ffn_input_45_load = load i7 %ffn_input_45_addr" [kernel_FFN.cpp:14]   --->   Operation 29 'load' 'ffn_input_45_load' <Predicate = (!icmp_ln12)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 30 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_ffn_input_46_load = muxlogic i7 %ffn_input_46_addr"   --->   Operation 30 'muxlogic' 'muxLogicRAMAddr_to_ffn_input_46_load' <Predicate = (!icmp_ln12)> <Delay = 0.42>
ST_1 : Operation 31 [2/2] (0.72ns) (share mux size 3)   --->   "%ffn_input_46_load = load i7 %ffn_input_46_addr" [kernel_FFN.cpp:14]   --->   Operation 31 'load' 'ffn_input_46_load' <Predicate = (!icmp_ln12)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 32 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_ffn_input_47_load = muxlogic i7 %ffn_input_47_addr"   --->   Operation 32 'muxlogic' 'muxLogicRAMAddr_to_ffn_input_47_load' <Predicate = (!icmp_ln12)> <Delay = 0.42>
ST_1 : Operation 33 [2/2] (0.72ns) (share mux size 3)   --->   "%ffn_input_47_load = load i7 %ffn_input_47_addr" [kernel_FFN.cpp:14]   --->   Operation 33 'load' 'ffn_input_47_load' <Predicate = (!icmp_ln12)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 34 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_ffn_input_48_load = muxlogic i7 %ffn_input_48_addr"   --->   Operation 34 'muxlogic' 'muxLogicRAMAddr_to_ffn_input_48_load' <Predicate = (!icmp_ln12)> <Delay = 0.42>
ST_1 : Operation 35 [2/2] (0.72ns) (share mux size 3)   --->   "%ffn_input_48_load = load i7 %ffn_input_48_addr" [kernel_FFN.cpp:14]   --->   Operation 35 'load' 'ffn_input_48_load' <Predicate = (!icmp_ln12)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 36 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_ffn_input_49_load = muxlogic i7 %ffn_input_49_addr"   --->   Operation 36 'muxlogic' 'muxLogicRAMAddr_to_ffn_input_49_load' <Predicate = (!icmp_ln12)> <Delay = 0.42>
ST_1 : Operation 37 [2/2] (0.72ns) (share mux size 3)   --->   "%ffn_input_49_load = load i7 %ffn_input_49_addr" [kernel_FFN.cpp:14]   --->   Operation 37 'load' 'ffn_input_49_load' <Predicate = (!icmp_ln12)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 38 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_ffn_input_50_load = muxlogic i7 %ffn_input_50_addr"   --->   Operation 38 'muxlogic' 'muxLogicRAMAddr_to_ffn_input_50_load' <Predicate = (!icmp_ln12)> <Delay = 0.42>
ST_1 : Operation 39 [2/2] (0.72ns) (share mux size 3)   --->   "%ffn_input_50_load = load i7 %ffn_input_50_addr" [kernel_FFN.cpp:14]   --->   Operation 39 'load' 'ffn_input_50_load' <Predicate = (!icmp_ln12)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 40 [1/1] (0.39ns)   --->   "%store_ln12 = store i10 %add_ln12, i10 %i" [kernel_FFN.cpp:12]   --->   Operation 40 'store' 'store_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.39>
ST_1 : Operation 57 [1/1] (0.28ns)   --->   "%ret_ln15 = ret" [kernel_FFN.cpp:15]   --->   Operation 57 'ret' 'ret_ln15' <Predicate = (icmp_ln12)> <Delay = 0.28>

State 2 <SV = 1> <Delay = 2.84>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_107" [kernel_FFN.cpp:13]   --->   Operation 41 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln12 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768" [kernel_FFN.cpp:12]   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_84" [kernel_FFN.cpp:12]   --->   Operation 43 'specloopname' 'specloopname_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 3)   --->   "%ffn_input_load = load i7 %ffn_input_addr" [kernel_FFN.cpp:14]   --->   Operation 44 'load' 'ffn_input_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 45 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 3)   --->   "%ffn_input_44_load = load i7 %ffn_input_44_addr" [kernel_FFN.cpp:14]   --->   Operation 45 'load' 'ffn_input_44_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 46 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 3)   --->   "%ffn_input_45_load = load i7 %ffn_input_45_addr" [kernel_FFN.cpp:14]   --->   Operation 46 'load' 'ffn_input_45_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 47 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 3)   --->   "%ffn_input_46_load = load i7 %ffn_input_46_addr" [kernel_FFN.cpp:14]   --->   Operation 47 'load' 'ffn_input_46_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 48 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 3)   --->   "%ffn_input_47_load = load i7 %ffn_input_47_addr" [kernel_FFN.cpp:14]   --->   Operation 48 'load' 'ffn_input_47_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 49 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 3)   --->   "%ffn_input_48_load = load i7 %ffn_input_48_addr" [kernel_FFN.cpp:14]   --->   Operation 49 'load' 'ffn_input_48_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 50 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 3)   --->   "%ffn_input_49_load = load i7 %ffn_input_49_addr" [kernel_FFN.cpp:14]   --->   Operation 50 'load' 'ffn_input_49_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 51 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 3)   --->   "%ffn_input_50_load = load i7 %ffn_input_50_addr" [kernel_FFN.cpp:14]   --->   Operation 51 'load' 'ffn_input_50_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 52 [1/1] (0.70ns)   --->   "%tmp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i3, i3 0, i32 %ffn_input_load, i3 1, i32 %ffn_input_44_load, i3 2, i32 %ffn_input_45_load, i3 3, i32 %ffn_input_46_load, i3 4, i32 %ffn_input_47_load, i3 5, i32 %ffn_input_48_load, i3 6, i32 %ffn_input_49_load, i3 7, i32 %ffn_input_50_load, i32 <undef>, i3 %trunc_ln12" [kernel_FFN.cpp:14]   --->   Operation 52 'sparsemux' 'tmp' <Predicate = true> <Delay = 0.70> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%bitcast_ln14 = bitcast i32 %tmp" [kernel_FFN.cpp:14]   --->   Operation 53 'bitcast' 'bitcast_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.28ns) (share mux size 2)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14"   --->   Operation 54 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 0.28>
ST_2 : Operation 55 [1/1] ( I:0.98ns O:0.98ns ) (share mux size 2)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %x_strm, i32 %bitcast_ln14" [kernel_FFN.cpp:14]   --->   Operation 55 'write' 'write_ln14' <Predicate = true> <Delay = 0.98> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln12 = br void %for.inc" [kernel_FFN.cpp:12]   --->   Operation 56 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ffn_input]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ffn_input_44]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ffn_input_45]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ffn_input_46]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ffn_input_47]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ffn_input_48]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ffn_input_49]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ffn_input_50]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                                    (alloca           ) [ 010]
specinterface_ln0                    (specinterface    ) [ 000]
store_ln12                           (store            ) [ 000]
br_ln12                              (br               ) [ 000]
i_2                                  (load             ) [ 000]
add_ln12                             (add              ) [ 000]
icmp_ln12                            (icmp             ) [ 010]
br_ln12                              (br               ) [ 000]
trunc_ln12                           (trunc            ) [ 011]
lshr_ln                              (partselect       ) [ 000]
zext_ln12                            (zext             ) [ 000]
ffn_input_addr                       (getelementptr    ) [ 011]
ffn_input_44_addr                    (getelementptr    ) [ 011]
ffn_input_45_addr                    (getelementptr    ) [ 011]
ffn_input_46_addr                    (getelementptr    ) [ 011]
ffn_input_47_addr                    (getelementptr    ) [ 011]
ffn_input_48_addr                    (getelementptr    ) [ 011]
ffn_input_49_addr                    (getelementptr    ) [ 011]
ffn_input_50_addr                    (getelementptr    ) [ 011]
muxLogicRAMAddr_to_ffn_input_load    (muxlogic         ) [ 000]
muxLogicRAMAddr_to_ffn_input_44_load (muxlogic         ) [ 000]
muxLogicRAMAddr_to_ffn_input_45_load (muxlogic         ) [ 000]
muxLogicRAMAddr_to_ffn_input_46_load (muxlogic         ) [ 000]
muxLogicRAMAddr_to_ffn_input_47_load (muxlogic         ) [ 000]
muxLogicRAMAddr_to_ffn_input_48_load (muxlogic         ) [ 000]
muxLogicRAMAddr_to_ffn_input_49_load (muxlogic         ) [ 000]
muxLogicRAMAddr_to_ffn_input_50_load (muxlogic         ) [ 000]
store_ln12                           (store            ) [ 000]
specpipeline_ln13                    (specpipeline     ) [ 000]
speclooptripcount_ln12               (speclooptripcount) [ 000]
specloopname_ln12                    (specloopname     ) [ 000]
ffn_input_load                       (load             ) [ 000]
ffn_input_44_load                    (load             ) [ 000]
ffn_input_45_load                    (load             ) [ 000]
ffn_input_46_load                    (load             ) [ 000]
ffn_input_47_load                    (load             ) [ 000]
ffn_input_48_load                    (load             ) [ 000]
ffn_input_49_load                    (load             ) [ 000]
ffn_input_50_load                    (load             ) [ 000]
tmp                                  (sparsemux        ) [ 000]
bitcast_ln14                         (bitcast          ) [ 000]
muxLogicFIFOData_to_write_ln14       (muxlogic         ) [ 000]
write_ln14                           (write            ) [ 000]
br_ln12                              (br               ) [ 000]
ret_ln15                             (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_strm">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_strm"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ffn_input">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ffn_input"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ffn_input_44">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ffn_input_44"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ffn_input_45">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ffn_input_45"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ffn_input_46">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ffn_input_46"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ffn_input_47">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ffn_input_47"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ffn_input_48">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ffn_input_48"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="ffn_input_49">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ffn_input_49"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="ffn_input_50">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ffn_input_50"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_69"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_107"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_84"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.8float.float.i3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="i_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="write_ln14_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="0" index="2" bw="32" slack="0"/>
<pin id="84" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln14/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="ffn_input_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="7" slack="0"/>
<pin id="91" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ffn_input_addr/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="ffn_input_44_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="7" slack="0"/>
<pin id="98" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ffn_input_44_addr/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="ffn_input_45_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="7" slack="0"/>
<pin id="105" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ffn_input_45_addr/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="ffn_input_46_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="7" slack="0"/>
<pin id="112" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ffn_input_46_addr/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="ffn_input_47_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="7" slack="0"/>
<pin id="119" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ffn_input_47_addr/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="ffn_input_48_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="7" slack="0"/>
<pin id="126" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ffn_input_48_addr/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="ffn_input_49_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="7" slack="0"/>
<pin id="133" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ffn_input_49_addr/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="ffn_input_50_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="7" slack="0"/>
<pin id="140" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ffn_input_50_addr/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="7" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ffn_input_load/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="7" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ffn_input_44_load/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="7" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ffn_input_45_load/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_access_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="7" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ffn_input_46_load/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="7" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ffn_input_47_load/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_access_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="7" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ffn_input_48_load/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="7" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ffn_input_49_load/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_access_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="7" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ffn_input_50_load/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="store_ln12_store_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="10" slack="0"/>
<pin id="194" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="i_2_load_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="10" slack="0"/>
<pin id="198" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="add_ln12_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="10" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="icmp_ln12_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="10" slack="0"/>
<pin id="207" dir="0" index="1" bw="9" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="trunc_ln12_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="10" slack="0"/>
<pin id="213" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln12/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="lshr_ln_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="7" slack="0"/>
<pin id="217" dir="0" index="1" bw="10" slack="0"/>
<pin id="218" dir="0" index="2" bw="3" slack="0"/>
<pin id="219" dir="0" index="3" bw="5" slack="0"/>
<pin id="220" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="zext_ln12_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="7" slack="0"/>
<pin id="227" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="muxLogicRAMAddr_to_ffn_input_load_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="7" slack="0"/>
<pin id="239" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_ffn_input_load/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="muxLogicRAMAddr_to_ffn_input_44_load_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="7" slack="0"/>
<pin id="243" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_ffn_input_44_load/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="muxLogicRAMAddr_to_ffn_input_45_load_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="7" slack="0"/>
<pin id="247" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_ffn_input_45_load/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="muxLogicRAMAddr_to_ffn_input_46_load_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="7" slack="0"/>
<pin id="251" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_ffn_input_46_load/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="muxLogicRAMAddr_to_ffn_input_47_load_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="7" slack="0"/>
<pin id="255" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_ffn_input_47_load/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="muxLogicRAMAddr_to_ffn_input_48_load_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="7" slack="0"/>
<pin id="259" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_ffn_input_48_load/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="muxLogicRAMAddr_to_ffn_input_49_load_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="7" slack="0"/>
<pin id="263" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_ffn_input_49_load/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="muxLogicRAMAddr_to_ffn_input_50_load_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="7" slack="0"/>
<pin id="267" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_ffn_input_50_load/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="store_ln12_store_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="10" slack="0"/>
<pin id="271" dir="0" index="1" bw="10" slack="0"/>
<pin id="272" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="0" index="1" bw="3" slack="0"/>
<pin id="277" dir="0" index="2" bw="32" slack="0"/>
<pin id="278" dir="0" index="3" bw="3" slack="0"/>
<pin id="279" dir="0" index="4" bw="32" slack="0"/>
<pin id="280" dir="0" index="5" bw="3" slack="0"/>
<pin id="281" dir="0" index="6" bw="32" slack="0"/>
<pin id="282" dir="0" index="7" bw="3" slack="0"/>
<pin id="283" dir="0" index="8" bw="32" slack="0"/>
<pin id="284" dir="0" index="9" bw="3" slack="0"/>
<pin id="285" dir="0" index="10" bw="32" slack="0"/>
<pin id="286" dir="0" index="11" bw="3" slack="0"/>
<pin id="287" dir="0" index="12" bw="32" slack="0"/>
<pin id="288" dir="0" index="13" bw="3" slack="0"/>
<pin id="289" dir="0" index="14" bw="32" slack="0"/>
<pin id="290" dir="0" index="15" bw="3" slack="0"/>
<pin id="291" dir="0" index="16" bw="32" slack="0"/>
<pin id="292" dir="0" index="17" bw="32" slack="0"/>
<pin id="293" dir="0" index="18" bw="3" slack="1"/>
<pin id="294" dir="1" index="19" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="bitcast_ln14_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln14/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="muxLogicFIFOData_to_write_ln14_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOData_to_write_ln14/2 "/>
</bind>
</comp>

<comp id="322" class="1005" name="i_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="10" slack="0"/>
<pin id="324" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="332" class="1005" name="trunc_ln12_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="3" slack="1"/>
<pin id="334" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln12 "/>
</bind>
</comp>

<comp id="337" class="1005" name="ffn_input_addr_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="7" slack="1"/>
<pin id="339" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="ffn_input_addr "/>
</bind>
</comp>

<comp id="342" class="1005" name="ffn_input_44_addr_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="7" slack="1"/>
<pin id="344" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="ffn_input_44_addr "/>
</bind>
</comp>

<comp id="347" class="1005" name="ffn_input_45_addr_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="7" slack="1"/>
<pin id="349" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="ffn_input_45_addr "/>
</bind>
</comp>

<comp id="352" class="1005" name="ffn_input_46_addr_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="7" slack="1"/>
<pin id="354" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="ffn_input_46_addr "/>
</bind>
</comp>

<comp id="357" class="1005" name="ffn_input_47_addr_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="7" slack="1"/>
<pin id="359" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="ffn_input_47_addr "/>
</bind>
</comp>

<comp id="362" class="1005" name="ffn_input_48_addr_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="7" slack="1"/>
<pin id="364" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="ffn_input_48_addr "/>
</bind>
</comp>

<comp id="367" class="1005" name="ffn_input_49_addr_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="7" slack="1"/>
<pin id="369" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="ffn_input_49_addr "/>
</bind>
</comp>

<comp id="372" class="1005" name="ffn_input_50_addr_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="7" slack="1"/>
<pin id="374" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="ffn_input_50_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="18" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="85"><net_src comp="74" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="2" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="42" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="42" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="6" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="42" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="42" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="10" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="42" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="42" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="14" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="42" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="16" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="42" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="87" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="154"><net_src comp="94" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="160"><net_src comp="101" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="166"><net_src comp="108" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="172"><net_src comp="115" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="178"><net_src comp="122" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="184"><net_src comp="129" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="190"><net_src comp="136" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="30" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="203"><net_src comp="196" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="32" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="196" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="34" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="214"><net_src comp="196" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="36" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="196" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="223"><net_src comp="38" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="224"><net_src comp="40" pin="0"/><net_sink comp="215" pin=3"/></net>

<net id="228"><net_src comp="215" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="230"><net_src comp="225" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="231"><net_src comp="225" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="232"><net_src comp="225" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="233"><net_src comp="225" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="234"><net_src comp="225" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="235"><net_src comp="225" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="236"><net_src comp="225" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="240"><net_src comp="87" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="94" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="101" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="108" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="115" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="122" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="129" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="136" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="199" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="295"><net_src comp="54" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="296"><net_src comp="56" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="297"><net_src comp="143" pin="3"/><net_sink comp="274" pin=2"/></net>

<net id="298"><net_src comp="58" pin="0"/><net_sink comp="274" pin=3"/></net>

<net id="299"><net_src comp="149" pin="3"/><net_sink comp="274" pin=4"/></net>

<net id="300"><net_src comp="60" pin="0"/><net_sink comp="274" pin=5"/></net>

<net id="301"><net_src comp="155" pin="3"/><net_sink comp="274" pin=6"/></net>

<net id="302"><net_src comp="62" pin="0"/><net_sink comp="274" pin=7"/></net>

<net id="303"><net_src comp="161" pin="3"/><net_sink comp="274" pin=8"/></net>

<net id="304"><net_src comp="64" pin="0"/><net_sink comp="274" pin=9"/></net>

<net id="305"><net_src comp="167" pin="3"/><net_sink comp="274" pin=10"/></net>

<net id="306"><net_src comp="66" pin="0"/><net_sink comp="274" pin=11"/></net>

<net id="307"><net_src comp="173" pin="3"/><net_sink comp="274" pin=12"/></net>

<net id="308"><net_src comp="68" pin="0"/><net_sink comp="274" pin=13"/></net>

<net id="309"><net_src comp="179" pin="3"/><net_sink comp="274" pin=14"/></net>

<net id="310"><net_src comp="70" pin="0"/><net_sink comp="274" pin=15"/></net>

<net id="311"><net_src comp="185" pin="3"/><net_sink comp="274" pin=16"/></net>

<net id="312"><net_src comp="72" pin="0"/><net_sink comp="274" pin=17"/></net>

<net id="316"><net_src comp="274" pin="19"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="321"><net_src comp="313" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="76" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="327"><net_src comp="322" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="328"><net_src comp="322" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="335"><net_src comp="211" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="274" pin=18"/></net>

<net id="340"><net_src comp="87" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="345"><net_src comp="94" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="350"><net_src comp="101" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="355"><net_src comp="108" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="360"><net_src comp="115" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="365"><net_src comp="122" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="370"><net_src comp="129" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="375"><net_src comp="136" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="185" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x_strm | {2 }
 - Input state : 
	Port: push_tensor1d : ffn_input | {1 2 }
	Port: push_tensor1d : ffn_input_44 | {1 2 }
	Port: push_tensor1d : ffn_input_45 | {1 2 }
	Port: push_tensor1d : ffn_input_46 | {1 2 }
	Port: push_tensor1d : ffn_input_47 | {1 2 }
	Port: push_tensor1d : ffn_input_48 | {1 2 }
	Port: push_tensor1d : ffn_input_49 | {1 2 }
	Port: push_tensor1d : ffn_input_50 | {1 2 }
  - Chain level:
	State 1
		store_ln12 : 1
		i_2 : 1
		add_ln12 : 2
		icmp_ln12 : 2
		br_ln12 : 3
		trunc_ln12 : 2
		lshr_ln : 2
		zext_ln12 : 3
		ffn_input_addr : 4
		ffn_input_44_addr : 4
		ffn_input_45_addr : 4
		ffn_input_46_addr : 4
		ffn_input_47_addr : 4
		ffn_input_48_addr : 4
		ffn_input_49_addr : 4
		ffn_input_50_addr : 4
		muxLogicRAMAddr_to_ffn_input_load : 5
		ffn_input_load : 5
		muxLogicRAMAddr_to_ffn_input_44_load : 5
		ffn_input_44_load : 5
		muxLogicRAMAddr_to_ffn_input_45_load : 5
		ffn_input_45_load : 5
		muxLogicRAMAddr_to_ffn_input_46_load : 5
		ffn_input_46_load : 5
		muxLogicRAMAddr_to_ffn_input_47_load : 5
		ffn_input_47_load : 5
		muxLogicRAMAddr_to_ffn_input_48_load : 5
		ffn_input_48_load : 5
		muxLogicRAMAddr_to_ffn_input_49_load : 5
		ffn_input_49_load : 5
		muxLogicRAMAddr_to_ffn_input_50_load : 5
		ffn_input_50_load : 5
		store_ln12 : 3
	State 2
		tmp : 1
		bitcast_ln14 : 2
		muxLogicFIFOData_to_write_ln14 : 3
		write_ln14 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|
| Operation|               Functional Unit               |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|
| sparsemux|                  tmp_fu_274                 |    0    |    96   |
|----------|---------------------------------------------|---------|---------|
|    add   |               add_ln12_fu_199               |    0    |    10   |
|----------|---------------------------------------------|---------|---------|
|   icmp   |               icmp_ln12_fu_205              |    0    |    4    |
|----------|---------------------------------------------|---------|---------|
|   write  |            write_ln14_write_fu_80           |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   trunc  |              trunc_ln12_fu_211              |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|partselect|                lshr_ln_fu_215               |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   zext   |               zext_ln12_fu_225              |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|          |   muxLogicRAMAddr_to_ffn_input_load_fu_237  |    0    |    0    |
|          | muxLogicRAMAddr_to_ffn_input_44_load_fu_241 |    0    |    0    |
|          | muxLogicRAMAddr_to_ffn_input_45_load_fu_245 |    0    |    0    |
|          | muxLogicRAMAddr_to_ffn_input_46_load_fu_249 |    0    |    0    |
| muxlogic | muxLogicRAMAddr_to_ffn_input_47_load_fu_253 |    0    |    0    |
|          | muxLogicRAMAddr_to_ffn_input_48_load_fu_257 |    0    |    0    |
|          | muxLogicRAMAddr_to_ffn_input_49_load_fu_261 |    0    |    0    |
|          | muxLogicRAMAddr_to_ffn_input_50_load_fu_265 |    0    |    0    |
|          |    muxLogicFIFOData_to_write_ln14_fu_318    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   Total  |                                             |    0    |   110   |
|----------|---------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|ffn_input_44_addr_reg_342|    7   |
|ffn_input_45_addr_reg_347|    7   |
|ffn_input_46_addr_reg_352|    7   |
|ffn_input_47_addr_reg_357|    7   |
|ffn_input_48_addr_reg_362|    7   |
|ffn_input_49_addr_reg_367|    7   |
|ffn_input_50_addr_reg_372|    7   |
|  ffn_input_addr_reg_337 |    7   |
|        i_reg_322        |   10   |
|    trunc_ln12_reg_332   |    3   |
+-------------------------+--------+
|          Total          |   69   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_143 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_149 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_155 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_161 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_167 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_173 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_179 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_185 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   112  ||   2.88  ||    0    ||    64   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   110  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    0   |   64   |
|  Register |    -   |   69   |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   69   |   174  |
+-----------+--------+--------+--------+
