# yosys

yosys is a tool to convert Verilog into BENCH
