
uart_driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000814  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  08000944  08000944  00010944  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000970  08000970  00010978  2**0
                  CONTENTS
  4 .ARM          00000000  08000970  08000970  00010978  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000970  08000978  00010978  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000970  08000970  00010970  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000974  08000974  00010974  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010978  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000030  20000000  08000978  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000030  08000978  00020030  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00010978  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000109a1  2**0
                  CONTENTS, READONLY
 13 .debug_info   000010cf  00000000  00000000  000109e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000056f  00000000  00000000  00011ab3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loc    00000734  00000000  00000000  00012022  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000150  00000000  00000000  00012758  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00000108  00000000  00000000  000128a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0000259a  00000000  00000000  000129b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00001f06  00000000  00000000  00014f4a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    00009299  00000000  00000000  00016e50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000003e0  00000000  00000000  000200ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000000 	.word	0x20000000
 800014c:	00000000 	.word	0x00000000
 8000150:	0800092c 	.word	0x0800092c

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000004 	.word	0x20000004
 800016c:	0800092c 	.word	0x0800092c

08000170 <main>:
void clock_init();
void abdo_IRQ_callback();


int main(void)
{
 8000170:	b580      	push	{r7, lr}
 8000172:	b086      	sub	sp, #24
 8000174:	af00      	add	r7, sp, #0


	clock_init();
 8000176:	f000 f831 	bl	80001dc <clock_init>

	UART_config Cnfg;
	Cnfg.uart_mode = uart_mode_TX_RX;
 800017a:	230c      	movs	r3, #12
 800017c:	713b      	strb	r3, [r7, #4]
	Cnfg.uart_baudrate = uart_baud_115200;
 800017e:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8000182:	60bb      	str	r3, [r7, #8]
	Cnfg.uart_IRQ_enable = uart_irq_enable_RXNE;
 8000184:	2320      	movs	r3, #32
 8000186:	73fb      	strb	r3, [r7, #15]
	Cnfg.uart_parity = uart_parity_none;
 8000188:	2300      	movs	r3, #0
 800018a:	733b      	strb	r3, [r7, #12]
	Cnfg.uart_stopbits = stopbit_1;
 800018c:	2300      	movs	r3, #0
 800018e:	73bb      	strb	r3, [r7, #14]
	Cnfg.uart_payload_length = uart_payload_8bit;
 8000190:	2300      	movs	r3, #0
 8000192:	737b      	strb	r3, [r7, #13]
	Cnfg.flow_ctrl = uart_flowctrl_none;
 8000194:	2300      	movs	r3, #0
 8000196:	743b      	strb	r3, [r7, #16]
	Cnfg.P_IRQ_callback = abdo_IRQ_callback;
 8000198:	4b05      	ldr	r3, [pc, #20]	; (80001b0 <main+0x40>)
 800019a:	617b      	str	r3, [r7, #20]

	MCAL_uart_init(UART1,&Cnfg );
 800019c:	1d3b      	adds	r3, r7, #4
 800019e:	4619      	mov	r1, r3
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <main+0x44>)
 80001a2:	f000 f9fb 	bl	800059c <MCAL_uart_init>
	MCAL_GPIO_uart_init(UART1);
 80001a6:	4803      	ldr	r0, [pc, #12]	; (80001b4 <main+0x44>)
 80001a8:	f000 fac4 	bl	8000734 <MCAL_GPIO_uart_init>


    while(1)
 80001ac:	e7fe      	b.n	80001ac <main+0x3c>
 80001ae:	bf00      	nop
 80001b0:	080001b9 	.word	0x080001b9
 80001b4:	40013800 	.word	0x40013800

080001b8 <abdo_IRQ_callback>:

}



void abdo_IRQ_callback(){
 80001b8:	b580      	push	{r7, lr}
 80001ba:	af00      	add	r7, sp, #0
	MCAL_uart_recieve(UART1,&ch , polling_disable);
 80001bc:	2201      	movs	r2, #1
 80001be:	4905      	ldr	r1, [pc, #20]	; (80001d4 <abdo_IRQ_callback+0x1c>)
 80001c0:	4805      	ldr	r0, [pc, #20]	; (80001d8 <abdo_IRQ_callback+0x20>)
 80001c2:	f000 fb3f 	bl	8000844 <MCAL_uart_recieve>
	MCAL_uart_send(UART1,&ch , polling_enable);
 80001c6:	2200      	movs	r2, #0
 80001c8:	4902      	ldr	r1, [pc, #8]	; (80001d4 <abdo_IRQ_callback+0x1c>)
 80001ca:	4803      	ldr	r0, [pc, #12]	; (80001d8 <abdo_IRQ_callback+0x20>)
 80001cc:	f000 fb18 	bl	8000800 <MCAL_uart_send>


}
 80001d0:	bf00      	nop
 80001d2:	bd80      	pop	{r7, pc}
 80001d4:	2000001c 	.word	0x2000001c
 80001d8:	40013800 	.word	0x40013800

080001dc <clock_init>:
void clock_init()
{
 80001dc:	b480      	push	{r7}
 80001de:	af00      	add	r7, sp, #0

	RCC_GPIOA_CLOCK_ENABLE;
 80001e0:	4b0a      	ldr	r3, [pc, #40]	; (800020c <clock_init+0x30>)
 80001e2:	699b      	ldr	r3, [r3, #24]
 80001e4:	4a09      	ldr	r2, [pc, #36]	; (800020c <clock_init+0x30>)
 80001e6:	f043 0304 	orr.w	r3, r3, #4
 80001ea:	6193      	str	r3, [r2, #24]
	RCC_GPIOB_CLOCK_ENABLE;
 80001ec:	4b07      	ldr	r3, [pc, #28]	; (800020c <clock_init+0x30>)
 80001ee:	699b      	ldr	r3, [r3, #24]
 80001f0:	4a06      	ldr	r2, [pc, #24]	; (800020c <clock_init+0x30>)
 80001f2:	f043 0308 	orr.w	r3, r3, #8
 80001f6:	6193      	str	r3, [r2, #24]
	RCC_AFIO_ENABLE;
 80001f8:	4b04      	ldr	r3, [pc, #16]	; (800020c <clock_init+0x30>)
 80001fa:	699b      	ldr	r3, [r3, #24]
 80001fc:	4a03      	ldr	r2, [pc, #12]	; (800020c <clock_init+0x30>)
 80001fe:	f043 0301 	orr.w	r3, r3, #1
 8000202:	6193      	str	r3, [r2, #24]

}
 8000204:	bf00      	nop
 8000206:	46bd      	mov	sp, r7
 8000208:	bc80      	pop	{r7}
 800020a:	4770      	bx	lr
 800020c:	40021000 	.word	0x40021000

08000210 <Reset_Handler>:
 8000210:	480d      	ldr	r0, [pc, #52]	; (8000248 <LoopForever+0x2>)
 8000212:	4685      	mov	sp, r0
 8000214:	f3af 8000 	nop.w
 8000218:	480c      	ldr	r0, [pc, #48]	; (800024c <LoopForever+0x6>)
 800021a:	490d      	ldr	r1, [pc, #52]	; (8000250 <LoopForever+0xa>)
 800021c:	4a0d      	ldr	r2, [pc, #52]	; (8000254 <LoopForever+0xe>)
 800021e:	2300      	movs	r3, #0
 8000220:	e002      	b.n	8000228 <LoopCopyDataInit>

08000222 <CopyDataInit>:
 8000222:	58d4      	ldr	r4, [r2, r3]
 8000224:	50c4      	str	r4, [r0, r3]
 8000226:	3304      	adds	r3, #4

08000228 <LoopCopyDataInit>:
 8000228:	18c4      	adds	r4, r0, r3
 800022a:	428c      	cmp	r4, r1
 800022c:	d3f9      	bcc.n	8000222 <CopyDataInit>
 800022e:	4a0a      	ldr	r2, [pc, #40]	; (8000258 <LoopForever+0x12>)
 8000230:	4c0a      	ldr	r4, [pc, #40]	; (800025c <LoopForever+0x16>)
 8000232:	2300      	movs	r3, #0
 8000234:	e001      	b.n	800023a <LoopFillZerobss>

08000236 <FillZerobss>:
 8000236:	6013      	str	r3, [r2, #0]
 8000238:	3204      	adds	r2, #4

0800023a <LoopFillZerobss>:
 800023a:	42a2      	cmp	r2, r4
 800023c:	d3fb      	bcc.n	8000236 <FillZerobss>
 800023e:	f000 fb51 	bl	80008e4 <__libc_init_array>
 8000242:	f7ff ff95 	bl	8000170 <main>

08000246 <LoopForever>:
 8000246:	e7fe      	b.n	8000246 <LoopForever>
 8000248:	20002800 	.word	0x20002800
 800024c:	20000000 	.word	0x20000000
 8000250:	20000000 	.word	0x20000000
 8000254:	08000978 	.word	0x08000978
 8000258:	20000000 	.word	0x20000000
 800025c:	20000030 	.word	0x20000030

08000260 <ADC1_2_IRQHandler>:
 8000260:	e7fe      	b.n	8000260 <ADC1_2_IRQHandler>
	...

08000264 <MCAL_RCC_GetSysCLK>:

const uint16_t AHB_PRESCALER[17U]={0,0,0,0,0,0,0,0,1,2,3,4,5,6,7,8,9};


uint32_t MCAL_RCC_GetSysCLK(void)
{
 8000264:	b480      	push	{r7}
 8000266:	af00      	add	r7, sp, #0
//	00: HSI oscillator used as system clock
//	01: HSE oscillator used as system clock
//	10: PLL used as system clock
//	11: Not applicable

			switch((RCC->CFGR >>2) & 0b11)
 8000268:	4b08      	ldr	r3, [pc, #32]	; (800028c <MCAL_RCC_GetSysCLK+0x28>)
 800026a:	685b      	ldr	r3, [r3, #4]
 800026c:	089b      	lsrs	r3, r3, #2
 800026e:	f003 0303 	and.w	r3, r3, #3
 8000272:	2b00      	cmp	r3, #0
 8000274:	d002      	beq.n	800027c <MCAL_RCC_GetSysCLK+0x18>
 8000276:	2b01      	cmp	r3, #1
 8000278:	d002      	beq.n	8000280 <MCAL_RCC_GetSysCLK+0x1c>
 800027a:	e003      	b.n	8000284 <MCAL_RCC_GetSysCLK+0x20>
			{

			case 0:
				return HSI_CLK;
 800027c:	4b04      	ldr	r3, [pc, #16]	; (8000290 <MCAL_RCC_GetSysCLK+0x2c>)
 800027e:	e001      	b.n	8000284 <MCAL_RCC_GetSysCLK+0x20>
				break;
			case 1:
				return HSE_CLK;
 8000280:	4b04      	ldr	r3, [pc, #16]	; (8000294 <MCAL_RCC_GetSysCLK+0x30>)
 8000282:	e7ff      	b.n	8000284 <MCAL_RCC_GetSysCLK+0x20>
				break;

			}

}
 8000284:	4618      	mov	r0, r3
 8000286:	46bd      	mov	sp, r7
 8000288:	bc80      	pop	{r7}
 800028a:	4770      	bx	lr
 800028c:	40021000 	.word	0x40021000
 8000290:	007a1200 	.word	0x007a1200
 8000294:	00f42400 	.word	0x00f42400

08000298 <MCAL_RCC_GetHCLKFreq>:

uint32_t MCAL_RCC_GetHCLKFreq(void)
{
 8000298:	b580      	push	{r7, lr}
 800029a:	af00      	add	r7, sp, #0
	//Bits 7:4 HPRE[3:0]: AHB prescaler
	return( MCAL_RCC_GetSysCLK()>>(AHB_PRESCALER[(RCC->CFGR>>4) &0b1111]));
 800029c:	f7ff ffe2 	bl	8000264 <MCAL_RCC_GetSysCLK>
 80002a0:	4602      	mov	r2, r0
 80002a2:	4b06      	ldr	r3, [pc, #24]	; (80002bc <MCAL_RCC_GetHCLKFreq+0x24>)
 80002a4:	685b      	ldr	r3, [r3, #4]
 80002a6:	091b      	lsrs	r3, r3, #4
 80002a8:	f003 030f 	and.w	r3, r3, #15
 80002ac:	4904      	ldr	r1, [pc, #16]	; (80002c0 <MCAL_RCC_GetHCLKFreq+0x28>)
 80002ae:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80002b2:	fa22 f303 	lsr.w	r3, r2, r3


}
 80002b6:	4618      	mov	r0, r3
 80002b8:	bd80      	pop	{r7, pc}
 80002ba:	bf00      	nop
 80002bc:	40021000 	.word	0x40021000
 80002c0:	0800094c 	.word	0x0800094c

080002c4 <MCAL_RCC_GetPCLK1Freq>:
uint32_t MCAL_RCC_GetPCLK1Freq(void)
{
 80002c4:	b580      	push	{r7, lr}
 80002c6:	af00      	add	r7, sp, #0
	//Bits 10:8 PPRE1[2:0]: APB Low-speed prescaler (APB1)
	return (MCAL_RCC_GetHCLKFreq()>>(APB_PRESCALER[(RCC->CFGR>>8) &0b111]));
 80002c8:	f7ff ffe6 	bl	8000298 <MCAL_RCC_GetHCLKFreq>
 80002cc:	4602      	mov	r2, r0
 80002ce:	4b05      	ldr	r3, [pc, #20]	; (80002e4 <MCAL_RCC_GetPCLK1Freq+0x20>)
 80002d0:	685b      	ldr	r3, [r3, #4]
 80002d2:	0a1b      	lsrs	r3, r3, #8
 80002d4:	f003 0307 	and.w	r3, r3, #7
 80002d8:	4903      	ldr	r1, [pc, #12]	; (80002e8 <MCAL_RCC_GetPCLK1Freq+0x24>)
 80002da:	5ccb      	ldrb	r3, [r1, r3]
 80002dc:	fa22 f303 	lsr.w	r3, r2, r3

}
 80002e0:	4618      	mov	r0, r3
 80002e2:	bd80      	pop	{r7, pc}
 80002e4:	40021000 	.word	0x40021000
 80002e8:	08000944 	.word	0x08000944

080002ec <MCAL_RCC_GetPCLK2Freq>:
uint32_t MCAL_RCC_GetPCLK2Freq(void)
{
 80002ec:	b580      	push	{r7, lr}
 80002ee:	af00      	add	r7, sp, #0
	//Bits 13:11 PPRE2[2:0]: APB high-speed prescaler (APB2)
	return (MCAL_RCC_GetHCLKFreq()>>(APB_PRESCALER[(RCC->CFGR)>>11 &0b111]));
 80002f0:	f7ff ffd2 	bl	8000298 <MCAL_RCC_GetHCLKFreq>
 80002f4:	4602      	mov	r2, r0
 80002f6:	4b05      	ldr	r3, [pc, #20]	; (800030c <MCAL_RCC_GetPCLK2Freq+0x20>)
 80002f8:	685b      	ldr	r3, [r3, #4]
 80002fa:	0adb      	lsrs	r3, r3, #11
 80002fc:	f003 0307 	and.w	r3, r3, #7
 8000300:	4903      	ldr	r1, [pc, #12]	; (8000310 <MCAL_RCC_GetPCLK2Freq+0x24>)
 8000302:	5ccb      	ldrb	r3, [r1, r3]
 8000304:	fa22 f303 	lsr.w	r3, r2, r3


}
 8000308:	4618      	mov	r0, r3
 800030a:	bd80      	pop	{r7, pc}
 800030c:	40021000 	.word	0x40021000
 8000310:	08000944 	.word	0x08000944

08000314 <get_pin_position>:

 */


uint8_t get_pin_position(uint16_t pin)
{
 8000314:	b480      	push	{r7}
 8000316:	b083      	sub	sp, #12
 8000318:	af00      	add	r7, sp, #0
 800031a:	4603      	mov	r3, r0
 800031c:	80fb      	strh	r3, [r7, #6]
	switch (pin) {
 800031e:	88fb      	ldrh	r3, [r7, #6]
 8000320:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000324:	f000 80a5 	beq.w	8000472 <get_pin_position+0x15e>
 8000328:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800032c:	f300 80a3 	bgt.w	8000476 <get_pin_position+0x162>
 8000330:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000334:	f000 809b 	beq.w	800046e <get_pin_position+0x15a>
 8000338:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800033c:	f300 809b 	bgt.w	8000476 <get_pin_position+0x162>
 8000340:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000344:	f000 8091 	beq.w	800046a <get_pin_position+0x156>
 8000348:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800034c:	f300 8093 	bgt.w	8000476 <get_pin_position+0x162>
 8000350:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000354:	f000 8087 	beq.w	8000466 <get_pin_position+0x152>
 8000358:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800035c:	f300 808b 	bgt.w	8000476 <get_pin_position+0x162>
 8000360:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8000364:	d07d      	beq.n	8000462 <get_pin_position+0x14e>
 8000366:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800036a:	f300 8084 	bgt.w	8000476 <get_pin_position+0x162>
 800036e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000372:	d074      	beq.n	800045e <get_pin_position+0x14a>
 8000374:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000378:	dc7d      	bgt.n	8000476 <get_pin_position+0x162>
 800037a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800037e:	d06c      	beq.n	800045a <get_pin_position+0x146>
 8000380:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000384:	dc77      	bgt.n	8000476 <get_pin_position+0x162>
 8000386:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800038a:	d064      	beq.n	8000456 <get_pin_position+0x142>
 800038c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000390:	dc71      	bgt.n	8000476 <get_pin_position+0x162>
 8000392:	2b80      	cmp	r3, #128	; 0x80
 8000394:	d05d      	beq.n	8000452 <get_pin_position+0x13e>
 8000396:	2b80      	cmp	r3, #128	; 0x80
 8000398:	dc6d      	bgt.n	8000476 <get_pin_position+0x162>
 800039a:	2b20      	cmp	r3, #32
 800039c:	dc48      	bgt.n	8000430 <get_pin_position+0x11c>
 800039e:	2b00      	cmp	r3, #0
 80003a0:	dd69      	ble.n	8000476 <get_pin_position+0x162>
 80003a2:	3b01      	subs	r3, #1
 80003a4:	2b1f      	cmp	r3, #31
 80003a6:	d866      	bhi.n	8000476 <get_pin_position+0x162>
 80003a8:	a201      	add	r2, pc, #4	; (adr r2, 80003b0 <get_pin_position+0x9c>)
 80003aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80003ae:	bf00      	nop
 80003b0:	08000437 	.word	0x08000437
 80003b4:	0800043b 	.word	0x0800043b
 80003b8:	08000477 	.word	0x08000477
 80003bc:	0800043f 	.word	0x0800043f
 80003c0:	08000477 	.word	0x08000477
 80003c4:	08000477 	.word	0x08000477
 80003c8:	08000477 	.word	0x08000477
 80003cc:	08000443 	.word	0x08000443
 80003d0:	08000477 	.word	0x08000477
 80003d4:	08000477 	.word	0x08000477
 80003d8:	08000477 	.word	0x08000477
 80003dc:	08000477 	.word	0x08000477
 80003e0:	08000477 	.word	0x08000477
 80003e4:	08000477 	.word	0x08000477
 80003e8:	08000477 	.word	0x08000477
 80003ec:	08000447 	.word	0x08000447
 80003f0:	08000477 	.word	0x08000477
 80003f4:	08000477 	.word	0x08000477
 80003f8:	08000477 	.word	0x08000477
 80003fc:	08000477 	.word	0x08000477
 8000400:	08000477 	.word	0x08000477
 8000404:	08000477 	.word	0x08000477
 8000408:	08000477 	.word	0x08000477
 800040c:	08000477 	.word	0x08000477
 8000410:	08000477 	.word	0x08000477
 8000414:	08000477 	.word	0x08000477
 8000418:	08000477 	.word	0x08000477
 800041c:	08000477 	.word	0x08000477
 8000420:	08000477 	.word	0x08000477
 8000424:	08000477 	.word	0x08000477
 8000428:	08000477 	.word	0x08000477
 800042c:	0800044b 	.word	0x0800044b
 8000430:	2b40      	cmp	r3, #64	; 0x40
 8000432:	d00c      	beq.n	800044e <get_pin_position+0x13a>
 8000434:	e01f      	b.n	8000476 <get_pin_position+0x162>
	case GPIO_PIN0:
			return 0;
 8000436:	2300      	movs	r3, #0
 8000438:	e01e      	b.n	8000478 <get_pin_position+0x164>
			break;
		case GPIO_PIN1:
			return 4;
 800043a:	2304      	movs	r3, #4
 800043c:	e01c      	b.n	8000478 <get_pin_position+0x164>
			break;
		case GPIO_PIN2:
			return 8;
 800043e:	2308      	movs	r3, #8
 8000440:	e01a      	b.n	8000478 <get_pin_position+0x164>
			break;
		case GPIO_PIN3:
			return 12;
 8000442:	230c      	movs	r3, #12
 8000444:	e018      	b.n	8000478 <get_pin_position+0x164>
			break;
		case GPIO_PIN4:
			return 16;
 8000446:	2310      	movs	r3, #16
 8000448:	e016      	b.n	8000478 <get_pin_position+0x164>
			break;
		case GPIO_PIN5:
			return 20;
 800044a:	2314      	movs	r3, #20
 800044c:	e014      	b.n	8000478 <get_pin_position+0x164>
			break;
		case GPIO_PIN6:
			return 24;
 800044e:	2318      	movs	r3, #24
 8000450:	e012      	b.n	8000478 <get_pin_position+0x164>
			break;
		case GPIO_PIN7:
			return 28;
 8000452:	231c      	movs	r3, #28
 8000454:	e010      	b.n	8000478 <get_pin_position+0x164>
			break;
		case GPIO_PIN8:
			return 0;
 8000456:	2300      	movs	r3, #0
 8000458:	e00e      	b.n	8000478 <get_pin_position+0x164>
			break;
		case GPIO_PIN9:
			return 4;
 800045a:	2304      	movs	r3, #4
 800045c:	e00c      	b.n	8000478 <get_pin_position+0x164>
			break;
		case GPIO_PIN10:
			return 8;
 800045e:	2308      	movs	r3, #8
 8000460:	e00a      	b.n	8000478 <get_pin_position+0x164>
			break;
		case GPIO_PIN11:
			return 12;
 8000462:	230c      	movs	r3, #12
 8000464:	e008      	b.n	8000478 <get_pin_position+0x164>
			break;
		case GPIO_PIN12:
			return 16;
 8000466:	2310      	movs	r3, #16
 8000468:	e006      	b.n	8000478 <get_pin_position+0x164>
			break;
		case GPIO_PIN13:
			return 20;
 800046a:	2314      	movs	r3, #20
 800046c:	e004      	b.n	8000478 <get_pin_position+0x164>
			break;
		case GPIO_PIN14:
			return 24;
 800046e:	2318      	movs	r3, #24
 8000470:	e002      	b.n	8000478 <get_pin_position+0x164>
			break;
		case GPIO_PIN15:
			return 28;
 8000472:	231c      	movs	r3, #28
 8000474:	e000      	b.n	8000478 <get_pin_position+0x164>
			break;
		}


	return -1;
 8000476:	23ff      	movs	r3, #255	; 0xff

}
 8000478:	4618      	mov	r0, r3
 800047a:	370c      	adds	r7, #12
 800047c:	46bd      	mov	sp, r7
 800047e:	bc80      	pop	{r7}
 8000480:	4770      	bx	lr
 8000482:	bf00      	nop

08000484 <MCAL_GPIO_INIT>:


void MCAL_GPIO_INIT(GPIOx_typedef *GPIOx, GPIO_CONFIGURATION *pin_config){
 8000484:	b590      	push	{r4, r7, lr}
 8000486:	b085      	sub	sp, #20
 8000488:	af00      	add	r7, sp, #0
 800048a:	6078      	str	r0, [r7, #4]
 800048c:	6039      	str	r1, [r7, #0]

	volatile uint32_t *configregister = NULL;
 800048e:	2300      	movs	r3, #0
 8000490:	60bb      	str	r3, [r7, #8]
     uint16_t val;
	//check if the pin lies in CRL range or CRH range -> CRL[0-7] CRH[8-15]

	configregister =((pin_config->GPIO_PIN_NUMBER) < GPIO_PIN8 ) ? &GPIOx->CRL : &GPIOx->CRH;
 8000492:	683b      	ldr	r3, [r7, #0]
 8000494:	881b      	ldrh	r3, [r3, #0]
 8000496:	b29b      	uxth	r3, r3
 8000498:	2bff      	cmp	r3, #255	; 0xff
 800049a:	d801      	bhi.n	80004a0 <MCAL_GPIO_INIT+0x1c>
 800049c:	687b      	ldr	r3, [r7, #4]
 800049e:	e001      	b.n	80004a4 <MCAL_GPIO_INIT+0x20>
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	3304      	adds	r3, #4
 80004a4:	60bb      	str	r3, [r7, #8]

	//Clear  CNFy[1:0] MODEy[1:0] 4BITS OF THE PIN
	*configregister &= ~( 0xF<< get_pin_position(pin_config->GPIO_PIN_NUMBER) );
 80004a6:	683b      	ldr	r3, [r7, #0]
 80004a8:	881b      	ldrh	r3, [r3, #0]
 80004aa:	b29b      	uxth	r3, r3
 80004ac:	4618      	mov	r0, r3
 80004ae:	f7ff ff31 	bl	8000314 <get_pin_position>
 80004b2:	4603      	mov	r3, r0
 80004b4:	461a      	mov	r2, r3
 80004b6:	230f      	movs	r3, #15
 80004b8:	4093      	lsls	r3, r2
 80004ba:	43da      	mvns	r2, r3
 80004bc:	68bb      	ldr	r3, [r7, #8]
 80004be:	681b      	ldr	r3, [r3, #0]
 80004c0:	401a      	ands	r2, r3
 80004c2:	68bb      	ldr	r3, [r7, #8]
 80004c4:	601a      	str	r2, [r3, #0]

	//if the pin is in output mode
	if(pin_config->GPIO_PIN_MODE==GPIO_PUSHPULL_OUTPUT || pin_config->GPIO_PIN_MODE==GPIO_OPENDRAIN_OUTPUT || pin_config->GPIO_PIN_MODE==GPIO_AFIO_PP_OUTPUT  || pin_config->GPIO_PIN_MODE==GPIO_AFIO_OP_OUTPUT )
 80004c6:	683b      	ldr	r3, [r7, #0]
 80004c8:	885b      	ldrh	r3, [r3, #2]
 80004ca:	b29b      	uxth	r3, r3
 80004cc:	2b04      	cmp	r3, #4
 80004ce:	d00e      	beq.n	80004ee <MCAL_GPIO_INIT+0x6a>
 80004d0:	683b      	ldr	r3, [r7, #0]
 80004d2:	885b      	ldrh	r3, [r3, #2]
 80004d4:	b29b      	uxth	r3, r3
 80004d6:	2b05      	cmp	r3, #5
 80004d8:	d009      	beq.n	80004ee <MCAL_GPIO_INIT+0x6a>
 80004da:	683b      	ldr	r3, [r7, #0]
 80004dc:	885b      	ldrh	r3, [r3, #2]
 80004de:	b29b      	uxth	r3, r3
 80004e0:	2b06      	cmp	r3, #6
 80004e2:	d004      	beq.n	80004ee <MCAL_GPIO_INIT+0x6a>
 80004e4:	683b      	ldr	r3, [r7, #0]
 80004e6:	885b      	ldrh	r3, [r3, #2]
 80004e8:	b29b      	uxth	r3, r3
 80004ea:	2b07      	cmp	r3, #7
 80004ec:	d110      	bne.n	8000510 <MCAL_GPIO_INIT+0x8c>
	{
		//set the values for CNF bits and MODEy
		val =(((pin_config->GPIO_PIN_MODE - 4) << 2 | pin_config->GPIO_OUTPUT_SPEED  )) & 0x0f;
 80004ee:	683b      	ldr	r3, [r7, #0]
 80004f0:	885b      	ldrh	r3, [r3, #2]
 80004f2:	b29b      	uxth	r3, r3
 80004f4:	3b04      	subs	r3, #4
 80004f6:	009b      	lsls	r3, r3, #2
 80004f8:	b21a      	sxth	r2, r3
 80004fa:	683b      	ldr	r3, [r7, #0]
 80004fc:	889b      	ldrh	r3, [r3, #4]
 80004fe:	b29b      	uxth	r3, r3
 8000500:	b21b      	sxth	r3, r3
 8000502:	4313      	orrs	r3, r2
 8000504:	b21b      	sxth	r3, r3
 8000506:	b29b      	uxth	r3, r3
 8000508:	f003 030f 	and.w	r3, r3, #15
 800050c:	81fb      	strh	r3, [r7, #14]
 800050e:	e031      	b.n	8000574 <MCAL_GPIO_INIT+0xf0>
	}

	//in case if the pin is input
	else
	{
		if(pin_config->GPIO_PIN_MODE == GPIO_FLOATING_INPUT || pin_config->GPIO_PIN_MODE == GPIO_ANALOG)
 8000510:	683b      	ldr	r3, [r7, #0]
 8000512:	885b      	ldrh	r3, [r3, #2]
 8000514:	b29b      	uxth	r3, r3
 8000516:	2b01      	cmp	r3, #1
 8000518:	d004      	beq.n	8000524 <MCAL_GPIO_INIT+0xa0>
 800051a:	683b      	ldr	r3, [r7, #0]
 800051c:	885b      	ldrh	r3, [r3, #2]
 800051e:	b29b      	uxth	r3, r3
 8000520:	2b00      	cmp	r3, #0
 8000522:	d108      	bne.n	8000536 <MCAL_GPIO_INIT+0xb2>
		{

			val =((pin_config->GPIO_PIN_MODE )<< 2 | (0x0)  ) & 0x0f;
 8000524:	683b      	ldr	r3, [r7, #0]
 8000526:	885b      	ldrh	r3, [r3, #2]
 8000528:	b29b      	uxth	r3, r3
 800052a:	009b      	lsls	r3, r3, #2
 800052c:	b29b      	uxth	r3, r3
 800052e:	f003 030f 	and.w	r3, r3, #15
 8000532:	81fb      	strh	r3, [r7, #14]
 8000534:	e01e      	b.n	8000574 <MCAL_GPIO_INIT+0xf0>

		}

		else
		{
				val =((pin_config->GPIO_PIN_MODE)<<2) &0x0f;
 8000536:	683b      	ldr	r3, [r7, #0]
 8000538:	885b      	ldrh	r3, [r3, #2]
 800053a:	b29b      	uxth	r3, r3
 800053c:	009b      	lsls	r3, r3, #2
 800053e:	b29b      	uxth	r3, r3
 8000540:	f003 030f 	and.w	r3, r3, #15
 8000544:	81fb      	strh	r3, [r7, #14]
			if(pin_config->GPIO_PIN_MODE == GPIO_PULLUP_INPUT)
 8000546:	683b      	ldr	r3, [r7, #0]
 8000548:	885b      	ldrh	r3, [r3, #2]
 800054a:	b29b      	uxth	r3, r3
 800054c:	2b02      	cmp	r3, #2
 800054e:	d108      	bne.n	8000562 <MCAL_GPIO_INIT+0xde>
			{
				GPIOx->ODR |= (pin_config->GPIO_PIN_NUMBER);
 8000550:	683b      	ldr	r3, [r7, #0]
 8000552:	881b      	ldrh	r3, [r3, #0]
 8000554:	b29a      	uxth	r2, r3
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	68db      	ldr	r3, [r3, #12]
 800055a:	431a      	orrs	r2, r3
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	60da      	str	r2, [r3, #12]
 8000560:	e008      	b.n	8000574 <MCAL_GPIO_INIT+0xf0>

			}
			else
			{
				GPIOx->ODR &= ~(pin_config->GPIO_PIN_NUMBER);
 8000562:	683b      	ldr	r3, [r7, #0]
 8000564:	881b      	ldrh	r3, [r3, #0]
 8000566:	b29b      	uxth	r3, r3
 8000568:	43da      	mvns	r2, r3
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	68db      	ldr	r3, [r3, #12]
 800056e:	401a      	ands	r2, r3
 8000570:	687b      	ldr	r3, [r7, #4]
 8000572:	60da      	str	r2, [r3, #12]
		}

	}


	*configregister |=(val << (get_pin_position(pin_config->GPIO_PIN_NUMBER)));
 8000574:	89fc      	ldrh	r4, [r7, #14]
 8000576:	683b      	ldr	r3, [r7, #0]
 8000578:	881b      	ldrh	r3, [r3, #0]
 800057a:	b29b      	uxth	r3, r3
 800057c:	4618      	mov	r0, r3
 800057e:	f7ff fec9 	bl	8000314 <get_pin_position>
 8000582:	4603      	mov	r3, r0
 8000584:	fa04 f203 	lsl.w	r2, r4, r3
 8000588:	68bb      	ldr	r3, [r7, #8]
 800058a:	681b      	ldr	r3, [r3, #0]
 800058c:	431a      	orrs	r2, r3
 800058e:	68bb      	ldr	r3, [r7, #8]
 8000590:	601a      	str	r2, [r3, #0]

}
 8000592:	bf00      	nop
 8000594:	3714      	adds	r7, #20
 8000596:	46bd      	mov	sp, r7
 8000598:	bd90      	pop	{r4, r7, pc}
	...

0800059c <MCAL_uart_init>:
 * ===============================================
 */


void MCAL_uart_init(UART_typedef * UARTx, UART_config * config)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b084      	sub	sp, #16
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]
 80005a4:	6039      	str	r1, [r7, #0]

	Global_UART_Config =config;
 80005a6:	4a5b      	ldr	r2, [pc, #364]	; (8000714 <MCAL_uart_init+0x178>)
 80005a8:	683b      	ldr	r3, [r7, #0]
 80005aa:	6013      	str	r3, [r2, #0]
	uint32_t fclk ,BRR;

	if (UARTx == UART1) {
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	4a5a      	ldr	r2, [pc, #360]	; (8000718 <MCAL_uart_init+0x17c>)
 80005b0:	4293      	cmp	r3, r2
 80005b2:	d109      	bne.n	80005c8 <MCAL_uart_init+0x2c>
		RCC_USART1_CLK_EN;
 80005b4:	4b59      	ldr	r3, [pc, #356]	; (800071c <MCAL_uart_init+0x180>)
 80005b6:	699b      	ldr	r3, [r3, #24]
 80005b8:	4a58      	ldr	r2, [pc, #352]	; (800071c <MCAL_uart_init+0x180>)
 80005ba:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80005be:	6193      	str	r3, [r2, #24]
		Global_UARTx_Cnfg[0] =config;
 80005c0:	4a57      	ldr	r2, [pc, #348]	; (8000720 <MCAL_uart_init+0x184>)
 80005c2:	683b      	ldr	r3, [r7, #0]
 80005c4:	6013      	str	r3, [r2, #0]
 80005c6:	e01a      	b.n	80005fe <MCAL_uart_init+0x62>

	} else if (UARTx == UART2) {
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	4a56      	ldr	r2, [pc, #344]	; (8000724 <MCAL_uart_init+0x188>)
 80005cc:	4293      	cmp	r3, r2
 80005ce:	d109      	bne.n	80005e4 <MCAL_uart_init+0x48>
		RCC_USART2_CLK_EN;
 80005d0:	4b52      	ldr	r3, [pc, #328]	; (800071c <MCAL_uart_init+0x180>)
 80005d2:	69db      	ldr	r3, [r3, #28]
 80005d4:	4a51      	ldr	r2, [pc, #324]	; (800071c <MCAL_uart_init+0x180>)
 80005d6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005da:	61d3      	str	r3, [r2, #28]
		Global_UARTx_Cnfg[1] =config;
 80005dc:	4a50      	ldr	r2, [pc, #320]	; (8000720 <MCAL_uart_init+0x184>)
 80005de:	683b      	ldr	r3, [r7, #0]
 80005e0:	6053      	str	r3, [r2, #4]
 80005e2:	e00c      	b.n	80005fe <MCAL_uart_init+0x62>

	}

	else if (UARTx == UART3) {
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	4a50      	ldr	r2, [pc, #320]	; (8000728 <MCAL_uart_init+0x18c>)
 80005e8:	4293      	cmp	r3, r2
 80005ea:	d108      	bne.n	80005fe <MCAL_uart_init+0x62>

		RCC_USART3_CLK_EN;
 80005ec:	4b4b      	ldr	r3, [pc, #300]	; (800071c <MCAL_uart_init+0x180>)
 80005ee:	69db      	ldr	r3, [r3, #28]
 80005f0:	4a4a      	ldr	r2, [pc, #296]	; (800071c <MCAL_uart_init+0x180>)
 80005f2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80005f6:	61d3      	str	r3, [r2, #28]
		Global_UARTx_Cnfg[2] =config;
 80005f8:	4a49      	ldr	r2, [pc, #292]	; (8000720 <MCAL_uart_init+0x184>)
 80005fa:	683b      	ldr	r3, [r7, #0]
 80005fc:	6093      	str	r3, [r2, #8]

	}

//	 Enable the USART by writing the UE bit in USART_CR1 register to 1.
	UARTx->CR1 |= (1 << 13);
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	68db      	ldr	r3, [r3, #12]
 8000602:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	60da      	str	r2, [r3, #12]


//configure uart mode TX or RX
	UARTx->CR1 |=config->uart_mode;
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	68db      	ldr	r3, [r3, #12]
 800060e:	683a      	ldr	r2, [r7, #0]
 8000610:	7812      	ldrb	r2, [r2, #0]
 8000612:	431a      	orrs	r2, r3
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	60da      	str	r2, [r3, #12]

//Program the M bit in USART_CR1 to define the word length.
	UARTx->CR1 |= config->uart_payload_length;
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	68db      	ldr	r3, [r3, #12]
 800061c:	683a      	ldr	r2, [r7, #0]
 800061e:	7a52      	ldrb	r2, [r2, #9]
 8000620:	431a      	orrs	r2, r3
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	60da      	str	r2, [r3, #12]

//CONFIGURE parity
	UARTx->CR1 |=config->uart_parity;
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	68db      	ldr	r3, [r3, #12]
 800062a:	683a      	ldr	r2, [r7, #0]
 800062c:	7a12      	ldrb	r2, [r2, #8]
 800062e:	431a      	orrs	r2, r3
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	60da      	str	r2, [r3, #12]

//Program the number of stop bits in USART_CR2.
	UARTx->CR2 |=config->uart_stopbits;   //try in 1
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	691b      	ldr	r3, [r3, #16]
 8000638:	683a      	ldr	r2, [r7, #0]
 800063a:	7a92      	ldrb	r2, [r2, #10]
 800063c:	431a      	orrs	r2, r3
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	611a      	str	r2, [r3, #16]


//configure flow control
	UARTx->CR3 |=config->flow_ctrl; //try in 1
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	695b      	ldr	r3, [r3, #20]
 8000646:	683a      	ldr	r2, [r7, #0]
 8000648:	7b12      	ldrb	r2, [r2, #12]
 800064a:	431a      	orrs	r2, r3
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	615a      	str	r2, [r3, #20]


//Select the desired baud rate using the USART_BRR register

    if(UARTx == UART1)
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	4a31      	ldr	r2, [pc, #196]	; (8000718 <MCAL_uart_init+0x17c>)
 8000654:	4293      	cmp	r3, r2
 8000656:	d103      	bne.n	8000660 <MCAL_uart_init+0xc4>

    {
    	fclk = MCAL_RCC_GetPCLK2Freq();
 8000658:	f7ff fe48 	bl	80002ec <MCAL_RCC_GetPCLK2Freq>
 800065c:	60f8      	str	r0, [r7, #12]
 800065e:	e002      	b.n	8000666 <MCAL_uart_init+0xca>
    }
    else
    {
    	fclk=MCAL_RCC_GetPCLK1Freq();
 8000660:	f7ff fe30 	bl	80002c4 <MCAL_RCC_GetPCLK1Freq>
 8000664:	60f8      	str	r0, [r7, #12]
    }

   BRR = UART_BRR_Register(fclk,config->uart_baudrate);
 8000666:	683b      	ldr	r3, [r7, #0]
 8000668:	685b      	ldr	r3, [r3, #4]
 800066a:	011b      	lsls	r3, r3, #4
 800066c:	68fa      	ldr	r2, [r7, #12]
 800066e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000672:	0119      	lsls	r1, r3, #4
 8000674:	68fa      	ldr	r2, [r7, #12]
 8000676:	4613      	mov	r3, r2
 8000678:	009b      	lsls	r3, r3, #2
 800067a:	4413      	add	r3, r2
 800067c:	009a      	lsls	r2, r3, #2
 800067e:	441a      	add	r2, r3
 8000680:	683b      	ldr	r3, [r7, #0]
 8000682:	685b      	ldr	r3, [r3, #4]
 8000684:	009b      	lsls	r3, r3, #2
 8000686:	fbb2 f2f3 	udiv	r2, r2, r3
 800068a:	683b      	ldr	r3, [r7, #0]
 800068c:	685b      	ldr	r3, [r3, #4]
 800068e:	011b      	lsls	r3, r3, #4
 8000690:	68f8      	ldr	r0, [r7, #12]
 8000692:	fbb0 f3f3 	udiv	r3, r0, r3
 8000696:	2064      	movs	r0, #100	; 0x64
 8000698:	fb00 f303 	mul.w	r3, r0, r3
 800069c:	1ad3      	subs	r3, r2, r3
 800069e:	011b      	lsls	r3, r3, #4
 80006a0:	4a22      	ldr	r2, [pc, #136]	; (800072c <MCAL_uart_init+0x190>)
 80006a2:	fba2 2303 	umull	r2, r3, r2, r3
 80006a6:	095b      	lsrs	r3, r3, #5
 80006a8:	f003 030f 	and.w	r3, r3, #15
 80006ac:	430b      	orrs	r3, r1
 80006ae:	60bb      	str	r3, [r7, #8]
   UARTx->BRR =BRR;
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	68ba      	ldr	r2, [r7, #8]
 80006b4:	609a      	str	r2, [r3, #8]
//configure irq

	if (config->uart_IRQ_enable != uart_irq_NONE) {
 80006b6:	683b      	ldr	r3, [r7, #0]
 80006b8:	7adb      	ldrb	r3, [r3, #11]
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	d026      	beq.n	800070c <MCAL_uart_init+0x170>
		UARTx->CR1 |= config->uart_IRQ_enable;
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	68db      	ldr	r3, [r3, #12]
 80006c2:	683a      	ldr	r2, [r7, #0]
 80006c4:	7ad2      	ldrb	r2, [r2, #11]
 80006c6:	431a      	orrs	r2, r3
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	60da      	str	r2, [r3, #12]

		//NVIC enable
		if (UARTx == UART1) {
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	4a12      	ldr	r2, [pc, #72]	; (8000718 <MCAL_uart_init+0x17c>)
 80006d0:	4293      	cmp	r3, r2
 80006d2:	d106      	bne.n	80006e2 <MCAL_uart_init+0x146>
			NVIC_USART1_IRQ_ENABLE;
 80006d4:	4b16      	ldr	r3, [pc, #88]	; (8000730 <MCAL_uart_init+0x194>)
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	4a15      	ldr	r2, [pc, #84]	; (8000730 <MCAL_uart_init+0x194>)
 80006da:	f043 0320 	orr.w	r3, r3, #32
 80006de:	6013      	str	r3, [r2, #0]
		} else if (UARTx == UART3) {
			NVIC_USART3_IRQ_ENABLE;
		}
	}

}
 80006e0:	e014      	b.n	800070c <MCAL_uart_init+0x170>
		} else if (UARTx == UART2) {
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	4a0f      	ldr	r2, [pc, #60]	; (8000724 <MCAL_uart_init+0x188>)
 80006e6:	4293      	cmp	r3, r2
 80006e8:	d106      	bne.n	80006f8 <MCAL_uart_init+0x15c>
			NVIC_USART2_IRQ_ENABLE;
 80006ea:	4b11      	ldr	r3, [pc, #68]	; (8000730 <MCAL_uart_init+0x194>)
 80006ec:	681b      	ldr	r3, [r3, #0]
 80006ee:	4a10      	ldr	r2, [pc, #64]	; (8000730 <MCAL_uart_init+0x194>)
 80006f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80006f4:	6013      	str	r3, [r2, #0]
}
 80006f6:	e009      	b.n	800070c <MCAL_uart_init+0x170>
		} else if (UARTx == UART3) {
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	4a0b      	ldr	r2, [pc, #44]	; (8000728 <MCAL_uart_init+0x18c>)
 80006fc:	4293      	cmp	r3, r2
 80006fe:	d105      	bne.n	800070c <MCAL_uart_init+0x170>
			NVIC_USART3_IRQ_ENABLE;
 8000700:	4b0b      	ldr	r3, [pc, #44]	; (8000730 <MCAL_uart_init+0x194>)
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	4a0a      	ldr	r2, [pc, #40]	; (8000730 <MCAL_uart_init+0x194>)
 8000706:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800070a:	6013      	str	r3, [r2, #0]
}
 800070c:	bf00      	nop
 800070e:	3710      	adds	r7, #16
 8000710:	46bd      	mov	sp, r7
 8000712:	bd80      	pop	{r7, pc}
 8000714:	20000020 	.word	0x20000020
 8000718:	40013800 	.word	0x40013800
 800071c:	40021000 	.word	0x40021000
 8000720:	20000024 	.word	0x20000024
 8000724:	40004400 	.word	0x40004400
 8000728:	40004800 	.word	0x40004800
 800072c:	51eb851f 	.word	0x51eb851f
 8000730:	e000e104 	.word	0xe000e104

08000734 <MCAL_GPIO_uart_init>:

	}

}
void MCAL_GPIO_uart_init(UART_typedef * UARTx)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b084      	sub	sp, #16
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
	GPIO_CONFIGURATION gpio_config;


	if(UARTx == UART1)
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	4a2b      	ldr	r2, [pc, #172]	; (80007ec <MCAL_GPIO_uart_init+0xb8>)
 8000740:	4293      	cmp	r3, r2
 8000742:	d118      	bne.n	8000776 <MCAL_GPIO_uart_init+0x42>
	{
	//uart1   pa9 tx , pa10 rx, pa11 cts, pa12 rts

	//tx
	gpio_config.GPIO_PIN_NUMBER = GPIO_PIN9 ;
 8000744:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000748:	813b      	strh	r3, [r7, #8]
	gpio_config.GPIO_PIN_MODE = GPIO_AFIO_PP_OUTPUT;
 800074a:	2306      	movs	r3, #6
 800074c:	817b      	strh	r3, [r7, #10]
	gpio_config.GPIO_OUTPUT_SPEED = GPIO_OUTPUT_10MHz;
 800074e:	2301      	movs	r3, #1
 8000750:	81bb      	strh	r3, [r7, #12]
	MCAL_GPIO_INIT(GPIOA, &gpio_config);
 8000752:	f107 0308 	add.w	r3, r7, #8
 8000756:	4619      	mov	r1, r3
 8000758:	4825      	ldr	r0, [pc, #148]	; (80007f0 <MCAL_GPIO_uart_init+0xbc>)
 800075a:	f7ff fe93 	bl	8000484 <MCAL_GPIO_INIT>


	//rx
	gpio_config.GPIO_PIN_NUMBER = GPIO_PIN10 ;
 800075e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000762:	813b      	strh	r3, [r7, #8]
	gpio_config.GPIO_PIN_MODE = GPIO_FLOATING_INPUT;
 8000764:	2301      	movs	r3, #1
 8000766:	817b      	strh	r3, [r7, #10]
	MCAL_GPIO_INIT(GPIOA, &gpio_config);
 8000768:	f107 0308 	add.w	r3, r7, #8
 800076c:	4619      	mov	r1, r3
 800076e:	4820      	ldr	r0, [pc, #128]	; (80007f0 <MCAL_GPIO_uart_init+0xbc>)
 8000770:	f7ff fe88 	bl	8000484 <MCAL_GPIO_INIT>


	}


}
 8000774:	e036      	b.n	80007e4 <MCAL_GPIO_uart_init+0xb0>
	else if (UARTx == UART2) {
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	4a1e      	ldr	r2, [pc, #120]	; (80007f4 <MCAL_GPIO_uart_init+0xc0>)
 800077a:	4293      	cmp	r3, r2
 800077c:	d116      	bne.n	80007ac <MCAL_GPIO_uart_init+0x78>
		gpio_config.GPIO_PIN_NUMBER = GPIO_PIN2;
 800077e:	2304      	movs	r3, #4
 8000780:	813b      	strh	r3, [r7, #8]
		gpio_config.GPIO_PIN_MODE = GPIO_AFIO_PP_OUTPUT;
 8000782:	2306      	movs	r3, #6
 8000784:	817b      	strh	r3, [r7, #10]
		gpio_config.GPIO_OUTPUT_SPEED = GPIO_OUTPUT_10MHz;
 8000786:	2301      	movs	r3, #1
 8000788:	81bb      	strh	r3, [r7, #12]
		MCAL_GPIO_INIT(GPIOA, &gpio_config);
 800078a:	f107 0308 	add.w	r3, r7, #8
 800078e:	4619      	mov	r1, r3
 8000790:	4817      	ldr	r0, [pc, #92]	; (80007f0 <MCAL_GPIO_uart_init+0xbc>)
 8000792:	f7ff fe77 	bl	8000484 <MCAL_GPIO_INIT>
		gpio_config.GPIO_PIN_NUMBER = GPIO_PIN3;
 8000796:	2308      	movs	r3, #8
 8000798:	813b      	strh	r3, [r7, #8]
		gpio_config.GPIO_PIN_MODE = GPIO_FLOATING_INPUT;
 800079a:	2301      	movs	r3, #1
 800079c:	817b      	strh	r3, [r7, #10]
		MCAL_GPIO_INIT(GPIOA, &gpio_config);
 800079e:	f107 0308 	add.w	r3, r7, #8
 80007a2:	4619      	mov	r1, r3
 80007a4:	4812      	ldr	r0, [pc, #72]	; (80007f0 <MCAL_GPIO_uart_init+0xbc>)
 80007a6:	f7ff fe6d 	bl	8000484 <MCAL_GPIO_INIT>
}
 80007aa:	e01b      	b.n	80007e4 <MCAL_GPIO_uart_init+0xb0>
	else if (UARTx == UART3) {
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	4a12      	ldr	r2, [pc, #72]	; (80007f8 <MCAL_GPIO_uart_init+0xc4>)
 80007b0:	4293      	cmp	r3, r2
 80007b2:	d117      	bne.n	80007e4 <MCAL_GPIO_uart_init+0xb0>
		gpio_config.GPIO_PIN_NUMBER = GPIO_PIN10;
 80007b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80007b8:	813b      	strh	r3, [r7, #8]
		gpio_config.GPIO_PIN_MODE = GPIO_AFIO_PP_OUTPUT;
 80007ba:	2306      	movs	r3, #6
 80007bc:	817b      	strh	r3, [r7, #10]
		gpio_config.GPIO_OUTPUT_SPEED = GPIO_OUTPUT_10MHz;
 80007be:	2301      	movs	r3, #1
 80007c0:	81bb      	strh	r3, [r7, #12]
		MCAL_GPIO_INIT(GPIOB, &gpio_config);
 80007c2:	f107 0308 	add.w	r3, r7, #8
 80007c6:	4619      	mov	r1, r3
 80007c8:	480c      	ldr	r0, [pc, #48]	; (80007fc <MCAL_GPIO_uart_init+0xc8>)
 80007ca:	f7ff fe5b 	bl	8000484 <MCAL_GPIO_INIT>
		gpio_config.GPIO_PIN_NUMBER = GPIO_PIN11;
 80007ce:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80007d2:	813b      	strh	r3, [r7, #8]
		gpio_config.GPIO_PIN_MODE = GPIO_FLOATING_INPUT;
 80007d4:	2301      	movs	r3, #1
 80007d6:	817b      	strh	r3, [r7, #10]
		MCAL_GPIO_INIT(GPIOB, &gpio_config);
 80007d8:	f107 0308 	add.w	r3, r7, #8
 80007dc:	4619      	mov	r1, r3
 80007de:	4807      	ldr	r0, [pc, #28]	; (80007fc <MCAL_GPIO_uart_init+0xc8>)
 80007e0:	f7ff fe50 	bl	8000484 <MCAL_GPIO_INIT>
}
 80007e4:	bf00      	nop
 80007e6:	3710      	adds	r7, #16
 80007e8:	46bd      	mov	sp, r7
 80007ea:	bd80      	pop	{r7, pc}
 80007ec:	40013800 	.word	0x40013800
 80007f0:	40010800 	.word	0x40010800
 80007f4:	40004400 	.word	0x40004400
 80007f8:	40004800 	.word	0x40004800
 80007fc:	40010c00 	.word	0x40010c00

08000800 <MCAL_uart_send>:
void MCAL_uart_send(UART_typedef * UARTx,uint16_t *TX_buffer ,  Polling_mechanism polling)
{
 8000800:	b480      	push	{r7}
 8000802:	b085      	sub	sp, #20
 8000804:	af00      	add	r7, sp, #0
 8000806:	60f8      	str	r0, [r7, #12]
 8000808:	60b9      	str	r1, [r7, #8]
 800080a:	4613      	mov	r3, r2
 800080c:	71fb      	strb	r3, [r7, #7]


	if(polling == polling_enable)
 800080e:	79fb      	ldrb	r3, [r7, #7]
 8000810:	2b00      	cmp	r3, #0
 8000812:	d106      	bne.n	8000822 <MCAL_uart_send+0x22>

		while(!((UARTx->SR >>7)&1));
 8000814:	bf00      	nop
 8000816:	68fb      	ldr	r3, [r7, #12]
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800081e:	2b00      	cmp	r3, #0
 8000820:	d0f9      	beq.n	8000816 <MCAL_uart_send+0x16>
	{
		//9it
		UARTx->DR = (*TX_buffer & (uint16_t)0x01ff);

	}
	else if(Global_UART_Config->uart_payload_length == uart_payload_8bit)
 8000822:	4b07      	ldr	r3, [pc, #28]	; (8000840 <MCAL_uart_send+0x40>)
 8000824:	681b      	ldr	r3, [r3, #0]
 8000826:	7a5b      	ldrb	r3, [r3, #9]
 8000828:	2b00      	cmp	r3, #0
 800082a:	d104      	bne.n	8000836 <MCAL_uart_send+0x36>

	{  //8bit
		UARTx->DR = (*TX_buffer & (uint8_t)0xff);
 800082c:	68bb      	ldr	r3, [r7, #8]
 800082e:	881b      	ldrh	r3, [r3, #0]
 8000830:	b2da      	uxtb	r2, r3
 8000832:	68fb      	ldr	r3, [r7, #12]
 8000834:	605a      	str	r2, [r3, #4]


	}


}
 8000836:	bf00      	nop
 8000838:	3714      	adds	r7, #20
 800083a:	46bd      	mov	sp, r7
 800083c:	bc80      	pop	{r7}
 800083e:	4770      	bx	lr
 8000840:	20000020 	.word	0x20000020

08000844 <MCAL_uart_recieve>:
void MCAL_uart_recieve(UART_typedef * UARTx,uint16_t *RX_buffer, Polling_mechanism polling)
{
 8000844:	b480      	push	{r7}
 8000846:	b085      	sub	sp, #20
 8000848:	af00      	add	r7, sp, #0
 800084a:	60f8      	str	r0, [r7, #12]
 800084c:	60b9      	str	r1, [r7, #8]
 800084e:	4613      	mov	r3, r2
 8000850:	71fb      	strb	r3, [r7, #7]


	if(polling == polling_enable)
 8000852:	79fb      	ldrb	r3, [r7, #7]
 8000854:	2b00      	cmp	r3, #0
 8000856:	d106      	bne.n	8000866 <MCAL_uart_recieve+0x22>
		{
			while(!((UARTx->SR >>5)&1));
 8000858:	bf00      	nop
 800085a:	68fb      	ldr	r3, [r7, #12]
 800085c:	681b      	ldr	r3, [r3, #0]
 800085e:	f003 0320 	and.w	r3, r3, #32
 8000862:	2b00      	cmp	r3, #0
 8000864:	d0f9      	beq.n	800085a <MCAL_uart_recieve+0x16>
		*((uint16_t*)RX_buffer) = UARTx->DR & (uint8_t)(0xff);

	}
	}

	else if(Global_UART_Config->uart_payload_length == uart_payload_8bit)
 8000866:	4b0f      	ldr	r3, [pc, #60]	; (80008a4 <MCAL_uart_recieve+0x60>)
 8000868:	681b      	ldr	r3, [r3, #0]
 800086a:	7a5b      	ldrb	r3, [r3, #9]
 800086c:	2b00      	cmp	r3, #0
 800086e:	d114      	bne.n	800089a <MCAL_uart_recieve+0x56>
		{

		if(Global_UART_Config->uart_parity == uart_parity_none)
 8000870:	4b0c      	ldr	r3, [pc, #48]	; (80008a4 <MCAL_uart_recieve+0x60>)
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	7a1b      	ldrb	r3, [r3, #8]
 8000876:	2b00      	cmp	r3, #0
 8000878:	d107      	bne.n	800088a <MCAL_uart_recieve+0x46>

			{
				*((uint16_t*)RX_buffer) = (UARTx->DR & (uint8_t)(0xff));
 800087a:	68fb      	ldr	r3, [r7, #12]
 800087c:	685b      	ldr	r3, [r3, #4]
 800087e:	b29b      	uxth	r3, r3
 8000880:	b2db      	uxtb	r3, r3
 8000882:	b29a      	uxth	r2, r3
 8000884:	68bb      	ldr	r3, [r7, #8]
 8000886:	801a      	strh	r2, [r3, #0]


	}


}
 8000888:	e007      	b.n	800089a <MCAL_uart_recieve+0x56>
			*((uint16_t*)RX_buffer) = (UARTx->DR & (uint8_t)(0x7f));
 800088a:	68fb      	ldr	r3, [r7, #12]
 800088c:	685b      	ldr	r3, [r3, #4]
 800088e:	b29b      	uxth	r3, r3
 8000890:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000894:	b29a      	uxth	r2, r3
 8000896:	68bb      	ldr	r3, [r7, #8]
 8000898:	801a      	strh	r2, [r3, #0]
}
 800089a:	bf00      	nop
 800089c:	3714      	adds	r7, #20
 800089e:	46bd      	mov	sp, r7
 80008a0:	bc80      	pop	{r7}
 80008a2:	4770      	bx	lr
 80008a4:	20000020 	.word	0x20000020

080008a8 <USART1_IRQHandler>:


//ISR

void USART1_IRQHandler(void)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	af00      	add	r7, sp, #0
	/* USART1 global interrupt */
	Global_UART_Config->P_IRQ_callback();
 80008ac:	4b02      	ldr	r3, [pc, #8]	; (80008b8 <USART1_IRQHandler+0x10>)
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	691b      	ldr	r3, [r3, #16]
 80008b2:	4798      	blx	r3
}
 80008b4:	bf00      	nop
 80008b6:	bd80      	pop	{r7, pc}
 80008b8:	20000020 	.word	0x20000020

080008bc <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	af00      	add	r7, sp, #0
	/* USART2 global interrupt */
	Global_UART_Config->P_IRQ_callback ();
 80008c0:	4b02      	ldr	r3, [pc, #8]	; (80008cc <USART2_IRQHandler+0x10>)
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	691b      	ldr	r3, [r3, #16]
 80008c6:	4798      	blx	r3
}
 80008c8:	bf00      	nop
 80008ca:	bd80      	pop	{r7, pc}
 80008cc:	20000020 	.word	0x20000020

080008d0 <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	af00      	add	r7, sp, #0
	/* USART3 global interrupt */
	Global_UART_Config->P_IRQ_callback ();
 80008d4:	4b02      	ldr	r3, [pc, #8]	; (80008e0 <USART3_IRQHandler+0x10>)
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	691b      	ldr	r3, [r3, #16]
 80008da:	4798      	blx	r3
}
 80008dc:	bf00      	nop
 80008de:	bd80      	pop	{r7, pc}
 80008e0:	20000020 	.word	0x20000020

080008e4 <__libc_init_array>:
 80008e4:	b570      	push	{r4, r5, r6, lr}
 80008e6:	2600      	movs	r6, #0
 80008e8:	4d0c      	ldr	r5, [pc, #48]	; (800091c <__libc_init_array+0x38>)
 80008ea:	4c0d      	ldr	r4, [pc, #52]	; (8000920 <__libc_init_array+0x3c>)
 80008ec:	1b64      	subs	r4, r4, r5
 80008ee:	10a4      	asrs	r4, r4, #2
 80008f0:	42a6      	cmp	r6, r4
 80008f2:	d109      	bne.n	8000908 <__libc_init_array+0x24>
 80008f4:	f000 f81a 	bl	800092c <_init>
 80008f8:	2600      	movs	r6, #0
 80008fa:	4d0a      	ldr	r5, [pc, #40]	; (8000924 <__libc_init_array+0x40>)
 80008fc:	4c0a      	ldr	r4, [pc, #40]	; (8000928 <__libc_init_array+0x44>)
 80008fe:	1b64      	subs	r4, r4, r5
 8000900:	10a4      	asrs	r4, r4, #2
 8000902:	42a6      	cmp	r6, r4
 8000904:	d105      	bne.n	8000912 <__libc_init_array+0x2e>
 8000906:	bd70      	pop	{r4, r5, r6, pc}
 8000908:	f855 3b04 	ldr.w	r3, [r5], #4
 800090c:	4798      	blx	r3
 800090e:	3601      	adds	r6, #1
 8000910:	e7ee      	b.n	80008f0 <__libc_init_array+0xc>
 8000912:	f855 3b04 	ldr.w	r3, [r5], #4
 8000916:	4798      	blx	r3
 8000918:	3601      	adds	r6, #1
 800091a:	e7f2      	b.n	8000902 <__libc_init_array+0x1e>
 800091c:	08000970 	.word	0x08000970
 8000920:	08000970 	.word	0x08000970
 8000924:	08000970 	.word	0x08000970
 8000928:	08000974 	.word	0x08000974

0800092c <_init>:
 800092c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800092e:	bf00      	nop
 8000930:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000932:	bc08      	pop	{r3}
 8000934:	469e      	mov	lr, r3
 8000936:	4770      	bx	lr

08000938 <_fini>:
 8000938:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800093a:	bf00      	nop
 800093c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800093e:	bc08      	pop	{r3}
 8000940:	469e      	mov	lr, r3
 8000942:	4770      	bx	lr
