Slack,Requirement,Path Delay,Logic Delay,Net Delay,Clock Skew,Clock Relationship,Logic Levels,Logical Path,Start Point Clock,End Point Clock,Start Point Pin Primitive, End Point Pin Primitive, Start Point Pin, End Point Pin, Net Budget,LUT Budget, Exceeded Net/LUT Budget,High Fanout, DSP Block, BRAM, LOOKAHEAD8, SLR Crossings, IO Crossings, Dont Touch, Mark Debug, PBlocks
-6.366,3.333,9.481,0.874(10%),8.607(90%),-0.185,Safely Timed,7,RP1:FDRE/C-(81)-RP1:LUT5-(5)-RP1:LUT3-(2)-RP1:LUT4-(1)-RP1:CARRY8-RP1:LUT4-(1)-RP1:CARRY8-(1)-RP1:CARRY8-RP1:FDRE/D,clk_kernel_00_unbuffered_net,clk_kernel_00_unbuffered_net,FDRE/C,FDRE/D,level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0/data_V_149_reg_53686_reg[3]/C,level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0/add_ln813_3958_reg_56096_reg[9]/D,0,0,0,81,None,0,0,0,0,0,0,1,
