Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1.1 (win64) Build 6233196 Thu Sep 11 21:27:30 MDT 2025
| Date         : Sun Sep 28 21:48:38 2025
| Host         : DESKTOP-FSFULEL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity          Description                                         Violations  
--------  ----------------  --------------------------------------------------  ----------  
TIMING-2  Critical Warning  Invalid primary clock source pin                    1           
TIMING-4  Critical Warning  Invalid primary clock redefinition on a clock tree  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 2 input ports with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.509        0.000                      0                 3352        0.139        0.000                      0                 3352        1.100        0.000                       0                  1757  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk_ins/inst/clk_in1    {0.000 2.500}        5.000           200.000         
  clk_out100_clk_wiz_0  {0.000 4.762}        9.524           105.000         
  clkfbout_clk_wiz_0    {0.000 12.500}       25.000          40.000          
sys_clk                 {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_ins/inst/clk_in1                                                                                                                                                      1.100        0.000                       0                     1  
  clk_out100_clk_wiz_0        0.509        0.000                      0                 3352        0.139        0.000                      0                 3352        4.262        0.000                       0                  1753  
  clkfbout_clk_wiz_0                                                                                                                                                     23.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                      clk_out100_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out100_clk_wiz_0                        
(none)                                      clk_out100_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_ins/inst/clk_in1
  To Clock:  clk_ins/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ins/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_ins/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  clk_ins/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  clk_ins/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  clk_ins/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  clk_ins/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  clk_ins/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  clk_ins/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out100_clk_wiz_0
  To Clock:  clk_out100_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.509ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.262ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.509ns  (required time - arrival time)
  Source:                 soc_ins/cpu_core/id_ex_instr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            soc_ins/cpu_core/pc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_out100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.524ns  (clk_out100_clk_wiz_0 rise@9.524ns - clk_out100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.901ns  (logic 2.714ns (30.490%)  route 6.187ns (69.510%))
  Logic Levels:           13  (CARRY4=4 LUT3=1 LUT4=2 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.223ns = ( 7.301 - 9.524 ) 
    Source Clock Delay      (SCD):    -1.838ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.065     1.065    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -5.921    -4.856 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.421    -3.436    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        1.517    -1.838    soc_ins/cpu_core/clk_out100
    SLICE_X24Y108        FDCE                                         r  soc_ins/cpu_core/id_ex_instr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y108        FDCE (Prop_fdce_C_Q)         0.379    -1.459 f  soc_ins/cpu_core/id_ex_instr_reg[6]/Q
                         net (fo=10, routed)          0.835    -0.624    soc_ins/cpu_core/id_ex_instr[6]
    SLICE_X15Y110        LUT6 (Prop_lut6_I3_O)        0.105    -0.519 r  soc_ins/cpu_core/ex_mem_result[28]_i_13/O
                         net (fo=187, routed)         0.994     0.475    soc_ins/cpu_core/ex_mem_result[28]_i_13_n_0
    SLICE_X11Y116        LUT4 (Prop_lut4_I2_O)        0.126     0.601 r  soc_ins/cpu_core/ex_mem_result[19]_i_22/O
                         net (fo=1, routed)           0.512     1.114    soc_ins/cpu_core/ex_mem_result[19]_i_22_n_0
    SLICE_X15Y115        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.580     1.694 r  soc_ins/cpu_core/ex_mem_result_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.694    soc_ins/cpu_core/ex_mem_result_reg[19]_i_16_n_0
    SLICE_X15Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.792 r  soc_ins/cpu_core/ex_mem_result_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.792    soc_ins/cpu_core/ex_mem_result_reg[23]_i_16_n_0
    SLICE_X15Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.890 r  soc_ins/cpu_core/ex_mem_result_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.890    soc_ins/cpu_core/ex_mem_result_reg[27]_i_16_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     2.150 r  soc_ins/cpu_core/ex_mem_result_reg[31]_i_33/O[3]
                         net (fo=1, routed)           0.645     2.795    soc_ins/cpu_core/alu/p_3_in
    SLICE_X17Y120        LUT3 (Prop_lut3_I2_O)        0.276     3.071 f  soc_ins/cpu_core/ex_mem_result[31]_i_23/O
                         net (fo=1, routed)           0.381     3.452    soc_ins/cpu_core/ex_mem_result[31]_i_23_n_0
    SLICE_X17Y118        LUT6 (Prop_lut6_I1_O)        0.267     3.719 r  soc_ins/cpu_core/ex_mem_result[31]_i_7/O
                         net (fo=1, routed)           0.347     4.066    soc_ins/cpu_core/ex_mem_result[31]_i_7_n_0
    SLICE_X13Y118        LUT6 (Prop_lut6_I5_O)        0.105     4.171 r  soc_ins/cpu_core/ex_mem_result[31]_i_1/O
                         net (fo=2, routed)           0.630     4.801    soc_ins/cpu_core/alu_result[31]
    SLICE_X12Y111        LUT4 (Prop_lut4_I3_O)        0.105     4.906 r  soc_ins/cpu_core/pc[31]_i_19/O
                         net (fo=2, routed)           0.675     5.580    soc_ins/cpu_core/pc[31]_i_19_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I3_O)        0.105     5.685 r  soc_ins/cpu_core/pc[3]_i_9/O
                         net (fo=5, routed)           0.694     6.379    soc_ins/cpu_core/pc[3]_i_9_n_0
    SLICE_X20Y108        LUT6 (Prop_lut6_I3_O)        0.105     6.484 f  soc_ins/cpu_core/pc[3]_i_5/O
                         net (fo=1, routed)           0.474     6.959    soc_ins/cpu_core/pc[3]_i_5_n_0
    SLICE_X20Y108        LUT6 (Prop_lut6_I3_O)        0.105     7.064 r  soc_ins/cpu_core/pc[3]_i_1/O
                         net (fo=1, routed)           0.000     7.064    soc_ins/cpu_core/pc[3]_i_1_n_0
    SLICE_X20Y108        FDCE                                         r  soc_ins/cpu_core/pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      9.524     9.524 r  
    R4                   IBUFDS                       0.000     9.524 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.004    10.527    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.057     4.470 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.352     5.823    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.900 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        1.401     7.301    soc_ins/cpu_core/clk_out100
    SLICE_X20Y108        FDCE                                         r  soc_ins/cpu_core/pc_reg[3]/C
                         clock pessimism              0.344     7.644    
                         clock uncertainty           -0.103     7.541    
    SLICE_X20Y108        FDCE (Setup_fdce_C_D)        0.032     7.573    soc_ins/cpu_core/pc_reg[3]
  -------------------------------------------------------------------
                         required time                          7.573    
                         arrival time                          -7.064    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.521ns  (required time - arrival time)
  Source:                 soc_ins/cpu_core/id_ex_instr_reg[4]_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            soc_ins/cpu_core/pc_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_out100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.524ns  (clk_out100_clk_wiz_0 rise@9.524ns - clk_out100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.884ns  (logic 2.650ns (29.828%)  route 6.234ns (70.172%))
  Logic Levels:           13  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.228ns = ( 7.296 - 9.524 ) 
    Source Clock Delay      (SCD):    -1.838ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.065     1.065    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -5.921    -4.856 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.421    -3.436    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        1.517    -1.838    soc_ins/cpu_core/clk_out100
    SLICE_X21Y110        FDPE                                         r  soc_ins/cpu_core/id_ex_instr_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y110        FDPE (Prop_fdpe_C_Q)         0.379    -1.459 r  soc_ins/cpu_core/id_ex_instr_reg[4]_rep/Q
                         net (fo=14, routed)          0.847    -0.611    soc_ins/cpu_core/id_ex_instr_reg[4]_rep_n_0
    SLICE_X15Y110        LUT6 (Prop_lut6_I0_O)        0.105    -0.506 r  soc_ins/cpu_core/ex_mem_result[28]_i_13/O
                         net (fo=187, routed)         0.994     0.488    soc_ins/cpu_core/ex_mem_result[28]_i_13_n_0
    SLICE_X11Y116        LUT4 (Prop_lut4_I2_O)        0.126     0.614 r  soc_ins/cpu_core/ex_mem_result[19]_i_22/O
                         net (fo=1, routed)           0.512     1.126    soc_ins/cpu_core/ex_mem_result[19]_i_22_n_0
    SLICE_X15Y115        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.580     1.706 r  soc_ins/cpu_core/ex_mem_result_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.706    soc_ins/cpu_core/ex_mem_result_reg[19]_i_16_n_0
    SLICE_X15Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.804 r  soc_ins/cpu_core/ex_mem_result_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.804    soc_ins/cpu_core/ex_mem_result_reg[23]_i_16_n_0
    SLICE_X15Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.902 r  soc_ins/cpu_core/ex_mem_result_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.902    soc_ins/cpu_core/ex_mem_result_reg[27]_i_16_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     2.102 r  soc_ins/cpu_core/ex_mem_result_reg[31]_i_33/O[2]
                         net (fo=1, routed)           0.544     2.646    soc_ins/cpu_core/alu/data1[30]
    SLICE_X16Y119        LUT3 (Prop_lut3_I2_O)        0.272     2.918 f  soc_ins/cpu_core/ex_mem_result[30]_i_6/O
                         net (fo=1, routed)           0.381     3.299    soc_ins/cpu_core/ex_mem_result[30]_i_6_n_0
    SLICE_X16Y120        LUT6 (Prop_lut6_I1_O)        0.267     3.566 r  soc_ins/cpu_core/ex_mem_result[30]_i_3/O
                         net (fo=1, routed)           0.539     4.106    soc_ins/cpu_core/ex_mem_result[30]_i_3_n_0
    SLICE_X15Y120        LUT5 (Prop_lut5_I4_O)        0.105     4.211 r  soc_ins/cpu_core/ex_mem_result[30]_i_1/O
                         net (fo=2, routed)           0.785     4.996    soc_ins/cpu_core/alu_result[30]
    SLICE_X12Y111        LUT4 (Prop_lut4_I3_O)        0.105     5.101 r  soc_ins/cpu_core/pc[31]_i_18/O
                         net (fo=2, routed)           0.463     5.565    soc_ins/cpu_core/pc[31]_i_18_n_0
    SLICE_X13Y111        LUT6 (Prop_lut6_I2_O)        0.105     5.670 r  soc_ins/cpu_core/pc[31]_i_13/O
                         net (fo=28, routed)          0.801     6.471    soc_ins/cpu_core/pc[31]_i_13_n_0
    SLICE_X25Y115        LUT6 (Prop_lut6_I3_O)        0.105     6.576 r  soc_ins/cpu_core/pc[20]_i_2/O
                         net (fo=1, routed)           0.366     6.942    soc_ins/cpu_core/pc[20]_i_2_n_0
    SLICE_X25Y116        LUT6 (Prop_lut6_I2_O)        0.105     7.047 r  soc_ins/cpu_core/pc[20]_i_1/O
                         net (fo=1, routed)           0.000     7.047    soc_ins/cpu_core/pc[20]_i_1_n_0
    SLICE_X25Y116        FDCE                                         r  soc_ins/cpu_core/pc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      9.524     9.524 r  
    R4                   IBUFDS                       0.000     9.524 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.004    10.527    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.057     4.470 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.352     5.823    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.900 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        1.396     7.296    soc_ins/cpu_core/clk_out100
    SLICE_X25Y116        FDCE                                         r  soc_ins/cpu_core/pc_reg[20]/C
                         clock pessimism              0.344     7.639    
                         clock uncertainty           -0.103     7.536    
    SLICE_X25Y116        FDCE (Setup_fdce_C_D)        0.032     7.568    soc_ins/cpu_core/pc_reg[20]
  -------------------------------------------------------------------
                         required time                          7.568    
                         arrival time                          -7.047    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.680ns  (required time - arrival time)
  Source:                 soc_ins/cpu_core/id_ex_instr_reg[4]_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            soc_ins/cpu_core/pc_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_out100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.524ns  (clk_out100_clk_wiz_0 rise@9.524ns - clk_out100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.723ns  (logic 2.650ns (30.378%)  route 6.073ns (69.622%))
  Logic Levels:           13  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.228ns = ( 7.296 - 9.524 ) 
    Source Clock Delay      (SCD):    -1.838ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.065     1.065    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -5.921    -4.856 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.421    -3.436    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        1.517    -1.838    soc_ins/cpu_core/clk_out100
    SLICE_X21Y110        FDPE                                         r  soc_ins/cpu_core/id_ex_instr_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y110        FDPE (Prop_fdpe_C_Q)         0.379    -1.459 r  soc_ins/cpu_core/id_ex_instr_reg[4]_rep/Q
                         net (fo=14, routed)          0.847    -0.611    soc_ins/cpu_core/id_ex_instr_reg[4]_rep_n_0
    SLICE_X15Y110        LUT6 (Prop_lut6_I0_O)        0.105    -0.506 r  soc_ins/cpu_core/ex_mem_result[28]_i_13/O
                         net (fo=187, routed)         0.994     0.488    soc_ins/cpu_core/ex_mem_result[28]_i_13_n_0
    SLICE_X11Y116        LUT4 (Prop_lut4_I2_O)        0.126     0.614 r  soc_ins/cpu_core/ex_mem_result[19]_i_22/O
                         net (fo=1, routed)           0.512     1.126    soc_ins/cpu_core/ex_mem_result[19]_i_22_n_0
    SLICE_X15Y115        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.580     1.706 r  soc_ins/cpu_core/ex_mem_result_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.706    soc_ins/cpu_core/ex_mem_result_reg[19]_i_16_n_0
    SLICE_X15Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.804 r  soc_ins/cpu_core/ex_mem_result_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.804    soc_ins/cpu_core/ex_mem_result_reg[23]_i_16_n_0
    SLICE_X15Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.902 r  soc_ins/cpu_core/ex_mem_result_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.902    soc_ins/cpu_core/ex_mem_result_reg[27]_i_16_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     2.102 r  soc_ins/cpu_core/ex_mem_result_reg[31]_i_33/O[2]
                         net (fo=1, routed)           0.544     2.646    soc_ins/cpu_core/alu/data1[30]
    SLICE_X16Y119        LUT3 (Prop_lut3_I2_O)        0.272     2.918 f  soc_ins/cpu_core/ex_mem_result[30]_i_6/O
                         net (fo=1, routed)           0.381     3.299    soc_ins/cpu_core/ex_mem_result[30]_i_6_n_0
    SLICE_X16Y120        LUT6 (Prop_lut6_I1_O)        0.267     3.566 r  soc_ins/cpu_core/ex_mem_result[30]_i_3/O
                         net (fo=1, routed)           0.539     4.106    soc_ins/cpu_core/ex_mem_result[30]_i_3_n_0
    SLICE_X15Y120        LUT5 (Prop_lut5_I4_O)        0.105     4.211 r  soc_ins/cpu_core/ex_mem_result[30]_i_1/O
                         net (fo=2, routed)           0.785     4.996    soc_ins/cpu_core/alu_result[30]
    SLICE_X12Y111        LUT4 (Prop_lut4_I3_O)        0.105     5.101 r  soc_ins/cpu_core/pc[31]_i_18/O
                         net (fo=2, routed)           0.463     5.565    soc_ins/cpu_core/pc[31]_i_18_n_0
    SLICE_X13Y111        LUT6 (Prop_lut6_I2_O)        0.105     5.670 r  soc_ins/cpu_core/pc[31]_i_13/O
                         net (fo=28, routed)          0.599     6.269    soc_ins/cpu_core/pc[31]_i_13_n_0
    SLICE_X18Y117        LUT6 (Prop_lut6_I3_O)        0.105     6.374 r  soc_ins/cpu_core/pc[31]_i_4/O
                         net (fo=1, routed)           0.407     6.781    soc_ins/cpu_core/pc[31]_i_4_n_0
    SLICE_X18Y117        LUT6 (Prop_lut6_I2_O)        0.105     6.886 r  soc_ins/cpu_core/pc[31]_i_1/O
                         net (fo=1, routed)           0.000     6.886    soc_ins/cpu_core/pc[31]_i_1_n_0
    SLICE_X18Y117        FDCE                                         r  soc_ins/cpu_core/pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      9.524     9.524 r  
    R4                   IBUFDS                       0.000     9.524 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.004    10.527    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.057     4.470 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.352     5.823    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.900 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        1.396     7.296    soc_ins/cpu_core/clk_out100
    SLICE_X18Y117        FDCE                                         r  soc_ins/cpu_core/pc_reg[31]/C
                         clock pessimism              0.344     7.639    
                         clock uncertainty           -0.103     7.536    
    SLICE_X18Y117        FDCE (Setup_fdce_C_D)        0.030     7.566    soc_ins/cpu_core/pc_reg[31]
  -------------------------------------------------------------------
                         required time                          7.566    
                         arrival time                          -6.886    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.682ns  (required time - arrival time)
  Source:                 soc_ins/cpu_core/id_ex_instr_reg[4]_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            soc_ins/cpu_core/pc_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_out100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.524ns  (clk_out100_clk_wiz_0 rise@9.524ns - clk_out100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.730ns  (logic 2.714ns (31.089%)  route 6.016ns (68.911%))
  Logic Levels:           13  (CARRY4=4 LUT3=1 LUT4=3 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.222ns = ( 7.302 - 9.524 ) 
    Source Clock Delay      (SCD):    -1.838ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.065     1.065    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -5.921    -4.856 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.421    -3.436    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        1.517    -1.838    soc_ins/cpu_core/clk_out100
    SLICE_X21Y110        FDPE                                         r  soc_ins/cpu_core/id_ex_instr_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y110        FDPE (Prop_fdpe_C_Q)         0.379    -1.459 r  soc_ins/cpu_core/id_ex_instr_reg[4]_rep/Q
                         net (fo=14, routed)          0.847    -0.611    soc_ins/cpu_core/id_ex_instr_reg[4]_rep_n_0
    SLICE_X15Y110        LUT6 (Prop_lut6_I0_O)        0.105    -0.506 r  soc_ins/cpu_core/ex_mem_result[28]_i_13/O
                         net (fo=187, routed)         0.994     0.488    soc_ins/cpu_core/ex_mem_result[28]_i_13_n_0
    SLICE_X11Y116        LUT4 (Prop_lut4_I2_O)        0.126     0.614 r  soc_ins/cpu_core/ex_mem_result[19]_i_22/O
                         net (fo=1, routed)           0.512     1.126    soc_ins/cpu_core/ex_mem_result[19]_i_22_n_0
    SLICE_X15Y115        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.580     1.706 r  soc_ins/cpu_core/ex_mem_result_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.706    soc_ins/cpu_core/ex_mem_result_reg[19]_i_16_n_0
    SLICE_X15Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.804 r  soc_ins/cpu_core/ex_mem_result_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.804    soc_ins/cpu_core/ex_mem_result_reg[23]_i_16_n_0
    SLICE_X15Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.902 r  soc_ins/cpu_core/ex_mem_result_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.902    soc_ins/cpu_core/ex_mem_result_reg[27]_i_16_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     2.162 f  soc_ins/cpu_core/ex_mem_result_reg[31]_i_33/O[3]
                         net (fo=1, routed)           0.645     2.807    soc_ins/cpu_core/alu/p_3_in
    SLICE_X17Y120        LUT3 (Prop_lut3_I2_O)        0.276     3.083 r  soc_ins/cpu_core/ex_mem_result[31]_i_23/O
                         net (fo=1, routed)           0.381     3.464    soc_ins/cpu_core/ex_mem_result[31]_i_23_n_0
    SLICE_X17Y118        LUT6 (Prop_lut6_I1_O)        0.267     3.731 f  soc_ins/cpu_core/ex_mem_result[31]_i_7/O
                         net (fo=1, routed)           0.347     4.078    soc_ins/cpu_core/ex_mem_result[31]_i_7_n_0
    SLICE_X13Y118        LUT6 (Prop_lut6_I5_O)        0.105     4.183 f  soc_ins/cpu_core/ex_mem_result[31]_i_1/O
                         net (fo=2, routed)           0.630     4.813    soc_ins/cpu_core/alu_result[31]
    SLICE_X12Y111        LUT4 (Prop_lut4_I3_O)        0.105     4.918 f  soc_ins/cpu_core/pc[31]_i_19/O
                         net (fo=2, routed)           0.675     5.593    soc_ins/cpu_core/pc[31]_i_19_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I3_O)        0.105     5.698 f  soc_ins/cpu_core/pc[3]_i_9/O
                         net (fo=5, routed)           0.373     6.071    soc_ins/cpu_core/pc[3]_i_9_n_0
    SLICE_X14Y110        LUT4 (Prop_lut4_I2_O)        0.105     6.176 r  soc_ins/cpu_core/pc[3]_i_4/O
                         net (fo=4, routed)           0.612     6.787    soc_ins/cpu_core/pc[3]_i_4_n_0
    SLICE_X18Y108        LUT6 (Prop_lut6_I2_O)        0.105     6.892 r  soc_ins/cpu_core/pc[0]_i_1/O
                         net (fo=1, routed)           0.000     6.892    soc_ins/cpu_core/pc[0]_i_1_n_0
    SLICE_X18Y108        FDCE                                         r  soc_ins/cpu_core/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      9.524     9.524 r  
    R4                   IBUFDS                       0.000     9.524 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.004    10.527    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.057     4.470 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.352     5.823    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.900 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        1.402     7.302    soc_ins/cpu_core/clk_out100
    SLICE_X18Y108        FDCE                                         r  soc_ins/cpu_core/pc_reg[0]/C
                         clock pessimism              0.344     7.645    
                         clock uncertainty           -0.103     7.542    
    SLICE_X18Y108        FDCE (Setup_fdce_C_D)        0.032     7.574    soc_ins/cpu_core/pc_reg[0]
  -------------------------------------------------------------------
                         required time                          7.574    
                         arrival time                          -6.892    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.696ns  (required time - arrival time)
  Source:                 soc_ins/cpu_core/id_ex_instr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            soc_ins/cpu_core/pc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_out100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.524ns  (clk_out100_clk_wiz_0 rise@9.524ns - clk_out100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.713ns  (logic 2.714ns (31.151%)  route 5.999ns (68.849%))
  Logic Levels:           13  (CARRY4=4 LUT3=1 LUT4=3 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.223ns = ( 7.301 - 9.524 ) 
    Source Clock Delay      (SCD):    -1.838ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.065     1.065    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -5.921    -4.856 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.421    -3.436    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        1.517    -1.838    soc_ins/cpu_core/clk_out100
    SLICE_X24Y108        FDCE                                         r  soc_ins/cpu_core/id_ex_instr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y108        FDCE (Prop_fdce_C_Q)         0.379    -1.459 f  soc_ins/cpu_core/id_ex_instr_reg[6]/Q
                         net (fo=10, routed)          0.835    -0.624    soc_ins/cpu_core/id_ex_instr[6]
    SLICE_X15Y110        LUT6 (Prop_lut6_I3_O)        0.105    -0.519 r  soc_ins/cpu_core/ex_mem_result[28]_i_13/O
                         net (fo=187, routed)         0.994     0.475    soc_ins/cpu_core/ex_mem_result[28]_i_13_n_0
    SLICE_X11Y116        LUT4 (Prop_lut4_I2_O)        0.126     0.601 r  soc_ins/cpu_core/ex_mem_result[19]_i_22/O
                         net (fo=1, routed)           0.512     1.114    soc_ins/cpu_core/ex_mem_result[19]_i_22_n_0
    SLICE_X15Y115        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.580     1.694 r  soc_ins/cpu_core/ex_mem_result_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.694    soc_ins/cpu_core/ex_mem_result_reg[19]_i_16_n_0
    SLICE_X15Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.792 r  soc_ins/cpu_core/ex_mem_result_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.792    soc_ins/cpu_core/ex_mem_result_reg[23]_i_16_n_0
    SLICE_X15Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.890 r  soc_ins/cpu_core/ex_mem_result_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.890    soc_ins/cpu_core/ex_mem_result_reg[27]_i_16_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     2.150 f  soc_ins/cpu_core/ex_mem_result_reg[31]_i_33/O[3]
                         net (fo=1, routed)           0.645     2.795    soc_ins/cpu_core/alu/p_3_in
    SLICE_X17Y120        LUT3 (Prop_lut3_I2_O)        0.276     3.071 r  soc_ins/cpu_core/ex_mem_result[31]_i_23/O
                         net (fo=1, routed)           0.381     3.452    soc_ins/cpu_core/ex_mem_result[31]_i_23_n_0
    SLICE_X17Y118        LUT6 (Prop_lut6_I1_O)        0.267     3.719 f  soc_ins/cpu_core/ex_mem_result[31]_i_7/O
                         net (fo=1, routed)           0.347     4.066    soc_ins/cpu_core/ex_mem_result[31]_i_7_n_0
    SLICE_X13Y118        LUT6 (Prop_lut6_I5_O)        0.105     4.171 f  soc_ins/cpu_core/ex_mem_result[31]_i_1/O
                         net (fo=2, routed)           0.630     4.801    soc_ins/cpu_core/alu_result[31]
    SLICE_X12Y111        LUT4 (Prop_lut4_I3_O)        0.105     4.906 f  soc_ins/cpu_core/pc[31]_i_19/O
                         net (fo=2, routed)           0.675     5.580    soc_ins/cpu_core/pc[31]_i_19_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I3_O)        0.105     5.685 f  soc_ins/cpu_core/pc[3]_i_9/O
                         net (fo=5, routed)           0.373     6.058    soc_ins/cpu_core/pc[3]_i_9_n_0
    SLICE_X14Y110        LUT4 (Prop_lut4_I2_O)        0.105     6.163 r  soc_ins/cpu_core/pc[3]_i_4/O
                         net (fo=4, routed)           0.607     6.770    soc_ins/cpu_core/pc[3]_i_4_n_0
    SLICE_X20Y108        LUT6 (Prop_lut6_I2_O)        0.105     6.875 r  soc_ins/cpu_core/pc[1]_i_1/O
                         net (fo=1, routed)           0.000     6.875    soc_ins/cpu_core/pc[1]_i_1_n_0
    SLICE_X20Y108        FDCE                                         r  soc_ins/cpu_core/pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      9.524     9.524 r  
    R4                   IBUFDS                       0.000     9.524 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.004    10.527    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.057     4.470 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.352     5.823    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.900 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        1.401     7.301    soc_ins/cpu_core/clk_out100
    SLICE_X20Y108        FDCE                                         r  soc_ins/cpu_core/pc_reg[1]/C
                         clock pessimism              0.344     7.644    
                         clock uncertainty           -0.103     7.541    
    SLICE_X20Y108        FDCE (Setup_fdce_C_D)        0.030     7.571    soc_ins/cpu_core/pc_reg[1]
  -------------------------------------------------------------------
                         required time                          7.571    
                         arrival time                          -6.875    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.698ns  (required time - arrival time)
  Source:                 soc_ins/cpu_core/id_ex_instr_reg[4]_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            soc_ins/cpu_core/pc_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_out100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.524ns  (clk_out100_clk_wiz_0 rise@9.524ns - clk_out100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.708ns  (logic 2.650ns (30.433%)  route 6.058ns (69.567%))
  Logic Levels:           13  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.228ns = ( 7.296 - 9.524 ) 
    Source Clock Delay      (SCD):    -1.838ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.065     1.065    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -5.921    -4.856 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.421    -3.436    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        1.517    -1.838    soc_ins/cpu_core/clk_out100
    SLICE_X21Y110        FDPE                                         r  soc_ins/cpu_core/id_ex_instr_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y110        FDPE (Prop_fdpe_C_Q)         0.379    -1.459 r  soc_ins/cpu_core/id_ex_instr_reg[4]_rep/Q
                         net (fo=14, routed)          0.847    -0.611    soc_ins/cpu_core/id_ex_instr_reg[4]_rep_n_0
    SLICE_X15Y110        LUT6 (Prop_lut6_I0_O)        0.105    -0.506 r  soc_ins/cpu_core/ex_mem_result[28]_i_13/O
                         net (fo=187, routed)         0.994     0.488    soc_ins/cpu_core/ex_mem_result[28]_i_13_n_0
    SLICE_X11Y116        LUT4 (Prop_lut4_I2_O)        0.126     0.614 r  soc_ins/cpu_core/ex_mem_result[19]_i_22/O
                         net (fo=1, routed)           0.512     1.126    soc_ins/cpu_core/ex_mem_result[19]_i_22_n_0
    SLICE_X15Y115        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.580     1.706 r  soc_ins/cpu_core/ex_mem_result_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.706    soc_ins/cpu_core/ex_mem_result_reg[19]_i_16_n_0
    SLICE_X15Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.804 r  soc_ins/cpu_core/ex_mem_result_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.804    soc_ins/cpu_core/ex_mem_result_reg[23]_i_16_n_0
    SLICE_X15Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.902 r  soc_ins/cpu_core/ex_mem_result_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.902    soc_ins/cpu_core/ex_mem_result_reg[27]_i_16_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     2.102 r  soc_ins/cpu_core/ex_mem_result_reg[31]_i_33/O[2]
                         net (fo=1, routed)           0.544     2.646    soc_ins/cpu_core/alu/data1[30]
    SLICE_X16Y119        LUT3 (Prop_lut3_I2_O)        0.272     2.918 f  soc_ins/cpu_core/ex_mem_result[30]_i_6/O
                         net (fo=1, routed)           0.381     3.299    soc_ins/cpu_core/ex_mem_result[30]_i_6_n_0
    SLICE_X16Y120        LUT6 (Prop_lut6_I1_O)        0.267     3.566 r  soc_ins/cpu_core/ex_mem_result[30]_i_3/O
                         net (fo=1, routed)           0.539     4.106    soc_ins/cpu_core/ex_mem_result[30]_i_3_n_0
    SLICE_X15Y120        LUT5 (Prop_lut5_I4_O)        0.105     4.211 r  soc_ins/cpu_core/ex_mem_result[30]_i_1/O
                         net (fo=2, routed)           0.785     4.996    soc_ins/cpu_core/alu_result[30]
    SLICE_X12Y111        LUT4 (Prop_lut4_I3_O)        0.105     5.101 r  soc_ins/cpu_core/pc[31]_i_18/O
                         net (fo=2, routed)           0.463     5.565    soc_ins/cpu_core/pc[31]_i_18_n_0
    SLICE_X13Y111        LUT6 (Prop_lut6_I2_O)        0.105     5.670 r  soc_ins/cpu_core/pc[31]_i_13/O
                         net (fo=28, routed)          0.772     6.442    soc_ins/cpu_core/pc[31]_i_13_n_0
    SLICE_X26Y115        LUT6 (Prop_lut6_I3_O)        0.105     6.547 r  soc_ins/cpu_core/pc[22]_i_2/O
                         net (fo=1, routed)           0.218     6.765    soc_ins/cpu_core/pc[22]_i_2_n_0
    SLICE_X26Y115        LUT6 (Prop_lut6_I2_O)        0.105     6.870 r  soc_ins/cpu_core/pc[22]_i_1/O
                         net (fo=1, routed)           0.000     6.870    soc_ins/cpu_core/pc[22]_i_1_n_0
    SLICE_X26Y115        FDCE                                         r  soc_ins/cpu_core/pc_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      9.524     9.524 r  
    R4                   IBUFDS                       0.000     9.524 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.004    10.527    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.057     4.470 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.352     5.823    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.900 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        1.396     7.296    soc_ins/cpu_core/clk_out100
    SLICE_X26Y115        FDCE                                         r  soc_ins/cpu_core/pc_reg[22]/C
                         clock pessimism              0.344     7.639    
                         clock uncertainty           -0.103     7.536    
    SLICE_X26Y115        FDCE (Setup_fdce_C_D)        0.032     7.568    soc_ins/cpu_core/pc_reg[22]
  -------------------------------------------------------------------
                         required time                          7.568    
                         arrival time                          -6.870    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.705ns  (required time - arrival time)
  Source:                 soc_ins/cpu_core/id_ex_instr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            soc_ins/cpu_core/pc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_out100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.524ns  (clk_out100_clk_wiz_0 rise@9.524ns - clk_out100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.703ns  (logic 2.714ns (31.183%)  route 5.989ns (68.817%))
  Logic Levels:           13  (CARRY4=4 LUT3=1 LUT4=3 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.223ns = ( 7.301 - 9.524 ) 
    Source Clock Delay      (SCD):    -1.838ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.065     1.065    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -5.921    -4.856 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.421    -3.436    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        1.517    -1.838    soc_ins/cpu_core/clk_out100
    SLICE_X24Y108        FDCE                                         r  soc_ins/cpu_core/id_ex_instr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y108        FDCE (Prop_fdce_C_Q)         0.379    -1.459 f  soc_ins/cpu_core/id_ex_instr_reg[6]/Q
                         net (fo=10, routed)          0.835    -0.624    soc_ins/cpu_core/id_ex_instr[6]
    SLICE_X15Y110        LUT6 (Prop_lut6_I3_O)        0.105    -0.519 r  soc_ins/cpu_core/ex_mem_result[28]_i_13/O
                         net (fo=187, routed)         0.994     0.475    soc_ins/cpu_core/ex_mem_result[28]_i_13_n_0
    SLICE_X11Y116        LUT4 (Prop_lut4_I2_O)        0.126     0.601 r  soc_ins/cpu_core/ex_mem_result[19]_i_22/O
                         net (fo=1, routed)           0.512     1.114    soc_ins/cpu_core/ex_mem_result[19]_i_22_n_0
    SLICE_X15Y115        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.580     1.694 r  soc_ins/cpu_core/ex_mem_result_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.694    soc_ins/cpu_core/ex_mem_result_reg[19]_i_16_n_0
    SLICE_X15Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.792 r  soc_ins/cpu_core/ex_mem_result_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.792    soc_ins/cpu_core/ex_mem_result_reg[23]_i_16_n_0
    SLICE_X15Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.890 r  soc_ins/cpu_core/ex_mem_result_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.890    soc_ins/cpu_core/ex_mem_result_reg[27]_i_16_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     2.150 f  soc_ins/cpu_core/ex_mem_result_reg[31]_i_33/O[3]
                         net (fo=1, routed)           0.645     2.795    soc_ins/cpu_core/alu/p_3_in
    SLICE_X17Y120        LUT3 (Prop_lut3_I2_O)        0.276     3.071 r  soc_ins/cpu_core/ex_mem_result[31]_i_23/O
                         net (fo=1, routed)           0.381     3.452    soc_ins/cpu_core/ex_mem_result[31]_i_23_n_0
    SLICE_X17Y118        LUT6 (Prop_lut6_I1_O)        0.267     3.719 f  soc_ins/cpu_core/ex_mem_result[31]_i_7/O
                         net (fo=1, routed)           0.347     4.066    soc_ins/cpu_core/ex_mem_result[31]_i_7_n_0
    SLICE_X13Y118        LUT6 (Prop_lut6_I5_O)        0.105     4.171 f  soc_ins/cpu_core/ex_mem_result[31]_i_1/O
                         net (fo=2, routed)           0.630     4.801    soc_ins/cpu_core/alu_result[31]
    SLICE_X12Y111        LUT4 (Prop_lut4_I3_O)        0.105     4.906 f  soc_ins/cpu_core/pc[31]_i_19/O
                         net (fo=2, routed)           0.675     5.580    soc_ins/cpu_core/pc[31]_i_19_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I3_O)        0.105     5.685 f  soc_ins/cpu_core/pc[3]_i_9/O
                         net (fo=5, routed)           0.373     6.058    soc_ins/cpu_core/pc[3]_i_9_n_0
    SLICE_X14Y110        LUT4 (Prop_lut4_I2_O)        0.105     6.163 r  soc_ins/cpu_core/pc[3]_i_4/O
                         net (fo=4, routed)           0.597     6.761    soc_ins/cpu_core/pc[3]_i_4_n_0
    SLICE_X21Y109        LUT6 (Prop_lut6_I2_O)        0.105     6.866 r  soc_ins/cpu_core/pc[2]_i_1/O
                         net (fo=1, routed)           0.000     6.866    soc_ins/cpu_core/pc[2]_i_1_n_0
    SLICE_X21Y109        FDCE                                         r  soc_ins/cpu_core/pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      9.524     9.524 r  
    R4                   IBUFDS                       0.000     9.524 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.004    10.527    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.057     4.470 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.352     5.823    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.900 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        1.401     7.301    soc_ins/cpu_core/clk_out100
    SLICE_X21Y109        FDCE                                         r  soc_ins/cpu_core/pc_reg[2]/C
                         clock pessimism              0.344     7.644    
                         clock uncertainty           -0.103     7.541    
    SLICE_X21Y109        FDCE (Setup_fdce_C_D)        0.030     7.571    soc_ins/cpu_core/pc_reg[2]
  -------------------------------------------------------------------
                         required time                          7.571    
                         arrival time                          -6.866    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.758ns  (required time - arrival time)
  Source:                 soc_ins/cpu_core/id_ex_instr_reg[4]_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            soc_ins/cpu_core/pc_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_out100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.524ns  (clk_out100_clk_wiz_0 rise@9.524ns - clk_out100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.650ns  (logic 2.650ns (30.635%)  route 6.000ns (69.366%))
  Logic Levels:           13  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.225ns = ( 7.299 - 9.524 ) 
    Source Clock Delay      (SCD):    -1.838ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.065     1.065    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -5.921    -4.856 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.421    -3.436    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        1.517    -1.838    soc_ins/cpu_core/clk_out100
    SLICE_X21Y110        FDPE                                         r  soc_ins/cpu_core/id_ex_instr_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y110        FDPE (Prop_fdpe_C_Q)         0.379    -1.459 r  soc_ins/cpu_core/id_ex_instr_reg[4]_rep/Q
                         net (fo=14, routed)          0.847    -0.611    soc_ins/cpu_core/id_ex_instr_reg[4]_rep_n_0
    SLICE_X15Y110        LUT6 (Prop_lut6_I0_O)        0.105    -0.506 r  soc_ins/cpu_core/ex_mem_result[28]_i_13/O
                         net (fo=187, routed)         0.994     0.488    soc_ins/cpu_core/ex_mem_result[28]_i_13_n_0
    SLICE_X11Y116        LUT4 (Prop_lut4_I2_O)        0.126     0.614 r  soc_ins/cpu_core/ex_mem_result[19]_i_22/O
                         net (fo=1, routed)           0.512     1.126    soc_ins/cpu_core/ex_mem_result[19]_i_22_n_0
    SLICE_X15Y115        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.580     1.706 r  soc_ins/cpu_core/ex_mem_result_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.706    soc_ins/cpu_core/ex_mem_result_reg[19]_i_16_n_0
    SLICE_X15Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.804 r  soc_ins/cpu_core/ex_mem_result_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.804    soc_ins/cpu_core/ex_mem_result_reg[23]_i_16_n_0
    SLICE_X15Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.902 r  soc_ins/cpu_core/ex_mem_result_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.902    soc_ins/cpu_core/ex_mem_result_reg[27]_i_16_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     2.102 r  soc_ins/cpu_core/ex_mem_result_reg[31]_i_33/O[2]
                         net (fo=1, routed)           0.544     2.646    soc_ins/cpu_core/alu/data1[30]
    SLICE_X16Y119        LUT3 (Prop_lut3_I2_O)        0.272     2.918 f  soc_ins/cpu_core/ex_mem_result[30]_i_6/O
                         net (fo=1, routed)           0.381     3.299    soc_ins/cpu_core/ex_mem_result[30]_i_6_n_0
    SLICE_X16Y120        LUT6 (Prop_lut6_I1_O)        0.267     3.566 r  soc_ins/cpu_core/ex_mem_result[30]_i_3/O
                         net (fo=1, routed)           0.539     4.106    soc_ins/cpu_core/ex_mem_result[30]_i_3_n_0
    SLICE_X15Y120        LUT5 (Prop_lut5_I4_O)        0.105     4.211 r  soc_ins/cpu_core/ex_mem_result[30]_i_1/O
                         net (fo=2, routed)           0.785     4.996    soc_ins/cpu_core/alu_result[30]
    SLICE_X12Y111        LUT4 (Prop_lut4_I3_O)        0.105     5.101 r  soc_ins/cpu_core/pc[31]_i_18/O
                         net (fo=2, routed)           0.463     5.565    soc_ins/cpu_core/pc[31]_i_18_n_0
    SLICE_X13Y111        LUT6 (Prop_lut6_I2_O)        0.105     5.670 r  soc_ins/cpu_core/pc[31]_i_13/O
                         net (fo=28, routed)          0.616     6.286    soc_ins/cpu_core/pc[31]_i_13_n_0
    SLICE_X25Y111        LUT6 (Prop_lut6_I3_O)        0.105     6.391 r  soc_ins/cpu_core/pc[12]_i_2/O
                         net (fo=1, routed)           0.317     6.708    soc_ins/cpu_core/pc[12]_i_2_n_0
    SLICE_X25Y111        LUT6 (Prop_lut6_I2_O)        0.105     6.813 r  soc_ins/cpu_core/pc[12]_i_1/O
                         net (fo=1, routed)           0.000     6.813    soc_ins/cpu_core/pc[12]_i_1_n_0
    SLICE_X25Y111        FDCE                                         r  soc_ins/cpu_core/pc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      9.524     9.524 r  
    R4                   IBUFDS                       0.000     9.524 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.004    10.527    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.057     4.470 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.352     5.823    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.900 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        1.399     7.299    soc_ins/cpu_core/clk_out100
    SLICE_X25Y111        FDCE                                         r  soc_ins/cpu_core/pc_reg[12]/C
                         clock pessimism              0.344     7.642    
                         clock uncertainty           -0.103     7.539    
    SLICE_X25Y111        FDCE (Setup_fdce_C_D)        0.032     7.571    soc_ins/cpu_core/pc_reg[12]
  -------------------------------------------------------------------
                         required time                          7.571    
                         arrival time                          -6.813    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 soc_ins/cpu_core/id_ex_instr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            soc_ins/cpu_core/pc_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_out100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.524ns  (clk_out100_clk_wiz_0 rise@9.524ns - clk_out100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.637ns  (logic 2.650ns (30.682%)  route 5.987ns (69.318%))
  Logic Levels:           13  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.229ns = ( 7.295 - 9.524 ) 
    Source Clock Delay      (SCD):    -1.838ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.065     1.065    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -5.921    -4.856 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.421    -3.436    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        1.517    -1.838    soc_ins/cpu_core/clk_out100
    SLICE_X24Y108        FDCE                                         r  soc_ins/cpu_core/id_ex_instr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y108        FDCE (Prop_fdce_C_Q)         0.379    -1.459 f  soc_ins/cpu_core/id_ex_instr_reg[6]/Q
                         net (fo=10, routed)          0.835    -0.624    soc_ins/cpu_core/id_ex_instr[6]
    SLICE_X15Y110        LUT6 (Prop_lut6_I3_O)        0.105    -0.519 r  soc_ins/cpu_core/ex_mem_result[28]_i_13/O
                         net (fo=187, routed)         0.994     0.475    soc_ins/cpu_core/ex_mem_result[28]_i_13_n_0
    SLICE_X11Y116        LUT4 (Prop_lut4_I2_O)        0.126     0.601 r  soc_ins/cpu_core/ex_mem_result[19]_i_22/O
                         net (fo=1, routed)           0.512     1.114    soc_ins/cpu_core/ex_mem_result[19]_i_22_n_0
    SLICE_X15Y115        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.580     1.694 r  soc_ins/cpu_core/ex_mem_result_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.694    soc_ins/cpu_core/ex_mem_result_reg[19]_i_16_n_0
    SLICE_X15Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.792 r  soc_ins/cpu_core/ex_mem_result_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.792    soc_ins/cpu_core/ex_mem_result_reg[23]_i_16_n_0
    SLICE_X15Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.890 r  soc_ins/cpu_core/ex_mem_result_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.890    soc_ins/cpu_core/ex_mem_result_reg[27]_i_16_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     2.090 r  soc_ins/cpu_core/ex_mem_result_reg[31]_i_33/O[2]
                         net (fo=1, routed)           0.544     2.634    soc_ins/cpu_core/alu/data1[30]
    SLICE_X16Y119        LUT3 (Prop_lut3_I2_O)        0.272     2.906 f  soc_ins/cpu_core/ex_mem_result[30]_i_6/O
                         net (fo=1, routed)           0.381     3.287    soc_ins/cpu_core/ex_mem_result[30]_i_6_n_0
    SLICE_X16Y120        LUT6 (Prop_lut6_I1_O)        0.267     3.554 r  soc_ins/cpu_core/ex_mem_result[30]_i_3/O
                         net (fo=1, routed)           0.539     4.094    soc_ins/cpu_core/ex_mem_result[30]_i_3_n_0
    SLICE_X15Y120        LUT5 (Prop_lut5_I4_O)        0.105     4.199 r  soc_ins/cpu_core/ex_mem_result[30]_i_1/O
                         net (fo=2, routed)           0.785     4.984    soc_ins/cpu_core/alu_result[30]
    SLICE_X12Y111        LUT4 (Prop_lut4_I3_O)        0.105     5.089 r  soc_ins/cpu_core/pc[31]_i_18/O
                         net (fo=2, routed)           0.463     5.552    soc_ins/cpu_core/pc[31]_i_18_n_0
    SLICE_X13Y111        LUT6 (Prop_lut6_I2_O)        0.105     5.657 r  soc_ins/cpu_core/pc[31]_i_13/O
                         net (fo=28, routed)          0.585     6.242    soc_ins/cpu_core/pc[31]_i_13_n_0
    SLICE_X19Y116        LUT6 (Prop_lut6_I3_O)        0.105     6.347 r  soc_ins/cpu_core/pc[30]_i_2/O
                         net (fo=1, routed)           0.347     6.694    soc_ins/cpu_core/pc[30]_i_2_n_0
    SLICE_X22Y117        LUT6 (Prop_lut6_I2_O)        0.105     6.799 r  soc_ins/cpu_core/pc[30]_i_1/O
                         net (fo=1, routed)           0.000     6.799    soc_ins/cpu_core/pc[30]_i_1_n_0
    SLICE_X22Y117        FDCE                                         r  soc_ins/cpu_core/pc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      9.524     9.524 r  
    R4                   IBUFDS                       0.000     9.524 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.004    10.527    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.057     4.470 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.352     5.823    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.900 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        1.395     7.295    soc_ins/cpu_core/clk_out100
    SLICE_X22Y117        FDCE                                         r  soc_ins/cpu_core/pc_reg[30]/C
                         clock pessimism              0.344     7.638    
                         clock uncertainty           -0.103     7.535    
    SLICE_X22Y117        FDCE (Setup_fdce_C_D)        0.032     7.567    soc_ins/cpu_core/pc_reg[30]
  -------------------------------------------------------------------
                         required time                          7.567    
                         arrival time                          -6.799    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.779ns  (required time - arrival time)
  Source:                 soc_ins/cpu_core/id_ex_instr_reg[4]_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            soc_ins/cpu_core/pc_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_out100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.524ns  (clk_out100_clk_wiz_0 rise@9.524ns - clk_out100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.629ns  (logic 2.650ns (30.709%)  route 5.979ns (69.291%))
  Logic Levels:           13  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.225ns = ( 7.299 - 9.524 ) 
    Source Clock Delay      (SCD):    -1.838ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.065     1.065    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -5.921    -4.856 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.421    -3.436    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        1.517    -1.838    soc_ins/cpu_core/clk_out100
    SLICE_X21Y110        FDPE                                         r  soc_ins/cpu_core/id_ex_instr_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y110        FDPE (Prop_fdpe_C_Q)         0.379    -1.459 r  soc_ins/cpu_core/id_ex_instr_reg[4]_rep/Q
                         net (fo=14, routed)          0.847    -0.611    soc_ins/cpu_core/id_ex_instr_reg[4]_rep_n_0
    SLICE_X15Y110        LUT6 (Prop_lut6_I0_O)        0.105    -0.506 r  soc_ins/cpu_core/ex_mem_result[28]_i_13/O
                         net (fo=187, routed)         0.994     0.488    soc_ins/cpu_core/ex_mem_result[28]_i_13_n_0
    SLICE_X11Y116        LUT4 (Prop_lut4_I2_O)        0.126     0.614 r  soc_ins/cpu_core/ex_mem_result[19]_i_22/O
                         net (fo=1, routed)           0.512     1.126    soc_ins/cpu_core/ex_mem_result[19]_i_22_n_0
    SLICE_X15Y115        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.580     1.706 r  soc_ins/cpu_core/ex_mem_result_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.706    soc_ins/cpu_core/ex_mem_result_reg[19]_i_16_n_0
    SLICE_X15Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.804 r  soc_ins/cpu_core/ex_mem_result_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.804    soc_ins/cpu_core/ex_mem_result_reg[23]_i_16_n_0
    SLICE_X15Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.902 r  soc_ins/cpu_core/ex_mem_result_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.902    soc_ins/cpu_core/ex_mem_result_reg[27]_i_16_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     2.102 r  soc_ins/cpu_core/ex_mem_result_reg[31]_i_33/O[2]
                         net (fo=1, routed)           0.544     2.646    soc_ins/cpu_core/alu/data1[30]
    SLICE_X16Y119        LUT3 (Prop_lut3_I2_O)        0.272     2.918 f  soc_ins/cpu_core/ex_mem_result[30]_i_6/O
                         net (fo=1, routed)           0.381     3.299    soc_ins/cpu_core/ex_mem_result[30]_i_6_n_0
    SLICE_X16Y120        LUT6 (Prop_lut6_I1_O)        0.267     3.566 r  soc_ins/cpu_core/ex_mem_result[30]_i_3/O
                         net (fo=1, routed)           0.539     4.106    soc_ins/cpu_core/ex_mem_result[30]_i_3_n_0
    SLICE_X15Y120        LUT5 (Prop_lut5_I4_O)        0.105     4.211 r  soc_ins/cpu_core/ex_mem_result[30]_i_1/O
                         net (fo=2, routed)           0.785     4.996    soc_ins/cpu_core/alu_result[30]
    SLICE_X12Y111        LUT4 (Prop_lut4_I3_O)        0.105     5.101 r  soc_ins/cpu_core/pc[31]_i_18/O
                         net (fo=2, routed)           0.463     5.565    soc_ins/cpu_core/pc[31]_i_18_n_0
    SLICE_X13Y111        LUT6 (Prop_lut6_I2_O)        0.105     5.670 r  soc_ins/cpu_core/pc[31]_i_13/O
                         net (fo=28, routed)          0.595     6.264    soc_ins/cpu_core/pc[31]_i_13_n_0
    SLICE_X25Y112        LUT6 (Prop_lut6_I3_O)        0.105     6.369 r  soc_ins/cpu_core/pc[14]_i_2/O
                         net (fo=1, routed)           0.317     6.687    soc_ins/cpu_core/pc[14]_i_2_n_0
    SLICE_X25Y112        LUT6 (Prop_lut6_I2_O)        0.105     6.792 r  soc_ins/cpu_core/pc[14]_i_1/O
                         net (fo=1, routed)           0.000     6.792    soc_ins/cpu_core/pc[14]_i_1_n_0
    SLICE_X25Y112        FDCE                                         r  soc_ins/cpu_core/pc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      9.524     9.524 r  
    R4                   IBUFDS                       0.000     9.524 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.004    10.527    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.057     4.470 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.352     5.823    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.900 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        1.399     7.299    soc_ins/cpu_core/clk_out100
    SLICE_X25Y112        FDCE                                         r  soc_ins/cpu_core/pc_reg[14]/C
                         clock pessimism              0.344     7.642    
                         clock uncertainty           -0.103     7.539    
    SLICE_X25Y112        FDCE (Setup_fdce_C_D)        0.032     7.571    soc_ins/cpu_core/pc_reg[14]
  -------------------------------------------------------------------
                         required time                          7.571    
                         arrival time                          -6.792    
  -------------------------------------------------------------------
                         slack                                  0.779    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 soc_ins/mem_ctrl/spi_master_inst/shift_reg_out_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            soc_ins/mem_ctrl/spi_master_inst/spi_mosi_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_out100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_clk_wiz_0 rise@0.000ns - clk_out100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.181ns
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.440     0.440    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.360    -1.919 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.433    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        0.647    -0.760    soc_ins/mem_ctrl/spi_master_inst/clk_out100
    SLICE_X11Y102        FDCE                                         r  soc_ins/mem_ctrl/spi_master_inst/shift_reg_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.619 r  soc_ins/mem_ctrl/spi_master_inst/shift_reg_out_reg[31]/Q
                         net (fo=1, routed)           0.086    -0.533    soc_ins/mem_ctrl/spi_master_inst/p_0_in
    SLICE_X10Y102        LUT5 (Prop_lut5_I4_O)        0.045    -0.488 r  soc_ins/mem_ctrl/spi_master_inst/spi_mosi_i_2/O
                         net (fo=1, routed)           0.000    -0.488    soc_ins/mem_ctrl/spi_master_inst/spi_mosi_i_2_n_0
    SLICE_X10Y102        FDCE                                         r  soc_ins/mem_ctrl/spi_master_inst/spi_mosi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.480     0.480    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.662 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -2.133    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        0.922    -1.181    soc_ins/mem_ctrl/spi_master_inst/clk_out100
    SLICE_X10Y102        FDCE                                         r  soc_ins/mem_ctrl/spi_master_inst/spi_mosi_reg/C
                         clock pessimism              0.434    -0.747    
    SLICE_X10Y102        FDCE (Hold_fdce_C_D)         0.120    -0.627    soc_ins/mem_ctrl/spi_master_inst/spi_mosi_reg
  -------------------------------------------------------------------
                         required time                          0.627    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 soc_ins/cpu_core/ex_mem_rs2_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            soc_ins/mem_ctrl/gpio_reg_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_out100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_clk_wiz_0 rise@0.000ns - clk_out100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.926%)  route 0.251ns (64.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.269ns
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    -0.691ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.440     0.440    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.360    -1.919 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.433    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        0.647    -0.760    soc_ins/cpu_core/clk_out100
    SLICE_X17Y102        FDCE                                         r  soc_ins/cpu_core/ex_mem_rs2_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.619 r  soc_ins/cpu_core/ex_mem_rs2_data_reg[0]/Q
                         net (fo=5, routed)           0.251    -0.368    soc_ins/mem_ctrl/uart_tx_data_reg_reg[7]_1[0]
    SLICE_X13Y99         FDCE                                         r  soc_ins/mem_ctrl/gpio_reg_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.480     0.480    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.662 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -2.133    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        0.834    -1.269    soc_ins/mem_ctrl/clk_out100
    SLICE_X13Y99         FDCE                                         r  soc_ins/mem_ctrl/gpio_reg_reg[0]_lopt_replica/C
                         clock pessimism              0.691    -0.578    
    SLICE_X13Y99         FDCE (Hold_fdce_C_D)         0.070    -0.508    soc_ins/mem_ctrl/gpio_reg_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 soc_ins/mem_ctrl/spi_master_inst/shift_reg_in_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            soc_ins/mem_ctrl/spi_master_inst/data_out_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_out100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_clk_wiz_0 rise@0.000ns - clk_out100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.417%)  route 0.090ns (32.583%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.183ns
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    -0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.440     0.440    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.360    -1.919 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.433    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        0.646    -0.761    soc_ins/mem_ctrl/spi_master_inst/clk_out100
    SLICE_X15Y105        FDCE                                         r  soc_ins/mem_ctrl/spi_master_inst/shift_reg_in_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.620 r  soc_ins/mem_ctrl/spi_master_inst/shift_reg_in_reg[28]/Q
                         net (fo=2, routed)           0.090    -0.530    soc_ins/mem_ctrl/spi_master_inst/in11[29]
    SLICE_X14Y105        LUT2 (Prop_lut2_I0_O)        0.045    -0.485 r  soc_ins/mem_ctrl/spi_master_inst/data_out[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.485    soc_ins/mem_ctrl/spi_master_inst/data_out[28]_i_1_n_0
    SLICE_X14Y105        FDCE                                         r  soc_ins/mem_ctrl/spi_master_inst/data_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.480     0.480    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.662 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -2.133    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        0.920    -1.183    soc_ins/mem_ctrl/spi_master_inst/clk_out100
    SLICE_X14Y105        FDCE                                         r  soc_ins/mem_ctrl/spi_master_inst/data_out_reg[28]/C
                         clock pessimism              0.435    -0.748    
    SLICE_X14Y105        FDCE (Hold_fdce_C_D)         0.121    -0.627    soc_ins/mem_ctrl/spi_master_inst/data_out_reg[28]
  -------------------------------------------------------------------
                         required time                          0.627    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 soc_ins/mem_ctrl/uart_tx_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            soc_ins/uart_transmitter/data_to_send_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_out100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_clk_wiz_0 rise@0.000ns - clk_out100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.784%)  route 0.259ns (58.216%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    -0.691ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.440     0.440    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.360    -1.919 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.433    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        0.647    -0.760    soc_ins/mem_ctrl/clk_out100
    SLICE_X13Y100        FDRE                                         r  soc_ins/mem_ctrl/uart_tx_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.619 r  soc_ins/mem_ctrl/uart_tx_data_reg_reg[1]/Q
                         net (fo=1, routed)           0.259    -0.360    soc_ins/mem_ctrl/uart_tx_data[1]
    SLICE_X12Y96         LUT4 (Prop_lut4_I0_O)        0.045    -0.315 r  soc_ins/mem_ctrl/data_to_send[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    soc_ins/uart_transmitter/D[1]
    SLICE_X12Y96         FDRE                                         r  soc_ins/uart_transmitter/data_to_send_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.480     0.480    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.662 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -2.133    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        0.833    -1.270    soc_ins/uart_transmitter/clk_out100
    SLICE_X12Y96         FDRE                                         r  soc_ins/uart_transmitter/data_to_send_reg[1]/C
                         clock pessimism              0.691    -0.579    
    SLICE_X12Y96         FDRE (Hold_fdre_C_D)         0.120    -0.459    soc_ins/uart_transmitter/data_to_send_reg[1]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 soc_ins/mem_ctrl/uart_tx_en_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            soc_ins/uart_transmitter/FSM_sequential_fsm_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_out100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_clk_wiz_0 rise@0.000ns - clk_out100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.209ns (46.837%)  route 0.237ns (53.163%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    -0.691ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.440     0.440    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.360    -1.919 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.433    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        0.647    -0.760    soc_ins/mem_ctrl/clk_out100
    SLICE_X12Y102        FDCE                                         r  soc_ins/mem_ctrl/uart_tx_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y102        FDCE (Prop_fdce_C_Q)         0.164    -0.596 r  soc_ins/mem_ctrl/uart_tx_en_reg_reg/Q
                         net (fo=12, routed)          0.237    -0.359    soc_ins/uart_transmitter/uart_tx_en
    SLICE_X12Y95         LUT4 (Prop_lut4_I0_O)        0.045    -0.314 r  soc_ins/uart_transmitter/FSM_sequential_fsm_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.314    soc_ins/uart_transmitter/n_fsm_state__0[1]
    SLICE_X12Y95         FDRE                                         r  soc_ins/uart_transmitter/FSM_sequential_fsm_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.480     0.480    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.662 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -2.133    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        0.833    -1.270    soc_ins/uart_transmitter/clk_out100
    SLICE_X12Y95         FDRE                                         r  soc_ins/uart_transmitter/FSM_sequential_fsm_state_reg[1]/C
                         clock pessimism              0.691    -0.579    
    SLICE_X12Y95         FDRE (Hold_fdre_C_D)         0.121    -0.458    soc_ins/uart_transmitter/FSM_sequential_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 soc_ins/mem_ctrl/uart_tx_data_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            soc_ins/uart_transmitter/data_to_send_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_out100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_clk_wiz_0 rise@0.000ns - clk_out100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.209ns (46.656%)  route 0.239ns (53.344%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.269ns
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    -0.691ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.440     0.440    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.360    -1.919 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.433    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        0.647    -0.760    soc_ins/mem_ctrl/clk_out100
    SLICE_X12Y100        FDRE                                         r  soc_ins/mem_ctrl/uart_tx_data_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.596 r  soc_ins/mem_ctrl/uart_tx_data_reg_reg[5]/Q
                         net (fo=1, routed)           0.239    -0.357    soc_ins/mem_ctrl/uart_tx_data[5]
    SLICE_X12Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.312 r  soc_ins/mem_ctrl/data_to_send[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.312    soc_ins/uart_transmitter/D[5]
    SLICE_X12Y97         FDRE                                         r  soc_ins/uart_transmitter/data_to_send_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.480     0.480    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.662 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -2.133    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        0.834    -1.269    soc_ins/uart_transmitter/clk_out100
    SLICE_X12Y97         FDRE                                         r  soc_ins/uart_transmitter/data_to_send_reg[5]/C
                         clock pessimism              0.691    -0.578    
    SLICE_X12Y97         FDRE (Hold_fdre_C_D)         0.121    -0.457    soc_ins/uart_transmitter/data_to_send_reg[5]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 soc_ins/mem_ctrl/spi_data_in_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            soc_ins/mem_ctrl/spi_master_inst/shift_reg_out_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_out100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_clk_wiz_0 rise@0.000ns - clk_out100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.989%)  route 0.096ns (34.011%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.182ns
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.440     0.440    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.360    -1.919 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.433    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        0.647    -0.760    soc_ins/mem_ctrl/clk_out100
    SLICE_X13Y102        FDCE                                         r  soc_ins/mem_ctrl/spi_data_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.619 r  soc_ins/mem_ctrl/spi_data_in_reg[26]/Q
                         net (fo=1, routed)           0.096    -0.523    soc_ins/mem_ctrl/spi_master_inst/shift_reg_out_reg[31]_0[26]
    SLICE_X14Y101        LUT4 (Prop_lut4_I3_O)        0.045    -0.478 r  soc_ins/mem_ctrl/spi_master_inst/shift_reg_out[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.478    soc_ins/mem_ctrl/spi_master_inst/shift_reg_out[26]_i_1_n_0
    SLICE_X14Y101        FDCE                                         r  soc_ins/mem_ctrl/spi_master_inst/shift_reg_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.480     0.480    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.662 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -2.133    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        0.921    -1.182    soc_ins/mem_ctrl/spi_master_inst/clk_out100
    SLICE_X14Y101        FDCE                                         r  soc_ins/mem_ctrl/spi_master_inst/shift_reg_out_reg[26]/C
                         clock pessimism              0.438    -0.744    
    SLICE_X14Y101        FDCE (Hold_fdce_C_D)         0.121    -0.623    soc_ins/mem_ctrl/spi_master_inst/shift_reg_out_reg[26]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                          -0.478    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 soc_ins/mem_ctrl/spi_master_inst/bit_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            soc_ins/mem_ctrl/spi_master_inst/bit_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_out100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_clk_wiz_0 rise@0.000ns - clk_out100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.871%)  route 0.096ns (34.129%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.182ns
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.440     0.440    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.360    -1.919 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.433    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        0.646    -0.761    soc_ins/mem_ctrl/spi_master_inst/clk_out100
    SLICE_X9Y103         FDCE                                         r  soc_ins/mem_ctrl/spi_master_inst/bit_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDCE (Prop_fdce_C_Q)         0.141    -0.620 r  soc_ins/mem_ctrl/spi_master_inst/bit_counter_reg[1]/Q
                         net (fo=8, routed)           0.096    -0.524    soc_ins/mem_ctrl/spi_master_inst/bit_counter_reg_n_0_[1]
    SLICE_X8Y103         LUT6 (Prop_lut6_I4_O)        0.045    -0.479 r  soc_ins/mem_ctrl/spi_master_inst/bit_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.479    soc_ins/mem_ctrl/spi_master_inst/bit_counter[3]_i_1_n_0
    SLICE_X8Y103         FDCE                                         r  soc_ins/mem_ctrl/spi_master_inst/bit_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.480     0.480    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.662 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -2.133    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        0.921    -1.182    soc_ins/mem_ctrl/spi_master_inst/clk_out100
    SLICE_X8Y103         FDCE                                         r  soc_ins/mem_ctrl/spi_master_inst/bit_counter_reg[3]/C
                         clock pessimism              0.434    -0.748    
    SLICE_X8Y103         FDCE (Hold_fdce_C_D)         0.121    -0.627    soc_ins/mem_ctrl/spi_master_inst/bit_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.627    
                         arrival time                          -0.479    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 soc_ins/mem_ctrl/spi_master_inst/shift_reg_in_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            soc_ins/mem_ctrl/spi_master_inst/data_out_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_out100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_clk_wiz_0 rise@0.000ns - clk_out100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.749%)  route 0.097ns (34.251%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.183ns
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    -0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.440     0.440    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.360    -1.919 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.433    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        0.646    -0.761    soc_ins/mem_ctrl/spi_master_inst/clk_out100
    SLICE_X15Y105        FDCE                                         r  soc_ins/mem_ctrl/spi_master_inst/shift_reg_in_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.620 r  soc_ins/mem_ctrl/spi_master_inst/shift_reg_in_reg[18]/Q
                         net (fo=2, routed)           0.097    -0.523    soc_ins/mem_ctrl/spi_master_inst/in11[19]
    SLICE_X14Y105        LUT2 (Prop_lut2_I0_O)        0.045    -0.478 r  soc_ins/mem_ctrl/spi_master_inst/data_out[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.478    soc_ins/mem_ctrl/spi_master_inst/data_out[18]_i_1_n_0
    SLICE_X14Y105        FDCE                                         r  soc_ins/mem_ctrl/spi_master_inst/data_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.480     0.480    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.662 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -2.133    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        0.920    -1.183    soc_ins/mem_ctrl/spi_master_inst/clk_out100
    SLICE_X14Y105        FDCE                                         r  soc_ins/mem_ctrl/spi_master_inst/data_out_reg[18]/C
                         clock pessimism              0.435    -0.748    
    SLICE_X14Y105        FDCE (Hold_fdce_C_D)         0.120    -0.628    soc_ins/mem_ctrl/spi_master_inst/data_out_reg[18]
  -------------------------------------------------------------------
                         required time                          0.628    
                         arrival time                          -0.478    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 soc_ins/cpu_core/id_ex_rs2_data_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            soc_ins/cpu_core/ex_mem_rs2_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_out100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_clk_wiz_0 rise@0.000ns - clk_out100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.141ns (28.913%)  route 0.347ns (71.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.186ns
    Source Clock Delay      (SCD):    -0.765ns
    Clock Pessimism Removal (CPR):    -0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.440     0.440    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.360    -1.919 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.433    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        0.642    -0.765    soc_ins/cpu_core/clk_out100
    SLICE_X36Y104        FDCE                                         r  soc_ins/cpu_core/id_ex_rs2_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDCE (Prop_fdce_C_Q)         0.141    -0.624 r  soc_ins/cpu_core/id_ex_rs2_data_reg[11]/Q
                         net (fo=3, routed)           0.347    -0.278    soc_ins/cpu_core/id_ex_rs2_data[11]
    SLICE_X26Y107        FDCE                                         r  soc_ins/cpu_core/ex_mem_rs2_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.480     0.480    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.662 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -2.133    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        0.917    -1.186    soc_ins/cpu_core/clk_out100
    SLICE_X26Y107        FDCE                                         r  soc_ins/cpu_core/ex_mem_rs2_data_reg[11]/C
                         clock pessimism              0.687    -0.500    
    SLICE_X26Y107        FDCE (Hold_fdce_C_D)         0.070    -0.430    soc_ins/cpu_core/ex_mem_rs2_data_reg[11]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out100_clk_wiz_0
Waveform(ns):       { 0.000 4.762 }
Period(ns):         9.524
Sources:            { clk_ins/inst/mmcm_adv_inst/CLKOUT6 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         9.524       7.931      BUFGCTRL_X0Y0    clk_ins/inst/clkout7_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT6  n/a            1.249         9.524       8.275      MMCME2_ADV_X1Y0  clk_ins/inst/mmcm_adv_inst/CLKOUT6
Min Period        n/a     FDCE/C              n/a            1.000         9.524       8.524      SLICE_X20Y107    soc_ins/cpu_core/error_flag_reg_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         9.524       8.524      SLICE_X23Y106    soc_ins/cpu_core/ex_mem_instr_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         9.524       8.524      SLICE_X27Y112    soc_ins/cpu_core/ex_mem_instr_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         9.524       8.524      SLICE_X12Y108    soc_ins/cpu_core/ex_mem_instr_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         9.524       8.524      SLICE_X23Y104    soc_ins/cpu_core/ex_mem_instr_reg[14]/C
Min Period        n/a     FDPE/C              n/a            1.000         9.524       8.524      SLICE_X23Y106    soc_ins/cpu_core/ex_mem_instr_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         9.524       8.524      SLICE_X23Y106    soc_ins/cpu_core/ex_mem_instr_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         9.524       8.524      SLICE_X24Y107    soc_ins/cpu_core/ex_mem_instr_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT6  n/a            213.360       9.524       203.836    MMCME2_ADV_X1Y0  clk_ins/inst/mmcm_adv_inst/CLKOUT6
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.762       4.262      SLICE_X20Y107    soc_ins/cpu_core/error_flag_reg_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.762       4.262      SLICE_X20Y107    soc_ins/cpu_core/error_flag_reg_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.762       4.262      SLICE_X23Y106    soc_ins/cpu_core/ex_mem_instr_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.762       4.262      SLICE_X23Y106    soc_ins/cpu_core/ex_mem_instr_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.762       4.262      SLICE_X27Y112    soc_ins/cpu_core/ex_mem_instr_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.762       4.262      SLICE_X27Y112    soc_ins/cpu_core/ex_mem_instr_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.762       4.262      SLICE_X12Y108    soc_ins/cpu_core/ex_mem_instr_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.762       4.262      SLICE_X12Y108    soc_ins/cpu_core/ex_mem_instr_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.762       4.262      SLICE_X23Y104    soc_ins/cpu_core/ex_mem_instr_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.762       4.262      SLICE_X23Y104    soc_ins/cpu_core/ex_mem_instr_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.762       4.262      SLICE_X20Y107    soc_ins/cpu_core/error_flag_reg_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.762       4.262      SLICE_X20Y107    soc_ins/cpu_core/error_flag_reg_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.762       4.262      SLICE_X23Y106    soc_ins/cpu_core/ex_mem_instr_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.762       4.262      SLICE_X23Y106    soc_ins/cpu_core/ex_mem_instr_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.762       4.262      SLICE_X27Y112    soc_ins/cpu_core/ex_mem_instr_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.762       4.262      SLICE_X27Y112    soc_ins/cpu_core/ex_mem_instr_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.762       4.262      SLICE_X12Y108    soc_ins/cpu_core/ex_mem_instr_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.762       4.262      SLICE_X12Y108    soc_ins/cpu_core/ex_mem_instr_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.762       4.262      SLICE_X23Y104    soc_ins/cpu_core/ex_mem_instr_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.762       4.262      SLICE_X23Y104    soc_ins/cpu_core/ex_mem_instr_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_ins/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         25.000      23.408     BUFGCTRL_X0Y1    clk_ins/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  clk_ins/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  clk_ins/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y0  clk_ins/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  clk_ins/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out100_clk_wiz_0

Max Delay          1752 Endpoints
Min Delay          1752 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            soc_ins/cpu_core/register_file/registers_reg[6][17]/CLR
                            (recovery check against rising-edge clock clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.386ns  (logic 1.523ns (11.377%)  route 11.863ns (88.623%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.231ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.208ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R14                  IBUF (Prop_ibuf_I_O)         1.418     1.418 r  rst_n_IBUF_inst/O
                         net (fo=10, routed)          3.324     4.742    soc_ins/cpu_core/register_file/rst_n_IBUF
    SLICE_X10Y99         LUT1 (Prop_lut1_I0_O)        0.105     4.847 f  soc_ins/cpu_core/register_file/registers[1][31]_i_2/O
                         net (fo=1695, routed)        8.539    13.386    soc_ins/cpu_core/register_file/rst_n
    SLICE_X18Y120        FDCE                                         f  soc_ins/cpu_core/register_file/registers_reg[6][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.004     1.004    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.057    -5.054 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.352    -3.701    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.624 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        1.393    -2.231    soc_ins/cpu_core/register_file/clk_out100
    SLICE_X18Y120        FDCE                                         r  soc_ins/cpu_core/register_file/registers_reg[6][17]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            soc_ins/cpu_core/register_file/registers_reg[6][25]/CLR
                            (recovery check against rising-edge clock clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.386ns  (logic 1.523ns (11.377%)  route 11.863ns (88.623%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.231ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.208ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R14                  IBUF (Prop_ibuf_I_O)         1.418     1.418 r  rst_n_IBUF_inst/O
                         net (fo=10, routed)          3.324     4.742    soc_ins/cpu_core/register_file/rst_n_IBUF
    SLICE_X10Y99         LUT1 (Prop_lut1_I0_O)        0.105     4.847 f  soc_ins/cpu_core/register_file/registers[1][31]_i_2/O
                         net (fo=1695, routed)        8.539    13.386    soc_ins/cpu_core/register_file/rst_n
    SLICE_X18Y120        FDCE                                         f  soc_ins/cpu_core/register_file/registers_reg[6][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.004     1.004    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.057    -5.054 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.352    -3.701    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.624 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        1.393    -2.231    soc_ins/cpu_core/register_file/clk_out100
    SLICE_X18Y120        FDCE                                         r  soc_ins/cpu_core/register_file/registers_reg[6][25]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            soc_ins/cpu_core/register_file/registers_reg[24][17]/CLR
                            (recovery check against rising-edge clock clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.383ns  (logic 1.523ns (11.381%)  route 11.860ns (88.619%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.231ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.208ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R14                  IBUF (Prop_ibuf_I_O)         1.418     1.418 r  rst_n_IBUF_inst/O
                         net (fo=10, routed)          3.324     4.742    soc_ins/cpu_core/register_file/rst_n_IBUF
    SLICE_X10Y99         LUT1 (Prop_lut1_I0_O)        0.105     4.847 f  soc_ins/cpu_core/register_file/registers[1][31]_i_2/O
                         net (fo=1695, routed)        8.535    13.383    soc_ins/cpu_core/register_file/rst_n
    SLICE_X19Y120        FDCE                                         f  soc_ins/cpu_core/register_file/registers_reg[24][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.004     1.004    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.057    -5.054 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.352    -3.701    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.624 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        1.393    -2.231    soc_ins/cpu_core/register_file/clk_out100
    SLICE_X19Y120        FDCE                                         r  soc_ins/cpu_core/register_file/registers_reg[24][17]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            soc_ins/cpu_core/register_file/registers_reg[10][22]/CLR
                            (recovery check against rising-edge clock clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.352ns  (logic 1.523ns (11.406%)  route 11.829ns (88.594%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.233ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.208ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R14                  IBUF (Prop_ibuf_I_O)         1.418     1.418 r  rst_n_IBUF_inst/O
                         net (fo=10, routed)          3.324     4.742    soc_ins/cpu_core/register_file/rst_n_IBUF
    SLICE_X10Y99         LUT1 (Prop_lut1_I0_O)        0.105     4.847 f  soc_ins/cpu_core/register_file/registers[1][31]_i_2/O
                         net (fo=1695, routed)        8.505    13.352    soc_ins/cpu_core/register_file/rst_n
    SLICE_X18Y121        FDCE                                         f  soc_ins/cpu_core/register_file/registers_reg[10][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.004     1.004    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.057    -5.054 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.352    -3.701    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.624 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        1.391    -2.233    soc_ins/cpu_core/register_file/clk_out100
    SLICE_X18Y121        FDCE                                         r  soc_ins/cpu_core/register_file/registers_reg[10][22]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            soc_ins/cpu_core/register_file/registers_reg[10][23]/CLR
                            (recovery check against rising-edge clock clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.352ns  (logic 1.523ns (11.406%)  route 11.829ns (88.594%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.233ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.208ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R14                  IBUF (Prop_ibuf_I_O)         1.418     1.418 r  rst_n_IBUF_inst/O
                         net (fo=10, routed)          3.324     4.742    soc_ins/cpu_core/register_file/rst_n_IBUF
    SLICE_X10Y99         LUT1 (Prop_lut1_I0_O)        0.105     4.847 f  soc_ins/cpu_core/register_file/registers[1][31]_i_2/O
                         net (fo=1695, routed)        8.505    13.352    soc_ins/cpu_core/register_file/rst_n
    SLICE_X18Y121        FDCE                                         f  soc_ins/cpu_core/register_file/registers_reg[10][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.004     1.004    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.057    -5.054 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.352    -3.701    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.624 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        1.391    -2.233    soc_ins/cpu_core/register_file/clk_out100
    SLICE_X18Y121        FDCE                                         r  soc_ins/cpu_core/register_file/registers_reg[10][23]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            soc_ins/cpu_core/register_file/registers_reg[10][25]/CLR
                            (recovery check against rising-edge clock clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.352ns  (logic 1.523ns (11.406%)  route 11.829ns (88.594%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.233ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.208ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R14                  IBUF (Prop_ibuf_I_O)         1.418     1.418 r  rst_n_IBUF_inst/O
                         net (fo=10, routed)          3.324     4.742    soc_ins/cpu_core/register_file/rst_n_IBUF
    SLICE_X10Y99         LUT1 (Prop_lut1_I0_O)        0.105     4.847 f  soc_ins/cpu_core/register_file/registers[1][31]_i_2/O
                         net (fo=1695, routed)        8.505    13.352    soc_ins/cpu_core/register_file/rst_n
    SLICE_X18Y121        FDCE                                         f  soc_ins/cpu_core/register_file/registers_reg[10][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.004     1.004    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.057    -5.054 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.352    -3.701    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.624 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        1.391    -2.233    soc_ins/cpu_core/register_file/clk_out100
    SLICE_X18Y121        FDCE                                         r  soc_ins/cpu_core/register_file/registers_reg[10][25]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            soc_ins/cpu_core/register_file/registers_reg[10][26]/CLR
                            (recovery check against rising-edge clock clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.352ns  (logic 1.523ns (11.406%)  route 11.829ns (88.594%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.233ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.208ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R14                  IBUF (Prop_ibuf_I_O)         1.418     1.418 r  rst_n_IBUF_inst/O
                         net (fo=10, routed)          3.324     4.742    soc_ins/cpu_core/register_file/rst_n_IBUF
    SLICE_X10Y99         LUT1 (Prop_lut1_I0_O)        0.105     4.847 f  soc_ins/cpu_core/register_file/registers[1][31]_i_2/O
                         net (fo=1695, routed)        8.505    13.352    soc_ins/cpu_core/register_file/rst_n
    SLICE_X18Y121        FDCE                                         f  soc_ins/cpu_core/register_file/registers_reg[10][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.004     1.004    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.057    -5.054 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.352    -3.701    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.624 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        1.391    -2.233    soc_ins/cpu_core/register_file/clk_out100
    SLICE_X18Y121        FDCE                                         r  soc_ins/cpu_core/register_file/registers_reg[10][26]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            soc_ins/cpu_core/register_file/registers_reg[10][31]/CLR
                            (recovery check against rising-edge clock clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.352ns  (logic 1.523ns (11.406%)  route 11.829ns (88.594%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.233ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.208ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R14                  IBUF (Prop_ibuf_I_O)         1.418     1.418 r  rst_n_IBUF_inst/O
                         net (fo=10, routed)          3.324     4.742    soc_ins/cpu_core/register_file/rst_n_IBUF
    SLICE_X10Y99         LUT1 (Prop_lut1_I0_O)        0.105     4.847 f  soc_ins/cpu_core/register_file/registers[1][31]_i_2/O
                         net (fo=1695, routed)        8.505    13.352    soc_ins/cpu_core/register_file/rst_n
    SLICE_X18Y121        FDCE                                         f  soc_ins/cpu_core/register_file/registers_reg[10][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.004     1.004    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.057    -5.054 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.352    -3.701    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.624 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        1.391    -2.233    soc_ins/cpu_core/register_file/clk_out100
    SLICE_X18Y121        FDCE                                         r  soc_ins/cpu_core/register_file/registers_reg[10][31]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            soc_ins/cpu_core/register_file/registers_reg[26][25]/CLR
                            (recovery check against rising-edge clock clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.349ns  (logic 1.523ns (11.409%)  route 11.826ns (88.591%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.233ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.208ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R14                  IBUF (Prop_ibuf_I_O)         1.418     1.418 r  rst_n_IBUF_inst/O
                         net (fo=10, routed)          3.324     4.742    soc_ins/cpu_core/register_file/rst_n_IBUF
    SLICE_X10Y99         LUT1 (Prop_lut1_I0_O)        0.105     4.847 f  soc_ins/cpu_core/register_file/registers[1][31]_i_2/O
                         net (fo=1695, routed)        8.501    13.349    soc_ins/cpu_core/register_file/rst_n
    SLICE_X19Y121        FDCE                                         f  soc_ins/cpu_core/register_file/registers_reg[26][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.004     1.004    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.057    -5.054 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.352    -3.701    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.624 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        1.391    -2.233    soc_ins/cpu_core/register_file/clk_out100
    SLICE_X19Y121        FDCE                                         r  soc_ins/cpu_core/register_file/registers_reg[26][25]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            soc_ins/cpu_core/register_file/registers_reg[14][22]/CLR
                            (recovery check against rising-edge clock clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.259ns  (logic 1.523ns (11.486%)  route 11.736ns (88.514%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.233ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.208ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R14                  IBUF (Prop_ibuf_I_O)         1.418     1.418 r  rst_n_IBUF_inst/O
                         net (fo=10, routed)          3.324     4.742    soc_ins/cpu_core/register_file/rst_n_IBUF
    SLICE_X10Y99         LUT1 (Prop_lut1_I0_O)        0.105     4.847 f  soc_ins/cpu_core/register_file/registers[1][31]_i_2/O
                         net (fo=1695, routed)        8.412    13.259    soc_ins/cpu_core/register_file/rst_n
    SLICE_X18Y122        FDCE                                         f  soc_ins/cpu_core/register_file/registers_reg[14][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.004     1.004    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.057    -5.054 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.352    -3.701    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.624 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        1.391    -2.233    soc_ins/cpu_core/register_file/clk_out100
    SLICE_X18Y122        FDCE                                         r  soc_ins/cpu_core/register_file/registers_reg[14][22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            soc_ins/uart_receiver/rxd_reg_0_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.817ns  (logic 0.270ns (33.084%)  route 0.547ns (66.916%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.269ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    G18                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  uart_rx_IBUF_inst/O
                         net (fo=1, routed)           0.547     0.817    soc_ins/uart_receiver/uart_rx
    SLICE_X9Y98          FDSE                                         r  soc_ins/uart_receiver/rxd_reg_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.480     0.480    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.662 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -2.133    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        0.834    -1.269    soc_ins/uart_receiver/clk_out100
    SLICE_X9Y98          FDSE                                         r  soc_ins/uart_receiver/rxd_reg_0_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            soc_ins/mem_ctrl/spi_master_inst/initialized_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.948ns  (logic 0.300ns (15.393%)  route 1.648ns (84.607%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.181ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R14                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  rst_n_IBUF_inst/O
                         net (fo=10, routed)          1.648     1.903    soc_ins/mem_ctrl/spi_master_inst/rst_n_IBUF
    SLICE_X8Y101         LUT3 (Prop_lut3_I0_O)        0.045     1.948 r  soc_ins/mem_ctrl/spi_master_inst/initialized_i_1/O
                         net (fo=1, routed)           0.000     1.948    soc_ins/mem_ctrl/spi_master_inst/initialized_i_1_n_0
    SLICE_X8Y101         FDRE                                         r  soc_ins/mem_ctrl/spi_master_inst/initialized_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.480     0.480    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.662 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -2.133    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        0.922    -1.181    soc_ins/mem_ctrl/spi_master_inst/clk_out100
    SLICE_X8Y101         FDRE                                         r  soc_ins/mem_ctrl/spi_master_inst/initialized_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            soc_ins/uart_transmitter/txd_reg_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.995ns  (logic 0.303ns (15.179%)  route 1.692ns (84.821%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R14                  IBUF (Prop_ibuf_I_O)         0.255     0.255 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          1.518     1.773    soc_ins/uart_transmitter/rst_n_IBUF
    SLICE_X10Y97         LUT3 (Prop_lut3_I2_O)        0.048     1.821 r  soc_ins/uart_transmitter/txd_reg_i_1/O
                         net (fo=1, routed)           0.174     1.995    soc_ins/uart_transmitter/txd_reg_i_1_n_0
    SLICE_X10Y96         FDSE                                         r  soc_ins/uart_transmitter/txd_reg_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.480     0.480    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.662 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -2.133    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        0.833    -1.270    soc_ins/uart_transmitter/clk_out100
    SLICE_X10Y96         FDSE                                         r  soc_ins/uart_transmitter/txd_reg_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            soc_ins/uart_receiver/bit_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.996ns  (logic 0.300ns (15.019%)  route 1.696ns (84.981%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.269ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R14                  IBUF (Prop_ibuf_I_O)         0.255     0.255 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          1.518     1.773    soc_ins/uart_receiver/rst_n_IBUF
    SLICE_X10Y97         LUT3 (Prop_lut3_I2_O)        0.045     1.818 r  soc_ins/uart_receiver/bit_counter[3]_i_1__0/O
                         net (fo=4, routed)           0.178     1.996    soc_ins/uart_receiver/bit_counter[3]_i_1__0_n_0
    SLICE_X8Y97          FDRE                                         r  soc_ins/uart_receiver/bit_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.480     0.480    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.662 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -2.133    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        0.834    -1.269    soc_ins/uart_receiver/clk_out100
    SLICE_X8Y97          FDRE                                         r  soc_ins/uart_receiver/bit_counter_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            soc_ins/uart_receiver/bit_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.996ns  (logic 0.300ns (15.019%)  route 1.696ns (84.981%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.269ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R14                  IBUF (Prop_ibuf_I_O)         0.255     0.255 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          1.518     1.773    soc_ins/uart_receiver/rst_n_IBUF
    SLICE_X10Y97         LUT3 (Prop_lut3_I2_O)        0.045     1.818 r  soc_ins/uart_receiver/bit_counter[3]_i_1__0/O
                         net (fo=4, routed)           0.178     1.996    soc_ins/uart_receiver/bit_counter[3]_i_1__0_n_0
    SLICE_X8Y97          FDRE                                         r  soc_ins/uart_receiver/bit_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.480     0.480    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.662 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -2.133    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        0.834    -1.269    soc_ins/uart_receiver/clk_out100
    SLICE_X8Y97          FDRE                                         r  soc_ins/uart_receiver/bit_counter_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            soc_ins/uart_receiver/bit_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.996ns  (logic 0.300ns (15.019%)  route 1.696ns (84.981%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.269ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R14                  IBUF (Prop_ibuf_I_O)         0.255     0.255 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          1.518     1.773    soc_ins/uart_receiver/rst_n_IBUF
    SLICE_X10Y97         LUT3 (Prop_lut3_I2_O)        0.045     1.818 r  soc_ins/uart_receiver/bit_counter[3]_i_1__0/O
                         net (fo=4, routed)           0.178     1.996    soc_ins/uart_receiver/bit_counter[3]_i_1__0_n_0
    SLICE_X8Y97          FDRE                                         r  soc_ins/uart_receiver/bit_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.480     0.480    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.662 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -2.133    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        0.834    -1.269    soc_ins/uart_receiver/clk_out100
    SLICE_X8Y97          FDRE                                         r  soc_ins/uart_receiver/bit_counter_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            soc_ins/uart_receiver/bit_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.996ns  (logic 0.300ns (15.019%)  route 1.696ns (84.981%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.269ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R14                  IBUF (Prop_ibuf_I_O)         0.255     0.255 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          1.518     1.773    soc_ins/uart_receiver/rst_n_IBUF
    SLICE_X10Y97         LUT3 (Prop_lut3_I2_O)        0.045     1.818 r  soc_ins/uart_receiver/bit_counter[3]_i_1__0/O
                         net (fo=4, routed)           0.178     1.996    soc_ins/uart_receiver/bit_counter[3]_i_1__0_n_0
    SLICE_X8Y97          FDRE                                         r  soc_ins/uart_receiver/bit_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.480     0.480    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.662 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -2.133    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        0.834    -1.269    soc_ins/uart_receiver/clk_out100
    SLICE_X8Y97          FDRE                                         r  soc_ins/uart_receiver/bit_counter_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            soc_ins/mem_ctrl/uart_tx_data_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.070ns  (logic 0.300ns (14.480%)  route 1.771ns (85.520%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.182ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R14                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  rst_n_IBUF_inst/O
                         net (fo=10, routed)          1.569     1.824    soc_ins/cpu_core/rst_n_IBUF
    SLICE_X12Y102        LUT6 (Prop_lut6_I1_O)        0.045     1.869 r  soc_ins/cpu_core/uart_tx_data_reg[7]_i_1/O
                         net (fo=8, routed)           0.202     2.070    soc_ins/mem_ctrl/uart_tx_data_reg_reg[7]_2[0]
    SLICE_X13Y100        FDRE                                         r  soc_ins/mem_ctrl/uart_tx_data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.480     0.480    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.662 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -2.133    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        0.921    -1.182    soc_ins/mem_ctrl/clk_out100
    SLICE_X13Y100        FDRE                                         r  soc_ins/mem_ctrl/uart_tx_data_reg_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            soc_ins/mem_ctrl/uart_tx_data_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.070ns  (logic 0.300ns (14.480%)  route 1.771ns (85.520%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.182ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R14                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  rst_n_IBUF_inst/O
                         net (fo=10, routed)          1.569     1.824    soc_ins/cpu_core/rst_n_IBUF
    SLICE_X12Y102        LUT6 (Prop_lut6_I1_O)        0.045     1.869 r  soc_ins/cpu_core/uart_tx_data_reg[7]_i_1/O
                         net (fo=8, routed)           0.202     2.070    soc_ins/mem_ctrl/uart_tx_data_reg_reg[7]_2[0]
    SLICE_X13Y100        FDRE                                         r  soc_ins/mem_ctrl/uart_tx_data_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.480     0.480    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.662 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -2.133    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        0.921    -1.182    soc_ins/mem_ctrl/clk_out100
    SLICE_X13Y100        FDRE                                         r  soc_ins/mem_ctrl/uart_tx_data_reg_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            soc_ins/mem_ctrl/uart_tx_data_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.070ns  (logic 0.300ns (14.480%)  route 1.771ns (85.520%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.182ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R14                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  rst_n_IBUF_inst/O
                         net (fo=10, routed)          1.569     1.824    soc_ins/cpu_core/rst_n_IBUF
    SLICE_X12Y102        LUT6 (Prop_lut6_I1_O)        0.045     1.869 r  soc_ins/cpu_core/uart_tx_data_reg[7]_i_1/O
                         net (fo=8, routed)           0.202     2.070    soc_ins/mem_ctrl/uart_tx_data_reg_reg[7]_2[0]
    SLICE_X13Y100        FDRE                                         r  soc_ins/mem_ctrl/uart_tx_data_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.480     0.480    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.662 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -2.133    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        0.921    -1.182    soc_ins/mem_ctrl/clk_out100
    SLICE_X13Y100        FDRE                                         r  soc_ins/mem_ctrl/uart_tx_data_reg_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out100_clk_wiz_0
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_ins/cpu_core/ex_mem_result_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            flash_cs_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.865ns  (logic 4.691ns (47.557%)  route 5.173ns (52.443%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.065     1.065    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -5.921    -4.856 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.421    -3.436    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        1.518    -1.837    soc_ins/cpu_core/clk_out100
    SLICE_X13Y111        FDCE                                         r  soc_ins/cpu_core/ex_mem_result_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y111        FDCE (Prop_fdce_C_Q)         0.379    -1.458 r  soc_ins/cpu_core/ex_mem_result_reg[19]/Q
                         net (fo=3, routed)           1.473     0.015    soc_ins/cpu_core/core_mem_addr[19]
    SLICE_X14Y109        LUT6 (Prop_lut6_I1_O)        0.105     0.120 r  soc_ins/cpu_core/flash_cs_n_OBUF_inst_i_4/O
                         net (fo=3, routed)           0.593     0.713    soc_ins/cpu_core/flash_cs_n_OBUF_inst_i_4_n_0
    SLICE_X11Y108        LUT4 (Prop_lut4_I0_O)        0.105     0.818 f  soc_ins/cpu_core/flash_cs_n_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.681     1.499    soc_ins/cpu_core/flash_cs_n_OBUF_inst_i_3_n_0
    SLICE_X8Y108         LUT6 (Prop_lut6_I4_O)        0.105     1.604 r  soc_ins/cpu_core/flash_cs_n_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.426     4.031    flash_cs_n_OBUF
    L20                  OBUF (Prop_obuf_I_O)         3.997     8.028 r  flash_cs_n_OBUF_inst/O
                         net (fo=0)                   0.000     8.028    flash_cs_n
    L20                                                               r  flash_cs_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_ins/cpu_core/ex_mem_result_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            ram_cs_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.454ns  (logic 4.702ns (49.730%)  route 4.753ns (50.270%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.065     1.065    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -5.921    -4.856 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.421    -3.436    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        1.518    -1.837    soc_ins/cpu_core/clk_out100
    SLICE_X13Y111        FDCE                                         r  soc_ins/cpu_core/ex_mem_result_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y111        FDCE (Prop_fdce_C_Q)         0.379    -1.458 f  soc_ins/cpu_core/ex_mem_result_reg[19]/Q
                         net (fo=3, routed)           1.473     0.015    soc_ins/cpu_core/core_mem_addr[19]
    SLICE_X14Y109        LUT6 (Prop_lut6_I1_O)        0.105     0.120 f  soc_ins/cpu_core/flash_cs_n_OBUF_inst_i_4/O
                         net (fo=3, routed)           0.593     0.713    soc_ins/cpu_core/flash_cs_n_OBUF_inst_i_4_n_0
    SLICE_X11Y108        LUT4 (Prop_lut4_I0_O)        0.105     0.818 r  soc_ins/cpu_core/flash_cs_n_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.675     1.493    soc_ins/cpu_core/flash_cs_n_OBUF_inst_i_3_n_0
    SLICE_X8Y108         LUT6 (Prop_lut6_I4_O)        0.105     1.598 r  soc_ins/cpu_core/ram_cs_n_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.012     3.610    ram_cs_n_OBUF
    H15                  OBUF (Prop_obuf_I_O)         4.008     7.618 r  ram_cs_n_OBUF_inst/O
                         net (fo=0)                   0.000     7.618    ram_cs_n
    H15                                                               r  ram_cs_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_ins/mem_ctrl/spi_master_inst/spi_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            spi_sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.558ns  (logic 4.396ns (67.032%)  route 2.162ns (32.968%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.065     1.065    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -5.921    -4.856 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.421    -3.436    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        1.523    -1.832    soc_ins/mem_ctrl/spi_master_inst/clk_out100
    SLICE_X11Y103        FDCE                                         r  soc_ins/mem_ctrl/spi_master_inst/spi_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y103        FDCE (Prop_fdce_C_Q)         0.379    -1.453 r  soc_ins/mem_ctrl/spi_master_inst/spi_clk_reg/Q
                         net (fo=4, routed)           2.162     0.710    spi_sclk_OBUF
    H22                  OBUF (Prop_obuf_I_O)         4.017     4.727 r  spi_sclk_OBUF_inst/O
                         net (fo=0)                   0.000     4.727    spi_sclk
    H22                                                               r  spi_sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_ins/mem_ctrl/spi_master_inst/spi_mosi_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            spi_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.427ns  (logic 4.448ns (69.200%)  route 1.980ns (30.800%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.065     1.065    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -5.921    -4.856 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.421    -3.436    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        1.523    -1.832    soc_ins/mem_ctrl/spi_master_inst/clk_out100
    SLICE_X10Y102        FDCE                                         r  soc_ins/mem_ctrl/spi_master_inst/spi_mosi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDCE (Prop_fdce_C_Q)         0.433    -1.399 r  soc_ins/mem_ctrl/spi_master_inst/spi_mosi_reg/Q
                         net (fo=1, routed)           1.980     0.581    spi_mosi_OBUF
    J22                  OBUF (Prop_obuf_I_O)         4.015     4.596 r  spi_mosi_OBUF_inst/O
                         net (fo=0)                   0.000     4.596    spi_mosi
    J22                                                               r  spi_mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_ins/mem_ctrl/gpio_reg_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            gpio_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.315ns  (logic 3.675ns (58.199%)  route 2.640ns (41.801%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.065     1.065    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -5.921    -4.856 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.421    -3.436    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        1.359    -1.995    soc_ins/mem_ctrl/clk_out100
    SLICE_X13Y99         FDCE                                         r  soc_ins/mem_ctrl/gpio_reg_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDCE (Prop_fdce_C_Q)         0.379    -1.616 r  soc_ins/mem_ctrl/gpio_reg_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           2.640     1.023    lopt
    N22                  OBUF (Prop_obuf_I_O)         3.296     4.319 r  gpio_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.319    gpio_out[0]
    N22                                                               r  gpio_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_ins/cpu_core/error_flag_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            error_flag
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.085ns  (logic 3.654ns (60.043%)  route 2.431ns (39.957%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.065     1.065    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -5.921    -4.856 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.421    -3.436    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        1.519    -1.836    soc_ins/cpu_core/clk_out100
    SLICE_X20Y107        FDCE                                         r  soc_ins/cpu_core/error_flag_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y107        FDCE (Prop_fdce_C_Q)         0.379    -1.457 r  soc_ins/cpu_core/error_flag_reg_reg/Q
                         net (fo=2, routed)           2.431     0.975    error_flag_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.275     4.250 r  error_flag_OBUF_inst/O
                         net (fo=0)                   0.000     4.250    error_flag
    J15                                                               r  error_flag (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_ins/mem_ctrl/gpio_reg_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            gpio_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.013ns  (logic 3.725ns (61.953%)  route 2.288ns (38.047%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.065     1.065    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -5.921    -4.856 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.421    -3.436    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        1.359    -1.995    soc_ins/mem_ctrl/clk_out100
    SLICE_X12Y99         FDCE                                         r  soc_ins/mem_ctrl/gpio_reg_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDCE (Prop_fdce_C_Q)         0.433    -1.562 r  soc_ins/mem_ctrl/gpio_reg_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.288     0.725    lopt_1
    M22                  OBUF (Prop_obuf_I_O)         3.292     4.017 r  gpio_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.017    gpio_out[1]
    M22                                                               r  gpio_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_ins/mem_ctrl/gpio_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            gpio_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.699ns  (logic 3.713ns (65.146%)  route 1.986ns (34.854%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.065     1.065    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -5.921    -4.856 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.421    -3.436    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        1.359    -1.995    soc_ins/mem_ctrl/clk_out100
    SLICE_X12Y99         FDCE                                         r  soc_ins/mem_ctrl/gpio_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDCE (Prop_fdce_C_Q)         0.433    -1.562 r  soc_ins/mem_ctrl/gpio_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.986     0.424    lopt_3
    H18                  OBUF (Prop_obuf_I_O)         3.280     3.704 r  gpio_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.704    gpio_out[3]
    H18                                                               r  gpio_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_ins/mem_ctrl/gpio_reg_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            gpio_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.677ns  (logic 3.714ns (65.421%)  route 1.963ns (34.579%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.065     1.065    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -5.921    -4.856 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.421    -3.436    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        1.359    -1.995    soc_ins/mem_ctrl/clk_out100
    SLICE_X12Y99         FDCE                                         r  soc_ins/mem_ctrl/gpio_reg_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDCE (Prop_fdce_C_Q)         0.433    -1.562 r  soc_ins/mem_ctrl/gpio_reg_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.963     0.401    lopt_2
    H17                  OBUF (Prop_obuf_I_O)         3.281     3.682 r  gpio_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.682    gpio_out[2]
    H17                                                               r  gpio_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_ins/mem_ctrl/gpio_reg_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            gpio_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.642ns  (logic 3.723ns (65.993%)  route 1.919ns (34.007%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.065     1.065    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -5.921    -4.856 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.421    -3.436    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        1.359    -1.995    soc_ins/mem_ctrl/clk_out100
    SLICE_X12Y99         FDCE                                         r  soc_ins/mem_ctrl/gpio_reg_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDCE (Prop_fdce_C_Q)         0.433    -1.562 r  soc_ins/mem_ctrl/gpio_reg_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.919     0.356    lopt_4
    H14                  OBUF (Prop_obuf_I_O)         3.290     3.647 r  gpio_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.647    gpio_out[4]
    H14                                                               r  gpio_out[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_ins/uart_transmitter/txd_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.918ns  (logic 1.419ns (73.967%)  route 0.499ns (26.033%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.440     0.440    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.360    -1.919 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.433    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        0.564    -0.844    soc_ins/uart_transmitter/clk_out100
    SLICE_X10Y96         FDSE                                         r  soc_ins/uart_transmitter/txd_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y96         FDSE (Prop_fdse_C_Q)         0.164    -0.680 r  soc_ins/uart_transmitter/txd_reg_reg/Q
                         net (fo=1, routed)           0.499    -0.180    uart_tx_OBUF
    G17                  OBUF (Prop_obuf_I_O)         1.255     1.075 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.075    uart_tx
    G17                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_ins/mem_ctrl/gpio_reg_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            gpio_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.049ns  (logic 1.410ns (68.784%)  route 0.640ns (31.216%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.440     0.440    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.360    -1.919 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.433    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        0.565    -0.843    soc_ins/mem_ctrl/clk_out100
    SLICE_X12Y99         FDCE                                         r  soc_ins/mem_ctrl/gpio_reg_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.679 r  soc_ins/mem_ctrl/gpio_reg_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.640    -0.039    lopt_4
    H14                  OBUF (Prop_obuf_I_O)         1.246     1.207 r  gpio_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.207    gpio_out[4]
    H14                                                               r  gpio_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_ins/mem_ctrl/gpio_reg_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            gpio_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.052ns  (logic 1.400ns (68.226%)  route 0.652ns (31.774%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.440     0.440    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.360    -1.919 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.433    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        0.565    -0.843    soc_ins/mem_ctrl/clk_out100
    SLICE_X12Y99         FDCE                                         r  soc_ins/mem_ctrl/gpio_reg_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.679 r  soc_ins/mem_ctrl/gpio_reg_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.652    -0.027    lopt_2
    H17                  OBUF (Prop_obuf_I_O)         1.236     1.210 r  gpio_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.210    gpio_out[2]
    H17                                                               r  gpio_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_ins/mem_ctrl/gpio_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            gpio_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.077ns  (logic 1.399ns (67.344%)  route 0.678ns (32.656%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.440     0.440    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.360    -1.919 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.433    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        0.565    -0.843    soc_ins/mem_ctrl/clk_out100
    SLICE_X12Y99         FDCE                                         r  soc_ins/mem_ctrl/gpio_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.679 r  soc_ins/mem_ctrl/gpio_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.678    -0.000    lopt_3
    H18                  OBUF (Prop_obuf_I_O)         1.235     1.235 r  gpio_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.235    gpio_out[3]
    H18                                                               r  gpio_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_ins/mem_ctrl/gpio_reg_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            gpio_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.255ns  (logic 1.411ns (62.584%)  route 0.844ns (37.416%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.440     0.440    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.360    -1.919 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.433    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        0.565    -0.843    soc_ins/mem_ctrl/clk_out100
    SLICE_X12Y99         FDCE                                         r  soc_ins/mem_ctrl/gpio_reg_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.679 r  soc_ins/mem_ctrl/gpio_reg_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.844     0.165    lopt_1
    M22                  OBUF (Prop_obuf_I_O)         1.247     1.412 r  gpio_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.412    gpio_out[1]
    M22                                                               r  gpio_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_ins/cpu_core/error_flag_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            error_flag
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.271ns  (logic 1.371ns (60.385%)  route 0.899ns (39.615%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.440     0.440    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.360    -1.919 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.433    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        0.644    -0.763    soc_ins/cpu_core/clk_out100
    SLICE_X20Y107        FDCE                                         r  soc_ins/cpu_core/error_flag_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.622 r  soc_ins/cpu_core/error_flag_reg_reg/Q
                         net (fo=2, routed)           0.899     0.277    error_flag_OBUF
    J15                  OBUF (Prop_obuf_I_O)         1.230     1.507 r  error_flag_OBUF_inst/O
                         net (fo=0)                   0.000     1.507    error_flag
    J15                                                               r  error_flag (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_ins/mem_ctrl/gpio_reg_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            gpio_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.400ns  (logic 1.392ns (58.012%)  route 1.008ns (41.988%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.440     0.440    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.360    -1.919 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.433    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        0.565    -0.843    soc_ins/mem_ctrl/clk_out100
    SLICE_X13Y99         FDCE                                         r  soc_ins/mem_ctrl/gpio_reg_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.702 r  soc_ins/mem_ctrl/gpio_reg_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.008     0.306    lopt
    N22                  OBUF (Prop_obuf_I_O)         1.251     1.557 r  gpio_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.557    gpio_out[0]
    N22                                                               r  gpio_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_ins/mem_ctrl/spi_master_inst/spi_mosi_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            spi_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.789ns  (logic 3.119ns (82.302%)  route 0.671ns (17.698%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.440     0.440    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.360    -1.919 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.433    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        0.647    -0.760    soc_ins/mem_ctrl/spi_master_inst/clk_out100
    SLICE_X10Y102        FDCE                                         r  soc_ins/mem_ctrl/spi_master_inst/spi_mosi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDCE (Prop_fdce_C_Q)         0.164    -0.596 r  soc_ins/mem_ctrl/spi_master_inst/spi_mosi_reg/Q
                         net (fo=1, routed)           0.671     0.074    spi_mosi_OBUF
    J22                  OBUF (Prop_obuf_I_O)         2.955     3.029 r  spi_mosi_OBUF_inst/O
                         net (fo=0)                   0.000     3.029    spi_mosi
    J22                                                               r  spi_mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_ins/mem_ctrl/spi_master_inst/spi_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            spi_sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.876ns  (logic 3.098ns (79.926%)  route 0.778ns (20.074%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.440     0.440    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.360    -1.919 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.433    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        0.646    -0.761    soc_ins/mem_ctrl/spi_master_inst/clk_out100
    SLICE_X11Y103        FDCE                                         r  soc_ins/mem_ctrl/spi_master_inst/spi_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.620 r  soc_ins/mem_ctrl/spi_master_inst/spi_clk_reg/Q
                         net (fo=4, routed)           0.778     0.158    spi_sclk_OBUF
    H22                  OBUF (Prop_obuf_I_O)         2.957     3.115 r  spi_sclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.115    spi_sclk
    H22                                                               r  spi_sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_ins/mem_ctrl/spi_is_instr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            ram_cs_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.984ns  (logic 3.134ns (78.658%)  route 0.850ns (21.342%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.440     0.440    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.360    -1.919 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.433    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        0.645    -0.762    soc_ins/mem_ctrl/clk_out100
    SLICE_X11Y107        FDCE                                         r  soc_ins/mem_ctrl/spi_is_instr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.621 r  soc_ins/mem_ctrl/spi_is_instr_reg/Q
                         net (fo=6, routed)           0.172    -0.450    soc_ins/cpu_core/flash_cs_n
    SLICE_X8Y108         LUT6 (Prop_lut6_I0_O)        0.045    -0.405 r  soc_ins/cpu_core/ram_cs_n_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.679     0.274    ram_cs_n_OBUF
    H15                  OBUF (Prop_obuf_I_O)         2.948     3.222 r  ram_cs_n_OBUF_inst/O
                         net (fo=0)                   0.000     3.222    ram_cs_n
    H15                                                               r  ram_cs_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out100_clk_wiz_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            soc_ins/mem_ctrl/spi_master_inst/shift_reg_in_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.680ns  (logic 1.514ns (41.131%)  route 2.166ns (58.869%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.221ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    L19                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  spi_miso_IBUF_inst/O
                         net (fo=1, routed)           2.166     3.575    soc_ins/mem_ctrl/spi_master_inst/spi_miso_IBUF
    SLICE_X13Y104        LUT2 (Prop_lut2_I1_O)        0.105     3.680 r  soc_ins/mem_ctrl/spi_master_inst/shift_reg_in[0]_i_1/O
                         net (fo=1, routed)           0.000     3.680    soc_ins/mem_ctrl/spi_master_inst/shift_reg_in[0]_i_1_n_0
    SLICE_X13Y104        FDCE                                         r  soc_ins/mem_ctrl/spi_master_inst/shift_reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.004     1.004    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.057    -5.054 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.352    -3.701    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.624 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        1.403    -2.221    soc_ins/mem_ctrl/spi_master_inst/clk_out100
    SLICE_X13Y104        FDCE                                         r  soc_ins/mem_ctrl/spi_master_inst/shift_reg_in_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            soc_ins/mem_ctrl/spi_master_inst/shift_reg_in_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.381ns  (logic 0.290ns (21.033%)  route 1.090ns (78.967%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.183ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    L19                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  spi_miso_IBUF_inst/O
                         net (fo=1, routed)           1.090     1.336    soc_ins/mem_ctrl/spi_master_inst/spi_miso_IBUF
    SLICE_X13Y104        LUT2 (Prop_lut2_I1_O)        0.045     1.381 r  soc_ins/mem_ctrl/spi_master_inst/shift_reg_in[0]_i_1/O
                         net (fo=1, routed)           0.000     1.381    soc_ins/mem_ctrl/spi_master_inst/shift_reg_in[0]_i_1_n_0
    SLICE_X13Y104        FDCE                                         r  soc_ins/mem_ctrl/spi_master_inst/shift_reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.480     0.480    clk_ins/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.662 r  clk_ins/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -2.133    clk_ins/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_ins/inst/clkout7_buf/O
                         net (fo=1751, routed)        0.920    -1.183    soc_ins/mem_ctrl/spi_master_inst/clk_out100
    SLICE_X13Y104        FDCE                                         r  soc_ins/mem_ctrl/spi_master_inst/shift_reg_in_reg[0]/C





