
Practica4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a470  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000100  0800a600  0800a600  0001a600  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a700  0800a700  0002006c  2**0
                  CONTENTS
  4 .ARM          00000008  0800a700  0800a700  0001a700  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a708  0800a708  0002006c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a708  0800a708  0001a708  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a70c  0800a70c  0001a70c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  0800a710  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003a30  2000006c  0800a77c  0002006c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20003a9c  0800a77c  00023a9c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002a5a3  00000000  00000000  000200df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000054bf  00000000  00000000  0004a682  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002528  00000000  00000000  0004fb48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001ce5  00000000  00000000  00052070  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002ca2e  00000000  00000000  00053d55  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002b440  00000000  00000000  00080783  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0010adc9  00000000  00000000  000abbc3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000a770  00000000  00000000  001b698c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000058  00000000  00000000  001c10fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a5e8 	.word	0x0800a5e8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	0800a5e8 	.word	0x0800a5e8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b970 	b.w	8000568 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	460f      	mov	r7, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4694      	mov	ip, r2
 80002b4:	d965      	bls.n	8000382 <__udivmoddi4+0xe2>
 80002b6:	fab2 f382 	clz	r3, r2
 80002ba:	b143      	cbz	r3, 80002ce <__udivmoddi4+0x2e>
 80002bc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002c0:	f1c3 0220 	rsb	r2, r3, #32
 80002c4:	409f      	lsls	r7, r3
 80002c6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ca:	4317      	orrs	r7, r2
 80002cc:	409c      	lsls	r4, r3
 80002ce:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002d2:	fa1f f58c 	uxth.w	r5, ip
 80002d6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002da:	0c22      	lsrs	r2, r4, #16
 80002dc:	fb0e 7711 	mls	r7, lr, r1, r7
 80002e0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002e4:	fb01 f005 	mul.w	r0, r1, r5
 80002e8:	4290      	cmp	r0, r2
 80002ea:	d90a      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ec:	eb1c 0202 	adds.w	r2, ip, r2
 80002f0:	f101 37ff 	add.w	r7, r1, #4294967295
 80002f4:	f080 811c 	bcs.w	8000530 <__udivmoddi4+0x290>
 80002f8:	4290      	cmp	r0, r2
 80002fa:	f240 8119 	bls.w	8000530 <__udivmoddi4+0x290>
 80002fe:	3902      	subs	r1, #2
 8000300:	4462      	add	r2, ip
 8000302:	1a12      	subs	r2, r2, r0
 8000304:	b2a4      	uxth	r4, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000312:	fb00 f505 	mul.w	r5, r0, r5
 8000316:	42a5      	cmp	r5, r4
 8000318:	d90a      	bls.n	8000330 <__udivmoddi4+0x90>
 800031a:	eb1c 0404 	adds.w	r4, ip, r4
 800031e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000322:	f080 8107 	bcs.w	8000534 <__udivmoddi4+0x294>
 8000326:	42a5      	cmp	r5, r4
 8000328:	f240 8104 	bls.w	8000534 <__udivmoddi4+0x294>
 800032c:	4464      	add	r4, ip
 800032e:	3802      	subs	r0, #2
 8000330:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000334:	1b64      	subs	r4, r4, r5
 8000336:	2100      	movs	r1, #0
 8000338:	b11e      	cbz	r6, 8000342 <__udivmoddi4+0xa2>
 800033a:	40dc      	lsrs	r4, r3
 800033c:	2300      	movs	r3, #0
 800033e:	e9c6 4300 	strd	r4, r3, [r6]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d908      	bls.n	800035c <__udivmoddi4+0xbc>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80ed 	beq.w	800052a <__udivmoddi4+0x28a>
 8000350:	2100      	movs	r1, #0
 8000352:	e9c6 0500 	strd	r0, r5, [r6]
 8000356:	4608      	mov	r0, r1
 8000358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035c:	fab3 f183 	clz	r1, r3
 8000360:	2900      	cmp	r1, #0
 8000362:	d149      	bne.n	80003f8 <__udivmoddi4+0x158>
 8000364:	42ab      	cmp	r3, r5
 8000366:	d302      	bcc.n	800036e <__udivmoddi4+0xce>
 8000368:	4282      	cmp	r2, r0
 800036a:	f200 80f8 	bhi.w	800055e <__udivmoddi4+0x2be>
 800036e:	1a84      	subs	r4, r0, r2
 8000370:	eb65 0203 	sbc.w	r2, r5, r3
 8000374:	2001      	movs	r0, #1
 8000376:	4617      	mov	r7, r2
 8000378:	2e00      	cmp	r6, #0
 800037a:	d0e2      	beq.n	8000342 <__udivmoddi4+0xa2>
 800037c:	e9c6 4700 	strd	r4, r7, [r6]
 8000380:	e7df      	b.n	8000342 <__udivmoddi4+0xa2>
 8000382:	b902      	cbnz	r2, 8000386 <__udivmoddi4+0xe6>
 8000384:	deff      	udf	#255	; 0xff
 8000386:	fab2 f382 	clz	r3, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	f040 8090 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000390:	1a8a      	subs	r2, r1, r2
 8000392:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000396:	fa1f fe8c 	uxth.w	lr, ip
 800039a:	2101      	movs	r1, #1
 800039c:	fbb2 f5f7 	udiv	r5, r2, r7
 80003a0:	fb07 2015 	mls	r0, r7, r5, r2
 80003a4:	0c22      	lsrs	r2, r4, #16
 80003a6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003aa:	fb0e f005 	mul.w	r0, lr, r5
 80003ae:	4290      	cmp	r0, r2
 80003b0:	d908      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b2:	eb1c 0202 	adds.w	r2, ip, r2
 80003b6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4290      	cmp	r0, r2
 80003be:	f200 80cb 	bhi.w	8000558 <__udivmoddi4+0x2b8>
 80003c2:	4645      	mov	r5, r8
 80003c4:	1a12      	subs	r2, r2, r0
 80003c6:	b2a4      	uxth	r4, r4
 80003c8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003cc:	fb07 2210 	mls	r2, r7, r0, r2
 80003d0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003d4:	fb0e fe00 	mul.w	lr, lr, r0
 80003d8:	45a6      	cmp	lr, r4
 80003da:	d908      	bls.n	80003ee <__udivmoddi4+0x14e>
 80003dc:	eb1c 0404 	adds.w	r4, ip, r4
 80003e0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x14c>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f200 80bb 	bhi.w	8000562 <__udivmoddi4+0x2c2>
 80003ec:	4610      	mov	r0, r2
 80003ee:	eba4 040e 	sub.w	r4, r4, lr
 80003f2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003f6:	e79f      	b.n	8000338 <__udivmoddi4+0x98>
 80003f8:	f1c1 0720 	rsb	r7, r1, #32
 80003fc:	408b      	lsls	r3, r1
 80003fe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000402:	ea4c 0c03 	orr.w	ip, ip, r3
 8000406:	fa05 f401 	lsl.w	r4, r5, r1
 800040a:	fa20 f307 	lsr.w	r3, r0, r7
 800040e:	40fd      	lsrs	r5, r7
 8000410:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000414:	4323      	orrs	r3, r4
 8000416:	fbb5 f8f9 	udiv	r8, r5, r9
 800041a:	fa1f fe8c 	uxth.w	lr, ip
 800041e:	fb09 5518 	mls	r5, r9, r8, r5
 8000422:	0c1c      	lsrs	r4, r3, #16
 8000424:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000428:	fb08 f50e 	mul.w	r5, r8, lr
 800042c:	42a5      	cmp	r5, r4
 800042e:	fa02 f201 	lsl.w	r2, r2, r1
 8000432:	fa00 f001 	lsl.w	r0, r0, r1
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1c 0404 	adds.w	r4, ip, r4
 800043c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000440:	f080 8088 	bcs.w	8000554 <__udivmoddi4+0x2b4>
 8000444:	42a5      	cmp	r5, r4
 8000446:	f240 8085 	bls.w	8000554 <__udivmoddi4+0x2b4>
 800044a:	f1a8 0802 	sub.w	r8, r8, #2
 800044e:	4464      	add	r4, ip
 8000450:	1b64      	subs	r4, r4, r5
 8000452:	b29d      	uxth	r5, r3
 8000454:	fbb4 f3f9 	udiv	r3, r4, r9
 8000458:	fb09 4413 	mls	r4, r9, r3, r4
 800045c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000460:	fb03 fe0e 	mul.w	lr, r3, lr
 8000464:	45a6      	cmp	lr, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1c 0404 	adds.w	r4, ip, r4
 800046c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000470:	d26c      	bcs.n	800054c <__udivmoddi4+0x2ac>
 8000472:	45a6      	cmp	lr, r4
 8000474:	d96a      	bls.n	800054c <__udivmoddi4+0x2ac>
 8000476:	3b02      	subs	r3, #2
 8000478:	4464      	add	r4, ip
 800047a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800047e:	fba3 9502 	umull	r9, r5, r3, r2
 8000482:	eba4 040e 	sub.w	r4, r4, lr
 8000486:	42ac      	cmp	r4, r5
 8000488:	46c8      	mov	r8, r9
 800048a:	46ae      	mov	lr, r5
 800048c:	d356      	bcc.n	800053c <__udivmoddi4+0x29c>
 800048e:	d053      	beq.n	8000538 <__udivmoddi4+0x298>
 8000490:	b156      	cbz	r6, 80004a8 <__udivmoddi4+0x208>
 8000492:	ebb0 0208 	subs.w	r2, r0, r8
 8000496:	eb64 040e 	sbc.w	r4, r4, lr
 800049a:	fa04 f707 	lsl.w	r7, r4, r7
 800049e:	40ca      	lsrs	r2, r1
 80004a0:	40cc      	lsrs	r4, r1
 80004a2:	4317      	orrs	r7, r2
 80004a4:	e9c6 7400 	strd	r7, r4, [r6]
 80004a8:	4618      	mov	r0, r3
 80004aa:	2100      	movs	r1, #0
 80004ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b0:	f1c3 0120 	rsb	r1, r3, #32
 80004b4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004b8:	fa20 f201 	lsr.w	r2, r0, r1
 80004bc:	fa25 f101 	lsr.w	r1, r5, r1
 80004c0:	409d      	lsls	r5, r3
 80004c2:	432a      	orrs	r2, r5
 80004c4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004c8:	fa1f fe8c 	uxth.w	lr, ip
 80004cc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004d0:	fb07 1510 	mls	r5, r7, r0, r1
 80004d4:	0c11      	lsrs	r1, r2, #16
 80004d6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004da:	fb00 f50e 	mul.w	r5, r0, lr
 80004de:	428d      	cmp	r5, r1
 80004e0:	fa04 f403 	lsl.w	r4, r4, r3
 80004e4:	d908      	bls.n	80004f8 <__udivmoddi4+0x258>
 80004e6:	eb1c 0101 	adds.w	r1, ip, r1
 80004ea:	f100 38ff 	add.w	r8, r0, #4294967295
 80004ee:	d22f      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 80004f0:	428d      	cmp	r5, r1
 80004f2:	d92d      	bls.n	8000550 <__udivmoddi4+0x2b0>
 80004f4:	3802      	subs	r0, #2
 80004f6:	4461      	add	r1, ip
 80004f8:	1b49      	subs	r1, r1, r5
 80004fa:	b292      	uxth	r2, r2
 80004fc:	fbb1 f5f7 	udiv	r5, r1, r7
 8000500:	fb07 1115 	mls	r1, r7, r5, r1
 8000504:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000508:	fb05 f10e 	mul.w	r1, r5, lr
 800050c:	4291      	cmp	r1, r2
 800050e:	d908      	bls.n	8000522 <__udivmoddi4+0x282>
 8000510:	eb1c 0202 	adds.w	r2, ip, r2
 8000514:	f105 38ff 	add.w	r8, r5, #4294967295
 8000518:	d216      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 800051a:	4291      	cmp	r1, r2
 800051c:	d914      	bls.n	8000548 <__udivmoddi4+0x2a8>
 800051e:	3d02      	subs	r5, #2
 8000520:	4462      	add	r2, ip
 8000522:	1a52      	subs	r2, r2, r1
 8000524:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000528:	e738      	b.n	800039c <__udivmoddi4+0xfc>
 800052a:	4631      	mov	r1, r6
 800052c:	4630      	mov	r0, r6
 800052e:	e708      	b.n	8000342 <__udivmoddi4+0xa2>
 8000530:	4639      	mov	r1, r7
 8000532:	e6e6      	b.n	8000302 <__udivmoddi4+0x62>
 8000534:	4610      	mov	r0, r2
 8000536:	e6fb      	b.n	8000330 <__udivmoddi4+0x90>
 8000538:	4548      	cmp	r0, r9
 800053a:	d2a9      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 800053c:	ebb9 0802 	subs.w	r8, r9, r2
 8000540:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000544:	3b01      	subs	r3, #1
 8000546:	e7a3      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000548:	4645      	mov	r5, r8
 800054a:	e7ea      	b.n	8000522 <__udivmoddi4+0x282>
 800054c:	462b      	mov	r3, r5
 800054e:	e794      	b.n	800047a <__udivmoddi4+0x1da>
 8000550:	4640      	mov	r0, r8
 8000552:	e7d1      	b.n	80004f8 <__udivmoddi4+0x258>
 8000554:	46d0      	mov	r8, sl
 8000556:	e77b      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000558:	3d02      	subs	r5, #2
 800055a:	4462      	add	r2, ip
 800055c:	e732      	b.n	80003c4 <__udivmoddi4+0x124>
 800055e:	4608      	mov	r0, r1
 8000560:	e70a      	b.n	8000378 <__udivmoddi4+0xd8>
 8000562:	4464      	add	r4, ip
 8000564:	3802      	subs	r0, #2
 8000566:	e742      	b.n	80003ee <__udivmoddi4+0x14e>

08000568 <__aeabi_idiv0>:
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop

0800056c <CreateSerialObjects>:
extern UART_HandleTypeDef huart1;
SemaphoreHandle_t xSemaphore;
QueueHandle_t xQueue;

void CreateSerialObjects()
{
 800056c:	b580      	push	{r7, lr}
 800056e:	af00      	add	r7, sp, #0
    xSemaphore = xSemaphoreCreateBinary();
 8000570:	2203      	movs	r2, #3
 8000572:	2100      	movs	r1, #0
 8000574:	2001      	movs	r0, #1
 8000576:	f006 faa1 	bl	8006abc <xQueueGenericCreate>
 800057a:	4603      	mov	r3, r0
 800057c:	4a09      	ldr	r2, [pc, #36]	; (80005a4 <CreateSerialObjects+0x38>)
 800057e:	6013      	str	r3, [r2, #0]
    xSemaphoreGive(xSemaphore);
 8000580:	4b08      	ldr	r3, [pc, #32]	; (80005a4 <CreateSerialObjects+0x38>)
 8000582:	6818      	ldr	r0, [r3, #0]
 8000584:	2300      	movs	r3, #0
 8000586:	2200      	movs	r2, #0
 8000588:	2100      	movs	r1, #0
 800058a:	f006 faf5 	bl	8006b78 <xQueueGenericSend>
    xQueue = xQueueCreate(16, sizeof(char)); // Creación de la cola para caracteres
 800058e:	2200      	movs	r2, #0
 8000590:	2101      	movs	r1, #1
 8000592:	2010      	movs	r0, #16
 8000594:	f006 fa92 	bl	8006abc <xQueueGenericCreate>
 8000598:	4603      	mov	r3, r0
 800059a:	4a03      	ldr	r2, [pc, #12]	; (80005a8 <CreateSerialObjects+0x3c>)
 800059c:	6013      	str	r3, [r2, #0]
}
 800059e:	bf00      	nop
 80005a0:	bd80      	pop	{r7, pc}
 80005a2:	bf00      	nop
 80005a4:	20000088 	.word	0x20000088
 80005a8:	2000008c 	.word	0x2000008c

080005ac <CreateTasks>:

void CreateTasks()
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b084      	sub	sp, #16
 80005b0:	af02      	add	r7, sp, #8
    xTaskCreate(serialRxTask, "SerialRxTask", 128, NULL, 1, NULL);
 80005b2:	2300      	movs	r3, #0
 80005b4:	9301      	str	r3, [sp, #4]
 80005b6:	2301      	movs	r3, #1
 80005b8:	9300      	str	r3, [sp, #0]
 80005ba:	2300      	movs	r3, #0
 80005bc:	2280      	movs	r2, #128	; 0x80
 80005be:	4907      	ldr	r1, [pc, #28]	; (80005dc <CreateTasks+0x30>)
 80005c0:	4807      	ldr	r0, [pc, #28]	; (80005e0 <CreateTasks+0x34>)
 80005c2:	f007 f8ce 	bl	8007762 <xTaskCreate>

    // Iniciar la recepción del primer carácter
    char initialChar;
    HAL_UART_Receive_IT(&huart1, (uint8_t*)&initialChar, 1);
 80005c6:	1dfb      	adds	r3, r7, #7
 80005c8:	2201      	movs	r2, #1
 80005ca:	4619      	mov	r1, r3
 80005cc:	4805      	ldr	r0, [pc, #20]	; (80005e4 <CreateTasks+0x38>)
 80005ce:	f004 f901 	bl	80047d4 <HAL_UART_Receive_IT>
}
 80005d2:	bf00      	nop
 80005d4:	3708      	adds	r7, #8
 80005d6:	46bd      	mov	sp, r7
 80005d8:	bd80      	pop	{r7, pc}
 80005da:	bf00      	nop
 80005dc:	0800a600 	.word	0x0800a600
 80005e0:	08000685 	.word	0x08000685
 80005e4:	200001cc 	.word	0x200001cc

080005e8 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b082      	sub	sp, #8
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	6078      	str	r0, [r7, #4]
    static signed long xHigherPriorityTaskWoken = pdFALSE;
    xSemaphoreGiveFromISR(xSemaphore, &xHigherPriorityTaskWoken);
 80005f0:	4b0a      	ldr	r3, [pc, #40]	; (800061c <HAL_UART_TxCpltCallback+0x34>)
 80005f2:	681b      	ldr	r3, [r3, #0]
 80005f4:	490a      	ldr	r1, [pc, #40]	; (8000620 <HAL_UART_TxCpltCallback+0x38>)
 80005f6:	4618      	mov	r0, r3
 80005f8:	f006 fc57 	bl	8006eaa <xQueueGiveFromISR>
    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80005fc:	4b08      	ldr	r3, [pc, #32]	; (8000620 <HAL_UART_TxCpltCallback+0x38>)
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	2b00      	cmp	r3, #0
 8000602:	d007      	beq.n	8000614 <HAL_UART_TxCpltCallback+0x2c>
 8000604:	4b07      	ldr	r3, [pc, #28]	; (8000624 <HAL_UART_TxCpltCallback+0x3c>)
 8000606:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800060a:	601a      	str	r2, [r3, #0]
 800060c:	f3bf 8f4f 	dsb	sy
 8000610:	f3bf 8f6f 	isb	sy
}
 8000614:	bf00      	nop
 8000616:	3708      	adds	r7, #8
 8000618:	46bd      	mov	sp, r7
 800061a:	bd80      	pop	{r7, pc}
 800061c:	20000088 	.word	0x20000088
 8000620:	20000090 	.word	0x20000090
 8000624:	e000ed04 	.word	0xe000ed04

08000628 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	b084      	sub	sp, #16
 800062c:	af00      	add	r7, sp, #0
 800062e:	6078      	str	r0, [r7, #4]
    static signed long xHigherPriorityTaskWoken = pdFALSE;
    char receivedChar;

    // Enviar el carácter recibido a la cola
    if (HAL_UART_Receive_IT(&huart1, (uint8_t*)&receivedChar, 1) == HAL_OK)  // Inicia la recepción del siguiente carácter
 8000630:	f107 030f 	add.w	r3, r7, #15
 8000634:	2201      	movs	r2, #1
 8000636:	4619      	mov	r1, r3
 8000638:	480e      	ldr	r0, [pc, #56]	; (8000674 <HAL_UART_RxCpltCallback+0x4c>)
 800063a:	f004 f8cb 	bl	80047d4 <HAL_UART_Receive_IT>
 800063e:	4603      	mov	r3, r0
 8000640:	2b00      	cmp	r3, #0
 8000642:	d107      	bne.n	8000654 <HAL_UART_RxCpltCallback+0x2c>
    {
        xQueueSendFromISR(xQueue, &receivedChar, &xHigherPriorityTaskWoken);
 8000644:	4b0c      	ldr	r3, [pc, #48]	; (8000678 <HAL_UART_RxCpltCallback+0x50>)
 8000646:	6818      	ldr	r0, [r3, #0]
 8000648:	f107 010f 	add.w	r1, r7, #15
 800064c:	2300      	movs	r3, #0
 800064e:	4a0b      	ldr	r2, [pc, #44]	; (800067c <HAL_UART_RxCpltCallback+0x54>)
 8000650:	f006 fb90 	bl	8006d74 <xQueueGenericSendFromISR>
    }

    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8000654:	4b09      	ldr	r3, [pc, #36]	; (800067c <HAL_UART_RxCpltCallback+0x54>)
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	2b00      	cmp	r3, #0
 800065a:	d007      	beq.n	800066c <HAL_UART_RxCpltCallback+0x44>
 800065c:	4b08      	ldr	r3, [pc, #32]	; (8000680 <HAL_UART_RxCpltCallback+0x58>)
 800065e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000662:	601a      	str	r2, [r3, #0]
 8000664:	f3bf 8f4f 	dsb	sy
 8000668:	f3bf 8f6f 	isb	sy
}
 800066c:	bf00      	nop
 800066e:	3710      	adds	r7, #16
 8000670:	46bd      	mov	sp, r7
 8000672:	bd80      	pop	{r7, pc}
 8000674:	200001cc 	.word	0x200001cc
 8000678:	2000008c 	.word	0x2000008c
 800067c:	20000094 	.word	0x20000094
 8000680:	e000ed04 	.word	0xe000ed04

08000684 <serialRxTask>:

void serialRxTask(void *pvParameters)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	b084      	sub	sp, #16
 8000688:	af00      	add	r7, sp, #0
 800068a:	6078      	str	r0, [r7, #4]
    char receivedChar;

    // Enviar mensaje inicial
    printf("Hola, Mundo!\r\n");
 800068c:	480a      	ldr	r0, [pc, #40]	; (80006b8 <serialRxTask+0x34>)
 800068e:	f009 f8dd 	bl	800984c <puts>

    while (1)
    {
        if (xQueueReceive(xQueue, &receivedChar, portMAX_DELAY) == pdTRUE)
 8000692:	4b0a      	ldr	r3, [pc, #40]	; (80006bc <serialRxTask+0x38>)
 8000694:	681b      	ldr	r3, [r3, #0]
 8000696:	f107 010f 	add.w	r1, r7, #15
 800069a:	f04f 32ff 	mov.w	r2, #4294967295
 800069e:	4618      	mov	r0, r3
 80006a0:	f006 fc90 	bl	8006fc4 <xQueueReceive>
 80006a4:	4603      	mov	r3, r0
 80006a6:	2b01      	cmp	r3, #1
 80006a8:	d1f3      	bne.n	8000692 <serialRxTask+0xe>
        {
            printf("Nuevo dato recibido: %c\r\n", receivedChar);
 80006aa:	7bfb      	ldrb	r3, [r7, #15]
 80006ac:	4619      	mov	r1, r3
 80006ae:	4804      	ldr	r0, [pc, #16]	; (80006c0 <serialRxTask+0x3c>)
 80006b0:	f009 f866 	bl	8009780 <iprintf>
        if (xQueueReceive(xQueue, &receivedChar, portMAX_DELAY) == pdTRUE)
 80006b4:	e7ed      	b.n	8000692 <serialRxTask+0xe>
 80006b6:	bf00      	nop
 80006b8:	0800a610 	.word	0x0800a610
 80006bc:	2000008c 	.word	0x2000008c
 80006c0:	0800a620 	.word	0x0800a620

080006c4 <__io_putchar>:
        }
    }
}

int __io_putchar(int ch)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b084      	sub	sp, #16
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	6078      	str	r0, [r7, #4]
    BaseType_t status = xSemaphoreTake(xSemaphore, portMAX_DELAY);
 80006cc:	4b0a      	ldr	r3, [pc, #40]	; (80006f8 <__io_putchar+0x34>)
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	f04f 31ff 	mov.w	r1, #4294967295
 80006d4:	4618      	mov	r0, r3
 80006d6:	f006 fd55 	bl	8007184 <xQueueSemaphoreTake>
 80006da:	60f8      	str	r0, [r7, #12]

    if (status == pdTRUE)
 80006dc:	68fb      	ldr	r3, [r7, #12]
 80006de:	2b01      	cmp	r3, #1
 80006e0:	d105      	bne.n	80006ee <__io_putchar+0x2a>
    {
        HAL_UART_Transmit_IT(&huart1, (uint8_t*)&ch, 1);  // Transmite el carácter por UART
 80006e2:	1d3b      	adds	r3, r7, #4
 80006e4:	2201      	movs	r2, #1
 80006e6:	4619      	mov	r1, r3
 80006e8:	4804      	ldr	r0, [pc, #16]	; (80006fc <__io_putchar+0x38>)
 80006ea:	f004 f815 	bl	8004718 <HAL_UART_Transmit_IT>
    }
    return ch;
 80006ee:	687b      	ldr	r3, [r7, #4]
}
 80006f0:	4618      	mov	r0, r3
 80006f2:	3710      	adds	r7, #16
 80006f4:	46bd      	mov	sp, r7
 80006f6:	bd80      	pop	{r7, pc}
 80006f8:	20000088 	.word	0x20000088
 80006fc:	200001cc 	.word	0x200001cc

08000700 <__io_getchar>:

int __io_getchar(void)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	b082      	sub	sp, #8
 8000704:	af00      	add	r7, sp, #0
    uint8_t ch = 0;
 8000706:	2300      	movs	r3, #0
 8000708:	71fb      	strb	r3, [r7, #7]
    HAL_UART_Receive(&huart1, &ch, 1, HAL_MAX_DELAY);  // Recibe un carácter
 800070a:	1df9      	adds	r1, r7, #7
 800070c:	f04f 33ff 	mov.w	r3, #4294967295
 8000710:	2201      	movs	r2, #1
 8000712:	4804      	ldr	r0, [pc, #16]	; (8000724 <__io_getchar+0x24>)
 8000714:	f003 ff36 	bl	8004584 <HAL_UART_Receive>
    return ch;
 8000718:	79fb      	ldrb	r3, [r7, #7]
}
 800071a:	4618      	mov	r0, r3
 800071c:	3708      	adds	r7, #8
 800071e:	46bd      	mov	sp, r7
 8000720:	bd80      	pop	{r7, pc}
 8000722:	bf00      	nop
 8000724:	200001cc 	.word	0x200001cc

08000728 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800072c:	f001 f821 	bl	8001772 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000730:	f000 f828 	bl	8000784 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000734:	f000 f9f0 	bl	8000b18 <MX_GPIO_Init>
  MX_DFSDM1_Init();
 8000738:	f000 f886 	bl	8000848 <MX_DFSDM1_Init>
  MX_I2C2_Init();
 800073c:	f000 f8bc 	bl	80008b8 <MX_I2C2_Init>
  MX_QUADSPI_Init();
 8000740:	f000 f8f8 	bl	8000934 <MX_QUADSPI_Init>
  MX_SPI3_Init();
 8000744:	f000 f91c 	bl	8000980 <MX_SPI3_Init>
  MX_USART1_UART_Init();
 8000748:	f000 f958 	bl	80009fc <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 800074c:	f000 f986 	bl	8000a5c <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000750:	f000 f9b4 	bl	8000abc <MX_USB_OTG_FS_PCD_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000754:	f005 fef2 	bl	800653c <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000758:	4a07      	ldr	r2, [pc, #28]	; (8000778 <main+0x50>)
 800075a:	2100      	movs	r1, #0
 800075c:	4807      	ldr	r0, [pc, #28]	; (800077c <main+0x54>)
 800075e:	f005 ff37 	bl	80065d0 <osThreadNew>
 8000762:	4603      	mov	r3, r0
 8000764:	4a06      	ldr	r2, [pc, #24]	; (8000780 <main+0x58>)
 8000766:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  CreateSerialObjects();
 8000768:	f7ff ff00 	bl	800056c <CreateSerialObjects>
  CreateTasks();
 800076c:	f7ff ff1e 	bl	80005ac <CreateTasks>
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000770:	f005 ff08 	bl	8006584 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000774:	e7fe      	b.n	8000774 <main+0x4c>
 8000776:	bf00      	nop
 8000778:	0800a660 	.word	0x0800a660
 800077c:	08000e7d 	.word	0x08000e7d
 8000780:	200007c0 	.word	0x200007c0

08000784 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b096      	sub	sp, #88	; 0x58
 8000788:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800078a:	f107 0314 	add.w	r3, r7, #20
 800078e:	2244      	movs	r2, #68	; 0x44
 8000790:	2100      	movs	r1, #0
 8000792:	4618      	mov	r0, r3
 8000794:	f009 f93a 	bl	8009a0c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000798:	463b      	mov	r3, r7
 800079a:	2200      	movs	r2, #0
 800079c:	601a      	str	r2, [r3, #0]
 800079e:	605a      	str	r2, [r3, #4]
 80007a0:	609a      	str	r2, [r3, #8]
 80007a2:	60da      	str	r2, [r3, #12]
 80007a4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80007a6:	f44f 7000 	mov.w	r0, #512	; 0x200
 80007aa:	f001 ff15 	bl	80025d8 <HAL_PWREx_ControlVoltageScaling>
 80007ae:	4603      	mov	r3, r0
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d001      	beq.n	80007b8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80007b4:	f000 fb7c 	bl	8000eb0 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80007b8:	f001 fef0 	bl	800259c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80007bc:	4b21      	ldr	r3, [pc, #132]	; (8000844 <SystemClock_Config+0xc0>)
 80007be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80007c2:	4a20      	ldr	r2, [pc, #128]	; (8000844 <SystemClock_Config+0xc0>)
 80007c4:	f023 0318 	bic.w	r3, r3, #24
 80007c8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80007cc:	2314      	movs	r3, #20
 80007ce:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80007d0:	2301      	movs	r3, #1
 80007d2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80007d4:	2301      	movs	r3, #1
 80007d6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80007d8:	2300      	movs	r3, #0
 80007da:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80007dc:	2360      	movs	r3, #96	; 0x60
 80007de:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007e0:	2302      	movs	r3, #2
 80007e2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80007e4:	2301      	movs	r3, #1
 80007e6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80007e8:	2301      	movs	r3, #1
 80007ea:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 80007ec:	2328      	movs	r3, #40	; 0x28
 80007ee:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80007f0:	2307      	movs	r3, #7
 80007f2:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80007f4:	2302      	movs	r3, #2
 80007f6:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80007f8:	2302      	movs	r3, #2
 80007fa:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007fc:	f107 0314 	add.w	r3, r7, #20
 8000800:	4618      	mov	r0, r3
 8000802:	f002 f80b 	bl	800281c <HAL_RCC_OscConfig>
 8000806:	4603      	mov	r3, r0
 8000808:	2b00      	cmp	r3, #0
 800080a:	d001      	beq.n	8000810 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 800080c:	f000 fb50 	bl	8000eb0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000810:	230f      	movs	r3, #15
 8000812:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000814:	2303      	movs	r3, #3
 8000816:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000818:	2300      	movs	r3, #0
 800081a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800081c:	2300      	movs	r3, #0
 800081e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000820:	2300      	movs	r3, #0
 8000822:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000824:	463b      	mov	r3, r7
 8000826:	2104      	movs	r1, #4
 8000828:	4618      	mov	r0, r3
 800082a:	f002 fbd3 	bl	8002fd4 <HAL_RCC_ClockConfig>
 800082e:	4603      	mov	r3, r0
 8000830:	2b00      	cmp	r3, #0
 8000832:	d001      	beq.n	8000838 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000834:	f000 fb3c 	bl	8000eb0 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8000838:	f003 f90c 	bl	8003a54 <HAL_RCCEx_EnableMSIPLLMode>
}
 800083c:	bf00      	nop
 800083e:	3758      	adds	r7, #88	; 0x58
 8000840:	46bd      	mov	sp, r7
 8000842:	bd80      	pop	{r7, pc}
 8000844:	40021000 	.word	0x40021000

08000848 <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 800084c:	4b18      	ldr	r3, [pc, #96]	; (80008b0 <MX_DFSDM1_Init+0x68>)
 800084e:	4a19      	ldr	r2, [pc, #100]	; (80008b4 <MX_DFSDM1_Init+0x6c>)
 8000850:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 8000852:	4b17      	ldr	r3, [pc, #92]	; (80008b0 <MX_DFSDM1_Init+0x68>)
 8000854:	2201      	movs	r2, #1
 8000856:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8000858:	4b15      	ldr	r3, [pc, #84]	; (80008b0 <MX_DFSDM1_Init+0x68>)
 800085a:	2200      	movs	r2, #0
 800085c:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 800085e:	4b14      	ldr	r3, [pc, #80]	; (80008b0 <MX_DFSDM1_Init+0x68>)
 8000860:	2202      	movs	r2, #2
 8000862:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8000864:	4b12      	ldr	r3, [pc, #72]	; (80008b0 <MX_DFSDM1_Init+0x68>)
 8000866:	2200      	movs	r2, #0
 8000868:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 800086a:	4b11      	ldr	r3, [pc, #68]	; (80008b0 <MX_DFSDM1_Init+0x68>)
 800086c:	2200      	movs	r2, #0
 800086e:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 8000870:	4b0f      	ldr	r3, [pc, #60]	; (80008b0 <MX_DFSDM1_Init+0x68>)
 8000872:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000876:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8000878:	4b0d      	ldr	r3, [pc, #52]	; (80008b0 <MX_DFSDM1_Init+0x68>)
 800087a:	2200      	movs	r2, #0
 800087c:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 800087e:	4b0c      	ldr	r3, [pc, #48]	; (80008b0 <MX_DFSDM1_Init+0x68>)
 8000880:	2204      	movs	r2, #4
 8000882:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8000884:	4b0a      	ldr	r3, [pc, #40]	; (80008b0 <MX_DFSDM1_Init+0x68>)
 8000886:	2200      	movs	r2, #0
 8000888:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 800088a:	4b09      	ldr	r3, [pc, #36]	; (80008b0 <MX_DFSDM1_Init+0x68>)
 800088c:	2201      	movs	r2, #1
 800088e:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel1.Init.Offset = 0;
 8000890:	4b07      	ldr	r3, [pc, #28]	; (80008b0 <MX_DFSDM1_Init+0x68>)
 8000892:	2200      	movs	r2, #0
 8000894:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel1.Init.RightBitShift = 0x00;
 8000896:	4b06      	ldr	r3, [pc, #24]	; (80008b0 <MX_DFSDM1_Init+0x68>)
 8000898:	2200      	movs	r2, #0
 800089a:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 800089c:	4804      	ldr	r0, [pc, #16]	; (80008b0 <MX_DFSDM1_Init+0x68>)
 800089e:	f001 f8a7 	bl	80019f0 <HAL_DFSDM_ChannelInit>
 80008a2:	4603      	mov	r3, r0
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d001      	beq.n	80008ac <MX_DFSDM1_Init+0x64>
  {
    Error_Handler();
 80008a8:	f000 fb02 	bl	8000eb0 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 80008ac:	bf00      	nop
 80008ae:	bd80      	pop	{r7, pc}
 80008b0:	20000098 	.word	0x20000098
 80008b4:	40016020 	.word	0x40016020

080008b8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80008bc:	4b1b      	ldr	r3, [pc, #108]	; (800092c <MX_I2C2_Init+0x74>)
 80008be:	4a1c      	ldr	r2, [pc, #112]	; (8000930 <MX_I2C2_Init+0x78>)
 80008c0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00000E14;
 80008c2:	4b1a      	ldr	r3, [pc, #104]	; (800092c <MX_I2C2_Init+0x74>)
 80008c4:	f640 6214 	movw	r2, #3604	; 0xe14
 80008c8:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80008ca:	4b18      	ldr	r3, [pc, #96]	; (800092c <MX_I2C2_Init+0x74>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80008d0:	4b16      	ldr	r3, [pc, #88]	; (800092c <MX_I2C2_Init+0x74>)
 80008d2:	2201      	movs	r2, #1
 80008d4:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80008d6:	4b15      	ldr	r3, [pc, #84]	; (800092c <MX_I2C2_Init+0x74>)
 80008d8:	2200      	movs	r2, #0
 80008da:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80008dc:	4b13      	ldr	r3, [pc, #76]	; (800092c <MX_I2C2_Init+0x74>)
 80008de:	2200      	movs	r2, #0
 80008e0:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80008e2:	4b12      	ldr	r3, [pc, #72]	; (800092c <MX_I2C2_Init+0x74>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80008e8:	4b10      	ldr	r3, [pc, #64]	; (800092c <MX_I2C2_Init+0x74>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80008ee:	4b0f      	ldr	r3, [pc, #60]	; (800092c <MX_I2C2_Init+0x74>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80008f4:	480d      	ldr	r0, [pc, #52]	; (800092c <MX_I2C2_Init+0x74>)
 80008f6:	f001 fbec 	bl	80020d2 <HAL_I2C_Init>
 80008fa:	4603      	mov	r3, r0
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d001      	beq.n	8000904 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8000900:	f000 fad6 	bl	8000eb0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000904:	2100      	movs	r1, #0
 8000906:	4809      	ldr	r0, [pc, #36]	; (800092c <MX_I2C2_Init+0x74>)
 8000908:	f001 fc7e 	bl	8002208 <HAL_I2CEx_ConfigAnalogFilter>
 800090c:	4603      	mov	r3, r0
 800090e:	2b00      	cmp	r3, #0
 8000910:	d001      	beq.n	8000916 <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 8000912:	f000 facd 	bl	8000eb0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000916:	2100      	movs	r1, #0
 8000918:	4804      	ldr	r0, [pc, #16]	; (800092c <MX_I2C2_Init+0x74>)
 800091a:	f001 fcc0 	bl	800229e <HAL_I2CEx_ConfigDigitalFilter>
 800091e:	4603      	mov	r3, r0
 8000920:	2b00      	cmp	r3, #0
 8000922:	d001      	beq.n	8000928 <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 8000924:	f000 fac4 	bl	8000eb0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000928:	bf00      	nop
 800092a:	bd80      	pop	{r7, pc}
 800092c:	200000d0 	.word	0x200000d0
 8000930:	40005800 	.word	0x40005800

08000934 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8000938:	4b0f      	ldr	r3, [pc, #60]	; (8000978 <MX_QUADSPI_Init+0x44>)
 800093a:	4a10      	ldr	r2, [pc, #64]	; (800097c <MX_QUADSPI_Init+0x48>)
 800093c:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 2;
 800093e:	4b0e      	ldr	r3, [pc, #56]	; (8000978 <MX_QUADSPI_Init+0x44>)
 8000940:	2202      	movs	r2, #2
 8000942:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 8000944:	4b0c      	ldr	r3, [pc, #48]	; (8000978 <MX_QUADSPI_Init+0x44>)
 8000946:	2204      	movs	r2, #4
 8000948:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 800094a:	4b0b      	ldr	r3, [pc, #44]	; (8000978 <MX_QUADSPI_Init+0x44>)
 800094c:	2210      	movs	r2, #16
 800094e:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 23;
 8000950:	4b09      	ldr	r3, [pc, #36]	; (8000978 <MX_QUADSPI_Init+0x44>)
 8000952:	2217      	movs	r2, #23
 8000954:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8000956:	4b08      	ldr	r3, [pc, #32]	; (8000978 <MX_QUADSPI_Init+0x44>)
 8000958:	2200      	movs	r2, #0
 800095a:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 800095c:	4b06      	ldr	r3, [pc, #24]	; (8000978 <MX_QUADSPI_Init+0x44>)
 800095e:	2200      	movs	r2, #0
 8000960:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8000962:	4805      	ldr	r0, [pc, #20]	; (8000978 <MX_QUADSPI_Init+0x44>)
 8000964:	f001 fe9e 	bl	80026a4 <HAL_QSPI_Init>
 8000968:	4603      	mov	r3, r0
 800096a:	2b00      	cmp	r3, #0
 800096c:	d001      	beq.n	8000972 <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 800096e:	f000 fa9f 	bl	8000eb0 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8000972:	bf00      	nop
 8000974:	bd80      	pop	{r7, pc}
 8000976:	bf00      	nop
 8000978:	20000124 	.word	0x20000124
 800097c:	a0001000 	.word	0xa0001000

08000980 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000984:	4b1b      	ldr	r3, [pc, #108]	; (80009f4 <MX_SPI3_Init+0x74>)
 8000986:	4a1c      	ldr	r2, [pc, #112]	; (80009f8 <MX_SPI3_Init+0x78>)
 8000988:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800098a:	4b1a      	ldr	r3, [pc, #104]	; (80009f4 <MX_SPI3_Init+0x74>)
 800098c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000990:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000992:	4b18      	ldr	r3, [pc, #96]	; (80009f4 <MX_SPI3_Init+0x74>)
 8000994:	2200      	movs	r2, #0
 8000996:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8000998:	4b16      	ldr	r3, [pc, #88]	; (80009f4 <MX_SPI3_Init+0x74>)
 800099a:	f44f 7240 	mov.w	r2, #768	; 0x300
 800099e:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80009a0:	4b14      	ldr	r3, [pc, #80]	; (80009f4 <MX_SPI3_Init+0x74>)
 80009a2:	2200      	movs	r2, #0
 80009a4:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80009a6:	4b13      	ldr	r3, [pc, #76]	; (80009f4 <MX_SPI3_Init+0x74>)
 80009a8:	2200      	movs	r2, #0
 80009aa:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80009ac:	4b11      	ldr	r3, [pc, #68]	; (80009f4 <MX_SPI3_Init+0x74>)
 80009ae:	f44f 7200 	mov.w	r2, #512	; 0x200
 80009b2:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80009b4:	4b0f      	ldr	r3, [pc, #60]	; (80009f4 <MX_SPI3_Init+0x74>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80009ba:	4b0e      	ldr	r3, [pc, #56]	; (80009f4 <MX_SPI3_Init+0x74>)
 80009bc:	2200      	movs	r2, #0
 80009be:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80009c0:	4b0c      	ldr	r3, [pc, #48]	; (80009f4 <MX_SPI3_Init+0x74>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80009c6:	4b0b      	ldr	r3, [pc, #44]	; (80009f4 <MX_SPI3_Init+0x74>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 80009cc:	4b09      	ldr	r3, [pc, #36]	; (80009f4 <MX_SPI3_Init+0x74>)
 80009ce:	2207      	movs	r2, #7
 80009d0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80009d2:	4b08      	ldr	r3, [pc, #32]	; (80009f4 <MX_SPI3_Init+0x74>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80009d8:	4b06      	ldr	r3, [pc, #24]	; (80009f4 <MX_SPI3_Init+0x74>)
 80009da:	2208      	movs	r2, #8
 80009dc:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80009de:	4805      	ldr	r0, [pc, #20]	; (80009f4 <MX_SPI3_Init+0x74>)
 80009e0:	f003 fa1a 	bl	8003e18 <HAL_SPI_Init>
 80009e4:	4603      	mov	r3, r0
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d001      	beq.n	80009ee <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 80009ea:	f000 fa61 	bl	8000eb0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80009ee:	bf00      	nop
 80009f0:	bd80      	pop	{r7, pc}
 80009f2:	bf00      	nop
 80009f4:	20000168 	.word	0x20000168
 80009f8:	40003c00 	.word	0x40003c00

080009fc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000a00:	4b14      	ldr	r3, [pc, #80]	; (8000a54 <MX_USART1_UART_Init+0x58>)
 8000a02:	4a15      	ldr	r2, [pc, #84]	; (8000a58 <MX_USART1_UART_Init+0x5c>)
 8000a04:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000a06:	4b13      	ldr	r3, [pc, #76]	; (8000a54 <MX_USART1_UART_Init+0x58>)
 8000a08:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000a0c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000a0e:	4b11      	ldr	r3, [pc, #68]	; (8000a54 <MX_USART1_UART_Init+0x58>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000a14:	4b0f      	ldr	r3, [pc, #60]	; (8000a54 <MX_USART1_UART_Init+0x58>)
 8000a16:	2200      	movs	r2, #0
 8000a18:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000a1a:	4b0e      	ldr	r3, [pc, #56]	; (8000a54 <MX_USART1_UART_Init+0x58>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000a20:	4b0c      	ldr	r3, [pc, #48]	; (8000a54 <MX_USART1_UART_Init+0x58>)
 8000a22:	220c      	movs	r2, #12
 8000a24:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a26:	4b0b      	ldr	r3, [pc, #44]	; (8000a54 <MX_USART1_UART_Init+0x58>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a2c:	4b09      	ldr	r3, [pc, #36]	; (8000a54 <MX_USART1_UART_Init+0x58>)
 8000a2e:	2200      	movs	r2, #0
 8000a30:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a32:	4b08      	ldr	r3, [pc, #32]	; (8000a54 <MX_USART1_UART_Init+0x58>)
 8000a34:	2200      	movs	r2, #0
 8000a36:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a38:	4b06      	ldr	r3, [pc, #24]	; (8000a54 <MX_USART1_UART_Init+0x58>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000a3e:	4805      	ldr	r0, [pc, #20]	; (8000a54 <MX_USART1_UART_Init+0x58>)
 8000a40:	f003 fd52 	bl	80044e8 <HAL_UART_Init>
 8000a44:	4603      	mov	r3, r0
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d001      	beq.n	8000a4e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000a4a:	f000 fa31 	bl	8000eb0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000a4e:	bf00      	nop
 8000a50:	bd80      	pop	{r7, pc}
 8000a52:	bf00      	nop
 8000a54:	200001cc 	.word	0x200001cc
 8000a58:	40013800 	.word	0x40013800

08000a5c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000a60:	4b14      	ldr	r3, [pc, #80]	; (8000ab4 <MX_USART3_UART_Init+0x58>)
 8000a62:	4a15      	ldr	r2, [pc, #84]	; (8000ab8 <MX_USART3_UART_Init+0x5c>)
 8000a64:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000a66:	4b13      	ldr	r3, [pc, #76]	; (8000ab4 <MX_USART3_UART_Init+0x58>)
 8000a68:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000a6c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000a6e:	4b11      	ldr	r3, [pc, #68]	; (8000ab4 <MX_USART3_UART_Init+0x58>)
 8000a70:	2200      	movs	r2, #0
 8000a72:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000a74:	4b0f      	ldr	r3, [pc, #60]	; (8000ab4 <MX_USART3_UART_Init+0x58>)
 8000a76:	2200      	movs	r2, #0
 8000a78:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000a7a:	4b0e      	ldr	r3, [pc, #56]	; (8000ab4 <MX_USART3_UART_Init+0x58>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000a80:	4b0c      	ldr	r3, [pc, #48]	; (8000ab4 <MX_USART3_UART_Init+0x58>)
 8000a82:	220c      	movs	r2, #12
 8000a84:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a86:	4b0b      	ldr	r3, [pc, #44]	; (8000ab4 <MX_USART3_UART_Init+0x58>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a8c:	4b09      	ldr	r3, [pc, #36]	; (8000ab4 <MX_USART3_UART_Init+0x58>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a92:	4b08      	ldr	r3, [pc, #32]	; (8000ab4 <MX_USART3_UART_Init+0x58>)
 8000a94:	2200      	movs	r2, #0
 8000a96:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a98:	4b06      	ldr	r3, [pc, #24]	; (8000ab4 <MX_USART3_UART_Init+0x58>)
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000a9e:	4805      	ldr	r0, [pc, #20]	; (8000ab4 <MX_USART3_UART_Init+0x58>)
 8000aa0:	f003 fd22 	bl	80044e8 <HAL_UART_Init>
 8000aa4:	4603      	mov	r3, r0
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d001      	beq.n	8000aae <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000aaa:	f000 fa01 	bl	8000eb0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000aae:	bf00      	nop
 8000ab0:	bd80      	pop	{r7, pc}
 8000ab2:	bf00      	nop
 8000ab4:	20000254 	.word	0x20000254
 8000ab8:	40004800 	.word	0x40004800

08000abc <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000ac0:	4b14      	ldr	r3, [pc, #80]	; (8000b14 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ac2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000ac6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8000ac8:	4b12      	ldr	r3, [pc, #72]	; (8000b14 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000aca:	2206      	movs	r2, #6
 8000acc:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000ace:	4b11      	ldr	r3, [pc, #68]	; (8000b14 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ad0:	2202      	movs	r2, #2
 8000ad2:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000ad4:	4b0f      	ldr	r3, [pc, #60]	; (8000b14 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ad6:	2202      	movs	r2, #2
 8000ad8:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8000ada:	4b0e      	ldr	r3, [pc, #56]	; (8000b14 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000adc:	2200      	movs	r2, #0
 8000ade:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000ae0:	4b0c      	ldr	r3, [pc, #48]	; (8000b14 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000ae6:	4b0b      	ldr	r3, [pc, #44]	; (8000b14 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ae8:	2200      	movs	r2, #0
 8000aea:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8000aec:	4b09      	ldr	r3, [pc, #36]	; (8000b14 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000aee:	2200      	movs	r2, #0
 8000af0:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000af2:	4b08      	ldr	r3, [pc, #32]	; (8000b14 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000af4:	2200      	movs	r2, #0
 8000af6:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8000af8:	4b06      	ldr	r3, [pc, #24]	; (8000b14 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	739a      	strb	r2, [r3, #14]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000afe:	4805      	ldr	r0, [pc, #20]	; (8000b14 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b00:	f001 fc19 	bl	8002336 <HAL_PCD_Init>
 8000b04:	4603      	mov	r3, r0
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d001      	beq.n	8000b0e <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000b0a:	f000 f9d1 	bl	8000eb0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000b0e:	bf00      	nop
 8000b10:	bd80      	pop	{r7, pc}
 8000b12:	bf00      	nop
 8000b14:	200002dc 	.word	0x200002dc

08000b18 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b08a      	sub	sp, #40	; 0x28
 8000b1c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b1e:	f107 0314 	add.w	r3, r7, #20
 8000b22:	2200      	movs	r2, #0
 8000b24:	601a      	str	r2, [r3, #0]
 8000b26:	605a      	str	r2, [r3, #4]
 8000b28:	609a      	str	r2, [r3, #8]
 8000b2a:	60da      	str	r2, [r3, #12]
 8000b2c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000b2e:	4bbd      	ldr	r3, [pc, #756]	; (8000e24 <MX_GPIO_Init+0x30c>)
 8000b30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b32:	4abc      	ldr	r2, [pc, #752]	; (8000e24 <MX_GPIO_Init+0x30c>)
 8000b34:	f043 0310 	orr.w	r3, r3, #16
 8000b38:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b3a:	4bba      	ldr	r3, [pc, #744]	; (8000e24 <MX_GPIO_Init+0x30c>)
 8000b3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b3e:	f003 0310 	and.w	r3, r3, #16
 8000b42:	613b      	str	r3, [r7, #16]
 8000b44:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b46:	4bb7      	ldr	r3, [pc, #732]	; (8000e24 <MX_GPIO_Init+0x30c>)
 8000b48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b4a:	4ab6      	ldr	r2, [pc, #728]	; (8000e24 <MX_GPIO_Init+0x30c>)
 8000b4c:	f043 0304 	orr.w	r3, r3, #4
 8000b50:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b52:	4bb4      	ldr	r3, [pc, #720]	; (8000e24 <MX_GPIO_Init+0x30c>)
 8000b54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b56:	f003 0304 	and.w	r3, r3, #4
 8000b5a:	60fb      	str	r3, [r7, #12]
 8000b5c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b5e:	4bb1      	ldr	r3, [pc, #708]	; (8000e24 <MX_GPIO_Init+0x30c>)
 8000b60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b62:	4ab0      	ldr	r2, [pc, #704]	; (8000e24 <MX_GPIO_Init+0x30c>)
 8000b64:	f043 0301 	orr.w	r3, r3, #1
 8000b68:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b6a:	4bae      	ldr	r3, [pc, #696]	; (8000e24 <MX_GPIO_Init+0x30c>)
 8000b6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b6e:	f003 0301 	and.w	r3, r3, #1
 8000b72:	60bb      	str	r3, [r7, #8]
 8000b74:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b76:	4bab      	ldr	r3, [pc, #684]	; (8000e24 <MX_GPIO_Init+0x30c>)
 8000b78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b7a:	4aaa      	ldr	r2, [pc, #680]	; (8000e24 <MX_GPIO_Init+0x30c>)
 8000b7c:	f043 0302 	orr.w	r3, r3, #2
 8000b80:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b82:	4ba8      	ldr	r3, [pc, #672]	; (8000e24 <MX_GPIO_Init+0x30c>)
 8000b84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b86:	f003 0302 	and.w	r3, r3, #2
 8000b8a:	607b      	str	r3, [r7, #4]
 8000b8c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b8e:	4ba5      	ldr	r3, [pc, #660]	; (8000e24 <MX_GPIO_Init+0x30c>)
 8000b90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b92:	4aa4      	ldr	r2, [pc, #656]	; (8000e24 <MX_GPIO_Init+0x30c>)
 8000b94:	f043 0308 	orr.w	r3, r3, #8
 8000b98:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b9a:	4ba2      	ldr	r3, [pc, #648]	; (8000e24 <MX_GPIO_Init+0x30c>)
 8000b9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b9e:	f003 0308 	and.w	r3, r3, #8
 8000ba2:	603b      	str	r3, [r7, #0]
 8000ba4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin, GPIO_PIN_RESET);
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	f44f 718a 	mov.w	r1, #276	; 0x114
 8000bac:	489e      	ldr	r0, [pc, #632]	; (8000e28 <MX_GPIO_Init+0x310>)
 8000bae:	f001 fa55 	bl	800205c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin, GPIO_PIN_RESET);
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	f248 1104 	movw	r1, #33028	; 0x8104
 8000bb8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000bbc:	f001 fa4e 	bl	800205c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	f24f 0114 	movw	r1, #61460	; 0xf014
 8000bc6:	4899      	ldr	r0, [pc, #612]	; (8000e2c <MX_GPIO_Init+0x314>)
 8000bc8:	f001 fa48 	bl	800205c <HAL_GPIO_WritePin>
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RESET);
 8000bcc:	2200      	movs	r2, #0
 8000bce:	f241 0181 	movw	r1, #4225	; 0x1081
 8000bd2:	4897      	ldr	r0, [pc, #604]	; (8000e30 <MX_GPIO_Init+0x318>)
 8000bd4:	f001 fa42 	bl	800205c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPBTLE_RF_SPI3_CSN_GPIO_Port, SPBTLE_RF_SPI3_CSN_Pin, GPIO_PIN_SET);
 8000bd8:	2201      	movs	r2, #1
 8000bda:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000bde:	4894      	ldr	r0, [pc, #592]	; (8000e30 <MX_GPIO_Init+0x318>)
 8000be0:	f001 fa3c 	bl	800205c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 8000be4:	2200      	movs	r2, #0
 8000be6:	f44f 7110 	mov.w	r1, #576	; 0x240
 8000bea:	4892      	ldr	r0, [pc, #584]	; (8000e34 <MX_GPIO_Init+0x31c>)
 8000bec:	f001 fa36 	bl	800205c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPSGRF_915_SPI3_CSN_GPIO_Port, SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_SET);
 8000bf0:	2201      	movs	r2, #1
 8000bf2:	2120      	movs	r1, #32
 8000bf4:	488d      	ldr	r0, [pc, #564]	; (8000e2c <MX_GPIO_Init+0x314>)
 8000bf6:	f001 fa31 	bl	800205c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISM43362_SPI3_CSN_GPIO_Port, ISM43362_SPI3_CSN_Pin, GPIO_PIN_SET);
 8000bfa:	2201      	movs	r2, #1
 8000bfc:	2101      	movs	r1, #1
 8000bfe:	488a      	ldr	r0, [pc, #552]	; (8000e28 <MX_GPIO_Init+0x310>)
 8000c00:	f001 fa2c 	bl	800205c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : M24SR64_Y_RF_DISABLE_Pin M24SR64_Y_GPO_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 8000c04:	f240 1315 	movw	r3, #277	; 0x115
 8000c08:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c0a:	2301      	movs	r3, #1
 8000c0c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c0e:	2300      	movs	r3, #0
 8000c10:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c12:	2300      	movs	r3, #0
 8000c14:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000c16:	f107 0314 	add.w	r3, r7, #20
 8000c1a:	4619      	mov	r1, r3
 8000c1c:	4882      	ldr	r0, [pc, #520]	; (8000e28 <MX_GPIO_Init+0x310>)
 8000c1e:	f001 f873 	bl	8001d08 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
 8000c22:	236a      	movs	r3, #106	; 0x6a
 8000c24:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000c26:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000c2a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000c30:	f107 0314 	add.w	r3, r7, #20
 8000c34:	4619      	mov	r1, r3
 8000c36:	487c      	ldr	r0, [pc, #496]	; (8000e28 <MX_GPIO_Init+0x310>)
 8000c38:	f001 f866 	bl	8001d08 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_EXTI13_Pin */
  GPIO_InitStruct.Pin = BUTTON_EXTI13_Pin;
 8000c3c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000c40:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000c42:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000c46:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c48:	2300      	movs	r3, #0
 8000c4a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTTON_EXTI13_GPIO_Port, &GPIO_InitStruct);
 8000c4c:	f107 0314 	add.w	r3, r7, #20
 8000c50:	4619      	mov	r1, r3
 8000c52:	4878      	ldr	r0, [pc, #480]	; (8000e34 <MX_GPIO_Init+0x31c>)
 8000c54:	f001 f858 	bl	8001d08 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_A5_Pin ARD_A4_Pin ARD_A3_Pin ARD_A2_Pin
                           ARD_A1_Pin ARD_A0_Pin */
  GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 8000c58:	233f      	movs	r3, #63	; 0x3f
 8000c5a:	617b      	str	r3, [r7, #20]
                          |ARD_A1_Pin|ARD_A0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000c5c:	230b      	movs	r3, #11
 8000c5e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c60:	2300      	movs	r3, #0
 8000c62:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c64:	f107 0314 	add.w	r3, r7, #20
 8000c68:	4619      	mov	r1, r3
 8000c6a:	4872      	ldr	r0, [pc, #456]	; (8000e34 <MX_GPIO_Init+0x31c>)
 8000c6c:	f001 f84c 	bl	8001d08 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D1_Pin ARD_D0_Pin */
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 8000c70:	2303      	movs	r3, #3
 8000c72:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c74:	2302      	movs	r3, #2
 8000c76:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c78:	2300      	movs	r3, #0
 8000c7a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c7c:	2303      	movs	r3, #3
 8000c7e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8000c80:	2308      	movs	r3, #8
 8000c82:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c84:	f107 0314 	add.w	r3, r7, #20
 8000c88:	4619      	mov	r1, r3
 8000c8a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c8e:	f001 f83b 	bl	8001d08 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin SPBTLE_RF_RST_Pin ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin;
 8000c92:	f248 1304 	movw	r3, #33028	; 0x8104
 8000c96:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c98:	2301      	movs	r3, #1
 8000c9a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ca4:	f107 0314 	add.w	r3, r7, #20
 8000ca8:	4619      	mov	r1, r3
 8000caa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000cae:	f001 f82b 	bl	8001d08 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D4_Pin */
  GPIO_InitStruct.Pin = ARD_D4_Pin;
 8000cb2:	2308      	movs	r3, #8
 8000cb4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cb6:	2302      	movs	r3, #2
 8000cb8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cba:	2300      	movs	r3, #0
 8000cbc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000cc2:	2301      	movs	r3, #1
 8000cc4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 8000cc6:	f107 0314 	add.w	r3, r7, #20
 8000cca:	4619      	mov	r1, r3
 8000ccc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000cd0:	f001 f81a 	bl	8001d08 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D7_Pin */
  GPIO_InitStruct.Pin = ARD_D7_Pin;
 8000cd4:	2310      	movs	r3, #16
 8000cd6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000cd8:	230b      	movs	r3, #11
 8000cda:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 8000ce0:	f107 0314 	add.w	r3, r7, #20
 8000ce4:	4619      	mov	r1, r3
 8000ce6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000cea:	f001 f80d 	bl	8001d08 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D13_Pin ARD_D12_Pin ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 8000cee:	23e0      	movs	r3, #224	; 0xe0
 8000cf0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cf2:	2302      	movs	r3, #2
 8000cf4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cfa:	2303      	movs	r3, #3
 8000cfc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000cfe:	2305      	movs	r3, #5
 8000d00:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d02:	f107 0314 	add.w	r3, r7, #20
 8000d06:	4619      	mov	r1, r3
 8000d08:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d0c:	f000 fffc 	bl	8001d08 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 8000d10:	2301      	movs	r3, #1
 8000d12:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000d14:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000d18:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 8000d1e:	f107 0314 	add.w	r3, r7, #20
 8000d22:	4619      	mov	r1, r3
 8000d24:	4841      	ldr	r0, [pc, #260]	; (8000e2c <MX_GPIO_Init+0x314>)
 8000d26:	f000 ffef 	bl	8001d08 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 8000d2a:	2302      	movs	r3, #2
 8000d2c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000d2e:	230b      	movs	r3, #11
 8000d30:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d32:	2300      	movs	r3, #0
 8000d34:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8000d36:	f107 0314 	add.w	r3, r7, #20
 8000d3a:	4619      	mov	r1, r3
 8000d3c:	483b      	ldr	r0, [pc, #236]	; (8000e2c <MX_GPIO_Init+0x314>)
 8000d3e:	f000 ffe3 	bl	8001d08 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin LED2_Pin
                           SPSGRF_915_SDN_Pin ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 8000d42:	f24f 0334 	movw	r3, #61492	; 0xf034
 8000d46:	617b      	str	r3, [r7, #20]
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d48:	2301      	movs	r3, #1
 8000d4a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d50:	2300      	movs	r3, #0
 8000d52:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d54:	f107 0314 	add.w	r3, r7, #20
 8000d58:	4619      	mov	r1, r3
 8000d5a:	4834      	ldr	r0, [pc, #208]	; (8000e2c <MX_GPIO_Init+0x314>)
 8000d5c:	f000 ffd4 	bl	8001d08 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI0_Pin LSM6DSL_INT1_EXTI11_Pin ARD_D2_Pin HTS221_DRDY_EXTI15_Pin
                           PMOD_IRQ_EXTI12_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_EXTI15_Pin
 8000d60:	f64c 4304 	movw	r3, #52228	; 0xcc04
 8000d64:	617b      	str	r3, [r7, #20]
                          |PMOD_IRQ_EXTI12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000d66:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000d6a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d70:	f107 0314 	add.w	r3, r7, #20
 8000d74:	4619      	mov	r1, r3
 8000d76:	482e      	ldr	r0, [pc, #184]	; (8000e30 <MX_GPIO_Init+0x318>)
 8000d78:	f000 ffc6 	bl	8001d08 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin STSAFE_A100_RESET_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 8000d7c:	f243 0381 	movw	r3, #12417	; 0x3081
 8000d80:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d82:	2301      	movs	r3, #1
 8000d84:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d86:	2300      	movs	r3, #0
 8000d88:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d8e:	f107 0314 	add.w	r3, r7, #20
 8000d92:	4619      	mov	r1, r3
 8000d94:	4826      	ldr	r0, [pc, #152]	; (8000e30 <MX_GPIO_Init+0x318>)
 8000d96:	f000 ffb7 	bl	8001d08 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 8000d9a:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000d9e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000da0:	2301      	movs	r3, #1
 8000da2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da4:	2300      	movs	r3, #0
 8000da6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000da8:	2300      	movs	r3, #0
 8000daa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000dac:	f107 0314 	add.w	r3, r7, #20
 8000db0:	4619      	mov	r1, r3
 8000db2:	4820      	ldr	r0, [pc, #128]	; (8000e34 <MX_GPIO_Init+0x31c>)
 8000db4:	f000 ffa8 	bl	8001d08 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 8000db8:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8000dbc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000dbe:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000dc2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000dc8:	f107 0314 	add.w	r3, r7, #20
 8000dcc:	4619      	mov	r1, r3
 8000dce:	4819      	ldr	r0, [pc, #100]	; (8000e34 <MX_GPIO_Init+0x31c>)
 8000dd0:	f000 ff9a 	bl	8001d08 <HAL_GPIO_Init>

  /*Configure GPIO pin : PMOD_SPI2_SCK_Pin */
  GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 8000dd4:	2302      	movs	r3, #2
 8000dd6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dd8:	2302      	movs	r3, #2
 8000dda:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ddc:	2300      	movs	r3, #0
 8000dde:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000de0:	2303      	movs	r3, #3
 8000de2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000de4:	2305      	movs	r3, #5
 8000de6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 8000de8:	f107 0314 	add.w	r3, r7, #20
 8000dec:	4619      	mov	r1, r3
 8000dee:	4810      	ldr	r0, [pc, #64]	; (8000e30 <MX_GPIO_Init+0x318>)
 8000df0:	f000 ff8a 	bl	8001d08 <HAL_GPIO_Init>

  /*Configure GPIO pins : PMOD_UART2_CTS_Pin PMOD_UART2_RTS_Pin PMOD_UART2_TX_Pin PMOD_UART2_RX_Pin */
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 8000df4:	2378      	movs	r3, #120	; 0x78
 8000df6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000df8:	2302      	movs	r3, #2
 8000dfa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e00:	2303      	movs	r3, #3
 8000e02:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000e04:	2307      	movs	r3, #7
 8000e06:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e08:	f107 0314 	add.w	r3, r7, #20
 8000e0c:	4619      	mov	r1, r3
 8000e0e:	4808      	ldr	r0, [pc, #32]	; (8000e30 <MX_GPIO_Init+0x318>)
 8000e10:	f000 ff7a 	bl	8001d08 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D15_Pin ARD_D14_Pin */
  GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 8000e14:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000e18:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000e1a:	2312      	movs	r3, #18
 8000e1c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	e00a      	b.n	8000e38 <MX_GPIO_Init+0x320>
 8000e22:	bf00      	nop
 8000e24:	40021000 	.word	0x40021000
 8000e28:	48001000 	.word	0x48001000
 8000e2c:	48000400 	.word	0x48000400
 8000e30:	48000c00 	.word	0x48000c00
 8000e34:	48000800 	.word	0x48000800
 8000e38:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e3a:	2303      	movs	r3, #3
 8000e3c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000e3e:	2304      	movs	r3, #4
 8000e40:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e42:	f107 0314 	add.w	r3, r7, #20
 8000e46:	4619      	mov	r1, r3
 8000e48:	480b      	ldr	r0, [pc, #44]	; (8000e78 <MX_GPIO_Init+0x360>)
 8000e4a:	f000 ff5d 	bl	8001d08 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8000e4e:	2200      	movs	r2, #0
 8000e50:	2105      	movs	r1, #5
 8000e52:	2017      	movs	r0, #23
 8000e54:	f000 fda2 	bl	800199c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000e58:	2017      	movs	r0, #23
 8000e5a:	f000 fdbb 	bl	80019d4 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8000e5e:	2200      	movs	r2, #0
 8000e60:	2105      	movs	r1, #5
 8000e62:	2028      	movs	r0, #40	; 0x28
 8000e64:	f000 fd9a 	bl	800199c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000e68:	2028      	movs	r0, #40	; 0x28
 8000e6a:	f000 fdb3 	bl	80019d4 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000e6e:	bf00      	nop
 8000e70:	3728      	adds	r7, #40	; 0x28
 8000e72:	46bd      	mov	sp, r7
 8000e74:	bd80      	pop	{r7, pc}
 8000e76:	bf00      	nop
 8000e78:	48000400 	.word	0x48000400

08000e7c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b082      	sub	sp, #8
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000e84:	2001      	movs	r0, #1
 8000e86:	f005 fc35 	bl	80066f4 <osDelay>
 8000e8a:	e7fb      	b.n	8000e84 <StartDefaultTask+0x8>

08000e8c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b082      	sub	sp, #8
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM17) {
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	4a04      	ldr	r2, [pc, #16]	; (8000eac <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000e9a:	4293      	cmp	r3, r2
 8000e9c:	d101      	bne.n	8000ea2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000e9e:	f000 fc81 	bl	80017a4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000ea2:	bf00      	nop
 8000ea4:	3708      	adds	r7, #8
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	bd80      	pop	{r7, pc}
 8000eaa:	bf00      	nop
 8000eac:	40014800 	.word	0x40014800

08000eb0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000eb4:	b672      	cpsid	i
}
 8000eb6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000eb8:	e7fe      	b.n	8000eb8 <Error_Handler+0x8>
	...

08000ebc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b082      	sub	sp, #8
 8000ec0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ec2:	4b11      	ldr	r3, [pc, #68]	; (8000f08 <HAL_MspInit+0x4c>)
 8000ec4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ec6:	4a10      	ldr	r2, [pc, #64]	; (8000f08 <HAL_MspInit+0x4c>)
 8000ec8:	f043 0301 	orr.w	r3, r3, #1
 8000ecc:	6613      	str	r3, [r2, #96]	; 0x60
 8000ece:	4b0e      	ldr	r3, [pc, #56]	; (8000f08 <HAL_MspInit+0x4c>)
 8000ed0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ed2:	f003 0301 	and.w	r3, r3, #1
 8000ed6:	607b      	str	r3, [r7, #4]
 8000ed8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000eda:	4b0b      	ldr	r3, [pc, #44]	; (8000f08 <HAL_MspInit+0x4c>)
 8000edc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ede:	4a0a      	ldr	r2, [pc, #40]	; (8000f08 <HAL_MspInit+0x4c>)
 8000ee0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ee4:	6593      	str	r3, [r2, #88]	; 0x58
 8000ee6:	4b08      	ldr	r3, [pc, #32]	; (8000f08 <HAL_MspInit+0x4c>)
 8000ee8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000eea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000eee:	603b      	str	r3, [r7, #0]
 8000ef0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	210f      	movs	r1, #15
 8000ef6:	f06f 0001 	mvn.w	r0, #1
 8000efa:	f000 fd4f 	bl	800199c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000efe:	bf00      	nop
 8000f00:	3708      	adds	r7, #8
 8000f02:	46bd      	mov	sp, r7
 8000f04:	bd80      	pop	{r7, pc}
 8000f06:	bf00      	nop
 8000f08:	40021000 	.word	0x40021000

08000f0c <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b0ac      	sub	sp, #176	; 0xb0
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f14:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000f18:	2200      	movs	r2, #0
 8000f1a:	601a      	str	r2, [r3, #0]
 8000f1c:	605a      	str	r2, [r3, #4]
 8000f1e:	609a      	str	r2, [r3, #8]
 8000f20:	60da      	str	r2, [r3, #12]
 8000f22:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f24:	f107 0314 	add.w	r3, r7, #20
 8000f28:	2288      	movs	r2, #136	; 0x88
 8000f2a:	2100      	movs	r1, #0
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	f008 fd6d 	bl	8009a0c <memset>
  if(DFSDM1_Init == 0)
 8000f32:	4b25      	ldr	r3, [pc, #148]	; (8000fc8 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d142      	bne.n	8000fc0 <HAL_DFSDM_ChannelMspInit+0xb4>

  /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 8000f3a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000f3e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8000f40:	2300      	movs	r3, #0
 8000f42:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f46:	f107 0314 	add.w	r3, r7, #20
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	f002 fa98 	bl	8003480 <HAL_RCCEx_PeriphCLKConfig>
 8000f50:	4603      	mov	r3, r0
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d001      	beq.n	8000f5a <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 8000f56:	f7ff ffab 	bl	8000eb0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 8000f5a:	4b1c      	ldr	r3, [pc, #112]	; (8000fcc <HAL_DFSDM_ChannelMspInit+0xc0>)
 8000f5c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f5e:	4a1b      	ldr	r2, [pc, #108]	; (8000fcc <HAL_DFSDM_ChannelMspInit+0xc0>)
 8000f60:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000f64:	6613      	str	r3, [r2, #96]	; 0x60
 8000f66:	4b19      	ldr	r3, [pc, #100]	; (8000fcc <HAL_DFSDM_ChannelMspInit+0xc0>)
 8000f68:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f6a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000f6e:	613b      	str	r3, [r7, #16]
 8000f70:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000f72:	4b16      	ldr	r3, [pc, #88]	; (8000fcc <HAL_DFSDM_ChannelMspInit+0xc0>)
 8000f74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f76:	4a15      	ldr	r2, [pc, #84]	; (8000fcc <HAL_DFSDM_ChannelMspInit+0xc0>)
 8000f78:	f043 0310 	orr.w	r3, r3, #16
 8000f7c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f7e:	4b13      	ldr	r3, [pc, #76]	; (8000fcc <HAL_DFSDM_ChannelMspInit+0xc0>)
 8000f80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f82:	f003 0310 	and.w	r3, r3, #16
 8000f86:	60fb      	str	r3, [r7, #12]
 8000f88:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 8000f8a:	f44f 7320 	mov.w	r3, #640	; 0x280
 8000f8e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f92:	2302      	movs	r3, #2
 8000f94:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8000fa4:	2306      	movs	r3, #6
 8000fa6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000faa:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000fae:	4619      	mov	r1, r3
 8000fb0:	4807      	ldr	r0, [pc, #28]	; (8000fd0 <HAL_DFSDM_ChannelMspInit+0xc4>)
 8000fb2:	f000 fea9 	bl	8001d08 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 8000fb6:	4b04      	ldr	r3, [pc, #16]	; (8000fc8 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	3301      	adds	r3, #1
 8000fbc:	4a02      	ldr	r2, [pc, #8]	; (8000fc8 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8000fbe:	6013      	str	r3, [r2, #0]
  }

}
 8000fc0:	bf00      	nop
 8000fc2:	37b0      	adds	r7, #176	; 0xb0
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	bd80      	pop	{r7, pc}
 8000fc8:	200007c4 	.word	0x200007c4
 8000fcc:	40021000 	.word	0x40021000
 8000fd0:	48001000 	.word	0x48001000

08000fd4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b0ac      	sub	sp, #176	; 0xb0
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fdc:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	601a      	str	r2, [r3, #0]
 8000fe4:	605a      	str	r2, [r3, #4]
 8000fe6:	609a      	str	r2, [r3, #8]
 8000fe8:	60da      	str	r2, [r3, #12]
 8000fea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000fec:	f107 0314 	add.w	r3, r7, #20
 8000ff0:	2288      	movs	r2, #136	; 0x88
 8000ff2:	2100      	movs	r1, #0
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	f008 fd09 	bl	8009a0c <memset>
  if(hi2c->Instance==I2C2)
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	4a21      	ldr	r2, [pc, #132]	; (8001084 <HAL_I2C_MspInit+0xb0>)
 8001000:	4293      	cmp	r3, r2
 8001002:	d13b      	bne.n	800107c <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001004:	2380      	movs	r3, #128	; 0x80
 8001006:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001008:	2300      	movs	r3, #0
 800100a:	66bb      	str	r3, [r7, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800100c:	f107 0314 	add.w	r3, r7, #20
 8001010:	4618      	mov	r0, r3
 8001012:	f002 fa35 	bl	8003480 <HAL_RCCEx_PeriphCLKConfig>
 8001016:	4603      	mov	r3, r0
 8001018:	2b00      	cmp	r3, #0
 800101a:	d001      	beq.n	8001020 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 800101c:	f7ff ff48 	bl	8000eb0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001020:	4b19      	ldr	r3, [pc, #100]	; (8001088 <HAL_I2C_MspInit+0xb4>)
 8001022:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001024:	4a18      	ldr	r2, [pc, #96]	; (8001088 <HAL_I2C_MspInit+0xb4>)
 8001026:	f043 0302 	orr.w	r3, r3, #2
 800102a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800102c:	4b16      	ldr	r3, [pc, #88]	; (8001088 <HAL_I2C_MspInit+0xb4>)
 800102e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001030:	f003 0302 	and.w	r3, r3, #2
 8001034:	613b      	str	r3, [r7, #16]
 8001036:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 8001038:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800103c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001040:	2312      	movs	r3, #18
 8001042:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001046:	2301      	movs	r3, #1
 8001048:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800104c:	2303      	movs	r3, #3
 800104e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001052:	2304      	movs	r3, #4
 8001054:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001058:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800105c:	4619      	mov	r1, r3
 800105e:	480b      	ldr	r0, [pc, #44]	; (800108c <HAL_I2C_MspInit+0xb8>)
 8001060:	f000 fe52 	bl	8001d08 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001064:	4b08      	ldr	r3, [pc, #32]	; (8001088 <HAL_I2C_MspInit+0xb4>)
 8001066:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001068:	4a07      	ldr	r2, [pc, #28]	; (8001088 <HAL_I2C_MspInit+0xb4>)
 800106a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800106e:	6593      	str	r3, [r2, #88]	; 0x58
 8001070:	4b05      	ldr	r3, [pc, #20]	; (8001088 <HAL_I2C_MspInit+0xb4>)
 8001072:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001074:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001078:	60fb      	str	r3, [r7, #12]
 800107a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 800107c:	bf00      	nop
 800107e:	37b0      	adds	r7, #176	; 0xb0
 8001080:	46bd      	mov	sp, r7
 8001082:	bd80      	pop	{r7, pc}
 8001084:	40005800 	.word	0x40005800
 8001088:	40021000 	.word	0x40021000
 800108c:	48000400 	.word	0x48000400

08001090 <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b08a      	sub	sp, #40	; 0x28
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001098:	f107 0314 	add.w	r3, r7, #20
 800109c:	2200      	movs	r2, #0
 800109e:	601a      	str	r2, [r3, #0]
 80010a0:	605a      	str	r2, [r3, #4]
 80010a2:	609a      	str	r2, [r3, #8]
 80010a4:	60da      	str	r2, [r3, #12]
 80010a6:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	4a17      	ldr	r2, [pc, #92]	; (800110c <HAL_QSPI_MspInit+0x7c>)
 80010ae:	4293      	cmp	r3, r2
 80010b0:	d128      	bne.n	8001104 <HAL_QSPI_MspInit+0x74>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 80010b2:	4b17      	ldr	r3, [pc, #92]	; (8001110 <HAL_QSPI_MspInit+0x80>)
 80010b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80010b6:	4a16      	ldr	r2, [pc, #88]	; (8001110 <HAL_QSPI_MspInit+0x80>)
 80010b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010bc:	6513      	str	r3, [r2, #80]	; 0x50
 80010be:	4b14      	ldr	r3, [pc, #80]	; (8001110 <HAL_QSPI_MspInit+0x80>)
 80010c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80010c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010c6:	613b      	str	r3, [r7, #16]
 80010c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80010ca:	4b11      	ldr	r3, [pc, #68]	; (8001110 <HAL_QSPI_MspInit+0x80>)
 80010cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010ce:	4a10      	ldr	r2, [pc, #64]	; (8001110 <HAL_QSPI_MspInit+0x80>)
 80010d0:	f043 0310 	orr.w	r3, r3, #16
 80010d4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010d6:	4b0e      	ldr	r3, [pc, #56]	; (8001110 <HAL_QSPI_MspInit+0x80>)
 80010d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010da:	f003 0310 	and.w	r3, r3, #16
 80010de:	60fb      	str	r3, [r7, #12]
 80010e0:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3
    */
    GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 80010e2:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 80010e6:	617b      	str	r3, [r7, #20]
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010e8:	2302      	movs	r3, #2
 80010ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ec:	2300      	movs	r3, #0
 80010ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010f0:	2303      	movs	r3, #3
 80010f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 80010f4:	230a      	movs	r3, #10
 80010f6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80010f8:	f107 0314 	add.w	r3, r7, #20
 80010fc:	4619      	mov	r1, r3
 80010fe:	4805      	ldr	r0, [pc, #20]	; (8001114 <HAL_QSPI_MspInit+0x84>)
 8001100:	f000 fe02 	bl	8001d08 <HAL_GPIO_Init>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 8001104:	bf00      	nop
 8001106:	3728      	adds	r7, #40	; 0x28
 8001108:	46bd      	mov	sp, r7
 800110a:	bd80      	pop	{r7, pc}
 800110c:	a0001000 	.word	0xa0001000
 8001110:	40021000 	.word	0x40021000
 8001114:	48001000 	.word	0x48001000

08001118 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b08a      	sub	sp, #40	; 0x28
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001120:	f107 0314 	add.w	r3, r7, #20
 8001124:	2200      	movs	r2, #0
 8001126:	601a      	str	r2, [r3, #0]
 8001128:	605a      	str	r2, [r3, #4]
 800112a:	609a      	str	r2, [r3, #8]
 800112c:	60da      	str	r2, [r3, #12]
 800112e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	4a17      	ldr	r2, [pc, #92]	; (8001194 <HAL_SPI_MspInit+0x7c>)
 8001136:	4293      	cmp	r3, r2
 8001138:	d128      	bne.n	800118c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800113a:	4b17      	ldr	r3, [pc, #92]	; (8001198 <HAL_SPI_MspInit+0x80>)
 800113c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800113e:	4a16      	ldr	r2, [pc, #88]	; (8001198 <HAL_SPI_MspInit+0x80>)
 8001140:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001144:	6593      	str	r3, [r2, #88]	; 0x58
 8001146:	4b14      	ldr	r3, [pc, #80]	; (8001198 <HAL_SPI_MspInit+0x80>)
 8001148:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800114a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800114e:	613b      	str	r3, [r7, #16]
 8001150:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001152:	4b11      	ldr	r3, [pc, #68]	; (8001198 <HAL_SPI_MspInit+0x80>)
 8001154:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001156:	4a10      	ldr	r2, [pc, #64]	; (8001198 <HAL_SPI_MspInit+0x80>)
 8001158:	f043 0304 	orr.w	r3, r3, #4
 800115c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800115e:	4b0e      	ldr	r3, [pc, #56]	; (8001198 <HAL_SPI_MspInit+0x80>)
 8001160:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001162:	f003 0304 	and.w	r3, r3, #4
 8001166:	60fb      	str	r3, [r7, #12]
 8001168:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
 800116a:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800116e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001170:	2302      	movs	r3, #2
 8001172:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001174:	2300      	movs	r3, #0
 8001176:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001178:	2303      	movs	r3, #3
 800117a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800117c:	2306      	movs	r3, #6
 800117e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001180:	f107 0314 	add.w	r3, r7, #20
 8001184:	4619      	mov	r1, r3
 8001186:	4805      	ldr	r0, [pc, #20]	; (800119c <HAL_SPI_MspInit+0x84>)
 8001188:	f000 fdbe 	bl	8001d08 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800118c:	bf00      	nop
 800118e:	3728      	adds	r7, #40	; 0x28
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}
 8001194:	40003c00 	.word	0x40003c00
 8001198:	40021000 	.word	0x40021000
 800119c:	48000800 	.word	0x48000800

080011a0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b0ae      	sub	sp, #184	; 0xb8
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011a8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80011ac:	2200      	movs	r2, #0
 80011ae:	601a      	str	r2, [r3, #0]
 80011b0:	605a      	str	r2, [r3, #4]
 80011b2:	609a      	str	r2, [r3, #8]
 80011b4:	60da      	str	r2, [r3, #12]
 80011b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80011b8:	f107 031c 	add.w	r3, r7, #28
 80011bc:	2288      	movs	r2, #136	; 0x88
 80011be:	2100      	movs	r1, #0
 80011c0:	4618      	mov	r0, r3
 80011c2:	f008 fc23 	bl	8009a0c <memset>
  if(huart->Instance==USART1)
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	4a46      	ldr	r2, [pc, #280]	; (80012e4 <HAL_UART_MspInit+0x144>)
 80011cc:	4293      	cmp	r3, r2
 80011ce:	d143      	bne.n	8001258 <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80011d0:	2301      	movs	r3, #1
 80011d2:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80011d4:	2300      	movs	r3, #0
 80011d6:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011d8:	f107 031c 	add.w	r3, r7, #28
 80011dc:	4618      	mov	r0, r3
 80011de:	f002 f94f 	bl	8003480 <HAL_RCCEx_PeriphCLKConfig>
 80011e2:	4603      	mov	r3, r0
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d001      	beq.n	80011ec <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80011e8:	f7ff fe62 	bl	8000eb0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80011ec:	4b3e      	ldr	r3, [pc, #248]	; (80012e8 <HAL_UART_MspInit+0x148>)
 80011ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80011f0:	4a3d      	ldr	r2, [pc, #244]	; (80012e8 <HAL_UART_MspInit+0x148>)
 80011f2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80011f6:	6613      	str	r3, [r2, #96]	; 0x60
 80011f8:	4b3b      	ldr	r3, [pc, #236]	; (80012e8 <HAL_UART_MspInit+0x148>)
 80011fa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80011fc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001200:	61bb      	str	r3, [r7, #24]
 8001202:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001204:	4b38      	ldr	r3, [pc, #224]	; (80012e8 <HAL_UART_MspInit+0x148>)
 8001206:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001208:	4a37      	ldr	r2, [pc, #220]	; (80012e8 <HAL_UART_MspInit+0x148>)
 800120a:	f043 0302 	orr.w	r3, r3, #2
 800120e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001210:	4b35      	ldr	r3, [pc, #212]	; (80012e8 <HAL_UART_MspInit+0x148>)
 8001212:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001214:	f003 0302 	and.w	r3, r3, #2
 8001218:	617b      	str	r3, [r7, #20]
 800121a:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 800121c:	23c0      	movs	r3, #192	; 0xc0
 800121e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001222:	2302      	movs	r3, #2
 8001224:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001228:	2300      	movs	r3, #0
 800122a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800122e:	2303      	movs	r3, #3
 8001230:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001234:	2307      	movs	r3, #7
 8001236:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800123a:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800123e:	4619      	mov	r1, r3
 8001240:	482a      	ldr	r0, [pc, #168]	; (80012ec <HAL_UART_MspInit+0x14c>)
 8001242:	f000 fd61 	bl	8001d08 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8001246:	2200      	movs	r2, #0
 8001248:	2105      	movs	r1, #5
 800124a:	2025      	movs	r0, #37	; 0x25
 800124c:	f000 fba6 	bl	800199c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001250:	2025      	movs	r0, #37	; 0x25
 8001252:	f000 fbbf 	bl	80019d4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001256:	e040      	b.n	80012da <HAL_UART_MspInit+0x13a>
  else if(huart->Instance==USART3)
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	4a24      	ldr	r2, [pc, #144]	; (80012f0 <HAL_UART_MspInit+0x150>)
 800125e:	4293      	cmp	r3, r2
 8001260:	d13b      	bne.n	80012da <HAL_UART_MspInit+0x13a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001262:	2304      	movs	r3, #4
 8001264:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001266:	2300      	movs	r3, #0
 8001268:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800126a:	f107 031c 	add.w	r3, r7, #28
 800126e:	4618      	mov	r0, r3
 8001270:	f002 f906 	bl	8003480 <HAL_RCCEx_PeriphCLKConfig>
 8001274:	4603      	mov	r3, r0
 8001276:	2b00      	cmp	r3, #0
 8001278:	d001      	beq.n	800127e <HAL_UART_MspInit+0xde>
      Error_Handler();
 800127a:	f7ff fe19 	bl	8000eb0 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 800127e:	4b1a      	ldr	r3, [pc, #104]	; (80012e8 <HAL_UART_MspInit+0x148>)
 8001280:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001282:	4a19      	ldr	r2, [pc, #100]	; (80012e8 <HAL_UART_MspInit+0x148>)
 8001284:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001288:	6593      	str	r3, [r2, #88]	; 0x58
 800128a:	4b17      	ldr	r3, [pc, #92]	; (80012e8 <HAL_UART_MspInit+0x148>)
 800128c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800128e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001292:	613b      	str	r3, [r7, #16]
 8001294:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001296:	4b14      	ldr	r3, [pc, #80]	; (80012e8 <HAL_UART_MspInit+0x148>)
 8001298:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800129a:	4a13      	ldr	r2, [pc, #76]	; (80012e8 <HAL_UART_MspInit+0x148>)
 800129c:	f043 0308 	orr.w	r3, r3, #8
 80012a0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012a2:	4b11      	ldr	r3, [pc, #68]	; (80012e8 <HAL_UART_MspInit+0x148>)
 80012a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012a6:	f003 0308 	and.w	r3, r3, #8
 80012aa:	60fb      	str	r3, [r7, #12]
 80012ac:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 80012ae:	f44f 7340 	mov.w	r3, #768	; 0x300
 80012b2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012b6:	2302      	movs	r3, #2
 80012b8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012bc:	2300      	movs	r3, #0
 80012be:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012c2:	2303      	movs	r3, #3
 80012c4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80012c8:	2307      	movs	r3, #7
 80012ca:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80012ce:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80012d2:	4619      	mov	r1, r3
 80012d4:	4807      	ldr	r0, [pc, #28]	; (80012f4 <HAL_UART_MspInit+0x154>)
 80012d6:	f000 fd17 	bl	8001d08 <HAL_GPIO_Init>
}
 80012da:	bf00      	nop
 80012dc:	37b8      	adds	r7, #184	; 0xb8
 80012de:	46bd      	mov	sp, r7
 80012e0:	bd80      	pop	{r7, pc}
 80012e2:	bf00      	nop
 80012e4:	40013800 	.word	0x40013800
 80012e8:	40021000 	.word	0x40021000
 80012ec:	48000400 	.word	0x48000400
 80012f0:	40004800 	.word	0x40004800
 80012f4:	48000c00 	.word	0x48000c00

080012f8 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b0ac      	sub	sp, #176	; 0xb0
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001300:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001304:	2200      	movs	r2, #0
 8001306:	601a      	str	r2, [r3, #0]
 8001308:	605a      	str	r2, [r3, #4]
 800130a:	609a      	str	r2, [r3, #8]
 800130c:	60da      	str	r2, [r3, #12]
 800130e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001310:	f107 0314 	add.w	r3, r7, #20
 8001314:	2288      	movs	r2, #136	; 0x88
 8001316:	2100      	movs	r1, #0
 8001318:	4618      	mov	r0, r3
 800131a:	f008 fb77 	bl	8009a0c <memset>
  if(hpcd->Instance==USB_OTG_FS)
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001326:	d17c      	bne.n	8001422 <HAL_PCD_MspInit+0x12a>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8001328:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800132c:	617b      	str	r3, [r7, #20]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 800132e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001332:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8001336:	2301      	movs	r3, #1
 8001338:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800133a:	2301      	movs	r3, #1
 800133c:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 800133e:	2318      	movs	r3, #24
 8001340:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8001342:	2307      	movs	r3, #7
 8001344:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001346:	2302      	movs	r3, #2
 8001348:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800134a:	2302      	movs	r3, #2
 800134c:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 800134e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001352:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001354:	f107 0314 	add.w	r3, r7, #20
 8001358:	4618      	mov	r0, r3
 800135a:	f002 f891 	bl	8003480 <HAL_RCCEx_PeriphCLKConfig>
 800135e:	4603      	mov	r3, r0
 8001360:	2b00      	cmp	r3, #0
 8001362:	d001      	beq.n	8001368 <HAL_PCD_MspInit+0x70>
    {
      Error_Handler();
 8001364:	f7ff fda4 	bl	8000eb0 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001368:	4b30      	ldr	r3, [pc, #192]	; (800142c <HAL_PCD_MspInit+0x134>)
 800136a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800136c:	4a2f      	ldr	r2, [pc, #188]	; (800142c <HAL_PCD_MspInit+0x134>)
 800136e:	f043 0301 	orr.w	r3, r3, #1
 8001372:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001374:	4b2d      	ldr	r3, [pc, #180]	; (800142c <HAL_PCD_MspInit+0x134>)
 8001376:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001378:	f003 0301 	and.w	r3, r3, #1
 800137c:	613b      	str	r3, [r7, #16]
 800137e:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 8001380:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001384:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001388:	2300      	movs	r3, #0
 800138a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800138e:	2300      	movs	r3, #0
 8001390:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001394:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001398:	4619      	mov	r1, r3
 800139a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800139e:	f000 fcb3 	bl	8001d08 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 80013a2:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80013a6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013aa:	2302      	movs	r3, #2
 80013ac:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013b0:	2300      	movs	r3, #0
 80013b2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013b6:	2303      	movs	r3, #3
 80013b8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80013bc:	230a      	movs	r3, #10
 80013be:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013c2:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80013c6:	4619      	mov	r1, r3
 80013c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013cc:	f000 fc9c 	bl	8001d08 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80013d0:	4b16      	ldr	r3, [pc, #88]	; (800142c <HAL_PCD_MspInit+0x134>)
 80013d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013d4:	4a15      	ldr	r2, [pc, #84]	; (800142c <HAL_PCD_MspInit+0x134>)
 80013d6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80013da:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013dc:	4b13      	ldr	r3, [pc, #76]	; (800142c <HAL_PCD_MspInit+0x134>)
 80013de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013e0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80013e4:	60fb      	str	r3, [r7, #12]
 80013e6:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80013e8:	4b10      	ldr	r3, [pc, #64]	; (800142c <HAL_PCD_MspInit+0x134>)
 80013ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d114      	bne.n	800141e <HAL_PCD_MspInit+0x126>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80013f4:	4b0d      	ldr	r3, [pc, #52]	; (800142c <HAL_PCD_MspInit+0x134>)
 80013f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013f8:	4a0c      	ldr	r2, [pc, #48]	; (800142c <HAL_PCD_MspInit+0x134>)
 80013fa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013fe:	6593      	str	r3, [r2, #88]	; 0x58
 8001400:	4b0a      	ldr	r3, [pc, #40]	; (800142c <HAL_PCD_MspInit+0x134>)
 8001402:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001404:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001408:	60bb      	str	r3, [r7, #8]
 800140a:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 800140c:	f001 f93a 	bl	8002684 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001410:	4b06      	ldr	r3, [pc, #24]	; (800142c <HAL_PCD_MspInit+0x134>)
 8001412:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001414:	4a05      	ldr	r2, [pc, #20]	; (800142c <HAL_PCD_MspInit+0x134>)
 8001416:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800141a:	6593      	str	r3, [r2, #88]	; 0x58
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 800141c:	e001      	b.n	8001422 <HAL_PCD_MspInit+0x12a>
      HAL_PWREx_EnableVddUSB();
 800141e:	f001 f931 	bl	8002684 <HAL_PWREx_EnableVddUSB>
}
 8001422:	bf00      	nop
 8001424:	37b0      	adds	r7, #176	; 0xb0
 8001426:	46bd      	mov	sp, r7
 8001428:	bd80      	pop	{r7, pc}
 800142a:	bf00      	nop
 800142c:	40021000 	.word	0x40021000

08001430 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b08c      	sub	sp, #48	; 0x30
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8001438:	2300      	movs	r3, #0
 800143a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  /* Enable TIM17 clock */
  __HAL_RCC_TIM17_CLK_ENABLE();
 800143e:	4b2e      	ldr	r3, [pc, #184]	; (80014f8 <HAL_InitTick+0xc8>)
 8001440:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001442:	4a2d      	ldr	r2, [pc, #180]	; (80014f8 <HAL_InitTick+0xc8>)
 8001444:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001448:	6613      	str	r3, [r2, #96]	; 0x60
 800144a:	4b2b      	ldr	r3, [pc, #172]	; (80014f8 <HAL_InitTick+0xc8>)
 800144c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800144e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001452:	60bb      	str	r3, [r7, #8]
 8001454:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001456:	f107 020c 	add.w	r2, r7, #12
 800145a:	f107 0310 	add.w	r3, r7, #16
 800145e:	4611      	mov	r1, r2
 8001460:	4618      	mov	r0, r3
 8001462:	f001 ff7b 	bl	800335c <HAL_RCC_GetClockConfig>

  /* Compute TIM17 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001466:	f001 ff63 	bl	8003330 <HAL_RCC_GetPCLK2Freq>
 800146a:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM17 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800146c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800146e:	4a23      	ldr	r2, [pc, #140]	; (80014fc <HAL_InitTick+0xcc>)
 8001470:	fba2 2303 	umull	r2, r3, r2, r3
 8001474:	0c9b      	lsrs	r3, r3, #18
 8001476:	3b01      	subs	r3, #1
 8001478:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM17 */
  htim17.Instance = TIM17;
 800147a:	4b21      	ldr	r3, [pc, #132]	; (8001500 <HAL_InitTick+0xd0>)
 800147c:	4a21      	ldr	r2, [pc, #132]	; (8001504 <HAL_InitTick+0xd4>)
 800147e:	601a      	str	r2, [r3, #0]
  + Period = [(TIM17CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim17.Init.Period = (1000000U / 1000U) - 1U;
 8001480:	4b1f      	ldr	r3, [pc, #124]	; (8001500 <HAL_InitTick+0xd0>)
 8001482:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001486:	60da      	str	r2, [r3, #12]
  htim17.Init.Prescaler = uwPrescalerValue;
 8001488:	4a1d      	ldr	r2, [pc, #116]	; (8001500 <HAL_InitTick+0xd0>)
 800148a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800148c:	6053      	str	r3, [r2, #4]
  htim17.Init.ClockDivision = 0;
 800148e:	4b1c      	ldr	r3, [pc, #112]	; (8001500 <HAL_InitTick+0xd0>)
 8001490:	2200      	movs	r2, #0
 8001492:	611a      	str	r2, [r3, #16]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001494:	4b1a      	ldr	r3, [pc, #104]	; (8001500 <HAL_InitTick+0xd0>)
 8001496:	2200      	movs	r2, #0
 8001498:	609a      	str	r2, [r3, #8]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800149a:	4b19      	ldr	r3, [pc, #100]	; (8001500 <HAL_InitTick+0xd0>)
 800149c:	2200      	movs	r2, #0
 800149e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim17);
 80014a0:	4817      	ldr	r0, [pc, #92]	; (8001500 <HAL_InitTick+0xd0>)
 80014a2:	f002 fd5c 	bl	8003f5e <HAL_TIM_Base_Init>
 80014a6:	4603      	mov	r3, r0
 80014a8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 80014ac:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d11b      	bne.n	80014ec <HAL_InitTick+0xbc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim17);
 80014b4:	4812      	ldr	r0, [pc, #72]	; (8001500 <HAL_InitTick+0xd0>)
 80014b6:	f002 fdb3 	bl	8004020 <HAL_TIM_Base_Start_IT>
 80014ba:	4603      	mov	r3, r0
 80014bc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 80014c0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d111      	bne.n	80014ec <HAL_InitTick+0xbc>
    {
    /* Enable the TIM17 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 80014c8:	201a      	movs	r0, #26
 80014ca:	f000 fa83 	bl	80019d4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	2b0f      	cmp	r3, #15
 80014d2:	d808      	bhi.n	80014e6 <HAL_InitTick+0xb6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, TickPriority, 0U);
 80014d4:	2200      	movs	r2, #0
 80014d6:	6879      	ldr	r1, [r7, #4]
 80014d8:	201a      	movs	r0, #26
 80014da:	f000 fa5f 	bl	800199c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80014de:	4a0a      	ldr	r2, [pc, #40]	; (8001508 <HAL_InitTick+0xd8>)
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	6013      	str	r3, [r2, #0]
 80014e4:	e002      	b.n	80014ec <HAL_InitTick+0xbc>
      }
      else
      {
        status = HAL_ERROR;
 80014e6:	2301      	movs	r3, #1
 80014e8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80014ec:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80014f0:	4618      	mov	r0, r3
 80014f2:	3730      	adds	r7, #48	; 0x30
 80014f4:	46bd      	mov	sp, r7
 80014f6:	bd80      	pop	{r7, pc}
 80014f8:	40021000 	.word	0x40021000
 80014fc:	431bde83 	.word	0x431bde83
 8001500:	200007c8 	.word	0x200007c8
 8001504:	40014800 	.word	0x40014800
 8001508:	20000004 	.word	0x20000004

0800150c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800150c:	b480      	push	{r7}
 800150e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001510:	e7fe      	b.n	8001510 <NMI_Handler+0x4>

08001512 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001512:	b480      	push	{r7}
 8001514:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001516:	e7fe      	b.n	8001516 <HardFault_Handler+0x4>

08001518 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001518:	b480      	push	{r7}
 800151a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800151c:	e7fe      	b.n	800151c <MemManage_Handler+0x4>

0800151e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800151e:	b480      	push	{r7}
 8001520:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001522:	e7fe      	b.n	8001522 <BusFault_Handler+0x4>

08001524 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001524:	b480      	push	{r7}
 8001526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001528:	e7fe      	b.n	8001528 <UsageFault_Handler+0x4>

0800152a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800152a:	b480      	push	{r7}
 800152c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800152e:	bf00      	nop
 8001530:	46bd      	mov	sp, r7
 8001532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001536:	4770      	bx	lr

08001538 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPSGRF_915_GPIO3_EXTI5_Pin);
 800153c:	2020      	movs	r0, #32
 800153e:	f000 fda5 	bl	800208c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SPBTLE_RF_IRQ_EXTI6_Pin);
 8001542:	2040      	movs	r0, #64	; 0x40
 8001544:	f000 fda2 	bl	800208c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(VL53L0X_GPIO1_EXTI7_Pin);
 8001548:	2080      	movs	r0, #128	; 0x80
 800154a:	f000 fd9f 	bl	800208c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM3MDL_DRDY_EXTI8_Pin);
 800154e:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001552:	f000 fd9b 	bl	800208c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001556:	bf00      	nop
 8001558:	bd80      	pop	{r7, pc}
	...

0800155c <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8001560:	4802      	ldr	r0, [pc, #8]	; (800156c <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 8001562:	f002 fdcd 	bl	8004100 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8001566:	bf00      	nop
 8001568:	bd80      	pop	{r7, pc}
 800156a:	bf00      	nop
 800156c:	200007c8 	.word	0x200007c8

08001570 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001574:	4802      	ldr	r0, [pc, #8]	; (8001580 <USART1_IRQHandler+0x10>)
 8001576:	f003 f979 	bl	800486c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800157a:	bf00      	nop
 800157c:	bd80      	pop	{r7, pc}
 800157e:	bf00      	nop
 8001580:	200001cc 	.word	0x200001cc

08001584 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LPS22HB_INT_DRDY_EXTI0_Pin);
 8001588:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800158c:	f000 fd7e 	bl	800208c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM6DSL_INT1_EXTI11_Pin);
 8001590:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001594:	f000 fd7a 	bl	800208c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON_EXTI13_Pin);
 8001598:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800159c:	f000 fd76 	bl	800208c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ARD_D2_Pin);
 80015a0:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80015a4:	f000 fd72 	bl	800208c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(HTS221_DRDY_EXTI15_Pin);
 80015a8:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80015ac:	f000 fd6e 	bl	800208c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80015b0:	bf00      	nop
 80015b2:	bd80      	pop	{r7, pc}

080015b4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b086      	sub	sp, #24
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	60f8      	str	r0, [r7, #12]
 80015bc:	60b9      	str	r1, [r7, #8]
 80015be:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015c0:	2300      	movs	r3, #0
 80015c2:	617b      	str	r3, [r7, #20]
 80015c4:	e00a      	b.n	80015dc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80015c6:	f7ff f89b 	bl	8000700 <__io_getchar>
 80015ca:	4601      	mov	r1, r0
 80015cc:	68bb      	ldr	r3, [r7, #8]
 80015ce:	1c5a      	adds	r2, r3, #1
 80015d0:	60ba      	str	r2, [r7, #8]
 80015d2:	b2ca      	uxtb	r2, r1
 80015d4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015d6:	697b      	ldr	r3, [r7, #20]
 80015d8:	3301      	adds	r3, #1
 80015da:	617b      	str	r3, [r7, #20]
 80015dc:	697a      	ldr	r2, [r7, #20]
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	429a      	cmp	r2, r3
 80015e2:	dbf0      	blt.n	80015c6 <_read+0x12>
  }

  return len;
 80015e4:	687b      	ldr	r3, [r7, #4]
}
 80015e6:	4618      	mov	r0, r3
 80015e8:	3718      	adds	r7, #24
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bd80      	pop	{r7, pc}

080015ee <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80015ee:	b580      	push	{r7, lr}
 80015f0:	b086      	sub	sp, #24
 80015f2:	af00      	add	r7, sp, #0
 80015f4:	60f8      	str	r0, [r7, #12]
 80015f6:	60b9      	str	r1, [r7, #8]
 80015f8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015fa:	2300      	movs	r3, #0
 80015fc:	617b      	str	r3, [r7, #20]
 80015fe:	e009      	b.n	8001614 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001600:	68bb      	ldr	r3, [r7, #8]
 8001602:	1c5a      	adds	r2, r3, #1
 8001604:	60ba      	str	r2, [r7, #8]
 8001606:	781b      	ldrb	r3, [r3, #0]
 8001608:	4618      	mov	r0, r3
 800160a:	f7ff f85b 	bl	80006c4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800160e:	697b      	ldr	r3, [r7, #20]
 8001610:	3301      	adds	r3, #1
 8001612:	617b      	str	r3, [r7, #20]
 8001614:	697a      	ldr	r2, [r7, #20]
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	429a      	cmp	r2, r3
 800161a:	dbf1      	blt.n	8001600 <_write+0x12>
  }
  return len;
 800161c:	687b      	ldr	r3, [r7, #4]
}
 800161e:	4618      	mov	r0, r3
 8001620:	3718      	adds	r7, #24
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}

08001626 <_close>:

int _close(int file)
{
 8001626:	b480      	push	{r7}
 8001628:	b083      	sub	sp, #12
 800162a:	af00      	add	r7, sp, #0
 800162c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800162e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001632:	4618      	mov	r0, r3
 8001634:	370c      	adds	r7, #12
 8001636:	46bd      	mov	sp, r7
 8001638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163c:	4770      	bx	lr

0800163e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800163e:	b480      	push	{r7}
 8001640:	b083      	sub	sp, #12
 8001642:	af00      	add	r7, sp, #0
 8001644:	6078      	str	r0, [r7, #4]
 8001646:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001648:	683b      	ldr	r3, [r7, #0]
 800164a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800164e:	605a      	str	r2, [r3, #4]
  return 0;
 8001650:	2300      	movs	r3, #0
}
 8001652:	4618      	mov	r0, r3
 8001654:	370c      	adds	r7, #12
 8001656:	46bd      	mov	sp, r7
 8001658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165c:	4770      	bx	lr

0800165e <_isatty>:

int _isatty(int file)
{
 800165e:	b480      	push	{r7}
 8001660:	b083      	sub	sp, #12
 8001662:	af00      	add	r7, sp, #0
 8001664:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001666:	2301      	movs	r3, #1
}
 8001668:	4618      	mov	r0, r3
 800166a:	370c      	adds	r7, #12
 800166c:	46bd      	mov	sp, r7
 800166e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001672:	4770      	bx	lr

08001674 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001674:	b480      	push	{r7}
 8001676:	b085      	sub	sp, #20
 8001678:	af00      	add	r7, sp, #0
 800167a:	60f8      	str	r0, [r7, #12]
 800167c:	60b9      	str	r1, [r7, #8]
 800167e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001680:	2300      	movs	r3, #0
}
 8001682:	4618      	mov	r0, r3
 8001684:	3714      	adds	r7, #20
 8001686:	46bd      	mov	sp, r7
 8001688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168c:	4770      	bx	lr
	...

08001690 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b086      	sub	sp, #24
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001698:	4a14      	ldr	r2, [pc, #80]	; (80016ec <_sbrk+0x5c>)
 800169a:	4b15      	ldr	r3, [pc, #84]	; (80016f0 <_sbrk+0x60>)
 800169c:	1ad3      	subs	r3, r2, r3
 800169e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80016a0:	697b      	ldr	r3, [r7, #20]
 80016a2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80016a4:	4b13      	ldr	r3, [pc, #76]	; (80016f4 <_sbrk+0x64>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d102      	bne.n	80016b2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80016ac:	4b11      	ldr	r3, [pc, #68]	; (80016f4 <_sbrk+0x64>)
 80016ae:	4a12      	ldr	r2, [pc, #72]	; (80016f8 <_sbrk+0x68>)
 80016b0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80016b2:	4b10      	ldr	r3, [pc, #64]	; (80016f4 <_sbrk+0x64>)
 80016b4:	681a      	ldr	r2, [r3, #0]
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	4413      	add	r3, r2
 80016ba:	693a      	ldr	r2, [r7, #16]
 80016bc:	429a      	cmp	r2, r3
 80016be:	d207      	bcs.n	80016d0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016c0:	f008 fa48 	bl	8009b54 <__errno>
 80016c4:	4603      	mov	r3, r0
 80016c6:	220c      	movs	r2, #12
 80016c8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80016ca:	f04f 33ff 	mov.w	r3, #4294967295
 80016ce:	e009      	b.n	80016e4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80016d0:	4b08      	ldr	r3, [pc, #32]	; (80016f4 <_sbrk+0x64>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80016d6:	4b07      	ldr	r3, [pc, #28]	; (80016f4 <_sbrk+0x64>)
 80016d8:	681a      	ldr	r2, [r3, #0]
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	4413      	add	r3, r2
 80016de:	4a05      	ldr	r2, [pc, #20]	; (80016f4 <_sbrk+0x64>)
 80016e0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80016e2:	68fb      	ldr	r3, [r7, #12]
}
 80016e4:	4618      	mov	r0, r3
 80016e6:	3718      	adds	r7, #24
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bd80      	pop	{r7, pc}
 80016ec:	20018000 	.word	0x20018000
 80016f0:	00000400 	.word	0x00000400
 80016f4:	20000814 	.word	0x20000814
 80016f8:	20003aa0 	.word	0x20003aa0

080016fc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80016fc:	b480      	push	{r7}
 80016fe:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001700:	4b06      	ldr	r3, [pc, #24]	; (800171c <SystemInit+0x20>)
 8001702:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001706:	4a05      	ldr	r2, [pc, #20]	; (800171c <SystemInit+0x20>)
 8001708:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800170c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001710:	bf00      	nop
 8001712:	46bd      	mov	sp, r7
 8001714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001718:	4770      	bx	lr
 800171a:	bf00      	nop
 800171c:	e000ed00 	.word	0xe000ed00

08001720 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001720:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001758 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001724:	f7ff ffea 	bl	80016fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001728:	480c      	ldr	r0, [pc, #48]	; (800175c <LoopForever+0x6>)
  ldr r1, =_edata
 800172a:	490d      	ldr	r1, [pc, #52]	; (8001760 <LoopForever+0xa>)
  ldr r2, =_sidata
 800172c:	4a0d      	ldr	r2, [pc, #52]	; (8001764 <LoopForever+0xe>)
  movs r3, #0
 800172e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001730:	e002      	b.n	8001738 <LoopCopyDataInit>

08001732 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001732:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001734:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001736:	3304      	adds	r3, #4

08001738 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001738:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800173a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800173c:	d3f9      	bcc.n	8001732 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800173e:	4a0a      	ldr	r2, [pc, #40]	; (8001768 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001740:	4c0a      	ldr	r4, [pc, #40]	; (800176c <LoopForever+0x16>)
  movs r3, #0
 8001742:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001744:	e001      	b.n	800174a <LoopFillZerobss>

08001746 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001746:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001748:	3204      	adds	r2, #4

0800174a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800174a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800174c:	d3fb      	bcc.n	8001746 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800174e:	f008 fa07 	bl	8009b60 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001752:	f7fe ffe9 	bl	8000728 <main>

08001756 <LoopForever>:

LoopForever:
    b LoopForever
 8001756:	e7fe      	b.n	8001756 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001758:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800175c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001760:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001764:	0800a710 	.word	0x0800a710
  ldr r2, =_sbss
 8001768:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 800176c:	20003a9c 	.word	0x20003a9c

08001770 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001770:	e7fe      	b.n	8001770 <ADC1_2_IRQHandler>

08001772 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001772:	b580      	push	{r7, lr}
 8001774:	b082      	sub	sp, #8
 8001776:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001778:	2300      	movs	r3, #0
 800177a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800177c:	2003      	movs	r0, #3
 800177e:	f000 f902 	bl	8001986 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001782:	200f      	movs	r0, #15
 8001784:	f7ff fe54 	bl	8001430 <HAL_InitTick>
 8001788:	4603      	mov	r3, r0
 800178a:	2b00      	cmp	r3, #0
 800178c:	d002      	beq.n	8001794 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800178e:	2301      	movs	r3, #1
 8001790:	71fb      	strb	r3, [r7, #7]
 8001792:	e001      	b.n	8001798 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001794:	f7ff fb92 	bl	8000ebc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001798:	79fb      	ldrb	r3, [r7, #7]
}
 800179a:	4618      	mov	r0, r3
 800179c:	3708      	adds	r7, #8
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd80      	pop	{r7, pc}
	...

080017a4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017a4:	b480      	push	{r7}
 80017a6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80017a8:	4b06      	ldr	r3, [pc, #24]	; (80017c4 <HAL_IncTick+0x20>)
 80017aa:	781b      	ldrb	r3, [r3, #0]
 80017ac:	461a      	mov	r2, r3
 80017ae:	4b06      	ldr	r3, [pc, #24]	; (80017c8 <HAL_IncTick+0x24>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	4413      	add	r3, r2
 80017b4:	4a04      	ldr	r2, [pc, #16]	; (80017c8 <HAL_IncTick+0x24>)
 80017b6:	6013      	str	r3, [r2, #0]
}
 80017b8:	bf00      	nop
 80017ba:	46bd      	mov	sp, r7
 80017bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c0:	4770      	bx	lr
 80017c2:	bf00      	nop
 80017c4:	20000008 	.word	0x20000008
 80017c8:	20000818 	.word	0x20000818

080017cc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017cc:	b480      	push	{r7}
 80017ce:	af00      	add	r7, sp, #0
  return uwTick;
 80017d0:	4b03      	ldr	r3, [pc, #12]	; (80017e0 <HAL_GetTick+0x14>)
 80017d2:	681b      	ldr	r3, [r3, #0]
}
 80017d4:	4618      	mov	r0, r3
 80017d6:	46bd      	mov	sp, r7
 80017d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017dc:	4770      	bx	lr
 80017de:	bf00      	nop
 80017e0:	20000818 	.word	0x20000818

080017e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b084      	sub	sp, #16
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80017ec:	f7ff ffee 	bl	80017cc <HAL_GetTick>
 80017f0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017fc:	d005      	beq.n	800180a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80017fe:	4b0a      	ldr	r3, [pc, #40]	; (8001828 <HAL_Delay+0x44>)
 8001800:	781b      	ldrb	r3, [r3, #0]
 8001802:	461a      	mov	r2, r3
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	4413      	add	r3, r2
 8001808:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800180a:	bf00      	nop
 800180c:	f7ff ffde 	bl	80017cc <HAL_GetTick>
 8001810:	4602      	mov	r2, r0
 8001812:	68bb      	ldr	r3, [r7, #8]
 8001814:	1ad3      	subs	r3, r2, r3
 8001816:	68fa      	ldr	r2, [r7, #12]
 8001818:	429a      	cmp	r2, r3
 800181a:	d8f7      	bhi.n	800180c <HAL_Delay+0x28>
  {
  }
}
 800181c:	bf00      	nop
 800181e:	bf00      	nop
 8001820:	3710      	adds	r7, #16
 8001822:	46bd      	mov	sp, r7
 8001824:	bd80      	pop	{r7, pc}
 8001826:	bf00      	nop
 8001828:	20000008 	.word	0x20000008

0800182c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800182c:	b480      	push	{r7}
 800182e:	b085      	sub	sp, #20
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	f003 0307 	and.w	r3, r3, #7
 800183a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800183c:	4b0c      	ldr	r3, [pc, #48]	; (8001870 <__NVIC_SetPriorityGrouping+0x44>)
 800183e:	68db      	ldr	r3, [r3, #12]
 8001840:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001842:	68ba      	ldr	r2, [r7, #8]
 8001844:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001848:	4013      	ands	r3, r2
 800184a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001850:	68bb      	ldr	r3, [r7, #8]
 8001852:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001854:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001858:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800185c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800185e:	4a04      	ldr	r2, [pc, #16]	; (8001870 <__NVIC_SetPriorityGrouping+0x44>)
 8001860:	68bb      	ldr	r3, [r7, #8]
 8001862:	60d3      	str	r3, [r2, #12]
}
 8001864:	bf00      	nop
 8001866:	3714      	adds	r7, #20
 8001868:	46bd      	mov	sp, r7
 800186a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186e:	4770      	bx	lr
 8001870:	e000ed00 	.word	0xe000ed00

08001874 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001874:	b480      	push	{r7}
 8001876:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001878:	4b04      	ldr	r3, [pc, #16]	; (800188c <__NVIC_GetPriorityGrouping+0x18>)
 800187a:	68db      	ldr	r3, [r3, #12]
 800187c:	0a1b      	lsrs	r3, r3, #8
 800187e:	f003 0307 	and.w	r3, r3, #7
}
 8001882:	4618      	mov	r0, r3
 8001884:	46bd      	mov	sp, r7
 8001886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188a:	4770      	bx	lr
 800188c:	e000ed00 	.word	0xe000ed00

08001890 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001890:	b480      	push	{r7}
 8001892:	b083      	sub	sp, #12
 8001894:	af00      	add	r7, sp, #0
 8001896:	4603      	mov	r3, r0
 8001898:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800189a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800189e:	2b00      	cmp	r3, #0
 80018a0:	db0b      	blt.n	80018ba <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018a2:	79fb      	ldrb	r3, [r7, #7]
 80018a4:	f003 021f 	and.w	r2, r3, #31
 80018a8:	4907      	ldr	r1, [pc, #28]	; (80018c8 <__NVIC_EnableIRQ+0x38>)
 80018aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ae:	095b      	lsrs	r3, r3, #5
 80018b0:	2001      	movs	r0, #1
 80018b2:	fa00 f202 	lsl.w	r2, r0, r2
 80018b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80018ba:	bf00      	nop
 80018bc:	370c      	adds	r7, #12
 80018be:	46bd      	mov	sp, r7
 80018c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c4:	4770      	bx	lr
 80018c6:	bf00      	nop
 80018c8:	e000e100 	.word	0xe000e100

080018cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018cc:	b480      	push	{r7}
 80018ce:	b083      	sub	sp, #12
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	4603      	mov	r3, r0
 80018d4:	6039      	str	r1, [r7, #0]
 80018d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018dc:	2b00      	cmp	r3, #0
 80018de:	db0a      	blt.n	80018f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	b2da      	uxtb	r2, r3
 80018e4:	490c      	ldr	r1, [pc, #48]	; (8001918 <__NVIC_SetPriority+0x4c>)
 80018e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ea:	0112      	lsls	r2, r2, #4
 80018ec:	b2d2      	uxtb	r2, r2
 80018ee:	440b      	add	r3, r1
 80018f0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80018f4:	e00a      	b.n	800190c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018f6:	683b      	ldr	r3, [r7, #0]
 80018f8:	b2da      	uxtb	r2, r3
 80018fa:	4908      	ldr	r1, [pc, #32]	; (800191c <__NVIC_SetPriority+0x50>)
 80018fc:	79fb      	ldrb	r3, [r7, #7]
 80018fe:	f003 030f 	and.w	r3, r3, #15
 8001902:	3b04      	subs	r3, #4
 8001904:	0112      	lsls	r2, r2, #4
 8001906:	b2d2      	uxtb	r2, r2
 8001908:	440b      	add	r3, r1
 800190a:	761a      	strb	r2, [r3, #24]
}
 800190c:	bf00      	nop
 800190e:	370c      	adds	r7, #12
 8001910:	46bd      	mov	sp, r7
 8001912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001916:	4770      	bx	lr
 8001918:	e000e100 	.word	0xe000e100
 800191c:	e000ed00 	.word	0xe000ed00

08001920 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001920:	b480      	push	{r7}
 8001922:	b089      	sub	sp, #36	; 0x24
 8001924:	af00      	add	r7, sp, #0
 8001926:	60f8      	str	r0, [r7, #12]
 8001928:	60b9      	str	r1, [r7, #8]
 800192a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	f003 0307 	and.w	r3, r3, #7
 8001932:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001934:	69fb      	ldr	r3, [r7, #28]
 8001936:	f1c3 0307 	rsb	r3, r3, #7
 800193a:	2b04      	cmp	r3, #4
 800193c:	bf28      	it	cs
 800193e:	2304      	movcs	r3, #4
 8001940:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001942:	69fb      	ldr	r3, [r7, #28]
 8001944:	3304      	adds	r3, #4
 8001946:	2b06      	cmp	r3, #6
 8001948:	d902      	bls.n	8001950 <NVIC_EncodePriority+0x30>
 800194a:	69fb      	ldr	r3, [r7, #28]
 800194c:	3b03      	subs	r3, #3
 800194e:	e000      	b.n	8001952 <NVIC_EncodePriority+0x32>
 8001950:	2300      	movs	r3, #0
 8001952:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001954:	f04f 32ff 	mov.w	r2, #4294967295
 8001958:	69bb      	ldr	r3, [r7, #24]
 800195a:	fa02 f303 	lsl.w	r3, r2, r3
 800195e:	43da      	mvns	r2, r3
 8001960:	68bb      	ldr	r3, [r7, #8]
 8001962:	401a      	ands	r2, r3
 8001964:	697b      	ldr	r3, [r7, #20]
 8001966:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001968:	f04f 31ff 	mov.w	r1, #4294967295
 800196c:	697b      	ldr	r3, [r7, #20]
 800196e:	fa01 f303 	lsl.w	r3, r1, r3
 8001972:	43d9      	mvns	r1, r3
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001978:	4313      	orrs	r3, r2
         );
}
 800197a:	4618      	mov	r0, r3
 800197c:	3724      	adds	r7, #36	; 0x24
 800197e:	46bd      	mov	sp, r7
 8001980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001984:	4770      	bx	lr

08001986 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001986:	b580      	push	{r7, lr}
 8001988:	b082      	sub	sp, #8
 800198a:	af00      	add	r7, sp, #0
 800198c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800198e:	6878      	ldr	r0, [r7, #4]
 8001990:	f7ff ff4c 	bl	800182c <__NVIC_SetPriorityGrouping>
}
 8001994:	bf00      	nop
 8001996:	3708      	adds	r7, #8
 8001998:	46bd      	mov	sp, r7
 800199a:	bd80      	pop	{r7, pc}

0800199c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b086      	sub	sp, #24
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	4603      	mov	r3, r0
 80019a4:	60b9      	str	r1, [r7, #8]
 80019a6:	607a      	str	r2, [r7, #4]
 80019a8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80019aa:	2300      	movs	r3, #0
 80019ac:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80019ae:	f7ff ff61 	bl	8001874 <__NVIC_GetPriorityGrouping>
 80019b2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80019b4:	687a      	ldr	r2, [r7, #4]
 80019b6:	68b9      	ldr	r1, [r7, #8]
 80019b8:	6978      	ldr	r0, [r7, #20]
 80019ba:	f7ff ffb1 	bl	8001920 <NVIC_EncodePriority>
 80019be:	4602      	mov	r2, r0
 80019c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019c4:	4611      	mov	r1, r2
 80019c6:	4618      	mov	r0, r3
 80019c8:	f7ff ff80 	bl	80018cc <__NVIC_SetPriority>
}
 80019cc:	bf00      	nop
 80019ce:	3718      	adds	r7, #24
 80019d0:	46bd      	mov	sp, r7
 80019d2:	bd80      	pop	{r7, pc}

080019d4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b082      	sub	sp, #8
 80019d8:	af00      	add	r7, sp, #0
 80019da:	4603      	mov	r3, r0
 80019dc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80019de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019e2:	4618      	mov	r0, r3
 80019e4:	f7ff ff54 	bl	8001890 <__NVIC_EnableIRQ>
}
 80019e8:	bf00      	nop
 80019ea:	3708      	adds	r7, #8
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bd80      	pop	{r7, pc}

080019f0 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b082      	sub	sp, #8
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d101      	bne.n	8001a02 <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 80019fe:	2301      	movs	r3, #1
 8001a00:	e0ac      	b.n	8001b5c <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	4618      	mov	r0, r3
 8001a08:	f000 f8b2 	bl	8001b70 <DFSDM_GetChannelFromInstance>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	4a55      	ldr	r2, [pc, #340]	; (8001b64 <HAL_DFSDM_ChannelInit+0x174>)
 8001a10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d001      	beq.n	8001a1c <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8001a18:	2301      	movs	r3, #1
 8001a1a:	e09f      	b.n	8001b5c <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8001a1c:	6878      	ldr	r0, [r7, #4]
 8001a1e:	f7ff fa75 	bl	8000f0c <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 8001a22:	4b51      	ldr	r3, [pc, #324]	; (8001b68 <HAL_DFSDM_ChannelInit+0x178>)
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	3301      	adds	r3, #1
 8001a28:	4a4f      	ldr	r2, [pc, #316]	; (8001b68 <HAL_DFSDM_ChannelInit+0x178>)
 8001a2a:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 8001a2c:	4b4e      	ldr	r3, [pc, #312]	; (8001b68 <HAL_DFSDM_ChannelInit+0x178>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	2b01      	cmp	r3, #1
 8001a32:	d125      	bne.n	8001a80 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8001a34:	4b4d      	ldr	r3, [pc, #308]	; (8001b6c <HAL_DFSDM_ChannelInit+0x17c>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	4a4c      	ldr	r2, [pc, #304]	; (8001b6c <HAL_DFSDM_ChannelInit+0x17c>)
 8001a3a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8001a3e:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8001a40:	4b4a      	ldr	r3, [pc, #296]	; (8001b6c <HAL_DFSDM_ChannelInit+0x17c>)
 8001a42:	681a      	ldr	r2, [r3, #0]
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	689b      	ldr	r3, [r3, #8]
 8001a48:	4948      	ldr	r1, [pc, #288]	; (8001b6c <HAL_DFSDM_ChannelInit+0x17c>)
 8001a4a:	4313      	orrs	r3, r2
 8001a4c:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8001a4e:	4b47      	ldr	r3, [pc, #284]	; (8001b6c <HAL_DFSDM_ChannelInit+0x17c>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	4a46      	ldr	r2, [pc, #280]	; (8001b6c <HAL_DFSDM_ChannelInit+0x17c>)
 8001a54:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8001a58:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	791b      	ldrb	r3, [r3, #4]
 8001a5e:	2b01      	cmp	r3, #1
 8001a60:	d108      	bne.n	8001a74 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 8001a62:	4b42      	ldr	r3, [pc, #264]	; (8001b6c <HAL_DFSDM_ChannelInit+0x17c>)
 8001a64:	681a      	ldr	r2, [r3, #0]
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	68db      	ldr	r3, [r3, #12]
 8001a6a:	3b01      	subs	r3, #1
 8001a6c:	041b      	lsls	r3, r3, #16
 8001a6e:	493f      	ldr	r1, [pc, #252]	; (8001b6c <HAL_DFSDM_ChannelInit+0x17c>)
 8001a70:	4313      	orrs	r3, r2
 8001a72:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8001a74:	4b3d      	ldr	r3, [pc, #244]	; (8001b6c <HAL_DFSDM_ChannelInit+0x17c>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	4a3c      	ldr	r2, [pc, #240]	; (8001b6c <HAL_DFSDM_ChannelInit+0x17c>)
 8001a7a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001a7e:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	681a      	ldr	r2, [r3, #0]
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 8001a8e:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	6819      	ldr	r1, [r3, #0]
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8001a9e:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8001aa4:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	430a      	orrs	r2, r1
 8001aac:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	681a      	ldr	r2, [r3, #0]
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	f022 020f 	bic.w	r2, r2, #15
 8001abc:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	6819      	ldr	r1, [r3, #0]
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8001acc:	431a      	orrs	r2, r3
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	430a      	orrs	r2, r1
 8001ad4:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	689a      	ldr	r2, [r3, #8]
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 8001ae4:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	6899      	ldr	r1, [r3, #8]
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001af4:	3b01      	subs	r3, #1
 8001af6:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8001af8:	431a      	orrs	r2, r3
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	430a      	orrs	r2, r1
 8001b00:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	685a      	ldr	r2, [r3, #4]
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f002 0207 	and.w	r2, r2, #7
 8001b10:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	6859      	ldr	r1, [r3, #4]
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b1c:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b22:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8001b24:	431a      	orrs	r2, r3
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	430a      	orrs	r2, r1
 8001b2c:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	681a      	ldr	r2, [r3, #0]
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001b3c:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	2201      	movs	r2, #1
 8001b42:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	f000 f810 	bl	8001b70 <DFSDM_GetChannelFromInstance>
 8001b50:	4602      	mov	r2, r0
 8001b52:	4904      	ldr	r1, [pc, #16]	; (8001b64 <HAL_DFSDM_ChannelInit+0x174>)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 8001b5a:	2300      	movs	r3, #0
}
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	3708      	adds	r7, #8
 8001b60:	46bd      	mov	sp, r7
 8001b62:	bd80      	pop	{r7, pc}
 8001b64:	20000820 	.word	0x20000820
 8001b68:	2000081c 	.word	0x2000081c
 8001b6c:	40016000 	.word	0x40016000

08001b70 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 8001b70:	b480      	push	{r7}
 8001b72:	b085      	sub	sp, #20
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	4a1c      	ldr	r2, [pc, #112]	; (8001bec <DFSDM_GetChannelFromInstance+0x7c>)
 8001b7c:	4293      	cmp	r3, r2
 8001b7e:	d102      	bne.n	8001b86 <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 8001b80:	2300      	movs	r3, #0
 8001b82:	60fb      	str	r3, [r7, #12]
 8001b84:	e02b      	b.n	8001bde <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	4a19      	ldr	r2, [pc, #100]	; (8001bf0 <DFSDM_GetChannelFromInstance+0x80>)
 8001b8a:	4293      	cmp	r3, r2
 8001b8c:	d102      	bne.n	8001b94 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 8001b8e:	2301      	movs	r3, #1
 8001b90:	60fb      	str	r3, [r7, #12]
 8001b92:	e024      	b.n	8001bde <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	4a17      	ldr	r2, [pc, #92]	; (8001bf4 <DFSDM_GetChannelFromInstance+0x84>)
 8001b98:	4293      	cmp	r3, r2
 8001b9a:	d102      	bne.n	8001ba2 <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 8001b9c:	2302      	movs	r3, #2
 8001b9e:	60fb      	str	r3, [r7, #12]
 8001ba0:	e01d      	b.n	8001bde <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	4a14      	ldr	r2, [pc, #80]	; (8001bf8 <DFSDM_GetChannelFromInstance+0x88>)
 8001ba6:	4293      	cmp	r3, r2
 8001ba8:	d102      	bne.n	8001bb0 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 8001baa:	2304      	movs	r3, #4
 8001bac:	60fb      	str	r3, [r7, #12]
 8001bae:	e016      	b.n	8001bde <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	4a12      	ldr	r2, [pc, #72]	; (8001bfc <DFSDM_GetChannelFromInstance+0x8c>)
 8001bb4:	4293      	cmp	r3, r2
 8001bb6:	d102      	bne.n	8001bbe <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 8001bb8:	2305      	movs	r3, #5
 8001bba:	60fb      	str	r3, [r7, #12]
 8001bbc:	e00f      	b.n	8001bde <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	4a0f      	ldr	r2, [pc, #60]	; (8001c00 <DFSDM_GetChannelFromInstance+0x90>)
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	d102      	bne.n	8001bcc <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 8001bc6:	2306      	movs	r3, #6
 8001bc8:	60fb      	str	r3, [r7, #12]
 8001bca:	e008      	b.n	8001bde <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	4a0d      	ldr	r2, [pc, #52]	; (8001c04 <DFSDM_GetChannelFromInstance+0x94>)
 8001bd0:	4293      	cmp	r3, r2
 8001bd2:	d102      	bne.n	8001bda <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 8001bd4:	2307      	movs	r3, #7
 8001bd6:	60fb      	str	r3, [r7, #12]
 8001bd8:	e001      	b.n	8001bde <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 8001bda:	2303      	movs	r3, #3
 8001bdc:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 8001bde:	68fb      	ldr	r3, [r7, #12]
}
 8001be0:	4618      	mov	r0, r3
 8001be2:	3714      	adds	r7, #20
 8001be4:	46bd      	mov	sp, r7
 8001be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bea:	4770      	bx	lr
 8001bec:	40016000 	.word	0x40016000
 8001bf0:	40016020 	.word	0x40016020
 8001bf4:	40016040 	.word	0x40016040
 8001bf8:	40016080 	.word	0x40016080
 8001bfc:	400160a0 	.word	0x400160a0
 8001c00:	400160c0 	.word	0x400160c0
 8001c04:	400160e0 	.word	0x400160e0

08001c08 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	b085      	sub	sp, #20
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001c10:	2300      	movs	r3, #0
 8001c12:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001c1a:	b2db      	uxtb	r3, r3
 8001c1c:	2b02      	cmp	r3, #2
 8001c1e:	d008      	beq.n	8001c32 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	2204      	movs	r2, #4
 8001c24:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	2200      	movs	r2, #0
 8001c2a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001c2e:	2301      	movs	r3, #1
 8001c30:	e022      	b.n	8001c78 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	681a      	ldr	r2, [r3, #0]
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	f022 020e 	bic.w	r2, r2, #14
 8001c40:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	681a      	ldr	r2, [r3, #0]
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f022 0201 	bic.w	r2, r2, #1
 8001c50:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c56:	f003 021c 	and.w	r2, r3, #28
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c5e:	2101      	movs	r1, #1
 8001c60:	fa01 f202 	lsl.w	r2, r1, r2
 8001c64:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	2201      	movs	r2, #1
 8001c6a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	2200      	movs	r2, #0
 8001c72:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8001c76:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001c78:	4618      	mov	r0, r3
 8001c7a:	3714      	adds	r7, #20
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c82:	4770      	bx	lr

08001c84 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b084      	sub	sp, #16
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001c96:	b2db      	uxtb	r3, r3
 8001c98:	2b02      	cmp	r3, #2
 8001c9a:	d005      	beq.n	8001ca8 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	2204      	movs	r2, #4
 8001ca0:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	73fb      	strb	r3, [r7, #15]
 8001ca6:	e029      	b.n	8001cfc <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	681a      	ldr	r2, [r3, #0]
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f022 020e 	bic.w	r2, r2, #14
 8001cb6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	681a      	ldr	r2, [r3, #0]
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f022 0201 	bic.w	r2, r2, #1
 8001cc6:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ccc:	f003 021c 	and.w	r2, r3, #28
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cd4:	2101      	movs	r1, #1
 8001cd6:	fa01 f202 	lsl.w	r2, r1, r2
 8001cda:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	2201      	movs	r2, #1
 8001ce0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d003      	beq.n	8001cfc <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cf8:	6878      	ldr	r0, [r7, #4]
 8001cfa:	4798      	blx	r3
    }
  }
  return status;
 8001cfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cfe:	4618      	mov	r0, r3
 8001d00:	3710      	adds	r7, #16
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}
	...

08001d08 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	b087      	sub	sp, #28
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
 8001d10:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001d12:	2300      	movs	r3, #0
 8001d14:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d16:	e17f      	b.n	8002018 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	681a      	ldr	r2, [r3, #0]
 8001d1c:	2101      	movs	r1, #1
 8001d1e:	697b      	ldr	r3, [r7, #20]
 8001d20:	fa01 f303 	lsl.w	r3, r1, r3
 8001d24:	4013      	ands	r3, r2
 8001d26:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	f000 8171 	beq.w	8002012 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	f003 0303 	and.w	r3, r3, #3
 8001d38:	2b01      	cmp	r3, #1
 8001d3a:	d005      	beq.n	8001d48 <HAL_GPIO_Init+0x40>
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	685b      	ldr	r3, [r3, #4]
 8001d40:	f003 0303 	and.w	r3, r3, #3
 8001d44:	2b02      	cmp	r3, #2
 8001d46:	d130      	bne.n	8001daa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	689b      	ldr	r3, [r3, #8]
 8001d4c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001d4e:	697b      	ldr	r3, [r7, #20]
 8001d50:	005b      	lsls	r3, r3, #1
 8001d52:	2203      	movs	r2, #3
 8001d54:	fa02 f303 	lsl.w	r3, r2, r3
 8001d58:	43db      	mvns	r3, r3
 8001d5a:	693a      	ldr	r2, [r7, #16]
 8001d5c:	4013      	ands	r3, r2
 8001d5e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	68da      	ldr	r2, [r3, #12]
 8001d64:	697b      	ldr	r3, [r7, #20]
 8001d66:	005b      	lsls	r3, r3, #1
 8001d68:	fa02 f303 	lsl.w	r3, r2, r3
 8001d6c:	693a      	ldr	r2, [r7, #16]
 8001d6e:	4313      	orrs	r3, r2
 8001d70:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	693a      	ldr	r2, [r7, #16]
 8001d76:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	685b      	ldr	r3, [r3, #4]
 8001d7c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001d7e:	2201      	movs	r2, #1
 8001d80:	697b      	ldr	r3, [r7, #20]
 8001d82:	fa02 f303 	lsl.w	r3, r2, r3
 8001d86:	43db      	mvns	r3, r3
 8001d88:	693a      	ldr	r2, [r7, #16]
 8001d8a:	4013      	ands	r3, r2
 8001d8c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d8e:	683b      	ldr	r3, [r7, #0]
 8001d90:	685b      	ldr	r3, [r3, #4]
 8001d92:	091b      	lsrs	r3, r3, #4
 8001d94:	f003 0201 	and.w	r2, r3, #1
 8001d98:	697b      	ldr	r3, [r7, #20]
 8001d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d9e:	693a      	ldr	r2, [r7, #16]
 8001da0:	4313      	orrs	r3, r2
 8001da2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	693a      	ldr	r2, [r7, #16]
 8001da8:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001daa:	683b      	ldr	r3, [r7, #0]
 8001dac:	685b      	ldr	r3, [r3, #4]
 8001dae:	f003 0303 	and.w	r3, r3, #3
 8001db2:	2b03      	cmp	r3, #3
 8001db4:	d118      	bne.n	8001de8 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dba:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001dbc:	2201      	movs	r2, #1
 8001dbe:	697b      	ldr	r3, [r7, #20]
 8001dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc4:	43db      	mvns	r3, r3
 8001dc6:	693a      	ldr	r2, [r7, #16]
 8001dc8:	4013      	ands	r3, r2
 8001dca:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	685b      	ldr	r3, [r3, #4]
 8001dd0:	08db      	lsrs	r3, r3, #3
 8001dd2:	f003 0201 	and.w	r2, r3, #1
 8001dd6:	697b      	ldr	r3, [r7, #20]
 8001dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ddc:	693a      	ldr	r2, [r7, #16]
 8001dde:	4313      	orrs	r3, r2
 8001de0:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	693a      	ldr	r2, [r7, #16]
 8001de6:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	f003 0303 	and.w	r3, r3, #3
 8001df0:	2b03      	cmp	r3, #3
 8001df2:	d017      	beq.n	8001e24 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	68db      	ldr	r3, [r3, #12]
 8001df8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001dfa:	697b      	ldr	r3, [r7, #20]
 8001dfc:	005b      	lsls	r3, r3, #1
 8001dfe:	2203      	movs	r2, #3
 8001e00:	fa02 f303 	lsl.w	r3, r2, r3
 8001e04:	43db      	mvns	r3, r3
 8001e06:	693a      	ldr	r2, [r7, #16]
 8001e08:	4013      	ands	r3, r2
 8001e0a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	689a      	ldr	r2, [r3, #8]
 8001e10:	697b      	ldr	r3, [r7, #20]
 8001e12:	005b      	lsls	r3, r3, #1
 8001e14:	fa02 f303 	lsl.w	r3, r2, r3
 8001e18:	693a      	ldr	r2, [r7, #16]
 8001e1a:	4313      	orrs	r3, r2
 8001e1c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	693a      	ldr	r2, [r7, #16]
 8001e22:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	f003 0303 	and.w	r3, r3, #3
 8001e2c:	2b02      	cmp	r3, #2
 8001e2e:	d123      	bne.n	8001e78 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001e30:	697b      	ldr	r3, [r7, #20]
 8001e32:	08da      	lsrs	r2, r3, #3
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	3208      	adds	r2, #8
 8001e38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e3c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001e3e:	697b      	ldr	r3, [r7, #20]
 8001e40:	f003 0307 	and.w	r3, r3, #7
 8001e44:	009b      	lsls	r3, r3, #2
 8001e46:	220f      	movs	r2, #15
 8001e48:	fa02 f303 	lsl.w	r3, r2, r3
 8001e4c:	43db      	mvns	r3, r3
 8001e4e:	693a      	ldr	r2, [r7, #16]
 8001e50:	4013      	ands	r3, r2
 8001e52:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001e54:	683b      	ldr	r3, [r7, #0]
 8001e56:	691a      	ldr	r2, [r3, #16]
 8001e58:	697b      	ldr	r3, [r7, #20]
 8001e5a:	f003 0307 	and.w	r3, r3, #7
 8001e5e:	009b      	lsls	r3, r3, #2
 8001e60:	fa02 f303 	lsl.w	r3, r2, r3
 8001e64:	693a      	ldr	r2, [r7, #16]
 8001e66:	4313      	orrs	r3, r2
 8001e68:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001e6a:	697b      	ldr	r3, [r7, #20]
 8001e6c:	08da      	lsrs	r2, r3, #3
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	3208      	adds	r2, #8
 8001e72:	6939      	ldr	r1, [r7, #16]
 8001e74:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001e7e:	697b      	ldr	r3, [r7, #20]
 8001e80:	005b      	lsls	r3, r3, #1
 8001e82:	2203      	movs	r2, #3
 8001e84:	fa02 f303 	lsl.w	r3, r2, r3
 8001e88:	43db      	mvns	r3, r3
 8001e8a:	693a      	ldr	r2, [r7, #16]
 8001e8c:	4013      	ands	r3, r2
 8001e8e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	685b      	ldr	r3, [r3, #4]
 8001e94:	f003 0203 	and.w	r2, r3, #3
 8001e98:	697b      	ldr	r3, [r7, #20]
 8001e9a:	005b      	lsls	r3, r3, #1
 8001e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea0:	693a      	ldr	r2, [r7, #16]
 8001ea2:	4313      	orrs	r3, r2
 8001ea4:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	693a      	ldr	r2, [r7, #16]
 8001eaa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001eac:	683b      	ldr	r3, [r7, #0]
 8001eae:	685b      	ldr	r3, [r3, #4]
 8001eb0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	f000 80ac 	beq.w	8002012 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001eba:	4b5f      	ldr	r3, [pc, #380]	; (8002038 <HAL_GPIO_Init+0x330>)
 8001ebc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001ebe:	4a5e      	ldr	r2, [pc, #376]	; (8002038 <HAL_GPIO_Init+0x330>)
 8001ec0:	f043 0301 	orr.w	r3, r3, #1
 8001ec4:	6613      	str	r3, [r2, #96]	; 0x60
 8001ec6:	4b5c      	ldr	r3, [pc, #368]	; (8002038 <HAL_GPIO_Init+0x330>)
 8001ec8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001eca:	f003 0301 	and.w	r3, r3, #1
 8001ece:	60bb      	str	r3, [r7, #8]
 8001ed0:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001ed2:	4a5a      	ldr	r2, [pc, #360]	; (800203c <HAL_GPIO_Init+0x334>)
 8001ed4:	697b      	ldr	r3, [r7, #20]
 8001ed6:	089b      	lsrs	r3, r3, #2
 8001ed8:	3302      	adds	r3, #2
 8001eda:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ede:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001ee0:	697b      	ldr	r3, [r7, #20]
 8001ee2:	f003 0303 	and.w	r3, r3, #3
 8001ee6:	009b      	lsls	r3, r3, #2
 8001ee8:	220f      	movs	r2, #15
 8001eea:	fa02 f303 	lsl.w	r3, r2, r3
 8001eee:	43db      	mvns	r3, r3
 8001ef0:	693a      	ldr	r2, [r7, #16]
 8001ef2:	4013      	ands	r3, r2
 8001ef4:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001efc:	d025      	beq.n	8001f4a <HAL_GPIO_Init+0x242>
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	4a4f      	ldr	r2, [pc, #316]	; (8002040 <HAL_GPIO_Init+0x338>)
 8001f02:	4293      	cmp	r3, r2
 8001f04:	d01f      	beq.n	8001f46 <HAL_GPIO_Init+0x23e>
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	4a4e      	ldr	r2, [pc, #312]	; (8002044 <HAL_GPIO_Init+0x33c>)
 8001f0a:	4293      	cmp	r3, r2
 8001f0c:	d019      	beq.n	8001f42 <HAL_GPIO_Init+0x23a>
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	4a4d      	ldr	r2, [pc, #308]	; (8002048 <HAL_GPIO_Init+0x340>)
 8001f12:	4293      	cmp	r3, r2
 8001f14:	d013      	beq.n	8001f3e <HAL_GPIO_Init+0x236>
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	4a4c      	ldr	r2, [pc, #304]	; (800204c <HAL_GPIO_Init+0x344>)
 8001f1a:	4293      	cmp	r3, r2
 8001f1c:	d00d      	beq.n	8001f3a <HAL_GPIO_Init+0x232>
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	4a4b      	ldr	r2, [pc, #300]	; (8002050 <HAL_GPIO_Init+0x348>)
 8001f22:	4293      	cmp	r3, r2
 8001f24:	d007      	beq.n	8001f36 <HAL_GPIO_Init+0x22e>
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	4a4a      	ldr	r2, [pc, #296]	; (8002054 <HAL_GPIO_Init+0x34c>)
 8001f2a:	4293      	cmp	r3, r2
 8001f2c:	d101      	bne.n	8001f32 <HAL_GPIO_Init+0x22a>
 8001f2e:	2306      	movs	r3, #6
 8001f30:	e00c      	b.n	8001f4c <HAL_GPIO_Init+0x244>
 8001f32:	2307      	movs	r3, #7
 8001f34:	e00a      	b.n	8001f4c <HAL_GPIO_Init+0x244>
 8001f36:	2305      	movs	r3, #5
 8001f38:	e008      	b.n	8001f4c <HAL_GPIO_Init+0x244>
 8001f3a:	2304      	movs	r3, #4
 8001f3c:	e006      	b.n	8001f4c <HAL_GPIO_Init+0x244>
 8001f3e:	2303      	movs	r3, #3
 8001f40:	e004      	b.n	8001f4c <HAL_GPIO_Init+0x244>
 8001f42:	2302      	movs	r3, #2
 8001f44:	e002      	b.n	8001f4c <HAL_GPIO_Init+0x244>
 8001f46:	2301      	movs	r3, #1
 8001f48:	e000      	b.n	8001f4c <HAL_GPIO_Init+0x244>
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	697a      	ldr	r2, [r7, #20]
 8001f4e:	f002 0203 	and.w	r2, r2, #3
 8001f52:	0092      	lsls	r2, r2, #2
 8001f54:	4093      	lsls	r3, r2
 8001f56:	693a      	ldr	r2, [r7, #16]
 8001f58:	4313      	orrs	r3, r2
 8001f5a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001f5c:	4937      	ldr	r1, [pc, #220]	; (800203c <HAL_GPIO_Init+0x334>)
 8001f5e:	697b      	ldr	r3, [r7, #20]
 8001f60:	089b      	lsrs	r3, r3, #2
 8001f62:	3302      	adds	r3, #2
 8001f64:	693a      	ldr	r2, [r7, #16]
 8001f66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001f6a:	4b3b      	ldr	r3, [pc, #236]	; (8002058 <HAL_GPIO_Init+0x350>)
 8001f6c:	689b      	ldr	r3, [r3, #8]
 8001f6e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	43db      	mvns	r3, r3
 8001f74:	693a      	ldr	r2, [r7, #16]
 8001f76:	4013      	ands	r3, r2
 8001f78:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	685b      	ldr	r3, [r3, #4]
 8001f7e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d003      	beq.n	8001f8e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001f86:	693a      	ldr	r2, [r7, #16]
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	4313      	orrs	r3, r2
 8001f8c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001f8e:	4a32      	ldr	r2, [pc, #200]	; (8002058 <HAL_GPIO_Init+0x350>)
 8001f90:	693b      	ldr	r3, [r7, #16]
 8001f92:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001f94:	4b30      	ldr	r3, [pc, #192]	; (8002058 <HAL_GPIO_Init+0x350>)
 8001f96:	68db      	ldr	r3, [r3, #12]
 8001f98:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	43db      	mvns	r3, r3
 8001f9e:	693a      	ldr	r2, [r7, #16]
 8001fa0:	4013      	ands	r3, r2
 8001fa2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	685b      	ldr	r3, [r3, #4]
 8001fa8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d003      	beq.n	8001fb8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001fb0:	693a      	ldr	r2, [r7, #16]
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	4313      	orrs	r3, r2
 8001fb6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001fb8:	4a27      	ldr	r2, [pc, #156]	; (8002058 <HAL_GPIO_Init+0x350>)
 8001fba:	693b      	ldr	r3, [r7, #16]
 8001fbc:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001fbe:	4b26      	ldr	r3, [pc, #152]	; (8002058 <HAL_GPIO_Init+0x350>)
 8001fc0:	685b      	ldr	r3, [r3, #4]
 8001fc2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	43db      	mvns	r3, r3
 8001fc8:	693a      	ldr	r2, [r7, #16]
 8001fca:	4013      	ands	r3, r2
 8001fcc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001fce:	683b      	ldr	r3, [r7, #0]
 8001fd0:	685b      	ldr	r3, [r3, #4]
 8001fd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d003      	beq.n	8001fe2 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001fda:	693a      	ldr	r2, [r7, #16]
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	4313      	orrs	r3, r2
 8001fe0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001fe2:	4a1d      	ldr	r2, [pc, #116]	; (8002058 <HAL_GPIO_Init+0x350>)
 8001fe4:	693b      	ldr	r3, [r7, #16]
 8001fe6:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001fe8:	4b1b      	ldr	r3, [pc, #108]	; (8002058 <HAL_GPIO_Init+0x350>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	43db      	mvns	r3, r3
 8001ff2:	693a      	ldr	r2, [r7, #16]
 8001ff4:	4013      	ands	r3, r2
 8001ff6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	685b      	ldr	r3, [r3, #4]
 8001ffc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002000:	2b00      	cmp	r3, #0
 8002002:	d003      	beq.n	800200c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002004:	693a      	ldr	r2, [r7, #16]
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	4313      	orrs	r3, r2
 800200a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800200c:	4a12      	ldr	r2, [pc, #72]	; (8002058 <HAL_GPIO_Init+0x350>)
 800200e:	693b      	ldr	r3, [r7, #16]
 8002010:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002012:	697b      	ldr	r3, [r7, #20]
 8002014:	3301      	adds	r3, #1
 8002016:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	681a      	ldr	r2, [r3, #0]
 800201c:	697b      	ldr	r3, [r7, #20]
 800201e:	fa22 f303 	lsr.w	r3, r2, r3
 8002022:	2b00      	cmp	r3, #0
 8002024:	f47f ae78 	bne.w	8001d18 <HAL_GPIO_Init+0x10>
  }
}
 8002028:	bf00      	nop
 800202a:	bf00      	nop
 800202c:	371c      	adds	r7, #28
 800202e:	46bd      	mov	sp, r7
 8002030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002034:	4770      	bx	lr
 8002036:	bf00      	nop
 8002038:	40021000 	.word	0x40021000
 800203c:	40010000 	.word	0x40010000
 8002040:	48000400 	.word	0x48000400
 8002044:	48000800 	.word	0x48000800
 8002048:	48000c00 	.word	0x48000c00
 800204c:	48001000 	.word	0x48001000
 8002050:	48001400 	.word	0x48001400
 8002054:	48001800 	.word	0x48001800
 8002058:	40010400 	.word	0x40010400

0800205c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800205c:	b480      	push	{r7}
 800205e:	b083      	sub	sp, #12
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
 8002064:	460b      	mov	r3, r1
 8002066:	807b      	strh	r3, [r7, #2]
 8002068:	4613      	mov	r3, r2
 800206a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800206c:	787b      	ldrb	r3, [r7, #1]
 800206e:	2b00      	cmp	r3, #0
 8002070:	d003      	beq.n	800207a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002072:	887a      	ldrh	r2, [r7, #2]
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002078:	e002      	b.n	8002080 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800207a:	887a      	ldrh	r2, [r7, #2]
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002080:	bf00      	nop
 8002082:	370c      	adds	r7, #12
 8002084:	46bd      	mov	sp, r7
 8002086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208a:	4770      	bx	lr

0800208c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b082      	sub	sp, #8
 8002090:	af00      	add	r7, sp, #0
 8002092:	4603      	mov	r3, r0
 8002094:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002096:	4b08      	ldr	r3, [pc, #32]	; (80020b8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002098:	695a      	ldr	r2, [r3, #20]
 800209a:	88fb      	ldrh	r3, [r7, #6]
 800209c:	4013      	ands	r3, r2
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d006      	beq.n	80020b0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80020a2:	4a05      	ldr	r2, [pc, #20]	; (80020b8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80020a4:	88fb      	ldrh	r3, [r7, #6]
 80020a6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80020a8:	88fb      	ldrh	r3, [r7, #6]
 80020aa:	4618      	mov	r0, r3
 80020ac:	f000 f806 	bl	80020bc <HAL_GPIO_EXTI_Callback>
  }
}
 80020b0:	bf00      	nop
 80020b2:	3708      	adds	r7, #8
 80020b4:	46bd      	mov	sp, r7
 80020b6:	bd80      	pop	{r7, pc}
 80020b8:	40010400 	.word	0x40010400

080020bc <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80020bc:	b480      	push	{r7}
 80020be:	b083      	sub	sp, #12
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	4603      	mov	r3, r0
 80020c4:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80020c6:	bf00      	nop
 80020c8:	370c      	adds	r7, #12
 80020ca:	46bd      	mov	sp, r7
 80020cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d0:	4770      	bx	lr

080020d2 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80020d2:	b580      	push	{r7, lr}
 80020d4:	b082      	sub	sp, #8
 80020d6:	af00      	add	r7, sp, #0
 80020d8:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d101      	bne.n	80020e4 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80020e0:	2301      	movs	r3, #1
 80020e2:	e08d      	b.n	8002200 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80020ea:	b2db      	uxtb	r3, r3
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d106      	bne.n	80020fe <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	2200      	movs	r2, #0
 80020f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80020f8:	6878      	ldr	r0, [r7, #4]
 80020fa:	f7fe ff6b 	bl	8000fd4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	2224      	movs	r2, #36	; 0x24
 8002102:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	681a      	ldr	r2, [r3, #0]
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f022 0201 	bic.w	r2, r2, #1
 8002114:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	685a      	ldr	r2, [r3, #4]
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002122:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	689a      	ldr	r2, [r3, #8]
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002132:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	68db      	ldr	r3, [r3, #12]
 8002138:	2b01      	cmp	r3, #1
 800213a:	d107      	bne.n	800214c <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	689a      	ldr	r2, [r3, #8]
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002148:	609a      	str	r2, [r3, #8]
 800214a:	e006      	b.n	800215a <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	689a      	ldr	r2, [r3, #8]
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002158:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	68db      	ldr	r3, [r3, #12]
 800215e:	2b02      	cmp	r3, #2
 8002160:	d108      	bne.n	8002174 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	685a      	ldr	r2, [r3, #4]
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002170:	605a      	str	r2, [r3, #4]
 8002172:	e007      	b.n	8002184 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	685a      	ldr	r2, [r3, #4]
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002182:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	685b      	ldr	r3, [r3, #4]
 800218a:	687a      	ldr	r2, [r7, #4]
 800218c:	6812      	ldr	r2, [r2, #0]
 800218e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002192:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002196:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	68da      	ldr	r2, [r3, #12]
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80021a6:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	691a      	ldr	r2, [r3, #16]
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	695b      	ldr	r3, [r3, #20]
 80021b0:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	699b      	ldr	r3, [r3, #24]
 80021b8:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	430a      	orrs	r2, r1
 80021c0:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	69d9      	ldr	r1, [r3, #28]
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	6a1a      	ldr	r2, [r3, #32]
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	430a      	orrs	r2, r1
 80021d0:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	681a      	ldr	r2, [r3, #0]
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f042 0201 	orr.w	r2, r2, #1
 80021e0:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	2200      	movs	r2, #0
 80021e6:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	2220      	movs	r2, #32
 80021ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	2200      	movs	r2, #0
 80021f4:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	2200      	movs	r2, #0
 80021fa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80021fe:	2300      	movs	r3, #0
}
 8002200:	4618      	mov	r0, r3
 8002202:	3708      	adds	r7, #8
 8002204:	46bd      	mov	sp, r7
 8002206:	bd80      	pop	{r7, pc}

08002208 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002208:	b480      	push	{r7}
 800220a:	b083      	sub	sp, #12
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
 8002210:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002218:	b2db      	uxtb	r3, r3
 800221a:	2b20      	cmp	r3, #32
 800221c:	d138      	bne.n	8002290 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002224:	2b01      	cmp	r3, #1
 8002226:	d101      	bne.n	800222c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002228:	2302      	movs	r3, #2
 800222a:	e032      	b.n	8002292 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	2201      	movs	r2, #1
 8002230:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	2224      	movs	r2, #36	; 0x24
 8002238:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	681a      	ldr	r2, [r3, #0]
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f022 0201 	bic.w	r2, r2, #1
 800224a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	681a      	ldr	r2, [r3, #0]
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800225a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	6819      	ldr	r1, [r3, #0]
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	683a      	ldr	r2, [r7, #0]
 8002268:	430a      	orrs	r2, r1
 800226a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	681a      	ldr	r2, [r3, #0]
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f042 0201 	orr.w	r2, r2, #1
 800227a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	2220      	movs	r2, #32
 8002280:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	2200      	movs	r2, #0
 8002288:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800228c:	2300      	movs	r3, #0
 800228e:	e000      	b.n	8002292 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002290:	2302      	movs	r3, #2
  }
}
 8002292:	4618      	mov	r0, r3
 8002294:	370c      	adds	r7, #12
 8002296:	46bd      	mov	sp, r7
 8002298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229c:	4770      	bx	lr

0800229e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800229e:	b480      	push	{r7}
 80022a0:	b085      	sub	sp, #20
 80022a2:	af00      	add	r7, sp, #0
 80022a4:	6078      	str	r0, [r7, #4]
 80022a6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80022ae:	b2db      	uxtb	r3, r3
 80022b0:	2b20      	cmp	r3, #32
 80022b2:	d139      	bne.n	8002328 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80022ba:	2b01      	cmp	r3, #1
 80022bc:	d101      	bne.n	80022c2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80022be:	2302      	movs	r3, #2
 80022c0:	e033      	b.n	800232a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	2201      	movs	r2, #1
 80022c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	2224      	movs	r2, #36	; 0x24
 80022ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	681a      	ldr	r2, [r3, #0]
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f022 0201 	bic.w	r2, r2, #1
 80022e0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80022f0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	021b      	lsls	r3, r3, #8
 80022f6:	68fa      	ldr	r2, [r7, #12]
 80022f8:	4313      	orrs	r3, r2
 80022fa:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	68fa      	ldr	r2, [r7, #12]
 8002302:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	681a      	ldr	r2, [r3, #0]
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f042 0201 	orr.w	r2, r2, #1
 8002312:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	2220      	movs	r2, #32
 8002318:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	2200      	movs	r2, #0
 8002320:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002324:	2300      	movs	r3, #0
 8002326:	e000      	b.n	800232a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002328:	2302      	movs	r3, #2
  }
}
 800232a:	4618      	mov	r0, r3
 800232c:	3714      	adds	r7, #20
 800232e:	46bd      	mov	sp, r7
 8002330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002334:	4770      	bx	lr

08002336 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002336:	b580      	push	{r7, lr}
 8002338:	b086      	sub	sp, #24
 800233a:	af02      	add	r7, sp, #8
 800233c:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	2b00      	cmp	r3, #0
 8002342:	d101      	bne.n	8002348 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002344:	2301      	movs	r3, #1
 8002346:	e101      	b.n	800254c <HAL_PCD_Init+0x216>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	f893 3495 	ldrb.w	r3, [r3, #1173]	; 0x495
 800234e:	b2db      	uxtb	r3, r3
 8002350:	2b00      	cmp	r3, #0
 8002352:	d106      	bne.n	8002362 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	2200      	movs	r2, #0
 8002358:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800235c:	6878      	ldr	r0, [r7, #4]
 800235e:	f7fe ffcb 	bl	80012f8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	2203      	movs	r2, #3
 8002366:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	2200      	movs	r2, #0
 800236e:	719a      	strb	r2, [r3, #6]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	4618      	mov	r0, r3
 8002376:	f003 fe1e 	bl	8005fb6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6818      	ldr	r0, [r3, #0]
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	7c1a      	ldrb	r2, [r3, #16]
 8002382:	f88d 2000 	strb.w	r2, [sp]
 8002386:	3304      	adds	r3, #4
 8002388:	cb0e      	ldmia	r3, {r1, r2, r3}
 800238a:	f003 fde7 	bl	8005f5c <USB_CoreInit>
 800238e:	4603      	mov	r3, r0
 8002390:	2b00      	cmp	r3, #0
 8002392:	d005      	beq.n	80023a0 <HAL_PCD_Init+0x6a>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	2202      	movs	r2, #2
 8002398:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
    return HAL_ERROR;
 800239c:	2301      	movs	r3, #1
 800239e:	e0d5      	b.n	800254c <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	2100      	movs	r1, #0
 80023a6:	4618      	mov	r0, r3
 80023a8:	f003 fe16 	bl	8005fd8 <USB_SetCurrentMode>
 80023ac:	4603      	mov	r3, r0
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d005      	beq.n	80023be <HAL_PCD_Init+0x88>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	2202      	movs	r2, #2
 80023b6:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
    return HAL_ERROR;
 80023ba:	2301      	movs	r3, #1
 80023bc:	e0c6      	b.n	800254c <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80023be:	2300      	movs	r3, #0
 80023c0:	73fb      	strb	r3, [r7, #15]
 80023c2:	e04a      	b.n	800245a <HAL_PCD_Init+0x124>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80023c4:	7bfa      	ldrb	r2, [r7, #15]
 80023c6:	6879      	ldr	r1, [r7, #4]
 80023c8:	4613      	mov	r3, r2
 80023ca:	00db      	lsls	r3, r3, #3
 80023cc:	4413      	add	r3, r2
 80023ce:	009b      	lsls	r3, r3, #2
 80023d0:	440b      	add	r3, r1
 80023d2:	3315      	adds	r3, #21
 80023d4:	2201      	movs	r2, #1
 80023d6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80023d8:	7bfa      	ldrb	r2, [r7, #15]
 80023da:	6879      	ldr	r1, [r7, #4]
 80023dc:	4613      	mov	r3, r2
 80023de:	00db      	lsls	r3, r3, #3
 80023e0:	4413      	add	r3, r2
 80023e2:	009b      	lsls	r3, r3, #2
 80023e4:	440b      	add	r3, r1
 80023e6:	3314      	adds	r3, #20
 80023e8:	7bfa      	ldrb	r2, [r7, #15]
 80023ea:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 80023ec:	7bfa      	ldrb	r2, [r7, #15]
 80023ee:	7bfb      	ldrb	r3, [r7, #15]
 80023f0:	b298      	uxth	r0, r3
 80023f2:	6879      	ldr	r1, [r7, #4]
 80023f4:	4613      	mov	r3, r2
 80023f6:	00db      	lsls	r3, r3, #3
 80023f8:	4413      	add	r3, r2
 80023fa:	009b      	lsls	r3, r3, #2
 80023fc:	440b      	add	r3, r1
 80023fe:	332e      	adds	r3, #46	; 0x2e
 8002400:	4602      	mov	r2, r0
 8002402:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002404:	7bfa      	ldrb	r2, [r7, #15]
 8002406:	6879      	ldr	r1, [r7, #4]
 8002408:	4613      	mov	r3, r2
 800240a:	00db      	lsls	r3, r3, #3
 800240c:	4413      	add	r3, r2
 800240e:	009b      	lsls	r3, r3, #2
 8002410:	440b      	add	r3, r1
 8002412:	3318      	adds	r3, #24
 8002414:	2200      	movs	r2, #0
 8002416:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002418:	7bfa      	ldrb	r2, [r7, #15]
 800241a:	6879      	ldr	r1, [r7, #4]
 800241c:	4613      	mov	r3, r2
 800241e:	00db      	lsls	r3, r3, #3
 8002420:	4413      	add	r3, r2
 8002422:	009b      	lsls	r3, r3, #2
 8002424:	440b      	add	r3, r1
 8002426:	331c      	adds	r3, #28
 8002428:	2200      	movs	r2, #0
 800242a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800242c:	7bfa      	ldrb	r2, [r7, #15]
 800242e:	6879      	ldr	r1, [r7, #4]
 8002430:	4613      	mov	r3, r2
 8002432:	00db      	lsls	r3, r3, #3
 8002434:	4413      	add	r3, r2
 8002436:	009b      	lsls	r3, r3, #2
 8002438:	440b      	add	r3, r1
 800243a:	3320      	adds	r3, #32
 800243c:	2200      	movs	r2, #0
 800243e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002440:	7bfa      	ldrb	r2, [r7, #15]
 8002442:	6879      	ldr	r1, [r7, #4]
 8002444:	4613      	mov	r3, r2
 8002446:	00db      	lsls	r3, r3, #3
 8002448:	4413      	add	r3, r2
 800244a:	009b      	lsls	r3, r3, #2
 800244c:	440b      	add	r3, r1
 800244e:	3324      	adds	r3, #36	; 0x24
 8002450:	2200      	movs	r2, #0
 8002452:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002454:	7bfb      	ldrb	r3, [r7, #15]
 8002456:	3301      	adds	r3, #1
 8002458:	73fb      	strb	r3, [r7, #15]
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	791b      	ldrb	r3, [r3, #4]
 800245e:	7bfa      	ldrb	r2, [r7, #15]
 8002460:	429a      	cmp	r2, r3
 8002462:	d3af      	bcc.n	80023c4 <HAL_PCD_Init+0x8e>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002464:	2300      	movs	r3, #0
 8002466:	73fb      	strb	r3, [r7, #15]
 8002468:	e044      	b.n	80024f4 <HAL_PCD_Init+0x1be>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800246a:	7bfa      	ldrb	r2, [r7, #15]
 800246c:	6879      	ldr	r1, [r7, #4]
 800246e:	4613      	mov	r3, r2
 8002470:	00db      	lsls	r3, r3, #3
 8002472:	4413      	add	r3, r2
 8002474:	009b      	lsls	r3, r3, #2
 8002476:	440b      	add	r3, r1
 8002478:	f203 2355 	addw	r3, r3, #597	; 0x255
 800247c:	2200      	movs	r2, #0
 800247e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002480:	7bfa      	ldrb	r2, [r7, #15]
 8002482:	6879      	ldr	r1, [r7, #4]
 8002484:	4613      	mov	r3, r2
 8002486:	00db      	lsls	r3, r3, #3
 8002488:	4413      	add	r3, r2
 800248a:	009b      	lsls	r3, r3, #2
 800248c:	440b      	add	r3, r1
 800248e:	f503 7315 	add.w	r3, r3, #596	; 0x254
 8002492:	7bfa      	ldrb	r2, [r7, #15]
 8002494:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002496:	7bfa      	ldrb	r2, [r7, #15]
 8002498:	6879      	ldr	r1, [r7, #4]
 800249a:	4613      	mov	r3, r2
 800249c:	00db      	lsls	r3, r3, #3
 800249e:	4413      	add	r3, r2
 80024a0:	009b      	lsls	r3, r3, #2
 80024a2:	440b      	add	r3, r1
 80024a4:	f503 7316 	add.w	r3, r3, #600	; 0x258
 80024a8:	2200      	movs	r2, #0
 80024aa:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80024ac:	7bfa      	ldrb	r2, [r7, #15]
 80024ae:	6879      	ldr	r1, [r7, #4]
 80024b0:	4613      	mov	r3, r2
 80024b2:	00db      	lsls	r3, r3, #3
 80024b4:	4413      	add	r3, r2
 80024b6:	009b      	lsls	r3, r3, #2
 80024b8:	440b      	add	r3, r1
 80024ba:	f503 7317 	add.w	r3, r3, #604	; 0x25c
 80024be:	2200      	movs	r2, #0
 80024c0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80024c2:	7bfa      	ldrb	r2, [r7, #15]
 80024c4:	6879      	ldr	r1, [r7, #4]
 80024c6:	4613      	mov	r3, r2
 80024c8:	00db      	lsls	r3, r3, #3
 80024ca:	4413      	add	r3, r2
 80024cc:	009b      	lsls	r3, r3, #2
 80024ce:	440b      	add	r3, r1
 80024d0:	f503 7318 	add.w	r3, r3, #608	; 0x260
 80024d4:	2200      	movs	r2, #0
 80024d6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80024d8:	7bfa      	ldrb	r2, [r7, #15]
 80024da:	6879      	ldr	r1, [r7, #4]
 80024dc:	4613      	mov	r3, r2
 80024de:	00db      	lsls	r3, r3, #3
 80024e0:	4413      	add	r3, r2
 80024e2:	009b      	lsls	r3, r3, #2
 80024e4:	440b      	add	r3, r1
 80024e6:	f503 7319 	add.w	r3, r3, #612	; 0x264
 80024ea:	2200      	movs	r2, #0
 80024ec:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80024ee:	7bfb      	ldrb	r3, [r7, #15]
 80024f0:	3301      	adds	r3, #1
 80024f2:	73fb      	strb	r3, [r7, #15]
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	791b      	ldrb	r3, [r3, #4]
 80024f8:	7bfa      	ldrb	r2, [r7, #15]
 80024fa:	429a      	cmp	r2, r3
 80024fc:	d3b5      	bcc.n	800246a <HAL_PCD_Init+0x134>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	6818      	ldr	r0, [r3, #0]
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	7c1a      	ldrb	r2, [r3, #16]
 8002506:	f88d 2000 	strb.w	r2, [sp]
 800250a:	3304      	adds	r3, #4
 800250c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800250e:	f003 fdaf 	bl	8006070 <USB_DevInit>
 8002512:	4603      	mov	r3, r0
 8002514:	2b00      	cmp	r3, #0
 8002516:	d005      	beq.n	8002524 <HAL_PCD_Init+0x1ee>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	2202      	movs	r2, #2
 800251c:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
    return HAL_ERROR;
 8002520:	2301      	movs	r3, #1
 8002522:	e013      	b.n	800254c <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	2200      	movs	r2, #0
 8002528:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	2201      	movs	r2, #1
 800252e:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	7b1b      	ldrb	r3, [r3, #12]
 8002536:	2b01      	cmp	r3, #1
 8002538:	d102      	bne.n	8002540 <HAL_PCD_Init+0x20a>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800253a:	6878      	ldr	r0, [r7, #4]
 800253c:	f000 f80a 	bl	8002554 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4618      	mov	r0, r3
 8002546:	f003 ff54 	bl	80063f2 <USB_DevDisconnect>

  return HAL_OK;
 800254a:	2300      	movs	r3, #0
}
 800254c:	4618      	mov	r0, r3
 800254e:	3710      	adds	r7, #16
 8002550:	46bd      	mov	sp, r7
 8002552:	bd80      	pop	{r7, pc}

08002554 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002554:	b480      	push	{r7}
 8002556:	b085      	sub	sp, #20
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	2201      	movs	r2, #1
 8002566:	f8c3 24d8 	str.w	r2, [r3, #1240]	; 0x4d8
  hpcd->LPM_State = LPM_L0;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	2200      	movs	r2, #0
 800256e:	f883 24cc 	strb.w	r2, [r3, #1228]	; 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	699b      	ldr	r3, [r3, #24]
 8002576:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002582:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002586:	f043 0303 	orr.w	r3, r3, #3
 800258a:	68fa      	ldr	r2, [r7, #12]
 800258c:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 800258e:	2300      	movs	r3, #0
}
 8002590:	4618      	mov	r0, r3
 8002592:	3714      	adds	r7, #20
 8002594:	46bd      	mov	sp, r7
 8002596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259a:	4770      	bx	lr

0800259c <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800259c:	b480      	push	{r7}
 800259e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80025a0:	4b05      	ldr	r3, [pc, #20]	; (80025b8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	4a04      	ldr	r2, [pc, #16]	; (80025b8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80025a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025aa:	6013      	str	r3, [r2, #0]
}
 80025ac:	bf00      	nop
 80025ae:	46bd      	mov	sp, r7
 80025b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b4:	4770      	bx	lr
 80025b6:	bf00      	nop
 80025b8:	40007000 	.word	0x40007000

080025bc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80025bc:	b480      	push	{r7}
 80025be:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80025c0:	4b04      	ldr	r3, [pc, #16]	; (80025d4 <HAL_PWREx_GetVoltageRange+0x18>)
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80025c8:	4618      	mov	r0, r3
 80025ca:	46bd      	mov	sp, r7
 80025cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d0:	4770      	bx	lr
 80025d2:	bf00      	nop
 80025d4:	40007000 	.word	0x40007000

080025d8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80025d8:	b480      	push	{r7}
 80025da:	b085      	sub	sp, #20
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80025e6:	d130      	bne.n	800264a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80025e8:	4b23      	ldr	r3, [pc, #140]	; (8002678 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80025f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80025f4:	d038      	beq.n	8002668 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80025f6:	4b20      	ldr	r3, [pc, #128]	; (8002678 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80025fe:	4a1e      	ldr	r2, [pc, #120]	; (8002678 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002600:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002604:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002606:	4b1d      	ldr	r3, [pc, #116]	; (800267c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	2232      	movs	r2, #50	; 0x32
 800260c:	fb02 f303 	mul.w	r3, r2, r3
 8002610:	4a1b      	ldr	r2, [pc, #108]	; (8002680 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002612:	fba2 2303 	umull	r2, r3, r2, r3
 8002616:	0c9b      	lsrs	r3, r3, #18
 8002618:	3301      	adds	r3, #1
 800261a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800261c:	e002      	b.n	8002624 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	3b01      	subs	r3, #1
 8002622:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002624:	4b14      	ldr	r3, [pc, #80]	; (8002678 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002626:	695b      	ldr	r3, [r3, #20]
 8002628:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800262c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002630:	d102      	bne.n	8002638 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	2b00      	cmp	r3, #0
 8002636:	d1f2      	bne.n	800261e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002638:	4b0f      	ldr	r3, [pc, #60]	; (8002678 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800263a:	695b      	ldr	r3, [r3, #20]
 800263c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002640:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002644:	d110      	bne.n	8002668 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002646:	2303      	movs	r3, #3
 8002648:	e00f      	b.n	800266a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800264a:	4b0b      	ldr	r3, [pc, #44]	; (8002678 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002652:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002656:	d007      	beq.n	8002668 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002658:	4b07      	ldr	r3, [pc, #28]	; (8002678 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002660:	4a05      	ldr	r2, [pc, #20]	; (8002678 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002662:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002666:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002668:	2300      	movs	r3, #0
}
 800266a:	4618      	mov	r0, r3
 800266c:	3714      	adds	r7, #20
 800266e:	46bd      	mov	sp, r7
 8002670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002674:	4770      	bx	lr
 8002676:	bf00      	nop
 8002678:	40007000 	.word	0x40007000
 800267c:	20000000 	.word	0x20000000
 8002680:	431bde83 	.word	0x431bde83

08002684 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8002684:	b480      	push	{r7}
 8002686:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8002688:	4b05      	ldr	r3, [pc, #20]	; (80026a0 <HAL_PWREx_EnableVddUSB+0x1c>)
 800268a:	685b      	ldr	r3, [r3, #4]
 800268c:	4a04      	ldr	r2, [pc, #16]	; (80026a0 <HAL_PWREx_EnableVddUSB+0x1c>)
 800268e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002692:	6053      	str	r3, [r2, #4]
}
 8002694:	bf00      	nop
 8002696:	46bd      	mov	sp, r7
 8002698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269c:	4770      	bx	lr
 800269e:	bf00      	nop
 80026a0:	40007000 	.word	0x40007000

080026a4 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b086      	sub	sp, #24
 80026a8:	af02      	add	r7, sp, #8
 80026aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80026ac:	f7ff f88e 	bl	80017cc <HAL_GetTick>
 80026b0:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d101      	bne.n	80026bc <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 80026b8:	2301      	movs	r3, #1
 80026ba:	e063      	b.n	8002784 <HAL_QSPI_Init+0xe0>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80026c2:	b2db      	uxtb	r3, r3
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d10b      	bne.n	80026e0 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2200      	movs	r2, #0
 80026cc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 80026d0:	6878      	ldr	r0, [r7, #4]
 80026d2:	f7fe fcdd 	bl	8001090 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 80026d6:	f241 3188 	movw	r1, #5000	; 0x1388
 80026da:	6878      	ldr	r0, [r7, #4]
 80026dc:	f000 f858 	bl	8002790 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f423 6170 	bic.w	r1, r3, #3840	; 0xf00
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	689b      	ldr	r3, [r3, #8]
 80026ee:	3b01      	subs	r3, #1
 80026f0:	021a      	lsls	r2, r3, #8
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	430a      	orrs	r2, r1
 80026f8:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026fe:	9300      	str	r3, [sp, #0]
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	2200      	movs	r2, #0
 8002704:	2120      	movs	r1, #32
 8002706:	6878      	ldr	r0, [r7, #4]
 8002708:	f000 f850 	bl	80027ac <QSPI_WaitFlagStateUntilTimeout>
 800270c:	4603      	mov	r3, r0
 800270e:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8002710:	7afb      	ldrb	r3, [r7, #11]
 8002712:	2b00      	cmp	r3, #0
 8002714:	d131      	bne.n	800277a <HAL_QSPI_Init+0xd6>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8002720:	f023 0310 	bic.w	r3, r3, #16
 8002724:	687a      	ldr	r2, [r7, #4]
 8002726:	6852      	ldr	r2, [r2, #4]
 8002728:	0611      	lsls	r1, r2, #24
 800272a:	687a      	ldr	r2, [r7, #4]
 800272c:	68d2      	ldr	r2, [r2, #12]
 800272e:	4311      	orrs	r1, r2
 8002730:	687a      	ldr	r2, [r7, #4]
 8002732:	6812      	ldr	r2, [r2, #0]
 8002734:	430b      	orrs	r3, r1
 8002736:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	685a      	ldr	r2, [r3, #4]
 800273e:	4b13      	ldr	r3, [pc, #76]	; (800278c <HAL_QSPI_Init+0xe8>)
 8002740:	4013      	ands	r3, r2
 8002742:	687a      	ldr	r2, [r7, #4]
 8002744:	6912      	ldr	r2, [r2, #16]
 8002746:	0411      	lsls	r1, r2, #16
 8002748:	687a      	ldr	r2, [r7, #4]
 800274a:	6952      	ldr	r2, [r2, #20]
 800274c:	4311      	orrs	r1, r2
 800274e:	687a      	ldr	r2, [r7, #4]
 8002750:	6992      	ldr	r2, [r2, #24]
 8002752:	4311      	orrs	r1, r2
 8002754:	687a      	ldr	r2, [r7, #4]
 8002756:	6812      	ldr	r2, [r2, #0]
 8002758:	430b      	orrs	r3, r1
 800275a:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	681a      	ldr	r2, [r3, #0]
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f042 0201 	orr.w	r2, r2, #1
 800276a:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2200      	movs	r2, #0
 8002770:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	2201      	movs	r2, #1
 8002776:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	2200      	movs	r2, #0
 800277e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 8002782:	7afb      	ldrb	r3, [r7, #11]
}
 8002784:	4618      	mov	r0, r3
 8002786:	3710      	adds	r7, #16
 8002788:	46bd      	mov	sp, r7
 800278a:	bd80      	pop	{r7, pc}
 800278c:	ffe0f8fe 	.word	0xffe0f8fe

08002790 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8002790:	b480      	push	{r7}
 8002792:	b083      	sub	sp, #12
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
 8002798:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	683a      	ldr	r2, [r7, #0]
 800279e:	641a      	str	r2, [r3, #64]	; 0x40
}
 80027a0:	bf00      	nop
 80027a2:	370c      	adds	r7, #12
 80027a4:	46bd      	mov	sp, r7
 80027a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027aa:	4770      	bx	lr

080027ac <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b084      	sub	sp, #16
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	60f8      	str	r0, [r7, #12]
 80027b4:	60b9      	str	r1, [r7, #8]
 80027b6:	603b      	str	r3, [r7, #0]
 80027b8:	4613      	mov	r3, r2
 80027ba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80027bc:	e01a      	b.n	80027f4 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80027be:	69bb      	ldr	r3, [r7, #24]
 80027c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027c4:	d016      	beq.n	80027f4 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80027c6:	f7ff f801 	bl	80017cc <HAL_GetTick>
 80027ca:	4602      	mov	r2, r0
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	1ad3      	subs	r3, r2, r3
 80027d0:	69ba      	ldr	r2, [r7, #24]
 80027d2:	429a      	cmp	r2, r3
 80027d4:	d302      	bcc.n	80027dc <QSPI_WaitFlagStateUntilTimeout+0x30>
 80027d6:	69bb      	ldr	r3, [r7, #24]
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d10b      	bne.n	80027f4 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	2204      	movs	r2, #4
 80027e0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027e8:	f043 0201 	orr.w	r2, r3, #1
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	63da      	str	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80027f0:	2301      	movs	r3, #1
 80027f2:	e00e      	b.n	8002812 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	689a      	ldr	r2, [r3, #8]
 80027fa:	68bb      	ldr	r3, [r7, #8]
 80027fc:	4013      	ands	r3, r2
 80027fe:	2b00      	cmp	r3, #0
 8002800:	bf14      	ite	ne
 8002802:	2301      	movne	r3, #1
 8002804:	2300      	moveq	r3, #0
 8002806:	b2db      	uxtb	r3, r3
 8002808:	461a      	mov	r2, r3
 800280a:	79fb      	ldrb	r3, [r7, #7]
 800280c:	429a      	cmp	r2, r3
 800280e:	d1d6      	bne.n	80027be <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002810:	2300      	movs	r3, #0
}
 8002812:	4618      	mov	r0, r3
 8002814:	3710      	adds	r7, #16
 8002816:	46bd      	mov	sp, r7
 8002818:	bd80      	pop	{r7, pc}
	...

0800281c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b088      	sub	sp, #32
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	2b00      	cmp	r3, #0
 8002828:	d101      	bne.n	800282e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800282a:	2301      	movs	r3, #1
 800282c:	e3ca      	b.n	8002fc4 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800282e:	4b97      	ldr	r3, [pc, #604]	; (8002a8c <HAL_RCC_OscConfig+0x270>)
 8002830:	689b      	ldr	r3, [r3, #8]
 8002832:	f003 030c 	and.w	r3, r3, #12
 8002836:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002838:	4b94      	ldr	r3, [pc, #592]	; (8002a8c <HAL_RCC_OscConfig+0x270>)
 800283a:	68db      	ldr	r3, [r3, #12]
 800283c:	f003 0303 	and.w	r3, r3, #3
 8002840:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f003 0310 	and.w	r3, r3, #16
 800284a:	2b00      	cmp	r3, #0
 800284c:	f000 80e4 	beq.w	8002a18 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002850:	69bb      	ldr	r3, [r7, #24]
 8002852:	2b00      	cmp	r3, #0
 8002854:	d007      	beq.n	8002866 <HAL_RCC_OscConfig+0x4a>
 8002856:	69bb      	ldr	r3, [r7, #24]
 8002858:	2b0c      	cmp	r3, #12
 800285a:	f040 808b 	bne.w	8002974 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800285e:	697b      	ldr	r3, [r7, #20]
 8002860:	2b01      	cmp	r3, #1
 8002862:	f040 8087 	bne.w	8002974 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002866:	4b89      	ldr	r3, [pc, #548]	; (8002a8c <HAL_RCC_OscConfig+0x270>)
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f003 0302 	and.w	r3, r3, #2
 800286e:	2b00      	cmp	r3, #0
 8002870:	d005      	beq.n	800287e <HAL_RCC_OscConfig+0x62>
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	699b      	ldr	r3, [r3, #24]
 8002876:	2b00      	cmp	r3, #0
 8002878:	d101      	bne.n	800287e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800287a:	2301      	movs	r3, #1
 800287c:	e3a2      	b.n	8002fc4 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6a1a      	ldr	r2, [r3, #32]
 8002882:	4b82      	ldr	r3, [pc, #520]	; (8002a8c <HAL_RCC_OscConfig+0x270>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f003 0308 	and.w	r3, r3, #8
 800288a:	2b00      	cmp	r3, #0
 800288c:	d004      	beq.n	8002898 <HAL_RCC_OscConfig+0x7c>
 800288e:	4b7f      	ldr	r3, [pc, #508]	; (8002a8c <HAL_RCC_OscConfig+0x270>)
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002896:	e005      	b.n	80028a4 <HAL_RCC_OscConfig+0x88>
 8002898:	4b7c      	ldr	r3, [pc, #496]	; (8002a8c <HAL_RCC_OscConfig+0x270>)
 800289a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800289e:	091b      	lsrs	r3, r3, #4
 80028a0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80028a4:	4293      	cmp	r3, r2
 80028a6:	d223      	bcs.n	80028f0 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	6a1b      	ldr	r3, [r3, #32]
 80028ac:	4618      	mov	r0, r3
 80028ae:	f000 fd87 	bl	80033c0 <RCC_SetFlashLatencyFromMSIRange>
 80028b2:	4603      	mov	r3, r0
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d001      	beq.n	80028bc <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80028b8:	2301      	movs	r3, #1
 80028ba:	e383      	b.n	8002fc4 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80028bc:	4b73      	ldr	r3, [pc, #460]	; (8002a8c <HAL_RCC_OscConfig+0x270>)
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	4a72      	ldr	r2, [pc, #456]	; (8002a8c <HAL_RCC_OscConfig+0x270>)
 80028c2:	f043 0308 	orr.w	r3, r3, #8
 80028c6:	6013      	str	r3, [r2, #0]
 80028c8:	4b70      	ldr	r3, [pc, #448]	; (8002a8c <HAL_RCC_OscConfig+0x270>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	6a1b      	ldr	r3, [r3, #32]
 80028d4:	496d      	ldr	r1, [pc, #436]	; (8002a8c <HAL_RCC_OscConfig+0x270>)
 80028d6:	4313      	orrs	r3, r2
 80028d8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80028da:	4b6c      	ldr	r3, [pc, #432]	; (8002a8c <HAL_RCC_OscConfig+0x270>)
 80028dc:	685b      	ldr	r3, [r3, #4]
 80028de:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	69db      	ldr	r3, [r3, #28]
 80028e6:	021b      	lsls	r3, r3, #8
 80028e8:	4968      	ldr	r1, [pc, #416]	; (8002a8c <HAL_RCC_OscConfig+0x270>)
 80028ea:	4313      	orrs	r3, r2
 80028ec:	604b      	str	r3, [r1, #4]
 80028ee:	e025      	b.n	800293c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80028f0:	4b66      	ldr	r3, [pc, #408]	; (8002a8c <HAL_RCC_OscConfig+0x270>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4a65      	ldr	r2, [pc, #404]	; (8002a8c <HAL_RCC_OscConfig+0x270>)
 80028f6:	f043 0308 	orr.w	r3, r3, #8
 80028fa:	6013      	str	r3, [r2, #0]
 80028fc:	4b63      	ldr	r3, [pc, #396]	; (8002a8c <HAL_RCC_OscConfig+0x270>)
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6a1b      	ldr	r3, [r3, #32]
 8002908:	4960      	ldr	r1, [pc, #384]	; (8002a8c <HAL_RCC_OscConfig+0x270>)
 800290a:	4313      	orrs	r3, r2
 800290c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800290e:	4b5f      	ldr	r3, [pc, #380]	; (8002a8c <HAL_RCC_OscConfig+0x270>)
 8002910:	685b      	ldr	r3, [r3, #4]
 8002912:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	69db      	ldr	r3, [r3, #28]
 800291a:	021b      	lsls	r3, r3, #8
 800291c:	495b      	ldr	r1, [pc, #364]	; (8002a8c <HAL_RCC_OscConfig+0x270>)
 800291e:	4313      	orrs	r3, r2
 8002920:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002922:	69bb      	ldr	r3, [r7, #24]
 8002924:	2b00      	cmp	r3, #0
 8002926:	d109      	bne.n	800293c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	6a1b      	ldr	r3, [r3, #32]
 800292c:	4618      	mov	r0, r3
 800292e:	f000 fd47 	bl	80033c0 <RCC_SetFlashLatencyFromMSIRange>
 8002932:	4603      	mov	r3, r0
 8002934:	2b00      	cmp	r3, #0
 8002936:	d001      	beq.n	800293c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002938:	2301      	movs	r3, #1
 800293a:	e343      	b.n	8002fc4 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800293c:	f000 fc4a 	bl	80031d4 <HAL_RCC_GetSysClockFreq>
 8002940:	4602      	mov	r2, r0
 8002942:	4b52      	ldr	r3, [pc, #328]	; (8002a8c <HAL_RCC_OscConfig+0x270>)
 8002944:	689b      	ldr	r3, [r3, #8]
 8002946:	091b      	lsrs	r3, r3, #4
 8002948:	f003 030f 	and.w	r3, r3, #15
 800294c:	4950      	ldr	r1, [pc, #320]	; (8002a90 <HAL_RCC_OscConfig+0x274>)
 800294e:	5ccb      	ldrb	r3, [r1, r3]
 8002950:	f003 031f 	and.w	r3, r3, #31
 8002954:	fa22 f303 	lsr.w	r3, r2, r3
 8002958:	4a4e      	ldr	r2, [pc, #312]	; (8002a94 <HAL_RCC_OscConfig+0x278>)
 800295a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800295c:	4b4e      	ldr	r3, [pc, #312]	; (8002a98 <HAL_RCC_OscConfig+0x27c>)
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	4618      	mov	r0, r3
 8002962:	f7fe fd65 	bl	8001430 <HAL_InitTick>
 8002966:	4603      	mov	r3, r0
 8002968:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800296a:	7bfb      	ldrb	r3, [r7, #15]
 800296c:	2b00      	cmp	r3, #0
 800296e:	d052      	beq.n	8002a16 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002970:	7bfb      	ldrb	r3, [r7, #15]
 8002972:	e327      	b.n	8002fc4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	699b      	ldr	r3, [r3, #24]
 8002978:	2b00      	cmp	r3, #0
 800297a:	d032      	beq.n	80029e2 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800297c:	4b43      	ldr	r3, [pc, #268]	; (8002a8c <HAL_RCC_OscConfig+0x270>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	4a42      	ldr	r2, [pc, #264]	; (8002a8c <HAL_RCC_OscConfig+0x270>)
 8002982:	f043 0301 	orr.w	r3, r3, #1
 8002986:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002988:	f7fe ff20 	bl	80017cc <HAL_GetTick>
 800298c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800298e:	e008      	b.n	80029a2 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002990:	f7fe ff1c 	bl	80017cc <HAL_GetTick>
 8002994:	4602      	mov	r2, r0
 8002996:	693b      	ldr	r3, [r7, #16]
 8002998:	1ad3      	subs	r3, r2, r3
 800299a:	2b02      	cmp	r3, #2
 800299c:	d901      	bls.n	80029a2 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800299e:	2303      	movs	r3, #3
 80029a0:	e310      	b.n	8002fc4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80029a2:	4b3a      	ldr	r3, [pc, #232]	; (8002a8c <HAL_RCC_OscConfig+0x270>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f003 0302 	and.w	r3, r3, #2
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d0f0      	beq.n	8002990 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80029ae:	4b37      	ldr	r3, [pc, #220]	; (8002a8c <HAL_RCC_OscConfig+0x270>)
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	4a36      	ldr	r2, [pc, #216]	; (8002a8c <HAL_RCC_OscConfig+0x270>)
 80029b4:	f043 0308 	orr.w	r3, r3, #8
 80029b8:	6013      	str	r3, [r2, #0]
 80029ba:	4b34      	ldr	r3, [pc, #208]	; (8002a8c <HAL_RCC_OscConfig+0x270>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6a1b      	ldr	r3, [r3, #32]
 80029c6:	4931      	ldr	r1, [pc, #196]	; (8002a8c <HAL_RCC_OscConfig+0x270>)
 80029c8:	4313      	orrs	r3, r2
 80029ca:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80029cc:	4b2f      	ldr	r3, [pc, #188]	; (8002a8c <HAL_RCC_OscConfig+0x270>)
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	69db      	ldr	r3, [r3, #28]
 80029d8:	021b      	lsls	r3, r3, #8
 80029da:	492c      	ldr	r1, [pc, #176]	; (8002a8c <HAL_RCC_OscConfig+0x270>)
 80029dc:	4313      	orrs	r3, r2
 80029de:	604b      	str	r3, [r1, #4]
 80029e0:	e01a      	b.n	8002a18 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80029e2:	4b2a      	ldr	r3, [pc, #168]	; (8002a8c <HAL_RCC_OscConfig+0x270>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	4a29      	ldr	r2, [pc, #164]	; (8002a8c <HAL_RCC_OscConfig+0x270>)
 80029e8:	f023 0301 	bic.w	r3, r3, #1
 80029ec:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80029ee:	f7fe feed 	bl	80017cc <HAL_GetTick>
 80029f2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80029f4:	e008      	b.n	8002a08 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80029f6:	f7fe fee9 	bl	80017cc <HAL_GetTick>
 80029fa:	4602      	mov	r2, r0
 80029fc:	693b      	ldr	r3, [r7, #16]
 80029fe:	1ad3      	subs	r3, r2, r3
 8002a00:	2b02      	cmp	r3, #2
 8002a02:	d901      	bls.n	8002a08 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002a04:	2303      	movs	r3, #3
 8002a06:	e2dd      	b.n	8002fc4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002a08:	4b20      	ldr	r3, [pc, #128]	; (8002a8c <HAL_RCC_OscConfig+0x270>)
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f003 0302 	and.w	r3, r3, #2
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d1f0      	bne.n	80029f6 <HAL_RCC_OscConfig+0x1da>
 8002a14:	e000      	b.n	8002a18 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002a16:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f003 0301 	and.w	r3, r3, #1
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d074      	beq.n	8002b0e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002a24:	69bb      	ldr	r3, [r7, #24]
 8002a26:	2b08      	cmp	r3, #8
 8002a28:	d005      	beq.n	8002a36 <HAL_RCC_OscConfig+0x21a>
 8002a2a:	69bb      	ldr	r3, [r7, #24]
 8002a2c:	2b0c      	cmp	r3, #12
 8002a2e:	d10e      	bne.n	8002a4e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002a30:	697b      	ldr	r3, [r7, #20]
 8002a32:	2b03      	cmp	r3, #3
 8002a34:	d10b      	bne.n	8002a4e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a36:	4b15      	ldr	r3, [pc, #84]	; (8002a8c <HAL_RCC_OscConfig+0x270>)
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d064      	beq.n	8002b0c <HAL_RCC_OscConfig+0x2f0>
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	685b      	ldr	r3, [r3, #4]
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d160      	bne.n	8002b0c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	e2ba      	b.n	8002fc4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	685b      	ldr	r3, [r3, #4]
 8002a52:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a56:	d106      	bne.n	8002a66 <HAL_RCC_OscConfig+0x24a>
 8002a58:	4b0c      	ldr	r3, [pc, #48]	; (8002a8c <HAL_RCC_OscConfig+0x270>)
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	4a0b      	ldr	r2, [pc, #44]	; (8002a8c <HAL_RCC_OscConfig+0x270>)
 8002a5e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a62:	6013      	str	r3, [r2, #0]
 8002a64:	e026      	b.n	8002ab4 <HAL_RCC_OscConfig+0x298>
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	685b      	ldr	r3, [r3, #4]
 8002a6a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002a6e:	d115      	bne.n	8002a9c <HAL_RCC_OscConfig+0x280>
 8002a70:	4b06      	ldr	r3, [pc, #24]	; (8002a8c <HAL_RCC_OscConfig+0x270>)
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	4a05      	ldr	r2, [pc, #20]	; (8002a8c <HAL_RCC_OscConfig+0x270>)
 8002a76:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002a7a:	6013      	str	r3, [r2, #0]
 8002a7c:	4b03      	ldr	r3, [pc, #12]	; (8002a8c <HAL_RCC_OscConfig+0x270>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	4a02      	ldr	r2, [pc, #8]	; (8002a8c <HAL_RCC_OscConfig+0x270>)
 8002a82:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a86:	6013      	str	r3, [r2, #0]
 8002a88:	e014      	b.n	8002ab4 <HAL_RCC_OscConfig+0x298>
 8002a8a:	bf00      	nop
 8002a8c:	40021000 	.word	0x40021000
 8002a90:	0800a684 	.word	0x0800a684
 8002a94:	20000000 	.word	0x20000000
 8002a98:	20000004 	.word	0x20000004
 8002a9c:	4ba0      	ldr	r3, [pc, #640]	; (8002d20 <HAL_RCC_OscConfig+0x504>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	4a9f      	ldr	r2, [pc, #636]	; (8002d20 <HAL_RCC_OscConfig+0x504>)
 8002aa2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002aa6:	6013      	str	r3, [r2, #0]
 8002aa8:	4b9d      	ldr	r3, [pc, #628]	; (8002d20 <HAL_RCC_OscConfig+0x504>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	4a9c      	ldr	r2, [pc, #624]	; (8002d20 <HAL_RCC_OscConfig+0x504>)
 8002aae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002ab2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	685b      	ldr	r3, [r3, #4]
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d013      	beq.n	8002ae4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002abc:	f7fe fe86 	bl	80017cc <HAL_GetTick>
 8002ac0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002ac2:	e008      	b.n	8002ad6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ac4:	f7fe fe82 	bl	80017cc <HAL_GetTick>
 8002ac8:	4602      	mov	r2, r0
 8002aca:	693b      	ldr	r3, [r7, #16]
 8002acc:	1ad3      	subs	r3, r2, r3
 8002ace:	2b64      	cmp	r3, #100	; 0x64
 8002ad0:	d901      	bls.n	8002ad6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002ad2:	2303      	movs	r3, #3
 8002ad4:	e276      	b.n	8002fc4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002ad6:	4b92      	ldr	r3, [pc, #584]	; (8002d20 <HAL_RCC_OscConfig+0x504>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d0f0      	beq.n	8002ac4 <HAL_RCC_OscConfig+0x2a8>
 8002ae2:	e014      	b.n	8002b0e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ae4:	f7fe fe72 	bl	80017cc <HAL_GetTick>
 8002ae8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002aea:	e008      	b.n	8002afe <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002aec:	f7fe fe6e 	bl	80017cc <HAL_GetTick>
 8002af0:	4602      	mov	r2, r0
 8002af2:	693b      	ldr	r3, [r7, #16]
 8002af4:	1ad3      	subs	r3, r2, r3
 8002af6:	2b64      	cmp	r3, #100	; 0x64
 8002af8:	d901      	bls.n	8002afe <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002afa:	2303      	movs	r3, #3
 8002afc:	e262      	b.n	8002fc4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002afe:	4b88      	ldr	r3, [pc, #544]	; (8002d20 <HAL_RCC_OscConfig+0x504>)
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d1f0      	bne.n	8002aec <HAL_RCC_OscConfig+0x2d0>
 8002b0a:	e000      	b.n	8002b0e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b0c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f003 0302 	and.w	r3, r3, #2
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d060      	beq.n	8002bdc <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002b1a:	69bb      	ldr	r3, [r7, #24]
 8002b1c:	2b04      	cmp	r3, #4
 8002b1e:	d005      	beq.n	8002b2c <HAL_RCC_OscConfig+0x310>
 8002b20:	69bb      	ldr	r3, [r7, #24]
 8002b22:	2b0c      	cmp	r3, #12
 8002b24:	d119      	bne.n	8002b5a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002b26:	697b      	ldr	r3, [r7, #20]
 8002b28:	2b02      	cmp	r3, #2
 8002b2a:	d116      	bne.n	8002b5a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002b2c:	4b7c      	ldr	r3, [pc, #496]	; (8002d20 <HAL_RCC_OscConfig+0x504>)
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d005      	beq.n	8002b44 <HAL_RCC_OscConfig+0x328>
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	68db      	ldr	r3, [r3, #12]
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d101      	bne.n	8002b44 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002b40:	2301      	movs	r3, #1
 8002b42:	e23f      	b.n	8002fc4 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b44:	4b76      	ldr	r3, [pc, #472]	; (8002d20 <HAL_RCC_OscConfig+0x504>)
 8002b46:	685b      	ldr	r3, [r3, #4]
 8002b48:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	691b      	ldr	r3, [r3, #16]
 8002b50:	061b      	lsls	r3, r3, #24
 8002b52:	4973      	ldr	r1, [pc, #460]	; (8002d20 <HAL_RCC_OscConfig+0x504>)
 8002b54:	4313      	orrs	r3, r2
 8002b56:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002b58:	e040      	b.n	8002bdc <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	68db      	ldr	r3, [r3, #12]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d023      	beq.n	8002baa <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b62:	4b6f      	ldr	r3, [pc, #444]	; (8002d20 <HAL_RCC_OscConfig+0x504>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	4a6e      	ldr	r2, [pc, #440]	; (8002d20 <HAL_RCC_OscConfig+0x504>)
 8002b68:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b6c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b6e:	f7fe fe2d 	bl	80017cc <HAL_GetTick>
 8002b72:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002b74:	e008      	b.n	8002b88 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b76:	f7fe fe29 	bl	80017cc <HAL_GetTick>
 8002b7a:	4602      	mov	r2, r0
 8002b7c:	693b      	ldr	r3, [r7, #16]
 8002b7e:	1ad3      	subs	r3, r2, r3
 8002b80:	2b02      	cmp	r3, #2
 8002b82:	d901      	bls.n	8002b88 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002b84:	2303      	movs	r3, #3
 8002b86:	e21d      	b.n	8002fc4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002b88:	4b65      	ldr	r3, [pc, #404]	; (8002d20 <HAL_RCC_OscConfig+0x504>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d0f0      	beq.n	8002b76 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b94:	4b62      	ldr	r3, [pc, #392]	; (8002d20 <HAL_RCC_OscConfig+0x504>)
 8002b96:	685b      	ldr	r3, [r3, #4]
 8002b98:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	691b      	ldr	r3, [r3, #16]
 8002ba0:	061b      	lsls	r3, r3, #24
 8002ba2:	495f      	ldr	r1, [pc, #380]	; (8002d20 <HAL_RCC_OscConfig+0x504>)
 8002ba4:	4313      	orrs	r3, r2
 8002ba6:	604b      	str	r3, [r1, #4]
 8002ba8:	e018      	b.n	8002bdc <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002baa:	4b5d      	ldr	r3, [pc, #372]	; (8002d20 <HAL_RCC_OscConfig+0x504>)
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	4a5c      	ldr	r2, [pc, #368]	; (8002d20 <HAL_RCC_OscConfig+0x504>)
 8002bb0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002bb4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bb6:	f7fe fe09 	bl	80017cc <HAL_GetTick>
 8002bba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002bbc:	e008      	b.n	8002bd0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002bbe:	f7fe fe05 	bl	80017cc <HAL_GetTick>
 8002bc2:	4602      	mov	r2, r0
 8002bc4:	693b      	ldr	r3, [r7, #16]
 8002bc6:	1ad3      	subs	r3, r2, r3
 8002bc8:	2b02      	cmp	r3, #2
 8002bca:	d901      	bls.n	8002bd0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002bcc:	2303      	movs	r3, #3
 8002bce:	e1f9      	b.n	8002fc4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002bd0:	4b53      	ldr	r3, [pc, #332]	; (8002d20 <HAL_RCC_OscConfig+0x504>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d1f0      	bne.n	8002bbe <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f003 0308 	and.w	r3, r3, #8
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d03c      	beq.n	8002c62 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	695b      	ldr	r3, [r3, #20]
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d01c      	beq.n	8002c2a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002bf0:	4b4b      	ldr	r3, [pc, #300]	; (8002d20 <HAL_RCC_OscConfig+0x504>)
 8002bf2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002bf6:	4a4a      	ldr	r2, [pc, #296]	; (8002d20 <HAL_RCC_OscConfig+0x504>)
 8002bf8:	f043 0301 	orr.w	r3, r3, #1
 8002bfc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c00:	f7fe fde4 	bl	80017cc <HAL_GetTick>
 8002c04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002c06:	e008      	b.n	8002c1a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c08:	f7fe fde0 	bl	80017cc <HAL_GetTick>
 8002c0c:	4602      	mov	r2, r0
 8002c0e:	693b      	ldr	r3, [r7, #16]
 8002c10:	1ad3      	subs	r3, r2, r3
 8002c12:	2b02      	cmp	r3, #2
 8002c14:	d901      	bls.n	8002c1a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002c16:	2303      	movs	r3, #3
 8002c18:	e1d4      	b.n	8002fc4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002c1a:	4b41      	ldr	r3, [pc, #260]	; (8002d20 <HAL_RCC_OscConfig+0x504>)
 8002c1c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002c20:	f003 0302 	and.w	r3, r3, #2
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d0ef      	beq.n	8002c08 <HAL_RCC_OscConfig+0x3ec>
 8002c28:	e01b      	b.n	8002c62 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c2a:	4b3d      	ldr	r3, [pc, #244]	; (8002d20 <HAL_RCC_OscConfig+0x504>)
 8002c2c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002c30:	4a3b      	ldr	r2, [pc, #236]	; (8002d20 <HAL_RCC_OscConfig+0x504>)
 8002c32:	f023 0301 	bic.w	r3, r3, #1
 8002c36:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c3a:	f7fe fdc7 	bl	80017cc <HAL_GetTick>
 8002c3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002c40:	e008      	b.n	8002c54 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c42:	f7fe fdc3 	bl	80017cc <HAL_GetTick>
 8002c46:	4602      	mov	r2, r0
 8002c48:	693b      	ldr	r3, [r7, #16]
 8002c4a:	1ad3      	subs	r3, r2, r3
 8002c4c:	2b02      	cmp	r3, #2
 8002c4e:	d901      	bls.n	8002c54 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002c50:	2303      	movs	r3, #3
 8002c52:	e1b7      	b.n	8002fc4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002c54:	4b32      	ldr	r3, [pc, #200]	; (8002d20 <HAL_RCC_OscConfig+0x504>)
 8002c56:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002c5a:	f003 0302 	and.w	r3, r3, #2
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d1ef      	bne.n	8002c42 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f003 0304 	and.w	r3, r3, #4
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	f000 80a6 	beq.w	8002dbc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c70:	2300      	movs	r3, #0
 8002c72:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002c74:	4b2a      	ldr	r3, [pc, #168]	; (8002d20 <HAL_RCC_OscConfig+0x504>)
 8002c76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d10d      	bne.n	8002c9c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c80:	4b27      	ldr	r3, [pc, #156]	; (8002d20 <HAL_RCC_OscConfig+0x504>)
 8002c82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c84:	4a26      	ldr	r2, [pc, #152]	; (8002d20 <HAL_RCC_OscConfig+0x504>)
 8002c86:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c8a:	6593      	str	r3, [r2, #88]	; 0x58
 8002c8c:	4b24      	ldr	r3, [pc, #144]	; (8002d20 <HAL_RCC_OscConfig+0x504>)
 8002c8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c94:	60bb      	str	r3, [r7, #8]
 8002c96:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c98:	2301      	movs	r3, #1
 8002c9a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c9c:	4b21      	ldr	r3, [pc, #132]	; (8002d24 <HAL_RCC_OscConfig+0x508>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d118      	bne.n	8002cda <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002ca8:	4b1e      	ldr	r3, [pc, #120]	; (8002d24 <HAL_RCC_OscConfig+0x508>)
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	4a1d      	ldr	r2, [pc, #116]	; (8002d24 <HAL_RCC_OscConfig+0x508>)
 8002cae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002cb2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002cb4:	f7fe fd8a 	bl	80017cc <HAL_GetTick>
 8002cb8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002cba:	e008      	b.n	8002cce <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002cbc:	f7fe fd86 	bl	80017cc <HAL_GetTick>
 8002cc0:	4602      	mov	r2, r0
 8002cc2:	693b      	ldr	r3, [r7, #16]
 8002cc4:	1ad3      	subs	r3, r2, r3
 8002cc6:	2b02      	cmp	r3, #2
 8002cc8:	d901      	bls.n	8002cce <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002cca:	2303      	movs	r3, #3
 8002ccc:	e17a      	b.n	8002fc4 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002cce:	4b15      	ldr	r3, [pc, #84]	; (8002d24 <HAL_RCC_OscConfig+0x508>)
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d0f0      	beq.n	8002cbc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	689b      	ldr	r3, [r3, #8]
 8002cde:	2b01      	cmp	r3, #1
 8002ce0:	d108      	bne.n	8002cf4 <HAL_RCC_OscConfig+0x4d8>
 8002ce2:	4b0f      	ldr	r3, [pc, #60]	; (8002d20 <HAL_RCC_OscConfig+0x504>)
 8002ce4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ce8:	4a0d      	ldr	r2, [pc, #52]	; (8002d20 <HAL_RCC_OscConfig+0x504>)
 8002cea:	f043 0301 	orr.w	r3, r3, #1
 8002cee:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002cf2:	e029      	b.n	8002d48 <HAL_RCC_OscConfig+0x52c>
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	689b      	ldr	r3, [r3, #8]
 8002cf8:	2b05      	cmp	r3, #5
 8002cfa:	d115      	bne.n	8002d28 <HAL_RCC_OscConfig+0x50c>
 8002cfc:	4b08      	ldr	r3, [pc, #32]	; (8002d20 <HAL_RCC_OscConfig+0x504>)
 8002cfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d02:	4a07      	ldr	r2, [pc, #28]	; (8002d20 <HAL_RCC_OscConfig+0x504>)
 8002d04:	f043 0304 	orr.w	r3, r3, #4
 8002d08:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002d0c:	4b04      	ldr	r3, [pc, #16]	; (8002d20 <HAL_RCC_OscConfig+0x504>)
 8002d0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d12:	4a03      	ldr	r2, [pc, #12]	; (8002d20 <HAL_RCC_OscConfig+0x504>)
 8002d14:	f043 0301 	orr.w	r3, r3, #1
 8002d18:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002d1c:	e014      	b.n	8002d48 <HAL_RCC_OscConfig+0x52c>
 8002d1e:	bf00      	nop
 8002d20:	40021000 	.word	0x40021000
 8002d24:	40007000 	.word	0x40007000
 8002d28:	4b9c      	ldr	r3, [pc, #624]	; (8002f9c <HAL_RCC_OscConfig+0x780>)
 8002d2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d2e:	4a9b      	ldr	r2, [pc, #620]	; (8002f9c <HAL_RCC_OscConfig+0x780>)
 8002d30:	f023 0301 	bic.w	r3, r3, #1
 8002d34:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002d38:	4b98      	ldr	r3, [pc, #608]	; (8002f9c <HAL_RCC_OscConfig+0x780>)
 8002d3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d3e:	4a97      	ldr	r2, [pc, #604]	; (8002f9c <HAL_RCC_OscConfig+0x780>)
 8002d40:	f023 0304 	bic.w	r3, r3, #4
 8002d44:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	689b      	ldr	r3, [r3, #8]
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d016      	beq.n	8002d7e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d50:	f7fe fd3c 	bl	80017cc <HAL_GetTick>
 8002d54:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d56:	e00a      	b.n	8002d6e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d58:	f7fe fd38 	bl	80017cc <HAL_GetTick>
 8002d5c:	4602      	mov	r2, r0
 8002d5e:	693b      	ldr	r3, [r7, #16]
 8002d60:	1ad3      	subs	r3, r2, r3
 8002d62:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d66:	4293      	cmp	r3, r2
 8002d68:	d901      	bls.n	8002d6e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002d6a:	2303      	movs	r3, #3
 8002d6c:	e12a      	b.n	8002fc4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d6e:	4b8b      	ldr	r3, [pc, #556]	; (8002f9c <HAL_RCC_OscConfig+0x780>)
 8002d70:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d74:	f003 0302 	and.w	r3, r3, #2
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d0ed      	beq.n	8002d58 <HAL_RCC_OscConfig+0x53c>
 8002d7c:	e015      	b.n	8002daa <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d7e:	f7fe fd25 	bl	80017cc <HAL_GetTick>
 8002d82:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002d84:	e00a      	b.n	8002d9c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d86:	f7fe fd21 	bl	80017cc <HAL_GetTick>
 8002d8a:	4602      	mov	r2, r0
 8002d8c:	693b      	ldr	r3, [r7, #16]
 8002d8e:	1ad3      	subs	r3, r2, r3
 8002d90:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d94:	4293      	cmp	r3, r2
 8002d96:	d901      	bls.n	8002d9c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002d98:	2303      	movs	r3, #3
 8002d9a:	e113      	b.n	8002fc4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002d9c:	4b7f      	ldr	r3, [pc, #508]	; (8002f9c <HAL_RCC_OscConfig+0x780>)
 8002d9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002da2:	f003 0302 	and.w	r3, r3, #2
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d1ed      	bne.n	8002d86 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002daa:	7ffb      	ldrb	r3, [r7, #31]
 8002dac:	2b01      	cmp	r3, #1
 8002dae:	d105      	bne.n	8002dbc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002db0:	4b7a      	ldr	r3, [pc, #488]	; (8002f9c <HAL_RCC_OscConfig+0x780>)
 8002db2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002db4:	4a79      	ldr	r2, [pc, #484]	; (8002f9c <HAL_RCC_OscConfig+0x780>)
 8002db6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002dba:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	f000 80fe 	beq.w	8002fc2 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dca:	2b02      	cmp	r3, #2
 8002dcc:	f040 80d0 	bne.w	8002f70 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002dd0:	4b72      	ldr	r3, [pc, #456]	; (8002f9c <HAL_RCC_OscConfig+0x780>)
 8002dd2:	68db      	ldr	r3, [r3, #12]
 8002dd4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002dd6:	697b      	ldr	r3, [r7, #20]
 8002dd8:	f003 0203 	and.w	r2, r3, #3
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002de0:	429a      	cmp	r2, r3
 8002de2:	d130      	bne.n	8002e46 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002de4:	697b      	ldr	r3, [r7, #20]
 8002de6:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dee:	3b01      	subs	r3, #1
 8002df0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002df2:	429a      	cmp	r2, r3
 8002df4:	d127      	bne.n	8002e46 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002df6:	697b      	ldr	r3, [r7, #20]
 8002df8:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e00:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002e02:	429a      	cmp	r2, r3
 8002e04:	d11f      	bne.n	8002e46 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002e06:	697b      	ldr	r3, [r7, #20]
 8002e08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e0c:	687a      	ldr	r2, [r7, #4]
 8002e0e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002e10:	2a07      	cmp	r2, #7
 8002e12:	bf14      	ite	ne
 8002e14:	2201      	movne	r2, #1
 8002e16:	2200      	moveq	r2, #0
 8002e18:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002e1a:	4293      	cmp	r3, r2
 8002e1c:	d113      	bne.n	8002e46 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002e1e:	697b      	ldr	r3, [r7, #20]
 8002e20:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e28:	085b      	lsrs	r3, r3, #1
 8002e2a:	3b01      	subs	r3, #1
 8002e2c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002e2e:	429a      	cmp	r2, r3
 8002e30:	d109      	bne.n	8002e46 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002e32:	697b      	ldr	r3, [r7, #20]
 8002e34:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e3c:	085b      	lsrs	r3, r3, #1
 8002e3e:	3b01      	subs	r3, #1
 8002e40:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002e42:	429a      	cmp	r2, r3
 8002e44:	d06e      	beq.n	8002f24 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002e46:	69bb      	ldr	r3, [r7, #24]
 8002e48:	2b0c      	cmp	r3, #12
 8002e4a:	d069      	beq.n	8002f20 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002e4c:	4b53      	ldr	r3, [pc, #332]	; (8002f9c <HAL_RCC_OscConfig+0x780>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d105      	bne.n	8002e64 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002e58:	4b50      	ldr	r3, [pc, #320]	; (8002f9c <HAL_RCC_OscConfig+0x780>)
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d001      	beq.n	8002e68 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002e64:	2301      	movs	r3, #1
 8002e66:	e0ad      	b.n	8002fc4 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002e68:	4b4c      	ldr	r3, [pc, #304]	; (8002f9c <HAL_RCC_OscConfig+0x780>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	4a4b      	ldr	r2, [pc, #300]	; (8002f9c <HAL_RCC_OscConfig+0x780>)
 8002e6e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002e72:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002e74:	f7fe fcaa 	bl	80017cc <HAL_GetTick>
 8002e78:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e7a:	e008      	b.n	8002e8e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e7c:	f7fe fca6 	bl	80017cc <HAL_GetTick>
 8002e80:	4602      	mov	r2, r0
 8002e82:	693b      	ldr	r3, [r7, #16]
 8002e84:	1ad3      	subs	r3, r2, r3
 8002e86:	2b02      	cmp	r3, #2
 8002e88:	d901      	bls.n	8002e8e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002e8a:	2303      	movs	r3, #3
 8002e8c:	e09a      	b.n	8002fc4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e8e:	4b43      	ldr	r3, [pc, #268]	; (8002f9c <HAL_RCC_OscConfig+0x780>)
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d1f0      	bne.n	8002e7c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002e9a:	4b40      	ldr	r3, [pc, #256]	; (8002f9c <HAL_RCC_OscConfig+0x780>)
 8002e9c:	68da      	ldr	r2, [r3, #12]
 8002e9e:	4b40      	ldr	r3, [pc, #256]	; (8002fa0 <HAL_RCC_OscConfig+0x784>)
 8002ea0:	4013      	ands	r3, r2
 8002ea2:	687a      	ldr	r2, [r7, #4]
 8002ea4:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002ea6:	687a      	ldr	r2, [r7, #4]
 8002ea8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002eaa:	3a01      	subs	r2, #1
 8002eac:	0112      	lsls	r2, r2, #4
 8002eae:	4311      	orrs	r1, r2
 8002eb0:	687a      	ldr	r2, [r7, #4]
 8002eb2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002eb4:	0212      	lsls	r2, r2, #8
 8002eb6:	4311      	orrs	r1, r2
 8002eb8:	687a      	ldr	r2, [r7, #4]
 8002eba:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002ebc:	0852      	lsrs	r2, r2, #1
 8002ebe:	3a01      	subs	r2, #1
 8002ec0:	0552      	lsls	r2, r2, #21
 8002ec2:	4311      	orrs	r1, r2
 8002ec4:	687a      	ldr	r2, [r7, #4]
 8002ec6:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002ec8:	0852      	lsrs	r2, r2, #1
 8002eca:	3a01      	subs	r2, #1
 8002ecc:	0652      	lsls	r2, r2, #25
 8002ece:	4311      	orrs	r1, r2
 8002ed0:	687a      	ldr	r2, [r7, #4]
 8002ed2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002ed4:	0912      	lsrs	r2, r2, #4
 8002ed6:	0452      	lsls	r2, r2, #17
 8002ed8:	430a      	orrs	r2, r1
 8002eda:	4930      	ldr	r1, [pc, #192]	; (8002f9c <HAL_RCC_OscConfig+0x780>)
 8002edc:	4313      	orrs	r3, r2
 8002ede:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002ee0:	4b2e      	ldr	r3, [pc, #184]	; (8002f9c <HAL_RCC_OscConfig+0x780>)
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	4a2d      	ldr	r2, [pc, #180]	; (8002f9c <HAL_RCC_OscConfig+0x780>)
 8002ee6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002eea:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002eec:	4b2b      	ldr	r3, [pc, #172]	; (8002f9c <HAL_RCC_OscConfig+0x780>)
 8002eee:	68db      	ldr	r3, [r3, #12]
 8002ef0:	4a2a      	ldr	r2, [pc, #168]	; (8002f9c <HAL_RCC_OscConfig+0x780>)
 8002ef2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002ef6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002ef8:	f7fe fc68 	bl	80017cc <HAL_GetTick>
 8002efc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002efe:	e008      	b.n	8002f12 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f00:	f7fe fc64 	bl	80017cc <HAL_GetTick>
 8002f04:	4602      	mov	r2, r0
 8002f06:	693b      	ldr	r3, [r7, #16]
 8002f08:	1ad3      	subs	r3, r2, r3
 8002f0a:	2b02      	cmp	r3, #2
 8002f0c:	d901      	bls.n	8002f12 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002f0e:	2303      	movs	r3, #3
 8002f10:	e058      	b.n	8002fc4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f12:	4b22      	ldr	r3, [pc, #136]	; (8002f9c <HAL_RCC_OscConfig+0x780>)
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d0f0      	beq.n	8002f00 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002f1e:	e050      	b.n	8002fc2 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002f20:	2301      	movs	r3, #1
 8002f22:	e04f      	b.n	8002fc4 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f24:	4b1d      	ldr	r3, [pc, #116]	; (8002f9c <HAL_RCC_OscConfig+0x780>)
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d148      	bne.n	8002fc2 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002f30:	4b1a      	ldr	r3, [pc, #104]	; (8002f9c <HAL_RCC_OscConfig+0x780>)
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	4a19      	ldr	r2, [pc, #100]	; (8002f9c <HAL_RCC_OscConfig+0x780>)
 8002f36:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002f3a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002f3c:	4b17      	ldr	r3, [pc, #92]	; (8002f9c <HAL_RCC_OscConfig+0x780>)
 8002f3e:	68db      	ldr	r3, [r3, #12]
 8002f40:	4a16      	ldr	r2, [pc, #88]	; (8002f9c <HAL_RCC_OscConfig+0x780>)
 8002f42:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002f46:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002f48:	f7fe fc40 	bl	80017cc <HAL_GetTick>
 8002f4c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f4e:	e008      	b.n	8002f62 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f50:	f7fe fc3c 	bl	80017cc <HAL_GetTick>
 8002f54:	4602      	mov	r2, r0
 8002f56:	693b      	ldr	r3, [r7, #16]
 8002f58:	1ad3      	subs	r3, r2, r3
 8002f5a:	2b02      	cmp	r3, #2
 8002f5c:	d901      	bls.n	8002f62 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002f5e:	2303      	movs	r3, #3
 8002f60:	e030      	b.n	8002fc4 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f62:	4b0e      	ldr	r3, [pc, #56]	; (8002f9c <HAL_RCC_OscConfig+0x780>)
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d0f0      	beq.n	8002f50 <HAL_RCC_OscConfig+0x734>
 8002f6e:	e028      	b.n	8002fc2 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002f70:	69bb      	ldr	r3, [r7, #24]
 8002f72:	2b0c      	cmp	r3, #12
 8002f74:	d023      	beq.n	8002fbe <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f76:	4b09      	ldr	r3, [pc, #36]	; (8002f9c <HAL_RCC_OscConfig+0x780>)
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	4a08      	ldr	r2, [pc, #32]	; (8002f9c <HAL_RCC_OscConfig+0x780>)
 8002f7c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002f80:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f82:	f7fe fc23 	bl	80017cc <HAL_GetTick>
 8002f86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f88:	e00c      	b.n	8002fa4 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f8a:	f7fe fc1f 	bl	80017cc <HAL_GetTick>
 8002f8e:	4602      	mov	r2, r0
 8002f90:	693b      	ldr	r3, [r7, #16]
 8002f92:	1ad3      	subs	r3, r2, r3
 8002f94:	2b02      	cmp	r3, #2
 8002f96:	d905      	bls.n	8002fa4 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002f98:	2303      	movs	r3, #3
 8002f9a:	e013      	b.n	8002fc4 <HAL_RCC_OscConfig+0x7a8>
 8002f9c:	40021000 	.word	0x40021000
 8002fa0:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002fa4:	4b09      	ldr	r3, [pc, #36]	; (8002fcc <HAL_RCC_OscConfig+0x7b0>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d1ec      	bne.n	8002f8a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002fb0:	4b06      	ldr	r3, [pc, #24]	; (8002fcc <HAL_RCC_OscConfig+0x7b0>)
 8002fb2:	68da      	ldr	r2, [r3, #12]
 8002fb4:	4905      	ldr	r1, [pc, #20]	; (8002fcc <HAL_RCC_OscConfig+0x7b0>)
 8002fb6:	4b06      	ldr	r3, [pc, #24]	; (8002fd0 <HAL_RCC_OscConfig+0x7b4>)
 8002fb8:	4013      	ands	r3, r2
 8002fba:	60cb      	str	r3, [r1, #12]
 8002fbc:	e001      	b.n	8002fc2 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002fbe:	2301      	movs	r3, #1
 8002fc0:	e000      	b.n	8002fc4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002fc2:	2300      	movs	r3, #0
}
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	3720      	adds	r7, #32
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	bd80      	pop	{r7, pc}
 8002fcc:	40021000 	.word	0x40021000
 8002fd0:	feeefffc 	.word	0xfeeefffc

08002fd4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b084      	sub	sp, #16
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
 8002fdc:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d101      	bne.n	8002fe8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002fe4:	2301      	movs	r3, #1
 8002fe6:	e0e7      	b.n	80031b8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002fe8:	4b75      	ldr	r3, [pc, #468]	; (80031c0 <HAL_RCC_ClockConfig+0x1ec>)
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f003 0307 	and.w	r3, r3, #7
 8002ff0:	683a      	ldr	r2, [r7, #0]
 8002ff2:	429a      	cmp	r2, r3
 8002ff4:	d910      	bls.n	8003018 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ff6:	4b72      	ldr	r3, [pc, #456]	; (80031c0 <HAL_RCC_ClockConfig+0x1ec>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f023 0207 	bic.w	r2, r3, #7
 8002ffe:	4970      	ldr	r1, [pc, #448]	; (80031c0 <HAL_RCC_ClockConfig+0x1ec>)
 8003000:	683b      	ldr	r3, [r7, #0]
 8003002:	4313      	orrs	r3, r2
 8003004:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003006:	4b6e      	ldr	r3, [pc, #440]	; (80031c0 <HAL_RCC_ClockConfig+0x1ec>)
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f003 0307 	and.w	r3, r3, #7
 800300e:	683a      	ldr	r2, [r7, #0]
 8003010:	429a      	cmp	r2, r3
 8003012:	d001      	beq.n	8003018 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003014:	2301      	movs	r3, #1
 8003016:	e0cf      	b.n	80031b8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f003 0302 	and.w	r3, r3, #2
 8003020:	2b00      	cmp	r3, #0
 8003022:	d010      	beq.n	8003046 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	689a      	ldr	r2, [r3, #8]
 8003028:	4b66      	ldr	r3, [pc, #408]	; (80031c4 <HAL_RCC_ClockConfig+0x1f0>)
 800302a:	689b      	ldr	r3, [r3, #8]
 800302c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003030:	429a      	cmp	r2, r3
 8003032:	d908      	bls.n	8003046 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003034:	4b63      	ldr	r3, [pc, #396]	; (80031c4 <HAL_RCC_ClockConfig+0x1f0>)
 8003036:	689b      	ldr	r3, [r3, #8]
 8003038:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	689b      	ldr	r3, [r3, #8]
 8003040:	4960      	ldr	r1, [pc, #384]	; (80031c4 <HAL_RCC_ClockConfig+0x1f0>)
 8003042:	4313      	orrs	r3, r2
 8003044:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f003 0301 	and.w	r3, r3, #1
 800304e:	2b00      	cmp	r3, #0
 8003050:	d04c      	beq.n	80030ec <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	685b      	ldr	r3, [r3, #4]
 8003056:	2b03      	cmp	r3, #3
 8003058:	d107      	bne.n	800306a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800305a:	4b5a      	ldr	r3, [pc, #360]	; (80031c4 <HAL_RCC_ClockConfig+0x1f0>)
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003062:	2b00      	cmp	r3, #0
 8003064:	d121      	bne.n	80030aa <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003066:	2301      	movs	r3, #1
 8003068:	e0a6      	b.n	80031b8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	685b      	ldr	r3, [r3, #4]
 800306e:	2b02      	cmp	r3, #2
 8003070:	d107      	bne.n	8003082 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003072:	4b54      	ldr	r3, [pc, #336]	; (80031c4 <HAL_RCC_ClockConfig+0x1f0>)
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800307a:	2b00      	cmp	r3, #0
 800307c:	d115      	bne.n	80030aa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800307e:	2301      	movs	r3, #1
 8003080:	e09a      	b.n	80031b8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	685b      	ldr	r3, [r3, #4]
 8003086:	2b00      	cmp	r3, #0
 8003088:	d107      	bne.n	800309a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800308a:	4b4e      	ldr	r3, [pc, #312]	; (80031c4 <HAL_RCC_ClockConfig+0x1f0>)
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f003 0302 	and.w	r3, r3, #2
 8003092:	2b00      	cmp	r3, #0
 8003094:	d109      	bne.n	80030aa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003096:	2301      	movs	r3, #1
 8003098:	e08e      	b.n	80031b8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800309a:	4b4a      	ldr	r3, [pc, #296]	; (80031c4 <HAL_RCC_ClockConfig+0x1f0>)
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d101      	bne.n	80030aa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80030a6:	2301      	movs	r3, #1
 80030a8:	e086      	b.n	80031b8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80030aa:	4b46      	ldr	r3, [pc, #280]	; (80031c4 <HAL_RCC_ClockConfig+0x1f0>)
 80030ac:	689b      	ldr	r3, [r3, #8]
 80030ae:	f023 0203 	bic.w	r2, r3, #3
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	685b      	ldr	r3, [r3, #4]
 80030b6:	4943      	ldr	r1, [pc, #268]	; (80031c4 <HAL_RCC_ClockConfig+0x1f0>)
 80030b8:	4313      	orrs	r3, r2
 80030ba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80030bc:	f7fe fb86 	bl	80017cc <HAL_GetTick>
 80030c0:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030c2:	e00a      	b.n	80030da <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030c4:	f7fe fb82 	bl	80017cc <HAL_GetTick>
 80030c8:	4602      	mov	r2, r0
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	1ad3      	subs	r3, r2, r3
 80030ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d901      	bls.n	80030da <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80030d6:	2303      	movs	r3, #3
 80030d8:	e06e      	b.n	80031b8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030da:	4b3a      	ldr	r3, [pc, #232]	; (80031c4 <HAL_RCC_ClockConfig+0x1f0>)
 80030dc:	689b      	ldr	r3, [r3, #8]
 80030de:	f003 020c 	and.w	r2, r3, #12
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	685b      	ldr	r3, [r3, #4]
 80030e6:	009b      	lsls	r3, r3, #2
 80030e8:	429a      	cmp	r2, r3
 80030ea:	d1eb      	bne.n	80030c4 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f003 0302 	and.w	r3, r3, #2
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d010      	beq.n	800311a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	689a      	ldr	r2, [r3, #8]
 80030fc:	4b31      	ldr	r3, [pc, #196]	; (80031c4 <HAL_RCC_ClockConfig+0x1f0>)
 80030fe:	689b      	ldr	r3, [r3, #8]
 8003100:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003104:	429a      	cmp	r2, r3
 8003106:	d208      	bcs.n	800311a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003108:	4b2e      	ldr	r3, [pc, #184]	; (80031c4 <HAL_RCC_ClockConfig+0x1f0>)
 800310a:	689b      	ldr	r3, [r3, #8]
 800310c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	689b      	ldr	r3, [r3, #8]
 8003114:	492b      	ldr	r1, [pc, #172]	; (80031c4 <HAL_RCC_ClockConfig+0x1f0>)
 8003116:	4313      	orrs	r3, r2
 8003118:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800311a:	4b29      	ldr	r3, [pc, #164]	; (80031c0 <HAL_RCC_ClockConfig+0x1ec>)
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f003 0307 	and.w	r3, r3, #7
 8003122:	683a      	ldr	r2, [r7, #0]
 8003124:	429a      	cmp	r2, r3
 8003126:	d210      	bcs.n	800314a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003128:	4b25      	ldr	r3, [pc, #148]	; (80031c0 <HAL_RCC_ClockConfig+0x1ec>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f023 0207 	bic.w	r2, r3, #7
 8003130:	4923      	ldr	r1, [pc, #140]	; (80031c0 <HAL_RCC_ClockConfig+0x1ec>)
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	4313      	orrs	r3, r2
 8003136:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003138:	4b21      	ldr	r3, [pc, #132]	; (80031c0 <HAL_RCC_ClockConfig+0x1ec>)
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f003 0307 	and.w	r3, r3, #7
 8003140:	683a      	ldr	r2, [r7, #0]
 8003142:	429a      	cmp	r2, r3
 8003144:	d001      	beq.n	800314a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003146:	2301      	movs	r3, #1
 8003148:	e036      	b.n	80031b8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f003 0304 	and.w	r3, r3, #4
 8003152:	2b00      	cmp	r3, #0
 8003154:	d008      	beq.n	8003168 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003156:	4b1b      	ldr	r3, [pc, #108]	; (80031c4 <HAL_RCC_ClockConfig+0x1f0>)
 8003158:	689b      	ldr	r3, [r3, #8]
 800315a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	68db      	ldr	r3, [r3, #12]
 8003162:	4918      	ldr	r1, [pc, #96]	; (80031c4 <HAL_RCC_ClockConfig+0x1f0>)
 8003164:	4313      	orrs	r3, r2
 8003166:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f003 0308 	and.w	r3, r3, #8
 8003170:	2b00      	cmp	r3, #0
 8003172:	d009      	beq.n	8003188 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003174:	4b13      	ldr	r3, [pc, #76]	; (80031c4 <HAL_RCC_ClockConfig+0x1f0>)
 8003176:	689b      	ldr	r3, [r3, #8]
 8003178:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	691b      	ldr	r3, [r3, #16]
 8003180:	00db      	lsls	r3, r3, #3
 8003182:	4910      	ldr	r1, [pc, #64]	; (80031c4 <HAL_RCC_ClockConfig+0x1f0>)
 8003184:	4313      	orrs	r3, r2
 8003186:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003188:	f000 f824 	bl	80031d4 <HAL_RCC_GetSysClockFreq>
 800318c:	4602      	mov	r2, r0
 800318e:	4b0d      	ldr	r3, [pc, #52]	; (80031c4 <HAL_RCC_ClockConfig+0x1f0>)
 8003190:	689b      	ldr	r3, [r3, #8]
 8003192:	091b      	lsrs	r3, r3, #4
 8003194:	f003 030f 	and.w	r3, r3, #15
 8003198:	490b      	ldr	r1, [pc, #44]	; (80031c8 <HAL_RCC_ClockConfig+0x1f4>)
 800319a:	5ccb      	ldrb	r3, [r1, r3]
 800319c:	f003 031f 	and.w	r3, r3, #31
 80031a0:	fa22 f303 	lsr.w	r3, r2, r3
 80031a4:	4a09      	ldr	r2, [pc, #36]	; (80031cc <HAL_RCC_ClockConfig+0x1f8>)
 80031a6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80031a8:	4b09      	ldr	r3, [pc, #36]	; (80031d0 <HAL_RCC_ClockConfig+0x1fc>)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	4618      	mov	r0, r3
 80031ae:	f7fe f93f 	bl	8001430 <HAL_InitTick>
 80031b2:	4603      	mov	r3, r0
 80031b4:	72fb      	strb	r3, [r7, #11]

  return status;
 80031b6:	7afb      	ldrb	r3, [r7, #11]
}
 80031b8:	4618      	mov	r0, r3
 80031ba:	3710      	adds	r7, #16
 80031bc:	46bd      	mov	sp, r7
 80031be:	bd80      	pop	{r7, pc}
 80031c0:	40022000 	.word	0x40022000
 80031c4:	40021000 	.word	0x40021000
 80031c8:	0800a684 	.word	0x0800a684
 80031cc:	20000000 	.word	0x20000000
 80031d0:	20000004 	.word	0x20000004

080031d4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80031d4:	b480      	push	{r7}
 80031d6:	b089      	sub	sp, #36	; 0x24
 80031d8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80031da:	2300      	movs	r3, #0
 80031dc:	61fb      	str	r3, [r7, #28]
 80031de:	2300      	movs	r3, #0
 80031e0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80031e2:	4b3e      	ldr	r3, [pc, #248]	; (80032dc <HAL_RCC_GetSysClockFreq+0x108>)
 80031e4:	689b      	ldr	r3, [r3, #8]
 80031e6:	f003 030c 	and.w	r3, r3, #12
 80031ea:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80031ec:	4b3b      	ldr	r3, [pc, #236]	; (80032dc <HAL_RCC_GetSysClockFreq+0x108>)
 80031ee:	68db      	ldr	r3, [r3, #12]
 80031f0:	f003 0303 	and.w	r3, r3, #3
 80031f4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80031f6:	693b      	ldr	r3, [r7, #16]
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d005      	beq.n	8003208 <HAL_RCC_GetSysClockFreq+0x34>
 80031fc:	693b      	ldr	r3, [r7, #16]
 80031fe:	2b0c      	cmp	r3, #12
 8003200:	d121      	bne.n	8003246 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	2b01      	cmp	r3, #1
 8003206:	d11e      	bne.n	8003246 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003208:	4b34      	ldr	r3, [pc, #208]	; (80032dc <HAL_RCC_GetSysClockFreq+0x108>)
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f003 0308 	and.w	r3, r3, #8
 8003210:	2b00      	cmp	r3, #0
 8003212:	d107      	bne.n	8003224 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003214:	4b31      	ldr	r3, [pc, #196]	; (80032dc <HAL_RCC_GetSysClockFreq+0x108>)
 8003216:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800321a:	0a1b      	lsrs	r3, r3, #8
 800321c:	f003 030f 	and.w	r3, r3, #15
 8003220:	61fb      	str	r3, [r7, #28]
 8003222:	e005      	b.n	8003230 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003224:	4b2d      	ldr	r3, [pc, #180]	; (80032dc <HAL_RCC_GetSysClockFreq+0x108>)
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	091b      	lsrs	r3, r3, #4
 800322a:	f003 030f 	and.w	r3, r3, #15
 800322e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003230:	4a2b      	ldr	r2, [pc, #172]	; (80032e0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003232:	69fb      	ldr	r3, [r7, #28]
 8003234:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003238:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800323a:	693b      	ldr	r3, [r7, #16]
 800323c:	2b00      	cmp	r3, #0
 800323e:	d10d      	bne.n	800325c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003240:	69fb      	ldr	r3, [r7, #28]
 8003242:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003244:	e00a      	b.n	800325c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003246:	693b      	ldr	r3, [r7, #16]
 8003248:	2b04      	cmp	r3, #4
 800324a:	d102      	bne.n	8003252 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800324c:	4b25      	ldr	r3, [pc, #148]	; (80032e4 <HAL_RCC_GetSysClockFreq+0x110>)
 800324e:	61bb      	str	r3, [r7, #24]
 8003250:	e004      	b.n	800325c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003252:	693b      	ldr	r3, [r7, #16]
 8003254:	2b08      	cmp	r3, #8
 8003256:	d101      	bne.n	800325c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003258:	4b23      	ldr	r3, [pc, #140]	; (80032e8 <HAL_RCC_GetSysClockFreq+0x114>)
 800325a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800325c:	693b      	ldr	r3, [r7, #16]
 800325e:	2b0c      	cmp	r3, #12
 8003260:	d134      	bne.n	80032cc <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003262:	4b1e      	ldr	r3, [pc, #120]	; (80032dc <HAL_RCC_GetSysClockFreq+0x108>)
 8003264:	68db      	ldr	r3, [r3, #12]
 8003266:	f003 0303 	and.w	r3, r3, #3
 800326a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800326c:	68bb      	ldr	r3, [r7, #8]
 800326e:	2b02      	cmp	r3, #2
 8003270:	d003      	beq.n	800327a <HAL_RCC_GetSysClockFreq+0xa6>
 8003272:	68bb      	ldr	r3, [r7, #8]
 8003274:	2b03      	cmp	r3, #3
 8003276:	d003      	beq.n	8003280 <HAL_RCC_GetSysClockFreq+0xac>
 8003278:	e005      	b.n	8003286 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800327a:	4b1a      	ldr	r3, [pc, #104]	; (80032e4 <HAL_RCC_GetSysClockFreq+0x110>)
 800327c:	617b      	str	r3, [r7, #20]
      break;
 800327e:	e005      	b.n	800328c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003280:	4b19      	ldr	r3, [pc, #100]	; (80032e8 <HAL_RCC_GetSysClockFreq+0x114>)
 8003282:	617b      	str	r3, [r7, #20]
      break;
 8003284:	e002      	b.n	800328c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003286:	69fb      	ldr	r3, [r7, #28]
 8003288:	617b      	str	r3, [r7, #20]
      break;
 800328a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800328c:	4b13      	ldr	r3, [pc, #76]	; (80032dc <HAL_RCC_GetSysClockFreq+0x108>)
 800328e:	68db      	ldr	r3, [r3, #12]
 8003290:	091b      	lsrs	r3, r3, #4
 8003292:	f003 0307 	and.w	r3, r3, #7
 8003296:	3301      	adds	r3, #1
 8003298:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800329a:	4b10      	ldr	r3, [pc, #64]	; (80032dc <HAL_RCC_GetSysClockFreq+0x108>)
 800329c:	68db      	ldr	r3, [r3, #12]
 800329e:	0a1b      	lsrs	r3, r3, #8
 80032a0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80032a4:	697a      	ldr	r2, [r7, #20]
 80032a6:	fb03 f202 	mul.w	r2, r3, r2
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80032b0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80032b2:	4b0a      	ldr	r3, [pc, #40]	; (80032dc <HAL_RCC_GetSysClockFreq+0x108>)
 80032b4:	68db      	ldr	r3, [r3, #12]
 80032b6:	0e5b      	lsrs	r3, r3, #25
 80032b8:	f003 0303 	and.w	r3, r3, #3
 80032bc:	3301      	adds	r3, #1
 80032be:	005b      	lsls	r3, r3, #1
 80032c0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80032c2:	697a      	ldr	r2, [r7, #20]
 80032c4:	683b      	ldr	r3, [r7, #0]
 80032c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80032ca:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80032cc:	69bb      	ldr	r3, [r7, #24]
}
 80032ce:	4618      	mov	r0, r3
 80032d0:	3724      	adds	r7, #36	; 0x24
 80032d2:	46bd      	mov	sp, r7
 80032d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d8:	4770      	bx	lr
 80032da:	bf00      	nop
 80032dc:	40021000 	.word	0x40021000
 80032e0:	0800a69c 	.word	0x0800a69c
 80032e4:	00f42400 	.word	0x00f42400
 80032e8:	007a1200 	.word	0x007a1200

080032ec <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80032ec:	b480      	push	{r7}
 80032ee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80032f0:	4b03      	ldr	r3, [pc, #12]	; (8003300 <HAL_RCC_GetHCLKFreq+0x14>)
 80032f2:	681b      	ldr	r3, [r3, #0]
}
 80032f4:	4618      	mov	r0, r3
 80032f6:	46bd      	mov	sp, r7
 80032f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fc:	4770      	bx	lr
 80032fe:	bf00      	nop
 8003300:	20000000 	.word	0x20000000

08003304 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003308:	f7ff fff0 	bl	80032ec <HAL_RCC_GetHCLKFreq>
 800330c:	4602      	mov	r2, r0
 800330e:	4b06      	ldr	r3, [pc, #24]	; (8003328 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003310:	689b      	ldr	r3, [r3, #8]
 8003312:	0a1b      	lsrs	r3, r3, #8
 8003314:	f003 0307 	and.w	r3, r3, #7
 8003318:	4904      	ldr	r1, [pc, #16]	; (800332c <HAL_RCC_GetPCLK1Freq+0x28>)
 800331a:	5ccb      	ldrb	r3, [r1, r3]
 800331c:	f003 031f 	and.w	r3, r3, #31
 8003320:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003324:	4618      	mov	r0, r3
 8003326:	bd80      	pop	{r7, pc}
 8003328:	40021000 	.word	0x40021000
 800332c:	0800a694 	.word	0x0800a694

08003330 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003330:	b580      	push	{r7, lr}
 8003332:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003334:	f7ff ffda 	bl	80032ec <HAL_RCC_GetHCLKFreq>
 8003338:	4602      	mov	r2, r0
 800333a:	4b06      	ldr	r3, [pc, #24]	; (8003354 <HAL_RCC_GetPCLK2Freq+0x24>)
 800333c:	689b      	ldr	r3, [r3, #8]
 800333e:	0adb      	lsrs	r3, r3, #11
 8003340:	f003 0307 	and.w	r3, r3, #7
 8003344:	4904      	ldr	r1, [pc, #16]	; (8003358 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003346:	5ccb      	ldrb	r3, [r1, r3]
 8003348:	f003 031f 	and.w	r3, r3, #31
 800334c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003350:	4618      	mov	r0, r3
 8003352:	bd80      	pop	{r7, pc}
 8003354:	40021000 	.word	0x40021000
 8003358:	0800a694 	.word	0x0800a694

0800335c <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800335c:	b480      	push	{r7}
 800335e:	b083      	sub	sp, #12
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
 8003364:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	220f      	movs	r2, #15
 800336a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 800336c:	4b12      	ldr	r3, [pc, #72]	; (80033b8 <HAL_RCC_GetClockConfig+0x5c>)
 800336e:	689b      	ldr	r3, [r3, #8]
 8003370:	f003 0203 	and.w	r2, r3, #3
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8003378:	4b0f      	ldr	r3, [pc, #60]	; (80033b8 <HAL_RCC_GetClockConfig+0x5c>)
 800337a:	689b      	ldr	r3, [r3, #8]
 800337c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8003384:	4b0c      	ldr	r3, [pc, #48]	; (80033b8 <HAL_RCC_GetClockConfig+0x5c>)
 8003386:	689b      	ldr	r3, [r3, #8]
 8003388:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8003390:	4b09      	ldr	r3, [pc, #36]	; (80033b8 <HAL_RCC_GetClockConfig+0x5c>)
 8003392:	689b      	ldr	r3, [r3, #8]
 8003394:	08db      	lsrs	r3, r3, #3
 8003396:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800339e:	4b07      	ldr	r3, [pc, #28]	; (80033bc <HAL_RCC_GetClockConfig+0x60>)
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f003 0207 	and.w	r2, r3, #7
 80033a6:	683b      	ldr	r3, [r7, #0]
 80033a8:	601a      	str	r2, [r3, #0]
}
 80033aa:	bf00      	nop
 80033ac:	370c      	adds	r7, #12
 80033ae:	46bd      	mov	sp, r7
 80033b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b4:	4770      	bx	lr
 80033b6:	bf00      	nop
 80033b8:	40021000 	.word	0x40021000
 80033bc:	40022000 	.word	0x40022000

080033c0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	b086      	sub	sp, #24
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80033c8:	2300      	movs	r3, #0
 80033ca:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80033cc:	4b2a      	ldr	r3, [pc, #168]	; (8003478 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80033ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d003      	beq.n	80033e0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80033d8:	f7ff f8f0 	bl	80025bc <HAL_PWREx_GetVoltageRange>
 80033dc:	6178      	str	r0, [r7, #20]
 80033de:	e014      	b.n	800340a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80033e0:	4b25      	ldr	r3, [pc, #148]	; (8003478 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80033e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033e4:	4a24      	ldr	r2, [pc, #144]	; (8003478 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80033e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80033ea:	6593      	str	r3, [r2, #88]	; 0x58
 80033ec:	4b22      	ldr	r3, [pc, #136]	; (8003478 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80033ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033f4:	60fb      	str	r3, [r7, #12]
 80033f6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80033f8:	f7ff f8e0 	bl	80025bc <HAL_PWREx_GetVoltageRange>
 80033fc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80033fe:	4b1e      	ldr	r3, [pc, #120]	; (8003478 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003400:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003402:	4a1d      	ldr	r2, [pc, #116]	; (8003478 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003404:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003408:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800340a:	697b      	ldr	r3, [r7, #20]
 800340c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003410:	d10b      	bne.n	800342a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	2b80      	cmp	r3, #128	; 0x80
 8003416:	d919      	bls.n	800344c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2ba0      	cmp	r3, #160	; 0xa0
 800341c:	d902      	bls.n	8003424 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800341e:	2302      	movs	r3, #2
 8003420:	613b      	str	r3, [r7, #16]
 8003422:	e013      	b.n	800344c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003424:	2301      	movs	r3, #1
 8003426:	613b      	str	r3, [r7, #16]
 8003428:	e010      	b.n	800344c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	2b80      	cmp	r3, #128	; 0x80
 800342e:	d902      	bls.n	8003436 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003430:	2303      	movs	r3, #3
 8003432:	613b      	str	r3, [r7, #16]
 8003434:	e00a      	b.n	800344c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	2b80      	cmp	r3, #128	; 0x80
 800343a:	d102      	bne.n	8003442 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800343c:	2302      	movs	r3, #2
 800343e:	613b      	str	r3, [r7, #16]
 8003440:	e004      	b.n	800344c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	2b70      	cmp	r3, #112	; 0x70
 8003446:	d101      	bne.n	800344c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003448:	2301      	movs	r3, #1
 800344a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800344c:	4b0b      	ldr	r3, [pc, #44]	; (800347c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f023 0207 	bic.w	r2, r3, #7
 8003454:	4909      	ldr	r1, [pc, #36]	; (800347c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003456:	693b      	ldr	r3, [r7, #16]
 8003458:	4313      	orrs	r3, r2
 800345a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800345c:	4b07      	ldr	r3, [pc, #28]	; (800347c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f003 0307 	and.w	r3, r3, #7
 8003464:	693a      	ldr	r2, [r7, #16]
 8003466:	429a      	cmp	r2, r3
 8003468:	d001      	beq.n	800346e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800346a:	2301      	movs	r3, #1
 800346c:	e000      	b.n	8003470 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800346e:	2300      	movs	r3, #0
}
 8003470:	4618      	mov	r0, r3
 8003472:	3718      	adds	r7, #24
 8003474:	46bd      	mov	sp, r7
 8003476:	bd80      	pop	{r7, pc}
 8003478:	40021000 	.word	0x40021000
 800347c:	40022000 	.word	0x40022000

08003480 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	b086      	sub	sp, #24
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003488:	2300      	movs	r3, #0
 800348a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800348c:	2300      	movs	r3, #0
 800348e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003498:	2b00      	cmp	r3, #0
 800349a:	d041      	beq.n	8003520 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80034a0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80034a4:	d02a      	beq.n	80034fc <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80034a6:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80034aa:	d824      	bhi.n	80034f6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80034ac:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80034b0:	d008      	beq.n	80034c4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80034b2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80034b6:	d81e      	bhi.n	80034f6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d00a      	beq.n	80034d2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80034bc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80034c0:	d010      	beq.n	80034e4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80034c2:	e018      	b.n	80034f6 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80034c4:	4b86      	ldr	r3, [pc, #536]	; (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034c6:	68db      	ldr	r3, [r3, #12]
 80034c8:	4a85      	ldr	r2, [pc, #532]	; (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80034ce:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80034d0:	e015      	b.n	80034fe <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	3304      	adds	r3, #4
 80034d6:	2100      	movs	r1, #0
 80034d8:	4618      	mov	r0, r3
 80034da:	f000 facb 	bl	8003a74 <RCCEx_PLLSAI1_Config>
 80034de:	4603      	mov	r3, r0
 80034e0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80034e2:	e00c      	b.n	80034fe <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	3320      	adds	r3, #32
 80034e8:	2100      	movs	r1, #0
 80034ea:	4618      	mov	r0, r3
 80034ec:	f000 fbb6 	bl	8003c5c <RCCEx_PLLSAI2_Config>
 80034f0:	4603      	mov	r3, r0
 80034f2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80034f4:	e003      	b.n	80034fe <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80034f6:	2301      	movs	r3, #1
 80034f8:	74fb      	strb	r3, [r7, #19]
      break;
 80034fa:	e000      	b.n	80034fe <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80034fc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80034fe:	7cfb      	ldrb	r3, [r7, #19]
 8003500:	2b00      	cmp	r3, #0
 8003502:	d10b      	bne.n	800351c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003504:	4b76      	ldr	r3, [pc, #472]	; (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003506:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800350a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003512:	4973      	ldr	r1, [pc, #460]	; (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003514:	4313      	orrs	r3, r2
 8003516:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800351a:	e001      	b.n	8003520 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800351c:	7cfb      	ldrb	r3, [r7, #19]
 800351e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003528:	2b00      	cmp	r3, #0
 800352a:	d041      	beq.n	80035b0 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003530:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003534:	d02a      	beq.n	800358c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003536:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800353a:	d824      	bhi.n	8003586 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800353c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003540:	d008      	beq.n	8003554 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003542:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003546:	d81e      	bhi.n	8003586 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003548:	2b00      	cmp	r3, #0
 800354a:	d00a      	beq.n	8003562 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800354c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003550:	d010      	beq.n	8003574 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003552:	e018      	b.n	8003586 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003554:	4b62      	ldr	r3, [pc, #392]	; (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003556:	68db      	ldr	r3, [r3, #12]
 8003558:	4a61      	ldr	r2, [pc, #388]	; (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800355a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800355e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003560:	e015      	b.n	800358e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	3304      	adds	r3, #4
 8003566:	2100      	movs	r1, #0
 8003568:	4618      	mov	r0, r3
 800356a:	f000 fa83 	bl	8003a74 <RCCEx_PLLSAI1_Config>
 800356e:	4603      	mov	r3, r0
 8003570:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003572:	e00c      	b.n	800358e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	3320      	adds	r3, #32
 8003578:	2100      	movs	r1, #0
 800357a:	4618      	mov	r0, r3
 800357c:	f000 fb6e 	bl	8003c5c <RCCEx_PLLSAI2_Config>
 8003580:	4603      	mov	r3, r0
 8003582:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003584:	e003      	b.n	800358e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003586:	2301      	movs	r3, #1
 8003588:	74fb      	strb	r3, [r7, #19]
      break;
 800358a:	e000      	b.n	800358e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800358c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800358e:	7cfb      	ldrb	r3, [r7, #19]
 8003590:	2b00      	cmp	r3, #0
 8003592:	d10b      	bne.n	80035ac <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003594:	4b52      	ldr	r3, [pc, #328]	; (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003596:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800359a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80035a2:	494f      	ldr	r1, [pc, #316]	; (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035a4:	4313      	orrs	r3, r2
 80035a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80035aa:	e001      	b.n	80035b0 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035ac:	7cfb      	ldrb	r3, [r7, #19]
 80035ae:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	f000 80a0 	beq.w	80036fe <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80035be:	2300      	movs	r3, #0
 80035c0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80035c2:	4b47      	ldr	r3, [pc, #284]	; (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d101      	bne.n	80035d2 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80035ce:	2301      	movs	r3, #1
 80035d0:	e000      	b.n	80035d4 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80035d2:	2300      	movs	r3, #0
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d00d      	beq.n	80035f4 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80035d8:	4b41      	ldr	r3, [pc, #260]	; (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035dc:	4a40      	ldr	r2, [pc, #256]	; (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035de:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80035e2:	6593      	str	r3, [r2, #88]	; 0x58
 80035e4:	4b3e      	ldr	r3, [pc, #248]	; (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035ec:	60bb      	str	r3, [r7, #8]
 80035ee:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80035f0:	2301      	movs	r3, #1
 80035f2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80035f4:	4b3b      	ldr	r3, [pc, #236]	; (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	4a3a      	ldr	r2, [pc, #232]	; (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80035fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80035fe:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003600:	f7fe f8e4 	bl	80017cc <HAL_GetTick>
 8003604:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003606:	e009      	b.n	800361c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003608:	f7fe f8e0 	bl	80017cc <HAL_GetTick>
 800360c:	4602      	mov	r2, r0
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	1ad3      	subs	r3, r2, r3
 8003612:	2b02      	cmp	r3, #2
 8003614:	d902      	bls.n	800361c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003616:	2303      	movs	r3, #3
 8003618:	74fb      	strb	r3, [r7, #19]
        break;
 800361a:	e005      	b.n	8003628 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800361c:	4b31      	ldr	r3, [pc, #196]	; (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003624:	2b00      	cmp	r3, #0
 8003626:	d0ef      	beq.n	8003608 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003628:	7cfb      	ldrb	r3, [r7, #19]
 800362a:	2b00      	cmp	r3, #0
 800362c:	d15c      	bne.n	80036e8 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800362e:	4b2c      	ldr	r3, [pc, #176]	; (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003630:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003634:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003638:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800363a:	697b      	ldr	r3, [r7, #20]
 800363c:	2b00      	cmp	r3, #0
 800363e:	d01f      	beq.n	8003680 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003646:	697a      	ldr	r2, [r7, #20]
 8003648:	429a      	cmp	r2, r3
 800364a:	d019      	beq.n	8003680 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800364c:	4b24      	ldr	r3, [pc, #144]	; (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800364e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003652:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003656:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003658:	4b21      	ldr	r3, [pc, #132]	; (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800365a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800365e:	4a20      	ldr	r2, [pc, #128]	; (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003660:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003664:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003668:	4b1d      	ldr	r3, [pc, #116]	; (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800366a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800366e:	4a1c      	ldr	r2, [pc, #112]	; (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003670:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003674:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003678:	4a19      	ldr	r2, [pc, #100]	; (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800367a:	697b      	ldr	r3, [r7, #20]
 800367c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003680:	697b      	ldr	r3, [r7, #20]
 8003682:	f003 0301 	and.w	r3, r3, #1
 8003686:	2b00      	cmp	r3, #0
 8003688:	d016      	beq.n	80036b8 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800368a:	f7fe f89f 	bl	80017cc <HAL_GetTick>
 800368e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003690:	e00b      	b.n	80036aa <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003692:	f7fe f89b 	bl	80017cc <HAL_GetTick>
 8003696:	4602      	mov	r2, r0
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	1ad3      	subs	r3, r2, r3
 800369c:	f241 3288 	movw	r2, #5000	; 0x1388
 80036a0:	4293      	cmp	r3, r2
 80036a2:	d902      	bls.n	80036aa <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80036a4:	2303      	movs	r3, #3
 80036a6:	74fb      	strb	r3, [r7, #19]
            break;
 80036a8:	e006      	b.n	80036b8 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80036aa:	4b0d      	ldr	r3, [pc, #52]	; (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036b0:	f003 0302 	and.w	r3, r3, #2
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d0ec      	beq.n	8003692 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80036b8:	7cfb      	ldrb	r3, [r7, #19]
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d10c      	bne.n	80036d8 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80036be:	4b08      	ldr	r3, [pc, #32]	; (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036c4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80036ce:	4904      	ldr	r1, [pc, #16]	; (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036d0:	4313      	orrs	r3, r2
 80036d2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80036d6:	e009      	b.n	80036ec <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80036d8:	7cfb      	ldrb	r3, [r7, #19]
 80036da:	74bb      	strb	r3, [r7, #18]
 80036dc:	e006      	b.n	80036ec <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80036de:	bf00      	nop
 80036e0:	40021000 	.word	0x40021000
 80036e4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036e8:	7cfb      	ldrb	r3, [r7, #19]
 80036ea:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80036ec:	7c7b      	ldrb	r3, [r7, #17]
 80036ee:	2b01      	cmp	r3, #1
 80036f0:	d105      	bne.n	80036fe <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80036f2:	4b9e      	ldr	r3, [pc, #632]	; (800396c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036f6:	4a9d      	ldr	r2, [pc, #628]	; (800396c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036f8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80036fc:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f003 0301 	and.w	r3, r3, #1
 8003706:	2b00      	cmp	r3, #0
 8003708:	d00a      	beq.n	8003720 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800370a:	4b98      	ldr	r3, [pc, #608]	; (800396c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800370c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003710:	f023 0203 	bic.w	r2, r3, #3
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003718:	4994      	ldr	r1, [pc, #592]	; (800396c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800371a:	4313      	orrs	r3, r2
 800371c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f003 0302 	and.w	r3, r3, #2
 8003728:	2b00      	cmp	r3, #0
 800372a:	d00a      	beq.n	8003742 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800372c:	4b8f      	ldr	r3, [pc, #572]	; (800396c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800372e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003732:	f023 020c 	bic.w	r2, r3, #12
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800373a:	498c      	ldr	r1, [pc, #560]	; (800396c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800373c:	4313      	orrs	r3, r2
 800373e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f003 0304 	and.w	r3, r3, #4
 800374a:	2b00      	cmp	r3, #0
 800374c:	d00a      	beq.n	8003764 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800374e:	4b87      	ldr	r3, [pc, #540]	; (800396c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003750:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003754:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800375c:	4983      	ldr	r1, [pc, #524]	; (800396c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800375e:	4313      	orrs	r3, r2
 8003760:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f003 0308 	and.w	r3, r3, #8
 800376c:	2b00      	cmp	r3, #0
 800376e:	d00a      	beq.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003770:	4b7e      	ldr	r3, [pc, #504]	; (800396c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003772:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003776:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800377e:	497b      	ldr	r1, [pc, #492]	; (800396c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003780:	4313      	orrs	r3, r2
 8003782:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f003 0310 	and.w	r3, r3, #16
 800378e:	2b00      	cmp	r3, #0
 8003790:	d00a      	beq.n	80037a8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003792:	4b76      	ldr	r3, [pc, #472]	; (800396c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003794:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003798:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80037a0:	4972      	ldr	r1, [pc, #456]	; (800396c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037a2:	4313      	orrs	r3, r2
 80037a4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f003 0320 	and.w	r3, r3, #32
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d00a      	beq.n	80037ca <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80037b4:	4b6d      	ldr	r3, [pc, #436]	; (800396c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037ba:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037c2:	496a      	ldr	r1, [pc, #424]	; (800396c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037c4:	4313      	orrs	r3, r2
 80037c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d00a      	beq.n	80037ec <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80037d6:	4b65      	ldr	r3, [pc, #404]	; (800396c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037dc:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037e4:	4961      	ldr	r1, [pc, #388]	; (800396c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037e6:	4313      	orrs	r3, r2
 80037e8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d00a      	beq.n	800380e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80037f8:	4b5c      	ldr	r3, [pc, #368]	; (800396c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037fe:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003806:	4959      	ldr	r1, [pc, #356]	; (800396c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003808:	4313      	orrs	r3, r2
 800380a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003816:	2b00      	cmp	r3, #0
 8003818:	d00a      	beq.n	8003830 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800381a:	4b54      	ldr	r3, [pc, #336]	; (800396c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800381c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003820:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003828:	4950      	ldr	r1, [pc, #320]	; (800396c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800382a:	4313      	orrs	r3, r2
 800382c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003838:	2b00      	cmp	r3, #0
 800383a:	d00a      	beq.n	8003852 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800383c:	4b4b      	ldr	r3, [pc, #300]	; (800396c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800383e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003842:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800384a:	4948      	ldr	r1, [pc, #288]	; (800396c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800384c:	4313      	orrs	r3, r2
 800384e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800385a:	2b00      	cmp	r3, #0
 800385c:	d00a      	beq.n	8003874 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800385e:	4b43      	ldr	r3, [pc, #268]	; (800396c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003860:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003864:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800386c:	493f      	ldr	r1, [pc, #252]	; (800396c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800386e:	4313      	orrs	r3, r2
 8003870:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800387c:	2b00      	cmp	r3, #0
 800387e:	d028      	beq.n	80038d2 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003880:	4b3a      	ldr	r3, [pc, #232]	; (800396c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003882:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003886:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800388e:	4937      	ldr	r1, [pc, #220]	; (800396c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003890:	4313      	orrs	r3, r2
 8003892:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800389a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800389e:	d106      	bne.n	80038ae <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80038a0:	4b32      	ldr	r3, [pc, #200]	; (800396c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038a2:	68db      	ldr	r3, [r3, #12]
 80038a4:	4a31      	ldr	r2, [pc, #196]	; (800396c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038a6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80038aa:	60d3      	str	r3, [r2, #12]
 80038ac:	e011      	b.n	80038d2 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80038b2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80038b6:	d10c      	bne.n	80038d2 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	3304      	adds	r3, #4
 80038bc:	2101      	movs	r1, #1
 80038be:	4618      	mov	r0, r3
 80038c0:	f000 f8d8 	bl	8003a74 <RCCEx_PLLSAI1_Config>
 80038c4:	4603      	mov	r3, r0
 80038c6:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80038c8:	7cfb      	ldrb	r3, [r7, #19]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d001      	beq.n	80038d2 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80038ce:	7cfb      	ldrb	r3, [r7, #19]
 80038d0:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d028      	beq.n	8003930 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80038de:	4b23      	ldr	r3, [pc, #140]	; (800396c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038e4:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038ec:	491f      	ldr	r1, [pc, #124]	; (800396c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038ee:	4313      	orrs	r3, r2
 80038f0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038f8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80038fc:	d106      	bne.n	800390c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80038fe:	4b1b      	ldr	r3, [pc, #108]	; (800396c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003900:	68db      	ldr	r3, [r3, #12]
 8003902:	4a1a      	ldr	r2, [pc, #104]	; (800396c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003904:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003908:	60d3      	str	r3, [r2, #12]
 800390a:	e011      	b.n	8003930 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003910:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003914:	d10c      	bne.n	8003930 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	3304      	adds	r3, #4
 800391a:	2101      	movs	r1, #1
 800391c:	4618      	mov	r0, r3
 800391e:	f000 f8a9 	bl	8003a74 <RCCEx_PLLSAI1_Config>
 8003922:	4603      	mov	r3, r0
 8003924:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003926:	7cfb      	ldrb	r3, [r7, #19]
 8003928:	2b00      	cmp	r3, #0
 800392a:	d001      	beq.n	8003930 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 800392c:	7cfb      	ldrb	r3, [r7, #19]
 800392e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003938:	2b00      	cmp	r3, #0
 800393a:	d02b      	beq.n	8003994 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800393c:	4b0b      	ldr	r3, [pc, #44]	; (800396c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800393e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003942:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800394a:	4908      	ldr	r1, [pc, #32]	; (800396c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800394c:	4313      	orrs	r3, r2
 800394e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003956:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800395a:	d109      	bne.n	8003970 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800395c:	4b03      	ldr	r3, [pc, #12]	; (800396c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800395e:	68db      	ldr	r3, [r3, #12]
 8003960:	4a02      	ldr	r2, [pc, #8]	; (800396c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003962:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003966:	60d3      	str	r3, [r2, #12]
 8003968:	e014      	b.n	8003994 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800396a:	bf00      	nop
 800396c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003974:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003978:	d10c      	bne.n	8003994 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	3304      	adds	r3, #4
 800397e:	2101      	movs	r1, #1
 8003980:	4618      	mov	r0, r3
 8003982:	f000 f877 	bl	8003a74 <RCCEx_PLLSAI1_Config>
 8003986:	4603      	mov	r3, r0
 8003988:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800398a:	7cfb      	ldrb	r3, [r7, #19]
 800398c:	2b00      	cmp	r3, #0
 800398e:	d001      	beq.n	8003994 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003990:	7cfb      	ldrb	r3, [r7, #19]
 8003992:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800399c:	2b00      	cmp	r3, #0
 800399e:	d02f      	beq.n	8003a00 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80039a0:	4b2b      	ldr	r3, [pc, #172]	; (8003a50 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80039a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039a6:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80039ae:	4928      	ldr	r1, [pc, #160]	; (8003a50 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80039b0:	4313      	orrs	r3, r2
 80039b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80039ba:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80039be:	d10d      	bne.n	80039dc <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	3304      	adds	r3, #4
 80039c4:	2102      	movs	r1, #2
 80039c6:	4618      	mov	r0, r3
 80039c8:	f000 f854 	bl	8003a74 <RCCEx_PLLSAI1_Config>
 80039cc:	4603      	mov	r3, r0
 80039ce:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80039d0:	7cfb      	ldrb	r3, [r7, #19]
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d014      	beq.n	8003a00 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80039d6:	7cfb      	ldrb	r3, [r7, #19]
 80039d8:	74bb      	strb	r3, [r7, #18]
 80039da:	e011      	b.n	8003a00 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80039e0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80039e4:	d10c      	bne.n	8003a00 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	3320      	adds	r3, #32
 80039ea:	2102      	movs	r1, #2
 80039ec:	4618      	mov	r0, r3
 80039ee:	f000 f935 	bl	8003c5c <RCCEx_PLLSAI2_Config>
 80039f2:	4603      	mov	r3, r0
 80039f4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80039f6:	7cfb      	ldrb	r3, [r7, #19]
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d001      	beq.n	8003a00 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80039fc:	7cfb      	ldrb	r3, [r7, #19]
 80039fe:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d00a      	beq.n	8003a22 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003a0c:	4b10      	ldr	r3, [pc, #64]	; (8003a50 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003a0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a12:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003a1a:	490d      	ldr	r1, [pc, #52]	; (8003a50 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003a1c:	4313      	orrs	r3, r2
 8003a1e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d00b      	beq.n	8003a46 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003a2e:	4b08      	ldr	r3, [pc, #32]	; (8003a50 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003a30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a34:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003a3e:	4904      	ldr	r1, [pc, #16]	; (8003a50 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003a40:	4313      	orrs	r3, r2
 8003a42:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003a46:	7cbb      	ldrb	r3, [r7, #18]
}
 8003a48:	4618      	mov	r0, r3
 8003a4a:	3718      	adds	r7, #24
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	bd80      	pop	{r7, pc}
 8003a50:	40021000 	.word	0x40021000

08003a54 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8003a54:	b480      	push	{r7}
 8003a56:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8003a58:	4b05      	ldr	r3, [pc, #20]	; (8003a70 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	4a04      	ldr	r2, [pc, #16]	; (8003a70 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8003a5e:	f043 0304 	orr.w	r3, r3, #4
 8003a62:	6013      	str	r3, [r2, #0]
}
 8003a64:	bf00      	nop
 8003a66:	46bd      	mov	sp, r7
 8003a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a6c:	4770      	bx	lr
 8003a6e:	bf00      	nop
 8003a70:	40021000 	.word	0x40021000

08003a74 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003a74:	b580      	push	{r7, lr}
 8003a76:	b084      	sub	sp, #16
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]
 8003a7c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003a7e:	2300      	movs	r3, #0
 8003a80:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003a82:	4b75      	ldr	r3, [pc, #468]	; (8003c58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a84:	68db      	ldr	r3, [r3, #12]
 8003a86:	f003 0303 	and.w	r3, r3, #3
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d018      	beq.n	8003ac0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003a8e:	4b72      	ldr	r3, [pc, #456]	; (8003c58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a90:	68db      	ldr	r3, [r3, #12]
 8003a92:	f003 0203 	and.w	r2, r3, #3
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	429a      	cmp	r2, r3
 8003a9c:	d10d      	bne.n	8003aba <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
       ||
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d009      	beq.n	8003aba <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003aa6:	4b6c      	ldr	r3, [pc, #432]	; (8003c58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003aa8:	68db      	ldr	r3, [r3, #12]
 8003aaa:	091b      	lsrs	r3, r3, #4
 8003aac:	f003 0307 	and.w	r3, r3, #7
 8003ab0:	1c5a      	adds	r2, r3, #1
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	685b      	ldr	r3, [r3, #4]
       ||
 8003ab6:	429a      	cmp	r2, r3
 8003ab8:	d047      	beq.n	8003b4a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003aba:	2301      	movs	r3, #1
 8003abc:	73fb      	strb	r3, [r7, #15]
 8003abe:	e044      	b.n	8003b4a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	2b03      	cmp	r3, #3
 8003ac6:	d018      	beq.n	8003afa <RCCEx_PLLSAI1_Config+0x86>
 8003ac8:	2b03      	cmp	r3, #3
 8003aca:	d825      	bhi.n	8003b18 <RCCEx_PLLSAI1_Config+0xa4>
 8003acc:	2b01      	cmp	r3, #1
 8003ace:	d002      	beq.n	8003ad6 <RCCEx_PLLSAI1_Config+0x62>
 8003ad0:	2b02      	cmp	r3, #2
 8003ad2:	d009      	beq.n	8003ae8 <RCCEx_PLLSAI1_Config+0x74>
 8003ad4:	e020      	b.n	8003b18 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003ad6:	4b60      	ldr	r3, [pc, #384]	; (8003c58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f003 0302 	and.w	r3, r3, #2
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d11d      	bne.n	8003b1e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003ae2:	2301      	movs	r3, #1
 8003ae4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ae6:	e01a      	b.n	8003b1e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003ae8:	4b5b      	ldr	r3, [pc, #364]	; (8003c58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d116      	bne.n	8003b22 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003af4:	2301      	movs	r3, #1
 8003af6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003af8:	e013      	b.n	8003b22 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003afa:	4b57      	ldr	r3, [pc, #348]	; (8003c58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d10f      	bne.n	8003b26 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003b06:	4b54      	ldr	r3, [pc, #336]	; (8003c58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d109      	bne.n	8003b26 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003b12:	2301      	movs	r3, #1
 8003b14:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003b16:	e006      	b.n	8003b26 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003b18:	2301      	movs	r3, #1
 8003b1a:	73fb      	strb	r3, [r7, #15]
      break;
 8003b1c:	e004      	b.n	8003b28 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003b1e:	bf00      	nop
 8003b20:	e002      	b.n	8003b28 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003b22:	bf00      	nop
 8003b24:	e000      	b.n	8003b28 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003b26:	bf00      	nop
    }

    if(status == HAL_OK)
 8003b28:	7bfb      	ldrb	r3, [r7, #15]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d10d      	bne.n	8003b4a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003b2e:	4b4a      	ldr	r3, [pc, #296]	; (8003c58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b30:	68db      	ldr	r3, [r3, #12]
 8003b32:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6819      	ldr	r1, [r3, #0]
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	685b      	ldr	r3, [r3, #4]
 8003b3e:	3b01      	subs	r3, #1
 8003b40:	011b      	lsls	r3, r3, #4
 8003b42:	430b      	orrs	r3, r1
 8003b44:	4944      	ldr	r1, [pc, #272]	; (8003c58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b46:	4313      	orrs	r3, r2
 8003b48:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003b4a:	7bfb      	ldrb	r3, [r7, #15]
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d17d      	bne.n	8003c4c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003b50:	4b41      	ldr	r3, [pc, #260]	; (8003c58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	4a40      	ldr	r2, [pc, #256]	; (8003c58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b56:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003b5a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b5c:	f7fd fe36 	bl	80017cc <HAL_GetTick>
 8003b60:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003b62:	e009      	b.n	8003b78 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003b64:	f7fd fe32 	bl	80017cc <HAL_GetTick>
 8003b68:	4602      	mov	r2, r0
 8003b6a:	68bb      	ldr	r3, [r7, #8]
 8003b6c:	1ad3      	subs	r3, r2, r3
 8003b6e:	2b02      	cmp	r3, #2
 8003b70:	d902      	bls.n	8003b78 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003b72:	2303      	movs	r3, #3
 8003b74:	73fb      	strb	r3, [r7, #15]
        break;
 8003b76:	e005      	b.n	8003b84 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003b78:	4b37      	ldr	r3, [pc, #220]	; (8003c58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d1ef      	bne.n	8003b64 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003b84:	7bfb      	ldrb	r3, [r7, #15]
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d160      	bne.n	8003c4c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d111      	bne.n	8003bb4 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003b90:	4b31      	ldr	r3, [pc, #196]	; (8003c58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b92:	691b      	ldr	r3, [r3, #16]
 8003b94:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003b98:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b9c:	687a      	ldr	r2, [r7, #4]
 8003b9e:	6892      	ldr	r2, [r2, #8]
 8003ba0:	0211      	lsls	r1, r2, #8
 8003ba2:	687a      	ldr	r2, [r7, #4]
 8003ba4:	68d2      	ldr	r2, [r2, #12]
 8003ba6:	0912      	lsrs	r2, r2, #4
 8003ba8:	0452      	lsls	r2, r2, #17
 8003baa:	430a      	orrs	r2, r1
 8003bac:	492a      	ldr	r1, [pc, #168]	; (8003c58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bae:	4313      	orrs	r3, r2
 8003bb0:	610b      	str	r3, [r1, #16]
 8003bb2:	e027      	b.n	8003c04 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003bb4:	683b      	ldr	r3, [r7, #0]
 8003bb6:	2b01      	cmp	r3, #1
 8003bb8:	d112      	bne.n	8003be0 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003bba:	4b27      	ldr	r3, [pc, #156]	; (8003c58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bbc:	691b      	ldr	r3, [r3, #16]
 8003bbe:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003bc2:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003bc6:	687a      	ldr	r2, [r7, #4]
 8003bc8:	6892      	ldr	r2, [r2, #8]
 8003bca:	0211      	lsls	r1, r2, #8
 8003bcc:	687a      	ldr	r2, [r7, #4]
 8003bce:	6912      	ldr	r2, [r2, #16]
 8003bd0:	0852      	lsrs	r2, r2, #1
 8003bd2:	3a01      	subs	r2, #1
 8003bd4:	0552      	lsls	r2, r2, #21
 8003bd6:	430a      	orrs	r2, r1
 8003bd8:	491f      	ldr	r1, [pc, #124]	; (8003c58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bda:	4313      	orrs	r3, r2
 8003bdc:	610b      	str	r3, [r1, #16]
 8003bde:	e011      	b.n	8003c04 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003be0:	4b1d      	ldr	r3, [pc, #116]	; (8003c58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003be2:	691b      	ldr	r3, [r3, #16]
 8003be4:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003be8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003bec:	687a      	ldr	r2, [r7, #4]
 8003bee:	6892      	ldr	r2, [r2, #8]
 8003bf0:	0211      	lsls	r1, r2, #8
 8003bf2:	687a      	ldr	r2, [r7, #4]
 8003bf4:	6952      	ldr	r2, [r2, #20]
 8003bf6:	0852      	lsrs	r2, r2, #1
 8003bf8:	3a01      	subs	r2, #1
 8003bfa:	0652      	lsls	r2, r2, #25
 8003bfc:	430a      	orrs	r2, r1
 8003bfe:	4916      	ldr	r1, [pc, #88]	; (8003c58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c00:	4313      	orrs	r3, r2
 8003c02:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003c04:	4b14      	ldr	r3, [pc, #80]	; (8003c58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	4a13      	ldr	r2, [pc, #76]	; (8003c58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c0a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003c0e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c10:	f7fd fddc 	bl	80017cc <HAL_GetTick>
 8003c14:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003c16:	e009      	b.n	8003c2c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003c18:	f7fd fdd8 	bl	80017cc <HAL_GetTick>
 8003c1c:	4602      	mov	r2, r0
 8003c1e:	68bb      	ldr	r3, [r7, #8]
 8003c20:	1ad3      	subs	r3, r2, r3
 8003c22:	2b02      	cmp	r3, #2
 8003c24:	d902      	bls.n	8003c2c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003c26:	2303      	movs	r3, #3
 8003c28:	73fb      	strb	r3, [r7, #15]
          break;
 8003c2a:	e005      	b.n	8003c38 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003c2c:	4b0a      	ldr	r3, [pc, #40]	; (8003c58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d0ef      	beq.n	8003c18 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003c38:	7bfb      	ldrb	r3, [r7, #15]
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d106      	bne.n	8003c4c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003c3e:	4b06      	ldr	r3, [pc, #24]	; (8003c58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c40:	691a      	ldr	r2, [r3, #16]
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	699b      	ldr	r3, [r3, #24]
 8003c46:	4904      	ldr	r1, [pc, #16]	; (8003c58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c48:	4313      	orrs	r3, r2
 8003c4a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003c4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c4e:	4618      	mov	r0, r3
 8003c50:	3710      	adds	r7, #16
 8003c52:	46bd      	mov	sp, r7
 8003c54:	bd80      	pop	{r7, pc}
 8003c56:	bf00      	nop
 8003c58:	40021000 	.word	0x40021000

08003c5c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	b084      	sub	sp, #16
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]
 8003c64:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003c66:	2300      	movs	r3, #0
 8003c68:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003c6a:	4b6a      	ldr	r3, [pc, #424]	; (8003e14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c6c:	68db      	ldr	r3, [r3, #12]
 8003c6e:	f003 0303 	and.w	r3, r3, #3
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d018      	beq.n	8003ca8 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003c76:	4b67      	ldr	r3, [pc, #412]	; (8003e14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c78:	68db      	ldr	r3, [r3, #12]
 8003c7a:	f003 0203 	and.w	r2, r3, #3
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	429a      	cmp	r2, r3
 8003c84:	d10d      	bne.n	8003ca2 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
       ||
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d009      	beq.n	8003ca2 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003c8e:	4b61      	ldr	r3, [pc, #388]	; (8003e14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c90:	68db      	ldr	r3, [r3, #12]
 8003c92:	091b      	lsrs	r3, r3, #4
 8003c94:	f003 0307 	and.w	r3, r3, #7
 8003c98:	1c5a      	adds	r2, r3, #1
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	685b      	ldr	r3, [r3, #4]
       ||
 8003c9e:	429a      	cmp	r2, r3
 8003ca0:	d047      	beq.n	8003d32 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003ca2:	2301      	movs	r3, #1
 8003ca4:	73fb      	strb	r3, [r7, #15]
 8003ca6:	e044      	b.n	8003d32 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	2b03      	cmp	r3, #3
 8003cae:	d018      	beq.n	8003ce2 <RCCEx_PLLSAI2_Config+0x86>
 8003cb0:	2b03      	cmp	r3, #3
 8003cb2:	d825      	bhi.n	8003d00 <RCCEx_PLLSAI2_Config+0xa4>
 8003cb4:	2b01      	cmp	r3, #1
 8003cb6:	d002      	beq.n	8003cbe <RCCEx_PLLSAI2_Config+0x62>
 8003cb8:	2b02      	cmp	r3, #2
 8003cba:	d009      	beq.n	8003cd0 <RCCEx_PLLSAI2_Config+0x74>
 8003cbc:	e020      	b.n	8003d00 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003cbe:	4b55      	ldr	r3, [pc, #340]	; (8003e14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f003 0302 	and.w	r3, r3, #2
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d11d      	bne.n	8003d06 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003cca:	2301      	movs	r3, #1
 8003ccc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003cce:	e01a      	b.n	8003d06 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003cd0:	4b50      	ldr	r3, [pc, #320]	; (8003e14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d116      	bne.n	8003d0a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003cdc:	2301      	movs	r3, #1
 8003cde:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ce0:	e013      	b.n	8003d0a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003ce2:	4b4c      	ldr	r3, [pc, #304]	; (8003e14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d10f      	bne.n	8003d0e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003cee:	4b49      	ldr	r3, [pc, #292]	; (8003e14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d109      	bne.n	8003d0e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003cfa:	2301      	movs	r3, #1
 8003cfc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003cfe:	e006      	b.n	8003d0e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003d00:	2301      	movs	r3, #1
 8003d02:	73fb      	strb	r3, [r7, #15]
      break;
 8003d04:	e004      	b.n	8003d10 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003d06:	bf00      	nop
 8003d08:	e002      	b.n	8003d10 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003d0a:	bf00      	nop
 8003d0c:	e000      	b.n	8003d10 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003d0e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003d10:	7bfb      	ldrb	r3, [r7, #15]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d10d      	bne.n	8003d32 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003d16:	4b3f      	ldr	r3, [pc, #252]	; (8003e14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d18:	68db      	ldr	r3, [r3, #12]
 8003d1a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6819      	ldr	r1, [r3, #0]
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	685b      	ldr	r3, [r3, #4]
 8003d26:	3b01      	subs	r3, #1
 8003d28:	011b      	lsls	r3, r3, #4
 8003d2a:	430b      	orrs	r3, r1
 8003d2c:	4939      	ldr	r1, [pc, #228]	; (8003e14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d2e:	4313      	orrs	r3, r2
 8003d30:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003d32:	7bfb      	ldrb	r3, [r7, #15]
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d167      	bne.n	8003e08 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003d38:	4b36      	ldr	r3, [pc, #216]	; (8003e14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	4a35      	ldr	r2, [pc, #212]	; (8003e14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d3e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003d42:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003d44:	f7fd fd42 	bl	80017cc <HAL_GetTick>
 8003d48:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003d4a:	e009      	b.n	8003d60 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003d4c:	f7fd fd3e 	bl	80017cc <HAL_GetTick>
 8003d50:	4602      	mov	r2, r0
 8003d52:	68bb      	ldr	r3, [r7, #8]
 8003d54:	1ad3      	subs	r3, r2, r3
 8003d56:	2b02      	cmp	r3, #2
 8003d58:	d902      	bls.n	8003d60 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003d5a:	2303      	movs	r3, #3
 8003d5c:	73fb      	strb	r3, [r7, #15]
        break;
 8003d5e:	e005      	b.n	8003d6c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003d60:	4b2c      	ldr	r3, [pc, #176]	; (8003e14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d1ef      	bne.n	8003d4c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003d6c:	7bfb      	ldrb	r3, [r7, #15]
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d14a      	bne.n	8003e08 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003d72:	683b      	ldr	r3, [r7, #0]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d111      	bne.n	8003d9c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003d78:	4b26      	ldr	r3, [pc, #152]	; (8003e14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d7a:	695b      	ldr	r3, [r3, #20]
 8003d7c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003d80:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d84:	687a      	ldr	r2, [r7, #4]
 8003d86:	6892      	ldr	r2, [r2, #8]
 8003d88:	0211      	lsls	r1, r2, #8
 8003d8a:	687a      	ldr	r2, [r7, #4]
 8003d8c:	68d2      	ldr	r2, [r2, #12]
 8003d8e:	0912      	lsrs	r2, r2, #4
 8003d90:	0452      	lsls	r2, r2, #17
 8003d92:	430a      	orrs	r2, r1
 8003d94:	491f      	ldr	r1, [pc, #124]	; (8003e14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d96:	4313      	orrs	r3, r2
 8003d98:	614b      	str	r3, [r1, #20]
 8003d9a:	e011      	b.n	8003dc0 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003d9c:	4b1d      	ldr	r3, [pc, #116]	; (8003e14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d9e:	695b      	ldr	r3, [r3, #20]
 8003da0:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003da4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003da8:	687a      	ldr	r2, [r7, #4]
 8003daa:	6892      	ldr	r2, [r2, #8]
 8003dac:	0211      	lsls	r1, r2, #8
 8003dae:	687a      	ldr	r2, [r7, #4]
 8003db0:	6912      	ldr	r2, [r2, #16]
 8003db2:	0852      	lsrs	r2, r2, #1
 8003db4:	3a01      	subs	r2, #1
 8003db6:	0652      	lsls	r2, r2, #25
 8003db8:	430a      	orrs	r2, r1
 8003dba:	4916      	ldr	r1, [pc, #88]	; (8003e14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003dbc:	4313      	orrs	r3, r2
 8003dbe:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003dc0:	4b14      	ldr	r3, [pc, #80]	; (8003e14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	4a13      	ldr	r2, [pc, #76]	; (8003e14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003dc6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003dca:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003dcc:	f7fd fcfe 	bl	80017cc <HAL_GetTick>
 8003dd0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003dd2:	e009      	b.n	8003de8 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003dd4:	f7fd fcfa 	bl	80017cc <HAL_GetTick>
 8003dd8:	4602      	mov	r2, r0
 8003dda:	68bb      	ldr	r3, [r7, #8]
 8003ddc:	1ad3      	subs	r3, r2, r3
 8003dde:	2b02      	cmp	r3, #2
 8003de0:	d902      	bls.n	8003de8 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003de2:	2303      	movs	r3, #3
 8003de4:	73fb      	strb	r3, [r7, #15]
          break;
 8003de6:	e005      	b.n	8003df4 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003de8:	4b0a      	ldr	r3, [pc, #40]	; (8003e14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d0ef      	beq.n	8003dd4 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003df4:	7bfb      	ldrb	r3, [r7, #15]
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d106      	bne.n	8003e08 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003dfa:	4b06      	ldr	r3, [pc, #24]	; (8003e14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003dfc:	695a      	ldr	r2, [r3, #20]
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	695b      	ldr	r3, [r3, #20]
 8003e02:	4904      	ldr	r1, [pc, #16]	; (8003e14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e04:	4313      	orrs	r3, r2
 8003e06:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003e08:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	3710      	adds	r7, #16
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	bd80      	pop	{r7, pc}
 8003e12:	bf00      	nop
 8003e14:	40021000 	.word	0x40021000

08003e18 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b084      	sub	sp, #16
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d101      	bne.n	8003e2a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003e26:	2301      	movs	r3, #1
 8003e28:	e095      	b.n	8003f56 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d108      	bne.n	8003e44 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	685b      	ldr	r3, [r3, #4]
 8003e36:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003e3a:	d009      	beq.n	8003e50 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	2200      	movs	r2, #0
 8003e40:	61da      	str	r2, [r3, #28]
 8003e42:	e005      	b.n	8003e50 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2200      	movs	r2, #0
 8003e48:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	2200      	movs	r2, #0
 8003e54:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003e5c:	b2db      	uxtb	r3, r3
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d106      	bne.n	8003e70 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2200      	movs	r2, #0
 8003e66:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003e6a:	6878      	ldr	r0, [r7, #4]
 8003e6c:	f7fd f954 	bl	8001118 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2202      	movs	r2, #2
 8003e74:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	681a      	ldr	r2, [r3, #0]
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003e86:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	68db      	ldr	r3, [r3, #12]
 8003e8c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003e90:	d902      	bls.n	8003e98 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003e92:	2300      	movs	r3, #0
 8003e94:	60fb      	str	r3, [r7, #12]
 8003e96:	e002      	b.n	8003e9e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003e98:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003e9c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	68db      	ldr	r3, [r3, #12]
 8003ea2:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8003ea6:	d007      	beq.n	8003eb8 <HAL_SPI_Init+0xa0>
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	68db      	ldr	r3, [r3, #12]
 8003eac:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003eb0:	d002      	beq.n	8003eb8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	685b      	ldr	r3, [r3, #4]
 8003ebc:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	689b      	ldr	r3, [r3, #8]
 8003ec4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003ec8:	431a      	orrs	r2, r3
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	691b      	ldr	r3, [r3, #16]
 8003ece:	f003 0302 	and.w	r3, r3, #2
 8003ed2:	431a      	orrs	r2, r3
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	695b      	ldr	r3, [r3, #20]
 8003ed8:	f003 0301 	and.w	r3, r3, #1
 8003edc:	431a      	orrs	r2, r3
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	699b      	ldr	r3, [r3, #24]
 8003ee2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003ee6:	431a      	orrs	r2, r3
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	69db      	ldr	r3, [r3, #28]
 8003eec:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003ef0:	431a      	orrs	r2, r3
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6a1b      	ldr	r3, [r3, #32]
 8003ef6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003efa:	ea42 0103 	orr.w	r1, r2, r3
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f02:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	430a      	orrs	r2, r1
 8003f0c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	699b      	ldr	r3, [r3, #24]
 8003f12:	0c1b      	lsrs	r3, r3, #16
 8003f14:	f003 0204 	and.w	r2, r3, #4
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f1c:	f003 0310 	and.w	r3, r3, #16
 8003f20:	431a      	orrs	r2, r3
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f26:	f003 0308 	and.w	r3, r3, #8
 8003f2a:	431a      	orrs	r2, r3
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	68db      	ldr	r3, [r3, #12]
 8003f30:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8003f34:	ea42 0103 	orr.w	r1, r2, r3
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	430a      	orrs	r2, r1
 8003f44:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	2200      	movs	r2, #0
 8003f4a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2201      	movs	r2, #1
 8003f50:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8003f54:	2300      	movs	r3, #0
}
 8003f56:	4618      	mov	r0, r3
 8003f58:	3710      	adds	r7, #16
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	bd80      	pop	{r7, pc}

08003f5e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003f5e:	b580      	push	{r7, lr}
 8003f60:	b082      	sub	sp, #8
 8003f62:	af00      	add	r7, sp, #0
 8003f64:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d101      	bne.n	8003f70 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003f6c:	2301      	movs	r3, #1
 8003f6e:	e049      	b.n	8004004 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f76:	b2db      	uxtb	r3, r3
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d106      	bne.n	8003f8a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2200      	movs	r2, #0
 8003f80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003f84:	6878      	ldr	r0, [r7, #4]
 8003f86:	f000 f841 	bl	800400c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	2202      	movs	r2, #2
 8003f8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681a      	ldr	r2, [r3, #0]
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	3304      	adds	r3, #4
 8003f9a:	4619      	mov	r1, r3
 8003f9c:	4610      	mov	r0, r2
 8003f9e:	f000 f9df 	bl	8004360 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	2201      	movs	r2, #1
 8003fa6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	2201      	movs	r2, #1
 8003fae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	2201      	movs	r2, #1
 8003fb6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	2201      	movs	r2, #1
 8003fbe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	2201      	movs	r2, #1
 8003fc6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	2201      	movs	r2, #1
 8003fce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	2201      	movs	r2, #1
 8003fd6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	2201      	movs	r2, #1
 8003fde:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	2201      	movs	r2, #1
 8003fe6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	2201      	movs	r2, #1
 8003fee:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	2201      	movs	r2, #1
 8003ff6:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	2201      	movs	r2, #1
 8003ffe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004002:	2300      	movs	r3, #0
}
 8004004:	4618      	mov	r0, r3
 8004006:	3708      	adds	r7, #8
 8004008:	46bd      	mov	sp, r7
 800400a:	bd80      	pop	{r7, pc}

0800400c <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800400c:	b480      	push	{r7}
 800400e:	b083      	sub	sp, #12
 8004010:	af00      	add	r7, sp, #0
 8004012:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004014:	bf00      	nop
 8004016:	370c      	adds	r7, #12
 8004018:	46bd      	mov	sp, r7
 800401a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401e:	4770      	bx	lr

08004020 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004020:	b480      	push	{r7}
 8004022:	b085      	sub	sp, #20
 8004024:	af00      	add	r7, sp, #0
 8004026:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800402e:	b2db      	uxtb	r3, r3
 8004030:	2b01      	cmp	r3, #1
 8004032:	d001      	beq.n	8004038 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004034:	2301      	movs	r3, #1
 8004036:	e04f      	b.n	80040d8 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2202      	movs	r2, #2
 800403c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	68da      	ldr	r2, [r3, #12]
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f042 0201 	orr.w	r2, r2, #1
 800404e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	4a23      	ldr	r2, [pc, #140]	; (80040e4 <HAL_TIM_Base_Start_IT+0xc4>)
 8004056:	4293      	cmp	r3, r2
 8004058:	d01d      	beq.n	8004096 <HAL_TIM_Base_Start_IT+0x76>
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004062:	d018      	beq.n	8004096 <HAL_TIM_Base_Start_IT+0x76>
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	4a1f      	ldr	r2, [pc, #124]	; (80040e8 <HAL_TIM_Base_Start_IT+0xc8>)
 800406a:	4293      	cmp	r3, r2
 800406c:	d013      	beq.n	8004096 <HAL_TIM_Base_Start_IT+0x76>
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	4a1e      	ldr	r2, [pc, #120]	; (80040ec <HAL_TIM_Base_Start_IT+0xcc>)
 8004074:	4293      	cmp	r3, r2
 8004076:	d00e      	beq.n	8004096 <HAL_TIM_Base_Start_IT+0x76>
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	4a1c      	ldr	r2, [pc, #112]	; (80040f0 <HAL_TIM_Base_Start_IT+0xd0>)
 800407e:	4293      	cmp	r3, r2
 8004080:	d009      	beq.n	8004096 <HAL_TIM_Base_Start_IT+0x76>
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	4a1b      	ldr	r2, [pc, #108]	; (80040f4 <HAL_TIM_Base_Start_IT+0xd4>)
 8004088:	4293      	cmp	r3, r2
 800408a:	d004      	beq.n	8004096 <HAL_TIM_Base_Start_IT+0x76>
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	4a19      	ldr	r2, [pc, #100]	; (80040f8 <HAL_TIM_Base_Start_IT+0xd8>)
 8004092:	4293      	cmp	r3, r2
 8004094:	d115      	bne.n	80040c2 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	689a      	ldr	r2, [r3, #8]
 800409c:	4b17      	ldr	r3, [pc, #92]	; (80040fc <HAL_TIM_Base_Start_IT+0xdc>)
 800409e:	4013      	ands	r3, r2
 80040a0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	2b06      	cmp	r3, #6
 80040a6:	d015      	beq.n	80040d4 <HAL_TIM_Base_Start_IT+0xb4>
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80040ae:	d011      	beq.n	80040d4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	681a      	ldr	r2, [r3, #0]
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f042 0201 	orr.w	r2, r2, #1
 80040be:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040c0:	e008      	b.n	80040d4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	681a      	ldr	r2, [r3, #0]
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f042 0201 	orr.w	r2, r2, #1
 80040d0:	601a      	str	r2, [r3, #0]
 80040d2:	e000      	b.n	80040d6 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040d4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80040d6:	2300      	movs	r3, #0
}
 80040d8:	4618      	mov	r0, r3
 80040da:	3714      	adds	r7, #20
 80040dc:	46bd      	mov	sp, r7
 80040de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e2:	4770      	bx	lr
 80040e4:	40012c00 	.word	0x40012c00
 80040e8:	40000400 	.word	0x40000400
 80040ec:	40000800 	.word	0x40000800
 80040f0:	40000c00 	.word	0x40000c00
 80040f4:	40013400 	.word	0x40013400
 80040f8:	40014000 	.word	0x40014000
 80040fc:	00010007 	.word	0x00010007

08004100 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004100:	b580      	push	{r7, lr}
 8004102:	b084      	sub	sp, #16
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	68db      	ldr	r3, [r3, #12]
 800410e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	691b      	ldr	r3, [r3, #16]
 8004116:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004118:	68bb      	ldr	r3, [r7, #8]
 800411a:	f003 0302 	and.w	r3, r3, #2
 800411e:	2b00      	cmp	r3, #0
 8004120:	d020      	beq.n	8004164 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	f003 0302 	and.w	r3, r3, #2
 8004128:	2b00      	cmp	r3, #0
 800412a:	d01b      	beq.n	8004164 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f06f 0202 	mvn.w	r2, #2
 8004134:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2201      	movs	r2, #1
 800413a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	699b      	ldr	r3, [r3, #24]
 8004142:	f003 0303 	and.w	r3, r3, #3
 8004146:	2b00      	cmp	r3, #0
 8004148:	d003      	beq.n	8004152 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800414a:	6878      	ldr	r0, [r7, #4]
 800414c:	f000 f8e9 	bl	8004322 <HAL_TIM_IC_CaptureCallback>
 8004150:	e005      	b.n	800415e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004152:	6878      	ldr	r0, [r7, #4]
 8004154:	f000 f8db 	bl	800430e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004158:	6878      	ldr	r0, [r7, #4]
 800415a:	f000 f8ec 	bl	8004336 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	2200      	movs	r2, #0
 8004162:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004164:	68bb      	ldr	r3, [r7, #8]
 8004166:	f003 0304 	and.w	r3, r3, #4
 800416a:	2b00      	cmp	r3, #0
 800416c:	d020      	beq.n	80041b0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	f003 0304 	and.w	r3, r3, #4
 8004174:	2b00      	cmp	r3, #0
 8004176:	d01b      	beq.n	80041b0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f06f 0204 	mvn.w	r2, #4
 8004180:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	2202      	movs	r2, #2
 8004186:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	699b      	ldr	r3, [r3, #24]
 800418e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004192:	2b00      	cmp	r3, #0
 8004194:	d003      	beq.n	800419e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004196:	6878      	ldr	r0, [r7, #4]
 8004198:	f000 f8c3 	bl	8004322 <HAL_TIM_IC_CaptureCallback>
 800419c:	e005      	b.n	80041aa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800419e:	6878      	ldr	r0, [r7, #4]
 80041a0:	f000 f8b5 	bl	800430e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041a4:	6878      	ldr	r0, [r7, #4]
 80041a6:	f000 f8c6 	bl	8004336 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	2200      	movs	r2, #0
 80041ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80041b0:	68bb      	ldr	r3, [r7, #8]
 80041b2:	f003 0308 	and.w	r3, r3, #8
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d020      	beq.n	80041fc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	f003 0308 	and.w	r3, r3, #8
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d01b      	beq.n	80041fc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f06f 0208 	mvn.w	r2, #8
 80041cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	2204      	movs	r2, #4
 80041d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	69db      	ldr	r3, [r3, #28]
 80041da:	f003 0303 	and.w	r3, r3, #3
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d003      	beq.n	80041ea <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80041e2:	6878      	ldr	r0, [r7, #4]
 80041e4:	f000 f89d 	bl	8004322 <HAL_TIM_IC_CaptureCallback>
 80041e8:	e005      	b.n	80041f6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80041ea:	6878      	ldr	r0, [r7, #4]
 80041ec:	f000 f88f 	bl	800430e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041f0:	6878      	ldr	r0, [r7, #4]
 80041f2:	f000 f8a0 	bl	8004336 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	2200      	movs	r2, #0
 80041fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80041fc:	68bb      	ldr	r3, [r7, #8]
 80041fe:	f003 0310 	and.w	r3, r3, #16
 8004202:	2b00      	cmp	r3, #0
 8004204:	d020      	beq.n	8004248 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	f003 0310 	and.w	r3, r3, #16
 800420c:	2b00      	cmp	r3, #0
 800420e:	d01b      	beq.n	8004248 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f06f 0210 	mvn.w	r2, #16
 8004218:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	2208      	movs	r2, #8
 800421e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	69db      	ldr	r3, [r3, #28]
 8004226:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800422a:	2b00      	cmp	r3, #0
 800422c:	d003      	beq.n	8004236 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800422e:	6878      	ldr	r0, [r7, #4]
 8004230:	f000 f877 	bl	8004322 <HAL_TIM_IC_CaptureCallback>
 8004234:	e005      	b.n	8004242 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004236:	6878      	ldr	r0, [r7, #4]
 8004238:	f000 f869 	bl	800430e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800423c:	6878      	ldr	r0, [r7, #4]
 800423e:	f000 f87a 	bl	8004336 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	2200      	movs	r2, #0
 8004246:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004248:	68bb      	ldr	r3, [r7, #8]
 800424a:	f003 0301 	and.w	r3, r3, #1
 800424e:	2b00      	cmp	r3, #0
 8004250:	d00c      	beq.n	800426c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	f003 0301 	and.w	r3, r3, #1
 8004258:	2b00      	cmp	r3, #0
 800425a:	d007      	beq.n	800426c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f06f 0201 	mvn.w	r2, #1
 8004264:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004266:	6878      	ldr	r0, [r7, #4]
 8004268:	f7fc fe10 	bl	8000e8c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800426c:	68bb      	ldr	r3, [r7, #8]
 800426e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004272:	2b00      	cmp	r3, #0
 8004274:	d104      	bne.n	8004280 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004276:	68bb      	ldr	r3, [r7, #8]
 8004278:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800427c:	2b00      	cmp	r3, #0
 800427e:	d00c      	beq.n	800429a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004286:	2b00      	cmp	r3, #0
 8004288:	d007      	beq.n	800429a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f46f 5202 	mvn.w	r2, #8320	; 0x2080
 8004292:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004294:	6878      	ldr	r0, [r7, #4]
 8004296:	f000 f913 	bl	80044c0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800429a:	68bb      	ldr	r3, [r7, #8]
 800429c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d00c      	beq.n	80042be <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d007      	beq.n	80042be <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80042b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80042b8:	6878      	ldr	r0, [r7, #4]
 80042ba:	f000 f90b 	bl	80044d4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80042be:	68bb      	ldr	r3, [r7, #8]
 80042c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d00c      	beq.n	80042e2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d007      	beq.n	80042e2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80042da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80042dc:	6878      	ldr	r0, [r7, #4]
 80042de:	f000 f834 	bl	800434a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80042e2:	68bb      	ldr	r3, [r7, #8]
 80042e4:	f003 0320 	and.w	r3, r3, #32
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d00c      	beq.n	8004306 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	f003 0320 	and.w	r3, r3, #32
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d007      	beq.n	8004306 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f06f 0220 	mvn.w	r2, #32
 80042fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004300:	6878      	ldr	r0, [r7, #4]
 8004302:	f000 f8d3 	bl	80044ac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004306:	bf00      	nop
 8004308:	3710      	adds	r7, #16
 800430a:	46bd      	mov	sp, r7
 800430c:	bd80      	pop	{r7, pc}

0800430e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800430e:	b480      	push	{r7}
 8004310:	b083      	sub	sp, #12
 8004312:	af00      	add	r7, sp, #0
 8004314:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004316:	bf00      	nop
 8004318:	370c      	adds	r7, #12
 800431a:	46bd      	mov	sp, r7
 800431c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004320:	4770      	bx	lr

08004322 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004322:	b480      	push	{r7}
 8004324:	b083      	sub	sp, #12
 8004326:	af00      	add	r7, sp, #0
 8004328:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800432a:	bf00      	nop
 800432c:	370c      	adds	r7, #12
 800432e:	46bd      	mov	sp, r7
 8004330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004334:	4770      	bx	lr

08004336 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004336:	b480      	push	{r7}
 8004338:	b083      	sub	sp, #12
 800433a:	af00      	add	r7, sp, #0
 800433c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800433e:	bf00      	nop
 8004340:	370c      	adds	r7, #12
 8004342:	46bd      	mov	sp, r7
 8004344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004348:	4770      	bx	lr

0800434a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800434a:	b480      	push	{r7}
 800434c:	b083      	sub	sp, #12
 800434e:	af00      	add	r7, sp, #0
 8004350:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004352:	bf00      	nop
 8004354:	370c      	adds	r7, #12
 8004356:	46bd      	mov	sp, r7
 8004358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800435c:	4770      	bx	lr
	...

08004360 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004360:	b480      	push	{r7}
 8004362:	b085      	sub	sp, #20
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]
 8004368:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	4a46      	ldr	r2, [pc, #280]	; (800448c <TIM_Base_SetConfig+0x12c>)
 8004374:	4293      	cmp	r3, r2
 8004376:	d013      	beq.n	80043a0 <TIM_Base_SetConfig+0x40>
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800437e:	d00f      	beq.n	80043a0 <TIM_Base_SetConfig+0x40>
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	4a43      	ldr	r2, [pc, #268]	; (8004490 <TIM_Base_SetConfig+0x130>)
 8004384:	4293      	cmp	r3, r2
 8004386:	d00b      	beq.n	80043a0 <TIM_Base_SetConfig+0x40>
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	4a42      	ldr	r2, [pc, #264]	; (8004494 <TIM_Base_SetConfig+0x134>)
 800438c:	4293      	cmp	r3, r2
 800438e:	d007      	beq.n	80043a0 <TIM_Base_SetConfig+0x40>
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	4a41      	ldr	r2, [pc, #260]	; (8004498 <TIM_Base_SetConfig+0x138>)
 8004394:	4293      	cmp	r3, r2
 8004396:	d003      	beq.n	80043a0 <TIM_Base_SetConfig+0x40>
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	4a40      	ldr	r2, [pc, #256]	; (800449c <TIM_Base_SetConfig+0x13c>)
 800439c:	4293      	cmp	r3, r2
 800439e:	d108      	bne.n	80043b2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	685b      	ldr	r3, [r3, #4]
 80043ac:	68fa      	ldr	r2, [r7, #12]
 80043ae:	4313      	orrs	r3, r2
 80043b0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	4a35      	ldr	r2, [pc, #212]	; (800448c <TIM_Base_SetConfig+0x12c>)
 80043b6:	4293      	cmp	r3, r2
 80043b8:	d01f      	beq.n	80043fa <TIM_Base_SetConfig+0x9a>
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80043c0:	d01b      	beq.n	80043fa <TIM_Base_SetConfig+0x9a>
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	4a32      	ldr	r2, [pc, #200]	; (8004490 <TIM_Base_SetConfig+0x130>)
 80043c6:	4293      	cmp	r3, r2
 80043c8:	d017      	beq.n	80043fa <TIM_Base_SetConfig+0x9a>
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	4a31      	ldr	r2, [pc, #196]	; (8004494 <TIM_Base_SetConfig+0x134>)
 80043ce:	4293      	cmp	r3, r2
 80043d0:	d013      	beq.n	80043fa <TIM_Base_SetConfig+0x9a>
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	4a30      	ldr	r2, [pc, #192]	; (8004498 <TIM_Base_SetConfig+0x138>)
 80043d6:	4293      	cmp	r3, r2
 80043d8:	d00f      	beq.n	80043fa <TIM_Base_SetConfig+0x9a>
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	4a2f      	ldr	r2, [pc, #188]	; (800449c <TIM_Base_SetConfig+0x13c>)
 80043de:	4293      	cmp	r3, r2
 80043e0:	d00b      	beq.n	80043fa <TIM_Base_SetConfig+0x9a>
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	4a2e      	ldr	r2, [pc, #184]	; (80044a0 <TIM_Base_SetConfig+0x140>)
 80043e6:	4293      	cmp	r3, r2
 80043e8:	d007      	beq.n	80043fa <TIM_Base_SetConfig+0x9a>
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	4a2d      	ldr	r2, [pc, #180]	; (80044a4 <TIM_Base_SetConfig+0x144>)
 80043ee:	4293      	cmp	r3, r2
 80043f0:	d003      	beq.n	80043fa <TIM_Base_SetConfig+0x9a>
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	4a2c      	ldr	r2, [pc, #176]	; (80044a8 <TIM_Base_SetConfig+0x148>)
 80043f6:	4293      	cmp	r3, r2
 80043f8:	d108      	bne.n	800440c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004400:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004402:	683b      	ldr	r3, [r7, #0]
 8004404:	68db      	ldr	r3, [r3, #12]
 8004406:	68fa      	ldr	r2, [r7, #12]
 8004408:	4313      	orrs	r3, r2
 800440a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	695b      	ldr	r3, [r3, #20]
 8004416:	4313      	orrs	r3, r2
 8004418:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	68fa      	ldr	r2, [r7, #12]
 800441e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004420:	683b      	ldr	r3, [r7, #0]
 8004422:	689a      	ldr	r2, [r3, #8]
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004428:	683b      	ldr	r3, [r7, #0]
 800442a:	681a      	ldr	r2, [r3, #0]
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	4a16      	ldr	r2, [pc, #88]	; (800448c <TIM_Base_SetConfig+0x12c>)
 8004434:	4293      	cmp	r3, r2
 8004436:	d00f      	beq.n	8004458 <TIM_Base_SetConfig+0xf8>
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	4a18      	ldr	r2, [pc, #96]	; (800449c <TIM_Base_SetConfig+0x13c>)
 800443c:	4293      	cmp	r3, r2
 800443e:	d00b      	beq.n	8004458 <TIM_Base_SetConfig+0xf8>
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	4a17      	ldr	r2, [pc, #92]	; (80044a0 <TIM_Base_SetConfig+0x140>)
 8004444:	4293      	cmp	r3, r2
 8004446:	d007      	beq.n	8004458 <TIM_Base_SetConfig+0xf8>
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	4a16      	ldr	r2, [pc, #88]	; (80044a4 <TIM_Base_SetConfig+0x144>)
 800444c:	4293      	cmp	r3, r2
 800444e:	d003      	beq.n	8004458 <TIM_Base_SetConfig+0xf8>
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	4a15      	ldr	r2, [pc, #84]	; (80044a8 <TIM_Base_SetConfig+0x148>)
 8004454:	4293      	cmp	r3, r2
 8004456:	d103      	bne.n	8004460 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004458:	683b      	ldr	r3, [r7, #0]
 800445a:	691a      	ldr	r2, [r3, #16]
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2201      	movs	r2, #1
 8004464:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	691b      	ldr	r3, [r3, #16]
 800446a:	f003 0301 	and.w	r3, r3, #1
 800446e:	2b01      	cmp	r3, #1
 8004470:	d105      	bne.n	800447e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	691b      	ldr	r3, [r3, #16]
 8004476:	f023 0201 	bic.w	r2, r3, #1
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	611a      	str	r2, [r3, #16]
  }
}
 800447e:	bf00      	nop
 8004480:	3714      	adds	r7, #20
 8004482:	46bd      	mov	sp, r7
 8004484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004488:	4770      	bx	lr
 800448a:	bf00      	nop
 800448c:	40012c00 	.word	0x40012c00
 8004490:	40000400 	.word	0x40000400
 8004494:	40000800 	.word	0x40000800
 8004498:	40000c00 	.word	0x40000c00
 800449c:	40013400 	.word	0x40013400
 80044a0:	40014000 	.word	0x40014000
 80044a4:	40014400 	.word	0x40014400
 80044a8:	40014800 	.word	0x40014800

080044ac <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80044ac:	b480      	push	{r7}
 80044ae:	b083      	sub	sp, #12
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80044b4:	bf00      	nop
 80044b6:	370c      	adds	r7, #12
 80044b8:	46bd      	mov	sp, r7
 80044ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044be:	4770      	bx	lr

080044c0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80044c0:	b480      	push	{r7}
 80044c2:	b083      	sub	sp, #12
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80044c8:	bf00      	nop
 80044ca:	370c      	adds	r7, #12
 80044cc:	46bd      	mov	sp, r7
 80044ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d2:	4770      	bx	lr

080044d4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80044d4:	b480      	push	{r7}
 80044d6:	b083      	sub	sp, #12
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80044dc:	bf00      	nop
 80044de:	370c      	adds	r7, #12
 80044e0:	46bd      	mov	sp, r7
 80044e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e6:	4770      	bx	lr

080044e8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80044e8:	b580      	push	{r7, lr}
 80044ea:	b082      	sub	sp, #8
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d101      	bne.n	80044fa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80044f6:	2301      	movs	r3, #1
 80044f8:	e040      	b.n	800457c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d106      	bne.n	8004510 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	2200      	movs	r2, #0
 8004506:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800450a:	6878      	ldr	r0, [r7, #4]
 800450c:	f7fc fe48 	bl	80011a0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2224      	movs	r2, #36	; 0x24
 8004514:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	681a      	ldr	r2, [r3, #0]
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f022 0201 	bic.w	r2, r2, #1
 8004524:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800452a:	2b00      	cmp	r3, #0
 800452c:	d002      	beq.n	8004534 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800452e:	6878      	ldr	r0, [r7, #4]
 8004530:	f000 ff70 	bl	8005414 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004534:	6878      	ldr	r0, [r7, #4]
 8004536:	f000 fcb5 	bl	8004ea4 <UART_SetConfig>
 800453a:	4603      	mov	r3, r0
 800453c:	2b01      	cmp	r3, #1
 800453e:	d101      	bne.n	8004544 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004540:	2301      	movs	r3, #1
 8004542:	e01b      	b.n	800457c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	685a      	ldr	r2, [r3, #4]
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004552:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	689a      	ldr	r2, [r3, #8]
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004562:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	681a      	ldr	r2, [r3, #0]
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f042 0201 	orr.w	r2, r2, #1
 8004572:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004574:	6878      	ldr	r0, [r7, #4]
 8004576:	f000 ffef 	bl	8005558 <UART_CheckIdleState>
 800457a:	4603      	mov	r3, r0
}
 800457c:	4618      	mov	r0, r3
 800457e:	3708      	adds	r7, #8
 8004580:	46bd      	mov	sp, r7
 8004582:	bd80      	pop	{r7, pc}

08004584 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004584:	b580      	push	{r7, lr}
 8004586:	b08a      	sub	sp, #40	; 0x28
 8004588:	af02      	add	r7, sp, #8
 800458a:	60f8      	str	r0, [r7, #12]
 800458c:	60b9      	str	r1, [r7, #8]
 800458e:	603b      	str	r3, [r7, #0]
 8004590:	4613      	mov	r3, r2
 8004592:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800459a:	2b20      	cmp	r3, #32
 800459c:	f040 80b6 	bne.w	800470c <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 80045a0:	68bb      	ldr	r3, [r7, #8]
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d002      	beq.n	80045ac <HAL_UART_Receive+0x28>
 80045a6:	88fb      	ldrh	r3, [r7, #6]
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d101      	bne.n	80045b0 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 80045ac:	2301      	movs	r3, #1
 80045ae:	e0ae      	b.n	800470e <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	2200      	movs	r2, #0
 80045b4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	2222      	movs	r2, #34	; 0x22
 80045bc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	2200      	movs	r2, #0
 80045c4:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80045c6:	f7fd f901 	bl	80017cc <HAL_GetTick>
 80045ca:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	88fa      	ldrh	r2, [r7, #6]
 80045d0:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	88fa      	ldrh	r2, [r7, #6]
 80045d8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	689b      	ldr	r3, [r3, #8]
 80045e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80045e4:	d10e      	bne.n	8004604 <HAL_UART_Receive+0x80>
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	691b      	ldr	r3, [r3, #16]
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d105      	bne.n	80045fa <HAL_UART_Receive+0x76>
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	f240 12ff 	movw	r2, #511	; 0x1ff
 80045f4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80045f8:	e02d      	b.n	8004656 <HAL_UART_Receive+0xd2>
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	22ff      	movs	r2, #255	; 0xff
 80045fe:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004602:	e028      	b.n	8004656 <HAL_UART_Receive+0xd2>
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	689b      	ldr	r3, [r3, #8]
 8004608:	2b00      	cmp	r3, #0
 800460a:	d10d      	bne.n	8004628 <HAL_UART_Receive+0xa4>
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	691b      	ldr	r3, [r3, #16]
 8004610:	2b00      	cmp	r3, #0
 8004612:	d104      	bne.n	800461e <HAL_UART_Receive+0x9a>
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	22ff      	movs	r2, #255	; 0xff
 8004618:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800461c:	e01b      	b.n	8004656 <HAL_UART_Receive+0xd2>
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	227f      	movs	r2, #127	; 0x7f
 8004622:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004626:	e016      	b.n	8004656 <HAL_UART_Receive+0xd2>
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	689b      	ldr	r3, [r3, #8]
 800462c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004630:	d10d      	bne.n	800464e <HAL_UART_Receive+0xca>
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	691b      	ldr	r3, [r3, #16]
 8004636:	2b00      	cmp	r3, #0
 8004638:	d104      	bne.n	8004644 <HAL_UART_Receive+0xc0>
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	227f      	movs	r2, #127	; 0x7f
 800463e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004642:	e008      	b.n	8004656 <HAL_UART_Receive+0xd2>
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	223f      	movs	r2, #63	; 0x3f
 8004648:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800464c:	e003      	b.n	8004656 <HAL_UART_Receive+0xd2>
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	2200      	movs	r2, #0
 8004652:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800465c:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	689b      	ldr	r3, [r3, #8]
 8004662:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004666:	d108      	bne.n	800467a <HAL_UART_Receive+0xf6>
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	691b      	ldr	r3, [r3, #16]
 800466c:	2b00      	cmp	r3, #0
 800466e:	d104      	bne.n	800467a <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8004670:	2300      	movs	r3, #0
 8004672:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004674:	68bb      	ldr	r3, [r7, #8]
 8004676:	61bb      	str	r3, [r7, #24]
 8004678:	e003      	b.n	8004682 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 800467a:	68bb      	ldr	r3, [r7, #8]
 800467c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800467e:	2300      	movs	r3, #0
 8004680:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8004682:	e037      	b.n	80046f4 <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	9300      	str	r3, [sp, #0]
 8004688:	697b      	ldr	r3, [r7, #20]
 800468a:	2200      	movs	r2, #0
 800468c:	2120      	movs	r1, #32
 800468e:	68f8      	ldr	r0, [r7, #12]
 8004690:	f001 f80a 	bl	80056a8 <UART_WaitOnFlagUntilTimeout>
 8004694:	4603      	mov	r3, r0
 8004696:	2b00      	cmp	r3, #0
 8004698:	d005      	beq.n	80046a6 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	2220      	movs	r2, #32
 800469e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 80046a2:	2303      	movs	r3, #3
 80046a4:	e033      	b.n	800470e <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 80046a6:	69fb      	ldr	r3, [r7, #28]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d10c      	bne.n	80046c6 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80046b2:	b29a      	uxth	r2, r3
 80046b4:	8a7b      	ldrh	r3, [r7, #18]
 80046b6:	4013      	ands	r3, r2
 80046b8:	b29a      	uxth	r2, r3
 80046ba:	69bb      	ldr	r3, [r7, #24]
 80046bc:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80046be:	69bb      	ldr	r3, [r7, #24]
 80046c0:	3302      	adds	r3, #2
 80046c2:	61bb      	str	r3, [r7, #24]
 80046c4:	e00d      	b.n	80046e2 <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80046cc:	b29b      	uxth	r3, r3
 80046ce:	b2da      	uxtb	r2, r3
 80046d0:	8a7b      	ldrh	r3, [r7, #18]
 80046d2:	b2db      	uxtb	r3, r3
 80046d4:	4013      	ands	r3, r2
 80046d6:	b2da      	uxtb	r2, r3
 80046d8:	69fb      	ldr	r3, [r7, #28]
 80046da:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80046dc:	69fb      	ldr	r3, [r7, #28]
 80046de:	3301      	adds	r3, #1
 80046e0:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80046e8:	b29b      	uxth	r3, r3
 80046ea:	3b01      	subs	r3, #1
 80046ec:	b29a      	uxth	r2, r3
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80046fa:	b29b      	uxth	r3, r3
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d1c1      	bne.n	8004684 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	2220      	movs	r2, #32
 8004704:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 8004708:	2300      	movs	r3, #0
 800470a:	e000      	b.n	800470e <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 800470c:	2302      	movs	r3, #2
  }
}
 800470e:	4618      	mov	r0, r3
 8004710:	3720      	adds	r7, #32
 8004712:	46bd      	mov	sp, r7
 8004714:	bd80      	pop	{r7, pc}
	...

08004718 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8004718:	b480      	push	{r7}
 800471a:	b08b      	sub	sp, #44	; 0x2c
 800471c:	af00      	add	r7, sp, #0
 800471e:	60f8      	str	r0, [r7, #12]
 8004720:	60b9      	str	r1, [r7, #8]
 8004722:	4613      	mov	r3, r2
 8004724:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800472a:	2b20      	cmp	r3, #32
 800472c:	d147      	bne.n	80047be <HAL_UART_Transmit_IT+0xa6>
  {
    if ((pData == NULL) || (Size == 0U))
 800472e:	68bb      	ldr	r3, [r7, #8]
 8004730:	2b00      	cmp	r3, #0
 8004732:	d002      	beq.n	800473a <HAL_UART_Transmit_IT+0x22>
 8004734:	88fb      	ldrh	r3, [r7, #6]
 8004736:	2b00      	cmp	r3, #0
 8004738:	d101      	bne.n	800473e <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 800473a:	2301      	movs	r3, #1
 800473c:	e040      	b.n	80047c0 <HAL_UART_Transmit_IT+0xa8>
    }

    huart->pTxBuffPtr  = pData;
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	68ba      	ldr	r2, [r7, #8]
 8004742:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	88fa      	ldrh	r2, [r7, #6]
 8004748:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	88fa      	ldrh	r2, [r7, #6]
 8004750:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	2200      	movs	r2, #0
 8004758:	66da      	str	r2, [r3, #108]	; 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	2200      	movs	r2, #0
 800475e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	2221      	movs	r2, #33	; 0x21
 8004766:	67da      	str	r2, [r3, #124]	; 0x7c
      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
    }
#else
    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	689b      	ldr	r3, [r3, #8]
 800476c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004770:	d107      	bne.n	8004782 <HAL_UART_Transmit_IT+0x6a>
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	691b      	ldr	r3, [r3, #16]
 8004776:	2b00      	cmp	r3, #0
 8004778:	d103      	bne.n	8004782 <HAL_UART_Transmit_IT+0x6a>
    {
      huart->TxISR = UART_TxISR_16BIT;
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	4a13      	ldr	r2, [pc, #76]	; (80047cc <HAL_UART_Transmit_IT+0xb4>)
 800477e:	66da      	str	r2, [r3, #108]	; 0x6c
 8004780:	e002      	b.n	8004788 <HAL_UART_Transmit_IT+0x70>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	4a12      	ldr	r2, [pc, #72]	; (80047d0 <HAL_UART_Transmit_IT+0xb8>)
 8004786:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800478e:	697b      	ldr	r3, [r7, #20]
 8004790:	e853 3f00 	ldrex	r3, [r3]
 8004794:	613b      	str	r3, [r7, #16]
   return(result);
 8004796:	693b      	ldr	r3, [r7, #16]
 8004798:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800479c:	627b      	str	r3, [r7, #36]	; 0x24
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	461a      	mov	r2, r3
 80047a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047a6:	623b      	str	r3, [r7, #32]
 80047a8:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047aa:	69f9      	ldr	r1, [r7, #28]
 80047ac:	6a3a      	ldr	r2, [r7, #32]
 80047ae:	e841 2300 	strex	r3, r2, [r1]
 80047b2:	61bb      	str	r3, [r7, #24]
   return(result);
 80047b4:	69bb      	ldr	r3, [r7, #24]
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d1e6      	bne.n	8004788 <HAL_UART_Transmit_IT+0x70>
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 80047ba:	2300      	movs	r3, #0
 80047bc:	e000      	b.n	80047c0 <HAL_UART_Transmit_IT+0xa8>
  }
  else
  {
    return HAL_BUSY;
 80047be:	2302      	movs	r3, #2
  }
}
 80047c0:	4618      	mov	r0, r3
 80047c2:	372c      	adds	r7, #44	; 0x2c
 80047c4:	46bd      	mov	sp, r7
 80047c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ca:	4770      	bx	lr
 80047cc:	08005abd 	.word	0x08005abd
 80047d0:	08005a05 	.word	0x08005a05

080047d4 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b08a      	sub	sp, #40	; 0x28
 80047d8:	af00      	add	r7, sp, #0
 80047da:	60f8      	str	r0, [r7, #12]
 80047dc:	60b9      	str	r1, [r7, #8]
 80047de:	4613      	mov	r3, r2
 80047e0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80047e8:	2b20      	cmp	r3, #32
 80047ea:	d137      	bne.n	800485c <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80047ec:	68bb      	ldr	r3, [r7, #8]
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d002      	beq.n	80047f8 <HAL_UART_Receive_IT+0x24>
 80047f2:	88fb      	ldrh	r3, [r7, #6]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d101      	bne.n	80047fc <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80047f8:	2301      	movs	r3, #1
 80047fa:	e030      	b.n	800485e <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	2200      	movs	r2, #0
 8004800:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	4a18      	ldr	r2, [pc, #96]	; (8004868 <HAL_UART_Receive_IT+0x94>)
 8004808:	4293      	cmp	r3, r2
 800480a:	d01f      	beq.n	800484c <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	685b      	ldr	r3, [r3, #4]
 8004812:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004816:	2b00      	cmp	r3, #0
 8004818:	d018      	beq.n	800484c <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004820:	697b      	ldr	r3, [r7, #20]
 8004822:	e853 3f00 	ldrex	r3, [r3]
 8004826:	613b      	str	r3, [r7, #16]
   return(result);
 8004828:	693b      	ldr	r3, [r7, #16]
 800482a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800482e:	627b      	str	r3, [r7, #36]	; 0x24
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	461a      	mov	r2, r3
 8004836:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004838:	623b      	str	r3, [r7, #32]
 800483a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800483c:	69f9      	ldr	r1, [r7, #28]
 800483e:	6a3a      	ldr	r2, [r7, #32]
 8004840:	e841 2300 	strex	r3, r2, [r1]
 8004844:	61bb      	str	r3, [r7, #24]
   return(result);
 8004846:	69bb      	ldr	r3, [r7, #24]
 8004848:	2b00      	cmp	r3, #0
 800484a:	d1e6      	bne.n	800481a <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800484c:	88fb      	ldrh	r3, [r7, #6]
 800484e:	461a      	mov	r2, r3
 8004850:	68b9      	ldr	r1, [r7, #8]
 8004852:	68f8      	ldr	r0, [r7, #12]
 8004854:	f000 ff96 	bl	8005784 <UART_Start_Receive_IT>
 8004858:	4603      	mov	r3, r0
 800485a:	e000      	b.n	800485e <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800485c:	2302      	movs	r3, #2
  }
}
 800485e:	4618      	mov	r0, r3
 8004860:	3728      	adds	r7, #40	; 0x28
 8004862:	46bd      	mov	sp, r7
 8004864:	bd80      	pop	{r7, pc}
 8004866:	bf00      	nop
 8004868:	40008000 	.word	0x40008000

0800486c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800486c:	b580      	push	{r7, lr}
 800486e:	b0ba      	sub	sp, #232	; 0xe8
 8004870:	af00      	add	r7, sp, #0
 8004872:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	69db      	ldr	r3, [r3, #28]
 800487a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	689b      	ldr	r3, [r3, #8]
 800488e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004892:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8004896:	f640 030f 	movw	r3, #2063	; 0x80f
 800489a:	4013      	ands	r3, r2
 800489c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80048a0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d115      	bne.n	80048d4 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80048a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80048ac:	f003 0320 	and.w	r3, r3, #32
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d00f      	beq.n	80048d4 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80048b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80048b8:	f003 0320 	and.w	r3, r3, #32
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d009      	beq.n	80048d4 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	f000 82ca 	beq.w	8004e5e <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80048ce:	6878      	ldr	r0, [r7, #4]
 80048d0:	4798      	blx	r3
      }
      return;
 80048d2:	e2c4      	b.n	8004e5e <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80048d4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80048d8:	2b00      	cmp	r3, #0
 80048da:	f000 8117 	beq.w	8004b0c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80048de:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80048e2:	f003 0301 	and.w	r3, r3, #1
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d106      	bne.n	80048f8 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80048ea:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80048ee:	4b85      	ldr	r3, [pc, #532]	; (8004b04 <HAL_UART_IRQHandler+0x298>)
 80048f0:	4013      	ands	r3, r2
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	f000 810a 	beq.w	8004b0c <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80048f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80048fc:	f003 0301 	and.w	r3, r3, #1
 8004900:	2b00      	cmp	r3, #0
 8004902:	d011      	beq.n	8004928 <HAL_UART_IRQHandler+0xbc>
 8004904:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004908:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800490c:	2b00      	cmp	r3, #0
 800490e:	d00b      	beq.n	8004928 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	2201      	movs	r2, #1
 8004916:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800491e:	f043 0201 	orr.w	r2, r3, #1
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004928:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800492c:	f003 0302 	and.w	r3, r3, #2
 8004930:	2b00      	cmp	r3, #0
 8004932:	d011      	beq.n	8004958 <HAL_UART_IRQHandler+0xec>
 8004934:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004938:	f003 0301 	and.w	r3, r3, #1
 800493c:	2b00      	cmp	r3, #0
 800493e:	d00b      	beq.n	8004958 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	2202      	movs	r2, #2
 8004946:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800494e:	f043 0204 	orr.w	r2, r3, #4
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004958:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800495c:	f003 0304 	and.w	r3, r3, #4
 8004960:	2b00      	cmp	r3, #0
 8004962:	d011      	beq.n	8004988 <HAL_UART_IRQHandler+0x11c>
 8004964:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004968:	f003 0301 	and.w	r3, r3, #1
 800496c:	2b00      	cmp	r3, #0
 800496e:	d00b      	beq.n	8004988 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	2204      	movs	r2, #4
 8004976:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800497e:	f043 0202 	orr.w	r2, r3, #2
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004988:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800498c:	f003 0308 	and.w	r3, r3, #8
 8004990:	2b00      	cmp	r3, #0
 8004992:	d017      	beq.n	80049c4 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004994:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004998:	f003 0320 	and.w	r3, r3, #32
 800499c:	2b00      	cmp	r3, #0
 800499e:	d105      	bne.n	80049ac <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80049a0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80049a4:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d00b      	beq.n	80049c4 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	2208      	movs	r2, #8
 80049b2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80049ba:	f043 0208 	orr.w	r2, r3, #8
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80049c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80049c8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d012      	beq.n	80049f6 <HAL_UART_IRQHandler+0x18a>
 80049d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80049d4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d00c      	beq.n	80049f6 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80049e4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80049ec:	f043 0220 	orr.w	r2, r3, #32
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	f000 8230 	beq.w	8004e62 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8004a02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004a06:	f003 0320 	and.w	r3, r3, #32
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d00d      	beq.n	8004a2a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004a0e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004a12:	f003 0320 	and.w	r3, r3, #32
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d007      	beq.n	8004a2a <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d003      	beq.n	8004a2a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004a26:	6878      	ldr	r0, [r7, #4]
 8004a28:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004a30:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	689b      	ldr	r3, [r3, #8]
 8004a3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a3e:	2b40      	cmp	r3, #64	; 0x40
 8004a40:	d005      	beq.n	8004a4e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004a42:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004a46:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d04f      	beq.n	8004aee <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004a4e:	6878      	ldr	r0, [r7, #4]
 8004a50:	f000 ff5e 	bl	8005910 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	689b      	ldr	r3, [r3, #8]
 8004a5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a5e:	2b40      	cmp	r3, #64	; 0x40
 8004a60:	d141      	bne.n	8004ae6 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	3308      	adds	r3, #8
 8004a68:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a6c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004a70:	e853 3f00 	ldrex	r3, [r3]
 8004a74:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004a78:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004a7c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004a80:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	3308      	adds	r3, #8
 8004a8a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004a8e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004a92:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a96:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004a9a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004a9e:	e841 2300 	strex	r3, r2, [r1]
 8004aa2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004aa6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d1d9      	bne.n	8004a62 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d013      	beq.n	8004ade <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004aba:	4a13      	ldr	r2, [pc, #76]	; (8004b08 <HAL_UART_IRQHandler+0x29c>)
 8004abc:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004ac2:	4618      	mov	r0, r3
 8004ac4:	f7fd f8de 	bl	8001c84 <HAL_DMA_Abort_IT>
 8004ac8:	4603      	mov	r3, r0
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d017      	beq.n	8004afe <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004ad2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ad4:	687a      	ldr	r2, [r7, #4]
 8004ad6:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8004ad8:	4610      	mov	r0, r2
 8004ada:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004adc:	e00f      	b.n	8004afe <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004ade:	6878      	ldr	r0, [r7, #4]
 8004ae0:	f000 f9ca 	bl	8004e78 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ae4:	e00b      	b.n	8004afe <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004ae6:	6878      	ldr	r0, [r7, #4]
 8004ae8:	f000 f9c6 	bl	8004e78 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004aec:	e007      	b.n	8004afe <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004aee:	6878      	ldr	r0, [r7, #4]
 8004af0:	f000 f9c2 	bl	8004e78 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2200      	movs	r2, #0
 8004af8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8004afc:	e1b1      	b.n	8004e62 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004afe:	bf00      	nop
    return;
 8004b00:	e1af      	b.n	8004e62 <HAL_UART_IRQHandler+0x5f6>
 8004b02:	bf00      	nop
 8004b04:	04000120 	.word	0x04000120
 8004b08:	080059d9 	.word	0x080059d9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b10:	2b01      	cmp	r3, #1
 8004b12:	f040 816a 	bne.w	8004dea <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004b16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004b1a:	f003 0310 	and.w	r3, r3, #16
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	f000 8163 	beq.w	8004dea <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004b24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004b28:	f003 0310 	and.w	r3, r3, #16
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	f000 815c 	beq.w	8004dea <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	2210      	movs	r2, #16
 8004b38:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	689b      	ldr	r3, [r3, #8]
 8004b40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b44:	2b40      	cmp	r3, #64	; 0x40
 8004b46:	f040 80d4 	bne.w	8004cf2 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	685b      	ldr	r3, [r3, #4]
 8004b52:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004b56:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	f000 80ad 	beq.w	8004cba <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8004b66:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004b6a:	429a      	cmp	r2, r3
 8004b6c:	f080 80a5 	bcs.w	8004cba <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004b76:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f003 0320 	and.w	r3, r3, #32
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	f040 8086 	bne.w	8004c98 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b94:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004b98:	e853 3f00 	ldrex	r3, [r3]
 8004b9c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004ba0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004ba4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004ba8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	461a      	mov	r2, r3
 8004bb2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8004bb6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8004bba:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bbe:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004bc2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004bc6:	e841 2300 	strex	r3, r2, [r1]
 8004bca:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004bce:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d1da      	bne.n	8004b8c <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	3308      	adds	r3, #8
 8004bdc:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bde:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004be0:	e853 3f00 	ldrex	r3, [r3]
 8004be4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004be6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004be8:	f023 0301 	bic.w	r3, r3, #1
 8004bec:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	3308      	adds	r3, #8
 8004bf6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004bfa:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004bfe:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c00:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004c02:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004c06:	e841 2300 	strex	r3, r2, [r1]
 8004c0a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004c0c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d1e1      	bne.n	8004bd6 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	3308      	adds	r3, #8
 8004c18:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c1a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004c1c:	e853 3f00 	ldrex	r3, [r3]
 8004c20:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004c22:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004c24:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004c28:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	3308      	adds	r3, #8
 8004c32:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004c36:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004c38:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c3a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004c3c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004c3e:	e841 2300 	strex	r3, r2, [r1]
 8004c42:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004c44:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d1e3      	bne.n	8004c12 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	2220      	movs	r2, #32
 8004c4e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	2200      	movs	r2, #0
 8004c56:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c5e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004c60:	e853 3f00 	ldrex	r3, [r3]
 8004c64:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004c66:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004c68:	f023 0310 	bic.w	r3, r3, #16
 8004c6c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	461a      	mov	r2, r3
 8004c76:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004c7a:	65bb      	str	r3, [r7, #88]	; 0x58
 8004c7c:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c7e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004c80:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004c82:	e841 2300 	strex	r3, r2, [r1]
 8004c86:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004c88:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d1e4      	bne.n	8004c58 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004c92:	4618      	mov	r0, r3
 8004c94:	f7fc ffb8 	bl	8001c08 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	2202      	movs	r2, #2
 8004c9c:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004caa:	b29b      	uxth	r3, r3
 8004cac:	1ad3      	subs	r3, r2, r3
 8004cae:	b29b      	uxth	r3, r3
 8004cb0:	4619      	mov	r1, r3
 8004cb2:	6878      	ldr	r0, [r7, #4]
 8004cb4:	f000 f8ea 	bl	8004e8c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004cb8:	e0d5      	b.n	8004e66 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8004cc0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004cc4:	429a      	cmp	r2, r3
 8004cc6:	f040 80ce 	bne.w	8004e66 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f003 0320 	and.w	r3, r3, #32
 8004cd6:	2b20      	cmp	r3, #32
 8004cd8:	f040 80c5 	bne.w	8004e66 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	2202      	movs	r2, #2
 8004ce0:	665a      	str	r2, [r3, #100]	; 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8004ce8:	4619      	mov	r1, r3
 8004cea:	6878      	ldr	r0, [r7, #4]
 8004cec:	f000 f8ce 	bl	8004e8c <HAL_UARTEx_RxEventCallback>
      return;
 8004cf0:	e0b9      	b.n	8004e66 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004cfe:	b29b      	uxth	r3, r3
 8004d00:	1ad3      	subs	r3, r2, r3
 8004d02:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004d0c:	b29b      	uxth	r3, r3
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	f000 80ab 	beq.w	8004e6a <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8004d14:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	f000 80a6 	beq.w	8004e6a <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d26:	e853 3f00 	ldrex	r3, [r3]
 8004d2a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004d2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d2e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004d32:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	461a      	mov	r2, r3
 8004d3c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004d40:	647b      	str	r3, [r7, #68]	; 0x44
 8004d42:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d44:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004d46:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004d48:	e841 2300 	strex	r3, r2, [r1]
 8004d4c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004d4e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d1e4      	bne.n	8004d1e <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	3308      	adds	r3, #8
 8004d5a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d5e:	e853 3f00 	ldrex	r3, [r3]
 8004d62:	623b      	str	r3, [r7, #32]
   return(result);
 8004d64:	6a3b      	ldr	r3, [r7, #32]
 8004d66:	f023 0301 	bic.w	r3, r3, #1
 8004d6a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	3308      	adds	r3, #8
 8004d74:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004d78:	633a      	str	r2, [r7, #48]	; 0x30
 8004d7a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d7c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004d7e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004d80:	e841 2300 	strex	r3, r2, [r1]
 8004d84:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004d86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d1e3      	bne.n	8004d54 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2220      	movs	r2, #32
 8004d90:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2200      	movs	r2, #0
 8004d98:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004da6:	693b      	ldr	r3, [r7, #16]
 8004da8:	e853 3f00 	ldrex	r3, [r3]
 8004dac:	60fb      	str	r3, [r7, #12]
   return(result);
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	f023 0310 	bic.w	r3, r3, #16
 8004db4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	461a      	mov	r2, r3
 8004dbe:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004dc2:	61fb      	str	r3, [r7, #28]
 8004dc4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dc6:	69b9      	ldr	r1, [r7, #24]
 8004dc8:	69fa      	ldr	r2, [r7, #28]
 8004dca:	e841 2300 	strex	r3, r2, [r1]
 8004dce:	617b      	str	r3, [r7, #20]
   return(result);
 8004dd0:	697b      	ldr	r3, [r7, #20]
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d1e4      	bne.n	8004da0 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	2202      	movs	r2, #2
 8004dda:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004ddc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004de0:	4619      	mov	r1, r3
 8004de2:	6878      	ldr	r0, [r7, #4]
 8004de4:	f000 f852 	bl	8004e8c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004de8:	e03f      	b.n	8004e6a <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004dea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004dee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d00e      	beq.n	8004e14 <HAL_UART_IRQHandler+0x5a8>
 8004df6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004dfa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d008      	beq.n	8004e14 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004e0a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004e0c:	6878      	ldr	r0, [r7, #4]
 8004e0e:	f001 f89b 	bl	8005f48 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004e12:	e02d      	b.n	8004e70 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004e14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004e18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d00e      	beq.n	8004e3e <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004e20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004e24:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d008      	beq.n	8004e3e <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d01c      	beq.n	8004e6e <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004e38:	6878      	ldr	r0, [r7, #4]
 8004e3a:	4798      	blx	r3
    }
    return;
 8004e3c:	e017      	b.n	8004e6e <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004e3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004e42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d012      	beq.n	8004e70 <HAL_UART_IRQHandler+0x604>
 8004e4a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004e4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d00c      	beq.n	8004e70 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8004e56:	6878      	ldr	r0, [r7, #4]
 8004e58:	f000 fe90 	bl	8005b7c <UART_EndTransmit_IT>
    return;
 8004e5c:	e008      	b.n	8004e70 <HAL_UART_IRQHandler+0x604>
      return;
 8004e5e:	bf00      	nop
 8004e60:	e006      	b.n	8004e70 <HAL_UART_IRQHandler+0x604>
    return;
 8004e62:	bf00      	nop
 8004e64:	e004      	b.n	8004e70 <HAL_UART_IRQHandler+0x604>
      return;
 8004e66:	bf00      	nop
 8004e68:	e002      	b.n	8004e70 <HAL_UART_IRQHandler+0x604>
      return;
 8004e6a:	bf00      	nop
 8004e6c:	e000      	b.n	8004e70 <HAL_UART_IRQHandler+0x604>
    return;
 8004e6e:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8004e70:	37e8      	adds	r7, #232	; 0xe8
 8004e72:	46bd      	mov	sp, r7
 8004e74:	bd80      	pop	{r7, pc}
 8004e76:	bf00      	nop

08004e78 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004e78:	b480      	push	{r7}
 8004e7a:	b083      	sub	sp, #12
 8004e7c:	af00      	add	r7, sp, #0
 8004e7e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004e80:	bf00      	nop
 8004e82:	370c      	adds	r7, #12
 8004e84:	46bd      	mov	sp, r7
 8004e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8a:	4770      	bx	lr

08004e8c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004e8c:	b480      	push	{r7}
 8004e8e:	b083      	sub	sp, #12
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	6078      	str	r0, [r7, #4]
 8004e94:	460b      	mov	r3, r1
 8004e96:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004e98:	bf00      	nop
 8004e9a:	370c      	adds	r7, #12
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea2:	4770      	bx	lr

08004ea4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004ea4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004ea8:	b08a      	sub	sp, #40	; 0x28
 8004eaa:	af00      	add	r7, sp, #0
 8004eac:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004eae:	2300      	movs	r3, #0
 8004eb0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	689a      	ldr	r2, [r3, #8]
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	691b      	ldr	r3, [r3, #16]
 8004ebc:	431a      	orrs	r2, r3
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	695b      	ldr	r3, [r3, #20]
 8004ec2:	431a      	orrs	r2, r3
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	69db      	ldr	r3, [r3, #28]
 8004ec8:	4313      	orrs	r3, r2
 8004eca:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	681a      	ldr	r2, [r3, #0]
 8004ed2:	4ba4      	ldr	r3, [pc, #656]	; (8005164 <UART_SetConfig+0x2c0>)
 8004ed4:	4013      	ands	r3, r2
 8004ed6:	68fa      	ldr	r2, [r7, #12]
 8004ed8:	6812      	ldr	r2, [r2, #0]
 8004eda:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004edc:	430b      	orrs	r3, r1
 8004ede:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	685b      	ldr	r3, [r3, #4]
 8004ee6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	68da      	ldr	r2, [r3, #12]
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	430a      	orrs	r2, r1
 8004ef4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	699b      	ldr	r3, [r3, #24]
 8004efa:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	4a99      	ldr	r2, [pc, #612]	; (8005168 <UART_SetConfig+0x2c4>)
 8004f02:	4293      	cmp	r3, r2
 8004f04:	d004      	beq.n	8004f10 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	6a1b      	ldr	r3, [r3, #32]
 8004f0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f0c:	4313      	orrs	r3, r2
 8004f0e:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	689b      	ldr	r3, [r3, #8]
 8004f16:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f20:	430a      	orrs	r2, r1
 8004f22:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	4a90      	ldr	r2, [pc, #576]	; (800516c <UART_SetConfig+0x2c8>)
 8004f2a:	4293      	cmp	r3, r2
 8004f2c:	d126      	bne.n	8004f7c <UART_SetConfig+0xd8>
 8004f2e:	4b90      	ldr	r3, [pc, #576]	; (8005170 <UART_SetConfig+0x2cc>)
 8004f30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f34:	f003 0303 	and.w	r3, r3, #3
 8004f38:	2b03      	cmp	r3, #3
 8004f3a:	d81b      	bhi.n	8004f74 <UART_SetConfig+0xd0>
 8004f3c:	a201      	add	r2, pc, #4	; (adr r2, 8004f44 <UART_SetConfig+0xa0>)
 8004f3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f42:	bf00      	nop
 8004f44:	08004f55 	.word	0x08004f55
 8004f48:	08004f65 	.word	0x08004f65
 8004f4c:	08004f5d 	.word	0x08004f5d
 8004f50:	08004f6d 	.word	0x08004f6d
 8004f54:	2301      	movs	r3, #1
 8004f56:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004f5a:	e116      	b.n	800518a <UART_SetConfig+0x2e6>
 8004f5c:	2302      	movs	r3, #2
 8004f5e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004f62:	e112      	b.n	800518a <UART_SetConfig+0x2e6>
 8004f64:	2304      	movs	r3, #4
 8004f66:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004f6a:	e10e      	b.n	800518a <UART_SetConfig+0x2e6>
 8004f6c:	2308      	movs	r3, #8
 8004f6e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004f72:	e10a      	b.n	800518a <UART_SetConfig+0x2e6>
 8004f74:	2310      	movs	r3, #16
 8004f76:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004f7a:	e106      	b.n	800518a <UART_SetConfig+0x2e6>
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	4a7c      	ldr	r2, [pc, #496]	; (8005174 <UART_SetConfig+0x2d0>)
 8004f82:	4293      	cmp	r3, r2
 8004f84:	d138      	bne.n	8004ff8 <UART_SetConfig+0x154>
 8004f86:	4b7a      	ldr	r3, [pc, #488]	; (8005170 <UART_SetConfig+0x2cc>)
 8004f88:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f8c:	f003 030c 	and.w	r3, r3, #12
 8004f90:	2b0c      	cmp	r3, #12
 8004f92:	d82d      	bhi.n	8004ff0 <UART_SetConfig+0x14c>
 8004f94:	a201      	add	r2, pc, #4	; (adr r2, 8004f9c <UART_SetConfig+0xf8>)
 8004f96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f9a:	bf00      	nop
 8004f9c:	08004fd1 	.word	0x08004fd1
 8004fa0:	08004ff1 	.word	0x08004ff1
 8004fa4:	08004ff1 	.word	0x08004ff1
 8004fa8:	08004ff1 	.word	0x08004ff1
 8004fac:	08004fe1 	.word	0x08004fe1
 8004fb0:	08004ff1 	.word	0x08004ff1
 8004fb4:	08004ff1 	.word	0x08004ff1
 8004fb8:	08004ff1 	.word	0x08004ff1
 8004fbc:	08004fd9 	.word	0x08004fd9
 8004fc0:	08004ff1 	.word	0x08004ff1
 8004fc4:	08004ff1 	.word	0x08004ff1
 8004fc8:	08004ff1 	.word	0x08004ff1
 8004fcc:	08004fe9 	.word	0x08004fe9
 8004fd0:	2300      	movs	r3, #0
 8004fd2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004fd6:	e0d8      	b.n	800518a <UART_SetConfig+0x2e6>
 8004fd8:	2302      	movs	r3, #2
 8004fda:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004fde:	e0d4      	b.n	800518a <UART_SetConfig+0x2e6>
 8004fe0:	2304      	movs	r3, #4
 8004fe2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004fe6:	e0d0      	b.n	800518a <UART_SetConfig+0x2e6>
 8004fe8:	2308      	movs	r3, #8
 8004fea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004fee:	e0cc      	b.n	800518a <UART_SetConfig+0x2e6>
 8004ff0:	2310      	movs	r3, #16
 8004ff2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004ff6:	e0c8      	b.n	800518a <UART_SetConfig+0x2e6>
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	4a5e      	ldr	r2, [pc, #376]	; (8005178 <UART_SetConfig+0x2d4>)
 8004ffe:	4293      	cmp	r3, r2
 8005000:	d125      	bne.n	800504e <UART_SetConfig+0x1aa>
 8005002:	4b5b      	ldr	r3, [pc, #364]	; (8005170 <UART_SetConfig+0x2cc>)
 8005004:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005008:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800500c:	2b30      	cmp	r3, #48	; 0x30
 800500e:	d016      	beq.n	800503e <UART_SetConfig+0x19a>
 8005010:	2b30      	cmp	r3, #48	; 0x30
 8005012:	d818      	bhi.n	8005046 <UART_SetConfig+0x1a2>
 8005014:	2b20      	cmp	r3, #32
 8005016:	d00a      	beq.n	800502e <UART_SetConfig+0x18a>
 8005018:	2b20      	cmp	r3, #32
 800501a:	d814      	bhi.n	8005046 <UART_SetConfig+0x1a2>
 800501c:	2b00      	cmp	r3, #0
 800501e:	d002      	beq.n	8005026 <UART_SetConfig+0x182>
 8005020:	2b10      	cmp	r3, #16
 8005022:	d008      	beq.n	8005036 <UART_SetConfig+0x192>
 8005024:	e00f      	b.n	8005046 <UART_SetConfig+0x1a2>
 8005026:	2300      	movs	r3, #0
 8005028:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800502c:	e0ad      	b.n	800518a <UART_SetConfig+0x2e6>
 800502e:	2302      	movs	r3, #2
 8005030:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005034:	e0a9      	b.n	800518a <UART_SetConfig+0x2e6>
 8005036:	2304      	movs	r3, #4
 8005038:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800503c:	e0a5      	b.n	800518a <UART_SetConfig+0x2e6>
 800503e:	2308      	movs	r3, #8
 8005040:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005044:	e0a1      	b.n	800518a <UART_SetConfig+0x2e6>
 8005046:	2310      	movs	r3, #16
 8005048:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800504c:	e09d      	b.n	800518a <UART_SetConfig+0x2e6>
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	4a4a      	ldr	r2, [pc, #296]	; (800517c <UART_SetConfig+0x2d8>)
 8005054:	4293      	cmp	r3, r2
 8005056:	d125      	bne.n	80050a4 <UART_SetConfig+0x200>
 8005058:	4b45      	ldr	r3, [pc, #276]	; (8005170 <UART_SetConfig+0x2cc>)
 800505a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800505e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005062:	2bc0      	cmp	r3, #192	; 0xc0
 8005064:	d016      	beq.n	8005094 <UART_SetConfig+0x1f0>
 8005066:	2bc0      	cmp	r3, #192	; 0xc0
 8005068:	d818      	bhi.n	800509c <UART_SetConfig+0x1f8>
 800506a:	2b80      	cmp	r3, #128	; 0x80
 800506c:	d00a      	beq.n	8005084 <UART_SetConfig+0x1e0>
 800506e:	2b80      	cmp	r3, #128	; 0x80
 8005070:	d814      	bhi.n	800509c <UART_SetConfig+0x1f8>
 8005072:	2b00      	cmp	r3, #0
 8005074:	d002      	beq.n	800507c <UART_SetConfig+0x1d8>
 8005076:	2b40      	cmp	r3, #64	; 0x40
 8005078:	d008      	beq.n	800508c <UART_SetConfig+0x1e8>
 800507a:	e00f      	b.n	800509c <UART_SetConfig+0x1f8>
 800507c:	2300      	movs	r3, #0
 800507e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005082:	e082      	b.n	800518a <UART_SetConfig+0x2e6>
 8005084:	2302      	movs	r3, #2
 8005086:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800508a:	e07e      	b.n	800518a <UART_SetConfig+0x2e6>
 800508c:	2304      	movs	r3, #4
 800508e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005092:	e07a      	b.n	800518a <UART_SetConfig+0x2e6>
 8005094:	2308      	movs	r3, #8
 8005096:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800509a:	e076      	b.n	800518a <UART_SetConfig+0x2e6>
 800509c:	2310      	movs	r3, #16
 800509e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80050a2:	e072      	b.n	800518a <UART_SetConfig+0x2e6>
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	4a35      	ldr	r2, [pc, #212]	; (8005180 <UART_SetConfig+0x2dc>)
 80050aa:	4293      	cmp	r3, r2
 80050ac:	d12a      	bne.n	8005104 <UART_SetConfig+0x260>
 80050ae:	4b30      	ldr	r3, [pc, #192]	; (8005170 <UART_SetConfig+0x2cc>)
 80050b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050b4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80050b8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80050bc:	d01a      	beq.n	80050f4 <UART_SetConfig+0x250>
 80050be:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80050c2:	d81b      	bhi.n	80050fc <UART_SetConfig+0x258>
 80050c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80050c8:	d00c      	beq.n	80050e4 <UART_SetConfig+0x240>
 80050ca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80050ce:	d815      	bhi.n	80050fc <UART_SetConfig+0x258>
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d003      	beq.n	80050dc <UART_SetConfig+0x238>
 80050d4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80050d8:	d008      	beq.n	80050ec <UART_SetConfig+0x248>
 80050da:	e00f      	b.n	80050fc <UART_SetConfig+0x258>
 80050dc:	2300      	movs	r3, #0
 80050de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80050e2:	e052      	b.n	800518a <UART_SetConfig+0x2e6>
 80050e4:	2302      	movs	r3, #2
 80050e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80050ea:	e04e      	b.n	800518a <UART_SetConfig+0x2e6>
 80050ec:	2304      	movs	r3, #4
 80050ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80050f2:	e04a      	b.n	800518a <UART_SetConfig+0x2e6>
 80050f4:	2308      	movs	r3, #8
 80050f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80050fa:	e046      	b.n	800518a <UART_SetConfig+0x2e6>
 80050fc:	2310      	movs	r3, #16
 80050fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005102:	e042      	b.n	800518a <UART_SetConfig+0x2e6>
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	4a17      	ldr	r2, [pc, #92]	; (8005168 <UART_SetConfig+0x2c4>)
 800510a:	4293      	cmp	r3, r2
 800510c:	d13a      	bne.n	8005184 <UART_SetConfig+0x2e0>
 800510e:	4b18      	ldr	r3, [pc, #96]	; (8005170 <UART_SetConfig+0x2cc>)
 8005110:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005114:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005118:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800511c:	d01a      	beq.n	8005154 <UART_SetConfig+0x2b0>
 800511e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005122:	d81b      	bhi.n	800515c <UART_SetConfig+0x2b8>
 8005124:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005128:	d00c      	beq.n	8005144 <UART_SetConfig+0x2a0>
 800512a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800512e:	d815      	bhi.n	800515c <UART_SetConfig+0x2b8>
 8005130:	2b00      	cmp	r3, #0
 8005132:	d003      	beq.n	800513c <UART_SetConfig+0x298>
 8005134:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005138:	d008      	beq.n	800514c <UART_SetConfig+0x2a8>
 800513a:	e00f      	b.n	800515c <UART_SetConfig+0x2b8>
 800513c:	2300      	movs	r3, #0
 800513e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005142:	e022      	b.n	800518a <UART_SetConfig+0x2e6>
 8005144:	2302      	movs	r3, #2
 8005146:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800514a:	e01e      	b.n	800518a <UART_SetConfig+0x2e6>
 800514c:	2304      	movs	r3, #4
 800514e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005152:	e01a      	b.n	800518a <UART_SetConfig+0x2e6>
 8005154:	2308      	movs	r3, #8
 8005156:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800515a:	e016      	b.n	800518a <UART_SetConfig+0x2e6>
 800515c:	2310      	movs	r3, #16
 800515e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005162:	e012      	b.n	800518a <UART_SetConfig+0x2e6>
 8005164:	efff69f3 	.word	0xefff69f3
 8005168:	40008000 	.word	0x40008000
 800516c:	40013800 	.word	0x40013800
 8005170:	40021000 	.word	0x40021000
 8005174:	40004400 	.word	0x40004400
 8005178:	40004800 	.word	0x40004800
 800517c:	40004c00 	.word	0x40004c00
 8005180:	40005000 	.word	0x40005000
 8005184:	2310      	movs	r3, #16
 8005186:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	4a9f      	ldr	r2, [pc, #636]	; (800540c <UART_SetConfig+0x568>)
 8005190:	4293      	cmp	r3, r2
 8005192:	d17a      	bne.n	800528a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005194:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005198:	2b08      	cmp	r3, #8
 800519a:	d824      	bhi.n	80051e6 <UART_SetConfig+0x342>
 800519c:	a201      	add	r2, pc, #4	; (adr r2, 80051a4 <UART_SetConfig+0x300>)
 800519e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051a2:	bf00      	nop
 80051a4:	080051c9 	.word	0x080051c9
 80051a8:	080051e7 	.word	0x080051e7
 80051ac:	080051d1 	.word	0x080051d1
 80051b0:	080051e7 	.word	0x080051e7
 80051b4:	080051d7 	.word	0x080051d7
 80051b8:	080051e7 	.word	0x080051e7
 80051bc:	080051e7 	.word	0x080051e7
 80051c0:	080051e7 	.word	0x080051e7
 80051c4:	080051df 	.word	0x080051df
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80051c8:	f7fe f89c 	bl	8003304 <HAL_RCC_GetPCLK1Freq>
 80051cc:	61f8      	str	r0, [r7, #28]
        break;
 80051ce:	e010      	b.n	80051f2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80051d0:	4b8f      	ldr	r3, [pc, #572]	; (8005410 <UART_SetConfig+0x56c>)
 80051d2:	61fb      	str	r3, [r7, #28]
        break;
 80051d4:	e00d      	b.n	80051f2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80051d6:	f7fd fffd 	bl	80031d4 <HAL_RCC_GetSysClockFreq>
 80051da:	61f8      	str	r0, [r7, #28]
        break;
 80051dc:	e009      	b.n	80051f2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80051de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80051e2:	61fb      	str	r3, [r7, #28]
        break;
 80051e4:	e005      	b.n	80051f2 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80051e6:	2300      	movs	r3, #0
 80051e8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80051ea:	2301      	movs	r3, #1
 80051ec:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80051f0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80051f2:	69fb      	ldr	r3, [r7, #28]
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	f000 80fb 	beq.w	80053f0 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	685a      	ldr	r2, [r3, #4]
 80051fe:	4613      	mov	r3, r2
 8005200:	005b      	lsls	r3, r3, #1
 8005202:	4413      	add	r3, r2
 8005204:	69fa      	ldr	r2, [r7, #28]
 8005206:	429a      	cmp	r2, r3
 8005208:	d305      	bcc.n	8005216 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	685b      	ldr	r3, [r3, #4]
 800520e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005210:	69fa      	ldr	r2, [r7, #28]
 8005212:	429a      	cmp	r2, r3
 8005214:	d903      	bls.n	800521e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8005216:	2301      	movs	r3, #1
 8005218:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800521c:	e0e8      	b.n	80053f0 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800521e:	69fb      	ldr	r3, [r7, #28]
 8005220:	2200      	movs	r2, #0
 8005222:	461c      	mov	r4, r3
 8005224:	4615      	mov	r5, r2
 8005226:	f04f 0200 	mov.w	r2, #0
 800522a:	f04f 0300 	mov.w	r3, #0
 800522e:	022b      	lsls	r3, r5, #8
 8005230:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005234:	0222      	lsls	r2, r4, #8
 8005236:	68f9      	ldr	r1, [r7, #12]
 8005238:	6849      	ldr	r1, [r1, #4]
 800523a:	0849      	lsrs	r1, r1, #1
 800523c:	2000      	movs	r0, #0
 800523e:	4688      	mov	r8, r1
 8005240:	4681      	mov	r9, r0
 8005242:	eb12 0a08 	adds.w	sl, r2, r8
 8005246:	eb43 0b09 	adc.w	fp, r3, r9
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	685b      	ldr	r3, [r3, #4]
 800524e:	2200      	movs	r2, #0
 8005250:	603b      	str	r3, [r7, #0]
 8005252:	607a      	str	r2, [r7, #4]
 8005254:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005258:	4650      	mov	r0, sl
 800525a:	4659      	mov	r1, fp
 800525c:	f7fb f808 	bl	8000270 <__aeabi_uldivmod>
 8005260:	4602      	mov	r2, r0
 8005262:	460b      	mov	r3, r1
 8005264:	4613      	mov	r3, r2
 8005266:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005268:	69bb      	ldr	r3, [r7, #24]
 800526a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800526e:	d308      	bcc.n	8005282 <UART_SetConfig+0x3de>
 8005270:	69bb      	ldr	r3, [r7, #24]
 8005272:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005276:	d204      	bcs.n	8005282 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	69ba      	ldr	r2, [r7, #24]
 800527e:	60da      	str	r2, [r3, #12]
 8005280:	e0b6      	b.n	80053f0 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8005282:	2301      	movs	r3, #1
 8005284:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005288:	e0b2      	b.n	80053f0 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	69db      	ldr	r3, [r3, #28]
 800528e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005292:	d15e      	bne.n	8005352 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8005294:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005298:	2b08      	cmp	r3, #8
 800529a:	d828      	bhi.n	80052ee <UART_SetConfig+0x44a>
 800529c:	a201      	add	r2, pc, #4	; (adr r2, 80052a4 <UART_SetConfig+0x400>)
 800529e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052a2:	bf00      	nop
 80052a4:	080052c9 	.word	0x080052c9
 80052a8:	080052d1 	.word	0x080052d1
 80052ac:	080052d9 	.word	0x080052d9
 80052b0:	080052ef 	.word	0x080052ef
 80052b4:	080052df 	.word	0x080052df
 80052b8:	080052ef 	.word	0x080052ef
 80052bc:	080052ef 	.word	0x080052ef
 80052c0:	080052ef 	.word	0x080052ef
 80052c4:	080052e7 	.word	0x080052e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80052c8:	f7fe f81c 	bl	8003304 <HAL_RCC_GetPCLK1Freq>
 80052cc:	61f8      	str	r0, [r7, #28]
        break;
 80052ce:	e014      	b.n	80052fa <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80052d0:	f7fe f82e 	bl	8003330 <HAL_RCC_GetPCLK2Freq>
 80052d4:	61f8      	str	r0, [r7, #28]
        break;
 80052d6:	e010      	b.n	80052fa <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80052d8:	4b4d      	ldr	r3, [pc, #308]	; (8005410 <UART_SetConfig+0x56c>)
 80052da:	61fb      	str	r3, [r7, #28]
        break;
 80052dc:	e00d      	b.n	80052fa <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80052de:	f7fd ff79 	bl	80031d4 <HAL_RCC_GetSysClockFreq>
 80052e2:	61f8      	str	r0, [r7, #28]
        break;
 80052e4:	e009      	b.n	80052fa <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80052e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80052ea:	61fb      	str	r3, [r7, #28]
        break;
 80052ec:	e005      	b.n	80052fa <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80052ee:	2300      	movs	r3, #0
 80052f0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80052f2:	2301      	movs	r3, #1
 80052f4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80052f8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80052fa:	69fb      	ldr	r3, [r7, #28]
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d077      	beq.n	80053f0 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005300:	69fb      	ldr	r3, [r7, #28]
 8005302:	005a      	lsls	r2, r3, #1
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	685b      	ldr	r3, [r3, #4]
 8005308:	085b      	lsrs	r3, r3, #1
 800530a:	441a      	add	r2, r3
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	685b      	ldr	r3, [r3, #4]
 8005310:	fbb2 f3f3 	udiv	r3, r2, r3
 8005314:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005316:	69bb      	ldr	r3, [r7, #24]
 8005318:	2b0f      	cmp	r3, #15
 800531a:	d916      	bls.n	800534a <UART_SetConfig+0x4a6>
 800531c:	69bb      	ldr	r3, [r7, #24]
 800531e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005322:	d212      	bcs.n	800534a <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005324:	69bb      	ldr	r3, [r7, #24]
 8005326:	b29b      	uxth	r3, r3
 8005328:	f023 030f 	bic.w	r3, r3, #15
 800532c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800532e:	69bb      	ldr	r3, [r7, #24]
 8005330:	085b      	lsrs	r3, r3, #1
 8005332:	b29b      	uxth	r3, r3
 8005334:	f003 0307 	and.w	r3, r3, #7
 8005338:	b29a      	uxth	r2, r3
 800533a:	8afb      	ldrh	r3, [r7, #22]
 800533c:	4313      	orrs	r3, r2
 800533e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	8afa      	ldrh	r2, [r7, #22]
 8005346:	60da      	str	r2, [r3, #12]
 8005348:	e052      	b.n	80053f0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800534a:	2301      	movs	r3, #1
 800534c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005350:	e04e      	b.n	80053f0 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005352:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005356:	2b08      	cmp	r3, #8
 8005358:	d827      	bhi.n	80053aa <UART_SetConfig+0x506>
 800535a:	a201      	add	r2, pc, #4	; (adr r2, 8005360 <UART_SetConfig+0x4bc>)
 800535c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005360:	08005385 	.word	0x08005385
 8005364:	0800538d 	.word	0x0800538d
 8005368:	08005395 	.word	0x08005395
 800536c:	080053ab 	.word	0x080053ab
 8005370:	0800539b 	.word	0x0800539b
 8005374:	080053ab 	.word	0x080053ab
 8005378:	080053ab 	.word	0x080053ab
 800537c:	080053ab 	.word	0x080053ab
 8005380:	080053a3 	.word	0x080053a3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005384:	f7fd ffbe 	bl	8003304 <HAL_RCC_GetPCLK1Freq>
 8005388:	61f8      	str	r0, [r7, #28]
        break;
 800538a:	e014      	b.n	80053b6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800538c:	f7fd ffd0 	bl	8003330 <HAL_RCC_GetPCLK2Freq>
 8005390:	61f8      	str	r0, [r7, #28]
        break;
 8005392:	e010      	b.n	80053b6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005394:	4b1e      	ldr	r3, [pc, #120]	; (8005410 <UART_SetConfig+0x56c>)
 8005396:	61fb      	str	r3, [r7, #28]
        break;
 8005398:	e00d      	b.n	80053b6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800539a:	f7fd ff1b 	bl	80031d4 <HAL_RCC_GetSysClockFreq>
 800539e:	61f8      	str	r0, [r7, #28]
        break;
 80053a0:	e009      	b.n	80053b6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80053a2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80053a6:	61fb      	str	r3, [r7, #28]
        break;
 80053a8:	e005      	b.n	80053b6 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80053aa:	2300      	movs	r3, #0
 80053ac:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80053ae:	2301      	movs	r3, #1
 80053b0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80053b4:	bf00      	nop
    }

    if (pclk != 0U)
 80053b6:	69fb      	ldr	r3, [r7, #28]
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d019      	beq.n	80053f0 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	685b      	ldr	r3, [r3, #4]
 80053c0:	085a      	lsrs	r2, r3, #1
 80053c2:	69fb      	ldr	r3, [r7, #28]
 80053c4:	441a      	add	r2, r3
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	685b      	ldr	r3, [r3, #4]
 80053ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80053ce:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80053d0:	69bb      	ldr	r3, [r7, #24]
 80053d2:	2b0f      	cmp	r3, #15
 80053d4:	d909      	bls.n	80053ea <UART_SetConfig+0x546>
 80053d6:	69bb      	ldr	r3, [r7, #24]
 80053d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80053dc:	d205      	bcs.n	80053ea <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80053de:	69bb      	ldr	r3, [r7, #24]
 80053e0:	b29a      	uxth	r2, r3
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	60da      	str	r2, [r3, #12]
 80053e8:	e002      	b.n	80053f0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80053ea:	2301      	movs	r3, #1
 80053ec:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	2200      	movs	r2, #0
 80053f4:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	2200      	movs	r2, #0
 80053fa:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80053fc:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8005400:	4618      	mov	r0, r3
 8005402:	3728      	adds	r7, #40	; 0x28
 8005404:	46bd      	mov	sp, r7
 8005406:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800540a:	bf00      	nop
 800540c:	40008000 	.word	0x40008000
 8005410:	00f42400 	.word	0x00f42400

08005414 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005414:	b480      	push	{r7}
 8005416:	b083      	sub	sp, #12
 8005418:	af00      	add	r7, sp, #0
 800541a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005420:	f003 0308 	and.w	r3, r3, #8
 8005424:	2b00      	cmp	r3, #0
 8005426:	d00a      	beq.n	800543e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	685b      	ldr	r3, [r3, #4]
 800542e:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	430a      	orrs	r2, r1
 800543c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005442:	f003 0301 	and.w	r3, r3, #1
 8005446:	2b00      	cmp	r3, #0
 8005448:	d00a      	beq.n	8005460 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	685b      	ldr	r3, [r3, #4]
 8005450:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	430a      	orrs	r2, r1
 800545e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005464:	f003 0302 	and.w	r3, r3, #2
 8005468:	2b00      	cmp	r3, #0
 800546a:	d00a      	beq.n	8005482 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	685b      	ldr	r3, [r3, #4]
 8005472:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	430a      	orrs	r2, r1
 8005480:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005486:	f003 0304 	and.w	r3, r3, #4
 800548a:	2b00      	cmp	r3, #0
 800548c:	d00a      	beq.n	80054a4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	685b      	ldr	r3, [r3, #4]
 8005494:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	430a      	orrs	r2, r1
 80054a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054a8:	f003 0310 	and.w	r3, r3, #16
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d00a      	beq.n	80054c6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	689b      	ldr	r3, [r3, #8]
 80054b6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	430a      	orrs	r2, r1
 80054c4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054ca:	f003 0320 	and.w	r3, r3, #32
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d00a      	beq.n	80054e8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	689b      	ldr	r3, [r3, #8]
 80054d8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	430a      	orrs	r2, r1
 80054e6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d01a      	beq.n	800552a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	685b      	ldr	r3, [r3, #4]
 80054fa:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	430a      	orrs	r2, r1
 8005508:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800550e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005512:	d10a      	bne.n	800552a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	685b      	ldr	r3, [r3, #4]
 800551a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	430a      	orrs	r2, r1
 8005528:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800552e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005532:	2b00      	cmp	r3, #0
 8005534:	d00a      	beq.n	800554c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	685b      	ldr	r3, [r3, #4]
 800553c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	430a      	orrs	r2, r1
 800554a:	605a      	str	r2, [r3, #4]
  }
}
 800554c:	bf00      	nop
 800554e:	370c      	adds	r7, #12
 8005550:	46bd      	mov	sp, r7
 8005552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005556:	4770      	bx	lr

08005558 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005558:	b580      	push	{r7, lr}
 800555a:	b098      	sub	sp, #96	; 0x60
 800555c:	af02      	add	r7, sp, #8
 800555e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2200      	movs	r2, #0
 8005564:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005568:	f7fc f930 	bl	80017cc <HAL_GetTick>
 800556c:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f003 0308 	and.w	r3, r3, #8
 8005578:	2b08      	cmp	r3, #8
 800557a:	d12e      	bne.n	80055da <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800557c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005580:	9300      	str	r3, [sp, #0]
 8005582:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005584:	2200      	movs	r2, #0
 8005586:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800558a:	6878      	ldr	r0, [r7, #4]
 800558c:	f000 f88c 	bl	80056a8 <UART_WaitOnFlagUntilTimeout>
 8005590:	4603      	mov	r3, r0
 8005592:	2b00      	cmp	r3, #0
 8005594:	d021      	beq.n	80055da <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800559c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800559e:	e853 3f00 	ldrex	r3, [r3]
 80055a2:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80055a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80055a6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80055aa:	653b      	str	r3, [r7, #80]	; 0x50
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	461a      	mov	r2, r3
 80055b2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80055b4:	647b      	str	r3, [r7, #68]	; 0x44
 80055b6:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055b8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80055ba:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80055bc:	e841 2300 	strex	r3, r2, [r1]
 80055c0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80055c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d1e6      	bne.n	8005596 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	2220      	movs	r2, #32
 80055cc:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	2200      	movs	r2, #0
 80055d2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80055d6:	2303      	movs	r3, #3
 80055d8:	e062      	b.n	80056a0 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f003 0304 	and.w	r3, r3, #4
 80055e4:	2b04      	cmp	r3, #4
 80055e6:	d149      	bne.n	800567c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80055e8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80055ec:	9300      	str	r3, [sp, #0]
 80055ee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80055f0:	2200      	movs	r2, #0
 80055f2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80055f6:	6878      	ldr	r0, [r7, #4]
 80055f8:	f000 f856 	bl	80056a8 <UART_WaitOnFlagUntilTimeout>
 80055fc:	4603      	mov	r3, r0
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d03c      	beq.n	800567c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800560a:	e853 3f00 	ldrex	r3, [r3]
 800560e:	623b      	str	r3, [r7, #32]
   return(result);
 8005610:	6a3b      	ldr	r3, [r7, #32]
 8005612:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005616:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	461a      	mov	r2, r3
 800561e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005620:	633b      	str	r3, [r7, #48]	; 0x30
 8005622:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005624:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005626:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005628:	e841 2300 	strex	r3, r2, [r1]
 800562c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800562e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005630:	2b00      	cmp	r3, #0
 8005632:	d1e6      	bne.n	8005602 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	3308      	adds	r3, #8
 800563a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800563c:	693b      	ldr	r3, [r7, #16]
 800563e:	e853 3f00 	ldrex	r3, [r3]
 8005642:	60fb      	str	r3, [r7, #12]
   return(result);
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	f023 0301 	bic.w	r3, r3, #1
 800564a:	64bb      	str	r3, [r7, #72]	; 0x48
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	3308      	adds	r3, #8
 8005652:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005654:	61fa      	str	r2, [r7, #28]
 8005656:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005658:	69b9      	ldr	r1, [r7, #24]
 800565a:	69fa      	ldr	r2, [r7, #28]
 800565c:	e841 2300 	strex	r3, r2, [r1]
 8005660:	617b      	str	r3, [r7, #20]
   return(result);
 8005662:	697b      	ldr	r3, [r7, #20]
 8005664:	2b00      	cmp	r3, #0
 8005666:	d1e5      	bne.n	8005634 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	2220      	movs	r2, #32
 800566c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2200      	movs	r2, #0
 8005674:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005678:	2303      	movs	r3, #3
 800567a:	e011      	b.n	80056a0 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	2220      	movs	r2, #32
 8005680:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	2220      	movs	r2, #32
 8005686:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	2200      	movs	r2, #0
 800568e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2200      	movs	r2, #0
 8005694:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	2200      	movs	r2, #0
 800569a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 800569e:	2300      	movs	r3, #0
}
 80056a0:	4618      	mov	r0, r3
 80056a2:	3758      	adds	r7, #88	; 0x58
 80056a4:	46bd      	mov	sp, r7
 80056a6:	bd80      	pop	{r7, pc}

080056a8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80056a8:	b580      	push	{r7, lr}
 80056aa:	b084      	sub	sp, #16
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	60f8      	str	r0, [r7, #12]
 80056b0:	60b9      	str	r1, [r7, #8]
 80056b2:	603b      	str	r3, [r7, #0]
 80056b4:	4613      	mov	r3, r2
 80056b6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80056b8:	e04f      	b.n	800575a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80056ba:	69bb      	ldr	r3, [r7, #24]
 80056bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056c0:	d04b      	beq.n	800575a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80056c2:	f7fc f883 	bl	80017cc <HAL_GetTick>
 80056c6:	4602      	mov	r2, r0
 80056c8:	683b      	ldr	r3, [r7, #0]
 80056ca:	1ad3      	subs	r3, r2, r3
 80056cc:	69ba      	ldr	r2, [r7, #24]
 80056ce:	429a      	cmp	r2, r3
 80056d0:	d302      	bcc.n	80056d8 <UART_WaitOnFlagUntilTimeout+0x30>
 80056d2:	69bb      	ldr	r3, [r7, #24]
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d101      	bne.n	80056dc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80056d8:	2303      	movs	r3, #3
 80056da:	e04e      	b.n	800577a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	f003 0304 	and.w	r3, r3, #4
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d037      	beq.n	800575a <UART_WaitOnFlagUntilTimeout+0xb2>
 80056ea:	68bb      	ldr	r3, [r7, #8]
 80056ec:	2b80      	cmp	r3, #128	; 0x80
 80056ee:	d034      	beq.n	800575a <UART_WaitOnFlagUntilTimeout+0xb2>
 80056f0:	68bb      	ldr	r3, [r7, #8]
 80056f2:	2b40      	cmp	r3, #64	; 0x40
 80056f4:	d031      	beq.n	800575a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	69db      	ldr	r3, [r3, #28]
 80056fc:	f003 0308 	and.w	r3, r3, #8
 8005700:	2b08      	cmp	r3, #8
 8005702:	d110      	bne.n	8005726 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	2208      	movs	r2, #8
 800570a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800570c:	68f8      	ldr	r0, [r7, #12]
 800570e:	f000 f8ff 	bl	8005910 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	2208      	movs	r2, #8
 8005716:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	2200      	movs	r2, #0
 800571e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 8005722:	2301      	movs	r3, #1
 8005724:	e029      	b.n	800577a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	69db      	ldr	r3, [r3, #28]
 800572c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005730:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005734:	d111      	bne.n	800575a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800573e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005740:	68f8      	ldr	r0, [r7, #12]
 8005742:	f000 f8e5 	bl	8005910 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	2220      	movs	r2, #32
 800574a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	2200      	movs	r2, #0
 8005752:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8005756:	2303      	movs	r3, #3
 8005758:	e00f      	b.n	800577a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	69da      	ldr	r2, [r3, #28]
 8005760:	68bb      	ldr	r3, [r7, #8]
 8005762:	4013      	ands	r3, r2
 8005764:	68ba      	ldr	r2, [r7, #8]
 8005766:	429a      	cmp	r2, r3
 8005768:	bf0c      	ite	eq
 800576a:	2301      	moveq	r3, #1
 800576c:	2300      	movne	r3, #0
 800576e:	b2db      	uxtb	r3, r3
 8005770:	461a      	mov	r2, r3
 8005772:	79fb      	ldrb	r3, [r7, #7]
 8005774:	429a      	cmp	r2, r3
 8005776:	d0a0      	beq.n	80056ba <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005778:	2300      	movs	r3, #0
}
 800577a:	4618      	mov	r0, r3
 800577c:	3710      	adds	r7, #16
 800577e:	46bd      	mov	sp, r7
 8005780:	bd80      	pop	{r7, pc}
	...

08005784 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005784:	b480      	push	{r7}
 8005786:	b097      	sub	sp, #92	; 0x5c
 8005788:	af00      	add	r7, sp, #0
 800578a:	60f8      	str	r0, [r7, #12]
 800578c:	60b9      	str	r1, [r7, #8]
 800578e:	4613      	mov	r3, r2
 8005790:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	68ba      	ldr	r2, [r7, #8]
 8005796:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	88fa      	ldrh	r2, [r7, #6]
 800579c:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	88fa      	ldrh	r2, [r7, #6]
 80057a4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	2200      	movs	r2, #0
 80057ac:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	689b      	ldr	r3, [r3, #8]
 80057b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80057b6:	d10e      	bne.n	80057d6 <UART_Start_Receive_IT+0x52>
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	691b      	ldr	r3, [r3, #16]
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d105      	bne.n	80057cc <UART_Start_Receive_IT+0x48>
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	f240 12ff 	movw	r2, #511	; 0x1ff
 80057c6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80057ca:	e02d      	b.n	8005828 <UART_Start_Receive_IT+0xa4>
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	22ff      	movs	r2, #255	; 0xff
 80057d0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80057d4:	e028      	b.n	8005828 <UART_Start_Receive_IT+0xa4>
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	689b      	ldr	r3, [r3, #8]
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d10d      	bne.n	80057fa <UART_Start_Receive_IT+0x76>
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	691b      	ldr	r3, [r3, #16]
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d104      	bne.n	80057f0 <UART_Start_Receive_IT+0x6c>
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	22ff      	movs	r2, #255	; 0xff
 80057ea:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80057ee:	e01b      	b.n	8005828 <UART_Start_Receive_IT+0xa4>
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	227f      	movs	r2, #127	; 0x7f
 80057f4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80057f8:	e016      	b.n	8005828 <UART_Start_Receive_IT+0xa4>
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	689b      	ldr	r3, [r3, #8]
 80057fe:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005802:	d10d      	bne.n	8005820 <UART_Start_Receive_IT+0x9c>
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	691b      	ldr	r3, [r3, #16]
 8005808:	2b00      	cmp	r3, #0
 800580a:	d104      	bne.n	8005816 <UART_Start_Receive_IT+0x92>
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	227f      	movs	r2, #127	; 0x7f
 8005810:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005814:	e008      	b.n	8005828 <UART_Start_Receive_IT+0xa4>
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	223f      	movs	r2, #63	; 0x3f
 800581a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800581e:	e003      	b.n	8005828 <UART_Start_Receive_IT+0xa4>
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	2200      	movs	r2, #0
 8005824:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	2200      	movs	r2, #0
 800582c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	2222      	movs	r2, #34	; 0x22
 8005834:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	3308      	adds	r3, #8
 800583e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005840:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005842:	e853 3f00 	ldrex	r3, [r3]
 8005846:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005848:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800584a:	f043 0301 	orr.w	r3, r3, #1
 800584e:	657b      	str	r3, [r7, #84]	; 0x54
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	3308      	adds	r3, #8
 8005856:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005858:	64ba      	str	r2, [r7, #72]	; 0x48
 800585a:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800585c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800585e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005860:	e841 2300 	strex	r3, r2, [r1]
 8005864:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005866:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005868:	2b00      	cmp	r3, #0
 800586a:	d1e5      	bne.n	8005838 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	689b      	ldr	r3, [r3, #8]
 8005870:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005874:	d107      	bne.n	8005886 <UART_Start_Receive_IT+0x102>
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	691b      	ldr	r3, [r3, #16]
 800587a:	2b00      	cmp	r3, #0
 800587c:	d103      	bne.n	8005886 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	4a21      	ldr	r2, [pc, #132]	; (8005908 <UART_Start_Receive_IT+0x184>)
 8005882:	669a      	str	r2, [r3, #104]	; 0x68
 8005884:	e002      	b.n	800588c <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	4a20      	ldr	r2, [pc, #128]	; (800590c <UART_Start_Receive_IT+0x188>)
 800588a:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	691b      	ldr	r3, [r3, #16]
 8005890:	2b00      	cmp	r3, #0
 8005892:	d019      	beq.n	80058c8 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800589a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800589c:	e853 3f00 	ldrex	r3, [r3]
 80058a0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80058a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058a4:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 80058a8:	64fb      	str	r3, [r7, #76]	; 0x4c
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	461a      	mov	r2, r3
 80058b0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80058b2:	637b      	str	r3, [r7, #52]	; 0x34
 80058b4:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058b6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80058b8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80058ba:	e841 2300 	strex	r3, r2, [r1]
 80058be:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80058c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d1e6      	bne.n	8005894 <UART_Start_Receive_IT+0x110>
 80058c6:	e018      	b.n	80058fa <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058ce:	697b      	ldr	r3, [r7, #20]
 80058d0:	e853 3f00 	ldrex	r3, [r3]
 80058d4:	613b      	str	r3, [r7, #16]
   return(result);
 80058d6:	693b      	ldr	r3, [r7, #16]
 80058d8:	f043 0320 	orr.w	r3, r3, #32
 80058dc:	653b      	str	r3, [r7, #80]	; 0x50
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	461a      	mov	r2, r3
 80058e4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80058e6:	623b      	str	r3, [r7, #32]
 80058e8:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058ea:	69f9      	ldr	r1, [r7, #28]
 80058ec:	6a3a      	ldr	r2, [r7, #32]
 80058ee:	e841 2300 	strex	r3, r2, [r1]
 80058f2:	61bb      	str	r3, [r7, #24]
   return(result);
 80058f4:	69bb      	ldr	r3, [r7, #24]
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d1e6      	bne.n	80058c8 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 80058fa:	2300      	movs	r3, #0
}
 80058fc:	4618      	mov	r0, r3
 80058fe:	375c      	adds	r7, #92	; 0x5c
 8005900:	46bd      	mov	sp, r7
 8005902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005906:	4770      	bx	lr
 8005908:	08005d8d 	.word	0x08005d8d
 800590c:	08005bd1 	.word	0x08005bd1

08005910 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005910:	b480      	push	{r7}
 8005912:	b095      	sub	sp, #84	; 0x54
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800591e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005920:	e853 3f00 	ldrex	r3, [r3]
 8005924:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005926:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005928:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800592c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	461a      	mov	r2, r3
 8005934:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005936:	643b      	str	r3, [r7, #64]	; 0x40
 8005938:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800593a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800593c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800593e:	e841 2300 	strex	r3, r2, [r1]
 8005942:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005944:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005946:	2b00      	cmp	r3, #0
 8005948:	d1e6      	bne.n	8005918 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	3308      	adds	r3, #8
 8005950:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005952:	6a3b      	ldr	r3, [r7, #32]
 8005954:	e853 3f00 	ldrex	r3, [r3]
 8005958:	61fb      	str	r3, [r7, #28]
   return(result);
 800595a:	69fb      	ldr	r3, [r7, #28]
 800595c:	f023 0301 	bic.w	r3, r3, #1
 8005960:	64bb      	str	r3, [r7, #72]	; 0x48
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	3308      	adds	r3, #8
 8005968:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800596a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800596c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800596e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005970:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005972:	e841 2300 	strex	r3, r2, [r1]
 8005976:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005978:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800597a:	2b00      	cmp	r3, #0
 800597c:	d1e5      	bne.n	800594a <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005982:	2b01      	cmp	r3, #1
 8005984:	d118      	bne.n	80059b8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	e853 3f00 	ldrex	r3, [r3]
 8005992:	60bb      	str	r3, [r7, #8]
   return(result);
 8005994:	68bb      	ldr	r3, [r7, #8]
 8005996:	f023 0310 	bic.w	r3, r3, #16
 800599a:	647b      	str	r3, [r7, #68]	; 0x44
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	461a      	mov	r2, r3
 80059a2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80059a4:	61bb      	str	r3, [r7, #24]
 80059a6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059a8:	6979      	ldr	r1, [r7, #20]
 80059aa:	69ba      	ldr	r2, [r7, #24]
 80059ac:	e841 2300 	strex	r3, r2, [r1]
 80059b0:	613b      	str	r3, [r7, #16]
   return(result);
 80059b2:	693b      	ldr	r3, [r7, #16]
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d1e6      	bne.n	8005986 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2220      	movs	r2, #32
 80059bc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	2200      	movs	r2, #0
 80059c4:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	2200      	movs	r2, #0
 80059ca:	669a      	str	r2, [r3, #104]	; 0x68
}
 80059cc:	bf00      	nop
 80059ce:	3754      	adds	r7, #84	; 0x54
 80059d0:	46bd      	mov	sp, r7
 80059d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d6:	4770      	bx	lr

080059d8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80059d8:	b580      	push	{r7, lr}
 80059da:	b084      	sub	sp, #16
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059e4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	2200      	movs	r2, #0
 80059ea:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	2200      	movs	r2, #0
 80059f2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80059f6:	68f8      	ldr	r0, [r7, #12]
 80059f8:	f7ff fa3e 	bl	8004e78 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80059fc:	bf00      	nop
 80059fe:	3710      	adds	r7, #16
 8005a00:	46bd      	mov	sp, r7
 8005a02:	bd80      	pop	{r7, pc}

08005a04 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005a04:	b480      	push	{r7}
 8005a06:	b08f      	sub	sp, #60	; 0x3c
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005a10:	2b21      	cmp	r3, #33	; 0x21
 8005a12:	d14d      	bne.n	8005ab0 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005a1a:	b29b      	uxth	r3, r3
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d132      	bne.n	8005a86 <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a26:	6a3b      	ldr	r3, [r7, #32]
 8005a28:	e853 3f00 	ldrex	r3, [r3]
 8005a2c:	61fb      	str	r3, [r7, #28]
   return(result);
 8005a2e:	69fb      	ldr	r3, [r7, #28]
 8005a30:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005a34:	637b      	str	r3, [r7, #52]	; 0x34
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	461a      	mov	r2, r3
 8005a3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a3e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005a40:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a42:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005a44:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005a46:	e841 2300 	strex	r3, r2, [r1]
 8005a4a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005a4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d1e6      	bne.n	8005a20 <UART_TxISR_8BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	e853 3f00 	ldrex	r3, [r3]
 8005a5e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005a60:	68bb      	ldr	r3, [r7, #8]
 8005a62:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005a66:	633b      	str	r3, [r7, #48]	; 0x30
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	461a      	mov	r2, r3
 8005a6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a70:	61bb      	str	r3, [r7, #24]
 8005a72:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a74:	6979      	ldr	r1, [r7, #20]
 8005a76:	69ba      	ldr	r2, [r7, #24]
 8005a78:	e841 2300 	strex	r3, r2, [r1]
 8005a7c:	613b      	str	r3, [r7, #16]
   return(result);
 8005a7e:	693b      	ldr	r3, [r7, #16]
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d1e6      	bne.n	8005a52 <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8005a84:	e014      	b.n	8005ab0 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005a8a:	781a      	ldrb	r2, [r3, #0]
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	b292      	uxth	r2, r2
 8005a92:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005a98:	1c5a      	adds	r2, r3, #1
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005aa4:	b29b      	uxth	r3, r3
 8005aa6:	3b01      	subs	r3, #1
 8005aa8:	b29a      	uxth	r2, r3
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8005ab0:	bf00      	nop
 8005ab2:	373c      	adds	r7, #60	; 0x3c
 8005ab4:	46bd      	mov	sp, r7
 8005ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aba:	4770      	bx	lr

08005abc <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005abc:	b480      	push	{r7}
 8005abe:	b091      	sub	sp, #68	; 0x44
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005ac8:	2b21      	cmp	r3, #33	; 0x21
 8005aca:	d151      	bne.n	8005b70 <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005ad2:	b29b      	uxth	r3, r3
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d132      	bne.n	8005b3e <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ae0:	e853 3f00 	ldrex	r3, [r3]
 8005ae4:	623b      	str	r3, [r7, #32]
   return(result);
 8005ae6:	6a3b      	ldr	r3, [r7, #32]
 8005ae8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005aec:	63bb      	str	r3, [r7, #56]	; 0x38
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	461a      	mov	r2, r3
 8005af4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005af6:	633b      	str	r3, [r7, #48]	; 0x30
 8005af8:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005afa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005afc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005afe:	e841 2300 	strex	r3, r2, [r1]
 8005b02:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005b04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d1e6      	bne.n	8005ad8 <UART_TxISR_16BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b10:	693b      	ldr	r3, [r7, #16]
 8005b12:	e853 3f00 	ldrex	r3, [r3]
 8005b16:	60fb      	str	r3, [r7, #12]
   return(result);
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005b1e:	637b      	str	r3, [r7, #52]	; 0x34
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	461a      	mov	r2, r3
 8005b26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b28:	61fb      	str	r3, [r7, #28]
 8005b2a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b2c:	69b9      	ldr	r1, [r7, #24]
 8005b2e:	69fa      	ldr	r2, [r7, #28]
 8005b30:	e841 2300 	strex	r3, r2, [r1]
 8005b34:	617b      	str	r3, [r7, #20]
   return(result);
 8005b36:	697b      	ldr	r3, [r7, #20]
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d1e6      	bne.n	8005b0a <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8005b3c:	e018      	b.n	8005b70 <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005b42:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8005b44:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005b46:	881a      	ldrh	r2, [r3, #0]
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005b50:	b292      	uxth	r2, r2
 8005b52:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005b58:	1c9a      	adds	r2, r3, #2
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005b64:	b29b      	uxth	r3, r3
 8005b66:	3b01      	subs	r3, #1
 8005b68:	b29a      	uxth	r2, r3
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8005b70:	bf00      	nop
 8005b72:	3744      	adds	r7, #68	; 0x44
 8005b74:	46bd      	mov	sp, r7
 8005b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b7a:	4770      	bx	lr

08005b7c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005b7c:	b580      	push	{r7, lr}
 8005b7e:	b088      	sub	sp, #32
 8005b80:	af00      	add	r7, sp, #0
 8005b82:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	e853 3f00 	ldrex	r3, [r3]
 8005b90:	60bb      	str	r3, [r7, #8]
   return(result);
 8005b92:	68bb      	ldr	r3, [r7, #8]
 8005b94:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005b98:	61fb      	str	r3, [r7, #28]
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	461a      	mov	r2, r3
 8005ba0:	69fb      	ldr	r3, [r7, #28]
 8005ba2:	61bb      	str	r3, [r7, #24]
 8005ba4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ba6:	6979      	ldr	r1, [r7, #20]
 8005ba8:	69ba      	ldr	r2, [r7, #24]
 8005baa:	e841 2300 	strex	r3, r2, [r1]
 8005bae:	613b      	str	r3, [r7, #16]
   return(result);
 8005bb0:	693b      	ldr	r3, [r7, #16]
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d1e6      	bne.n	8005b84 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	2220      	movs	r2, #32
 8005bba:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2200      	movs	r2, #0
 8005bc0:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005bc2:	6878      	ldr	r0, [r7, #4]
 8005bc4:	f7fa fd10 	bl	80005e8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005bc8:	bf00      	nop
 8005bca:	3720      	adds	r7, #32
 8005bcc:	46bd      	mov	sp, r7
 8005bce:	bd80      	pop	{r7, pc}

08005bd0 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005bd0:	b580      	push	{r7, lr}
 8005bd2:	b09c      	sub	sp, #112	; 0x70
 8005bd4:	af00      	add	r7, sp, #0
 8005bd6:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005bde:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005be8:	2b22      	cmp	r3, #34	; 0x22
 8005bea:	f040 80be 	bne.w	8005d6a <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8005bf4:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005bf8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8005bfc:	b2d9      	uxtb	r1, r3
 8005bfe:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8005c02:	b2da      	uxtb	r2, r3
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c08:	400a      	ands	r2, r1
 8005c0a:	b2d2      	uxtb	r2, r2
 8005c0c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c12:	1c5a      	adds	r2, r3, #1
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005c1e:	b29b      	uxth	r3, r3
 8005c20:	3b01      	subs	r3, #1
 8005c22:	b29a      	uxth	r2, r3
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005c30:	b29b      	uxth	r3, r3
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	f040 80a3 	bne.w	8005d7e <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c3e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005c40:	e853 3f00 	ldrex	r3, [r3]
 8005c44:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005c46:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005c48:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005c4c:	66bb      	str	r3, [r7, #104]	; 0x68
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	461a      	mov	r2, r3
 8005c54:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005c56:	65bb      	str	r3, [r7, #88]	; 0x58
 8005c58:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c5a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005c5c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005c5e:	e841 2300 	strex	r3, r2, [r1]
 8005c62:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005c64:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d1e6      	bne.n	8005c38 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	3308      	adds	r3, #8
 8005c70:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c74:	e853 3f00 	ldrex	r3, [r3]
 8005c78:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005c7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c7c:	f023 0301 	bic.w	r3, r3, #1
 8005c80:	667b      	str	r3, [r7, #100]	; 0x64
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	3308      	adds	r3, #8
 8005c88:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8005c8a:	647a      	str	r2, [r7, #68]	; 0x44
 8005c8c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c8e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005c90:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005c92:	e841 2300 	strex	r3, r2, [r1]
 8005c96:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005c98:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d1e5      	bne.n	8005c6a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	2220      	movs	r2, #32
 8005ca2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	2200      	movs	r2, #0
 8005caa:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	2200      	movs	r2, #0
 8005cb0:	665a      	str	r2, [r3, #100]	; 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	4a34      	ldr	r2, [pc, #208]	; (8005d88 <UART_RxISR_8BIT+0x1b8>)
 8005cb8:	4293      	cmp	r3, r2
 8005cba:	d01f      	beq.n	8005cfc <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	685b      	ldr	r3, [r3, #4]
 8005cc2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d018      	beq.n	8005cfc <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cd2:	e853 3f00 	ldrex	r3, [r3]
 8005cd6:	623b      	str	r3, [r7, #32]
   return(result);
 8005cd8:	6a3b      	ldr	r3, [r7, #32]
 8005cda:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005cde:	663b      	str	r3, [r7, #96]	; 0x60
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	461a      	mov	r2, r3
 8005ce6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005ce8:	633b      	str	r3, [r7, #48]	; 0x30
 8005cea:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cec:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005cee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005cf0:	e841 2300 	strex	r3, r2, [r1]
 8005cf4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005cf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d1e6      	bne.n	8005cca <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005d00:	2b01      	cmp	r3, #1
 8005d02:	d12e      	bne.n	8005d62 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	2200      	movs	r2, #0
 8005d08:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d10:	693b      	ldr	r3, [r7, #16]
 8005d12:	e853 3f00 	ldrex	r3, [r3]
 8005d16:	60fb      	str	r3, [r7, #12]
   return(result);
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	f023 0310 	bic.w	r3, r3, #16
 8005d1e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	461a      	mov	r2, r3
 8005d26:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005d28:	61fb      	str	r3, [r7, #28]
 8005d2a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d2c:	69b9      	ldr	r1, [r7, #24]
 8005d2e:	69fa      	ldr	r2, [r7, #28]
 8005d30:	e841 2300 	strex	r3, r2, [r1]
 8005d34:	617b      	str	r3, [r7, #20]
   return(result);
 8005d36:	697b      	ldr	r3, [r7, #20]
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d1e6      	bne.n	8005d0a <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	69db      	ldr	r3, [r3, #28]
 8005d42:	f003 0310 	and.w	r3, r3, #16
 8005d46:	2b10      	cmp	r3, #16
 8005d48:	d103      	bne.n	8005d52 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	2210      	movs	r2, #16
 8005d50:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8005d58:	4619      	mov	r1, r3
 8005d5a:	6878      	ldr	r0, [r7, #4]
 8005d5c:	f7ff f896 	bl	8004e8c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005d60:	e00d      	b.n	8005d7e <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8005d62:	6878      	ldr	r0, [r7, #4]
 8005d64:	f7fa fc60 	bl	8000628 <HAL_UART_RxCpltCallback>
}
 8005d68:	e009      	b.n	8005d7e <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	8b1b      	ldrh	r3, [r3, #24]
 8005d70:	b29a      	uxth	r2, r3
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	f042 0208 	orr.w	r2, r2, #8
 8005d7a:	b292      	uxth	r2, r2
 8005d7c:	831a      	strh	r2, [r3, #24]
}
 8005d7e:	bf00      	nop
 8005d80:	3770      	adds	r7, #112	; 0x70
 8005d82:	46bd      	mov	sp, r7
 8005d84:	bd80      	pop	{r7, pc}
 8005d86:	bf00      	nop
 8005d88:	40008000 	.word	0x40008000

08005d8c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005d8c:	b580      	push	{r7, lr}
 8005d8e:	b09c      	sub	sp, #112	; 0x70
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005d9a:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005da4:	2b22      	cmp	r3, #34	; 0x22
 8005da6:	f040 80be 	bne.w	8005f26 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8005db0:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005db8:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8005dba:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 8005dbe:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8005dc2:	4013      	ands	r3, r2
 8005dc4:	b29a      	uxth	r2, r3
 8005dc6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005dc8:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005dce:	1c9a      	adds	r2, r3, #2
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005dda:	b29b      	uxth	r3, r3
 8005ddc:	3b01      	subs	r3, #1
 8005dde:	b29a      	uxth	r2, r3
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005dec:	b29b      	uxth	r3, r3
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	f040 80a3 	bne.w	8005f3a <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dfa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005dfc:	e853 3f00 	ldrex	r3, [r3]
 8005e00:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8005e02:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005e04:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005e08:	667b      	str	r3, [r7, #100]	; 0x64
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	461a      	mov	r2, r3
 8005e10:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005e12:	657b      	str	r3, [r7, #84]	; 0x54
 8005e14:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e16:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8005e18:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005e1a:	e841 2300 	strex	r3, r2, [r1]
 8005e1e:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8005e20:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d1e6      	bne.n	8005df4 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	3308      	adds	r3, #8
 8005e2c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e30:	e853 3f00 	ldrex	r3, [r3]
 8005e34:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005e36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e38:	f023 0301 	bic.w	r3, r3, #1
 8005e3c:	663b      	str	r3, [r7, #96]	; 0x60
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	3308      	adds	r3, #8
 8005e44:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005e46:	643a      	str	r2, [r7, #64]	; 0x40
 8005e48:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e4a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005e4c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005e4e:	e841 2300 	strex	r3, r2, [r1]
 8005e52:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005e54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d1e5      	bne.n	8005e26 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	2220      	movs	r2, #32
 8005e5e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	2200      	movs	r2, #0
 8005e66:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	2200      	movs	r2, #0
 8005e6c:	665a      	str	r2, [r3, #100]	; 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	4a34      	ldr	r2, [pc, #208]	; (8005f44 <UART_RxISR_16BIT+0x1b8>)
 8005e74:	4293      	cmp	r3, r2
 8005e76:	d01f      	beq.n	8005eb8 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	685b      	ldr	r3, [r3, #4]
 8005e7e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d018      	beq.n	8005eb8 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e8c:	6a3b      	ldr	r3, [r7, #32]
 8005e8e:	e853 3f00 	ldrex	r3, [r3]
 8005e92:	61fb      	str	r3, [r7, #28]
   return(result);
 8005e94:	69fb      	ldr	r3, [r7, #28]
 8005e96:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005e9a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	461a      	mov	r2, r3
 8005ea2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005ea4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005ea6:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ea8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005eaa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005eac:	e841 2300 	strex	r3, r2, [r1]
 8005eb0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005eb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d1e6      	bne.n	8005e86 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005ebc:	2b01      	cmp	r3, #1
 8005ebe:	d12e      	bne.n	8005f1e <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	2200      	movs	r2, #0
 8005ec4:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	e853 3f00 	ldrex	r3, [r3]
 8005ed2:	60bb      	str	r3, [r7, #8]
   return(result);
 8005ed4:	68bb      	ldr	r3, [r7, #8]
 8005ed6:	f023 0310 	bic.w	r3, r3, #16
 8005eda:	65bb      	str	r3, [r7, #88]	; 0x58
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	461a      	mov	r2, r3
 8005ee2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005ee4:	61bb      	str	r3, [r7, #24]
 8005ee6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ee8:	6979      	ldr	r1, [r7, #20]
 8005eea:	69ba      	ldr	r2, [r7, #24]
 8005eec:	e841 2300 	strex	r3, r2, [r1]
 8005ef0:	613b      	str	r3, [r7, #16]
   return(result);
 8005ef2:	693b      	ldr	r3, [r7, #16]
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d1e6      	bne.n	8005ec6 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	69db      	ldr	r3, [r3, #28]
 8005efe:	f003 0310 	and.w	r3, r3, #16
 8005f02:	2b10      	cmp	r3, #16
 8005f04:	d103      	bne.n	8005f0e <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	2210      	movs	r2, #16
 8005f0c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8005f14:	4619      	mov	r1, r3
 8005f16:	6878      	ldr	r0, [r7, #4]
 8005f18:	f7fe ffb8 	bl	8004e8c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005f1c:	e00d      	b.n	8005f3a <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8005f1e:	6878      	ldr	r0, [r7, #4]
 8005f20:	f7fa fb82 	bl	8000628 <HAL_UART_RxCpltCallback>
}
 8005f24:	e009      	b.n	8005f3a <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	8b1b      	ldrh	r3, [r3, #24]
 8005f2c:	b29a      	uxth	r2, r3
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	f042 0208 	orr.w	r2, r2, #8
 8005f36:	b292      	uxth	r2, r2
 8005f38:	831a      	strh	r2, [r3, #24]
}
 8005f3a:	bf00      	nop
 8005f3c:	3770      	adds	r7, #112	; 0x70
 8005f3e:	46bd      	mov	sp, r7
 8005f40:	bd80      	pop	{r7, pc}
 8005f42:	bf00      	nop
 8005f44:	40008000 	.word	0x40008000

08005f48 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005f48:	b480      	push	{r7}
 8005f4a:	b083      	sub	sp, #12
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005f50:	bf00      	nop
 8005f52:	370c      	adds	r7, #12
 8005f54:	46bd      	mov	sp, r7
 8005f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f5a:	4770      	bx	lr

08005f5c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005f5c:	b084      	sub	sp, #16
 8005f5e:	b580      	push	{r7, lr}
 8005f60:	b084      	sub	sp, #16
 8005f62:	af00      	add	r7, sp, #0
 8005f64:	6078      	str	r0, [r7, #4]
 8005f66:	f107 001c 	add.w	r0, r7, #28
 8005f6a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	68db      	ldr	r3, [r3, #12]
 8005f72:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 8005f7a:	6878      	ldr	r0, [r7, #4]
 8005f7c:	f000 fa68 	bl	8006450 <USB_CoreReset>
 8005f80:	4603      	mov	r3, r0
 8005f82:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 8005f84:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d106      	bne.n	8005f9a <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f90:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	639a      	str	r2, [r3, #56]	; 0x38
 8005f98:	e005      	b.n	8005fa6 <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f9e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return ret;
 8005fa6:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fa8:	4618      	mov	r0, r3
 8005faa:	3710      	adds	r7, #16
 8005fac:	46bd      	mov	sp, r7
 8005fae:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005fb2:	b004      	add	sp, #16
 8005fb4:	4770      	bx	lr

08005fb6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005fb6:	b480      	push	{r7}
 8005fb8:	b083      	sub	sp, #12
 8005fba:	af00      	add	r7, sp, #0
 8005fbc:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	689b      	ldr	r3, [r3, #8]
 8005fc2:	f023 0201 	bic.w	r2, r3, #1
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005fca:	2300      	movs	r3, #0
}
 8005fcc:	4618      	mov	r0, r3
 8005fce:	370c      	adds	r7, #12
 8005fd0:	46bd      	mov	sp, r7
 8005fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd6:	4770      	bx	lr

08005fd8 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8005fd8:	b580      	push	{r7, lr}
 8005fda:	b084      	sub	sp, #16
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	6078      	str	r0, [r7, #4]
 8005fe0:	460b      	mov	r3, r1
 8005fe2:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005fe4:	2300      	movs	r3, #0
 8005fe6:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	68db      	ldr	r3, [r3, #12]
 8005fec:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005ff4:	78fb      	ldrb	r3, [r7, #3]
 8005ff6:	2b01      	cmp	r3, #1
 8005ff8:	d115      	bne.n	8006026 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	68db      	ldr	r3, [r3, #12]
 8005ffe:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006006:	200a      	movs	r0, #10
 8006008:	f7fb fbec 	bl	80017e4 <HAL_Delay>
      ms += 10U;
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	330a      	adds	r3, #10
 8006010:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006012:	6878      	ldr	r0, [r7, #4]
 8006014:	f000 fa0e 	bl	8006434 <USB_GetMode>
 8006018:	4603      	mov	r3, r0
 800601a:	2b01      	cmp	r3, #1
 800601c:	d01e      	beq.n	800605c <USB_SetCurrentMode+0x84>
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	2bc7      	cmp	r3, #199	; 0xc7
 8006022:	d9f0      	bls.n	8006006 <USB_SetCurrentMode+0x2e>
 8006024:	e01a      	b.n	800605c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006026:	78fb      	ldrb	r3, [r7, #3]
 8006028:	2b00      	cmp	r3, #0
 800602a:	d115      	bne.n	8006058 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	68db      	ldr	r3, [r3, #12]
 8006030:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006038:	200a      	movs	r0, #10
 800603a:	f7fb fbd3 	bl	80017e4 <HAL_Delay>
      ms += 10U;
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	330a      	adds	r3, #10
 8006042:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006044:	6878      	ldr	r0, [r7, #4]
 8006046:	f000 f9f5 	bl	8006434 <USB_GetMode>
 800604a:	4603      	mov	r3, r0
 800604c:	2b00      	cmp	r3, #0
 800604e:	d005      	beq.n	800605c <USB_SetCurrentMode+0x84>
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	2bc7      	cmp	r3, #199	; 0xc7
 8006054:	d9f0      	bls.n	8006038 <USB_SetCurrentMode+0x60>
 8006056:	e001      	b.n	800605c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006058:	2301      	movs	r3, #1
 800605a:	e005      	b.n	8006068 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	2bc8      	cmp	r3, #200	; 0xc8
 8006060:	d101      	bne.n	8006066 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006062:	2301      	movs	r3, #1
 8006064:	e000      	b.n	8006068 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006066:	2300      	movs	r3, #0
}
 8006068:	4618      	mov	r0, r3
 800606a:	3710      	adds	r7, #16
 800606c:	46bd      	mov	sp, r7
 800606e:	bd80      	pop	{r7, pc}

08006070 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006070:	b084      	sub	sp, #16
 8006072:	b580      	push	{r7, lr}
 8006074:	b086      	sub	sp, #24
 8006076:	af00      	add	r7, sp, #0
 8006078:	6078      	str	r0, [r7, #4]
 800607a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800607e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006082:	2300      	movs	r3, #0
 8006084:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800608a:	2300      	movs	r3, #0
 800608c:	613b      	str	r3, [r7, #16]
 800608e:	e009      	b.n	80060a4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006090:	687a      	ldr	r2, [r7, #4]
 8006092:	693b      	ldr	r3, [r7, #16]
 8006094:	3340      	adds	r3, #64	; 0x40
 8006096:	009b      	lsls	r3, r3, #2
 8006098:	4413      	add	r3, r2
 800609a:	2200      	movs	r2, #0
 800609c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800609e:	693b      	ldr	r3, [r7, #16]
 80060a0:	3301      	adds	r3, #1
 80060a2:	613b      	str	r3, [r7, #16]
 80060a4:	693b      	ldr	r3, [r7, #16]
 80060a6:	2b0e      	cmp	r3, #14
 80060a8:	d9f2      	bls.n	8006090 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80060aa:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d11c      	bne.n	80060ec <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80060b8:	685b      	ldr	r3, [r3, #4]
 80060ba:	68fa      	ldr	r2, [r7, #12]
 80060bc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80060c0:	f043 0302 	orr.w	r3, r3, #2
 80060c4:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060ca:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	601a      	str	r2, [r3, #0]
 80060ea:	e005      	b.n	80060f8 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060f0:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80060fe:	461a      	mov	r2, r3
 8006100:	2300      	movs	r3, #0
 8006102:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006104:	2103      	movs	r1, #3
 8006106:	6878      	ldr	r0, [r7, #4]
 8006108:	f000 f95a 	bl	80063c0 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800610c:	2110      	movs	r1, #16
 800610e:	6878      	ldr	r0, [r7, #4]
 8006110:	f000 f8f6 	bl	8006300 <USB_FlushTxFifo>
 8006114:	4603      	mov	r3, r0
 8006116:	2b00      	cmp	r3, #0
 8006118:	d001      	beq.n	800611e <USB_DevInit+0xae>
  {
    ret = HAL_ERROR;
 800611a:	2301      	movs	r3, #1
 800611c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800611e:	6878      	ldr	r0, [r7, #4]
 8006120:	f000 f920 	bl	8006364 <USB_FlushRxFifo>
 8006124:	4603      	mov	r3, r0
 8006126:	2b00      	cmp	r3, #0
 8006128:	d001      	beq.n	800612e <USB_DevInit+0xbe>
  {
    ret = HAL_ERROR;
 800612a:	2301      	movs	r3, #1
 800612c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006134:	461a      	mov	r2, r3
 8006136:	2300      	movs	r3, #0
 8006138:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006140:	461a      	mov	r2, r3
 8006142:	2300      	movs	r3, #0
 8006144:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800614c:	461a      	mov	r2, r3
 800614e:	2300      	movs	r3, #0
 8006150:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006152:	2300      	movs	r3, #0
 8006154:	613b      	str	r3, [r7, #16]
 8006156:	e043      	b.n	80061e0 <USB_DevInit+0x170>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006158:	693b      	ldr	r3, [r7, #16]
 800615a:	015a      	lsls	r2, r3, #5
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	4413      	add	r3, r2
 8006160:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800616a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800616e:	d118      	bne.n	80061a2 <USB_DevInit+0x132>
    {
      if (i == 0U)
 8006170:	693b      	ldr	r3, [r7, #16]
 8006172:	2b00      	cmp	r3, #0
 8006174:	d10a      	bne.n	800618c <USB_DevInit+0x11c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006176:	693b      	ldr	r3, [r7, #16]
 8006178:	015a      	lsls	r2, r3, #5
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	4413      	add	r3, r2
 800617e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006182:	461a      	mov	r2, r3
 8006184:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006188:	6013      	str	r3, [r2, #0]
 800618a:	e013      	b.n	80061b4 <USB_DevInit+0x144>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800618c:	693b      	ldr	r3, [r7, #16]
 800618e:	015a      	lsls	r2, r3, #5
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	4413      	add	r3, r2
 8006194:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006198:	461a      	mov	r2, r3
 800619a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800619e:	6013      	str	r3, [r2, #0]
 80061a0:	e008      	b.n	80061b4 <USB_DevInit+0x144>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80061a2:	693b      	ldr	r3, [r7, #16]
 80061a4:	015a      	lsls	r2, r3, #5
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	4413      	add	r3, r2
 80061aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80061ae:	461a      	mov	r2, r3
 80061b0:	2300      	movs	r3, #0
 80061b2:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80061b4:	693b      	ldr	r3, [r7, #16]
 80061b6:	015a      	lsls	r2, r3, #5
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	4413      	add	r3, r2
 80061bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80061c0:	461a      	mov	r2, r3
 80061c2:	2300      	movs	r3, #0
 80061c4:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80061c6:	693b      	ldr	r3, [r7, #16]
 80061c8:	015a      	lsls	r2, r3, #5
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	4413      	add	r3, r2
 80061ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80061d2:	461a      	mov	r2, r3
 80061d4:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80061d8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80061da:	693b      	ldr	r3, [r7, #16]
 80061dc:	3301      	adds	r3, #1
 80061de:	613b      	str	r3, [r7, #16]
 80061e0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80061e4:	461a      	mov	r2, r3
 80061e6:	693b      	ldr	r3, [r7, #16]
 80061e8:	4293      	cmp	r3, r2
 80061ea:	d3b5      	bcc.n	8006158 <USB_DevInit+0xe8>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80061ec:	2300      	movs	r3, #0
 80061ee:	613b      	str	r3, [r7, #16]
 80061f0:	e043      	b.n	800627a <USB_DevInit+0x20a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80061f2:	693b      	ldr	r3, [r7, #16]
 80061f4:	015a      	lsls	r2, r3, #5
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	4413      	add	r3, r2
 80061fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006204:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006208:	d118      	bne.n	800623c <USB_DevInit+0x1cc>
    {
      if (i == 0U)
 800620a:	693b      	ldr	r3, [r7, #16]
 800620c:	2b00      	cmp	r3, #0
 800620e:	d10a      	bne.n	8006226 <USB_DevInit+0x1b6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8006210:	693b      	ldr	r3, [r7, #16]
 8006212:	015a      	lsls	r2, r3, #5
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	4413      	add	r3, r2
 8006218:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800621c:	461a      	mov	r2, r3
 800621e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006222:	6013      	str	r3, [r2, #0]
 8006224:	e013      	b.n	800624e <USB_DevInit+0x1de>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006226:	693b      	ldr	r3, [r7, #16]
 8006228:	015a      	lsls	r2, r3, #5
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	4413      	add	r3, r2
 800622e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006232:	461a      	mov	r2, r3
 8006234:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006238:	6013      	str	r3, [r2, #0]
 800623a:	e008      	b.n	800624e <USB_DevInit+0x1de>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800623c:	693b      	ldr	r3, [r7, #16]
 800623e:	015a      	lsls	r2, r3, #5
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	4413      	add	r3, r2
 8006244:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006248:	461a      	mov	r2, r3
 800624a:	2300      	movs	r3, #0
 800624c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800624e:	693b      	ldr	r3, [r7, #16]
 8006250:	015a      	lsls	r2, r3, #5
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	4413      	add	r3, r2
 8006256:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800625a:	461a      	mov	r2, r3
 800625c:	2300      	movs	r3, #0
 800625e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006260:	693b      	ldr	r3, [r7, #16]
 8006262:	015a      	lsls	r2, r3, #5
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	4413      	add	r3, r2
 8006268:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800626c:	461a      	mov	r2, r3
 800626e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006272:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006274:	693b      	ldr	r3, [r7, #16]
 8006276:	3301      	adds	r3, #1
 8006278:	613b      	str	r3, [r7, #16]
 800627a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800627e:	461a      	mov	r2, r3
 8006280:	693b      	ldr	r3, [r7, #16]
 8006282:	4293      	cmp	r3, r2
 8006284:	d3b5      	bcc.n	80061f2 <USB_DevInit+0x182>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800628c:	691b      	ldr	r3, [r3, #16]
 800628e:	68fa      	ldr	r2, [r7, #12]
 8006290:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006294:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006298:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	2200      	movs	r2, #0
 800629e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80062a6:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	699b      	ldr	r3, [r3, #24]
 80062ac:	f043 0210 	orr.w	r2, r3, #16
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	699a      	ldr	r2, [r3, #24]
 80062b8:	4b10      	ldr	r3, [pc, #64]	; (80062fc <USB_DevInit+0x28c>)
 80062ba:	4313      	orrs	r3, r2
 80062bc:	687a      	ldr	r2, [r7, #4]
 80062be:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80062c0:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d005      	beq.n	80062d4 <USB_DevInit+0x264>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	699b      	ldr	r3, [r3, #24]
 80062cc:	f043 0208 	orr.w	r2, r3, #8
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80062d4:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80062d8:	2b01      	cmp	r3, #1
 80062da:	d107      	bne.n	80062ec <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	699b      	ldr	r3, [r3, #24]
 80062e0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80062e4:	f043 0304 	orr.w	r3, r3, #4
 80062e8:	687a      	ldr	r2, [r7, #4]
 80062ea:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80062ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80062ee:	4618      	mov	r0, r3
 80062f0:	3718      	adds	r7, #24
 80062f2:	46bd      	mov	sp, r7
 80062f4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80062f8:	b004      	add	sp, #16
 80062fa:	4770      	bx	lr
 80062fc:	803c3800 	.word	0x803c3800

08006300 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006300:	b480      	push	{r7}
 8006302:	b085      	sub	sp, #20
 8006304:	af00      	add	r7, sp, #0
 8006306:	6078      	str	r0, [r7, #4]
 8006308:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800630a:	2300      	movs	r3, #0
 800630c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	3301      	adds	r3, #1
 8006312:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 800631a:	d901      	bls.n	8006320 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800631c:	2303      	movs	r3, #3
 800631e:	e01b      	b.n	8006358 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	691b      	ldr	r3, [r3, #16]
 8006324:	2b00      	cmp	r3, #0
 8006326:	daf2      	bge.n	800630e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006328:	2300      	movs	r3, #0
 800632a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800632c:	683b      	ldr	r3, [r7, #0]
 800632e:	019b      	lsls	r3, r3, #6
 8006330:	f043 0220 	orr.w	r2, r3, #32
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	3301      	adds	r3, #1
 800633c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8006344:	d901      	bls.n	800634a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006346:	2303      	movs	r3, #3
 8006348:	e006      	b.n	8006358 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	691b      	ldr	r3, [r3, #16]
 800634e:	f003 0320 	and.w	r3, r3, #32
 8006352:	2b20      	cmp	r3, #32
 8006354:	d0f0      	beq.n	8006338 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006356:	2300      	movs	r3, #0
}
 8006358:	4618      	mov	r0, r3
 800635a:	3714      	adds	r7, #20
 800635c:	46bd      	mov	sp, r7
 800635e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006362:	4770      	bx	lr

08006364 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006364:	b480      	push	{r7}
 8006366:	b085      	sub	sp, #20
 8006368:	af00      	add	r7, sp, #0
 800636a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800636c:	2300      	movs	r3, #0
 800636e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	3301      	adds	r3, #1
 8006374:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 800637c:	d901      	bls.n	8006382 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800637e:	2303      	movs	r3, #3
 8006380:	e018      	b.n	80063b4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	691b      	ldr	r3, [r3, #16]
 8006386:	2b00      	cmp	r3, #0
 8006388:	daf2      	bge.n	8006370 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800638a:	2300      	movs	r3, #0
 800638c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	2210      	movs	r2, #16
 8006392:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	3301      	adds	r3, #1
 8006398:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 80063a0:	d901      	bls.n	80063a6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80063a2:	2303      	movs	r3, #3
 80063a4:	e006      	b.n	80063b4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	691b      	ldr	r3, [r3, #16]
 80063aa:	f003 0310 	and.w	r3, r3, #16
 80063ae:	2b10      	cmp	r3, #16
 80063b0:	d0f0      	beq.n	8006394 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80063b2:	2300      	movs	r3, #0
}
 80063b4:	4618      	mov	r0, r3
 80063b6:	3714      	adds	r7, #20
 80063b8:	46bd      	mov	sp, r7
 80063ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063be:	4770      	bx	lr

080063c0 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80063c0:	b480      	push	{r7}
 80063c2:	b085      	sub	sp, #20
 80063c4:	af00      	add	r7, sp, #0
 80063c6:	6078      	str	r0, [r7, #4]
 80063c8:	460b      	mov	r3, r1
 80063ca:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80063d6:	681a      	ldr	r2, [r3, #0]
 80063d8:	78fb      	ldrb	r3, [r7, #3]
 80063da:	68f9      	ldr	r1, [r7, #12]
 80063dc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80063e0:	4313      	orrs	r3, r2
 80063e2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80063e4:	2300      	movs	r3, #0
}
 80063e6:	4618      	mov	r0, r3
 80063e8:	3714      	adds	r7, #20
 80063ea:	46bd      	mov	sp, r7
 80063ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f0:	4770      	bx	lr

080063f2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80063f2:	b480      	push	{r7}
 80063f4:	b085      	sub	sp, #20
 80063f6:	af00      	add	r7, sp, #0
 80063f8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	68fa      	ldr	r2, [r7, #12]
 8006408:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800640c:	f023 0303 	bic.w	r3, r3, #3
 8006410:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006418:	685b      	ldr	r3, [r3, #4]
 800641a:	68fa      	ldr	r2, [r7, #12]
 800641c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006420:	f043 0302 	orr.w	r3, r3, #2
 8006424:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006426:	2300      	movs	r3, #0
}
 8006428:	4618      	mov	r0, r3
 800642a:	3714      	adds	r7, #20
 800642c:	46bd      	mov	sp, r7
 800642e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006432:	4770      	bx	lr

08006434 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006434:	b480      	push	{r7}
 8006436:	b083      	sub	sp, #12
 8006438:	af00      	add	r7, sp, #0
 800643a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	695b      	ldr	r3, [r3, #20]
 8006440:	f003 0301 	and.w	r3, r3, #1
}
 8006444:	4618      	mov	r0, r3
 8006446:	370c      	adds	r7, #12
 8006448:	46bd      	mov	sp, r7
 800644a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800644e:	4770      	bx	lr

08006450 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006450:	b480      	push	{r7}
 8006452:	b085      	sub	sp, #20
 8006454:	af00      	add	r7, sp, #0
 8006456:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006458:	2300      	movs	r3, #0
 800645a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	3301      	adds	r3, #1
 8006460:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8006468:	d901      	bls.n	800646e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800646a:	2303      	movs	r3, #3
 800646c:	e01b      	b.n	80064a6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	691b      	ldr	r3, [r3, #16]
 8006472:	2b00      	cmp	r3, #0
 8006474:	daf2      	bge.n	800645c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8006476:	2300      	movs	r3, #0
 8006478:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	691b      	ldr	r3, [r3, #16]
 800647e:	f043 0201 	orr.w	r2, r3, #1
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	3301      	adds	r3, #1
 800648a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8006492:	d901      	bls.n	8006498 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8006494:	2303      	movs	r3, #3
 8006496:	e006      	b.n	80064a6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	691b      	ldr	r3, [r3, #16]
 800649c:	f003 0301 	and.w	r3, r3, #1
 80064a0:	2b01      	cmp	r3, #1
 80064a2:	d0f0      	beq.n	8006486 <USB_CoreReset+0x36>

  return HAL_OK;
 80064a4:	2300      	movs	r3, #0
}
 80064a6:	4618      	mov	r0, r3
 80064a8:	3714      	adds	r7, #20
 80064aa:	46bd      	mov	sp, r7
 80064ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b0:	4770      	bx	lr
	...

080064b4 <__NVIC_SetPriority>:
{
 80064b4:	b480      	push	{r7}
 80064b6:	b083      	sub	sp, #12
 80064b8:	af00      	add	r7, sp, #0
 80064ba:	4603      	mov	r3, r0
 80064bc:	6039      	str	r1, [r7, #0]
 80064be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80064c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	db0a      	blt.n	80064de <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80064c8:	683b      	ldr	r3, [r7, #0]
 80064ca:	b2da      	uxtb	r2, r3
 80064cc:	490c      	ldr	r1, [pc, #48]	; (8006500 <__NVIC_SetPriority+0x4c>)
 80064ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80064d2:	0112      	lsls	r2, r2, #4
 80064d4:	b2d2      	uxtb	r2, r2
 80064d6:	440b      	add	r3, r1
 80064d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80064dc:	e00a      	b.n	80064f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80064de:	683b      	ldr	r3, [r7, #0]
 80064e0:	b2da      	uxtb	r2, r3
 80064e2:	4908      	ldr	r1, [pc, #32]	; (8006504 <__NVIC_SetPriority+0x50>)
 80064e4:	79fb      	ldrb	r3, [r7, #7]
 80064e6:	f003 030f 	and.w	r3, r3, #15
 80064ea:	3b04      	subs	r3, #4
 80064ec:	0112      	lsls	r2, r2, #4
 80064ee:	b2d2      	uxtb	r2, r2
 80064f0:	440b      	add	r3, r1
 80064f2:	761a      	strb	r2, [r3, #24]
}
 80064f4:	bf00      	nop
 80064f6:	370c      	adds	r7, #12
 80064f8:	46bd      	mov	sp, r7
 80064fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064fe:	4770      	bx	lr
 8006500:	e000e100 	.word	0xe000e100
 8006504:	e000ed00 	.word	0xe000ed00

08006508 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8006508:	b580      	push	{r7, lr}
 800650a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800650c:	4b05      	ldr	r3, [pc, #20]	; (8006524 <SysTick_Handler+0x1c>)
 800650e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8006510:	f001 ff12 	bl	8008338 <xTaskGetSchedulerState>
 8006514:	4603      	mov	r3, r0
 8006516:	2b01      	cmp	r3, #1
 8006518:	d001      	beq.n	800651e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800651a:	f002 fdf5 	bl	8009108 <xPortSysTickHandler>
  }
}
 800651e:	bf00      	nop
 8006520:	bd80      	pop	{r7, pc}
 8006522:	bf00      	nop
 8006524:	e000e010 	.word	0xe000e010

08006528 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8006528:	b580      	push	{r7, lr}
 800652a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800652c:	2100      	movs	r1, #0
 800652e:	f06f 0004 	mvn.w	r0, #4
 8006532:	f7ff ffbf 	bl	80064b4 <__NVIC_SetPriority>
#endif
}
 8006536:	bf00      	nop
 8006538:	bd80      	pop	{r7, pc}
	...

0800653c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800653c:	b480      	push	{r7}
 800653e:	b083      	sub	sp, #12
 8006540:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006542:	f3ef 8305 	mrs	r3, IPSR
 8006546:	603b      	str	r3, [r7, #0]
  return(result);
 8006548:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800654a:	2b00      	cmp	r3, #0
 800654c:	d003      	beq.n	8006556 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800654e:	f06f 0305 	mvn.w	r3, #5
 8006552:	607b      	str	r3, [r7, #4]
 8006554:	e00c      	b.n	8006570 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8006556:	4b0a      	ldr	r3, [pc, #40]	; (8006580 <osKernelInitialize+0x44>)
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	2b00      	cmp	r3, #0
 800655c:	d105      	bne.n	800656a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800655e:	4b08      	ldr	r3, [pc, #32]	; (8006580 <osKernelInitialize+0x44>)
 8006560:	2201      	movs	r2, #1
 8006562:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006564:	2300      	movs	r3, #0
 8006566:	607b      	str	r3, [r7, #4]
 8006568:	e002      	b.n	8006570 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800656a:	f04f 33ff 	mov.w	r3, #4294967295
 800656e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006570:	687b      	ldr	r3, [r7, #4]
}
 8006572:	4618      	mov	r0, r3
 8006574:	370c      	adds	r7, #12
 8006576:	46bd      	mov	sp, r7
 8006578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657c:	4770      	bx	lr
 800657e:	bf00      	nop
 8006580:	20000840 	.word	0x20000840

08006584 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006584:	b580      	push	{r7, lr}
 8006586:	b082      	sub	sp, #8
 8006588:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800658a:	f3ef 8305 	mrs	r3, IPSR
 800658e:	603b      	str	r3, [r7, #0]
  return(result);
 8006590:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006592:	2b00      	cmp	r3, #0
 8006594:	d003      	beq.n	800659e <osKernelStart+0x1a>
    stat = osErrorISR;
 8006596:	f06f 0305 	mvn.w	r3, #5
 800659a:	607b      	str	r3, [r7, #4]
 800659c:	e010      	b.n	80065c0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800659e:	4b0b      	ldr	r3, [pc, #44]	; (80065cc <osKernelStart+0x48>)
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	2b01      	cmp	r3, #1
 80065a4:	d109      	bne.n	80065ba <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80065a6:	f7ff ffbf 	bl	8006528 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80065aa:	4b08      	ldr	r3, [pc, #32]	; (80065cc <osKernelStart+0x48>)
 80065ac:	2202      	movs	r2, #2
 80065ae:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80065b0:	f001 fa66 	bl	8007a80 <vTaskStartScheduler>
      stat = osOK;
 80065b4:	2300      	movs	r3, #0
 80065b6:	607b      	str	r3, [r7, #4]
 80065b8:	e002      	b.n	80065c0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80065ba:	f04f 33ff 	mov.w	r3, #4294967295
 80065be:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80065c0:	687b      	ldr	r3, [r7, #4]
}
 80065c2:	4618      	mov	r0, r3
 80065c4:	3708      	adds	r7, #8
 80065c6:	46bd      	mov	sp, r7
 80065c8:	bd80      	pop	{r7, pc}
 80065ca:	bf00      	nop
 80065cc:	20000840 	.word	0x20000840

080065d0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80065d0:	b580      	push	{r7, lr}
 80065d2:	b08e      	sub	sp, #56	; 0x38
 80065d4:	af04      	add	r7, sp, #16
 80065d6:	60f8      	str	r0, [r7, #12]
 80065d8:	60b9      	str	r1, [r7, #8]
 80065da:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80065dc:	2300      	movs	r3, #0
 80065de:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80065e0:	f3ef 8305 	mrs	r3, IPSR
 80065e4:	617b      	str	r3, [r7, #20]
  return(result);
 80065e6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d17e      	bne.n	80066ea <osThreadNew+0x11a>
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d07b      	beq.n	80066ea <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80065f2:	2380      	movs	r3, #128	; 0x80
 80065f4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80065f6:	2318      	movs	r3, #24
 80065f8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80065fa:	2300      	movs	r3, #0
 80065fc:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 80065fe:	f04f 33ff 	mov.w	r3, #4294967295
 8006602:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	2b00      	cmp	r3, #0
 8006608:	d045      	beq.n	8006696 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	2b00      	cmp	r3, #0
 8006610:	d002      	beq.n	8006618 <osThreadNew+0x48>
        name = attr->name;
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	699b      	ldr	r3, [r3, #24]
 800661c:	2b00      	cmp	r3, #0
 800661e:	d002      	beq.n	8006626 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	699b      	ldr	r3, [r3, #24]
 8006624:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006626:	69fb      	ldr	r3, [r7, #28]
 8006628:	2b00      	cmp	r3, #0
 800662a:	d008      	beq.n	800663e <osThreadNew+0x6e>
 800662c:	69fb      	ldr	r3, [r7, #28]
 800662e:	2b38      	cmp	r3, #56	; 0x38
 8006630:	d805      	bhi.n	800663e <osThreadNew+0x6e>
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	685b      	ldr	r3, [r3, #4]
 8006636:	f003 0301 	and.w	r3, r3, #1
 800663a:	2b00      	cmp	r3, #0
 800663c:	d001      	beq.n	8006642 <osThreadNew+0x72>
        return (NULL);
 800663e:	2300      	movs	r3, #0
 8006640:	e054      	b.n	80066ec <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	695b      	ldr	r3, [r3, #20]
 8006646:	2b00      	cmp	r3, #0
 8006648:	d003      	beq.n	8006652 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	695b      	ldr	r3, [r3, #20]
 800664e:	089b      	lsrs	r3, r3, #2
 8006650:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	689b      	ldr	r3, [r3, #8]
 8006656:	2b00      	cmp	r3, #0
 8006658:	d00e      	beq.n	8006678 <osThreadNew+0xa8>
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	68db      	ldr	r3, [r3, #12]
 800665e:	2ba7      	cmp	r3, #167	; 0xa7
 8006660:	d90a      	bls.n	8006678 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006666:	2b00      	cmp	r3, #0
 8006668:	d006      	beq.n	8006678 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	695b      	ldr	r3, [r3, #20]
 800666e:	2b00      	cmp	r3, #0
 8006670:	d002      	beq.n	8006678 <osThreadNew+0xa8>
        mem = 1;
 8006672:	2301      	movs	r3, #1
 8006674:	61bb      	str	r3, [r7, #24]
 8006676:	e010      	b.n	800669a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	689b      	ldr	r3, [r3, #8]
 800667c:	2b00      	cmp	r3, #0
 800667e:	d10c      	bne.n	800669a <osThreadNew+0xca>
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	68db      	ldr	r3, [r3, #12]
 8006684:	2b00      	cmp	r3, #0
 8006686:	d108      	bne.n	800669a <osThreadNew+0xca>
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	691b      	ldr	r3, [r3, #16]
 800668c:	2b00      	cmp	r3, #0
 800668e:	d104      	bne.n	800669a <osThreadNew+0xca>
          mem = 0;
 8006690:	2300      	movs	r3, #0
 8006692:	61bb      	str	r3, [r7, #24]
 8006694:	e001      	b.n	800669a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8006696:	2300      	movs	r3, #0
 8006698:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800669a:	69bb      	ldr	r3, [r7, #24]
 800669c:	2b01      	cmp	r3, #1
 800669e:	d110      	bne.n	80066c2 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80066a4:	687a      	ldr	r2, [r7, #4]
 80066a6:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80066a8:	9202      	str	r2, [sp, #8]
 80066aa:	9301      	str	r3, [sp, #4]
 80066ac:	69fb      	ldr	r3, [r7, #28]
 80066ae:	9300      	str	r3, [sp, #0]
 80066b0:	68bb      	ldr	r3, [r7, #8]
 80066b2:	6a3a      	ldr	r2, [r7, #32]
 80066b4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80066b6:	68f8      	ldr	r0, [r7, #12]
 80066b8:	f000 fff6 	bl	80076a8 <xTaskCreateStatic>
 80066bc:	4603      	mov	r3, r0
 80066be:	613b      	str	r3, [r7, #16]
 80066c0:	e013      	b.n	80066ea <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80066c2:	69bb      	ldr	r3, [r7, #24]
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d110      	bne.n	80066ea <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80066c8:	6a3b      	ldr	r3, [r7, #32]
 80066ca:	b29a      	uxth	r2, r3
 80066cc:	f107 0310 	add.w	r3, r7, #16
 80066d0:	9301      	str	r3, [sp, #4]
 80066d2:	69fb      	ldr	r3, [r7, #28]
 80066d4:	9300      	str	r3, [sp, #0]
 80066d6:	68bb      	ldr	r3, [r7, #8]
 80066d8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80066da:	68f8      	ldr	r0, [r7, #12]
 80066dc:	f001 f841 	bl	8007762 <xTaskCreate>
 80066e0:	4603      	mov	r3, r0
 80066e2:	2b01      	cmp	r3, #1
 80066e4:	d001      	beq.n	80066ea <osThreadNew+0x11a>
            hTask = NULL;
 80066e6:	2300      	movs	r3, #0
 80066e8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80066ea:	693b      	ldr	r3, [r7, #16]
}
 80066ec:	4618      	mov	r0, r3
 80066ee:	3728      	adds	r7, #40	; 0x28
 80066f0:	46bd      	mov	sp, r7
 80066f2:	bd80      	pop	{r7, pc}

080066f4 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80066f4:	b580      	push	{r7, lr}
 80066f6:	b084      	sub	sp, #16
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80066fc:	f3ef 8305 	mrs	r3, IPSR
 8006700:	60bb      	str	r3, [r7, #8]
  return(result);
 8006702:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006704:	2b00      	cmp	r3, #0
 8006706:	d003      	beq.n	8006710 <osDelay+0x1c>
    stat = osErrorISR;
 8006708:	f06f 0305 	mvn.w	r3, #5
 800670c:	60fb      	str	r3, [r7, #12]
 800670e:	e007      	b.n	8006720 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8006710:	2300      	movs	r3, #0
 8006712:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	2b00      	cmp	r3, #0
 8006718:	d002      	beq.n	8006720 <osDelay+0x2c>
      vTaskDelay(ticks);
 800671a:	6878      	ldr	r0, [r7, #4]
 800671c:	f001 f97c 	bl	8007a18 <vTaskDelay>
    }
  }

  return (stat);
 8006720:	68fb      	ldr	r3, [r7, #12]
}
 8006722:	4618      	mov	r0, r3
 8006724:	3710      	adds	r7, #16
 8006726:	46bd      	mov	sp, r7
 8006728:	bd80      	pop	{r7, pc}
	...

0800672c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800672c:	b480      	push	{r7}
 800672e:	b085      	sub	sp, #20
 8006730:	af00      	add	r7, sp, #0
 8006732:	60f8      	str	r0, [r7, #12]
 8006734:	60b9      	str	r1, [r7, #8]
 8006736:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	4a07      	ldr	r2, [pc, #28]	; (8006758 <vApplicationGetIdleTaskMemory+0x2c>)
 800673c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800673e:	68bb      	ldr	r3, [r7, #8]
 8006740:	4a06      	ldr	r2, [pc, #24]	; (800675c <vApplicationGetIdleTaskMemory+0x30>)
 8006742:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	2280      	movs	r2, #128	; 0x80
 8006748:	601a      	str	r2, [r3, #0]
}
 800674a:	bf00      	nop
 800674c:	3714      	adds	r7, #20
 800674e:	46bd      	mov	sp, r7
 8006750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006754:	4770      	bx	lr
 8006756:	bf00      	nop
 8006758:	20000844 	.word	0x20000844
 800675c:	200008ec 	.word	0x200008ec

08006760 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006760:	b480      	push	{r7}
 8006762:	b085      	sub	sp, #20
 8006764:	af00      	add	r7, sp, #0
 8006766:	60f8      	str	r0, [r7, #12]
 8006768:	60b9      	str	r1, [r7, #8]
 800676a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	4a07      	ldr	r2, [pc, #28]	; (800678c <vApplicationGetTimerTaskMemory+0x2c>)
 8006770:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8006772:	68bb      	ldr	r3, [r7, #8]
 8006774:	4a06      	ldr	r2, [pc, #24]	; (8006790 <vApplicationGetTimerTaskMemory+0x30>)
 8006776:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800677e:	601a      	str	r2, [r3, #0]
}
 8006780:	bf00      	nop
 8006782:	3714      	adds	r7, #20
 8006784:	46bd      	mov	sp, r7
 8006786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800678a:	4770      	bx	lr
 800678c:	20000aec 	.word	0x20000aec
 8006790:	20000b94 	.word	0x20000b94

08006794 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006794:	b480      	push	{r7}
 8006796:	b083      	sub	sp, #12
 8006798:	af00      	add	r7, sp, #0
 800679a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	f103 0208 	add.w	r2, r3, #8
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	f04f 32ff 	mov.w	r2, #4294967295
 80067ac:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	f103 0208 	add.w	r2, r3, #8
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	f103 0208 	add.w	r2, r3, #8
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	2200      	movs	r2, #0
 80067c6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80067c8:	bf00      	nop
 80067ca:	370c      	adds	r7, #12
 80067cc:	46bd      	mov	sp, r7
 80067ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d2:	4770      	bx	lr

080067d4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80067d4:	b480      	push	{r7}
 80067d6:	b083      	sub	sp, #12
 80067d8:	af00      	add	r7, sp, #0
 80067da:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	2200      	movs	r2, #0
 80067e0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80067e2:	bf00      	nop
 80067e4:	370c      	adds	r7, #12
 80067e6:	46bd      	mov	sp, r7
 80067e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ec:	4770      	bx	lr

080067ee <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80067ee:	b480      	push	{r7}
 80067f0:	b085      	sub	sp, #20
 80067f2:	af00      	add	r7, sp, #0
 80067f4:	6078      	str	r0, [r7, #4]
 80067f6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	685b      	ldr	r3, [r3, #4]
 80067fc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80067fe:	683b      	ldr	r3, [r7, #0]
 8006800:	68fa      	ldr	r2, [r7, #12]
 8006802:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	689a      	ldr	r2, [r3, #8]
 8006808:	683b      	ldr	r3, [r7, #0]
 800680a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	689b      	ldr	r3, [r3, #8]
 8006810:	683a      	ldr	r2, [r7, #0]
 8006812:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	683a      	ldr	r2, [r7, #0]
 8006818:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800681a:	683b      	ldr	r3, [r7, #0]
 800681c:	687a      	ldr	r2, [r7, #4]
 800681e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	1c5a      	adds	r2, r3, #1
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	601a      	str	r2, [r3, #0]
}
 800682a:	bf00      	nop
 800682c:	3714      	adds	r7, #20
 800682e:	46bd      	mov	sp, r7
 8006830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006834:	4770      	bx	lr

08006836 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006836:	b480      	push	{r7}
 8006838:	b085      	sub	sp, #20
 800683a:	af00      	add	r7, sp, #0
 800683c:	6078      	str	r0, [r7, #4]
 800683e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006840:	683b      	ldr	r3, [r7, #0]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006846:	68bb      	ldr	r3, [r7, #8]
 8006848:	f1b3 3fff 	cmp.w	r3, #4294967295
 800684c:	d103      	bne.n	8006856 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	691b      	ldr	r3, [r3, #16]
 8006852:	60fb      	str	r3, [r7, #12]
 8006854:	e00c      	b.n	8006870 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	3308      	adds	r3, #8
 800685a:	60fb      	str	r3, [r7, #12]
 800685c:	e002      	b.n	8006864 <vListInsert+0x2e>
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	685b      	ldr	r3, [r3, #4]
 8006862:	60fb      	str	r3, [r7, #12]
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	685b      	ldr	r3, [r3, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	68ba      	ldr	r2, [r7, #8]
 800686c:	429a      	cmp	r2, r3
 800686e:	d2f6      	bcs.n	800685e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	685a      	ldr	r2, [r3, #4]
 8006874:	683b      	ldr	r3, [r7, #0]
 8006876:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006878:	683b      	ldr	r3, [r7, #0]
 800687a:	685b      	ldr	r3, [r3, #4]
 800687c:	683a      	ldr	r2, [r7, #0]
 800687e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006880:	683b      	ldr	r3, [r7, #0]
 8006882:	68fa      	ldr	r2, [r7, #12]
 8006884:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	683a      	ldr	r2, [r7, #0]
 800688a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800688c:	683b      	ldr	r3, [r7, #0]
 800688e:	687a      	ldr	r2, [r7, #4]
 8006890:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	1c5a      	adds	r2, r3, #1
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	601a      	str	r2, [r3, #0]
}
 800689c:	bf00      	nop
 800689e:	3714      	adds	r7, #20
 80068a0:	46bd      	mov	sp, r7
 80068a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a6:	4770      	bx	lr

080068a8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80068a8:	b480      	push	{r7}
 80068aa:	b085      	sub	sp, #20
 80068ac:	af00      	add	r7, sp, #0
 80068ae:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	691b      	ldr	r3, [r3, #16]
 80068b4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	685b      	ldr	r3, [r3, #4]
 80068ba:	687a      	ldr	r2, [r7, #4]
 80068bc:	6892      	ldr	r2, [r2, #8]
 80068be:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	689b      	ldr	r3, [r3, #8]
 80068c4:	687a      	ldr	r2, [r7, #4]
 80068c6:	6852      	ldr	r2, [r2, #4]
 80068c8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	685b      	ldr	r3, [r3, #4]
 80068ce:	687a      	ldr	r2, [r7, #4]
 80068d0:	429a      	cmp	r2, r3
 80068d2:	d103      	bne.n	80068dc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	689a      	ldr	r2, [r3, #8]
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	2200      	movs	r2, #0
 80068e0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	1e5a      	subs	r2, r3, #1
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	681b      	ldr	r3, [r3, #0]
}
 80068f0:	4618      	mov	r0, r3
 80068f2:	3714      	adds	r7, #20
 80068f4:	46bd      	mov	sp, r7
 80068f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068fa:	4770      	bx	lr

080068fc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80068fc:	b580      	push	{r7, lr}
 80068fe:	b084      	sub	sp, #16
 8006900:	af00      	add	r7, sp, #0
 8006902:	6078      	str	r0, [r7, #4]
 8006904:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	2b00      	cmp	r3, #0
 800690e:	d10a      	bne.n	8006926 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006910:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006914:	f383 8811 	msr	BASEPRI, r3
 8006918:	f3bf 8f6f 	isb	sy
 800691c:	f3bf 8f4f 	dsb	sy
 8006920:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006922:	bf00      	nop
 8006924:	e7fe      	b.n	8006924 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8006926:	f002 fb5d 	bl	8008fe4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	681a      	ldr	r2, [r3, #0]
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006932:	68f9      	ldr	r1, [r7, #12]
 8006934:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006936:	fb01 f303 	mul.w	r3, r1, r3
 800693a:	441a      	add	r2, r3
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	2200      	movs	r2, #0
 8006944:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	681a      	ldr	r2, [r3, #0]
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	681a      	ldr	r2, [r3, #0]
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006956:	3b01      	subs	r3, #1
 8006958:	68f9      	ldr	r1, [r7, #12]
 800695a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800695c:	fb01 f303 	mul.w	r3, r1, r3
 8006960:	441a      	add	r2, r3
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	22ff      	movs	r2, #255	; 0xff
 800696a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	22ff      	movs	r2, #255	; 0xff
 8006972:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8006976:	683b      	ldr	r3, [r7, #0]
 8006978:	2b00      	cmp	r3, #0
 800697a:	d114      	bne.n	80069a6 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	691b      	ldr	r3, [r3, #16]
 8006980:	2b00      	cmp	r3, #0
 8006982:	d01a      	beq.n	80069ba <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	3310      	adds	r3, #16
 8006988:	4618      	mov	r0, r3
 800698a:	f001 fb13 	bl	8007fb4 <xTaskRemoveFromEventList>
 800698e:	4603      	mov	r3, r0
 8006990:	2b00      	cmp	r3, #0
 8006992:	d012      	beq.n	80069ba <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006994:	4b0c      	ldr	r3, [pc, #48]	; (80069c8 <xQueueGenericReset+0xcc>)
 8006996:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800699a:	601a      	str	r2, [r3, #0]
 800699c:	f3bf 8f4f 	dsb	sy
 80069a0:	f3bf 8f6f 	isb	sy
 80069a4:	e009      	b.n	80069ba <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	3310      	adds	r3, #16
 80069aa:	4618      	mov	r0, r3
 80069ac:	f7ff fef2 	bl	8006794 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	3324      	adds	r3, #36	; 0x24
 80069b4:	4618      	mov	r0, r3
 80069b6:	f7ff feed 	bl	8006794 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80069ba:	f002 fb43 	bl	8009044 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80069be:	2301      	movs	r3, #1
}
 80069c0:	4618      	mov	r0, r3
 80069c2:	3710      	adds	r7, #16
 80069c4:	46bd      	mov	sp, r7
 80069c6:	bd80      	pop	{r7, pc}
 80069c8:	e000ed04 	.word	0xe000ed04

080069cc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80069cc:	b580      	push	{r7, lr}
 80069ce:	b08e      	sub	sp, #56	; 0x38
 80069d0:	af02      	add	r7, sp, #8
 80069d2:	60f8      	str	r0, [r7, #12]
 80069d4:	60b9      	str	r1, [r7, #8]
 80069d6:	607a      	str	r2, [r7, #4]
 80069d8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d10a      	bne.n	80069f6 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80069e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069e4:	f383 8811 	msr	BASEPRI, r3
 80069e8:	f3bf 8f6f 	isb	sy
 80069ec:	f3bf 8f4f 	dsb	sy
 80069f0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80069f2:	bf00      	nop
 80069f4:	e7fe      	b.n	80069f4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80069f6:	683b      	ldr	r3, [r7, #0]
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d10a      	bne.n	8006a12 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80069fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a00:	f383 8811 	msr	BASEPRI, r3
 8006a04:	f3bf 8f6f 	isb	sy
 8006a08:	f3bf 8f4f 	dsb	sy
 8006a0c:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006a0e:	bf00      	nop
 8006a10:	e7fe      	b.n	8006a10 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d002      	beq.n	8006a1e <xQueueGenericCreateStatic+0x52>
 8006a18:	68bb      	ldr	r3, [r7, #8]
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d001      	beq.n	8006a22 <xQueueGenericCreateStatic+0x56>
 8006a1e:	2301      	movs	r3, #1
 8006a20:	e000      	b.n	8006a24 <xQueueGenericCreateStatic+0x58>
 8006a22:	2300      	movs	r3, #0
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d10a      	bne.n	8006a3e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8006a28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a2c:	f383 8811 	msr	BASEPRI, r3
 8006a30:	f3bf 8f6f 	isb	sy
 8006a34:	f3bf 8f4f 	dsb	sy
 8006a38:	623b      	str	r3, [r7, #32]
}
 8006a3a:	bf00      	nop
 8006a3c:	e7fe      	b.n	8006a3c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d102      	bne.n	8006a4a <xQueueGenericCreateStatic+0x7e>
 8006a44:	68bb      	ldr	r3, [r7, #8]
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d101      	bne.n	8006a4e <xQueueGenericCreateStatic+0x82>
 8006a4a:	2301      	movs	r3, #1
 8006a4c:	e000      	b.n	8006a50 <xQueueGenericCreateStatic+0x84>
 8006a4e:	2300      	movs	r3, #0
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d10a      	bne.n	8006a6a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8006a54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a58:	f383 8811 	msr	BASEPRI, r3
 8006a5c:	f3bf 8f6f 	isb	sy
 8006a60:	f3bf 8f4f 	dsb	sy
 8006a64:	61fb      	str	r3, [r7, #28]
}
 8006a66:	bf00      	nop
 8006a68:	e7fe      	b.n	8006a68 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006a6a:	2350      	movs	r3, #80	; 0x50
 8006a6c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006a6e:	697b      	ldr	r3, [r7, #20]
 8006a70:	2b50      	cmp	r3, #80	; 0x50
 8006a72:	d00a      	beq.n	8006a8a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8006a74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a78:	f383 8811 	msr	BASEPRI, r3
 8006a7c:	f3bf 8f6f 	isb	sy
 8006a80:	f3bf 8f4f 	dsb	sy
 8006a84:	61bb      	str	r3, [r7, #24]
}
 8006a86:	bf00      	nop
 8006a88:	e7fe      	b.n	8006a88 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006a8a:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006a8c:	683b      	ldr	r3, [r7, #0]
 8006a8e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8006a90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d00d      	beq.n	8006ab2 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006a96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a98:	2201      	movs	r2, #1
 8006a9a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006a9e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8006aa2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006aa4:	9300      	str	r3, [sp, #0]
 8006aa6:	4613      	mov	r3, r2
 8006aa8:	687a      	ldr	r2, [r7, #4]
 8006aaa:	68b9      	ldr	r1, [r7, #8]
 8006aac:	68f8      	ldr	r0, [r7, #12]
 8006aae:	f000 f83f 	bl	8006b30 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006ab2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8006ab4:	4618      	mov	r0, r3
 8006ab6:	3730      	adds	r7, #48	; 0x30
 8006ab8:	46bd      	mov	sp, r7
 8006aba:	bd80      	pop	{r7, pc}

08006abc <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006abc:	b580      	push	{r7, lr}
 8006abe:	b08a      	sub	sp, #40	; 0x28
 8006ac0:	af02      	add	r7, sp, #8
 8006ac2:	60f8      	str	r0, [r7, #12]
 8006ac4:	60b9      	str	r1, [r7, #8]
 8006ac6:	4613      	mov	r3, r2
 8006ac8:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d10a      	bne.n	8006ae6 <xQueueGenericCreate+0x2a>
	__asm volatile
 8006ad0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ad4:	f383 8811 	msr	BASEPRI, r3
 8006ad8:	f3bf 8f6f 	isb	sy
 8006adc:	f3bf 8f4f 	dsb	sy
 8006ae0:	613b      	str	r3, [r7, #16]
}
 8006ae2:	bf00      	nop
 8006ae4:	e7fe      	b.n	8006ae4 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	68ba      	ldr	r2, [r7, #8]
 8006aea:	fb02 f303 	mul.w	r3, r2, r3
 8006aee:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006af0:	69fb      	ldr	r3, [r7, #28]
 8006af2:	3350      	adds	r3, #80	; 0x50
 8006af4:	4618      	mov	r0, r3
 8006af6:	f002 fb97 	bl	8009228 <pvPortMalloc>
 8006afa:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006afc:	69bb      	ldr	r3, [r7, #24]
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d011      	beq.n	8006b26 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8006b02:	69bb      	ldr	r3, [r7, #24]
 8006b04:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006b06:	697b      	ldr	r3, [r7, #20]
 8006b08:	3350      	adds	r3, #80	; 0x50
 8006b0a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006b0c:	69bb      	ldr	r3, [r7, #24]
 8006b0e:	2200      	movs	r2, #0
 8006b10:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006b14:	79fa      	ldrb	r2, [r7, #7]
 8006b16:	69bb      	ldr	r3, [r7, #24]
 8006b18:	9300      	str	r3, [sp, #0]
 8006b1a:	4613      	mov	r3, r2
 8006b1c:	697a      	ldr	r2, [r7, #20]
 8006b1e:	68b9      	ldr	r1, [r7, #8]
 8006b20:	68f8      	ldr	r0, [r7, #12]
 8006b22:	f000 f805 	bl	8006b30 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006b26:	69bb      	ldr	r3, [r7, #24]
	}
 8006b28:	4618      	mov	r0, r3
 8006b2a:	3720      	adds	r7, #32
 8006b2c:	46bd      	mov	sp, r7
 8006b2e:	bd80      	pop	{r7, pc}

08006b30 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006b30:	b580      	push	{r7, lr}
 8006b32:	b084      	sub	sp, #16
 8006b34:	af00      	add	r7, sp, #0
 8006b36:	60f8      	str	r0, [r7, #12]
 8006b38:	60b9      	str	r1, [r7, #8]
 8006b3a:	607a      	str	r2, [r7, #4]
 8006b3c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006b3e:	68bb      	ldr	r3, [r7, #8]
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d103      	bne.n	8006b4c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006b44:	69bb      	ldr	r3, [r7, #24]
 8006b46:	69ba      	ldr	r2, [r7, #24]
 8006b48:	601a      	str	r2, [r3, #0]
 8006b4a:	e002      	b.n	8006b52 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006b4c:	69bb      	ldr	r3, [r7, #24]
 8006b4e:	687a      	ldr	r2, [r7, #4]
 8006b50:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006b52:	69bb      	ldr	r3, [r7, #24]
 8006b54:	68fa      	ldr	r2, [r7, #12]
 8006b56:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006b58:	69bb      	ldr	r3, [r7, #24]
 8006b5a:	68ba      	ldr	r2, [r7, #8]
 8006b5c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006b5e:	2101      	movs	r1, #1
 8006b60:	69b8      	ldr	r0, [r7, #24]
 8006b62:	f7ff fecb 	bl	80068fc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8006b66:	69bb      	ldr	r3, [r7, #24]
 8006b68:	78fa      	ldrb	r2, [r7, #3]
 8006b6a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006b6e:	bf00      	nop
 8006b70:	3710      	adds	r7, #16
 8006b72:	46bd      	mov	sp, r7
 8006b74:	bd80      	pop	{r7, pc}
	...

08006b78 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006b78:	b580      	push	{r7, lr}
 8006b7a:	b08e      	sub	sp, #56	; 0x38
 8006b7c:	af00      	add	r7, sp, #0
 8006b7e:	60f8      	str	r0, [r7, #12]
 8006b80:	60b9      	str	r1, [r7, #8]
 8006b82:	607a      	str	r2, [r7, #4]
 8006b84:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006b86:	2300      	movs	r3, #0
 8006b88:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006b8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d10a      	bne.n	8006baa <xQueueGenericSend+0x32>
	__asm volatile
 8006b94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b98:	f383 8811 	msr	BASEPRI, r3
 8006b9c:	f3bf 8f6f 	isb	sy
 8006ba0:	f3bf 8f4f 	dsb	sy
 8006ba4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006ba6:	bf00      	nop
 8006ba8:	e7fe      	b.n	8006ba8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006baa:	68bb      	ldr	r3, [r7, #8]
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d103      	bne.n	8006bb8 <xQueueGenericSend+0x40>
 8006bb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d101      	bne.n	8006bbc <xQueueGenericSend+0x44>
 8006bb8:	2301      	movs	r3, #1
 8006bba:	e000      	b.n	8006bbe <xQueueGenericSend+0x46>
 8006bbc:	2300      	movs	r3, #0
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d10a      	bne.n	8006bd8 <xQueueGenericSend+0x60>
	__asm volatile
 8006bc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bc6:	f383 8811 	msr	BASEPRI, r3
 8006bca:	f3bf 8f6f 	isb	sy
 8006bce:	f3bf 8f4f 	dsb	sy
 8006bd2:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006bd4:	bf00      	nop
 8006bd6:	e7fe      	b.n	8006bd6 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006bd8:	683b      	ldr	r3, [r7, #0]
 8006bda:	2b02      	cmp	r3, #2
 8006bdc:	d103      	bne.n	8006be6 <xQueueGenericSend+0x6e>
 8006bde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006be0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006be2:	2b01      	cmp	r3, #1
 8006be4:	d101      	bne.n	8006bea <xQueueGenericSend+0x72>
 8006be6:	2301      	movs	r3, #1
 8006be8:	e000      	b.n	8006bec <xQueueGenericSend+0x74>
 8006bea:	2300      	movs	r3, #0
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d10a      	bne.n	8006c06 <xQueueGenericSend+0x8e>
	__asm volatile
 8006bf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bf4:	f383 8811 	msr	BASEPRI, r3
 8006bf8:	f3bf 8f6f 	isb	sy
 8006bfc:	f3bf 8f4f 	dsb	sy
 8006c00:	623b      	str	r3, [r7, #32]
}
 8006c02:	bf00      	nop
 8006c04:	e7fe      	b.n	8006c04 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006c06:	f001 fb97 	bl	8008338 <xTaskGetSchedulerState>
 8006c0a:	4603      	mov	r3, r0
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d102      	bne.n	8006c16 <xQueueGenericSend+0x9e>
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d101      	bne.n	8006c1a <xQueueGenericSend+0xa2>
 8006c16:	2301      	movs	r3, #1
 8006c18:	e000      	b.n	8006c1c <xQueueGenericSend+0xa4>
 8006c1a:	2300      	movs	r3, #0
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d10a      	bne.n	8006c36 <xQueueGenericSend+0xbe>
	__asm volatile
 8006c20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c24:	f383 8811 	msr	BASEPRI, r3
 8006c28:	f3bf 8f6f 	isb	sy
 8006c2c:	f3bf 8f4f 	dsb	sy
 8006c30:	61fb      	str	r3, [r7, #28]
}
 8006c32:	bf00      	nop
 8006c34:	e7fe      	b.n	8006c34 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006c36:	f002 f9d5 	bl	8008fe4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006c3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c3c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006c3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c42:	429a      	cmp	r2, r3
 8006c44:	d302      	bcc.n	8006c4c <xQueueGenericSend+0xd4>
 8006c46:	683b      	ldr	r3, [r7, #0]
 8006c48:	2b02      	cmp	r3, #2
 8006c4a:	d129      	bne.n	8006ca0 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006c4c:	683a      	ldr	r2, [r7, #0]
 8006c4e:	68b9      	ldr	r1, [r7, #8]
 8006c50:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006c52:	f000 fbbb 	bl	80073cc <prvCopyDataToQueue>
 8006c56:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006c58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d010      	beq.n	8006c82 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006c60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c62:	3324      	adds	r3, #36	; 0x24
 8006c64:	4618      	mov	r0, r3
 8006c66:	f001 f9a5 	bl	8007fb4 <xTaskRemoveFromEventList>
 8006c6a:	4603      	mov	r3, r0
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d013      	beq.n	8006c98 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006c70:	4b3f      	ldr	r3, [pc, #252]	; (8006d70 <xQueueGenericSend+0x1f8>)
 8006c72:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006c76:	601a      	str	r2, [r3, #0]
 8006c78:	f3bf 8f4f 	dsb	sy
 8006c7c:	f3bf 8f6f 	isb	sy
 8006c80:	e00a      	b.n	8006c98 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006c82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d007      	beq.n	8006c98 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006c88:	4b39      	ldr	r3, [pc, #228]	; (8006d70 <xQueueGenericSend+0x1f8>)
 8006c8a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006c8e:	601a      	str	r2, [r3, #0]
 8006c90:	f3bf 8f4f 	dsb	sy
 8006c94:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006c98:	f002 f9d4 	bl	8009044 <vPortExitCritical>
				return pdPASS;
 8006c9c:	2301      	movs	r3, #1
 8006c9e:	e063      	b.n	8006d68 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d103      	bne.n	8006cae <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006ca6:	f002 f9cd 	bl	8009044 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006caa:	2300      	movs	r3, #0
 8006cac:	e05c      	b.n	8006d68 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006cae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d106      	bne.n	8006cc2 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006cb4:	f107 0314 	add.w	r3, r7, #20
 8006cb8:	4618      	mov	r0, r3
 8006cba:	f001 f9df 	bl	800807c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006cbe:	2301      	movs	r3, #1
 8006cc0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006cc2:	f002 f9bf 	bl	8009044 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006cc6:	f000 ff4b 	bl	8007b60 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006cca:	f002 f98b 	bl	8008fe4 <vPortEnterCritical>
 8006cce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cd0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006cd4:	b25b      	sxtb	r3, r3
 8006cd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cda:	d103      	bne.n	8006ce4 <xQueueGenericSend+0x16c>
 8006cdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cde:	2200      	movs	r2, #0
 8006ce0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006ce4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ce6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006cea:	b25b      	sxtb	r3, r3
 8006cec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cf0:	d103      	bne.n	8006cfa <xQueueGenericSend+0x182>
 8006cf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cf4:	2200      	movs	r2, #0
 8006cf6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006cfa:	f002 f9a3 	bl	8009044 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006cfe:	1d3a      	adds	r2, r7, #4
 8006d00:	f107 0314 	add.w	r3, r7, #20
 8006d04:	4611      	mov	r1, r2
 8006d06:	4618      	mov	r0, r3
 8006d08:	f001 f9ce 	bl	80080a8 <xTaskCheckForTimeOut>
 8006d0c:	4603      	mov	r3, r0
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d124      	bne.n	8006d5c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006d12:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006d14:	f000 fc52 	bl	80075bc <prvIsQueueFull>
 8006d18:	4603      	mov	r3, r0
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d018      	beq.n	8006d50 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006d1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d20:	3310      	adds	r3, #16
 8006d22:	687a      	ldr	r2, [r7, #4]
 8006d24:	4611      	mov	r1, r2
 8006d26:	4618      	mov	r0, r3
 8006d28:	f001 f8f4 	bl	8007f14 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006d2c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006d2e:	f000 fbdd 	bl	80074ec <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006d32:	f000 ff23 	bl	8007b7c <xTaskResumeAll>
 8006d36:	4603      	mov	r3, r0
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	f47f af7c 	bne.w	8006c36 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8006d3e:	4b0c      	ldr	r3, [pc, #48]	; (8006d70 <xQueueGenericSend+0x1f8>)
 8006d40:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006d44:	601a      	str	r2, [r3, #0]
 8006d46:	f3bf 8f4f 	dsb	sy
 8006d4a:	f3bf 8f6f 	isb	sy
 8006d4e:	e772      	b.n	8006c36 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006d50:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006d52:	f000 fbcb 	bl	80074ec <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006d56:	f000 ff11 	bl	8007b7c <xTaskResumeAll>
 8006d5a:	e76c      	b.n	8006c36 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006d5c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006d5e:	f000 fbc5 	bl	80074ec <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006d62:	f000 ff0b 	bl	8007b7c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006d66:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006d68:	4618      	mov	r0, r3
 8006d6a:	3738      	adds	r7, #56	; 0x38
 8006d6c:	46bd      	mov	sp, r7
 8006d6e:	bd80      	pop	{r7, pc}
 8006d70:	e000ed04 	.word	0xe000ed04

08006d74 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006d74:	b580      	push	{r7, lr}
 8006d76:	b090      	sub	sp, #64	; 0x40
 8006d78:	af00      	add	r7, sp, #0
 8006d7a:	60f8      	str	r0, [r7, #12]
 8006d7c:	60b9      	str	r1, [r7, #8]
 8006d7e:	607a      	str	r2, [r7, #4]
 8006d80:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8006d86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d10a      	bne.n	8006da2 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8006d8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d90:	f383 8811 	msr	BASEPRI, r3
 8006d94:	f3bf 8f6f 	isb	sy
 8006d98:	f3bf 8f4f 	dsb	sy
 8006d9c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006d9e:	bf00      	nop
 8006da0:	e7fe      	b.n	8006da0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006da2:	68bb      	ldr	r3, [r7, #8]
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d103      	bne.n	8006db0 <xQueueGenericSendFromISR+0x3c>
 8006da8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006daa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d101      	bne.n	8006db4 <xQueueGenericSendFromISR+0x40>
 8006db0:	2301      	movs	r3, #1
 8006db2:	e000      	b.n	8006db6 <xQueueGenericSendFromISR+0x42>
 8006db4:	2300      	movs	r3, #0
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d10a      	bne.n	8006dd0 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8006dba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006dbe:	f383 8811 	msr	BASEPRI, r3
 8006dc2:	f3bf 8f6f 	isb	sy
 8006dc6:	f3bf 8f4f 	dsb	sy
 8006dca:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006dcc:	bf00      	nop
 8006dce:	e7fe      	b.n	8006dce <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006dd0:	683b      	ldr	r3, [r7, #0]
 8006dd2:	2b02      	cmp	r3, #2
 8006dd4:	d103      	bne.n	8006dde <xQueueGenericSendFromISR+0x6a>
 8006dd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006dd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006dda:	2b01      	cmp	r3, #1
 8006ddc:	d101      	bne.n	8006de2 <xQueueGenericSendFromISR+0x6e>
 8006dde:	2301      	movs	r3, #1
 8006de0:	e000      	b.n	8006de4 <xQueueGenericSendFromISR+0x70>
 8006de2:	2300      	movs	r3, #0
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d10a      	bne.n	8006dfe <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8006de8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006dec:	f383 8811 	msr	BASEPRI, r3
 8006df0:	f3bf 8f6f 	isb	sy
 8006df4:	f3bf 8f4f 	dsb	sy
 8006df8:	623b      	str	r3, [r7, #32]
}
 8006dfa:	bf00      	nop
 8006dfc:	e7fe      	b.n	8006dfc <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006dfe:	f002 f9d3 	bl	80091a8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006e02:	f3ef 8211 	mrs	r2, BASEPRI
 8006e06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e0a:	f383 8811 	msr	BASEPRI, r3
 8006e0e:	f3bf 8f6f 	isb	sy
 8006e12:	f3bf 8f4f 	dsb	sy
 8006e16:	61fa      	str	r2, [r7, #28]
 8006e18:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006e1a:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006e1c:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006e1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e20:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006e22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e26:	429a      	cmp	r2, r3
 8006e28:	d302      	bcc.n	8006e30 <xQueueGenericSendFromISR+0xbc>
 8006e2a:	683b      	ldr	r3, [r7, #0]
 8006e2c:	2b02      	cmp	r3, #2
 8006e2e:	d12f      	bne.n	8006e90 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006e30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e32:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006e36:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006e3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e3e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006e40:	683a      	ldr	r2, [r7, #0]
 8006e42:	68b9      	ldr	r1, [r7, #8]
 8006e44:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006e46:	f000 fac1 	bl	80073cc <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006e4a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8006e4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e52:	d112      	bne.n	8006e7a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006e54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d016      	beq.n	8006e8a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006e5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e5e:	3324      	adds	r3, #36	; 0x24
 8006e60:	4618      	mov	r0, r3
 8006e62:	f001 f8a7 	bl	8007fb4 <xTaskRemoveFromEventList>
 8006e66:	4603      	mov	r3, r0
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d00e      	beq.n	8006e8a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d00b      	beq.n	8006e8a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	2201      	movs	r2, #1
 8006e76:	601a      	str	r2, [r3, #0]
 8006e78:	e007      	b.n	8006e8a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006e7a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8006e7e:	3301      	adds	r3, #1
 8006e80:	b2db      	uxtb	r3, r3
 8006e82:	b25a      	sxtb	r2, r3
 8006e84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e86:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8006e8a:	2301      	movs	r3, #1
 8006e8c:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8006e8e:	e001      	b.n	8006e94 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006e90:	2300      	movs	r3, #0
 8006e92:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006e94:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e96:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006e98:	697b      	ldr	r3, [r7, #20]
 8006e9a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006e9e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006ea0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8006ea2:	4618      	mov	r0, r3
 8006ea4:	3740      	adds	r7, #64	; 0x40
 8006ea6:	46bd      	mov	sp, r7
 8006ea8:	bd80      	pop	{r7, pc}

08006eaa <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006eaa:	b580      	push	{r7, lr}
 8006eac:	b08e      	sub	sp, #56	; 0x38
 8006eae:	af00      	add	r7, sp, #0
 8006eb0:	6078      	str	r0, [r7, #4]
 8006eb2:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8006eb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d10a      	bne.n	8006ed4 <xQueueGiveFromISR+0x2a>
	__asm volatile
 8006ebe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ec2:	f383 8811 	msr	BASEPRI, r3
 8006ec6:	f3bf 8f6f 	isb	sy
 8006eca:	f3bf 8f4f 	dsb	sy
 8006ece:	623b      	str	r3, [r7, #32]
}
 8006ed0:	bf00      	nop
 8006ed2:	e7fe      	b.n	8006ed2 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006ed4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ed6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d00a      	beq.n	8006ef2 <xQueueGiveFromISR+0x48>
	__asm volatile
 8006edc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ee0:	f383 8811 	msr	BASEPRI, r3
 8006ee4:	f3bf 8f6f 	isb	sy
 8006ee8:	f3bf 8f4f 	dsb	sy
 8006eec:	61fb      	str	r3, [r7, #28]
}
 8006eee:	bf00      	nop
 8006ef0:	e7fe      	b.n	8006ef0 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8006ef2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d103      	bne.n	8006f02 <xQueueGiveFromISR+0x58>
 8006efa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006efc:	689b      	ldr	r3, [r3, #8]
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d101      	bne.n	8006f06 <xQueueGiveFromISR+0x5c>
 8006f02:	2301      	movs	r3, #1
 8006f04:	e000      	b.n	8006f08 <xQueueGiveFromISR+0x5e>
 8006f06:	2300      	movs	r3, #0
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d10a      	bne.n	8006f22 <xQueueGiveFromISR+0x78>
	__asm volatile
 8006f0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f10:	f383 8811 	msr	BASEPRI, r3
 8006f14:	f3bf 8f6f 	isb	sy
 8006f18:	f3bf 8f4f 	dsb	sy
 8006f1c:	61bb      	str	r3, [r7, #24]
}
 8006f1e:	bf00      	nop
 8006f20:	e7fe      	b.n	8006f20 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006f22:	f002 f941 	bl	80091a8 <vPortValidateInterruptPriority>
	__asm volatile
 8006f26:	f3ef 8211 	mrs	r2, BASEPRI
 8006f2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f2e:	f383 8811 	msr	BASEPRI, r3
 8006f32:	f3bf 8f6f 	isb	sy
 8006f36:	f3bf 8f4f 	dsb	sy
 8006f3a:	617a      	str	r2, [r7, #20]
 8006f3c:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8006f3e:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006f40:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006f42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f46:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8006f48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f4c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006f4e:	429a      	cmp	r2, r3
 8006f50:	d22b      	bcs.n	8006faa <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006f52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f54:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006f58:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006f5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f5e:	1c5a      	adds	r2, r3, #1
 8006f60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f62:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006f64:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8006f68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f6c:	d112      	bne.n	8006f94 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006f6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d016      	beq.n	8006fa4 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006f76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f78:	3324      	adds	r3, #36	; 0x24
 8006f7a:	4618      	mov	r0, r3
 8006f7c:	f001 f81a 	bl	8007fb4 <xTaskRemoveFromEventList>
 8006f80:	4603      	mov	r3, r0
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d00e      	beq.n	8006fa4 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006f86:	683b      	ldr	r3, [r7, #0]
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d00b      	beq.n	8006fa4 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006f8c:	683b      	ldr	r3, [r7, #0]
 8006f8e:	2201      	movs	r2, #1
 8006f90:	601a      	str	r2, [r3, #0]
 8006f92:	e007      	b.n	8006fa4 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006f94:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006f98:	3301      	adds	r3, #1
 8006f9a:	b2db      	uxtb	r3, r3
 8006f9c:	b25a      	sxtb	r2, r3
 8006f9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fa0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8006fa4:	2301      	movs	r3, #1
 8006fa6:	637b      	str	r3, [r7, #52]	; 0x34
 8006fa8:	e001      	b.n	8006fae <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006faa:	2300      	movs	r3, #0
 8006fac:	637b      	str	r3, [r7, #52]	; 0x34
 8006fae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fb0:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	f383 8811 	msr	BASEPRI, r3
}
 8006fb8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006fba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8006fbc:	4618      	mov	r0, r3
 8006fbe:	3738      	adds	r7, #56	; 0x38
 8006fc0:	46bd      	mov	sp, r7
 8006fc2:	bd80      	pop	{r7, pc}

08006fc4 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006fc4:	b580      	push	{r7, lr}
 8006fc6:	b08c      	sub	sp, #48	; 0x30
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	60f8      	str	r0, [r7, #12]
 8006fcc:	60b9      	str	r1, [r7, #8]
 8006fce:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006fd0:	2300      	movs	r3, #0
 8006fd2:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006fd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d10a      	bne.n	8006ff4 <xQueueReceive+0x30>
	__asm volatile
 8006fde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fe2:	f383 8811 	msr	BASEPRI, r3
 8006fe6:	f3bf 8f6f 	isb	sy
 8006fea:	f3bf 8f4f 	dsb	sy
 8006fee:	623b      	str	r3, [r7, #32]
}
 8006ff0:	bf00      	nop
 8006ff2:	e7fe      	b.n	8006ff2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006ff4:	68bb      	ldr	r3, [r7, #8]
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d103      	bne.n	8007002 <xQueueReceive+0x3e>
 8006ffa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ffc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d101      	bne.n	8007006 <xQueueReceive+0x42>
 8007002:	2301      	movs	r3, #1
 8007004:	e000      	b.n	8007008 <xQueueReceive+0x44>
 8007006:	2300      	movs	r3, #0
 8007008:	2b00      	cmp	r3, #0
 800700a:	d10a      	bne.n	8007022 <xQueueReceive+0x5e>
	__asm volatile
 800700c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007010:	f383 8811 	msr	BASEPRI, r3
 8007014:	f3bf 8f6f 	isb	sy
 8007018:	f3bf 8f4f 	dsb	sy
 800701c:	61fb      	str	r3, [r7, #28]
}
 800701e:	bf00      	nop
 8007020:	e7fe      	b.n	8007020 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007022:	f001 f989 	bl	8008338 <xTaskGetSchedulerState>
 8007026:	4603      	mov	r3, r0
 8007028:	2b00      	cmp	r3, #0
 800702a:	d102      	bne.n	8007032 <xQueueReceive+0x6e>
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	2b00      	cmp	r3, #0
 8007030:	d101      	bne.n	8007036 <xQueueReceive+0x72>
 8007032:	2301      	movs	r3, #1
 8007034:	e000      	b.n	8007038 <xQueueReceive+0x74>
 8007036:	2300      	movs	r3, #0
 8007038:	2b00      	cmp	r3, #0
 800703a:	d10a      	bne.n	8007052 <xQueueReceive+0x8e>
	__asm volatile
 800703c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007040:	f383 8811 	msr	BASEPRI, r3
 8007044:	f3bf 8f6f 	isb	sy
 8007048:	f3bf 8f4f 	dsb	sy
 800704c:	61bb      	str	r3, [r7, #24]
}
 800704e:	bf00      	nop
 8007050:	e7fe      	b.n	8007050 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007052:	f001 ffc7 	bl	8008fe4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007056:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007058:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800705a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800705c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800705e:	2b00      	cmp	r3, #0
 8007060:	d01f      	beq.n	80070a2 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007062:	68b9      	ldr	r1, [r7, #8]
 8007064:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007066:	f000 fa1b 	bl	80074a0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800706a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800706c:	1e5a      	subs	r2, r3, #1
 800706e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007070:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007072:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007074:	691b      	ldr	r3, [r3, #16]
 8007076:	2b00      	cmp	r3, #0
 8007078:	d00f      	beq.n	800709a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800707a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800707c:	3310      	adds	r3, #16
 800707e:	4618      	mov	r0, r3
 8007080:	f000 ff98 	bl	8007fb4 <xTaskRemoveFromEventList>
 8007084:	4603      	mov	r3, r0
 8007086:	2b00      	cmp	r3, #0
 8007088:	d007      	beq.n	800709a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800708a:	4b3d      	ldr	r3, [pc, #244]	; (8007180 <xQueueReceive+0x1bc>)
 800708c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007090:	601a      	str	r2, [r3, #0]
 8007092:	f3bf 8f4f 	dsb	sy
 8007096:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800709a:	f001 ffd3 	bl	8009044 <vPortExitCritical>
				return pdPASS;
 800709e:	2301      	movs	r3, #1
 80070a0:	e069      	b.n	8007176 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d103      	bne.n	80070b0 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80070a8:	f001 ffcc 	bl	8009044 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80070ac:	2300      	movs	r3, #0
 80070ae:	e062      	b.n	8007176 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80070b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d106      	bne.n	80070c4 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80070b6:	f107 0310 	add.w	r3, r7, #16
 80070ba:	4618      	mov	r0, r3
 80070bc:	f000 ffde 	bl	800807c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80070c0:	2301      	movs	r3, #1
 80070c2:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80070c4:	f001 ffbe 	bl	8009044 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80070c8:	f000 fd4a 	bl	8007b60 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80070cc:	f001 ff8a 	bl	8008fe4 <vPortEnterCritical>
 80070d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070d2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80070d6:	b25b      	sxtb	r3, r3
 80070d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070dc:	d103      	bne.n	80070e6 <xQueueReceive+0x122>
 80070de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070e0:	2200      	movs	r2, #0
 80070e2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80070e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070e8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80070ec:	b25b      	sxtb	r3, r3
 80070ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070f2:	d103      	bne.n	80070fc <xQueueReceive+0x138>
 80070f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070f6:	2200      	movs	r2, #0
 80070f8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80070fc:	f001 ffa2 	bl	8009044 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007100:	1d3a      	adds	r2, r7, #4
 8007102:	f107 0310 	add.w	r3, r7, #16
 8007106:	4611      	mov	r1, r2
 8007108:	4618      	mov	r0, r3
 800710a:	f000 ffcd 	bl	80080a8 <xTaskCheckForTimeOut>
 800710e:	4603      	mov	r3, r0
 8007110:	2b00      	cmp	r3, #0
 8007112:	d123      	bne.n	800715c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007114:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007116:	f000 fa3b 	bl	8007590 <prvIsQueueEmpty>
 800711a:	4603      	mov	r3, r0
 800711c:	2b00      	cmp	r3, #0
 800711e:	d017      	beq.n	8007150 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007120:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007122:	3324      	adds	r3, #36	; 0x24
 8007124:	687a      	ldr	r2, [r7, #4]
 8007126:	4611      	mov	r1, r2
 8007128:	4618      	mov	r0, r3
 800712a:	f000 fef3 	bl	8007f14 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800712e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007130:	f000 f9dc 	bl	80074ec <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007134:	f000 fd22 	bl	8007b7c <xTaskResumeAll>
 8007138:	4603      	mov	r3, r0
 800713a:	2b00      	cmp	r3, #0
 800713c:	d189      	bne.n	8007052 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800713e:	4b10      	ldr	r3, [pc, #64]	; (8007180 <xQueueReceive+0x1bc>)
 8007140:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007144:	601a      	str	r2, [r3, #0]
 8007146:	f3bf 8f4f 	dsb	sy
 800714a:	f3bf 8f6f 	isb	sy
 800714e:	e780      	b.n	8007052 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007150:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007152:	f000 f9cb 	bl	80074ec <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007156:	f000 fd11 	bl	8007b7c <xTaskResumeAll>
 800715a:	e77a      	b.n	8007052 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800715c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800715e:	f000 f9c5 	bl	80074ec <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007162:	f000 fd0b 	bl	8007b7c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007166:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007168:	f000 fa12 	bl	8007590 <prvIsQueueEmpty>
 800716c:	4603      	mov	r3, r0
 800716e:	2b00      	cmp	r3, #0
 8007170:	f43f af6f 	beq.w	8007052 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007174:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007176:	4618      	mov	r0, r3
 8007178:	3730      	adds	r7, #48	; 0x30
 800717a:	46bd      	mov	sp, r7
 800717c:	bd80      	pop	{r7, pc}
 800717e:	bf00      	nop
 8007180:	e000ed04 	.word	0xe000ed04

08007184 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8007184:	b580      	push	{r7, lr}
 8007186:	b08e      	sub	sp, #56	; 0x38
 8007188:	af00      	add	r7, sp, #0
 800718a:	6078      	str	r0, [r7, #4]
 800718c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800718e:	2300      	movs	r3, #0
 8007190:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8007196:	2300      	movs	r3, #0
 8007198:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800719a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800719c:	2b00      	cmp	r3, #0
 800719e:	d10a      	bne.n	80071b6 <xQueueSemaphoreTake+0x32>
	__asm volatile
 80071a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071a4:	f383 8811 	msr	BASEPRI, r3
 80071a8:	f3bf 8f6f 	isb	sy
 80071ac:	f3bf 8f4f 	dsb	sy
 80071b0:	623b      	str	r3, [r7, #32]
}
 80071b2:	bf00      	nop
 80071b4:	e7fe      	b.n	80071b4 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80071b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d00a      	beq.n	80071d4 <xQueueSemaphoreTake+0x50>
	__asm volatile
 80071be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071c2:	f383 8811 	msr	BASEPRI, r3
 80071c6:	f3bf 8f6f 	isb	sy
 80071ca:	f3bf 8f4f 	dsb	sy
 80071ce:	61fb      	str	r3, [r7, #28]
}
 80071d0:	bf00      	nop
 80071d2:	e7fe      	b.n	80071d2 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80071d4:	f001 f8b0 	bl	8008338 <xTaskGetSchedulerState>
 80071d8:	4603      	mov	r3, r0
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d102      	bne.n	80071e4 <xQueueSemaphoreTake+0x60>
 80071de:	683b      	ldr	r3, [r7, #0]
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d101      	bne.n	80071e8 <xQueueSemaphoreTake+0x64>
 80071e4:	2301      	movs	r3, #1
 80071e6:	e000      	b.n	80071ea <xQueueSemaphoreTake+0x66>
 80071e8:	2300      	movs	r3, #0
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d10a      	bne.n	8007204 <xQueueSemaphoreTake+0x80>
	__asm volatile
 80071ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071f2:	f383 8811 	msr	BASEPRI, r3
 80071f6:	f3bf 8f6f 	isb	sy
 80071fa:	f3bf 8f4f 	dsb	sy
 80071fe:	61bb      	str	r3, [r7, #24]
}
 8007200:	bf00      	nop
 8007202:	e7fe      	b.n	8007202 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007204:	f001 feee 	bl	8008fe4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8007208:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800720a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800720c:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800720e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007210:	2b00      	cmp	r3, #0
 8007212:	d024      	beq.n	800725e <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8007214:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007216:	1e5a      	subs	r2, r3, #1
 8007218:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800721a:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800721c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	2b00      	cmp	r3, #0
 8007222:	d104      	bne.n	800722e <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8007224:	f001 f9fe 	bl	8008624 <pvTaskIncrementMutexHeldCount>
 8007228:	4602      	mov	r2, r0
 800722a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800722c:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800722e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007230:	691b      	ldr	r3, [r3, #16]
 8007232:	2b00      	cmp	r3, #0
 8007234:	d00f      	beq.n	8007256 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007236:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007238:	3310      	adds	r3, #16
 800723a:	4618      	mov	r0, r3
 800723c:	f000 feba 	bl	8007fb4 <xTaskRemoveFromEventList>
 8007240:	4603      	mov	r3, r0
 8007242:	2b00      	cmp	r3, #0
 8007244:	d007      	beq.n	8007256 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007246:	4b54      	ldr	r3, [pc, #336]	; (8007398 <xQueueSemaphoreTake+0x214>)
 8007248:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800724c:	601a      	str	r2, [r3, #0]
 800724e:	f3bf 8f4f 	dsb	sy
 8007252:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007256:	f001 fef5 	bl	8009044 <vPortExitCritical>
				return pdPASS;
 800725a:	2301      	movs	r3, #1
 800725c:	e097      	b.n	800738e <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800725e:	683b      	ldr	r3, [r7, #0]
 8007260:	2b00      	cmp	r3, #0
 8007262:	d111      	bne.n	8007288 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8007264:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007266:	2b00      	cmp	r3, #0
 8007268:	d00a      	beq.n	8007280 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800726a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800726e:	f383 8811 	msr	BASEPRI, r3
 8007272:	f3bf 8f6f 	isb	sy
 8007276:	f3bf 8f4f 	dsb	sy
 800727a:	617b      	str	r3, [r7, #20]
}
 800727c:	bf00      	nop
 800727e:	e7fe      	b.n	800727e <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8007280:	f001 fee0 	bl	8009044 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007284:	2300      	movs	r3, #0
 8007286:	e082      	b.n	800738e <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007288:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800728a:	2b00      	cmp	r3, #0
 800728c:	d106      	bne.n	800729c <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800728e:	f107 030c 	add.w	r3, r7, #12
 8007292:	4618      	mov	r0, r3
 8007294:	f000 fef2 	bl	800807c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007298:	2301      	movs	r3, #1
 800729a:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800729c:	f001 fed2 	bl	8009044 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80072a0:	f000 fc5e 	bl	8007b60 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80072a4:	f001 fe9e 	bl	8008fe4 <vPortEnterCritical>
 80072a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072aa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80072ae:	b25b      	sxtb	r3, r3
 80072b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072b4:	d103      	bne.n	80072be <xQueueSemaphoreTake+0x13a>
 80072b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072b8:	2200      	movs	r2, #0
 80072ba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80072be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072c0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80072c4:	b25b      	sxtb	r3, r3
 80072c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072ca:	d103      	bne.n	80072d4 <xQueueSemaphoreTake+0x150>
 80072cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072ce:	2200      	movs	r2, #0
 80072d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80072d4:	f001 feb6 	bl	8009044 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80072d8:	463a      	mov	r2, r7
 80072da:	f107 030c 	add.w	r3, r7, #12
 80072de:	4611      	mov	r1, r2
 80072e0:	4618      	mov	r0, r3
 80072e2:	f000 fee1 	bl	80080a8 <xTaskCheckForTimeOut>
 80072e6:	4603      	mov	r3, r0
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d132      	bne.n	8007352 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80072ec:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80072ee:	f000 f94f 	bl	8007590 <prvIsQueueEmpty>
 80072f2:	4603      	mov	r3, r0
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d026      	beq.n	8007346 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80072f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d109      	bne.n	8007314 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8007300:	f001 fe70 	bl	8008fe4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007304:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007306:	689b      	ldr	r3, [r3, #8]
 8007308:	4618      	mov	r0, r3
 800730a:	f001 f833 	bl	8008374 <xTaskPriorityInherit>
 800730e:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8007310:	f001 fe98 	bl	8009044 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007314:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007316:	3324      	adds	r3, #36	; 0x24
 8007318:	683a      	ldr	r2, [r7, #0]
 800731a:	4611      	mov	r1, r2
 800731c:	4618      	mov	r0, r3
 800731e:	f000 fdf9 	bl	8007f14 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007322:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007324:	f000 f8e2 	bl	80074ec <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007328:	f000 fc28 	bl	8007b7c <xTaskResumeAll>
 800732c:	4603      	mov	r3, r0
 800732e:	2b00      	cmp	r3, #0
 8007330:	f47f af68 	bne.w	8007204 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8007334:	4b18      	ldr	r3, [pc, #96]	; (8007398 <xQueueSemaphoreTake+0x214>)
 8007336:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800733a:	601a      	str	r2, [r3, #0]
 800733c:	f3bf 8f4f 	dsb	sy
 8007340:	f3bf 8f6f 	isb	sy
 8007344:	e75e      	b.n	8007204 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8007346:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007348:	f000 f8d0 	bl	80074ec <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800734c:	f000 fc16 	bl	8007b7c <xTaskResumeAll>
 8007350:	e758      	b.n	8007204 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8007352:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007354:	f000 f8ca 	bl	80074ec <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007358:	f000 fc10 	bl	8007b7c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800735c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800735e:	f000 f917 	bl	8007590 <prvIsQueueEmpty>
 8007362:	4603      	mov	r3, r0
 8007364:	2b00      	cmp	r3, #0
 8007366:	f43f af4d 	beq.w	8007204 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800736a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800736c:	2b00      	cmp	r3, #0
 800736e:	d00d      	beq.n	800738c <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8007370:	f001 fe38 	bl	8008fe4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8007374:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007376:	f000 f811 	bl	800739c <prvGetDisinheritPriorityAfterTimeout>
 800737a:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800737c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800737e:	689b      	ldr	r3, [r3, #8]
 8007380:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007382:	4618      	mov	r0, r3
 8007384:	f001 f8cc 	bl	8008520 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8007388:	f001 fe5c 	bl	8009044 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800738c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800738e:	4618      	mov	r0, r3
 8007390:	3738      	adds	r7, #56	; 0x38
 8007392:	46bd      	mov	sp, r7
 8007394:	bd80      	pop	{r7, pc}
 8007396:	bf00      	nop
 8007398:	e000ed04 	.word	0xe000ed04

0800739c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800739c:	b480      	push	{r7}
 800739e:	b085      	sub	sp, #20
 80073a0:	af00      	add	r7, sp, #0
 80073a2:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d006      	beq.n	80073ba <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 80073b6:	60fb      	str	r3, [r7, #12]
 80073b8:	e001      	b.n	80073be <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80073ba:	2300      	movs	r3, #0
 80073bc:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80073be:	68fb      	ldr	r3, [r7, #12]
	}
 80073c0:	4618      	mov	r0, r3
 80073c2:	3714      	adds	r7, #20
 80073c4:	46bd      	mov	sp, r7
 80073c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ca:	4770      	bx	lr

080073cc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80073cc:	b580      	push	{r7, lr}
 80073ce:	b086      	sub	sp, #24
 80073d0:	af00      	add	r7, sp, #0
 80073d2:	60f8      	str	r0, [r7, #12]
 80073d4:	60b9      	str	r1, [r7, #8]
 80073d6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80073d8:	2300      	movs	r3, #0
 80073da:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073e0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d10d      	bne.n	8007406 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d14d      	bne.n	800748e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	689b      	ldr	r3, [r3, #8]
 80073f6:	4618      	mov	r0, r3
 80073f8:	f001 f824 	bl	8008444 <xTaskPriorityDisinherit>
 80073fc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	2200      	movs	r2, #0
 8007402:	609a      	str	r2, [r3, #8]
 8007404:	e043      	b.n	800748e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	2b00      	cmp	r3, #0
 800740a:	d119      	bne.n	8007440 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	6858      	ldr	r0, [r3, #4]
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007414:	461a      	mov	r2, r3
 8007416:	68b9      	ldr	r1, [r7, #8]
 8007418:	f002 fbc9 	bl	8009bae <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	685a      	ldr	r2, [r3, #4]
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007424:	441a      	add	r2, r3
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	685a      	ldr	r2, [r3, #4]
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	689b      	ldr	r3, [r3, #8]
 8007432:	429a      	cmp	r2, r3
 8007434:	d32b      	bcc.n	800748e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	681a      	ldr	r2, [r3, #0]
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	605a      	str	r2, [r3, #4]
 800743e:	e026      	b.n	800748e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	68d8      	ldr	r0, [r3, #12]
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007448:	461a      	mov	r2, r3
 800744a:	68b9      	ldr	r1, [r7, #8]
 800744c:	f002 fbaf 	bl	8009bae <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	68da      	ldr	r2, [r3, #12]
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007458:	425b      	negs	r3, r3
 800745a:	441a      	add	r2, r3
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	68da      	ldr	r2, [r3, #12]
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	429a      	cmp	r2, r3
 800746a:	d207      	bcs.n	800747c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	689a      	ldr	r2, [r3, #8]
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007474:	425b      	negs	r3, r3
 8007476:	441a      	add	r2, r3
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	2b02      	cmp	r3, #2
 8007480:	d105      	bne.n	800748e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007482:	693b      	ldr	r3, [r7, #16]
 8007484:	2b00      	cmp	r3, #0
 8007486:	d002      	beq.n	800748e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007488:	693b      	ldr	r3, [r7, #16]
 800748a:	3b01      	subs	r3, #1
 800748c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800748e:	693b      	ldr	r3, [r7, #16]
 8007490:	1c5a      	adds	r2, r3, #1
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8007496:	697b      	ldr	r3, [r7, #20]
}
 8007498:	4618      	mov	r0, r3
 800749a:	3718      	adds	r7, #24
 800749c:	46bd      	mov	sp, r7
 800749e:	bd80      	pop	{r7, pc}

080074a0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80074a0:	b580      	push	{r7, lr}
 80074a2:	b082      	sub	sp, #8
 80074a4:	af00      	add	r7, sp, #0
 80074a6:	6078      	str	r0, [r7, #4]
 80074a8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d018      	beq.n	80074e4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	68da      	ldr	r2, [r3, #12]
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074ba:	441a      	add	r2, r3
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	68da      	ldr	r2, [r3, #12]
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	689b      	ldr	r3, [r3, #8]
 80074c8:	429a      	cmp	r2, r3
 80074ca:	d303      	bcc.n	80074d4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681a      	ldr	r2, [r3, #0]
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	68d9      	ldr	r1, [r3, #12]
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074dc:	461a      	mov	r2, r3
 80074de:	6838      	ldr	r0, [r7, #0]
 80074e0:	f002 fb65 	bl	8009bae <memcpy>
	}
}
 80074e4:	bf00      	nop
 80074e6:	3708      	adds	r7, #8
 80074e8:	46bd      	mov	sp, r7
 80074ea:	bd80      	pop	{r7, pc}

080074ec <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80074ec:	b580      	push	{r7, lr}
 80074ee:	b084      	sub	sp, #16
 80074f0:	af00      	add	r7, sp, #0
 80074f2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80074f4:	f001 fd76 	bl	8008fe4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80074fe:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007500:	e011      	b.n	8007526 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007506:	2b00      	cmp	r3, #0
 8007508:	d012      	beq.n	8007530 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	3324      	adds	r3, #36	; 0x24
 800750e:	4618      	mov	r0, r3
 8007510:	f000 fd50 	bl	8007fb4 <xTaskRemoveFromEventList>
 8007514:	4603      	mov	r3, r0
 8007516:	2b00      	cmp	r3, #0
 8007518:	d001      	beq.n	800751e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800751a:	f000 fe27 	bl	800816c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800751e:	7bfb      	ldrb	r3, [r7, #15]
 8007520:	3b01      	subs	r3, #1
 8007522:	b2db      	uxtb	r3, r3
 8007524:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007526:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800752a:	2b00      	cmp	r3, #0
 800752c:	dce9      	bgt.n	8007502 <prvUnlockQueue+0x16>
 800752e:	e000      	b.n	8007532 <prvUnlockQueue+0x46>
					break;
 8007530:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	22ff      	movs	r2, #255	; 0xff
 8007536:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800753a:	f001 fd83 	bl	8009044 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800753e:	f001 fd51 	bl	8008fe4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007548:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800754a:	e011      	b.n	8007570 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	691b      	ldr	r3, [r3, #16]
 8007550:	2b00      	cmp	r3, #0
 8007552:	d012      	beq.n	800757a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	3310      	adds	r3, #16
 8007558:	4618      	mov	r0, r3
 800755a:	f000 fd2b 	bl	8007fb4 <xTaskRemoveFromEventList>
 800755e:	4603      	mov	r3, r0
 8007560:	2b00      	cmp	r3, #0
 8007562:	d001      	beq.n	8007568 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007564:	f000 fe02 	bl	800816c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007568:	7bbb      	ldrb	r3, [r7, #14]
 800756a:	3b01      	subs	r3, #1
 800756c:	b2db      	uxtb	r3, r3
 800756e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007570:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007574:	2b00      	cmp	r3, #0
 8007576:	dce9      	bgt.n	800754c <prvUnlockQueue+0x60>
 8007578:	e000      	b.n	800757c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800757a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	22ff      	movs	r2, #255	; 0xff
 8007580:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8007584:	f001 fd5e 	bl	8009044 <vPortExitCritical>
}
 8007588:	bf00      	nop
 800758a:	3710      	adds	r7, #16
 800758c:	46bd      	mov	sp, r7
 800758e:	bd80      	pop	{r7, pc}

08007590 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007590:	b580      	push	{r7, lr}
 8007592:	b084      	sub	sp, #16
 8007594:	af00      	add	r7, sp, #0
 8007596:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007598:	f001 fd24 	bl	8008fe4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d102      	bne.n	80075aa <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80075a4:	2301      	movs	r3, #1
 80075a6:	60fb      	str	r3, [r7, #12]
 80075a8:	e001      	b.n	80075ae <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80075aa:	2300      	movs	r3, #0
 80075ac:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80075ae:	f001 fd49 	bl	8009044 <vPortExitCritical>

	return xReturn;
 80075b2:	68fb      	ldr	r3, [r7, #12]
}
 80075b4:	4618      	mov	r0, r3
 80075b6:	3710      	adds	r7, #16
 80075b8:	46bd      	mov	sp, r7
 80075ba:	bd80      	pop	{r7, pc}

080075bc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80075bc:	b580      	push	{r7, lr}
 80075be:	b084      	sub	sp, #16
 80075c0:	af00      	add	r7, sp, #0
 80075c2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80075c4:	f001 fd0e 	bl	8008fe4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80075d0:	429a      	cmp	r2, r3
 80075d2:	d102      	bne.n	80075da <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80075d4:	2301      	movs	r3, #1
 80075d6:	60fb      	str	r3, [r7, #12]
 80075d8:	e001      	b.n	80075de <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80075da:	2300      	movs	r3, #0
 80075dc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80075de:	f001 fd31 	bl	8009044 <vPortExitCritical>

	return xReturn;
 80075e2:	68fb      	ldr	r3, [r7, #12]
}
 80075e4:	4618      	mov	r0, r3
 80075e6:	3710      	adds	r7, #16
 80075e8:	46bd      	mov	sp, r7
 80075ea:	bd80      	pop	{r7, pc}

080075ec <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80075ec:	b480      	push	{r7}
 80075ee:	b085      	sub	sp, #20
 80075f0:	af00      	add	r7, sp, #0
 80075f2:	6078      	str	r0, [r7, #4]
 80075f4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80075f6:	2300      	movs	r3, #0
 80075f8:	60fb      	str	r3, [r7, #12]
 80075fa:	e014      	b.n	8007626 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80075fc:	4a0f      	ldr	r2, [pc, #60]	; (800763c <vQueueAddToRegistry+0x50>)
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007604:	2b00      	cmp	r3, #0
 8007606:	d10b      	bne.n	8007620 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007608:	490c      	ldr	r1, [pc, #48]	; (800763c <vQueueAddToRegistry+0x50>)
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	683a      	ldr	r2, [r7, #0]
 800760e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007612:	4a0a      	ldr	r2, [pc, #40]	; (800763c <vQueueAddToRegistry+0x50>)
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	00db      	lsls	r3, r3, #3
 8007618:	4413      	add	r3, r2
 800761a:	687a      	ldr	r2, [r7, #4]
 800761c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800761e:	e006      	b.n	800762e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	3301      	adds	r3, #1
 8007624:	60fb      	str	r3, [r7, #12]
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	2b07      	cmp	r3, #7
 800762a:	d9e7      	bls.n	80075fc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800762c:	bf00      	nop
 800762e:	bf00      	nop
 8007630:	3714      	adds	r7, #20
 8007632:	46bd      	mov	sp, r7
 8007634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007638:	4770      	bx	lr
 800763a:	bf00      	nop
 800763c:	20000f94 	.word	0x20000f94

08007640 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007640:	b580      	push	{r7, lr}
 8007642:	b086      	sub	sp, #24
 8007644:	af00      	add	r7, sp, #0
 8007646:	60f8      	str	r0, [r7, #12]
 8007648:	60b9      	str	r1, [r7, #8]
 800764a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007650:	f001 fcc8 	bl	8008fe4 <vPortEnterCritical>
 8007654:	697b      	ldr	r3, [r7, #20]
 8007656:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800765a:	b25b      	sxtb	r3, r3
 800765c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007660:	d103      	bne.n	800766a <vQueueWaitForMessageRestricted+0x2a>
 8007662:	697b      	ldr	r3, [r7, #20]
 8007664:	2200      	movs	r2, #0
 8007666:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800766a:	697b      	ldr	r3, [r7, #20]
 800766c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007670:	b25b      	sxtb	r3, r3
 8007672:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007676:	d103      	bne.n	8007680 <vQueueWaitForMessageRestricted+0x40>
 8007678:	697b      	ldr	r3, [r7, #20]
 800767a:	2200      	movs	r2, #0
 800767c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007680:	f001 fce0 	bl	8009044 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007684:	697b      	ldr	r3, [r7, #20]
 8007686:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007688:	2b00      	cmp	r3, #0
 800768a:	d106      	bne.n	800769a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800768c:	697b      	ldr	r3, [r7, #20]
 800768e:	3324      	adds	r3, #36	; 0x24
 8007690:	687a      	ldr	r2, [r7, #4]
 8007692:	68b9      	ldr	r1, [r7, #8]
 8007694:	4618      	mov	r0, r3
 8007696:	f000 fc61 	bl	8007f5c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800769a:	6978      	ldr	r0, [r7, #20]
 800769c:	f7ff ff26 	bl	80074ec <prvUnlockQueue>
	}
 80076a0:	bf00      	nop
 80076a2:	3718      	adds	r7, #24
 80076a4:	46bd      	mov	sp, r7
 80076a6:	bd80      	pop	{r7, pc}

080076a8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80076a8:	b580      	push	{r7, lr}
 80076aa:	b08e      	sub	sp, #56	; 0x38
 80076ac:	af04      	add	r7, sp, #16
 80076ae:	60f8      	str	r0, [r7, #12]
 80076b0:	60b9      	str	r1, [r7, #8]
 80076b2:	607a      	str	r2, [r7, #4]
 80076b4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80076b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d10a      	bne.n	80076d2 <xTaskCreateStatic+0x2a>
	__asm volatile
 80076bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076c0:	f383 8811 	msr	BASEPRI, r3
 80076c4:	f3bf 8f6f 	isb	sy
 80076c8:	f3bf 8f4f 	dsb	sy
 80076cc:	623b      	str	r3, [r7, #32]
}
 80076ce:	bf00      	nop
 80076d0:	e7fe      	b.n	80076d0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80076d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d10a      	bne.n	80076ee <xTaskCreateStatic+0x46>
	__asm volatile
 80076d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076dc:	f383 8811 	msr	BASEPRI, r3
 80076e0:	f3bf 8f6f 	isb	sy
 80076e4:	f3bf 8f4f 	dsb	sy
 80076e8:	61fb      	str	r3, [r7, #28]
}
 80076ea:	bf00      	nop
 80076ec:	e7fe      	b.n	80076ec <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80076ee:	23a8      	movs	r3, #168	; 0xa8
 80076f0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80076f2:	693b      	ldr	r3, [r7, #16]
 80076f4:	2ba8      	cmp	r3, #168	; 0xa8
 80076f6:	d00a      	beq.n	800770e <xTaskCreateStatic+0x66>
	__asm volatile
 80076f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076fc:	f383 8811 	msr	BASEPRI, r3
 8007700:	f3bf 8f6f 	isb	sy
 8007704:	f3bf 8f4f 	dsb	sy
 8007708:	61bb      	str	r3, [r7, #24]
}
 800770a:	bf00      	nop
 800770c:	e7fe      	b.n	800770c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800770e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007710:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007712:	2b00      	cmp	r3, #0
 8007714:	d01e      	beq.n	8007754 <xTaskCreateStatic+0xac>
 8007716:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007718:	2b00      	cmp	r3, #0
 800771a:	d01b      	beq.n	8007754 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800771c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800771e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007720:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007722:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007724:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007726:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007728:	2202      	movs	r2, #2
 800772a:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800772e:	2300      	movs	r3, #0
 8007730:	9303      	str	r3, [sp, #12]
 8007732:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007734:	9302      	str	r3, [sp, #8]
 8007736:	f107 0314 	add.w	r3, r7, #20
 800773a:	9301      	str	r3, [sp, #4]
 800773c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800773e:	9300      	str	r3, [sp, #0]
 8007740:	683b      	ldr	r3, [r7, #0]
 8007742:	687a      	ldr	r2, [r7, #4]
 8007744:	68b9      	ldr	r1, [r7, #8]
 8007746:	68f8      	ldr	r0, [r7, #12]
 8007748:	f000 f850 	bl	80077ec <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800774c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800774e:	f000 f8f3 	bl	8007938 <prvAddNewTaskToReadyList>
 8007752:	e001      	b.n	8007758 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8007754:	2300      	movs	r3, #0
 8007756:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007758:	697b      	ldr	r3, [r7, #20]
	}
 800775a:	4618      	mov	r0, r3
 800775c:	3728      	adds	r7, #40	; 0x28
 800775e:	46bd      	mov	sp, r7
 8007760:	bd80      	pop	{r7, pc}

08007762 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007762:	b580      	push	{r7, lr}
 8007764:	b08c      	sub	sp, #48	; 0x30
 8007766:	af04      	add	r7, sp, #16
 8007768:	60f8      	str	r0, [r7, #12]
 800776a:	60b9      	str	r1, [r7, #8]
 800776c:	603b      	str	r3, [r7, #0]
 800776e:	4613      	mov	r3, r2
 8007770:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007772:	88fb      	ldrh	r3, [r7, #6]
 8007774:	009b      	lsls	r3, r3, #2
 8007776:	4618      	mov	r0, r3
 8007778:	f001 fd56 	bl	8009228 <pvPortMalloc>
 800777c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800777e:	697b      	ldr	r3, [r7, #20]
 8007780:	2b00      	cmp	r3, #0
 8007782:	d00e      	beq.n	80077a2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007784:	20a8      	movs	r0, #168	; 0xa8
 8007786:	f001 fd4f 	bl	8009228 <pvPortMalloc>
 800778a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800778c:	69fb      	ldr	r3, [r7, #28]
 800778e:	2b00      	cmp	r3, #0
 8007790:	d003      	beq.n	800779a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007792:	69fb      	ldr	r3, [r7, #28]
 8007794:	697a      	ldr	r2, [r7, #20]
 8007796:	631a      	str	r2, [r3, #48]	; 0x30
 8007798:	e005      	b.n	80077a6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800779a:	6978      	ldr	r0, [r7, #20]
 800779c:	f001 fe10 	bl	80093c0 <vPortFree>
 80077a0:	e001      	b.n	80077a6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80077a2:	2300      	movs	r3, #0
 80077a4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80077a6:	69fb      	ldr	r3, [r7, #28]
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d017      	beq.n	80077dc <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80077ac:	69fb      	ldr	r3, [r7, #28]
 80077ae:	2200      	movs	r2, #0
 80077b0:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80077b4:	88fa      	ldrh	r2, [r7, #6]
 80077b6:	2300      	movs	r3, #0
 80077b8:	9303      	str	r3, [sp, #12]
 80077ba:	69fb      	ldr	r3, [r7, #28]
 80077bc:	9302      	str	r3, [sp, #8]
 80077be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077c0:	9301      	str	r3, [sp, #4]
 80077c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077c4:	9300      	str	r3, [sp, #0]
 80077c6:	683b      	ldr	r3, [r7, #0]
 80077c8:	68b9      	ldr	r1, [r7, #8]
 80077ca:	68f8      	ldr	r0, [r7, #12]
 80077cc:	f000 f80e 	bl	80077ec <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80077d0:	69f8      	ldr	r0, [r7, #28]
 80077d2:	f000 f8b1 	bl	8007938 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80077d6:	2301      	movs	r3, #1
 80077d8:	61bb      	str	r3, [r7, #24]
 80077da:	e002      	b.n	80077e2 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80077dc:	f04f 33ff 	mov.w	r3, #4294967295
 80077e0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80077e2:	69bb      	ldr	r3, [r7, #24]
	}
 80077e4:	4618      	mov	r0, r3
 80077e6:	3720      	adds	r7, #32
 80077e8:	46bd      	mov	sp, r7
 80077ea:	bd80      	pop	{r7, pc}

080077ec <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80077ec:	b580      	push	{r7, lr}
 80077ee:	b088      	sub	sp, #32
 80077f0:	af00      	add	r7, sp, #0
 80077f2:	60f8      	str	r0, [r7, #12]
 80077f4:	60b9      	str	r1, [r7, #8]
 80077f6:	607a      	str	r2, [r7, #4]
 80077f8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80077fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077fc:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	009b      	lsls	r3, r3, #2
 8007802:	461a      	mov	r2, r3
 8007804:	21a5      	movs	r1, #165	; 0xa5
 8007806:	f002 f901 	bl	8009a0c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800780a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800780c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007814:	3b01      	subs	r3, #1
 8007816:	009b      	lsls	r3, r3, #2
 8007818:	4413      	add	r3, r2
 800781a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800781c:	69bb      	ldr	r3, [r7, #24]
 800781e:	f023 0307 	bic.w	r3, r3, #7
 8007822:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007824:	69bb      	ldr	r3, [r7, #24]
 8007826:	f003 0307 	and.w	r3, r3, #7
 800782a:	2b00      	cmp	r3, #0
 800782c:	d00a      	beq.n	8007844 <prvInitialiseNewTask+0x58>
	__asm volatile
 800782e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007832:	f383 8811 	msr	BASEPRI, r3
 8007836:	f3bf 8f6f 	isb	sy
 800783a:	f3bf 8f4f 	dsb	sy
 800783e:	617b      	str	r3, [r7, #20]
}
 8007840:	bf00      	nop
 8007842:	e7fe      	b.n	8007842 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007844:	68bb      	ldr	r3, [r7, #8]
 8007846:	2b00      	cmp	r3, #0
 8007848:	d01f      	beq.n	800788a <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800784a:	2300      	movs	r3, #0
 800784c:	61fb      	str	r3, [r7, #28]
 800784e:	e012      	b.n	8007876 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007850:	68ba      	ldr	r2, [r7, #8]
 8007852:	69fb      	ldr	r3, [r7, #28]
 8007854:	4413      	add	r3, r2
 8007856:	7819      	ldrb	r1, [r3, #0]
 8007858:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800785a:	69fb      	ldr	r3, [r7, #28]
 800785c:	4413      	add	r3, r2
 800785e:	3334      	adds	r3, #52	; 0x34
 8007860:	460a      	mov	r2, r1
 8007862:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007864:	68ba      	ldr	r2, [r7, #8]
 8007866:	69fb      	ldr	r3, [r7, #28]
 8007868:	4413      	add	r3, r2
 800786a:	781b      	ldrb	r3, [r3, #0]
 800786c:	2b00      	cmp	r3, #0
 800786e:	d006      	beq.n	800787e <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007870:	69fb      	ldr	r3, [r7, #28]
 8007872:	3301      	adds	r3, #1
 8007874:	61fb      	str	r3, [r7, #28]
 8007876:	69fb      	ldr	r3, [r7, #28]
 8007878:	2b0f      	cmp	r3, #15
 800787a:	d9e9      	bls.n	8007850 <prvInitialiseNewTask+0x64>
 800787c:	e000      	b.n	8007880 <prvInitialiseNewTask+0x94>
			{
				break;
 800787e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007880:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007882:	2200      	movs	r2, #0
 8007884:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007888:	e003      	b.n	8007892 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800788a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800788c:	2200      	movs	r2, #0
 800788e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007892:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007894:	2b37      	cmp	r3, #55	; 0x37
 8007896:	d901      	bls.n	800789c <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007898:	2337      	movs	r3, #55	; 0x37
 800789a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800789c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800789e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80078a0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80078a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078a4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80078a6:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80078a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078aa:	2200      	movs	r2, #0
 80078ac:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80078ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078b0:	3304      	adds	r3, #4
 80078b2:	4618      	mov	r0, r3
 80078b4:	f7fe ff8e 	bl	80067d4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80078b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078ba:	3318      	adds	r3, #24
 80078bc:	4618      	mov	r0, r3
 80078be:	f7fe ff89 	bl	80067d4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80078c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80078c6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80078c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078ca:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80078ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078d0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80078d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80078d6:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80078d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078da:	2200      	movs	r2, #0
 80078dc:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80078e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078e2:	2200      	movs	r2, #0
 80078e4:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80078e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078ea:	3354      	adds	r3, #84	; 0x54
 80078ec:	224c      	movs	r2, #76	; 0x4c
 80078ee:	2100      	movs	r1, #0
 80078f0:	4618      	mov	r0, r3
 80078f2:	f002 f88b 	bl	8009a0c <memset>
 80078f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078f8:	4a0c      	ldr	r2, [pc, #48]	; (800792c <prvInitialiseNewTask+0x140>)
 80078fa:	659a      	str	r2, [r3, #88]	; 0x58
 80078fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078fe:	4a0c      	ldr	r2, [pc, #48]	; (8007930 <prvInitialiseNewTask+0x144>)
 8007900:	65da      	str	r2, [r3, #92]	; 0x5c
 8007902:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007904:	4a0b      	ldr	r2, [pc, #44]	; (8007934 <prvInitialiseNewTask+0x148>)
 8007906:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007908:	683a      	ldr	r2, [r7, #0]
 800790a:	68f9      	ldr	r1, [r7, #12]
 800790c:	69b8      	ldr	r0, [r7, #24]
 800790e:	f001 fa3f 	bl	8008d90 <pxPortInitialiseStack>
 8007912:	4602      	mov	r2, r0
 8007914:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007916:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007918:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800791a:	2b00      	cmp	r3, #0
 800791c:	d002      	beq.n	8007924 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800791e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007920:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007922:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007924:	bf00      	nop
 8007926:	3720      	adds	r7, #32
 8007928:	46bd      	mov	sp, r7
 800792a:	bd80      	pop	{r7, pc}
 800792c:	20003950 	.word	0x20003950
 8007930:	200039b8 	.word	0x200039b8
 8007934:	20003a20 	.word	0x20003a20

08007938 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007938:	b580      	push	{r7, lr}
 800793a:	b082      	sub	sp, #8
 800793c:	af00      	add	r7, sp, #0
 800793e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007940:	f001 fb50 	bl	8008fe4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007944:	4b2d      	ldr	r3, [pc, #180]	; (80079fc <prvAddNewTaskToReadyList+0xc4>)
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	3301      	adds	r3, #1
 800794a:	4a2c      	ldr	r2, [pc, #176]	; (80079fc <prvAddNewTaskToReadyList+0xc4>)
 800794c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800794e:	4b2c      	ldr	r3, [pc, #176]	; (8007a00 <prvAddNewTaskToReadyList+0xc8>)
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	2b00      	cmp	r3, #0
 8007954:	d109      	bne.n	800796a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007956:	4a2a      	ldr	r2, [pc, #168]	; (8007a00 <prvAddNewTaskToReadyList+0xc8>)
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800795c:	4b27      	ldr	r3, [pc, #156]	; (80079fc <prvAddNewTaskToReadyList+0xc4>)
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	2b01      	cmp	r3, #1
 8007962:	d110      	bne.n	8007986 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007964:	f000 fc26 	bl	80081b4 <prvInitialiseTaskLists>
 8007968:	e00d      	b.n	8007986 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800796a:	4b26      	ldr	r3, [pc, #152]	; (8007a04 <prvAddNewTaskToReadyList+0xcc>)
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	2b00      	cmp	r3, #0
 8007970:	d109      	bne.n	8007986 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007972:	4b23      	ldr	r3, [pc, #140]	; (8007a00 <prvAddNewTaskToReadyList+0xc8>)
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800797c:	429a      	cmp	r2, r3
 800797e:	d802      	bhi.n	8007986 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007980:	4a1f      	ldr	r2, [pc, #124]	; (8007a00 <prvAddNewTaskToReadyList+0xc8>)
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007986:	4b20      	ldr	r3, [pc, #128]	; (8007a08 <prvAddNewTaskToReadyList+0xd0>)
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	3301      	adds	r3, #1
 800798c:	4a1e      	ldr	r2, [pc, #120]	; (8007a08 <prvAddNewTaskToReadyList+0xd0>)
 800798e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007990:	4b1d      	ldr	r3, [pc, #116]	; (8007a08 <prvAddNewTaskToReadyList+0xd0>)
 8007992:	681a      	ldr	r2, [r3, #0]
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800799c:	4b1b      	ldr	r3, [pc, #108]	; (8007a0c <prvAddNewTaskToReadyList+0xd4>)
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	429a      	cmp	r2, r3
 80079a2:	d903      	bls.n	80079ac <prvAddNewTaskToReadyList+0x74>
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079a8:	4a18      	ldr	r2, [pc, #96]	; (8007a0c <prvAddNewTaskToReadyList+0xd4>)
 80079aa:	6013      	str	r3, [r2, #0]
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80079b0:	4613      	mov	r3, r2
 80079b2:	009b      	lsls	r3, r3, #2
 80079b4:	4413      	add	r3, r2
 80079b6:	009b      	lsls	r3, r3, #2
 80079b8:	4a15      	ldr	r2, [pc, #84]	; (8007a10 <prvAddNewTaskToReadyList+0xd8>)
 80079ba:	441a      	add	r2, r3
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	3304      	adds	r3, #4
 80079c0:	4619      	mov	r1, r3
 80079c2:	4610      	mov	r0, r2
 80079c4:	f7fe ff13 	bl	80067ee <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80079c8:	f001 fb3c 	bl	8009044 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80079cc:	4b0d      	ldr	r3, [pc, #52]	; (8007a04 <prvAddNewTaskToReadyList+0xcc>)
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d00e      	beq.n	80079f2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80079d4:	4b0a      	ldr	r3, [pc, #40]	; (8007a00 <prvAddNewTaskToReadyList+0xc8>)
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079de:	429a      	cmp	r2, r3
 80079e0:	d207      	bcs.n	80079f2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80079e2:	4b0c      	ldr	r3, [pc, #48]	; (8007a14 <prvAddNewTaskToReadyList+0xdc>)
 80079e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80079e8:	601a      	str	r2, [r3, #0]
 80079ea:	f3bf 8f4f 	dsb	sy
 80079ee:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80079f2:	bf00      	nop
 80079f4:	3708      	adds	r7, #8
 80079f6:	46bd      	mov	sp, r7
 80079f8:	bd80      	pop	{r7, pc}
 80079fa:	bf00      	nop
 80079fc:	200014a8 	.word	0x200014a8
 8007a00:	20000fd4 	.word	0x20000fd4
 8007a04:	200014b4 	.word	0x200014b4
 8007a08:	200014c4 	.word	0x200014c4
 8007a0c:	200014b0 	.word	0x200014b0
 8007a10:	20000fd8 	.word	0x20000fd8
 8007a14:	e000ed04 	.word	0xe000ed04

08007a18 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007a18:	b580      	push	{r7, lr}
 8007a1a:	b084      	sub	sp, #16
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007a20:	2300      	movs	r3, #0
 8007a22:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d017      	beq.n	8007a5a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007a2a:	4b13      	ldr	r3, [pc, #76]	; (8007a78 <vTaskDelay+0x60>)
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d00a      	beq.n	8007a48 <vTaskDelay+0x30>
	__asm volatile
 8007a32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a36:	f383 8811 	msr	BASEPRI, r3
 8007a3a:	f3bf 8f6f 	isb	sy
 8007a3e:	f3bf 8f4f 	dsb	sy
 8007a42:	60bb      	str	r3, [r7, #8]
}
 8007a44:	bf00      	nop
 8007a46:	e7fe      	b.n	8007a46 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007a48:	f000 f88a 	bl	8007b60 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007a4c:	2100      	movs	r1, #0
 8007a4e:	6878      	ldr	r0, [r7, #4]
 8007a50:	f000 fdfc 	bl	800864c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007a54:	f000 f892 	bl	8007b7c <xTaskResumeAll>
 8007a58:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d107      	bne.n	8007a70 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8007a60:	4b06      	ldr	r3, [pc, #24]	; (8007a7c <vTaskDelay+0x64>)
 8007a62:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007a66:	601a      	str	r2, [r3, #0]
 8007a68:	f3bf 8f4f 	dsb	sy
 8007a6c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007a70:	bf00      	nop
 8007a72:	3710      	adds	r7, #16
 8007a74:	46bd      	mov	sp, r7
 8007a76:	bd80      	pop	{r7, pc}
 8007a78:	200014d0 	.word	0x200014d0
 8007a7c:	e000ed04 	.word	0xe000ed04

08007a80 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007a80:	b580      	push	{r7, lr}
 8007a82:	b08a      	sub	sp, #40	; 0x28
 8007a84:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007a86:	2300      	movs	r3, #0
 8007a88:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007a8a:	2300      	movs	r3, #0
 8007a8c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007a8e:	463a      	mov	r2, r7
 8007a90:	1d39      	adds	r1, r7, #4
 8007a92:	f107 0308 	add.w	r3, r7, #8
 8007a96:	4618      	mov	r0, r3
 8007a98:	f7fe fe48 	bl	800672c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007a9c:	6839      	ldr	r1, [r7, #0]
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	68ba      	ldr	r2, [r7, #8]
 8007aa2:	9202      	str	r2, [sp, #8]
 8007aa4:	9301      	str	r3, [sp, #4]
 8007aa6:	2300      	movs	r3, #0
 8007aa8:	9300      	str	r3, [sp, #0]
 8007aaa:	2300      	movs	r3, #0
 8007aac:	460a      	mov	r2, r1
 8007aae:	4924      	ldr	r1, [pc, #144]	; (8007b40 <vTaskStartScheduler+0xc0>)
 8007ab0:	4824      	ldr	r0, [pc, #144]	; (8007b44 <vTaskStartScheduler+0xc4>)
 8007ab2:	f7ff fdf9 	bl	80076a8 <xTaskCreateStatic>
 8007ab6:	4603      	mov	r3, r0
 8007ab8:	4a23      	ldr	r2, [pc, #140]	; (8007b48 <vTaskStartScheduler+0xc8>)
 8007aba:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007abc:	4b22      	ldr	r3, [pc, #136]	; (8007b48 <vTaskStartScheduler+0xc8>)
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d002      	beq.n	8007aca <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007ac4:	2301      	movs	r3, #1
 8007ac6:	617b      	str	r3, [r7, #20]
 8007ac8:	e001      	b.n	8007ace <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007aca:	2300      	movs	r3, #0
 8007acc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8007ace:	697b      	ldr	r3, [r7, #20]
 8007ad0:	2b01      	cmp	r3, #1
 8007ad2:	d102      	bne.n	8007ada <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007ad4:	f000 fe0e 	bl	80086f4 <xTimerCreateTimerTask>
 8007ad8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007ada:	697b      	ldr	r3, [r7, #20]
 8007adc:	2b01      	cmp	r3, #1
 8007ade:	d11b      	bne.n	8007b18 <vTaskStartScheduler+0x98>
	__asm volatile
 8007ae0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ae4:	f383 8811 	msr	BASEPRI, r3
 8007ae8:	f3bf 8f6f 	isb	sy
 8007aec:	f3bf 8f4f 	dsb	sy
 8007af0:	613b      	str	r3, [r7, #16]
}
 8007af2:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007af4:	4b15      	ldr	r3, [pc, #84]	; (8007b4c <vTaskStartScheduler+0xcc>)
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	3354      	adds	r3, #84	; 0x54
 8007afa:	4a15      	ldr	r2, [pc, #84]	; (8007b50 <vTaskStartScheduler+0xd0>)
 8007afc:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007afe:	4b15      	ldr	r3, [pc, #84]	; (8007b54 <vTaskStartScheduler+0xd4>)
 8007b00:	f04f 32ff 	mov.w	r2, #4294967295
 8007b04:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007b06:	4b14      	ldr	r3, [pc, #80]	; (8007b58 <vTaskStartScheduler+0xd8>)
 8007b08:	2201      	movs	r2, #1
 8007b0a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007b0c:	4b13      	ldr	r3, [pc, #76]	; (8007b5c <vTaskStartScheduler+0xdc>)
 8007b0e:	2200      	movs	r2, #0
 8007b10:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007b12:	f001 f9c5 	bl	8008ea0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007b16:	e00e      	b.n	8007b36 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007b18:	697b      	ldr	r3, [r7, #20]
 8007b1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b1e:	d10a      	bne.n	8007b36 <vTaskStartScheduler+0xb6>
	__asm volatile
 8007b20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b24:	f383 8811 	msr	BASEPRI, r3
 8007b28:	f3bf 8f6f 	isb	sy
 8007b2c:	f3bf 8f4f 	dsb	sy
 8007b30:	60fb      	str	r3, [r7, #12]
}
 8007b32:	bf00      	nop
 8007b34:	e7fe      	b.n	8007b34 <vTaskStartScheduler+0xb4>
}
 8007b36:	bf00      	nop
 8007b38:	3718      	adds	r7, #24
 8007b3a:	46bd      	mov	sp, r7
 8007b3c:	bd80      	pop	{r7, pc}
 8007b3e:	bf00      	nop
 8007b40:	0800a648 	.word	0x0800a648
 8007b44:	08008185 	.word	0x08008185
 8007b48:	200014cc 	.word	0x200014cc
 8007b4c:	20000fd4 	.word	0x20000fd4
 8007b50:	20000068 	.word	0x20000068
 8007b54:	200014c8 	.word	0x200014c8
 8007b58:	200014b4 	.word	0x200014b4
 8007b5c:	200014ac 	.word	0x200014ac

08007b60 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007b60:	b480      	push	{r7}
 8007b62:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007b64:	4b04      	ldr	r3, [pc, #16]	; (8007b78 <vTaskSuspendAll+0x18>)
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	3301      	adds	r3, #1
 8007b6a:	4a03      	ldr	r2, [pc, #12]	; (8007b78 <vTaskSuspendAll+0x18>)
 8007b6c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007b6e:	bf00      	nop
 8007b70:	46bd      	mov	sp, r7
 8007b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b76:	4770      	bx	lr
 8007b78:	200014d0 	.word	0x200014d0

08007b7c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007b7c:	b580      	push	{r7, lr}
 8007b7e:	b084      	sub	sp, #16
 8007b80:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007b82:	2300      	movs	r3, #0
 8007b84:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007b86:	2300      	movs	r3, #0
 8007b88:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007b8a:	4b42      	ldr	r3, [pc, #264]	; (8007c94 <xTaskResumeAll+0x118>)
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d10a      	bne.n	8007ba8 <xTaskResumeAll+0x2c>
	__asm volatile
 8007b92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b96:	f383 8811 	msr	BASEPRI, r3
 8007b9a:	f3bf 8f6f 	isb	sy
 8007b9e:	f3bf 8f4f 	dsb	sy
 8007ba2:	603b      	str	r3, [r7, #0]
}
 8007ba4:	bf00      	nop
 8007ba6:	e7fe      	b.n	8007ba6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007ba8:	f001 fa1c 	bl	8008fe4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007bac:	4b39      	ldr	r3, [pc, #228]	; (8007c94 <xTaskResumeAll+0x118>)
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	3b01      	subs	r3, #1
 8007bb2:	4a38      	ldr	r2, [pc, #224]	; (8007c94 <xTaskResumeAll+0x118>)
 8007bb4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007bb6:	4b37      	ldr	r3, [pc, #220]	; (8007c94 <xTaskResumeAll+0x118>)
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d162      	bne.n	8007c84 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007bbe:	4b36      	ldr	r3, [pc, #216]	; (8007c98 <xTaskResumeAll+0x11c>)
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d05e      	beq.n	8007c84 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007bc6:	e02f      	b.n	8007c28 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007bc8:	4b34      	ldr	r3, [pc, #208]	; (8007c9c <xTaskResumeAll+0x120>)
 8007bca:	68db      	ldr	r3, [r3, #12]
 8007bcc:	68db      	ldr	r3, [r3, #12]
 8007bce:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	3318      	adds	r3, #24
 8007bd4:	4618      	mov	r0, r3
 8007bd6:	f7fe fe67 	bl	80068a8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	3304      	adds	r3, #4
 8007bde:	4618      	mov	r0, r3
 8007be0:	f7fe fe62 	bl	80068a8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007be8:	4b2d      	ldr	r3, [pc, #180]	; (8007ca0 <xTaskResumeAll+0x124>)
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	429a      	cmp	r2, r3
 8007bee:	d903      	bls.n	8007bf8 <xTaskResumeAll+0x7c>
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bf4:	4a2a      	ldr	r2, [pc, #168]	; (8007ca0 <xTaskResumeAll+0x124>)
 8007bf6:	6013      	str	r3, [r2, #0]
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007bfc:	4613      	mov	r3, r2
 8007bfe:	009b      	lsls	r3, r3, #2
 8007c00:	4413      	add	r3, r2
 8007c02:	009b      	lsls	r3, r3, #2
 8007c04:	4a27      	ldr	r2, [pc, #156]	; (8007ca4 <xTaskResumeAll+0x128>)
 8007c06:	441a      	add	r2, r3
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	3304      	adds	r3, #4
 8007c0c:	4619      	mov	r1, r3
 8007c0e:	4610      	mov	r0, r2
 8007c10:	f7fe fded 	bl	80067ee <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c18:	4b23      	ldr	r3, [pc, #140]	; (8007ca8 <xTaskResumeAll+0x12c>)
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c1e:	429a      	cmp	r2, r3
 8007c20:	d302      	bcc.n	8007c28 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8007c22:	4b22      	ldr	r3, [pc, #136]	; (8007cac <xTaskResumeAll+0x130>)
 8007c24:	2201      	movs	r2, #1
 8007c26:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007c28:	4b1c      	ldr	r3, [pc, #112]	; (8007c9c <xTaskResumeAll+0x120>)
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d1cb      	bne.n	8007bc8 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d001      	beq.n	8007c3a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007c36:	f000 fb5f 	bl	80082f8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007c3a:	4b1d      	ldr	r3, [pc, #116]	; (8007cb0 <xTaskResumeAll+0x134>)
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d010      	beq.n	8007c68 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007c46:	f000 f847 	bl	8007cd8 <xTaskIncrementTick>
 8007c4a:	4603      	mov	r3, r0
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d002      	beq.n	8007c56 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8007c50:	4b16      	ldr	r3, [pc, #88]	; (8007cac <xTaskResumeAll+0x130>)
 8007c52:	2201      	movs	r2, #1
 8007c54:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	3b01      	subs	r3, #1
 8007c5a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d1f1      	bne.n	8007c46 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8007c62:	4b13      	ldr	r3, [pc, #76]	; (8007cb0 <xTaskResumeAll+0x134>)
 8007c64:	2200      	movs	r2, #0
 8007c66:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007c68:	4b10      	ldr	r3, [pc, #64]	; (8007cac <xTaskResumeAll+0x130>)
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d009      	beq.n	8007c84 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007c70:	2301      	movs	r3, #1
 8007c72:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007c74:	4b0f      	ldr	r3, [pc, #60]	; (8007cb4 <xTaskResumeAll+0x138>)
 8007c76:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007c7a:	601a      	str	r2, [r3, #0]
 8007c7c:	f3bf 8f4f 	dsb	sy
 8007c80:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007c84:	f001 f9de 	bl	8009044 <vPortExitCritical>

	return xAlreadyYielded;
 8007c88:	68bb      	ldr	r3, [r7, #8]
}
 8007c8a:	4618      	mov	r0, r3
 8007c8c:	3710      	adds	r7, #16
 8007c8e:	46bd      	mov	sp, r7
 8007c90:	bd80      	pop	{r7, pc}
 8007c92:	bf00      	nop
 8007c94:	200014d0 	.word	0x200014d0
 8007c98:	200014a8 	.word	0x200014a8
 8007c9c:	20001468 	.word	0x20001468
 8007ca0:	200014b0 	.word	0x200014b0
 8007ca4:	20000fd8 	.word	0x20000fd8
 8007ca8:	20000fd4 	.word	0x20000fd4
 8007cac:	200014bc 	.word	0x200014bc
 8007cb0:	200014b8 	.word	0x200014b8
 8007cb4:	e000ed04 	.word	0xe000ed04

08007cb8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007cb8:	b480      	push	{r7}
 8007cba:	b083      	sub	sp, #12
 8007cbc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007cbe:	4b05      	ldr	r3, [pc, #20]	; (8007cd4 <xTaskGetTickCount+0x1c>)
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007cc4:	687b      	ldr	r3, [r7, #4]
}
 8007cc6:	4618      	mov	r0, r3
 8007cc8:	370c      	adds	r7, #12
 8007cca:	46bd      	mov	sp, r7
 8007ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd0:	4770      	bx	lr
 8007cd2:	bf00      	nop
 8007cd4:	200014ac 	.word	0x200014ac

08007cd8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007cd8:	b580      	push	{r7, lr}
 8007cda:	b086      	sub	sp, #24
 8007cdc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007cde:	2300      	movs	r3, #0
 8007ce0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007ce2:	4b4f      	ldr	r3, [pc, #316]	; (8007e20 <xTaskIncrementTick+0x148>)
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	f040 808f 	bne.w	8007e0a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007cec:	4b4d      	ldr	r3, [pc, #308]	; (8007e24 <xTaskIncrementTick+0x14c>)
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	3301      	adds	r3, #1
 8007cf2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007cf4:	4a4b      	ldr	r2, [pc, #300]	; (8007e24 <xTaskIncrementTick+0x14c>)
 8007cf6:	693b      	ldr	r3, [r7, #16]
 8007cf8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007cfa:	693b      	ldr	r3, [r7, #16]
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d120      	bne.n	8007d42 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8007d00:	4b49      	ldr	r3, [pc, #292]	; (8007e28 <xTaskIncrementTick+0x150>)
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d00a      	beq.n	8007d20 <xTaskIncrementTick+0x48>
	__asm volatile
 8007d0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d0e:	f383 8811 	msr	BASEPRI, r3
 8007d12:	f3bf 8f6f 	isb	sy
 8007d16:	f3bf 8f4f 	dsb	sy
 8007d1a:	603b      	str	r3, [r7, #0]
}
 8007d1c:	bf00      	nop
 8007d1e:	e7fe      	b.n	8007d1e <xTaskIncrementTick+0x46>
 8007d20:	4b41      	ldr	r3, [pc, #260]	; (8007e28 <xTaskIncrementTick+0x150>)
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	60fb      	str	r3, [r7, #12]
 8007d26:	4b41      	ldr	r3, [pc, #260]	; (8007e2c <xTaskIncrementTick+0x154>)
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	4a3f      	ldr	r2, [pc, #252]	; (8007e28 <xTaskIncrementTick+0x150>)
 8007d2c:	6013      	str	r3, [r2, #0]
 8007d2e:	4a3f      	ldr	r2, [pc, #252]	; (8007e2c <xTaskIncrementTick+0x154>)
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	6013      	str	r3, [r2, #0]
 8007d34:	4b3e      	ldr	r3, [pc, #248]	; (8007e30 <xTaskIncrementTick+0x158>)
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	3301      	adds	r3, #1
 8007d3a:	4a3d      	ldr	r2, [pc, #244]	; (8007e30 <xTaskIncrementTick+0x158>)
 8007d3c:	6013      	str	r3, [r2, #0]
 8007d3e:	f000 fadb 	bl	80082f8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007d42:	4b3c      	ldr	r3, [pc, #240]	; (8007e34 <xTaskIncrementTick+0x15c>)
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	693a      	ldr	r2, [r7, #16]
 8007d48:	429a      	cmp	r2, r3
 8007d4a:	d349      	bcc.n	8007de0 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007d4c:	4b36      	ldr	r3, [pc, #216]	; (8007e28 <xTaskIncrementTick+0x150>)
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d104      	bne.n	8007d60 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007d56:	4b37      	ldr	r3, [pc, #220]	; (8007e34 <xTaskIncrementTick+0x15c>)
 8007d58:	f04f 32ff 	mov.w	r2, #4294967295
 8007d5c:	601a      	str	r2, [r3, #0]
					break;
 8007d5e:	e03f      	b.n	8007de0 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007d60:	4b31      	ldr	r3, [pc, #196]	; (8007e28 <xTaskIncrementTick+0x150>)
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	68db      	ldr	r3, [r3, #12]
 8007d66:	68db      	ldr	r3, [r3, #12]
 8007d68:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007d6a:	68bb      	ldr	r3, [r7, #8]
 8007d6c:	685b      	ldr	r3, [r3, #4]
 8007d6e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007d70:	693a      	ldr	r2, [r7, #16]
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	429a      	cmp	r2, r3
 8007d76:	d203      	bcs.n	8007d80 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007d78:	4a2e      	ldr	r2, [pc, #184]	; (8007e34 <xTaskIncrementTick+0x15c>)
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007d7e:	e02f      	b.n	8007de0 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007d80:	68bb      	ldr	r3, [r7, #8]
 8007d82:	3304      	adds	r3, #4
 8007d84:	4618      	mov	r0, r3
 8007d86:	f7fe fd8f 	bl	80068a8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007d8a:	68bb      	ldr	r3, [r7, #8]
 8007d8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d004      	beq.n	8007d9c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007d92:	68bb      	ldr	r3, [r7, #8]
 8007d94:	3318      	adds	r3, #24
 8007d96:	4618      	mov	r0, r3
 8007d98:	f7fe fd86 	bl	80068a8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007d9c:	68bb      	ldr	r3, [r7, #8]
 8007d9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007da0:	4b25      	ldr	r3, [pc, #148]	; (8007e38 <xTaskIncrementTick+0x160>)
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	429a      	cmp	r2, r3
 8007da6:	d903      	bls.n	8007db0 <xTaskIncrementTick+0xd8>
 8007da8:	68bb      	ldr	r3, [r7, #8]
 8007daa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007dac:	4a22      	ldr	r2, [pc, #136]	; (8007e38 <xTaskIncrementTick+0x160>)
 8007dae:	6013      	str	r3, [r2, #0]
 8007db0:	68bb      	ldr	r3, [r7, #8]
 8007db2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007db4:	4613      	mov	r3, r2
 8007db6:	009b      	lsls	r3, r3, #2
 8007db8:	4413      	add	r3, r2
 8007dba:	009b      	lsls	r3, r3, #2
 8007dbc:	4a1f      	ldr	r2, [pc, #124]	; (8007e3c <xTaskIncrementTick+0x164>)
 8007dbe:	441a      	add	r2, r3
 8007dc0:	68bb      	ldr	r3, [r7, #8]
 8007dc2:	3304      	adds	r3, #4
 8007dc4:	4619      	mov	r1, r3
 8007dc6:	4610      	mov	r0, r2
 8007dc8:	f7fe fd11 	bl	80067ee <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007dcc:	68bb      	ldr	r3, [r7, #8]
 8007dce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007dd0:	4b1b      	ldr	r3, [pc, #108]	; (8007e40 <xTaskIncrementTick+0x168>)
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007dd6:	429a      	cmp	r2, r3
 8007dd8:	d3b8      	bcc.n	8007d4c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8007dda:	2301      	movs	r3, #1
 8007ddc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007dde:	e7b5      	b.n	8007d4c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007de0:	4b17      	ldr	r3, [pc, #92]	; (8007e40 <xTaskIncrementTick+0x168>)
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007de6:	4915      	ldr	r1, [pc, #84]	; (8007e3c <xTaskIncrementTick+0x164>)
 8007de8:	4613      	mov	r3, r2
 8007dea:	009b      	lsls	r3, r3, #2
 8007dec:	4413      	add	r3, r2
 8007dee:	009b      	lsls	r3, r3, #2
 8007df0:	440b      	add	r3, r1
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	2b01      	cmp	r3, #1
 8007df6:	d901      	bls.n	8007dfc <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8007df8:	2301      	movs	r3, #1
 8007dfa:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007dfc:	4b11      	ldr	r3, [pc, #68]	; (8007e44 <xTaskIncrementTick+0x16c>)
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d007      	beq.n	8007e14 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8007e04:	2301      	movs	r3, #1
 8007e06:	617b      	str	r3, [r7, #20]
 8007e08:	e004      	b.n	8007e14 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007e0a:	4b0f      	ldr	r3, [pc, #60]	; (8007e48 <xTaskIncrementTick+0x170>)
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	3301      	adds	r3, #1
 8007e10:	4a0d      	ldr	r2, [pc, #52]	; (8007e48 <xTaskIncrementTick+0x170>)
 8007e12:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007e14:	697b      	ldr	r3, [r7, #20]
}
 8007e16:	4618      	mov	r0, r3
 8007e18:	3718      	adds	r7, #24
 8007e1a:	46bd      	mov	sp, r7
 8007e1c:	bd80      	pop	{r7, pc}
 8007e1e:	bf00      	nop
 8007e20:	200014d0 	.word	0x200014d0
 8007e24:	200014ac 	.word	0x200014ac
 8007e28:	20001460 	.word	0x20001460
 8007e2c:	20001464 	.word	0x20001464
 8007e30:	200014c0 	.word	0x200014c0
 8007e34:	200014c8 	.word	0x200014c8
 8007e38:	200014b0 	.word	0x200014b0
 8007e3c:	20000fd8 	.word	0x20000fd8
 8007e40:	20000fd4 	.word	0x20000fd4
 8007e44:	200014bc 	.word	0x200014bc
 8007e48:	200014b8 	.word	0x200014b8

08007e4c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007e4c:	b480      	push	{r7}
 8007e4e:	b085      	sub	sp, #20
 8007e50:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007e52:	4b2a      	ldr	r3, [pc, #168]	; (8007efc <vTaskSwitchContext+0xb0>)
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d003      	beq.n	8007e62 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007e5a:	4b29      	ldr	r3, [pc, #164]	; (8007f00 <vTaskSwitchContext+0xb4>)
 8007e5c:	2201      	movs	r2, #1
 8007e5e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007e60:	e046      	b.n	8007ef0 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 8007e62:	4b27      	ldr	r3, [pc, #156]	; (8007f00 <vTaskSwitchContext+0xb4>)
 8007e64:	2200      	movs	r2, #0
 8007e66:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007e68:	4b26      	ldr	r3, [pc, #152]	; (8007f04 <vTaskSwitchContext+0xb8>)
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	60fb      	str	r3, [r7, #12]
 8007e6e:	e010      	b.n	8007e92 <vTaskSwitchContext+0x46>
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d10a      	bne.n	8007e8c <vTaskSwitchContext+0x40>
	__asm volatile
 8007e76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e7a:	f383 8811 	msr	BASEPRI, r3
 8007e7e:	f3bf 8f6f 	isb	sy
 8007e82:	f3bf 8f4f 	dsb	sy
 8007e86:	607b      	str	r3, [r7, #4]
}
 8007e88:	bf00      	nop
 8007e8a:	e7fe      	b.n	8007e8a <vTaskSwitchContext+0x3e>
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	3b01      	subs	r3, #1
 8007e90:	60fb      	str	r3, [r7, #12]
 8007e92:	491d      	ldr	r1, [pc, #116]	; (8007f08 <vTaskSwitchContext+0xbc>)
 8007e94:	68fa      	ldr	r2, [r7, #12]
 8007e96:	4613      	mov	r3, r2
 8007e98:	009b      	lsls	r3, r3, #2
 8007e9a:	4413      	add	r3, r2
 8007e9c:	009b      	lsls	r3, r3, #2
 8007e9e:	440b      	add	r3, r1
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d0e4      	beq.n	8007e70 <vTaskSwitchContext+0x24>
 8007ea6:	68fa      	ldr	r2, [r7, #12]
 8007ea8:	4613      	mov	r3, r2
 8007eaa:	009b      	lsls	r3, r3, #2
 8007eac:	4413      	add	r3, r2
 8007eae:	009b      	lsls	r3, r3, #2
 8007eb0:	4a15      	ldr	r2, [pc, #84]	; (8007f08 <vTaskSwitchContext+0xbc>)
 8007eb2:	4413      	add	r3, r2
 8007eb4:	60bb      	str	r3, [r7, #8]
 8007eb6:	68bb      	ldr	r3, [r7, #8]
 8007eb8:	685b      	ldr	r3, [r3, #4]
 8007eba:	685a      	ldr	r2, [r3, #4]
 8007ebc:	68bb      	ldr	r3, [r7, #8]
 8007ebe:	605a      	str	r2, [r3, #4]
 8007ec0:	68bb      	ldr	r3, [r7, #8]
 8007ec2:	685a      	ldr	r2, [r3, #4]
 8007ec4:	68bb      	ldr	r3, [r7, #8]
 8007ec6:	3308      	adds	r3, #8
 8007ec8:	429a      	cmp	r2, r3
 8007eca:	d104      	bne.n	8007ed6 <vTaskSwitchContext+0x8a>
 8007ecc:	68bb      	ldr	r3, [r7, #8]
 8007ece:	685b      	ldr	r3, [r3, #4]
 8007ed0:	685a      	ldr	r2, [r3, #4]
 8007ed2:	68bb      	ldr	r3, [r7, #8]
 8007ed4:	605a      	str	r2, [r3, #4]
 8007ed6:	68bb      	ldr	r3, [r7, #8]
 8007ed8:	685b      	ldr	r3, [r3, #4]
 8007eda:	68db      	ldr	r3, [r3, #12]
 8007edc:	4a0b      	ldr	r2, [pc, #44]	; (8007f0c <vTaskSwitchContext+0xc0>)
 8007ede:	6013      	str	r3, [r2, #0]
 8007ee0:	4a08      	ldr	r2, [pc, #32]	; (8007f04 <vTaskSwitchContext+0xb8>)
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007ee6:	4b09      	ldr	r3, [pc, #36]	; (8007f0c <vTaskSwitchContext+0xc0>)
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	3354      	adds	r3, #84	; 0x54
 8007eec:	4a08      	ldr	r2, [pc, #32]	; (8007f10 <vTaskSwitchContext+0xc4>)
 8007eee:	6013      	str	r3, [r2, #0]
}
 8007ef0:	bf00      	nop
 8007ef2:	3714      	adds	r7, #20
 8007ef4:	46bd      	mov	sp, r7
 8007ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007efa:	4770      	bx	lr
 8007efc:	200014d0 	.word	0x200014d0
 8007f00:	200014bc 	.word	0x200014bc
 8007f04:	200014b0 	.word	0x200014b0
 8007f08:	20000fd8 	.word	0x20000fd8
 8007f0c:	20000fd4 	.word	0x20000fd4
 8007f10:	20000068 	.word	0x20000068

08007f14 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007f14:	b580      	push	{r7, lr}
 8007f16:	b084      	sub	sp, #16
 8007f18:	af00      	add	r7, sp, #0
 8007f1a:	6078      	str	r0, [r7, #4]
 8007f1c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d10a      	bne.n	8007f3a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8007f24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f28:	f383 8811 	msr	BASEPRI, r3
 8007f2c:	f3bf 8f6f 	isb	sy
 8007f30:	f3bf 8f4f 	dsb	sy
 8007f34:	60fb      	str	r3, [r7, #12]
}
 8007f36:	bf00      	nop
 8007f38:	e7fe      	b.n	8007f38 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007f3a:	4b07      	ldr	r3, [pc, #28]	; (8007f58 <vTaskPlaceOnEventList+0x44>)
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	3318      	adds	r3, #24
 8007f40:	4619      	mov	r1, r3
 8007f42:	6878      	ldr	r0, [r7, #4]
 8007f44:	f7fe fc77 	bl	8006836 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007f48:	2101      	movs	r1, #1
 8007f4a:	6838      	ldr	r0, [r7, #0]
 8007f4c:	f000 fb7e 	bl	800864c <prvAddCurrentTaskToDelayedList>
}
 8007f50:	bf00      	nop
 8007f52:	3710      	adds	r7, #16
 8007f54:	46bd      	mov	sp, r7
 8007f56:	bd80      	pop	{r7, pc}
 8007f58:	20000fd4 	.word	0x20000fd4

08007f5c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007f5c:	b580      	push	{r7, lr}
 8007f5e:	b086      	sub	sp, #24
 8007f60:	af00      	add	r7, sp, #0
 8007f62:	60f8      	str	r0, [r7, #12]
 8007f64:	60b9      	str	r1, [r7, #8]
 8007f66:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d10a      	bne.n	8007f84 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8007f6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f72:	f383 8811 	msr	BASEPRI, r3
 8007f76:	f3bf 8f6f 	isb	sy
 8007f7a:	f3bf 8f4f 	dsb	sy
 8007f7e:	617b      	str	r3, [r7, #20]
}
 8007f80:	bf00      	nop
 8007f82:	e7fe      	b.n	8007f82 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007f84:	4b0a      	ldr	r3, [pc, #40]	; (8007fb0 <vTaskPlaceOnEventListRestricted+0x54>)
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	3318      	adds	r3, #24
 8007f8a:	4619      	mov	r1, r3
 8007f8c:	68f8      	ldr	r0, [r7, #12]
 8007f8e:	f7fe fc2e 	bl	80067ee <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d002      	beq.n	8007f9e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8007f98:	f04f 33ff 	mov.w	r3, #4294967295
 8007f9c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007f9e:	6879      	ldr	r1, [r7, #4]
 8007fa0:	68b8      	ldr	r0, [r7, #8]
 8007fa2:	f000 fb53 	bl	800864c <prvAddCurrentTaskToDelayedList>
	}
 8007fa6:	bf00      	nop
 8007fa8:	3718      	adds	r7, #24
 8007faa:	46bd      	mov	sp, r7
 8007fac:	bd80      	pop	{r7, pc}
 8007fae:	bf00      	nop
 8007fb0:	20000fd4 	.word	0x20000fd4

08007fb4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007fb4:	b580      	push	{r7, lr}
 8007fb6:	b086      	sub	sp, #24
 8007fb8:	af00      	add	r7, sp, #0
 8007fba:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	68db      	ldr	r3, [r3, #12]
 8007fc0:	68db      	ldr	r3, [r3, #12]
 8007fc2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007fc4:	693b      	ldr	r3, [r7, #16]
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d10a      	bne.n	8007fe0 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8007fca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fce:	f383 8811 	msr	BASEPRI, r3
 8007fd2:	f3bf 8f6f 	isb	sy
 8007fd6:	f3bf 8f4f 	dsb	sy
 8007fda:	60fb      	str	r3, [r7, #12]
}
 8007fdc:	bf00      	nop
 8007fde:	e7fe      	b.n	8007fde <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007fe0:	693b      	ldr	r3, [r7, #16]
 8007fe2:	3318      	adds	r3, #24
 8007fe4:	4618      	mov	r0, r3
 8007fe6:	f7fe fc5f 	bl	80068a8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007fea:	4b1e      	ldr	r3, [pc, #120]	; (8008064 <xTaskRemoveFromEventList+0xb0>)
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d11d      	bne.n	800802e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007ff2:	693b      	ldr	r3, [r7, #16]
 8007ff4:	3304      	adds	r3, #4
 8007ff6:	4618      	mov	r0, r3
 8007ff8:	f7fe fc56 	bl	80068a8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007ffc:	693b      	ldr	r3, [r7, #16]
 8007ffe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008000:	4b19      	ldr	r3, [pc, #100]	; (8008068 <xTaskRemoveFromEventList+0xb4>)
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	429a      	cmp	r2, r3
 8008006:	d903      	bls.n	8008010 <xTaskRemoveFromEventList+0x5c>
 8008008:	693b      	ldr	r3, [r7, #16]
 800800a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800800c:	4a16      	ldr	r2, [pc, #88]	; (8008068 <xTaskRemoveFromEventList+0xb4>)
 800800e:	6013      	str	r3, [r2, #0]
 8008010:	693b      	ldr	r3, [r7, #16]
 8008012:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008014:	4613      	mov	r3, r2
 8008016:	009b      	lsls	r3, r3, #2
 8008018:	4413      	add	r3, r2
 800801a:	009b      	lsls	r3, r3, #2
 800801c:	4a13      	ldr	r2, [pc, #76]	; (800806c <xTaskRemoveFromEventList+0xb8>)
 800801e:	441a      	add	r2, r3
 8008020:	693b      	ldr	r3, [r7, #16]
 8008022:	3304      	adds	r3, #4
 8008024:	4619      	mov	r1, r3
 8008026:	4610      	mov	r0, r2
 8008028:	f7fe fbe1 	bl	80067ee <vListInsertEnd>
 800802c:	e005      	b.n	800803a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800802e:	693b      	ldr	r3, [r7, #16]
 8008030:	3318      	adds	r3, #24
 8008032:	4619      	mov	r1, r3
 8008034:	480e      	ldr	r0, [pc, #56]	; (8008070 <xTaskRemoveFromEventList+0xbc>)
 8008036:	f7fe fbda 	bl	80067ee <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800803a:	693b      	ldr	r3, [r7, #16]
 800803c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800803e:	4b0d      	ldr	r3, [pc, #52]	; (8008074 <xTaskRemoveFromEventList+0xc0>)
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008044:	429a      	cmp	r2, r3
 8008046:	d905      	bls.n	8008054 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008048:	2301      	movs	r3, #1
 800804a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800804c:	4b0a      	ldr	r3, [pc, #40]	; (8008078 <xTaskRemoveFromEventList+0xc4>)
 800804e:	2201      	movs	r2, #1
 8008050:	601a      	str	r2, [r3, #0]
 8008052:	e001      	b.n	8008058 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8008054:	2300      	movs	r3, #0
 8008056:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008058:	697b      	ldr	r3, [r7, #20]
}
 800805a:	4618      	mov	r0, r3
 800805c:	3718      	adds	r7, #24
 800805e:	46bd      	mov	sp, r7
 8008060:	bd80      	pop	{r7, pc}
 8008062:	bf00      	nop
 8008064:	200014d0 	.word	0x200014d0
 8008068:	200014b0 	.word	0x200014b0
 800806c:	20000fd8 	.word	0x20000fd8
 8008070:	20001468 	.word	0x20001468
 8008074:	20000fd4 	.word	0x20000fd4
 8008078:	200014bc 	.word	0x200014bc

0800807c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800807c:	b480      	push	{r7}
 800807e:	b083      	sub	sp, #12
 8008080:	af00      	add	r7, sp, #0
 8008082:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008084:	4b06      	ldr	r3, [pc, #24]	; (80080a0 <vTaskInternalSetTimeOutState+0x24>)
 8008086:	681a      	ldr	r2, [r3, #0]
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800808c:	4b05      	ldr	r3, [pc, #20]	; (80080a4 <vTaskInternalSetTimeOutState+0x28>)
 800808e:	681a      	ldr	r2, [r3, #0]
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	605a      	str	r2, [r3, #4]
}
 8008094:	bf00      	nop
 8008096:	370c      	adds	r7, #12
 8008098:	46bd      	mov	sp, r7
 800809a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800809e:	4770      	bx	lr
 80080a0:	200014c0 	.word	0x200014c0
 80080a4:	200014ac 	.word	0x200014ac

080080a8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80080a8:	b580      	push	{r7, lr}
 80080aa:	b088      	sub	sp, #32
 80080ac:	af00      	add	r7, sp, #0
 80080ae:	6078      	str	r0, [r7, #4]
 80080b0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d10a      	bne.n	80080ce <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80080b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080bc:	f383 8811 	msr	BASEPRI, r3
 80080c0:	f3bf 8f6f 	isb	sy
 80080c4:	f3bf 8f4f 	dsb	sy
 80080c8:	613b      	str	r3, [r7, #16]
}
 80080ca:	bf00      	nop
 80080cc:	e7fe      	b.n	80080cc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80080ce:	683b      	ldr	r3, [r7, #0]
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d10a      	bne.n	80080ea <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80080d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080d8:	f383 8811 	msr	BASEPRI, r3
 80080dc:	f3bf 8f6f 	isb	sy
 80080e0:	f3bf 8f4f 	dsb	sy
 80080e4:	60fb      	str	r3, [r7, #12]
}
 80080e6:	bf00      	nop
 80080e8:	e7fe      	b.n	80080e8 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80080ea:	f000 ff7b 	bl	8008fe4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80080ee:	4b1d      	ldr	r3, [pc, #116]	; (8008164 <xTaskCheckForTimeOut+0xbc>)
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	685b      	ldr	r3, [r3, #4]
 80080f8:	69ba      	ldr	r2, [r7, #24]
 80080fa:	1ad3      	subs	r3, r2, r3
 80080fc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80080fe:	683b      	ldr	r3, [r7, #0]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008106:	d102      	bne.n	800810e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008108:	2300      	movs	r3, #0
 800810a:	61fb      	str	r3, [r7, #28]
 800810c:	e023      	b.n	8008156 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	681a      	ldr	r2, [r3, #0]
 8008112:	4b15      	ldr	r3, [pc, #84]	; (8008168 <xTaskCheckForTimeOut+0xc0>)
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	429a      	cmp	r2, r3
 8008118:	d007      	beq.n	800812a <xTaskCheckForTimeOut+0x82>
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	685b      	ldr	r3, [r3, #4]
 800811e:	69ba      	ldr	r2, [r7, #24]
 8008120:	429a      	cmp	r2, r3
 8008122:	d302      	bcc.n	800812a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008124:	2301      	movs	r3, #1
 8008126:	61fb      	str	r3, [r7, #28]
 8008128:	e015      	b.n	8008156 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800812a:	683b      	ldr	r3, [r7, #0]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	697a      	ldr	r2, [r7, #20]
 8008130:	429a      	cmp	r2, r3
 8008132:	d20b      	bcs.n	800814c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008134:	683b      	ldr	r3, [r7, #0]
 8008136:	681a      	ldr	r2, [r3, #0]
 8008138:	697b      	ldr	r3, [r7, #20]
 800813a:	1ad2      	subs	r2, r2, r3
 800813c:	683b      	ldr	r3, [r7, #0]
 800813e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008140:	6878      	ldr	r0, [r7, #4]
 8008142:	f7ff ff9b 	bl	800807c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008146:	2300      	movs	r3, #0
 8008148:	61fb      	str	r3, [r7, #28]
 800814a:	e004      	b.n	8008156 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800814c:	683b      	ldr	r3, [r7, #0]
 800814e:	2200      	movs	r2, #0
 8008150:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008152:	2301      	movs	r3, #1
 8008154:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008156:	f000 ff75 	bl	8009044 <vPortExitCritical>

	return xReturn;
 800815a:	69fb      	ldr	r3, [r7, #28]
}
 800815c:	4618      	mov	r0, r3
 800815e:	3720      	adds	r7, #32
 8008160:	46bd      	mov	sp, r7
 8008162:	bd80      	pop	{r7, pc}
 8008164:	200014ac 	.word	0x200014ac
 8008168:	200014c0 	.word	0x200014c0

0800816c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800816c:	b480      	push	{r7}
 800816e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008170:	4b03      	ldr	r3, [pc, #12]	; (8008180 <vTaskMissedYield+0x14>)
 8008172:	2201      	movs	r2, #1
 8008174:	601a      	str	r2, [r3, #0]
}
 8008176:	bf00      	nop
 8008178:	46bd      	mov	sp, r7
 800817a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800817e:	4770      	bx	lr
 8008180:	200014bc 	.word	0x200014bc

08008184 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008184:	b580      	push	{r7, lr}
 8008186:	b082      	sub	sp, #8
 8008188:	af00      	add	r7, sp, #0
 800818a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800818c:	f000 f852 	bl	8008234 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008190:	4b06      	ldr	r3, [pc, #24]	; (80081ac <prvIdleTask+0x28>)
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	2b01      	cmp	r3, #1
 8008196:	d9f9      	bls.n	800818c <prvIdleTask+0x8>
			{
				taskYIELD();
 8008198:	4b05      	ldr	r3, [pc, #20]	; (80081b0 <prvIdleTask+0x2c>)
 800819a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800819e:	601a      	str	r2, [r3, #0]
 80081a0:	f3bf 8f4f 	dsb	sy
 80081a4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80081a8:	e7f0      	b.n	800818c <prvIdleTask+0x8>
 80081aa:	bf00      	nop
 80081ac:	20000fd8 	.word	0x20000fd8
 80081b0:	e000ed04 	.word	0xe000ed04

080081b4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80081b4:	b580      	push	{r7, lr}
 80081b6:	b082      	sub	sp, #8
 80081b8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80081ba:	2300      	movs	r3, #0
 80081bc:	607b      	str	r3, [r7, #4]
 80081be:	e00c      	b.n	80081da <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80081c0:	687a      	ldr	r2, [r7, #4]
 80081c2:	4613      	mov	r3, r2
 80081c4:	009b      	lsls	r3, r3, #2
 80081c6:	4413      	add	r3, r2
 80081c8:	009b      	lsls	r3, r3, #2
 80081ca:	4a12      	ldr	r2, [pc, #72]	; (8008214 <prvInitialiseTaskLists+0x60>)
 80081cc:	4413      	add	r3, r2
 80081ce:	4618      	mov	r0, r3
 80081d0:	f7fe fae0 	bl	8006794 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	3301      	adds	r3, #1
 80081d8:	607b      	str	r3, [r7, #4]
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	2b37      	cmp	r3, #55	; 0x37
 80081de:	d9ef      	bls.n	80081c0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80081e0:	480d      	ldr	r0, [pc, #52]	; (8008218 <prvInitialiseTaskLists+0x64>)
 80081e2:	f7fe fad7 	bl	8006794 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80081e6:	480d      	ldr	r0, [pc, #52]	; (800821c <prvInitialiseTaskLists+0x68>)
 80081e8:	f7fe fad4 	bl	8006794 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80081ec:	480c      	ldr	r0, [pc, #48]	; (8008220 <prvInitialiseTaskLists+0x6c>)
 80081ee:	f7fe fad1 	bl	8006794 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80081f2:	480c      	ldr	r0, [pc, #48]	; (8008224 <prvInitialiseTaskLists+0x70>)
 80081f4:	f7fe face 	bl	8006794 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80081f8:	480b      	ldr	r0, [pc, #44]	; (8008228 <prvInitialiseTaskLists+0x74>)
 80081fa:	f7fe facb 	bl	8006794 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80081fe:	4b0b      	ldr	r3, [pc, #44]	; (800822c <prvInitialiseTaskLists+0x78>)
 8008200:	4a05      	ldr	r2, [pc, #20]	; (8008218 <prvInitialiseTaskLists+0x64>)
 8008202:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008204:	4b0a      	ldr	r3, [pc, #40]	; (8008230 <prvInitialiseTaskLists+0x7c>)
 8008206:	4a05      	ldr	r2, [pc, #20]	; (800821c <prvInitialiseTaskLists+0x68>)
 8008208:	601a      	str	r2, [r3, #0]
}
 800820a:	bf00      	nop
 800820c:	3708      	adds	r7, #8
 800820e:	46bd      	mov	sp, r7
 8008210:	bd80      	pop	{r7, pc}
 8008212:	bf00      	nop
 8008214:	20000fd8 	.word	0x20000fd8
 8008218:	20001438 	.word	0x20001438
 800821c:	2000144c 	.word	0x2000144c
 8008220:	20001468 	.word	0x20001468
 8008224:	2000147c 	.word	0x2000147c
 8008228:	20001494 	.word	0x20001494
 800822c:	20001460 	.word	0x20001460
 8008230:	20001464 	.word	0x20001464

08008234 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008234:	b580      	push	{r7, lr}
 8008236:	b082      	sub	sp, #8
 8008238:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800823a:	e019      	b.n	8008270 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800823c:	f000 fed2 	bl	8008fe4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008240:	4b10      	ldr	r3, [pc, #64]	; (8008284 <prvCheckTasksWaitingTermination+0x50>)
 8008242:	68db      	ldr	r3, [r3, #12]
 8008244:	68db      	ldr	r3, [r3, #12]
 8008246:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	3304      	adds	r3, #4
 800824c:	4618      	mov	r0, r3
 800824e:	f7fe fb2b 	bl	80068a8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008252:	4b0d      	ldr	r3, [pc, #52]	; (8008288 <prvCheckTasksWaitingTermination+0x54>)
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	3b01      	subs	r3, #1
 8008258:	4a0b      	ldr	r2, [pc, #44]	; (8008288 <prvCheckTasksWaitingTermination+0x54>)
 800825a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800825c:	4b0b      	ldr	r3, [pc, #44]	; (800828c <prvCheckTasksWaitingTermination+0x58>)
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	3b01      	subs	r3, #1
 8008262:	4a0a      	ldr	r2, [pc, #40]	; (800828c <prvCheckTasksWaitingTermination+0x58>)
 8008264:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008266:	f000 feed 	bl	8009044 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800826a:	6878      	ldr	r0, [r7, #4]
 800826c:	f000 f810 	bl	8008290 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008270:	4b06      	ldr	r3, [pc, #24]	; (800828c <prvCheckTasksWaitingTermination+0x58>)
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	2b00      	cmp	r3, #0
 8008276:	d1e1      	bne.n	800823c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008278:	bf00      	nop
 800827a:	bf00      	nop
 800827c:	3708      	adds	r7, #8
 800827e:	46bd      	mov	sp, r7
 8008280:	bd80      	pop	{r7, pc}
 8008282:	bf00      	nop
 8008284:	2000147c 	.word	0x2000147c
 8008288:	200014a8 	.word	0x200014a8
 800828c:	20001490 	.word	0x20001490

08008290 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008290:	b580      	push	{r7, lr}
 8008292:	b084      	sub	sp, #16
 8008294:	af00      	add	r7, sp, #0
 8008296:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	3354      	adds	r3, #84	; 0x54
 800829c:	4618      	mov	r0, r3
 800829e:	f001 fbcd 	bl	8009a3c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d108      	bne.n	80082be <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082b0:	4618      	mov	r0, r3
 80082b2:	f001 f885 	bl	80093c0 <vPortFree>
				vPortFree( pxTCB );
 80082b6:	6878      	ldr	r0, [r7, #4]
 80082b8:	f001 f882 	bl	80093c0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80082bc:	e018      	b.n	80082f0 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 80082c4:	2b01      	cmp	r3, #1
 80082c6:	d103      	bne.n	80082d0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80082c8:	6878      	ldr	r0, [r7, #4]
 80082ca:	f001 f879 	bl	80093c0 <vPortFree>
	}
 80082ce:	e00f      	b.n	80082f0 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 80082d6:	2b02      	cmp	r3, #2
 80082d8:	d00a      	beq.n	80082f0 <prvDeleteTCB+0x60>
	__asm volatile
 80082da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082de:	f383 8811 	msr	BASEPRI, r3
 80082e2:	f3bf 8f6f 	isb	sy
 80082e6:	f3bf 8f4f 	dsb	sy
 80082ea:	60fb      	str	r3, [r7, #12]
}
 80082ec:	bf00      	nop
 80082ee:	e7fe      	b.n	80082ee <prvDeleteTCB+0x5e>
	}
 80082f0:	bf00      	nop
 80082f2:	3710      	adds	r7, #16
 80082f4:	46bd      	mov	sp, r7
 80082f6:	bd80      	pop	{r7, pc}

080082f8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80082f8:	b480      	push	{r7}
 80082fa:	b083      	sub	sp, #12
 80082fc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80082fe:	4b0c      	ldr	r3, [pc, #48]	; (8008330 <prvResetNextTaskUnblockTime+0x38>)
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	2b00      	cmp	r3, #0
 8008306:	d104      	bne.n	8008312 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008308:	4b0a      	ldr	r3, [pc, #40]	; (8008334 <prvResetNextTaskUnblockTime+0x3c>)
 800830a:	f04f 32ff 	mov.w	r2, #4294967295
 800830e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008310:	e008      	b.n	8008324 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008312:	4b07      	ldr	r3, [pc, #28]	; (8008330 <prvResetNextTaskUnblockTime+0x38>)
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	68db      	ldr	r3, [r3, #12]
 8008318:	68db      	ldr	r3, [r3, #12]
 800831a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	685b      	ldr	r3, [r3, #4]
 8008320:	4a04      	ldr	r2, [pc, #16]	; (8008334 <prvResetNextTaskUnblockTime+0x3c>)
 8008322:	6013      	str	r3, [r2, #0]
}
 8008324:	bf00      	nop
 8008326:	370c      	adds	r7, #12
 8008328:	46bd      	mov	sp, r7
 800832a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800832e:	4770      	bx	lr
 8008330:	20001460 	.word	0x20001460
 8008334:	200014c8 	.word	0x200014c8

08008338 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008338:	b480      	push	{r7}
 800833a:	b083      	sub	sp, #12
 800833c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800833e:	4b0b      	ldr	r3, [pc, #44]	; (800836c <xTaskGetSchedulerState+0x34>)
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	2b00      	cmp	r3, #0
 8008344:	d102      	bne.n	800834c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008346:	2301      	movs	r3, #1
 8008348:	607b      	str	r3, [r7, #4]
 800834a:	e008      	b.n	800835e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800834c:	4b08      	ldr	r3, [pc, #32]	; (8008370 <xTaskGetSchedulerState+0x38>)
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	2b00      	cmp	r3, #0
 8008352:	d102      	bne.n	800835a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008354:	2302      	movs	r3, #2
 8008356:	607b      	str	r3, [r7, #4]
 8008358:	e001      	b.n	800835e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800835a:	2300      	movs	r3, #0
 800835c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800835e:	687b      	ldr	r3, [r7, #4]
	}
 8008360:	4618      	mov	r0, r3
 8008362:	370c      	adds	r7, #12
 8008364:	46bd      	mov	sp, r7
 8008366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800836a:	4770      	bx	lr
 800836c:	200014b4 	.word	0x200014b4
 8008370:	200014d0 	.word	0x200014d0

08008374 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8008374:	b580      	push	{r7, lr}
 8008376:	b084      	sub	sp, #16
 8008378:	af00      	add	r7, sp, #0
 800837a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8008380:	2300      	movs	r3, #0
 8008382:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	2b00      	cmp	r3, #0
 8008388:	d051      	beq.n	800842e <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800838a:	68bb      	ldr	r3, [r7, #8]
 800838c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800838e:	4b2a      	ldr	r3, [pc, #168]	; (8008438 <xTaskPriorityInherit+0xc4>)
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008394:	429a      	cmp	r2, r3
 8008396:	d241      	bcs.n	800841c <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008398:	68bb      	ldr	r3, [r7, #8]
 800839a:	699b      	ldr	r3, [r3, #24]
 800839c:	2b00      	cmp	r3, #0
 800839e:	db06      	blt.n	80083ae <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80083a0:	4b25      	ldr	r3, [pc, #148]	; (8008438 <xTaskPriorityInherit+0xc4>)
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083a6:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80083aa:	68bb      	ldr	r3, [r7, #8]
 80083ac:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80083ae:	68bb      	ldr	r3, [r7, #8]
 80083b0:	6959      	ldr	r1, [r3, #20]
 80083b2:	68bb      	ldr	r3, [r7, #8]
 80083b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80083b6:	4613      	mov	r3, r2
 80083b8:	009b      	lsls	r3, r3, #2
 80083ba:	4413      	add	r3, r2
 80083bc:	009b      	lsls	r3, r3, #2
 80083be:	4a1f      	ldr	r2, [pc, #124]	; (800843c <xTaskPriorityInherit+0xc8>)
 80083c0:	4413      	add	r3, r2
 80083c2:	4299      	cmp	r1, r3
 80083c4:	d122      	bne.n	800840c <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80083c6:	68bb      	ldr	r3, [r7, #8]
 80083c8:	3304      	adds	r3, #4
 80083ca:	4618      	mov	r0, r3
 80083cc:	f7fe fa6c 	bl	80068a8 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80083d0:	4b19      	ldr	r3, [pc, #100]	; (8008438 <xTaskPriorityInherit+0xc4>)
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80083d6:	68bb      	ldr	r3, [r7, #8]
 80083d8:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80083da:	68bb      	ldr	r3, [r7, #8]
 80083dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80083de:	4b18      	ldr	r3, [pc, #96]	; (8008440 <xTaskPriorityInherit+0xcc>)
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	429a      	cmp	r2, r3
 80083e4:	d903      	bls.n	80083ee <xTaskPriorityInherit+0x7a>
 80083e6:	68bb      	ldr	r3, [r7, #8]
 80083e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083ea:	4a15      	ldr	r2, [pc, #84]	; (8008440 <xTaskPriorityInherit+0xcc>)
 80083ec:	6013      	str	r3, [r2, #0]
 80083ee:	68bb      	ldr	r3, [r7, #8]
 80083f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80083f2:	4613      	mov	r3, r2
 80083f4:	009b      	lsls	r3, r3, #2
 80083f6:	4413      	add	r3, r2
 80083f8:	009b      	lsls	r3, r3, #2
 80083fa:	4a10      	ldr	r2, [pc, #64]	; (800843c <xTaskPriorityInherit+0xc8>)
 80083fc:	441a      	add	r2, r3
 80083fe:	68bb      	ldr	r3, [r7, #8]
 8008400:	3304      	adds	r3, #4
 8008402:	4619      	mov	r1, r3
 8008404:	4610      	mov	r0, r2
 8008406:	f7fe f9f2 	bl	80067ee <vListInsertEnd>
 800840a:	e004      	b.n	8008416 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800840c:	4b0a      	ldr	r3, [pc, #40]	; (8008438 <xTaskPriorityInherit+0xc4>)
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008412:	68bb      	ldr	r3, [r7, #8]
 8008414:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8008416:	2301      	movs	r3, #1
 8008418:	60fb      	str	r3, [r7, #12]
 800841a:	e008      	b.n	800842e <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800841c:	68bb      	ldr	r3, [r7, #8]
 800841e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008420:	4b05      	ldr	r3, [pc, #20]	; (8008438 <xTaskPriorityInherit+0xc4>)
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008426:	429a      	cmp	r2, r3
 8008428:	d201      	bcs.n	800842e <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800842a:	2301      	movs	r3, #1
 800842c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800842e:	68fb      	ldr	r3, [r7, #12]
	}
 8008430:	4618      	mov	r0, r3
 8008432:	3710      	adds	r7, #16
 8008434:	46bd      	mov	sp, r7
 8008436:	bd80      	pop	{r7, pc}
 8008438:	20000fd4 	.word	0x20000fd4
 800843c:	20000fd8 	.word	0x20000fd8
 8008440:	200014b0 	.word	0x200014b0

08008444 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008444:	b580      	push	{r7, lr}
 8008446:	b086      	sub	sp, #24
 8008448:	af00      	add	r7, sp, #0
 800844a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008450:	2300      	movs	r3, #0
 8008452:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	2b00      	cmp	r3, #0
 8008458:	d056      	beq.n	8008508 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800845a:	4b2e      	ldr	r3, [pc, #184]	; (8008514 <xTaskPriorityDisinherit+0xd0>)
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	693a      	ldr	r2, [r7, #16]
 8008460:	429a      	cmp	r2, r3
 8008462:	d00a      	beq.n	800847a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8008464:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008468:	f383 8811 	msr	BASEPRI, r3
 800846c:	f3bf 8f6f 	isb	sy
 8008470:	f3bf 8f4f 	dsb	sy
 8008474:	60fb      	str	r3, [r7, #12]
}
 8008476:	bf00      	nop
 8008478:	e7fe      	b.n	8008478 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800847a:	693b      	ldr	r3, [r7, #16]
 800847c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800847e:	2b00      	cmp	r3, #0
 8008480:	d10a      	bne.n	8008498 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8008482:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008486:	f383 8811 	msr	BASEPRI, r3
 800848a:	f3bf 8f6f 	isb	sy
 800848e:	f3bf 8f4f 	dsb	sy
 8008492:	60bb      	str	r3, [r7, #8]
}
 8008494:	bf00      	nop
 8008496:	e7fe      	b.n	8008496 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8008498:	693b      	ldr	r3, [r7, #16]
 800849a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800849c:	1e5a      	subs	r2, r3, #1
 800849e:	693b      	ldr	r3, [r7, #16]
 80084a0:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80084a2:	693b      	ldr	r3, [r7, #16]
 80084a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80084a6:	693b      	ldr	r3, [r7, #16]
 80084a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80084aa:	429a      	cmp	r2, r3
 80084ac:	d02c      	beq.n	8008508 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80084ae:	693b      	ldr	r3, [r7, #16]
 80084b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d128      	bne.n	8008508 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80084b6:	693b      	ldr	r3, [r7, #16]
 80084b8:	3304      	adds	r3, #4
 80084ba:	4618      	mov	r0, r3
 80084bc:	f7fe f9f4 	bl	80068a8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80084c0:	693b      	ldr	r3, [r7, #16]
 80084c2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80084c4:	693b      	ldr	r3, [r7, #16]
 80084c6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80084c8:	693b      	ldr	r3, [r7, #16]
 80084ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084cc:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80084d0:	693b      	ldr	r3, [r7, #16]
 80084d2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80084d4:	693b      	ldr	r3, [r7, #16]
 80084d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80084d8:	4b0f      	ldr	r3, [pc, #60]	; (8008518 <xTaskPriorityDisinherit+0xd4>)
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	429a      	cmp	r2, r3
 80084de:	d903      	bls.n	80084e8 <xTaskPriorityDisinherit+0xa4>
 80084e0:	693b      	ldr	r3, [r7, #16]
 80084e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084e4:	4a0c      	ldr	r2, [pc, #48]	; (8008518 <xTaskPriorityDisinherit+0xd4>)
 80084e6:	6013      	str	r3, [r2, #0]
 80084e8:	693b      	ldr	r3, [r7, #16]
 80084ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80084ec:	4613      	mov	r3, r2
 80084ee:	009b      	lsls	r3, r3, #2
 80084f0:	4413      	add	r3, r2
 80084f2:	009b      	lsls	r3, r3, #2
 80084f4:	4a09      	ldr	r2, [pc, #36]	; (800851c <xTaskPriorityDisinherit+0xd8>)
 80084f6:	441a      	add	r2, r3
 80084f8:	693b      	ldr	r3, [r7, #16]
 80084fa:	3304      	adds	r3, #4
 80084fc:	4619      	mov	r1, r3
 80084fe:	4610      	mov	r0, r2
 8008500:	f7fe f975 	bl	80067ee <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008504:	2301      	movs	r3, #1
 8008506:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008508:	697b      	ldr	r3, [r7, #20]
	}
 800850a:	4618      	mov	r0, r3
 800850c:	3718      	adds	r7, #24
 800850e:	46bd      	mov	sp, r7
 8008510:	bd80      	pop	{r7, pc}
 8008512:	bf00      	nop
 8008514:	20000fd4 	.word	0x20000fd4
 8008518:	200014b0 	.word	0x200014b0
 800851c:	20000fd8 	.word	0x20000fd8

08008520 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8008520:	b580      	push	{r7, lr}
 8008522:	b088      	sub	sp, #32
 8008524:	af00      	add	r7, sp, #0
 8008526:	6078      	str	r0, [r7, #4]
 8008528:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800852e:	2301      	movs	r3, #1
 8008530:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	2b00      	cmp	r3, #0
 8008536:	d06a      	beq.n	800860e <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8008538:	69bb      	ldr	r3, [r7, #24]
 800853a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800853c:	2b00      	cmp	r3, #0
 800853e:	d10a      	bne.n	8008556 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8008540:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008544:	f383 8811 	msr	BASEPRI, r3
 8008548:	f3bf 8f6f 	isb	sy
 800854c:	f3bf 8f4f 	dsb	sy
 8008550:	60fb      	str	r3, [r7, #12]
}
 8008552:	bf00      	nop
 8008554:	e7fe      	b.n	8008554 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8008556:	69bb      	ldr	r3, [r7, #24]
 8008558:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800855a:	683a      	ldr	r2, [r7, #0]
 800855c:	429a      	cmp	r2, r3
 800855e:	d902      	bls.n	8008566 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8008560:	683b      	ldr	r3, [r7, #0]
 8008562:	61fb      	str	r3, [r7, #28]
 8008564:	e002      	b.n	800856c <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8008566:	69bb      	ldr	r3, [r7, #24]
 8008568:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800856a:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800856c:	69bb      	ldr	r3, [r7, #24]
 800856e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008570:	69fa      	ldr	r2, [r7, #28]
 8008572:	429a      	cmp	r2, r3
 8008574:	d04b      	beq.n	800860e <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8008576:	69bb      	ldr	r3, [r7, #24]
 8008578:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800857a:	697a      	ldr	r2, [r7, #20]
 800857c:	429a      	cmp	r2, r3
 800857e:	d146      	bne.n	800860e <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8008580:	4b25      	ldr	r3, [pc, #148]	; (8008618 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	69ba      	ldr	r2, [r7, #24]
 8008586:	429a      	cmp	r2, r3
 8008588:	d10a      	bne.n	80085a0 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800858a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800858e:	f383 8811 	msr	BASEPRI, r3
 8008592:	f3bf 8f6f 	isb	sy
 8008596:	f3bf 8f4f 	dsb	sy
 800859a:	60bb      	str	r3, [r7, #8]
}
 800859c:	bf00      	nop
 800859e:	e7fe      	b.n	800859e <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80085a0:	69bb      	ldr	r3, [r7, #24]
 80085a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085a4:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80085a6:	69bb      	ldr	r3, [r7, #24]
 80085a8:	69fa      	ldr	r2, [r7, #28]
 80085aa:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80085ac:	69bb      	ldr	r3, [r7, #24]
 80085ae:	699b      	ldr	r3, [r3, #24]
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	db04      	blt.n	80085be <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80085b4:	69fb      	ldr	r3, [r7, #28]
 80085b6:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80085ba:	69bb      	ldr	r3, [r7, #24]
 80085bc:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80085be:	69bb      	ldr	r3, [r7, #24]
 80085c0:	6959      	ldr	r1, [r3, #20]
 80085c2:	693a      	ldr	r2, [r7, #16]
 80085c4:	4613      	mov	r3, r2
 80085c6:	009b      	lsls	r3, r3, #2
 80085c8:	4413      	add	r3, r2
 80085ca:	009b      	lsls	r3, r3, #2
 80085cc:	4a13      	ldr	r2, [pc, #76]	; (800861c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80085ce:	4413      	add	r3, r2
 80085d0:	4299      	cmp	r1, r3
 80085d2:	d11c      	bne.n	800860e <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80085d4:	69bb      	ldr	r3, [r7, #24]
 80085d6:	3304      	adds	r3, #4
 80085d8:	4618      	mov	r0, r3
 80085da:	f7fe f965 	bl	80068a8 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80085de:	69bb      	ldr	r3, [r7, #24]
 80085e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80085e2:	4b0f      	ldr	r3, [pc, #60]	; (8008620 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	429a      	cmp	r2, r3
 80085e8:	d903      	bls.n	80085f2 <vTaskPriorityDisinheritAfterTimeout+0xd2>
 80085ea:	69bb      	ldr	r3, [r7, #24]
 80085ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085ee:	4a0c      	ldr	r2, [pc, #48]	; (8008620 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80085f0:	6013      	str	r3, [r2, #0]
 80085f2:	69bb      	ldr	r3, [r7, #24]
 80085f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80085f6:	4613      	mov	r3, r2
 80085f8:	009b      	lsls	r3, r3, #2
 80085fa:	4413      	add	r3, r2
 80085fc:	009b      	lsls	r3, r3, #2
 80085fe:	4a07      	ldr	r2, [pc, #28]	; (800861c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8008600:	441a      	add	r2, r3
 8008602:	69bb      	ldr	r3, [r7, #24]
 8008604:	3304      	adds	r3, #4
 8008606:	4619      	mov	r1, r3
 8008608:	4610      	mov	r0, r2
 800860a:	f7fe f8f0 	bl	80067ee <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800860e:	bf00      	nop
 8008610:	3720      	adds	r7, #32
 8008612:	46bd      	mov	sp, r7
 8008614:	bd80      	pop	{r7, pc}
 8008616:	bf00      	nop
 8008618:	20000fd4 	.word	0x20000fd4
 800861c:	20000fd8 	.word	0x20000fd8
 8008620:	200014b0 	.word	0x200014b0

08008624 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8008624:	b480      	push	{r7}
 8008626:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8008628:	4b07      	ldr	r3, [pc, #28]	; (8008648 <pvTaskIncrementMutexHeldCount+0x24>)
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	2b00      	cmp	r3, #0
 800862e:	d004      	beq.n	800863a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8008630:	4b05      	ldr	r3, [pc, #20]	; (8008648 <pvTaskIncrementMutexHeldCount+0x24>)
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008636:	3201      	adds	r2, #1
 8008638:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800863a:	4b03      	ldr	r3, [pc, #12]	; (8008648 <pvTaskIncrementMutexHeldCount+0x24>)
 800863c:	681b      	ldr	r3, [r3, #0]
	}
 800863e:	4618      	mov	r0, r3
 8008640:	46bd      	mov	sp, r7
 8008642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008646:	4770      	bx	lr
 8008648:	20000fd4 	.word	0x20000fd4

0800864c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800864c:	b580      	push	{r7, lr}
 800864e:	b084      	sub	sp, #16
 8008650:	af00      	add	r7, sp, #0
 8008652:	6078      	str	r0, [r7, #4]
 8008654:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008656:	4b21      	ldr	r3, [pc, #132]	; (80086dc <prvAddCurrentTaskToDelayedList+0x90>)
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800865c:	4b20      	ldr	r3, [pc, #128]	; (80086e0 <prvAddCurrentTaskToDelayedList+0x94>)
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	3304      	adds	r3, #4
 8008662:	4618      	mov	r0, r3
 8008664:	f7fe f920 	bl	80068a8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800866e:	d10a      	bne.n	8008686 <prvAddCurrentTaskToDelayedList+0x3a>
 8008670:	683b      	ldr	r3, [r7, #0]
 8008672:	2b00      	cmp	r3, #0
 8008674:	d007      	beq.n	8008686 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008676:	4b1a      	ldr	r3, [pc, #104]	; (80086e0 <prvAddCurrentTaskToDelayedList+0x94>)
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	3304      	adds	r3, #4
 800867c:	4619      	mov	r1, r3
 800867e:	4819      	ldr	r0, [pc, #100]	; (80086e4 <prvAddCurrentTaskToDelayedList+0x98>)
 8008680:	f7fe f8b5 	bl	80067ee <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008684:	e026      	b.n	80086d4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008686:	68fa      	ldr	r2, [r7, #12]
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	4413      	add	r3, r2
 800868c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800868e:	4b14      	ldr	r3, [pc, #80]	; (80086e0 <prvAddCurrentTaskToDelayedList+0x94>)
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	68ba      	ldr	r2, [r7, #8]
 8008694:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008696:	68ba      	ldr	r2, [r7, #8]
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	429a      	cmp	r2, r3
 800869c:	d209      	bcs.n	80086b2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800869e:	4b12      	ldr	r3, [pc, #72]	; (80086e8 <prvAddCurrentTaskToDelayedList+0x9c>)
 80086a0:	681a      	ldr	r2, [r3, #0]
 80086a2:	4b0f      	ldr	r3, [pc, #60]	; (80086e0 <prvAddCurrentTaskToDelayedList+0x94>)
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	3304      	adds	r3, #4
 80086a8:	4619      	mov	r1, r3
 80086aa:	4610      	mov	r0, r2
 80086ac:	f7fe f8c3 	bl	8006836 <vListInsert>
}
 80086b0:	e010      	b.n	80086d4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80086b2:	4b0e      	ldr	r3, [pc, #56]	; (80086ec <prvAddCurrentTaskToDelayedList+0xa0>)
 80086b4:	681a      	ldr	r2, [r3, #0]
 80086b6:	4b0a      	ldr	r3, [pc, #40]	; (80086e0 <prvAddCurrentTaskToDelayedList+0x94>)
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	3304      	adds	r3, #4
 80086bc:	4619      	mov	r1, r3
 80086be:	4610      	mov	r0, r2
 80086c0:	f7fe f8b9 	bl	8006836 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80086c4:	4b0a      	ldr	r3, [pc, #40]	; (80086f0 <prvAddCurrentTaskToDelayedList+0xa4>)
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	68ba      	ldr	r2, [r7, #8]
 80086ca:	429a      	cmp	r2, r3
 80086cc:	d202      	bcs.n	80086d4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80086ce:	4a08      	ldr	r2, [pc, #32]	; (80086f0 <prvAddCurrentTaskToDelayedList+0xa4>)
 80086d0:	68bb      	ldr	r3, [r7, #8]
 80086d2:	6013      	str	r3, [r2, #0]
}
 80086d4:	bf00      	nop
 80086d6:	3710      	adds	r7, #16
 80086d8:	46bd      	mov	sp, r7
 80086da:	bd80      	pop	{r7, pc}
 80086dc:	200014ac 	.word	0x200014ac
 80086e0:	20000fd4 	.word	0x20000fd4
 80086e4:	20001494 	.word	0x20001494
 80086e8:	20001464 	.word	0x20001464
 80086ec:	20001460 	.word	0x20001460
 80086f0:	200014c8 	.word	0x200014c8

080086f4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80086f4:	b580      	push	{r7, lr}
 80086f6:	b08a      	sub	sp, #40	; 0x28
 80086f8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80086fa:	2300      	movs	r3, #0
 80086fc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80086fe:	f000 fb07 	bl	8008d10 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8008702:	4b1c      	ldr	r3, [pc, #112]	; (8008774 <xTimerCreateTimerTask+0x80>)
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	2b00      	cmp	r3, #0
 8008708:	d021      	beq.n	800874e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800870a:	2300      	movs	r3, #0
 800870c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800870e:	2300      	movs	r3, #0
 8008710:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8008712:	1d3a      	adds	r2, r7, #4
 8008714:	f107 0108 	add.w	r1, r7, #8
 8008718:	f107 030c 	add.w	r3, r7, #12
 800871c:	4618      	mov	r0, r3
 800871e:	f7fe f81f 	bl	8006760 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8008722:	6879      	ldr	r1, [r7, #4]
 8008724:	68bb      	ldr	r3, [r7, #8]
 8008726:	68fa      	ldr	r2, [r7, #12]
 8008728:	9202      	str	r2, [sp, #8]
 800872a:	9301      	str	r3, [sp, #4]
 800872c:	2302      	movs	r3, #2
 800872e:	9300      	str	r3, [sp, #0]
 8008730:	2300      	movs	r3, #0
 8008732:	460a      	mov	r2, r1
 8008734:	4910      	ldr	r1, [pc, #64]	; (8008778 <xTimerCreateTimerTask+0x84>)
 8008736:	4811      	ldr	r0, [pc, #68]	; (800877c <xTimerCreateTimerTask+0x88>)
 8008738:	f7fe ffb6 	bl	80076a8 <xTaskCreateStatic>
 800873c:	4603      	mov	r3, r0
 800873e:	4a10      	ldr	r2, [pc, #64]	; (8008780 <xTimerCreateTimerTask+0x8c>)
 8008740:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8008742:	4b0f      	ldr	r3, [pc, #60]	; (8008780 <xTimerCreateTimerTask+0x8c>)
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	2b00      	cmp	r3, #0
 8008748:	d001      	beq.n	800874e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800874a:	2301      	movs	r3, #1
 800874c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800874e:	697b      	ldr	r3, [r7, #20]
 8008750:	2b00      	cmp	r3, #0
 8008752:	d10a      	bne.n	800876a <xTimerCreateTimerTask+0x76>
	__asm volatile
 8008754:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008758:	f383 8811 	msr	BASEPRI, r3
 800875c:	f3bf 8f6f 	isb	sy
 8008760:	f3bf 8f4f 	dsb	sy
 8008764:	613b      	str	r3, [r7, #16]
}
 8008766:	bf00      	nop
 8008768:	e7fe      	b.n	8008768 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800876a:	697b      	ldr	r3, [r7, #20]
}
 800876c:	4618      	mov	r0, r3
 800876e:	3718      	adds	r7, #24
 8008770:	46bd      	mov	sp, r7
 8008772:	bd80      	pop	{r7, pc}
 8008774:	20001504 	.word	0x20001504
 8008778:	0800a650 	.word	0x0800a650
 800877c:	080088b9 	.word	0x080088b9
 8008780:	20001508 	.word	0x20001508

08008784 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008784:	b580      	push	{r7, lr}
 8008786:	b08a      	sub	sp, #40	; 0x28
 8008788:	af00      	add	r7, sp, #0
 800878a:	60f8      	str	r0, [r7, #12]
 800878c:	60b9      	str	r1, [r7, #8]
 800878e:	607a      	str	r2, [r7, #4]
 8008790:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8008792:	2300      	movs	r3, #0
 8008794:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	2b00      	cmp	r3, #0
 800879a:	d10a      	bne.n	80087b2 <xTimerGenericCommand+0x2e>
	__asm volatile
 800879c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087a0:	f383 8811 	msr	BASEPRI, r3
 80087a4:	f3bf 8f6f 	isb	sy
 80087a8:	f3bf 8f4f 	dsb	sy
 80087ac:	623b      	str	r3, [r7, #32]
}
 80087ae:	bf00      	nop
 80087b0:	e7fe      	b.n	80087b0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80087b2:	4b1a      	ldr	r3, [pc, #104]	; (800881c <xTimerGenericCommand+0x98>)
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d02a      	beq.n	8008810 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80087ba:	68bb      	ldr	r3, [r7, #8]
 80087bc:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80087c6:	68bb      	ldr	r3, [r7, #8]
 80087c8:	2b05      	cmp	r3, #5
 80087ca:	dc18      	bgt.n	80087fe <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80087cc:	f7ff fdb4 	bl	8008338 <xTaskGetSchedulerState>
 80087d0:	4603      	mov	r3, r0
 80087d2:	2b02      	cmp	r3, #2
 80087d4:	d109      	bne.n	80087ea <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80087d6:	4b11      	ldr	r3, [pc, #68]	; (800881c <xTimerGenericCommand+0x98>)
 80087d8:	6818      	ldr	r0, [r3, #0]
 80087da:	f107 0110 	add.w	r1, r7, #16
 80087de:	2300      	movs	r3, #0
 80087e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80087e2:	f7fe f9c9 	bl	8006b78 <xQueueGenericSend>
 80087e6:	6278      	str	r0, [r7, #36]	; 0x24
 80087e8:	e012      	b.n	8008810 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80087ea:	4b0c      	ldr	r3, [pc, #48]	; (800881c <xTimerGenericCommand+0x98>)
 80087ec:	6818      	ldr	r0, [r3, #0]
 80087ee:	f107 0110 	add.w	r1, r7, #16
 80087f2:	2300      	movs	r3, #0
 80087f4:	2200      	movs	r2, #0
 80087f6:	f7fe f9bf 	bl	8006b78 <xQueueGenericSend>
 80087fa:	6278      	str	r0, [r7, #36]	; 0x24
 80087fc:	e008      	b.n	8008810 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80087fe:	4b07      	ldr	r3, [pc, #28]	; (800881c <xTimerGenericCommand+0x98>)
 8008800:	6818      	ldr	r0, [r3, #0]
 8008802:	f107 0110 	add.w	r1, r7, #16
 8008806:	2300      	movs	r3, #0
 8008808:	683a      	ldr	r2, [r7, #0]
 800880a:	f7fe fab3 	bl	8006d74 <xQueueGenericSendFromISR>
 800880e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8008810:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008812:	4618      	mov	r0, r3
 8008814:	3728      	adds	r7, #40	; 0x28
 8008816:	46bd      	mov	sp, r7
 8008818:	bd80      	pop	{r7, pc}
 800881a:	bf00      	nop
 800881c:	20001504 	.word	0x20001504

08008820 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008820:	b580      	push	{r7, lr}
 8008822:	b088      	sub	sp, #32
 8008824:	af02      	add	r7, sp, #8
 8008826:	6078      	str	r0, [r7, #4]
 8008828:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800882a:	4b22      	ldr	r3, [pc, #136]	; (80088b4 <prvProcessExpiredTimer+0x94>)
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	68db      	ldr	r3, [r3, #12]
 8008830:	68db      	ldr	r3, [r3, #12]
 8008832:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008834:	697b      	ldr	r3, [r7, #20]
 8008836:	3304      	adds	r3, #4
 8008838:	4618      	mov	r0, r3
 800883a:	f7fe f835 	bl	80068a8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800883e:	697b      	ldr	r3, [r7, #20]
 8008840:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008844:	f003 0304 	and.w	r3, r3, #4
 8008848:	2b00      	cmp	r3, #0
 800884a:	d022      	beq.n	8008892 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800884c:	697b      	ldr	r3, [r7, #20]
 800884e:	699a      	ldr	r2, [r3, #24]
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	18d1      	adds	r1, r2, r3
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	683a      	ldr	r2, [r7, #0]
 8008858:	6978      	ldr	r0, [r7, #20]
 800885a:	f000 f8d1 	bl	8008a00 <prvInsertTimerInActiveList>
 800885e:	4603      	mov	r3, r0
 8008860:	2b00      	cmp	r3, #0
 8008862:	d01f      	beq.n	80088a4 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008864:	2300      	movs	r3, #0
 8008866:	9300      	str	r3, [sp, #0]
 8008868:	2300      	movs	r3, #0
 800886a:	687a      	ldr	r2, [r7, #4]
 800886c:	2100      	movs	r1, #0
 800886e:	6978      	ldr	r0, [r7, #20]
 8008870:	f7ff ff88 	bl	8008784 <xTimerGenericCommand>
 8008874:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8008876:	693b      	ldr	r3, [r7, #16]
 8008878:	2b00      	cmp	r3, #0
 800887a:	d113      	bne.n	80088a4 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800887c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008880:	f383 8811 	msr	BASEPRI, r3
 8008884:	f3bf 8f6f 	isb	sy
 8008888:	f3bf 8f4f 	dsb	sy
 800888c:	60fb      	str	r3, [r7, #12]
}
 800888e:	bf00      	nop
 8008890:	e7fe      	b.n	8008890 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008892:	697b      	ldr	r3, [r7, #20]
 8008894:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008898:	f023 0301 	bic.w	r3, r3, #1
 800889c:	b2da      	uxtb	r2, r3
 800889e:	697b      	ldr	r3, [r7, #20]
 80088a0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80088a4:	697b      	ldr	r3, [r7, #20]
 80088a6:	6a1b      	ldr	r3, [r3, #32]
 80088a8:	6978      	ldr	r0, [r7, #20]
 80088aa:	4798      	blx	r3
}
 80088ac:	bf00      	nop
 80088ae:	3718      	adds	r7, #24
 80088b0:	46bd      	mov	sp, r7
 80088b2:	bd80      	pop	{r7, pc}
 80088b4:	200014fc 	.word	0x200014fc

080088b8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80088b8:	b580      	push	{r7, lr}
 80088ba:	b084      	sub	sp, #16
 80088bc:	af00      	add	r7, sp, #0
 80088be:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80088c0:	f107 0308 	add.w	r3, r7, #8
 80088c4:	4618      	mov	r0, r3
 80088c6:	f000 f857 	bl	8008978 <prvGetNextExpireTime>
 80088ca:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80088cc:	68bb      	ldr	r3, [r7, #8]
 80088ce:	4619      	mov	r1, r3
 80088d0:	68f8      	ldr	r0, [r7, #12]
 80088d2:	f000 f803 	bl	80088dc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80088d6:	f000 f8d5 	bl	8008a84 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80088da:	e7f1      	b.n	80088c0 <prvTimerTask+0x8>

080088dc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80088dc:	b580      	push	{r7, lr}
 80088de:	b084      	sub	sp, #16
 80088e0:	af00      	add	r7, sp, #0
 80088e2:	6078      	str	r0, [r7, #4]
 80088e4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80088e6:	f7ff f93b 	bl	8007b60 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80088ea:	f107 0308 	add.w	r3, r7, #8
 80088ee:	4618      	mov	r0, r3
 80088f0:	f000 f866 	bl	80089c0 <prvSampleTimeNow>
 80088f4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80088f6:	68bb      	ldr	r3, [r7, #8]
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d130      	bne.n	800895e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80088fc:	683b      	ldr	r3, [r7, #0]
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d10a      	bne.n	8008918 <prvProcessTimerOrBlockTask+0x3c>
 8008902:	687a      	ldr	r2, [r7, #4]
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	429a      	cmp	r2, r3
 8008908:	d806      	bhi.n	8008918 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800890a:	f7ff f937 	bl	8007b7c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800890e:	68f9      	ldr	r1, [r7, #12]
 8008910:	6878      	ldr	r0, [r7, #4]
 8008912:	f7ff ff85 	bl	8008820 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8008916:	e024      	b.n	8008962 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8008918:	683b      	ldr	r3, [r7, #0]
 800891a:	2b00      	cmp	r3, #0
 800891c:	d008      	beq.n	8008930 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800891e:	4b13      	ldr	r3, [pc, #76]	; (800896c <prvProcessTimerOrBlockTask+0x90>)
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	2b00      	cmp	r3, #0
 8008926:	d101      	bne.n	800892c <prvProcessTimerOrBlockTask+0x50>
 8008928:	2301      	movs	r3, #1
 800892a:	e000      	b.n	800892e <prvProcessTimerOrBlockTask+0x52>
 800892c:	2300      	movs	r3, #0
 800892e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008930:	4b0f      	ldr	r3, [pc, #60]	; (8008970 <prvProcessTimerOrBlockTask+0x94>)
 8008932:	6818      	ldr	r0, [r3, #0]
 8008934:	687a      	ldr	r2, [r7, #4]
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	1ad3      	subs	r3, r2, r3
 800893a:	683a      	ldr	r2, [r7, #0]
 800893c:	4619      	mov	r1, r3
 800893e:	f7fe fe7f 	bl	8007640 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8008942:	f7ff f91b 	bl	8007b7c <xTaskResumeAll>
 8008946:	4603      	mov	r3, r0
 8008948:	2b00      	cmp	r3, #0
 800894a:	d10a      	bne.n	8008962 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800894c:	4b09      	ldr	r3, [pc, #36]	; (8008974 <prvProcessTimerOrBlockTask+0x98>)
 800894e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008952:	601a      	str	r2, [r3, #0]
 8008954:	f3bf 8f4f 	dsb	sy
 8008958:	f3bf 8f6f 	isb	sy
}
 800895c:	e001      	b.n	8008962 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800895e:	f7ff f90d 	bl	8007b7c <xTaskResumeAll>
}
 8008962:	bf00      	nop
 8008964:	3710      	adds	r7, #16
 8008966:	46bd      	mov	sp, r7
 8008968:	bd80      	pop	{r7, pc}
 800896a:	bf00      	nop
 800896c:	20001500 	.word	0x20001500
 8008970:	20001504 	.word	0x20001504
 8008974:	e000ed04 	.word	0xe000ed04

08008978 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008978:	b480      	push	{r7}
 800897a:	b085      	sub	sp, #20
 800897c:	af00      	add	r7, sp, #0
 800897e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008980:	4b0e      	ldr	r3, [pc, #56]	; (80089bc <prvGetNextExpireTime+0x44>)
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	2b00      	cmp	r3, #0
 8008988:	d101      	bne.n	800898e <prvGetNextExpireTime+0x16>
 800898a:	2201      	movs	r2, #1
 800898c:	e000      	b.n	8008990 <prvGetNextExpireTime+0x18>
 800898e:	2200      	movs	r2, #0
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	2b00      	cmp	r3, #0
 800899a:	d105      	bne.n	80089a8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800899c:	4b07      	ldr	r3, [pc, #28]	; (80089bc <prvGetNextExpireTime+0x44>)
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	68db      	ldr	r3, [r3, #12]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	60fb      	str	r3, [r7, #12]
 80089a6:	e001      	b.n	80089ac <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80089a8:	2300      	movs	r3, #0
 80089aa:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80089ac:	68fb      	ldr	r3, [r7, #12]
}
 80089ae:	4618      	mov	r0, r3
 80089b0:	3714      	adds	r7, #20
 80089b2:	46bd      	mov	sp, r7
 80089b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089b8:	4770      	bx	lr
 80089ba:	bf00      	nop
 80089bc:	200014fc 	.word	0x200014fc

080089c0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80089c0:	b580      	push	{r7, lr}
 80089c2:	b084      	sub	sp, #16
 80089c4:	af00      	add	r7, sp, #0
 80089c6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80089c8:	f7ff f976 	bl	8007cb8 <xTaskGetTickCount>
 80089cc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80089ce:	4b0b      	ldr	r3, [pc, #44]	; (80089fc <prvSampleTimeNow+0x3c>)
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	68fa      	ldr	r2, [r7, #12]
 80089d4:	429a      	cmp	r2, r3
 80089d6:	d205      	bcs.n	80089e4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80089d8:	f000 f936 	bl	8008c48 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	2201      	movs	r2, #1
 80089e0:	601a      	str	r2, [r3, #0]
 80089e2:	e002      	b.n	80089ea <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	2200      	movs	r2, #0
 80089e8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80089ea:	4a04      	ldr	r2, [pc, #16]	; (80089fc <prvSampleTimeNow+0x3c>)
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80089f0:	68fb      	ldr	r3, [r7, #12]
}
 80089f2:	4618      	mov	r0, r3
 80089f4:	3710      	adds	r7, #16
 80089f6:	46bd      	mov	sp, r7
 80089f8:	bd80      	pop	{r7, pc}
 80089fa:	bf00      	nop
 80089fc:	2000150c 	.word	0x2000150c

08008a00 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008a00:	b580      	push	{r7, lr}
 8008a02:	b086      	sub	sp, #24
 8008a04:	af00      	add	r7, sp, #0
 8008a06:	60f8      	str	r0, [r7, #12]
 8008a08:	60b9      	str	r1, [r7, #8]
 8008a0a:	607a      	str	r2, [r7, #4]
 8008a0c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8008a0e:	2300      	movs	r3, #0
 8008a10:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	68ba      	ldr	r2, [r7, #8]
 8008a16:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	68fa      	ldr	r2, [r7, #12]
 8008a1c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8008a1e:	68ba      	ldr	r2, [r7, #8]
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	429a      	cmp	r2, r3
 8008a24:	d812      	bhi.n	8008a4c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008a26:	687a      	ldr	r2, [r7, #4]
 8008a28:	683b      	ldr	r3, [r7, #0]
 8008a2a:	1ad2      	subs	r2, r2, r3
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	699b      	ldr	r3, [r3, #24]
 8008a30:	429a      	cmp	r2, r3
 8008a32:	d302      	bcc.n	8008a3a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008a34:	2301      	movs	r3, #1
 8008a36:	617b      	str	r3, [r7, #20]
 8008a38:	e01b      	b.n	8008a72 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008a3a:	4b10      	ldr	r3, [pc, #64]	; (8008a7c <prvInsertTimerInActiveList+0x7c>)
 8008a3c:	681a      	ldr	r2, [r3, #0]
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	3304      	adds	r3, #4
 8008a42:	4619      	mov	r1, r3
 8008a44:	4610      	mov	r0, r2
 8008a46:	f7fd fef6 	bl	8006836 <vListInsert>
 8008a4a:	e012      	b.n	8008a72 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008a4c:	687a      	ldr	r2, [r7, #4]
 8008a4e:	683b      	ldr	r3, [r7, #0]
 8008a50:	429a      	cmp	r2, r3
 8008a52:	d206      	bcs.n	8008a62 <prvInsertTimerInActiveList+0x62>
 8008a54:	68ba      	ldr	r2, [r7, #8]
 8008a56:	683b      	ldr	r3, [r7, #0]
 8008a58:	429a      	cmp	r2, r3
 8008a5a:	d302      	bcc.n	8008a62 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008a5c:	2301      	movs	r3, #1
 8008a5e:	617b      	str	r3, [r7, #20]
 8008a60:	e007      	b.n	8008a72 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008a62:	4b07      	ldr	r3, [pc, #28]	; (8008a80 <prvInsertTimerInActiveList+0x80>)
 8008a64:	681a      	ldr	r2, [r3, #0]
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	3304      	adds	r3, #4
 8008a6a:	4619      	mov	r1, r3
 8008a6c:	4610      	mov	r0, r2
 8008a6e:	f7fd fee2 	bl	8006836 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008a72:	697b      	ldr	r3, [r7, #20]
}
 8008a74:	4618      	mov	r0, r3
 8008a76:	3718      	adds	r7, #24
 8008a78:	46bd      	mov	sp, r7
 8008a7a:	bd80      	pop	{r7, pc}
 8008a7c:	20001500 	.word	0x20001500
 8008a80:	200014fc 	.word	0x200014fc

08008a84 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008a84:	b580      	push	{r7, lr}
 8008a86:	b08e      	sub	sp, #56	; 0x38
 8008a88:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008a8a:	e0ca      	b.n	8008c22 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	da18      	bge.n	8008ac4 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8008a92:	1d3b      	adds	r3, r7, #4
 8008a94:	3304      	adds	r3, #4
 8008a96:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008a98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d10a      	bne.n	8008ab4 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8008a9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008aa2:	f383 8811 	msr	BASEPRI, r3
 8008aa6:	f3bf 8f6f 	isb	sy
 8008aaa:	f3bf 8f4f 	dsb	sy
 8008aae:	61fb      	str	r3, [r7, #28]
}
 8008ab0:	bf00      	nop
 8008ab2:	e7fe      	b.n	8008ab2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008ab4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008aba:	6850      	ldr	r0, [r2, #4]
 8008abc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008abe:	6892      	ldr	r2, [r2, #8]
 8008ac0:	4611      	mov	r1, r2
 8008ac2:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	f2c0 80ab 	blt.w	8008c22 <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008ad0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ad2:	695b      	ldr	r3, [r3, #20]
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	d004      	beq.n	8008ae2 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008ad8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ada:	3304      	adds	r3, #4
 8008adc:	4618      	mov	r0, r3
 8008ade:	f7fd fee3 	bl	80068a8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008ae2:	463b      	mov	r3, r7
 8008ae4:	4618      	mov	r0, r3
 8008ae6:	f7ff ff6b 	bl	80089c0 <prvSampleTimeNow>
 8008aea:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	2b09      	cmp	r3, #9
 8008af0:	f200 8096 	bhi.w	8008c20 <prvProcessReceivedCommands+0x19c>
 8008af4:	a201      	add	r2, pc, #4	; (adr r2, 8008afc <prvProcessReceivedCommands+0x78>)
 8008af6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008afa:	bf00      	nop
 8008afc:	08008b25 	.word	0x08008b25
 8008b00:	08008b25 	.word	0x08008b25
 8008b04:	08008b25 	.word	0x08008b25
 8008b08:	08008b99 	.word	0x08008b99
 8008b0c:	08008bad 	.word	0x08008bad
 8008b10:	08008bf7 	.word	0x08008bf7
 8008b14:	08008b25 	.word	0x08008b25
 8008b18:	08008b25 	.word	0x08008b25
 8008b1c:	08008b99 	.word	0x08008b99
 8008b20:	08008bad 	.word	0x08008bad
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008b24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b26:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008b2a:	f043 0301 	orr.w	r3, r3, #1
 8008b2e:	b2da      	uxtb	r2, r3
 8008b30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b32:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008b36:	68ba      	ldr	r2, [r7, #8]
 8008b38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b3a:	699b      	ldr	r3, [r3, #24]
 8008b3c:	18d1      	adds	r1, r2, r3
 8008b3e:	68bb      	ldr	r3, [r7, #8]
 8008b40:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008b42:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008b44:	f7ff ff5c 	bl	8008a00 <prvInsertTimerInActiveList>
 8008b48:	4603      	mov	r3, r0
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d069      	beq.n	8008c22 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008b4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b50:	6a1b      	ldr	r3, [r3, #32]
 8008b52:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008b54:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008b56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b58:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008b5c:	f003 0304 	and.w	r3, r3, #4
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d05e      	beq.n	8008c22 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008b64:	68ba      	ldr	r2, [r7, #8]
 8008b66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b68:	699b      	ldr	r3, [r3, #24]
 8008b6a:	441a      	add	r2, r3
 8008b6c:	2300      	movs	r3, #0
 8008b6e:	9300      	str	r3, [sp, #0]
 8008b70:	2300      	movs	r3, #0
 8008b72:	2100      	movs	r1, #0
 8008b74:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008b76:	f7ff fe05 	bl	8008784 <xTimerGenericCommand>
 8008b7a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008b7c:	6a3b      	ldr	r3, [r7, #32]
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	d14f      	bne.n	8008c22 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8008b82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b86:	f383 8811 	msr	BASEPRI, r3
 8008b8a:	f3bf 8f6f 	isb	sy
 8008b8e:	f3bf 8f4f 	dsb	sy
 8008b92:	61bb      	str	r3, [r7, #24]
}
 8008b94:	bf00      	nop
 8008b96:	e7fe      	b.n	8008b96 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008b98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b9a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008b9e:	f023 0301 	bic.w	r3, r3, #1
 8008ba2:	b2da      	uxtb	r2, r3
 8008ba4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ba6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8008baa:	e03a      	b.n	8008c22 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008bac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008bae:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008bb2:	f043 0301 	orr.w	r3, r3, #1
 8008bb6:	b2da      	uxtb	r2, r3
 8008bb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008bba:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008bbe:	68ba      	ldr	r2, [r7, #8]
 8008bc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008bc2:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008bc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008bc6:	699b      	ldr	r3, [r3, #24]
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d10a      	bne.n	8008be2 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8008bcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bd0:	f383 8811 	msr	BASEPRI, r3
 8008bd4:	f3bf 8f6f 	isb	sy
 8008bd8:	f3bf 8f4f 	dsb	sy
 8008bdc:	617b      	str	r3, [r7, #20]
}
 8008bde:	bf00      	nop
 8008be0:	e7fe      	b.n	8008be0 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008be2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008be4:	699a      	ldr	r2, [r3, #24]
 8008be6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008be8:	18d1      	adds	r1, r2, r3
 8008bea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008bee:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008bf0:	f7ff ff06 	bl	8008a00 <prvInsertTimerInActiveList>
					break;
 8008bf4:	e015      	b.n	8008c22 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8008bf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008bf8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008bfc:	f003 0302 	and.w	r3, r3, #2
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d103      	bne.n	8008c0c <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8008c04:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008c06:	f000 fbdb 	bl	80093c0 <vPortFree>
 8008c0a:	e00a      	b.n	8008c22 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008c0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c0e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008c12:	f023 0301 	bic.w	r3, r3, #1
 8008c16:	b2da      	uxtb	r2, r3
 8008c18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c1a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8008c1e:	e000      	b.n	8008c22 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 8008c20:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008c22:	4b08      	ldr	r3, [pc, #32]	; (8008c44 <prvProcessReceivedCommands+0x1c0>)
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	1d39      	adds	r1, r7, #4
 8008c28:	2200      	movs	r2, #0
 8008c2a:	4618      	mov	r0, r3
 8008c2c:	f7fe f9ca 	bl	8006fc4 <xQueueReceive>
 8008c30:	4603      	mov	r3, r0
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	f47f af2a 	bne.w	8008a8c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8008c38:	bf00      	nop
 8008c3a:	bf00      	nop
 8008c3c:	3730      	adds	r7, #48	; 0x30
 8008c3e:	46bd      	mov	sp, r7
 8008c40:	bd80      	pop	{r7, pc}
 8008c42:	bf00      	nop
 8008c44:	20001504 	.word	0x20001504

08008c48 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008c48:	b580      	push	{r7, lr}
 8008c4a:	b088      	sub	sp, #32
 8008c4c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008c4e:	e048      	b.n	8008ce2 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008c50:	4b2d      	ldr	r3, [pc, #180]	; (8008d08 <prvSwitchTimerLists+0xc0>)
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	68db      	ldr	r3, [r3, #12]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008c5a:	4b2b      	ldr	r3, [pc, #172]	; (8008d08 <prvSwitchTimerLists+0xc0>)
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	68db      	ldr	r3, [r3, #12]
 8008c60:	68db      	ldr	r3, [r3, #12]
 8008c62:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	3304      	adds	r3, #4
 8008c68:	4618      	mov	r0, r3
 8008c6a:	f7fd fe1d 	bl	80068a8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	6a1b      	ldr	r3, [r3, #32]
 8008c72:	68f8      	ldr	r0, [r7, #12]
 8008c74:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008c7c:	f003 0304 	and.w	r3, r3, #4
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d02e      	beq.n	8008ce2 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	699b      	ldr	r3, [r3, #24]
 8008c88:	693a      	ldr	r2, [r7, #16]
 8008c8a:	4413      	add	r3, r2
 8008c8c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8008c8e:	68ba      	ldr	r2, [r7, #8]
 8008c90:	693b      	ldr	r3, [r7, #16]
 8008c92:	429a      	cmp	r2, r3
 8008c94:	d90e      	bls.n	8008cb4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	68ba      	ldr	r2, [r7, #8]
 8008c9a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	68fa      	ldr	r2, [r7, #12]
 8008ca0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008ca2:	4b19      	ldr	r3, [pc, #100]	; (8008d08 <prvSwitchTimerLists+0xc0>)
 8008ca4:	681a      	ldr	r2, [r3, #0]
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	3304      	adds	r3, #4
 8008caa:	4619      	mov	r1, r3
 8008cac:	4610      	mov	r0, r2
 8008cae:	f7fd fdc2 	bl	8006836 <vListInsert>
 8008cb2:	e016      	b.n	8008ce2 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008cb4:	2300      	movs	r3, #0
 8008cb6:	9300      	str	r3, [sp, #0]
 8008cb8:	2300      	movs	r3, #0
 8008cba:	693a      	ldr	r2, [r7, #16]
 8008cbc:	2100      	movs	r1, #0
 8008cbe:	68f8      	ldr	r0, [r7, #12]
 8008cc0:	f7ff fd60 	bl	8008784 <xTimerGenericCommand>
 8008cc4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d10a      	bne.n	8008ce2 <prvSwitchTimerLists+0x9a>
	__asm volatile
 8008ccc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cd0:	f383 8811 	msr	BASEPRI, r3
 8008cd4:	f3bf 8f6f 	isb	sy
 8008cd8:	f3bf 8f4f 	dsb	sy
 8008cdc:	603b      	str	r3, [r7, #0]
}
 8008cde:	bf00      	nop
 8008ce0:	e7fe      	b.n	8008ce0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008ce2:	4b09      	ldr	r3, [pc, #36]	; (8008d08 <prvSwitchTimerLists+0xc0>)
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d1b1      	bne.n	8008c50 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8008cec:	4b06      	ldr	r3, [pc, #24]	; (8008d08 <prvSwitchTimerLists+0xc0>)
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8008cf2:	4b06      	ldr	r3, [pc, #24]	; (8008d0c <prvSwitchTimerLists+0xc4>)
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	4a04      	ldr	r2, [pc, #16]	; (8008d08 <prvSwitchTimerLists+0xc0>)
 8008cf8:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8008cfa:	4a04      	ldr	r2, [pc, #16]	; (8008d0c <prvSwitchTimerLists+0xc4>)
 8008cfc:	697b      	ldr	r3, [r7, #20]
 8008cfe:	6013      	str	r3, [r2, #0]
}
 8008d00:	bf00      	nop
 8008d02:	3718      	adds	r7, #24
 8008d04:	46bd      	mov	sp, r7
 8008d06:	bd80      	pop	{r7, pc}
 8008d08:	200014fc 	.word	0x200014fc
 8008d0c:	20001500 	.word	0x20001500

08008d10 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008d10:	b580      	push	{r7, lr}
 8008d12:	b082      	sub	sp, #8
 8008d14:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8008d16:	f000 f965 	bl	8008fe4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8008d1a:	4b15      	ldr	r3, [pc, #84]	; (8008d70 <prvCheckForValidListAndQueue+0x60>)
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d120      	bne.n	8008d64 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8008d22:	4814      	ldr	r0, [pc, #80]	; (8008d74 <prvCheckForValidListAndQueue+0x64>)
 8008d24:	f7fd fd36 	bl	8006794 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008d28:	4813      	ldr	r0, [pc, #76]	; (8008d78 <prvCheckForValidListAndQueue+0x68>)
 8008d2a:	f7fd fd33 	bl	8006794 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8008d2e:	4b13      	ldr	r3, [pc, #76]	; (8008d7c <prvCheckForValidListAndQueue+0x6c>)
 8008d30:	4a10      	ldr	r2, [pc, #64]	; (8008d74 <prvCheckForValidListAndQueue+0x64>)
 8008d32:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008d34:	4b12      	ldr	r3, [pc, #72]	; (8008d80 <prvCheckForValidListAndQueue+0x70>)
 8008d36:	4a10      	ldr	r2, [pc, #64]	; (8008d78 <prvCheckForValidListAndQueue+0x68>)
 8008d38:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008d3a:	2300      	movs	r3, #0
 8008d3c:	9300      	str	r3, [sp, #0]
 8008d3e:	4b11      	ldr	r3, [pc, #68]	; (8008d84 <prvCheckForValidListAndQueue+0x74>)
 8008d40:	4a11      	ldr	r2, [pc, #68]	; (8008d88 <prvCheckForValidListAndQueue+0x78>)
 8008d42:	2110      	movs	r1, #16
 8008d44:	200a      	movs	r0, #10
 8008d46:	f7fd fe41 	bl	80069cc <xQueueGenericCreateStatic>
 8008d4a:	4603      	mov	r3, r0
 8008d4c:	4a08      	ldr	r2, [pc, #32]	; (8008d70 <prvCheckForValidListAndQueue+0x60>)
 8008d4e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8008d50:	4b07      	ldr	r3, [pc, #28]	; (8008d70 <prvCheckForValidListAndQueue+0x60>)
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d005      	beq.n	8008d64 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008d58:	4b05      	ldr	r3, [pc, #20]	; (8008d70 <prvCheckForValidListAndQueue+0x60>)
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	490b      	ldr	r1, [pc, #44]	; (8008d8c <prvCheckForValidListAndQueue+0x7c>)
 8008d5e:	4618      	mov	r0, r3
 8008d60:	f7fe fc44 	bl	80075ec <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008d64:	f000 f96e 	bl	8009044 <vPortExitCritical>
}
 8008d68:	bf00      	nop
 8008d6a:	46bd      	mov	sp, r7
 8008d6c:	bd80      	pop	{r7, pc}
 8008d6e:	bf00      	nop
 8008d70:	20001504 	.word	0x20001504
 8008d74:	200014d4 	.word	0x200014d4
 8008d78:	200014e8 	.word	0x200014e8
 8008d7c:	200014fc 	.word	0x200014fc
 8008d80:	20001500 	.word	0x20001500
 8008d84:	200015b0 	.word	0x200015b0
 8008d88:	20001510 	.word	0x20001510
 8008d8c:	0800a658 	.word	0x0800a658

08008d90 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008d90:	b480      	push	{r7}
 8008d92:	b085      	sub	sp, #20
 8008d94:	af00      	add	r7, sp, #0
 8008d96:	60f8      	str	r0, [r7, #12]
 8008d98:	60b9      	str	r1, [r7, #8]
 8008d9a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	3b04      	subs	r3, #4
 8008da0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008da8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	3b04      	subs	r3, #4
 8008dae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008db0:	68bb      	ldr	r3, [r7, #8]
 8008db2:	f023 0201 	bic.w	r2, r3, #1
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	3b04      	subs	r3, #4
 8008dbe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008dc0:	4a0c      	ldr	r2, [pc, #48]	; (8008df4 <pxPortInitialiseStack+0x64>)
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	3b14      	subs	r3, #20
 8008dca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008dcc:	687a      	ldr	r2, [r7, #4]
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	3b04      	subs	r3, #4
 8008dd6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	f06f 0202 	mvn.w	r2, #2
 8008dde:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	3b20      	subs	r3, #32
 8008de4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008de6:	68fb      	ldr	r3, [r7, #12]
}
 8008de8:	4618      	mov	r0, r3
 8008dea:	3714      	adds	r7, #20
 8008dec:	46bd      	mov	sp, r7
 8008dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df2:	4770      	bx	lr
 8008df4:	08008df9 	.word	0x08008df9

08008df8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008df8:	b480      	push	{r7}
 8008dfa:	b085      	sub	sp, #20
 8008dfc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008dfe:	2300      	movs	r3, #0
 8008e00:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008e02:	4b12      	ldr	r3, [pc, #72]	; (8008e4c <prvTaskExitError+0x54>)
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e0a:	d00a      	beq.n	8008e22 <prvTaskExitError+0x2a>
	__asm volatile
 8008e0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e10:	f383 8811 	msr	BASEPRI, r3
 8008e14:	f3bf 8f6f 	isb	sy
 8008e18:	f3bf 8f4f 	dsb	sy
 8008e1c:	60fb      	str	r3, [r7, #12]
}
 8008e1e:	bf00      	nop
 8008e20:	e7fe      	b.n	8008e20 <prvTaskExitError+0x28>
	__asm volatile
 8008e22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e26:	f383 8811 	msr	BASEPRI, r3
 8008e2a:	f3bf 8f6f 	isb	sy
 8008e2e:	f3bf 8f4f 	dsb	sy
 8008e32:	60bb      	str	r3, [r7, #8]
}
 8008e34:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008e36:	bf00      	nop
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d0fc      	beq.n	8008e38 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008e3e:	bf00      	nop
 8008e40:	bf00      	nop
 8008e42:	3714      	adds	r7, #20
 8008e44:	46bd      	mov	sp, r7
 8008e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e4a:	4770      	bx	lr
 8008e4c:	2000000c 	.word	0x2000000c

08008e50 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008e50:	4b07      	ldr	r3, [pc, #28]	; (8008e70 <pxCurrentTCBConst2>)
 8008e52:	6819      	ldr	r1, [r3, #0]
 8008e54:	6808      	ldr	r0, [r1, #0]
 8008e56:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e5a:	f380 8809 	msr	PSP, r0
 8008e5e:	f3bf 8f6f 	isb	sy
 8008e62:	f04f 0000 	mov.w	r0, #0
 8008e66:	f380 8811 	msr	BASEPRI, r0
 8008e6a:	4770      	bx	lr
 8008e6c:	f3af 8000 	nop.w

08008e70 <pxCurrentTCBConst2>:
 8008e70:	20000fd4 	.word	0x20000fd4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008e74:	bf00      	nop
 8008e76:	bf00      	nop

08008e78 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008e78:	4808      	ldr	r0, [pc, #32]	; (8008e9c <prvPortStartFirstTask+0x24>)
 8008e7a:	6800      	ldr	r0, [r0, #0]
 8008e7c:	6800      	ldr	r0, [r0, #0]
 8008e7e:	f380 8808 	msr	MSP, r0
 8008e82:	f04f 0000 	mov.w	r0, #0
 8008e86:	f380 8814 	msr	CONTROL, r0
 8008e8a:	b662      	cpsie	i
 8008e8c:	b661      	cpsie	f
 8008e8e:	f3bf 8f4f 	dsb	sy
 8008e92:	f3bf 8f6f 	isb	sy
 8008e96:	df00      	svc	0
 8008e98:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008e9a:	bf00      	nop
 8008e9c:	e000ed08 	.word	0xe000ed08

08008ea0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008ea0:	b580      	push	{r7, lr}
 8008ea2:	b086      	sub	sp, #24
 8008ea4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008ea6:	4b46      	ldr	r3, [pc, #280]	; (8008fc0 <xPortStartScheduler+0x120>)
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	4a46      	ldr	r2, [pc, #280]	; (8008fc4 <xPortStartScheduler+0x124>)
 8008eac:	4293      	cmp	r3, r2
 8008eae:	d10a      	bne.n	8008ec6 <xPortStartScheduler+0x26>
	__asm volatile
 8008eb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008eb4:	f383 8811 	msr	BASEPRI, r3
 8008eb8:	f3bf 8f6f 	isb	sy
 8008ebc:	f3bf 8f4f 	dsb	sy
 8008ec0:	613b      	str	r3, [r7, #16]
}
 8008ec2:	bf00      	nop
 8008ec4:	e7fe      	b.n	8008ec4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008ec6:	4b3e      	ldr	r3, [pc, #248]	; (8008fc0 <xPortStartScheduler+0x120>)
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	4a3f      	ldr	r2, [pc, #252]	; (8008fc8 <xPortStartScheduler+0x128>)
 8008ecc:	4293      	cmp	r3, r2
 8008ece:	d10a      	bne.n	8008ee6 <xPortStartScheduler+0x46>
	__asm volatile
 8008ed0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ed4:	f383 8811 	msr	BASEPRI, r3
 8008ed8:	f3bf 8f6f 	isb	sy
 8008edc:	f3bf 8f4f 	dsb	sy
 8008ee0:	60fb      	str	r3, [r7, #12]
}
 8008ee2:	bf00      	nop
 8008ee4:	e7fe      	b.n	8008ee4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008ee6:	4b39      	ldr	r3, [pc, #228]	; (8008fcc <xPortStartScheduler+0x12c>)
 8008ee8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008eea:	697b      	ldr	r3, [r7, #20]
 8008eec:	781b      	ldrb	r3, [r3, #0]
 8008eee:	b2db      	uxtb	r3, r3
 8008ef0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008ef2:	697b      	ldr	r3, [r7, #20]
 8008ef4:	22ff      	movs	r2, #255	; 0xff
 8008ef6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008ef8:	697b      	ldr	r3, [r7, #20]
 8008efa:	781b      	ldrb	r3, [r3, #0]
 8008efc:	b2db      	uxtb	r3, r3
 8008efe:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008f00:	78fb      	ldrb	r3, [r7, #3]
 8008f02:	b2db      	uxtb	r3, r3
 8008f04:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008f08:	b2da      	uxtb	r2, r3
 8008f0a:	4b31      	ldr	r3, [pc, #196]	; (8008fd0 <xPortStartScheduler+0x130>)
 8008f0c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008f0e:	4b31      	ldr	r3, [pc, #196]	; (8008fd4 <xPortStartScheduler+0x134>)
 8008f10:	2207      	movs	r2, #7
 8008f12:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008f14:	e009      	b.n	8008f2a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8008f16:	4b2f      	ldr	r3, [pc, #188]	; (8008fd4 <xPortStartScheduler+0x134>)
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	3b01      	subs	r3, #1
 8008f1c:	4a2d      	ldr	r2, [pc, #180]	; (8008fd4 <xPortStartScheduler+0x134>)
 8008f1e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008f20:	78fb      	ldrb	r3, [r7, #3]
 8008f22:	b2db      	uxtb	r3, r3
 8008f24:	005b      	lsls	r3, r3, #1
 8008f26:	b2db      	uxtb	r3, r3
 8008f28:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008f2a:	78fb      	ldrb	r3, [r7, #3]
 8008f2c:	b2db      	uxtb	r3, r3
 8008f2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008f32:	2b80      	cmp	r3, #128	; 0x80
 8008f34:	d0ef      	beq.n	8008f16 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008f36:	4b27      	ldr	r3, [pc, #156]	; (8008fd4 <xPortStartScheduler+0x134>)
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	f1c3 0307 	rsb	r3, r3, #7
 8008f3e:	2b04      	cmp	r3, #4
 8008f40:	d00a      	beq.n	8008f58 <xPortStartScheduler+0xb8>
	__asm volatile
 8008f42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f46:	f383 8811 	msr	BASEPRI, r3
 8008f4a:	f3bf 8f6f 	isb	sy
 8008f4e:	f3bf 8f4f 	dsb	sy
 8008f52:	60bb      	str	r3, [r7, #8]
}
 8008f54:	bf00      	nop
 8008f56:	e7fe      	b.n	8008f56 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008f58:	4b1e      	ldr	r3, [pc, #120]	; (8008fd4 <xPortStartScheduler+0x134>)
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	021b      	lsls	r3, r3, #8
 8008f5e:	4a1d      	ldr	r2, [pc, #116]	; (8008fd4 <xPortStartScheduler+0x134>)
 8008f60:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008f62:	4b1c      	ldr	r3, [pc, #112]	; (8008fd4 <xPortStartScheduler+0x134>)
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8008f6a:	4a1a      	ldr	r2, [pc, #104]	; (8008fd4 <xPortStartScheduler+0x134>)
 8008f6c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	b2da      	uxtb	r2, r3
 8008f72:	697b      	ldr	r3, [r7, #20]
 8008f74:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008f76:	4b18      	ldr	r3, [pc, #96]	; (8008fd8 <xPortStartScheduler+0x138>)
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	4a17      	ldr	r2, [pc, #92]	; (8008fd8 <xPortStartScheduler+0x138>)
 8008f7c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008f80:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008f82:	4b15      	ldr	r3, [pc, #84]	; (8008fd8 <xPortStartScheduler+0x138>)
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	4a14      	ldr	r2, [pc, #80]	; (8008fd8 <xPortStartScheduler+0x138>)
 8008f88:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8008f8c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008f8e:	f000 f8dd 	bl	800914c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008f92:	4b12      	ldr	r3, [pc, #72]	; (8008fdc <xPortStartScheduler+0x13c>)
 8008f94:	2200      	movs	r2, #0
 8008f96:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008f98:	f000 f8fc 	bl	8009194 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008f9c:	4b10      	ldr	r3, [pc, #64]	; (8008fe0 <xPortStartScheduler+0x140>)
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	4a0f      	ldr	r2, [pc, #60]	; (8008fe0 <xPortStartScheduler+0x140>)
 8008fa2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8008fa6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008fa8:	f7ff ff66 	bl	8008e78 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008fac:	f7fe ff4e 	bl	8007e4c <vTaskSwitchContext>
	prvTaskExitError();
 8008fb0:	f7ff ff22 	bl	8008df8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008fb4:	2300      	movs	r3, #0
}
 8008fb6:	4618      	mov	r0, r3
 8008fb8:	3718      	adds	r7, #24
 8008fba:	46bd      	mov	sp, r7
 8008fbc:	bd80      	pop	{r7, pc}
 8008fbe:	bf00      	nop
 8008fc0:	e000ed00 	.word	0xe000ed00
 8008fc4:	410fc271 	.word	0x410fc271
 8008fc8:	410fc270 	.word	0x410fc270
 8008fcc:	e000e400 	.word	0xe000e400
 8008fd0:	20001600 	.word	0x20001600
 8008fd4:	20001604 	.word	0x20001604
 8008fd8:	e000ed20 	.word	0xe000ed20
 8008fdc:	2000000c 	.word	0x2000000c
 8008fe0:	e000ef34 	.word	0xe000ef34

08008fe4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008fe4:	b480      	push	{r7}
 8008fe6:	b083      	sub	sp, #12
 8008fe8:	af00      	add	r7, sp, #0
	__asm volatile
 8008fea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fee:	f383 8811 	msr	BASEPRI, r3
 8008ff2:	f3bf 8f6f 	isb	sy
 8008ff6:	f3bf 8f4f 	dsb	sy
 8008ffa:	607b      	str	r3, [r7, #4]
}
 8008ffc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008ffe:	4b0f      	ldr	r3, [pc, #60]	; (800903c <vPortEnterCritical+0x58>)
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	3301      	adds	r3, #1
 8009004:	4a0d      	ldr	r2, [pc, #52]	; (800903c <vPortEnterCritical+0x58>)
 8009006:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009008:	4b0c      	ldr	r3, [pc, #48]	; (800903c <vPortEnterCritical+0x58>)
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	2b01      	cmp	r3, #1
 800900e:	d10f      	bne.n	8009030 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009010:	4b0b      	ldr	r3, [pc, #44]	; (8009040 <vPortEnterCritical+0x5c>)
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	b2db      	uxtb	r3, r3
 8009016:	2b00      	cmp	r3, #0
 8009018:	d00a      	beq.n	8009030 <vPortEnterCritical+0x4c>
	__asm volatile
 800901a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800901e:	f383 8811 	msr	BASEPRI, r3
 8009022:	f3bf 8f6f 	isb	sy
 8009026:	f3bf 8f4f 	dsb	sy
 800902a:	603b      	str	r3, [r7, #0]
}
 800902c:	bf00      	nop
 800902e:	e7fe      	b.n	800902e <vPortEnterCritical+0x4a>
	}
}
 8009030:	bf00      	nop
 8009032:	370c      	adds	r7, #12
 8009034:	46bd      	mov	sp, r7
 8009036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800903a:	4770      	bx	lr
 800903c:	2000000c 	.word	0x2000000c
 8009040:	e000ed04 	.word	0xe000ed04

08009044 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009044:	b480      	push	{r7}
 8009046:	b083      	sub	sp, #12
 8009048:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800904a:	4b12      	ldr	r3, [pc, #72]	; (8009094 <vPortExitCritical+0x50>)
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	2b00      	cmp	r3, #0
 8009050:	d10a      	bne.n	8009068 <vPortExitCritical+0x24>
	__asm volatile
 8009052:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009056:	f383 8811 	msr	BASEPRI, r3
 800905a:	f3bf 8f6f 	isb	sy
 800905e:	f3bf 8f4f 	dsb	sy
 8009062:	607b      	str	r3, [r7, #4]
}
 8009064:	bf00      	nop
 8009066:	e7fe      	b.n	8009066 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009068:	4b0a      	ldr	r3, [pc, #40]	; (8009094 <vPortExitCritical+0x50>)
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	3b01      	subs	r3, #1
 800906e:	4a09      	ldr	r2, [pc, #36]	; (8009094 <vPortExitCritical+0x50>)
 8009070:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009072:	4b08      	ldr	r3, [pc, #32]	; (8009094 <vPortExitCritical+0x50>)
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	2b00      	cmp	r3, #0
 8009078:	d105      	bne.n	8009086 <vPortExitCritical+0x42>
 800907a:	2300      	movs	r3, #0
 800907c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800907e:	683b      	ldr	r3, [r7, #0]
 8009080:	f383 8811 	msr	BASEPRI, r3
}
 8009084:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009086:	bf00      	nop
 8009088:	370c      	adds	r7, #12
 800908a:	46bd      	mov	sp, r7
 800908c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009090:	4770      	bx	lr
 8009092:	bf00      	nop
 8009094:	2000000c 	.word	0x2000000c
	...

080090a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80090a0:	f3ef 8009 	mrs	r0, PSP
 80090a4:	f3bf 8f6f 	isb	sy
 80090a8:	4b15      	ldr	r3, [pc, #84]	; (8009100 <pxCurrentTCBConst>)
 80090aa:	681a      	ldr	r2, [r3, #0]
 80090ac:	f01e 0f10 	tst.w	lr, #16
 80090b0:	bf08      	it	eq
 80090b2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80090b6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090ba:	6010      	str	r0, [r2, #0]
 80090bc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80090c0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80090c4:	f380 8811 	msr	BASEPRI, r0
 80090c8:	f3bf 8f4f 	dsb	sy
 80090cc:	f3bf 8f6f 	isb	sy
 80090d0:	f7fe febc 	bl	8007e4c <vTaskSwitchContext>
 80090d4:	f04f 0000 	mov.w	r0, #0
 80090d8:	f380 8811 	msr	BASEPRI, r0
 80090dc:	bc09      	pop	{r0, r3}
 80090de:	6819      	ldr	r1, [r3, #0]
 80090e0:	6808      	ldr	r0, [r1, #0]
 80090e2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090e6:	f01e 0f10 	tst.w	lr, #16
 80090ea:	bf08      	it	eq
 80090ec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80090f0:	f380 8809 	msr	PSP, r0
 80090f4:	f3bf 8f6f 	isb	sy
 80090f8:	4770      	bx	lr
 80090fa:	bf00      	nop
 80090fc:	f3af 8000 	nop.w

08009100 <pxCurrentTCBConst>:
 8009100:	20000fd4 	.word	0x20000fd4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009104:	bf00      	nop
 8009106:	bf00      	nop

08009108 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009108:	b580      	push	{r7, lr}
 800910a:	b082      	sub	sp, #8
 800910c:	af00      	add	r7, sp, #0
	__asm volatile
 800910e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009112:	f383 8811 	msr	BASEPRI, r3
 8009116:	f3bf 8f6f 	isb	sy
 800911a:	f3bf 8f4f 	dsb	sy
 800911e:	607b      	str	r3, [r7, #4]
}
 8009120:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009122:	f7fe fdd9 	bl	8007cd8 <xTaskIncrementTick>
 8009126:	4603      	mov	r3, r0
 8009128:	2b00      	cmp	r3, #0
 800912a:	d003      	beq.n	8009134 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800912c:	4b06      	ldr	r3, [pc, #24]	; (8009148 <xPortSysTickHandler+0x40>)
 800912e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009132:	601a      	str	r2, [r3, #0]
 8009134:	2300      	movs	r3, #0
 8009136:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009138:	683b      	ldr	r3, [r7, #0]
 800913a:	f383 8811 	msr	BASEPRI, r3
}
 800913e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009140:	bf00      	nop
 8009142:	3708      	adds	r7, #8
 8009144:	46bd      	mov	sp, r7
 8009146:	bd80      	pop	{r7, pc}
 8009148:	e000ed04 	.word	0xe000ed04

0800914c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800914c:	b480      	push	{r7}
 800914e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009150:	4b0b      	ldr	r3, [pc, #44]	; (8009180 <vPortSetupTimerInterrupt+0x34>)
 8009152:	2200      	movs	r2, #0
 8009154:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009156:	4b0b      	ldr	r3, [pc, #44]	; (8009184 <vPortSetupTimerInterrupt+0x38>)
 8009158:	2200      	movs	r2, #0
 800915a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800915c:	4b0a      	ldr	r3, [pc, #40]	; (8009188 <vPortSetupTimerInterrupt+0x3c>)
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	4a0a      	ldr	r2, [pc, #40]	; (800918c <vPortSetupTimerInterrupt+0x40>)
 8009162:	fba2 2303 	umull	r2, r3, r2, r3
 8009166:	099b      	lsrs	r3, r3, #6
 8009168:	4a09      	ldr	r2, [pc, #36]	; (8009190 <vPortSetupTimerInterrupt+0x44>)
 800916a:	3b01      	subs	r3, #1
 800916c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800916e:	4b04      	ldr	r3, [pc, #16]	; (8009180 <vPortSetupTimerInterrupt+0x34>)
 8009170:	2207      	movs	r2, #7
 8009172:	601a      	str	r2, [r3, #0]
}
 8009174:	bf00      	nop
 8009176:	46bd      	mov	sp, r7
 8009178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800917c:	4770      	bx	lr
 800917e:	bf00      	nop
 8009180:	e000e010 	.word	0xe000e010
 8009184:	e000e018 	.word	0xe000e018
 8009188:	20000000 	.word	0x20000000
 800918c:	10624dd3 	.word	0x10624dd3
 8009190:	e000e014 	.word	0xe000e014

08009194 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009194:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80091a4 <vPortEnableVFP+0x10>
 8009198:	6801      	ldr	r1, [r0, #0]
 800919a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800919e:	6001      	str	r1, [r0, #0]
 80091a0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80091a2:	bf00      	nop
 80091a4:	e000ed88 	.word	0xe000ed88

080091a8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80091a8:	b480      	push	{r7}
 80091aa:	b085      	sub	sp, #20
 80091ac:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80091ae:	f3ef 8305 	mrs	r3, IPSR
 80091b2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	2b0f      	cmp	r3, #15
 80091b8:	d914      	bls.n	80091e4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80091ba:	4a17      	ldr	r2, [pc, #92]	; (8009218 <vPortValidateInterruptPriority+0x70>)
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	4413      	add	r3, r2
 80091c0:	781b      	ldrb	r3, [r3, #0]
 80091c2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80091c4:	4b15      	ldr	r3, [pc, #84]	; (800921c <vPortValidateInterruptPriority+0x74>)
 80091c6:	781b      	ldrb	r3, [r3, #0]
 80091c8:	7afa      	ldrb	r2, [r7, #11]
 80091ca:	429a      	cmp	r2, r3
 80091cc:	d20a      	bcs.n	80091e4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80091ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091d2:	f383 8811 	msr	BASEPRI, r3
 80091d6:	f3bf 8f6f 	isb	sy
 80091da:	f3bf 8f4f 	dsb	sy
 80091de:	607b      	str	r3, [r7, #4]
}
 80091e0:	bf00      	nop
 80091e2:	e7fe      	b.n	80091e2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80091e4:	4b0e      	ldr	r3, [pc, #56]	; (8009220 <vPortValidateInterruptPriority+0x78>)
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80091ec:	4b0d      	ldr	r3, [pc, #52]	; (8009224 <vPortValidateInterruptPriority+0x7c>)
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	429a      	cmp	r2, r3
 80091f2:	d90a      	bls.n	800920a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80091f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091f8:	f383 8811 	msr	BASEPRI, r3
 80091fc:	f3bf 8f6f 	isb	sy
 8009200:	f3bf 8f4f 	dsb	sy
 8009204:	603b      	str	r3, [r7, #0]
}
 8009206:	bf00      	nop
 8009208:	e7fe      	b.n	8009208 <vPortValidateInterruptPriority+0x60>
	}
 800920a:	bf00      	nop
 800920c:	3714      	adds	r7, #20
 800920e:	46bd      	mov	sp, r7
 8009210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009214:	4770      	bx	lr
 8009216:	bf00      	nop
 8009218:	e000e3f0 	.word	0xe000e3f0
 800921c:	20001600 	.word	0x20001600
 8009220:	e000ed0c 	.word	0xe000ed0c
 8009224:	20001604 	.word	0x20001604

08009228 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009228:	b580      	push	{r7, lr}
 800922a:	b08a      	sub	sp, #40	; 0x28
 800922c:	af00      	add	r7, sp, #0
 800922e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009230:	2300      	movs	r3, #0
 8009232:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009234:	f7fe fc94 	bl	8007b60 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009238:	4b5b      	ldr	r3, [pc, #364]	; (80093a8 <pvPortMalloc+0x180>)
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	2b00      	cmp	r3, #0
 800923e:	d101      	bne.n	8009244 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009240:	f000 f920 	bl	8009484 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009244:	4b59      	ldr	r3, [pc, #356]	; (80093ac <pvPortMalloc+0x184>)
 8009246:	681a      	ldr	r2, [r3, #0]
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	4013      	ands	r3, r2
 800924c:	2b00      	cmp	r3, #0
 800924e:	f040 8093 	bne.w	8009378 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	2b00      	cmp	r3, #0
 8009256:	d01d      	beq.n	8009294 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8009258:	2208      	movs	r2, #8
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	4413      	add	r3, r2
 800925e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	f003 0307 	and.w	r3, r3, #7
 8009266:	2b00      	cmp	r3, #0
 8009268:	d014      	beq.n	8009294 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	f023 0307 	bic.w	r3, r3, #7
 8009270:	3308      	adds	r3, #8
 8009272:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	f003 0307 	and.w	r3, r3, #7
 800927a:	2b00      	cmp	r3, #0
 800927c:	d00a      	beq.n	8009294 <pvPortMalloc+0x6c>
	__asm volatile
 800927e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009282:	f383 8811 	msr	BASEPRI, r3
 8009286:	f3bf 8f6f 	isb	sy
 800928a:	f3bf 8f4f 	dsb	sy
 800928e:	617b      	str	r3, [r7, #20]
}
 8009290:	bf00      	nop
 8009292:	e7fe      	b.n	8009292 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	2b00      	cmp	r3, #0
 8009298:	d06e      	beq.n	8009378 <pvPortMalloc+0x150>
 800929a:	4b45      	ldr	r3, [pc, #276]	; (80093b0 <pvPortMalloc+0x188>)
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	687a      	ldr	r2, [r7, #4]
 80092a0:	429a      	cmp	r2, r3
 80092a2:	d869      	bhi.n	8009378 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80092a4:	4b43      	ldr	r3, [pc, #268]	; (80093b4 <pvPortMalloc+0x18c>)
 80092a6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80092a8:	4b42      	ldr	r3, [pc, #264]	; (80093b4 <pvPortMalloc+0x18c>)
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80092ae:	e004      	b.n	80092ba <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80092b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092b2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80092b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80092ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092bc:	685b      	ldr	r3, [r3, #4]
 80092be:	687a      	ldr	r2, [r7, #4]
 80092c0:	429a      	cmp	r2, r3
 80092c2:	d903      	bls.n	80092cc <pvPortMalloc+0xa4>
 80092c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d1f1      	bne.n	80092b0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80092cc:	4b36      	ldr	r3, [pc, #216]	; (80093a8 <pvPortMalloc+0x180>)
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80092d2:	429a      	cmp	r2, r3
 80092d4:	d050      	beq.n	8009378 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80092d6:	6a3b      	ldr	r3, [r7, #32]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	2208      	movs	r2, #8
 80092dc:	4413      	add	r3, r2
 80092de:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80092e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092e2:	681a      	ldr	r2, [r3, #0]
 80092e4:	6a3b      	ldr	r3, [r7, #32]
 80092e6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80092e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092ea:	685a      	ldr	r2, [r3, #4]
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	1ad2      	subs	r2, r2, r3
 80092f0:	2308      	movs	r3, #8
 80092f2:	005b      	lsls	r3, r3, #1
 80092f4:	429a      	cmp	r2, r3
 80092f6:	d91f      	bls.n	8009338 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80092f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	4413      	add	r3, r2
 80092fe:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009300:	69bb      	ldr	r3, [r7, #24]
 8009302:	f003 0307 	and.w	r3, r3, #7
 8009306:	2b00      	cmp	r3, #0
 8009308:	d00a      	beq.n	8009320 <pvPortMalloc+0xf8>
	__asm volatile
 800930a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800930e:	f383 8811 	msr	BASEPRI, r3
 8009312:	f3bf 8f6f 	isb	sy
 8009316:	f3bf 8f4f 	dsb	sy
 800931a:	613b      	str	r3, [r7, #16]
}
 800931c:	bf00      	nop
 800931e:	e7fe      	b.n	800931e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009320:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009322:	685a      	ldr	r2, [r3, #4]
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	1ad2      	subs	r2, r2, r3
 8009328:	69bb      	ldr	r3, [r7, #24]
 800932a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800932c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800932e:	687a      	ldr	r2, [r7, #4]
 8009330:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009332:	69b8      	ldr	r0, [r7, #24]
 8009334:	f000 f908 	bl	8009548 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009338:	4b1d      	ldr	r3, [pc, #116]	; (80093b0 <pvPortMalloc+0x188>)
 800933a:	681a      	ldr	r2, [r3, #0]
 800933c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800933e:	685b      	ldr	r3, [r3, #4]
 8009340:	1ad3      	subs	r3, r2, r3
 8009342:	4a1b      	ldr	r2, [pc, #108]	; (80093b0 <pvPortMalloc+0x188>)
 8009344:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009346:	4b1a      	ldr	r3, [pc, #104]	; (80093b0 <pvPortMalloc+0x188>)
 8009348:	681a      	ldr	r2, [r3, #0]
 800934a:	4b1b      	ldr	r3, [pc, #108]	; (80093b8 <pvPortMalloc+0x190>)
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	429a      	cmp	r2, r3
 8009350:	d203      	bcs.n	800935a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009352:	4b17      	ldr	r3, [pc, #92]	; (80093b0 <pvPortMalloc+0x188>)
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	4a18      	ldr	r2, [pc, #96]	; (80093b8 <pvPortMalloc+0x190>)
 8009358:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800935a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800935c:	685a      	ldr	r2, [r3, #4]
 800935e:	4b13      	ldr	r3, [pc, #76]	; (80093ac <pvPortMalloc+0x184>)
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	431a      	orrs	r2, r3
 8009364:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009366:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009368:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800936a:	2200      	movs	r2, #0
 800936c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800936e:	4b13      	ldr	r3, [pc, #76]	; (80093bc <pvPortMalloc+0x194>)
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	3301      	adds	r3, #1
 8009374:	4a11      	ldr	r2, [pc, #68]	; (80093bc <pvPortMalloc+0x194>)
 8009376:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009378:	f7fe fc00 	bl	8007b7c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800937c:	69fb      	ldr	r3, [r7, #28]
 800937e:	f003 0307 	and.w	r3, r3, #7
 8009382:	2b00      	cmp	r3, #0
 8009384:	d00a      	beq.n	800939c <pvPortMalloc+0x174>
	__asm volatile
 8009386:	f04f 0350 	mov.w	r3, #80	; 0x50
 800938a:	f383 8811 	msr	BASEPRI, r3
 800938e:	f3bf 8f6f 	isb	sy
 8009392:	f3bf 8f4f 	dsb	sy
 8009396:	60fb      	str	r3, [r7, #12]
}
 8009398:	bf00      	nop
 800939a:	e7fe      	b.n	800939a <pvPortMalloc+0x172>
	return pvReturn;
 800939c:	69fb      	ldr	r3, [r7, #28]
}
 800939e:	4618      	mov	r0, r3
 80093a0:	3728      	adds	r7, #40	; 0x28
 80093a2:	46bd      	mov	sp, r7
 80093a4:	bd80      	pop	{r7, pc}
 80093a6:	bf00      	nop
 80093a8:	20003938 	.word	0x20003938
 80093ac:	2000394c 	.word	0x2000394c
 80093b0:	2000393c 	.word	0x2000393c
 80093b4:	20003930 	.word	0x20003930
 80093b8:	20003940 	.word	0x20003940
 80093bc:	20003944 	.word	0x20003944

080093c0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80093c0:	b580      	push	{r7, lr}
 80093c2:	b086      	sub	sp, #24
 80093c4:	af00      	add	r7, sp, #0
 80093c6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d04d      	beq.n	800946e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80093d2:	2308      	movs	r3, #8
 80093d4:	425b      	negs	r3, r3
 80093d6:	697a      	ldr	r2, [r7, #20]
 80093d8:	4413      	add	r3, r2
 80093da:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80093dc:	697b      	ldr	r3, [r7, #20]
 80093de:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80093e0:	693b      	ldr	r3, [r7, #16]
 80093e2:	685a      	ldr	r2, [r3, #4]
 80093e4:	4b24      	ldr	r3, [pc, #144]	; (8009478 <vPortFree+0xb8>)
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	4013      	ands	r3, r2
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	d10a      	bne.n	8009404 <vPortFree+0x44>
	__asm volatile
 80093ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093f2:	f383 8811 	msr	BASEPRI, r3
 80093f6:	f3bf 8f6f 	isb	sy
 80093fa:	f3bf 8f4f 	dsb	sy
 80093fe:	60fb      	str	r3, [r7, #12]
}
 8009400:	bf00      	nop
 8009402:	e7fe      	b.n	8009402 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009404:	693b      	ldr	r3, [r7, #16]
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	2b00      	cmp	r3, #0
 800940a:	d00a      	beq.n	8009422 <vPortFree+0x62>
	__asm volatile
 800940c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009410:	f383 8811 	msr	BASEPRI, r3
 8009414:	f3bf 8f6f 	isb	sy
 8009418:	f3bf 8f4f 	dsb	sy
 800941c:	60bb      	str	r3, [r7, #8]
}
 800941e:	bf00      	nop
 8009420:	e7fe      	b.n	8009420 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009422:	693b      	ldr	r3, [r7, #16]
 8009424:	685a      	ldr	r2, [r3, #4]
 8009426:	4b14      	ldr	r3, [pc, #80]	; (8009478 <vPortFree+0xb8>)
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	4013      	ands	r3, r2
 800942c:	2b00      	cmp	r3, #0
 800942e:	d01e      	beq.n	800946e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009430:	693b      	ldr	r3, [r7, #16]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	2b00      	cmp	r3, #0
 8009436:	d11a      	bne.n	800946e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009438:	693b      	ldr	r3, [r7, #16]
 800943a:	685a      	ldr	r2, [r3, #4]
 800943c:	4b0e      	ldr	r3, [pc, #56]	; (8009478 <vPortFree+0xb8>)
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	43db      	mvns	r3, r3
 8009442:	401a      	ands	r2, r3
 8009444:	693b      	ldr	r3, [r7, #16]
 8009446:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009448:	f7fe fb8a 	bl	8007b60 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800944c:	693b      	ldr	r3, [r7, #16]
 800944e:	685a      	ldr	r2, [r3, #4]
 8009450:	4b0a      	ldr	r3, [pc, #40]	; (800947c <vPortFree+0xbc>)
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	4413      	add	r3, r2
 8009456:	4a09      	ldr	r2, [pc, #36]	; (800947c <vPortFree+0xbc>)
 8009458:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800945a:	6938      	ldr	r0, [r7, #16]
 800945c:	f000 f874 	bl	8009548 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8009460:	4b07      	ldr	r3, [pc, #28]	; (8009480 <vPortFree+0xc0>)
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	3301      	adds	r3, #1
 8009466:	4a06      	ldr	r2, [pc, #24]	; (8009480 <vPortFree+0xc0>)
 8009468:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800946a:	f7fe fb87 	bl	8007b7c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800946e:	bf00      	nop
 8009470:	3718      	adds	r7, #24
 8009472:	46bd      	mov	sp, r7
 8009474:	bd80      	pop	{r7, pc}
 8009476:	bf00      	nop
 8009478:	2000394c 	.word	0x2000394c
 800947c:	2000393c 	.word	0x2000393c
 8009480:	20003948 	.word	0x20003948

08009484 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009484:	b480      	push	{r7}
 8009486:	b085      	sub	sp, #20
 8009488:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800948a:	f242 3328 	movw	r3, #9000	; 0x2328
 800948e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009490:	4b27      	ldr	r3, [pc, #156]	; (8009530 <prvHeapInit+0xac>)
 8009492:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	f003 0307 	and.w	r3, r3, #7
 800949a:	2b00      	cmp	r3, #0
 800949c:	d00c      	beq.n	80094b8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	3307      	adds	r3, #7
 80094a2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80094a4:	68fb      	ldr	r3, [r7, #12]
 80094a6:	f023 0307 	bic.w	r3, r3, #7
 80094aa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80094ac:	68ba      	ldr	r2, [r7, #8]
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	1ad3      	subs	r3, r2, r3
 80094b2:	4a1f      	ldr	r2, [pc, #124]	; (8009530 <prvHeapInit+0xac>)
 80094b4:	4413      	add	r3, r2
 80094b6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80094b8:	68fb      	ldr	r3, [r7, #12]
 80094ba:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80094bc:	4a1d      	ldr	r2, [pc, #116]	; (8009534 <prvHeapInit+0xb0>)
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80094c2:	4b1c      	ldr	r3, [pc, #112]	; (8009534 <prvHeapInit+0xb0>)
 80094c4:	2200      	movs	r2, #0
 80094c6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	68ba      	ldr	r2, [r7, #8]
 80094cc:	4413      	add	r3, r2
 80094ce:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80094d0:	2208      	movs	r2, #8
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	1a9b      	subs	r3, r3, r2
 80094d6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	f023 0307 	bic.w	r3, r3, #7
 80094de:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	4a15      	ldr	r2, [pc, #84]	; (8009538 <prvHeapInit+0xb4>)
 80094e4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80094e6:	4b14      	ldr	r3, [pc, #80]	; (8009538 <prvHeapInit+0xb4>)
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	2200      	movs	r2, #0
 80094ec:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80094ee:	4b12      	ldr	r3, [pc, #72]	; (8009538 <prvHeapInit+0xb4>)
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	2200      	movs	r2, #0
 80094f4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80094fa:	683b      	ldr	r3, [r7, #0]
 80094fc:	68fa      	ldr	r2, [r7, #12]
 80094fe:	1ad2      	subs	r2, r2, r3
 8009500:	683b      	ldr	r3, [r7, #0]
 8009502:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009504:	4b0c      	ldr	r3, [pc, #48]	; (8009538 <prvHeapInit+0xb4>)
 8009506:	681a      	ldr	r2, [r3, #0]
 8009508:	683b      	ldr	r3, [r7, #0]
 800950a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800950c:	683b      	ldr	r3, [r7, #0]
 800950e:	685b      	ldr	r3, [r3, #4]
 8009510:	4a0a      	ldr	r2, [pc, #40]	; (800953c <prvHeapInit+0xb8>)
 8009512:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009514:	683b      	ldr	r3, [r7, #0]
 8009516:	685b      	ldr	r3, [r3, #4]
 8009518:	4a09      	ldr	r2, [pc, #36]	; (8009540 <prvHeapInit+0xbc>)
 800951a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800951c:	4b09      	ldr	r3, [pc, #36]	; (8009544 <prvHeapInit+0xc0>)
 800951e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8009522:	601a      	str	r2, [r3, #0]
}
 8009524:	bf00      	nop
 8009526:	3714      	adds	r7, #20
 8009528:	46bd      	mov	sp, r7
 800952a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800952e:	4770      	bx	lr
 8009530:	20001608 	.word	0x20001608
 8009534:	20003930 	.word	0x20003930
 8009538:	20003938 	.word	0x20003938
 800953c:	20003940 	.word	0x20003940
 8009540:	2000393c 	.word	0x2000393c
 8009544:	2000394c 	.word	0x2000394c

08009548 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009548:	b480      	push	{r7}
 800954a:	b085      	sub	sp, #20
 800954c:	af00      	add	r7, sp, #0
 800954e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009550:	4b28      	ldr	r3, [pc, #160]	; (80095f4 <prvInsertBlockIntoFreeList+0xac>)
 8009552:	60fb      	str	r3, [r7, #12]
 8009554:	e002      	b.n	800955c <prvInsertBlockIntoFreeList+0x14>
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	60fb      	str	r3, [r7, #12]
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	687a      	ldr	r2, [r7, #4]
 8009562:	429a      	cmp	r2, r3
 8009564:	d8f7      	bhi.n	8009556 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	685b      	ldr	r3, [r3, #4]
 800956e:	68ba      	ldr	r2, [r7, #8]
 8009570:	4413      	add	r3, r2
 8009572:	687a      	ldr	r2, [r7, #4]
 8009574:	429a      	cmp	r2, r3
 8009576:	d108      	bne.n	800958a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	685a      	ldr	r2, [r3, #4]
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	685b      	ldr	r3, [r3, #4]
 8009580:	441a      	add	r2, r3
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	685b      	ldr	r3, [r3, #4]
 8009592:	68ba      	ldr	r2, [r7, #8]
 8009594:	441a      	add	r2, r3
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	429a      	cmp	r2, r3
 800959c:	d118      	bne.n	80095d0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	681a      	ldr	r2, [r3, #0]
 80095a2:	4b15      	ldr	r3, [pc, #84]	; (80095f8 <prvInsertBlockIntoFreeList+0xb0>)
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	429a      	cmp	r2, r3
 80095a8:	d00d      	beq.n	80095c6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	685a      	ldr	r2, [r3, #4]
 80095ae:	68fb      	ldr	r3, [r7, #12]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	685b      	ldr	r3, [r3, #4]
 80095b4:	441a      	add	r2, r3
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	681a      	ldr	r2, [r3, #0]
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	601a      	str	r2, [r3, #0]
 80095c4:	e008      	b.n	80095d8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80095c6:	4b0c      	ldr	r3, [pc, #48]	; (80095f8 <prvInsertBlockIntoFreeList+0xb0>)
 80095c8:	681a      	ldr	r2, [r3, #0]
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	601a      	str	r2, [r3, #0]
 80095ce:	e003      	b.n	80095d8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	681a      	ldr	r2, [r3, #0]
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80095d8:	68fa      	ldr	r2, [r7, #12]
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	429a      	cmp	r2, r3
 80095de:	d002      	beq.n	80095e6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	687a      	ldr	r2, [r7, #4]
 80095e4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80095e6:	bf00      	nop
 80095e8:	3714      	adds	r7, #20
 80095ea:	46bd      	mov	sp, r7
 80095ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095f0:	4770      	bx	lr
 80095f2:	bf00      	nop
 80095f4:	20003930 	.word	0x20003930
 80095f8:	20003938 	.word	0x20003938

080095fc <std>:
 80095fc:	2300      	movs	r3, #0
 80095fe:	b510      	push	{r4, lr}
 8009600:	4604      	mov	r4, r0
 8009602:	e9c0 3300 	strd	r3, r3, [r0]
 8009606:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800960a:	6083      	str	r3, [r0, #8]
 800960c:	8181      	strh	r1, [r0, #12]
 800960e:	6643      	str	r3, [r0, #100]	; 0x64
 8009610:	81c2      	strh	r2, [r0, #14]
 8009612:	6183      	str	r3, [r0, #24]
 8009614:	4619      	mov	r1, r3
 8009616:	2208      	movs	r2, #8
 8009618:	305c      	adds	r0, #92	; 0x5c
 800961a:	f000 f9f7 	bl	8009a0c <memset>
 800961e:	4b0d      	ldr	r3, [pc, #52]	; (8009654 <std+0x58>)
 8009620:	6263      	str	r3, [r4, #36]	; 0x24
 8009622:	4b0d      	ldr	r3, [pc, #52]	; (8009658 <std+0x5c>)
 8009624:	62a3      	str	r3, [r4, #40]	; 0x28
 8009626:	4b0d      	ldr	r3, [pc, #52]	; (800965c <std+0x60>)
 8009628:	62e3      	str	r3, [r4, #44]	; 0x2c
 800962a:	4b0d      	ldr	r3, [pc, #52]	; (8009660 <std+0x64>)
 800962c:	6323      	str	r3, [r4, #48]	; 0x30
 800962e:	4b0d      	ldr	r3, [pc, #52]	; (8009664 <std+0x68>)
 8009630:	6224      	str	r4, [r4, #32]
 8009632:	429c      	cmp	r4, r3
 8009634:	d006      	beq.n	8009644 <std+0x48>
 8009636:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800963a:	4294      	cmp	r4, r2
 800963c:	d002      	beq.n	8009644 <std+0x48>
 800963e:	33d0      	adds	r3, #208	; 0xd0
 8009640:	429c      	cmp	r4, r3
 8009642:	d105      	bne.n	8009650 <std+0x54>
 8009644:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009648:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800964c:	f000 baac 	b.w	8009ba8 <__retarget_lock_init_recursive>
 8009650:	bd10      	pop	{r4, pc}
 8009652:	bf00      	nop
 8009654:	0800985d 	.word	0x0800985d
 8009658:	0800987f 	.word	0x0800987f
 800965c:	080098b7 	.word	0x080098b7
 8009660:	080098db 	.word	0x080098db
 8009664:	20003950 	.word	0x20003950

08009668 <stdio_exit_handler>:
 8009668:	4a02      	ldr	r2, [pc, #8]	; (8009674 <stdio_exit_handler+0xc>)
 800966a:	4903      	ldr	r1, [pc, #12]	; (8009678 <stdio_exit_handler+0x10>)
 800966c:	4803      	ldr	r0, [pc, #12]	; (800967c <stdio_exit_handler+0x14>)
 800966e:	f000 b869 	b.w	8009744 <_fwalk_sglue>
 8009672:	bf00      	nop
 8009674:	20000010 	.word	0x20000010
 8009678:	0800a471 	.word	0x0800a471
 800967c:	2000001c 	.word	0x2000001c

08009680 <cleanup_stdio>:
 8009680:	6841      	ldr	r1, [r0, #4]
 8009682:	4b0c      	ldr	r3, [pc, #48]	; (80096b4 <cleanup_stdio+0x34>)
 8009684:	4299      	cmp	r1, r3
 8009686:	b510      	push	{r4, lr}
 8009688:	4604      	mov	r4, r0
 800968a:	d001      	beq.n	8009690 <cleanup_stdio+0x10>
 800968c:	f000 fef0 	bl	800a470 <_fflush_r>
 8009690:	68a1      	ldr	r1, [r4, #8]
 8009692:	4b09      	ldr	r3, [pc, #36]	; (80096b8 <cleanup_stdio+0x38>)
 8009694:	4299      	cmp	r1, r3
 8009696:	d002      	beq.n	800969e <cleanup_stdio+0x1e>
 8009698:	4620      	mov	r0, r4
 800969a:	f000 fee9 	bl	800a470 <_fflush_r>
 800969e:	68e1      	ldr	r1, [r4, #12]
 80096a0:	4b06      	ldr	r3, [pc, #24]	; (80096bc <cleanup_stdio+0x3c>)
 80096a2:	4299      	cmp	r1, r3
 80096a4:	d004      	beq.n	80096b0 <cleanup_stdio+0x30>
 80096a6:	4620      	mov	r0, r4
 80096a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80096ac:	f000 bee0 	b.w	800a470 <_fflush_r>
 80096b0:	bd10      	pop	{r4, pc}
 80096b2:	bf00      	nop
 80096b4:	20003950 	.word	0x20003950
 80096b8:	200039b8 	.word	0x200039b8
 80096bc:	20003a20 	.word	0x20003a20

080096c0 <global_stdio_init.part.0>:
 80096c0:	b510      	push	{r4, lr}
 80096c2:	4b0b      	ldr	r3, [pc, #44]	; (80096f0 <global_stdio_init.part.0+0x30>)
 80096c4:	4c0b      	ldr	r4, [pc, #44]	; (80096f4 <global_stdio_init.part.0+0x34>)
 80096c6:	4a0c      	ldr	r2, [pc, #48]	; (80096f8 <global_stdio_init.part.0+0x38>)
 80096c8:	601a      	str	r2, [r3, #0]
 80096ca:	4620      	mov	r0, r4
 80096cc:	2200      	movs	r2, #0
 80096ce:	2104      	movs	r1, #4
 80096d0:	f7ff ff94 	bl	80095fc <std>
 80096d4:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80096d8:	2201      	movs	r2, #1
 80096da:	2109      	movs	r1, #9
 80096dc:	f7ff ff8e 	bl	80095fc <std>
 80096e0:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80096e4:	2202      	movs	r2, #2
 80096e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80096ea:	2112      	movs	r1, #18
 80096ec:	f7ff bf86 	b.w	80095fc <std>
 80096f0:	20003a88 	.word	0x20003a88
 80096f4:	20003950 	.word	0x20003950
 80096f8:	08009669 	.word	0x08009669

080096fc <__sfp_lock_acquire>:
 80096fc:	4801      	ldr	r0, [pc, #4]	; (8009704 <__sfp_lock_acquire+0x8>)
 80096fe:	f000 ba54 	b.w	8009baa <__retarget_lock_acquire_recursive>
 8009702:	bf00      	nop
 8009704:	20003a91 	.word	0x20003a91

08009708 <__sfp_lock_release>:
 8009708:	4801      	ldr	r0, [pc, #4]	; (8009710 <__sfp_lock_release+0x8>)
 800970a:	f000 ba4f 	b.w	8009bac <__retarget_lock_release_recursive>
 800970e:	bf00      	nop
 8009710:	20003a91 	.word	0x20003a91

08009714 <__sinit>:
 8009714:	b510      	push	{r4, lr}
 8009716:	4604      	mov	r4, r0
 8009718:	f7ff fff0 	bl	80096fc <__sfp_lock_acquire>
 800971c:	6a23      	ldr	r3, [r4, #32]
 800971e:	b11b      	cbz	r3, 8009728 <__sinit+0x14>
 8009720:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009724:	f7ff bff0 	b.w	8009708 <__sfp_lock_release>
 8009728:	4b04      	ldr	r3, [pc, #16]	; (800973c <__sinit+0x28>)
 800972a:	6223      	str	r3, [r4, #32]
 800972c:	4b04      	ldr	r3, [pc, #16]	; (8009740 <__sinit+0x2c>)
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	2b00      	cmp	r3, #0
 8009732:	d1f5      	bne.n	8009720 <__sinit+0xc>
 8009734:	f7ff ffc4 	bl	80096c0 <global_stdio_init.part.0>
 8009738:	e7f2      	b.n	8009720 <__sinit+0xc>
 800973a:	bf00      	nop
 800973c:	08009681 	.word	0x08009681
 8009740:	20003a88 	.word	0x20003a88

08009744 <_fwalk_sglue>:
 8009744:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009748:	4607      	mov	r7, r0
 800974a:	4688      	mov	r8, r1
 800974c:	4614      	mov	r4, r2
 800974e:	2600      	movs	r6, #0
 8009750:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009754:	f1b9 0901 	subs.w	r9, r9, #1
 8009758:	d505      	bpl.n	8009766 <_fwalk_sglue+0x22>
 800975a:	6824      	ldr	r4, [r4, #0]
 800975c:	2c00      	cmp	r4, #0
 800975e:	d1f7      	bne.n	8009750 <_fwalk_sglue+0xc>
 8009760:	4630      	mov	r0, r6
 8009762:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009766:	89ab      	ldrh	r3, [r5, #12]
 8009768:	2b01      	cmp	r3, #1
 800976a:	d907      	bls.n	800977c <_fwalk_sglue+0x38>
 800976c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009770:	3301      	adds	r3, #1
 8009772:	d003      	beq.n	800977c <_fwalk_sglue+0x38>
 8009774:	4629      	mov	r1, r5
 8009776:	4638      	mov	r0, r7
 8009778:	47c0      	blx	r8
 800977a:	4306      	orrs	r6, r0
 800977c:	3568      	adds	r5, #104	; 0x68
 800977e:	e7e9      	b.n	8009754 <_fwalk_sglue+0x10>

08009780 <iprintf>:
 8009780:	b40f      	push	{r0, r1, r2, r3}
 8009782:	b507      	push	{r0, r1, r2, lr}
 8009784:	4906      	ldr	r1, [pc, #24]	; (80097a0 <iprintf+0x20>)
 8009786:	ab04      	add	r3, sp, #16
 8009788:	6808      	ldr	r0, [r1, #0]
 800978a:	f853 2b04 	ldr.w	r2, [r3], #4
 800978e:	6881      	ldr	r1, [r0, #8]
 8009790:	9301      	str	r3, [sp, #4]
 8009792:	f000 fb3d 	bl	8009e10 <_vfiprintf_r>
 8009796:	b003      	add	sp, #12
 8009798:	f85d eb04 	ldr.w	lr, [sp], #4
 800979c:	b004      	add	sp, #16
 800979e:	4770      	bx	lr
 80097a0:	20000068 	.word	0x20000068

080097a4 <_puts_r>:
 80097a4:	6a03      	ldr	r3, [r0, #32]
 80097a6:	b570      	push	{r4, r5, r6, lr}
 80097a8:	6884      	ldr	r4, [r0, #8]
 80097aa:	4605      	mov	r5, r0
 80097ac:	460e      	mov	r6, r1
 80097ae:	b90b      	cbnz	r3, 80097b4 <_puts_r+0x10>
 80097b0:	f7ff ffb0 	bl	8009714 <__sinit>
 80097b4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80097b6:	07db      	lsls	r3, r3, #31
 80097b8:	d405      	bmi.n	80097c6 <_puts_r+0x22>
 80097ba:	89a3      	ldrh	r3, [r4, #12]
 80097bc:	0598      	lsls	r0, r3, #22
 80097be:	d402      	bmi.n	80097c6 <_puts_r+0x22>
 80097c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80097c2:	f000 f9f2 	bl	8009baa <__retarget_lock_acquire_recursive>
 80097c6:	89a3      	ldrh	r3, [r4, #12]
 80097c8:	0719      	lsls	r1, r3, #28
 80097ca:	d513      	bpl.n	80097f4 <_puts_r+0x50>
 80097cc:	6923      	ldr	r3, [r4, #16]
 80097ce:	b18b      	cbz	r3, 80097f4 <_puts_r+0x50>
 80097d0:	3e01      	subs	r6, #1
 80097d2:	68a3      	ldr	r3, [r4, #8]
 80097d4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80097d8:	3b01      	subs	r3, #1
 80097da:	60a3      	str	r3, [r4, #8]
 80097dc:	b9e9      	cbnz	r1, 800981a <_puts_r+0x76>
 80097de:	2b00      	cmp	r3, #0
 80097e0:	da2e      	bge.n	8009840 <_puts_r+0x9c>
 80097e2:	4622      	mov	r2, r4
 80097e4:	210a      	movs	r1, #10
 80097e6:	4628      	mov	r0, r5
 80097e8:	f000 f87b 	bl	80098e2 <__swbuf_r>
 80097ec:	3001      	adds	r0, #1
 80097ee:	d007      	beq.n	8009800 <_puts_r+0x5c>
 80097f0:	250a      	movs	r5, #10
 80097f2:	e007      	b.n	8009804 <_puts_r+0x60>
 80097f4:	4621      	mov	r1, r4
 80097f6:	4628      	mov	r0, r5
 80097f8:	f000 f8b0 	bl	800995c <__swsetup_r>
 80097fc:	2800      	cmp	r0, #0
 80097fe:	d0e7      	beq.n	80097d0 <_puts_r+0x2c>
 8009800:	f04f 35ff 	mov.w	r5, #4294967295
 8009804:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009806:	07da      	lsls	r2, r3, #31
 8009808:	d405      	bmi.n	8009816 <_puts_r+0x72>
 800980a:	89a3      	ldrh	r3, [r4, #12]
 800980c:	059b      	lsls	r3, r3, #22
 800980e:	d402      	bmi.n	8009816 <_puts_r+0x72>
 8009810:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009812:	f000 f9cb 	bl	8009bac <__retarget_lock_release_recursive>
 8009816:	4628      	mov	r0, r5
 8009818:	bd70      	pop	{r4, r5, r6, pc}
 800981a:	2b00      	cmp	r3, #0
 800981c:	da04      	bge.n	8009828 <_puts_r+0x84>
 800981e:	69a2      	ldr	r2, [r4, #24]
 8009820:	429a      	cmp	r2, r3
 8009822:	dc06      	bgt.n	8009832 <_puts_r+0x8e>
 8009824:	290a      	cmp	r1, #10
 8009826:	d004      	beq.n	8009832 <_puts_r+0x8e>
 8009828:	6823      	ldr	r3, [r4, #0]
 800982a:	1c5a      	adds	r2, r3, #1
 800982c:	6022      	str	r2, [r4, #0]
 800982e:	7019      	strb	r1, [r3, #0]
 8009830:	e7cf      	b.n	80097d2 <_puts_r+0x2e>
 8009832:	4622      	mov	r2, r4
 8009834:	4628      	mov	r0, r5
 8009836:	f000 f854 	bl	80098e2 <__swbuf_r>
 800983a:	3001      	adds	r0, #1
 800983c:	d1c9      	bne.n	80097d2 <_puts_r+0x2e>
 800983e:	e7df      	b.n	8009800 <_puts_r+0x5c>
 8009840:	6823      	ldr	r3, [r4, #0]
 8009842:	250a      	movs	r5, #10
 8009844:	1c5a      	adds	r2, r3, #1
 8009846:	6022      	str	r2, [r4, #0]
 8009848:	701d      	strb	r5, [r3, #0]
 800984a:	e7db      	b.n	8009804 <_puts_r+0x60>

0800984c <puts>:
 800984c:	4b02      	ldr	r3, [pc, #8]	; (8009858 <puts+0xc>)
 800984e:	4601      	mov	r1, r0
 8009850:	6818      	ldr	r0, [r3, #0]
 8009852:	f7ff bfa7 	b.w	80097a4 <_puts_r>
 8009856:	bf00      	nop
 8009858:	20000068 	.word	0x20000068

0800985c <__sread>:
 800985c:	b510      	push	{r4, lr}
 800985e:	460c      	mov	r4, r1
 8009860:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009864:	f000 f952 	bl	8009b0c <_read_r>
 8009868:	2800      	cmp	r0, #0
 800986a:	bfab      	itete	ge
 800986c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800986e:	89a3      	ldrhlt	r3, [r4, #12]
 8009870:	181b      	addge	r3, r3, r0
 8009872:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009876:	bfac      	ite	ge
 8009878:	6563      	strge	r3, [r4, #84]	; 0x54
 800987a:	81a3      	strhlt	r3, [r4, #12]
 800987c:	bd10      	pop	{r4, pc}

0800987e <__swrite>:
 800987e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009882:	461f      	mov	r7, r3
 8009884:	898b      	ldrh	r3, [r1, #12]
 8009886:	05db      	lsls	r3, r3, #23
 8009888:	4605      	mov	r5, r0
 800988a:	460c      	mov	r4, r1
 800988c:	4616      	mov	r6, r2
 800988e:	d505      	bpl.n	800989c <__swrite+0x1e>
 8009890:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009894:	2302      	movs	r3, #2
 8009896:	2200      	movs	r2, #0
 8009898:	f000 f926 	bl	8009ae8 <_lseek_r>
 800989c:	89a3      	ldrh	r3, [r4, #12]
 800989e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80098a2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80098a6:	81a3      	strh	r3, [r4, #12]
 80098a8:	4632      	mov	r2, r6
 80098aa:	463b      	mov	r3, r7
 80098ac:	4628      	mov	r0, r5
 80098ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80098b2:	f000 b93d 	b.w	8009b30 <_write_r>

080098b6 <__sseek>:
 80098b6:	b510      	push	{r4, lr}
 80098b8:	460c      	mov	r4, r1
 80098ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80098be:	f000 f913 	bl	8009ae8 <_lseek_r>
 80098c2:	1c43      	adds	r3, r0, #1
 80098c4:	89a3      	ldrh	r3, [r4, #12]
 80098c6:	bf15      	itete	ne
 80098c8:	6560      	strne	r0, [r4, #84]	; 0x54
 80098ca:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80098ce:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80098d2:	81a3      	strheq	r3, [r4, #12]
 80098d4:	bf18      	it	ne
 80098d6:	81a3      	strhne	r3, [r4, #12]
 80098d8:	bd10      	pop	{r4, pc}

080098da <__sclose>:
 80098da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80098de:	f000 b89d 	b.w	8009a1c <_close_r>

080098e2 <__swbuf_r>:
 80098e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098e4:	460e      	mov	r6, r1
 80098e6:	4614      	mov	r4, r2
 80098e8:	4605      	mov	r5, r0
 80098ea:	b118      	cbz	r0, 80098f4 <__swbuf_r+0x12>
 80098ec:	6a03      	ldr	r3, [r0, #32]
 80098ee:	b90b      	cbnz	r3, 80098f4 <__swbuf_r+0x12>
 80098f0:	f7ff ff10 	bl	8009714 <__sinit>
 80098f4:	69a3      	ldr	r3, [r4, #24]
 80098f6:	60a3      	str	r3, [r4, #8]
 80098f8:	89a3      	ldrh	r3, [r4, #12]
 80098fa:	071a      	lsls	r2, r3, #28
 80098fc:	d525      	bpl.n	800994a <__swbuf_r+0x68>
 80098fe:	6923      	ldr	r3, [r4, #16]
 8009900:	b31b      	cbz	r3, 800994a <__swbuf_r+0x68>
 8009902:	6823      	ldr	r3, [r4, #0]
 8009904:	6922      	ldr	r2, [r4, #16]
 8009906:	1a98      	subs	r0, r3, r2
 8009908:	6963      	ldr	r3, [r4, #20]
 800990a:	b2f6      	uxtb	r6, r6
 800990c:	4283      	cmp	r3, r0
 800990e:	4637      	mov	r7, r6
 8009910:	dc04      	bgt.n	800991c <__swbuf_r+0x3a>
 8009912:	4621      	mov	r1, r4
 8009914:	4628      	mov	r0, r5
 8009916:	f000 fdab 	bl	800a470 <_fflush_r>
 800991a:	b9e0      	cbnz	r0, 8009956 <__swbuf_r+0x74>
 800991c:	68a3      	ldr	r3, [r4, #8]
 800991e:	3b01      	subs	r3, #1
 8009920:	60a3      	str	r3, [r4, #8]
 8009922:	6823      	ldr	r3, [r4, #0]
 8009924:	1c5a      	adds	r2, r3, #1
 8009926:	6022      	str	r2, [r4, #0]
 8009928:	701e      	strb	r6, [r3, #0]
 800992a:	6962      	ldr	r2, [r4, #20]
 800992c:	1c43      	adds	r3, r0, #1
 800992e:	429a      	cmp	r2, r3
 8009930:	d004      	beq.n	800993c <__swbuf_r+0x5a>
 8009932:	89a3      	ldrh	r3, [r4, #12]
 8009934:	07db      	lsls	r3, r3, #31
 8009936:	d506      	bpl.n	8009946 <__swbuf_r+0x64>
 8009938:	2e0a      	cmp	r6, #10
 800993a:	d104      	bne.n	8009946 <__swbuf_r+0x64>
 800993c:	4621      	mov	r1, r4
 800993e:	4628      	mov	r0, r5
 8009940:	f000 fd96 	bl	800a470 <_fflush_r>
 8009944:	b938      	cbnz	r0, 8009956 <__swbuf_r+0x74>
 8009946:	4638      	mov	r0, r7
 8009948:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800994a:	4621      	mov	r1, r4
 800994c:	4628      	mov	r0, r5
 800994e:	f000 f805 	bl	800995c <__swsetup_r>
 8009952:	2800      	cmp	r0, #0
 8009954:	d0d5      	beq.n	8009902 <__swbuf_r+0x20>
 8009956:	f04f 37ff 	mov.w	r7, #4294967295
 800995a:	e7f4      	b.n	8009946 <__swbuf_r+0x64>

0800995c <__swsetup_r>:
 800995c:	b538      	push	{r3, r4, r5, lr}
 800995e:	4b2a      	ldr	r3, [pc, #168]	; (8009a08 <__swsetup_r+0xac>)
 8009960:	4605      	mov	r5, r0
 8009962:	6818      	ldr	r0, [r3, #0]
 8009964:	460c      	mov	r4, r1
 8009966:	b118      	cbz	r0, 8009970 <__swsetup_r+0x14>
 8009968:	6a03      	ldr	r3, [r0, #32]
 800996a:	b90b      	cbnz	r3, 8009970 <__swsetup_r+0x14>
 800996c:	f7ff fed2 	bl	8009714 <__sinit>
 8009970:	89a3      	ldrh	r3, [r4, #12]
 8009972:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009976:	0718      	lsls	r0, r3, #28
 8009978:	d422      	bmi.n	80099c0 <__swsetup_r+0x64>
 800997a:	06d9      	lsls	r1, r3, #27
 800997c:	d407      	bmi.n	800998e <__swsetup_r+0x32>
 800997e:	2309      	movs	r3, #9
 8009980:	602b      	str	r3, [r5, #0]
 8009982:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009986:	81a3      	strh	r3, [r4, #12]
 8009988:	f04f 30ff 	mov.w	r0, #4294967295
 800998c:	e034      	b.n	80099f8 <__swsetup_r+0x9c>
 800998e:	0758      	lsls	r0, r3, #29
 8009990:	d512      	bpl.n	80099b8 <__swsetup_r+0x5c>
 8009992:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009994:	b141      	cbz	r1, 80099a8 <__swsetup_r+0x4c>
 8009996:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800999a:	4299      	cmp	r1, r3
 800999c:	d002      	beq.n	80099a4 <__swsetup_r+0x48>
 800999e:	4628      	mov	r0, r5
 80099a0:	f000 f914 	bl	8009bcc <_free_r>
 80099a4:	2300      	movs	r3, #0
 80099a6:	6363      	str	r3, [r4, #52]	; 0x34
 80099a8:	89a3      	ldrh	r3, [r4, #12]
 80099aa:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80099ae:	81a3      	strh	r3, [r4, #12]
 80099b0:	2300      	movs	r3, #0
 80099b2:	6063      	str	r3, [r4, #4]
 80099b4:	6923      	ldr	r3, [r4, #16]
 80099b6:	6023      	str	r3, [r4, #0]
 80099b8:	89a3      	ldrh	r3, [r4, #12]
 80099ba:	f043 0308 	orr.w	r3, r3, #8
 80099be:	81a3      	strh	r3, [r4, #12]
 80099c0:	6923      	ldr	r3, [r4, #16]
 80099c2:	b94b      	cbnz	r3, 80099d8 <__swsetup_r+0x7c>
 80099c4:	89a3      	ldrh	r3, [r4, #12]
 80099c6:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80099ca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80099ce:	d003      	beq.n	80099d8 <__swsetup_r+0x7c>
 80099d0:	4621      	mov	r1, r4
 80099d2:	4628      	mov	r0, r5
 80099d4:	f000 fd9a 	bl	800a50c <__smakebuf_r>
 80099d8:	89a0      	ldrh	r0, [r4, #12]
 80099da:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80099de:	f010 0301 	ands.w	r3, r0, #1
 80099e2:	d00a      	beq.n	80099fa <__swsetup_r+0x9e>
 80099e4:	2300      	movs	r3, #0
 80099e6:	60a3      	str	r3, [r4, #8]
 80099e8:	6963      	ldr	r3, [r4, #20]
 80099ea:	425b      	negs	r3, r3
 80099ec:	61a3      	str	r3, [r4, #24]
 80099ee:	6923      	ldr	r3, [r4, #16]
 80099f0:	b943      	cbnz	r3, 8009a04 <__swsetup_r+0xa8>
 80099f2:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80099f6:	d1c4      	bne.n	8009982 <__swsetup_r+0x26>
 80099f8:	bd38      	pop	{r3, r4, r5, pc}
 80099fa:	0781      	lsls	r1, r0, #30
 80099fc:	bf58      	it	pl
 80099fe:	6963      	ldrpl	r3, [r4, #20]
 8009a00:	60a3      	str	r3, [r4, #8]
 8009a02:	e7f4      	b.n	80099ee <__swsetup_r+0x92>
 8009a04:	2000      	movs	r0, #0
 8009a06:	e7f7      	b.n	80099f8 <__swsetup_r+0x9c>
 8009a08:	20000068 	.word	0x20000068

08009a0c <memset>:
 8009a0c:	4402      	add	r2, r0
 8009a0e:	4603      	mov	r3, r0
 8009a10:	4293      	cmp	r3, r2
 8009a12:	d100      	bne.n	8009a16 <memset+0xa>
 8009a14:	4770      	bx	lr
 8009a16:	f803 1b01 	strb.w	r1, [r3], #1
 8009a1a:	e7f9      	b.n	8009a10 <memset+0x4>

08009a1c <_close_r>:
 8009a1c:	b538      	push	{r3, r4, r5, lr}
 8009a1e:	4d06      	ldr	r5, [pc, #24]	; (8009a38 <_close_r+0x1c>)
 8009a20:	2300      	movs	r3, #0
 8009a22:	4604      	mov	r4, r0
 8009a24:	4608      	mov	r0, r1
 8009a26:	602b      	str	r3, [r5, #0]
 8009a28:	f7f7 fdfd 	bl	8001626 <_close>
 8009a2c:	1c43      	adds	r3, r0, #1
 8009a2e:	d102      	bne.n	8009a36 <_close_r+0x1a>
 8009a30:	682b      	ldr	r3, [r5, #0]
 8009a32:	b103      	cbz	r3, 8009a36 <_close_r+0x1a>
 8009a34:	6023      	str	r3, [r4, #0]
 8009a36:	bd38      	pop	{r3, r4, r5, pc}
 8009a38:	20003a8c 	.word	0x20003a8c

08009a3c <_reclaim_reent>:
 8009a3c:	4b29      	ldr	r3, [pc, #164]	; (8009ae4 <_reclaim_reent+0xa8>)
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	4283      	cmp	r3, r0
 8009a42:	b570      	push	{r4, r5, r6, lr}
 8009a44:	4604      	mov	r4, r0
 8009a46:	d04b      	beq.n	8009ae0 <_reclaim_reent+0xa4>
 8009a48:	69c3      	ldr	r3, [r0, #28]
 8009a4a:	b143      	cbz	r3, 8009a5e <_reclaim_reent+0x22>
 8009a4c:	68db      	ldr	r3, [r3, #12]
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d144      	bne.n	8009adc <_reclaim_reent+0xa0>
 8009a52:	69e3      	ldr	r3, [r4, #28]
 8009a54:	6819      	ldr	r1, [r3, #0]
 8009a56:	b111      	cbz	r1, 8009a5e <_reclaim_reent+0x22>
 8009a58:	4620      	mov	r0, r4
 8009a5a:	f000 f8b7 	bl	8009bcc <_free_r>
 8009a5e:	6961      	ldr	r1, [r4, #20]
 8009a60:	b111      	cbz	r1, 8009a68 <_reclaim_reent+0x2c>
 8009a62:	4620      	mov	r0, r4
 8009a64:	f000 f8b2 	bl	8009bcc <_free_r>
 8009a68:	69e1      	ldr	r1, [r4, #28]
 8009a6a:	b111      	cbz	r1, 8009a72 <_reclaim_reent+0x36>
 8009a6c:	4620      	mov	r0, r4
 8009a6e:	f000 f8ad 	bl	8009bcc <_free_r>
 8009a72:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8009a74:	b111      	cbz	r1, 8009a7c <_reclaim_reent+0x40>
 8009a76:	4620      	mov	r0, r4
 8009a78:	f000 f8a8 	bl	8009bcc <_free_r>
 8009a7c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009a7e:	b111      	cbz	r1, 8009a86 <_reclaim_reent+0x4a>
 8009a80:	4620      	mov	r0, r4
 8009a82:	f000 f8a3 	bl	8009bcc <_free_r>
 8009a86:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8009a88:	b111      	cbz	r1, 8009a90 <_reclaim_reent+0x54>
 8009a8a:	4620      	mov	r0, r4
 8009a8c:	f000 f89e 	bl	8009bcc <_free_r>
 8009a90:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8009a92:	b111      	cbz	r1, 8009a9a <_reclaim_reent+0x5e>
 8009a94:	4620      	mov	r0, r4
 8009a96:	f000 f899 	bl	8009bcc <_free_r>
 8009a9a:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8009a9c:	b111      	cbz	r1, 8009aa4 <_reclaim_reent+0x68>
 8009a9e:	4620      	mov	r0, r4
 8009aa0:	f000 f894 	bl	8009bcc <_free_r>
 8009aa4:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8009aa6:	b111      	cbz	r1, 8009aae <_reclaim_reent+0x72>
 8009aa8:	4620      	mov	r0, r4
 8009aaa:	f000 f88f 	bl	8009bcc <_free_r>
 8009aae:	6a23      	ldr	r3, [r4, #32]
 8009ab0:	b1b3      	cbz	r3, 8009ae0 <_reclaim_reent+0xa4>
 8009ab2:	4620      	mov	r0, r4
 8009ab4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8009ab8:	4718      	bx	r3
 8009aba:	5949      	ldr	r1, [r1, r5]
 8009abc:	b941      	cbnz	r1, 8009ad0 <_reclaim_reent+0x94>
 8009abe:	3504      	adds	r5, #4
 8009ac0:	69e3      	ldr	r3, [r4, #28]
 8009ac2:	2d80      	cmp	r5, #128	; 0x80
 8009ac4:	68d9      	ldr	r1, [r3, #12]
 8009ac6:	d1f8      	bne.n	8009aba <_reclaim_reent+0x7e>
 8009ac8:	4620      	mov	r0, r4
 8009aca:	f000 f87f 	bl	8009bcc <_free_r>
 8009ace:	e7c0      	b.n	8009a52 <_reclaim_reent+0x16>
 8009ad0:	680e      	ldr	r6, [r1, #0]
 8009ad2:	4620      	mov	r0, r4
 8009ad4:	f000 f87a 	bl	8009bcc <_free_r>
 8009ad8:	4631      	mov	r1, r6
 8009ada:	e7ef      	b.n	8009abc <_reclaim_reent+0x80>
 8009adc:	2500      	movs	r5, #0
 8009ade:	e7ef      	b.n	8009ac0 <_reclaim_reent+0x84>
 8009ae0:	bd70      	pop	{r4, r5, r6, pc}
 8009ae2:	bf00      	nop
 8009ae4:	20000068 	.word	0x20000068

08009ae8 <_lseek_r>:
 8009ae8:	b538      	push	{r3, r4, r5, lr}
 8009aea:	4d07      	ldr	r5, [pc, #28]	; (8009b08 <_lseek_r+0x20>)
 8009aec:	4604      	mov	r4, r0
 8009aee:	4608      	mov	r0, r1
 8009af0:	4611      	mov	r1, r2
 8009af2:	2200      	movs	r2, #0
 8009af4:	602a      	str	r2, [r5, #0]
 8009af6:	461a      	mov	r2, r3
 8009af8:	f7f7 fdbc 	bl	8001674 <_lseek>
 8009afc:	1c43      	adds	r3, r0, #1
 8009afe:	d102      	bne.n	8009b06 <_lseek_r+0x1e>
 8009b00:	682b      	ldr	r3, [r5, #0]
 8009b02:	b103      	cbz	r3, 8009b06 <_lseek_r+0x1e>
 8009b04:	6023      	str	r3, [r4, #0]
 8009b06:	bd38      	pop	{r3, r4, r5, pc}
 8009b08:	20003a8c 	.word	0x20003a8c

08009b0c <_read_r>:
 8009b0c:	b538      	push	{r3, r4, r5, lr}
 8009b0e:	4d07      	ldr	r5, [pc, #28]	; (8009b2c <_read_r+0x20>)
 8009b10:	4604      	mov	r4, r0
 8009b12:	4608      	mov	r0, r1
 8009b14:	4611      	mov	r1, r2
 8009b16:	2200      	movs	r2, #0
 8009b18:	602a      	str	r2, [r5, #0]
 8009b1a:	461a      	mov	r2, r3
 8009b1c:	f7f7 fd4a 	bl	80015b4 <_read>
 8009b20:	1c43      	adds	r3, r0, #1
 8009b22:	d102      	bne.n	8009b2a <_read_r+0x1e>
 8009b24:	682b      	ldr	r3, [r5, #0]
 8009b26:	b103      	cbz	r3, 8009b2a <_read_r+0x1e>
 8009b28:	6023      	str	r3, [r4, #0]
 8009b2a:	bd38      	pop	{r3, r4, r5, pc}
 8009b2c:	20003a8c 	.word	0x20003a8c

08009b30 <_write_r>:
 8009b30:	b538      	push	{r3, r4, r5, lr}
 8009b32:	4d07      	ldr	r5, [pc, #28]	; (8009b50 <_write_r+0x20>)
 8009b34:	4604      	mov	r4, r0
 8009b36:	4608      	mov	r0, r1
 8009b38:	4611      	mov	r1, r2
 8009b3a:	2200      	movs	r2, #0
 8009b3c:	602a      	str	r2, [r5, #0]
 8009b3e:	461a      	mov	r2, r3
 8009b40:	f7f7 fd55 	bl	80015ee <_write>
 8009b44:	1c43      	adds	r3, r0, #1
 8009b46:	d102      	bne.n	8009b4e <_write_r+0x1e>
 8009b48:	682b      	ldr	r3, [r5, #0]
 8009b4a:	b103      	cbz	r3, 8009b4e <_write_r+0x1e>
 8009b4c:	6023      	str	r3, [r4, #0]
 8009b4e:	bd38      	pop	{r3, r4, r5, pc}
 8009b50:	20003a8c 	.word	0x20003a8c

08009b54 <__errno>:
 8009b54:	4b01      	ldr	r3, [pc, #4]	; (8009b5c <__errno+0x8>)
 8009b56:	6818      	ldr	r0, [r3, #0]
 8009b58:	4770      	bx	lr
 8009b5a:	bf00      	nop
 8009b5c:	20000068 	.word	0x20000068

08009b60 <__libc_init_array>:
 8009b60:	b570      	push	{r4, r5, r6, lr}
 8009b62:	4d0d      	ldr	r5, [pc, #52]	; (8009b98 <__libc_init_array+0x38>)
 8009b64:	4c0d      	ldr	r4, [pc, #52]	; (8009b9c <__libc_init_array+0x3c>)
 8009b66:	1b64      	subs	r4, r4, r5
 8009b68:	10a4      	asrs	r4, r4, #2
 8009b6a:	2600      	movs	r6, #0
 8009b6c:	42a6      	cmp	r6, r4
 8009b6e:	d109      	bne.n	8009b84 <__libc_init_array+0x24>
 8009b70:	4d0b      	ldr	r5, [pc, #44]	; (8009ba0 <__libc_init_array+0x40>)
 8009b72:	4c0c      	ldr	r4, [pc, #48]	; (8009ba4 <__libc_init_array+0x44>)
 8009b74:	f000 fd38 	bl	800a5e8 <_init>
 8009b78:	1b64      	subs	r4, r4, r5
 8009b7a:	10a4      	asrs	r4, r4, #2
 8009b7c:	2600      	movs	r6, #0
 8009b7e:	42a6      	cmp	r6, r4
 8009b80:	d105      	bne.n	8009b8e <__libc_init_array+0x2e>
 8009b82:	bd70      	pop	{r4, r5, r6, pc}
 8009b84:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b88:	4798      	blx	r3
 8009b8a:	3601      	adds	r6, #1
 8009b8c:	e7ee      	b.n	8009b6c <__libc_init_array+0xc>
 8009b8e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b92:	4798      	blx	r3
 8009b94:	3601      	adds	r6, #1
 8009b96:	e7f2      	b.n	8009b7e <__libc_init_array+0x1e>
 8009b98:	0800a708 	.word	0x0800a708
 8009b9c:	0800a708 	.word	0x0800a708
 8009ba0:	0800a708 	.word	0x0800a708
 8009ba4:	0800a70c 	.word	0x0800a70c

08009ba8 <__retarget_lock_init_recursive>:
 8009ba8:	4770      	bx	lr

08009baa <__retarget_lock_acquire_recursive>:
 8009baa:	4770      	bx	lr

08009bac <__retarget_lock_release_recursive>:
 8009bac:	4770      	bx	lr

08009bae <memcpy>:
 8009bae:	440a      	add	r2, r1
 8009bb0:	4291      	cmp	r1, r2
 8009bb2:	f100 33ff 	add.w	r3, r0, #4294967295
 8009bb6:	d100      	bne.n	8009bba <memcpy+0xc>
 8009bb8:	4770      	bx	lr
 8009bba:	b510      	push	{r4, lr}
 8009bbc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009bc0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009bc4:	4291      	cmp	r1, r2
 8009bc6:	d1f9      	bne.n	8009bbc <memcpy+0xe>
 8009bc8:	bd10      	pop	{r4, pc}
	...

08009bcc <_free_r>:
 8009bcc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009bce:	2900      	cmp	r1, #0
 8009bd0:	d044      	beq.n	8009c5c <_free_r+0x90>
 8009bd2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009bd6:	9001      	str	r0, [sp, #4]
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	f1a1 0404 	sub.w	r4, r1, #4
 8009bde:	bfb8      	it	lt
 8009be0:	18e4      	addlt	r4, r4, r3
 8009be2:	f000 f8df 	bl	8009da4 <__malloc_lock>
 8009be6:	4a1e      	ldr	r2, [pc, #120]	; (8009c60 <_free_r+0x94>)
 8009be8:	9801      	ldr	r0, [sp, #4]
 8009bea:	6813      	ldr	r3, [r2, #0]
 8009bec:	b933      	cbnz	r3, 8009bfc <_free_r+0x30>
 8009bee:	6063      	str	r3, [r4, #4]
 8009bf0:	6014      	str	r4, [r2, #0]
 8009bf2:	b003      	add	sp, #12
 8009bf4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009bf8:	f000 b8da 	b.w	8009db0 <__malloc_unlock>
 8009bfc:	42a3      	cmp	r3, r4
 8009bfe:	d908      	bls.n	8009c12 <_free_r+0x46>
 8009c00:	6825      	ldr	r5, [r4, #0]
 8009c02:	1961      	adds	r1, r4, r5
 8009c04:	428b      	cmp	r3, r1
 8009c06:	bf01      	itttt	eq
 8009c08:	6819      	ldreq	r1, [r3, #0]
 8009c0a:	685b      	ldreq	r3, [r3, #4]
 8009c0c:	1949      	addeq	r1, r1, r5
 8009c0e:	6021      	streq	r1, [r4, #0]
 8009c10:	e7ed      	b.n	8009bee <_free_r+0x22>
 8009c12:	461a      	mov	r2, r3
 8009c14:	685b      	ldr	r3, [r3, #4]
 8009c16:	b10b      	cbz	r3, 8009c1c <_free_r+0x50>
 8009c18:	42a3      	cmp	r3, r4
 8009c1a:	d9fa      	bls.n	8009c12 <_free_r+0x46>
 8009c1c:	6811      	ldr	r1, [r2, #0]
 8009c1e:	1855      	adds	r5, r2, r1
 8009c20:	42a5      	cmp	r5, r4
 8009c22:	d10b      	bne.n	8009c3c <_free_r+0x70>
 8009c24:	6824      	ldr	r4, [r4, #0]
 8009c26:	4421      	add	r1, r4
 8009c28:	1854      	adds	r4, r2, r1
 8009c2a:	42a3      	cmp	r3, r4
 8009c2c:	6011      	str	r1, [r2, #0]
 8009c2e:	d1e0      	bne.n	8009bf2 <_free_r+0x26>
 8009c30:	681c      	ldr	r4, [r3, #0]
 8009c32:	685b      	ldr	r3, [r3, #4]
 8009c34:	6053      	str	r3, [r2, #4]
 8009c36:	440c      	add	r4, r1
 8009c38:	6014      	str	r4, [r2, #0]
 8009c3a:	e7da      	b.n	8009bf2 <_free_r+0x26>
 8009c3c:	d902      	bls.n	8009c44 <_free_r+0x78>
 8009c3e:	230c      	movs	r3, #12
 8009c40:	6003      	str	r3, [r0, #0]
 8009c42:	e7d6      	b.n	8009bf2 <_free_r+0x26>
 8009c44:	6825      	ldr	r5, [r4, #0]
 8009c46:	1961      	adds	r1, r4, r5
 8009c48:	428b      	cmp	r3, r1
 8009c4a:	bf04      	itt	eq
 8009c4c:	6819      	ldreq	r1, [r3, #0]
 8009c4e:	685b      	ldreq	r3, [r3, #4]
 8009c50:	6063      	str	r3, [r4, #4]
 8009c52:	bf04      	itt	eq
 8009c54:	1949      	addeq	r1, r1, r5
 8009c56:	6021      	streq	r1, [r4, #0]
 8009c58:	6054      	str	r4, [r2, #4]
 8009c5a:	e7ca      	b.n	8009bf2 <_free_r+0x26>
 8009c5c:	b003      	add	sp, #12
 8009c5e:	bd30      	pop	{r4, r5, pc}
 8009c60:	20003a94 	.word	0x20003a94

08009c64 <sbrk_aligned>:
 8009c64:	b570      	push	{r4, r5, r6, lr}
 8009c66:	4e0e      	ldr	r6, [pc, #56]	; (8009ca0 <sbrk_aligned+0x3c>)
 8009c68:	460c      	mov	r4, r1
 8009c6a:	6831      	ldr	r1, [r6, #0]
 8009c6c:	4605      	mov	r5, r0
 8009c6e:	b911      	cbnz	r1, 8009c76 <sbrk_aligned+0x12>
 8009c70:	f000 fcaa 	bl	800a5c8 <_sbrk_r>
 8009c74:	6030      	str	r0, [r6, #0]
 8009c76:	4621      	mov	r1, r4
 8009c78:	4628      	mov	r0, r5
 8009c7a:	f000 fca5 	bl	800a5c8 <_sbrk_r>
 8009c7e:	1c43      	adds	r3, r0, #1
 8009c80:	d00a      	beq.n	8009c98 <sbrk_aligned+0x34>
 8009c82:	1cc4      	adds	r4, r0, #3
 8009c84:	f024 0403 	bic.w	r4, r4, #3
 8009c88:	42a0      	cmp	r0, r4
 8009c8a:	d007      	beq.n	8009c9c <sbrk_aligned+0x38>
 8009c8c:	1a21      	subs	r1, r4, r0
 8009c8e:	4628      	mov	r0, r5
 8009c90:	f000 fc9a 	bl	800a5c8 <_sbrk_r>
 8009c94:	3001      	adds	r0, #1
 8009c96:	d101      	bne.n	8009c9c <sbrk_aligned+0x38>
 8009c98:	f04f 34ff 	mov.w	r4, #4294967295
 8009c9c:	4620      	mov	r0, r4
 8009c9e:	bd70      	pop	{r4, r5, r6, pc}
 8009ca0:	20003a98 	.word	0x20003a98

08009ca4 <_malloc_r>:
 8009ca4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009ca8:	1ccd      	adds	r5, r1, #3
 8009caa:	f025 0503 	bic.w	r5, r5, #3
 8009cae:	3508      	adds	r5, #8
 8009cb0:	2d0c      	cmp	r5, #12
 8009cb2:	bf38      	it	cc
 8009cb4:	250c      	movcc	r5, #12
 8009cb6:	2d00      	cmp	r5, #0
 8009cb8:	4607      	mov	r7, r0
 8009cba:	db01      	blt.n	8009cc0 <_malloc_r+0x1c>
 8009cbc:	42a9      	cmp	r1, r5
 8009cbe:	d905      	bls.n	8009ccc <_malloc_r+0x28>
 8009cc0:	230c      	movs	r3, #12
 8009cc2:	603b      	str	r3, [r7, #0]
 8009cc4:	2600      	movs	r6, #0
 8009cc6:	4630      	mov	r0, r6
 8009cc8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009ccc:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8009da0 <_malloc_r+0xfc>
 8009cd0:	f000 f868 	bl	8009da4 <__malloc_lock>
 8009cd4:	f8d8 3000 	ldr.w	r3, [r8]
 8009cd8:	461c      	mov	r4, r3
 8009cda:	bb5c      	cbnz	r4, 8009d34 <_malloc_r+0x90>
 8009cdc:	4629      	mov	r1, r5
 8009cde:	4638      	mov	r0, r7
 8009ce0:	f7ff ffc0 	bl	8009c64 <sbrk_aligned>
 8009ce4:	1c43      	adds	r3, r0, #1
 8009ce6:	4604      	mov	r4, r0
 8009ce8:	d155      	bne.n	8009d96 <_malloc_r+0xf2>
 8009cea:	f8d8 4000 	ldr.w	r4, [r8]
 8009cee:	4626      	mov	r6, r4
 8009cf0:	2e00      	cmp	r6, #0
 8009cf2:	d145      	bne.n	8009d80 <_malloc_r+0xdc>
 8009cf4:	2c00      	cmp	r4, #0
 8009cf6:	d048      	beq.n	8009d8a <_malloc_r+0xe6>
 8009cf8:	6823      	ldr	r3, [r4, #0]
 8009cfa:	4631      	mov	r1, r6
 8009cfc:	4638      	mov	r0, r7
 8009cfe:	eb04 0903 	add.w	r9, r4, r3
 8009d02:	f000 fc61 	bl	800a5c8 <_sbrk_r>
 8009d06:	4581      	cmp	r9, r0
 8009d08:	d13f      	bne.n	8009d8a <_malloc_r+0xe6>
 8009d0a:	6821      	ldr	r1, [r4, #0]
 8009d0c:	1a6d      	subs	r5, r5, r1
 8009d0e:	4629      	mov	r1, r5
 8009d10:	4638      	mov	r0, r7
 8009d12:	f7ff ffa7 	bl	8009c64 <sbrk_aligned>
 8009d16:	3001      	adds	r0, #1
 8009d18:	d037      	beq.n	8009d8a <_malloc_r+0xe6>
 8009d1a:	6823      	ldr	r3, [r4, #0]
 8009d1c:	442b      	add	r3, r5
 8009d1e:	6023      	str	r3, [r4, #0]
 8009d20:	f8d8 3000 	ldr.w	r3, [r8]
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	d038      	beq.n	8009d9a <_malloc_r+0xf6>
 8009d28:	685a      	ldr	r2, [r3, #4]
 8009d2a:	42a2      	cmp	r2, r4
 8009d2c:	d12b      	bne.n	8009d86 <_malloc_r+0xe2>
 8009d2e:	2200      	movs	r2, #0
 8009d30:	605a      	str	r2, [r3, #4]
 8009d32:	e00f      	b.n	8009d54 <_malloc_r+0xb0>
 8009d34:	6822      	ldr	r2, [r4, #0]
 8009d36:	1b52      	subs	r2, r2, r5
 8009d38:	d41f      	bmi.n	8009d7a <_malloc_r+0xd6>
 8009d3a:	2a0b      	cmp	r2, #11
 8009d3c:	d917      	bls.n	8009d6e <_malloc_r+0xca>
 8009d3e:	1961      	adds	r1, r4, r5
 8009d40:	42a3      	cmp	r3, r4
 8009d42:	6025      	str	r5, [r4, #0]
 8009d44:	bf18      	it	ne
 8009d46:	6059      	strne	r1, [r3, #4]
 8009d48:	6863      	ldr	r3, [r4, #4]
 8009d4a:	bf08      	it	eq
 8009d4c:	f8c8 1000 	streq.w	r1, [r8]
 8009d50:	5162      	str	r2, [r4, r5]
 8009d52:	604b      	str	r3, [r1, #4]
 8009d54:	4638      	mov	r0, r7
 8009d56:	f104 060b 	add.w	r6, r4, #11
 8009d5a:	f000 f829 	bl	8009db0 <__malloc_unlock>
 8009d5e:	f026 0607 	bic.w	r6, r6, #7
 8009d62:	1d23      	adds	r3, r4, #4
 8009d64:	1af2      	subs	r2, r6, r3
 8009d66:	d0ae      	beq.n	8009cc6 <_malloc_r+0x22>
 8009d68:	1b9b      	subs	r3, r3, r6
 8009d6a:	50a3      	str	r3, [r4, r2]
 8009d6c:	e7ab      	b.n	8009cc6 <_malloc_r+0x22>
 8009d6e:	42a3      	cmp	r3, r4
 8009d70:	6862      	ldr	r2, [r4, #4]
 8009d72:	d1dd      	bne.n	8009d30 <_malloc_r+0x8c>
 8009d74:	f8c8 2000 	str.w	r2, [r8]
 8009d78:	e7ec      	b.n	8009d54 <_malloc_r+0xb0>
 8009d7a:	4623      	mov	r3, r4
 8009d7c:	6864      	ldr	r4, [r4, #4]
 8009d7e:	e7ac      	b.n	8009cda <_malloc_r+0x36>
 8009d80:	4634      	mov	r4, r6
 8009d82:	6876      	ldr	r6, [r6, #4]
 8009d84:	e7b4      	b.n	8009cf0 <_malloc_r+0x4c>
 8009d86:	4613      	mov	r3, r2
 8009d88:	e7cc      	b.n	8009d24 <_malloc_r+0x80>
 8009d8a:	230c      	movs	r3, #12
 8009d8c:	603b      	str	r3, [r7, #0]
 8009d8e:	4638      	mov	r0, r7
 8009d90:	f000 f80e 	bl	8009db0 <__malloc_unlock>
 8009d94:	e797      	b.n	8009cc6 <_malloc_r+0x22>
 8009d96:	6025      	str	r5, [r4, #0]
 8009d98:	e7dc      	b.n	8009d54 <_malloc_r+0xb0>
 8009d9a:	605b      	str	r3, [r3, #4]
 8009d9c:	deff      	udf	#255	; 0xff
 8009d9e:	bf00      	nop
 8009da0:	20003a94 	.word	0x20003a94

08009da4 <__malloc_lock>:
 8009da4:	4801      	ldr	r0, [pc, #4]	; (8009dac <__malloc_lock+0x8>)
 8009da6:	f7ff bf00 	b.w	8009baa <__retarget_lock_acquire_recursive>
 8009daa:	bf00      	nop
 8009dac:	20003a90 	.word	0x20003a90

08009db0 <__malloc_unlock>:
 8009db0:	4801      	ldr	r0, [pc, #4]	; (8009db8 <__malloc_unlock+0x8>)
 8009db2:	f7ff befb 	b.w	8009bac <__retarget_lock_release_recursive>
 8009db6:	bf00      	nop
 8009db8:	20003a90 	.word	0x20003a90

08009dbc <__sfputc_r>:
 8009dbc:	6893      	ldr	r3, [r2, #8]
 8009dbe:	3b01      	subs	r3, #1
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	b410      	push	{r4}
 8009dc4:	6093      	str	r3, [r2, #8]
 8009dc6:	da08      	bge.n	8009dda <__sfputc_r+0x1e>
 8009dc8:	6994      	ldr	r4, [r2, #24]
 8009dca:	42a3      	cmp	r3, r4
 8009dcc:	db01      	blt.n	8009dd2 <__sfputc_r+0x16>
 8009dce:	290a      	cmp	r1, #10
 8009dd0:	d103      	bne.n	8009dda <__sfputc_r+0x1e>
 8009dd2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009dd6:	f7ff bd84 	b.w	80098e2 <__swbuf_r>
 8009dda:	6813      	ldr	r3, [r2, #0]
 8009ddc:	1c58      	adds	r0, r3, #1
 8009dde:	6010      	str	r0, [r2, #0]
 8009de0:	7019      	strb	r1, [r3, #0]
 8009de2:	4608      	mov	r0, r1
 8009de4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009de8:	4770      	bx	lr

08009dea <__sfputs_r>:
 8009dea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009dec:	4606      	mov	r6, r0
 8009dee:	460f      	mov	r7, r1
 8009df0:	4614      	mov	r4, r2
 8009df2:	18d5      	adds	r5, r2, r3
 8009df4:	42ac      	cmp	r4, r5
 8009df6:	d101      	bne.n	8009dfc <__sfputs_r+0x12>
 8009df8:	2000      	movs	r0, #0
 8009dfa:	e007      	b.n	8009e0c <__sfputs_r+0x22>
 8009dfc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e00:	463a      	mov	r2, r7
 8009e02:	4630      	mov	r0, r6
 8009e04:	f7ff ffda 	bl	8009dbc <__sfputc_r>
 8009e08:	1c43      	adds	r3, r0, #1
 8009e0a:	d1f3      	bne.n	8009df4 <__sfputs_r+0xa>
 8009e0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009e10 <_vfiprintf_r>:
 8009e10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e14:	460d      	mov	r5, r1
 8009e16:	b09d      	sub	sp, #116	; 0x74
 8009e18:	4614      	mov	r4, r2
 8009e1a:	4698      	mov	r8, r3
 8009e1c:	4606      	mov	r6, r0
 8009e1e:	b118      	cbz	r0, 8009e28 <_vfiprintf_r+0x18>
 8009e20:	6a03      	ldr	r3, [r0, #32]
 8009e22:	b90b      	cbnz	r3, 8009e28 <_vfiprintf_r+0x18>
 8009e24:	f7ff fc76 	bl	8009714 <__sinit>
 8009e28:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009e2a:	07d9      	lsls	r1, r3, #31
 8009e2c:	d405      	bmi.n	8009e3a <_vfiprintf_r+0x2a>
 8009e2e:	89ab      	ldrh	r3, [r5, #12]
 8009e30:	059a      	lsls	r2, r3, #22
 8009e32:	d402      	bmi.n	8009e3a <_vfiprintf_r+0x2a>
 8009e34:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009e36:	f7ff feb8 	bl	8009baa <__retarget_lock_acquire_recursive>
 8009e3a:	89ab      	ldrh	r3, [r5, #12]
 8009e3c:	071b      	lsls	r3, r3, #28
 8009e3e:	d501      	bpl.n	8009e44 <_vfiprintf_r+0x34>
 8009e40:	692b      	ldr	r3, [r5, #16]
 8009e42:	b99b      	cbnz	r3, 8009e6c <_vfiprintf_r+0x5c>
 8009e44:	4629      	mov	r1, r5
 8009e46:	4630      	mov	r0, r6
 8009e48:	f7ff fd88 	bl	800995c <__swsetup_r>
 8009e4c:	b170      	cbz	r0, 8009e6c <_vfiprintf_r+0x5c>
 8009e4e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009e50:	07dc      	lsls	r4, r3, #31
 8009e52:	d504      	bpl.n	8009e5e <_vfiprintf_r+0x4e>
 8009e54:	f04f 30ff 	mov.w	r0, #4294967295
 8009e58:	b01d      	add	sp, #116	; 0x74
 8009e5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e5e:	89ab      	ldrh	r3, [r5, #12]
 8009e60:	0598      	lsls	r0, r3, #22
 8009e62:	d4f7      	bmi.n	8009e54 <_vfiprintf_r+0x44>
 8009e64:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009e66:	f7ff fea1 	bl	8009bac <__retarget_lock_release_recursive>
 8009e6a:	e7f3      	b.n	8009e54 <_vfiprintf_r+0x44>
 8009e6c:	2300      	movs	r3, #0
 8009e6e:	9309      	str	r3, [sp, #36]	; 0x24
 8009e70:	2320      	movs	r3, #32
 8009e72:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009e76:	f8cd 800c 	str.w	r8, [sp, #12]
 8009e7a:	2330      	movs	r3, #48	; 0x30
 8009e7c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800a030 <_vfiprintf_r+0x220>
 8009e80:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009e84:	f04f 0901 	mov.w	r9, #1
 8009e88:	4623      	mov	r3, r4
 8009e8a:	469a      	mov	sl, r3
 8009e8c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009e90:	b10a      	cbz	r2, 8009e96 <_vfiprintf_r+0x86>
 8009e92:	2a25      	cmp	r2, #37	; 0x25
 8009e94:	d1f9      	bne.n	8009e8a <_vfiprintf_r+0x7a>
 8009e96:	ebba 0b04 	subs.w	fp, sl, r4
 8009e9a:	d00b      	beq.n	8009eb4 <_vfiprintf_r+0xa4>
 8009e9c:	465b      	mov	r3, fp
 8009e9e:	4622      	mov	r2, r4
 8009ea0:	4629      	mov	r1, r5
 8009ea2:	4630      	mov	r0, r6
 8009ea4:	f7ff ffa1 	bl	8009dea <__sfputs_r>
 8009ea8:	3001      	adds	r0, #1
 8009eaa:	f000 80a9 	beq.w	800a000 <_vfiprintf_r+0x1f0>
 8009eae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009eb0:	445a      	add	r2, fp
 8009eb2:	9209      	str	r2, [sp, #36]	; 0x24
 8009eb4:	f89a 3000 	ldrb.w	r3, [sl]
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	f000 80a1 	beq.w	800a000 <_vfiprintf_r+0x1f0>
 8009ebe:	2300      	movs	r3, #0
 8009ec0:	f04f 32ff 	mov.w	r2, #4294967295
 8009ec4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009ec8:	f10a 0a01 	add.w	sl, sl, #1
 8009ecc:	9304      	str	r3, [sp, #16]
 8009ece:	9307      	str	r3, [sp, #28]
 8009ed0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009ed4:	931a      	str	r3, [sp, #104]	; 0x68
 8009ed6:	4654      	mov	r4, sl
 8009ed8:	2205      	movs	r2, #5
 8009eda:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009ede:	4854      	ldr	r0, [pc, #336]	; (800a030 <_vfiprintf_r+0x220>)
 8009ee0:	f7f6 f976 	bl	80001d0 <memchr>
 8009ee4:	9a04      	ldr	r2, [sp, #16]
 8009ee6:	b9d8      	cbnz	r0, 8009f20 <_vfiprintf_r+0x110>
 8009ee8:	06d1      	lsls	r1, r2, #27
 8009eea:	bf44      	itt	mi
 8009eec:	2320      	movmi	r3, #32
 8009eee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009ef2:	0713      	lsls	r3, r2, #28
 8009ef4:	bf44      	itt	mi
 8009ef6:	232b      	movmi	r3, #43	; 0x2b
 8009ef8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009efc:	f89a 3000 	ldrb.w	r3, [sl]
 8009f00:	2b2a      	cmp	r3, #42	; 0x2a
 8009f02:	d015      	beq.n	8009f30 <_vfiprintf_r+0x120>
 8009f04:	9a07      	ldr	r2, [sp, #28]
 8009f06:	4654      	mov	r4, sl
 8009f08:	2000      	movs	r0, #0
 8009f0a:	f04f 0c0a 	mov.w	ip, #10
 8009f0e:	4621      	mov	r1, r4
 8009f10:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009f14:	3b30      	subs	r3, #48	; 0x30
 8009f16:	2b09      	cmp	r3, #9
 8009f18:	d94d      	bls.n	8009fb6 <_vfiprintf_r+0x1a6>
 8009f1a:	b1b0      	cbz	r0, 8009f4a <_vfiprintf_r+0x13a>
 8009f1c:	9207      	str	r2, [sp, #28]
 8009f1e:	e014      	b.n	8009f4a <_vfiprintf_r+0x13a>
 8009f20:	eba0 0308 	sub.w	r3, r0, r8
 8009f24:	fa09 f303 	lsl.w	r3, r9, r3
 8009f28:	4313      	orrs	r3, r2
 8009f2a:	9304      	str	r3, [sp, #16]
 8009f2c:	46a2      	mov	sl, r4
 8009f2e:	e7d2      	b.n	8009ed6 <_vfiprintf_r+0xc6>
 8009f30:	9b03      	ldr	r3, [sp, #12]
 8009f32:	1d19      	adds	r1, r3, #4
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	9103      	str	r1, [sp, #12]
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	bfbb      	ittet	lt
 8009f3c:	425b      	neglt	r3, r3
 8009f3e:	f042 0202 	orrlt.w	r2, r2, #2
 8009f42:	9307      	strge	r3, [sp, #28]
 8009f44:	9307      	strlt	r3, [sp, #28]
 8009f46:	bfb8      	it	lt
 8009f48:	9204      	strlt	r2, [sp, #16]
 8009f4a:	7823      	ldrb	r3, [r4, #0]
 8009f4c:	2b2e      	cmp	r3, #46	; 0x2e
 8009f4e:	d10c      	bne.n	8009f6a <_vfiprintf_r+0x15a>
 8009f50:	7863      	ldrb	r3, [r4, #1]
 8009f52:	2b2a      	cmp	r3, #42	; 0x2a
 8009f54:	d134      	bne.n	8009fc0 <_vfiprintf_r+0x1b0>
 8009f56:	9b03      	ldr	r3, [sp, #12]
 8009f58:	1d1a      	adds	r2, r3, #4
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	9203      	str	r2, [sp, #12]
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	bfb8      	it	lt
 8009f62:	f04f 33ff 	movlt.w	r3, #4294967295
 8009f66:	3402      	adds	r4, #2
 8009f68:	9305      	str	r3, [sp, #20]
 8009f6a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800a040 <_vfiprintf_r+0x230>
 8009f6e:	7821      	ldrb	r1, [r4, #0]
 8009f70:	2203      	movs	r2, #3
 8009f72:	4650      	mov	r0, sl
 8009f74:	f7f6 f92c 	bl	80001d0 <memchr>
 8009f78:	b138      	cbz	r0, 8009f8a <_vfiprintf_r+0x17a>
 8009f7a:	9b04      	ldr	r3, [sp, #16]
 8009f7c:	eba0 000a 	sub.w	r0, r0, sl
 8009f80:	2240      	movs	r2, #64	; 0x40
 8009f82:	4082      	lsls	r2, r0
 8009f84:	4313      	orrs	r3, r2
 8009f86:	3401      	adds	r4, #1
 8009f88:	9304      	str	r3, [sp, #16]
 8009f8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f8e:	4829      	ldr	r0, [pc, #164]	; (800a034 <_vfiprintf_r+0x224>)
 8009f90:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009f94:	2206      	movs	r2, #6
 8009f96:	f7f6 f91b 	bl	80001d0 <memchr>
 8009f9a:	2800      	cmp	r0, #0
 8009f9c:	d03f      	beq.n	800a01e <_vfiprintf_r+0x20e>
 8009f9e:	4b26      	ldr	r3, [pc, #152]	; (800a038 <_vfiprintf_r+0x228>)
 8009fa0:	bb1b      	cbnz	r3, 8009fea <_vfiprintf_r+0x1da>
 8009fa2:	9b03      	ldr	r3, [sp, #12]
 8009fa4:	3307      	adds	r3, #7
 8009fa6:	f023 0307 	bic.w	r3, r3, #7
 8009faa:	3308      	adds	r3, #8
 8009fac:	9303      	str	r3, [sp, #12]
 8009fae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009fb0:	443b      	add	r3, r7
 8009fb2:	9309      	str	r3, [sp, #36]	; 0x24
 8009fb4:	e768      	b.n	8009e88 <_vfiprintf_r+0x78>
 8009fb6:	fb0c 3202 	mla	r2, ip, r2, r3
 8009fba:	460c      	mov	r4, r1
 8009fbc:	2001      	movs	r0, #1
 8009fbe:	e7a6      	b.n	8009f0e <_vfiprintf_r+0xfe>
 8009fc0:	2300      	movs	r3, #0
 8009fc2:	3401      	adds	r4, #1
 8009fc4:	9305      	str	r3, [sp, #20]
 8009fc6:	4619      	mov	r1, r3
 8009fc8:	f04f 0c0a 	mov.w	ip, #10
 8009fcc:	4620      	mov	r0, r4
 8009fce:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009fd2:	3a30      	subs	r2, #48	; 0x30
 8009fd4:	2a09      	cmp	r2, #9
 8009fd6:	d903      	bls.n	8009fe0 <_vfiprintf_r+0x1d0>
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	d0c6      	beq.n	8009f6a <_vfiprintf_r+0x15a>
 8009fdc:	9105      	str	r1, [sp, #20]
 8009fde:	e7c4      	b.n	8009f6a <_vfiprintf_r+0x15a>
 8009fe0:	fb0c 2101 	mla	r1, ip, r1, r2
 8009fe4:	4604      	mov	r4, r0
 8009fe6:	2301      	movs	r3, #1
 8009fe8:	e7f0      	b.n	8009fcc <_vfiprintf_r+0x1bc>
 8009fea:	ab03      	add	r3, sp, #12
 8009fec:	9300      	str	r3, [sp, #0]
 8009fee:	462a      	mov	r2, r5
 8009ff0:	4b12      	ldr	r3, [pc, #72]	; (800a03c <_vfiprintf_r+0x22c>)
 8009ff2:	a904      	add	r1, sp, #16
 8009ff4:	4630      	mov	r0, r6
 8009ff6:	f3af 8000 	nop.w
 8009ffa:	4607      	mov	r7, r0
 8009ffc:	1c78      	adds	r0, r7, #1
 8009ffe:	d1d6      	bne.n	8009fae <_vfiprintf_r+0x19e>
 800a000:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a002:	07d9      	lsls	r1, r3, #31
 800a004:	d405      	bmi.n	800a012 <_vfiprintf_r+0x202>
 800a006:	89ab      	ldrh	r3, [r5, #12]
 800a008:	059a      	lsls	r2, r3, #22
 800a00a:	d402      	bmi.n	800a012 <_vfiprintf_r+0x202>
 800a00c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a00e:	f7ff fdcd 	bl	8009bac <__retarget_lock_release_recursive>
 800a012:	89ab      	ldrh	r3, [r5, #12]
 800a014:	065b      	lsls	r3, r3, #25
 800a016:	f53f af1d 	bmi.w	8009e54 <_vfiprintf_r+0x44>
 800a01a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a01c:	e71c      	b.n	8009e58 <_vfiprintf_r+0x48>
 800a01e:	ab03      	add	r3, sp, #12
 800a020:	9300      	str	r3, [sp, #0]
 800a022:	462a      	mov	r2, r5
 800a024:	4b05      	ldr	r3, [pc, #20]	; (800a03c <_vfiprintf_r+0x22c>)
 800a026:	a904      	add	r1, sp, #16
 800a028:	4630      	mov	r0, r6
 800a02a:	f000 f879 	bl	800a120 <_printf_i>
 800a02e:	e7e4      	b.n	8009ffa <_vfiprintf_r+0x1ea>
 800a030:	0800a6cc 	.word	0x0800a6cc
 800a034:	0800a6d6 	.word	0x0800a6d6
 800a038:	00000000 	.word	0x00000000
 800a03c:	08009deb 	.word	0x08009deb
 800a040:	0800a6d2 	.word	0x0800a6d2

0800a044 <_printf_common>:
 800a044:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a048:	4616      	mov	r6, r2
 800a04a:	4699      	mov	r9, r3
 800a04c:	688a      	ldr	r2, [r1, #8]
 800a04e:	690b      	ldr	r3, [r1, #16]
 800a050:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a054:	4293      	cmp	r3, r2
 800a056:	bfb8      	it	lt
 800a058:	4613      	movlt	r3, r2
 800a05a:	6033      	str	r3, [r6, #0]
 800a05c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a060:	4607      	mov	r7, r0
 800a062:	460c      	mov	r4, r1
 800a064:	b10a      	cbz	r2, 800a06a <_printf_common+0x26>
 800a066:	3301      	adds	r3, #1
 800a068:	6033      	str	r3, [r6, #0]
 800a06a:	6823      	ldr	r3, [r4, #0]
 800a06c:	0699      	lsls	r1, r3, #26
 800a06e:	bf42      	ittt	mi
 800a070:	6833      	ldrmi	r3, [r6, #0]
 800a072:	3302      	addmi	r3, #2
 800a074:	6033      	strmi	r3, [r6, #0]
 800a076:	6825      	ldr	r5, [r4, #0]
 800a078:	f015 0506 	ands.w	r5, r5, #6
 800a07c:	d106      	bne.n	800a08c <_printf_common+0x48>
 800a07e:	f104 0a19 	add.w	sl, r4, #25
 800a082:	68e3      	ldr	r3, [r4, #12]
 800a084:	6832      	ldr	r2, [r6, #0]
 800a086:	1a9b      	subs	r3, r3, r2
 800a088:	42ab      	cmp	r3, r5
 800a08a:	dc26      	bgt.n	800a0da <_printf_common+0x96>
 800a08c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a090:	1e13      	subs	r3, r2, #0
 800a092:	6822      	ldr	r2, [r4, #0]
 800a094:	bf18      	it	ne
 800a096:	2301      	movne	r3, #1
 800a098:	0692      	lsls	r2, r2, #26
 800a09a:	d42b      	bmi.n	800a0f4 <_printf_common+0xb0>
 800a09c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a0a0:	4649      	mov	r1, r9
 800a0a2:	4638      	mov	r0, r7
 800a0a4:	47c0      	blx	r8
 800a0a6:	3001      	adds	r0, #1
 800a0a8:	d01e      	beq.n	800a0e8 <_printf_common+0xa4>
 800a0aa:	6823      	ldr	r3, [r4, #0]
 800a0ac:	6922      	ldr	r2, [r4, #16]
 800a0ae:	f003 0306 	and.w	r3, r3, #6
 800a0b2:	2b04      	cmp	r3, #4
 800a0b4:	bf02      	ittt	eq
 800a0b6:	68e5      	ldreq	r5, [r4, #12]
 800a0b8:	6833      	ldreq	r3, [r6, #0]
 800a0ba:	1aed      	subeq	r5, r5, r3
 800a0bc:	68a3      	ldr	r3, [r4, #8]
 800a0be:	bf0c      	ite	eq
 800a0c0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a0c4:	2500      	movne	r5, #0
 800a0c6:	4293      	cmp	r3, r2
 800a0c8:	bfc4      	itt	gt
 800a0ca:	1a9b      	subgt	r3, r3, r2
 800a0cc:	18ed      	addgt	r5, r5, r3
 800a0ce:	2600      	movs	r6, #0
 800a0d0:	341a      	adds	r4, #26
 800a0d2:	42b5      	cmp	r5, r6
 800a0d4:	d11a      	bne.n	800a10c <_printf_common+0xc8>
 800a0d6:	2000      	movs	r0, #0
 800a0d8:	e008      	b.n	800a0ec <_printf_common+0xa8>
 800a0da:	2301      	movs	r3, #1
 800a0dc:	4652      	mov	r2, sl
 800a0de:	4649      	mov	r1, r9
 800a0e0:	4638      	mov	r0, r7
 800a0e2:	47c0      	blx	r8
 800a0e4:	3001      	adds	r0, #1
 800a0e6:	d103      	bne.n	800a0f0 <_printf_common+0xac>
 800a0e8:	f04f 30ff 	mov.w	r0, #4294967295
 800a0ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a0f0:	3501      	adds	r5, #1
 800a0f2:	e7c6      	b.n	800a082 <_printf_common+0x3e>
 800a0f4:	18e1      	adds	r1, r4, r3
 800a0f6:	1c5a      	adds	r2, r3, #1
 800a0f8:	2030      	movs	r0, #48	; 0x30
 800a0fa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a0fe:	4422      	add	r2, r4
 800a100:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a104:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a108:	3302      	adds	r3, #2
 800a10a:	e7c7      	b.n	800a09c <_printf_common+0x58>
 800a10c:	2301      	movs	r3, #1
 800a10e:	4622      	mov	r2, r4
 800a110:	4649      	mov	r1, r9
 800a112:	4638      	mov	r0, r7
 800a114:	47c0      	blx	r8
 800a116:	3001      	adds	r0, #1
 800a118:	d0e6      	beq.n	800a0e8 <_printf_common+0xa4>
 800a11a:	3601      	adds	r6, #1
 800a11c:	e7d9      	b.n	800a0d2 <_printf_common+0x8e>
	...

0800a120 <_printf_i>:
 800a120:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a124:	7e0f      	ldrb	r7, [r1, #24]
 800a126:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a128:	2f78      	cmp	r7, #120	; 0x78
 800a12a:	4691      	mov	r9, r2
 800a12c:	4680      	mov	r8, r0
 800a12e:	460c      	mov	r4, r1
 800a130:	469a      	mov	sl, r3
 800a132:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a136:	d807      	bhi.n	800a148 <_printf_i+0x28>
 800a138:	2f62      	cmp	r7, #98	; 0x62
 800a13a:	d80a      	bhi.n	800a152 <_printf_i+0x32>
 800a13c:	2f00      	cmp	r7, #0
 800a13e:	f000 80d4 	beq.w	800a2ea <_printf_i+0x1ca>
 800a142:	2f58      	cmp	r7, #88	; 0x58
 800a144:	f000 80c0 	beq.w	800a2c8 <_printf_i+0x1a8>
 800a148:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a14c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a150:	e03a      	b.n	800a1c8 <_printf_i+0xa8>
 800a152:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a156:	2b15      	cmp	r3, #21
 800a158:	d8f6      	bhi.n	800a148 <_printf_i+0x28>
 800a15a:	a101      	add	r1, pc, #4	; (adr r1, 800a160 <_printf_i+0x40>)
 800a15c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a160:	0800a1b9 	.word	0x0800a1b9
 800a164:	0800a1cd 	.word	0x0800a1cd
 800a168:	0800a149 	.word	0x0800a149
 800a16c:	0800a149 	.word	0x0800a149
 800a170:	0800a149 	.word	0x0800a149
 800a174:	0800a149 	.word	0x0800a149
 800a178:	0800a1cd 	.word	0x0800a1cd
 800a17c:	0800a149 	.word	0x0800a149
 800a180:	0800a149 	.word	0x0800a149
 800a184:	0800a149 	.word	0x0800a149
 800a188:	0800a149 	.word	0x0800a149
 800a18c:	0800a2d1 	.word	0x0800a2d1
 800a190:	0800a1f9 	.word	0x0800a1f9
 800a194:	0800a28b 	.word	0x0800a28b
 800a198:	0800a149 	.word	0x0800a149
 800a19c:	0800a149 	.word	0x0800a149
 800a1a0:	0800a2f3 	.word	0x0800a2f3
 800a1a4:	0800a149 	.word	0x0800a149
 800a1a8:	0800a1f9 	.word	0x0800a1f9
 800a1ac:	0800a149 	.word	0x0800a149
 800a1b0:	0800a149 	.word	0x0800a149
 800a1b4:	0800a293 	.word	0x0800a293
 800a1b8:	682b      	ldr	r3, [r5, #0]
 800a1ba:	1d1a      	adds	r2, r3, #4
 800a1bc:	681b      	ldr	r3, [r3, #0]
 800a1be:	602a      	str	r2, [r5, #0]
 800a1c0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a1c4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a1c8:	2301      	movs	r3, #1
 800a1ca:	e09f      	b.n	800a30c <_printf_i+0x1ec>
 800a1cc:	6820      	ldr	r0, [r4, #0]
 800a1ce:	682b      	ldr	r3, [r5, #0]
 800a1d0:	0607      	lsls	r7, r0, #24
 800a1d2:	f103 0104 	add.w	r1, r3, #4
 800a1d6:	6029      	str	r1, [r5, #0]
 800a1d8:	d501      	bpl.n	800a1de <_printf_i+0xbe>
 800a1da:	681e      	ldr	r6, [r3, #0]
 800a1dc:	e003      	b.n	800a1e6 <_printf_i+0xc6>
 800a1de:	0646      	lsls	r6, r0, #25
 800a1e0:	d5fb      	bpl.n	800a1da <_printf_i+0xba>
 800a1e2:	f9b3 6000 	ldrsh.w	r6, [r3]
 800a1e6:	2e00      	cmp	r6, #0
 800a1e8:	da03      	bge.n	800a1f2 <_printf_i+0xd2>
 800a1ea:	232d      	movs	r3, #45	; 0x2d
 800a1ec:	4276      	negs	r6, r6
 800a1ee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a1f2:	485a      	ldr	r0, [pc, #360]	; (800a35c <_printf_i+0x23c>)
 800a1f4:	230a      	movs	r3, #10
 800a1f6:	e012      	b.n	800a21e <_printf_i+0xfe>
 800a1f8:	682b      	ldr	r3, [r5, #0]
 800a1fa:	6820      	ldr	r0, [r4, #0]
 800a1fc:	1d19      	adds	r1, r3, #4
 800a1fe:	6029      	str	r1, [r5, #0]
 800a200:	0605      	lsls	r5, r0, #24
 800a202:	d501      	bpl.n	800a208 <_printf_i+0xe8>
 800a204:	681e      	ldr	r6, [r3, #0]
 800a206:	e002      	b.n	800a20e <_printf_i+0xee>
 800a208:	0641      	lsls	r1, r0, #25
 800a20a:	d5fb      	bpl.n	800a204 <_printf_i+0xe4>
 800a20c:	881e      	ldrh	r6, [r3, #0]
 800a20e:	4853      	ldr	r0, [pc, #332]	; (800a35c <_printf_i+0x23c>)
 800a210:	2f6f      	cmp	r7, #111	; 0x6f
 800a212:	bf0c      	ite	eq
 800a214:	2308      	moveq	r3, #8
 800a216:	230a      	movne	r3, #10
 800a218:	2100      	movs	r1, #0
 800a21a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a21e:	6865      	ldr	r5, [r4, #4]
 800a220:	60a5      	str	r5, [r4, #8]
 800a222:	2d00      	cmp	r5, #0
 800a224:	bfa2      	ittt	ge
 800a226:	6821      	ldrge	r1, [r4, #0]
 800a228:	f021 0104 	bicge.w	r1, r1, #4
 800a22c:	6021      	strge	r1, [r4, #0]
 800a22e:	b90e      	cbnz	r6, 800a234 <_printf_i+0x114>
 800a230:	2d00      	cmp	r5, #0
 800a232:	d04b      	beq.n	800a2cc <_printf_i+0x1ac>
 800a234:	4615      	mov	r5, r2
 800a236:	fbb6 f1f3 	udiv	r1, r6, r3
 800a23a:	fb03 6711 	mls	r7, r3, r1, r6
 800a23e:	5dc7      	ldrb	r7, [r0, r7]
 800a240:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a244:	4637      	mov	r7, r6
 800a246:	42bb      	cmp	r3, r7
 800a248:	460e      	mov	r6, r1
 800a24a:	d9f4      	bls.n	800a236 <_printf_i+0x116>
 800a24c:	2b08      	cmp	r3, #8
 800a24e:	d10b      	bne.n	800a268 <_printf_i+0x148>
 800a250:	6823      	ldr	r3, [r4, #0]
 800a252:	07de      	lsls	r6, r3, #31
 800a254:	d508      	bpl.n	800a268 <_printf_i+0x148>
 800a256:	6923      	ldr	r3, [r4, #16]
 800a258:	6861      	ldr	r1, [r4, #4]
 800a25a:	4299      	cmp	r1, r3
 800a25c:	bfde      	ittt	le
 800a25e:	2330      	movle	r3, #48	; 0x30
 800a260:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a264:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a268:	1b52      	subs	r2, r2, r5
 800a26a:	6122      	str	r2, [r4, #16]
 800a26c:	f8cd a000 	str.w	sl, [sp]
 800a270:	464b      	mov	r3, r9
 800a272:	aa03      	add	r2, sp, #12
 800a274:	4621      	mov	r1, r4
 800a276:	4640      	mov	r0, r8
 800a278:	f7ff fee4 	bl	800a044 <_printf_common>
 800a27c:	3001      	adds	r0, #1
 800a27e:	d14a      	bne.n	800a316 <_printf_i+0x1f6>
 800a280:	f04f 30ff 	mov.w	r0, #4294967295
 800a284:	b004      	add	sp, #16
 800a286:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a28a:	6823      	ldr	r3, [r4, #0]
 800a28c:	f043 0320 	orr.w	r3, r3, #32
 800a290:	6023      	str	r3, [r4, #0]
 800a292:	4833      	ldr	r0, [pc, #204]	; (800a360 <_printf_i+0x240>)
 800a294:	2778      	movs	r7, #120	; 0x78
 800a296:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800a29a:	6823      	ldr	r3, [r4, #0]
 800a29c:	6829      	ldr	r1, [r5, #0]
 800a29e:	061f      	lsls	r7, r3, #24
 800a2a0:	f851 6b04 	ldr.w	r6, [r1], #4
 800a2a4:	d402      	bmi.n	800a2ac <_printf_i+0x18c>
 800a2a6:	065f      	lsls	r7, r3, #25
 800a2a8:	bf48      	it	mi
 800a2aa:	b2b6      	uxthmi	r6, r6
 800a2ac:	07df      	lsls	r7, r3, #31
 800a2ae:	bf48      	it	mi
 800a2b0:	f043 0320 	orrmi.w	r3, r3, #32
 800a2b4:	6029      	str	r1, [r5, #0]
 800a2b6:	bf48      	it	mi
 800a2b8:	6023      	strmi	r3, [r4, #0]
 800a2ba:	b91e      	cbnz	r6, 800a2c4 <_printf_i+0x1a4>
 800a2bc:	6823      	ldr	r3, [r4, #0]
 800a2be:	f023 0320 	bic.w	r3, r3, #32
 800a2c2:	6023      	str	r3, [r4, #0]
 800a2c4:	2310      	movs	r3, #16
 800a2c6:	e7a7      	b.n	800a218 <_printf_i+0xf8>
 800a2c8:	4824      	ldr	r0, [pc, #144]	; (800a35c <_printf_i+0x23c>)
 800a2ca:	e7e4      	b.n	800a296 <_printf_i+0x176>
 800a2cc:	4615      	mov	r5, r2
 800a2ce:	e7bd      	b.n	800a24c <_printf_i+0x12c>
 800a2d0:	682b      	ldr	r3, [r5, #0]
 800a2d2:	6826      	ldr	r6, [r4, #0]
 800a2d4:	6961      	ldr	r1, [r4, #20]
 800a2d6:	1d18      	adds	r0, r3, #4
 800a2d8:	6028      	str	r0, [r5, #0]
 800a2da:	0635      	lsls	r5, r6, #24
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	d501      	bpl.n	800a2e4 <_printf_i+0x1c4>
 800a2e0:	6019      	str	r1, [r3, #0]
 800a2e2:	e002      	b.n	800a2ea <_printf_i+0x1ca>
 800a2e4:	0670      	lsls	r0, r6, #25
 800a2e6:	d5fb      	bpl.n	800a2e0 <_printf_i+0x1c0>
 800a2e8:	8019      	strh	r1, [r3, #0]
 800a2ea:	2300      	movs	r3, #0
 800a2ec:	6123      	str	r3, [r4, #16]
 800a2ee:	4615      	mov	r5, r2
 800a2f0:	e7bc      	b.n	800a26c <_printf_i+0x14c>
 800a2f2:	682b      	ldr	r3, [r5, #0]
 800a2f4:	1d1a      	adds	r2, r3, #4
 800a2f6:	602a      	str	r2, [r5, #0]
 800a2f8:	681d      	ldr	r5, [r3, #0]
 800a2fa:	6862      	ldr	r2, [r4, #4]
 800a2fc:	2100      	movs	r1, #0
 800a2fe:	4628      	mov	r0, r5
 800a300:	f7f5 ff66 	bl	80001d0 <memchr>
 800a304:	b108      	cbz	r0, 800a30a <_printf_i+0x1ea>
 800a306:	1b40      	subs	r0, r0, r5
 800a308:	6060      	str	r0, [r4, #4]
 800a30a:	6863      	ldr	r3, [r4, #4]
 800a30c:	6123      	str	r3, [r4, #16]
 800a30e:	2300      	movs	r3, #0
 800a310:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a314:	e7aa      	b.n	800a26c <_printf_i+0x14c>
 800a316:	6923      	ldr	r3, [r4, #16]
 800a318:	462a      	mov	r2, r5
 800a31a:	4649      	mov	r1, r9
 800a31c:	4640      	mov	r0, r8
 800a31e:	47d0      	blx	sl
 800a320:	3001      	adds	r0, #1
 800a322:	d0ad      	beq.n	800a280 <_printf_i+0x160>
 800a324:	6823      	ldr	r3, [r4, #0]
 800a326:	079b      	lsls	r3, r3, #30
 800a328:	d413      	bmi.n	800a352 <_printf_i+0x232>
 800a32a:	68e0      	ldr	r0, [r4, #12]
 800a32c:	9b03      	ldr	r3, [sp, #12]
 800a32e:	4298      	cmp	r0, r3
 800a330:	bfb8      	it	lt
 800a332:	4618      	movlt	r0, r3
 800a334:	e7a6      	b.n	800a284 <_printf_i+0x164>
 800a336:	2301      	movs	r3, #1
 800a338:	4632      	mov	r2, r6
 800a33a:	4649      	mov	r1, r9
 800a33c:	4640      	mov	r0, r8
 800a33e:	47d0      	blx	sl
 800a340:	3001      	adds	r0, #1
 800a342:	d09d      	beq.n	800a280 <_printf_i+0x160>
 800a344:	3501      	adds	r5, #1
 800a346:	68e3      	ldr	r3, [r4, #12]
 800a348:	9903      	ldr	r1, [sp, #12]
 800a34a:	1a5b      	subs	r3, r3, r1
 800a34c:	42ab      	cmp	r3, r5
 800a34e:	dcf2      	bgt.n	800a336 <_printf_i+0x216>
 800a350:	e7eb      	b.n	800a32a <_printf_i+0x20a>
 800a352:	2500      	movs	r5, #0
 800a354:	f104 0619 	add.w	r6, r4, #25
 800a358:	e7f5      	b.n	800a346 <_printf_i+0x226>
 800a35a:	bf00      	nop
 800a35c:	0800a6dd 	.word	0x0800a6dd
 800a360:	0800a6ee 	.word	0x0800a6ee

0800a364 <__sflush_r>:
 800a364:	898a      	ldrh	r2, [r1, #12]
 800a366:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a36a:	4605      	mov	r5, r0
 800a36c:	0710      	lsls	r0, r2, #28
 800a36e:	460c      	mov	r4, r1
 800a370:	d458      	bmi.n	800a424 <__sflush_r+0xc0>
 800a372:	684b      	ldr	r3, [r1, #4]
 800a374:	2b00      	cmp	r3, #0
 800a376:	dc05      	bgt.n	800a384 <__sflush_r+0x20>
 800a378:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a37a:	2b00      	cmp	r3, #0
 800a37c:	dc02      	bgt.n	800a384 <__sflush_r+0x20>
 800a37e:	2000      	movs	r0, #0
 800a380:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a384:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a386:	2e00      	cmp	r6, #0
 800a388:	d0f9      	beq.n	800a37e <__sflush_r+0x1a>
 800a38a:	2300      	movs	r3, #0
 800a38c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a390:	682f      	ldr	r7, [r5, #0]
 800a392:	6a21      	ldr	r1, [r4, #32]
 800a394:	602b      	str	r3, [r5, #0]
 800a396:	d032      	beq.n	800a3fe <__sflush_r+0x9a>
 800a398:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a39a:	89a3      	ldrh	r3, [r4, #12]
 800a39c:	075a      	lsls	r2, r3, #29
 800a39e:	d505      	bpl.n	800a3ac <__sflush_r+0x48>
 800a3a0:	6863      	ldr	r3, [r4, #4]
 800a3a2:	1ac0      	subs	r0, r0, r3
 800a3a4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a3a6:	b10b      	cbz	r3, 800a3ac <__sflush_r+0x48>
 800a3a8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a3aa:	1ac0      	subs	r0, r0, r3
 800a3ac:	2300      	movs	r3, #0
 800a3ae:	4602      	mov	r2, r0
 800a3b0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a3b2:	6a21      	ldr	r1, [r4, #32]
 800a3b4:	4628      	mov	r0, r5
 800a3b6:	47b0      	blx	r6
 800a3b8:	1c43      	adds	r3, r0, #1
 800a3ba:	89a3      	ldrh	r3, [r4, #12]
 800a3bc:	d106      	bne.n	800a3cc <__sflush_r+0x68>
 800a3be:	6829      	ldr	r1, [r5, #0]
 800a3c0:	291d      	cmp	r1, #29
 800a3c2:	d82b      	bhi.n	800a41c <__sflush_r+0xb8>
 800a3c4:	4a29      	ldr	r2, [pc, #164]	; (800a46c <__sflush_r+0x108>)
 800a3c6:	410a      	asrs	r2, r1
 800a3c8:	07d6      	lsls	r6, r2, #31
 800a3ca:	d427      	bmi.n	800a41c <__sflush_r+0xb8>
 800a3cc:	2200      	movs	r2, #0
 800a3ce:	6062      	str	r2, [r4, #4]
 800a3d0:	04d9      	lsls	r1, r3, #19
 800a3d2:	6922      	ldr	r2, [r4, #16]
 800a3d4:	6022      	str	r2, [r4, #0]
 800a3d6:	d504      	bpl.n	800a3e2 <__sflush_r+0x7e>
 800a3d8:	1c42      	adds	r2, r0, #1
 800a3da:	d101      	bne.n	800a3e0 <__sflush_r+0x7c>
 800a3dc:	682b      	ldr	r3, [r5, #0]
 800a3de:	b903      	cbnz	r3, 800a3e2 <__sflush_r+0x7e>
 800a3e0:	6560      	str	r0, [r4, #84]	; 0x54
 800a3e2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a3e4:	602f      	str	r7, [r5, #0]
 800a3e6:	2900      	cmp	r1, #0
 800a3e8:	d0c9      	beq.n	800a37e <__sflush_r+0x1a>
 800a3ea:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a3ee:	4299      	cmp	r1, r3
 800a3f0:	d002      	beq.n	800a3f8 <__sflush_r+0x94>
 800a3f2:	4628      	mov	r0, r5
 800a3f4:	f7ff fbea 	bl	8009bcc <_free_r>
 800a3f8:	2000      	movs	r0, #0
 800a3fa:	6360      	str	r0, [r4, #52]	; 0x34
 800a3fc:	e7c0      	b.n	800a380 <__sflush_r+0x1c>
 800a3fe:	2301      	movs	r3, #1
 800a400:	4628      	mov	r0, r5
 800a402:	47b0      	blx	r6
 800a404:	1c41      	adds	r1, r0, #1
 800a406:	d1c8      	bne.n	800a39a <__sflush_r+0x36>
 800a408:	682b      	ldr	r3, [r5, #0]
 800a40a:	2b00      	cmp	r3, #0
 800a40c:	d0c5      	beq.n	800a39a <__sflush_r+0x36>
 800a40e:	2b1d      	cmp	r3, #29
 800a410:	d001      	beq.n	800a416 <__sflush_r+0xb2>
 800a412:	2b16      	cmp	r3, #22
 800a414:	d101      	bne.n	800a41a <__sflush_r+0xb6>
 800a416:	602f      	str	r7, [r5, #0]
 800a418:	e7b1      	b.n	800a37e <__sflush_r+0x1a>
 800a41a:	89a3      	ldrh	r3, [r4, #12]
 800a41c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a420:	81a3      	strh	r3, [r4, #12]
 800a422:	e7ad      	b.n	800a380 <__sflush_r+0x1c>
 800a424:	690f      	ldr	r7, [r1, #16]
 800a426:	2f00      	cmp	r7, #0
 800a428:	d0a9      	beq.n	800a37e <__sflush_r+0x1a>
 800a42a:	0793      	lsls	r3, r2, #30
 800a42c:	680e      	ldr	r6, [r1, #0]
 800a42e:	bf08      	it	eq
 800a430:	694b      	ldreq	r3, [r1, #20]
 800a432:	600f      	str	r7, [r1, #0]
 800a434:	bf18      	it	ne
 800a436:	2300      	movne	r3, #0
 800a438:	eba6 0807 	sub.w	r8, r6, r7
 800a43c:	608b      	str	r3, [r1, #8]
 800a43e:	f1b8 0f00 	cmp.w	r8, #0
 800a442:	dd9c      	ble.n	800a37e <__sflush_r+0x1a>
 800a444:	6a21      	ldr	r1, [r4, #32]
 800a446:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a448:	4643      	mov	r3, r8
 800a44a:	463a      	mov	r2, r7
 800a44c:	4628      	mov	r0, r5
 800a44e:	47b0      	blx	r6
 800a450:	2800      	cmp	r0, #0
 800a452:	dc06      	bgt.n	800a462 <__sflush_r+0xfe>
 800a454:	89a3      	ldrh	r3, [r4, #12]
 800a456:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a45a:	81a3      	strh	r3, [r4, #12]
 800a45c:	f04f 30ff 	mov.w	r0, #4294967295
 800a460:	e78e      	b.n	800a380 <__sflush_r+0x1c>
 800a462:	4407      	add	r7, r0
 800a464:	eba8 0800 	sub.w	r8, r8, r0
 800a468:	e7e9      	b.n	800a43e <__sflush_r+0xda>
 800a46a:	bf00      	nop
 800a46c:	dfbffffe 	.word	0xdfbffffe

0800a470 <_fflush_r>:
 800a470:	b538      	push	{r3, r4, r5, lr}
 800a472:	690b      	ldr	r3, [r1, #16]
 800a474:	4605      	mov	r5, r0
 800a476:	460c      	mov	r4, r1
 800a478:	b913      	cbnz	r3, 800a480 <_fflush_r+0x10>
 800a47a:	2500      	movs	r5, #0
 800a47c:	4628      	mov	r0, r5
 800a47e:	bd38      	pop	{r3, r4, r5, pc}
 800a480:	b118      	cbz	r0, 800a48a <_fflush_r+0x1a>
 800a482:	6a03      	ldr	r3, [r0, #32]
 800a484:	b90b      	cbnz	r3, 800a48a <_fflush_r+0x1a>
 800a486:	f7ff f945 	bl	8009714 <__sinit>
 800a48a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a48e:	2b00      	cmp	r3, #0
 800a490:	d0f3      	beq.n	800a47a <_fflush_r+0xa>
 800a492:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a494:	07d0      	lsls	r0, r2, #31
 800a496:	d404      	bmi.n	800a4a2 <_fflush_r+0x32>
 800a498:	0599      	lsls	r1, r3, #22
 800a49a:	d402      	bmi.n	800a4a2 <_fflush_r+0x32>
 800a49c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a49e:	f7ff fb84 	bl	8009baa <__retarget_lock_acquire_recursive>
 800a4a2:	4628      	mov	r0, r5
 800a4a4:	4621      	mov	r1, r4
 800a4a6:	f7ff ff5d 	bl	800a364 <__sflush_r>
 800a4aa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a4ac:	07da      	lsls	r2, r3, #31
 800a4ae:	4605      	mov	r5, r0
 800a4b0:	d4e4      	bmi.n	800a47c <_fflush_r+0xc>
 800a4b2:	89a3      	ldrh	r3, [r4, #12]
 800a4b4:	059b      	lsls	r3, r3, #22
 800a4b6:	d4e1      	bmi.n	800a47c <_fflush_r+0xc>
 800a4b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a4ba:	f7ff fb77 	bl	8009bac <__retarget_lock_release_recursive>
 800a4be:	e7dd      	b.n	800a47c <_fflush_r+0xc>

0800a4c0 <__swhatbuf_r>:
 800a4c0:	b570      	push	{r4, r5, r6, lr}
 800a4c2:	460c      	mov	r4, r1
 800a4c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a4c8:	2900      	cmp	r1, #0
 800a4ca:	b096      	sub	sp, #88	; 0x58
 800a4cc:	4615      	mov	r5, r2
 800a4ce:	461e      	mov	r6, r3
 800a4d0:	da0d      	bge.n	800a4ee <__swhatbuf_r+0x2e>
 800a4d2:	89a3      	ldrh	r3, [r4, #12]
 800a4d4:	f013 0f80 	tst.w	r3, #128	; 0x80
 800a4d8:	f04f 0100 	mov.w	r1, #0
 800a4dc:	bf0c      	ite	eq
 800a4de:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800a4e2:	2340      	movne	r3, #64	; 0x40
 800a4e4:	2000      	movs	r0, #0
 800a4e6:	6031      	str	r1, [r6, #0]
 800a4e8:	602b      	str	r3, [r5, #0]
 800a4ea:	b016      	add	sp, #88	; 0x58
 800a4ec:	bd70      	pop	{r4, r5, r6, pc}
 800a4ee:	466a      	mov	r2, sp
 800a4f0:	f000 f848 	bl	800a584 <_fstat_r>
 800a4f4:	2800      	cmp	r0, #0
 800a4f6:	dbec      	blt.n	800a4d2 <__swhatbuf_r+0x12>
 800a4f8:	9901      	ldr	r1, [sp, #4]
 800a4fa:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800a4fe:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800a502:	4259      	negs	r1, r3
 800a504:	4159      	adcs	r1, r3
 800a506:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a50a:	e7eb      	b.n	800a4e4 <__swhatbuf_r+0x24>

0800a50c <__smakebuf_r>:
 800a50c:	898b      	ldrh	r3, [r1, #12]
 800a50e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a510:	079d      	lsls	r5, r3, #30
 800a512:	4606      	mov	r6, r0
 800a514:	460c      	mov	r4, r1
 800a516:	d507      	bpl.n	800a528 <__smakebuf_r+0x1c>
 800a518:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a51c:	6023      	str	r3, [r4, #0]
 800a51e:	6123      	str	r3, [r4, #16]
 800a520:	2301      	movs	r3, #1
 800a522:	6163      	str	r3, [r4, #20]
 800a524:	b002      	add	sp, #8
 800a526:	bd70      	pop	{r4, r5, r6, pc}
 800a528:	ab01      	add	r3, sp, #4
 800a52a:	466a      	mov	r2, sp
 800a52c:	f7ff ffc8 	bl	800a4c0 <__swhatbuf_r>
 800a530:	9900      	ldr	r1, [sp, #0]
 800a532:	4605      	mov	r5, r0
 800a534:	4630      	mov	r0, r6
 800a536:	f7ff fbb5 	bl	8009ca4 <_malloc_r>
 800a53a:	b948      	cbnz	r0, 800a550 <__smakebuf_r+0x44>
 800a53c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a540:	059a      	lsls	r2, r3, #22
 800a542:	d4ef      	bmi.n	800a524 <__smakebuf_r+0x18>
 800a544:	f023 0303 	bic.w	r3, r3, #3
 800a548:	f043 0302 	orr.w	r3, r3, #2
 800a54c:	81a3      	strh	r3, [r4, #12]
 800a54e:	e7e3      	b.n	800a518 <__smakebuf_r+0xc>
 800a550:	89a3      	ldrh	r3, [r4, #12]
 800a552:	6020      	str	r0, [r4, #0]
 800a554:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a558:	81a3      	strh	r3, [r4, #12]
 800a55a:	9b00      	ldr	r3, [sp, #0]
 800a55c:	6163      	str	r3, [r4, #20]
 800a55e:	9b01      	ldr	r3, [sp, #4]
 800a560:	6120      	str	r0, [r4, #16]
 800a562:	b15b      	cbz	r3, 800a57c <__smakebuf_r+0x70>
 800a564:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a568:	4630      	mov	r0, r6
 800a56a:	f000 f81d 	bl	800a5a8 <_isatty_r>
 800a56e:	b128      	cbz	r0, 800a57c <__smakebuf_r+0x70>
 800a570:	89a3      	ldrh	r3, [r4, #12]
 800a572:	f023 0303 	bic.w	r3, r3, #3
 800a576:	f043 0301 	orr.w	r3, r3, #1
 800a57a:	81a3      	strh	r3, [r4, #12]
 800a57c:	89a3      	ldrh	r3, [r4, #12]
 800a57e:	431d      	orrs	r5, r3
 800a580:	81a5      	strh	r5, [r4, #12]
 800a582:	e7cf      	b.n	800a524 <__smakebuf_r+0x18>

0800a584 <_fstat_r>:
 800a584:	b538      	push	{r3, r4, r5, lr}
 800a586:	4d07      	ldr	r5, [pc, #28]	; (800a5a4 <_fstat_r+0x20>)
 800a588:	2300      	movs	r3, #0
 800a58a:	4604      	mov	r4, r0
 800a58c:	4608      	mov	r0, r1
 800a58e:	4611      	mov	r1, r2
 800a590:	602b      	str	r3, [r5, #0]
 800a592:	f7f7 f854 	bl	800163e <_fstat>
 800a596:	1c43      	adds	r3, r0, #1
 800a598:	d102      	bne.n	800a5a0 <_fstat_r+0x1c>
 800a59a:	682b      	ldr	r3, [r5, #0]
 800a59c:	b103      	cbz	r3, 800a5a0 <_fstat_r+0x1c>
 800a59e:	6023      	str	r3, [r4, #0]
 800a5a0:	bd38      	pop	{r3, r4, r5, pc}
 800a5a2:	bf00      	nop
 800a5a4:	20003a8c 	.word	0x20003a8c

0800a5a8 <_isatty_r>:
 800a5a8:	b538      	push	{r3, r4, r5, lr}
 800a5aa:	4d06      	ldr	r5, [pc, #24]	; (800a5c4 <_isatty_r+0x1c>)
 800a5ac:	2300      	movs	r3, #0
 800a5ae:	4604      	mov	r4, r0
 800a5b0:	4608      	mov	r0, r1
 800a5b2:	602b      	str	r3, [r5, #0]
 800a5b4:	f7f7 f853 	bl	800165e <_isatty>
 800a5b8:	1c43      	adds	r3, r0, #1
 800a5ba:	d102      	bne.n	800a5c2 <_isatty_r+0x1a>
 800a5bc:	682b      	ldr	r3, [r5, #0]
 800a5be:	b103      	cbz	r3, 800a5c2 <_isatty_r+0x1a>
 800a5c0:	6023      	str	r3, [r4, #0]
 800a5c2:	bd38      	pop	{r3, r4, r5, pc}
 800a5c4:	20003a8c 	.word	0x20003a8c

0800a5c8 <_sbrk_r>:
 800a5c8:	b538      	push	{r3, r4, r5, lr}
 800a5ca:	4d06      	ldr	r5, [pc, #24]	; (800a5e4 <_sbrk_r+0x1c>)
 800a5cc:	2300      	movs	r3, #0
 800a5ce:	4604      	mov	r4, r0
 800a5d0:	4608      	mov	r0, r1
 800a5d2:	602b      	str	r3, [r5, #0]
 800a5d4:	f7f7 f85c 	bl	8001690 <_sbrk>
 800a5d8:	1c43      	adds	r3, r0, #1
 800a5da:	d102      	bne.n	800a5e2 <_sbrk_r+0x1a>
 800a5dc:	682b      	ldr	r3, [r5, #0]
 800a5de:	b103      	cbz	r3, 800a5e2 <_sbrk_r+0x1a>
 800a5e0:	6023      	str	r3, [r4, #0]
 800a5e2:	bd38      	pop	{r3, r4, r5, pc}
 800a5e4:	20003a8c 	.word	0x20003a8c

0800a5e8 <_init>:
 800a5e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5ea:	bf00      	nop
 800a5ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a5ee:	bc08      	pop	{r3}
 800a5f0:	469e      	mov	lr, r3
 800a5f2:	4770      	bx	lr

0800a5f4 <_fini>:
 800a5f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5f6:	bf00      	nop
 800a5f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a5fa:	bc08      	pop	{r3}
 800a5fc:	469e      	mov	lr, r3
 800a5fe:	4770      	bx	lr
