// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

// DATE "11/06/2019 15:23:12"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module skeleton (
	inclock,
	resetn,
	ps2_clock,
	ps2_data,
	lcd_data,
	leds,
	lcd_rw,
	lcd_en,
	lcd_rs,
	lcd_on,
	lcd_blon);
input 	inclock;
input 	resetn;
input 	ps2_clock;
input 	ps2_data;
output 	[7:0] lcd_data;
output 	[7:0] leds;
output 	lcd_rw;
output 	lcd_en;
output 	lcd_rs;
output 	lcd_on;
output 	lcd_blon;

// Design Ports Information
// lcd_data[0]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// lcd_data[1]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// lcd_data[2]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// lcd_data[3]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// lcd_data[4]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// lcd_data[5]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// lcd_data[6]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// lcd_data[7]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// leds[0]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// leds[1]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// leds[2]	=>  Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// leds[3]	=>  Location: PIN_E24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// leds[4]	=>  Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// leds[5]	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// leds[6]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// leds[7]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// lcd_rw	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// lcd_en	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// lcd_rs	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// lcd_on	=>  Location: PIN_L5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// lcd_blon	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// resetn	=>  Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// inclock	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ps2_clock	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ps2_data	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("skeleton_7_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \inclock~input_o ;
wire \div|altpll_component|auto_generated|wire_pll1_fbout ;
wire \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \mylcd|Add4~0_combout ;
wire \resetn~input_o ;
wire \myprocessor|fetch2|bits:0:r~q ;
wire \myprocessor|fetch2|bits:1:r~q ;
wire \myprocessor|fetch2|bits:2:r~feeder_combout ;
wire \myprocessor|fetch2|bits:2:r~q ;
wire \myprocessor|fetch2|bits:3:r~q ;
wire \myprocessor|fetch4|carry~1_combout ;
wire \myprocessor|fetch2|bits:4:r~q ;
wire \myprocessor|fetch4|carry~3_combout ;
wire \myprocessor|fetch2|bits:5:r~q ;
wire \myprocessor|fetch4|carry~0_combout ;
wire \myprocessor|decode1|Equal8~1_combout ;
wire \myprocessor|writeback1|F[7]~13_combout ;
wire \myprocessor|decode1|Equal8~0_combout ;
wire \myprocessor|decode1|Equal8~2_combout ;
wire \myprocessor|decode1|ALUopcode[1]~2_combout ;
wire \myprocessor|execute02|R[7]~49_combout ;
wire \myprocessor|decode1|ALUopcode[0]~0_combout ;
wire \myprocessor|execute02|R[1]~68_combout ;
wire \myprocessor|decode7|valA[12]~0_combout ;
wire \myprocessor|decode1|reg_wren~0_combout ;
wire \myprocessor|decode6|F~9_combout ;
wire \myprocessor|decode6|F[1]~8_combout ;
wire \myprocessor|decode6|F[1]~12_combout ;
wire \myprocessor|decode6|F~10_combout ;
wire \myprocessor|decode7|inEnable[9]~66_combout ;
wire \myprocessor|decode6|F[0]~11_combout ;
wire \myprocessor|decode7|inEnable[9]~34_combout ;
wire \myprocessor|decode7|inEnable[3]~53_combout ;
wire \myprocessor|decode7|regs:3:reg_array|r|bits:11:r~q ;
wire \myprocessor|decode7|valA[12]~15_combout ;
wire \myprocessor|decode1|reg_wren~1_combout ;
wire \myprocessor|decode7|inEnable[10]~37_combout ;
wire \myprocessor|decode7|inEnable[10]~32_combout ;
wire \myprocessor|decode7|inEnable[2]~54_combout ;
wire \myprocessor|decode7|regs:2:reg_array|r|bits:11:r~q ;
wire \myprocessor|decode7|inEnable[21]~45_combout ;
wire \myprocessor|decode7|inEnable[4]~57_combout ;
wire \myprocessor|decode7|regs:4:reg_array|r|bits:11:r~q ;
wire \myprocessor|decode7|inEnable[6]~59_combout ;
wire \myprocessor|decode7|inEnable[6]~60_combout ;
wire \myprocessor|decode7|regs:6:reg_array|r|bits:11:r~q ;
wire \myprocessor|decode7|valA[11]~291_combout ;
wire \myprocessor|decode7|inEnable[23]~41_combout ;
wire \myprocessor|decode7|inEnable[7]~56_combout ;
wire \myprocessor|decode7|regs:7:reg_array|r|bits:11:r~q ;
wire \myprocessor|decode7|inEnable[5]~58_combout ;
wire \myprocessor|decode7|regs:5:reg_array|r|bits:11:r~q ;
wire \myprocessor|decode7|valA[11]~292_combout ;
wire \myprocessor|decode7|valA[12]~18_combout ;
wire \myprocessor|decode7|inEnable[1]~55_combout ;
wire \myprocessor|decode7|regs:1:reg_array|r|bits:11:r~q ;
wire \myprocessor|decode7|valA[12]~19_combout ;
wire \myprocessor|decode7|valA[11]~293_combout ;
wire \myprocessor|decode7|valA[11]~294_combout ;
wire \myprocessor|decode7|valA[12]~14_combout ;
wire \myprocessor|decode7|valA[12]~11_combout ;
wire \myprocessor|decode7|inEnable[17]~65_combout ;
wire \myprocessor|decode7|regs:16:reg_array|r|bits:11:r~q ;
wire \myprocessor|decode7|inEnable[24]~47_combout ;
wire \myprocessor|decode7|regs:24:reg_array|r|bits:11:r~q ;
wire \myprocessor|decode7|valA[11]~285_combout ;
wire \myprocessor|decode7|inEnable[20]~46_combout ;
wire \myprocessor|decode7|regs:20:reg_array|r|bits:11:r~q ;
wire \myprocessor|decode7|regs:28:reg_array|r|bits:11:r~q ;
wire \myprocessor|decode7|valA[11]~286_combout ;
wire \myprocessor|decode7|inEnable[22]~51_combout ;
wire \myprocessor|decode7|regs:22:reg_array|r|bits:11:r~q ;
wire \myprocessor|decode7|inEnable[18]~16_combout ;
wire \myprocessor|decode7|inEnable[18]~13_combout ;
wire \myprocessor|decode7|inEnable[18]~69_combout ;
wire \myprocessor|decode7|regs:18:reg_array|r|bits:11:r~q ;
wire \myprocessor|decode7|valA[11]~283_combout ;
wire \myprocessor|decode7|writeDecode|w~0_combout ;
wire \myprocessor|decode7|writeDecode|w~1_combout ;
wire \myprocessor|decode7|regs:30:reg_array|r|bits:11:r~q ;
wire \myprocessor|decode7|inEnable[27]~39_combout ;
wire \myprocessor|decode7|inEnable[26]~52_combout ;
wire \myprocessor|decode7|regs:26:reg_array|r|bits:11:r~q ;
wire \myprocessor|decode7|valA[11]~284_combout ;
wire \myprocessor|decode7|valA[11]~287_combout ;
wire \myprocessor|decode7|inEnable[17]~43_combout ;
wire \myprocessor|decode7|inEnable[19]~44_combout ;
wire \myprocessor|decode7|regs:19:reg_array|r|bits:11:r~q ;
wire \myprocessor|decode7|inEnable[23]~42_combout ;
wire \myprocessor|decode7|regs:23:reg_array|r|bits:11:r~q ;
wire \myprocessor|decode7|valA[11]~288_combout ;
wire \myprocessor|decode7|inEnable[27]~40_combout ;
wire \myprocessor|decode7|regs:27:reg_array|r|bits:11:r~q ;
wire \myprocessor|decode7|regs:31:reg_array|r|bits:11:r~q ;
wire \myprocessor|decode7|valA[11]~289_combout ;
wire \myprocessor|decode7|inEnable[17]~68_combout ;
wire \myprocessor|decode7|regs:17:reg_array|r|bits:11:r~q ;
wire \myprocessor|decode7|inEnable[25]~48_combout ;
wire \myprocessor|decode7|inEnable[25]~67_combout ;
wire \myprocessor|decode7|regs:25:reg_array|r|bits:11:r~q ;
wire \myprocessor|decode7|valA[11]~281_combout ;
wire \myprocessor|decode7|inEnable[29]~50_combout ;
wire \myprocessor|decode7|regs:29:reg_array|r|bits:11:r~q ;
wire \myprocessor|decode7|inEnable[21]~49_combout ;
wire \myprocessor|decode7|regs:21:reg_array|r|bits:11:r~q ;
wire \myprocessor|decode7|valA[11]~282_combout ;
wire \myprocessor|decode7|valA[11]~290_combout ;
wire \myprocessor|decode7|valA[11]~295_combout ;
wire \myprocessor|decode7|inEnable[12]~62_combout ;
wire \myprocessor|decode7|regs:12:reg_array|r|bits:11:r~q ;
wire \myprocessor|decode7|inEnable[14]~64_combout ;
wire \myprocessor|decode7|regs:14:reg_array|r|bits:11:r~q ;
wire \myprocessor|decode7|valA[11]~296_combout ;
wire \myprocessor|decode7|inEnable[13]~63_combout ;
wire \myprocessor|decode7|regs:13:reg_array|r|bits:11:r~q ;
wire \myprocessor|decode7|inEnable[15]~61_combout ;
wire \myprocessor|decode7|regs:15:reg_array|r|bits:11:r~q ;
wire \myprocessor|decode7|valA[11]~297_combout ;
wire \myprocessor|decode7|inEnable[8]~33_combout ;
wire \myprocessor|decode7|regs:8:reg_array|r|bits:11:r~q ;
wire \myprocessor|decode7|inEnable[9]~36_combout ;
wire \myprocessor|decode7|regs:9:reg_array|r|bits:11:r~q ;
wire \myprocessor|decode7|valA[11]~279_combout ;
wire \myprocessor|decode7|inEnable[10]~38_combout ;
wire \myprocessor|decode7|regs:10:reg_array|r|bits:11:r~q ;
wire \myprocessor|decode7|valA[11]~280_combout ;
wire \myprocessor|decode7|valA[11]~298_combout ;
wire \myprocessor|decode1|Equal10~1_combout ;
wire \myprocessor|decode1|Equal4~0_combout ;
wire \myprocessor|decode1|immed_notRT~combout ;
wire \myprocessor|execute02|R[11]~134_combout ;
wire \myprocessor|execute02|R[11]~245_combout ;
wire \myprocessor|decode1|ALUopcode[0]~1_combout ;
wire \myprocessor|decode1|Equal7~0_combout ;
wire \myprocessor|decode7|regs:5:reg_array|r|bits:7:r~q ;
wire \myprocessor|decode7|regs:6:reg_array|r|bits:7:r~q ;
wire \myprocessor|decode7|regs:4:reg_array|r|bits:7:r~q ;
wire \myprocessor|decode7|valA[7]~207_combout ;
wire \myprocessor|decode7|regs:7:reg_array|r|bits:7:r~q ;
wire \myprocessor|decode7|valA[7]~208_combout ;
wire \myprocessor|decode7|valA[7]~209_combout ;
wire \myprocessor|decode7|regs:2:reg_array|r|bits:7:r~q ;
wire \myprocessor|decode7|regs:3:reg_array|r|bits:7:r~q ;
wire \myprocessor|decode7|valA[7]~210_combout ;
wire \myprocessor|decode7|regs:29:reg_array|r|bits:7:r~q ;
wire \myprocessor|decode7|regs:21:reg_array|r|bits:7:r~q ;
wire \myprocessor|decode7|regs:25:reg_array|r|bits:7:r~q ;
wire \myprocessor|decode7|regs:17:reg_array|r|bits:7:r~q ;
wire \myprocessor|decode7|valA[7]~197_combout ;
wire \myprocessor|decode7|valA[7]~198_combout ;
wire \myprocessor|decode7|regs:27:reg_array|r|bits:7:r~q ;
wire \myprocessor|decode7|regs:31:reg_array|r|bits:7:r~q ;
wire \myprocessor|decode7|regs:19:reg_array|r|bits:7:r~q ;
wire \myprocessor|decode7|regs:23:reg_array|r|bits:7:r~q ;
wire \myprocessor|decode7|valA[7]~204_combout ;
wire \myprocessor|decode7|valA[7]~205_combout ;
wire \myprocessor|decode7|regs:26:reg_array|r|bits:7:r~q ;
wire \myprocessor|decode7|regs:22:reg_array|r|bits:7:r~q ;
wire \myprocessor|decode7|regs:18:reg_array|r|bits:7:r~q ;
wire \myprocessor|decode7|valA[7]~199_combout ;
wire \myprocessor|decode7|regs:30:reg_array|r|bits:7:r~q ;
wire \myprocessor|decode7|valA[7]~200_combout ;
wire \myprocessor|decode7|regs:20:reg_array|r|bits:7:r~q ;
wire \myprocessor|decode7|regs:28:reg_array|r|bits:7:r~q ;
wire \myprocessor|decode7|regs:16:reg_array|r|bits:7:r~q ;
wire \myprocessor|decode7|regs:24:reg_array|r|bits:7:r~q ;
wire \myprocessor|decode7|valA[7]~201_combout ;
wire \myprocessor|decode7|valA[7]~202_combout ;
wire \myprocessor|decode7|valA[7]~203_combout ;
wire \myprocessor|decode7|valA[7]~206_combout ;
wire \myprocessor|decode7|valA[7]~211_combout ;
wire \myprocessor|decode7|regs:13:reg_array|r|bits:7:r~q ;
wire \myprocessor|decode7|regs:12:reg_array|r|bits:7:r~q ;
wire \myprocessor|decode7|regs:14:reg_array|r|bits:7:r~q ;
wire \myprocessor|decode7|valA[7]~212_combout ;
wire \myprocessor|decode7|regs:15:reg_array|r|bits:7:r~q ;
wire \myprocessor|decode7|valA[7]~213_combout ;
wire \myprocessor|decode7|regs:11:reg_array|r|bits:7:r~feeder_combout ;
wire \myprocessor|decode7|inEnable[11]~35_combout ;
wire \myprocessor|decode7|regs:11:reg_array|r|bits:7:r~q ;
wire \myprocessor|decode7|regs:10:reg_array|r|bits:7:r~q ;
wire \myprocessor|decode7|regs:8:reg_array|r|bits:7:r~q ;
wire \myprocessor|decode7|regs:9:reg_array|r|bits:7:r~q ;
wire \myprocessor|decode7|valA[7]~195_combout ;
wire \myprocessor|decode7|valA[7]~196_combout ;
wire \myprocessor|decode7|valA[7]~214_combout ;
wire \myprocessor|decode7|valA[7]~215_combout ;
wire \myprocessor|execute01|F[7]~9_combout ;
wire \myprocessor|decode1|rd_to_rt~0_combout ;
wire \myprocessor|decode1|rt_zero~0_combout ;
wire \myprocessor|decode7|valB[21]~2_combout ;
wire \myprocessor|decode7|valB[21]~3_combout ;
wire \myprocessor|decode7|valB[21]~6_combout ;
wire \myprocessor|decode7|valB[21]~4_combout ;
wire \myprocessor|decode7|valB[21]~5_combout ;
wire \myps2|size[0]~6_combout ;
wire \myprocessor|decode1|Equal9~0_combout ;
wire \myps2|size[4]~16 ;
wire \myps2|size[5]~17_combout ;
wire \myps2|Equal6~0_combout ;
wire \myps2|Equal6~1_combout ;
wire \myps2|size[0]~8_combout ;
wire \myps2|size[0]~7 ;
wire \myps2|size[1]~9_combout ;
wire \myps2|size[1]~10 ;
wire \myps2|size[2]~11_combout ;
wire \myps2|size[2]~12 ;
wire \myps2|size[3]~13_combout ;
wire \myps2|size[3]~14 ;
wire \myps2|size[4]~15_combout ;
wire \ps2_data~input_o ;
wire \ps2_clock~input_o ;
wire \myps2|last_value~q ;
wire \myps2|fcount[0]~5_combout ;
wire \myps2|process_0~0_combout ;
wire \myps2|fcount[0]~6 ;
wire \myps2|fcount[1]~7_combout ;
wire \myps2|ps2_clock_filtered~0_combout ;
wire \myps2|fcount[1]~8 ;
wire \myps2|fcount[2]~9_combout ;
wire \myps2|fcount[2]~10 ;
wire \myps2|fcount[3]~11_combout ;
wire \myps2|fcount[3]~12 ;
wire \myps2|fcount[4]~13_combout ;
wire \myps2|ps2_clock_filtered~1_combout ;
wire \myps2|ps2_clock_filtered~2_combout ;
wire \myps2|ps2_clock_filtered~q ;
wire \myps2|prev_clock~feeder_combout ;
wire \myps2|prev_clock~q ;
wire \myps2|bcount[3]~6_combout ;
wire \myps2|process_1~0_combout ;
wire \myps2|bcount[0]~3_combout ;
wire \myps2|bcount[1]~5_combout ;
wire \myps2|Add1~1_combout ;
wire \myps2|bcount[2]~4_combout ;
wire \myps2|Add1~0_combout ;
wire \myps2|bcount[3]~2_combout ;
wire \myps2|Equal1~0_combout ;
wire \myps2|reading_key~2_combout ;
wire \myps2|reading_key~q ;
wire \myps2|shift_reg[7]~2_combout ;
wire \myps2|Equal2~0_combout ;
wire \myps2|Equal2~1_combout ;
wire \myps2|shift~3_combout ;
wire \myps2|break_code~0_combout ;
wire \myps2|break_code~q ;
wire \myps2|fifo_write~0_combout ;
wire \myps2|Equal3~1_combout ;
wire \myps2|Equal3~0_combout ;
wire \myps2|Equal3~2_combout ;
wire \myps2|fifo_write~1_combout ;
wire \myps2|Mux7~13_combout ;
wire \myps2|Mux7~14_combout ;
wire \myps2|Mux7~15_combout ;
wire \myps2|Mux7~10_combout ;
wire \myps2|Mux7~7_combout ;
wire \myps2|Mux7~8_combout ;
wire \myps2|Mux7~9_combout ;
wire \myps2|Mux7~6_combout ;
wire \myps2|Mux7~11_combout ;
wire \myps2|shift~2_combout ;
wire \myps2|shift~q ;
wire \myps2|Mux7~4_combout ;
wire \myps2|Mux7~5_combout ;
wire \myps2|Mux7~12_combout ;
wire \myps2|Mux7~1_combout ;
wire \myps2|Mux7~2_combout ;
wire \myps2|Mux7~0_combout ;
wire \myps2|Mux7~3_combout ;
wire \myps2|Mux7~16_combout ;
wire \myps2|Mux7~17_combout ;
wire \myps2|Mux2~8_combout ;
wire \myps2|Mux2~7_combout ;
wire \myps2|Mux2~0_combout ;
wire \myps2|Mux2~9_combout ;
wire \myps2|Mux2~3_combout ;
wire \myps2|Mux2~2_combout ;
wire \myps2|Mux2~4_combout ;
wire \myps2|Mux2~5_combout ;
wire \myps2|Mux2~1_combout ;
wire \myps2|Mux2~6_combout ;
wire \myps2|Mux2~10_combout ;
wire \myps2|Mux2~11_combout ;
wire \myps2|Mux0~5_combout ;
wire \myps2|Mux0~6_combout ;
wire \myps2|Mux0~7_combout ;
wire \myps2|Mux0~3_combout ;
wire \myps2|Mux0~1_combout ;
wire \myps2|Mux0~2_combout ;
wire \myps2|Mux0~0_combout ;
wire \myps2|Mux0~4_combout ;
wire \myps2|Mux0~8_combout ;
wire \myps2|Mux6~1_combout ;
wire \myps2|Mux6~0_combout ;
wire \myps2|Mux6~2_combout ;
wire \myps2|Mux6~7_combout ;
wire \myps2|Mux6~5_combout ;
wire \myps2|Mux6~4_combout ;
wire \myps2|Mux6~6_combout ;
wire \myps2|Mux6~3_combout ;
wire \myps2|Mux6~8_combout ;
wire \myps2|Mux6~9_combout ;
wire \myps2|Mux3~7_combout ;
wire \myps2|Mux3~8_combout ;
wire \myps2|Mux3~3_combout ;
wire \myps2|Mux3~4_combout ;
wire \myps2|Mux3~5_combout ;
wire \myps2|Mux3~1_combout ;
wire \myps2|Mux3~0_combout ;
wire \myps2|Mux3~2_combout ;
wire \myps2|Mux3~6_combout ;
wire \myps2|Equal4~0_combout ;
wire \myps2|Mux5~5_combout ;
wire \myps2|Mux5~3_combout ;
wire \myps2|Mux5~4_combout ;
wire \myps2|Mux5~6_combout ;
wire \myps2|Mux5~1_combout ;
wire \myps2|Mux5~0_combout ;
wire \myps2|Mux5~2_combout ;
wire \myps2|Mux5~7_combout ;
wire \myps2|Mux4~2_combout ;
wire \myps2|Mux4~1_combout ;
wire \myps2|Mux4~3_combout ;
wire \myps2|Mux4~0_combout ;
wire \myps2|Mux4~4_combout ;
wire \myps2|Mux4~5_combout ;
wire \myps2|Mux4~6_combout ;
wire \myps2|Mux4~9_combout ;
wire \myps2|Mux4~10_combout ;
wire \myps2|Mux4~7_combout ;
wire \myps2|Mux4~8_combout ;
wire \myps2|Equal4~1_combout ;
wire \myps2|fifo_write~2_combout ;
wire \myps2|fifo_write~q ;
wire \myps2|fifo~21_combout ;
wire \myps2|fifo~24_combout ;
wire \myps2|process_2~0_combout ;
wire \myps2|Add4~0_combout ;
wire \myps2|Add4~1 ;
wire \myps2|Add4~2_combout ;
wire \myps2|Add4~3 ;
wire \myps2|Add4~4_combout ;
wire \myps2|Add4~5 ;
wire \myps2|Add4~6_combout ;
wire \myps2|Add4~7 ;
wire \myps2|Add4~8_combout ;
wire \myps2|tail[0]~5_combout ;
wire \myps2|tail[0]~6 ;
wire \myps2|tail[1]~7_combout ;
wire \myps2|tail[1]~8 ;
wire \myps2|tail[2]~9_combout ;
wire \myps2|tail[2]~10 ;
wire \myps2|tail[3]~11_combout ;
wire \myps2|tail[3]~12 ;
wire \myps2|tail[4]~13_combout ;
wire \myps2|fifo_rtl_0_bypass[9]~feeder_combout ;
wire \myprocessor|writeback1|F[2]~8_combout ;
wire \myprocessor|writeback1|F[2]~6_combout ;
wire \myps2|fifo_rtl_0_bypass[7]~feeder_combout ;
wire \myps2|fifo_rtl_0_bypass[6]~feeder_combout ;
wire \myprocessor|writeback1|F[2]~7_combout ;
wire \myprocessor|writeback1|F[2]~9_combout ;
wire \myps2|fifo~13feeder_combout ;
wire \myps2|fifo~13_q ;
wire \myprocessor|writeback1|F[2]~10_combout ;
wire \myprocessor|fetch4|sum_s~4_combout ;
wire \myprocessor|writeback1|F[5]~11_combout ;
wire \myps2|fifo~22_combout ;
wire \myps2|fifo~23_combout ;
wire \myps2|fifo~19_q ;
wire \myps2|fifo_rtl_0|auto_generated|ram_block1a5 ;
wire \myprocessor|writeback1|F[5]~12_combout ;
wire \myprocessor|execute01|F[5]~6_combout ;
wire \myprocessor|decode7|regs:10:reg_array|r|bits:5:r~q ;
wire \myprocessor|decode7|regs:11:reg_array|r|bits:5:r~q ;
wire \myprocessor|decode7|regs:8:reg_array|r|bits:5:r~q ;
wire \myprocessor|decode7|regs:9:reg_array|r|bits:5:r~q ;
wire \myprocessor|decode7|valA[5]~90_combout ;
wire \myprocessor|decode7|valA[5]~91_combout ;
wire \myprocessor|decode7|regs:25:reg_array|r|bits:5:r~q ;
wire \myprocessor|decode7|regs:17:reg_array|r|bits:5:r~q ;
wire \myprocessor|decode7|valA[5]~92_combout ;
wire \myprocessor|decode7|regs:21:reg_array|r|bits:5:r~q ;
wire \myprocessor|decode7|regs:29:reg_array|r|bits:5:r~q ;
wire \myprocessor|decode7|valA[5]~93_combout ;
wire \myprocessor|decode7|regs:19:reg_array|r|bits:5:r~q ;
wire \myprocessor|decode7|regs:23:reg_array|r|bits:5:r~q ;
wire \myprocessor|decode7|valA[5]~99_combout ;
wire \myprocessor|decode7|regs:31:reg_array|r|bits:5:r~q ;
wire \myprocessor|decode7|regs:27:reg_array|r|bits:5:r~q ;
wire \myprocessor|decode7|valA[5]~100_combout ;
wire \myprocessor|decode7|regs:20:reg_array|r|bits:5:r~q ;
wire \myprocessor|decode7|regs:28:reg_array|r|bits:5:r~q ;
wire \myprocessor|decode7|regs:24:reg_array|r|bits:5:r~q ;
wire \myprocessor|decode7|regs:16:reg_array|r|bits:5:r~q ;
wire \myprocessor|decode7|valA[5]~96_combout ;
wire \myprocessor|decode7|valA[5]~97_combout ;
wire \myprocessor|decode7|regs:26:reg_array|r|bits:5:r~q ;
wire \myprocessor|decode7|regs:30:reg_array|r|bits:5:r~q ;
wire \myprocessor|decode7|regs:22:reg_array|r|bits:5:r~q ;
wire \myprocessor|decode7|regs:18:reg_array|r|bits:5:r~q ;
wire \myprocessor|decode7|valA[5]~94_combout ;
wire \myprocessor|decode7|valA[5]~95_combout ;
wire \myprocessor|decode7|valA[5]~98_combout ;
wire \myprocessor|decode7|valA[5]~101_combout ;
wire \myprocessor|decode7|regs:1:reg_array|r|bits:5:r~q ;
wire \myprocessor|decode7|regs:6:reg_array|r|bits:5:r~q ;
wire \myprocessor|decode7|regs:4:reg_array|r|bits:5:r~q ;
wire \myprocessor|decode7|valA[5]~102_combout ;
wire \myprocessor|decode7|regs:7:reg_array|r|bits:5:r~q ;
wire \myprocessor|decode7|regs:5:reg_array|r|bits:5:r~q ;
wire \myprocessor|decode7|valA[5]~103_combout ;
wire \myprocessor|decode7|valA[5]~104_combout ;
wire \myprocessor|decode7|regs:2:reg_array|r|bits:5:r~q ;
wire \myprocessor|decode7|regs:3:reg_array|r|bits:5:r~q ;
wire \myprocessor|decode7|valA[5]~105_combout ;
wire \myprocessor|decode7|valA[5]~106_combout ;
wire \myprocessor|decode7|regs:15:reg_array|r|bits:5:r~q ;
wire \myprocessor|decode7|regs:12:reg_array|r|bits:5:r~q ;
wire \myprocessor|decode7|regs:14:reg_array|r|bits:5:r~feeder_combout ;
wire \myprocessor|decode7|regs:14:reg_array|r|bits:5:r~q ;
wire \myprocessor|decode7|valA[5]~107_combout ;
wire \myprocessor|decode7|valA[5]~108_combout ;
wire \myprocessor|decode7|valA[5]~109_combout ;
wire \myprocessor|decode7|valA[5]~110_combout ;
wire \myprocessor|execute01|F[4]~8_combout ;
wire \myprocessor|execute02|R[1]~232_combout ;
wire \myprocessor|execute02|R[16]~62_combout ;
wire \myps2|fifo~14_q ;
wire \myprocessor|writeback1|F[0]~20_combout ;
wire \myps2|fifo_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \myprocessor|writeback1|F[0]~21_combout ;
wire \myprocessor|writeback1|F[0]~22_combout ;
wire \myprocessor|decode7|regs:9:reg_array|r|bits:0:r~q ;
wire \myprocessor|decode7|regs:8:reg_array|r|bits:0:r~q ;
wire \myprocessor|decode7|valB[0]~66_combout ;
wire \myprocessor|decode7|regs:10:reg_array|r|bits:0:r~q ;
wire \myprocessor|decode7|regs:11:reg_array|r|bits:0:r~q ;
wire \myprocessor|decode7|valB[0]~67_combout ;
wire \myprocessor|decode7|regs:2:reg_array|r|bits:0:r~q ;
wire \myprocessor|decode7|valB[21]~21_combout ;
wire \myprocessor|decode7|valB[21]~22_combout ;
wire \myprocessor|decode7|valB[21]~25_combout ;
wire \myprocessor|decode7|valB[21]~24_combout ;
wire \myprocessor|decode7|valB[21]~26_combout ;
wire \myprocessor|decode7|valB[21]~27_combout ;
wire \myprocessor|decode7|valB[21]~656_combout ;
wire \myprocessor|decode7|regs:3:reg_array|r|bits:0:r~q ;
wire \myprocessor|decode7|valB[21]~23_combout ;
wire \myprocessor|decode7|regs:1:reg_array|r|bits:0:r~q ;
wire \myprocessor|decode7|regs:4:reg_array|r|bits:0:r~q ;
wire \myprocessor|decode7|regs:6:reg_array|r|bits:0:r~q ;
wire \myprocessor|decode7|regs:5:reg_array|r|bits:0:r~q ;
wire \myprocessor|decode7|regs:7:reg_array|r|bits:0:r~q ;
wire \myprocessor|decode7|valB[0]~68_combout ;
wire \myprocessor|decode7|valB[0]~69_combout ;
wire \myprocessor|decode7|valB[0]~70_combout ;
wire \myprocessor|decode7|valB[0]~71_combout ;
wire \myprocessor|decode7|valB[0]~72_combout ;
wire \myprocessor|decode7|regs:12:reg_array|r|bits:0:r~q ;
wire \myprocessor|decode7|regs:13:reg_array|r|bits:0:r~q ;
wire \myprocessor|decode7|regs:15:reg_array|r|bits:0:r~q ;
wire \myprocessor|decode7|valB[0]~73_combout ;
wire \myprocessor|decode7|valB[0]~74_combout ;
wire \myprocessor|decode7|regs:20:reg_array|r|bits:0:r~q ;
wire \myprocessor|decode7|regs:28:reg_array|r|bits:0:r~q ;
wire \myprocessor|decode7|regs:16:reg_array|r|bits:0:r~q ;
wire \myprocessor|decode7|regs:24:reg_array|r|bits:0:r~q ;
wire \myprocessor|decode7|valB[0]~56_combout ;
wire \myprocessor|decode7|valB[0]~57_combout ;
wire \myprocessor|decode7|regs:22:reg_array|r|bits:0:r~q ;
wire \myprocessor|decode7|regs:30:reg_array|r|bits:0:r~q ;
wire \myprocessor|decode7|regs:18:reg_array|r|bits:0:r~q ;
wire \myprocessor|decode7|regs:26:reg_array|r|bits:0:r~q ;
wire \myprocessor|decode7|valB[0]~63_combout ;
wire \myprocessor|decode7|valB[0]~64_combout ;
wire \myprocessor|decode7|regs:23:reg_array|r|bits:0:r~q ;
wire \myprocessor|decode7|regs:19:reg_array|r|bits:0:r~q ;
wire \myprocessor|decode7|valB[0]~58_combout ;
wire \myprocessor|decode7|regs:27:reg_array|r|bits:0:r~q ;
wire \myprocessor|decode7|regs:31:reg_array|r|bits:0:r~q ;
wire \myprocessor|decode7|valB[0]~59_combout ;
wire \myprocessor|decode7|regs:17:reg_array|r|bits:0:r~q ;
wire \myprocessor|decode7|regs:21:reg_array|r|bits:0:r~q ;
wire \myprocessor|decode7|valB[0]~60_combout ;
wire \myprocessor|decode7|regs:29:reg_array|r|bits:0:r~q ;
wire \myprocessor|decode7|regs:25:reg_array|r|bits:0:r~q ;
wire \myprocessor|decode7|valB[0]~61_combout ;
wire \myprocessor|decode7|valB[0]~62_combout ;
wire \myprocessor|decode7|valB[0]~65_combout ;
wire \myprocessor|decode7|valB[0]~75_combout ;
wire \myps2|fifo_rtl_0|auto_generated|ram_block1a1 ;
wire \myps2|fifo~15_q ;
wire \myprocessor|fetch4|sum_s~0_combout ;
wire \myprocessor|writeback1|F[1]~38_combout ;
wire \myprocessor|writeback1|F[1]~39_combout ;
wire \myprocessor|writeback1|F[1]~40_combout ;
wire \myprocessor|decode7|regs:14:reg_array|r|bits:1:r~q ;
wire \myprocessor|decode7|regs:15:reg_array|r|bits:1:r~q ;
wire \myprocessor|decode7|regs:12:reg_array|r|bits:1:r~q ;
wire \myprocessor|decode7|valB[1]~173_combout ;
wire \myprocessor|decode7|valB[1]~174_combout ;
wire \myprocessor|decode7|regs:11:reg_array|r|bits:1:r~q ;
wire \myprocessor|decode7|regs:9:reg_array|r|bits:1:r~q ;
wire \myprocessor|decode7|valB[1]~156_combout ;
wire \myprocessor|decode7|regs:10:reg_array|r|bits:1:r~q ;
wire \myprocessor|decode7|regs:8:reg_array|r|bits:1:r~q ;
wire \myprocessor|decode7|valB[1]~157_combout ;
wire \myprocessor|decode7|regs:4:reg_array|r|bits:1:r~q ;
wire \myprocessor|decode7|regs:5:reg_array|r|bits:1:r~q ;
wire \myprocessor|decode7|valB[1]~168_combout ;
wire \myprocessor|decode7|regs:7:reg_array|r|bits:1:r~q ;
wire \myprocessor|decode7|regs:6:reg_array|r|bits:1:r~q ;
wire \myprocessor|decode7|valB[1]~169_combout ;
wire \myprocessor|decode7|regs:1:reg_array|r|bits:1:r~q ;
wire \myprocessor|decode7|valB[1]~170_combout ;
wire \myprocessor|decode7|regs:3:reg_array|r|bits:1:r~q ;
wire \myprocessor|decode7|regs:2:reg_array|r|bits:1:r~q ;
wire \myprocessor|decode7|valB[1]~171_combout ;
wire \myprocessor|decode7|regs:19:reg_array|r|bits:1:r~q ;
wire \myprocessor|decode7|regs:23:reg_array|r|bits:1:r~q ;
wire \myprocessor|decode7|valB[1]~158_combout ;
wire \myprocessor|decode7|regs:31:reg_array|r|bits:1:r~q ;
wire \myprocessor|decode7|regs:27:reg_array|r|bits:1:r~q ;
wire \myprocessor|decode7|valB[1]~159_combout ;
wire \myprocessor|decode7|regs:30:reg_array|r|bits:1:r~q ;
wire \myprocessor|decode7|regs:18:reg_array|r|bits:1:r~q ;
wire \myprocessor|decode7|regs:26:reg_array|r|bits:1:r~q ;
wire \myprocessor|decode7|valB[1]~165_combout ;
wire \myprocessor|decode7|regs:22:reg_array|r|bits:1:r~q ;
wire \myprocessor|decode7|valB[1]~166_combout ;
wire \myprocessor|decode7|regs:17:reg_array|r|bits:1:r~q ;
wire \myprocessor|decode7|regs:21:reg_array|r|bits:1:r~q ;
wire \myprocessor|decode7|valB[1]~162_combout ;
wire \myprocessor|decode7|regs:29:reg_array|r|bits:1:r~q ;
wire \myprocessor|decode7|regs:25:reg_array|r|bits:1:r~q ;
wire \myprocessor|decode7|valB[1]~163_combout ;
wire \myprocessor|decode7|regs:28:reg_array|r|bits:1:r~q ;
wire \myprocessor|decode7|regs:20:reg_array|r|bits:1:r~q ;
wire \myprocessor|decode7|regs:16:reg_array|r|bits:1:r~q ;
wire \myprocessor|decode7|regs:24:reg_array|r|bits:1:r~q ;
wire \myprocessor|decode7|valB[1]~160_combout ;
wire \myprocessor|decode7|valB[1]~161_combout ;
wire \myprocessor|decode7|valB[1]~164_combout ;
wire \myprocessor|decode7|valB[1]~167_combout ;
wire \myprocessor|decode7|valB[1]~172_combout ;
wire \myprocessor|decode7|valB[1]~175_combout ;
wire \myprocessor|decode7|regs:13:reg_array|r|bits:3:r~q ;
wire \myprocessor|decode7|regs:15:reg_array|r|bits:3:r~q ;
wire \myprocessor|decode7|regs:12:reg_array|r|bits:3:r~q ;
wire \myprocessor|decode7|regs:14:reg_array|r|bits:3:r~q ;
wire \myprocessor|decode7|valA[3]~170_combout ;
wire \myprocessor|decode7|valA[3]~171_combout ;
wire \myprocessor|decode7|regs:3:reg_array|r|bits:3:r~q ;
wire \myprocessor|decode7|regs:2:reg_array|r|bits:3:r~q ;
wire \myprocessor|decode7|regs:1:reg_array|r|bits:3:r~q ;
wire \myprocessor|decode7|regs:6:reg_array|r|bits:3:r~q ;
wire \myprocessor|decode7|regs:4:reg_array|r|bits:3:r~q ;
wire \myprocessor|decode7|valA[3]~165_combout ;
wire \myprocessor|decode7|regs:7:reg_array|r|bits:3:r~q ;
wire \myprocessor|decode7|regs:5:reg_array|r|bits:3:r~q ;
wire \myprocessor|decode7|valA[3]~166_combout ;
wire \myprocessor|decode7|valA[3]~167_combout ;
wire \myprocessor|decode7|valA[3]~168_combout ;
wire \myprocessor|decode7|regs:27:reg_array|r|bits:3:r~q ;
wire \myprocessor|decode7|regs:31:reg_array|r|bits:3:r~q ;
wire \myprocessor|decode7|regs:19:reg_array|r|bits:3:r~q ;
wire \myprocessor|decode7|regs:23:reg_array|r|bits:3:r~q ;
wire \myprocessor|decode7|valA[3]~162_combout ;
wire \myprocessor|decode7|valA[3]~163_combout ;
wire \myprocessor|decode7|regs:29:reg_array|r|bits:3:r~q ;
wire \myprocessor|decode7|regs:21:reg_array|r|bits:3:r~q ;
wire \myprocessor|decode7|regs:25:reg_array|r|bits:3:r~q ;
wire \myprocessor|decode7|regs:17:reg_array|r|bits:3:r~q ;
wire \myprocessor|decode7|valA[3]~155_combout ;
wire \myprocessor|decode7|valA[3]~156_combout ;
wire \myprocessor|decode7|regs:26:reg_array|r|bits:3:r~q ;
wire \myprocessor|decode7|regs:30:reg_array|r|bits:3:r~q ;
wire \myprocessor|decode7|regs:22:reg_array|r|bits:3:r~q ;
wire \myprocessor|decode7|regs:18:reg_array|r|bits:3:r~q ;
wire \myprocessor|decode7|valA[3]~157_combout ;
wire \myprocessor|decode7|valA[3]~158_combout ;
wire \myprocessor|decode7|regs:16:reg_array|r|bits:3:r~q ;
wire \myprocessor|decode7|regs:24:reg_array|r|bits:3:r~q ;
wire \myprocessor|decode7|valA[3]~159_combout ;
wire \myprocessor|decode7|regs:28:reg_array|r|bits:3:r~q ;
wire \myprocessor|decode7|regs:20:reg_array|r|bits:3:r~q ;
wire \myprocessor|decode7|valA[3]~160_combout ;
wire \myprocessor|decode7|valA[3]~161_combout ;
wire \myprocessor|decode7|valA[3]~164_combout ;
wire \myprocessor|decode7|valA[3]~169_combout ;
wire \myprocessor|decode7|regs:10:reg_array|r|bits:3:r~q ;
wire \myprocessor|decode7|regs:11:reg_array|r|bits:3:r~q ;
wire \myprocessor|decode7|regs:9:reg_array|r|bits:3:r~q ;
wire \myprocessor|decode7|valA[3]~153_combout ;
wire \myprocessor|decode7|valA[3]~154_combout ;
wire \myprocessor|decode7|valA[3]~172_combout ;
wire \myprocessor|execute02|R[3]~236_combout ;
wire \myprocessor|execute02|R[3]~71_combout ;
wire \myprocessor|decode7|valA[3]~173_combout ;
wire \myprocessor|decode7|regs:14:reg_array|r|bits:2:r~q ;
wire \myprocessor|decode7|regs:15:reg_array|r|bits:2:r~q ;
wire \myprocessor|decode7|regs:12:reg_array|r|bits:2:r~q ;
wire \myprocessor|decode7|regs:13:reg_array|r|bits:2:r~q ;
wire \myprocessor|decode7|valA[2]~128_combout ;
wire \myprocessor|decode7|valA[2]~129_combout ;
wire \myprocessor|decode7|regs:20:reg_array|r|bits:2:r~q ;
wire \myprocessor|decode7|regs:16:reg_array|r|bits:2:r~q ;
wire \myprocessor|decode7|regs:24:reg_array|r|bits:2:r~q ;
wire \myprocessor|decode7|valA[2]~115_combout ;
wire \myprocessor|decode7|valA[2]~116_combout ;
wire \myprocessor|decode7|regs:29:reg_array|r|bits:2:r~q ;
wire \myprocessor|decode7|regs:25:reg_array|r|bits:2:r~q ;
wire \myprocessor|decode7|regs:17:reg_array|r|bits:2:r~q ;
wire \myprocessor|decode7|valA[2]~113_combout ;
wire \myprocessor|decode7|regs:21:reg_array|r|bits:2:r~q ;
wire \myprocessor|decode7|valA[2]~114_combout ;
wire \myprocessor|decode7|valA[2]~117_combout ;
wire \myprocessor|decode7|regs:30:reg_array|r|bits:2:r~q ;
wire \myprocessor|decode7|regs:26:reg_array|r|bits:2:r~q ;
wire \myprocessor|decode7|regs:22:reg_array|r|bits:2:r~q ;
wire \myprocessor|decode7|regs:18:reg_array|r|bits:2:r~q ;
wire \myprocessor|decode7|valA[2]~111_combout ;
wire \myprocessor|decode7|valA[2]~112_combout ;
wire \myprocessor|decode7|regs:31:reg_array|r|bits:2:r~q ;
wire \myprocessor|decode7|regs:27:reg_array|r|bits:2:r~q ;
wire \myprocessor|decode7|regs:23:reg_array|r|bits:2:r~q ;
wire \myprocessor|decode7|regs:19:reg_array|r|bits:2:r~q ;
wire \myprocessor|decode7|valA[2]~118_combout ;
wire \myprocessor|decode7|valA[2]~119_combout ;
wire \myprocessor|decode7|valA[2]~120_combout ;
wire \myprocessor|decode7|regs:1:reg_array|r|bits:2:r~q ;
wire \myprocessor|decode7|regs:6:reg_array|r|bits:2:r~q ;
wire \myprocessor|decode7|regs:7:reg_array|r|bits:2:r~q ;
wire \myprocessor|decode7|regs:5:reg_array|r|bits:2:r~q ;
wire \myprocessor|decode7|regs:4:reg_array|r|bits:2:r~q ;
wire \myprocessor|decode7|valA[2]~123_combout ;
wire \myprocessor|decode7|valA[2]~124_combout ;
wire \myprocessor|decode7|valA[2]~125_combout ;
wire \myprocessor|decode7|regs:3:reg_array|r|bits:2:r~q ;
wire \myprocessor|decode7|regs:2:reg_array|r|bits:2:r~q ;
wire \myprocessor|decode7|valA[2]~126_combout ;
wire \myprocessor|decode7|regs:9:reg_array|r|bits:2:r~q ;
wire \myprocessor|decode7|regs:11:reg_array|r|bits:2:r~q ;
wire \myprocessor|decode7|regs:8:reg_array|r|bits:2:r~q ;
wire \myprocessor|decode7|regs:10:reg_array|r|bits:2:r~q ;
wire \myprocessor|decode7|valA[2]~121_combout ;
wire \myprocessor|decode7|valA[2]~122_combout ;
wire \myprocessor|decode7|valA[2]~127_combout ;
wire \myprocessor|decode7|valA[2]~130_combout ;
wire \myprocessor|decode7|valA[2]~131_combout ;
wire \myprocessor|execute01|F[0]~0_combout ;
wire \myprocessor|execute01|F[0]~1_combout ;
wire \myprocessor|execute02|adder_inst|lower|carry~0_combout ;
wire \myprocessor|execute02|adder_inst|lower|carry~1_combout ;
wire \myprocessor|execute02|adder_inst|lower|carry[2]~2_combout ;
wire \myprocessor|execute02|adder_inst|lower|carry[3]~3_combout ;
wire \myprocessor|execute01|F[1]~4_combout ;
wire \myprocessor|execute01|F[6]~10_combout ;
wire \myprocessor|execute02|adder_inst|lower|carry[4]~4_combout ;
wire \myprocessor|execute02|adder_inst|lower|carry[5]~5_combout ;
wire \myprocessor|execute02|adder_inst|lower|carry[6]~6_combout ;
wire \myprocessor|execute02|R[6]~58_combout ;
wire \myprocessor|execute02|R[7]~50_combout ;
wire \myprocessor|execute02|R[6]~57_combout ;
wire \myprocessor|execute02|R[6]~59_combout ;
wire \myprocessor|execute02|shifter_inst|LxNxxx|F~2_combout ;
wire \myprocessor|execute02|shifter_inst|RxxxNx|F[29]~18_combout ;
wire \myprocessor|execute02|shifter_inst|LxxxNx|F[2]~6_combout ;
wire \myprocessor|decode7|valA[0]~26_combout ;
wire \myprocessor|execute02|shifter_inst|LxxxNx|F[2]~7_combout ;
wire \myprocessor|execute02|shifter_inst|LxxxNx|F[6]~1_combout ;
wire \myprocessor|execute02|shifter_inst|LxxxNx|F[7]~4_combout ;
wire \myprocessor|execute02|shifter_inst|LxxxNx|F[6]~5_combout ;
wire \myprocessor|execute02|shifter_inst|LxNxxx|F[14]~4_combout ;
wire \myprocessor|execute02|shifter_inst|LNxxxx|F~7_combout ;
wire \myprocessor|execute02|R[7]~231_combout ;
wire \myprocessor|execute02|R[7]~46_combout ;
wire \myprocessor|fetch2|bits:9:r~feeder_combout ;
wire \myprocessor|fetch2|bits:9:r~q ;
wire \myprocessor|fetch2|bits:6:r~q ;
wire \myprocessor|fetch4|carry~5_combout ;
wire \myprocessor|fetch2|bits:8:r~q ;
wire \myprocessor|fetch2|bits:7:r~q ;
wire \myprocessor|fetch4|sum_s~8_combout ;
wire \myprocessor|writeback1|F[9]~50_combout ;
wire \myprocessor|decode7|regs:18:reg_array|r|bits:8:r~q ;
wire \myprocessor|decode7|regs:26:reg_array|r|bits:8:r~q ;
wire \myprocessor|decode7|valB[8]~243_combout ;
wire \myprocessor|decode7|regs:30:reg_array|r|bits:8:r~q ;
wire \myprocessor|decode7|regs:22:reg_array|r|bits:8:r~feeder_combout ;
wire \myprocessor|decode7|regs:22:reg_array|r|bits:8:r~q ;
wire \myprocessor|decode7|valB[8]~244_combout ;
wire \myprocessor|decode7|regs:28:reg_array|r|bits:8:r~q ;
wire \myprocessor|decode7|regs:24:reg_array|r|bits:8:r~q ;
wire \myprocessor|decode7|regs:16:reg_array|r|bits:8:r~q ;
wire \myprocessor|decode7|valB[8]~236_combout ;
wire \myprocessor|decode7|regs:20:reg_array|r|bits:8:r~q ;
wire \myprocessor|decode7|valB[8]~237_combout ;
wire \myprocessor|decode7|regs:23:reg_array|r|bits:8:r~q ;
wire \myprocessor|decode7|regs:19:reg_array|r|bits:8:r~q ;
wire \myprocessor|decode7|valB[8]~238_combout ;
wire \myprocessor|decode7|regs:27:reg_array|r|bits:8:r~q ;
wire \myprocessor|decode7|regs:31:reg_array|r|bits:8:r~q ;
wire \myprocessor|decode7|valB[8]~239_combout ;
wire \myprocessor|decode7|regs:29:reg_array|r|bits:8:r~q ;
wire \myprocessor|decode7|regs:25:reg_array|r|bits:8:r~q ;
wire \myprocessor|decode7|regs:17:reg_array|r|bits:8:r~q ;
wire \myprocessor|decode7|regs:21:reg_array|r|bits:8:r~q ;
wire \myprocessor|decode7|valB[8]~240_combout ;
wire \myprocessor|decode7|valB[8]~241_combout ;
wire \myprocessor|decode7|valB[8]~242_combout ;
wire \myprocessor|decode7|valB[8]~245_combout ;
wire \myprocessor|decode7|regs:1:reg_array|r|bits:8:r~q ;
wire \myprocessor|decode7|regs:7:reg_array|r|bits:8:r~q ;
wire \myprocessor|decode7|regs:5:reg_array|r|bits:8:r~q ;
wire \myprocessor|decode7|valB[8]~248_combout ;
wire \myprocessor|decode7|regs:6:reg_array|r|bits:8:r~q ;
wire \myprocessor|decode7|regs:4:reg_array|r|bits:8:r~q ;
wire \myprocessor|decode7|valB[8]~249_combout ;
wire \myprocessor|decode7|valB[8]~250_combout ;
wire \myprocessor|decode7|regs:3:reg_array|r|bits:8:r~q ;
wire \myprocessor|decode7|regs:2:reg_array|r|bits:8:r~q ;
wire \myprocessor|decode7|valB[8]~251_combout ;
wire \myprocessor|decode7|regs:11:reg_array|r|bits:8:r~q ;
wire \myprocessor|decode7|regs:8:reg_array|r|bits:8:r~q ;
wire \myprocessor|decode7|regs:9:reg_array|r|bits:8:r~q ;
wire \myprocessor|decode7|valB[8]~246_combout ;
wire \myprocessor|decode7|valB[8]~247_combout ;
wire \myprocessor|decode7|valB[8]~252_combout ;
wire \myprocessor|decode7|regs:12:reg_array|r|bits:8:r~q ;
wire \myprocessor|decode7|regs:14:reg_array|r|bits:8:r~q ;
wire \myprocessor|decode7|regs:13:reg_array|r|bits:8:r~q ;
wire \myprocessor|decode7|regs:15:reg_array|r|bits:8:r~q ;
wire \myprocessor|decode7|valB[8]~253_combout ;
wire \myprocessor|decode7|valB[8]~254_combout ;
wire \myprocessor|decode7|valB[8]~255_combout ;
wire \myprocessor|decode7|regs:1:reg_array|r|bits:10:r~q ;
wire \myprocessor|decode7|regs:5:reg_array|r|bits:10:r~q ;
wire \myprocessor|decode7|regs:7:reg_array|r|bits:10:r~q ;
wire \myprocessor|decode7|valB[10]~288_combout ;
wire \myprocessor|decode7|regs:6:reg_array|r|bits:10:r~q ;
wire \myprocessor|decode7|regs:4:reg_array|r|bits:10:r~q ;
wire \myprocessor|decode7|valB[10]~289_combout ;
wire \myprocessor|decode7|valB[10]~290_combout ;
wire \myprocessor|decode7|regs:3:reg_array|r|bits:10:r~q ;
wire \myprocessor|decode7|regs:2:reg_array|r|bits:10:r~q ;
wire \myprocessor|decode7|valB[10]~291_combout ;
wire \myprocessor|decode7|regs:8:reg_array|r|bits:10:r~q ;
wire \myprocessor|decode7|valB[10]~286_combout ;
wire \myprocessor|decode7|regs:10:reg_array|r|bits:10:r~q ;
wire \myprocessor|decode7|regs:11:reg_array|r|bits:10:r~q ;
wire \myprocessor|decode7|valB[10]~287_combout ;
wire \myprocessor|decode7|valB[10]~292_combout ;
wire \myprocessor|decode7|regs:26:reg_array|r|bits:10:r~q ;
wire \myprocessor|decode7|regs:18:reg_array|r|bits:10:r~q ;
wire \myprocessor|decode7|valB[10]~283_combout ;
wire \myprocessor|decode7|regs:22:reg_array|r|bits:10:r~feeder_combout ;
wire \myprocessor|decode7|regs:22:reg_array|r|bits:10:r~q ;
wire \myprocessor|decode7|regs:30:reg_array|r|bits:10:r~q ;
wire \myprocessor|decode7|valB[10]~284_combout ;
wire \myprocessor|decode7|regs:28:reg_array|r|bits:10:r~q ;
wire \myprocessor|decode7|regs:24:reg_array|r|bits:10:r~q ;
wire \myprocessor|decode7|regs:16:reg_array|r|bits:10:r~q ;
wire \myprocessor|decode7|valB[10]~276_combout ;
wire \myprocessor|decode7|regs:20:reg_array|r|bits:10:r~q ;
wire \myprocessor|decode7|valB[10]~277_combout ;
wire \myprocessor|decode7|regs:31:reg_array|r|bits:10:r~q ;
wire \myprocessor|decode7|regs:27:reg_array|r|bits:10:r~q ;
wire \myprocessor|decode7|regs:23:reg_array|r|bits:10:r~q ;
wire \myprocessor|decode7|regs:19:reg_array|r|bits:10:r~q ;
wire \myprocessor|decode7|valB[10]~278_combout ;
wire \myprocessor|decode7|valB[10]~279_combout ;
wire \myprocessor|decode7|regs:29:reg_array|r|bits:10:r~q ;
wire \myprocessor|decode7|regs:25:reg_array|r|bits:10:r~q ;
wire \myprocessor|decode7|regs:17:reg_array|r|bits:10:r~q ;
wire \myprocessor|decode7|regs:21:reg_array|r|bits:10:r~q ;
wire \myprocessor|decode7|valB[10]~280_combout ;
wire \myprocessor|decode7|valB[10]~281_combout ;
wire \myprocessor|decode7|valB[10]~282_combout ;
wire \myprocessor|decode7|valB[10]~285_combout ;
wire \myprocessor|decode7|regs:13:reg_array|r|bits:10:r~q ;
wire \myprocessor|decode7|regs:15:reg_array|r|bits:10:r~q ;
wire \myprocessor|decode7|valB[10]~293_combout ;
wire \myprocessor|decode7|regs:14:reg_array|r|bits:10:r~q ;
wire \myprocessor|decode7|regs:12:reg_array|r|bits:10:r~q ;
wire \myprocessor|decode7|valB[10]~294_combout ;
wire \myprocessor|decode7|valB[10]~295_combout ;
wire \myprocessor|fetch4|carry~7_combout ;
wire \myprocessor|fetch2|bits:10:r~q ;
wire \myprocessor|fetch4|sum_s~9_combout ;
wire \myprocessor|writeback1|F[10]~52_combout ;
wire \myprocessor|writeback1|F[10]~53_combout ;
wire \myprocessor|decode7|regs:9:reg_array|r|bits:10:r~q ;
wire \myprocessor|decode7|valA[10]~268_combout ;
wire \myprocessor|decode7|valA[10]~269_combout ;
wire \myprocessor|decode7|valA[10]~270_combout ;
wire \myprocessor|decode7|valA[10]~271_combout ;
wire \myprocessor|decode7|valA[10]~272_combout ;
wire \myprocessor|decode7|valA[10]~273_combout ;
wire \myprocessor|decode7|valA[10]~274_combout ;
wire \myprocessor|decode7|valA[10]~262_combout ;
wire \myprocessor|decode7|valA[10]~263_combout ;
wire \myprocessor|decode7|valA[10]~260_combout ;
wire \myprocessor|decode7|valA[10]~261_combout ;
wire \myprocessor|decode7|valA[10]~264_combout ;
wire \myprocessor|decode7|valA[10]~258_combout ;
wire \myprocessor|decode7|valA[10]~259_combout ;
wire \myprocessor|decode7|valA[10]~265_combout ;
wire \myprocessor|decode7|valA[10]~266_combout ;
wire \myprocessor|decode7|valA[10]~267_combout ;
wire \myprocessor|decode7|valA[10]~275_combout ;
wire \myprocessor|decode7|valA[10]~276_combout ;
wire \myprocessor|decode7|valA[10]~277_combout ;
wire \myprocessor|execute01|F[10]~14_combout ;
wire \myprocessor|execute02|R[10]~243_combout ;
wire \myprocessor|execute02|R[10]~244_combout ;
wire \myprocessor|execute02|R[10]~131_combout ;
wire \myprocessor|decode1|Equal7~1_combout ;
wire \myprocessor|writeback1|F[24]~75_combout ;
wire \myprocessor|decode7|regs:18:reg_array|r|bits:30:r~q ;
wire \myprocessor|decode7|regs:22:reg_array|r|bits:30:r~feeder_combout ;
wire \myprocessor|decode7|regs:22:reg_array|r|bits:30:r~q ;
wire \myprocessor|decode7|valA[30]~657_combout ;
wire \myprocessor|decode7|regs:26:reg_array|r|bits:30:r~q ;
wire \myprocessor|decode7|regs:30:reg_array|r|bits:30:r~q ;
wire \myprocessor|decode7|valA[30]~658_combout ;
wire \myprocessor|decode7|regs:23:reg_array|r|bits:30:r~q ;
wire \myprocessor|decode7|regs:19:reg_array|r|bits:30:r~q ;
wire \myprocessor|decode7|valA[30]~664_combout ;
wire \myprocessor|decode7|regs:27:reg_array|r|bits:30:r~q ;
wire \myprocessor|decode7|regs:31:reg_array|r|bits:30:r~q ;
wire \myprocessor|decode7|valA[30]~665_combout ;
wire \myprocessor|decode7|regs:24:reg_array|r|bits:30:r~q ;
wire \myprocessor|decode7|regs:16:reg_array|r|bits:30:r~q ;
wire \myprocessor|decode7|valA[30]~661_combout ;
wire \myprocessor|decode7|regs:28:reg_array|r|bits:30:r~q ;
wire \myprocessor|decode7|regs:20:reg_array|r|bits:30:r~q ;
wire \myprocessor|decode7|valA[30]~662_combout ;
wire \myprocessor|decode7|regs:21:reg_array|r|bits:30:r~q ;
wire \myprocessor|decode7|regs:29:reg_array|r|bits:30:r~q ;
wire \myprocessor|decode7|regs:25:reg_array|r|bits:30:r~q ;
wire \myprocessor|decode7|regs:17:reg_array|r|bits:30:r~q ;
wire \myprocessor|decode7|valA[30]~659_combout ;
wire \myprocessor|decode7|valA[30]~660_combout ;
wire \myprocessor|decode7|valA[30]~663_combout ;
wire \myprocessor|decode7|valA[30]~666_combout ;
wire \myprocessor|decode7|regs:10:reg_array|r|bits:30:r~q ;
wire \myprocessor|decode7|regs:8:reg_array|r|bits:30:r~q ;
wire \myprocessor|decode7|valA[30]~667_combout ;
wire \myprocessor|decode7|regs:9:reg_array|r|bits:30:r~q ;
wire \myprocessor|decode7|valA[30]~668_combout ;
wire \myprocessor|decode7|regs:1:reg_array|r|bits:30:r~q ;
wire \myprocessor|decode7|regs:6:reg_array|r|bits:30:r~q ;
wire \myprocessor|decode7|regs:4:reg_array|r|bits:30:r~q ;
wire \myprocessor|decode7|regs:5:reg_array|r|bits:30:r~q ;
wire \myprocessor|decode7|valA[30]~669_combout ;
wire \myprocessor|decode7|regs:7:reg_array|r|bits:30:r~q ;
wire \myprocessor|decode7|valA[30]~670_combout ;
wire \myprocessor|decode7|valA[30]~671_combout ;
wire \myprocessor|decode7|regs:3:reg_array|r|bits:30:r~q ;
wire \myprocessor|decode7|regs:2:reg_array|r|bits:30:r~q ;
wire \myprocessor|decode7|valA[30]~672_combout ;
wire \myprocessor|decode7|valA[30]~673_combout ;
wire \myprocessor|decode7|regs:15:reg_array|r|bits:30:r~q ;
wire \myprocessor|decode7|regs:14:reg_array|r|bits:30:r~q ;
wire \myprocessor|decode7|regs:12:reg_array|r|bits:30:r~q ;
wire \myprocessor|decode7|regs:13:reg_array|r|bits:30:r~q ;
wire \myprocessor|decode7|valA[30]~674_combout ;
wire \myprocessor|decode7|valA[30]~675_combout ;
wire \myprocessor|decode7|valA[30]~676_combout ;
wire \myprocessor|execute02|shifter_inst|RxxxNx|F~33_combout ;
wire \myprocessor|decode7|valA[28]~614_combout ;
wire \myprocessor|decode7|regs:17:reg_array|r|bits:28:r~q ;
wire \myprocessor|decode7|regs:21:reg_array|r|bits:28:r~q ;
wire \myprocessor|decode7|valB[28]~600_combout ;
wire \myprocessor|decode7|regs:25:reg_array|r|bits:28:r~q ;
wire \myprocessor|decode7|regs:29:reg_array|r|bits:28:r~q ;
wire \myprocessor|decode7|valB[28]~601_combout ;
wire \myprocessor|decode7|regs:31:reg_array|r|bits:28:r~q ;
wire \myprocessor|decode7|regs:27:reg_array|r|bits:28:r~q ;
wire \myprocessor|decode7|regs:23:reg_array|r|bits:28:r~q ;
wire \myprocessor|decode7|regs:19:reg_array|r|bits:28:r~q ;
wire \myprocessor|decode7|valB[28]~598_combout ;
wire \myprocessor|decode7|valB[28]~599_combout ;
wire \myprocessor|decode7|valB[28]~602_combout ;
wire \myprocessor|decode7|regs:28:reg_array|r|bits:28:r~q ;
wire \myprocessor|decode7|regs:20:reg_array|r|bits:28:r~q ;
wire \myprocessor|decode7|regs:16:reg_array|r|bits:28:r~q ;
wire \myprocessor|decode7|regs:24:reg_array|r|bits:28:r~q ;
wire \myprocessor|decode7|valB[28]~596_combout ;
wire \myprocessor|decode7|valB[28]~597_combout ;
wire \myprocessor|decode7|regs:22:reg_array|r|bits:28:r~feeder_combout ;
wire \myprocessor|decode7|regs:22:reg_array|r|bits:28:r~q ;
wire \myprocessor|decode7|regs:30:reg_array|r|bits:28:r~q ;
wire \myprocessor|decode7|regs:26:reg_array|r|bits:28:r~q ;
wire \myprocessor|decode7|valB[28]~603_combout ;
wire \myprocessor|decode7|valB[28]~604_combout ;
wire \myprocessor|decode7|valB[28]~605_combout ;
wire \myprocessor|decode7|regs:14:reg_array|r|bits:28:r~q ;
wire \myprocessor|decode7|regs:13:reg_array|r|bits:28:r~q ;
wire \myprocessor|decode7|regs:15:reg_array|r|bits:28:r~q ;
wire \myprocessor|decode7|valB[28]~613_combout ;
wire \myprocessor|decode7|regs:12:reg_array|r|bits:28:r~q ;
wire \myprocessor|decode7|valB[28]~614_combout ;
wire \myprocessor|decode7|regs:11:reg_array|r|bits:28:r~q ;
wire \myprocessor|decode7|regs:10:reg_array|r|bits:28:r~q ;
wire \myprocessor|decode7|regs:8:reg_array|r|bits:28:r~q ;
wire \myprocessor|decode7|regs:9:reg_array|r|bits:28:r~q ;
wire \myprocessor|decode7|valB[28]~606_combout ;
wire \myprocessor|decode7|valB[28]~607_combout ;
wire \myprocessor|decode7|regs:2:reg_array|r|bits:28:r~q ;
wire \myprocessor|decode7|regs:3:reg_array|r|bits:28:r~q ;
wire \myprocessor|decode7|regs:1:reg_array|r|bits:28:r~q ;
wire \myprocessor|decode7|regs:5:reg_array|r|bits:28:r~q ;
wire \myprocessor|decode7|regs:7:reg_array|r|bits:28:r~q ;
wire \myprocessor|decode7|valB[28]~608_combout ;
wire \myprocessor|decode7|regs:4:reg_array|r|bits:28:r~q ;
wire \myprocessor|decode7|regs:6:reg_array|r|bits:28:r~q ;
wire \myprocessor|decode7|valB[28]~609_combout ;
wire \myprocessor|decode7|valB[28]~610_combout ;
wire \myprocessor|decode7|valB[28]~611_combout ;
wire \myprocessor|decode7|valB[28]~612_combout ;
wire \myprocessor|decode7|valB[28]~615_combout ;
wire \myprocessor|execute02|R[29]~248_combout ;
wire \myprocessor|execute02|R[29]~204_combout ;
wire \myprocessor|writeback1|F[17]~45_combout ;
wire \myprocessor|decode1|rt_zero~1_combout ;
wire \myprocessor|decode7|regs:9:reg_array|r|bits:15:r~q ;
wire \myprocessor|decode7|regs:11:reg_array|r|bits:15:r~q ;
wire \myprocessor|decode7|valB[15]~336_combout ;
wire \myprocessor|decode7|regs:10:reg_array|r|bits:15:r~q ;
wire \myprocessor|decode7|regs:8:reg_array|r|bits:15:r~q ;
wire \myprocessor|decode7|valB[15]~337_combout ;
wire \myprocessor|decode7|regs:29:reg_array|r|bits:15:r~q ;
wire \myprocessor|decode7|regs:25:reg_array|r|bits:15:r~q ;
wire \myprocessor|decode7|regs:21:reg_array|r|bits:15:r~q ;
wire \myprocessor|decode7|regs:17:reg_array|r|bits:15:r~q ;
wire \myprocessor|decode7|valB[15]~342_combout ;
wire \myprocessor|decode7|valB[15]~343_combout ;
wire \myprocessor|decode7|regs:28:reg_array|r|bits:15:r~q ;
wire \myprocessor|decode7|regs:20:reg_array|r|bits:15:r~q ;
wire \myprocessor|decode7|regs:16:reg_array|r|bits:15:r~q ;
wire \myprocessor|decode7|regs:24:reg_array|r|bits:15:r~q ;
wire \myprocessor|decode7|valB[15]~340_combout ;
wire \myprocessor|decode7|valB[15]~341_combout ;
wire \myprocessor|decode7|valB[15]~344_combout ;
wire \myprocessor|decode7|regs:18:reg_array|r|bits:15:r~q ;
wire \myprocessor|decode7|regs:26:reg_array|r|bits:15:r~q ;
wire \myprocessor|decode7|valB[15]~345_combout ;
wire \myprocessor|decode7|regs:22:reg_array|r|bits:15:r~q ;
wire \myprocessor|decode7|regs:30:reg_array|r|bits:15:r~q ;
wire \myprocessor|decode7|valB[15]~346_combout ;
wire \myprocessor|decode7|regs:31:reg_array|r|bits:15:r~q ;
wire \myprocessor|decode7|regs:27:reg_array|r|bits:15:r~q ;
wire \myprocessor|decode7|regs:23:reg_array|r|bits:15:r~q ;
wire \myprocessor|decode7|regs:19:reg_array|r|bits:15:r~q ;
wire \myprocessor|decode7|valB[15]~338_combout ;
wire \myprocessor|decode7|valB[15]~339_combout ;
wire \myprocessor|decode7|valB[15]~347_combout ;
wire \myprocessor|decode7|regs:1:reg_array|r|bits:15:r~q ;
wire \myprocessor|decode7|regs:5:reg_array|r|bits:15:r~q ;
wire \myprocessor|decode7|regs:4:reg_array|r|bits:15:r~q ;
wire \myprocessor|decode7|valB[15]~348_combout ;
wire \myprocessor|decode7|regs:6:reg_array|r|bits:15:r~q ;
wire \myprocessor|decode7|regs:7:reg_array|r|bits:15:r~q ;
wire \myprocessor|decode7|valB[15]~349_combout ;
wire \myprocessor|decode7|valB[15]~350_combout ;
wire \myprocessor|decode7|regs:2:reg_array|r|bits:15:r~q ;
wire \myprocessor|decode7|valB[15]~351_combout ;
wire \myprocessor|decode7|valB[15]~352_combout ;
wire \myprocessor|decode7|regs:13:reg_array|r|bits:15:r~q ;
wire \myprocessor|decode7|regs:12:reg_array|r|bits:15:r~q ;
wire \myprocessor|decode7|valB[15]~353_combout ;
wire \myprocessor|decode7|regs:15:reg_array|r|bits:15:r~q ;
wire \myprocessor|decode7|regs:14:reg_array|r|bits:15:r~q ;
wire \myprocessor|decode7|valB[15]~354_combout ;
wire \myprocessor|decode7|valB[15]~355_combout ;
wire \myprocessor|execute01|F[15]~17_combout ;
wire \myprocessor|decode7|regs:10:reg_array|r|bits:14:r~q ;
wire \myprocessor|decode7|regs:8:reg_array|r|bits:14:r~q ;
wire \myprocessor|decode7|valA[14]~352_combout ;
wire \myprocessor|decode7|regs:11:reg_array|r|bits:14:r~q ;
wire \myprocessor|decode7|regs:9:reg_array|r|bits:14:r~q ;
wire \myprocessor|decode7|valA[14]~353_combout ;
wire \myprocessor|decode7|regs:3:reg_array|r|bits:14:r~q ;
wire \myprocessor|decode7|regs:2:reg_array|r|bits:14:r~q ;
wire \myprocessor|decode7|regs:1:reg_array|r|bits:14:r~q ;
wire \myprocessor|decode7|regs:5:reg_array|r|bits:14:r~q ;
wire \myprocessor|decode7|regs:4:reg_array|r|bits:14:r~q ;
wire \myprocessor|decode7|valA[14]~354_combout ;
wire \myprocessor|decode7|regs:7:reg_array|r|bits:14:r~q ;
wire \myprocessor|decode7|regs:6:reg_array|r|bits:14:r~q ;
wire \myprocessor|decode7|valA[14]~355_combout ;
wire \myprocessor|decode7|valA[14]~356_combout ;
wire \myprocessor|decode7|valA[14]~357_combout ;
wire \myprocessor|decode7|valA[14]~358_combout ;
wire \myprocessor|decode7|regs:23:reg_array|r|bits:14:r~q ;
wire \myprocessor|decode7|regs:19:reg_array|r|bits:14:r~q ;
wire \myprocessor|decode7|valA[14]~349_combout ;
wire \myprocessor|decode7|regs:27:reg_array|r|bits:14:r~q ;
wire \myprocessor|decode7|regs:31:reg_array|r|bits:14:r~q ;
wire \myprocessor|decode7|valA[14]~350_combout ;
wire \myprocessor|decode7|regs:30:reg_array|r|bits:14:r~q ;
wire \myprocessor|decode7|regs:26:reg_array|r|bits:14:r~q ;
wire \myprocessor|decode7|regs:22:reg_array|r|bits:14:r~feeder_combout ;
wire \myprocessor|decode7|regs:22:reg_array|r|bits:14:r~q ;
wire \myprocessor|decode7|regs:18:reg_array|r|bits:14:r~q ;
wire \myprocessor|decode7|valA[14]~342_combout ;
wire \myprocessor|decode7|valA[14]~343_combout ;
wire \myprocessor|decode7|regs:21:reg_array|r|bits:14:r~q ;
wire \myprocessor|decode7|regs:29:reg_array|r|bits:14:r~q ;
wire \myprocessor|decode7|regs:17:reg_array|r|bits:14:r~q ;
wire \myprocessor|decode7|regs:25:reg_array|r|bits:14:r~q ;
wire \myprocessor|decode7|valA[14]~344_combout ;
wire \myprocessor|decode7|valA[14]~345_combout ;
wire \myprocessor|decode7|regs:20:reg_array|r|bits:14:r~q ;
wire \myprocessor|decode7|regs:16:reg_array|r|bits:14:r~q ;
wire \myprocessor|decode7|regs:24:reg_array|r|bits:14:r~q ;
wire \myprocessor|decode7|valA[14]~346_combout ;
wire \myprocessor|decode7|valA[14]~347_combout ;
wire \myprocessor|decode7|valA[14]~348_combout ;
wire \myprocessor|decode7|valA[14]~351_combout ;
wire \myprocessor|decode7|regs:15:reg_array|r|bits:14:r~feeder_combout ;
wire \myprocessor|decode7|regs:15:reg_array|r|bits:14:r~q ;
wire \myprocessor|decode7|regs:14:reg_array|r|bits:14:r~q ;
wire \myprocessor|decode7|regs:12:reg_array|r|bits:14:r~q ;
wire \myprocessor|decode7|regs:13:reg_array|r|bits:14:r~q ;
wire \myprocessor|decode7|valA[14]~359_combout ;
wire \myprocessor|decode7|valA[14]~360_combout ;
wire \myprocessor|decode7|valA[14]~361_combout ;
wire \myprocessor|decode7|valA[14]~362_combout ;
wire \myprocessor|execute02|R[14]~150_combout ;
wire \myprocessor|execute02|R[14]~151_combout ;
wire \myprocessor|execute02|shifter_inst|RxNxxx|F~25_combout ;
wire \myprocessor|execute02|shifter_inst|RxNxxx|F~23_combout ;
wire \myprocessor|decode7|regs:9:reg_array|r|bits:22:r~q ;
wire \myprocessor|decode7|regs:11:reg_array|r|bits:22:r~q ;
wire \myprocessor|decode7|regs:8:reg_array|r|bits:22:r~q ;
wire \myprocessor|decode7|regs:10:reg_array|r|bits:22:r~q ;
wire \myprocessor|decode7|valA[22]~478_combout ;
wire \myprocessor|decode7|valA[22]~479_combout ;
wire \myprocessor|decode7|regs:1:reg_array|r|bits:22:r~q ;
wire \myprocessor|decode7|regs:6:reg_array|r|bits:22:r~q ;
wire \myprocessor|decode7|regs:7:reg_array|r|bits:22:r~q ;
wire \myprocessor|decode7|regs:4:reg_array|r|bits:22:r~q ;
wire \myprocessor|decode7|regs:5:reg_array|r|bits:22:r~q ;
wire \myprocessor|decode7|valA[22]~480_combout ;
wire \myprocessor|decode7|valA[22]~481_combout ;
wire \myprocessor|decode7|valA[22]~482_combout ;
wire \myprocessor|decode7|regs:2:reg_array|r|bits:22:r~q ;
wire \myprocessor|decode7|regs:3:reg_array|r|bits:22:r~q ;
wire \myprocessor|decode7|valA[22]~483_combout ;
wire \myprocessor|decode7|valA[22]~484_combout ;
wire \myprocessor|decode7|regs:12:reg_array|r|bits:22:r~q ;
wire \myprocessor|decode7|valA[22]~485_combout ;
wire \myprocessor|decode7|regs:15:reg_array|r|bits:22:r~q ;
wire \myprocessor|decode7|regs:14:reg_array|r|bits:22:r~q ;
wire \myprocessor|decode7|valA[22]~486_combout ;
wire \myprocessor|decode7|regs:30:reg_array|r|bits:22:r~q ;
wire \myprocessor|decode7|regs:26:reg_array|r|bits:22:r~q ;
wire \myprocessor|decode7|regs:18:reg_array|r|bits:22:r~q ;
wire \myprocessor|decode7|regs:22:reg_array|r|bits:22:r~feeder_combout ;
wire \myprocessor|decode7|regs:22:reg_array|r|bits:22:r~q ;
wire \myprocessor|decode7|valA[22]~468_combout ;
wire \myprocessor|decode7|valA[22]~469_combout ;
wire \myprocessor|decode7|regs:17:reg_array|r|bits:22:r~q ;
wire \myprocessor|decode7|regs:25:reg_array|r|bits:22:r~q ;
wire \myprocessor|decode7|valA[22]~470_combout ;
wire \myprocessor|decode7|regs:29:reg_array|r|bits:22:r~q ;
wire \myprocessor|decode7|regs:21:reg_array|r|bits:22:r~q ;
wire \myprocessor|decode7|valA[22]~471_combout ;
wire \myprocessor|decode7|regs:16:reg_array|r|bits:22:r~q ;
wire \myprocessor|decode7|regs:24:reg_array|r|bits:22:r~q ;
wire \myprocessor|decode7|valA[22]~472_combout ;
wire \myprocessor|decode7|regs:28:reg_array|r|bits:22:r~q ;
wire \myprocessor|decode7|regs:20:reg_array|r|bits:22:r~q ;
wire \myprocessor|decode7|valA[22]~473_combout ;
wire \myprocessor|decode7|valA[22]~474_combout ;
wire \myprocessor|decode7|regs:27:reg_array|r|bits:22:r~q ;
wire \myprocessor|decode7|regs:31:reg_array|r|bits:22:r~q ;
wire \myprocessor|decode7|regs:23:reg_array|r|bits:22:r~q ;
wire \myprocessor|decode7|regs:19:reg_array|r|bits:22:r~q ;
wire \myprocessor|decode7|valA[22]~475_combout ;
wire \myprocessor|decode7|valA[22]~476_combout ;
wire \myprocessor|decode7|valA[22]~477_combout ;
wire \myprocessor|decode7|valA[22]~487_combout ;
wire \myprocessor|decode7|regs:16:reg_array|r|bits:24:r~q ;
wire \myprocessor|decode7|regs:24:reg_array|r|bits:24:r~q ;
wire \myprocessor|decode7|valB[24]~516_combout ;
wire \myprocessor|decode7|regs:20:reg_array|r|bits:24:r~q ;
wire \myprocessor|decode7|regs:28:reg_array|r|bits:24:r~q ;
wire \myprocessor|decode7|valB[24]~517_combout ;
wire \myprocessor|decode7|regs:21:reg_array|r|bits:24:r~q ;
wire \myprocessor|decode7|regs:17:reg_array|r|bits:24:r~q ;
wire \myprocessor|decode7|valB[24]~520_combout ;
wire \myprocessor|decode7|regs:25:reg_array|r|bits:24:r~q ;
wire \myprocessor|decode7|regs:29:reg_array|r|bits:24:r~q ;
wire \myprocessor|decode7|valB[24]~521_combout ;
wire \myprocessor|decode7|regs:23:reg_array|r|bits:24:r~q ;
wire \myprocessor|decode7|regs:19:reg_array|r|bits:24:r~q ;
wire \myprocessor|decode7|valB[24]~518_combout ;
wire \myprocessor|decode7|regs:27:reg_array|r|bits:24:r~q ;
wire \myprocessor|decode7|regs:31:reg_array|r|bits:24:r~q ;
wire \myprocessor|decode7|valB[24]~519_combout ;
wire \myprocessor|decode7|valB[24]~522_combout ;
wire \myprocessor|decode7|regs:22:reg_array|r|bits:24:r~feeder_combout ;
wire \myprocessor|decode7|regs:22:reg_array|r|bits:24:r~q ;
wire \myprocessor|decode7|regs:30:reg_array|r|bits:24:r~q ;
wire \myprocessor|decode7|regs:18:reg_array|r|bits:24:r~q ;
wire \myprocessor|decode7|regs:26:reg_array|r|bits:24:r~q ;
wire \myprocessor|decode7|valB[24]~523_combout ;
wire \myprocessor|decode7|valB[24]~524_combout ;
wire \myprocessor|decode7|valB[24]~525_combout ;
wire \myprocessor|decode7|regs:14:reg_array|r|bits:24:r~q ;
wire \myprocessor|decode7|regs:13:reg_array|r|bits:24:r~q ;
wire \myprocessor|decode7|regs:15:reg_array|r|bits:24:r~feeder_combout ;
wire \myprocessor|decode7|regs:15:reg_array|r|bits:24:r~q ;
wire \myprocessor|decode7|valB[24]~533_combout ;
wire \myprocessor|decode7|valB[24]~534_combout ;
wire \myprocessor|decode7|regs:2:reg_array|r|bits:24:r~q ;
wire \myprocessor|decode7|regs:3:reg_array|r|bits:24:r~q ;
wire \myprocessor|decode7|regs:1:reg_array|r|bits:24:r~q ;
wire \myprocessor|decode7|regs:7:reg_array|r|bits:24:r~q ;
wire \myprocessor|decode7|regs:5:reg_array|r|bits:24:r~q ;
wire \myprocessor|decode7|valB[24]~528_combout ;
wire \myprocessor|decode7|regs:4:reg_array|r|bits:24:r~q ;
wire \myprocessor|decode7|regs:6:reg_array|r|bits:24:r~q ;
wire \myprocessor|decode7|valB[24]~529_combout ;
wire \myprocessor|decode7|valB[24]~530_combout ;
wire \myprocessor|decode7|valB[24]~531_combout ;
wire \myprocessor|decode7|regs:11:reg_array|r|bits:24:r~q ;
wire \myprocessor|decode7|regs:10:reg_array|r|bits:24:r~q ;
wire \myprocessor|decode7|regs:9:reg_array|r|bits:24:r~q ;
wire \myprocessor|decode7|regs:8:reg_array|r|bits:24:r~q ;
wire \myprocessor|decode7|valB[24]~526_combout ;
wire \myprocessor|decode7|valB[24]~527_combout ;
wire \myprocessor|decode7|valB[24]~532_combout ;
wire \myprocessor|decode7|valB[24]~535_combout ;
wire \myprocessor|decode7|regs:23:reg_array|r|bits:27:r~q ;
wire \myprocessor|decode7|regs:19:reg_array|r|bits:27:r~q ;
wire \myprocessor|decode7|valB[27]~538_combout ;
wire \myprocessor|decode7|regs:27:reg_array|r|bits:27:r~q ;
wire \myprocessor|decode7|regs:31:reg_array|r|bits:27:r~q ;
wire \myprocessor|decode7|valB[27]~539_combout ;
wire \myprocessor|decode7|regs:30:reg_array|r|bits:27:r~q ;
wire \myprocessor|decode7|regs:18:reg_array|r|bits:27:r~q ;
wire \myprocessor|decode7|regs:26:reg_array|r|bits:27:r~q ;
wire \myprocessor|decode7|valB[27]~545_combout ;
wire \myprocessor|decode7|regs:22:reg_array|r|bits:27:r~q ;
wire \myprocessor|decode7|valB[27]~546_combout ;
wire \myprocessor|decode7|regs:21:reg_array|r|bits:27:r~q ;
wire \myprocessor|decode7|regs:17:reg_array|r|bits:27:r~q ;
wire \myprocessor|decode7|valB[27]~542_combout ;
wire \myprocessor|decode7|regs:25:reg_array|r|bits:27:r~q ;
wire \myprocessor|decode7|regs:29:reg_array|r|bits:27:r~q ;
wire \myprocessor|decode7|valB[27]~543_combout ;
wire \myprocessor|decode7|regs:16:reg_array|r|bits:27:r~q ;
wire \myprocessor|decode7|regs:24:reg_array|r|bits:27:r~q ;
wire \myprocessor|decode7|valB[27]~540_combout ;
wire \myprocessor|decode7|regs:28:reg_array|r|bits:27:r~q ;
wire \myprocessor|decode7|regs:20:reg_array|r|bits:27:r~q ;
wire \myprocessor|decode7|valB[27]~541_combout ;
wire \myprocessor|decode7|valB[27]~544_combout ;
wire \myprocessor|decode7|valB[27]~547_combout ;
wire \myprocessor|decode7|regs:2:reg_array|r|bits:27:r~q ;
wire \myprocessor|decode7|regs:3:reg_array|r|bits:27:r~q ;
wire \myprocessor|decode7|regs:1:reg_array|r|bits:27:r~q ;
wire \myprocessor|decode7|regs:5:reg_array|r|bits:27:r~q ;
wire \myprocessor|decode7|regs:4:reg_array|r|bits:27:r~q ;
wire \myprocessor|decode7|valB[27]~548_combout ;
wire \myprocessor|decode7|regs:6:reg_array|r|bits:27:r~q ;
wire \myprocessor|decode7|regs:7:reg_array|r|bits:27:r~q ;
wire \myprocessor|decode7|valB[27]~549_combout ;
wire \myprocessor|decode7|valB[27]~550_combout ;
wire \myprocessor|decode7|valB[27]~551_combout ;
wire \myprocessor|decode7|valB[27]~552_combout ;
wire \myprocessor|decode7|regs:15:reg_array|r|bits:27:r~q ;
wire \myprocessor|decode7|regs:14:reg_array|r|bits:27:r~q ;
wire \myprocessor|decode7|regs:13:reg_array|r|bits:27:r~q ;
wire \myprocessor|decode7|regs:12:reg_array|r|bits:27:r~q ;
wire \myprocessor|decode7|valB[27]~553_combout ;
wire \myprocessor|decode7|valB[27]~554_combout ;
wire \myprocessor|decode7|regs:11:reg_array|r|bits:27:r~q ;
wire \myprocessor|decode7|regs:9:reg_array|r|bits:27:r~q ;
wire \myprocessor|decode7|valB[27]~536_combout ;
wire \myprocessor|decode7|regs:10:reg_array|r|bits:27:r~q ;
wire \myprocessor|decode7|valB[27]~537_combout ;
wire \myprocessor|decode7|valB[27]~555_combout ;
wire \myprocessor|writeback1|F[27]~84_combout ;
wire \myprocessor|execute02|R[26]~247_combout ;
wire \myprocessor|execute02|shifter_inst|LxxxNx|F[12]~14_combout ;
wire \myprocessor|execute02|shifter_inst|LxxxNx|F[11]~28_combout ;
wire \myprocessor|execute02|shifter_inst|LxxxNx|F[11]~30_combout ;
wire \myprocessor|execute02|shifter_inst|LxxxNx|F[8]~12_combout ;
wire \myprocessor|execute02|shifter_inst|LxxxNx|F[7]~13_combout ;
wire \myprocessor|execute02|shifter_inst|LxxNxx|F[11]~3_combout ;
wire \myprocessor|execute02|shifter_inst|LxxxNx|F[3]~8_combout ;
wire \myprocessor|execute02|shifter_inst|LxxxNx|F[3]~9_combout ;
wire \myprocessor|execute02|shifter_inst|LxxxNx|F[3]~10_combout ;
wire \myprocessor|execute02|shifter_inst|LxNxxx|F[11]~12_combout ;
wire \myprocessor|decode7|regs:11:reg_array|r|bits:25:r~feeder_combout ;
wire \myprocessor|decode7|regs:11:reg_array|r|bits:25:r~q ;
wire \myprocessor|decode7|regs:10:reg_array|r|bits:25:r~q ;
wire \myprocessor|decode7|regs:9:reg_array|r|bits:25:r~q ;
wire \myprocessor|decode7|valA[25]~531_combout ;
wire \myprocessor|decode7|valA[25]~532_combout ;
wire \myprocessor|decode7|regs:17:reg_array|r|bits:25:r~q ;
wire \myprocessor|decode7|regs:25:reg_array|r|bits:25:r~q ;
wire \myprocessor|decode7|valA[25]~533_combout ;
wire \myprocessor|decode7|regs:21:reg_array|r|bits:25:r~q ;
wire \myprocessor|decode7|regs:29:reg_array|r|bits:25:r~q ;
wire \myprocessor|decode7|valA[25]~534_combout ;
wire \myprocessor|decode7|regs:27:reg_array|r|bits:25:r~q ;
wire \myprocessor|decode7|regs:31:reg_array|r|bits:25:r~q ;
wire \myprocessor|decode7|regs:23:reg_array|r|bits:25:r~q ;
wire \myprocessor|decode7|regs:19:reg_array|r|bits:25:r~q ;
wire \myprocessor|decode7|valA[25]~540_combout ;
wire \myprocessor|decode7|valA[25]~541_combout ;
wire \myprocessor|decode7|regs:20:reg_array|r|bits:25:r~q ;
wire \myprocessor|decode7|regs:28:reg_array|r|bits:25:r~q ;
wire \myprocessor|decode7|regs:16:reg_array|r|bits:25:r~q ;
wire \myprocessor|decode7|regs:24:reg_array|r|bits:25:r~q ;
wire \myprocessor|decode7|valA[25]~537_combout ;
wire \myprocessor|decode7|valA[25]~538_combout ;
wire \myprocessor|decode7|regs:26:reg_array|r|bits:25:r~q ;
wire \myprocessor|decode7|regs:22:reg_array|r|bits:25:r~q ;
wire \myprocessor|decode7|regs:18:reg_array|r|bits:25:r~q ;
wire \myprocessor|decode7|valA[25]~535_combout ;
wire \myprocessor|decode7|regs:30:reg_array|r|bits:25:r~q ;
wire \myprocessor|decode7|valA[25]~536_combout ;
wire \myprocessor|decode7|valA[25]~539_combout ;
wire \myprocessor|decode7|valA[25]~542_combout ;
wire \myprocessor|decode7|regs:1:reg_array|r|bits:25:r~q ;
wire \myprocessor|decode7|regs:5:reg_array|r|bits:25:r~q ;
wire \myprocessor|decode7|regs:4:reg_array|r|bits:25:r~q ;
wire \myprocessor|decode7|regs:6:reg_array|r|bits:25:r~q ;
wire \myprocessor|decode7|valA[25]~543_combout ;
wire \myprocessor|decode7|regs:7:reg_array|r|bits:25:r~q ;
wire \myprocessor|decode7|valA[25]~544_combout ;
wire \myprocessor|decode7|valA[25]~545_combout ;
wire \myprocessor|decode7|regs:2:reg_array|r|bits:25:r~q ;
wire \myprocessor|decode7|regs:3:reg_array|r|bits:25:r~q ;
wire \myprocessor|decode7|valA[25]~546_combout ;
wire \myprocessor|decode7|valA[25]~547_combout ;
wire \myprocessor|decode7|regs:15:reg_array|r|bits:25:r~feeder_combout ;
wire \myprocessor|decode7|regs:15:reg_array|r|bits:25:r~q ;
wire \myprocessor|decode7|regs:13:reg_array|r|bits:25:r~q ;
wire \myprocessor|decode7|regs:12:reg_array|r|bits:25:r~q ;
wire \myprocessor|decode7|regs:14:reg_array|r|bits:25:r~q ;
wire \myprocessor|decode7|valA[25]~548_combout ;
wire \myprocessor|decode7|valA[25]~549_combout ;
wire \myprocessor|decode7|valA[25]~550_combout ;
wire \myprocessor|execute02|shifter_inst|LxxxNx|F[27]~56_combout ;
wire \myprocessor|execute02|shifter_inst|LxxxNx|F[27]~53_combout ;
wire \myprocessor|execute02|shifter_inst|LxxxNx|F[27]~57_combout ;
wire \myprocessor|decode7|valA[18]~404_combout ;
wire \myprocessor|writeback1|F[18]~43_combout ;
wire \myprocessor|decode7|regs:2:reg_array|r|bits:16:r~q ;
wire \myprocessor|decode7|regs:1:reg_array|r|bits:16:r~q ;
wire \myprocessor|decode7|regs:4:reg_array|r|bits:16:r~q ;
wire \myprocessor|decode7|regs:6:reg_array|r|bits:16:r~q ;
wire \myprocessor|decode7|regs:5:reg_array|r|bits:16:r~q ;
wire \myprocessor|decode7|regs:7:reg_array|r|bits:16:r~q ;
wire \myprocessor|decode7|valB[16]~208_combout ;
wire \myprocessor|decode7|valB[16]~209_combout ;
wire \myprocessor|decode7|valB[16]~210_combout ;
wire \myprocessor|decode7|regs:3:reg_array|r|bits:16:r~q ;
wire \myprocessor|decode7|valB[16]~211_combout ;
wire \myprocessor|decode7|regs:8:reg_array|r|bits:16:r~q ;
wire \myprocessor|decode7|regs:9:reg_array|r|bits:16:r~q ;
wire \myprocessor|decode7|valB[16]~206_combout ;
wire \myprocessor|decode7|regs:10:reg_array|r|bits:16:r~q ;
wire \myprocessor|decode7|regs:11:reg_array|r|bits:16:r~q ;
wire \myprocessor|decode7|valB[16]~207_combout ;
wire \myprocessor|decode7|valB[16]~212_combout ;
wire \myprocessor|decode7|regs:19:reg_array|r|bits:16:r~q ;
wire \myprocessor|decode7|regs:23:reg_array|r|bits:16:r~q ;
wire \myprocessor|decode7|valB[16]~198_combout ;
wire \myprocessor|decode7|regs:27:reg_array|r|bits:16:r~q ;
wire \myprocessor|decode7|regs:31:reg_array|r|bits:16:r~q ;
wire \myprocessor|decode7|valB[16]~199_combout ;
wire \myprocessor|decode7|regs:21:reg_array|r|bits:16:r~q ;
wire \myprocessor|decode7|regs:17:reg_array|r|bits:16:r~q ;
wire \myprocessor|decode7|valB[16]~200_combout ;
wire \myprocessor|decode7|regs:25:reg_array|r|bits:16:r~q ;
wire \myprocessor|decode7|regs:29:reg_array|r|bits:16:r~q ;
wire \myprocessor|decode7|valB[16]~201_combout ;
wire \myprocessor|decode7|valB[16]~202_combout ;
wire \myprocessor|decode7|regs:22:reg_array|r|bits:16:r~q ;
wire \myprocessor|decode7|regs:30:reg_array|r|bits:16:r~q ;
wire \myprocessor|decode7|regs:18:reg_array|r|bits:16:r~q ;
wire \myprocessor|decode7|regs:26:reg_array|r|bits:16:r~q ;
wire \myprocessor|decode7|valB[16]~203_combout ;
wire \myprocessor|decode7|valB[16]~204_combout ;
wire \myprocessor|decode7|regs:16:reg_array|r|bits:16:r~q ;
wire \myprocessor|decode7|regs:24:reg_array|r|bits:16:r~q ;
wire \myprocessor|decode7|valB[16]~196_combout ;
wire \myprocessor|decode7|regs:20:reg_array|r|bits:16:r~q ;
wire \myprocessor|decode7|regs:28:reg_array|r|bits:16:r~q ;
wire \myprocessor|decode7|valB[16]~197_combout ;
wire \myprocessor|decode7|valB[16]~205_combout ;
wire \myprocessor|decode7|regs:12:reg_array|r|bits:16:r~q ;
wire \myprocessor|decode7|regs:13:reg_array|r|bits:16:r~q ;
wire \myprocessor|decode7|regs:15:reg_array|r|bits:16:r~feeder_combout ;
wire \myprocessor|decode7|regs:15:reg_array|r|bits:16:r~q ;
wire \myprocessor|decode7|valB[16]~213_combout ;
wire \myprocessor|decode7|valB[16]~214_combout ;
wire \myprocessor|decode7|valB[16]~215_combout ;
wire \myprocessor|decode7|valA[16]~47_combout ;
wire \myprocessor|decode7|regs:12:reg_array|r|bits:17:r~q ;
wire \myprocessor|decode7|regs:13:reg_array|r|bits:17:r~q ;
wire \myprocessor|decode7|valB[17]~193_combout ;
wire \myprocessor|decode7|regs:15:reg_array|r|bits:17:r~q ;
wire \myprocessor|decode7|regs:14:reg_array|r|bits:17:r~q ;
wire \myprocessor|decode7|valB[17]~194_combout ;
wire \myprocessor|decode7|regs:8:reg_array|r|bits:17:r~q ;
wire \myprocessor|decode7|regs:10:reg_array|r|bits:17:r~q ;
wire \myprocessor|decode7|regs:11:reg_array|r|bits:17:r~q ;
wire \myprocessor|decode7|regs:9:reg_array|r|bits:17:r~q ;
wire \myprocessor|decode7|valB[17]~176_combout ;
wire \myprocessor|decode7|valB[17]~177_combout ;
wire \myprocessor|decode7|regs:7:reg_array|r|bits:17:r~q ;
wire \myprocessor|decode7|regs:6:reg_array|r|bits:17:r~q ;
wire \myprocessor|decode7|regs:5:reg_array|r|bits:17:r~q ;
wire \myprocessor|decode7|regs:4:reg_array|r|bits:17:r~q ;
wire \myprocessor|decode7|valB[17]~188_combout ;
wire \myprocessor|decode7|valB[17]~189_combout ;
wire \myprocessor|decode7|regs:1:reg_array|r|bits:17:r~q ;
wire \myprocessor|decode7|valB[17]~190_combout ;
wire \myprocessor|decode7|regs:2:reg_array|r|bits:17:r~q ;
wire \myprocessor|decode7|valB[17]~191_combout ;
wire \myprocessor|decode7|regs:23:reg_array|r|bits:17:r~q ;
wire \myprocessor|decode7|regs:19:reg_array|r|bits:17:r~q ;
wire \myprocessor|decode7|valB[17]~178_combout ;
wire \myprocessor|decode7|regs:27:reg_array|r|bits:17:r~q ;
wire \myprocessor|decode7|regs:31:reg_array|r|bits:17:r~q ;
wire \myprocessor|decode7|valB[17]~179_combout ;
wire \myprocessor|decode7|regs:30:reg_array|r|bits:17:r~q ;
wire \myprocessor|decode7|regs:22:reg_array|r|bits:17:r~q ;
wire \myprocessor|decode7|regs:26:reg_array|r|bits:17:r~q ;
wire \myprocessor|decode7|regs:18:reg_array|r|bits:17:r~q ;
wire \myprocessor|decode7|valB[17]~185_combout ;
wire \myprocessor|decode7|valB[17]~186_combout ;
wire \myprocessor|decode7|regs:21:reg_array|r|bits:17:r~q ;
wire \myprocessor|decode7|regs:17:reg_array|r|bits:17:r~q ;
wire \myprocessor|decode7|valB[17]~182_combout ;
wire \myprocessor|decode7|regs:25:reg_array|r|bits:17:r~q ;
wire \myprocessor|decode7|regs:29:reg_array|r|bits:17:r~q ;
wire \myprocessor|decode7|valB[17]~183_combout ;
wire \myprocessor|decode7|regs:16:reg_array|r|bits:17:r~q ;
wire \myprocessor|decode7|regs:24:reg_array|r|bits:17:r~q ;
wire \myprocessor|decode7|valB[17]~180_combout ;
wire \myprocessor|decode7|regs:20:reg_array|r|bits:17:r~q ;
wire \myprocessor|decode7|regs:28:reg_array|r|bits:17:r~q ;
wire \myprocessor|decode7|valB[17]~181_combout ;
wire \myprocessor|decode7|valB[17]~184_combout ;
wire \myprocessor|decode7|valB[17]~187_combout ;
wire \myprocessor|decode7|valB[17]~192_combout ;
wire \myprocessor|decode7|valB[17]~195_combout ;
wire \myprocessor|execute01|F[17]~2_combout ;
wire \myprocessor|writeback1|F[17]~90_combout ;
wire \myprocessor|execute02|R[29]~112_combout ;
wire \myprocessor|execute02|R[17]~113_combout ;
wire \myprocessor|execute02|shifter_inst|LxxxNx|F~3_combout ;
wire \myprocessor|execute02|shifter_inst|LxNxxx|F~8_combout ;
wire \myprocessor|decode7|regs:19:reg_array|r|bits:20:r~q ;
wire \myprocessor|decode7|regs:23:reg_array|r|bits:20:r~q ;
wire \myprocessor|decode7|valB[20]~438_combout ;
wire \myprocessor|decode7|regs:31:reg_array|r|bits:20:r~q ;
wire \myprocessor|decode7|regs:27:reg_array|r|bits:20:r~q ;
wire \myprocessor|decode7|valB[20]~439_combout ;
wire \myprocessor|decode7|regs:17:reg_array|r|bits:20:r~q ;
wire \myprocessor|decode7|regs:21:reg_array|r|bits:20:r~q ;
wire \myprocessor|decode7|valB[20]~440_combout ;
wire \myprocessor|decode7|regs:25:reg_array|r|bits:20:r~q ;
wire \myprocessor|decode7|regs:29:reg_array|r|bits:20:r~q ;
wire \myprocessor|decode7|valB[20]~441_combout ;
wire \myprocessor|decode7|valB[20]~442_combout ;
wire \myprocessor|decode7|regs:28:reg_array|r|bits:20:r~q ;
wire \myprocessor|decode7|regs:20:reg_array|r|bits:20:r~q ;
wire \myprocessor|decode7|regs:16:reg_array|r|bits:20:r~q ;
wire \myprocessor|decode7|regs:24:reg_array|r|bits:20:r~q ;
wire \myprocessor|decode7|valB[20]~436_combout ;
wire \myprocessor|decode7|valB[20]~437_combout ;
wire \myprocessor|decode7|regs:26:reg_array|r|bits:20:r~q ;
wire \myprocessor|decode7|regs:18:reg_array|r|bits:20:r~q ;
wire \myprocessor|decode7|valB[20]~443_combout ;
wire \myprocessor|decode7|regs:30:reg_array|r|bits:20:r~q ;
wire \myprocessor|decode7|regs:22:reg_array|r|bits:20:r~feeder_combout ;
wire \myprocessor|decode7|regs:22:reg_array|r|bits:20:r~q ;
wire \myprocessor|decode7|valB[20]~444_combout ;
wire \myprocessor|decode7|valB[20]~445_combout ;
wire \myprocessor|decode7|regs:1:reg_array|r|bits:20:r~q ;
wire \myprocessor|decode7|regs:4:reg_array|r|bits:20:r~q ;
wire \myprocessor|decode7|regs:6:reg_array|r|bits:20:r~q ;
wire \myprocessor|decode7|regs:7:reg_array|r|bits:20:r~q ;
wire \myprocessor|decode7|regs:5:reg_array|r|bits:20:r~q ;
wire \myprocessor|decode7|valB[20]~448_combout ;
wire \myprocessor|decode7|valB[20]~449_combout ;
wire \myprocessor|decode7|valB[20]~450_combout ;
wire \myprocessor|decode7|regs:3:reg_array|r|bits:20:r~q ;
wire \myprocessor|decode7|regs:2:reg_array|r|bits:20:r~q ;
wire \myprocessor|decode7|valB[20]~451_combout ;
wire \myprocessor|decode7|regs:8:reg_array|r|bits:20:r~q ;
wire \myprocessor|decode7|regs:9:reg_array|r|bits:20:r~q ;
wire \myprocessor|decode7|valB[20]~446_combout ;
wire \myprocessor|decode7|regs:10:reg_array|r|bits:20:r~q ;
wire \myprocessor|decode7|regs:11:reg_array|r|bits:20:r~q ;
wire \myprocessor|decode7|valB[20]~447_combout ;
wire \myprocessor|decode7|valB[20]~452_combout ;
wire \myprocessor|decode7|regs:13:reg_array|r|bits:20:r~q ;
wire \myprocessor|decode7|valB[20]~453_combout ;
wire \myprocessor|decode7|regs:14:reg_array|r|bits:20:r~q ;
wire \myprocessor|decode7|regs:12:reg_array|r|bits:20:r~q ;
wire \myprocessor|decode7|valB[20]~454_combout ;
wire \myprocessor|decode7|valB[20]~455_combout ;
wire \myprocessor|execute01|F[20]~22_combout ;
wire \myprocessor|decode7|valA[20]~446_combout ;
wire \myprocessor|decode7|regs:15:reg_array|r|bits:19:r~feeder_combout ;
wire \myprocessor|decode7|regs:15:reg_array|r|bits:19:r~q ;
wire \myprocessor|decode7|regs:14:reg_array|r|bits:19:r~q ;
wire \myprocessor|decode7|regs:12:reg_array|r|bits:19:r~q ;
wire \myprocessor|decode7|regs:13:reg_array|r|bits:19:r~q ;
wire \myprocessor|decode7|valB[19]~393_combout ;
wire \myprocessor|decode7|valB[19]~394_combout ;
wire \myprocessor|decode7|regs:8:reg_array|r|bits:19:r~q ;
wire \myprocessor|decode7|regs:10:reg_array|r|bits:19:r~q ;
wire \myprocessor|decode7|regs:11:reg_array|r|bits:19:r~q ;
wire \myprocessor|decode7|regs:9:reg_array|r|bits:19:r~q ;
wire \myprocessor|decode7|valB[19]~376_combout ;
wire \myprocessor|decode7|valB[19]~377_combout ;
wire \myprocessor|decode7|regs:2:reg_array|r|bits:19:r~q ;
wire \myprocessor|decode7|regs:1:reg_array|r|bits:19:r~q ;
wire \myprocessor|decode7|regs:5:reg_array|r|bits:19:r~q ;
wire \myprocessor|decode7|regs:4:reg_array|r|bits:19:r~q ;
wire \myprocessor|decode7|valB[19]~388_combout ;
wire \myprocessor|decode7|regs:6:reg_array|r|bits:19:r~q ;
wire \myprocessor|decode7|regs:7:reg_array|r|bits:19:r~q ;
wire \myprocessor|decode7|valB[19]~389_combout ;
wire \myprocessor|decode7|valB[19]~390_combout ;
wire \myprocessor|decode7|valB[19]~391_combout ;
wire \myprocessor|decode7|regs:26:reg_array|r|bits:19:r~q ;
wire \myprocessor|decode7|regs:18:reg_array|r|bits:19:r~q ;
wire \myprocessor|decode7|valB[19]~385_combout ;
wire \myprocessor|decode7|regs:22:reg_array|r|bits:19:r~q ;
wire \myprocessor|decode7|regs:30:reg_array|r|bits:19:r~q ;
wire \myprocessor|decode7|valB[19]~386_combout ;
wire \myprocessor|decode7|regs:19:reg_array|r|bits:19:r~q ;
wire \myprocessor|decode7|regs:23:reg_array|r|bits:19:r~q ;
wire \myprocessor|decode7|valB[19]~378_combout ;
wire \myprocessor|decode7|regs:27:reg_array|r|bits:19:r~q ;
wire \myprocessor|decode7|regs:31:reg_array|r|bits:19:r~q ;
wire \myprocessor|decode7|valB[19]~379_combout ;
wire \myprocessor|decode7|regs:21:reg_array|r|bits:19:r~q ;
wire \myprocessor|decode7|regs:17:reg_array|r|bits:19:r~q ;
wire \myprocessor|decode7|valB[19]~382_combout ;
wire \myprocessor|decode7|regs:25:reg_array|r|bits:19:r~q ;
wire \myprocessor|decode7|regs:29:reg_array|r|bits:19:r~q ;
wire \myprocessor|decode7|valB[19]~383_combout ;
wire \myprocessor|decode7|regs:28:reg_array|r|bits:19:r~q ;
wire \myprocessor|decode7|regs:20:reg_array|r|bits:19:r~q ;
wire \myprocessor|decode7|regs:16:reg_array|r|bits:19:r~q ;
wire \myprocessor|decode7|regs:24:reg_array|r|bits:19:r~q ;
wire \myprocessor|decode7|valB[19]~380_combout ;
wire \myprocessor|decode7|valB[19]~381_combout ;
wire \myprocessor|decode7|valB[19]~384_combout ;
wire \myprocessor|decode7|valB[19]~387_combout ;
wire \myprocessor|decode7|valB[19]~392_combout ;
wire \myprocessor|decode7|valB[19]~395_combout ;
wire \myprocessor|execute01|F[19]~19_combout ;
wire \myprocessor|execute02|adder_inst|upper1|carry[2]~0_combout ;
wire \myprocessor|decode7|regs:8:reg_array|r|bits:18:r~q ;
wire \myprocessor|decode7|valB[18]~406_combout ;
wire \myprocessor|decode7|regs:10:reg_array|r|bits:18:r~q ;
wire \myprocessor|decode7|regs:11:reg_array|r|bits:18:r~q ;
wire \myprocessor|decode7|valB[18]~407_combout ;
wire \myprocessor|decode7|regs:1:reg_array|r|bits:18:r~q ;
wire \myprocessor|decode7|regs:4:reg_array|r|bits:18:r~q ;
wire \myprocessor|decode7|regs:6:reg_array|r|bits:18:r~q ;
wire \myprocessor|decode7|regs:7:reg_array|r|bits:18:r~q ;
wire \myprocessor|decode7|regs:5:reg_array|r|bits:18:r~q ;
wire \myprocessor|decode7|valB[18]~408_combout ;
wire \myprocessor|decode7|valB[18]~409_combout ;
wire \myprocessor|decode7|valB[18]~410_combout ;
wire \myprocessor|decode7|regs:3:reg_array|r|bits:18:r~q ;
wire \myprocessor|decode7|regs:2:reg_array|r|bits:18:r~q ;
wire \myprocessor|decode7|valB[18]~411_combout ;
wire \myprocessor|decode7|valB[18]~412_combout ;
wire \myprocessor|decode7|regs:28:reg_array|r|bits:18:r~q ;
wire \myprocessor|decode7|regs:20:reg_array|r|bits:18:r~q ;
wire \myprocessor|decode7|regs:24:reg_array|r|bits:18:r~q ;
wire \myprocessor|decode7|regs:16:reg_array|r|bits:18:r~q ;
wire \myprocessor|decode7|valB[18]~396_combout ;
wire \myprocessor|decode7|valB[18]~397_combout ;
wire \myprocessor|decode7|regs:27:reg_array|r|bits:18:r~q ;
wire \myprocessor|decode7|regs:31:reg_array|r|bits:18:r~q ;
wire \myprocessor|decode7|regs:19:reg_array|r|bits:18:r~q ;
wire \myprocessor|decode7|regs:23:reg_array|r|bits:18:r~q ;
wire \myprocessor|decode7|valB[18]~398_combout ;
wire \myprocessor|decode7|valB[18]~399_combout ;
wire \myprocessor|decode7|regs:21:reg_array|r|bits:18:r~q ;
wire \myprocessor|decode7|regs:17:reg_array|r|bits:18:r~q ;
wire \myprocessor|decode7|valB[18]~400_combout ;
wire \myprocessor|decode7|regs:29:reg_array|r|bits:18:r~q ;
wire \myprocessor|decode7|regs:25:reg_array|r|bits:18:r~q ;
wire \myprocessor|decode7|valB[18]~401_combout ;
wire \myprocessor|decode7|valB[18]~402_combout ;
wire \myprocessor|decode7|regs:22:reg_array|r|bits:18:r~feeder_combout ;
wire \myprocessor|decode7|regs:22:reg_array|r|bits:18:r~q ;
wire \myprocessor|decode7|regs:30:reg_array|r|bits:18:r~q ;
wire \myprocessor|decode7|regs:18:reg_array|r|bits:18:r~q ;
wire \myprocessor|decode7|regs:26:reg_array|r|bits:18:r~q ;
wire \myprocessor|decode7|valB[18]~403_combout ;
wire \myprocessor|decode7|valB[18]~404_combout ;
wire \myprocessor|decode7|valB[18]~405_combout ;
wire \myprocessor|decode7|regs:15:reg_array|r|bits:18:r~q ;
wire \myprocessor|decode7|regs:13:reg_array|r|bits:18:r~q ;
wire \myprocessor|decode7|valB[18]~413_combout ;
wire \myprocessor|decode7|regs:14:reg_array|r|bits:18:r~q ;
wire \myprocessor|decode7|regs:12:reg_array|r|bits:18:r~q ;
wire \myprocessor|decode7|valB[18]~414_combout ;
wire \myprocessor|decode7|valB[18]~415_combout ;
wire \myprocessor|execute01|F[18]~20_combout ;
wire \myprocessor|execute02|adder_inst|upper1|carry[3]~1_combout ;
wire \myprocessor|decode7|regs:1:reg_array|r|bits:21:r~q ;
wire \myprocessor|decode7|regs:5:reg_array|r|bits:21:r~q ;
wire \myprocessor|decode7|regs:4:reg_array|r|bits:21:r~q ;
wire \myprocessor|decode7|valB[21]~428_combout ;
wire \myprocessor|decode7|regs:6:reg_array|r|bits:21:r~q ;
wire \myprocessor|decode7|regs:7:reg_array|r|bits:21:r~q ;
wire \myprocessor|decode7|valB[21]~429_combout ;
wire \myprocessor|decode7|valB[21]~430_combout ;
wire \myprocessor|decode7|regs:3:reg_array|r|bits:21:r~q ;
wire \myprocessor|decode7|regs:2:reg_array|r|bits:21:r~q ;
wire \myprocessor|decode7|valB[21]~431_combout ;
wire \myprocessor|decode7|regs:30:reg_array|r|bits:21:r~q ;
wire \myprocessor|decode7|regs:18:reg_array|r|bits:21:r~q ;
wire \myprocessor|decode7|regs:26:reg_array|r|bits:21:r~q ;
wire \myprocessor|decode7|valB[21]~425_combout ;
wire \myprocessor|decode7|regs:22:reg_array|r|bits:21:r~q ;
wire \myprocessor|decode7|valB[21]~426_combout ;
wire \myprocessor|decode7|regs:16:reg_array|r|bits:21:r~q ;
wire \myprocessor|decode7|regs:24:reg_array|r|bits:21:r~q ;
wire \myprocessor|decode7|valB[21]~420_combout ;
wire \myprocessor|decode7|regs:20:reg_array|r|bits:21:r~q ;
wire \myprocessor|decode7|regs:28:reg_array|r|bits:21:r~q ;
wire \myprocessor|decode7|valB[21]~421_combout ;
wire \myprocessor|decode7|regs:21:reg_array|r|bits:21:r~q ;
wire \myprocessor|decode7|regs:17:reg_array|r|bits:21:r~q ;
wire \myprocessor|decode7|valB[21]~422_combout ;
wire \myprocessor|decode7|regs:25:reg_array|r|bits:21:r~q ;
wire \myprocessor|decode7|regs:29:reg_array|r|bits:21:r~q ;
wire \myprocessor|decode7|valB[21]~423_combout ;
wire \myprocessor|decode7|valB[21]~424_combout ;
wire \myprocessor|decode7|regs:23:reg_array|r|bits:21:r~q ;
wire \myprocessor|decode7|regs:19:reg_array|r|bits:21:r~q ;
wire \myprocessor|decode7|valB[21]~418_combout ;
wire \myprocessor|decode7|regs:31:reg_array|r|bits:21:r~q ;
wire \myprocessor|decode7|regs:27:reg_array|r|bits:21:r~q ;
wire \myprocessor|decode7|valB[21]~419_combout ;
wire \myprocessor|decode7|valB[21]~427_combout ;
wire \myprocessor|decode7|valB[21]~432_combout ;
wire \myprocessor|decode7|regs:15:reg_array|r|bits:21:r~q ;
wire \myprocessor|decode7|regs:14:reg_array|r|bits:21:r~q ;
wire \myprocessor|decode7|regs:12:reg_array|r|bits:21:r~q ;
wire \myprocessor|decode7|regs:13:reg_array|r|bits:21:r~q ;
wire \myprocessor|decode7|valB[21]~433_combout ;
wire \myprocessor|decode7|valB[21]~434_combout ;
wire \myprocessor|decode7|regs:11:reg_array|r|bits:21:r~feeder_combout ;
wire \myprocessor|decode7|regs:11:reg_array|r|bits:21:r~q ;
wire \myprocessor|decode7|regs:9:reg_array|r|bits:21:r~q ;
wire \myprocessor|decode7|valB[21]~416_combout ;
wire \myprocessor|decode7|regs:10:reg_array|r|bits:21:r~q ;
wire \myprocessor|decode7|valB[21]~417_combout ;
wire \myprocessor|decode7|valB[21]~435_combout ;
wire \myprocessor|execute02|R[21]~109_combout ;
wire \myprocessor|decode7|valA[29]~635_combout ;
wire \myprocessor|decode7|regs:15:reg_array|r|bits:29:r~feeder_combout ;
wire \myprocessor|decode7|regs:15:reg_array|r|bits:29:r~q ;
wire \myprocessor|decode7|regs:14:reg_array|r|bits:29:r~q ;
wire \myprocessor|decode7|regs:13:reg_array|r|bits:29:r~q ;
wire \myprocessor|decode7|valB[29]~593_combout ;
wire \myprocessor|decode7|valB[29]~594_combout ;
wire \myprocessor|decode7|regs:10:reg_array|r|bits:29:r~q ;
wire \myprocessor|decode7|regs:11:reg_array|r|bits:29:r~feeder_combout ;
wire \myprocessor|decode7|regs:11:reg_array|r|bits:29:r~q ;
wire \myprocessor|decode7|regs:9:reg_array|r|bits:29:r~q ;
wire \myprocessor|decode7|valB[29]~576_combout ;
wire \myprocessor|decode7|regs:8:reg_array|r|bits:29:r~q ;
wire \myprocessor|decode7|valB[29]~577_combout ;
wire \myprocessor|decode7|regs:7:reg_array|r|bits:29:r~q ;
wire \myprocessor|decode7|regs:6:reg_array|r|bits:29:r~q ;
wire \myprocessor|decode7|regs:4:reg_array|r|bits:29:r~q ;
wire \myprocessor|decode7|regs:5:reg_array|r|bits:29:r~q ;
wire \myprocessor|decode7|valB[29]~588_combout ;
wire \myprocessor|decode7|valB[29]~589_combout ;
wire \myprocessor|decode7|regs:1:reg_array|r|bits:29:r~q ;
wire \myprocessor|decode7|valB[29]~590_combout ;
wire \myprocessor|decode7|regs:2:reg_array|r|bits:29:r~q ;
wire \myprocessor|decode7|regs:3:reg_array|r|bits:29:r~q ;
wire \myprocessor|decode7|valB[29]~591_combout ;
wire \myprocessor|decode7|regs:18:reg_array|r|bits:29:r~q ;
wire \myprocessor|decode7|regs:26:reg_array|r|bits:29:r~q ;
wire \myprocessor|decode7|valB[29]~585_combout ;
wire \myprocessor|decode7|regs:22:reg_array|r|bits:29:r~q ;
wire \myprocessor|decode7|regs:30:reg_array|r|bits:29:r~q ;
wire \myprocessor|decode7|valB[29]~586_combout ;
wire \myprocessor|decode7|regs:19:reg_array|r|bits:29:r~q ;
wire \myprocessor|decode7|regs:23:reg_array|r|bits:29:r~q ;
wire \myprocessor|decode7|valB[29]~578_combout ;
wire \myprocessor|decode7|regs:27:reg_array|r|bits:29:r~q ;
wire \myprocessor|decode7|regs:31:reg_array|r|bits:29:r~q ;
wire \myprocessor|decode7|valB[29]~579_combout ;
wire \myprocessor|decode7|regs:17:reg_array|r|bits:29:r~q ;
wire \myprocessor|decode7|regs:21:reg_array|r|bits:29:r~q ;
wire \myprocessor|decode7|valB[29]~582_combout ;
wire \myprocessor|decode7|regs:25:reg_array|r|bits:29:r~q ;
wire \myprocessor|decode7|regs:29:reg_array|r|bits:29:r~q ;
wire \myprocessor|decode7|valB[29]~583_combout ;
wire \myprocessor|decode7|regs:28:reg_array|r|bits:29:r~q ;
wire \myprocessor|decode7|regs:20:reg_array|r|bits:29:r~q ;
wire \myprocessor|decode7|regs:16:reg_array|r|bits:29:r~q ;
wire \myprocessor|decode7|regs:24:reg_array|r|bits:29:r~q ;
wire \myprocessor|decode7|valB[29]~580_combout ;
wire \myprocessor|decode7|valB[29]~581_combout ;
wire \myprocessor|decode7|valB[29]~584_combout ;
wire \myprocessor|decode7|valB[29]~587_combout ;
wire \myprocessor|decode7|valB[29]~592_combout ;
wire \myprocessor|decode7|valB[29]~595_combout ;
wire \myprocessor|execute02|shifter_inst|RNxxxx|F~12_combout ;
wire \myprocessor|execute01|F[29]~29_combout ;
wire \myprocessor|execute01|F[28]~30_combout ;
wire \myprocessor|decode7|valA[25]~551_combout ;
wire \myprocessor|decode7|valA[24]~530_combout ;
wire \myprocessor|execute01|F[22]~24_combout ;
wire \myprocessor|execute01|F[21]~21_combout ;
wire \myprocessor|decode7|valA[21]~467_combout ;
wire \myprocessor|execute02|adder_inst|upper0|carry[3]~1_combout ;
wire \myprocessor|execute02|adder_inst|upper0|carry[4]~2_combout ;
wire \myprocessor|execute02|adder_inst|upper0|carry[5]~3_combout ;
wire \myprocessor|execute02|adder_inst|upper0|carry[6]~4_combout ;
wire \myprocessor|decode7|valA[22]~488_combout ;
wire \myprocessor|execute02|adder_inst|upper0|carry[7]~5_combout ;
wire \myprocessor|decode7|valA[23]~509_combout ;
wire \myprocessor|decode7|regs:15:reg_array|r|bits:23:r~feeder_combout ;
wire \myprocessor|decode7|regs:15:reg_array|r|bits:23:r~q ;
wire \myprocessor|decode7|regs:14:reg_array|r|bits:23:r~q ;
wire \myprocessor|decode7|regs:13:reg_array|r|bits:23:r~q ;
wire \myprocessor|decode7|valB[23]~473_combout ;
wire \myprocessor|decode7|valB[23]~474_combout ;
wire \myprocessor|decode7|regs:2:reg_array|r|bits:23:r~q ;
wire \myprocessor|decode7|regs:3:reg_array|r|bits:23:r~q ;
wire \myprocessor|decode7|regs:1:reg_array|r|bits:23:r~q ;
wire \myprocessor|decode7|regs:7:reg_array|r|bits:23:r~q ;
wire \myprocessor|decode7|regs:6:reg_array|r|bits:23:r~q ;
wire \myprocessor|decode7|regs:4:reg_array|r|bits:23:r~q ;
wire \myprocessor|decode7|regs:5:reg_array|r|bits:23:r~q ;
wire \myprocessor|decode7|valB[23]~468_combout ;
wire \myprocessor|decode7|valB[23]~469_combout ;
wire \myprocessor|decode7|valB[23]~470_combout ;
wire \myprocessor|decode7|valB[23]~471_combout ;
wire \myprocessor|decode7|regs:30:reg_array|r|bits:23:r~q ;
wire \myprocessor|decode7|regs:18:reg_array|r|bits:23:r~q ;
wire \myprocessor|decode7|regs:26:reg_array|r|bits:23:r~q ;
wire \myprocessor|decode7|valB[23]~465_combout ;
wire \myprocessor|decode7|regs:22:reg_array|r|bits:23:r~q ;
wire \myprocessor|decode7|valB[23]~466_combout ;
wire \myprocessor|decode7|regs:24:reg_array|r|bits:23:r~q ;
wire \myprocessor|decode7|regs:16:reg_array|r|bits:23:r~q ;
wire \myprocessor|decode7|valB[23]~460_combout ;
wire \myprocessor|decode7|regs:28:reg_array|r|bits:23:r~q ;
wire \myprocessor|decode7|regs:20:reg_array|r|bits:23:r~q ;
wire \myprocessor|decode7|valB[23]~461_combout ;
wire \myprocessor|decode7|regs:17:reg_array|r|bits:23:r~q ;
wire \myprocessor|decode7|regs:21:reg_array|r|bits:23:r~q ;
wire \myprocessor|decode7|valB[23]~462_combout ;
wire \myprocessor|decode7|regs:29:reg_array|r|bits:23:r~q ;
wire \myprocessor|decode7|regs:25:reg_array|r|bits:23:r~q ;
wire \myprocessor|decode7|valB[23]~463_combout ;
wire \myprocessor|decode7|valB[23]~464_combout ;
wire \myprocessor|decode7|regs:31:reg_array|r|bits:23:r~q ;
wire \myprocessor|decode7|regs:27:reg_array|r|bits:23:r~q ;
wire \myprocessor|decode7|regs:23:reg_array|r|bits:23:r~q ;
wire \myprocessor|decode7|regs:19:reg_array|r|bits:23:r~q ;
wire \myprocessor|decode7|valB[23]~458_combout ;
wire \myprocessor|decode7|valB[23]~459_combout ;
wire \myprocessor|decode7|valB[23]~467_combout ;
wire \myprocessor|decode7|valB[23]~472_combout ;
wire \myprocessor|decode7|regs:8:reg_array|r|bits:23:r~q ;
wire \myprocessor|decode7|regs:11:reg_array|r|bits:23:r~feeder_combout ;
wire \myprocessor|decode7|regs:11:reg_array|r|bits:23:r~q ;
wire \myprocessor|decode7|regs:9:reg_array|r|bits:23:r~q ;
wire \myprocessor|decode7|valB[23]~456_combout ;
wire \myprocessor|decode7|regs:10:reg_array|r|bits:23:r~q ;
wire \myprocessor|decode7|valB[23]~457_combout ;
wire \myprocessor|decode7|valB[23]~475_combout ;
wire \myprocessor|execute01|F[23]~23_combout ;
wire \myprocessor|execute02|adder_inst|upper0|carry[8]~6_combout ;
wire \myprocessor|execute01|F[24]~26_combout ;
wire \myprocessor|execute02|adder_inst|upper0|carry[9]~7_combout ;
wire \myprocessor|execute01|F[25]~25_combout ;
wire \myprocessor|execute02|adder_inst|upper0|carry[10]~8_combout ;
wire \myprocessor|decode7|valA[26]~572_combout ;
wire \myprocessor|decode7|regs:8:reg_array|r|bits:26:r~q ;
wire \myprocessor|decode7|regs:9:reg_array|r|bits:26:r~q ;
wire \myprocessor|decode7|valB[26]~566_combout ;
wire \myprocessor|decode7|regs:10:reg_array|r|bits:26:r~q ;
wire \myprocessor|decode7|regs:11:reg_array|r|bits:26:r~q ;
wire \myprocessor|decode7|valB[26]~567_combout ;
wire \myprocessor|decode7|regs:2:reg_array|r|bits:26:r~q ;
wire \myprocessor|decode7|regs:3:reg_array|r|bits:26:r~q ;
wire \myprocessor|decode7|regs:1:reg_array|r|bits:26:r~q ;
wire \myprocessor|decode7|regs:4:reg_array|r|bits:26:r~q ;
wire \myprocessor|decode7|regs:6:reg_array|r|bits:26:r~q ;
wire \myprocessor|decode7|regs:5:reg_array|r|bits:26:r~q ;
wire \myprocessor|decode7|regs:7:reg_array|r|bits:26:r~q ;
wire \myprocessor|decode7|valB[26]~568_combout ;
wire \myprocessor|decode7|valB[26]~569_combout ;
wire \myprocessor|decode7|valB[26]~570_combout ;
wire \myprocessor|decode7|valB[26]~571_combout ;
wire \myprocessor|decode7|valB[26]~572_combout ;
wire \myprocessor|decode7|regs:12:reg_array|r|bits:26:r~q ;
wire \myprocessor|decode7|regs:15:reg_array|r|bits:26:r~feeder_combout ;
wire \myprocessor|decode7|regs:15:reg_array|r|bits:26:r~q ;
wire \myprocessor|decode7|regs:13:reg_array|r|bits:26:r~q ;
wire \myprocessor|decode7|valB[26]~573_combout ;
wire \myprocessor|decode7|regs:14:reg_array|r|bits:26:r~q ;
wire \myprocessor|decode7|valB[26]~574_combout ;
wire \myprocessor|decode7|regs:22:reg_array|r|bits:26:r~feeder_combout ;
wire \myprocessor|decode7|regs:22:reg_array|r|bits:26:r~q ;
wire \myprocessor|decode7|regs:26:reg_array|r|bits:26:r~q ;
wire \myprocessor|decode7|regs:18:reg_array|r|bits:26:r~q ;
wire \myprocessor|decode7|valB[26]~563_combout ;
wire \myprocessor|decode7|regs:30:reg_array|r|bits:26:r~q ;
wire \myprocessor|decode7|valB[26]~564_combout ;
wire \myprocessor|decode7|regs:29:reg_array|r|bits:26:r~q ;
wire \myprocessor|decode7|regs:25:reg_array|r|bits:26:r~q ;
wire \myprocessor|decode7|regs:17:reg_array|r|bits:26:r~q ;
wire \myprocessor|decode7|regs:21:reg_array|r|bits:26:r~q ;
wire \myprocessor|decode7|valB[26]~560_combout ;
wire \myprocessor|decode7|valB[26]~561_combout ;
wire \myprocessor|decode7|regs:23:reg_array|r|bits:26:r~q ;
wire \myprocessor|decode7|regs:19:reg_array|r|bits:26:r~q ;
wire \myprocessor|decode7|valB[26]~558_combout ;
wire \myprocessor|decode7|regs:27:reg_array|r|bits:26:r~q ;
wire \myprocessor|decode7|valB[26]~559_combout ;
wire \myprocessor|decode7|valB[26]~562_combout ;
wire \myprocessor|decode7|regs:28:reg_array|r|bits:26:r~q ;
wire \myprocessor|decode7|regs:24:reg_array|r|bits:26:r~q ;
wire \myprocessor|decode7|regs:16:reg_array|r|bits:26:r~q ;
wire \myprocessor|decode7|valB[26]~556_combout ;
wire \myprocessor|decode7|regs:20:reg_array|r|bits:26:r~q ;
wire \myprocessor|decode7|valB[26]~557_combout ;
wire \myprocessor|decode7|valB[26]~565_combout ;
wire \myprocessor|decode7|valB[26]~575_combout ;
wire \myprocessor|execute01|F[26]~28_combout ;
wire \myprocessor|execute02|adder_inst|upper0|carry[11]~9_combout ;
wire \myprocessor|execute01|F[27]~27_combout ;
wire \myprocessor|decode7|valA[27]~593_combout ;
wire \myprocessor|execute02|adder_inst|upper0|carry[12]~10_combout ;
wire \myprocessor|execute02|adder_inst|upper0|carry[13]~11_combout ;
wire \myprocessor|execute02|R[29]~211_combout ;
wire \myprocessor|execute02|shifter_inst|LxxxNx|F[18]~26_combout ;
wire \myprocessor|execute02|shifter_inst|LxxxNx|F[17]~20_combout ;
wire \myprocessor|execute02|shifter_inst|LxxxNx|F[17]~27_combout ;
wire \myprocessor|execute02|shifter_inst|LxxxNx|F[21]~38_combout ;
wire \myprocessor|execute02|shifter_inst|LxxxNx|F[22]~40_combout ;
wire \myprocessor|execute02|shifter_inst|LxxxNx|F[21]~41_combout ;
wire \myprocessor|execute02|shifter_inst|LxxNxx|F[21]~10_combout ;
wire \myprocessor|execute02|R[3]~72_combout ;
wire \myprocessor|execute02|shifter_inst|LxxxNx|F[25]~47_combout ;
wire \myprocessor|execute02|shifter_inst|LxxxNx|F[26]~50_combout ;
wire \myprocessor|execute02|shifter_inst|LxxxNx|F[25]~51_combout ;
wire \myprocessor|execute02|shifter_inst|LxxxxN|F[29]~3_combout ;
wire \myprocessor|execute02|R[29]~209_combout ;
wire \myprocessor|execute02|shifter_inst|LxxxxN|F[27]~2_combout ;
wire \myprocessor|execute02|R[29]~210_combout ;
wire \myprocessor|execute02|shifter_inst|LxxxNx|F[13]~24_combout ;
wire \myprocessor|decode7|regs:21:reg_array|r|bits:12:r~q ;
wire \myprocessor|decode7|regs:29:reg_array|r|bits:12:r~q ;
wire \myprocessor|decode7|regs:25:reg_array|r|bits:12:r~q ;
wire \myprocessor|decode7|regs:17:reg_array|r|bits:12:r~q ;
wire \myprocessor|decode7|valA[12]~302_combout ;
wire \myprocessor|decode7|valA[12]~303_combout ;
wire \myprocessor|decode7|regs:20:reg_array|r|bits:12:r~q ;
wire \myprocessor|decode7|regs:16:reg_array|r|bits:12:r~q ;
wire \myprocessor|decode7|regs:24:reg_array|r|bits:12:r~q ;
wire \myprocessor|decode7|valA[12]~304_combout ;
wire \myprocessor|decode7|regs:28:reg_array|r|bits:12:r~q ;
wire \myprocessor|decode7|valA[12]~305_combout ;
wire \myprocessor|decode7|valA[12]~306_combout ;
wire \myprocessor|decode7|regs:22:reg_array|r|bits:12:r~q ;
wire \myprocessor|decode7|regs:18:reg_array|r|bits:12:r~q ;
wire \myprocessor|decode7|valA[12]~300_combout ;
wire \myprocessor|decode7|regs:30:reg_array|r|bits:12:r~q ;
wire \myprocessor|decode7|regs:26:reg_array|r|bits:12:r~q ;
wire \myprocessor|decode7|valA[12]~301_combout ;
wire \myprocessor|decode7|regs:19:reg_array|r|bits:12:r~q ;
wire \myprocessor|decode7|regs:23:reg_array|r|bits:12:r~q ;
wire \myprocessor|decode7|valA[12]~307_combout ;
wire \myprocessor|decode7|regs:31:reg_array|r|bits:12:r~q ;
wire \myprocessor|decode7|regs:27:reg_array|r|bits:12:r~q ;
wire \myprocessor|decode7|valA[12]~308_combout ;
wire \myprocessor|decode7|valA[12]~309_combout ;
wire \myprocessor|decode7|regs:9:reg_array|r|bits:12:r~q ;
wire \myprocessor|decode7|regs:11:reg_array|r|bits:12:r~q ;
wire \myprocessor|decode7|regs:10:reg_array|r|bits:12:r~q ;
wire \myprocessor|decode7|valA[12]~310_combout ;
wire \myprocessor|decode7|valA[12]~311_combout ;
wire \myprocessor|decode7|regs:3:reg_array|r|bits:12:r~q ;
wire \myprocessor|decode7|regs:5:reg_array|r|bits:12:r~q ;
wire \myprocessor|decode7|regs:4:reg_array|r|bits:12:r~q ;
wire \myprocessor|decode7|valA[12]~312_combout ;
wire \myprocessor|decode7|regs:7:reg_array|r|bits:12:r~q ;
wire \myprocessor|decode7|regs:6:reg_array|r|bits:12:r~q ;
wire \myprocessor|decode7|valA[12]~313_combout ;
wire \myprocessor|decode7|regs:1:reg_array|r|bits:12:r~q ;
wire \myprocessor|decode7|valA[12]~314_combout ;
wire \myprocessor|decode7|regs:2:reg_array|r|bits:12:r~q ;
wire \myprocessor|decode7|valA[12]~315_combout ;
wire \myprocessor|decode7|valA[12]~316_combout ;
wire \myprocessor|decode7|regs:13:reg_array|r|bits:12:r~q ;
wire \myprocessor|decode7|regs:12:reg_array|r|bits:12:r~q ;
wire \myprocessor|decode7|valA[12]~317_combout ;
wire \myprocessor|decode7|regs:15:reg_array|r|bits:12:r~feeder_combout ;
wire \myprocessor|decode7|regs:15:reg_array|r|bits:12:r~q ;
wire \myprocessor|decode7|regs:14:reg_array|r|bits:12:r~q ;
wire \myprocessor|decode7|valA[12]~318_combout ;
wire \myprocessor|decode7|valA[12]~319_combout ;
wire \myprocessor|execute02|shifter_inst|LxxxNx|F[12]~15_combout ;
wire \myprocessor|execute02|shifter_inst|LxxxNx|F[13]~25_combout ;
wire \myprocessor|execute02|shifter_inst|LxxxNx|F[9]~22_combout ;
wire \myprocessor|execute02|shifter_inst|LxxxNx|F[9]~17_combout ;
wire \myprocessor|execute02|shifter_inst|LxxxNx|F[9]~23_combout ;
wire \myprocessor|execute02|shifter_inst|LxxNxx|F[13]~5_combout ;
wire \myprocessor|execute02|shifter_inst|LxxxNx|F[5]~0_combout ;
wire \myprocessor|execute02|shifter_inst|LxxxNx|F[5]~2_combout ;
wire \myprocessor|execute02|shifter_inst|LxNxxx|F[13]~3_combout ;
wire \myprocessor|execute02|shifter_inst|LxNxxx|F[13]~18_combout ;
wire \myprocessor|execute02|R[29]~212_combout ;
wire \myprocessor|execute02|R[29]~201_combout ;
wire \myprocessor|execute02|R[29]~213_combout ;
wire \myprocessor|execute02|adder_inst|upper1|carry[5]~3_combout ;
wire \myprocessor|execute02|adder_inst|upper1|carry[6]~4_combout ;
wire \myprocessor|execute02|adder_inst|upper1|carry[7]~5_combout ;
wire \myprocessor|execute02|adder_inst|upper1|carry[8]~6_combout ;
wire \myprocessor|execute02|adder_inst|upper1|carry[9]~7_combout ;
wire \myprocessor|execute02|adder_inst|upper1|carry[10]~8_combout ;
wire \myprocessor|execute02|adder_inst|upper1|carry[11]~9_combout ;
wire \myprocessor|execute02|adder_inst|upper1|carry[12]~10_combout ;
wire \myprocessor|execute02|adder_inst|upper1|carry[13]~11_combout ;
wire \myprocessor|execute02|R[29]~214_combout ;
wire \myprocessor|writeback1|F[29]~87_combout ;
wire \myprocessor|decode7|regs:12:reg_array|r|bits:29:r~q ;
wire \myprocessor|decode7|valA[29]~632_combout ;
wire \myprocessor|decode7|valA[29]~633_combout ;
wire \myprocessor|decode7|valA[29]~627_combout ;
wire \myprocessor|decode7|valA[29]~628_combout ;
wire \myprocessor|decode7|valA[29]~629_combout ;
wire \myprocessor|decode7|valA[29]~630_combout ;
wire \myprocessor|decode7|valA[29]~624_combout ;
wire \myprocessor|decode7|valA[29]~625_combout ;
wire \myprocessor|decode7|valA[29]~617_combout ;
wire \myprocessor|decode7|valA[29]~618_combout ;
wire \myprocessor|decode7|valA[29]~619_combout ;
wire \myprocessor|decode7|valA[29]~620_combout ;
wire \myprocessor|decode7|valA[29]~621_combout ;
wire \myprocessor|decode7|valA[29]~622_combout ;
wire \myprocessor|decode7|valA[29]~623_combout ;
wire \myprocessor|decode7|valA[29]~626_combout ;
wire \myprocessor|decode7|valA[29]~631_combout ;
wire \myprocessor|decode7|valA[29]~615_combout ;
wire \myprocessor|decode7|valA[29]~616_combout ;
wire \myprocessor|decode7|valA[29]~634_combout ;
wire \myprocessor|execute02|shifter_inst|RxxxNx|F[29]~19_combout ;
wire \myprocessor|execute02|shifter_inst|RxxxNx|F[29]~20_combout ;
wire \myprocessor|execute02|shifter_inst|RxxxNx|F[21]~16_combout ;
wire \myprocessor|execute02|shifter_inst|RxxxNx|F[21]~17_combout ;
wire \myprocessor|execute02|shifter_inst|RxxNxx|F[21]~1_combout ;
wire \myprocessor|execute02|shifter_inst|RxNxxx|F[21]~4_combout ;
wire \myprocessor|execute02|R[21]~171_combout ;
wire \myprocessor|execute02|R[21]~238_combout ;
wire \myprocessor|execute02|R[21]~172_combout ;
wire \myprocessor|execute02|R[21]~173_combout ;
wire \myprocessor|execute02|R[21]~174_combout ;
wire \myprocessor|execute02|R[21]~175_combout ;
wire \myprocessor|writeback1|F[21]~67_combout ;
wire \myprocessor|writeback1|F[21]~68_combout ;
wire \myprocessor|decode7|regs:8:reg_array|r|bits:21:r~q ;
wire \myprocessor|decode7|valA[21]~447_combout ;
wire \myprocessor|decode7|valA[21]~448_combout ;
wire \myprocessor|decode7|valA[21]~459_combout ;
wire \myprocessor|decode7|valA[21]~460_combout ;
wire \myprocessor|decode7|valA[21]~461_combout ;
wire \myprocessor|decode7|valA[21]~462_combout ;
wire \myprocessor|decode7|valA[21]~451_combout ;
wire \myprocessor|decode7|valA[21]~452_combout ;
wire \myprocessor|decode7|valA[21]~453_combout ;
wire \myprocessor|decode7|valA[21]~454_combout ;
wire \myprocessor|decode7|valA[21]~455_combout ;
wire \myprocessor|decode7|valA[21]~456_combout ;
wire \myprocessor|decode7|valA[21]~457_combout ;
wire \myprocessor|decode7|valA[21]~449_combout ;
wire \myprocessor|decode7|valA[21]~450_combout ;
wire \myprocessor|decode7|valA[21]~458_combout ;
wire \myprocessor|decode7|valA[21]~463_combout ;
wire \myprocessor|decode7|valA[21]~464_combout ;
wire \myprocessor|decode7|valA[21]~465_combout ;
wire \myprocessor|decode7|valA[21]~466_combout ;
wire \myprocessor|execute02|shifter_inst|RxxxNx|F[19]~21_combout ;
wire \myprocessor|execute02|shifter_inst|RxxxNx|F[20]~43_combout ;
wire \myprocessor|execute02|shifter_inst|RxxxNx|F[19]~52_combout ;
wire \myprocessor|execute02|shifter_inst|RxxNxx|F[19]~7_combout ;
wire \myprocessor|execute02|shifter_inst|RNxxxx|F~8_combout ;
wire \myprocessor|execute02|R[19]~162_combout ;
wire \myprocessor|execute02|shifter_inst|LxNxxx|F~16_combout ;
wire \myprocessor|execute02|R[19]~163_combout ;
wire \myprocessor|execute02|R[19]~164_combout ;
wire \myprocessor|execute02|R[19]~165_combout ;
wire \myprocessor|writeback1|F[19]~63_combout ;
wire \myprocessor|writeback1|F[19]~62_combout ;
wire \myprocessor|writeback1|F[19]~64_combout ;
wire \myprocessor|decode7|regs:3:reg_array|r|bits:19:r~q ;
wire \myprocessor|decode7|valA[19]~417_combout ;
wire \myprocessor|decode7|valA[19]~418_combout ;
wire \myprocessor|decode7|valA[19]~419_combout ;
wire \myprocessor|decode7|valA[19]~420_combout ;
wire \myprocessor|decode7|valA[19]~407_combout ;
wire \myprocessor|decode7|valA[19]~408_combout ;
wire \myprocessor|decode7|valA[19]~409_combout ;
wire \myprocessor|decode7|valA[19]~410_combout ;
wire \myprocessor|decode7|valA[19]~411_combout ;
wire \myprocessor|decode7|valA[19]~412_combout ;
wire \myprocessor|decode7|valA[19]~413_combout ;
wire \myprocessor|decode7|valA[19]~414_combout ;
wire \myprocessor|decode7|valA[19]~415_combout ;
wire \myprocessor|decode7|valA[19]~416_combout ;
wire \myprocessor|decode7|valA[19]~421_combout ;
wire \myprocessor|decode7|valA[19]~405_combout ;
wire \myprocessor|decode7|valA[19]~406_combout ;
wire \myprocessor|decode7|valA[19]~422_combout ;
wire \myprocessor|decode7|valA[19]~423_combout ;
wire \myprocessor|decode7|valA[19]~424_combout ;
wire \myprocessor|decode7|valA[19]~425_combout ;
wire \myprocessor|execute02|adder_inst|upper1|carry[4]~2_combout ;
wire \myprocessor|execute02|shifter_inst|RxxxNx|F[24]~46_combout ;
wire \myprocessor|execute02|shifter_inst|RxxxNx|F[20]~44_combout ;
wire \myprocessor|execute02|shifter_inst|RxxNxx|F[20]~10_combout ;
wire \myprocessor|execute02|shifter_inst|RxxxNx|F[28]~40_combout ;
wire \myprocessor|execute02|shifter_inst|RxxxNx|F[28]~41_combout ;
wire \myprocessor|execute02|shifter_inst|RxxxNx|F[28]~42_combout ;
wire \myprocessor|execute02|shifter_inst|RxNxxx|F[20]~14_combout ;
wire \myprocessor|execute02|shifter_inst|LxxxNx|F[8]~18_combout ;
wire \myprocessor|execute02|shifter_inst|LxxxNx|F[12]~16_combout ;
wire \myprocessor|execute02|shifter_inst|LxxNxx|F[12]~4_combout ;
wire \myprocessor|execute02|shifter_inst|LxxxNx|F[20]~36_combout ;
wire \myprocessor|execute02|shifter_inst|LxxxNx|F[20]~39_combout ;
wire \myprocessor|execute02|shifter_inst|LxxNxx|F[20]~9_combout ;
wire \myprocessor|execute02|R[20]~166_combout ;
wire \myprocessor|execute02|R[20]~167_combout ;
wire \myprocessor|execute02|shifter_inst|LxxxNx|F[4]~11_combout ;
wire \myprocessor|execute02|shifter_inst|LxNxxx|F[12]~5_combout ;
wire \myprocessor|execute02|R[20]~168_combout ;
wire \myprocessor|execute02|R[20]~169_combout ;
wire \myprocessor|execute02|R[20]~170_combout ;
wire \myprocessor|writeback1|F[20]~65_combout ;
wire \myprocessor|writeback1|F[20]~66_combout ;
wire \myprocessor|decode7|regs:15:reg_array|r|bits:20:r~q ;
wire \myprocessor|decode7|valA[20]~443_combout ;
wire \myprocessor|decode7|valA[20]~444_combout ;
wire \myprocessor|decode7|valA[20]~426_combout ;
wire \myprocessor|decode7|valA[20]~427_combout ;
wire \myprocessor|decode7|valA[20]~428_combout ;
wire \myprocessor|decode7|valA[20]~429_combout ;
wire \myprocessor|decode7|valA[20]~430_combout ;
wire \myprocessor|decode7|valA[20]~431_combout ;
wire \myprocessor|decode7|valA[20]~432_combout ;
wire \myprocessor|decode7|valA[20]~433_combout ;
wire \myprocessor|decode7|valA[20]~434_combout ;
wire \myprocessor|decode7|valA[20]~435_combout ;
wire \myprocessor|decode7|valA[20]~438_combout ;
wire \myprocessor|decode7|valA[20]~439_combout ;
wire \myprocessor|decode7|valA[20]~440_combout ;
wire \myprocessor|decode7|valA[20]~441_combout ;
wire \myprocessor|decode7|valA[20]~436_combout ;
wire \myprocessor|decode7|valA[20]~437_combout ;
wire \myprocessor|decode7|valA[20]~442_combout ;
wire \myprocessor|decode7|valA[20]~445_combout ;
wire \myprocessor|execute02|shifter_inst|RxxxNx|F[18]~3_combout ;
wire \myprocessor|execute02|shifter_inst|RxxxNx|F[17]~4_combout ;
wire \myprocessor|execute02|shifter_inst|RxxxNx|F[17]~5_combout ;
wire \myprocessor|execute02|shifter_inst|RxxNxx|F[17]~14_combout ;
wire \myprocessor|execute02|shifter_inst|RNxxxx|F~6_combout ;
wire \myprocessor|execute02|shifter_inst|LxxNxx|F[9]~0_combout ;
wire \myprocessor|execute02|shifter_inst|LxxNxx|F[17]~1_combout ;
wire \myprocessor|execute02|R[17]~110_combout ;
wire \myprocessor|execute02|R[17]~111_combout ;
wire \myprocessor|execute02|R[17]~115_combout ;
wire \myprocessor|execute02|R[17]~116_combout ;
wire \myprocessor|writeback1|F[17]~44_combout ;
wire \myprocessor|writeback1|F[17]~46_combout ;
wire \myprocessor|decode7|regs:3:reg_array|r|bits:17:r~q ;
wire \myprocessor|decode7|valA[17]~60_combout ;
wire \myprocessor|decode7|valA[17]~61_combout ;
wire \myprocessor|decode7|valA[17]~62_combout ;
wire \myprocessor|decode7|valA[17]~63_combout ;
wire \myprocessor|decode7|valA[17]~57_combout ;
wire \myprocessor|decode7|valA[17]~58_combout ;
wire \myprocessor|decode7|valA[17]~50_combout ;
wire \myprocessor|decode7|valA[17]~51_combout ;
wire \myprocessor|decode7|valA[17]~54_combout ;
wire \myprocessor|decode7|valA[17]~55_combout ;
wire \myprocessor|decode7|valA[17]~52_combout ;
wire \myprocessor|decode7|valA[17]~53_combout ;
wire \myprocessor|decode7|valA[17]~56_combout ;
wire \myprocessor|decode7|valA[17]~59_combout ;
wire \myprocessor|decode7|valA[17]~64_combout ;
wire \myprocessor|decode7|valA[17]~65_combout ;
wire \myprocessor|decode7|valA[17]~66_combout ;
wire \myprocessor|decode7|valA[17]~48_combout ;
wire \myprocessor|decode7|valA[17]~49_combout ;
wire \myprocessor|decode7|valA[17]~67_combout ;
wire \myprocessor|decode7|valA[17]~68_combout ;
wire \myprocessor|execute02|adder_inst|upper0|carry[2]~0_combout ;
wire \myprocessor|execute02|shifter_inst|LxxxNx|F[10]~29_combout ;
wire \myprocessor|execute02|shifter_inst|LxxNxx|F[10]~2_combout ;
wire \myprocessor|execute02|shifter_inst|LxNxxx|F~15_combout ;
wire \myprocessor|execute02|shifter_inst|LxxxNx|F[14]~31_combout ;
wire \myprocessor|execute02|shifter_inst|LxxxNx|F[14]~32_combout ;
wire \myprocessor|execute02|shifter_inst|LxxxNx|F[18]~35_combout ;
wire \myprocessor|execute02|shifter_inst|LxxNxx|F[18]~7_combout ;
wire \myprocessor|execute02|R[18]~158_combout ;
wire \myprocessor|execute02|shifter_inst|RxxxNx|F[18]~22_combout ;
wire \myprocessor|execute02|shifter_inst|RxxNxx|F[18]~5_combout ;
wire \myprocessor|execute02|shifter_inst|RNxxxx|F~7_combout ;
wire \myprocessor|execute02|R[18]~159_combout ;
wire \myprocessor|execute02|R[18]~160_combout ;
wire \myprocessor|execute02|R[18]~161_combout ;
wire \myprocessor|writeback1|F[18]~60_combout ;
wire \myprocessor|writeback1|F[18]~61_combout ;
wire \myprocessor|decode7|regs:9:reg_array|r|bits:18:r~q ;
wire \myprocessor|decode7|valA[18]~394_combout ;
wire \myprocessor|decode7|valA[18]~395_combout ;
wire \myprocessor|decode7|valA[18]~396_combout ;
wire \myprocessor|decode7|valA[18]~397_combout ;
wire \myprocessor|decode7|valA[18]~398_combout ;
wire \myprocessor|decode7|valA[18]~399_combout ;
wire \myprocessor|decode7|valA[18]~400_combout ;
wire \myprocessor|decode7|valA[18]~401_combout ;
wire \myprocessor|decode7|valA[18]~402_combout ;
wire \myprocessor|decode7|valA[18]~388_combout ;
wire \myprocessor|decode7|valA[18]~389_combout ;
wire \myprocessor|decode7|valA[18]~386_combout ;
wire \myprocessor|decode7|valA[18]~387_combout ;
wire \myprocessor|decode7|valA[18]~390_combout ;
wire \myprocessor|decode7|valA[18]~391_combout ;
wire \myprocessor|decode7|valA[18]~392_combout ;
wire \myprocessor|decode7|valA[18]~384_combout ;
wire \myprocessor|decode7|valA[18]~385_combout ;
wire \myprocessor|decode7|valA[18]~393_combout ;
wire \myprocessor|decode7|valA[18]~403_combout ;
wire \myprocessor|execute02|shifter_inst|LxxxNx|F[19]~34_combout ;
wire \myprocessor|execute02|shifter_inst|LxxxNx|F[19]~37_combout ;
wire \myprocessor|execute02|shifter_inst|LxxxNx|F[15]~33_combout ;
wire \myprocessor|execute02|shifter_inst|LxxNxx|F[19]~8_combout ;
wire \myprocessor|execute02|R[27]~197_combout ;
wire \myprocessor|execute02|shifter_inst|LxxxNx|F[23]~42_combout ;
wire \myprocessor|execute02|shifter_inst|LxxxNx|F[23]~55_combout ;
wire \myprocessor|execute02|R[27]~198_combout ;
wire \myprocessor|execute02|R[27]~199_combout ;
wire \myprocessor|execute02|shifter_inst|RxxxNx|F[27]~29_combout ;
wire \myprocessor|execute02|shifter_inst|RxxxNx|F[27]~50_combout ;
wire \myprocessor|execute02|shifter_inst|RxNxxx|F~20_combout ;
wire \myprocessor|execute02|shifter_inst|RNxxxx|F~15_combout ;
wire \myprocessor|execute02|R[27]~200_combout ;
wire \myprocessor|writeback1|F[27]~83_combout ;
wire \myprocessor|writeback1|F[27]~85_combout ;
wire \myprocessor|decode7|regs:8:reg_array|r|bits:27:r~q ;
wire \myprocessor|decode7|valA[27]~573_combout ;
wire \myprocessor|decode7|valA[27]~574_combout ;
wire \myprocessor|decode7|valA[27]~575_combout ;
wire \myprocessor|decode7|valA[27]~576_combout ;
wire \myprocessor|decode7|valA[27]~579_combout ;
wire \myprocessor|decode7|valA[27]~580_combout ;
wire \myprocessor|decode7|valA[27]~577_combout ;
wire \myprocessor|decode7|valA[27]~578_combout ;
wire \myprocessor|decode7|valA[27]~581_combout ;
wire \myprocessor|decode7|valA[27]~582_combout ;
wire \myprocessor|decode7|valA[27]~583_combout ;
wire \myprocessor|decode7|valA[27]~584_combout ;
wire \myprocessor|decode7|valA[27]~585_combout ;
wire \myprocessor|decode7|valA[27]~586_combout ;
wire \myprocessor|decode7|valA[27]~587_combout ;
wire \myprocessor|decode7|valA[27]~588_combout ;
wire \myprocessor|decode7|valA[27]~589_combout ;
wire \myprocessor|decode7|valA[27]~590_combout ;
wire \myprocessor|decode7|valA[27]~591_combout ;
wire \myprocessor|decode7|valA[27]~592_combout ;
wire \myprocessor|execute02|shifter_inst|RxxxNx|F[25]~13_combout ;
wire \myprocessor|execute02|shifter_inst|RxxxNx|F[25]~14_combout ;
wire \myprocessor|execute02|shifter_inst|RxNxxx|F~17_combout ;
wire \myprocessor|execute02|shifter_inst|RNxxxx|F~9_combout ;
wire \myprocessor|execute02|shifter_inst|LxxxNx|F[21]~49_combout ;
wire \myprocessor|execute02|R[25]~189_combout ;
wire \myprocessor|execute02|shifter_inst|LxNxxx|F[9]~10_combout ;
wire \myprocessor|execute02|R[25]~190_combout ;
wire \myprocessor|execute02|R[25]~191_combout ;
wire \myprocessor|execute02|R[25]~192_combout ;
wire \myprocessor|writeback1|F[25]~78_combout ;
wire \myprocessor|writeback1|F[25]~77_combout ;
wire \myprocessor|writeback1|F[25]~79_combout ;
wire \myprocessor|decode7|regs:8:reg_array|r|bits:25:r~q ;
wire \myprocessor|decode7|valB[25]~496_combout ;
wire \myprocessor|decode7|valB[25]~497_combout ;
wire \myprocessor|decode7|valB[25]~508_combout ;
wire \myprocessor|decode7|valB[25]~509_combout ;
wire \myprocessor|decode7|valB[25]~510_combout ;
wire \myprocessor|decode7|valB[25]~511_combout ;
wire \myprocessor|decode7|valB[25]~505_combout ;
wire \myprocessor|decode7|valB[25]~506_combout ;
wire \myprocessor|decode7|valB[25]~498_combout ;
wire \myprocessor|decode7|valB[25]~499_combout ;
wire \myprocessor|decode7|valB[25]~502_combout ;
wire \myprocessor|decode7|valB[25]~503_combout ;
wire \myprocessor|decode7|valB[25]~500_combout ;
wire \myprocessor|decode7|valB[25]~501_combout ;
wire \myprocessor|decode7|valB[25]~504_combout ;
wire \myprocessor|decode7|valB[25]~507_combout ;
wire \myprocessor|decode7|valB[25]~512_combout ;
wire \myprocessor|decode7|valB[25]~513_combout ;
wire \myprocessor|decode7|valB[25]~514_combout ;
wire \myprocessor|decode7|valB[25]~515_combout ;
wire \myprocessor|writeback1|F[24]~73_combout ;
wire \myprocessor|execute02|shifter_inst|LxNxxx|F~6_combout ;
wire \myprocessor|execute02|shifter_inst|RxNxxx|F~19_combout ;
wire \myprocessor|execute02|shifter_inst|RNxxxx|F~14_combout ;
wire \myprocessor|execute02|shifter_inst|LxNxxx|F[8]~9_combout ;
wire \myprocessor|execute02|shifter_inst|RxNxxx|F[23]~15_combout ;
wire \myprocessor|execute02|shifter_inst|LxNxxx|F[8]~26_combout ;
wire \myprocessor|execute02|shifter_inst|LxxNxx|F[16]~14_combout ;
wire \myprocessor|execute02|shifter_inst|LxxxNx|F[20]~46_combout ;
wire \myprocessor|execute02|R[24]~185_combout ;
wire \myprocessor|execute02|R[24]~186_combout ;
wire \myprocessor|execute02|R[24]~187_combout ;
wire \myprocessor|execute02|R[24]~188_combout ;
wire \myprocessor|writeback1|F[24]~74_combout ;
wire \myprocessor|writeback1|F[24]~76_combout ;
wire \myprocessor|decode7|regs:12:reg_array|r|bits:24:r~q ;
wire \myprocessor|decode7|valA[24]~527_combout ;
wire \myprocessor|decode7|valA[24]~528_combout ;
wire \myprocessor|decode7|valA[24]~520_combout ;
wire \myprocessor|decode7|valA[24]~521_combout ;
wire \myprocessor|decode7|valA[24]~522_combout ;
wire \myprocessor|decode7|valA[24]~523_combout ;
wire \myprocessor|decode7|valA[24]~524_combout ;
wire \myprocessor|decode7|valA[24]~525_combout ;
wire \myprocessor|decode7|valA[24]~526_combout ;
wire \myprocessor|decode7|valA[24]~517_combout ;
wire \myprocessor|decode7|valA[24]~518_combout ;
wire \myprocessor|decode7|valA[24]~510_combout ;
wire \myprocessor|decode7|valA[24]~511_combout ;
wire \myprocessor|decode7|valA[24]~512_combout ;
wire \myprocessor|decode7|valA[24]~513_combout ;
wire \myprocessor|decode7|valA[24]~514_combout ;
wire \myprocessor|decode7|valA[24]~515_combout ;
wire \myprocessor|decode7|valA[24]~516_combout ;
wire \myprocessor|decode7|valA[24]~519_combout ;
wire \myprocessor|decode7|valA[24]~529_combout ;
wire \myprocessor|execute02|shifter_inst|RxxxNx|F[22]~15_combout ;
wire \myprocessor|execute02|shifter_inst|RxxxNx|F[23]~31_combout ;
wire \myprocessor|execute02|shifter_inst|RxxxNx|F[22]~32_combout ;
wire \myprocessor|execute02|shifter_inst|RxxNxx|F[22]~3_combout ;
wire \myprocessor|execute02|shifter_inst|RxxNxx|F[14]~2_combout ;
wire \myprocessor|execute02|shifter_inst|LxxNxx|F[14]~6_combout ;
wire \myprocessor|execute02|shifter_inst|LNxxxx|F~16_combout ;
wire \myprocessor|execute02|R[14]~148_combout ;
wire \myprocessor|execute02|R[14]~149_combout ;
wire \myprocessor|decode7|valA[13]~341_combout ;
wire \myprocessor|decode7|regs:13:reg_array|r|bits:13:r~q ;
wire \myprocessor|decode7|valB[13]~313_combout ;
wire \myprocessor|decode7|regs:14:reg_array|r|bits:13:r~q ;
wire \myprocessor|decode7|regs:15:reg_array|r|bits:13:r~feeder_combout ;
wire \myprocessor|decode7|regs:15:reg_array|r|bits:13:r~q ;
wire \myprocessor|decode7|valB[13]~314_combout ;
wire \myprocessor|decode7|regs:5:reg_array|r|bits:13:r~q ;
wire \myprocessor|decode7|regs:4:reg_array|r|bits:13:r~q ;
wire \myprocessor|decode7|valB[13]~308_combout ;
wire \myprocessor|decode7|regs:6:reg_array|r|bits:13:r~q ;
wire \myprocessor|decode7|regs:7:reg_array|r|bits:13:r~q ;
wire \myprocessor|decode7|valB[13]~309_combout ;
wire \myprocessor|decode7|regs:1:reg_array|r|bits:13:r~q ;
wire \myprocessor|decode7|valB[13]~310_combout ;
wire \myprocessor|decode7|regs:2:reg_array|r|bits:13:r~q ;
wire \myprocessor|decode7|regs:3:reg_array|r|bits:13:r~q ;
wire \myprocessor|decode7|valB[13]~311_combout ;
wire \myprocessor|decode7|regs:26:reg_array|r|bits:13:r~q ;
wire \myprocessor|decode7|regs:18:reg_array|r|bits:13:r~q ;
wire \myprocessor|decode7|valB[13]~305_combout ;
wire \myprocessor|decode7|regs:22:reg_array|r|bits:13:r~q ;
wire \myprocessor|decode7|regs:30:reg_array|r|bits:13:r~q ;
wire \myprocessor|decode7|valB[13]~306_combout ;
wire \myprocessor|decode7|regs:31:reg_array|r|bits:13:r~q ;
wire \myprocessor|decode7|regs:27:reg_array|r|bits:13:r~q ;
wire \myprocessor|decode7|regs:19:reg_array|r|bits:13:r~q ;
wire \myprocessor|decode7|regs:23:reg_array|r|bits:13:r~q ;
wire \myprocessor|decode7|valB[13]~298_combout ;
wire \myprocessor|decode7|valB[13]~299_combout ;
wire \myprocessor|decode7|regs:17:reg_array|r|bits:13:r~q ;
wire \myprocessor|decode7|regs:21:reg_array|r|bits:13:r~q ;
wire \myprocessor|decode7|valB[13]~302_combout ;
wire \myprocessor|decode7|regs:29:reg_array|r|bits:13:r~q ;
wire \myprocessor|decode7|regs:25:reg_array|r|bits:13:r~q ;
wire \myprocessor|decode7|valB[13]~303_combout ;
wire \myprocessor|decode7|regs:24:reg_array|r|bits:13:r~q ;
wire \myprocessor|decode7|regs:16:reg_array|r|bits:13:r~q ;
wire \myprocessor|decode7|valB[13]~300_combout ;
wire \myprocessor|decode7|regs:20:reg_array|r|bits:13:r~q ;
wire \myprocessor|decode7|regs:28:reg_array|r|bits:13:r~q ;
wire \myprocessor|decode7|valB[13]~301_combout ;
wire \myprocessor|decode7|valB[13]~304_combout ;
wire \myprocessor|decode7|valB[13]~307_combout ;
wire \myprocessor|decode7|valB[13]~312_combout ;
wire \myprocessor|decode7|regs:11:reg_array|r|bits:13:r~q ;
wire \myprocessor|decode7|regs:9:reg_array|r|bits:13:r~q ;
wire \myprocessor|decode7|valB[13]~296_combout ;
wire \myprocessor|decode7|regs:10:reg_array|r|bits:13:r~q ;
wire \myprocessor|decode7|regs:8:reg_array|r|bits:13:r~q ;
wire \myprocessor|decode7|valB[13]~297_combout ;
wire \myprocessor|decode7|valB[13]~315_combout ;
wire \myprocessor|execute01|F[13]~15_combout ;
wire \myprocessor|decode7|valA[12]~320_combout ;
wire \myprocessor|execute01|F[11]~13_combout ;
wire \myprocessor|decode7|valA[11]~299_combout ;
wire \myprocessor|execute02|adder_inst|lower|carry[12]~12_combout ;
wire \myprocessor|execute01|F[12]~16_combout ;
wire \myprocessor|execute02|adder_inst|lower|carry[13]~13_combout ;
wire \myprocessor|execute02|adder_inst|lower|carry[14]~14_combout ;
wire \myprocessor|execute02|R[14]~152_combout ;
wire \myprocessor|writeback1|F[14]~58_combout ;
wire \myprocessor|decode7|regs:28:reg_array|r|bits:14:r~q ;
wire \myprocessor|decode7|valB[14]~356_combout ;
wire \myprocessor|decode7|valB[14]~357_combout ;
wire \myprocessor|decode7|valB[14]~363_combout ;
wire \myprocessor|decode7|valB[14]~364_combout ;
wire \myprocessor|decode7|valB[14]~358_combout ;
wire \myprocessor|decode7|valB[14]~359_combout ;
wire \myprocessor|decode7|valB[14]~360_combout ;
wire \myprocessor|decode7|valB[14]~361_combout ;
wire \myprocessor|decode7|valB[14]~362_combout ;
wire \myprocessor|decode7|valB[14]~365_combout ;
wire \myprocessor|decode7|valB[14]~366_combout ;
wire \myprocessor|decode7|valB[14]~367_combout ;
wire \myprocessor|decode7|valB[14]~368_combout ;
wire \myprocessor|decode7|valB[14]~369_combout ;
wire \myprocessor|decode7|valB[14]~370_combout ;
wire \myprocessor|decode7|valB[14]~371_combout ;
wire \myprocessor|decode7|valB[14]~372_combout ;
wire \myprocessor|decode7|valB[14]~373_combout ;
wire \myprocessor|decode7|valB[14]~374_combout ;
wire \myprocessor|decode7|valB[14]~375_combout ;
wire \myprocessor|execute01|F[14]~18_combout ;
wire \myprocessor|execute02|adder_inst|lower|carry[15]~15_combout ;
wire \myprocessor|decode7|valA[15]~383_combout ;
wire \myprocessor|execute02|adder_inst|lower|cout~0_combout ;
wire \myprocessor|execute02|R[21]~114_combout ;
wire \myprocessor|execute02|shifter_inst|LxxxNx|F[22]~43_combout ;
wire \myprocessor|execute02|shifter_inst|LxxNxx|F[22]~11_combout ;
wire \myprocessor|execute02|R[22]~176_combout ;
wire \myprocessor|execute02|shifter_inst|RxNxxx|F[22]~5_combout ;
wire \myprocessor|execute02|R[22]~177_combout ;
wire \myprocessor|execute02|R[22]~178_combout ;
wire \myprocessor|execute02|R[22]~179_combout ;
wire \myprocessor|execute02|R[22]~180_combout ;
wire \myprocessor|writeback1|F[22]~69_combout ;
wire \myprocessor|writeback1|F[22]~91_combout ;
wire \myprocessor|writeback1|F[22]~70_combout ;
wire \myprocessor|decode7|regs:13:reg_array|r|bits:22:r~q ;
wire \myprocessor|decode7|valB[22]~493_combout ;
wire \myprocessor|decode7|valB[22]~494_combout ;
wire \myprocessor|decode7|valB[22]~486_combout ;
wire \myprocessor|decode7|valB[22]~487_combout ;
wire \myprocessor|decode7|valB[22]~488_combout ;
wire \myprocessor|decode7|valB[22]~489_combout ;
wire \myprocessor|decode7|valB[22]~490_combout ;
wire \myprocessor|decode7|valB[22]~491_combout ;
wire \myprocessor|decode7|valB[22]~492_combout ;
wire \myprocessor|decode7|valB[22]~480_combout ;
wire \myprocessor|decode7|valB[22]~481_combout ;
wire \myprocessor|decode7|valB[22]~478_combout ;
wire \myprocessor|decode7|valB[22]~479_combout ;
wire \myprocessor|decode7|valB[22]~482_combout ;
wire \myprocessor|decode7|valB[22]~476_combout ;
wire \myprocessor|decode7|valB[22]~477_combout ;
wire \myprocessor|decode7|valB[22]~483_combout ;
wire \myprocessor|decode7|valB[22]~484_combout ;
wire \myprocessor|decode7|valB[22]~485_combout ;
wire \myprocessor|decode7|valB[22]~495_combout ;
wire \myprocessor|writeback1|F[23]~71_combout ;
wire \myprocessor|execute02|shifter_inst|LxNxxx|F~7_combout ;
wire \myprocessor|execute02|shifter_inst|RxNxxx|F[23]~16_combout ;
wire \myprocessor|execute02|shifter_inst|RNxxxx|F~13_combout ;
wire \myprocessor|execute02|shifter_inst|LxxxNx|F[23]~45_combout ;
wire \myprocessor|execute02|shifter_inst|LxxNxx|F[23]~13_combout ;
wire \myprocessor|execute02|shifter_inst|LxxNxx|F[15]~12_combout ;
wire \myprocessor|execute02|R[23]~181_combout ;
wire \myprocessor|execute02|R[23]~182_combout ;
wire \myprocessor|execute02|R[23]~183_combout ;
wire \myprocessor|execute02|R[23]~184_combout ;
wire \myprocessor|writeback1|F[23]~92_combout ;
wire \myprocessor|writeback1|F[23]~72_combout ;
wire \myprocessor|decode7|regs:12:reg_array|r|bits:23:r~q ;
wire \myprocessor|decode7|valA[23]~506_combout ;
wire \myprocessor|decode7|valA[23]~507_combout ;
wire \myprocessor|decode7|valA[23]~498_combout ;
wire \myprocessor|decode7|valA[23]~499_combout ;
wire \myprocessor|decode7|valA[23]~495_combout ;
wire \myprocessor|decode7|valA[23]~496_combout ;
wire \myprocessor|decode7|valA[23]~493_combout ;
wire \myprocessor|decode7|valA[23]~494_combout ;
wire \myprocessor|decode7|valA[23]~497_combout ;
wire \myprocessor|decode7|valA[23]~491_combout ;
wire \myprocessor|decode7|valA[23]~492_combout ;
wire \myprocessor|decode7|valA[23]~500_combout ;
wire \myprocessor|decode7|valA[23]~501_combout ;
wire \myprocessor|decode7|valA[23]~502_combout ;
wire \myprocessor|decode7|valA[23]~503_combout ;
wire \myprocessor|decode7|valA[23]~504_combout ;
wire \myprocessor|decode7|valA[23]~505_combout ;
wire \myprocessor|decode7|valA[23]~489_combout ;
wire \myprocessor|decode7|valA[23]~490_combout ;
wire \myprocessor|decode7|valA[23]~508_combout ;
wire \myprocessor|execute02|shifter_inst|LxxxNx|F[23]~44_combout ;
wire \myprocessor|execute02|shifter_inst|LxxxNx|F[24]~48_combout ;
wire \myprocessor|execute02|shifter_inst|LxxxxN|F[26]~0_combout ;
wire \myprocessor|execute02|shifter_inst|LxxxxN|F[28]~1_combout ;
wire \myprocessor|execute02|R[28]~202_combout ;
wire \myprocessor|execute02|R[28]~203_combout ;
wire \myprocessor|execute02|R[28]~205_combout ;
wire \myprocessor|execute02|shifter_inst|RNxxxx|F~11_combout ;
wire \myprocessor|execute02|shifter_inst|LxNxxx|F[12]~17_combout ;
wire \myprocessor|execute02|R[28]~206_combout ;
wire \myprocessor|execute02|R[28]~207_combout ;
wire \myprocessor|execute02|R[28]~208_combout ;
wire \myprocessor|writeback1|F[28]~86_combout ;
wire \myprocessor|decode7|regs:18:reg_array|r|bits:28:r~q ;
wire \myprocessor|decode7|valA[28]~594_combout ;
wire \myprocessor|decode7|valA[28]~595_combout ;
wire \myprocessor|decode7|valA[28]~598_combout ;
wire \myprocessor|decode7|valA[28]~599_combout ;
wire \myprocessor|decode7|valA[28]~596_combout ;
wire \myprocessor|decode7|valA[28]~597_combout ;
wire \myprocessor|decode7|valA[28]~600_combout ;
wire \myprocessor|decode7|valA[28]~601_combout ;
wire \myprocessor|decode7|valA[28]~602_combout ;
wire \myprocessor|decode7|valA[28]~603_combout ;
wire \myprocessor|decode7|valA[28]~611_combout ;
wire \myprocessor|decode7|valA[28]~612_combout ;
wire \myprocessor|decode7|valA[28]~606_combout ;
wire \myprocessor|decode7|valA[28]~607_combout ;
wire \myprocessor|decode7|valA[28]~608_combout ;
wire \myprocessor|decode7|valA[28]~609_combout ;
wire \myprocessor|decode7|valA[28]~604_combout ;
wire \myprocessor|decode7|valA[28]~605_combout ;
wire \myprocessor|decode7|valA[28]~610_combout ;
wire \myprocessor|decode7|valA[28]~613_combout ;
wire \myprocessor|execute02|shifter_inst|RxxxNx|F[26]~12_combout ;
wire \myprocessor|execute02|shifter_inst|RxxxNx|F[26]~30_combout ;
wire \myprocessor|execute02|shifter_inst|RxNxxx|F~9_combout ;
wire \myprocessor|execute02|shifter_inst|RNxxxx|F~10_combout ;
wire \myprocessor|execute02|shifter_inst|LxxxNx|F[26]~54_combout ;
wire \myprocessor|execute02|shifter_inst|LxxxNx|F[22]~52_combout ;
wire \myprocessor|execute02|R[26]~193_combout ;
wire \myprocessor|execute02|shifter_inst|LxNxxx|F[10]~11_combout ;
wire \myprocessor|execute02|R[26]~194_combout ;
wire \myprocessor|execute02|R[26]~195_combout ;
wire \myprocessor|execute02|R[26]~196_combout ;
wire \myprocessor|writeback1|F[26]~81_combout ;
wire \myprocessor|writeback1|F[26]~80_combout ;
wire \myprocessor|writeback1|F[26]~82_combout ;
wire \myprocessor|decode7|regs:31:reg_array|r|bits:26:r~q ;
wire \myprocessor|decode7|valA[26]~559_combout ;
wire \myprocessor|decode7|valA[26]~560_combout ;
wire \myprocessor|decode7|valA[26]~552_combout ;
wire \myprocessor|decode7|valA[26]~553_combout ;
wire \myprocessor|decode7|valA[26]~554_combout ;
wire \myprocessor|decode7|valA[26]~555_combout ;
wire \myprocessor|decode7|valA[26]~556_combout ;
wire \myprocessor|decode7|valA[26]~557_combout ;
wire \myprocessor|decode7|valA[26]~558_combout ;
wire \myprocessor|decode7|valA[26]~561_combout ;
wire \myprocessor|decode7|valA[26]~564_combout ;
wire \myprocessor|decode7|valA[26]~565_combout ;
wire \myprocessor|decode7|valA[26]~566_combout ;
wire \myprocessor|decode7|valA[26]~567_combout ;
wire \myprocessor|decode7|valA[26]~562_combout ;
wire \myprocessor|decode7|valA[26]~563_combout ;
wire \myprocessor|decode7|valA[26]~568_combout ;
wire \myprocessor|decode7|valA[26]~569_combout ;
wire \myprocessor|decode7|valA[26]~570_combout ;
wire \myprocessor|decode7|valA[26]~571_combout ;
wire \myprocessor|execute02|shifter_inst|RxxxNx|F[24]~45_combout ;
wire \myprocessor|execute02|shifter_inst|RxxxNx|F[23]~51_combout ;
wire \myprocessor|execute02|shifter_inst|RxxNxx|F[23]~12_combout ;
wire \myprocessor|execute02|shifter_inst|RxxxNx|F[16]~47_combout ;
wire \myprocessor|execute02|shifter_inst|RxxxNx|F[15]~23_combout ;
wire \myprocessor|execute02|shifter_inst|RxxxNx|F[15]~54_combout ;
wire \myprocessor|execute02|shifter_inst|RxxNxx|F[15]~11_combout ;
wire \myprocessor|execute02|R[15]~153_combout ;
wire \myprocessor|execute02|shifter_inst|RxNxxx|F~24_combout ;
wire \myprocessor|execute02|shifter_inst|LxNxxx|F[15]~14_combout ;
wire \myprocessor|execute02|shifter_inst|LxNxxx|F[15]~13_combout ;
wire \myprocessor|execute02|shifter_inst|LNxxxx|F~17_combout ;
wire \myprocessor|execute02|R[15]~154_combout ;
wire \myprocessor|execute02|R[15]~155_combout ;
wire \myprocessor|execute02|R[15]~156_combout ;
wire \myprocessor|execute02|R[15]~157_combout ;
wire \myprocessor|writeback1|F[15]~59_combout ;
wire \myprocessor|decode7|regs:3:reg_array|r|bits:15:r~q ;
wire \myprocessor|decode7|valA[15]~375_combout ;
wire \myprocessor|decode7|valA[15]~376_combout ;
wire \myprocessor|decode7|valA[15]~377_combout ;
wire \myprocessor|decode7|valA[15]~378_combout ;
wire \myprocessor|decode7|valA[15]~372_combout ;
wire \myprocessor|decode7|valA[15]~373_combout ;
wire \myprocessor|decode7|valA[15]~369_combout ;
wire \myprocessor|decode7|valA[15]~370_combout ;
wire \myprocessor|decode7|valA[15]~367_combout ;
wire \myprocessor|decode7|valA[15]~368_combout ;
wire \myprocessor|decode7|valA[15]~371_combout ;
wire \myprocessor|decode7|valA[15]~365_combout ;
wire \myprocessor|decode7|valA[15]~366_combout ;
wire \myprocessor|decode7|valA[15]~374_combout ;
wire \myprocessor|decode7|valA[15]~379_combout ;
wire \myprocessor|decode7|valA[15]~363_combout ;
wire \myprocessor|decode7|valA[15]~364_combout ;
wire \myprocessor|decode7|valA[15]~380_combout ;
wire \myprocessor|decode7|valA[15]~381_combout ;
wire \myprocessor|decode7|valA[15]~382_combout ;
wire \myprocessor|execute02|shifter_inst|LxxxNx|F[16]~19_combout ;
wire \myprocessor|execute02|shifter_inst|LxxxNx|F[16]~21_combout ;
wire \myprocessor|execute02|R[16]~103_combout ;
wire \myprocessor|execute02|R[16]~102_combout ;
wire \myprocessor|execute02|R[16]~104_combout ;
wire \myprocessor|execute02|R[16]~101_combout ;
wire \myprocessor|execute02|R[16]~237_combout ;
wire \myprocessor|execute02|shifter_inst|RxxxNx|F[16]~48_combout ;
wire \myprocessor|execute02|shifter_inst|RxNxxx|F[16]~7_combout ;
wire \myprocessor|execute02|shifter_inst|RxNxxx|F[16]~6_combout ;
wire \myprocessor|execute02|shifter_inst|RxNxxx|F[16]~8_combout ;
wire \myprocessor|execute02|R[16]~105_combout ;
wire \myprocessor|execute01|F[16]~3_combout ;
wire \myprocessor|execute02|R[16]~107_combout ;
wire \myprocessor|execute02|R[16]~106_combout ;
wire \myprocessor|execute02|R[16]~108_combout ;
wire \myprocessor|writeback1|F[16]~42_combout ;
wire \myprocessor|decode7|regs:14:reg_array|r|bits:16:r~q ;
wire \myprocessor|decode7|valA[16]~44_combout ;
wire \myprocessor|decode7|valA[16]~45_combout ;
wire \myprocessor|decode7|valA[16]~34_combout ;
wire \myprocessor|decode7|valA[16]~35_combout ;
wire \myprocessor|decode7|valA[16]~29_combout ;
wire \myprocessor|decode7|valA[16]~30_combout ;
wire \myprocessor|decode7|valA[16]~31_combout ;
wire \myprocessor|decode7|valA[16]~32_combout ;
wire \myprocessor|decode7|valA[16]~33_combout ;
wire \myprocessor|decode7|valA[16]~27_combout ;
wire \myprocessor|decode7|valA[16]~28_combout ;
wire \myprocessor|decode7|valA[16]~36_combout ;
wire \myprocessor|decode7|valA[16]~37_combout ;
wire \myprocessor|decode7|valA[16]~38_combout ;
wire \myprocessor|decode7|valA[16]~39_combout ;
wire \myprocessor|decode7|valA[16]~40_combout ;
wire \myprocessor|decode7|valA[16]~41_combout ;
wire \myprocessor|decode7|valA[16]~42_combout ;
wire \myprocessor|decode7|valA[16]~43_combout ;
wire \myprocessor|decode7|valA[16]~46_combout ;
wire \myprocessor|execute02|shifter_inst|RxxxNx|F[14]~6_combout ;
wire \myprocessor|execute02|shifter_inst|RxxxNx|F[14]~24_combout ;
wire \myprocessor|execute02|shifter_inst|RxxxNx|F[10]~0_combout ;
wire \myprocessor|execute02|shifter_inst|RxxxNx|F[10]~49_combout ;
wire \myprocessor|execute02|shifter_inst|RxxNxx|F[10]~6_combout ;
wire \myprocessor|execute02|R[10]~128_combout ;
wire \myprocessor|execute02|R[10]~129_combout ;
wire \myprocessor|execute02|R[10]~130_combout ;
wire \myprocessor|execute02|R[10]~132_combout ;
wire \myprocessor|execute02|R[10]~133_combout ;
wire \myprocessor|decode7|regs:2:reg_array|r|bits:9:r~q ;
wire \myprocessor|decode7|regs:3:reg_array|r|bits:9:r~q ;
wire \myprocessor|decode7|regs:1:reg_array|r|bits:9:r~q ;
wire \myprocessor|decode7|regs:7:reg_array|r|bits:9:r~q ;
wire \myprocessor|decode7|regs:4:reg_array|r|bits:9:r~q ;
wire \myprocessor|decode7|regs:5:reg_array|r|bits:9:r~q ;
wire \myprocessor|decode7|valB[9]~228_combout ;
wire \myprocessor|decode7|regs:6:reg_array|r|bits:9:r~q ;
wire \myprocessor|decode7|valB[9]~229_combout ;
wire \myprocessor|decode7|valB[9]~230_combout ;
wire \myprocessor|decode7|valB[9]~231_combout ;
wire \myprocessor|decode7|regs:29:reg_array|r|bits:9:r~q ;
wire \myprocessor|decode7|regs:25:reg_array|r|bits:9:r~q ;
wire \myprocessor|decode7|regs:17:reg_array|r|bits:9:r~q ;
wire \myprocessor|decode7|regs:21:reg_array|r|bits:9:r~q ;
wire \myprocessor|decode7|valB[9]~222_combout ;
wire \myprocessor|decode7|valB[9]~223_combout ;
wire \myprocessor|decode7|regs:28:reg_array|r|bits:9:r~q ;
wire \myprocessor|decode7|regs:20:reg_array|r|bits:9:r~q ;
wire \myprocessor|decode7|regs:16:reg_array|r|bits:9:r~q ;
wire \myprocessor|decode7|regs:24:reg_array|r|bits:9:r~q ;
wire \myprocessor|decode7|valB[9]~220_combout ;
wire \myprocessor|decode7|valB[9]~221_combout ;
wire \myprocessor|decode7|valB[9]~224_combout ;
wire \myprocessor|decode7|regs:30:reg_array|r|bits:9:r~q ;
wire \myprocessor|decode7|regs:22:reg_array|r|bits:9:r~q ;
wire \myprocessor|decode7|regs:18:reg_array|r|bits:9:r~q ;
wire \myprocessor|decode7|regs:26:reg_array|r|bits:9:r~q ;
wire \myprocessor|decode7|valB[9]~225_combout ;
wire \myprocessor|decode7|valB[9]~226_combout ;
wire \myprocessor|decode7|regs:31:reg_array|r|bits:9:r~q ;
wire \myprocessor|decode7|regs:27:reg_array|r|bits:9:r~q ;
wire \myprocessor|decode7|regs:19:reg_array|r|bits:9:r~q ;
wire \myprocessor|decode7|regs:23:reg_array|r|bits:9:r~q ;
wire \myprocessor|decode7|valB[9]~218_combout ;
wire \myprocessor|decode7|valB[9]~219_combout ;
wire \myprocessor|decode7|valB[9]~227_combout ;
wire \myprocessor|decode7|valB[9]~232_combout ;
wire \myprocessor|decode7|regs:8:reg_array|r|bits:9:r~q ;
wire \myprocessor|decode7|regs:9:reg_array|r|bits:9:r~q ;
wire \myprocessor|decode7|valB[9]~216_combout ;
wire \myprocessor|decode7|regs:10:reg_array|r|bits:9:r~q ;
wire \myprocessor|decode7|valB[9]~217_combout ;
wire \myprocessor|decode7|regs:15:reg_array|r|bits:9:r~q ;
wire \myprocessor|decode7|regs:14:reg_array|r|bits:9:r~q ;
wire \myprocessor|decode7|regs:13:reg_array|r|bits:9:r~q ;
wire \myprocessor|decode7|regs:12:reg_array|r|bits:9:r~q ;
wire \myprocessor|decode7|valB[9]~233_combout ;
wire \myprocessor|decode7|valB[9]~234_combout ;
wire \myprocessor|decode7|valB[9]~235_combout ;
wire \myprocessor|writeback1|F[9]~51_combout ;
wire \myprocessor|decode7|regs:11:reg_array|r|bits:9:r~feeder_combout ;
wire \myprocessor|decode7|regs:11:reg_array|r|bits:9:r~q ;
wire \myprocessor|decode7|valA[9]~237_combout ;
wire \myprocessor|decode7|valA[9]~238_combout ;
wire \myprocessor|decode7|valA[9]~254_combout ;
wire \myprocessor|decode7|valA[9]~255_combout ;
wire \myprocessor|decode7|valA[9]~249_combout ;
wire \myprocessor|decode7|valA[9]~250_combout ;
wire \myprocessor|decode7|valA[9]~251_combout ;
wire \myprocessor|decode7|valA[9]~252_combout ;
wire \myprocessor|decode7|valA[9]~243_combout ;
wire \myprocessor|decode7|valA[9]~244_combout ;
wire \myprocessor|decode7|valA[9]~241_combout ;
wire \myprocessor|decode7|valA[9]~242_combout ;
wire \myprocessor|decode7|valA[9]~245_combout ;
wire \myprocessor|decode7|valA[9]~246_combout ;
wire \myprocessor|decode7|valA[9]~247_combout ;
wire \myprocessor|decode7|valA[9]~239_combout ;
wire \myprocessor|decode7|valA[9]~240_combout ;
wire \myprocessor|decode7|valA[9]~248_combout ;
wire \myprocessor|decode7|valA[9]~253_combout ;
wire \myprocessor|decode7|valA[9]~256_combout ;
wire \myprocessor|execute01|F[9]~11_combout ;
wire \myprocessor|execute02|R[9]~241_combout ;
wire \myprocessor|execute02|R[9]~242_combout ;
wire \myprocessor|execute02|R[9]~125_combout ;
wire \myprocessor|execute02|R[9]~123_combout ;
wire \myprocessor|execute02|shifter_inst|RxxxNx|F[12]~7_combout ;
wire \myprocessor|execute02|shifter_inst|RxxxNx|F[13]~8_combout ;
wire \myprocessor|execute02|shifter_inst|RxxxNx|F[8]~1_combout ;
wire \myprocessor|execute02|shifter_inst|RxxxNx|F[9]~58_combout ;
wire \myprocessor|execute02|shifter_inst|RxxNxx|F[9]~13_combout ;
wire \myprocessor|execute02|R[9]~122_combout ;
wire \myprocessor|execute02|R[9]~124_combout ;
wire \myprocessor|execute02|R[9]~126_combout ;
wire \myprocessor|execute02|R[9]~127_combout ;
wire \myprocessor|execute02|shifter_inst|RxNxxx|F~21_combout ;
wire \myprocessor|execute02|shifter_inst|RxxxNx|F[11]~34_combout ;
wire \myprocessor|execute02|shifter_inst|RxxxNx|F[12]~35_combout ;
wire \myprocessor|execute02|shifter_inst|RxxNxx|F[12]~9_combout ;
wire \myprocessor|execute02|shifter_inst|LNxxxx|F~14_combout ;
wire \myprocessor|execute02|R[12]~139_combout ;
wire \myprocessor|execute02|R[12]~140_combout ;
wire \myprocessor|execute02|R[12]~141_combout ;
wire \myprocessor|execute02|R[12]~142_combout ;
wire \myprocessor|writeback1|F[12]~56_combout ;
wire \myprocessor|decode7|regs:8:reg_array|r|bits:12:r~q ;
wire \myprocessor|decode7|valB[12]~326_combout ;
wire \myprocessor|decode7|valB[12]~327_combout ;
wire \myprocessor|decode7|valB[12]~328_combout ;
wire \myprocessor|decode7|valB[12]~329_combout ;
wire \myprocessor|decode7|valB[12]~330_combout ;
wire \myprocessor|decode7|valB[12]~331_combout ;
wire \myprocessor|decode7|valB[12]~332_combout ;
wire \myprocessor|decode7|valB[12]~333_combout ;
wire \myprocessor|decode7|valB[12]~334_combout ;
wire \myprocessor|decode7|valB[12]~318_combout ;
wire \myprocessor|decode7|valB[12]~319_combout ;
wire \myprocessor|decode7|valB[12]~320_combout ;
wire \myprocessor|decode7|valB[12]~321_combout ;
wire \myprocessor|decode7|valB[12]~322_combout ;
wire \myprocessor|decode7|valB[12]~316_combout ;
wire \myprocessor|decode7|valB[12]~317_combout ;
wire \myprocessor|decode7|valB[12]~323_combout ;
wire \myprocessor|decode7|valB[12]~324_combout ;
wire \myprocessor|decode7|valB[12]~325_combout ;
wire \myprocessor|decode7|valB[12]~335_combout ;
wire \myprocessor|execute02|R[13]~145_combout ;
wire \myprocessor|execute02|R[13]~146_combout ;
wire \myprocessor|execute02|shifter_inst|LNxxxx|F~15_combout ;
wire \myprocessor|execute02|shifter_inst|RxxNxx|F[13]~0_combout ;
wire \myprocessor|execute02|R[13]~143_combout ;
wire \myprocessor|execute02|shifter_inst|RxNxxx|F~22_combout ;
wire \myprocessor|execute02|R[13]~144_combout ;
wire \myprocessor|execute02|R[13]~147_combout ;
wire \myprocessor|writeback1|F[13]~57_combout ;
wire \myprocessor|decode7|regs:12:reg_array|r|bits:13:r~q ;
wire \myprocessor|decode7|valA[13]~338_combout ;
wire \myprocessor|decode7|valA[13]~339_combout ;
wire \myprocessor|decode7|valA[13]~333_combout ;
wire \myprocessor|decode7|valA[13]~334_combout ;
wire \myprocessor|decode7|valA[13]~335_combout ;
wire \myprocessor|decode7|valA[13]~336_combout ;
wire \myprocessor|decode7|valA[13]~323_combout ;
wire \myprocessor|decode7|valA[13]~324_combout ;
wire \myprocessor|decode7|valA[13]~330_combout ;
wire \myprocessor|decode7|valA[13]~331_combout ;
wire \myprocessor|decode7|valA[13]~327_combout ;
wire \myprocessor|decode7|valA[13]~328_combout ;
wire \myprocessor|decode7|valA[13]~325_combout ;
wire \myprocessor|decode7|valA[13]~326_combout ;
wire \myprocessor|decode7|valA[13]~329_combout ;
wire \myprocessor|decode7|valA[13]~332_combout ;
wire \myprocessor|decode7|valA[13]~337_combout ;
wire \myprocessor|decode7|valA[13]~321_combout ;
wire \myprocessor|decode7|valA[13]~322_combout ;
wire \myprocessor|decode7|valA[13]~340_combout ;
wire \myprocessor|execute02|shifter_inst|RxxxNx|F[11]~25_combout ;
wire \myprocessor|execute02|shifter_inst|RxxxNx|F[10]~26_combout ;
wire \myprocessor|execute02|shifter_inst|RxxxNx|F[5]~9_combout ;
wire \myprocessor|execute02|shifter_inst|RxxxNx|F[6]~27_combout ;
wire \myprocessor|execute02|shifter_inst|RxxxNx|F[6]~28_combout ;
wire \myprocessor|execute02|R[6]~55_combout ;
wire \myprocessor|execute02|R[6]~56_combout ;
wire \myprocessor|execute02|R[6]~60_combout ;
wire \myprocessor|execute02|R[6]~61_combout ;
wire \myps2|fifo_rtl_0|auto_generated|ram_block1a4 ;
wire \myps2|fifo~18_q ;
wire \myprocessor|writeback1|F[4]~32_combout ;
wire \myprocessor|fetch4|sum_s~3_combout ;
wire \myprocessor|writeback1|F[4]~33_combout ;
wire \myprocessor|writeback1|F[4]~34_combout ;
wire \myprocessor|writeback1|F[4]~35_combout ;
wire \myprocessor|decode7|regs:9:reg_array|r|bits:4:r~q ;
wire \myprocessor|decode7|regs:11:reg_array|r|bits:4:r~q ;
wire \myprocessor|decode7|regs:10:reg_array|r|bits:4:r~q ;
wire \myprocessor|decode7|regs:8:reg_array|r|bits:4:r~q ;
wire \myprocessor|decode7|valA[4]~142_combout ;
wire \myprocessor|decode7|valA[4]~143_combout ;
wire \myprocessor|decode7|regs:3:reg_array|r|bits:4:r~q ;
wire \myprocessor|decode7|regs:1:reg_array|r|bits:4:r~q ;
wire \myprocessor|decode7|regs:6:reg_array|r|bits:4:r~q ;
wire \myprocessor|decode7|regs:7:reg_array|r|bits:4:r~q ;
wire \myprocessor|decode7|regs:4:reg_array|r|bits:4:r~q ;
wire \myprocessor|decode7|regs:5:reg_array|r|bits:4:r~q ;
wire \myprocessor|decode7|valA[4]~144_combout ;
wire \myprocessor|decode7|valA[4]~145_combout ;
wire \myprocessor|decode7|valA[4]~146_combout ;
wire \myprocessor|decode7|regs:2:reg_array|r|bits:4:r~q ;
wire \myprocessor|decode7|valA[4]~147_combout ;
wire \myprocessor|decode7|valA[4]~148_combout ;
wire \myprocessor|decode7|regs:20:reg_array|r|bits:4:r~q ;
wire \myprocessor|decode7|regs:28:reg_array|r|bits:4:r~q ;
wire \myprocessor|decode7|regs:16:reg_array|r|bits:4:r~q ;
wire \myprocessor|decode7|regs:24:reg_array|r|bits:4:r~q ;
wire \myprocessor|decode7|valA[4]~136_combout ;
wire \myprocessor|decode7|valA[4]~137_combout ;
wire \myprocessor|decode7|regs:25:reg_array|r|bits:4:r~q ;
wire \myprocessor|decode7|regs:17:reg_array|r|bits:4:r~q ;
wire \myprocessor|decode7|valA[4]~134_combout ;
wire \myprocessor|decode7|regs:21:reg_array|r|bits:4:r~q ;
wire \myprocessor|decode7|regs:29:reg_array|r|bits:4:r~q ;
wire \myprocessor|decode7|valA[4]~135_combout ;
wire \myprocessor|decode7|valA[4]~138_combout ;
wire \myprocessor|decode7|regs:30:reg_array|r|bits:4:r~q ;
wire \myprocessor|decode7|regs:26:reg_array|r|bits:4:r~q ;
wire \myprocessor|decode7|regs:22:reg_array|r|bits:4:r~q ;
wire \myprocessor|decode7|regs:18:reg_array|r|bits:4:r~q ;
wire \myprocessor|decode7|valA[4]~132_combout ;
wire \myprocessor|decode7|valA[4]~133_combout ;
wire \myprocessor|decode7|regs:23:reg_array|r|bits:4:r~q ;
wire \myprocessor|decode7|regs:19:reg_array|r|bits:4:r~q ;
wire \myprocessor|decode7|valA[4]~139_combout ;
wire \myprocessor|decode7|regs:27:reg_array|r|bits:4:r~q ;
wire \myprocessor|decode7|regs:31:reg_array|r|bits:4:r~q ;
wire \myprocessor|decode7|valA[4]~140_combout ;
wire \myprocessor|decode7|valA[4]~141_combout ;
wire \myprocessor|decode7|regs:12:reg_array|r|bits:4:r~q ;
wire \myprocessor|decode7|regs:13:reg_array|r|bits:4:r~q ;
wire \myprocessor|decode7|valA[4]~149_combout ;
wire \myprocessor|decode7|regs:14:reg_array|r|bits:4:r~q ;
wire \myprocessor|decode7|regs:15:reg_array|r|bits:4:r~q ;
wire \myprocessor|decode7|valA[4]~150_combout ;
wire \myprocessor|decode7|valA[4]~151_combout ;
wire \myprocessor|decode7|valA[4]~152_combout ;
wire \myprocessor|execute02|R[4]~85_combout ;
wire \myprocessor|execute02|shifter_inst|LNxxxx|F~11_combout ;
wire \myprocessor|execute02|shifter_inst|RxxxNx|F[4]~38_combout ;
wire \myprocessor|execute02|shifter_inst|RxxxNx|F[4]~10_combout ;
wire \myprocessor|execute02|shifter_inst|RxxxNx|F[4]~39_combout ;
wire \myprocessor|execute02|shifter_inst|RxxxNx|F[8]~36_combout ;
wire \myprocessor|execute02|shifter_inst|RxxxNx|F[8]~56_combout ;
wire \myprocessor|execute02|R[4]~83_combout ;
wire \myprocessor|execute02|R[4]~84_combout ;
wire \myprocessor|execute02|R[4]~86_combout ;
wire \myprocessor|execute02|R[4]~87_combout ;
wire \myprocessor|decode7|regs:8:reg_array|r|bits:31:r~q ;
wire \myprocessor|decode7|regs:10:reg_array|r|bits:31:r~q ;
wire \myprocessor|decode7|regs:9:reg_array|r|bits:31:r~q ;
wire \myprocessor|decode7|valB[31]~636_combout ;
wire \myprocessor|decode7|valB[31]~637_combout ;
wire \myprocessor|decode7|regs:12:reg_array|r|bits:31:r~q ;
wire \myprocessor|decode7|regs:13:reg_array|r|bits:31:r~q ;
wire \myprocessor|decode7|valB[31]~653_combout ;
wire \myprocessor|decode7|regs:14:reg_array|r|bits:31:r~q ;
wire \myprocessor|decode7|regs:15:reg_array|r|bits:31:r~feeder_combout ;
wire \myprocessor|decode7|regs:15:reg_array|r|bits:31:r~q ;
wire \myprocessor|decode7|valB[31]~654_combout ;
wire \myprocessor|decode7|regs:1:reg_array|r|bits:31:r~q ;
wire \myprocessor|decode7|regs:5:reg_array|r|bits:31:r~q ;
wire \myprocessor|decode7|regs:4:reg_array|r|bits:31:r~q ;
wire \myprocessor|decode7|valB[31]~648_combout ;
wire \myprocessor|decode7|regs:6:reg_array|r|bits:31:r~q ;
wire \myprocessor|decode7|regs:7:reg_array|r|bits:31:r~q ;
wire \myprocessor|decode7|valB[31]~649_combout ;
wire \myprocessor|decode7|valB[31]~650_combout ;
wire \myprocessor|decode7|regs:3:reg_array|r|bits:31:r~q ;
wire \myprocessor|decode7|regs:2:reg_array|r|bits:31:r~q ;
wire \myprocessor|decode7|valB[31]~651_combout ;
wire \myprocessor|decode7|regs:17:reg_array|r|bits:31:r~q ;
wire \myprocessor|decode7|regs:21:reg_array|r|bits:31:r~q ;
wire \myprocessor|decode7|valB[31]~642_combout ;
wire \myprocessor|decode7|regs:29:reg_array|r|bits:31:r~q ;
wire \myprocessor|decode7|regs:25:reg_array|r|bits:31:r~q ;
wire \myprocessor|decode7|valB[31]~643_combout ;
wire \myprocessor|decode7|regs:16:reg_array|r|bits:31:r~q ;
wire \myprocessor|decode7|regs:24:reg_array|r|bits:31:r~q ;
wire \myprocessor|decode7|valB[31]~640_combout ;
wire \myprocessor|decode7|regs:20:reg_array|r|bits:31:r~q ;
wire \myprocessor|decode7|regs:28:reg_array|r|bits:31:r~q ;
wire \myprocessor|decode7|valB[31]~641_combout ;
wire \myprocessor|decode7|valB[31]~644_combout ;
wire \myprocessor|decode7|regs:31:reg_array|r|bits:31:r~q ;
wire \myprocessor|decode7|regs:27:reg_array|r|bits:31:r~q ;
wire \myprocessor|decode7|regs:23:reg_array|r|bits:31:r~q ;
wire \myprocessor|decode7|regs:19:reg_array|r|bits:31:r~q ;
wire \myprocessor|decode7|valB[31]~638_combout ;
wire \myprocessor|decode7|valB[31]~639_combout ;
wire \myprocessor|decode7|regs:18:reg_array|r|bits:31:r~q ;
wire \myprocessor|decode7|regs:26:reg_array|r|bits:31:r~q ;
wire \myprocessor|decode7|valB[31]~645_combout ;
wire \myprocessor|decode7|regs:30:reg_array|r|bits:31:r~q ;
wire \myprocessor|decode7|regs:22:reg_array|r|bits:31:r~q ;
wire \myprocessor|decode7|valB[31]~646_combout ;
wire \myprocessor|decode7|valB[31]~647_combout ;
wire \myprocessor|decode7|valB[31]~652_combout ;
wire \myprocessor|decode7|valB[31]~655_combout ;
wire \myprocessor|execute02|adder_inst|upper0|carry[14]~12_combout ;
wire \myprocessor|execute02|adder_inst|upper1|carry[14]~12_combout ;
wire \myprocessor|execute02|R[30]~225_combout ;
wire \myprocessor|decode7|valA[30]~677_combout ;
wire \myprocessor|execute01|F[30]~31_combout ;
wire \myprocessor|execute02|R[30]~226_combout ;
wire \myprocessor|execute02|R[30]~227_combout ;
wire \myprocessor|execute02|shifter_inst|LxNxxx|F[30]~23_combout ;
wire \myprocessor|execute02|shifter_inst|LxNxxx|F[30]~22_combout ;
wire \myprocessor|execute02|shifter_inst|LxNxxx|F[30]~24_combout ;
wire \myprocessor|execute02|shifter_inst|LxxxNx|F[26]~59_combout ;
wire \myprocessor|execute02|shifter_inst|LxNxxx|F[30]~21_combout ;
wire \myprocessor|execute02|shifter_inst|LxNxxx|F[30]~25_combout ;
wire \myprocessor|execute02|R[30]~228_combout ;
wire \myprocessor|execute02|shifter_inst|LxNxxx|F[14]~20_combout ;
wire \myprocessor|execute02|R[30]~229_combout ;
wire \myprocessor|execute02|R[30]~230_combout ;
wire \myprocessor|writeback1|F[30]~89_combout ;
wire \myprocessor|decode7|regs:11:reg_array|r|bits:30:r~q ;
wire \myprocessor|decode7|valB[30]~626_combout ;
wire \myprocessor|decode7|valB[30]~627_combout ;
wire \myprocessor|decode7|valB[30]~628_combout ;
wire \myprocessor|decode7|valB[30]~629_combout ;
wire \myprocessor|decode7|valB[30]~630_combout ;
wire \myprocessor|decode7|valB[30]~631_combout ;
wire \myprocessor|decode7|valB[30]~632_combout ;
wire \myprocessor|decode7|valB[30]~618_combout ;
wire \myprocessor|decode7|valB[30]~619_combout ;
wire \myprocessor|decode7|valB[30]~620_combout ;
wire \myprocessor|decode7|valB[30]~621_combout ;
wire \myprocessor|decode7|valB[30]~622_combout ;
wire \myprocessor|decode7|valB[30]~616_combout ;
wire \myprocessor|decode7|valB[30]~617_combout ;
wire \myprocessor|decode7|valB[30]~623_combout ;
wire \myprocessor|decode7|valB[30]~624_combout ;
wire \myprocessor|decode7|valB[30]~625_combout ;
wire \myprocessor|decode7|valB[30]~633_combout ;
wire \myprocessor|decode7|valB[30]~634_combout ;
wire \myprocessor|decode7|valB[30]~635_combout ;
wire \myprocessor|execute02|R[31]~217_combout ;
wire \myprocessor|execute02|R[31]~219_combout ;
wire \myprocessor|execute02|R[31]~220_combout ;
wire \myprocessor|execute02|R[31]~221_combout ;
wire \myprocessor|execute02|shifter_inst|LxNxxx|F[15]~19_combout ;
wire \myprocessor|execute02|shifter_inst|LxxxNx|F[27]~58_combout ;
wire \myprocessor|execute02|R[31]~218_combout ;
wire \myprocessor|execute02|R[31]~222_combout ;
wire \myprocessor|execute02|R[31]~223_combout ;
wire \myprocessor|execute01|F[31]~32_combout ;
wire \myprocessor|execute02|R[31]~215_combout ;
wire \myprocessor|execute02|adder_inst|upper0|carry[15]~13_combout ;
wire \myprocessor|execute02|adder_inst|upper0|sum[15]~4_combout ;
wire \myprocessor|execute02|adder_inst|upper1|carry[15]~13_combout ;
wire \myprocessor|execute02|adder_inst|upper|F[15]~0_combout ;
wire \myprocessor|execute02|R[31]~216_combout ;
wire \myprocessor|execute02|R[31]~224_combout ;
wire \myprocessor|writeback1|F[31]~88_combout ;
wire \myprocessor|decode7|regs:11:reg_array|r|bits:31:r~feeder_combout ;
wire \myprocessor|decode7|regs:11:reg_array|r|bits:31:r~q ;
wire \myprocessor|decode7|valA[31]~636_combout ;
wire \myprocessor|decode7|valA[31]~637_combout ;
wire \myprocessor|decode7|valA[31]~653_combout ;
wire \myprocessor|decode7|valA[31]~654_combout ;
wire \myprocessor|decode7|valA[31]~638_combout ;
wire \myprocessor|decode7|valA[31]~639_combout ;
wire \myprocessor|decode7|valA[31]~642_combout ;
wire \myprocessor|decode7|valA[31]~643_combout ;
wire \myprocessor|decode7|valA[31]~640_combout ;
wire \myprocessor|decode7|valA[31]~641_combout ;
wire \myprocessor|decode7|valA[31]~644_combout ;
wire \myprocessor|decode7|valA[31]~645_combout ;
wire \myprocessor|decode7|valA[31]~646_combout ;
wire \myprocessor|decode7|valA[31]~647_combout ;
wire \myprocessor|decode7|valA[31]~648_combout ;
wire \myprocessor|decode7|valA[31]~649_combout ;
wire \myprocessor|decode7|valA[31]~650_combout ;
wire \myprocessor|decode7|valA[31]~651_combout ;
wire \myprocessor|decode7|valA[31]~652_combout ;
wire \myprocessor|decode7|valA[31]~655_combout ;
wire \myprocessor|decode7|valA[31]~656_combout ;
wire \myprocessor|execute02|shifter_inst|RxNxxx|F[19]~11_combout ;
wire \myprocessor|execute02|shifter_inst|RxNxxx|F~12_combout ;
wire \myprocessor|execute02|shifter_inst|RxNxxx|F[19]~13_combout ;
wire \myprocessor|execute02|R[3]~234_combout ;
wire \myprocessor|execute02|shifter_inst|RxxxxN|F[5]~2_combout ;
wire \myprocessor|execute02|shifter_inst|RxxxNx|F[11]~55_combout ;
wire \myprocessor|execute02|shifter_inst|RxxNxx|F[11]~8_combout ;
wire \myprocessor|execute02|shifter_inst|RxxxxN|F[3]~3_combout ;
wire \myprocessor|execute02|shifter_inst|RxxxNx|F[7]~53_combout ;
wire \myprocessor|execute02|R[3]~78_combout ;
wire \myprocessor|execute02|R[3]~79_combout ;
wire \myprocessor|execute02|R[3]~80_combout ;
wire \myprocessor|execute02|shifter_inst|LNxxxx|F~10_combout ;
wire \myprocessor|execute02|R[3]~81_combout ;
wire \myprocessor|execute02|R[3]~82_combout ;
wire \myprocessor|fetch4|sum_s~1_combout ;
wire \myps2|fifo_rtl_0|auto_generated|ram_block1a2 ;
wire \myps2|fifo~16_q ;
wire \myprocessor|writeback1|F[2]~24_combout ;
wire \myprocessor|writeback1|F[2]~25_combout ;
wire \myprocessor|writeback1|F[2]~26_combout ;
wire \myprocessor|writeback1|F[2]~27_combout ;
wire \myprocessor|decode7|regs:28:reg_array|r|bits:2:r~q ;
wire \myprocessor|decode7|valB[2]~76_combout ;
wire \myprocessor|decode7|valB[2]~77_combout ;
wire \myprocessor|decode7|valB[2]~78_combout ;
wire \myprocessor|decode7|valB[2]~79_combout ;
wire \myprocessor|decode7|valB[2]~80_combout ;
wire \myprocessor|decode7|valB[2]~81_combout ;
wire \myprocessor|decode7|valB[2]~82_combout ;
wire \myprocessor|decode7|valB[2]~83_combout ;
wire \myprocessor|decode7|valB[2]~84_combout ;
wire \myprocessor|decode7|valB[2]~85_combout ;
wire \myprocessor|decode7|valB[2]~88_combout ;
wire \myprocessor|decode7|valB[2]~89_combout ;
wire \myprocessor|decode7|valB[2]~90_combout ;
wire \myprocessor|decode7|valB[2]~91_combout ;
wire \myprocessor|decode7|valB[2]~86_combout ;
wire \myprocessor|decode7|valB[2]~87_combout ;
wire \myprocessor|decode7|valB[2]~92_combout ;
wire \myprocessor|decode7|valB[2]~93_combout ;
wire \myprocessor|decode7|valB[2]~94_combout ;
wire \myprocessor|decode7|valB[2]~95_combout ;
wire \myprocessor|execute01|F[2]~5_combout ;
wire \myprocessor|execute02|R[2]~235_combout ;
wire \myprocessor|execute02|shifter_inst|LNxxxx|F~9_combout ;
wire \myprocessor|execute02|shifter_inst|RxNxxx|F[18]~10_combout ;
wire \myprocessor|execute02|shifter_inst|RxxxxN|F[2]~0_combout ;
wire \myprocessor|execute02|shifter_inst|RxxxxN|F[4]~1_combout ;
wire \myprocessor|execute02|R[2]~73_combout ;
wire \myprocessor|execute02|R[2]~74_combout ;
wire \myprocessor|execute02|R[2]~75_combout ;
wire \myprocessor|execute02|R[2]~76_combout ;
wire \myprocessor|execute02|R[2]~77_combout ;
wire \myprocessor|writeback1|F[1]~41_combout ;
wire \myprocessor|decode7|regs:13:reg_array|r|bits:1:r~q ;
wire \myprocessor|decode7|valA[1]~86_combout ;
wire \myprocessor|decode7|valA[1]~87_combout ;
wire \myprocessor|decode7|valA[1]~81_combout ;
wire \myprocessor|decode7|valA[1]~82_combout ;
wire \myprocessor|decode7|valA[1]~83_combout ;
wire \myprocessor|decode7|valA[1]~84_combout ;
wire \myprocessor|decode7|valA[1]~78_combout ;
wire \myprocessor|decode7|valA[1]~79_combout ;
wire \myprocessor|decode7|valA[1]~75_combout ;
wire \myprocessor|decode7|valA[1]~76_combout ;
wire \myprocessor|decode7|valA[1]~73_combout ;
wire \myprocessor|decode7|valA[1]~74_combout ;
wire \myprocessor|decode7|valA[1]~77_combout ;
wire \myprocessor|decode7|valA[1]~71_combout ;
wire \myprocessor|decode7|valA[1]~72_combout ;
wire \myprocessor|decode7|valA[1]~80_combout ;
wire \myprocessor|decode7|valA[1]~85_combout ;
wire \myprocessor|decode7|valA[1]~69_combout ;
wire \myprocessor|decode7|valA[1]~70_combout ;
wire \myprocessor|decode7|valA[1]~88_combout ;
wire \myprocessor|decode7|valA[1]~89_combout ;
wire \myprocessor|execute02|R[1]~233_combout ;
wire \myprocessor|execute02|R[1]~63_combout ;
wire \myprocessor|execute02|R[1]~95_combout ;
wire \myprocessor|execute02|shifter_inst|RxxxNx|F[5]~11_combout ;
wire \myprocessor|execute02|R[1]~96_combout ;
wire \myprocessor|execute02|R[1]~97_combout ;
wire \myprocessor|execute02|shifter_inst|RxNxxx|F[17]~18_combout ;
wire \myprocessor|execute02|shifter_inst|LNxxxx|F~12_combout ;
wire \myprocessor|execute02|R[1]~98_combout ;
wire \myprocessor|execute02|R[1]~99_combout ;
wire \myprocessor|execute02|R[1]~100_combout ;
wire \myprocessor|writeback1|F[0]~23_combout ;
wire \myprocessor|decode7|regs:14:reg_array|r|bits:0:r~q ;
wire \myprocessor|decode7|valA[0]~23_combout ;
wire \myprocessor|decode7|valA[0]~24_combout ;
wire \myprocessor|decode7|valA[0]~12_combout ;
wire \myprocessor|decode7|valA[0]~13_combout ;
wire \myprocessor|decode7|valA[0]~16_combout ;
wire \myprocessor|decode7|valA[0]~17_combout ;
wire \myprocessor|decode7|valA[0]~20_combout ;
wire \myprocessor|decode7|valA[0]~21_combout ;
wire \myprocessor|decode7|valA[0]~22_combout ;
wire \myprocessor|decode7|valA[0]~1_combout ;
wire \myprocessor|decode7|valA[0]~2_combout ;
wire \myprocessor|decode7|valA[0]~8_combout ;
wire \myprocessor|decode7|valA[0]~9_combout ;
wire \myprocessor|decode7|valA[0]~5_combout ;
wire \myprocessor|decode7|valA[0]~6_combout ;
wire \myprocessor|decode7|valA[0]~3_combout ;
wire \myprocessor|decode7|valA[0]~4_combout ;
wire \myprocessor|decode7|valA[0]~7_combout ;
wire \myprocessor|decode7|valA[0]~10_combout ;
wire \myprocessor|decode7|valA[0]~25_combout ;
wire \myprocessor|execute02|shifter_inst|LNxxxx|F~18_combout ;
wire \myprocessor|execute02|shifter_inst|LNxxxx|F~8_combout ;
wire \myprocessor|execute02|R[0]~64_combout ;
wire \myprocessor|execute02|R[0]~65_combout ;
wire \myprocessor|execute02|R[0]~66_combout ;
wire \myprocessor|execute02|shifter_inst|RxxxNx|F[8]~37_combout ;
wire \myprocessor|execute02|shifter_inst|RxxNxx|F[8]~4_combout ;
wire \myprocessor|execute02|R[0]~67_combout ;
wire \myprocessor|execute02|R[0]~69_combout ;
wire \myprocessor|execute02|R[0]~70_combout ;
wire \myps2|fifo_rtl_0|auto_generated|ram_block1a3 ;
wire \myps2|fifo~17_q ;
wire \myprocessor|fetch4|sum_s~2_combout ;
wire \myprocessor|writeback1|F[3]~28_combout ;
wire \myprocessor|writeback1|F[3]~29_combout ;
wire \myprocessor|writeback1|F[3]~30_combout ;
wire \myprocessor|writeback1|F[3]~31_combout ;
wire \myprocessor|decode7|regs:8:reg_array|r|bits:3:r~q ;
wire \myprocessor|decode7|valB[3]~96_combout ;
wire \myprocessor|decode7|valB[3]~97_combout ;
wire \myprocessor|decode7|valB[3]~108_combout ;
wire \myprocessor|decode7|valB[3]~109_combout ;
wire \myprocessor|decode7|valB[3]~110_combout ;
wire \myprocessor|decode7|valB[3]~111_combout ;
wire \myprocessor|decode7|valB[3]~102_combout ;
wire \myprocessor|decode7|valB[3]~103_combout ;
wire \myprocessor|decode7|valB[3]~100_combout ;
wire \myprocessor|decode7|valB[3]~101_combout ;
wire \myprocessor|decode7|valB[3]~104_combout ;
wire \myprocessor|decode7|valB[3]~105_combout ;
wire \myprocessor|decode7|valB[3]~106_combout ;
wire \myprocessor|decode7|valB[3]~98_combout ;
wire \myprocessor|decode7|valB[3]~99_combout ;
wire \myprocessor|decode7|valB[3]~107_combout ;
wire \myprocessor|decode7|valB[3]~112_combout ;
wire \myprocessor|decode7|valB[3]~113_combout ;
wire \myprocessor|decode7|valB[3]~114_combout ;
wire \myprocessor|decode7|valB[3]~115_combout ;
wire \myprocessor|execute01|F[3]~7_combout ;
wire \myprocessor|execute02|shifter_inst|LNxxxx|F~6_combout ;
wire \myprocessor|execute02|shifter_inst|RxxxNx|F[9]~2_combout ;
wire \myprocessor|execute02|R[5]~47_combout ;
wire \myprocessor|execute02|R[5]~48_combout ;
wire \myprocessor|execute02|R[5]~51_combout ;
wire \myprocessor|execute02|R[5]~52_combout ;
wire \myprocessor|execute02|R[5]~54_combout ;
wire \myprocessor|writeback1|F[5]~14_combout ;
wire \myprocessor|writeback1|F[5]~15_combout ;
wire \myprocessor|decode7|regs:13:reg_array|r|bits:5:r~q ;
wire \myprocessor|decode7|valB[5]~33_combout ;
wire \myprocessor|decode7|valB[5]~34_combout ;
wire \myprocessor|decode7|valB[5]~7_combout ;
wire \myprocessor|decode7|valB[5]~8_combout ;
wire \myprocessor|decode7|valB[5]~28_combout ;
wire \myprocessor|decode7|valB[5]~29_combout ;
wire \myprocessor|decode7|valB[5]~30_combout ;
wire \myprocessor|decode7|valB[5]~31_combout ;
wire \myprocessor|decode7|valB[5]~17_combout ;
wire \myprocessor|decode7|valB[5]~18_combout ;
wire \myprocessor|decode7|valB[5]~10_combout ;
wire \myprocessor|decode7|valB[5]~11_combout ;
wire \myprocessor|decode7|valB[5]~12_combout ;
wire \myprocessor|decode7|valB[5]~13_combout ;
wire \myprocessor|decode7|valB[5]~14_combout ;
wire \myprocessor|decode7|valB[5]~15_combout ;
wire \myprocessor|decode7|valB[5]~16_combout ;
wire \myprocessor|decode7|valB[5]~19_combout ;
wire \myprocessor|decode7|valB[5]~32_combout ;
wire \myprocessor|decode7|valB[5]~35_combout ;
wire \myps2|fifo_rtl_0|auto_generated|ram_block1a6 ;
wire \myps2|fifo~20_q ;
wire \myprocessor|writeback1|F[6]~16_combout ;
wire \myprocessor|fetch4|sum_s~5_combout ;
wire \myprocessor|writeback1|F[6]~17_combout ;
wire \myprocessor|writeback1|F[6]~18_combout ;
wire \myprocessor|writeback1|F[6]~19_combout ;
wire \myprocessor|decode7|regs:12:reg_array|r|bits:6:r~q ;
wire \myprocessor|decode7|regs:13:reg_array|r|bits:6:r~q ;
wire \myprocessor|decode7|valA[6]~191_combout ;
wire \myprocessor|decode7|regs:15:reg_array|r|bits:6:r~q ;
wire \myprocessor|decode7|regs:14:reg_array|r|bits:6:r~feeder_combout ;
wire \myprocessor|decode7|regs:14:reg_array|r|bits:6:r~q ;
wire \myprocessor|decode7|valA[6]~192_combout ;
wire \myprocessor|decode7|regs:20:reg_array|r|bits:6:r~q ;
wire \myprocessor|decode7|regs:28:reg_array|r|bits:6:r~q ;
wire \myprocessor|decode7|regs:16:reg_array|r|bits:6:r~q ;
wire \myprocessor|decode7|regs:24:reg_array|r|bits:6:r~q ;
wire \myprocessor|decode7|valA[6]~178_combout ;
wire \myprocessor|decode7|valA[6]~179_combout ;
wire \myprocessor|decode7|regs:25:reg_array|r|bits:6:r~q ;
wire \myprocessor|decode7|regs:17:reg_array|r|bits:6:r~q ;
wire \myprocessor|decode7|valA[6]~176_combout ;
wire \myprocessor|decode7|regs:21:reg_array|r|bits:6:r~q ;
wire \myprocessor|decode7|regs:29:reg_array|r|bits:6:r~q ;
wire \myprocessor|decode7|valA[6]~177_combout ;
wire \myprocessor|decode7|valA[6]~180_combout ;
wire \myprocessor|decode7|regs:18:reg_array|r|bits:6:r~q ;
wire \myprocessor|decode7|regs:22:reg_array|r|bits:6:r~feeder_combout ;
wire \myprocessor|decode7|regs:22:reg_array|r|bits:6:r~q ;
wire \myprocessor|decode7|valA[6]~174_combout ;
wire \myprocessor|decode7|regs:26:reg_array|r|bits:6:r~q ;
wire \myprocessor|decode7|regs:30:reg_array|r|bits:6:r~q ;
wire \myprocessor|decode7|valA[6]~175_combout ;
wire \myprocessor|decode7|regs:23:reg_array|r|bits:6:r~q ;
wire \myprocessor|decode7|regs:19:reg_array|r|bits:6:r~q ;
wire \myprocessor|decode7|valA[6]~181_combout ;
wire \myprocessor|decode7|regs:27:reg_array|r|bits:6:r~q ;
wire \myprocessor|decode7|regs:31:reg_array|r|bits:6:r~q ;
wire \myprocessor|decode7|valA[6]~182_combout ;
wire \myprocessor|decode7|valA[6]~183_combout ;
wire \myprocessor|decode7|regs:3:reg_array|r|bits:6:r~q ;
wire \myprocessor|decode7|regs:2:reg_array|r|bits:6:r~q ;
wire \myprocessor|decode7|regs:1:reg_array|r|bits:6:r~q ;
wire \myprocessor|decode7|regs:6:reg_array|r|bits:6:r~q ;
wire \myprocessor|decode7|regs:7:reg_array|r|bits:6:r~q ;
wire \myprocessor|decode7|regs:5:reg_array|r|bits:6:r~q ;
wire \myprocessor|decode7|regs:4:reg_array|r|bits:6:r~q ;
wire \myprocessor|decode7|valA[6]~186_combout ;
wire \myprocessor|decode7|valA[6]~187_combout ;
wire \myprocessor|decode7|valA[6]~188_combout ;
wire \myprocessor|decode7|valA[6]~189_combout ;
wire \myprocessor|decode7|regs:9:reg_array|r|bits:6:r~q ;
wire \myprocessor|decode7|regs:11:reg_array|r|bits:6:r~q ;
wire \myprocessor|decode7|regs:10:reg_array|r|bits:6:r~q ;
wire \myprocessor|decode7|regs:8:reg_array|r|bits:6:r~q ;
wire \myprocessor|decode7|valA[6]~184_combout ;
wire \myprocessor|decode7|valA[6]~185_combout ;
wire \myprocessor|decode7|valA[6]~190_combout ;
wire \myprocessor|decode7|valA[6]~193_combout ;
wire \myprocessor|decode7|valA[6]~194_combout ;
wire \myprocessor|execute02|adder_inst|lower|carry[7]~7_combout ;
wire \myprocessor|execute02|adder_inst|lower|carry[8]~8_combout ;
wire \myprocessor|execute01|F[8]~12_combout ;
wire \myprocessor|execute02|R[8]~239_combout ;
wire \myprocessor|execute02|R[8]~240_combout ;
wire \myprocessor|execute02|R[8]~119_combout ;
wire \myprocessor|execute02|shifter_inst|RxxNxx|F[16]~15_combout ;
wire \myprocessor|execute02|shifter_inst|LNxxxx|F~13_combout ;
wire \myprocessor|execute02|R[8]~117_combout ;
wire \myprocessor|execute02|R[8]~118_combout ;
wire \myprocessor|execute02|R[8]~120_combout ;
wire \myprocessor|execute02|R[8]~121_combout ;
wire \myprocessor|fetch4|sum_s~7_combout ;
wire \myprocessor|writeback1|F[8]~47_combout ;
wire \myprocessor|writeback1|F[8]~48_combout ;
wire \myprocessor|writeback1|F[8]~49_combout ;
wire \myprocessor|decode7|regs:10:reg_array|r|bits:8:r~q ;
wire \myprocessor|decode7|valA[8]~226_combout ;
wire \myprocessor|decode7|valA[8]~227_combout ;
wire \myprocessor|decode7|valA[8]~228_combout ;
wire \myprocessor|decode7|valA[8]~229_combout ;
wire \myprocessor|decode7|valA[8]~230_combout ;
wire \myprocessor|decode7|valA[8]~231_combout ;
wire \myprocessor|decode7|valA[8]~232_combout ;
wire \myprocessor|decode7|valA[8]~233_combout ;
wire \myprocessor|decode7|valA[8]~234_combout ;
wire \myprocessor|decode7|valA[8]~223_combout ;
wire \myprocessor|decode7|valA[8]~224_combout ;
wire \myprocessor|decode7|valA[8]~220_combout ;
wire \myprocessor|decode7|valA[8]~221_combout ;
wire \myprocessor|decode7|valA[8]~218_combout ;
wire \myprocessor|decode7|valA[8]~219_combout ;
wire \myprocessor|decode7|valA[8]~222_combout ;
wire \myprocessor|decode7|valA[8]~216_combout ;
wire \myprocessor|decode7|valA[8]~217_combout ;
wire \myprocessor|decode7|valA[8]~225_combout ;
wire \myprocessor|decode7|valA[8]~235_combout ;
wire \myprocessor|decode7|valA[8]~236_combout ;
wire \myprocessor|execute02|adder_inst|lower|carry[9]~9_combout ;
wire \myprocessor|decode7|valA[9]~257_combout ;
wire \myprocessor|execute02|adder_inst|lower|carry[10]~10_combout ;
wire \myprocessor|decode7|valA[10]~278_combout ;
wire \myprocessor|execute02|adder_inst|lower|carry[11]~11_combout ;
wire \myprocessor|execute02|R[11]~135_combout ;
wire \myprocessor|execute02|shifter_inst|LNxxxx|F~20_combout ;
wire \myprocessor|execute02|R[11]~136_combout ;
wire \myprocessor|execute02|R[11]~246_combout ;
wire \myprocessor|execute02|R[11]~137_combout ;
wire \myprocessor|execute02|R[11]~138_combout ;
wire \myprocessor|fetch2|bits:11:r~q ;
wire \myprocessor|fetch4|sum_s~10_combout ;
wire \myprocessor|writeback1|F[11]~54_combout ;
wire \myprocessor|writeback1|F[11]~55_combout ;
wire \myprocessor|decode7|regs:11:reg_array|r|bits:11:r~q ;
wire \myprocessor|decode7|valB[11]~256_combout ;
wire \myprocessor|decode7|valB[11]~257_combout ;
wire \myprocessor|decode7|valB[11]~268_combout ;
wire \myprocessor|decode7|valB[11]~269_combout ;
wire \myprocessor|decode7|valB[11]~270_combout ;
wire \myprocessor|decode7|valB[11]~271_combout ;
wire \myprocessor|decode7|valB[11]~265_combout ;
wire \myprocessor|decode7|valB[11]~266_combout ;
wire \myprocessor|decode7|valB[11]~258_combout ;
wire \myprocessor|decode7|valB[11]~259_combout ;
wire \myprocessor|decode7|valB[11]~260_combout ;
wire \myprocessor|decode7|valB[11]~261_combout ;
wire \myprocessor|decode7|valB[11]~262_combout ;
wire \myprocessor|decode7|valB[11]~263_combout ;
wire \myprocessor|decode7|valB[11]~264_combout ;
wire \myprocessor|decode7|valB[11]~267_combout ;
wire \myprocessor|decode7|valB[11]~272_combout ;
wire \myprocessor|decode7|valB[11]~273_combout ;
wire \myprocessor|decode7|valB[11]~274_combout ;
wire \myprocessor|decode7|valB[11]~275_combout ;
wire \myprocessor|fetch1|F~21_combout ;
wire \myprocessor|fetch4|carry~6_combout ;
wire \myprocessor|execute08|carry[9]~7_combout ;
wire \myprocessor|fetch4|carry~8_combout ;
wire \myprocessor|execute08|carry[10]~8_combout ;
wire \myprocessor|execute08|carry[11]~9_combout ;
wire \myprocessor|fetch1|F~20_combout ;
wire \myprocessor|fetch1|F~22_combout ;
wire \myprocessor|execute11|F[10]~11_combout ;
wire \myprocessor|execute11|F[10]~12_combout ;
wire \myprocessor|fetch1|F~19_combout ;
wire \myprocessor|fetch1|F~16_combout ;
wire \myprocessor|fetch1|F~17_combout ;
wire \myprocessor|fetch1|F~18_combout ;
wire \myprocessor|execute08|carry[2]~0_combout ;
wire \myprocessor|execute08|carry[3]~1_combout ;
wire \myprocessor|fetch4|carry~2_combout ;
wire \myprocessor|execute08|carry[4]~2_combout ;
wire \myprocessor|execute08|carry[5]~3_combout ;
wire \myprocessor|execute08|carry[6]~4_combout ;
wire \myprocessor|fetch4|carry~4_combout ;
wire \myprocessor|execute08|carry[7]~5_combout ;
wire \myprocessor|execute08|carry[8]~6_combout ;
wire \myprocessor|execute11|F[8]~9_combout ;
wire \myprocessor|execute11|F[8]~10_combout ;
wire \myprocessor|fetch1|F~15_combout ;
wire \myprocessor|execute02|R[7]~53_combout ;
wire \myprocessor|execute02|R[7]~90_combout ;
wire \myprocessor|execute02|R[7]~91_combout ;
wire \myprocessor|execute02|R[7]~92_combout ;
wire \myprocessor|execute02|shifter_inst|LNxxxx|F~19_combout ;
wire \myprocessor|execute02|R[7]~88_combout ;
wire \myprocessor|execute02|shifter_inst|RxxxNx|F[11]~57_combout ;
wire \myprocessor|execute02|R[7]~89_combout ;
wire \myprocessor|execute02|R[7]~93_combout ;
wire \myprocessor|execute02|R[7]~94_combout ;
wire \myprocessor|fetch4|sum_s~6_combout ;
wire \myprocessor|writeback1|F[7]~36_combout ;
wire \myprocessor|writeback1|F[7]~37_combout ;
wire \myprocessor|decode7|regs:1:reg_array|r|bits:7:r~q ;
wire \myprocessor|decode7|valB[7]~148_combout ;
wire \myprocessor|decode7|valB[7]~149_combout ;
wire \myprocessor|decode7|valB[7]~150_combout ;
wire \myprocessor|decode7|valB[7]~151_combout ;
wire \myprocessor|decode7|valB[7]~140_combout ;
wire \myprocessor|decode7|valB[7]~141_combout ;
wire \myprocessor|decode7|valB[7]~142_combout ;
wire \myprocessor|decode7|valB[7]~143_combout ;
wire \myprocessor|decode7|valB[7]~144_combout ;
wire \myprocessor|decode7|valB[7]~145_combout ;
wire \myprocessor|decode7|valB[7]~146_combout ;
wire \myprocessor|decode7|valB[7]~138_combout ;
wire \myprocessor|decode7|valB[7]~139_combout ;
wire \myprocessor|decode7|valB[7]~147_combout ;
wire \myprocessor|decode7|valB[7]~152_combout ;
wire \myprocessor|decode7|valB[7]~136_combout ;
wire \myprocessor|decode7|valB[7]~137_combout ;
wire \myprocessor|decode7|valB[7]~153_combout ;
wire \myprocessor|decode7|valB[7]~154_combout ;
wire \myprocessor|decode7|valB[7]~155_combout ;
wire \myprocessor|fetch1|F~13_combout ;
wire \myprocessor|fetch1|F~12_combout ;
wire \myprocessor|fetch1|F~14_combout ;
wire \myprocessor|execute11|F[6]~7_combout ;
wire \myprocessor|execute11|F[6]~8_combout ;
wire \myprocessor|fetch1|F~11_combout ;
wire \myprocessor|fetch1|F~8_combout ;
wire \myprocessor|fetch1|F~9_combout ;
wire \myprocessor|fetch1|F~10_combout ;
wire \myprocessor|decode4|F[4]~1_combout ;
wire \myprocessor|decode7|valB[21]~9_combout ;
wire \myprocessor|decode7|valB[4]~126_combout ;
wire \myprocessor|decode7|valB[4]~127_combout ;
wire \myprocessor|decode7|valB[4]~128_combout ;
wire \myprocessor|decode7|valB[4]~129_combout ;
wire \myprocessor|decode7|valB[4]~130_combout ;
wire \myprocessor|decode7|valB[4]~131_combout ;
wire \myprocessor|decode7|valB[4]~132_combout ;
wire \myprocessor|decode7|valB[4]~116_combout ;
wire \myprocessor|decode7|valB[4]~117_combout ;
wire \myprocessor|decode7|valB[4]~120_combout ;
wire \myprocessor|decode7|valB[4]~121_combout ;
wire \myprocessor|decode7|valB[4]~118_combout ;
wire \myprocessor|decode7|valB[4]~119_combout ;
wire \myprocessor|decode7|valB[4]~122_combout ;
wire \myprocessor|decode7|valB[4]~123_combout ;
wire \myprocessor|decode7|valB[4]~124_combout ;
wire \myprocessor|decode7|valB[4]~125_combout ;
wire \myprocessor|decode7|valB[4]~133_combout ;
wire \myprocessor|decode7|valB[4]~134_combout ;
wire \myprocessor|decode7|valB[4]~135_combout ;
wire \myprocessor|execute11|F[4]~5_combout ;
wire \myprocessor|execute11|F[4]~6_combout ;
wire \myprocessor|fetch1|F~7_combout ;
wire \myprocessor|decode1|Equal10~0_combout ;
wire \myprocessor|branch~0_combout ;
wire \myprocessor|branch~1_combout ;
wire \myprocessor|branch~2_combout ;
wire \myprocessor|branch~7_combout ;
wire \myprocessor|branch~6_combout ;
wire \myprocessor|branch~5_combout ;
wire \myprocessor|branch~8_combout ;
wire \myprocessor|branch~9_combout ;
wire \myprocessor|branch~4_combout ;
wire \myprocessor|branch~3_combout ;
wire \myprocessor|branch~10_combout ;
wire \myprocessor|branch~13_combout ;
wire \myprocessor|branch~14_combout ;
wire \myprocessor|branch~11_combout ;
wire \myprocessor|branch~12_combout ;
wire \myprocessor|branch~15_combout ;
wire \myprocessor|branch~17_combout ;
wire \myprocessor|branch~18_combout ;
wire \myprocessor|branch~16_combout ;
wire \myprocessor|branch~19_combout ;
wire \myprocessor|branch~20_combout ;
wire \myprocessor|branch~21_combout ;
wire \myprocessor|branch~22_combout ;
wire \myprocessor|execute02|adder_inst|signed_overflow~0_combout ;
wire \myprocessor|execute02|adder_inst|signed_overflow~1_combout ;
wire \myprocessor|branch~combout ;
wire \myprocessor|execute11|F[1]~0_combout ;
wire \myprocessor|fetch1|F~5_combout ;
wire \myprocessor|fetch1|F~4_combout ;
wire \myprocessor|fetch1|F~6_combout ;
wire \myprocessor|msimDummy9~combout ;
wire \myprocessor|execute11|F[2]~3_combout ;
wire \myprocessor|execute11|F[2]~4_combout ;
wire \myprocessor|fetch1|F~3_combout ;
wire \myprocessor|execute08|sum[1]~4_combout ;
wire \myprocessor|execute11|F[1]~1_combout ;
wire \myprocessor|execute11|F[1]~2_combout ;
wire \myprocessor|fetch1|F~2_combout ;
wire \myprocessor|fetch1|F~0_combout ;
wire \myprocessor|fetch1|F~1_combout ;
wire \myprocessor|decode4|F[3]~0_combout ;
wire \myprocessor|decode7|valB[21]~20_combout ;
wire \myprocessor|decode7|valB[6]~53_combout ;
wire \myprocessor|decode7|valB[6]~54_combout ;
wire \myprocessor|decode7|valB[6]~38_combout ;
wire \myprocessor|decode7|valB[6]~39_combout ;
wire \myprocessor|decode7|valB[6]~40_combout ;
wire \myprocessor|decode7|valB[6]~41_combout ;
wire \myprocessor|decode7|valB[6]~42_combout ;
wire \myprocessor|decode7|valB[6]~36_combout ;
wire \myprocessor|decode7|valB[6]~37_combout ;
wire \myprocessor|decode7|valB[6]~43_combout ;
wire \myprocessor|decode7|valB[6]~44_combout ;
wire \myprocessor|decode7|valB[6]~45_combout ;
wire \myprocessor|decode7|valB[6]~46_combout ;
wire \myprocessor|decode7|valB[6]~47_combout ;
wire \myprocessor|decode7|valB[6]~48_combout ;
wire \myprocessor|decode7|valB[6]~49_combout ;
wire \myprocessor|decode7|valB[6]~50_combout ;
wire \myprocessor|decode7|valB[6]~51_combout ;
wire \myprocessor|decode7|valB[6]~52_combout ;
wire \myprocessor|decode7|valB[6]~55_combout ;
wire \mylcd|Equal0~0_combout ;
wire \mylcd|Equal0~1_combout ;
wire \mylcd|Equal0~2_combout ;
wire \myprocessor|decode1|Equal13~0_combout ;
wire \mylcd|ptr[3]~0_combout ;
wire \mylcd|Add4~7 ;
wire \mylcd|Add4~8_combout ;
wire \mylcd|index[4]~7_combout ;
wire \mylcd|Add4~9 ;
wire \mylcd|Add4~10_combout ;
wire \mylcd|index[5]~8_combout ;
wire \mylcd|buf_changed_ack~0_combout ;
wire \mylcd|buf_changed_ack~q ;
wire \mylcd|buf_changed~0_combout ;
wire \mylcd|buf_changed~q ;
wire \mylcd|delay[0]~18_combout ;
wire \mylcd|state1~12_combout ;
wire \mylcd|state1~13_combout ;
wire \mylcd|state1.B~3_combout ;
wire \mylcd|state1.B~q ;
wire \mylcd|state1.B~2_combout ;
wire \mylcd|Selector0~0_combout ;
wire \mylcd|cstart~q ;
wire \mylcd|prestart~q ;
wire \mylcd|state2.A~0_combout ;
wire \mylcd|mstart~0_combout ;
wire \mylcd|mstart~q ;
wire \mylcd|state2.A~q ;
wire \mylcd|state2.B~0_combout ;
wire \mylcd|state2.B~q ;
wire \mylcd|Selector7~0_combout ;
wire \mylcd|state2.C~q ;
wire \mylcd|Selector10~0_combout ;
wire \mylcd|Selector7~1_combout ;
wire \mylcd|Add5~0_combout ;
wire \mylcd|Selector13~0_combout ;
wire \mylcd|Add5~1 ;
wire \mylcd|Add5~2_combout ;
wire \mylcd|Selector12~0_combout ;
wire \mylcd|Add5~3 ;
wire \mylcd|Add5~4_combout ;
wire \mylcd|Selector11~0_combout ;
wire \mylcd|Add5~5 ;
wire \mylcd|Add5~6_combout ;
wire \mylcd|Selector10~1_combout ;
wire \mylcd|Add5~7 ;
wire \mylcd|Add5~8_combout ;
wire \mylcd|Selector9~0_combout ;
wire \mylcd|Selector9~1_combout ;
wire \mylcd|state2~12_combout ;
wire \mylcd|state2.D~q ;
wire \mylcd|mstart~1_combout ;
wire \mylcd|cdone~0_combout ;
wire \mylcd|cdone~q ;
wire \mylcd|Selector3~0_combout ;
wire \mylcd|state1.C~q ;
wire \mylcd|delay[17]~26_combout ;
wire \mylcd|delay[0]~19 ;
wire \mylcd|delay[1]~20_combout ;
wire \mylcd|delay[1]~21 ;
wire \mylcd|delay[2]~22_combout ;
wire \mylcd|delay[2]~23 ;
wire \mylcd|delay[3]~24_combout ;
wire \mylcd|delay[3]~25 ;
wire \mylcd|delay[4]~27_combout ;
wire \mylcd|delay[4]~28 ;
wire \mylcd|delay[5]~29_combout ;
wire \mylcd|delay[5]~30 ;
wire \mylcd|delay[6]~31_combout ;
wire \mylcd|delay[6]~32 ;
wire \mylcd|delay[7]~33_combout ;
wire \mylcd|delay[7]~34 ;
wire \mylcd|delay[8]~35_combout ;
wire \mylcd|LessThan4~1_combout ;
wire \mylcd|LessThan4~0_combout ;
wire \mylcd|LessThan4~2_combout ;
wire \mylcd|delay[8]~36 ;
wire \mylcd|delay[9]~37_combout ;
wire \mylcd|delay[9]~38 ;
wire \mylcd|delay[10]~39_combout ;
wire \mylcd|delay[10]~40 ;
wire \mylcd|delay[11]~41_combout ;
wire \mylcd|delay[11]~42 ;
wire \mylcd|delay[12]~43_combout ;
wire \mylcd|delay[12]~44 ;
wire \mylcd|delay[13]~45_combout ;
wire \mylcd|delay[13]~46 ;
wire \mylcd|delay[14]~47_combout ;
wire \mylcd|delay[14]~48 ;
wire \mylcd|delay[15]~49_combout ;
wire \mylcd|delay[15]~50 ;
wire \mylcd|delay[16]~51_combout ;
wire \mylcd|LessThan4~4_combout ;
wire \mylcd|LessThan4~3_combout ;
wire \mylcd|delay[16]~52 ;
wire \mylcd|delay[17]~53_combout ;
wire \mylcd|LessThan4~5_combout ;
wire \mylcd|Selector4~0_combout ;
wire \mylcd|state1.D~q ;
wire \mylcd|index~2_combout ;
wire \mylcd|index[0]~4_combout ;
wire \mylcd|Add4~1 ;
wire \mylcd|Add4~2_combout ;
wire \mylcd|index[1]~3_combout ;
wire \mylcd|LessThan3~0_combout ;
wire \mylcd|LessThan3~1_combout ;
wire \mylcd|Add4~3 ;
wire \mylcd|Add4~4_combout ;
wire \mylcd|index[2]~5_combout ;
wire \mylcd|Add4~5 ;
wire \mylcd|Add4~6_combout ;
wire \mylcd|index[3]~6_combout ;
wire \mylcd|Add1~2_combout ;
wire \mylcd|Add1~0_combout ;
wire \mylcd|Add1~1_combout ;
wire \mylcd|Decoder0~2_combout ;
wire \mylcd|ptr[0]~4_combout ;
wire \mylcd|Decoder0~21_combout ;
wire \mylcd|ptr[1]~2_combout ;
wire \mylcd|Add0~0_combout ;
wire \mylcd|ptr[2]~1_combout ;
wire \mylcd|Add0~1_combout ;
wire \mylcd|ptr[3]~3_combout ;
wire \mylcd|Decoder0~13_combout ;
wire \mylcd|line2~16_combout ;
wire \mylcd|process_0~1_combout ;
wire \mylcd|printed_crlf~0_combout ;
wire \mylcd|printed_crlf~q ;
wire \mylcd|process_0~0_combout ;
wire \mylcd|process_0~2_combout ;
wire \mylcd|line2[2][0]~17_combout ;
wire \mylcd|line2[2][0]~q ;
wire \mylcd|line1[1][0]~0_combout ;
wire \mylcd|line1[2][0]~q ;
wire \mylcd|Decoder0~16_combout ;
wire \mylcd|line2~22_combout ;
wire \mylcd|line2[6][0]~23_combout ;
wire \mylcd|line2[6][0]~q ;
wire \mylcd|line1[6][0]~q ;
wire \mylcd|curbuf[0]~7_combout ;
wire \mylcd|Decoder0~4_combout ;
wire \mylcd|line2~2_combout ;
wire \mylcd|line2[0][0]~3_combout ;
wire \mylcd|line2[0][0]~q ;
wire \mylcd|line1[0][0]~feeder_combout ;
wire \mylcd|line1[0][0]~q ;
wire \mylcd|Decoder0~6_combout ;
wire \mylcd|line2~6_combout ;
wire \mylcd|line2[4][0]~7_combout ;
wire \mylcd|line2[4][0]~q ;
wire \mylcd|line1[4][0]~q ;
wire \mylcd|curbuf[0]~8_combout ;
wire \mylcd|Decoder0~5_combout ;
wire \mylcd|line2~4_combout ;
wire \mylcd|line2[8][0]~5_combout ;
wire \mylcd|line2[8][0]~q ;
wire \mylcd|line1[8][0]~q ;
wire \mylcd|Decoder0~15_combout ;
wire \mylcd|line2~20_combout ;
wire \mylcd|line2[10][0]~21_combout ;
wire \mylcd|line2[10][0]~q ;
wire \mylcd|line1[10][0]~q ;
wire \mylcd|curbuf[0]~2_combout ;
wire \mylcd|Decoder0~3_combout ;
wire \mylcd|line2~0_combout ;
wire \mylcd|line2[12][0]~1_combout ;
wire \mylcd|line2[12][0]~q ;
wire \mylcd|line1[12][0]~q ;
wire \mylcd|Decoder0~14_combout ;
wire \mylcd|line2~18_combout ;
wire \mylcd|line2[14][0]~19_combout ;
wire \mylcd|line2[14][0]~q ;
wire \mylcd|line1[14][0]~feeder_combout ;
wire \mylcd|line1[14][0]~q ;
wire \mylcd|curbuf[0]~3_combout ;
wire \mylcd|Decoder0~9_combout ;
wire \mylcd|line2~28_combout ;
wire \mylcd|Decoder0~19_combout ;
wire \mylcd|line2[9][0]~29_combout ;
wire \mylcd|line2[9][0]~q ;
wire \mylcd|line1[9][0]~q ;
wire \mylcd|line2~12_combout ;
wire \mylcd|Decoder0~11_combout ;
wire \mylcd|line2[11][0]~13_combout ;
wire \mylcd|line2[11][0]~q ;
wire \mylcd|line1[11][0]~q ;
wire \mylcd|curbuf[0]~4_combout ;
wire \mylcd|line2~24_combout ;
wire \mylcd|Decoder0~17_combout ;
wire \mylcd|line2[13][0]~25_combout ;
wire \mylcd|line2[13][0]~q ;
wire \mylcd|line1[13][0]~q ;
wire \mylcd|line2~10_combout ;
wire \mylcd|Decoder0~10_combout ;
wire \mylcd|line2[15][0]~11_combout ;
wire \mylcd|line2[15][0]~q ;
wire \mylcd|line1[15][0]~q ;
wire \mylcd|curbuf[0]~5_combout ;
wire \mylcd|curbuf[0]~6_combout ;
wire \mylcd|Decoder0~7_combout ;
wire \mylcd|line2~30_combout ;
wire \mylcd|Decoder0~20_combout ;
wire \mylcd|line2[5][0]~31_combout ;
wire \mylcd|line2[5][0]~q ;
wire \mylcd|line1[5][0]~feeder_combout ;
wire \mylcd|line1[5][0]~q ;
wire \mylcd|line2~26_combout ;
wire \mylcd|Decoder0~18_combout ;
wire \mylcd|line2[1][0]~27_combout ;
wire \mylcd|line2[1][0]~q ;
wire \mylcd|line1[1][0]~q ;
wire \mylcd|line2~8_combout ;
wire \mylcd|Decoder0~8_combout ;
wire \mylcd|line2[3][0]~9_combout ;
wire \mylcd|line2[3][0]~q ;
wire \mylcd|line1[3][0]~q ;
wire \mylcd|line2~14_combout ;
wire \mylcd|Decoder0~12_combout ;
wire \mylcd|line2[7][0]~15_combout ;
wire \mylcd|line2[7][0]~q ;
wire \mylcd|line1[7][0]~feeder_combout ;
wire \mylcd|line1[7][0]~q ;
wire \mylcd|curbuf[0]~0_combout ;
wire \mylcd|curbuf[0]~1_combout ;
wire \mylcd|curbuf[0]~9_combout ;
wire \mylcd|Add2~1_combout ;
wire \mylcd|Add2~0_combout ;
wire \mylcd|curbuf[0]~14_combout ;
wire \mylcd|curbuf[0]~15_combout ;
wire \mylcd|curbuf[0]~12_combout ;
wire \mylcd|curbuf[0]~13_combout ;
wire \mylcd|curbuf[0]~16_combout ;
wire \mylcd|curbuf[0]~10_combout ;
wire \mylcd|curbuf[0]~11_combout ;
wire \mylcd|curbuf[0]~17_combout ;
wire \mylcd|curbuf[0]~18_combout ;
wire \mylcd|curbuf[0]~19_combout ;
wire \mylcd|LessThan2~0_combout ;
wire \mylcd|LessThan2~1_combout ;
wire \mylcd|Equal6~0_combout ;
wire \mylcd|Equal2~0_combout ;
wire \mylcd|lcd_data[6]~0_combout ;
wire \mylcd|lcd_data[6]~1_combout ;
wire \mylcd|lcd_data[6]~2_combout ;
wire \mylcd|curbuf[0]~20_combout ;
wire \mylcd|curbuf[0]~21_combout ;
wire \mylcd|state1.A~0_combout ;
wire \mylcd|state1.A~q ;
wire \mylcd|lcd_data[0]~3_combout ;
wire \mylcd|line2~32_combout ;
wire \mylcd|line2[12][1]~q ;
wire \mylcd|line1[12][1]~q ;
wire \mylcd|line2~34_combout ;
wire \mylcd|line2[8][1]~q ;
wire \mylcd|line1[8][1]~q ;
wire \mylcd|curbuf[1]~29_combout ;
wire \mylcd|line2~35_combout ;
wire \mylcd|line2[4][1]~q ;
wire \mylcd|line1[4][1]~q ;
wire \mylcd|line2~33_combout ;
wire \mylcd|line2[0][1]~q ;
wire \mylcd|line1[0][1]~q ;
wire \mylcd|curbuf[1]~30_combout ;
wire \mylcd|line2~47_combout ;
wire \mylcd|line2[5][1]~q ;
wire \mylcd|line1[5][1]~feeder_combout ;
wire \mylcd|line1[5][1]~q ;
wire \mylcd|line2~45_combout ;
wire \mylcd|line2[1][1]~q ;
wire \mylcd|line1[1][1]~q ;
wire \mylcd|line2~44_combout ;
wire \mylcd|line2[13][1]~q ;
wire \mylcd|line1[13][1]~q ;
wire \mylcd|line2~46_combout ;
wire \mylcd|line2[9][1]~q ;
wire \mylcd|line1[9][1]~q ;
wire \mylcd|curbuf[1]~22_combout ;
wire \mylcd|curbuf[1]~23_combout ;
wire \mylcd|line2~40_combout ;
wire \mylcd|line2[2][1]~q ;
wire \mylcd|line1[2][1]~q ;
wire \mylcd|line2~43_combout ;
wire \mylcd|line2[6][1]~q ;
wire \mylcd|line1[6][1]~q ;
wire \mylcd|line2~42_combout ;
wire \mylcd|line2[10][1]~q ;
wire \mylcd|line1[10][1]~q ;
wire \mylcd|line2~41_combout ;
wire \mylcd|line2[14][1]~q ;
wire \mylcd|line1[14][1]~feeder_combout ;
wire \mylcd|line1[14][1]~q ;
wire \mylcd|curbuf[1]~26_combout ;
wire \mylcd|curbuf[1]~27_combout ;
wire \mylcd|line2~36_combout ;
wire \mylcd|line2[3][1]~q ;
wire \mylcd|line1[3][1]~q ;
wire \mylcd|line2~39_combout ;
wire \mylcd|line2[7][1]~q ;
wire \mylcd|line1[7][1]~q ;
wire \mylcd|line2~38_combout ;
wire \mylcd|line2[11][1]~q ;
wire \mylcd|line1[11][1]~q ;
wire \mylcd|line2~37_combout ;
wire \mylcd|line2[15][1]~q ;
wire \mylcd|line1[15][1]~feeder_combout ;
wire \mylcd|line1[15][1]~q ;
wire \mylcd|curbuf[1]~24_combout ;
wire \mylcd|curbuf[1]~25_combout ;
wire \mylcd|curbuf[1]~28_combout ;
wire \mylcd|curbuf[1]~31_combout ;
wire \mylcd|curbuf[1]~39_combout ;
wire \mylcd|curbuf[1]~40_combout ;
wire \mylcd|curbuf[1]~32_combout ;
wire \mylcd|curbuf[1]~33_combout ;
wire \mylcd|curbuf[1]~34_combout ;
wire \mylcd|curbuf[1]~35_combout ;
wire \mylcd|curbuf[1]~36_combout ;
wire \mylcd|curbuf[1]~37_combout ;
wire \mylcd|curbuf[1]~38_combout ;
wire \mylcd|curbuf[1]~41_combout ;
wire \mylcd|curbuf[1]~42_combout ;
wire \mylcd|curbuf[1]~43_combout ;
wire \mylcd|line2~58_combout ;
wire \mylcd|line2[10][2]~q ;
wire \mylcd|line1[10][2]~q ;
wire \mylcd|line2~50_combout ;
wire \mylcd|line2[8][2]~q ;
wire \mylcd|line1[8][2]~feeder_combout ;
wire \mylcd|line1[8][2]~q ;
wire \mylcd|curbuf[2]~46_combout ;
wire \mylcd|line2~49_combout ;
wire \mylcd|line2[0][2]~q ;
wire \mylcd|line1[0][2]~q ;
wire \mylcd|line2~56_combout ;
wire \mylcd|line2[2][2]~q ;
wire \mylcd|line1[2][2]~q ;
wire \mylcd|curbuf[2]~47_combout ;
wire \mylcd|line2~52_combout ;
wire \mylcd|line2[3][2]~q ;
wire \mylcd|line1[3][2]~feeder_combout ;
wire \mylcd|line1[3][2]~q ;
wire \mylcd|line2~61_combout ;
wire \mylcd|line2[1][2]~q ;
wire \mylcd|line1[1][2]~q ;
wire \mylcd|line2~54_combout ;
wire \mylcd|line2[11][2]~q ;
wire \mylcd|line1[11][2]~q ;
wire \mylcd|line2~62_combout ;
wire \mylcd|line2[9][2]~q ;
wire \mylcd|line1[9][2]~feeder_combout ;
wire \mylcd|line1[9][2]~q ;
wire \mylcd|curbuf[2]~48_combout ;
wire \mylcd|curbuf[2]~49_combout ;
wire \mylcd|curbuf[2]~50_combout ;
wire \mylcd|line2~57_combout ;
wire \mylcd|line2[14][2]~q ;
wire \mylcd|line1[14][2]~q ;
wire \mylcd|line2~59_combout ;
wire \mylcd|line2[6][2]~q ;
wire \mylcd|line1[6][2]~q ;
wire \mylcd|curbuf[2]~51_combout ;
wire \mylcd|line2~51_combout ;
wire \mylcd|line2[4][2]~q ;
wire \mylcd|line1[4][2]~q ;
wire \mylcd|line2~48_combout ;
wire \mylcd|line2[12][2]~q ;
wire \mylcd|line1[12][2]~feeder_combout ;
wire \mylcd|line1[12][2]~q ;
wire \mylcd|curbuf[2]~52_combout ;
wire \mylcd|line2~53_combout ;
wire \mylcd|line2[15][2]~q ;
wire \mylcd|line1[15][2]~q ;
wire \mylcd|line2~55_combout ;
wire \mylcd|line2[7][2]~q ;
wire \mylcd|line1[7][2]~feeder_combout ;
wire \mylcd|line1[7][2]~q ;
wire \mylcd|curbuf[2]~44_combout ;
wire \mylcd|line2~60_combout ;
wire \mylcd|line2[13][2]~q ;
wire \mylcd|line1[13][2]~q ;
wire \mylcd|line2~63_combout ;
wire \mylcd|line2[5][2]~q ;
wire \mylcd|line1[5][2]~feeder_combout ;
wire \mylcd|line1[5][2]~q ;
wire \mylcd|curbuf[2]~45_combout ;
wire \mylcd|curbuf[2]~53_combout ;
wire \mylcd|curbuf[2]~58_combout ;
wire \mylcd|curbuf[2]~59_combout ;
wire \mylcd|curbuf[2]~56_combout ;
wire \mylcd|curbuf[2]~57_combout ;
wire \mylcd|curbuf[2]~60_combout ;
wire \mylcd|curbuf[2]~54_combout ;
wire \mylcd|curbuf[2]~55_combout ;
wire \mylcd|curbuf[2]~61_combout ;
wire \mylcd|curbuf[2]~62_combout ;
wire \mylcd|curbuf[2]~63_combout ;
wire \mylcd|curbuf[2]~64_combout ;
wire \mylcd|curbuf[2]~65_combout ;
wire \mylcd|line2~69_combout ;
wire \mylcd|line2[15][3]~q ;
wire \mylcd|line2~70_combout ;
wire \mylcd|line2[11][3]~q ;
wire \mylcd|curbuf[3]~78_combout ;
wire \mylcd|line2~68_combout ;
wire \mylcd|line2[3][3]~q ;
wire \mylcd|line2~71_combout ;
wire \mylcd|line2[7][3]~q ;
wire \mylcd|curbuf[3]~79_combout ;
wire \mylcd|line2~72_combout ;
wire \mylcd|line2[2][3]~q ;
wire \mylcd|line2~75_combout ;
wire \mylcd|line2[6][3]~q ;
wire \mylcd|line2~74_combout ;
wire \mylcd|line2[10][3]~q ;
wire \mylcd|line2~73_combout ;
wire \mylcd|line2[14][3]~q ;
wire \mylcd|curbuf[3]~80_combout ;
wire \mylcd|curbuf[3]~81_combout ;
wire \mylcd|curbuf[3]~82_combout ;
wire \mylcd|line2~79_combout ;
wire \mylcd|line2[5][3]~q ;
wire \mylcd|line2~76_combout ;
wire \mylcd|line2[13][3]~q ;
wire \mylcd|line2~78_combout ;
wire \mylcd|line2[9][3]~q ;
wire \mylcd|line2~77_combout ;
wire \mylcd|line2[1][3]~q ;
wire \mylcd|curbuf[3]~83_combout ;
wire \mylcd|curbuf[3]~84_combout ;
wire \mylcd|line2~67_combout ;
wire \mylcd|line2[4][3]~q ;
wire \mylcd|line2~64_combout ;
wire \mylcd|line2[12][3]~q ;
wire \mylcd|line2~66_combout ;
wire \mylcd|line2[8][3]~q ;
wire \mylcd|line2~65_combout ;
wire \mylcd|line2[0][3]~q ;
wire \mylcd|curbuf[3]~76_combout ;
wire \mylcd|curbuf[3]~77_combout ;
wire \mylcd|curbuf[3]~85_combout ;
wire \mylcd|line1[15][3]~feeder_combout ;
wire \mylcd|line1[15][3]~q ;
wire \mylcd|line1[9][3]~feeder_combout ;
wire \mylcd|line1[9][3]~q ;
wire \mylcd|line1[11][3]~q ;
wire \mylcd|curbuf[3]~70_combout ;
wire \mylcd|line1[13][3]~q ;
wire \mylcd|curbuf[3]~71_combout ;
wire \mylcd|line1[14][3]~q ;
wire \mylcd|line1[12][3]~q ;
wire \mylcd|line1[10][3]~q ;
wire \mylcd|line1[8][3]~q ;
wire \mylcd|curbuf[3]~68_combout ;
wire \mylcd|curbuf[3]~69_combout ;
wire \mylcd|curbuf[3]~72_combout ;
wire \mylcd|line1[5][3]~feeder_combout ;
wire \mylcd|line1[5][3]~q ;
wire \mylcd|line1[7][3]~q ;
wire \mylcd|line1[1][3]~q ;
wire \mylcd|line1[3][3]~q ;
wire \mylcd|curbuf[3]~66_combout ;
wire \mylcd|curbuf[3]~67_combout ;
wire \mylcd|line1[2][3]~q ;
wire \mylcd|line1[6][3]~feeder_combout ;
wire \mylcd|line1[6][3]~q ;
wire \mylcd|curbuf[3]~73_combout ;
wire \mylcd|line1[4][3]~q ;
wire \mylcd|line1[0][3]~q ;
wire \mylcd|curbuf[3]~74_combout ;
wire \mylcd|curbuf[3]~75_combout ;
wire \mylcd|curbuf[3]~86_combout ;
wire \mylcd|curbuf[3]~87_combout ;
wire \mylcd|line2~90_combout ;
wire \mylcd|line2[10][4]~q ;
wire \mylcd|line1[10][4]~q ;
wire \mylcd|line2~89_combout ;
wire \mylcd|line2[14][4]~q ;
wire \mylcd|line1[14][4]~q ;
wire \mylcd|curbuf[4]~92_combout ;
wire \mylcd|line2~88_combout ;
wire \mylcd|line2[2][4]~q ;
wire \mylcd|line1[2][4]~feeder_combout ;
wire \mylcd|line1[2][4]~q ;
wire \mylcd|line2~91_combout ;
wire \mylcd|line2[6][4]~q ;
wire \mylcd|line1[6][4]~q ;
wire \mylcd|curbuf[4]~93_combout ;
wire \mylcd|line2~86_combout ;
wire \mylcd|line2[11][4]~q ;
wire \mylcd|line1[11][4]~q ;
wire \mylcd|line2~85_combout ;
wire \mylcd|line2[15][4]~q ;
wire \mylcd|line1[15][4]~feeder_combout ;
wire \mylcd|line1[15][4]~q ;
wire \mylcd|curbuf[4]~90_combout ;
wire \mylcd|line2~84_combout ;
wire \mylcd|line2[3][4]~q ;
wire \mylcd|line1[3][4]~q ;
wire \mylcd|line2~87_combout ;
wire \mylcd|line2[7][4]~q ;
wire \mylcd|line1[7][4]~q ;
wire \mylcd|curbuf[4]~91_combout ;
wire \mylcd|curbuf[4]~94_combout ;
wire \mylcd|line2~94_combout ;
wire \mylcd|line2[9][4]~q ;
wire \mylcd|line1[9][4]~q ;
wire \mylcd|line2~92_combout ;
wire \mylcd|line2[13][4]~q ;
wire \mylcd|line1[13][4]~feeder_combout ;
wire \mylcd|line1[13][4]~q ;
wire \mylcd|curbuf[4]~88_combout ;
wire \mylcd|line2~93_combout ;
wire \mylcd|line2[1][4]~q ;
wire \mylcd|line1[1][4]~q ;
wire \mylcd|line2~95_combout ;
wire \mylcd|line2[5][4]~q ;
wire \mylcd|line1[5][4]~feeder_combout ;
wire \mylcd|line1[5][4]~q ;
wire \mylcd|curbuf[4]~89_combout ;
wire \mylcd|line2~82_combout ;
wire \mylcd|line2[8][4]~q ;
wire \mylcd|line1[8][4]~q ;
wire \mylcd|line2~80_combout ;
wire \mylcd|line2[12][4]~q ;
wire \mylcd|line1[12][4]~feeder_combout ;
wire \mylcd|line1[12][4]~q ;
wire \mylcd|curbuf[4]~95_combout ;
wire \mylcd|line2~83_combout ;
wire \mylcd|line2[4][4]~q ;
wire \mylcd|line1[4][4]~q ;
wire \mylcd|line2~81_combout ;
wire \mylcd|line2[0][4]~q ;
wire \mylcd|line1[0][4]~q ;
wire \mylcd|curbuf[4]~96_combout ;
wire \mylcd|curbuf[4]~97_combout ;
wire \mylcd|curbuf[4]~105_combout ;
wire \mylcd|curbuf[4]~106_combout ;
wire \mylcd|curbuf[4]~102_combout ;
wire \mylcd|curbuf[4]~103_combout ;
wire \mylcd|curbuf[4]~100_combout ;
wire \mylcd|curbuf[4]~101_combout ;
wire \mylcd|curbuf[4]~104_combout ;
wire \mylcd|curbuf[4]~98_combout ;
wire \mylcd|curbuf[4]~99_combout ;
wire \mylcd|curbuf[4]~107_combout ;
wire \mylcd|curbuf[4]~108_combout ;
wire \mylcd|curbuf[4]~109_combout ;
wire \mylcd|line2~96_combout ;
wire \mylcd|line2[9][5]~q ;
wire \mylcd|line2~98_combout ;
wire \mylcd|line2[15][5]~q ;
wire \mylcd|line2~97_combout ;
wire \mylcd|line2[11][5]~q ;
wire \mylcd|curbuf[5]~120_combout ;
wire \mylcd|line2~99_combout ;
wire \mylcd|line2[13][5]~q ;
wire \mylcd|curbuf[5]~121_combout ;
wire \mylcd|line2~109_combout ;
wire \mylcd|line2[3][5]~q ;
wire \mylcd|line2~110_combout ;
wire \mylcd|line2[7][5]~q ;
wire \mylcd|curbuf[5]~127_combout ;
wire \mylcd|line2~111_combout ;
wire \mylcd|line2[5][5]~q ;
wire \mylcd|line2~108_combout ;
wire \mylcd|line2[1][5]~q ;
wire \mylcd|curbuf[5]~128_combout ;
wire \mylcd|line2~107_combout ;
wire \mylcd|line2[12][5]~q ;
wire \mylcd|line2~106_combout ;
wire \mylcd|line2[14][5]~q ;
wire \mylcd|line2~105_combout ;
wire \mylcd|line2[10][5]~q ;
wire \mylcd|curbuf[5]~124_combout ;
wire \mylcd|line2~104_combout ;
wire \mylcd|line2[8][5]~q ;
wire \mylcd|curbuf[5]~125_combout ;
wire \mylcd|line2~103_combout ;
wire \mylcd|line2[4][5]~q ;
wire \mylcd|line2~102_combout ;
wire \mylcd|line2[6][5]~q ;
wire \mylcd|line2~101_combout ;
wire \mylcd|line2[2][5]~q ;
wire \mylcd|curbuf[5]~122_combout ;
wire \mylcd|line2~100_combout ;
wire \mylcd|line2[0][5]~q ;
wire \mylcd|curbuf[5]~123_combout ;
wire \mylcd|curbuf[5]~126_combout ;
wire \mylcd|curbuf[5]~129_combout ;
wire \mylcd|line1[11][5]~q ;
wire \mylcd|line1[3][5]~q ;
wire \mylcd|curbuf[5]~114_combout ;
wire \mylcd|line1[1][5]~q ;
wire \mylcd|line1[9][5]~q ;
wire \mylcd|curbuf[5]~115_combout ;
wire \mylcd|line1[2][5]~feeder_combout ;
wire \mylcd|line1[2][5]~q ;
wire \mylcd|line1[10][5]~q ;
wire \mylcd|curbuf[5]~112_combout ;
wire \mylcd|line1[0][5]~q ;
wire \mylcd|line1[8][5]~feeder_combout ;
wire \mylcd|line1[8][5]~q ;
wire \mylcd|curbuf[5]~113_combout ;
wire \mylcd|curbuf[5]~116_combout ;
wire \mylcd|line1[6][5]~q ;
wire \mylcd|line1[14][5]~q ;
wire \mylcd|line1[12][5]~feeder_combout ;
wire \mylcd|line1[12][5]~q ;
wire \mylcd|curbuf[5]~117_combout ;
wire \mylcd|line1[4][5]~q ;
wire \mylcd|curbuf[5]~118_combout ;
wire \mylcd|line1[5][5]~q ;
wire \mylcd|line1[13][5]~q ;
wire \mylcd|line1[7][5]~q ;
wire \mylcd|line1[15][5]~q ;
wire \mylcd|curbuf[5]~110_combout ;
wire \mylcd|curbuf[5]~111_combout ;
wire \mylcd|curbuf[5]~119_combout ;
wire \mylcd|curbuf[5]~130_combout ;
wire \mylcd|curbuf[5]~131_combout ;
wire \mylcd|curbuf[0]~153_combout ;
wire \mylcd|Equal6~1_combout ;
wire \mylcd|line2~125_combout ;
wire \mylcd|line2[7][6]~q ;
wire \mylcd|line1[7][6]~feeder_combout ;
wire \mylcd|line1[7][6]~q ;
wire \mylcd|line2~127_combout ;
wire \mylcd|line2[5][6]~q ;
wire \mylcd|line1[5][6]~q ;
wire \mylcd|line2~115_combout ;
wire \mylcd|line2[1][6]~q ;
wire \mylcd|line1[1][6]~feeder_combout ;
wire \mylcd|line1[1][6]~q ;
wire \mylcd|line2~113_combout ;
wire \mylcd|line2[3][6]~q ;
wire \mylcd|line1[3][6]~q ;
wire \mylcd|curbuf[6]~134_combout ;
wire \mylcd|curbuf[6]~135_combout ;
wire \mylcd|line2~112_combout ;
wire \mylcd|line2[9][6]~q ;
wire \mylcd|line1[9][6]~q ;
wire \mylcd|line2~114_combout ;
wire \mylcd|line2[11][6]~q ;
wire \mylcd|line1[11][6]~q ;
wire \mylcd|curbuf[6]~136_combout ;
wire \mylcd|line2~124_combout ;
wire \mylcd|line2[13][6]~q ;
wire \mylcd|line1[13][6]~q ;
wire \mylcd|line2~126_combout ;
wire \mylcd|line2[15][6]~q ;
wire \mylcd|line1[15][6]~feeder_combout ;
wire \mylcd|line1[15][6]~q ;
wire \mylcd|curbuf[6]~137_combout ;
wire \mylcd|curbuf[6]~138_combout ;
wire \mylcd|line2~117_combout ;
wire \mylcd|line2[6][6]~q ;
wire \mylcd|line1[6][6]~feeder_combout ;
wire \mylcd|line1[6][6]~q ;
wire \mylcd|line2~119_combout ;
wire \mylcd|line2[4][6]~q ;
wire \mylcd|line1[4][6]~q ;
wire \mylcd|line2~121_combout ;
wire \mylcd|line2[2][6]~q ;
wire \mylcd|line1[2][6]~q ;
wire \mylcd|line2~123_combout ;
wire \mylcd|line2[0][6]~q ;
wire \mylcd|line1[0][6]~q ;
wire \mylcd|curbuf[6]~139_combout ;
wire \mylcd|curbuf[6]~140_combout ;
wire \mylcd|line2~116_combout ;
wire \mylcd|line2[12][6]~q ;
wire \mylcd|line1[12][6]~feeder_combout ;
wire \mylcd|line1[12][6]~q ;
wire \mylcd|line2~118_combout ;
wire \mylcd|line2[14][6]~q ;
wire \mylcd|line1[14][6]~q ;
wire \mylcd|line2~122_combout ;
wire \mylcd|line2[10][6]~q ;
wire \mylcd|line1[10][6]~q ;
wire \mylcd|line2~120_combout ;
wire \mylcd|line2[8][6]~q ;
wire \mylcd|line1[8][6]~q ;
wire \mylcd|curbuf[6]~132_combout ;
wire \mylcd|curbuf[6]~133_combout ;
wire \mylcd|curbuf[6]~141_combout ;
wire \mylcd|curbuf[6]~142_combout ;
wire \mylcd|curbuf[6]~143_combout ;
wire \mylcd|curbuf[6]~149_combout ;
wire \mylcd|curbuf[6]~150_combout ;
wire \mylcd|curbuf[6]~146_combout ;
wire \mylcd|curbuf[6]~147_combout ;
wire \mylcd|curbuf[6]~144_combout ;
wire \mylcd|curbuf[6]~145_combout ;
wire \mylcd|curbuf[6]~148_combout ;
wire \mylcd|curbuf[6]~151_combout ;
wire \mylcd|curbuf[6]~152_combout ;
wire \mylcd|curbuf[6]~154_combout ;
wire \mylcd|Selector8~0_combout ;
wire \mylcd|lcd_en~q ;
wire \mylcd|lcd_rs~q ;
wire [8:0] \myps2|shift_reg ;
wire [4:0] \div|altpll_component|auto_generated|wire_pll1_clk ;
wire [0:17] \myps2|fifo_rtl_0_bypass ;
wire [7:0] \mylcd|lcd_data ;
wire [31:0] \myprocessor|fetch3|altsyncram_component|auto_generated|q_a ;
wire [17:0] \mylcd|delay ;
wire [5:0] \mylcd|index ;
wire [31:0] \myprocessor|decode7|inEnable ;
wire [31:0] \myprocessor|memory1|altsyncram_component|auto_generated|q_a ;
wire [4:0] \myps2|fcount ;
wire [5:0] \myps2|size ;
wire [4:0] \myps2|tail ;
wire [4:0] \mylcd|count ;
wire [4:0] \myprocessor|decode4|F ;
wire [3:0] \mylcd|ptr ;
wire [31:0] \myprocessor|execute02|B_prime ;
wire [15:0] \myprocessor|execute08|sum ;
wire [31:0] \myprocessor|execute02|R_and ;
wire [15:0] \myprocessor|execute02|adder_inst|lower|sum ;
wire [31:0] \myprocessor|execute02|R_or ;
wire [15:0] \myprocessor|execute02|adder_inst|upper1|sum ;
wire [15:0] \myprocessor|execute02|adder_inst|upper0|sum ;
wire [4:0] \myps2|head ;
wire [3:0] \myps2|bcount ;

wire [4:0] \div|altpll_component|auto_generated|pll1_CLK_bus ;
wire [1:0] \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [35:0] \myps2|fifo_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [1:0] \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;

assign \div|altpll_component|auto_generated|wire_pll1_clk [0] = \div|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \div|altpll_component|auto_generated|wire_pll1_clk [1] = \div|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \div|altpll_component|auto_generated|wire_pll1_clk [2] = \div|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \div|altpll_component|auto_generated|wire_pll1_clk [3] = \div|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \div|altpll_component|auto_generated|wire_pll1_clk [4] = \div|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [28] = \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];
assign \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [29] = \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [1];

assign \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [27] = \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];
assign \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [30] = \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [1];

assign \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [23] = \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];
assign \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31] = \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [1];

assign \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [12] = \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [22] = \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];

assign \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [13] = \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];
assign \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [25] = \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [1];

assign \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [15] = \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];
assign \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [26] = \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [1];

assign \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [16] = \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [24] = \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];

assign \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [0] = \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [14] = \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] = \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];
assign \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] = \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [1];

assign \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] = \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];
assign \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] = \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [1];

assign \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [1] = \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [21] = \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];

assign \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [2] = \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [5] = \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [3] = \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [4] = \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];

assign \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [6] = \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [7] = \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

assign \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [8] = \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [9] = \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];

assign \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [10] = \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];
assign \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [11] = \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [1];

assign \myprocessor|memory1|altsyncram_component|auto_generated|q_a [5] = \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \myprocessor|memory1|altsyncram_component|auto_generated|q_a [6] = \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];

assign \myps2|fifo_rtl_0|auto_generated|ram_block1a0~portbdataout  = \myps2|fifo_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \myps2|fifo_rtl_0|auto_generated|ram_block1a1  = \myps2|fifo_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \myps2|fifo_rtl_0|auto_generated|ram_block1a2  = \myps2|fifo_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \myps2|fifo_rtl_0|auto_generated|ram_block1a3  = \myps2|fifo_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \myps2|fifo_rtl_0|auto_generated|ram_block1a4  = \myps2|fifo_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \myps2|fifo_rtl_0|auto_generated|ram_block1a5  = \myps2|fifo_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \myps2|fifo_rtl_0|auto_generated|ram_block1a6  = \myps2|fifo_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];

assign \myprocessor|memory1|altsyncram_component|auto_generated|q_a [0] = \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \myprocessor|memory1|altsyncram_component|auto_generated|q_a [2] = \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \myprocessor|memory1|altsyncram_component|auto_generated|q_a [3] = \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \myprocessor|memory1|altsyncram_component|auto_generated|q_a [4] = \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];

assign \myprocessor|memory1|altsyncram_component|auto_generated|q_a [1] = \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \myprocessor|memory1|altsyncram_component|auto_generated|q_a [7] = \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];

assign \myprocessor|memory1|altsyncram_component|auto_generated|q_a [16] = \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \myprocessor|memory1|altsyncram_component|auto_generated|q_a [17] = \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];

assign \myprocessor|memory1|altsyncram_component|auto_generated|q_a [8] = \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \myprocessor|memory1|altsyncram_component|auto_generated|q_a [9] = \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];

assign \myprocessor|memory1|altsyncram_component|auto_generated|q_a [10] = \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];
assign \myprocessor|memory1|altsyncram_component|auto_generated|q_a [11] = \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [1];

assign \myprocessor|memory1|altsyncram_component|auto_generated|q_a [12] = \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \myprocessor|memory1|altsyncram_component|auto_generated|q_a [13] = \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];

assign \myprocessor|memory1|altsyncram_component|auto_generated|q_a [14] = \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \myprocessor|memory1|altsyncram_component|auto_generated|q_a [15] = \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];

assign \myprocessor|memory1|altsyncram_component|auto_generated|q_a [18] = \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];
assign \myprocessor|memory1|altsyncram_component|auto_generated|q_a [19] = \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [1];

assign \myprocessor|memory1|altsyncram_component|auto_generated|q_a [20] = \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];
assign \myprocessor|memory1|altsyncram_component|auto_generated|q_a [21] = \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [1];

assign \myprocessor|memory1|altsyncram_component|auto_generated|q_a [22] = \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];
assign \myprocessor|memory1|altsyncram_component|auto_generated|q_a [23] = \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [1];

assign \myprocessor|memory1|altsyncram_component|auto_generated|q_a [24] = \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];
assign \myprocessor|memory1|altsyncram_component|auto_generated|q_a [25] = \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [1];

assign \myprocessor|memory1|altsyncram_component|auto_generated|q_a [26] = \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];
assign \myprocessor|memory1|altsyncram_component|auto_generated|q_a [27] = \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [1];

assign \myprocessor|memory1|altsyncram_component|auto_generated|q_a [28] = \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];
assign \myprocessor|memory1|altsyncram_component|auto_generated|q_a [29] = \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [1];

assign \myprocessor|memory1|altsyncram_component|auto_generated|q_a [30] = \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];
assign \myprocessor|memory1|altsyncram_component|auto_generated|q_a [31] = \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [1];

// Location: IOOBUF_X0_Y52_N16
cycloneive_io_obuf \lcd_data[0]~output (
	.i(\mylcd|lcd_data [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_data[0]),
	.obar());
// synopsys translate_off
defparam \lcd_data[0]~output .bus_hold = "false";
defparam \lcd_data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N9
cycloneive_io_obuf \lcd_data[1]~output (
	.i(\mylcd|lcd_data [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_data[1]),
	.obar());
// synopsys translate_off
defparam \lcd_data[1]~output .bus_hold = "false";
defparam \lcd_data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N2
cycloneive_io_obuf \lcd_data[2]~output (
	.i(\mylcd|lcd_data [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_data[2]),
	.obar());
// synopsys translate_off
defparam \lcd_data[2]~output .bus_hold = "false";
defparam \lcd_data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N9
cycloneive_io_obuf \lcd_data[3]~output (
	.i(\mylcd|lcd_data [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_data[3]),
	.obar());
// synopsys translate_off
defparam \lcd_data[3]~output .bus_hold = "false";
defparam \lcd_data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y54_N9
cycloneive_io_obuf \lcd_data[4]~output (
	.i(\mylcd|lcd_data [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_data[4]),
	.obar());
// synopsys translate_off
defparam \lcd_data[4]~output .bus_hold = "false";
defparam \lcd_data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N23
cycloneive_io_obuf \lcd_data[5]~output (
	.i(\mylcd|lcd_data [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_data[5]),
	.obar());
// synopsys translate_off
defparam \lcd_data[5]~output .bus_hold = "false";
defparam \lcd_data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y51_N16
cycloneive_io_obuf \lcd_data[6]~output (
	.i(\mylcd|lcd_data [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_data[6]),
	.obar());
// synopsys translate_off
defparam \lcd_data[6]~output .bus_hold = "false";
defparam \lcd_data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N2
cycloneive_io_obuf \lcd_data[7]~output (
	.i(\mylcd|lcd_data [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_data[7]),
	.obar());
// synopsys translate_off
defparam \lcd_data[7]~output .bus_hold = "false";
defparam \lcd_data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \leds[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[0]),
	.obar());
// synopsys translate_off
defparam \leds[0]~output .bus_hold = "false";
defparam \leds[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \leds[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[1]),
	.obar());
// synopsys translate_off
defparam \leds[1]~output .bus_hold = "false";
defparam \leds[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \leds[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[2]),
	.obar());
// synopsys translate_off
defparam \leds[2]~output .bus_hold = "false";
defparam \leds[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \leds[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[3]),
	.obar());
// synopsys translate_off
defparam \leds[3]~output .bus_hold = "false";
defparam \leds[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \leds[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[4]),
	.obar());
// synopsys translate_off
defparam \leds[4]~output .bus_hold = "false";
defparam \leds[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \leds[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[5]),
	.obar());
// synopsys translate_off
defparam \leds[5]~output .bus_hold = "false";
defparam \leds[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \leds[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[6]),
	.obar());
// synopsys translate_off
defparam \leds[6]~output .bus_hold = "false";
defparam \leds[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \leds[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[7]),
	.obar());
// synopsys translate_off
defparam \leds[7]~output .bus_hold = "false";
defparam \leds[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N23
cycloneive_io_obuf \lcd_rw~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_rw),
	.obar());
// synopsys translate_off
defparam \lcd_rw~output .bus_hold = "false";
defparam \lcd_rw~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N2
cycloneive_io_obuf \lcd_en~output (
	.i(\mylcd|lcd_en~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_en),
	.obar());
// synopsys translate_off
defparam \lcd_en~output .bus_hold = "false";
defparam \lcd_en~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N16
cycloneive_io_obuf \lcd_rs~output (
	.i(\mylcd|lcd_rs~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_rs),
	.obar());
// synopsys translate_off
defparam \lcd_rs~output .bus_hold = "false";
defparam \lcd_rs~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y58_N16
cycloneive_io_obuf \lcd_on~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_on),
	.obar());
// synopsys translate_off
defparam \lcd_on~output .bus_hold = "false";
defparam \lcd_on~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N23
cycloneive_io_obuf \lcd_blon~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_blon),
	.obar());
// synopsys translate_off
defparam \lcd_blon~output .bus_hold = "false";
defparam \lcd_blon~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \inclock~input (
	.i(inclock),
	.ibar(gnd),
	.o(\inclock~input_o ));
// synopsys translate_off
defparam \inclock~input .bus_hold = "false";
defparam \inclock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \div|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\div|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\inclock~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\div|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\div|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \div|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \div|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \div|altpll_component|auto_generated|pll1 .c0_high = 30;
defparam \div|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \div|altpll_component|auto_generated|pll1 .c0_low = 30;
defparam \div|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \div|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \div|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \div|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \div|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \div|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \div|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \div|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \div|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \div|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \div|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \div|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \div|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \div|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \div|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \div|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \div|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \div|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \div|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \div|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \div|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \div|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \div|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \div|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \div|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \div|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \div|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \div|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \div|altpll_component|auto_generated|pll1 .clk0_divide_by = 5;
defparam \div|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \div|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \div|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \div|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \div|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \div|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \div|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \div|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \div|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \div|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \div|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \div|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \div|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \div|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \div|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \div|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \div|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \div|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \div|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \div|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \div|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \div|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \div|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \div|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \div|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \div|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \div|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \div|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \div|altpll_component|auto_generated|pll1 .m = 12;
defparam \div|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \div|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \div|altpll_component|auto_generated|pll1 .n = 1;
defparam \div|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \div|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \div|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \div|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \div|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \div|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \div|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \div|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \div|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \div|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \div|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \div|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \div|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \div|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\div|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N14
cycloneive_lcell_comb \mylcd|Add4~0 (
// Equation(s):
// \mylcd|Add4~0_combout  = \mylcd|index [0] $ (VCC)
// \mylcd|Add4~1  = CARRY(\mylcd|index [0])

	.dataa(\mylcd|index [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mylcd|Add4~0_combout ),
	.cout(\mylcd|Add4~1 ));
// synopsys translate_off
defparam \mylcd|Add4~0 .lut_mask = 16'h55AA;
defparam \mylcd|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \resetn~input (
	.i(resetn),
	.ibar(gnd),
	.o(\resetn~input_o ));
// synopsys translate_off
defparam \resetn~input .bus_hold = "false";
defparam \resetn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X75_Y40_N1
dffeas \myprocessor|fetch2|bits:0:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|fetch1|F~1_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|fetch2|bits:0:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|fetch2|bits:0:r .is_wysiwyg = "true";
defparam \myprocessor|fetch2|bits:0:r .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y40_N5
dffeas \myprocessor|fetch2|bits:1:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|fetch1|F~2_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|fetch2|bits:1:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|fetch2|bits:1:r .is_wysiwyg = "true";
defparam \myprocessor|fetch2|bits:1:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y40_N2
cycloneive_lcell_comb \myprocessor|fetch2|bits:2:r~feeder (
// Equation(s):
// \myprocessor|fetch2|bits:2:r~feeder_combout  = \myprocessor|fetch1|F~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|fetch1|F~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|fetch2|bits:2:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|fetch2|bits:2:r~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|fetch2|bits:2:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y40_N3
dffeas \myprocessor|fetch2|bits:2:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|fetch2|bits:2:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|fetch2|bits:2:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|fetch2|bits:2:r .is_wysiwyg = "true";
defparam \myprocessor|fetch2|bits:2:r .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y40_N19
dffeas \myprocessor|fetch2|bits:3:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|fetch1|F~6_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|fetch2|bits:3:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|fetch2|bits:3:r .is_wysiwyg = "true";
defparam \myprocessor|fetch2|bits:3:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y40_N18
cycloneive_lcell_comb \myprocessor|fetch4|carry~1 (
// Equation(s):
// \myprocessor|fetch4|carry~1_combout  = (\myprocessor|fetch2|bits:1:r~q  & (\myprocessor|fetch2|bits:2:r~q  & (\myprocessor|fetch2|bits:0:r~q  & \myprocessor|fetch2|bits:3:r~q )))

	.dataa(\myprocessor|fetch2|bits:1:r~q ),
	.datab(\myprocessor|fetch2|bits:2:r~q ),
	.datac(\myprocessor|fetch2|bits:0:r~q ),
	.datad(\myprocessor|fetch2|bits:3:r~q ),
	.cin(gnd),
	.combout(\myprocessor|fetch4|carry~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|fetch4|carry~1 .lut_mask = 16'h8000;
defparam \myprocessor|fetch4|carry~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y39_N1
dffeas \myprocessor|fetch2|bits:4:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|fetch1|F~7_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|fetch2|bits:4:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|fetch2|bits:4:r .is_wysiwyg = "true";
defparam \myprocessor|fetch2|bits:4:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N12
cycloneive_lcell_comb \myprocessor|fetch4|carry~3 (
// Equation(s):
// \myprocessor|fetch4|carry~3_combout  = (\myprocessor|fetch4|carry~1_combout  & \myprocessor|fetch2|bits:4:r~q )

	.dataa(\myprocessor|fetch4|carry~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|fetch2|bits:4:r~q ),
	.cin(gnd),
	.combout(\myprocessor|fetch4|carry~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|fetch4|carry~3 .lut_mask = 16'hAA00;
defparam \myprocessor|fetch4|carry~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y39_N5
dffeas \myprocessor|fetch2|bits:5:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|fetch1|F~10_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|fetch2|bits:5:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|fetch2|bits:5:r .is_wysiwyg = "true";
defparam \myprocessor|fetch2|bits:5:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y40_N6
cycloneive_lcell_comb \myprocessor|fetch4|carry~0 (
// Equation(s):
// \myprocessor|fetch4|carry~0_combout  = (\myprocessor|fetch2|bits:0:r~q  & \myprocessor|fetch2|bits:1:r~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|fetch2|bits:0:r~q ),
	.datad(\myprocessor|fetch2|bits:1:r~q ),
	.cin(gnd),
	.combout(\myprocessor|fetch4|carry~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|fetch4|carry~0 .lut_mask = 16'hF000;
defparam \myprocessor|fetch4|carry~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y38_N0
cycloneive_ram_block \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\myprocessor|fetch1|F~22_combout ,\myprocessor|fetch1|F~19_combout ,\myprocessor|fetch1|F~18_combout ,\myprocessor|fetch1|F~15_combout ,\myprocessor|fetch1|F~14_combout ,\myprocessor|fetch1|F~11_combout ,\myprocessor|fetch1|F~10_combout ,
\myprocessor|fetch1|F~7_combout ,\myprocessor|fetch1|F~6_combout ,\myprocessor|fetch1|F~3_combout ,\myprocessor|fetch1|F~2_combout ,\myprocessor|fetch1|F~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a27 .init_file = "test-fibonacci-imem.hex";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ALTSYNCRAM";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 12;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 2;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 4095;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 12;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 2;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000B31B04B23A0E424066C00B3B4C4C471B2888400ECECEC020B37372DBC0;
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N0
cycloneive_lcell_comb \myprocessor|decode1|Equal8~1 (
// Equation(s):
// \myprocessor|decode1|Equal8~1_combout  = (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31] & \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [30])

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31]),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\myprocessor|decode1|Equal8~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode1|Equal8~1 .lut_mask = 16'h0F00;
defparam \myprocessor|decode1|Equal8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N18
cycloneive_lcell_comb \myprocessor|writeback1|F[7]~13 (
// Equation(s):
// \myprocessor|writeback1|F[7]~13_combout  = ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [27] $ (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [28])) # (!\myprocessor|decode1|Equal8~1_combout )) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [29])

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [27]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [28]),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [29]),
	.datad(\myprocessor|decode1|Equal8~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[7]~13 .lut_mask = 16'h9FFF;
defparam \myprocessor|writeback1|F[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N24
cycloneive_lcell_comb \myprocessor|decode1|Equal8~0 (
// Equation(s):
// \myprocessor|decode1|Equal8~0_combout  = (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [30] & \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [27]))

	.dataa(gnd),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31]),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [30]),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\myprocessor|decode1|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode1|Equal8~0 .lut_mask = 16'h3000;
defparam \myprocessor|decode1|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N26
cycloneive_lcell_comb \myprocessor|decode1|Equal8~2 (
// Equation(s):
// \myprocessor|decode1|Equal8~2_combout  = (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [28] & (\myprocessor|decode1|Equal8~0_combout  & \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [29]))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [28]),
	.datab(gnd),
	.datac(\myprocessor|decode1|Equal8~0_combout ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\myprocessor|decode1|Equal8~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode1|Equal8~2 .lut_mask = 16'h5000;
defparam \myprocessor|decode1|Equal8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N14
cycloneive_lcell_comb \myprocessor|decode1|ALUopcode[1]~2 (
// Equation(s):
// \myprocessor|decode1|ALUopcode[1]~2_combout  = (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [29] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [28] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31] & 
// !\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [30])))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [29]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [28]),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31]),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\myprocessor|decode1|ALUopcode[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode1|ALUopcode[1]~2 .lut_mask = 16'h0004;
defparam \myprocessor|decode1|ALUopcode[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N8
cycloneive_lcell_comb \myprocessor|execute02|R[7]~49 (
// Equation(s):
// \myprocessor|execute02|R[7]~49_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [29] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [30] & 
// !\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [28])))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [29]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31]),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [30]),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[7]~49_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[7]~49 .lut_mask = 16'h0002;
defparam \myprocessor|execute02|R[7]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N6
cycloneive_lcell_comb \myprocessor|decode1|ALUopcode[0]~0 (
// Equation(s):
// \myprocessor|decode1|ALUopcode[0]~0_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [29] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [28] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [30] & 
// \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [27]))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [29] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [27] $ 
// (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [28] & \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [30])))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [29]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [28]),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [30]),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\myprocessor|decode1|ALUopcode[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode1|ALUopcode[0]~0 .lut_mask = 16'h1740;
defparam \myprocessor|decode1|ALUopcode[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N30
cycloneive_lcell_comb \myprocessor|execute02|R[1]~68 (
// Equation(s):
// \myprocessor|execute02|R[1]~68_combout  = (\myprocessor|decode1|ALUopcode[1]~2_combout  & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31] & ((\myprocessor|decode1|ALUopcode[0]~0_combout )))) # 
// (!\myprocessor|decode1|ALUopcode[1]~2_combout  & (((\myprocessor|execute02|R[7]~49_combout ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31]),
	.datab(\myprocessor|decode1|ALUopcode[1]~2_combout ),
	.datac(\myprocessor|execute02|R[7]~49_combout ),
	.datad(\myprocessor|decode1|ALUopcode[0]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[1]~68_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[1]~68 .lut_mask = 16'h7430;
defparam \myprocessor|execute02|R[1]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N4
cycloneive_lcell_comb \myprocessor|decode7|valA[12]~0 (
// Equation(s):
// \myprocessor|decode7|valA[12]~0_combout  = ((!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [29] & ((!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [28]) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [27])))) 
// # (!\myprocessor|decode1|Equal8~1_combout )

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [27]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [28]),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [29]),
	.datad(\myprocessor|decode1|Equal8~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[12]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[12]~0 .lut_mask = 16'h07FF;
defparam \myprocessor|decode7|valA[12]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y35_N0
cycloneive_ram_block \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\myprocessor|fetch1|F~22_combout ,\myprocessor|fetch1|F~19_combout ,\myprocessor|fetch1|F~18_combout ,\myprocessor|fetch1|F~15_combout ,\myprocessor|fetch1|F~14_combout ,\myprocessor|fetch1|F~11_combout ,\myprocessor|fetch1|F~10_combout ,
\myprocessor|fetch1|F~7_combout ,\myprocessor|fetch1|F~6_combout ,\myprocessor|fetch1|F~3_combout ,\myprocessor|fetch1|F~2_combout ,\myprocessor|fetch1|F~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a13 .init_file = "test-fibonacci-imem.hex";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ALTSYNCRAM";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 12;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 2;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 4095;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 12;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 2;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000620400048585044440400600888904040904548080004000000000004;
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N30
cycloneive_lcell_comb \myprocessor|decode1|reg_wren~0 (
// Equation(s):
// \myprocessor|decode1|reg_wren~0_combout  = ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [29] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [28] $ (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [27])))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [30])

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [29]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [28]),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [30]),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\myprocessor|decode1|reg_wren~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode1|reg_wren~0 .lut_mask = 16'h2F8F;
defparam \myprocessor|decode1|reg_wren~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N22
cycloneive_lcell_comb \myprocessor|decode6|F~9 (
// Equation(s):
// \myprocessor|decode6|F~9_combout  = (!\myprocessor|decode1|Equal8~2_combout  & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [25] & \myprocessor|decode1|reg_wren~0_combout 
// )))

	.dataa(\myprocessor|decode1|Equal8~2_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31]),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [25]),
	.datad(\myprocessor|decode1|reg_wren~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode6|F~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode6|F~9 .lut_mask = 16'h1000;
defparam \myprocessor|decode6|F~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\myprocessor|fetch1|F~22_combout ,\myprocessor|fetch1|F~19_combout ,\myprocessor|fetch1|F~18_combout ,\myprocessor|fetch1|F~15_combout ,\myprocessor|fetch1|F~14_combout ,\myprocessor|fetch1|F~11_combout ,\myprocessor|fetch1|F~10_combout ,
\myprocessor|fetch1|F~7_combout ,\myprocessor|fetch1|F~6_combout ,\myprocessor|fetch1|F~3_combout ,\myprocessor|fetch1|F~2_combout ,\myprocessor|fetch1|F~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a23 .init_file = "test-fibonacci-imem.hex";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ALTSYNCRAM";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 12;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 2;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 4095;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 12;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 2;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110410005444441045541115454540400411014040001051400010400;
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N26
cycloneive_lcell_comb \myprocessor|decode6|F[1]~8 (
// Equation(s):
// \myprocessor|decode6|F[1]~8_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [23] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31] & \myprocessor|decode1|reg_wren~0_combout ))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [23]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31]),
	.datac(\myprocessor|decode1|reg_wren~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|decode6|F[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode6|F[1]~8 .lut_mask = 16'h2020;
defparam \myprocessor|decode6|F[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N2
cycloneive_lcell_comb \myprocessor|decode6|F[1]~12 (
// Equation(s):
// \myprocessor|decode6|F[1]~12_combout  = (\myprocessor|decode6|F[1]~8_combout ) # ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [29] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [28] & 
// \myprocessor|decode1|Equal8~0_combout )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [29]),
	.datab(\myprocessor|decode6|F[1]~8_combout ),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [28]),
	.datad(\myprocessor|decode1|Equal8~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode6|F[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode6|F[1]~12 .lut_mask = 16'hCECC;
defparam \myprocessor|decode6|F[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\myprocessor|fetch1|F~22_combout ,\myprocessor|fetch1|F~19_combout ,\myprocessor|fetch1|F~18_combout ,\myprocessor|fetch1|F~15_combout ,\myprocessor|fetch1|F~14_combout ,\myprocessor|fetch1|F~11_combout ,\myprocessor|fetch1|F~10_combout ,
\myprocessor|fetch1|F~7_combout ,\myprocessor|fetch1|F~6_combout ,\myprocessor|fetch1|F~3_combout ,\myprocessor|fetch1|F~2_combout ,\myprocessor|fetch1|F~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a16 .init_file = "test-fibonacci-imem.hex";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ALTSYNCRAM";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 2;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 2;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002A06000C878282A000220200A8A80404AB00AA82820AA80000000000E;
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N16
cycloneive_lcell_comb \myprocessor|decode6|F~10 (
// Equation(s):
// \myprocessor|decode6|F~10_combout  = (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [24] & (!\myprocessor|decode1|Equal8~2_combout  & 
// \myprocessor|decode1|reg_wren~0_combout )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [24]),
	.datac(\myprocessor|decode1|Equal8~2_combout ),
	.datad(\myprocessor|decode1|reg_wren~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode6|F~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode6|F~10 .lut_mask = 16'h0400;
defparam \myprocessor|decode6|F~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y34_N0
cycloneive_ram_block \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\myprocessor|fetch1|F~22_combout ,\myprocessor|fetch1|F~19_combout ,\myprocessor|fetch1|F~18_combout ,\myprocessor|fetch1|F~15_combout ,\myprocessor|fetch1|F~14_combout ,\myprocessor|fetch1|F~11_combout ,\myprocessor|fetch1|F~10_combout ,
\myprocessor|fetch1|F~7_combout ,\myprocessor|fetch1|F~6_combout ,\myprocessor|fetch1|F~3_combout ,\myprocessor|fetch1|F~2_combout ,\myprocessor|fetch1|F~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a15 .init_file = "test-fibonacci-imem.hex";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ALTSYNCRAM";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 12;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 2;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 4095;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 12;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 2;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000220400048580000000000200888804040900008080000000000000005;
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N30
cycloneive_lcell_comb \myprocessor|decode7|inEnable[9]~66 (
// Equation(s):
// \myprocessor|decode7|inEnable[9]~66_combout  = (!\myprocessor|decode1|Equal8~2_combout  & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31]) # (!\myprocessor|decode1|reg_wren~0_combout )) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [26])))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [26]),
	.datab(\myprocessor|decode1|reg_wren~0_combout ),
	.datac(\myprocessor|decode1|Equal8~2_combout ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\myprocessor|decode7|inEnable[9]~66_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|inEnable[9]~66 .lut_mask = 16'h0F07;
defparam \myprocessor|decode7|inEnable[9]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y44_N0
cycloneive_ram_block \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\myprocessor|fetch1|F~22_combout ,\myprocessor|fetch1|F~19_combout ,\myprocessor|fetch1|F~18_combout ,\myprocessor|fetch1|F~15_combout ,\myprocessor|fetch1|F~14_combout ,\myprocessor|fetch1|F~11_combout ,\myprocessor|fetch1|F~10_combout ,
\myprocessor|fetch1|F~7_combout ,\myprocessor|fetch1|F~6_combout ,\myprocessor|fetch1|F~3_combout ,\myprocessor|fetch1|F~2_combout ,\myprocessor|fetch1|F~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a12 .init_file = "test-fibonacci-imem.hex";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ALTSYNCRAM";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 2;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 2;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002AA2E82ACAF80000882000E02A8A98E0E0B3A50888881028008888282E;
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N10
cycloneive_lcell_comb \myprocessor|decode6|F[0]~11 (
// Equation(s):
// \myprocessor|decode6|F[0]~11_combout  = (!\myprocessor|decode1|Equal8~2_combout  & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31]) # (!\myprocessor|decode1|reg_wren~0_combout )) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [22])))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [22]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31]),
	.datac(\myprocessor|decode1|Equal8~2_combout ),
	.datad(\myprocessor|decode1|reg_wren~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode6|F[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode6|F[0]~11 .lut_mask = 16'h0D0F;
defparam \myprocessor|decode6|F[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N26
cycloneive_lcell_comb \myprocessor|decode7|inEnable[9]~34 (
// Equation(s):
// \myprocessor|decode7|inEnable[9]~34_combout  = (!\myprocessor|decode6|F~10_combout  & (\myprocessor|decode7|inEnable[9]~66_combout  & !\myprocessor|decode6|F[0]~11_combout ))

	.dataa(\myprocessor|decode6|F~10_combout ),
	.datab(gnd),
	.datac(\myprocessor|decode7|inEnable[9]~66_combout ),
	.datad(\myprocessor|decode6|F[0]~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|inEnable[9]~34_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|inEnable[9]~34 .lut_mask = 16'h0050;
defparam \myprocessor|decode7|inEnable[9]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N20
cycloneive_lcell_comb \myprocessor|decode7|inEnable[3]~53 (
// Equation(s):
// \myprocessor|decode7|inEnable[3]~53_combout  = (!\myprocessor|decode6|F~9_combout  & (\myprocessor|decode6|F[1]~12_combout  & \myprocessor|decode7|inEnable[9]~34_combout ))

	.dataa(gnd),
	.datab(\myprocessor|decode6|F~9_combout ),
	.datac(\myprocessor|decode6|F[1]~12_combout ),
	.datad(\myprocessor|decode7|inEnable[9]~34_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|inEnable[3]~53_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|inEnable[3]~53 .lut_mask = 16'h3000;
defparam \myprocessor|decode7|inEnable[3]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N23
dffeas \myprocessor|decode7|regs:3:reg_array|r|bits:11:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[11]~55_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[3]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:3:reg_array|r|bits:11:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:3:reg_array|r|bits:11:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:3:reg_array|r|bits:11:r .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y36_N0
cycloneive_ram_block \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\myprocessor|fetch1|F~22_combout ,\myprocessor|fetch1|F~19_combout ,\myprocessor|fetch1|F~18_combout ,\myprocessor|fetch1|F~15_combout ,\myprocessor|fetch1|F~14_combout ,\myprocessor|fetch1|F~11_combout ,\myprocessor|fetch1|F~10_combout ,
\myprocessor|fetch1|F~7_combout ,\myprocessor|fetch1|F~6_combout ,\myprocessor|fetch1|F~3_combout ,\myprocessor|fetch1|F~2_combout ,\myprocessor|fetch1|F~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a17 .init_file = "test-fibonacci-imem.hex";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ALTSYNCRAM";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 12;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 2;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 4095;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 12;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 2;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000045314014510808074C8004041516454545340C0000000000040411404;
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\myprocessor|fetch1|F~22_combout ,\myprocessor|fetch1|F~19_combout ,\myprocessor|fetch1|F~18_combout ,\myprocessor|fetch1|F~15_combout ,\myprocessor|fetch1|F~14_combout ,\myprocessor|fetch1|F~11_combout ,\myprocessor|fetch1|F~10_combout ,
\myprocessor|fetch1|F~7_combout ,\myprocessor|fetch1|F~6_combout ,\myprocessor|fetch1|F~3_combout ,\myprocessor|fetch1|F~2_combout ,\myprocessor|fetch1|F~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a19 .init_file = "test-fibonacci-imem.hex";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ALTSYNCRAM";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 12;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 2;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 4095;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 12;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 2;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000050140545101014000000000141441410501500404014000040411404;
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N24
cycloneive_lcell_comb \myprocessor|decode7|valA[12]~15 (
// Equation(s):
// \myprocessor|decode7|valA[12]~15_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & !\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19])

	.dataa(gnd),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datac(gnd),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[12]~15_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[12]~15 .lut_mask = 16'h00CC;
defparam \myprocessor|decode7|valA[12]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N8
cycloneive_lcell_comb \myprocessor|decode1|reg_wren~1 (
// Equation(s):
// \myprocessor|decode1|reg_wren~1_combout  = (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31] & \myprocessor|decode1|reg_wren~0_combout )

	.dataa(gnd),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31]),
	.datac(gnd),
	.datad(\myprocessor|decode1|reg_wren~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode1|reg_wren~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode1|reg_wren~1 .lut_mask = 16'h3300;
defparam \myprocessor|decode1|reg_wren~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N12
cycloneive_lcell_comb \myprocessor|decode7|inEnable[10]~37 (
// Equation(s):
// \myprocessor|decode7|inEnable[10]~37_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [23] & (!\myprocessor|decode1|Equal8~2_combout  & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [26] & 
// \myprocessor|decode1|reg_wren~1_combout )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [23]),
	.datab(\myprocessor|decode1|Equal8~2_combout ),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [26]),
	.datad(\myprocessor|decode1|reg_wren~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|inEnable[10]~37_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|inEnable[10]~37 .lut_mask = 16'h0200;
defparam \myprocessor|decode7|inEnable[10]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N18
cycloneive_lcell_comb \myprocessor|decode7|inEnable[10]~32 (
// Equation(s):
// \myprocessor|decode7|inEnable[10]~32_combout  = (!\myprocessor|decode1|Equal8~2_combout  & (((!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [22] & !\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [24])) # 
// (!\myprocessor|decode1|reg_wren~1_combout )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [22]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [24]),
	.datac(\myprocessor|decode1|Equal8~2_combout ),
	.datad(\myprocessor|decode1|reg_wren~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|inEnable[10]~32_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|inEnable[10]~32 .lut_mask = 16'h010F;
defparam \myprocessor|decode7|inEnable[10]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N26
cycloneive_lcell_comb \myprocessor|decode7|inEnable[2]~54 (
// Equation(s):
// \myprocessor|decode7|inEnable[2]~54_combout  = (\myprocessor|decode7|inEnable[10]~37_combout  & (!\myprocessor|decode6|F~9_combout  & \myprocessor|decode7|inEnable[10]~32_combout ))

	.dataa(\myprocessor|decode7|inEnable[10]~37_combout ),
	.datab(\myprocessor|decode6|F~9_combout ),
	.datac(gnd),
	.datad(\myprocessor|decode7|inEnable[10]~32_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|inEnable[2]~54_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|inEnable[2]~54 .lut_mask = 16'h2200;
defparam \myprocessor|decode7|inEnable[2]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N27
dffeas \myprocessor|decode7|regs:2:reg_array|r|bits:11:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[11]~55_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[2]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:2:reg_array|r|bits:11:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:2:reg_array|r|bits:11:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:2:reg_array|r|bits:11:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N24
cycloneive_lcell_comb \myprocessor|decode7|inEnable[21]~45 (
// Equation(s):
// \myprocessor|decode7|inEnable[21]~45_combout  = (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [23] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [24] & (!\myprocessor|decode1|Equal8~2_combout  & 
// \myprocessor|decode1|reg_wren~1_combout )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [23]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [24]),
	.datac(\myprocessor|decode1|Equal8~2_combout ),
	.datad(\myprocessor|decode1|reg_wren~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|inEnable[21]~45_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|inEnable[21]~45 .lut_mask = 16'h0400;
defparam \myprocessor|decode7|inEnable[21]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N22
cycloneive_lcell_comb \myprocessor|decode7|inEnable[4]~57 (
// Equation(s):
// \myprocessor|decode7|inEnable[4]~57_combout  = (\myprocessor|decode7|inEnable[21]~45_combout  & (!\myprocessor|decode6|F~9_combout  & (\myprocessor|decode7|inEnable[9]~66_combout  & \myprocessor|decode6|F[0]~11_combout )))

	.dataa(\myprocessor|decode7|inEnable[21]~45_combout ),
	.datab(\myprocessor|decode6|F~9_combout ),
	.datac(\myprocessor|decode7|inEnable[9]~66_combout ),
	.datad(\myprocessor|decode6|F[0]~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|inEnable[4]~57_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|inEnable[4]~57 .lut_mask = 16'h2000;
defparam \myprocessor|decode7|inEnable[4]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N19
dffeas \myprocessor|decode7|regs:4:reg_array|r|bits:11:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[11]~55_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[4]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:4:reg_array|r|bits:11:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:4:reg_array|r|bits:11:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:4:reg_array|r|bits:11:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N20
cycloneive_lcell_comb \myprocessor|decode7|inEnable[6]~59 (
// Equation(s):
// \myprocessor|decode7|inEnable[6]~59_combout  = (\myprocessor|decode7|inEnable[10]~37_combout  & (\myprocessor|decode6|F[0]~11_combout  & ((\myprocessor|decode6|F~10_combout ) # (\myprocessor|decode1|Equal8~2_combout ))))

	.dataa(\myprocessor|decode7|inEnable[10]~37_combout ),
	.datab(\myprocessor|decode6|F~10_combout ),
	.datac(\myprocessor|decode1|Equal8~2_combout ),
	.datad(\myprocessor|decode6|F[0]~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|inEnable[6]~59_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|inEnable[6]~59 .lut_mask = 16'hA800;
defparam \myprocessor|decode7|inEnable[6]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N14
cycloneive_lcell_comb \myprocessor|decode7|inEnable[6]~60 (
// Equation(s):
// \myprocessor|decode7|inEnable[6]~60_combout  = (!\myprocessor|decode6|F~9_combout  & \myprocessor|decode7|inEnable[6]~59_combout )

	.dataa(gnd),
	.datab(\myprocessor|decode6|F~9_combout ),
	.datac(gnd),
	.datad(\myprocessor|decode7|inEnable[6]~59_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|inEnable[6]~60_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|inEnable[6]~60 .lut_mask = 16'h3300;
defparam \myprocessor|decode7|inEnable[6]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N17
dffeas \myprocessor|decode7|regs:6:reg_array|r|bits:11:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[11]~55_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[6]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:6:reg_array|r|bits:11:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:6:reg_array|r|bits:11:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:6:reg_array|r|bits:11:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N18
cycloneive_lcell_comb \myprocessor|decode7|valA[11]~291 (
// Equation(s):
// \myprocessor|decode7|valA[11]~291_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]) # ((\myprocessor|decode7|regs:6:reg_array|r|bits:11:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|decode7|regs:4:reg_array|r|bits:11:r~q )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|regs:4:reg_array|r|bits:11:r~q ),
	.datad(\myprocessor|decode7|regs:6:reg_array|r|bits:11:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[11]~291_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[11]~291 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valA[11]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N14
cycloneive_lcell_comb \myprocessor|decode7|inEnable[23]~41 (
// Equation(s):
// \myprocessor|decode7|inEnable[23]~41_combout  = (\myprocessor|decode1|Equal8~2_combout ) # ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [24] & (\myprocessor|decode1|reg_wren~1_combout  & 
// \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [23])))

	.dataa(\myprocessor|decode1|Equal8~2_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [24]),
	.datac(\myprocessor|decode1|reg_wren~1_combout ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\myprocessor|decode7|inEnable[23]~41_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|inEnable[23]~41 .lut_mask = 16'hEAAA;
defparam \myprocessor|decode7|inEnable[23]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N12
cycloneive_lcell_comb \myprocessor|decode7|inEnable[7]~56 (
// Equation(s):
// \myprocessor|decode7|inEnable[7]~56_combout  = (\myprocessor|decode7|inEnable[9]~66_combout  & (!\myprocessor|decode6|F~9_combout  & (\myprocessor|decode7|inEnable[23]~41_combout  & !\myprocessor|decode6|F[0]~11_combout )))

	.dataa(\myprocessor|decode7|inEnable[9]~66_combout ),
	.datab(\myprocessor|decode6|F~9_combout ),
	.datac(\myprocessor|decode7|inEnable[23]~41_combout ),
	.datad(\myprocessor|decode6|F[0]~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|inEnable[7]~56_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|inEnable[7]~56 .lut_mask = 16'h0020;
defparam \myprocessor|decode7|inEnable[7]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N21
dffeas \myprocessor|decode7|regs:7:reg_array|r|bits:11:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[11]~55_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[7]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:7:reg_array|r|bits:11:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:7:reg_array|r|bits:11:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:7:reg_array|r|bits:11:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N24
cycloneive_lcell_comb \myprocessor|decode7|inEnable[5]~58 (
// Equation(s):
// \myprocessor|decode7|inEnable[5]~58_combout  = (\myprocessor|decode7|inEnable[21]~45_combout  & (!\myprocessor|decode6|F~9_combout  & (\myprocessor|decode7|inEnable[9]~66_combout  & !\myprocessor|decode6|F[0]~11_combout )))

	.dataa(\myprocessor|decode7|inEnable[21]~45_combout ),
	.datab(\myprocessor|decode6|F~9_combout ),
	.datac(\myprocessor|decode7|inEnable[9]~66_combout ),
	.datad(\myprocessor|decode6|F[0]~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|inEnable[5]~58_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|inEnable[5]~58 .lut_mask = 16'h0020;
defparam \myprocessor|decode7|inEnable[5]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N23
dffeas \myprocessor|decode7|regs:5:reg_array|r|bits:11:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[11]~55_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[5]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:5:reg_array|r|bits:11:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:5:reg_array|r|bits:11:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:5:reg_array|r|bits:11:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N20
cycloneive_lcell_comb \myprocessor|decode7|valA[11]~292 (
// Equation(s):
// \myprocessor|decode7|valA[11]~292_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|valA[11]~291_combout  & (\myprocessor|decode7|regs:7:reg_array|r|bits:11:r~q )) # 
// (!\myprocessor|decode7|valA[11]~291_combout  & ((\myprocessor|decode7|regs:5:reg_array|r|bits:11:r~q ))))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|decode7|valA[11]~291_combout ))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|decode7|valA[11]~291_combout ),
	.datac(\myprocessor|decode7|regs:7:reg_array|r|bits:11:r~q ),
	.datad(\myprocessor|decode7|regs:5:reg_array|r|bits:11:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[11]~292_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[11]~292 .lut_mask = 16'hE6C4;
defparam \myprocessor|decode7|valA[11]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N2
cycloneive_lcell_comb \myprocessor|decode7|valA[12]~18 (
// Equation(s):
// \myprocessor|decode7|valA[12]~18_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]) # ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & !\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]))

	.dataa(gnd),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[12]~18_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[12]~18 .lut_mask = 16'hF0FC;
defparam \myprocessor|decode7|valA[12]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N14
cycloneive_lcell_comb \myprocessor|decode7|inEnable[1]~55 (
// Equation(s):
// \myprocessor|decode7|inEnable[1]~55_combout  = (!\myprocessor|decode6|F~9_combout  & (!\myprocessor|decode6|F[1]~12_combout  & \myprocessor|decode7|inEnable[9]~34_combout ))

	.dataa(gnd),
	.datab(\myprocessor|decode6|F~9_combout ),
	.datac(\myprocessor|decode6|F[1]~12_combout ),
	.datad(\myprocessor|decode7|inEnable[9]~34_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|inEnable[1]~55_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|inEnable[1]~55 .lut_mask = 16'h0300;
defparam \myprocessor|decode7|inEnable[1]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N3
dffeas \myprocessor|decode7|regs:1:reg_array|r|bits:11:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[11]~55_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[1]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:1:reg_array|r|bits:11:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:1:reg_array|r|bits:11:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:1:reg_array|r|bits:11:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N0
cycloneive_lcell_comb \myprocessor|decode7|valA[12]~19 (
// Equation(s):
// \myprocessor|decode7|valA[12]~19_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]) # ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[12]~19 .lut_mask = 16'hECEC;
defparam \myprocessor|decode7|valA[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N2
cycloneive_lcell_comb \myprocessor|decode7|valA[11]~293 (
// Equation(s):
// \myprocessor|decode7|valA[11]~293_combout  = (\myprocessor|decode7|valA[12]~18_combout  & ((\myprocessor|decode7|valA[12]~19_combout  & (\myprocessor|decode7|valA[11]~292_combout )) # (!\myprocessor|decode7|valA[12]~19_combout  & 
// ((\myprocessor|decode7|regs:1:reg_array|r|bits:11:r~q ))))) # (!\myprocessor|decode7|valA[12]~18_combout  & (((\myprocessor|decode7|valA[12]~19_combout ))))

	.dataa(\myprocessor|decode7|valA[11]~292_combout ),
	.datab(\myprocessor|decode7|valA[12]~18_combout ),
	.datac(\myprocessor|decode7|regs:1:reg_array|r|bits:11:r~q ),
	.datad(\myprocessor|decode7|valA[12]~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[11]~293_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[11]~293 .lut_mask = 16'hBBC0;
defparam \myprocessor|decode7|valA[11]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N26
cycloneive_lcell_comb \myprocessor|decode7|valA[11]~294 (
// Equation(s):
// \myprocessor|decode7|valA[11]~294_combout  = (\myprocessor|decode7|valA[12]~15_combout  & ((\myprocessor|decode7|valA[11]~293_combout  & (\myprocessor|decode7|regs:3:reg_array|r|bits:11:r~q )) # (!\myprocessor|decode7|valA[11]~293_combout  & 
// ((\myprocessor|decode7|regs:2:reg_array|r|bits:11:r~q ))))) # (!\myprocessor|decode7|valA[12]~15_combout  & (((\myprocessor|decode7|valA[11]~293_combout ))))

	.dataa(\myprocessor|decode7|regs:3:reg_array|r|bits:11:r~q ),
	.datab(\myprocessor|decode7|valA[12]~15_combout ),
	.datac(\myprocessor|decode7|regs:2:reg_array|r|bits:11:r~q ),
	.datad(\myprocessor|decode7|valA[11]~293_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[11]~294_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[11]~294 .lut_mask = 16'hBBC0;
defparam \myprocessor|decode7|valA[11]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\myprocessor|fetch1|F~22_combout ,\myprocessor|fetch1|F~19_combout ,\myprocessor|fetch1|F~18_combout ,\myprocessor|fetch1|F~15_combout ,\myprocessor|fetch1|F~14_combout ,\myprocessor|fetch1|F~11_combout ,\myprocessor|fetch1|F~10_combout ,
\myprocessor|fetch1|F~7_combout ,\myprocessor|fetch1|F~6_combout ,\myprocessor|fetch1|F~3_combout ,\myprocessor|fetch1|F~2_combout ,\myprocessor|fetch1|F~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a1 .init_file = "test-fibonacci-imem.hex";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ALTSYNCRAM";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 2;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 2;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000404050510100100144040141414141440011011101404111144044;
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N26
cycloneive_lcell_comb \myprocessor|decode7|valA[12]~14 (
// Equation(s):
// \myprocessor|decode7|valA[12]~14_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & !\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [21])

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[12]~14_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[12]~14 .lut_mask = 16'h00F0;
defparam \myprocessor|decode7|valA[12]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N16
cycloneive_lcell_comb \myprocessor|decode7|valA[12]~11 (
// Equation(s):
// \myprocessor|decode7|valA[12]~11_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [21]) # ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(gnd),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[12]~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[12]~11 .lut_mask = 16'hFFA0;
defparam \myprocessor|decode7|valA[12]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N28
cycloneive_lcell_comb \myprocessor|decode7|inEnable[17]~65 (
// Equation(s):
// \myprocessor|decode7|inEnable[17]~65_combout  = (!\myprocessor|decode1|Equal8~2_combout  & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31]) # (!\myprocessor|decode1|reg_wren~0_combout )) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [25])))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [25]),
	.datab(\myprocessor|decode1|reg_wren~0_combout ),
	.datac(\myprocessor|decode1|Equal8~2_combout ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\myprocessor|decode7|inEnable[17]~65_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|inEnable[17]~65 .lut_mask = 16'h0F07;
defparam \myprocessor|decode7|inEnable[17]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N30
cycloneive_lcell_comb \myprocessor|decode7|inEnable[16] (
// Equation(s):
// \myprocessor|decode7|inEnable [16] = (!\myprocessor|decode6|F[1]~8_combout  & (!\myprocessor|decode7|inEnable[9]~66_combout  & (\myprocessor|decode7|inEnable[17]~65_combout  & \myprocessor|decode7|inEnable[10]~32_combout )))

	.dataa(\myprocessor|decode6|F[1]~8_combout ),
	.datab(\myprocessor|decode7|inEnable[9]~66_combout ),
	.datac(\myprocessor|decode7|inEnable[17]~65_combout ),
	.datad(\myprocessor|decode7|inEnable[10]~32_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|inEnable [16]),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|inEnable[16] .lut_mask = 16'h1000;
defparam \myprocessor|decode7|inEnable[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N31
dffeas \myprocessor|decode7|regs:16:reg_array|r|bits:11:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[11]~55_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:16:reg_array|r|bits:11:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:16:reg_array|r|bits:11:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:16:reg_array|r|bits:11:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N24
cycloneive_lcell_comb \myprocessor|decode7|inEnable[24]~47 (
// Equation(s):
// \myprocessor|decode7|inEnable[24]~47_combout  = (\myprocessor|decode6|F~9_combout  & (!\myprocessor|decode6|F[1]~8_combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [26] & \myprocessor|decode6|F[0]~11_combout )))

	.dataa(\myprocessor|decode6|F~9_combout ),
	.datab(\myprocessor|decode6|F[1]~8_combout ),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [26]),
	.datad(\myprocessor|decode6|F[0]~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|inEnable[24]~47_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|inEnable[24]~47 .lut_mask = 16'h2000;
defparam \myprocessor|decode7|inEnable[24]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N4
cycloneive_lcell_comb \myprocessor|decode7|inEnable[24] (
// Equation(s):
// \myprocessor|decode7|inEnable [24] = (\myprocessor|decode7|inEnable[24]~47_combout  & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31]) # (!\myprocessor|decode1|reg_wren~0_combout )) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [24])))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [24]),
	.datab(\myprocessor|decode7|inEnable[24]~47_combout ),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31]),
	.datad(\myprocessor|decode1|reg_wren~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|inEnable [24]),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|inEnable[24] .lut_mask = 16'hC4CC;
defparam \myprocessor|decode7|inEnable[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N13
dffeas \myprocessor|decode7|regs:24:reg_array|r|bits:11:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[11]~55_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [24]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:24:reg_array|r|bits:11:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:24:reg_array|r|bits:11:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:24:reg_array|r|bits:11:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N30
cycloneive_lcell_comb \myprocessor|decode7|valA[11]~285 (
// Equation(s):
// \myprocessor|decode7|valA[11]~285_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:24:reg_array|r|bits:11:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:16:reg_array|r|bits:11:r~q 
// ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:16:reg_array|r|bits:11:r~q ),
	.datad(\myprocessor|decode7|regs:24:reg_array|r|bits:11:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[11]~285_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[11]~285 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[11]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N4
cycloneive_lcell_comb \myprocessor|decode7|inEnable[20]~46 (
// Equation(s):
// \myprocessor|decode7|inEnable[20]~46_combout  = (\myprocessor|decode7|inEnable[17]~65_combout  & (\myprocessor|decode6|F[0]~11_combout  & (!\myprocessor|decode7|inEnable[9]~66_combout  & \myprocessor|decode7|inEnable[21]~45_combout )))

	.dataa(\myprocessor|decode7|inEnable[17]~65_combout ),
	.datab(\myprocessor|decode6|F[0]~11_combout ),
	.datac(\myprocessor|decode7|inEnable[9]~66_combout ),
	.datad(\myprocessor|decode7|inEnable[21]~45_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|inEnable[20]~46_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|inEnable[20]~46 .lut_mask = 16'h0800;
defparam \myprocessor|decode7|inEnable[20]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N17
dffeas \myprocessor|decode7|regs:20:reg_array|r|bits:11:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[11]~55_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[20]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:20:reg_array|r|bits:11:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:20:reg_array|r|bits:11:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:20:reg_array|r|bits:11:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N18
cycloneive_lcell_comb \myprocessor|decode7|inEnable[28] (
// Equation(s):
// \myprocessor|decode7|inEnable [28] = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [24] & \myprocessor|decode7|inEnable[24]~47_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [24]),
	.datad(\myprocessor|decode7|inEnable[24]~47_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|inEnable [28]),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|inEnable[28] .lut_mask = 16'hF000;
defparam \myprocessor|decode7|inEnable[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N3
dffeas \myprocessor|decode7|regs:28:reg_array|r|bits:11:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[11]~55_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [28]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:28:reg_array|r|bits:11:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:28:reg_array|r|bits:11:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:28:reg_array|r|bits:11:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N2
cycloneive_lcell_comb \myprocessor|decode7|valA[11]~286 (
// Equation(s):
// \myprocessor|decode7|valA[11]~286_combout  = (\myprocessor|decode7|valA[11]~285_combout  & (((\myprocessor|decode7|regs:28:reg_array|r|bits:11:r~q ) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19])))) # 
// (!\myprocessor|decode7|valA[11]~285_combout  & (\myprocessor|decode7|regs:20:reg_array|r|bits:11:r~q  & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\myprocessor|decode7|valA[11]~285_combout ),
	.datab(\myprocessor|decode7|regs:20:reg_array|r|bits:11:r~q ),
	.datac(\myprocessor|decode7|regs:28:reg_array|r|bits:11:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[11]~286_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[11]~286 .lut_mask = 16'hE4AA;
defparam \myprocessor|decode7|valA[11]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N2
cycloneive_lcell_comb \myprocessor|decode7|inEnable[22]~51 (
// Equation(s):
// \myprocessor|decode7|inEnable[22]~51_combout  = (\myprocessor|decode7|inEnable[17]~65_combout  & (\myprocessor|decode7|inEnable[23]~41_combout  & (!\myprocessor|decode7|inEnable[9]~66_combout  & \myprocessor|decode6|F[0]~11_combout )))

	.dataa(\myprocessor|decode7|inEnable[17]~65_combout ),
	.datab(\myprocessor|decode7|inEnable[23]~41_combout ),
	.datac(\myprocessor|decode7|inEnable[9]~66_combout ),
	.datad(\myprocessor|decode6|F[0]~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|inEnable[22]~51_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|inEnable[22]~51 .lut_mask = 16'h0800;
defparam \myprocessor|decode7|inEnable[22]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N21
dffeas \myprocessor|decode7|regs:22:reg_array|r|bits:11:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[11]~55_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[22]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:22:reg_array|r|bits:11:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:11:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:11:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N14
cycloneive_lcell_comb \myprocessor|decode7|inEnable[18]~16 (
// Equation(s):
// \myprocessor|decode7|inEnable[18]~16_combout  = ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [29] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [28] & !\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [27]))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [30])

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [29]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [28]),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [30]),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\myprocessor|decode7|inEnable[18]~16_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|inEnable[18]~16 .lut_mask = 16'h0F8F;
defparam \myprocessor|decode7|inEnable[18]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N6
cycloneive_lcell_comb \myprocessor|decode7|inEnable[18]~13 (
// Equation(s):
// \myprocessor|decode7|inEnable[18]~13_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [26] & (\myprocessor|decode7|inEnable[18]~16_combout  & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [25] & 
// \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [23])))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [26]),
	.datab(\myprocessor|decode7|inEnable[18]~16_combout ),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [25]),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\myprocessor|decode7|inEnable[18]~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|inEnable[18]~13 .lut_mask = 16'h0800;
defparam \myprocessor|decode7|inEnable[18]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N4
cycloneive_lcell_comb \myprocessor|decode7|inEnable[18]~69 (
// Equation(s):
// \myprocessor|decode7|inEnable[18]~69_combout  = (\myprocessor|decode7|inEnable[18]~13_combout  & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [24] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [22] & 
// !\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31])))

	.dataa(\myprocessor|decode7|inEnable[18]~13_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [24]),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [22]),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\myprocessor|decode7|inEnable[18]~69_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|inEnable[18]~69 .lut_mask = 16'h0002;
defparam \myprocessor|decode7|inEnable[18]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N27
dffeas \myprocessor|decode7|regs:18:reg_array|r|bits:11:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[11]~55_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[18]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:18:reg_array|r|bits:11:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:18:reg_array|r|bits:11:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:18:reg_array|r|bits:11:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N26
cycloneive_lcell_comb \myprocessor|decode7|valA[11]~283 (
// Equation(s):
// \myprocessor|decode7|valA[11]~283_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|regs:22:reg_array|r|bits:11:r~q ) # ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|decode7|regs:18:reg_array|r|bits:11:r~q  & !\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\myprocessor|decode7|regs:22:reg_array|r|bits:11:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|decode7|regs:18:reg_array|r|bits:11:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[11]~283_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[11]~283 .lut_mask = 16'hCCB8;
defparam \myprocessor|decode7|valA[11]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N6
cycloneive_lcell_comb \myprocessor|decode7|writeDecode|w~0 (
// Equation(s):
// \myprocessor|decode7|writeDecode|w~0_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [24] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31] & \myprocessor|decode1|reg_wren~0_combout ))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [24]),
	.datab(gnd),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31]),
	.datad(\myprocessor|decode1|reg_wren~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|writeDecode|w~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|writeDecode|w~0 .lut_mask = 16'h0A00;
defparam \myprocessor|decode7|writeDecode|w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N2
cycloneive_lcell_comb \myprocessor|decode7|writeDecode|w~1 (
// Equation(s):
// \myprocessor|decode7|writeDecode|w~1_combout  = (((!\myprocessor|decode7|writeDecode|w~0_combout ) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [25])) # (!\myprocessor|decode6|F[1]~8_combout )) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [26])

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [26]),
	.datab(\myprocessor|decode6|F[1]~8_combout ),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [25]),
	.datad(\myprocessor|decode7|writeDecode|w~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|writeDecode|w~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|writeDecode|w~1 .lut_mask = 16'h7FFF;
defparam \myprocessor|decode7|writeDecode|w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N26
cycloneive_lcell_comb \myprocessor|decode7|inEnable[30] (
// Equation(s):
// \myprocessor|decode7|inEnable [30] = (\myprocessor|decode6|F[0]~11_combout  & ((\myprocessor|decode1|Equal8~2_combout ) # (!\myprocessor|decode7|writeDecode|w~1_combout )))

	.dataa(gnd),
	.datab(\myprocessor|decode7|writeDecode|w~1_combout ),
	.datac(\myprocessor|decode1|Equal8~2_combout ),
	.datad(\myprocessor|decode6|F[0]~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|inEnable [30]),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|inEnable[30] .lut_mask = 16'hF300;
defparam \myprocessor|decode7|inEnable[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N5
dffeas \myprocessor|decode7|regs:30:reg_array|r|bits:11:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[11]~55_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:30:reg_array|r|bits:11:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:30:reg_array|r|bits:11:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:30:reg_array|r|bits:11:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N20
cycloneive_lcell_comb \myprocessor|decode7|inEnable[27]~39 (
// Equation(s):
// \myprocessor|decode7|inEnable[27]~39_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [26] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [25] & \myprocessor|decode6|F[1]~8_combout ))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [26]),
	.datab(gnd),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [25]),
	.datad(\myprocessor|decode6|F[1]~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|inEnable[27]~39_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|inEnable[27]~39 .lut_mask = 16'hA000;
defparam \myprocessor|decode7|inEnable[27]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N8
cycloneive_lcell_comb \myprocessor|decode7|inEnable[26]~52 (
// Equation(s):
// \myprocessor|decode7|inEnable[26]~52_combout  = (!\myprocessor|decode7|writeDecode|w~0_combout  & (\myprocessor|decode7|inEnable[27]~39_combout  & (!\myprocessor|decode1|Equal8~2_combout  & \myprocessor|decode6|F[0]~11_combout )))

	.dataa(\myprocessor|decode7|writeDecode|w~0_combout ),
	.datab(\myprocessor|decode7|inEnable[27]~39_combout ),
	.datac(\myprocessor|decode1|Equal8~2_combout ),
	.datad(\myprocessor|decode6|F[0]~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|inEnable[26]~52_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|inEnable[26]~52 .lut_mask = 16'h0400;
defparam \myprocessor|decode7|inEnable[26]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N17
dffeas \myprocessor|decode7|regs:26:reg_array|r|bits:11:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[11]~55_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[26]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:26:reg_array|r|bits:11:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:26:reg_array|r|bits:11:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:26:reg_array|r|bits:11:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N4
cycloneive_lcell_comb \myprocessor|decode7|valA[11]~284 (
// Equation(s):
// \myprocessor|decode7|valA[11]~284_combout  = (\myprocessor|decode7|valA[11]~283_combout  & (((\myprocessor|decode7|regs:30:reg_array|r|bits:11:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]))) # 
// (!\myprocessor|decode7|valA[11]~283_combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:26:reg_array|r|bits:11:r~q ))))

	.dataa(\myprocessor|decode7|valA[11]~283_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:30:reg_array|r|bits:11:r~q ),
	.datad(\myprocessor|decode7|regs:26:reg_array|r|bits:11:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[11]~284_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[11]~284 .lut_mask = 16'hE6A2;
defparam \myprocessor|decode7|valA[11]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N30
cycloneive_lcell_comb \myprocessor|decode7|valA[11]~287 (
// Equation(s):
// \myprocessor|decode7|valA[11]~287_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18])))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|valA[11]~284_combout ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|decode7|valA[11]~286_combout ))))

	.dataa(\myprocessor|decode7|valA[11]~286_combout ),
	.datab(\myprocessor|decode7|valA[11]~284_combout ),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[11]~287_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[11]~287 .lut_mask = 16'hFC0A;
defparam \myprocessor|decode7|valA[11]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N18
cycloneive_lcell_comb \myprocessor|decode7|inEnable[17]~43 (
// Equation(s):
// \myprocessor|decode7|inEnable[17]~43_combout  = (\myprocessor|decode7|inEnable[17]~65_combout  & (!\myprocessor|decode7|inEnable[9]~66_combout  & (!\myprocessor|decode6|F~10_combout  & !\myprocessor|decode6|F[0]~11_combout )))

	.dataa(\myprocessor|decode7|inEnable[17]~65_combout ),
	.datab(\myprocessor|decode7|inEnable[9]~66_combout ),
	.datac(\myprocessor|decode6|F~10_combout ),
	.datad(\myprocessor|decode6|F[0]~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|inEnable[17]~43_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|inEnable[17]~43 .lut_mask = 16'h0002;
defparam \myprocessor|decode7|inEnable[17]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N4
cycloneive_lcell_comb \myprocessor|decode7|inEnable[19]~44 (
// Equation(s):
// \myprocessor|decode7|inEnable[19]~44_combout  = (\myprocessor|decode7|inEnable[17]~43_combout  & \myprocessor|decode6|F[1]~12_combout )

	.dataa(gnd),
	.datab(\myprocessor|decode7|inEnable[17]~43_combout ),
	.datac(gnd),
	.datad(\myprocessor|decode6|F[1]~12_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|inEnable[19]~44_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|inEnable[19]~44 .lut_mask = 16'hCC00;
defparam \myprocessor|decode7|inEnable[19]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N23
dffeas \myprocessor|decode7|regs:19:reg_array|r|bits:11:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[11]~55_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[19]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:19:reg_array|r|bits:11:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:19:reg_array|r|bits:11:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:19:reg_array|r|bits:11:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N8
cycloneive_lcell_comb \myprocessor|decode7|inEnable[23]~42 (
// Equation(s):
// \myprocessor|decode7|inEnable[23]~42_combout  = (\myprocessor|decode7|inEnable[17]~65_combout  & (\myprocessor|decode7|inEnable[23]~41_combout  & (!\myprocessor|decode7|inEnable[9]~66_combout  & !\myprocessor|decode6|F[0]~11_combout )))

	.dataa(\myprocessor|decode7|inEnable[17]~65_combout ),
	.datab(\myprocessor|decode7|inEnable[23]~41_combout ),
	.datac(\myprocessor|decode7|inEnable[9]~66_combout ),
	.datad(\myprocessor|decode6|F[0]~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|inEnable[23]~42_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|inEnable[23]~42 .lut_mask = 16'h0008;
defparam \myprocessor|decode7|inEnable[23]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N21
dffeas \myprocessor|decode7|regs:23:reg_array|r|bits:11:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[11]~55_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[23]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:23:reg_array|r|bits:11:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:23:reg_array|r|bits:11:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:23:reg_array|r|bits:11:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N22
cycloneive_lcell_comb \myprocessor|decode7|valA[11]~288 (
// Equation(s):
// \myprocessor|decode7|valA[11]~288_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]) # ((\myprocessor|decode7|regs:23:reg_array|r|bits:11:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:19:reg_array|r|bits:11:r~q )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:19:reg_array|r|bits:11:r~q ),
	.datad(\myprocessor|decode7|regs:23:reg_array|r|bits:11:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[11]~288_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[11]~288 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valA[11]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N0
cycloneive_lcell_comb \myprocessor|decode7|inEnable[27]~40 (
// Equation(s):
// \myprocessor|decode7|inEnable[27]~40_combout  = (!\myprocessor|decode7|writeDecode|w~0_combout  & (\myprocessor|decode7|inEnable[27]~39_combout  & (!\myprocessor|decode1|Equal8~2_combout  & !\myprocessor|decode6|F[0]~11_combout )))

	.dataa(\myprocessor|decode7|writeDecode|w~0_combout ),
	.datab(\myprocessor|decode7|inEnable[27]~39_combout ),
	.datac(\myprocessor|decode1|Equal8~2_combout ),
	.datad(\myprocessor|decode6|F[0]~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|inEnable[27]~40_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|inEnable[27]~40 .lut_mask = 16'h0004;
defparam \myprocessor|decode7|inEnable[27]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N9
dffeas \myprocessor|decode7|regs:27:reg_array|r|bits:11:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[11]~55_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[27]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:27:reg_array|r|bits:11:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:27:reg_array|r|bits:11:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:27:reg_array|r|bits:11:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N28
cycloneive_lcell_comb \myprocessor|decode7|inEnable[31] (
// Equation(s):
// \myprocessor|decode7|inEnable [31] = (\myprocessor|decode1|reg_wren~1_combout  & (!\myprocessor|decode6|F[0]~11_combout  & ((\myprocessor|decode1|Equal8~2_combout ) # (!\myprocessor|decode7|writeDecode|w~1_combout ))))

	.dataa(\myprocessor|decode1|reg_wren~1_combout ),
	.datab(\myprocessor|decode6|F[0]~11_combout ),
	.datac(\myprocessor|decode1|Equal8~2_combout ),
	.datad(\myprocessor|decode7|writeDecode|w~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|inEnable [31]),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|inEnable[31] .lut_mask = 16'h2022;
defparam \myprocessor|decode7|inEnable[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N19
dffeas \myprocessor|decode7|regs:31:reg_array|r|bits:11:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[11]~55_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:31:reg_array|r|bits:11:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:31:reg_array|r|bits:11:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:31:reg_array|r|bits:11:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N18
cycloneive_lcell_comb \myprocessor|decode7|valA[11]~289 (
// Equation(s):
// \myprocessor|decode7|valA[11]~289_combout  = (\myprocessor|decode7|valA[11]~288_combout  & (((\myprocessor|decode7|regs:31:reg_array|r|bits:11:r~q ) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])))) # 
// (!\myprocessor|decode7|valA[11]~288_combout  & (\myprocessor|decode7|regs:27:reg_array|r|bits:11:r~q  & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\myprocessor|decode7|valA[11]~288_combout ),
	.datab(\myprocessor|decode7|regs:27:reg_array|r|bits:11:r~q ),
	.datac(\myprocessor|decode7|regs:31:reg_array|r|bits:11:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[11]~289_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[11]~289 .lut_mask = 16'hE4AA;
defparam \myprocessor|decode7|valA[11]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N30
cycloneive_lcell_comb \myprocessor|decode7|inEnable[17]~68 (
// Equation(s):
// \myprocessor|decode7|inEnable[17]~68_combout  = (\myprocessor|decode7|inEnable[17]~43_combout  & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31]) # (!\myprocessor|decode1|reg_wren~0_combout )) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [23])))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [23]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31]),
	.datac(\myprocessor|decode1|reg_wren~0_combout ),
	.datad(\myprocessor|decode7|inEnable[17]~43_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|inEnable[17]~68_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|inEnable[17]~68 .lut_mask = 16'hDF00;
defparam \myprocessor|decode7|inEnable[17]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N19
dffeas \myprocessor|decode7|regs:17:reg_array|r|bits:11:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[11]~55_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[17]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:17:reg_array|r|bits:11:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:17:reg_array|r|bits:11:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:17:reg_array|r|bits:11:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N12
cycloneive_lcell_comb \myprocessor|decode7|inEnable[25]~48 (
// Equation(s):
// \myprocessor|decode7|inEnable[25]~48_combout  = (\myprocessor|decode6|F~9_combout  & (!\myprocessor|decode6|F[1]~8_combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [26] & !\myprocessor|decode6|F[0]~11_combout )))

	.dataa(\myprocessor|decode6|F~9_combout ),
	.datab(\myprocessor|decode6|F[1]~8_combout ),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [26]),
	.datad(\myprocessor|decode6|F[0]~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|inEnable[25]~48_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|inEnable[25]~48 .lut_mask = 16'h0020;
defparam \myprocessor|decode7|inEnable[25]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N14
cycloneive_lcell_comb \myprocessor|decode7|inEnable[25]~67 (
// Equation(s):
// \myprocessor|decode7|inEnable[25]~67_combout  = (\myprocessor|decode7|inEnable[25]~48_combout  & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31]) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [24])) # 
// (!\myprocessor|decode1|reg_wren~0_combout )))

	.dataa(\myprocessor|decode1|reg_wren~0_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31]),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [24]),
	.datad(\myprocessor|decode7|inEnable[25]~48_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|inEnable[25]~67_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|inEnable[25]~67 .lut_mask = 16'hDF00;
defparam \myprocessor|decode7|inEnable[25]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N21
dffeas \myprocessor|decode7|regs:25:reg_array|r|bits:11:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[11]~55_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[25]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:25:reg_array|r|bits:11:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:25:reg_array|r|bits:11:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:25:reg_array|r|bits:11:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N18
cycloneive_lcell_comb \myprocessor|decode7|valA[11]~281 (
// Equation(s):
// \myprocessor|decode7|valA[11]~281_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:25:reg_array|r|bits:11:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:17:reg_array|r|bits:11:r~q 
// ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:17:reg_array|r|bits:11:r~q ),
	.datad(\myprocessor|decode7|regs:25:reg_array|r|bits:11:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[11]~281_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[11]~281 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[11]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N30
cycloneive_lcell_comb \myprocessor|decode7|inEnable[29]~50 (
// Equation(s):
// \myprocessor|decode7|inEnable[29]~50_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [24] & \myprocessor|decode7|inEnable[25]~48_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [24]),
	.datad(\myprocessor|decode7|inEnable[25]~48_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|inEnable[29]~50_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|inEnable[29]~50 .lut_mask = 16'hF000;
defparam \myprocessor|decode7|inEnable[29]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N31
dffeas \myprocessor|decode7|regs:29:reg_array|r|bits:11:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[11]~55_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[29]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:29:reg_array|r|bits:11:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:29:reg_array|r|bits:11:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:29:reg_array|r|bits:11:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N16
cycloneive_lcell_comb \myprocessor|decode7|inEnable[21]~49 (
// Equation(s):
// \myprocessor|decode7|inEnable[21]~49_combout  = (\myprocessor|decode7|inEnable[17]~65_combout  & (!\myprocessor|decode6|F[0]~11_combout  & (!\myprocessor|decode7|inEnable[9]~66_combout  & \myprocessor|decode7|inEnable[21]~45_combout )))

	.dataa(\myprocessor|decode7|inEnable[17]~65_combout ),
	.datab(\myprocessor|decode6|F[0]~11_combout ),
	.datac(\myprocessor|decode7|inEnable[9]~66_combout ),
	.datad(\myprocessor|decode7|inEnable[21]~45_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|inEnable[21]~49_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|inEnable[21]~49 .lut_mask = 16'h0200;
defparam \myprocessor|decode7|inEnable[21]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N7
dffeas \myprocessor|decode7|regs:21:reg_array|r|bits:11:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[11]~55_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[21]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:21:reg_array|r|bits:11:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:21:reg_array|r|bits:11:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:21:reg_array|r|bits:11:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N30
cycloneive_lcell_comb \myprocessor|decode7|valA[11]~282 (
// Equation(s):
// \myprocessor|decode7|valA[11]~282_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|valA[11]~281_combout  & (\myprocessor|decode7|regs:29:reg_array|r|bits:11:r~q )) # 
// (!\myprocessor|decode7|valA[11]~281_combout  & ((\myprocessor|decode7|regs:21:reg_array|r|bits:11:r~q ))))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|decode7|valA[11]~281_combout ))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|decode7|valA[11]~281_combout ),
	.datac(\myprocessor|decode7|regs:29:reg_array|r|bits:11:r~q ),
	.datad(\myprocessor|decode7|regs:21:reg_array|r|bits:11:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[11]~282_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[11]~282 .lut_mask = 16'hE6C4;
defparam \myprocessor|decode7|valA[11]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N0
cycloneive_lcell_comb \myprocessor|decode7|valA[11]~290 (
// Equation(s):
// \myprocessor|decode7|valA[11]~290_combout  = (\myprocessor|decode7|valA[11]~287_combout  & ((\myprocessor|decode7|valA[11]~289_combout ) # ((!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\myprocessor|decode7|valA[11]~287_combout  & (((\myprocessor|decode7|valA[11]~282_combout  & \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\myprocessor|decode7|valA[11]~287_combout ),
	.datab(\myprocessor|decode7|valA[11]~289_combout ),
	.datac(\myprocessor|decode7|valA[11]~282_combout ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[11]~290_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[11]~290 .lut_mask = 16'hD8AA;
defparam \myprocessor|decode7|valA[11]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N12
cycloneive_lcell_comb \myprocessor|decode7|valA[11]~295 (
// Equation(s):
// \myprocessor|decode7|valA[11]~295_combout  = (\myprocessor|decode7|valA[12]~14_combout  & (((\myprocessor|decode7|valA[12]~11_combout )))) # (!\myprocessor|decode7|valA[12]~14_combout  & ((\myprocessor|decode7|valA[12]~11_combout  & 
// ((\myprocessor|decode7|valA[11]~290_combout ))) # (!\myprocessor|decode7|valA[12]~11_combout  & (\myprocessor|decode7|valA[11]~294_combout ))))

	.dataa(\myprocessor|decode7|valA[11]~294_combout ),
	.datab(\myprocessor|decode7|valA[12]~14_combout ),
	.datac(\myprocessor|decode7|valA[12]~11_combout ),
	.datad(\myprocessor|decode7|valA[11]~290_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[11]~295_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[11]~295 .lut_mask = 16'hF2C2;
defparam \myprocessor|decode7|valA[11]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N20
cycloneive_lcell_comb \myprocessor|decode7|inEnable[12]~62 (
// Equation(s):
// \myprocessor|decode7|inEnable[12]~62_combout  = (!\myprocessor|decode7|inEnable[17]~65_combout  & (\myprocessor|decode6|F[0]~11_combout  & (\myprocessor|decode7|inEnable[9]~66_combout  & \myprocessor|decode7|inEnable[21]~45_combout )))

	.dataa(\myprocessor|decode7|inEnable[17]~65_combout ),
	.datab(\myprocessor|decode6|F[0]~11_combout ),
	.datac(\myprocessor|decode7|inEnable[9]~66_combout ),
	.datad(\myprocessor|decode7|inEnable[21]~45_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|inEnable[12]~62_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|inEnable[12]~62 .lut_mask = 16'h4000;
defparam \myprocessor|decode7|inEnable[12]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N1
dffeas \myprocessor|decode7|regs:12:reg_array|r|bits:11:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[11]~55_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[12]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:12:reg_array|r|bits:11:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:12:reg_array|r|bits:11:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:12:reg_array|r|bits:11:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N2
cycloneive_lcell_comb \myprocessor|decode7|inEnable[14]~64 (
// Equation(s):
// \myprocessor|decode7|inEnable[14]~64_combout  = (!\myprocessor|decode7|inEnable[17]~65_combout  & \myprocessor|decode7|inEnable[6]~59_combout )

	.dataa(gnd),
	.datab(\myprocessor|decode7|inEnable[17]~65_combout ),
	.datac(gnd),
	.datad(\myprocessor|decode7|inEnable[6]~59_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|inEnable[14]~64_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|inEnable[14]~64 .lut_mask = 16'h3300;
defparam \myprocessor|decode7|inEnable[14]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N17
dffeas \myprocessor|decode7|regs:14:reg_array|r|bits:11:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[11]~55_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[14]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:14:reg_array|r|bits:11:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:14:reg_array|r|bits:11:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:14:reg_array|r|bits:11:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N0
cycloneive_lcell_comb \myprocessor|decode7|valA[11]~296 (
// Equation(s):
// \myprocessor|decode7|valA[11]~296_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]) # ((\myprocessor|decode7|regs:14:reg_array|r|bits:11:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|decode7|regs:12:reg_array|r|bits:11:r~q )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|regs:12:reg_array|r|bits:11:r~q ),
	.datad(\myprocessor|decode7|regs:14:reg_array|r|bits:11:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[11]~296_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[11]~296 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valA[11]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N0
cycloneive_lcell_comb \myprocessor|decode7|inEnable[13]~63 (
// Equation(s):
// \myprocessor|decode7|inEnable[13]~63_combout  = (\myprocessor|decode7|inEnable[21]~45_combout  & (!\myprocessor|decode7|inEnable[17]~65_combout  & (\myprocessor|decode7|inEnable[9]~66_combout  & !\myprocessor|decode6|F[0]~11_combout )))

	.dataa(\myprocessor|decode7|inEnable[21]~45_combout ),
	.datab(\myprocessor|decode7|inEnable[17]~65_combout ),
	.datac(\myprocessor|decode7|inEnable[9]~66_combout ),
	.datad(\myprocessor|decode6|F[0]~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|inEnable[13]~63_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|inEnable[13]~63 .lut_mask = 16'h0020;
defparam \myprocessor|decode7|inEnable[13]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N25
dffeas \myprocessor|decode7|regs:13:reg_array|r|bits:11:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[11]~55_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[13]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:13:reg_array|r|bits:11:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:13:reg_array|r|bits:11:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:13:reg_array|r|bits:11:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N10
cycloneive_lcell_comb \myprocessor|decode7|inEnable[15]~61 (
// Equation(s):
// \myprocessor|decode7|inEnable[15]~61_combout  = (!\myprocessor|decode7|inEnable[17]~65_combout  & (\myprocessor|decode7|inEnable[23]~41_combout  & (\myprocessor|decode7|inEnable[9]~66_combout  & !\myprocessor|decode6|F[0]~11_combout )))

	.dataa(\myprocessor|decode7|inEnable[17]~65_combout ),
	.datab(\myprocessor|decode7|inEnable[23]~41_combout ),
	.datac(\myprocessor|decode7|inEnable[9]~66_combout ),
	.datad(\myprocessor|decode6|F[0]~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|inEnable[15]~61_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|inEnable[15]~61 .lut_mask = 16'h0040;
defparam \myprocessor|decode7|inEnable[15]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N11
dffeas \myprocessor|decode7|regs:15:reg_array|r|bits:11:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|writeback1|F[11]~55_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|decode7|inEnable[15]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:15:reg_array|r|bits:11:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:11:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:11:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N24
cycloneive_lcell_comb \myprocessor|decode7|valA[11]~297 (
// Equation(s):
// \myprocessor|decode7|valA[11]~297_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|valA[11]~296_combout  & ((\myprocessor|decode7|regs:15:reg_array|r|bits:11:r~q ))) # 
// (!\myprocessor|decode7|valA[11]~296_combout  & (\myprocessor|decode7|regs:13:reg_array|r|bits:11:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|decode7|valA[11]~296_combout ))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|decode7|valA[11]~296_combout ),
	.datac(\myprocessor|decode7|regs:13:reg_array|r|bits:11:r~q ),
	.datad(\myprocessor|decode7|regs:15:reg_array|r|bits:11:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[11]~297_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[11]~297 .lut_mask = 16'hEC64;
defparam \myprocessor|decode7|valA[11]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N0
cycloneive_lcell_comb \myprocessor|decode7|inEnable[8]~33 (
// Equation(s):
// \myprocessor|decode7|inEnable[8]~33_combout  = (!\myprocessor|decode6|F[1]~8_combout  & (\myprocessor|decode7|inEnable[9]~66_combout  & (!\myprocessor|decode7|inEnable[17]~65_combout  & \myprocessor|decode7|inEnable[10]~32_combout )))

	.dataa(\myprocessor|decode6|F[1]~8_combout ),
	.datab(\myprocessor|decode7|inEnable[9]~66_combout ),
	.datac(\myprocessor|decode7|inEnable[17]~65_combout ),
	.datad(\myprocessor|decode7|inEnable[10]~32_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|inEnable[8]~33_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|inEnable[8]~33 .lut_mask = 16'h0400;
defparam \myprocessor|decode7|inEnable[8]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N23
dffeas \myprocessor|decode7|regs:8:reg_array|r|bits:11:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[11]~55_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[8]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:8:reg_array|r|bits:11:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:8:reg_array|r|bits:11:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:8:reg_array|r|bits:11:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N28
cycloneive_lcell_comb \myprocessor|decode7|inEnable[9]~36 (
// Equation(s):
// \myprocessor|decode7|inEnable[9]~36_combout  = (!\myprocessor|decode7|inEnable[17]~65_combout  & (!\myprocessor|decode6|F[1]~8_combout  & \myprocessor|decode7|inEnable[9]~34_combout ))

	.dataa(\myprocessor|decode7|inEnable[17]~65_combout ),
	.datab(gnd),
	.datac(\myprocessor|decode6|F[1]~8_combout ),
	.datad(\myprocessor|decode7|inEnable[9]~34_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|inEnable[9]~36_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|inEnable[9]~36 .lut_mask = 16'h0500;
defparam \myprocessor|decode7|inEnable[9]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N31
dffeas \myprocessor|decode7|regs:9:reg_array|r|bits:11:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[11]~55_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[9]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:9:reg_array|r|bits:11:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:9:reg_array|r|bits:11:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:9:reg_array|r|bits:11:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N22
cycloneive_lcell_comb \myprocessor|decode7|valA[11]~279 (
// Equation(s):
// \myprocessor|decode7|valA[11]~279_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]) # ((\myprocessor|decode7|regs:9:reg_array|r|bits:11:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|decode7|regs:8:reg_array|r|bits:11:r~q )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|decode7|regs:8:reg_array|r|bits:11:r~q ),
	.datad(\myprocessor|decode7|regs:9:reg_array|r|bits:11:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[11]~279_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[11]~279 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valA[11]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N22
cycloneive_lcell_comb \myprocessor|decode7|inEnable[10]~38 (
// Equation(s):
// \myprocessor|decode7|inEnable[10]~38_combout  = (\myprocessor|decode7|inEnable[10]~37_combout  & (!\myprocessor|decode7|inEnable[17]~65_combout  & \myprocessor|decode7|inEnable[10]~32_combout ))

	.dataa(\myprocessor|decode7|inEnable[10]~37_combout ),
	.datab(\myprocessor|decode7|inEnable[17]~65_combout ),
	.datac(gnd),
	.datad(\myprocessor|decode7|inEnable[10]~32_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|inEnable[10]~38_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|inEnable[10]~38 .lut_mask = 16'h2200;
defparam \myprocessor|decode7|inEnable[10]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N5
dffeas \myprocessor|decode7|regs:10:reg_array|r|bits:11:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[11]~55_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[10]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:10:reg_array|r|bits:11:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:10:reg_array|r|bits:11:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:10:reg_array|r|bits:11:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N6
cycloneive_lcell_comb \myprocessor|decode7|valA[11]~280 (
// Equation(s):
// \myprocessor|decode7|valA[11]~280_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|valA[11]~279_combout  & (\myprocessor|decode7|regs:11:reg_array|r|bits:11:r~q )) # 
// (!\myprocessor|decode7|valA[11]~279_combout  & ((\myprocessor|decode7|regs:10:reg_array|r|bits:11:r~q ))))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|decode7|valA[11]~279_combout ))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|decode7|valA[11]~279_combout ),
	.datac(\myprocessor|decode7|regs:11:reg_array|r|bits:11:r~q ),
	.datad(\myprocessor|decode7|regs:10:reg_array|r|bits:11:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[11]~280_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[11]~280 .lut_mask = 16'hE6C4;
defparam \myprocessor|decode7|valA[11]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N2
cycloneive_lcell_comb \myprocessor|decode7|valA[11]~298 (
// Equation(s):
// \myprocessor|decode7|valA[11]~298_combout  = (\myprocessor|decode7|valA[11]~295_combout  & ((\myprocessor|decode7|valA[11]~297_combout ) # ((!\myprocessor|decode7|valA[12]~14_combout )))) # (!\myprocessor|decode7|valA[11]~295_combout  & 
// (((\myprocessor|decode7|valA[12]~14_combout  & \myprocessor|decode7|valA[11]~280_combout ))))

	.dataa(\myprocessor|decode7|valA[11]~295_combout ),
	.datab(\myprocessor|decode7|valA[11]~297_combout ),
	.datac(\myprocessor|decode7|valA[12]~14_combout ),
	.datad(\myprocessor|decode7|valA[11]~280_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[11]~298_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[11]~298 .lut_mask = 16'hDA8A;
defparam \myprocessor|decode7|valA[11]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\myprocessor|fetch1|F~22_combout ,\myprocessor|fetch1|F~19_combout ,\myprocessor|fetch1|F~18_combout ,\myprocessor|fetch1|F~15_combout ,\myprocessor|fetch1|F~14_combout ,\myprocessor|fetch1|F~11_combout ,\myprocessor|fetch1|F~10_combout ,
\myprocessor|fetch1|F~7_combout ,\myprocessor|fetch1|F~6_combout ,\myprocessor|fetch1|F~3_combout ,\myprocessor|fetch1|F~2_combout ,\myprocessor|fetch1|F~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a10 .init_file = "test-fibonacci-imem.hex";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ALTSYNCRAM";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 2;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 2;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C000C0F0000000000000000000C0C030000000000000000000000C;
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N0
cycloneive_lcell_comb \myprocessor|decode1|Equal10~1 (
// Equation(s):
// \myprocessor|decode1|Equal10~1_combout  = (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [27] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [28] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [29] & 
// \myprocessor|decode1|Equal8~1_combout )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [27]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [28]),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [29]),
	.datad(\myprocessor|decode1|Equal8~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode1|Equal10~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode1|Equal10~1 .lut_mask = 16'h0100;
defparam \myprocessor|decode1|Equal10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N20
cycloneive_lcell_comb \myprocessor|decode1|Equal4~0 (
// Equation(s):
// \myprocessor|decode1|Equal4~0_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [29] & !\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [29]),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\myprocessor|decode1|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode1|Equal4~0 .lut_mask = 16'h00F0;
defparam \myprocessor|decode1|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N10
cycloneive_lcell_comb \myprocessor|decode1|immed_notRT (
// Equation(s):
// \myprocessor|decode1|immed_notRT~combout  = (\myprocessor|decode1|Equal10~1_combout ) # ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [28] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [30] & 
// \myprocessor|decode1|Equal4~0_combout )))

	.dataa(\myprocessor|decode1|Equal10~1_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [28]),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [30]),
	.datad(\myprocessor|decode1|Equal4~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode1|immed_notRT~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode1|immed_notRT .lut_mask = 16'hAEAA;
defparam \myprocessor|decode1|immed_notRT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N18
cycloneive_lcell_comb \myprocessor|execute02|R[11]~134 (
// Equation(s):
// \myprocessor|execute02|R[11]~134_combout  = (\myprocessor|decode1|immed_notRT~combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [11])) # (!\myprocessor|decode1|immed_notRT~combout  & ((\myprocessor|decode7|valB[11]~275_combout )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [11]),
	.datab(gnd),
	.datac(\myprocessor|decode7|valB[11]~275_combout ),
	.datad(\myprocessor|decode1|immed_notRT~combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[11]~134_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[11]~134 .lut_mask = 16'hAAF0;
defparam \myprocessor|execute02|R[11]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N12
cycloneive_lcell_comb \myprocessor|execute02|R[11]~245 (
// Equation(s):
// \myprocessor|execute02|R[11]~245_combout  = (\myprocessor|execute02|R[1]~68_combout  & ((\myprocessor|execute02|R[11]~134_combout ) # ((\myprocessor|decode7|valA[12]~0_combout  & \myprocessor|decode7|valA[11]~298_combout )))) # 
// (!\myprocessor|execute02|R[1]~68_combout  & (\myprocessor|decode7|valA[12]~0_combout  & (\myprocessor|decode7|valA[11]~298_combout  & \myprocessor|execute02|R[11]~134_combout )))

	.dataa(\myprocessor|execute02|R[1]~68_combout ),
	.datab(\myprocessor|decode7|valA[12]~0_combout ),
	.datac(\myprocessor|decode7|valA[11]~298_combout ),
	.datad(\myprocessor|execute02|R[11]~134_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[11]~245_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[11]~245 .lut_mask = 16'hEA80;
defparam \myprocessor|execute02|R[11]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N16
cycloneive_lcell_comb \myprocessor|decode1|ALUopcode[0]~1 (
// Equation(s):
// \myprocessor|decode1|ALUopcode[0]~1_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31]) # (!\myprocessor|decode1|ALUopcode[0]~0_combout )

	.dataa(gnd),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31]),
	.datac(\myprocessor|decode1|ALUopcode[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode1|ALUopcode[0]~1 .lut_mask = 16'hCFCF;
defparam \myprocessor|decode1|ALUopcode[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N28
cycloneive_lcell_comb \myprocessor|decode1|Equal7~0 (
// Equation(s):
// \myprocessor|decode1|Equal7~0_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [27] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [28] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [30] & 
// \myprocessor|decode1|Equal4~0_combout )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [27]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [28]),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [30]),
	.datad(\myprocessor|decode1|Equal4~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode1|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode1|Equal7~0 .lut_mask = 16'h0800;
defparam \myprocessor|decode1|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N7
dffeas \myprocessor|decode7|regs:5:reg_array|r|bits:7:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[7]~37_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[5]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:5:reg_array|r|bits:7:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:5:reg_array|r|bits:7:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:5:reg_array|r|bits:7:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N1
dffeas \myprocessor|decode7|regs:6:reg_array|r|bits:7:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[7]~37_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[6]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:6:reg_array|r|bits:7:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:6:reg_array|r|bits:7:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:6:reg_array|r|bits:7:r .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N15
dffeas \myprocessor|decode7|regs:4:reg_array|r|bits:7:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[7]~37_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[4]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:4:reg_array|r|bits:7:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:4:reg_array|r|bits:7:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:4:reg_array|r|bits:7:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N14
cycloneive_lcell_comb \myprocessor|decode7|valA[7]~207 (
// Equation(s):
// \myprocessor|decode7|valA[7]~207_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18])))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|decode7|regs:6:reg_array|r|bits:7:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|regs:4:reg_array|r|bits:7:r~q )))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|decode7|regs:6:reg_array|r|bits:7:r~q ),
	.datac(\myprocessor|decode7|regs:4:reg_array|r|bits:7:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[7]~207_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[7]~207 .lut_mask = 16'hEE50;
defparam \myprocessor|decode7|valA[7]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N5
dffeas \myprocessor|decode7|regs:7:reg_array|r|bits:7:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[7]~37_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[7]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:7:reg_array|r|bits:7:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:7:reg_array|r|bits:7:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:7:reg_array|r|bits:7:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N4
cycloneive_lcell_comb \myprocessor|decode7|valA[7]~208 (
// Equation(s):
// \myprocessor|decode7|valA[7]~208_combout  = (\myprocessor|decode7|valA[7]~207_combout  & (((\myprocessor|decode7|regs:7:reg_array|r|bits:7:r~q ) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\myprocessor|decode7|valA[7]~207_combout  & (\myprocessor|decode7|regs:5:reg_array|r|bits:7:r~q  & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\myprocessor|decode7|regs:5:reg_array|r|bits:7:r~q ),
	.datab(\myprocessor|decode7|valA[7]~207_combout ),
	.datac(\myprocessor|decode7|regs:7:reg_array|r|bits:7:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[7]~208_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[7]~208 .lut_mask = 16'hE2CC;
defparam \myprocessor|decode7|valA[7]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N14
cycloneive_lcell_comb \myprocessor|decode7|valA[7]~209 (
// Equation(s):
// \myprocessor|decode7|valA[7]~209_combout  = (\myprocessor|decode7|valA[12]~18_combout  & ((\myprocessor|decode7|valA[12]~19_combout  & ((\myprocessor|decode7|valA[7]~208_combout ))) # (!\myprocessor|decode7|valA[12]~19_combout  & 
// (\myprocessor|decode7|regs:1:reg_array|r|bits:7:r~q )))) # (!\myprocessor|decode7|valA[12]~18_combout  & (\myprocessor|decode7|valA[12]~19_combout ))

	.dataa(\myprocessor|decode7|valA[12]~18_combout ),
	.datab(\myprocessor|decode7|valA[12]~19_combout ),
	.datac(\myprocessor|decode7|regs:1:reg_array|r|bits:7:r~q ),
	.datad(\myprocessor|decode7|valA[7]~208_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[7]~209_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[7]~209 .lut_mask = 16'hEC64;
defparam \myprocessor|decode7|valA[7]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N21
dffeas \myprocessor|decode7|regs:2:reg_array|r|bits:7:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[7]~37_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[2]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:2:reg_array|r|bits:7:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:2:reg_array|r|bits:7:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:2:reg_array|r|bits:7:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N9
dffeas \myprocessor|decode7|regs:3:reg_array|r|bits:7:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[7]~37_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[3]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:3:reg_array|r|bits:7:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:3:reg_array|r|bits:7:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:3:reg_array|r|bits:7:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N20
cycloneive_lcell_comb \myprocessor|decode7|valA[7]~210 (
// Equation(s):
// \myprocessor|decode7|valA[7]~210_combout  = (\myprocessor|decode7|valA[12]~15_combout  & ((\myprocessor|decode7|valA[7]~209_combout  & ((\myprocessor|decode7|regs:3:reg_array|r|bits:7:r~q ))) # (!\myprocessor|decode7|valA[7]~209_combout  & 
// (\myprocessor|decode7|regs:2:reg_array|r|bits:7:r~q )))) # (!\myprocessor|decode7|valA[12]~15_combout  & (\myprocessor|decode7|valA[7]~209_combout ))

	.dataa(\myprocessor|decode7|valA[12]~15_combout ),
	.datab(\myprocessor|decode7|valA[7]~209_combout ),
	.datac(\myprocessor|decode7|regs:2:reg_array|r|bits:7:r~q ),
	.datad(\myprocessor|decode7|regs:3:reg_array|r|bits:7:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[7]~210_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[7]~210 .lut_mask = 16'hEC64;
defparam \myprocessor|decode7|valA[7]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N1
dffeas \myprocessor|decode7|regs:29:reg_array|r|bits:7:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[7]~37_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[29]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:29:reg_array|r|bits:7:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:29:reg_array|r|bits:7:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:29:reg_array|r|bits:7:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N5
dffeas \myprocessor|decode7|regs:21:reg_array|r|bits:7:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[7]~37_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[21]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:21:reg_array|r|bits:7:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:21:reg_array|r|bits:7:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:21:reg_array|r|bits:7:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N11
dffeas \myprocessor|decode7|regs:25:reg_array|r|bits:7:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[7]~37_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[25]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:25:reg_array|r|bits:7:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:25:reg_array|r|bits:7:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:25:reg_array|r|bits:7:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y30_N5
dffeas \myprocessor|decode7|regs:17:reg_array|r|bits:7:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[7]~37_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[17]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:17:reg_array|r|bits:7:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:17:reg_array|r|bits:7:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:17:reg_array|r|bits:7:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N10
cycloneive_lcell_comb \myprocessor|decode7|valA[7]~197 (
// Equation(s):
// \myprocessor|decode7|valA[7]~197_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:25:reg_array|r|bits:7:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:17:reg_array|r|bits:7:r~q )))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:25:reg_array|r|bits:7:r~q ),
	.datad(\myprocessor|decode7|regs:17:reg_array|r|bits:7:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[7]~197_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[7]~197 .lut_mask = 16'hD9C8;
defparam \myprocessor|decode7|valA[7]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N4
cycloneive_lcell_comb \myprocessor|decode7|valA[7]~198 (
// Equation(s):
// \myprocessor|decode7|valA[7]~198_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|valA[7]~197_combout  & (\myprocessor|decode7|regs:29:reg_array|r|bits:7:r~q )) # 
// (!\myprocessor|decode7|valA[7]~197_combout  & ((\myprocessor|decode7|regs:21:reg_array|r|bits:7:r~q ))))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|decode7|valA[7]~197_combout ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|decode7|regs:29:reg_array|r|bits:7:r~q ),
	.datac(\myprocessor|decode7|regs:21:reg_array|r|bits:7:r~q ),
	.datad(\myprocessor|decode7|valA[7]~197_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[7]~198_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[7]~198 .lut_mask = 16'hDDA0;
defparam \myprocessor|decode7|valA[7]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N11
dffeas \myprocessor|decode7|regs:27:reg_array|r|bits:7:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[7]~37_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[27]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:27:reg_array|r|bits:7:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:27:reg_array|r|bits:7:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:27:reg_array|r|bits:7:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y32_N21
dffeas \myprocessor|decode7|regs:31:reg_array|r|bits:7:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[7]~37_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:31:reg_array|r|bits:7:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:31:reg_array|r|bits:7:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:31:reg_array|r|bits:7:r .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N3
dffeas \myprocessor|decode7|regs:19:reg_array|r|bits:7:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[7]~37_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[19]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:19:reg_array|r|bits:7:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:19:reg_array|r|bits:7:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:19:reg_array|r|bits:7:r .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N1
dffeas \myprocessor|decode7|regs:23:reg_array|r|bits:7:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[7]~37_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[23]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:23:reg_array|r|bits:7:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:23:reg_array|r|bits:7:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:23:reg_array|r|bits:7:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N2
cycloneive_lcell_comb \myprocessor|decode7|valA[7]~204 (
// Equation(s):
// \myprocessor|decode7|valA[7]~204_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]) # ((\myprocessor|decode7|regs:23:reg_array|r|bits:7:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:19:reg_array|r|bits:7:r~q )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:19:reg_array|r|bits:7:r~q ),
	.datad(\myprocessor|decode7|regs:23:reg_array|r|bits:7:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[7]~204_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[7]~204 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valA[7]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N20
cycloneive_lcell_comb \myprocessor|decode7|valA[7]~205 (
// Equation(s):
// \myprocessor|decode7|valA[7]~205_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|valA[7]~204_combout  & ((\myprocessor|decode7|regs:31:reg_array|r|bits:7:r~q ))) # 
// (!\myprocessor|decode7|valA[7]~204_combout  & (\myprocessor|decode7|regs:27:reg_array|r|bits:7:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|decode7|valA[7]~204_combout ))))

	.dataa(\myprocessor|decode7|regs:27:reg_array|r|bits:7:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:31:reg_array|r|bits:7:r~q ),
	.datad(\myprocessor|decode7|valA[7]~204_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[7]~205_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[7]~205 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valA[7]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N17
dffeas \myprocessor|decode7|regs:26:reg_array|r|bits:7:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[7]~37_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[26]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:26:reg_array|r|bits:7:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:26:reg_array|r|bits:7:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:26:reg_array|r|bits:7:r .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y31_N15
dffeas \myprocessor|decode7|regs:22:reg_array|r|bits:7:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[7]~37_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[22]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:22:reg_array|r|bits:7:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:7:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:7:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y31_N9
dffeas \myprocessor|decode7|regs:18:reg_array|r|bits:7:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[7]~37_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[18]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:18:reg_array|r|bits:7:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:18:reg_array|r|bits:7:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:18:reg_array|r|bits:7:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N8
cycloneive_lcell_comb \myprocessor|decode7|valA[7]~199 (
// Equation(s):
// \myprocessor|decode7|valA[7]~199_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19])))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|decode7|regs:22:reg_array|r|bits:7:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|regs:18:reg_array|r|bits:7:r~q )))))

	.dataa(\myprocessor|decode7|regs:22:reg_array|r|bits:7:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:18:reg_array|r|bits:7:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[7]~199_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[7]~199 .lut_mask = 16'hEE30;
defparam \myprocessor|decode7|valA[7]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N27
dffeas \myprocessor|decode7|regs:30:reg_array|r|bits:7:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[7]~37_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:30:reg_array|r|bits:7:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:30:reg_array|r|bits:7:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:30:reg_array|r|bits:7:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N26
cycloneive_lcell_comb \myprocessor|decode7|valA[7]~200 (
// Equation(s):
// \myprocessor|decode7|valA[7]~200_combout  = (\myprocessor|decode7|valA[7]~199_combout  & (((\myprocessor|decode7|regs:30:reg_array|r|bits:7:r~q ) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])))) # 
// (!\myprocessor|decode7|valA[7]~199_combout  & (\myprocessor|decode7|regs:26:reg_array|r|bits:7:r~q  & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\myprocessor|decode7|regs:26:reg_array|r|bits:7:r~q ),
	.datab(\myprocessor|decode7|valA[7]~199_combout ),
	.datac(\myprocessor|decode7|regs:30:reg_array|r|bits:7:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[7]~200_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[7]~200 .lut_mask = 16'hE2CC;
defparam \myprocessor|decode7|valA[7]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N25
dffeas \myprocessor|decode7|regs:20:reg_array|r|bits:7:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[7]~37_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[20]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:20:reg_array|r|bits:7:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:20:reg_array|r|bits:7:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:20:reg_array|r|bits:7:r .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N27
dffeas \myprocessor|decode7|regs:28:reg_array|r|bits:7:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[7]~37_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [28]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:28:reg_array|r|bits:7:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:28:reg_array|r|bits:7:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:28:reg_array|r|bits:7:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y33_N3
dffeas \myprocessor|decode7|regs:16:reg_array|r|bits:7:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[7]~37_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:16:reg_array|r|bits:7:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:16:reg_array|r|bits:7:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:16:reg_array|r|bits:7:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y33_N25
dffeas \myprocessor|decode7|regs:24:reg_array|r|bits:7:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[7]~37_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [24]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:24:reg_array|r|bits:7:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:24:reg_array|r|bits:7:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:24:reg_array|r|bits:7:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N2
cycloneive_lcell_comb \myprocessor|decode7|valA[7]~201 (
// Equation(s):
// \myprocessor|decode7|valA[7]~201_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:24:reg_array|r|bits:7:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:16:reg_array|r|bits:7:r~q ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:16:reg_array|r|bits:7:r~q ),
	.datad(\myprocessor|decode7|regs:24:reg_array|r|bits:7:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[7]~201_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[7]~201 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[7]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N26
cycloneive_lcell_comb \myprocessor|decode7|valA[7]~202 (
// Equation(s):
// \myprocessor|decode7|valA[7]~202_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|valA[7]~201_combout  & ((\myprocessor|decode7|regs:28:reg_array|r|bits:7:r~q ))) # 
// (!\myprocessor|decode7|valA[7]~201_combout  & (\myprocessor|decode7|regs:20:reg_array|r|bits:7:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|decode7|valA[7]~201_combout ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|decode7|regs:20:reg_array|r|bits:7:r~q ),
	.datac(\myprocessor|decode7|regs:28:reg_array|r|bits:7:r~q ),
	.datad(\myprocessor|decode7|valA[7]~201_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[7]~202_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[7]~202 .lut_mask = 16'hF588;
defparam \myprocessor|decode7|valA[7]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N2
cycloneive_lcell_comb \myprocessor|decode7|valA[7]~203 (
// Equation(s):
// \myprocessor|decode7|valA[7]~203_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|valA[7]~200_combout ) # ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (((!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & \myprocessor|decode7|valA[7]~202_combout ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|decode7|valA[7]~200_combout ),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datad(\myprocessor|decode7|valA[7]~202_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[7]~203_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[7]~203 .lut_mask = 16'hADA8;
defparam \myprocessor|decode7|valA[7]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N20
cycloneive_lcell_comb \myprocessor|decode7|valA[7]~206 (
// Equation(s):
// \myprocessor|decode7|valA[7]~206_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|valA[7]~203_combout  & ((\myprocessor|decode7|valA[7]~205_combout ))) # (!\myprocessor|decode7|valA[7]~203_combout  & 
// (\myprocessor|decode7|valA[7]~198_combout )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|decode7|valA[7]~203_combout ))))

	.dataa(\myprocessor|decode7|valA[7]~198_combout ),
	.datab(\myprocessor|decode7|valA[7]~205_combout ),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datad(\myprocessor|decode7|valA[7]~203_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[7]~206_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[7]~206 .lut_mask = 16'hCFA0;
defparam \myprocessor|decode7|valA[7]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N22
cycloneive_lcell_comb \myprocessor|decode7|valA[7]~211 (
// Equation(s):
// \myprocessor|decode7|valA[7]~211_combout  = (\myprocessor|decode7|valA[12]~11_combout  & (((\myprocessor|decode7|valA[12]~14_combout ) # (\myprocessor|decode7|valA[7]~206_combout )))) # (!\myprocessor|decode7|valA[12]~11_combout  & 
// (\myprocessor|decode7|valA[7]~210_combout  & (!\myprocessor|decode7|valA[12]~14_combout )))

	.dataa(\myprocessor|decode7|valA[12]~11_combout ),
	.datab(\myprocessor|decode7|valA[7]~210_combout ),
	.datac(\myprocessor|decode7|valA[12]~14_combout ),
	.datad(\myprocessor|decode7|valA[7]~206_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[7]~211_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[7]~211 .lut_mask = 16'hAEA4;
defparam \myprocessor|decode7|valA[7]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N19
dffeas \myprocessor|decode7|regs:13:reg_array|r|bits:7:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[7]~37_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[13]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:13:reg_array|r|bits:7:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:13:reg_array|r|bits:7:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:13:reg_array|r|bits:7:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y38_N25
dffeas \myprocessor|decode7|regs:12:reg_array|r|bits:7:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[7]~37_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[12]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:12:reg_array|r|bits:7:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:12:reg_array|r|bits:7:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:12:reg_array|r|bits:7:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y39_N1
dffeas \myprocessor|decode7|regs:14:reg_array|r|bits:7:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[7]~37_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[14]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:14:reg_array|r|bits:7:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:14:reg_array|r|bits:7:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:14:reg_array|r|bits:7:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N24
cycloneive_lcell_comb \myprocessor|decode7|valA[7]~212 (
// Equation(s):
// \myprocessor|decode7|valA[7]~212_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]) # ((\myprocessor|decode7|regs:14:reg_array|r|bits:7:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|decode7|regs:12:reg_array|r|bits:7:r~q )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|regs:12:reg_array|r|bits:7:r~q ),
	.datad(\myprocessor|decode7|regs:14:reg_array|r|bits:7:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[7]~212_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[7]~212 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valA[7]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N1
dffeas \myprocessor|decode7|regs:15:reg_array|r|bits:7:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[7]~37_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[15]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:15:reg_array|r|bits:7:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:7:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:7:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N0
cycloneive_lcell_comb \myprocessor|decode7|valA[7]~213 (
// Equation(s):
// \myprocessor|decode7|valA[7]~213_combout  = (\myprocessor|decode7|valA[7]~212_combout  & (((\myprocessor|decode7|regs:15:reg_array|r|bits:7:r~q ) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\myprocessor|decode7|valA[7]~212_combout  & (\myprocessor|decode7|regs:13:reg_array|r|bits:7:r~q  & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\myprocessor|decode7|regs:13:reg_array|r|bits:7:r~q ),
	.datab(\myprocessor|decode7|valA[7]~212_combout ),
	.datac(\myprocessor|decode7|regs:15:reg_array|r|bits:7:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[7]~213_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[7]~213 .lut_mask = 16'hE2CC;
defparam \myprocessor|decode7|valA[7]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N28
cycloneive_lcell_comb \myprocessor|decode7|regs:11:reg_array|r|bits:7:r~feeder (
// Equation(s):
// \myprocessor|decode7|regs:11:reg_array|r|bits:7:r~feeder_combout  = \myprocessor|writeback1|F[7]~37_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|writeback1|F[7]~37_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|decode7|regs:11:reg_array|r|bits:7:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:7:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:7:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N10
cycloneive_lcell_comb \myprocessor|decode7|inEnable[11]~35 (
// Equation(s):
// \myprocessor|decode7|inEnable[11]~35_combout  = (!\myprocessor|decode7|inEnable[17]~65_combout  & (\myprocessor|decode7|inEnable[9]~34_combout  & \myprocessor|decode6|F[1]~12_combout ))

	.dataa(\myprocessor|decode7|inEnable[17]~65_combout ),
	.datab(\myprocessor|decode7|inEnable[9]~34_combout ),
	.datac(\myprocessor|decode6|F[1]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|decode7|inEnable[11]~35_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|inEnable[11]~35 .lut_mask = 16'h4040;
defparam \myprocessor|decode7|inEnable[11]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N29
dffeas \myprocessor|decode7|regs:11:reg_array|r|bits:7:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|decode7|regs:11:reg_array|r|bits:7:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|decode7|inEnable[11]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:11:reg_array|r|bits:7:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:7:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:7:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N27
dffeas \myprocessor|decode7|regs:10:reg_array|r|bits:7:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[7]~37_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[10]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:10:reg_array|r|bits:7:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:10:reg_array|r|bits:7:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:10:reg_array|r|bits:7:r .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N17
dffeas \myprocessor|decode7|regs:8:reg_array|r|bits:7:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[7]~37_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[8]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:8:reg_array|r|bits:7:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:8:reg_array|r|bits:7:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:8:reg_array|r|bits:7:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N25
dffeas \myprocessor|decode7|regs:9:reg_array|r|bits:7:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[7]~37_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[9]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:9:reg_array|r|bits:7:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:9:reg_array|r|bits:7:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:9:reg_array|r|bits:7:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N16
cycloneive_lcell_comb \myprocessor|decode7|valA[7]~195 (
// Equation(s):
// \myprocessor|decode7|valA[7]~195_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]) # ((\myprocessor|decode7|regs:9:reg_array|r|bits:7:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|decode7|regs:8:reg_array|r|bits:7:r~q )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|decode7|regs:8:reg_array|r|bits:7:r~q ),
	.datad(\myprocessor|decode7|regs:9:reg_array|r|bits:7:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[7]~195_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[7]~195 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valA[7]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N26
cycloneive_lcell_comb \myprocessor|decode7|valA[7]~196 (
// Equation(s):
// \myprocessor|decode7|valA[7]~196_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|valA[7]~195_combout  & (\myprocessor|decode7|regs:11:reg_array|r|bits:7:r~q )) # 
// (!\myprocessor|decode7|valA[7]~195_combout  & ((\myprocessor|decode7|regs:10:reg_array|r|bits:7:r~q ))))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|decode7|valA[7]~195_combout ))))

	.dataa(\myprocessor|decode7|regs:11:reg_array|r|bits:7:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|decode7|regs:10:reg_array|r|bits:7:r~q ),
	.datad(\myprocessor|decode7|valA[7]~195_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[7]~196_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[7]~196 .lut_mask = 16'hBBC0;
defparam \myprocessor|decode7|valA[7]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N16
cycloneive_lcell_comb \myprocessor|decode7|valA[7]~214 (
// Equation(s):
// \myprocessor|decode7|valA[7]~214_combout  = (\myprocessor|decode7|valA[7]~211_combout  & ((\myprocessor|decode7|valA[7]~213_combout ) # ((!\myprocessor|decode7|valA[12]~14_combout )))) # (!\myprocessor|decode7|valA[7]~211_combout  & 
// (((\myprocessor|decode7|valA[12]~14_combout  & \myprocessor|decode7|valA[7]~196_combout ))))

	.dataa(\myprocessor|decode7|valA[7]~211_combout ),
	.datab(\myprocessor|decode7|valA[7]~213_combout ),
	.datac(\myprocessor|decode7|valA[12]~14_combout ),
	.datad(\myprocessor|decode7|valA[7]~196_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[7]~214_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[7]~214 .lut_mask = 16'hDA8A;
defparam \myprocessor|decode7|valA[7]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N4
cycloneive_lcell_comb \myprocessor|decode7|valA[7]~215 (
// Equation(s):
// \myprocessor|decode7|valA[7]~215_combout  = (\myprocessor|decode7|valA[12]~0_combout  & \myprocessor|decode7|valA[7]~214_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|decode7|valA[12]~0_combout ),
	.datad(\myprocessor|decode7|valA[7]~214_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[7]~215_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[7]~215 .lut_mask = 16'hF000;
defparam \myprocessor|decode7|valA[7]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y37_N0
cycloneive_ram_block \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\myprocessor|fetch1|F~22_combout ,\myprocessor|fetch1|F~19_combout ,\myprocessor|fetch1|F~18_combout ,\myprocessor|fetch1|F~15_combout ,\myprocessor|fetch1|F~14_combout ,\myprocessor|fetch1|F~11_combout ,\myprocessor|fetch1|F~10_combout ,
\myprocessor|fetch1|F~7_combout ,\myprocessor|fetch1|F~6_combout ,\myprocessor|fetch1|F~3_combout ,\myprocessor|fetch1|F~2_combout ,\myprocessor|fetch1|F~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a6 .init_file = "test-fibonacci-imem.hex";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ALTSYNCRAM";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004004C040D0F1010001000404000000C0C030000000000000011110004C;
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N14
cycloneive_lcell_comb \myprocessor|execute01|F[7]~9 (
// Equation(s):
// \myprocessor|execute01|F[7]~9_combout  = (\myprocessor|decode1|immed_notRT~combout  & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [7]))) # (!\myprocessor|decode1|immed_notRT~combout  & (\myprocessor|decode7|valB[7]~155_combout ))

	.dataa(\myprocessor|decode7|valB[7]~155_combout ),
	.datab(gnd),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [7]),
	.datad(\myprocessor|decode1|immed_notRT~combout ),
	.cin(gnd),
	.combout(\myprocessor|execute01|F[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute01|F[7]~9 .lut_mask = 16'hF0AA;
defparam \myprocessor|execute01|F[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N26
cycloneive_lcell_comb \myprocessor|decode1|rd_to_rt~0 (
// Equation(s):
// \myprocessor|decode1|rd_to_rt~0_combout  = (\myprocessor|decode1|Equal8~1_combout  & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [27] & \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [28])) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [29])))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [27]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [28]),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [29]),
	.datad(\myprocessor|decode1|Equal8~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode1|rd_to_rt~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode1|rd_to_rt~0 .lut_mask = 16'h8F00;
defparam \myprocessor|decode1|rd_to_rt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N22
cycloneive_lcell_comb \myprocessor|decode1|rt_zero~0 (
// Equation(s):
// \myprocessor|decode1|rt_zero~0_combout  = (\myprocessor|decode1|Equal4~0_combout  & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [28] & ((!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [30]) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [27]))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [28] & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [30])))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [27]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [28]),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [30]),
	.datad(\myprocessor|decode1|Equal4~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode1|rt_zero~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode1|rt_zero~0 .lut_mask = 16'h7C00;
defparam \myprocessor|decode1|rt_zero~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N16
cycloneive_lcell_comb \myprocessor|decode7|valB[21]~2 (
// Equation(s):
// \myprocessor|decode7|valB[21]~2_combout  = (!\myprocessor|decode1|rt_zero~0_combout  & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [12]) # (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [13])))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [12]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [13]),
	.datac(\myprocessor|decode1|rt_zero~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[21]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[21]~2 .lut_mask = 16'h0E0E;
defparam \myprocessor|decode7|valB[21]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N18
cycloneive_lcell_comb \myprocessor|decode7|valB[21]~3 (
// Equation(s):
// \myprocessor|decode7|valB[21]~3_combout  = (\myprocessor|decode1|rd_to_rt~0_combout  & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [23] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [22]))) # 
// (!\myprocessor|decode1|rd_to_rt~0_combout  & (((!\myprocessor|decode7|valB[21]~2_combout ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [23]),
	.datab(\myprocessor|decode1|rd_to_rt~0_combout ),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [22]),
	.datad(\myprocessor|decode7|valB[21]~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[21]~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[21]~3 .lut_mask = 16'h0437;
defparam \myprocessor|decode7|valB[21]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N0
cycloneive_lcell_comb \myprocessor|decode7|valB[21]~6 (
// Equation(s):
// \myprocessor|decode7|valB[21]~6_combout  = (!\myprocessor|decode7|valB[21]~3_combout  & ((\myprocessor|decode1|rd_to_rt~0_combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [23])) # (!\myprocessor|decode1|rd_to_rt~0_combout  & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [13])))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [23]),
	.datab(\myprocessor|decode1|rd_to_rt~0_combout ),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [13]),
	.datad(\myprocessor|decode7|valB[21]~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[21]~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[21]~6 .lut_mask = 16'h00B8;
defparam \myprocessor|decode7|valB[21]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N12
cycloneive_lcell_comb \myprocessor|decode7|valB[21]~4 (
// Equation(s):
// \myprocessor|decode7|valB[21]~4_combout  = (\myprocessor|decode1|rd_to_rt~0_combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [22])) # (!\myprocessor|decode1|rd_to_rt~0_combout  & 
// (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [13] & !\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [12]))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [22]),
	.datab(\myprocessor|decode1|rd_to_rt~0_combout ),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [13]),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[21]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[21]~4 .lut_mask = 16'h88B8;
defparam \myprocessor|decode7|valB[21]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N22
cycloneive_lcell_comb \myprocessor|decode7|valB[21]~5 (
// Equation(s):
// \myprocessor|decode7|valB[21]~5_combout  = (\myprocessor|decode7|valB[21]~3_combout ) # ((\myprocessor|decode7|valB[21]~4_combout  & (!\myprocessor|decode1|rd_to_rt~0_combout )) # (!\myprocessor|decode7|valB[21]~4_combout  & 
// (\myprocessor|decode1|rd_to_rt~0_combout  & \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [23])))

	.dataa(\myprocessor|decode7|valB[21]~4_combout ),
	.datab(\myprocessor|decode1|rd_to_rt~0_combout ),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [23]),
	.datad(\myprocessor|decode7|valB[21]~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[21]~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[21]~5 .lut_mask = 16'hFF62;
defparam \myprocessor|decode7|valB[21]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N20
cycloneive_lcell_comb \myps2|size[0]~6 (
// Equation(s):
// \myps2|size[0]~6_combout  = \myps2|size [0] $ (VCC)
// \myps2|size[0]~7  = CARRY(\myps2|size [0])

	.dataa(gnd),
	.datab(\myps2|size [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\myps2|size[0]~6_combout ),
	.cout(\myps2|size[0]~7 ));
// synopsys translate_off
defparam \myps2|size[0]~6 .lut_mask = 16'h33CC;
defparam \myps2|size[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N26
cycloneive_lcell_comb \myprocessor|decode1|Equal9~0 (
// Equation(s):
// \myprocessor|decode1|Equal9~0_combout  = (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [27] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [28] & 
// \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [30])))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [27]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31]),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [28]),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\myprocessor|decode1|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode1|Equal9~0 .lut_mask = 16'h1000;
defparam \myprocessor|decode1|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N28
cycloneive_lcell_comb \myps2|size[4]~15 (
// Equation(s):
// \myps2|size[4]~15_combout  = ((\myps2|fifo~21_combout  $ (\myps2|size [4] $ (\myps2|size[3]~14 )))) # (GND)
// \myps2|size[4]~16  = CARRY((\myps2|fifo~21_combout  & (\myps2|size [4] & !\myps2|size[3]~14 )) # (!\myps2|fifo~21_combout  & ((\myps2|size [4]) # (!\myps2|size[3]~14 ))))

	.dataa(\myps2|fifo~21_combout ),
	.datab(\myps2|size [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\myps2|size[3]~14 ),
	.combout(\myps2|size[4]~15_combout ),
	.cout(\myps2|size[4]~16 ));
// synopsys translate_off
defparam \myps2|size[4]~15 .lut_mask = 16'h964D;
defparam \myps2|size[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N30
cycloneive_lcell_comb \myps2|size[5]~17 (
// Equation(s):
// \myps2|size[5]~17_combout  = \myps2|fifo~21_combout  $ (\myps2|size[4]~16  $ (!\myps2|size [5]))

	.dataa(\myps2|fifo~21_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myps2|size [5]),
	.cin(\myps2|size[4]~16 ),
	.combout(\myps2|size[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|size[5]~17 .lut_mask = 16'h5AA5;
defparam \myps2|size[5]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y42_N31
dffeas \myps2|size[5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|size[5]~17_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|size[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|size [5]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|size[5] .is_wysiwyg = "true";
defparam \myps2|size[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N0
cycloneive_lcell_comb \myps2|Equal6~0 (
// Equation(s):
// \myps2|Equal6~0_combout  = (!\myps2|size [3] & (!\myps2|size [2] & (!\myps2|size [1] & !\myps2|size [0])))

	.dataa(\myps2|size [3]),
	.datab(\myps2|size [2]),
	.datac(\myps2|size [1]),
	.datad(\myps2|size [0]),
	.cin(gnd),
	.combout(\myps2|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Equal6~0 .lut_mask = 16'h0001;
defparam \myps2|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N18
cycloneive_lcell_comb \myps2|Equal6~1 (
// Equation(s):
// \myps2|Equal6~1_combout  = (!\myps2|size [4] & (!\myps2|size [5] & \myps2|Equal6~0_combout ))

	.dataa(gnd),
	.datab(\myps2|size [4]),
	.datac(\myps2|size [5]),
	.datad(\myps2|Equal6~0_combout ),
	.cin(gnd),
	.combout(\myps2|Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Equal6~1 .lut_mask = 16'h0300;
defparam \myps2|Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N8
cycloneive_lcell_comb \myps2|size[0]~8 (
// Equation(s):
// \myps2|size[0]~8_combout  = \myps2|fifo~21_combout  $ (((\myprocessor|decode1|Equal9~0_combout  & (!\myps2|Equal6~1_combout  & \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [29]))))

	.dataa(\myprocessor|decode1|Equal9~0_combout ),
	.datab(\myps2|Equal6~1_combout ),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [29]),
	.datad(\myps2|fifo~21_combout ),
	.cin(gnd),
	.combout(\myps2|size[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|size[0]~8 .lut_mask = 16'hDF20;
defparam \myps2|size[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y42_N21
dffeas \myps2|size[0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|size[0]~6_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|size[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|size [0]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|size[0] .is_wysiwyg = "true";
defparam \myps2|size[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N22
cycloneive_lcell_comb \myps2|size[1]~9 (
// Equation(s):
// \myps2|size[1]~9_combout  = (\myps2|size [1] & ((\myps2|fifo~21_combout  & (!\myps2|size[0]~7 )) # (!\myps2|fifo~21_combout  & (\myps2|size[0]~7  & VCC)))) # (!\myps2|size [1] & ((\myps2|fifo~21_combout  & ((\myps2|size[0]~7 ) # (GND))) # 
// (!\myps2|fifo~21_combout  & (!\myps2|size[0]~7 ))))
// \myps2|size[1]~10  = CARRY((\myps2|size [1] & (\myps2|fifo~21_combout  & !\myps2|size[0]~7 )) # (!\myps2|size [1] & ((\myps2|fifo~21_combout ) # (!\myps2|size[0]~7 ))))

	.dataa(\myps2|size [1]),
	.datab(\myps2|fifo~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myps2|size[0]~7 ),
	.combout(\myps2|size[1]~9_combout ),
	.cout(\myps2|size[1]~10 ));
// synopsys translate_off
defparam \myps2|size[1]~9 .lut_mask = 16'h694D;
defparam \myps2|size[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y42_N23
dffeas \myps2|size[1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|size[1]~9_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|size[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|size [1]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|size[1] .is_wysiwyg = "true";
defparam \myps2|size[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N24
cycloneive_lcell_comb \myps2|size[2]~11 (
// Equation(s):
// \myps2|size[2]~11_combout  = ((\myps2|fifo~21_combout  $ (\myps2|size [2] $ (\myps2|size[1]~10 )))) # (GND)
// \myps2|size[2]~12  = CARRY((\myps2|fifo~21_combout  & (\myps2|size [2] & !\myps2|size[1]~10 )) # (!\myps2|fifo~21_combout  & ((\myps2|size [2]) # (!\myps2|size[1]~10 ))))

	.dataa(\myps2|fifo~21_combout ),
	.datab(\myps2|size [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\myps2|size[1]~10 ),
	.combout(\myps2|size[2]~11_combout ),
	.cout(\myps2|size[2]~12 ));
// synopsys translate_off
defparam \myps2|size[2]~11 .lut_mask = 16'h964D;
defparam \myps2|size[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y42_N25
dffeas \myps2|size[2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|size[2]~11_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|size[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|size [2]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|size[2] .is_wysiwyg = "true";
defparam \myps2|size[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N26
cycloneive_lcell_comb \myps2|size[3]~13 (
// Equation(s):
// \myps2|size[3]~13_combout  = (\myps2|size [3] & ((\myps2|fifo~21_combout  & (!\myps2|size[2]~12 )) # (!\myps2|fifo~21_combout  & (\myps2|size[2]~12  & VCC)))) # (!\myps2|size [3] & ((\myps2|fifo~21_combout  & ((\myps2|size[2]~12 ) # (GND))) # 
// (!\myps2|fifo~21_combout  & (!\myps2|size[2]~12 ))))
// \myps2|size[3]~14  = CARRY((\myps2|size [3] & (\myps2|fifo~21_combout  & !\myps2|size[2]~12 )) # (!\myps2|size [3] & ((\myps2|fifo~21_combout ) # (!\myps2|size[2]~12 ))))

	.dataa(\myps2|size [3]),
	.datab(\myps2|fifo~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myps2|size[2]~12 ),
	.combout(\myps2|size[3]~13_combout ),
	.cout(\myps2|size[3]~14 ));
// synopsys translate_off
defparam \myps2|size[3]~13 .lut_mask = 16'h694D;
defparam \myps2|size[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y42_N27
dffeas \myps2|size[3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|size[3]~13_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|size[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|size [3]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|size[3] .is_wysiwyg = "true";
defparam \myps2|size[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y42_N29
dffeas \myps2|size[4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|size[4]~15_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|size[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|size [4]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|size[4] .is_wysiwyg = "true";
defparam \myps2|size[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y59_N22
cycloneive_io_ibuf \ps2_data~input (
	.i(ps2_data),
	.ibar(gnd),
	.o(\ps2_data~input_o ));
// synopsys translate_off
defparam \ps2_data~input .bus_hold = "false";
defparam \ps2_data~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y67_N15
cycloneive_io_ibuf \ps2_clock~input (
	.i(ps2_clock),
	.ibar(gnd),
	.o(\ps2_clock~input_o ));
// synopsys translate_off
defparam \ps2_clock~input .bus_hold = "false";
defparam \ps2_clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X81_Y43_N21
dffeas \myps2|last_value (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ps2_clock~input_o ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|last_value~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|last_value .is_wysiwyg = "true";
defparam \myps2|last_value .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N10
cycloneive_lcell_comb \myps2|fcount[0]~5 (
// Equation(s):
// \myps2|fcount[0]~5_combout  = \myps2|fcount [0] $ (VCC)
// \myps2|fcount[0]~6  = CARRY(\myps2|fcount [0])

	.dataa(\myps2|fcount [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\myps2|fcount[0]~5_combout ),
	.cout(\myps2|fcount[0]~6 ));
// synopsys translate_off
defparam \myps2|fcount[0]~5 .lut_mask = 16'h55AA;
defparam \myps2|fcount[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y43_N6
cycloneive_lcell_comb \myps2|process_0~0 (
// Equation(s):
// \myps2|process_0~0_combout  = \ps2_clock~input_o  $ (\myps2|last_value~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ps2_clock~input_o ),
	.datad(\myps2|last_value~q ),
	.cin(gnd),
	.combout(\myps2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|process_0~0 .lut_mask = 16'h0FF0;
defparam \myps2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y43_N11
dffeas \myps2|fcount[0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|fcount[0]~5_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\myps2|process_0~0_combout ),
	.sload(gnd),
	.ena(\myps2|ps2_clock_filtered~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|fcount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|fcount[0] .is_wysiwyg = "true";
defparam \myps2|fcount[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N12
cycloneive_lcell_comb \myps2|fcount[1]~7 (
// Equation(s):
// \myps2|fcount[1]~7_combout  = (\myps2|fcount [1] & (!\myps2|fcount[0]~6 )) # (!\myps2|fcount [1] & ((\myps2|fcount[0]~6 ) # (GND)))
// \myps2|fcount[1]~8  = CARRY((!\myps2|fcount[0]~6 ) # (!\myps2|fcount [1]))

	.dataa(\myps2|fcount [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\myps2|fcount[0]~6 ),
	.combout(\myps2|fcount[1]~7_combout ),
	.cout(\myps2|fcount[1]~8 ));
// synopsys translate_off
defparam \myps2|fcount[1]~7 .lut_mask = 16'h5A5F;
defparam \myps2|fcount[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y43_N13
dffeas \myps2|fcount[1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|fcount[1]~7_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\myps2|process_0~0_combout ),
	.sload(gnd),
	.ena(\myps2|ps2_clock_filtered~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|fcount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|fcount[1] .is_wysiwyg = "true";
defparam \myps2|fcount[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y43_N20
cycloneive_lcell_comb \myps2|ps2_clock_filtered~0 (
// Equation(s):
// \myps2|ps2_clock_filtered~0_combout  = (\myps2|fcount [1] & (\myps2|fcount [0] & (\ps2_clock~input_o  $ (!\myps2|last_value~q ))))

	.dataa(\myps2|fcount [1]),
	.datab(\ps2_clock~input_o ),
	.datac(\myps2|last_value~q ),
	.datad(\myps2|fcount [0]),
	.cin(gnd),
	.combout(\myps2|ps2_clock_filtered~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|ps2_clock_filtered~0 .lut_mask = 16'h8200;
defparam \myps2|ps2_clock_filtered~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N14
cycloneive_lcell_comb \myps2|fcount[2]~9 (
// Equation(s):
// \myps2|fcount[2]~9_combout  = (\myps2|fcount [2] & (\myps2|fcount[1]~8  $ (GND))) # (!\myps2|fcount [2] & (!\myps2|fcount[1]~8  & VCC))
// \myps2|fcount[2]~10  = CARRY((\myps2|fcount [2] & !\myps2|fcount[1]~8 ))

	.dataa(gnd),
	.datab(\myps2|fcount [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\myps2|fcount[1]~8 ),
	.combout(\myps2|fcount[2]~9_combout ),
	.cout(\myps2|fcount[2]~10 ));
// synopsys translate_off
defparam \myps2|fcount[2]~9 .lut_mask = 16'hC30C;
defparam \myps2|fcount[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y43_N15
dffeas \myps2|fcount[2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|fcount[2]~9_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\myps2|process_0~0_combout ),
	.sload(gnd),
	.ena(\myps2|ps2_clock_filtered~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|fcount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|fcount[2] .is_wysiwyg = "true";
defparam \myps2|fcount[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N16
cycloneive_lcell_comb \myps2|fcount[3]~11 (
// Equation(s):
// \myps2|fcount[3]~11_combout  = (\myps2|fcount [3] & (!\myps2|fcount[2]~10 )) # (!\myps2|fcount [3] & ((\myps2|fcount[2]~10 ) # (GND)))
// \myps2|fcount[3]~12  = CARRY((!\myps2|fcount[2]~10 ) # (!\myps2|fcount [3]))

	.dataa(gnd),
	.datab(\myps2|fcount [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\myps2|fcount[2]~10 ),
	.combout(\myps2|fcount[3]~11_combout ),
	.cout(\myps2|fcount[3]~12 ));
// synopsys translate_off
defparam \myps2|fcount[3]~11 .lut_mask = 16'h3C3F;
defparam \myps2|fcount[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y43_N17
dffeas \myps2|fcount[3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|fcount[3]~11_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\myps2|process_0~0_combout ),
	.sload(gnd),
	.ena(\myps2|ps2_clock_filtered~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|fcount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|fcount[3] .is_wysiwyg = "true";
defparam \myps2|fcount[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N18
cycloneive_lcell_comb \myps2|fcount[4]~13 (
// Equation(s):
// \myps2|fcount[4]~13_combout  = \myps2|fcount[3]~12  $ (!\myps2|fcount [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myps2|fcount [4]),
	.cin(\myps2|fcount[3]~12 ),
	.combout(\myps2|fcount[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|fcount[4]~13 .lut_mask = 16'hF00F;
defparam \myps2|fcount[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y43_N19
dffeas \myps2|fcount[4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|fcount[4]~13_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\myps2|process_0~0_combout ),
	.sload(gnd),
	.ena(\myps2|ps2_clock_filtered~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|fcount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|fcount[4] .is_wysiwyg = "true";
defparam \myps2|fcount[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N24
cycloneive_lcell_comb \myps2|ps2_clock_filtered~1 (
// Equation(s):
// \myps2|ps2_clock_filtered~1_combout  = (((!\myps2|fcount [3]) # (!\myps2|fcount [2])) # (!\myps2|fcount [4])) # (!\myps2|ps2_clock_filtered~0_combout )

	.dataa(\myps2|ps2_clock_filtered~0_combout ),
	.datab(\myps2|fcount [4]),
	.datac(\myps2|fcount [2]),
	.datad(\myps2|fcount [3]),
	.cin(gnd),
	.combout(\myps2|ps2_clock_filtered~1_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|ps2_clock_filtered~1 .lut_mask = 16'h7FFF;
defparam \myps2|ps2_clock_filtered~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y43_N28
cycloneive_lcell_comb \myps2|ps2_clock_filtered~2 (
// Equation(s):
// \myps2|ps2_clock_filtered~2_combout  = (\myps2|ps2_clock_filtered~1_combout  & ((\myps2|ps2_clock_filtered~q ))) # (!\myps2|ps2_clock_filtered~1_combout  & (!\myps2|last_value~q ))

	.dataa(gnd),
	.datab(\myps2|last_value~q ),
	.datac(\myps2|ps2_clock_filtered~q ),
	.datad(\myps2|ps2_clock_filtered~1_combout ),
	.cin(gnd),
	.combout(\myps2|ps2_clock_filtered~2_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|ps2_clock_filtered~2 .lut_mask = 16'hF033;
defparam \myps2|ps2_clock_filtered~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y43_N29
dffeas \myps2|ps2_clock_filtered (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|ps2_clock_filtered~2_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|ps2_clock_filtered~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|ps2_clock_filtered .is_wysiwyg = "true";
defparam \myps2|ps2_clock_filtered .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y43_N22
cycloneive_lcell_comb \myps2|prev_clock~feeder (
// Equation(s):
// \myps2|prev_clock~feeder_combout  = \myps2|ps2_clock_filtered~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myps2|ps2_clock_filtered~q ),
	.cin(gnd),
	.combout(\myps2|prev_clock~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|prev_clock~feeder .lut_mask = 16'hFF00;
defparam \myps2|prev_clock~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y43_N23
dffeas \myps2|prev_clock (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|prev_clock~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|prev_clock~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|prev_clock .is_wysiwyg = "true";
defparam \myps2|prev_clock .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y43_N12
cycloneive_lcell_comb \myps2|bcount[3]~6 (
// Equation(s):
// \myps2|bcount[3]~6_combout  = (\myps2|reading_key~q  & (((\myps2|prev_clock~q ) # (\myps2|Equal1~0_combout )) # (!\myps2|ps2_clock_filtered~q )))

	.dataa(\myps2|ps2_clock_filtered~q ),
	.datab(\myps2|reading_key~q ),
	.datac(\myps2|prev_clock~q ),
	.datad(\myps2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\myps2|bcount[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|bcount[3]~6 .lut_mask = 16'hCCC4;
defparam \myps2|bcount[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y43_N0
cycloneive_lcell_comb \myps2|process_1~0 (
// Equation(s):
// \myps2|process_1~0_combout  = (!\myps2|prev_clock~q  & \myps2|ps2_clock_filtered~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myps2|prev_clock~q ),
	.datad(\myps2|ps2_clock_filtered~q ),
	.cin(gnd),
	.combout(\myps2|process_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|process_1~0 .lut_mask = 16'h0F00;
defparam \myps2|process_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y43_N4
cycloneive_lcell_comb \myps2|bcount[0]~3 (
// Equation(s):
// \myps2|bcount[0]~3_combout  = (\myps2|reading_key~q  & (\myps2|bcount [0] $ (((\myps2|process_1~0_combout  & !\myps2|Equal1~0_combout )))))

	.dataa(\myps2|process_1~0_combout ),
	.datab(\myps2|reading_key~q ),
	.datac(\myps2|bcount [0]),
	.datad(\myps2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\myps2|bcount[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|bcount[0]~3 .lut_mask = 16'hC048;
defparam \myps2|bcount[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y43_N5
dffeas \myps2|bcount[0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|bcount[0]~3_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|bcount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|bcount[0] .is_wysiwyg = "true";
defparam \myps2|bcount[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N28
cycloneive_lcell_comb \myps2|bcount[1]~5 (
// Equation(s):
// \myps2|bcount[1]~5_combout  = (\myps2|bcount[3]~6_combout  & (((\myps2|bcount [1])))) # (!\myps2|bcount[3]~6_combout  & (\myps2|reading_key~q  & (\myps2|bcount [0] $ (\myps2|bcount [1]))))

	.dataa(\myps2|bcount[3]~6_combout ),
	.datab(\myps2|bcount [0]),
	.datac(\myps2|bcount [1]),
	.datad(\myps2|reading_key~q ),
	.cin(gnd),
	.combout(\myps2|bcount[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|bcount[1]~5 .lut_mask = 16'hB4A0;
defparam \myps2|bcount[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y43_N29
dffeas \myps2|bcount[1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|bcount[1]~5_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|bcount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|bcount[1] .is_wysiwyg = "true";
defparam \myps2|bcount[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N6
cycloneive_lcell_comb \myps2|Add1~1 (
// Equation(s):
// \myps2|Add1~1_combout  = \myps2|bcount [2] $ (((\myps2|bcount [0] & \myps2|bcount [1])))

	.dataa(\myps2|bcount [2]),
	.datab(gnd),
	.datac(\myps2|bcount [0]),
	.datad(\myps2|bcount [1]),
	.cin(gnd),
	.combout(\myps2|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Add1~1 .lut_mask = 16'h5AAA;
defparam \myps2|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N26
cycloneive_lcell_comb \myps2|bcount[2]~4 (
// Equation(s):
// \myps2|bcount[2]~4_combout  = (\myps2|bcount[3]~6_combout  & (((\myps2|bcount [2])))) # (!\myps2|bcount[3]~6_combout  & (\myps2|reading_key~q  & ((\myps2|Add1~1_combout ))))

	.dataa(\myps2|reading_key~q ),
	.datab(\myps2|bcount[3]~6_combout ),
	.datac(\myps2|bcount [2]),
	.datad(\myps2|Add1~1_combout ),
	.cin(gnd),
	.combout(\myps2|bcount[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|bcount[2]~4 .lut_mask = 16'hE2C0;
defparam \myps2|bcount[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y43_N27
dffeas \myps2|bcount[2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|bcount[2]~4_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|bcount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|bcount[2] .is_wysiwyg = "true";
defparam \myps2|bcount[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N20
cycloneive_lcell_comb \myps2|Add1~0 (
// Equation(s):
// \myps2|Add1~0_combout  = \myps2|bcount [3] $ (((\myps2|bcount [2] & (\myps2|bcount [0] & \myps2|bcount [1]))))

	.dataa(\myps2|bcount [2]),
	.datab(\myps2|bcount [3]),
	.datac(\myps2|bcount [0]),
	.datad(\myps2|bcount [1]),
	.cin(gnd),
	.combout(\myps2|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Add1~0 .lut_mask = 16'h6CCC;
defparam \myps2|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N0
cycloneive_lcell_comb \myps2|bcount[3]~2 (
// Equation(s):
// \myps2|bcount[3]~2_combout  = (\myps2|bcount[3]~6_combout  & (((\myps2|bcount [3])))) # (!\myps2|bcount[3]~6_combout  & (\myps2|Add1~0_combout  & ((\myps2|reading_key~q ))))

	.dataa(\myps2|bcount[3]~6_combout ),
	.datab(\myps2|Add1~0_combout ),
	.datac(\myps2|bcount [3]),
	.datad(\myps2|reading_key~q ),
	.cin(gnd),
	.combout(\myps2|bcount[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|bcount[3]~2 .lut_mask = 16'hE4A0;
defparam \myps2|bcount[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y43_N1
dffeas \myps2|bcount[3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|bcount[3]~2_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|bcount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|bcount[3] .is_wysiwyg = "true";
defparam \myps2|bcount[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N22
cycloneive_lcell_comb \myps2|Equal1~0 (
// Equation(s):
// \myps2|Equal1~0_combout  = (!\myps2|bcount [2] & (\myps2|bcount [3] & (\myps2|bcount [0] & !\myps2|bcount [1])))

	.dataa(\myps2|bcount [2]),
	.datab(\myps2|bcount [3]),
	.datac(\myps2|bcount [0]),
	.datad(\myps2|bcount [1]),
	.cin(gnd),
	.combout(\myps2|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Equal1~0 .lut_mask = 16'h0040;
defparam \myps2|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y43_N2
cycloneive_lcell_comb \myps2|reading_key~2 (
// Equation(s):
// \myps2|reading_key~2_combout  = (\myps2|prev_clock~q  & (((\myps2|reading_key~q )))) # (!\myps2|prev_clock~q  & ((\myps2|ps2_clock_filtered~q  & ((!\myps2|Equal1~0_combout ) # (!\myps2|reading_key~q ))) # (!\myps2|ps2_clock_filtered~q  & 
// (\myps2|reading_key~q ))))

	.dataa(\myps2|prev_clock~q ),
	.datab(\myps2|ps2_clock_filtered~q ),
	.datac(\myps2|reading_key~q ),
	.datad(\myps2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\myps2|reading_key~2_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|reading_key~2 .lut_mask = 16'hB4F4;
defparam \myps2|reading_key~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y43_N3
dffeas \myps2|reading_key (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|reading_key~2_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|reading_key~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|reading_key .is_wysiwyg = "true";
defparam \myps2|reading_key .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y43_N8
cycloneive_lcell_comb \myps2|shift_reg[7]~2 (
// Equation(s):
// \myps2|shift_reg[7]~2_combout  = (\myps2|ps2_clock_filtered~q  & (\myps2|reading_key~q  & (!\myps2|prev_clock~q  & !\myps2|Equal1~0_combout )))

	.dataa(\myps2|ps2_clock_filtered~q ),
	.datab(\myps2|reading_key~q ),
	.datac(\myps2|prev_clock~q ),
	.datad(\myps2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\myps2|shift_reg[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|shift_reg[7]~2 .lut_mask = 16'h0008;
defparam \myps2|shift_reg[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y40_N9
dffeas \myps2|shift_reg[8] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ps2_data~input_o ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myps2|shift_reg[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|shift_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|shift_reg[8] .is_wysiwyg = "true";
defparam \myps2|shift_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y40_N11
dffeas \myps2|shift_reg[7] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myps2|shift_reg [8]),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myps2|shift_reg[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|shift_reg[7] .is_wysiwyg = "true";
defparam \myps2|shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y40_N17
dffeas \myps2|shift_reg[6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myps2|shift_reg [7]),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myps2|shift_reg[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|shift_reg[6] .is_wysiwyg = "true";
defparam \myps2|shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y40_N21
dffeas \myps2|shift_reg[5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myps2|shift_reg [6]),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myps2|shift_reg[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|shift_reg[5] .is_wysiwyg = "true";
defparam \myps2|shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y40_N25
dffeas \myps2|shift_reg[4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myps2|shift_reg [5]),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myps2|shift_reg[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|shift_reg[4] .is_wysiwyg = "true";
defparam \myps2|shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y40_N23
dffeas \myps2|shift_reg[3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myps2|shift_reg [4]),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myps2|shift_reg[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|shift_reg[3] .is_wysiwyg = "true";
defparam \myps2|shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y40_N15
dffeas \myps2|shift_reg[2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myps2|shift_reg [3]),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myps2|shift_reg[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|shift_reg[2] .is_wysiwyg = "true";
defparam \myps2|shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y40_N27
dffeas \myps2|shift_reg[1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myps2|shift_reg [2]),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myps2|shift_reg[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|shift_reg[1] .is_wysiwyg = "true";
defparam \myps2|shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y40_N29
dffeas \myps2|shift_reg[0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myps2|shift_reg [1]),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myps2|shift_reg[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|shift_reg[0] .is_wysiwyg = "true";
defparam \myps2|shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N28
cycloneive_lcell_comb \myps2|Equal2~0 (
// Equation(s):
// \myps2|Equal2~0_combout  = (\myps2|shift_reg [4] & (!\myps2|shift_reg [2] & (!\myps2|shift_reg [0] & \myps2|shift_reg [7])))

	.dataa(\myps2|shift_reg [4]),
	.datab(\myps2|shift_reg [2]),
	.datac(\myps2|shift_reg [0]),
	.datad(\myps2|shift_reg [7]),
	.cin(gnd),
	.combout(\myps2|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Equal2~0 .lut_mask = 16'h0200;
defparam \myps2|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N14
cycloneive_lcell_comb \myps2|Equal2~1 (
// Equation(s):
// \myps2|Equal2~1_combout  = (!\myps2|shift_reg [1] & (!\myps2|shift_reg [3] & (\myps2|shift_reg [6] & \myps2|shift_reg [5])))

	.dataa(\myps2|shift_reg [1]),
	.datab(\myps2|shift_reg [3]),
	.datac(\myps2|shift_reg [6]),
	.datad(\myps2|shift_reg [5]),
	.cin(gnd),
	.combout(\myps2|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Equal2~1 .lut_mask = 16'h1000;
defparam \myps2|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y43_N10
cycloneive_lcell_comb \myps2|shift~3 (
// Equation(s):
// \myps2|shift~3_combout  = (\myps2|ps2_clock_filtered~q  & (\myps2|reading_key~q  & (!\myps2|prev_clock~q  & \myps2|Equal1~0_combout )))

	.dataa(\myps2|ps2_clock_filtered~q ),
	.datab(\myps2|reading_key~q ),
	.datac(\myps2|prev_clock~q ),
	.datad(\myps2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\myps2|shift~3_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|shift~3 .lut_mask = 16'h0800;
defparam \myps2|shift~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y43_N30
cycloneive_lcell_comb \myps2|break_code~0 (
// Equation(s):
// \myps2|break_code~0_combout  = (\myps2|shift~3_combout  & (\myps2|Equal2~1_combout  & (\myps2|Equal2~0_combout ))) # (!\myps2|shift~3_combout  & (((\myps2|break_code~q ))))

	.dataa(\myps2|Equal2~1_combout ),
	.datab(\myps2|Equal2~0_combout ),
	.datac(\myps2|break_code~q ),
	.datad(\myps2|shift~3_combout ),
	.cin(gnd),
	.combout(\myps2|break_code~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|break_code~0 .lut_mask = 16'h88F0;
defparam \myps2|break_code~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y43_N31
dffeas \myps2|break_code (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|break_code~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|break_code~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|break_code .is_wysiwyg = "true";
defparam \myps2|break_code .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y43_N24
cycloneive_lcell_comb \myps2|fifo_write~0 (
// Equation(s):
// \myps2|fifo_write~0_combout  = (!\myps2|prev_clock~q  & (\myps2|ps2_clock_filtered~q  & (!\myps2|break_code~q  & \myps2|Equal1~0_combout )))

	.dataa(\myps2|prev_clock~q ),
	.datab(\myps2|ps2_clock_filtered~q ),
	.datac(\myps2|break_code~q ),
	.datad(\myps2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\myps2|fifo_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|fifo_write~0 .lut_mask = 16'h0400;
defparam \myps2|fifo_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N10
cycloneive_lcell_comb \myps2|Equal3~1 (
// Equation(s):
// \myps2|Equal3~1_combout  = (\myps2|shift_reg [1] & (!\myps2|shift_reg [6] & (!\myps2|shift_reg [7] & !\myps2|shift_reg [3])))

	.dataa(\myps2|shift_reg [1]),
	.datab(\myps2|shift_reg [6]),
	.datac(\myps2|shift_reg [7]),
	.datad(\myps2|shift_reg [3]),
	.cin(gnd),
	.combout(\myps2|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Equal3~1 .lut_mask = 16'h0002;
defparam \myps2|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N4
cycloneive_lcell_comb \myps2|Equal3~0 (
// Equation(s):
// \myps2|Equal3~0_combout  = (!\myps2|shift_reg [2] & (!\myps2|shift_reg [0] & (!\myps2|shift_reg [5] & \myps2|shift_reg [4])))

	.dataa(\myps2|shift_reg [2]),
	.datab(\myps2|shift_reg [0]),
	.datac(\myps2|shift_reg [5]),
	.datad(\myps2|shift_reg [4]),
	.cin(gnd),
	.combout(\myps2|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Equal3~0 .lut_mask = 16'h0100;
defparam \myps2|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N6
cycloneive_lcell_comb \myps2|Equal3~2 (
// Equation(s):
// \myps2|Equal3~2_combout  = (\myps2|Equal3~1_combout  & \myps2|Equal3~0_combout )

	.dataa(\myps2|Equal3~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myps2|Equal3~0_combout ),
	.cin(gnd),
	.combout(\myps2|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Equal3~2 .lut_mask = 16'hAA00;
defparam \myps2|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y43_N26
cycloneive_lcell_comb \myps2|fifo_write~1 (
// Equation(s):
// \myps2|fifo_write~1_combout  = (\myps2|fifo_write~0_combout  & (!\myps2|Equal3~2_combout  & ((!\myps2|Equal2~1_combout ) # (!\myps2|Equal2~0_combout ))))

	.dataa(\myps2|Equal2~0_combout ),
	.datab(\myps2|fifo_write~0_combout ),
	.datac(\myps2|Equal3~2_combout ),
	.datad(\myps2|Equal2~1_combout ),
	.cin(gnd),
	.combout(\myps2|fifo_write~1_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|fifo_write~1 .lut_mask = 16'h040C;
defparam \myps2|fifo_write~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N6
cycloneive_lcell_comb \myps2|Mux7~13 (
// Equation(s):
// \myps2|Mux7~13_combout  = (!\myps2|shift_reg [3] & ((\myps2|shift_reg [1] & (!\myps2|shift_reg [2] & !\myps2|shift_reg [0])) # (!\myps2|shift_reg [1] & (\myps2|shift_reg [2] & \myps2|shift_reg [0]))))

	.dataa(\myps2|shift_reg [1]),
	.datab(\myps2|shift_reg [2]),
	.datac(\myps2|shift_reg [0]),
	.datad(\myps2|shift_reg [3]),
	.cin(gnd),
	.combout(\myps2|Mux7~13_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux7~13 .lut_mask = 16'h0042;
defparam \myps2|Mux7~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N8
cycloneive_lcell_comb \myps2|Mux7~14 (
// Equation(s):
// \myps2|Mux7~14_combout  = (\myps2|shift_reg [1] & (!\myps2|shift_reg [0] & ((\myps2|shift_reg [2]) # (\myps2|shift_reg [3])))) # (!\myps2|shift_reg [1] & (\myps2|shift_reg [0] $ (((\myps2|shift_reg [2] & \myps2|shift_reg [3])))))

	.dataa(\myps2|shift_reg [1]),
	.datab(\myps2|shift_reg [2]),
	.datac(\myps2|shift_reg [0]),
	.datad(\myps2|shift_reg [3]),
	.cin(gnd),
	.combout(\myps2|Mux7~14_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux7~14 .lut_mask = 16'h1E58;
defparam \myps2|Mux7~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N18
cycloneive_lcell_comb \myps2|Mux7~15 (
// Equation(s):
// \myps2|Mux7~15_combout  = (!\myps2|shift_reg [5] & ((\myps2|shift_reg [4] & (\myps2|Mux7~13_combout )) # (!\myps2|shift_reg [4] & ((\myps2|Mux7~14_combout )))))

	.dataa(\myps2|Mux7~13_combout ),
	.datab(\myps2|shift_reg [5]),
	.datac(\myps2|Mux7~14_combout ),
	.datad(\myps2|shift_reg [4]),
	.cin(gnd),
	.combout(\myps2|Mux7~15_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux7~15 .lut_mask = 16'h2230;
defparam \myps2|Mux7~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N2
cycloneive_lcell_comb \myps2|Mux7~10 (
// Equation(s):
// \myps2|Mux7~10_combout  = (\myps2|shift_reg [2] & (((!\myps2|shift_reg [0]) # (!\myps2|shift_reg [1])))) # (!\myps2|shift_reg [2] & ((\myps2|shift_reg [1]) # ((!\myps2|shift_reg [3] & \myps2|shift_reg [0]))))

	.dataa(\myps2|shift_reg [2]),
	.datab(\myps2|shift_reg [3]),
	.datac(\myps2|shift_reg [1]),
	.datad(\myps2|shift_reg [0]),
	.cin(gnd),
	.combout(\myps2|Mux7~10_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux7~10 .lut_mask = 16'h5BFA;
defparam \myps2|Mux7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N14
cycloneive_lcell_comb \myps2|Mux7~7 (
// Equation(s):
// \myps2|Mux7~7_combout  = (\myps2|shift_reg [1] & ((\myps2|shift_reg [2] & ((!\myps2|shift_reg [0]))) # (!\myps2|shift_reg [2] & (\myps2|shift_reg [3])))) # (!\myps2|shift_reg [1] & (\myps2|shift_reg [2] & ((\myps2|shift_reg [3]) # (\myps2|shift_reg 
// [0]))))

	.dataa(\myps2|shift_reg [1]),
	.datab(\myps2|shift_reg [3]),
	.datac(\myps2|shift_reg [2]),
	.datad(\myps2|shift_reg [0]),
	.cin(gnd),
	.combout(\myps2|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux7~7 .lut_mask = 16'h58E8;
defparam \myps2|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N22
cycloneive_lcell_comb \myps2|Mux7~8 (
// Equation(s):
// \myps2|Mux7~8_combout  = (\myps2|shift_reg [1] & (!\myps2|shift_reg [0] & (\myps2|shift_reg [3] & \myps2|shift_reg [2])))

	.dataa(\myps2|shift_reg [1]),
	.datab(\myps2|shift_reg [0]),
	.datac(\myps2|shift_reg [3]),
	.datad(\myps2|shift_reg [2]),
	.cin(gnd),
	.combout(\myps2|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux7~8 .lut_mask = 16'h2000;
defparam \myps2|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N24
cycloneive_lcell_comb \myps2|Mux7~9 (
// Equation(s):
// \myps2|Mux7~9_combout  = (\myps2|shift_reg [4] & ((\myps2|shift_reg [5]) # ((\myps2|Mux7~7_combout )))) # (!\myps2|shift_reg [4] & (!\myps2|shift_reg [5] & ((\myps2|Mux7~8_combout ))))

	.dataa(\myps2|shift_reg [4]),
	.datab(\myps2|shift_reg [5]),
	.datac(\myps2|Mux7~7_combout ),
	.datad(\myps2|Mux7~8_combout ),
	.cin(gnd),
	.combout(\myps2|Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux7~9 .lut_mask = 16'hB9A8;
defparam \myps2|Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N26
cycloneive_lcell_comb \myps2|Mux7~6 (
// Equation(s):
// \myps2|Mux7~6_combout  = (\myps2|shift_reg [2] & (\myps2|shift_reg [1] & \myps2|shift_reg [0])) # (!\myps2|shift_reg [2] & (!\myps2|shift_reg [1] & !\myps2|shift_reg [0]))

	.dataa(\myps2|shift_reg [2]),
	.datab(gnd),
	.datac(\myps2|shift_reg [1]),
	.datad(\myps2|shift_reg [0]),
	.cin(gnd),
	.combout(\myps2|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux7~6 .lut_mask = 16'hA005;
defparam \myps2|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N18
cycloneive_lcell_comb \myps2|Mux7~11 (
// Equation(s):
// \myps2|Mux7~11_combout  = (\myps2|Mux7~9_combout  & ((\myps2|Mux7~10_combout ) # ((!\myps2|shift_reg [5])))) # (!\myps2|Mux7~9_combout  & (((!\myps2|Mux7~6_combout  & \myps2|shift_reg [5]))))

	.dataa(\myps2|Mux7~10_combout ),
	.datab(\myps2|Mux7~9_combout ),
	.datac(\myps2|Mux7~6_combout ),
	.datad(\myps2|shift_reg [5]),
	.cin(gnd),
	.combout(\myps2|Mux7~11_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux7~11 .lut_mask = 16'h8BCC;
defparam \myps2|Mux7~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y43_N16
cycloneive_lcell_comb \myps2|shift~2 (
// Equation(s):
// \myps2|shift~2_combout  = (\myps2|Equal3~2_combout  & ((\myps2|shift~3_combout  & (!\myps2|break_code~q )) # (!\myps2|shift~3_combout  & ((\myps2|shift~q ))))) # (!\myps2|Equal3~2_combout  & (((\myps2|shift~q ))))

	.dataa(\myps2|break_code~q ),
	.datab(\myps2|Equal3~2_combout ),
	.datac(\myps2|shift~q ),
	.datad(\myps2|shift~3_combout ),
	.cin(gnd),
	.combout(\myps2|shift~2_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|shift~2 .lut_mask = 16'h74F0;
defparam \myps2|shift~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y43_N17
dffeas \myps2|shift (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|shift~2_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|shift~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|shift .is_wysiwyg = "true";
defparam \myps2|shift .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N16
cycloneive_lcell_comb \myps2|Mux7~4 (
// Equation(s):
// \myps2|Mux7~4_combout  = (\myps2|shift_reg [0] & ((\myps2|shift_reg [2] & (!\myps2|shift_reg [1])) # (!\myps2|shift_reg [2] & ((!\myps2|shift_reg [4]))))) # (!\myps2|shift_reg [0] & ((\myps2|shift_reg [2] & ((!\myps2|shift_reg [4]))) # (!\myps2|shift_reg 
// [2] & (\myps2|shift_reg [1]))))

	.dataa(\myps2|shift_reg [0]),
	.datab(\myps2|shift_reg [2]),
	.datac(\myps2|shift_reg [1]),
	.datad(\myps2|shift_reg [4]),
	.cin(gnd),
	.combout(\myps2|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux7~4 .lut_mask = 16'h187E;
defparam \myps2|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N10
cycloneive_lcell_comb \myps2|Mux7~5 (
// Equation(s):
// \myps2|Mux7~5_combout  = (!\myps2|shift_reg [5] & (\myps2|Mux7~4_combout  & ((!\myps2|shift_reg [3]) # (!\myps2|shift_reg [4]))))

	.dataa(\myps2|shift_reg [5]),
	.datab(\myps2|shift_reg [4]),
	.datac(\myps2|shift_reg [3]),
	.datad(\myps2|Mux7~4_combout ),
	.cin(gnd),
	.combout(\myps2|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux7~5 .lut_mask = 16'h1500;
defparam \myps2|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N28
cycloneive_lcell_comb \myps2|Mux7~12 (
// Equation(s):
// \myps2|Mux7~12_combout  = (\myps2|shift~q  & (((\myps2|shift_reg [6])))) # (!\myps2|shift~q  & ((\myps2|shift_reg [6] & ((\myps2|Mux7~5_combout ))) # (!\myps2|shift_reg [6] & (\myps2|Mux7~11_combout ))))

	.dataa(\myps2|Mux7~11_combout ),
	.datab(\myps2|shift~q ),
	.datac(\myps2|shift_reg [6]),
	.datad(\myps2|Mux7~5_combout ),
	.cin(gnd),
	.combout(\myps2|Mux7~12_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux7~12 .lut_mask = 16'hF2C2;
defparam \myps2|Mux7~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N26
cycloneive_lcell_comb \myps2|Mux7~1 (
// Equation(s):
// \myps2|Mux7~1_combout  = (\myps2|shift_reg [3] & ((\myps2|shift_reg [1]) # (!\myps2|shift_reg [4]))) # (!\myps2|shift_reg [3] & ((\myps2|shift_reg [4])))

	.dataa(\myps2|shift_reg [1]),
	.datab(gnd),
	.datac(\myps2|shift_reg [3]),
	.datad(\myps2|shift_reg [4]),
	.cin(gnd),
	.combout(\myps2|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux7~1 .lut_mask = 16'hAFF0;
defparam \myps2|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N12
cycloneive_lcell_comb \myps2|Mux7~2 (
// Equation(s):
// \myps2|Mux7~2_combout  = (\myps2|Mux7~1_combout  & (!\myps2|shift_reg [0] & ((\myps2|shift_reg [1])))) # (!\myps2|Mux7~1_combout  & (\myps2|shift_reg [5] & (\myps2|shift_reg [0] $ (\myps2|shift_reg [1]))))

	.dataa(\myps2|shift_reg [0]),
	.datab(\myps2|shift_reg [5]),
	.datac(\myps2|Mux7~1_combout ),
	.datad(\myps2|shift_reg [1]),
	.cin(gnd),
	.combout(\myps2|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux7~2 .lut_mask = 16'h5408;
defparam \myps2|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N24
cycloneive_lcell_comb \myps2|Mux7~0 (
// Equation(s):
// \myps2|Mux7~0_combout  = (!\myps2|shift_reg [1] & (\myps2|shift_reg [3] & (\myps2|shift_reg [0] & !\myps2|shift_reg [4])))

	.dataa(\myps2|shift_reg [1]),
	.datab(\myps2|shift_reg [3]),
	.datac(\myps2|shift_reg [0]),
	.datad(\myps2|shift_reg [4]),
	.cin(gnd),
	.combout(\myps2|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux7~0 .lut_mask = 16'h0040;
defparam \myps2|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N22
cycloneive_lcell_comb \myps2|Mux7~3 (
// Equation(s):
// \myps2|Mux7~3_combout  = (\myps2|shift_reg [2] & (\myps2|Mux7~2_combout )) # (!\myps2|shift_reg [2] & (((\myps2|shift_reg [5] & \myps2|Mux7~0_combout ))))

	.dataa(\myps2|Mux7~2_combout ),
	.datab(\myps2|shift_reg [5]),
	.datac(\myps2|shift_reg [2]),
	.datad(\myps2|Mux7~0_combout ),
	.cin(gnd),
	.combout(\myps2|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux7~3 .lut_mask = 16'hACA0;
defparam \myps2|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N4
cycloneive_lcell_comb \myps2|Mux7~16 (
// Equation(s):
// \myps2|Mux7~16_combout  = (\myps2|Mux7~12_combout  & ((\myps2|Mux7~15_combout ) # ((!\myps2|shift~q )))) # (!\myps2|Mux7~12_combout  & (((\myps2|Mux7~3_combout  & \myps2|shift~q ))))

	.dataa(\myps2|Mux7~15_combout ),
	.datab(\myps2|Mux7~12_combout ),
	.datac(\myps2|Mux7~3_combout ),
	.datad(\myps2|shift~q ),
	.cin(gnd),
	.combout(\myps2|Mux7~16_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux7~16 .lut_mask = 16'hB8CC;
defparam \myps2|Mux7~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N18
cycloneive_lcell_comb \myps2|Mux7~17 (
// Equation(s):
// \myps2|Mux7~17_combout  = (!\myps2|shift_reg [7] & \myps2|Mux7~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myps2|shift_reg [7]),
	.datad(\myps2|Mux7~16_combout ),
	.cin(gnd),
	.combout(\myps2|Mux7~17_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux7~17 .lut_mask = 16'h0F00;
defparam \myps2|Mux7~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N16
cycloneive_lcell_comb \myps2|Mux2~8 (
// Equation(s):
// \myps2|Mux2~8_combout  = (\myps2|shift_reg [0] & (!\myps2|shift_reg [5] & ((\myps2|shift_reg [4])))) # (!\myps2|shift_reg [0] & (!\myps2|shift_reg [6] & (\myps2|shift_reg [5] $ (\myps2|shift_reg [4]))))

	.dataa(\myps2|shift_reg [5]),
	.datab(\myps2|shift_reg [0]),
	.datac(\myps2|shift_reg [6]),
	.datad(\myps2|shift_reg [4]),
	.cin(gnd),
	.combout(\myps2|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux2~8 .lut_mask = 16'h4502;
defparam \myps2|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N14
cycloneive_lcell_comb \myps2|Mux2~7 (
// Equation(s):
// \myps2|Mux2~7_combout  = (!\myps2|shift_reg [3] & (!\myps2|shift_reg [0] & !\myps2|shift_reg [4]))

	.dataa(\myps2|shift_reg [3]),
	.datab(\myps2|shift_reg [0]),
	.datac(gnd),
	.datad(\myps2|shift_reg [4]),
	.cin(gnd),
	.combout(\myps2|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux2~7 .lut_mask = 16'h0011;
defparam \myps2|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N28
cycloneive_lcell_comb \myps2|Mux2~0 (
// Equation(s):
// \myps2|Mux2~0_combout  = (\myps2|shift_reg [5] & !\myps2|shift_reg [6])

	.dataa(\myps2|shift_reg [5]),
	.datab(gnd),
	.datac(\myps2|shift_reg [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\myps2|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux2~0 .lut_mask = 16'h0A0A;
defparam \myps2|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N22
cycloneive_lcell_comb \myps2|Mux2~9 (
// Equation(s):
// \myps2|Mux2~9_combout  = (\myps2|shift_reg [3] & ((\myps2|Mux2~8_combout ) # ((\myps2|Mux2~7_combout  & \myps2|Mux2~0_combout )))) # (!\myps2|shift_reg [3] & (((\myps2|Mux2~7_combout  & \myps2|Mux2~0_combout ))))

	.dataa(\myps2|shift_reg [3]),
	.datab(\myps2|Mux2~8_combout ),
	.datac(\myps2|Mux2~7_combout ),
	.datad(\myps2|Mux2~0_combout ),
	.cin(gnd),
	.combout(\myps2|Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux2~9 .lut_mask = 16'hF888;
defparam \myps2|Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N20
cycloneive_lcell_comb \myps2|Mux2~3 (
// Equation(s):
// \myps2|Mux2~3_combout  = (\myps2|shift_reg [0] & (((\myps2|shift_reg [5]) # (\myps2|shift_reg [4])))) # (!\myps2|shift_reg [0] & (\myps2|shift_reg [3] & (\myps2|shift_reg [5])))

	.dataa(\myps2|shift_reg [3]),
	.datab(\myps2|shift_reg [0]),
	.datac(\myps2|shift_reg [5]),
	.datad(\myps2|shift_reg [4]),
	.cin(gnd),
	.combout(\myps2|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux2~3 .lut_mask = 16'hECE0;
defparam \myps2|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N24
cycloneive_lcell_comb \myps2|Mux2~2 (
// Equation(s):
// \myps2|Mux2~2_combout  = (\myps2|shift_reg [0]) # ((!\myps2|shift_reg [5] & !\myps2|shift_reg [4]))

	.dataa(\myps2|shift_reg [5]),
	.datab(\myps2|shift_reg [0]),
	.datac(\myps2|shift_reg [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\myps2|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux2~2 .lut_mask = 16'hCDCD;
defparam \myps2|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N2
cycloneive_lcell_comb \myps2|Mux2~4 (
// Equation(s):
// \myps2|Mux2~4_combout  = (\myps2|shift_reg [1] & (((\myps2|shift_reg [6]) # (!\myps2|Mux2~2_combout )))) # (!\myps2|shift_reg [1] & (\myps2|Mux2~3_combout  & (!\myps2|shift_reg [6])))

	.dataa(\myps2|shift_reg [1]),
	.datab(\myps2|Mux2~3_combout ),
	.datac(\myps2|shift_reg [6]),
	.datad(\myps2|Mux2~2_combout ),
	.cin(gnd),
	.combout(\myps2|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux2~4 .lut_mask = 16'hA4AE;
defparam \myps2|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N0
cycloneive_lcell_comb \myps2|Mux2~5 (
// Equation(s):
// \myps2|Mux2~5_combout  = (!\myps2|shift_reg [3] & (!\myps2|shift_reg [0] & (!\myps2|shift_reg [5] & !\myps2|shift_reg [4])))

	.dataa(\myps2|shift_reg [3]),
	.datab(\myps2|shift_reg [0]),
	.datac(\myps2|shift_reg [5]),
	.datad(\myps2|shift_reg [4]),
	.cin(gnd),
	.combout(\myps2|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux2~5 .lut_mask = 16'h0001;
defparam \myps2|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N26
cycloneive_lcell_comb \myps2|Mux2~1 (
// Equation(s):
// \myps2|Mux2~1_combout  = (!\myps2|shift_reg [5] & ((\myps2|shift_reg [0]) # (\myps2|shift_reg [3] $ (\myps2|shift_reg [4]))))

	.dataa(\myps2|shift_reg [3]),
	.datab(\myps2|shift_reg [0]),
	.datac(\myps2|shift_reg [5]),
	.datad(\myps2|shift_reg [4]),
	.cin(gnd),
	.combout(\myps2|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux2~1 .lut_mask = 16'h0D0E;
defparam \myps2|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N12
cycloneive_lcell_comb \myps2|Mux2~6 (
// Equation(s):
// \myps2|Mux2~6_combout  = (\myps2|Mux2~4_combout  & ((\myps2|Mux2~5_combout ) # ((!\myps2|shift_reg [6])))) # (!\myps2|Mux2~4_combout  & (((\myps2|shift_reg [6] & \myps2|Mux2~1_combout ))))

	.dataa(\myps2|Mux2~4_combout ),
	.datab(\myps2|Mux2~5_combout ),
	.datac(\myps2|shift_reg [6]),
	.datad(\myps2|Mux2~1_combout ),
	.cin(gnd),
	.combout(\myps2|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux2~6 .lut_mask = 16'hDA8A;
defparam \myps2|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N30
cycloneive_lcell_comb \myps2|Mux2~10 (
// Equation(s):
// \myps2|Mux2~10_combout  = (\myps2|shift_reg [2] & (((\myps2|Mux2~6_combout )))) # (!\myps2|shift_reg [2] & (\myps2|Mux2~9_combout  & (\myps2|shift_reg [1])))

	.dataa(\myps2|Mux2~9_combout ),
	.datab(\myps2|shift_reg [2]),
	.datac(\myps2|shift_reg [1]),
	.datad(\myps2|Mux2~6_combout ),
	.cin(gnd),
	.combout(\myps2|Mux2~10_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux2~10 .lut_mask = 16'hEC20;
defparam \myps2|Mux2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N8
cycloneive_lcell_comb \myps2|Mux2~11 (
// Equation(s):
// \myps2|Mux2~11_combout  = (!\myps2|shift_reg [7] & \myps2|Mux2~10_combout )

	.dataa(\myps2|shift_reg [7]),
	.datab(\myps2|Mux2~10_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\myps2|Mux2~11_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux2~11 .lut_mask = 16'h4444;
defparam \myps2|Mux2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N20
cycloneive_lcell_comb \myps2|Mux0~5 (
// Equation(s):
// \myps2|Mux0~5_combout  = (\myps2|shift_reg [1] & (\myps2|shift_reg [0] & (\myps2|shift_reg [3] & !\myps2|shift_reg [2]))) # (!\myps2|shift_reg [1] & (\myps2|shift_reg [2] & (\myps2|shift_reg [0] $ (!\myps2|shift_reg [3]))))

	.dataa(\myps2|shift_reg [1]),
	.datab(\myps2|shift_reg [0]),
	.datac(\myps2|shift_reg [3]),
	.datad(\myps2|shift_reg [2]),
	.cin(gnd),
	.combout(\myps2|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux0~5 .lut_mask = 16'h4180;
defparam \myps2|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N4
cycloneive_lcell_comb \myps2|Mux0~6 (
// Equation(s):
// \myps2|Mux0~6_combout  = (\myps2|shift_reg [1] & (!\myps2|shift_reg [2] & ((\myps2|shift_reg [0]) # (!\myps2|shift_reg [3])))) # (!\myps2|shift_reg [1] & (\myps2|shift_reg [2] & (\myps2|shift_reg [0] $ (!\myps2|shift_reg [3]))))

	.dataa(\myps2|shift_reg [1]),
	.datab(\myps2|shift_reg [0]),
	.datac(\myps2|shift_reg [3]),
	.datad(\myps2|shift_reg [2]),
	.cin(gnd),
	.combout(\myps2|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux0~6 .lut_mask = 16'h418A;
defparam \myps2|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N30
cycloneive_lcell_comb \myps2|Mux0~7 (
// Equation(s):
// \myps2|Mux0~7_combout  = (!\myps2|shift_reg [5] & ((\myps2|shift_reg [4] & (\myps2|Mux0~5_combout )) # (!\myps2|shift_reg [4] & ((\myps2|Mux0~6_combout )))))

	.dataa(\myps2|shift_reg [4]),
	.datab(\myps2|Mux0~5_combout ),
	.datac(\myps2|Mux0~6_combout ),
	.datad(\myps2|shift_reg [5]),
	.cin(gnd),
	.combout(\myps2|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux0~7 .lut_mask = 16'h00D8;
defparam \myps2|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N12
cycloneive_lcell_comb \myps2|Mux0~3 (
// Equation(s):
// \myps2|Mux0~3_combout  = (\myps2|shift_reg [1] & (!\myps2|shift_reg [2])) # (!\myps2|shift_reg [1] & ((\myps2|shift_reg [0] & ((!\myps2|shift_reg [3]))) # (!\myps2|shift_reg [0] & (\myps2|shift_reg [2]))))

	.dataa(\myps2|shift_reg [2]),
	.datab(\myps2|shift_reg [3]),
	.datac(\myps2|shift_reg [1]),
	.datad(\myps2|shift_reg [0]),
	.cin(gnd),
	.combout(\myps2|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux0~3 .lut_mask = 16'h535A;
defparam \myps2|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N8
cycloneive_lcell_comb \myps2|Mux0~1 (
// Equation(s):
// \myps2|Mux0~1_combout  = (\myps2|shift_reg [2] & (!\myps2|shift_reg [1] & ((\myps2|shift_reg [3]) # (\myps2|shift_reg [0])))) # (!\myps2|shift_reg [2] & (\myps2|shift_reg [3] & (\myps2|shift_reg [1])))

	.dataa(\myps2|shift_reg [2]),
	.datab(\myps2|shift_reg [3]),
	.datac(\myps2|shift_reg [1]),
	.datad(\myps2|shift_reg [0]),
	.cin(gnd),
	.combout(\myps2|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux0~1 .lut_mask = 16'h4A48;
defparam \myps2|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N16
cycloneive_lcell_comb \myps2|Mux0~2 (
// Equation(s):
// \myps2|Mux0~2_combout  = (\myps2|shift_reg [4] & ((\myps2|shift_reg [5]) # ((\myps2|Mux0~1_combout )))) # (!\myps2|shift_reg [4] & (!\myps2|shift_reg [5] & ((\myps2|Mux7~8_combout ))))

	.dataa(\myps2|shift_reg [4]),
	.datab(\myps2|shift_reg [5]),
	.datac(\myps2|Mux0~1_combout ),
	.datad(\myps2|Mux7~8_combout ),
	.cin(gnd),
	.combout(\myps2|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux0~2 .lut_mask = 16'hB9A8;
defparam \myps2|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N10
cycloneive_lcell_comb \myps2|Mux0~0 (
// Equation(s):
// \myps2|Mux0~0_combout  = \myps2|shift_reg [2] $ (((\myps2|shift_reg [1]) # ((!\myps2|shift_reg [3] & \myps2|shift_reg [0]))))

	.dataa(\myps2|shift_reg [2]),
	.datab(\myps2|shift_reg [3]),
	.datac(\myps2|shift_reg [1]),
	.datad(\myps2|shift_reg [0]),
	.cin(gnd),
	.combout(\myps2|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux0~0 .lut_mask = 16'h595A;
defparam \myps2|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N6
cycloneive_lcell_comb \myps2|Mux0~4 (
// Equation(s):
// \myps2|Mux0~4_combout  = (\myps2|Mux0~2_combout  & ((\myps2|Mux0~3_combout ) # ((!\myps2|shift_reg [5])))) # (!\myps2|Mux0~2_combout  & (((\myps2|Mux0~0_combout  & \myps2|shift_reg [5]))))

	.dataa(\myps2|Mux0~3_combout ),
	.datab(\myps2|Mux0~2_combout ),
	.datac(\myps2|Mux0~0_combout ),
	.datad(\myps2|shift_reg [5]),
	.cin(gnd),
	.combout(\myps2|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux0~4 .lut_mask = 16'hB8CC;
defparam \myps2|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N10
cycloneive_lcell_comb \myps2|Mux0~8 (
// Equation(s):
// \myps2|Mux0~8_combout  = (!\myps2|shift_reg [7] & ((\myps2|shift_reg [6] & (\myps2|Mux0~7_combout )) # (!\myps2|shift_reg [6] & ((\myps2|Mux0~4_combout )))))

	.dataa(\myps2|Mux0~7_combout ),
	.datab(\myps2|shift_reg [6]),
	.datac(\myps2|shift_reg [7]),
	.datad(\myps2|Mux0~4_combout ),
	.cin(gnd),
	.combout(\myps2|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux0~8 .lut_mask = 16'h0B08;
defparam \myps2|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N10
cycloneive_lcell_comb \myps2|Mux6~1 (
// Equation(s):
// \myps2|Mux6~1_combout  = (\myps2|shift_reg [4] & (\myps2|shift_reg [1])) # (!\myps2|shift_reg [4] & ((\myps2|shift_reg [0]) # ((!\myps2|shift_reg [1] & \myps2|shift_reg [3]))))

	.dataa(\myps2|shift_reg [1]),
	.datab(\myps2|shift_reg [4]),
	.datac(\myps2|shift_reg [0]),
	.datad(\myps2|shift_reg [3]),
	.cin(gnd),
	.combout(\myps2|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux6~1 .lut_mask = 16'hB9B8;
defparam \myps2|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N0
cycloneive_lcell_comb \myps2|Mux6~0 (
// Equation(s):
// \myps2|Mux6~0_combout  = (\myps2|shift_reg [1] & (\myps2|shift_reg [4] & (!\myps2|shift_reg [0] & \myps2|shift_reg [3]))) # (!\myps2|shift_reg [1] & (!\myps2|shift_reg [4] & (\myps2|shift_reg [0] & !\myps2|shift_reg [3])))

	.dataa(\myps2|shift_reg [1]),
	.datab(\myps2|shift_reg [4]),
	.datac(\myps2|shift_reg [0]),
	.datad(\myps2|shift_reg [3]),
	.cin(gnd),
	.combout(\myps2|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux6~0 .lut_mask = 16'h0810;
defparam \myps2|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N4
cycloneive_lcell_comb \myps2|Mux6~2 (
// Equation(s):
// \myps2|Mux6~2_combout  = (\myps2|Mux2~0_combout  & ((\myps2|shift_reg [2] & (!\myps2|Mux6~1_combout )) # (!\myps2|shift_reg [2] & ((\myps2|Mux6~0_combout )))))

	.dataa(\myps2|Mux6~1_combout ),
	.datab(\myps2|shift_reg [2]),
	.datac(\myps2|Mux2~0_combout ),
	.datad(\myps2|Mux6~0_combout ),
	.cin(gnd),
	.combout(\myps2|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux6~2 .lut_mask = 16'h7040;
defparam \myps2|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N30
cycloneive_lcell_comb \myps2|Mux6~7 (
// Equation(s):
// \myps2|Mux6~7_combout  = (\myps2|shift_reg [4] & ((\myps2|shift_reg [1]) # ((\myps2|shift_reg [3])))) # (!\myps2|shift_reg [4] & (((\myps2|shift_reg [0]))))

	.dataa(\myps2|shift_reg [1]),
	.datab(\myps2|shift_reg [4]),
	.datac(\myps2|shift_reg [0]),
	.datad(\myps2|shift_reg [3]),
	.cin(gnd),
	.combout(\myps2|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux6~7 .lut_mask = 16'hFCB8;
defparam \myps2|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N26
cycloneive_lcell_comb \myps2|Mux6~5 (
// Equation(s):
// \myps2|Mux6~5_combout  = (\myps2|shift_reg [1] & (\myps2|shift_reg [4] & (\myps2|shift_reg [0] & \myps2|shift_reg [3])))

	.dataa(\myps2|shift_reg [1]),
	.datab(\myps2|shift_reg [4]),
	.datac(\myps2|shift_reg [0]),
	.datad(\myps2|shift_reg [3]),
	.cin(gnd),
	.combout(\myps2|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux6~5 .lut_mask = 16'h8000;
defparam \myps2|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N16
cycloneive_lcell_comb \myps2|Mux6~4 (
// Equation(s):
// \myps2|Mux6~4_combout  = (\myps2|shift_reg [4] & (\myps2|shift_reg [1] $ (((\myps2|shift_reg [0]) # (\myps2|shift_reg [3]))))) # (!\myps2|shift_reg [4] & (!\myps2|shift_reg [1] & (\myps2|shift_reg [0] & \myps2|shift_reg [3])))

	.dataa(\myps2|shift_reg [1]),
	.datab(\myps2|shift_reg [4]),
	.datac(\myps2|shift_reg [0]),
	.datad(\myps2|shift_reg [3]),
	.cin(gnd),
	.combout(\myps2|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux6~4 .lut_mask = 16'h5448;
defparam \myps2|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N28
cycloneive_lcell_comb \myps2|Mux6~6 (
// Equation(s):
// \myps2|Mux6~6_combout  = (\myps2|shift_reg [2] & (((\myps2|shift_reg [6]) # (\myps2|Mux6~4_combout )))) # (!\myps2|shift_reg [2] & (\myps2|Mux6~5_combout  & (!\myps2|shift_reg [6])))

	.dataa(\myps2|Mux6~5_combout ),
	.datab(\myps2|shift_reg [2]),
	.datac(\myps2|shift_reg [6]),
	.datad(\myps2|Mux6~4_combout ),
	.cin(gnd),
	.combout(\myps2|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux6~6 .lut_mask = 16'hCEC2;
defparam \myps2|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N22
cycloneive_lcell_comb \myps2|Mux6~3 (
// Equation(s):
// \myps2|Mux6~3_combout  = (\myps2|shift_reg [1] & ((\myps2|shift_reg [4] $ (!\myps2|shift_reg [3])) # (!\myps2|shift_reg [0])))

	.dataa(\myps2|shift_reg [1]),
	.datab(\myps2|shift_reg [4]),
	.datac(\myps2|shift_reg [0]),
	.datad(\myps2|shift_reg [3]),
	.cin(gnd),
	.combout(\myps2|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux6~3 .lut_mask = 16'h8A2A;
defparam \myps2|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N8
cycloneive_lcell_comb \myps2|Mux6~8 (
// Equation(s):
// \myps2|Mux6~8_combout  = (\myps2|Mux6~6_combout  & (((!\myps2|shift_reg [6])) # (!\myps2|Mux6~7_combout ))) # (!\myps2|Mux6~6_combout  & (((\myps2|Mux6~3_combout  & \myps2|shift_reg [6]))))

	.dataa(\myps2|Mux6~7_combout ),
	.datab(\myps2|Mux6~6_combout ),
	.datac(\myps2|Mux6~3_combout ),
	.datad(\myps2|shift_reg [6]),
	.cin(gnd),
	.combout(\myps2|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux6~8 .lut_mask = 16'h74CC;
defparam \myps2|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N22
cycloneive_lcell_comb \myps2|Mux6~9 (
// Equation(s):
// \myps2|Mux6~9_combout  = (!\myps2|shift_reg [7] & ((\myps2|Mux6~2_combout ) # ((!\myps2|shift_reg [5] & \myps2|Mux6~8_combout ))))

	.dataa(\myps2|Mux6~2_combout ),
	.datab(\myps2|shift_reg [5]),
	.datac(\myps2|shift_reg [7]),
	.datad(\myps2|Mux6~8_combout ),
	.cin(gnd),
	.combout(\myps2|Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux6~9 .lut_mask = 16'h0B0A;
defparam \myps2|Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N10
cycloneive_lcell_comb \myps2|Mux3~7 (
// Equation(s):
// \myps2|Mux3~7_combout  = (\myps2|shift_reg [3] & ((\myps2|shift_reg [2] & (!\myps2|shift_reg [1] & \myps2|shift_reg [0])) # (!\myps2|shift_reg [2] & (\myps2|shift_reg [1] & !\myps2|shift_reg [0]))))

	.dataa(\myps2|shift_reg [2]),
	.datab(\myps2|shift_reg [1]),
	.datac(\myps2|shift_reg [3]),
	.datad(\myps2|shift_reg [0]),
	.cin(gnd),
	.combout(\myps2|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux3~7 .lut_mask = 16'h2040;
defparam \myps2|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N12
cycloneive_lcell_comb \myps2|Mux3~8 (
// Equation(s):
// \myps2|Mux3~8_combout  = (\myps2|shift_reg [6] & (((\myps2|shift_reg [4])))) # (!\myps2|shift_reg [6] & (\myps2|Mux3~7_combout  & (\myps2|shift_reg [0] $ (\myps2|shift_reg [4]))))

	.dataa(\myps2|shift_reg [6]),
	.datab(\myps2|shift_reg [0]),
	.datac(\myps2|shift_reg [4]),
	.datad(\myps2|Mux3~7_combout ),
	.cin(gnd),
	.combout(\myps2|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux3~8 .lut_mask = 16'hB4A0;
defparam \myps2|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N28
cycloneive_lcell_comb \myps2|Mux3~3 (
// Equation(s):
// \myps2|Mux3~3_combout  = (\myps2|shift_reg [2] & ((\myps2|shift_reg [0]))) # (!\myps2|shift_reg [2] & (!\myps2|shift_reg [1] & !\myps2|shift_reg [0]))

	.dataa(gnd),
	.datab(\myps2|shift_reg [1]),
	.datac(\myps2|shift_reg [2]),
	.datad(\myps2|shift_reg [0]),
	.cin(gnd),
	.combout(\myps2|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux3~3 .lut_mask = 16'hF003;
defparam \myps2|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N30
cycloneive_lcell_comb \myps2|Mux3~4 (
// Equation(s):
// \myps2|Mux3~4_combout  = (\myps2|shift_reg [2] & (!\myps2|shift_reg [1] & ((\myps2|shift_reg [0]) # (!\myps2|shift_reg [3])))) # (!\myps2|shift_reg [2] & (\myps2|shift_reg [1] & (\myps2|shift_reg [3])))

	.dataa(\myps2|shift_reg [2]),
	.datab(\myps2|shift_reg [1]),
	.datac(\myps2|shift_reg [3]),
	.datad(\myps2|shift_reg [0]),
	.cin(gnd),
	.combout(\myps2|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux3~4 .lut_mask = 16'h6242;
defparam \myps2|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N0
cycloneive_lcell_comb \myps2|Mux3~5 (
// Equation(s):
// \myps2|Mux3~5_combout  = (\myps2|Mux3~8_combout  & (((\myps2|Mux3~4_combout ) # (!\myps2|shift_reg [6])))) # (!\myps2|Mux3~8_combout  & (!\myps2|Mux3~3_combout  & ((\myps2|shift_reg [6]))))

	.dataa(\myps2|Mux3~8_combout ),
	.datab(\myps2|Mux3~3_combout ),
	.datac(\myps2|Mux3~4_combout ),
	.datad(\myps2|shift_reg [6]),
	.cin(gnd),
	.combout(\myps2|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux3~5 .lut_mask = 16'hB1AA;
defparam \myps2|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N20
cycloneive_lcell_comb \myps2|Mux3~1 (
// Equation(s):
// \myps2|Mux3~1_combout  = (\myps2|shift_reg [1] & (!\myps2|shift_reg [2] & (!\myps2|shift_reg [0] & !\myps2|shift_reg [3])))

	.dataa(\myps2|shift_reg [1]),
	.datab(\myps2|shift_reg [2]),
	.datac(\myps2|shift_reg [0]),
	.datad(\myps2|shift_reg [3]),
	.cin(gnd),
	.combout(\myps2|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux3~1 .lut_mask = 16'h0002;
defparam \myps2|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N18
cycloneive_lcell_comb \myps2|Mux3~0 (
// Equation(s):
// \myps2|Mux3~0_combout  = (\myps2|shift_reg [1] & ((\myps2|shift_reg [0] & (!\myps2|shift_reg [2])) # (!\myps2|shift_reg [0] & ((\myps2|shift_reg [3]))))) # (!\myps2|shift_reg [1] & (((\myps2|shift_reg [0] & !\myps2|shift_reg [3]))))

	.dataa(\myps2|shift_reg [1]),
	.datab(\myps2|shift_reg [2]),
	.datac(\myps2|shift_reg [0]),
	.datad(\myps2|shift_reg [3]),
	.cin(gnd),
	.combout(\myps2|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux3~0 .lut_mask = 16'h2A70;
defparam \myps2|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N6
cycloneive_lcell_comb \myps2|Mux3~2 (
// Equation(s):
// \myps2|Mux3~2_combout  = (\myps2|Mux2~0_combout  & ((\myps2|shift_reg [4] & ((\myps2|Mux3~0_combout ))) # (!\myps2|shift_reg [4] & (\myps2|Mux3~1_combout ))))

	.dataa(\myps2|Mux2~0_combout ),
	.datab(\myps2|Mux3~1_combout ),
	.datac(\myps2|shift_reg [4]),
	.datad(\myps2|Mux3~0_combout ),
	.cin(gnd),
	.combout(\myps2|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux3~2 .lut_mask = 16'hA808;
defparam \myps2|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N8
cycloneive_lcell_comb \myps2|Mux3~6 (
// Equation(s):
// \myps2|Mux3~6_combout  = (!\myps2|shift_reg [7] & ((\myps2|Mux3~2_combout ) # ((\myps2|Mux3~5_combout  & !\myps2|shift_reg [5]))))

	.dataa(\myps2|Mux3~5_combout ),
	.datab(\myps2|shift_reg [5]),
	.datac(\myps2|shift_reg [7]),
	.datad(\myps2|Mux3~2_combout ),
	.cin(gnd),
	.combout(\myps2|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux3~6 .lut_mask = 16'h0F02;
defparam \myps2|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N18
cycloneive_lcell_comb \myps2|Equal4~0 (
// Equation(s):
// \myps2|Equal4~0_combout  = (!\myps2|Mux2~11_combout  & (!\myps2|Mux0~8_combout  & (!\myps2|Mux6~9_combout  & !\myps2|Mux3~6_combout )))

	.dataa(\myps2|Mux2~11_combout ),
	.datab(\myps2|Mux0~8_combout ),
	.datac(\myps2|Mux6~9_combout ),
	.datad(\myps2|Mux3~6_combout ),
	.cin(gnd),
	.combout(\myps2|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Equal4~0 .lut_mask = 16'h0001;
defparam \myps2|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N2
cycloneive_lcell_comb \myps2|Mux5~5 (
// Equation(s):
// \myps2|Mux5~5_combout  = (\myps2|shift_reg [3] & (\myps2|shift_reg [1] $ (((\myps2|shift_reg [2] & \myps2|shift_reg [0])))))

	.dataa(\myps2|shift_reg [1]),
	.datab(\myps2|shift_reg [2]),
	.datac(\myps2|shift_reg [0]),
	.datad(\myps2|shift_reg [3]),
	.cin(gnd),
	.combout(\myps2|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux5~5 .lut_mask = 16'h6A00;
defparam \myps2|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N30
cycloneive_lcell_comb \myps2|Mux5~3 (
// Equation(s):
// \myps2|Mux5~3_combout  = (\myps2|shift_reg [3] & (!\myps2|shift_reg [4] & (\myps2|shift_reg [1] $ (\myps2|shift_reg [2])))) # (!\myps2|shift_reg [3] & (\myps2|shift_reg [1] $ ((\myps2|shift_reg [2]))))

	.dataa(\myps2|shift_reg [1]),
	.datab(\myps2|shift_reg [2]),
	.datac(\myps2|shift_reg [3]),
	.datad(\myps2|shift_reg [4]),
	.cin(gnd),
	.combout(\myps2|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux5~3 .lut_mask = 16'h0666;
defparam \myps2|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N0
cycloneive_lcell_comb \myps2|Mux5~4 (
// Equation(s):
// \myps2|Mux5~4_combout  = (\myps2|Mux5~3_combout  & (((!\myps2|shift_reg [2] & \myps2|Mux7~0_combout )) # (!\myps2|shift_reg [0]))) # (!\myps2|Mux5~3_combout  & (!\myps2|shift_reg [2] & ((\myps2|Mux7~0_combout ))))

	.dataa(\myps2|Mux5~3_combout ),
	.datab(\myps2|shift_reg [2]),
	.datac(\myps2|shift_reg [0]),
	.datad(\myps2|Mux7~0_combout ),
	.cin(gnd),
	.combout(\myps2|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux5~4 .lut_mask = 16'h3B0A;
defparam \myps2|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N20
cycloneive_lcell_comb \myps2|Mux5~6 (
// Equation(s):
// \myps2|Mux5~6_combout  = (\myps2|shift_reg [6] & (((\myps2|Mux5~4_combout )))) # (!\myps2|shift_reg [6] & (\myps2|Mux5~5_combout  & (\myps2|shift_reg [4])))

	.dataa(\myps2|Mux5~5_combout ),
	.datab(\myps2|shift_reg [4]),
	.datac(\myps2|shift_reg [6]),
	.datad(\myps2|Mux5~4_combout ),
	.cin(gnd),
	.combout(\myps2|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux5~6 .lut_mask = 16'hF808;
defparam \myps2|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N2
cycloneive_lcell_comb \myps2|Mux5~1 (
// Equation(s):
// \myps2|Mux5~1_combout  = (\myps2|shift_reg [1] & ((\myps2|shift_reg [2] & (!\myps2|shift_reg [0] & !\myps2|shift_reg [3])) # (!\myps2|shift_reg [2] & ((\myps2|shift_reg [3]))))) # (!\myps2|shift_reg [1] & (\myps2|shift_reg [0] & (\myps2|shift_reg [2] $ 
// (!\myps2|shift_reg [3]))))

	.dataa(\myps2|shift_reg [1]),
	.datab(\myps2|shift_reg [2]),
	.datac(\myps2|shift_reg [0]),
	.datad(\myps2|shift_reg [3]),
	.cin(gnd),
	.combout(\myps2|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux5~1 .lut_mask = 16'h6218;
defparam \myps2|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N24
cycloneive_lcell_comb \myps2|Mux5~0 (
// Equation(s):
// \myps2|Mux5~0_combout  = (\myps2|shift_reg [3] & (\myps2|shift_reg [0] & (\myps2|shift_reg [1] $ (\myps2|shift_reg [2])))) # (!\myps2|shift_reg [3] & (\myps2|shift_reg [0] $ (((\myps2|shift_reg [1]) # (\myps2|shift_reg [2])))))

	.dataa(\myps2|shift_reg [1]),
	.datab(\myps2|shift_reg [2]),
	.datac(\myps2|shift_reg [0]),
	.datad(\myps2|shift_reg [3]),
	.cin(gnd),
	.combout(\myps2|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux5~0 .lut_mask = 16'h601E;
defparam \myps2|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N12
cycloneive_lcell_comb \myps2|Mux5~2 (
// Equation(s):
// \myps2|Mux5~2_combout  = (\myps2|Mux2~0_combout  & ((\myps2|shift_reg [4] & ((\myps2|Mux5~0_combout ))) # (!\myps2|shift_reg [4] & (\myps2|Mux5~1_combout ))))

	.dataa(\myps2|Mux2~0_combout ),
	.datab(\myps2|Mux5~1_combout ),
	.datac(\myps2|shift_reg [4]),
	.datad(\myps2|Mux5~0_combout ),
	.cin(gnd),
	.combout(\myps2|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux5~2 .lut_mask = 16'hA808;
defparam \myps2|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N14
cycloneive_lcell_comb \myps2|Mux5~7 (
// Equation(s):
// \myps2|Mux5~7_combout  = (!\myps2|shift_reg [7] & ((\myps2|Mux5~2_combout ) # ((\myps2|Mux5~6_combout  & !\myps2|shift_reg [5]))))

	.dataa(\myps2|Mux5~6_combout ),
	.datab(\myps2|shift_reg [5]),
	.datac(\myps2|shift_reg [7]),
	.datad(\myps2|Mux5~2_combout ),
	.cin(gnd),
	.combout(\myps2|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux5~7 .lut_mask = 16'h0F02;
defparam \myps2|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N16
cycloneive_lcell_comb \myps2|Mux4~2 (
// Equation(s):
// \myps2|Mux4~2_combout  = (\myps2|shift_reg [6] & (\myps2|shift_reg [0] & (!\myps2|shift_reg [2] & !\myps2|shift_reg [5]))) # (!\myps2|shift_reg [6] & (!\myps2|shift_reg [0] & (\myps2|shift_reg [2] & \myps2|shift_reg [5])))

	.dataa(\myps2|shift_reg [6]),
	.datab(\myps2|shift_reg [0]),
	.datac(\myps2|shift_reg [2]),
	.datad(\myps2|shift_reg [5]),
	.cin(gnd),
	.combout(\myps2|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux4~2 .lut_mask = 16'h1008;
defparam \myps2|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N14
cycloneive_lcell_comb \myps2|Mux4~1 (
// Equation(s):
// \myps2|Mux4~1_combout  = (\myps2|shift_reg [0] & (!\myps2|shift_reg [2] & (\myps2|shift_reg [6] $ (\myps2|shift_reg [5])))) # (!\myps2|shift_reg [0] & (\myps2|shift_reg [6] $ (((\myps2|shift_reg [5])))))

	.dataa(\myps2|shift_reg [6]),
	.datab(\myps2|shift_reg [0]),
	.datac(\myps2|shift_reg [2]),
	.datad(\myps2|shift_reg [5]),
	.cin(gnd),
	.combout(\myps2|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux4~1 .lut_mask = 16'h152A;
defparam \myps2|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N2
cycloneive_lcell_comb \myps2|Mux4~3 (
// Equation(s):
// \myps2|Mux4~3_combout  = (\myps2|shift_reg [4] & (((\myps2|shift_reg [1])))) # (!\myps2|shift_reg [4] & ((\myps2|shift_reg [1] & ((\myps2|Mux4~1_combout ))) # (!\myps2|shift_reg [1] & (\myps2|Mux4~2_combout ))))

	.dataa(\myps2|shift_reg [4]),
	.datab(\myps2|Mux4~2_combout ),
	.datac(\myps2|Mux4~1_combout ),
	.datad(\myps2|shift_reg [1]),
	.cin(gnd),
	.combout(\myps2|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux4~3 .lut_mask = 16'hFA44;
defparam \myps2|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N4
cycloneive_lcell_comb \myps2|Mux4~0 (
// Equation(s):
// \myps2|Mux4~0_combout  = (\myps2|shift_reg [2] & ((\myps2|shift_reg [5] & (!\myps2|shift_reg [6])) # (!\myps2|shift_reg [5] & ((\myps2|shift_reg [0])))))

	.dataa(\myps2|shift_reg [6]),
	.datab(\myps2|shift_reg [0]),
	.datac(\myps2|shift_reg [2]),
	.datad(\myps2|shift_reg [5]),
	.cin(gnd),
	.combout(\myps2|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux4~0 .lut_mask = 16'h50C0;
defparam \myps2|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N20
cycloneive_lcell_comb \myps2|Mux4~4 (
// Equation(s):
// \myps2|Mux4~4_combout  = (!\myps2|shift_reg [2] & ((\myps2|shift_reg [6] & ((!\myps2|shift_reg [5]))) # (!\myps2|shift_reg [6] & (!\myps2|shift_reg [0] & \myps2|shift_reg [5]))))

	.dataa(\myps2|shift_reg [6]),
	.datab(\myps2|shift_reg [0]),
	.datac(\myps2|shift_reg [2]),
	.datad(\myps2|shift_reg [5]),
	.cin(gnd),
	.combout(\myps2|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux4~4 .lut_mask = 16'h010A;
defparam \myps2|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N6
cycloneive_lcell_comb \myps2|Mux4~5 (
// Equation(s):
// \myps2|Mux4~5_combout  = (\myps2|shift_reg [4] & ((\myps2|Mux4~3_combout  & ((\myps2|Mux4~4_combout ))) # (!\myps2|Mux4~3_combout  & (\myps2|Mux4~0_combout )))) # (!\myps2|shift_reg [4] & (\myps2|Mux4~3_combout ))

	.dataa(\myps2|shift_reg [4]),
	.datab(\myps2|Mux4~3_combout ),
	.datac(\myps2|Mux4~0_combout ),
	.datad(\myps2|Mux4~4_combout ),
	.cin(gnd),
	.combout(\myps2|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux4~5 .lut_mask = 16'hEC64;
defparam \myps2|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N24
cycloneive_lcell_comb \myps2|Mux4~6 (
// Equation(s):
// \myps2|Mux4~6_combout  = (!\myps2|shift_reg [5] & ((\myps2|shift_reg [4] & (\myps2|shift_reg [0] & \myps2|shift_reg [2])) # (!\myps2|shift_reg [4] & (\myps2|shift_reg [0] $ (\myps2|shift_reg [2])))))

	.dataa(\myps2|shift_reg [4]),
	.datab(\myps2|shift_reg [0]),
	.datac(\myps2|shift_reg [2]),
	.datad(\myps2|shift_reg [5]),
	.cin(gnd),
	.combout(\myps2|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux4~6 .lut_mask = 16'h0094;
defparam \myps2|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N0
cycloneive_lcell_comb \myps2|Mux4~9 (
// Equation(s):
// \myps2|Mux4~9_combout  = (\myps2|shift_reg [2] & ((\myps2|shift_reg [4] & ((!\myps2|shift_reg [0]))) # (!\myps2|shift_reg [4] & (!\myps2|shift_reg [1])))) # (!\myps2|shift_reg [2] & (\myps2|shift_reg [0] & (\myps2|shift_reg [1] $ (\myps2|shift_reg [4]))))

	.dataa(\myps2|shift_reg [1]),
	.datab(\myps2|shift_reg [0]),
	.datac(\myps2|shift_reg [4]),
	.datad(\myps2|shift_reg [2]),
	.cin(gnd),
	.combout(\myps2|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux4~9 .lut_mask = 16'h3548;
defparam \myps2|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N22
cycloneive_lcell_comb \myps2|Mux4~10 (
// Equation(s):
// \myps2|Mux4~10_combout  = (\myps2|shift_reg [6] & (\myps2|shift_reg [1])) # (!\myps2|shift_reg [6] & (((\myps2|Mux4~9_combout  & \myps2|shift_reg [5]))))

	.dataa(\myps2|shift_reg [6]),
	.datab(\myps2|shift_reg [1]),
	.datac(\myps2|Mux4~9_combout ),
	.datad(\myps2|shift_reg [5]),
	.cin(gnd),
	.combout(\myps2|Mux4~10_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux4~10 .lut_mask = 16'hD888;
defparam \myps2|Mux4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N18
cycloneive_lcell_comb \myps2|Mux4~7 (
// Equation(s):
// \myps2|Mux4~7_combout  = (\myps2|shift_reg [6] & ((\myps2|Mux4~10_combout  & ((\myps2|Equal3~0_combout ))) # (!\myps2|Mux4~10_combout  & (\myps2|Mux4~6_combout )))) # (!\myps2|shift_reg [6] & (((\myps2|Mux4~10_combout ))))

	.dataa(\myps2|shift_reg [6]),
	.datab(\myps2|Mux4~6_combout ),
	.datac(\myps2|Mux4~10_combout ),
	.datad(\myps2|Equal3~0_combout ),
	.cin(gnd),
	.combout(\myps2|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux4~7 .lut_mask = 16'hF858;
defparam \myps2|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N26
cycloneive_lcell_comb \myps2|Mux4~8 (
// Equation(s):
// \myps2|Mux4~8_combout  = (!\myps2|shift_reg [7] & ((\myps2|shift_reg [3] & (\myps2|Mux4~5_combout )) # (!\myps2|shift_reg [3] & ((\myps2|Mux4~7_combout )))))

	.dataa(\myps2|Mux4~5_combout ),
	.datab(\myps2|Mux4~7_combout ),
	.datac(\myps2|shift_reg [3]),
	.datad(\myps2|shift_reg [7]),
	.cin(gnd),
	.combout(\myps2|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Mux4~8 .lut_mask = 16'h00AC;
defparam \myps2|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N12
cycloneive_lcell_comb \myps2|Equal4~1 (
// Equation(s):
// \myps2|Equal4~1_combout  = (!\myps2|Mux7~17_combout  & (\myps2|Equal4~0_combout  & (!\myps2|Mux5~7_combout  & !\myps2|Mux4~8_combout )))

	.dataa(\myps2|Mux7~17_combout ),
	.datab(\myps2|Equal4~0_combout ),
	.datac(\myps2|Mux5~7_combout ),
	.datad(\myps2|Mux4~8_combout ),
	.cin(gnd),
	.combout(\myps2|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Equal4~1 .lut_mask = 16'h0004;
defparam \myps2|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y43_N18
cycloneive_lcell_comb \myps2|fifo_write~2 (
// Equation(s):
// \myps2|fifo_write~2_combout  = (\myps2|reading_key~q  & ((\myps2|fifo_write~q ) # ((\myps2|fifo_write~1_combout  & !\myps2|Equal4~1_combout ))))

	.dataa(\myps2|fifo_write~1_combout ),
	.datab(\myps2|Equal4~1_combout ),
	.datac(\myps2|fifo_write~q ),
	.datad(\myps2|reading_key~q ),
	.cin(gnd),
	.combout(\myps2|fifo_write~2_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|fifo_write~2 .lut_mask = 16'hF200;
defparam \myps2|fifo_write~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y43_N19
dffeas \myps2|fifo_write (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|fifo_write~2_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|fifo_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|fifo_write .is_wysiwyg = "true";
defparam \myps2|fifo_write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N12
cycloneive_lcell_comb \myps2|fifo~21 (
// Equation(s):
// \myps2|fifo~21_combout  = (\myps2|fifo_write~q  & ((\myps2|size [4]) # ((!\myps2|Equal6~0_combout ) # (!\myps2|size [5]))))

	.dataa(\myps2|size [4]),
	.datab(\myps2|fifo_write~q ),
	.datac(\myps2|size [5]),
	.datad(\myps2|Equal6~0_combout ),
	.cin(gnd),
	.combout(\myps2|fifo~21_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|fifo~21 .lut_mask = 16'h8CCC;
defparam \myps2|fifo~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N30
cycloneive_lcell_comb \myps2|fifo~24 (
// Equation(s):
// \myps2|fifo~24_combout  = (\resetn~input_o  & \myps2|fifo~21_combout )

	.dataa(gnd),
	.datab(\resetn~input_o ),
	.datac(gnd),
	.datad(\myps2|fifo~21_combout ),
	.cin(gnd),
	.combout(\myps2|fifo~24_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|fifo~24 .lut_mask = 16'hCC00;
defparam \myps2|fifo~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y42_N31
dffeas \myps2|fifo_rtl_0_bypass[0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|fifo~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|fifo_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|fifo_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \myps2|fifo_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y42_N23
dffeas \myps2|head[4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|Add4~8_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|head [4]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|head[4] .is_wysiwyg = "true";
defparam \myps2|head[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N6
cycloneive_lcell_comb \myps2|process_2~0 (
// Equation(s):
// \myps2|process_2~0_combout  = (\myprocessor|decode1|Equal9~0_combout  & (!\myps2|Equal6~1_combout  & \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [29]))

	.dataa(\myprocessor|decode1|Equal9~0_combout ),
	.datab(\myps2|Equal6~1_combout ),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [29]),
	.datad(gnd),
	.cin(gnd),
	.combout(\myps2|process_2~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|process_2~0 .lut_mask = 16'h2020;
defparam \myps2|process_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N14
cycloneive_lcell_comb \myps2|Add4~0 (
// Equation(s):
// \myps2|Add4~0_combout  = (\myps2|process_2~0_combout  & (\myps2|head [0] $ (VCC))) # (!\myps2|process_2~0_combout  & (\myps2|head [0] & VCC))
// \myps2|Add4~1  = CARRY((\myps2|process_2~0_combout  & \myps2|head [0]))

	.dataa(\myps2|process_2~0_combout ),
	.datab(\myps2|head [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\myps2|Add4~0_combout ),
	.cout(\myps2|Add4~1 ));
// synopsys translate_off
defparam \myps2|Add4~0 .lut_mask = 16'h6688;
defparam \myps2|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y42_N15
dffeas \myps2|head[0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|Add4~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|head [0]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|head[0] .is_wysiwyg = "true";
defparam \myps2|head[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N16
cycloneive_lcell_comb \myps2|Add4~2 (
// Equation(s):
// \myps2|Add4~2_combout  = (\myps2|head [1] & (!\myps2|Add4~1 )) # (!\myps2|head [1] & ((\myps2|Add4~1 ) # (GND)))
// \myps2|Add4~3  = CARRY((!\myps2|Add4~1 ) # (!\myps2|head [1]))

	.dataa(gnd),
	.datab(\myps2|head [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\myps2|Add4~1 ),
	.combout(\myps2|Add4~2_combout ),
	.cout(\myps2|Add4~3 ));
// synopsys translate_off
defparam \myps2|Add4~2 .lut_mask = 16'h3C3F;
defparam \myps2|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y42_N17
dffeas \myps2|head[1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|Add4~2_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|head [1]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|head[1] .is_wysiwyg = "true";
defparam \myps2|head[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N18
cycloneive_lcell_comb \myps2|Add4~4 (
// Equation(s):
// \myps2|Add4~4_combout  = (\myps2|head [2] & (\myps2|Add4~3  $ (GND))) # (!\myps2|head [2] & (!\myps2|Add4~3  & VCC))
// \myps2|Add4~5  = CARRY((\myps2|head [2] & !\myps2|Add4~3 ))

	.dataa(gnd),
	.datab(\myps2|head [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\myps2|Add4~3 ),
	.combout(\myps2|Add4~4_combout ),
	.cout(\myps2|Add4~5 ));
// synopsys translate_off
defparam \myps2|Add4~4 .lut_mask = 16'hC30C;
defparam \myps2|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y42_N19
dffeas \myps2|head[2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|Add4~4_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|head [2]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|head[2] .is_wysiwyg = "true";
defparam \myps2|head[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N20
cycloneive_lcell_comb \myps2|Add4~6 (
// Equation(s):
// \myps2|Add4~6_combout  = (\myps2|head [3] & (!\myps2|Add4~5 )) # (!\myps2|head [3] & ((\myps2|Add4~5 ) # (GND)))
// \myps2|Add4~7  = CARRY((!\myps2|Add4~5 ) # (!\myps2|head [3]))

	.dataa(gnd),
	.datab(\myps2|head [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\myps2|Add4~5 ),
	.combout(\myps2|Add4~6_combout ),
	.cout(\myps2|Add4~7 ));
// synopsys translate_off
defparam \myps2|Add4~6 .lut_mask = 16'h3C3F;
defparam \myps2|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y42_N21
dffeas \myps2|head[3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|Add4~6_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|head [3]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|head[3] .is_wysiwyg = "true";
defparam \myps2|head[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N22
cycloneive_lcell_comb \myps2|Add4~8 (
// Equation(s):
// \myps2|Add4~8_combout  = \myps2|head [4] $ (!\myps2|Add4~7 )

	.dataa(\myps2|head [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\myps2|Add4~7 ),
	.combout(\myps2|Add4~8_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Add4~8 .lut_mask = 16'hA5A5;
defparam \myps2|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y42_N3
dffeas \myps2|fifo_rtl_0_bypass[10] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myps2|Add4~8_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|fifo_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|fifo_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \myps2|fifo_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N4
cycloneive_lcell_comb \myps2|tail[0]~5 (
// Equation(s):
// \myps2|tail[0]~5_combout  = \myps2|tail [0] $ (VCC)
// \myps2|tail[0]~6  = CARRY(\myps2|tail [0])

	.dataa(gnd),
	.datab(\myps2|tail [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\myps2|tail[0]~5_combout ),
	.cout(\myps2|tail[0]~6 ));
// synopsys translate_off
defparam \myps2|tail[0]~5 .lut_mask = 16'h33CC;
defparam \myps2|tail[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y42_N5
dffeas \myps2|tail[0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|tail[0]~5_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|fifo~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|tail [0]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|tail[0] .is_wysiwyg = "true";
defparam \myps2|tail[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N6
cycloneive_lcell_comb \myps2|tail[1]~7 (
// Equation(s):
// \myps2|tail[1]~7_combout  = (\myps2|tail [1] & (!\myps2|tail[0]~6 )) # (!\myps2|tail [1] & ((\myps2|tail[0]~6 ) # (GND)))
// \myps2|tail[1]~8  = CARRY((!\myps2|tail[0]~6 ) # (!\myps2|tail [1]))

	.dataa(\myps2|tail [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\myps2|tail[0]~6 ),
	.combout(\myps2|tail[1]~7_combout ),
	.cout(\myps2|tail[1]~8 ));
// synopsys translate_off
defparam \myps2|tail[1]~7 .lut_mask = 16'h5A5F;
defparam \myps2|tail[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y42_N7
dffeas \myps2|tail[1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|tail[1]~7_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|fifo~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|tail [1]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|tail[1] .is_wysiwyg = "true";
defparam \myps2|tail[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N8
cycloneive_lcell_comb \myps2|tail[2]~9 (
// Equation(s):
// \myps2|tail[2]~9_combout  = (\myps2|tail [2] & (\myps2|tail[1]~8  $ (GND))) # (!\myps2|tail [2] & (!\myps2|tail[1]~8  & VCC))
// \myps2|tail[2]~10  = CARRY((\myps2|tail [2] & !\myps2|tail[1]~8 ))

	.dataa(gnd),
	.datab(\myps2|tail [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\myps2|tail[1]~8 ),
	.combout(\myps2|tail[2]~9_combout ),
	.cout(\myps2|tail[2]~10 ));
// synopsys translate_off
defparam \myps2|tail[2]~9 .lut_mask = 16'hC30C;
defparam \myps2|tail[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y42_N9
dffeas \myps2|tail[2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|tail[2]~9_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|fifo~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|tail [2]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|tail[2] .is_wysiwyg = "true";
defparam \myps2|tail[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N10
cycloneive_lcell_comb \myps2|tail[3]~11 (
// Equation(s):
// \myps2|tail[3]~11_combout  = (\myps2|tail [3] & (!\myps2|tail[2]~10 )) # (!\myps2|tail [3] & ((\myps2|tail[2]~10 ) # (GND)))
// \myps2|tail[3]~12  = CARRY((!\myps2|tail[2]~10 ) # (!\myps2|tail [3]))

	.dataa(\myps2|tail [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\myps2|tail[2]~10 ),
	.combout(\myps2|tail[3]~11_combout ),
	.cout(\myps2|tail[3]~12 ));
// synopsys translate_off
defparam \myps2|tail[3]~11 .lut_mask = 16'h5A5F;
defparam \myps2|tail[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y42_N11
dffeas \myps2|tail[3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|tail[3]~11_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|fifo~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|tail [3]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|tail[3] .is_wysiwyg = "true";
defparam \myps2|tail[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N12
cycloneive_lcell_comb \myps2|tail[4]~13 (
// Equation(s):
// \myps2|tail[4]~13_combout  = \myps2|tail[3]~12  $ (!\myps2|tail [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myps2|tail [4]),
	.cin(\myps2|tail[3]~12 ),
	.combout(\myps2|tail[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|tail[4]~13 .lut_mask = 16'hF00F;
defparam \myps2|tail[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y42_N13
dffeas \myps2|tail[4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|tail[4]~13_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|fifo~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|tail [4]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|tail[4] .is_wysiwyg = "true";
defparam \myps2|tail[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N24
cycloneive_lcell_comb \myps2|fifo_rtl_0_bypass[9]~feeder (
// Equation(s):
// \myps2|fifo_rtl_0_bypass[9]~feeder_combout  = \myps2|tail [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myps2|tail [4]),
	.cin(gnd),
	.combout(\myps2|fifo_rtl_0_bypass[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|fifo_rtl_0_bypass[9]~feeder .lut_mask = 16'hFF00;
defparam \myps2|fifo_rtl_0_bypass[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y42_N25
dffeas \myps2|fifo_rtl_0_bypass[9] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|fifo_rtl_0_bypass[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|fifo_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|fifo_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \myps2|fifo_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N2
cycloneive_lcell_comb \myprocessor|writeback1|F[2]~8 (
// Equation(s):
// \myprocessor|writeback1|F[2]~8_combout  = (\myps2|fifo_rtl_0_bypass [10] $ (\myps2|fifo_rtl_0_bypass [9])) # (!\myps2|fifo_rtl_0_bypass [0])

	.dataa(\myps2|fifo_rtl_0_bypass [0]),
	.datab(gnd),
	.datac(\myps2|fifo_rtl_0_bypass [10]),
	.datad(\myps2|fifo_rtl_0_bypass [9]),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[2]~8 .lut_mask = 16'h5FF5;
defparam \myprocessor|writeback1|F[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y42_N7
dffeas \myps2|fifo_rtl_0_bypass[3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myps2|tail [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|fifo_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|fifo_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \myps2|fifo_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y42_N29
dffeas \myps2|fifo_rtl_0_bypass[2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myps2|Add4~0_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|fifo_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|fifo_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \myps2|fifo_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y42_N9
dffeas \myps2|fifo_rtl_0_bypass[4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myps2|Add4~2_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|fifo_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|fifo_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \myps2|fifo_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y42_N11
dffeas \myps2|fifo_rtl_0_bypass[1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myps2|tail [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|fifo_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|fifo_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \myps2|fifo_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N8
cycloneive_lcell_comb \myprocessor|writeback1|F[2]~6 (
// Equation(s):
// \myprocessor|writeback1|F[2]~6_combout  = (\myps2|fifo_rtl_0_bypass [3] & ((\myps2|fifo_rtl_0_bypass [2] $ (\myps2|fifo_rtl_0_bypass [1])) # (!\myps2|fifo_rtl_0_bypass [4]))) # (!\myps2|fifo_rtl_0_bypass [3] & ((\myps2|fifo_rtl_0_bypass [4]) # 
// (\myps2|fifo_rtl_0_bypass [2] $ (\myps2|fifo_rtl_0_bypass [1]))))

	.dataa(\myps2|fifo_rtl_0_bypass [3]),
	.datab(\myps2|fifo_rtl_0_bypass [2]),
	.datac(\myps2|fifo_rtl_0_bypass [4]),
	.datad(\myps2|fifo_rtl_0_bypass [1]),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[2]~6 .lut_mask = 16'h7BDE;
defparam \myprocessor|writeback1|F[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y42_N27
dffeas \myps2|fifo_rtl_0_bypass[5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myps2|tail [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|fifo_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|fifo_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \myps2|fifo_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N24
cycloneive_lcell_comb \myps2|fifo_rtl_0_bypass[7]~feeder (
// Equation(s):
// \myps2|fifo_rtl_0_bypass[7]~feeder_combout  = \myps2|tail [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myps2|tail [3]),
	.cin(gnd),
	.combout(\myps2|fifo_rtl_0_bypass[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|fifo_rtl_0_bypass[7]~feeder .lut_mask = 16'hFF00;
defparam \myps2|fifo_rtl_0_bypass[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y42_N25
dffeas \myps2|fifo_rtl_0_bypass[7] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|fifo_rtl_0_bypass[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|fifo_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|fifo_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \myps2|fifo_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y42_N3
dffeas \myps2|fifo_rtl_0_bypass[8] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myps2|Add4~6_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|fifo_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|fifo_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \myps2|fifo_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N12
cycloneive_lcell_comb \myps2|fifo_rtl_0_bypass[6]~feeder (
// Equation(s):
// \myps2|fifo_rtl_0_bypass[6]~feeder_combout  = \myps2|Add4~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myps2|Add4~4_combout ),
	.cin(gnd),
	.combout(\myps2|fifo_rtl_0_bypass[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|fifo_rtl_0_bypass[6]~feeder .lut_mask = 16'hFF00;
defparam \myps2|fifo_rtl_0_bypass[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y42_N13
dffeas \myps2|fifo_rtl_0_bypass[6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|fifo_rtl_0_bypass[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|fifo_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|fifo_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \myps2|fifo_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N2
cycloneive_lcell_comb \myprocessor|writeback1|F[2]~7 (
// Equation(s):
// \myprocessor|writeback1|F[2]~7_combout  = (\myps2|fifo_rtl_0_bypass [5] & ((\myps2|fifo_rtl_0_bypass [7] $ (\myps2|fifo_rtl_0_bypass [8])) # (!\myps2|fifo_rtl_0_bypass [6]))) # (!\myps2|fifo_rtl_0_bypass [5] & ((\myps2|fifo_rtl_0_bypass [6]) # 
// (\myps2|fifo_rtl_0_bypass [7] $ (\myps2|fifo_rtl_0_bypass [8]))))

	.dataa(\myps2|fifo_rtl_0_bypass [5]),
	.datab(\myps2|fifo_rtl_0_bypass [7]),
	.datac(\myps2|fifo_rtl_0_bypass [8]),
	.datad(\myps2|fifo_rtl_0_bypass [6]),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[2]~7 .lut_mask = 16'h7DBE;
defparam \myprocessor|writeback1|F[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N4
cycloneive_lcell_comb \myprocessor|writeback1|F[2]~9 (
// Equation(s):
// \myprocessor|writeback1|F[2]~9_combout  = (!\myprocessor|decode1|Equal8~2_combout  & ((\myprocessor|writeback1|F[2]~8_combout ) # ((\myprocessor|writeback1|F[2]~6_combout ) # (\myprocessor|writeback1|F[2]~7_combout ))))

	.dataa(\myprocessor|writeback1|F[2]~8_combout ),
	.datab(\myprocessor|decode1|Equal8~2_combout ),
	.datac(\myprocessor|writeback1|F[2]~6_combout ),
	.datad(\myprocessor|writeback1|F[2]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[2]~9 .lut_mask = 16'h3332;
defparam \myprocessor|writeback1|F[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N30
cycloneive_lcell_comb \myps2|fifo~13feeder (
// Equation(s):
// \myps2|fifo~13feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\myps2|fifo~13feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|fifo~13feeder .lut_mask = 16'hFFFF;
defparam \myps2|fifo~13feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y42_N31
dffeas \myps2|fifo~13 (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|fifo~13feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|fifo~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|fifo~13 .is_wysiwyg = "true";
defparam \myps2|fifo~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N0
cycloneive_lcell_comb \myprocessor|writeback1|F[2]~10 (
// Equation(s):
// \myprocessor|writeback1|F[2]~10_combout  = (\myprocessor|decode1|Equal8~2_combout ) # ((\myprocessor|writeback1|F[2]~9_combout  & \myps2|fifo~13_q ))

	.dataa(\myprocessor|writeback1|F[2]~9_combout ),
	.datab(\myprocessor|decode1|Equal8~2_combout ),
	.datac(\myps2|fifo~13_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[2]~10 .lut_mask = 16'hECEC;
defparam \myprocessor|writeback1|F[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y42_N27
dffeas \myps2|fifo_rtl_0_bypass[16] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myps2|Mux7~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|fifo_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|fifo_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \myps2|fifo_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N30
cycloneive_lcell_comb \myprocessor|fetch4|sum_s~4 (
// Equation(s):
// \myprocessor|fetch4|sum_s~4_combout  = \myprocessor|fetch2|bits:5:r~q  $ (((\myprocessor|fetch4|carry~1_combout  & \myprocessor|fetch2|bits:4:r~q )))

	.dataa(\myprocessor|fetch4|carry~1_combout ),
	.datab(gnd),
	.datac(\myprocessor|fetch2|bits:5:r~q ),
	.datad(\myprocessor|fetch2|bits:4:r~q ),
	.cin(gnd),
	.combout(\myprocessor|fetch4|sum_s~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|fetch4|sum_s~4 .lut_mask = 16'h5AF0;
defparam \myprocessor|fetch4|sum_s~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N26
cycloneive_lcell_comb \myprocessor|writeback1|F[5]~11 (
// Equation(s):
// \myprocessor|writeback1|F[5]~11_combout  = (\myprocessor|writeback1|F[2]~9_combout  & (\myprocessor|writeback1|F[2]~10_combout )) # (!\myprocessor|writeback1|F[2]~9_combout  & ((\myprocessor|writeback1|F[2]~10_combout  & 
// ((\myprocessor|fetch4|sum_s~4_combout ))) # (!\myprocessor|writeback1|F[2]~10_combout  & (\myps2|fifo_rtl_0_bypass [16]))))

	.dataa(\myprocessor|writeback1|F[2]~9_combout ),
	.datab(\myprocessor|writeback1|F[2]~10_combout ),
	.datac(\myps2|fifo_rtl_0_bypass [16]),
	.datad(\myprocessor|fetch4|sum_s~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[5]~11 .lut_mask = 16'hDC98;
defparam \myprocessor|writeback1|F[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N20
cycloneive_lcell_comb \myps2|fifo~22 (
// Equation(s):
// \myps2|fifo~22_combout  = (!\myps2|tail [3] & (!\myps2|tail [2] & (!\myps2|tail [0] & !\myps2|tail [1])))

	.dataa(\myps2|tail [3]),
	.datab(\myps2|tail [2]),
	.datac(\myps2|tail [0]),
	.datad(\myps2|tail [1]),
	.cin(gnd),
	.combout(\myps2|fifo~22_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|fifo~22 .lut_mask = 16'h0001;
defparam \myps2|fifo~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N22
cycloneive_lcell_comb \myps2|fifo~23 (
// Equation(s):
// \myps2|fifo~23_combout  = (\myps2|fifo~21_combout  & (\myps2|fifo~22_combout  & (\resetn~input_o  & !\myps2|tail [4])))

	.dataa(\myps2|fifo~21_combout ),
	.datab(\myps2|fifo~22_combout ),
	.datac(\resetn~input_o ),
	.datad(\myps2|tail [4]),
	.cin(gnd),
	.combout(\myps2|fifo~23_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|fifo~23 .lut_mask = 16'h0080;
defparam \myps2|fifo~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y42_N1
dffeas \myps2|fifo~19 (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myps2|Mux7~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myps2|fifo~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|fifo~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|fifo~19 .is_wysiwyg = "true";
defparam \myps2|fifo~19 .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y42_N0
cycloneive_ram_block \myps2|fifo_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\myps2|fifo~24_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\myps2|Mux0~8_combout ,\myps2|Mux7~17_combout ,\myps2|Mux2~11_combout ,\myps2|Mux3~6_combout ,\myps2|Mux4~8_combout ,\myps2|Mux5~7_combout ,\myps2|Mux6~9_combout }),
	.portaaddr({\myps2|tail [4],\myps2|tail [3],\myps2|tail [2],\myps2|tail [1],\myps2|tail [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\myps2|Add4~8_combout ,\myps2|Add4~6_combout ,\myps2|Add4~4_combout ,\myps2|Add4~2_combout ,\myps2|Add4~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\myps2|fifo_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \myps2|fifo_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \myps2|fifo_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \myps2|fifo_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ALTSYNCRAM";
defparam \myps2|fifo_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \myps2|fifo_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \myps2|fifo_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \myps2|fifo_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \myps2|fifo_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \myps2|fifo_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \myps2|fifo_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \myps2|fifo_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \myps2|fifo_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \myps2|fifo_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \myps2|fifo_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \myps2|fifo_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \myps2|fifo_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 7;
defparam \myps2|fifo_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myps2|fifo_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \myps2|fifo_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \myps2|fifo_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \myps2|fifo_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \myps2|fifo_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \myps2|fifo_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \myps2|fifo_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \myps2|fifo_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \myps2|fifo_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \myps2|fifo_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \myps2|fifo_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 7;
defparam \myps2|fifo_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \myps2|fifo_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \myps2|fifo_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N0
cycloneive_lcell_comb \myprocessor|writeback1|F[5]~12 (
// Equation(s):
// \myprocessor|writeback1|F[5]~12_combout  = (\myprocessor|writeback1|F[5]~11_combout  & (((\myps2|fifo_rtl_0|auto_generated|ram_block1a5 )) # (!\myprocessor|writeback1|F[2]~9_combout ))) # (!\myprocessor|writeback1|F[5]~11_combout  & 
// (\myprocessor|writeback1|F[2]~9_combout  & (\myps2|fifo~19_q )))

	.dataa(\myprocessor|writeback1|F[5]~11_combout ),
	.datab(\myprocessor|writeback1|F[2]~9_combout ),
	.datac(\myps2|fifo~19_q ),
	.datad(\myps2|fifo_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[5]~12 .lut_mask = 16'hEA62;
defparam \myprocessor|writeback1|F[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y42_N24
cycloneive_lcell_comb \myprocessor|execute01|F[5]~6 (
// Equation(s):
// \myprocessor|execute01|F[5]~6_combout  = (\myprocessor|decode1|immed_notRT~combout  & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [5]))) # (!\myprocessor|decode1|immed_notRT~combout  & (\myprocessor|decode7|valB[5]~35_combout ))

	.dataa(gnd),
	.datab(\myprocessor|decode7|valB[5]~35_combout ),
	.datac(\myprocessor|decode1|immed_notRT~combout ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\myprocessor|execute01|F[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute01|F[5]~6 .lut_mask = 16'hFC0C;
defparam \myprocessor|execute01|F[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N3
dffeas \myprocessor|decode7|regs:10:reg_array|r|bits:5:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[5]~15_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[10]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:10:reg_array|r|bits:5:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:10:reg_array|r|bits:5:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:10:reg_array|r|bits:5:r .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N9
dffeas \myprocessor|decode7|regs:11:reg_array|r|bits:5:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[5]~15_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[11]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:11:reg_array|r|bits:5:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:5:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:5:r .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N25
dffeas \myprocessor|decode7|regs:8:reg_array|r|bits:5:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[5]~15_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[8]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:8:reg_array|r|bits:5:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:8:reg_array|r|bits:5:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:8:reg_array|r|bits:5:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N17
dffeas \myprocessor|decode7|regs:9:reg_array|r|bits:5:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[5]~15_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[9]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:9:reg_array|r|bits:5:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:9:reg_array|r|bits:5:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:9:reg_array|r|bits:5:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N24
cycloneive_lcell_comb \myprocessor|decode7|valA[5]~90 (
// Equation(s):
// \myprocessor|decode7|valA[5]~90_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]) # ((\myprocessor|decode7|regs:9:reg_array|r|bits:5:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|decode7|regs:8:reg_array|r|bits:5:r~q )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|decode7|regs:8:reg_array|r|bits:5:r~q ),
	.datad(\myprocessor|decode7|regs:9:reg_array|r|bits:5:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[5]~90_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[5]~90 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valA[5]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N8
cycloneive_lcell_comb \myprocessor|decode7|valA[5]~91 (
// Equation(s):
// \myprocessor|decode7|valA[5]~91_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|valA[5]~90_combout  & ((\myprocessor|decode7|regs:11:reg_array|r|bits:5:r~q ))) # 
// (!\myprocessor|decode7|valA[5]~90_combout  & (\myprocessor|decode7|regs:10:reg_array|r|bits:5:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|decode7|valA[5]~90_combout ))))

	.dataa(\myprocessor|decode7|regs:10:reg_array|r|bits:5:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|decode7|regs:11:reg_array|r|bits:5:r~q ),
	.datad(\myprocessor|decode7|valA[5]~90_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[5]~91_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[5]~91 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valA[5]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N1
dffeas \myprocessor|decode7|regs:25:reg_array|r|bits:5:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[5]~15_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[25]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:25:reg_array|r|bits:5:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:25:reg_array|r|bits:5:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:25:reg_array|r|bits:5:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N7
dffeas \myprocessor|decode7|regs:17:reg_array|r|bits:5:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[5]~15_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[17]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:17:reg_array|r|bits:5:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:17:reg_array|r|bits:5:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:17:reg_array|r|bits:5:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N0
cycloneive_lcell_comb \myprocessor|decode7|valA[5]~92 (
// Equation(s):
// \myprocessor|decode7|valA[5]~92_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:25:reg_array|r|bits:5:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:17:reg_array|r|bits:5:r~q )))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:25:reg_array|r|bits:5:r~q ),
	.datad(\myprocessor|decode7|regs:17:reg_array|r|bits:5:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[5]~92_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[5]~92 .lut_mask = 16'hD9C8;
defparam \myprocessor|decode7|valA[5]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N27
dffeas \myprocessor|decode7|regs:21:reg_array|r|bits:5:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[5]~15_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[21]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:21:reg_array|r|bits:5:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:21:reg_array|r|bits:5:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:21:reg_array|r|bits:5:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N17
dffeas \myprocessor|decode7|regs:29:reg_array|r|bits:5:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[5]~15_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[29]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:29:reg_array|r|bits:5:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:29:reg_array|r|bits:5:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:29:reg_array|r|bits:5:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N26
cycloneive_lcell_comb \myprocessor|decode7|valA[5]~93 (
// Equation(s):
// \myprocessor|decode7|valA[5]~93_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|valA[5]~92_combout  & ((\myprocessor|decode7|regs:29:reg_array|r|bits:5:r~q ))) # 
// (!\myprocessor|decode7|valA[5]~92_combout  & (\myprocessor|decode7|regs:21:reg_array|r|bits:5:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|decode7|valA[5]~92_combout ))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|decode7|valA[5]~92_combout ),
	.datac(\myprocessor|decode7|regs:21:reg_array|r|bits:5:r~q ),
	.datad(\myprocessor|decode7|regs:29:reg_array|r|bits:5:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[5]~93_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[5]~93 .lut_mask = 16'hEC64;
defparam \myprocessor|decode7|valA[5]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N27
dffeas \myprocessor|decode7|regs:19:reg_array|r|bits:5:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[5]~15_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[19]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:19:reg_array|r|bits:5:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:19:reg_array|r|bits:5:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:19:reg_array|r|bits:5:r .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N9
dffeas \myprocessor|decode7|regs:23:reg_array|r|bits:5:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[5]~15_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[23]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:23:reg_array|r|bits:5:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:23:reg_array|r|bits:5:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:23:reg_array|r|bits:5:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N26
cycloneive_lcell_comb \myprocessor|decode7|valA[5]~99 (
// Equation(s):
// \myprocessor|decode7|valA[5]~99_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]) # ((\myprocessor|decode7|regs:23:reg_array|r|bits:5:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:19:reg_array|r|bits:5:r~q )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:19:reg_array|r|bits:5:r~q ),
	.datad(\myprocessor|decode7|regs:23:reg_array|r|bits:5:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[5]~99_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[5]~99 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valA[5]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N27
dffeas \myprocessor|decode7|regs:31:reg_array|r|bits:5:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[5]~15_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:31:reg_array|r|bits:5:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:31:reg_array|r|bits:5:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:31:reg_array|r|bits:5:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y32_N25
dffeas \myprocessor|decode7|regs:27:reg_array|r|bits:5:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[5]~15_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[27]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:27:reg_array|r|bits:5:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:27:reg_array|r|bits:5:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:27:reg_array|r|bits:5:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N26
cycloneive_lcell_comb \myprocessor|decode7|valA[5]~100 (
// Equation(s):
// \myprocessor|decode7|valA[5]~100_combout  = (\myprocessor|decode7|valA[5]~99_combout  & (((\myprocessor|decode7|regs:31:reg_array|r|bits:5:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]))) # 
// (!\myprocessor|decode7|valA[5]~99_combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:27:reg_array|r|bits:5:r~q ))))

	.dataa(\myprocessor|decode7|valA[5]~99_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:31:reg_array|r|bits:5:r~q ),
	.datad(\myprocessor|decode7|regs:27:reg_array|r|bits:5:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[5]~100_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[5]~100 .lut_mask = 16'hE6A2;
defparam \myprocessor|decode7|valA[5]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N17
dffeas \myprocessor|decode7|regs:20:reg_array|r|bits:5:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[5]~15_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[20]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:20:reg_array|r|bits:5:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:20:reg_array|r|bits:5:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:20:reg_array|r|bits:5:r .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y33_N19
dffeas \myprocessor|decode7|regs:28:reg_array|r|bits:5:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[5]~15_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [28]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:28:reg_array|r|bits:5:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:28:reg_array|r|bits:5:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:28:reg_array|r|bits:5:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y33_N9
dffeas \myprocessor|decode7|regs:24:reg_array|r|bits:5:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[5]~15_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [24]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:24:reg_array|r|bits:5:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:24:reg_array|r|bits:5:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:24:reg_array|r|bits:5:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y33_N19
dffeas \myprocessor|decode7|regs:16:reg_array|r|bits:5:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[5]~15_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:16:reg_array|r|bits:5:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:16:reg_array|r|bits:5:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:16:reg_array|r|bits:5:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N18
cycloneive_lcell_comb \myprocessor|decode7|valA[5]~96 (
// Equation(s):
// \myprocessor|decode7|valA[5]~96_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:24:reg_array|r|bits:5:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:16:reg_array|r|bits:5:r~q )))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|decode7|regs:24:reg_array|r|bits:5:r~q ),
	.datac(\myprocessor|decode7|regs:16:reg_array|r|bits:5:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[5]~96_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[5]~96 .lut_mask = 16'hEE50;
defparam \myprocessor|decode7|valA[5]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N18
cycloneive_lcell_comb \myprocessor|decode7|valA[5]~97 (
// Equation(s):
// \myprocessor|decode7|valA[5]~97_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|valA[5]~96_combout  & ((\myprocessor|decode7|regs:28:reg_array|r|bits:5:r~q ))) # 
// (!\myprocessor|decode7|valA[5]~96_combout  & (\myprocessor|decode7|regs:20:reg_array|r|bits:5:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|decode7|valA[5]~96_combout ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|decode7|regs:20:reg_array|r|bits:5:r~q ),
	.datac(\myprocessor|decode7|regs:28:reg_array|r|bits:5:r~q ),
	.datad(\myprocessor|decode7|valA[5]~96_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[5]~97_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[5]~97 .lut_mask = 16'hF588;
defparam \myprocessor|decode7|valA[5]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N27
dffeas \myprocessor|decode7|regs:26:reg_array|r|bits:5:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[5]~15_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[26]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:26:reg_array|r|bits:5:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:26:reg_array|r|bits:5:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:26:reg_array|r|bits:5:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y31_N19
dffeas \myprocessor|decode7|regs:30:reg_array|r|bits:5:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[5]~15_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:30:reg_array|r|bits:5:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:30:reg_array|r|bits:5:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:30:reg_array|r|bits:5:r .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y31_N9
dffeas \myprocessor|decode7|regs:22:reg_array|r|bits:5:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[5]~15_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[22]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:22:reg_array|r|bits:5:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:5:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:5:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y31_N25
dffeas \myprocessor|decode7|regs:18:reg_array|r|bits:5:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[5]~15_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[18]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:18:reg_array|r|bits:5:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:18:reg_array|r|bits:5:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:18:reg_array|r|bits:5:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N24
cycloneive_lcell_comb \myprocessor|decode7|valA[5]~94 (
// Equation(s):
// \myprocessor|decode7|valA[5]~94_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|regs:22:reg_array|r|bits:5:r~q ) # ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|decode7|regs:18:reg_array|r|bits:5:r~q  & !\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\myprocessor|decode7|regs:22:reg_array|r|bits:5:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|decode7|regs:18:reg_array|r|bits:5:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[5]~94_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[5]~94 .lut_mask = 16'hCCB8;
defparam \myprocessor|decode7|valA[5]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N18
cycloneive_lcell_comb \myprocessor|decode7|valA[5]~95 (
// Equation(s):
// \myprocessor|decode7|valA[5]~95_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|valA[5]~94_combout  & ((\myprocessor|decode7|regs:30:reg_array|r|bits:5:r~q ))) # 
// (!\myprocessor|decode7|valA[5]~94_combout  & (\myprocessor|decode7|regs:26:reg_array|r|bits:5:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|decode7|valA[5]~94_combout ))))

	.dataa(\myprocessor|decode7|regs:26:reg_array|r|bits:5:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:30:reg_array|r|bits:5:r~q ),
	.datad(\myprocessor|decode7|valA[5]~94_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[5]~95_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[5]~95 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valA[5]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N8
cycloneive_lcell_comb \myprocessor|decode7|valA[5]~98 (
// Equation(s):
// \myprocessor|decode7|valA[5]~98_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]) # (\myprocessor|decode7|valA[5]~95_combout )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|decode7|valA[5]~97_combout  & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|decode7|valA[5]~97_combout ),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datad(\myprocessor|decode7|valA[5]~95_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[5]~98_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[5]~98 .lut_mask = 16'hAEA4;
defparam \myprocessor|decode7|valA[5]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N14
cycloneive_lcell_comb \myprocessor|decode7|valA[5]~101 (
// Equation(s):
// \myprocessor|decode7|valA[5]~101_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|valA[5]~98_combout  & ((\myprocessor|decode7|valA[5]~100_combout ))) # (!\myprocessor|decode7|valA[5]~98_combout  & 
// (\myprocessor|decode7|valA[5]~93_combout )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|decode7|valA[5]~98_combout ))))

	.dataa(\myprocessor|decode7|valA[5]~93_combout ),
	.datab(\myprocessor|decode7|valA[5]~100_combout ),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datad(\myprocessor|decode7|valA[5]~98_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[5]~101_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[5]~101 .lut_mask = 16'hCFA0;
defparam \myprocessor|decode7|valA[5]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N1
dffeas \myprocessor|decode7|regs:1:reg_array|r|bits:5:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[5]~15_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[1]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:1:reg_array|r|bits:5:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:1:reg_array|r|bits:5:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:1:reg_array|r|bits:5:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y36_N19
dffeas \myprocessor|decode7|regs:6:reg_array|r|bits:5:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[5]~15_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[6]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:6:reg_array|r|bits:5:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:6:reg_array|r|bits:5:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:6:reg_array|r|bits:5:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N27
dffeas \myprocessor|decode7|regs:4:reg_array|r|bits:5:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[5]~15_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[4]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:4:reg_array|r|bits:5:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:4:reg_array|r|bits:5:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:4:reg_array|r|bits:5:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N26
cycloneive_lcell_comb \myprocessor|decode7|valA[5]~102 (
// Equation(s):
// \myprocessor|decode7|valA[5]~102_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|regs:6:reg_array|r|bits:5:r~q ) # ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|decode7|regs:4:reg_array|r|bits:5:r~q  & !\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|decode7|regs:6:reg_array|r|bits:5:r~q ),
	.datac(\myprocessor|decode7|regs:4:reg_array|r|bits:5:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[5]~102_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[5]~102 .lut_mask = 16'hAAD8;
defparam \myprocessor|decode7|valA[5]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N9
dffeas \myprocessor|decode7|regs:7:reg_array|r|bits:5:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[5]~15_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[7]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:7:reg_array|r|bits:5:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:7:reg_array|r|bits:5:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:7:reg_array|r|bits:5:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y36_N25
dffeas \myprocessor|decode7|regs:5:reg_array|r|bits:5:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[5]~15_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[5]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:5:reg_array|r|bits:5:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:5:reg_array|r|bits:5:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:5:reg_array|r|bits:5:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N8
cycloneive_lcell_comb \myprocessor|decode7|valA[5]~103 (
// Equation(s):
// \myprocessor|decode7|valA[5]~103_combout  = (\myprocessor|decode7|valA[5]~102_combout  & (((\myprocessor|decode7|regs:7:reg_array|r|bits:5:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]))) # 
// (!\myprocessor|decode7|valA[5]~102_combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|regs:5:reg_array|r|bits:5:r~q ))))

	.dataa(\myprocessor|decode7|valA[5]~102_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|regs:7:reg_array|r|bits:5:r~q ),
	.datad(\myprocessor|decode7|regs:5:reg_array|r|bits:5:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[5]~103_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[5]~103 .lut_mask = 16'hE6A2;
defparam \myprocessor|decode7|valA[5]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N0
cycloneive_lcell_comb \myprocessor|decode7|valA[5]~104 (
// Equation(s):
// \myprocessor|decode7|valA[5]~104_combout  = (\myprocessor|decode7|valA[12]~18_combout  & ((\myprocessor|decode7|valA[12]~19_combout  & ((\myprocessor|decode7|valA[5]~103_combout ))) # (!\myprocessor|decode7|valA[12]~19_combout  & 
// (\myprocessor|decode7|regs:1:reg_array|r|bits:5:r~q )))) # (!\myprocessor|decode7|valA[12]~18_combout  & (\myprocessor|decode7|valA[12]~19_combout ))

	.dataa(\myprocessor|decode7|valA[12]~18_combout ),
	.datab(\myprocessor|decode7|valA[12]~19_combout ),
	.datac(\myprocessor|decode7|regs:1:reg_array|r|bits:5:r~q ),
	.datad(\myprocessor|decode7|valA[5]~103_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[5]~104_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[5]~104 .lut_mask = 16'hEC64;
defparam \myprocessor|decode7|valA[5]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N3
dffeas \myprocessor|decode7|regs:2:reg_array|r|bits:5:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[5]~15_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[2]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:2:reg_array|r|bits:5:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:2:reg_array|r|bits:5:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:2:reg_array|r|bits:5:r .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y35_N25
dffeas \myprocessor|decode7|regs:3:reg_array|r|bits:5:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[5]~15_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[3]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:3:reg_array|r|bits:5:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:3:reg_array|r|bits:5:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:3:reg_array|r|bits:5:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N2
cycloneive_lcell_comb \myprocessor|decode7|valA[5]~105 (
// Equation(s):
// \myprocessor|decode7|valA[5]~105_combout  = (\myprocessor|decode7|valA[12]~15_combout  & ((\myprocessor|decode7|valA[5]~104_combout  & ((\myprocessor|decode7|regs:3:reg_array|r|bits:5:r~q ))) # (!\myprocessor|decode7|valA[5]~104_combout  & 
// (\myprocessor|decode7|regs:2:reg_array|r|bits:5:r~q )))) # (!\myprocessor|decode7|valA[12]~15_combout  & (\myprocessor|decode7|valA[5]~104_combout ))

	.dataa(\myprocessor|decode7|valA[12]~15_combout ),
	.datab(\myprocessor|decode7|valA[5]~104_combout ),
	.datac(\myprocessor|decode7|regs:2:reg_array|r|bits:5:r~q ),
	.datad(\myprocessor|decode7|regs:3:reg_array|r|bits:5:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[5]~105_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[5]~105 .lut_mask = 16'hEC64;
defparam \myprocessor|decode7|valA[5]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N22
cycloneive_lcell_comb \myprocessor|decode7|valA[5]~106 (
// Equation(s):
// \myprocessor|decode7|valA[5]~106_combout  = (\myprocessor|decode7|valA[12]~14_combout  & (((\myprocessor|decode7|valA[12]~11_combout )))) # (!\myprocessor|decode7|valA[12]~14_combout  & ((\myprocessor|decode7|valA[12]~11_combout  & 
// (\myprocessor|decode7|valA[5]~101_combout )) # (!\myprocessor|decode7|valA[12]~11_combout  & ((\myprocessor|decode7|valA[5]~105_combout )))))

	.dataa(\myprocessor|decode7|valA[5]~101_combout ),
	.datab(\myprocessor|decode7|valA[12]~14_combout ),
	.datac(\myprocessor|decode7|valA[12]~11_combout ),
	.datad(\myprocessor|decode7|valA[5]~105_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[5]~106_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[5]~106 .lut_mask = 16'hE3E0;
defparam \myprocessor|decode7|valA[5]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N1
dffeas \myprocessor|decode7|regs:15:reg_array|r|bits:5:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[5]~15_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[15]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:15:reg_array|r|bits:5:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:5:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:5:r .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N11
dffeas \myprocessor|decode7|regs:12:reg_array|r|bits:5:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[5]~15_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[12]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:12:reg_array|r|bits:5:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:12:reg_array|r|bits:5:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:12:reg_array|r|bits:5:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N0
cycloneive_lcell_comb \myprocessor|decode7|regs:14:reg_array|r|bits:5:r~feeder (
// Equation(s):
// \myprocessor|decode7|regs:14:reg_array|r|bits:5:r~feeder_combout  = \myprocessor|writeback1|F[5]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|writeback1|F[5]~15_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|regs:14:reg_array|r|bits:5:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|regs:14:reg_array|r|bits:5:r~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|decode7|regs:14:reg_array|r|bits:5:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N1
dffeas \myprocessor|decode7|regs:14:reg_array|r|bits:5:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|decode7|regs:14:reg_array|r|bits:5:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|decode7|inEnable[14]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:14:reg_array|r|bits:5:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:14:reg_array|r|bits:5:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:14:reg_array|r|bits:5:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N10
cycloneive_lcell_comb \myprocessor|decode7|valA[5]~107 (
// Equation(s):
// \myprocessor|decode7|valA[5]~107_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]) # ((\myprocessor|decode7|regs:14:reg_array|r|bits:5:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|decode7|regs:12:reg_array|r|bits:5:r~q )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|regs:12:reg_array|r|bits:5:r~q ),
	.datad(\myprocessor|decode7|regs:14:reg_array|r|bits:5:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[5]~107_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[5]~107 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valA[5]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N0
cycloneive_lcell_comb \myprocessor|decode7|valA[5]~108 (
// Equation(s):
// \myprocessor|decode7|valA[5]~108_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|valA[5]~107_combout  & ((\myprocessor|decode7|regs:15:reg_array|r|bits:5:r~q ))) # 
// (!\myprocessor|decode7|valA[5]~107_combout  & (\myprocessor|decode7|regs:13:reg_array|r|bits:5:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|decode7|valA[5]~107_combout ))))

	.dataa(\myprocessor|decode7|regs:13:reg_array|r|bits:5:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|regs:15:reg_array|r|bits:5:r~q ),
	.datad(\myprocessor|decode7|valA[5]~107_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[5]~108_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[5]~108 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valA[5]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N28
cycloneive_lcell_comb \myprocessor|decode7|valA[5]~109 (
// Equation(s):
// \myprocessor|decode7|valA[5]~109_combout  = (\myprocessor|decode7|valA[12]~14_combout  & ((\myprocessor|decode7|valA[5]~106_combout  & ((\myprocessor|decode7|valA[5]~108_combout ))) # (!\myprocessor|decode7|valA[5]~106_combout  & 
// (\myprocessor|decode7|valA[5]~91_combout )))) # (!\myprocessor|decode7|valA[12]~14_combout  & (((\myprocessor|decode7|valA[5]~106_combout ))))

	.dataa(\myprocessor|decode7|valA[5]~91_combout ),
	.datab(\myprocessor|decode7|valA[12]~14_combout ),
	.datac(\myprocessor|decode7|valA[5]~106_combout ),
	.datad(\myprocessor|decode7|valA[5]~108_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[5]~109_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[5]~109 .lut_mask = 16'hF838;
defparam \myprocessor|decode7|valA[5]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N2
cycloneive_lcell_comb \myprocessor|decode7|valA[5]~110 (
// Equation(s):
// \myprocessor|decode7|valA[5]~110_combout  = (\myprocessor|decode7|valA[12]~0_combout  & \myprocessor|decode7|valA[5]~109_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|decode7|valA[12]~0_combout ),
	.datad(\myprocessor|decode7|valA[5]~109_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[5]~110_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[5]~110 .lut_mask = 16'hF000;
defparam \myprocessor|decode7|valA[5]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y43_N0
cycloneive_ram_block \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\myprocessor|fetch1|F~22_combout ,\myprocessor|fetch1|F~19_combout ,\myprocessor|fetch1|F~18_combout ,\myprocessor|fetch1|F~15_combout ,\myprocessor|fetch1|F~14_combout ,\myprocessor|fetch1|F~11_combout ,\myprocessor|fetch1|F~10_combout ,
\myprocessor|fetch1|F~7_combout ,\myprocessor|fetch1|F~6_combout ,\myprocessor|fetch1|F~3_combout ,\myprocessor|fetch1|F~2_combout ,\myprocessor|fetch1|F~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a3 .init_file = "test-fibonacci-imem.hex";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ALTSYNCRAM";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 2;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 2;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004008C200D0F1010002434000000001C1C438000010120002870B04420C;
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N0
cycloneive_lcell_comb \myprocessor|execute01|F[4]~8 (
// Equation(s):
// \myprocessor|execute01|F[4]~8_combout  = (\myprocessor|decode1|immed_notRT~combout  & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [4]))) # (!\myprocessor|decode1|immed_notRT~combout  & (\myprocessor|decode7|valB[4]~135_combout ))

	.dataa(\myprocessor|decode1|immed_notRT~combout ),
	.datab(gnd),
	.datac(\myprocessor|decode7|valB[4]~135_combout ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\myprocessor|execute01|F[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute01|F[4]~8 .lut_mask = 16'hFA50;
defparam \myprocessor|execute01|F[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N4
cycloneive_lcell_comb \myprocessor|execute02|R[1]~232 (
// Equation(s):
// \myprocessor|execute02|R[1]~232_combout  = (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31] & (\myprocessor|decode1|ALUopcode[0]~0_combout  & ((\myprocessor|execute01|F[3]~7_combout ) # (\myprocessor|execute01|F[4]~8_combout ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31]),
	.datab(\myprocessor|decode1|ALUopcode[0]~0_combout ),
	.datac(\myprocessor|execute01|F[3]~7_combout ),
	.datad(\myprocessor|execute01|F[4]~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[1]~232_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[1]~232 .lut_mask = 16'h4440;
defparam \myprocessor|execute02|R[1]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N18
cycloneive_lcell_comb \myprocessor|execute02|R[16]~62 (
// Equation(s):
// \myprocessor|execute02|R[16]~62_combout  = (!\myprocessor|decode1|ALUopcode[0]~1_combout  & ((\myprocessor|decode1|immed_notRT~combout  & ((!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [4]))) # (!\myprocessor|decode1|immed_notRT~combout  & 
// (!\myprocessor|decode7|valB[4]~135_combout ))))

	.dataa(\myprocessor|decode1|immed_notRT~combout ),
	.datab(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datac(\myprocessor|decode7|valB[4]~135_combout ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[16]~62_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[16]~62 .lut_mask = 16'h0123;
defparam \myprocessor|execute02|R[16]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y39_N5
dffeas \myps2|fifo~14 (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myps2|Mux6~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myps2|fifo~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|fifo~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|fifo~14 .is_wysiwyg = "true";
defparam \myps2|fifo~14 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y39_N23
dffeas \myps2|fifo_rtl_0_bypass[11] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|Mux6~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|fifo_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|fifo_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \myps2|fifo_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N4
cycloneive_lcell_comb \myprocessor|writeback1|F[0]~20 (
// Equation(s):
// \myprocessor|writeback1|F[0]~20_combout  = (\myprocessor|writeback1|F[2]~10_combout  & (\myprocessor|writeback1|F[2]~9_combout )) # (!\myprocessor|writeback1|F[2]~10_combout  & ((\myprocessor|writeback1|F[2]~9_combout  & (\myps2|fifo~14_q )) # 
// (!\myprocessor|writeback1|F[2]~9_combout  & ((\myps2|fifo_rtl_0_bypass [11])))))

	.dataa(\myprocessor|writeback1|F[2]~10_combout ),
	.datab(\myprocessor|writeback1|F[2]~9_combout ),
	.datac(\myps2|fifo~14_q ),
	.datad(\myps2|fifo_rtl_0_bypass [11]),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[0]~20 .lut_mask = 16'hD9C8;
defparam \myprocessor|writeback1|F[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N16
cycloneive_lcell_comb \myprocessor|writeback1|F[0]~21 (
// Equation(s):
// \myprocessor|writeback1|F[0]~21_combout  = (\myprocessor|writeback1|F[2]~10_combout  & ((\myprocessor|writeback1|F[0]~20_combout  & ((\myps2|fifo_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (!\myprocessor|writeback1|F[0]~20_combout  & 
// (!\myprocessor|fetch2|bits:0:r~q )))) # (!\myprocessor|writeback1|F[2]~10_combout  & (((\myprocessor|writeback1|F[0]~20_combout ))))

	.dataa(\myprocessor|fetch2|bits:0:r~q ),
	.datab(\myprocessor|writeback1|F[2]~10_combout ),
	.datac(\myprocessor|writeback1|F[0]~20_combout ),
	.datad(\myps2|fifo_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[0]~21 .lut_mask = 16'hF434;
defparam \myprocessor|writeback1|F[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N30
cycloneive_lcell_comb \myprocessor|writeback1|F[0]~22 (
// Equation(s):
// \myprocessor|writeback1|F[0]~22_combout  = (!\myprocessor|decode1|Equal7~0_combout  & ((\myprocessor|writeback1|F[7]~13_combout  & (\myprocessor|execute02|R[0]~70_combout )) # (!\myprocessor|writeback1|F[7]~13_combout  & 
// ((\myprocessor|writeback1|F[0]~21_combout )))))

	.dataa(\myprocessor|decode1|Equal7~0_combout ),
	.datab(\myprocessor|execute02|R[0]~70_combout ),
	.datac(\myprocessor|writeback1|F[7]~13_combout ),
	.datad(\myprocessor|writeback1|F[0]~21_combout ),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[0]~22 .lut_mask = 16'h4540;
defparam \myprocessor|writeback1|F[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N15
dffeas \myprocessor|decode7|regs:9:reg_array|r|bits:0:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[0]~23_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[9]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:9:reg_array|r|bits:0:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:9:reg_array|r|bits:0:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:9:reg_array|r|bits:0:r .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N3
dffeas \myprocessor|decode7|regs:8:reg_array|r|bits:0:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[0]~23_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[8]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:8:reg_array|r|bits:0:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:8:reg_array|r|bits:0:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:8:reg_array|r|bits:0:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N14
cycloneive_lcell_comb \myprocessor|decode7|valB[0]~66 (
// Equation(s):
// \myprocessor|decode7|valB[0]~66_combout  = (\myprocessor|decode7|valB[21]~6_combout  & (\myprocessor|decode7|valB[21]~5_combout )) # (!\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[21]~5_combout  & 
// ((\myprocessor|decode7|regs:8:reg_array|r|bits:0:r~q ))) # (!\myprocessor|decode7|valB[21]~5_combout  & (\myprocessor|decode7|regs:9:reg_array|r|bits:0:r~q ))))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|valB[21]~5_combout ),
	.datac(\myprocessor|decode7|regs:9:reg_array|r|bits:0:r~q ),
	.datad(\myprocessor|decode7|regs:8:reg_array|r|bits:0:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[0]~66_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[0]~66 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valB[0]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N25
dffeas \myprocessor|decode7|regs:10:reg_array|r|bits:0:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[0]~23_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[10]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:10:reg_array|r|bits:0:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:10:reg_array|r|bits:0:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:10:reg_array|r|bits:0:r .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y35_N11
dffeas \myprocessor|decode7|regs:11:reg_array|r|bits:0:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[0]~23_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[11]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:11:reg_array|r|bits:0:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:0:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:0:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N24
cycloneive_lcell_comb \myprocessor|decode7|valB[0]~67 (
// Equation(s):
// \myprocessor|decode7|valB[0]~67_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[0]~66_combout  & (\myprocessor|decode7|regs:10:reg_array|r|bits:0:r~q )) # (!\myprocessor|decode7|valB[0]~66_combout  & 
// ((\myprocessor|decode7|regs:11:reg_array|r|bits:0:r~q ))))) # (!\myprocessor|decode7|valB[21]~6_combout  & (\myprocessor|decode7|valB[0]~66_combout ))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|valB[0]~66_combout ),
	.datac(\myprocessor|decode7|regs:10:reg_array|r|bits:0:r~q ),
	.datad(\myprocessor|decode7|regs:11:reg_array|r|bits:0:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[0]~67_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[0]~67 .lut_mask = 16'hE6C4;
defparam \myprocessor|decode7|valB[0]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N1
dffeas \myprocessor|decode7|regs:2:reg_array|r|bits:0:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[0]~23_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[2]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:2:reg_array|r|bits:0:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:2:reg_array|r|bits:0:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:2:reg_array|r|bits:0:r .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y41_N0
cycloneive_ram_block \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\myprocessor|fetch1|F~22_combout ,\myprocessor|fetch1|F~19_combout ,\myprocessor|fetch1|F~18_combout ,\myprocessor|fetch1|F~15_combout ,\myprocessor|fetch1|F~14_combout ,\myprocessor|fetch1|F~11_combout ,\myprocessor|fetch1|F~10_combout ,
\myprocessor|fetch1|F~7_combout ,\myprocessor|fetch1|F~6_combout ,\myprocessor|fetch1|F~3_combout ,\myprocessor|fetch1|F~2_combout ,\myprocessor|fetch1|F~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a0 .init_file = "test-fibonacci-imem.hex";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ALTSYNCRAM";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004045D010C4E0A49901590405110100D090300090504049004400441408;
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N10
cycloneive_lcell_comb \myprocessor|decode4|F[2] (
// Equation(s):
// \myprocessor|decode4|F [2] = (\myprocessor|decode1|rd_to_rt~0_combout  & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [24])))) # (!\myprocessor|decode1|rd_to_rt~0_combout  & (!\myprocessor|decode1|rt_zero~0_combout  & 
// (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [14])))

	.dataa(\myprocessor|decode1|rt_zero~0_combout ),
	.datab(\myprocessor|decode1|rd_to_rt~0_combout ),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [14]),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\myprocessor|decode4|F [2]),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode4|F[2] .lut_mask = 16'hDC10;
defparam \myprocessor|decode4|F[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N4
cycloneive_lcell_comb \myprocessor|decode7|valB[21]~21 (
// Equation(s):
// \myprocessor|decode7|valB[21]~21_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [12] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [13] & !\myprocessor|decode1|rt_zero~0_combout ))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [12]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [13]),
	.datac(\myprocessor|decode1|rt_zero~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[21]~21 .lut_mask = 16'h0202;
defparam \myprocessor|decode7|valB[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N6
cycloneive_lcell_comb \myprocessor|decode7|valB[21]~22 (
// Equation(s):
// \myprocessor|decode7|valB[21]~22_combout  = (\myprocessor|decode1|rd_to_rt~0_combout  & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [23]) # ((!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [22])))) # 
// (!\myprocessor|decode1|rd_to_rt~0_combout  & (((!\myprocessor|decode7|valB[21]~21_combout ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [23]),
	.datab(\myprocessor|decode1|rd_to_rt~0_combout ),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [22]),
	.datad(\myprocessor|decode7|valB[21]~21_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[21]~22_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[21]~22 .lut_mask = 16'h8CBF;
defparam \myprocessor|decode7|valB[21]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N26
cycloneive_lcell_comb \myprocessor|decode7|valB[21]~25 (
// Equation(s):
// \myprocessor|decode7|valB[21]~25_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [14]) # ((!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [12] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [13] & 
// \myprocessor|decode7|valB[21]~22_combout )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [12]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [13]),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [14]),
	.datad(\myprocessor|decode7|valB[21]~22_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[21]~25_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[21]~25 .lut_mask = 16'hF4F0;
defparam \myprocessor|decode7|valB[21]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N24
cycloneive_lcell_comb \myprocessor|decode7|valB[21]~24 (
// Equation(s):
// \myprocessor|decode7|valB[21]~24_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [24]) # ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [23] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [22] & 
// \myprocessor|decode7|valB[21]~22_combout )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [23]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [24]),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [22]),
	.datad(\myprocessor|decode7|valB[21]~22_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[21]~24_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[21]~24 .lut_mask = 16'hCECC;
defparam \myprocessor|decode7|valB[21]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N28
cycloneive_lcell_comb \myprocessor|decode7|valB[21]~26 (
// Equation(s):
// \myprocessor|decode7|valB[21]~26_combout  = (\myprocessor|decode1|rd_to_rt~0_combout  & (((\myprocessor|decode7|valB[21]~24_combout )))) # (!\myprocessor|decode1|rd_to_rt~0_combout  & (\myprocessor|decode7|valB[21]~25_combout  & 
// (!\myprocessor|decode1|rt_zero~0_combout )))

	.dataa(\myprocessor|decode7|valB[21]~25_combout ),
	.datab(\myprocessor|decode1|rd_to_rt~0_combout ),
	.datac(\myprocessor|decode1|rt_zero~0_combout ),
	.datad(\myprocessor|decode7|valB[21]~24_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[21]~26_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[21]~26 .lut_mask = 16'hCE02;
defparam \myprocessor|decode7|valB[21]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N14
cycloneive_lcell_comb \myprocessor|decode7|valB[21]~27 (
// Equation(s):
// \myprocessor|decode7|valB[21]~27_combout  = (\myprocessor|decode1|rd_to_rt~0_combout  & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [23])))) # (!\myprocessor|decode1|rd_to_rt~0_combout  & (!\myprocessor|decode1|rt_zero~0_combout  & 
// (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [13])))

	.dataa(\myprocessor|decode1|rt_zero~0_combout ),
	.datab(\myprocessor|decode1|rd_to_rt~0_combout ),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [13]),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[21]~27_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[21]~27 .lut_mask = 16'hDC10;
defparam \myprocessor|decode7|valB[21]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N30
cycloneive_lcell_comb \myprocessor|decode7|valB[21]~656 (
// Equation(s):
// \myprocessor|decode7|valB[21]~656_combout  = (!\myprocessor|decode4|F [2] & (\myprocessor|decode7|valB[21]~22_combout  & ((\myprocessor|decode7|valB[21]~26_combout ) # (\myprocessor|decode7|valB[21]~27_combout ))))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode7|valB[21]~26_combout ),
	.datac(\myprocessor|decode7|valB[21]~27_combout ),
	.datad(\myprocessor|decode7|valB[21]~22_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[21]~656_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[21]~656 .lut_mask = 16'h5400;
defparam \myprocessor|decode7|valB[21]~656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N25
dffeas \myprocessor|decode7|regs:3:reg_array|r|bits:0:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[0]~23_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[3]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:3:reg_array|r|bits:0:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:3:reg_array|r|bits:0:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:3:reg_array|r|bits:0:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N0
cycloneive_lcell_comb \myprocessor|decode7|valB[21]~23 (
// Equation(s):
// \myprocessor|decode7|valB[21]~23_combout  = (\myprocessor|decode7|valB[21]~22_combout  & !\myprocessor|decode4|F [2])

	.dataa(\myprocessor|decode7|valB[21]~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|decode4|F [2]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[21]~23_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[21]~23 .lut_mask = 16'h00AA;
defparam \myprocessor|decode7|valB[21]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N19
dffeas \myprocessor|decode7|regs:1:reg_array|r|bits:0:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[0]~23_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[1]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:1:reg_array|r|bits:0:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:1:reg_array|r|bits:0:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:1:reg_array|r|bits:0:r .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N13
dffeas \myprocessor|decode7|regs:4:reg_array|r|bits:0:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[0]~23_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[4]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:4:reg_array|r|bits:0:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:4:reg_array|r|bits:0:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:4:reg_array|r|bits:0:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N19
dffeas \myprocessor|decode7|regs:6:reg_array|r|bits:0:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[0]~23_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[6]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:6:reg_array|r|bits:0:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:6:reg_array|r|bits:0:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:6:reg_array|r|bits:0:r .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N9
dffeas \myprocessor|decode7|regs:5:reg_array|r|bits:0:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[0]~23_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[5]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:5:reg_array|r|bits:0:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:5:reg_array|r|bits:0:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:5:reg_array|r|bits:0:r .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N7
dffeas \myprocessor|decode7|regs:7:reg_array|r|bits:0:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[0]~23_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[7]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:7:reg_array|r|bits:0:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:7:reg_array|r|bits:0:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:7:reg_array|r|bits:0:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N8
cycloneive_lcell_comb \myprocessor|decode7|valB[0]~68 (
// Equation(s):
// \myprocessor|decode7|valB[0]~68_combout  = (\myprocessor|decode7|valB[21]~5_combout  & (\myprocessor|decode7|valB[21]~6_combout )) # (!\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[21]~6_combout  & 
// ((\myprocessor|decode7|regs:7:reg_array|r|bits:0:r~q ))) # (!\myprocessor|decode7|valB[21]~6_combout  & (\myprocessor|decode7|regs:5:reg_array|r|bits:0:r~q ))))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|valB[21]~6_combout ),
	.datac(\myprocessor|decode7|regs:5:reg_array|r|bits:0:r~q ),
	.datad(\myprocessor|decode7|regs:7:reg_array|r|bits:0:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[0]~68_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[0]~68 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valB[0]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N18
cycloneive_lcell_comb \myprocessor|decode7|valB[0]~69 (
// Equation(s):
// \myprocessor|decode7|valB[0]~69_combout  = (\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[0]~68_combout  & ((\myprocessor|decode7|regs:6:reg_array|r|bits:0:r~q ))) # (!\myprocessor|decode7|valB[0]~68_combout  & 
// (\myprocessor|decode7|regs:4:reg_array|r|bits:0:r~q )))) # (!\myprocessor|decode7|valB[21]~5_combout  & (((\myprocessor|decode7|valB[0]~68_combout ))))

	.dataa(\myprocessor|decode7|regs:4:reg_array|r|bits:0:r~q ),
	.datab(\myprocessor|decode7|valB[21]~5_combout ),
	.datac(\myprocessor|decode7|regs:6:reg_array|r|bits:0:r~q ),
	.datad(\myprocessor|decode7|valB[0]~68_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[0]~69_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[0]~69 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valB[0]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N18
cycloneive_lcell_comb \myprocessor|decode7|valB[0]~70 (
// Equation(s):
// \myprocessor|decode7|valB[0]~70_combout  = (\myprocessor|decode7|valB[21]~26_combout  & ((\myprocessor|decode7|valB[21]~23_combout ) # ((\myprocessor|decode7|valB[0]~69_combout )))) # (!\myprocessor|decode7|valB[21]~26_combout  & 
// (!\myprocessor|decode7|valB[21]~23_combout  & (\myprocessor|decode7|regs:1:reg_array|r|bits:0:r~q )))

	.dataa(\myprocessor|decode7|valB[21]~26_combout ),
	.datab(\myprocessor|decode7|valB[21]~23_combout ),
	.datac(\myprocessor|decode7|regs:1:reg_array|r|bits:0:r~q ),
	.datad(\myprocessor|decode7|valB[0]~69_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[0]~70_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[0]~70 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valB[0]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N24
cycloneive_lcell_comb \myprocessor|decode7|valB[0]~71 (
// Equation(s):
// \myprocessor|decode7|valB[0]~71_combout  = (\myprocessor|decode7|valB[21]~656_combout  & ((\myprocessor|decode7|valB[0]~70_combout  & (\myprocessor|decode7|regs:2:reg_array|r|bits:0:r~q )) # (!\myprocessor|decode7|valB[0]~70_combout  & 
// ((\myprocessor|decode7|regs:3:reg_array|r|bits:0:r~q ))))) # (!\myprocessor|decode7|valB[21]~656_combout  & (((\myprocessor|decode7|valB[0]~70_combout ))))

	.dataa(\myprocessor|decode7|regs:2:reg_array|r|bits:0:r~q ),
	.datab(\myprocessor|decode7|valB[21]~656_combout ),
	.datac(\myprocessor|decode7|regs:3:reg_array|r|bits:0:r~q ),
	.datad(\myprocessor|decode7|valB[0]~70_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[0]~71_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[0]~71 .lut_mask = 16'hBBC0;
defparam \myprocessor|decode7|valB[0]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N12
cycloneive_lcell_comb \myprocessor|decode7|valB[0]~72 (
// Equation(s):
// \myprocessor|decode7|valB[0]~72_combout  = (\myprocessor|decode7|valB[21]~9_combout  & ((\myprocessor|decode7|valB[0]~67_combout ) # ((\myprocessor|decode7|valB[21]~20_combout )))) # (!\myprocessor|decode7|valB[21]~9_combout  & 
// (((!\myprocessor|decode7|valB[21]~20_combout  & \myprocessor|decode7|valB[0]~71_combout ))))

	.dataa(\myprocessor|decode7|valB[0]~67_combout ),
	.datab(\myprocessor|decode7|valB[21]~9_combout ),
	.datac(\myprocessor|decode7|valB[21]~20_combout ),
	.datad(\myprocessor|decode7|valB[0]~71_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[0]~72_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[0]~72 .lut_mask = 16'hCBC8;
defparam \myprocessor|decode7|valB[0]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N15
dffeas \myprocessor|decode7|regs:12:reg_array|r|bits:0:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[0]~23_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[12]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:12:reg_array|r|bits:0:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:12:reg_array|r|bits:0:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:12:reg_array|r|bits:0:r .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y38_N17
dffeas \myprocessor|decode7|regs:13:reg_array|r|bits:0:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[0]~23_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[13]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:13:reg_array|r|bits:0:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:13:reg_array|r|bits:0:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:13:reg_array|r|bits:0:r .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y38_N31
dffeas \myprocessor|decode7|regs:15:reg_array|r|bits:0:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[0]~23_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[15]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:15:reg_array|r|bits:0:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:0:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:0:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N16
cycloneive_lcell_comb \myprocessor|decode7|valB[0]~73 (
// Equation(s):
// \myprocessor|decode7|valB[0]~73_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[21]~5_combout ) # ((\myprocessor|decode7|regs:15:reg_array|r|bits:0:r~q )))) # (!\myprocessor|decode7|valB[21]~6_combout  & 
// (!\myprocessor|decode7|valB[21]~5_combout  & (\myprocessor|decode7|regs:13:reg_array|r|bits:0:r~q )))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|valB[21]~5_combout ),
	.datac(\myprocessor|decode7|regs:13:reg_array|r|bits:0:r~q ),
	.datad(\myprocessor|decode7|regs:15:reg_array|r|bits:0:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[0]~73_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[0]~73 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valB[0]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N18
cycloneive_lcell_comb \myprocessor|decode7|valB[0]~74 (
// Equation(s):
// \myprocessor|decode7|valB[0]~74_combout  = (\myprocessor|decode7|valB[0]~73_combout  & (((\myprocessor|decode7|regs:14:reg_array|r|bits:0:r~q ) # (!\myprocessor|decode7|valB[21]~5_combout )))) # (!\myprocessor|decode7|valB[0]~73_combout  & 
// (\myprocessor|decode7|regs:12:reg_array|r|bits:0:r~q  & ((\myprocessor|decode7|valB[21]~5_combout ))))

	.dataa(\myprocessor|decode7|regs:12:reg_array|r|bits:0:r~q ),
	.datab(\myprocessor|decode7|valB[0]~73_combout ),
	.datac(\myprocessor|decode7|regs:14:reg_array|r|bits:0:r~q ),
	.datad(\myprocessor|decode7|valB[21]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[0]~74_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[0]~74 .lut_mask = 16'hE2CC;
defparam \myprocessor|decode7|valB[0]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N25
dffeas \myprocessor|decode7|regs:20:reg_array|r|bits:0:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[0]~23_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[20]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:20:reg_array|r|bits:0:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:20:reg_array|r|bits:0:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:20:reg_array|r|bits:0:r .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y33_N27
dffeas \myprocessor|decode7|regs:28:reg_array|r|bits:0:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[0]~23_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [28]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:28:reg_array|r|bits:0:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:28:reg_array|r|bits:0:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:28:reg_array|r|bits:0:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y33_N11
dffeas \myprocessor|decode7|regs:16:reg_array|r|bits:0:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[0]~23_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:16:reg_array|r|bits:0:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:16:reg_array|r|bits:0:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:16:reg_array|r|bits:0:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y33_N1
dffeas \myprocessor|decode7|regs:24:reg_array|r|bits:0:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[0]~23_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [24]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:24:reg_array|r|bits:0:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:24:reg_array|r|bits:0:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:24:reg_array|r|bits:0:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N10
cycloneive_lcell_comb \myprocessor|decode7|valB[0]~56 (
// Equation(s):
// \myprocessor|decode7|valB[0]~56_combout  = (\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode4|F [2]) # ((\myprocessor|decode7|regs:24:reg_array|r|bits:0:r~q )))) # (!\myprocessor|decode4|F[3]~0_combout  & (!\myprocessor|decode4|F [2] & 
// (\myprocessor|decode7|regs:16:reg_array|r|bits:0:r~q )))

	.dataa(\myprocessor|decode4|F[3]~0_combout ),
	.datab(\myprocessor|decode4|F [2]),
	.datac(\myprocessor|decode7|regs:16:reg_array|r|bits:0:r~q ),
	.datad(\myprocessor|decode7|regs:24:reg_array|r|bits:0:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[0]~56_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[0]~56 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valB[0]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N26
cycloneive_lcell_comb \myprocessor|decode7|valB[0]~57 (
// Equation(s):
// \myprocessor|decode7|valB[0]~57_combout  = (\myprocessor|decode4|F [2] & ((\myprocessor|decode7|valB[0]~56_combout  & ((\myprocessor|decode7|regs:28:reg_array|r|bits:0:r~q ))) # (!\myprocessor|decode7|valB[0]~56_combout  & 
// (\myprocessor|decode7|regs:20:reg_array|r|bits:0:r~q )))) # (!\myprocessor|decode4|F [2] & (((\myprocessor|decode7|valB[0]~56_combout ))))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode7|regs:20:reg_array|r|bits:0:r~q ),
	.datac(\myprocessor|decode7|regs:28:reg_array|r|bits:0:r~q ),
	.datad(\myprocessor|decode7|valB[0]~56_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[0]~57_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[0]~57 .lut_mask = 16'hF588;
defparam \myprocessor|decode7|valB[0]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N25
dffeas \myprocessor|decode7|regs:22:reg_array|r|bits:0:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[0]~23_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[22]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:22:reg_array|r|bits:0:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:0:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:0:r .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y30_N11
dffeas \myprocessor|decode7|regs:30:reg_array|r|bits:0:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[0]~23_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:30:reg_array|r|bits:0:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:30:reg_array|r|bits:0:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:30:reg_array|r|bits:0:r .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y30_N1
dffeas \myprocessor|decode7|regs:18:reg_array|r|bits:0:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[0]~23_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[18]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:18:reg_array|r|bits:0:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:18:reg_array|r|bits:0:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:18:reg_array|r|bits:0:r .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y30_N9
dffeas \myprocessor|decode7|regs:26:reg_array|r|bits:0:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[0]~23_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[26]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:26:reg_array|r|bits:0:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:26:reg_array|r|bits:0:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:26:reg_array|r|bits:0:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N0
cycloneive_lcell_comb \myprocessor|decode7|valB[0]~63 (
// Equation(s):
// \myprocessor|decode7|valB[0]~63_combout  = (\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode4|F [2]) # ((\myprocessor|decode7|regs:26:reg_array|r|bits:0:r~q )))) # (!\myprocessor|decode4|F[3]~0_combout  & (!\myprocessor|decode4|F [2] & 
// (\myprocessor|decode7|regs:18:reg_array|r|bits:0:r~q )))

	.dataa(\myprocessor|decode4|F[3]~0_combout ),
	.datab(\myprocessor|decode4|F [2]),
	.datac(\myprocessor|decode7|regs:18:reg_array|r|bits:0:r~q ),
	.datad(\myprocessor|decode7|regs:26:reg_array|r|bits:0:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[0]~63_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[0]~63 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valB[0]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N10
cycloneive_lcell_comb \myprocessor|decode7|valB[0]~64 (
// Equation(s):
// \myprocessor|decode7|valB[0]~64_combout  = (\myprocessor|decode4|F [2] & ((\myprocessor|decode7|valB[0]~63_combout  & ((\myprocessor|decode7|regs:30:reg_array|r|bits:0:r~q ))) # (!\myprocessor|decode7|valB[0]~63_combout  & 
// (\myprocessor|decode7|regs:22:reg_array|r|bits:0:r~q )))) # (!\myprocessor|decode4|F [2] & (((\myprocessor|decode7|valB[0]~63_combout ))))

	.dataa(\myprocessor|decode7|regs:22:reg_array|r|bits:0:r~q ),
	.datab(\myprocessor|decode4|F [2]),
	.datac(\myprocessor|decode7|regs:30:reg_array|r|bits:0:r~q ),
	.datad(\myprocessor|decode7|valB[0]~63_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[0]~64_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[0]~64 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valB[0]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N25
dffeas \myprocessor|decode7|regs:23:reg_array|r|bits:0:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[0]~23_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[23]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:23:reg_array|r|bits:0:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:23:reg_array|r|bits:0:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:23:reg_array|r|bits:0:r .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N11
dffeas \myprocessor|decode7|regs:19:reg_array|r|bits:0:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[0]~23_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[19]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:19:reg_array|r|bits:0:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:19:reg_array|r|bits:0:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:19:reg_array|r|bits:0:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N10
cycloneive_lcell_comb \myprocessor|decode7|valB[0]~58 (
// Equation(s):
// \myprocessor|decode7|valB[0]~58_combout  = (\myprocessor|decode4|F[3]~0_combout  & (((\myprocessor|decode4|F [2])))) # (!\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode4|F [2] & (\myprocessor|decode7|regs:23:reg_array|r|bits:0:r~q )) # 
// (!\myprocessor|decode4|F [2] & ((\myprocessor|decode7|regs:19:reg_array|r|bits:0:r~q )))))

	.dataa(\myprocessor|decode4|F[3]~0_combout ),
	.datab(\myprocessor|decode7|regs:23:reg_array|r|bits:0:r~q ),
	.datac(\myprocessor|decode7|regs:19:reg_array|r|bits:0:r~q ),
	.datad(\myprocessor|decode4|F [2]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[0]~58_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[0]~58 .lut_mask = 16'hEE50;
defparam \myprocessor|decode7|valB[0]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N25
dffeas \myprocessor|decode7|regs:27:reg_array|r|bits:0:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[0]~23_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[27]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:27:reg_array|r|bits:0:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:27:reg_array|r|bits:0:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:27:reg_array|r|bits:0:r .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N3
dffeas \myprocessor|decode7|regs:31:reg_array|r|bits:0:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[0]~23_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:31:reg_array|r|bits:0:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:31:reg_array|r|bits:0:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:31:reg_array|r|bits:0:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N2
cycloneive_lcell_comb \myprocessor|decode7|valB[0]~59 (
// Equation(s):
// \myprocessor|decode7|valB[0]~59_combout  = (\myprocessor|decode7|valB[0]~58_combout  & (((\myprocessor|decode7|regs:31:reg_array|r|bits:0:r~q ) # (!\myprocessor|decode4|F[3]~0_combout )))) # (!\myprocessor|decode7|valB[0]~58_combout  & 
// (\myprocessor|decode7|regs:27:reg_array|r|bits:0:r~q  & ((\myprocessor|decode4|F[3]~0_combout ))))

	.dataa(\myprocessor|decode7|valB[0]~58_combout ),
	.datab(\myprocessor|decode7|regs:27:reg_array|r|bits:0:r~q ),
	.datac(\myprocessor|decode7|regs:31:reg_array|r|bits:0:r~q ),
	.datad(\myprocessor|decode4|F[3]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[0]~59_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[0]~59 .lut_mask = 16'hE4AA;
defparam \myprocessor|decode7|valB[0]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N9
dffeas \myprocessor|decode7|regs:17:reg_array|r|bits:0:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[0]~23_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[17]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:17:reg_array|r|bits:0:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:17:reg_array|r|bits:0:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:17:reg_array|r|bits:0:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N25
dffeas \myprocessor|decode7|regs:21:reg_array|r|bits:0:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[0]~23_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[21]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:21:reg_array|r|bits:0:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:21:reg_array|r|bits:0:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:21:reg_array|r|bits:0:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N8
cycloneive_lcell_comb \myprocessor|decode7|valB[0]~60 (
// Equation(s):
// \myprocessor|decode7|valB[0]~60_combout  = (\myprocessor|decode4|F [2] & ((\myprocessor|decode4|F[3]~0_combout ) # ((\myprocessor|decode7|regs:21:reg_array|r|bits:0:r~q )))) # (!\myprocessor|decode4|F [2] & (!\myprocessor|decode4|F[3]~0_combout  & 
// (\myprocessor|decode7|regs:17:reg_array|r|bits:0:r~q )))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:17:reg_array|r|bits:0:r~q ),
	.datad(\myprocessor|decode7|regs:21:reg_array|r|bits:0:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[0]~60_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[0]~60 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valB[0]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N27
dffeas \myprocessor|decode7|regs:29:reg_array|r|bits:0:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[0]~23_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[29]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:29:reg_array|r|bits:0:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:29:reg_array|r|bits:0:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:29:reg_array|r|bits:0:r .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N17
dffeas \myprocessor|decode7|regs:25:reg_array|r|bits:0:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[0]~23_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[25]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:25:reg_array|r|bits:0:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:25:reg_array|r|bits:0:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:25:reg_array|r|bits:0:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N26
cycloneive_lcell_comb \myprocessor|decode7|valB[0]~61 (
// Equation(s):
// \myprocessor|decode7|valB[0]~61_combout  = (\myprocessor|decode7|valB[0]~60_combout  & (((\myprocessor|decode7|regs:29:reg_array|r|bits:0:r~q )) # (!\myprocessor|decode4|F[3]~0_combout ))) # (!\myprocessor|decode7|valB[0]~60_combout  & 
// (\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|regs:25:reg_array|r|bits:0:r~q ))))

	.dataa(\myprocessor|decode7|valB[0]~60_combout ),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:29:reg_array|r|bits:0:r~q ),
	.datad(\myprocessor|decode7|regs:25:reg_array|r|bits:0:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[0]~61_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[0]~61 .lut_mask = 16'hE6A2;
defparam \myprocessor|decode7|valB[0]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N28
cycloneive_lcell_comb \myprocessor|decode7|valB[0]~62 (
// Equation(s):
// \myprocessor|decode7|valB[0]~62_combout  = (\myprocessor|decode7|valB[21]~5_combout  & (((\myprocessor|decode7|valB[21]~6_combout )))) # (!\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[21]~6_combout  & 
// (\myprocessor|decode7|valB[0]~59_combout )) # (!\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[0]~61_combout )))))

	.dataa(\myprocessor|decode7|valB[0]~59_combout ),
	.datab(\myprocessor|decode7|valB[21]~5_combout ),
	.datac(\myprocessor|decode7|valB[21]~6_combout ),
	.datad(\myprocessor|decode7|valB[0]~61_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[0]~62_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[0]~62 .lut_mask = 16'hE3E0;
defparam \myprocessor|decode7|valB[0]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N22
cycloneive_lcell_comb \myprocessor|decode7|valB[0]~65 (
// Equation(s):
// \myprocessor|decode7|valB[0]~65_combout  = (\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[0]~62_combout  & ((\myprocessor|decode7|valB[0]~64_combout ))) # (!\myprocessor|decode7|valB[0]~62_combout  & 
// (\myprocessor|decode7|valB[0]~57_combout )))) # (!\myprocessor|decode7|valB[21]~5_combout  & (((\myprocessor|decode7|valB[0]~62_combout ))))

	.dataa(\myprocessor|decode7|valB[0]~57_combout ),
	.datab(\myprocessor|decode7|valB[21]~5_combout ),
	.datac(\myprocessor|decode7|valB[0]~64_combout ),
	.datad(\myprocessor|decode7|valB[0]~62_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[0]~65_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[0]~65 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valB[0]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N30
cycloneive_lcell_comb \myprocessor|decode7|valB[0]~75 (
// Equation(s):
// \myprocessor|decode7|valB[0]~75_combout  = (\myprocessor|decode7|valB[0]~72_combout  & ((\myprocessor|decode7|valB[0]~74_combout ) # ((!\myprocessor|decode7|valB[21]~20_combout )))) # (!\myprocessor|decode7|valB[0]~72_combout  & 
// (((\myprocessor|decode7|valB[21]~20_combout  & \myprocessor|decode7|valB[0]~65_combout ))))

	.dataa(\myprocessor|decode7|valB[0]~72_combout ),
	.datab(\myprocessor|decode7|valB[0]~74_combout ),
	.datac(\myprocessor|decode7|valB[21]~20_combout ),
	.datad(\myprocessor|decode7|valB[0]~65_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[0]~75_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[0]~75 .lut_mask = 16'hDA8A;
defparam \myprocessor|decode7|valB[0]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y39_N29
dffeas \myps2|fifo~15 (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myps2|Mux5~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myps2|fifo~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|fifo~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|fifo~15 .is_wysiwyg = "true";
defparam \myps2|fifo~15 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y39_N7
dffeas \myps2|fifo_rtl_0_bypass[12] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myps2|Mux5~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|fifo_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|fifo_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \myps2|fifo_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N30
cycloneive_lcell_comb \myprocessor|fetch4|sum_s~0 (
// Equation(s):
// \myprocessor|fetch4|sum_s~0_combout  = \myprocessor|fetch2|bits:0:r~q  $ (\myprocessor|fetch2|bits:1:r~q )

	.dataa(gnd),
	.datab(\myprocessor|fetch2|bits:0:r~q ),
	.datac(\myprocessor|fetch2|bits:1:r~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|fetch4|sum_s~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|fetch4|sum_s~0 .lut_mask = 16'h3C3C;
defparam \myprocessor|fetch4|sum_s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N6
cycloneive_lcell_comb \myprocessor|writeback1|F[1]~38 (
// Equation(s):
// \myprocessor|writeback1|F[1]~38_combout  = (\myprocessor|writeback1|F[2]~10_combout  & ((\myprocessor|writeback1|F[2]~9_combout ) # ((\myprocessor|fetch4|sum_s~0_combout )))) # (!\myprocessor|writeback1|F[2]~10_combout  & 
// (!\myprocessor|writeback1|F[2]~9_combout  & (\myps2|fifo_rtl_0_bypass [12])))

	.dataa(\myprocessor|writeback1|F[2]~10_combout ),
	.datab(\myprocessor|writeback1|F[2]~9_combout ),
	.datac(\myps2|fifo_rtl_0_bypass [12]),
	.datad(\myprocessor|fetch4|sum_s~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[1]~38_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[1]~38 .lut_mask = 16'hBA98;
defparam \myprocessor|writeback1|F[1]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N28
cycloneive_lcell_comb \myprocessor|writeback1|F[1]~39 (
// Equation(s):
// \myprocessor|writeback1|F[1]~39_combout  = (\myprocessor|writeback1|F[2]~9_combout  & ((\myprocessor|writeback1|F[1]~38_combout  & (\myps2|fifo_rtl_0|auto_generated|ram_block1a1 )) # (!\myprocessor|writeback1|F[1]~38_combout  & ((\myps2|fifo~15_q ))))) # 
// (!\myprocessor|writeback1|F[2]~9_combout  & (((\myprocessor|writeback1|F[1]~38_combout ))))

	.dataa(\myps2|fifo_rtl_0|auto_generated|ram_block1a1 ),
	.datab(\myprocessor|writeback1|F[2]~9_combout ),
	.datac(\myps2|fifo~15_q ),
	.datad(\myprocessor|writeback1|F[1]~38_combout ),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[1]~39_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[1]~39 .lut_mask = 16'hBBC0;
defparam \myprocessor|writeback1|F[1]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N6
cycloneive_lcell_comb \myprocessor|writeback1|F[1]~40 (
// Equation(s):
// \myprocessor|writeback1|F[1]~40_combout  = (!\myprocessor|decode1|Equal7~0_combout  & ((\myprocessor|writeback1|F[7]~13_combout  & ((\myprocessor|execute02|R[1]~100_combout ))) # (!\myprocessor|writeback1|F[7]~13_combout  & 
// (\myprocessor|writeback1|F[1]~39_combout ))))

	.dataa(\myprocessor|decode1|Equal7~0_combout ),
	.datab(\myprocessor|writeback1|F[1]~39_combout ),
	.datac(\myprocessor|writeback1|F[7]~13_combout ),
	.datad(\myprocessor|execute02|R[1]~100_combout ),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[1]~40_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[1]~40 .lut_mask = 16'h5404;
defparam \myprocessor|writeback1|F[1]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N29
dffeas \myprocessor|decode7|regs:14:reg_array|r|bits:1:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|writeback1|F[1]~41_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|decode7|inEnable[14]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:14:reg_array|r|bits:1:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:14:reg_array|r|bits:1:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:14:reg_array|r|bits:1:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y38_N11
dffeas \myprocessor|decode7|regs:15:reg_array|r|bits:1:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[1]~41_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[15]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:15:reg_array|r|bits:1:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:1:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:1:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y38_N5
dffeas \myprocessor|decode7|regs:12:reg_array|r|bits:1:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[1]~41_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[12]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:12:reg_array|r|bits:1:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:12:reg_array|r|bits:1:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:12:reg_array|r|bits:1:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N22
cycloneive_lcell_comb \myprocessor|decode7|valB[1]~173 (
// Equation(s):
// \myprocessor|decode7|valB[1]~173_combout  = (\myprocessor|decode7|valB[21]~6_combout  & (((\myprocessor|decode7|valB[21]~5_combout )))) # (!\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[21]~5_combout  & 
// (\myprocessor|decode7|regs:12:reg_array|r|bits:1:r~q )) # (!\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|regs:13:reg_array|r|bits:1:r~q )))))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|regs:12:reg_array|r|bits:1:r~q ),
	.datac(\myprocessor|decode7|regs:13:reg_array|r|bits:1:r~q ),
	.datad(\myprocessor|decode7|valB[21]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[1]~173_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[1]~173 .lut_mask = 16'hEE50;
defparam \myprocessor|decode7|valB[1]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N0
cycloneive_lcell_comb \myprocessor|decode7|valB[1]~174 (
// Equation(s):
// \myprocessor|decode7|valB[1]~174_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[1]~173_combout  & (\myprocessor|decode7|regs:14:reg_array|r|bits:1:r~q )) # (!\myprocessor|decode7|valB[1]~173_combout  & 
// ((\myprocessor|decode7|regs:15:reg_array|r|bits:1:r~q ))))) # (!\myprocessor|decode7|valB[21]~6_combout  & (((\myprocessor|decode7|valB[1]~173_combout ))))

	.dataa(\myprocessor|decode7|regs:14:reg_array|r|bits:1:r~q ),
	.datab(\myprocessor|decode7|regs:15:reg_array|r|bits:1:r~q ),
	.datac(\myprocessor|decode7|valB[21]~6_combout ),
	.datad(\myprocessor|decode7|valB[1]~173_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[1]~174_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[1]~174 .lut_mask = 16'hAFC0;
defparam \myprocessor|decode7|valB[1]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N21
dffeas \myprocessor|decode7|regs:11:reg_array|r|bits:1:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[1]~41_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[11]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:11:reg_array|r|bits:1:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:1:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:1:r .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N13
dffeas \myprocessor|decode7|regs:9:reg_array|r|bits:1:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[1]~41_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[9]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:9:reg_array|r|bits:1:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:9:reg_array|r|bits:1:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:9:reg_array|r|bits:1:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N12
cycloneive_lcell_comb \myprocessor|decode7|valB[1]~156 (
// Equation(s):
// \myprocessor|decode7|valB[1]~156_combout  = (\myprocessor|decode7|valB[21]~5_combout  & (((\myprocessor|decode7|valB[21]~6_combout )))) # (!\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[21]~6_combout  & 
// (\myprocessor|decode7|regs:11:reg_array|r|bits:1:r~q )) # (!\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|regs:9:reg_array|r|bits:1:r~q )))))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|regs:11:reg_array|r|bits:1:r~q ),
	.datac(\myprocessor|decode7|regs:9:reg_array|r|bits:1:r~q ),
	.datad(\myprocessor|decode7|valB[21]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[1]~156_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[1]~156 .lut_mask = 16'hEE50;
defparam \myprocessor|decode7|valB[1]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N7
dffeas \myprocessor|decode7|regs:10:reg_array|r|bits:1:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[1]~41_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[10]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:10:reg_array|r|bits:1:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:10:reg_array|r|bits:1:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:10:reg_array|r|bits:1:r .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N27
dffeas \myprocessor|decode7|regs:8:reg_array|r|bits:1:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[1]~41_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[8]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:8:reg_array|r|bits:1:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:8:reg_array|r|bits:1:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:8:reg_array|r|bits:1:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N6
cycloneive_lcell_comb \myprocessor|decode7|valB[1]~157 (
// Equation(s):
// \myprocessor|decode7|valB[1]~157_combout  = (\myprocessor|decode7|valB[1]~156_combout  & (((\myprocessor|decode7|regs:10:reg_array|r|bits:1:r~q )) # (!\myprocessor|decode7|valB[21]~5_combout ))) # (!\myprocessor|decode7|valB[1]~156_combout  & 
// (\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|regs:8:reg_array|r|bits:1:r~q ))))

	.dataa(\myprocessor|decode7|valB[1]~156_combout ),
	.datab(\myprocessor|decode7|valB[21]~5_combout ),
	.datac(\myprocessor|decode7|regs:10:reg_array|r|bits:1:r~q ),
	.datad(\myprocessor|decode7|regs:8:reg_array|r|bits:1:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[1]~157_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[1]~157 .lut_mask = 16'hE6A2;
defparam \myprocessor|decode7|valB[1]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N23
dffeas \myprocessor|decode7|regs:4:reg_array|r|bits:1:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[1]~41_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[4]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:4:reg_array|r|bits:1:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:4:reg_array|r|bits:1:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:4:reg_array|r|bits:1:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N11
dffeas \myprocessor|decode7|regs:5:reg_array|r|bits:1:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[1]~41_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[5]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:5:reg_array|r|bits:1:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:5:reg_array|r|bits:1:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:5:reg_array|r|bits:1:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N10
cycloneive_lcell_comb \myprocessor|decode7|valB[1]~168 (
// Equation(s):
// \myprocessor|decode7|valB[1]~168_combout  = (\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|regs:4:reg_array|r|bits:1:r~q ) # ((\myprocessor|decode7|valB[21]~6_combout )))) # (!\myprocessor|decode7|valB[21]~5_combout  & 
// (((\myprocessor|decode7|regs:5:reg_array|r|bits:1:r~q  & !\myprocessor|decode7|valB[21]~6_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|regs:4:reg_array|r|bits:1:r~q ),
	.datac(\myprocessor|decode7|regs:5:reg_array|r|bits:1:r~q ),
	.datad(\myprocessor|decode7|valB[21]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[1]~168_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[1]~168 .lut_mask = 16'hAAD8;
defparam \myprocessor|decode7|valB[1]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N5
dffeas \myprocessor|decode7|regs:7:reg_array|r|bits:1:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[1]~41_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[7]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:7:reg_array|r|bits:1:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:7:reg_array|r|bits:1:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:7:reg_array|r|bits:1:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N13
dffeas \myprocessor|decode7|regs:6:reg_array|r|bits:1:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[1]~41_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[6]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:6:reg_array|r|bits:1:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:6:reg_array|r|bits:1:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:6:reg_array|r|bits:1:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N12
cycloneive_lcell_comb \myprocessor|decode7|valB[1]~169 (
// Equation(s):
// \myprocessor|decode7|valB[1]~169_combout  = (\myprocessor|decode7|valB[1]~168_combout  & (((\myprocessor|decode7|regs:6:reg_array|r|bits:1:r~q ) # (!\myprocessor|decode7|valB[21]~6_combout )))) # (!\myprocessor|decode7|valB[1]~168_combout  & 
// (\myprocessor|decode7|regs:7:reg_array|r|bits:1:r~q  & ((\myprocessor|decode7|valB[21]~6_combout ))))

	.dataa(\myprocessor|decode7|valB[1]~168_combout ),
	.datab(\myprocessor|decode7|regs:7:reg_array|r|bits:1:r~q ),
	.datac(\myprocessor|decode7|regs:6:reg_array|r|bits:1:r~q ),
	.datad(\myprocessor|decode7|valB[21]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[1]~169_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[1]~169 .lut_mask = 16'hE4AA;
defparam \myprocessor|decode7|valB[1]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N17
dffeas \myprocessor|decode7|regs:1:reg_array|r|bits:1:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[1]~41_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[1]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:1:reg_array|r|bits:1:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:1:reg_array|r|bits:1:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:1:reg_array|r|bits:1:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N30
cycloneive_lcell_comb \myprocessor|decode7|valB[1]~170 (
// Equation(s):
// \myprocessor|decode7|valB[1]~170_combout  = (\myprocessor|decode7|valB[21]~23_combout  & (((\myprocessor|decode7|valB[21]~26_combout )))) # (!\myprocessor|decode7|valB[21]~23_combout  & ((\myprocessor|decode7|valB[21]~26_combout  & 
// (\myprocessor|decode7|valB[1]~169_combout )) # (!\myprocessor|decode7|valB[21]~26_combout  & ((\myprocessor|decode7|regs:1:reg_array|r|bits:1:r~q )))))

	.dataa(\myprocessor|decode7|valB[1]~169_combout ),
	.datab(\myprocessor|decode7|valB[21]~23_combout ),
	.datac(\myprocessor|decode7|valB[21]~26_combout ),
	.datad(\myprocessor|decode7|regs:1:reg_array|r|bits:1:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[1]~170_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[1]~170 .lut_mask = 16'hE3E0;
defparam \myprocessor|decode7|valB[1]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y31_N25
dffeas \myprocessor|decode7|regs:3:reg_array|r|bits:1:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[1]~41_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[3]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:3:reg_array|r|bits:1:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:3:reg_array|r|bits:1:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:3:reg_array|r|bits:1:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y31_N19
dffeas \myprocessor|decode7|regs:2:reg_array|r|bits:1:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[1]~41_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[2]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:2:reg_array|r|bits:1:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:2:reg_array|r|bits:1:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:2:reg_array|r|bits:1:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N24
cycloneive_lcell_comb \myprocessor|decode7|valB[1]~171 (
// Equation(s):
// \myprocessor|decode7|valB[1]~171_combout  = (\myprocessor|decode7|valB[21]~656_combout  & ((\myprocessor|decode7|valB[1]~170_combout  & ((\myprocessor|decode7|regs:2:reg_array|r|bits:1:r~q ))) # (!\myprocessor|decode7|valB[1]~170_combout  & 
// (\myprocessor|decode7|regs:3:reg_array|r|bits:1:r~q )))) # (!\myprocessor|decode7|valB[21]~656_combout  & (\myprocessor|decode7|valB[1]~170_combout ))

	.dataa(\myprocessor|decode7|valB[21]~656_combout ),
	.datab(\myprocessor|decode7|valB[1]~170_combout ),
	.datac(\myprocessor|decode7|regs:3:reg_array|r|bits:1:r~q ),
	.datad(\myprocessor|decode7|regs:2:reg_array|r|bits:1:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[1]~171_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[1]~171 .lut_mask = 16'hEC64;
defparam \myprocessor|decode7|valB[1]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N23
dffeas \myprocessor|decode7|regs:19:reg_array|r|bits:1:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[1]~41_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[19]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:19:reg_array|r|bits:1:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:19:reg_array|r|bits:1:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:19:reg_array|r|bits:1:r .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N13
dffeas \myprocessor|decode7|regs:23:reg_array|r|bits:1:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[1]~41_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[23]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:23:reg_array|r|bits:1:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:23:reg_array|r|bits:1:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:23:reg_array|r|bits:1:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N12
cycloneive_lcell_comb \myprocessor|decode7|valB[1]~158 (
// Equation(s):
// \myprocessor|decode7|valB[1]~158_combout  = (\myprocessor|decode4|F[3]~0_combout  & (((\myprocessor|decode4|F [2])))) # (!\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode4|F [2] & ((\myprocessor|decode7|regs:23:reg_array|r|bits:1:r~q ))) # 
// (!\myprocessor|decode4|F [2] & (\myprocessor|decode7|regs:19:reg_array|r|bits:1:r~q ))))

	.dataa(\myprocessor|decode7|regs:19:reg_array|r|bits:1:r~q ),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:23:reg_array|r|bits:1:r~q ),
	.datad(\myprocessor|decode4|F [2]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[1]~158_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[1]~158 .lut_mask = 16'hFC22;
defparam \myprocessor|decode7|valB[1]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N9
dffeas \myprocessor|decode7|regs:31:reg_array|r|bits:1:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[1]~41_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:31:reg_array|r|bits:1:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:31:reg_array|r|bits:1:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:31:reg_array|r|bits:1:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y32_N31
dffeas \myprocessor|decode7|regs:27:reg_array|r|bits:1:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[1]~41_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[27]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:27:reg_array|r|bits:1:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:27:reg_array|r|bits:1:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:27:reg_array|r|bits:1:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N30
cycloneive_lcell_comb \myprocessor|decode7|valB[1]~159 (
// Equation(s):
// \myprocessor|decode7|valB[1]~159_combout  = (\myprocessor|decode7|valB[1]~158_combout  & ((\myprocessor|decode7|regs:31:reg_array|r|bits:1:r~q ) # ((!\myprocessor|decode4|F[3]~0_combout )))) # (!\myprocessor|decode7|valB[1]~158_combout  & 
// (((\myprocessor|decode7|regs:27:reg_array|r|bits:1:r~q  & \myprocessor|decode4|F[3]~0_combout ))))

	.dataa(\myprocessor|decode7|valB[1]~158_combout ),
	.datab(\myprocessor|decode7|regs:31:reg_array|r|bits:1:r~q ),
	.datac(\myprocessor|decode7|regs:27:reg_array|r|bits:1:r~q ),
	.datad(\myprocessor|decode4|F[3]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[1]~159_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[1]~159 .lut_mask = 16'hD8AA;
defparam \myprocessor|decode7|valB[1]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N19
dffeas \myprocessor|decode7|regs:30:reg_array|r|bits:1:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[1]~41_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:30:reg_array|r|bits:1:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:30:reg_array|r|bits:1:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:30:reg_array|r|bits:1:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y32_N17
dffeas \myprocessor|decode7|regs:18:reg_array|r|bits:1:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[1]~41_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[18]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:18:reg_array|r|bits:1:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:18:reg_array|r|bits:1:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:18:reg_array|r|bits:1:r .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N9
dffeas \myprocessor|decode7|regs:26:reg_array|r|bits:1:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[1]~41_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[26]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:26:reg_array|r|bits:1:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:26:reg_array|r|bits:1:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:26:reg_array|r|bits:1:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N8
cycloneive_lcell_comb \myprocessor|decode7|valB[1]~165 (
// Equation(s):
// \myprocessor|decode7|valB[1]~165_combout  = (\myprocessor|decode4|F[3]~0_combout  & (((\myprocessor|decode7|regs:26:reg_array|r|bits:1:r~q ) # (\myprocessor|decode4|F [2])))) # (!\myprocessor|decode4|F[3]~0_combout  & 
// (\myprocessor|decode7|regs:18:reg_array|r|bits:1:r~q  & ((!\myprocessor|decode4|F [2]))))

	.dataa(\myprocessor|decode7|regs:18:reg_array|r|bits:1:r~q ),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:26:reg_array|r|bits:1:r~q ),
	.datad(\myprocessor|decode4|F [2]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[1]~165_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[1]~165 .lut_mask = 16'hCCE2;
defparam \myprocessor|decode7|valB[1]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N5
dffeas \myprocessor|decode7|regs:22:reg_array|r|bits:1:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[1]~41_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[22]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:22:reg_array|r|bits:1:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:1:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:1:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N4
cycloneive_lcell_comb \myprocessor|decode7|valB[1]~166 (
// Equation(s):
// \myprocessor|decode7|valB[1]~166_combout  = (\myprocessor|decode7|valB[1]~165_combout  & ((\myprocessor|decode7|regs:30:reg_array|r|bits:1:r~q ) # ((!\myprocessor|decode4|F [2])))) # (!\myprocessor|decode7|valB[1]~165_combout  & 
// (((\myprocessor|decode7|regs:22:reg_array|r|bits:1:r~q  & \myprocessor|decode4|F [2]))))

	.dataa(\myprocessor|decode7|regs:30:reg_array|r|bits:1:r~q ),
	.datab(\myprocessor|decode7|valB[1]~165_combout ),
	.datac(\myprocessor|decode7|regs:22:reg_array|r|bits:1:r~q ),
	.datad(\myprocessor|decode4|F [2]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[1]~166_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[1]~166 .lut_mask = 16'hB8CC;
defparam \myprocessor|decode7|valB[1]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N5
dffeas \myprocessor|decode7|regs:17:reg_array|r|bits:1:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[1]~41_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[17]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:17:reg_array|r|bits:1:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:17:reg_array|r|bits:1:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:17:reg_array|r|bits:1:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N25
dffeas \myprocessor|decode7|regs:21:reg_array|r|bits:1:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[1]~41_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[21]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:21:reg_array|r|bits:1:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:21:reg_array|r|bits:1:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:21:reg_array|r|bits:1:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N4
cycloneive_lcell_comb \myprocessor|decode7|valB[1]~162 (
// Equation(s):
// \myprocessor|decode7|valB[1]~162_combout  = (\myprocessor|decode4|F [2] & ((\myprocessor|decode4|F[3]~0_combout ) # ((\myprocessor|decode7|regs:21:reg_array|r|bits:1:r~q )))) # (!\myprocessor|decode4|F [2] & (!\myprocessor|decode4|F[3]~0_combout  & 
// (\myprocessor|decode7|regs:17:reg_array|r|bits:1:r~q )))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:17:reg_array|r|bits:1:r~q ),
	.datad(\myprocessor|decode7|regs:21:reg_array|r|bits:1:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[1]~162_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[1]~162 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valB[1]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N31
dffeas \myprocessor|decode7|regs:29:reg_array|r|bits:1:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[1]~41_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[29]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:29:reg_array|r|bits:1:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:29:reg_array|r|bits:1:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:29:reg_array|r|bits:1:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N23
dffeas \myprocessor|decode7|regs:25:reg_array|r|bits:1:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[1]~41_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[25]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:25:reg_array|r|bits:1:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:25:reg_array|r|bits:1:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:25:reg_array|r|bits:1:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N30
cycloneive_lcell_comb \myprocessor|decode7|valB[1]~163 (
// Equation(s):
// \myprocessor|decode7|valB[1]~163_combout  = (\myprocessor|decode7|valB[1]~162_combout  & (((\myprocessor|decode7|regs:29:reg_array|r|bits:1:r~q )) # (!\myprocessor|decode4|F[3]~0_combout ))) # (!\myprocessor|decode7|valB[1]~162_combout  & 
// (\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|regs:25:reg_array|r|bits:1:r~q ))))

	.dataa(\myprocessor|decode7|valB[1]~162_combout ),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:29:reg_array|r|bits:1:r~q ),
	.datad(\myprocessor|decode7|regs:25:reg_array|r|bits:1:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[1]~163_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[1]~163 .lut_mask = 16'hE6A2;
defparam \myprocessor|decode7|valB[1]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N23
dffeas \myprocessor|decode7|regs:28:reg_array|r|bits:1:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[1]~41_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [28]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:28:reg_array|r|bits:1:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:28:reg_array|r|bits:1:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:28:reg_array|r|bits:1:r .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y33_N21
dffeas \myprocessor|decode7|regs:20:reg_array|r|bits:1:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[1]~41_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[20]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:20:reg_array|r|bits:1:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:20:reg_array|r|bits:1:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:20:reg_array|r|bits:1:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y33_N23
dffeas \myprocessor|decode7|regs:16:reg_array|r|bits:1:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[1]~41_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:16:reg_array|r|bits:1:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:16:reg_array|r|bits:1:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:16:reg_array|r|bits:1:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y33_N5
dffeas \myprocessor|decode7|regs:24:reg_array|r|bits:1:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[1]~41_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [24]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:24:reg_array|r|bits:1:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:24:reg_array|r|bits:1:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:24:reg_array|r|bits:1:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N4
cycloneive_lcell_comb \myprocessor|decode7|valB[1]~160 (
// Equation(s):
// \myprocessor|decode7|valB[1]~160_combout  = (\myprocessor|decode4|F [2] & (((\myprocessor|decode4|F[3]~0_combout )))) # (!\myprocessor|decode4|F [2] & ((\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|regs:24:reg_array|r|bits:1:r~q ))) # 
// (!\myprocessor|decode4|F[3]~0_combout  & (\myprocessor|decode7|regs:16:reg_array|r|bits:1:r~q ))))

	.dataa(\myprocessor|decode7|regs:16:reg_array|r|bits:1:r~q ),
	.datab(\myprocessor|decode4|F [2]),
	.datac(\myprocessor|decode7|regs:24:reg_array|r|bits:1:r~q ),
	.datad(\myprocessor|decode4|F[3]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[1]~160_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[1]~160 .lut_mask = 16'hFC22;
defparam \myprocessor|decode7|valB[1]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N20
cycloneive_lcell_comb \myprocessor|decode7|valB[1]~161 (
// Equation(s):
// \myprocessor|decode7|valB[1]~161_combout  = (\myprocessor|decode4|F [2] & ((\myprocessor|decode7|valB[1]~160_combout  & (\myprocessor|decode7|regs:28:reg_array|r|bits:1:r~q )) # (!\myprocessor|decode7|valB[1]~160_combout  & 
// ((\myprocessor|decode7|regs:20:reg_array|r|bits:1:r~q ))))) # (!\myprocessor|decode4|F [2] & (((\myprocessor|decode7|valB[1]~160_combout ))))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode7|regs:28:reg_array|r|bits:1:r~q ),
	.datac(\myprocessor|decode7|regs:20:reg_array|r|bits:1:r~q ),
	.datad(\myprocessor|decode7|valB[1]~160_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[1]~161_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[1]~161 .lut_mask = 16'hDDA0;
defparam \myprocessor|decode7|valB[1]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N18
cycloneive_lcell_comb \myprocessor|decode7|valB[1]~164 (
// Equation(s):
// \myprocessor|decode7|valB[1]~164_combout  = (\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[21]~6_combout ) # ((\myprocessor|decode7|valB[1]~161_combout )))) # (!\myprocessor|decode7|valB[21]~5_combout  & 
// (!\myprocessor|decode7|valB[21]~6_combout  & (\myprocessor|decode7|valB[1]~163_combout )))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|valB[21]~6_combout ),
	.datac(\myprocessor|decode7|valB[1]~163_combout ),
	.datad(\myprocessor|decode7|valB[1]~161_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[1]~164_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[1]~164 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valB[1]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N22
cycloneive_lcell_comb \myprocessor|decode7|valB[1]~167 (
// Equation(s):
// \myprocessor|decode7|valB[1]~167_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[1]~164_combout  & ((\myprocessor|decode7|valB[1]~166_combout ))) # (!\myprocessor|decode7|valB[1]~164_combout  & 
// (\myprocessor|decode7|valB[1]~159_combout )))) # (!\myprocessor|decode7|valB[21]~6_combout  & (((\myprocessor|decode7|valB[1]~164_combout ))))

	.dataa(\myprocessor|decode7|valB[1]~159_combout ),
	.datab(\myprocessor|decode7|valB[1]~166_combout ),
	.datac(\myprocessor|decode7|valB[21]~6_combout ),
	.datad(\myprocessor|decode7|valB[1]~164_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[1]~167_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[1]~167 .lut_mask = 16'hCFA0;
defparam \myprocessor|decode7|valB[1]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N0
cycloneive_lcell_comb \myprocessor|decode7|valB[1]~172 (
// Equation(s):
// \myprocessor|decode7|valB[1]~172_combout  = (\myprocessor|decode7|valB[21]~9_combout  & (((\myprocessor|decode7|valB[21]~20_combout )))) # (!\myprocessor|decode7|valB[21]~9_combout  & ((\myprocessor|decode7|valB[21]~20_combout  & 
// ((\myprocessor|decode7|valB[1]~167_combout ))) # (!\myprocessor|decode7|valB[21]~20_combout  & (\myprocessor|decode7|valB[1]~171_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~9_combout ),
	.datab(\myprocessor|decode7|valB[1]~171_combout ),
	.datac(\myprocessor|decode7|valB[21]~20_combout ),
	.datad(\myprocessor|decode7|valB[1]~167_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[1]~172_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[1]~172 .lut_mask = 16'hF4A4;
defparam \myprocessor|decode7|valB[1]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N2
cycloneive_lcell_comb \myprocessor|decode7|valB[1]~175 (
// Equation(s):
// \myprocessor|decode7|valB[1]~175_combout  = (\myprocessor|decode7|valB[21]~9_combout  & ((\myprocessor|decode7|valB[1]~172_combout  & (\myprocessor|decode7|valB[1]~174_combout )) # (!\myprocessor|decode7|valB[1]~172_combout  & 
// ((\myprocessor|decode7|valB[1]~157_combout ))))) # (!\myprocessor|decode7|valB[21]~9_combout  & (((\myprocessor|decode7|valB[1]~172_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~9_combout ),
	.datab(\myprocessor|decode7|valB[1]~174_combout ),
	.datac(\myprocessor|decode7|valB[1]~157_combout ),
	.datad(\myprocessor|decode7|valB[1]~172_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[1]~175_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[1]~175 .lut_mask = 16'hDDA0;
defparam \myprocessor|decode7|valB[1]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N15
dffeas \myprocessor|decode7|regs:13:reg_array|r|bits:3:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[3]~31_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[13]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:13:reg_array|r|bits:3:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:13:reg_array|r|bits:3:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:13:reg_array|r|bits:3:r .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y38_N13
dffeas \myprocessor|decode7|regs:15:reg_array|r|bits:3:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[3]~31_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[15]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:15:reg_array|r|bits:3:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:3:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:3:r .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N31
dffeas \myprocessor|decode7|regs:12:reg_array|r|bits:3:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[3]~31_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[12]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:12:reg_array|r|bits:3:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:12:reg_array|r|bits:3:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:12:reg_array|r|bits:3:r .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N9
dffeas \myprocessor|decode7|regs:14:reg_array|r|bits:3:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|writeback1|F[3]~31_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|decode7|inEnable[14]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:14:reg_array|r|bits:3:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:14:reg_array|r|bits:3:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:14:reg_array|r|bits:3:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N30
cycloneive_lcell_comb \myprocessor|decode7|valA[3]~170 (
// Equation(s):
// \myprocessor|decode7|valA[3]~170_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]) # ((\myprocessor|decode7|regs:14:reg_array|r|bits:3:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|decode7|regs:12:reg_array|r|bits:3:r~q )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|regs:12:reg_array|r|bits:3:r~q ),
	.datad(\myprocessor|decode7|regs:14:reg_array|r|bits:3:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[3]~170_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[3]~170 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valA[3]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N12
cycloneive_lcell_comb \myprocessor|decode7|valA[3]~171 (
// Equation(s):
// \myprocessor|decode7|valA[3]~171_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|valA[3]~170_combout  & ((\myprocessor|decode7|regs:15:reg_array|r|bits:3:r~q ))) # 
// (!\myprocessor|decode7|valA[3]~170_combout  & (\myprocessor|decode7|regs:13:reg_array|r|bits:3:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|decode7|valA[3]~170_combout ))))

	.dataa(\myprocessor|decode7|regs:13:reg_array|r|bits:3:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|regs:15:reg_array|r|bits:3:r~q ),
	.datad(\myprocessor|decode7|valA[3]~170_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[3]~171_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[3]~171 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valA[3]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N15
dffeas \myprocessor|decode7|regs:3:reg_array|r|bits:3:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[3]~31_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[3]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:3:reg_array|r|bits:3:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:3:reg_array|r|bits:3:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:3:reg_array|r|bits:3:r .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y35_N17
dffeas \myprocessor|decode7|regs:2:reg_array|r|bits:3:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[3]~31_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[2]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:2:reg_array|r|bits:3:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:2:reg_array|r|bits:3:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:2:reg_array|r|bits:3:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N7
dffeas \myprocessor|decode7|regs:1:reg_array|r|bits:3:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[3]~31_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[1]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:1:reg_array|r|bits:3:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:1:reg_array|r|bits:3:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:1:reg_array|r|bits:3:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N23
dffeas \myprocessor|decode7|regs:6:reg_array|r|bits:3:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[3]~31_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[6]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:6:reg_array|r|bits:3:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:6:reg_array|r|bits:3:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:6:reg_array|r|bits:3:r .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N11
dffeas \myprocessor|decode7|regs:4:reg_array|r|bits:3:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[3]~31_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[4]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:4:reg_array|r|bits:3:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:4:reg_array|r|bits:3:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:4:reg_array|r|bits:3:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N10
cycloneive_lcell_comb \myprocessor|decode7|valA[3]~165 (
// Equation(s):
// \myprocessor|decode7|valA[3]~165_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|regs:6:reg_array|r|bits:3:r~q ) # ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|decode7|regs:4:reg_array|r|bits:3:r~q  & !\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\myprocessor|decode7|regs:6:reg_array|r|bits:3:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|decode7|regs:4:reg_array|r|bits:3:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[3]~165_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[3]~165 .lut_mask = 16'hCCB8;
defparam \myprocessor|decode7|valA[3]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N1
dffeas \myprocessor|decode7|regs:7:reg_array|r|bits:3:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[3]~31_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[7]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:7:reg_array|r|bits:3:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:7:reg_array|r|bits:3:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:7:reg_array|r|bits:3:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N5
dffeas \myprocessor|decode7|regs:5:reg_array|r|bits:3:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[3]~31_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[5]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:5:reg_array|r|bits:3:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:5:reg_array|r|bits:3:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:5:reg_array|r|bits:3:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N0
cycloneive_lcell_comb \myprocessor|decode7|valA[3]~166 (
// Equation(s):
// \myprocessor|decode7|valA[3]~166_combout  = (\myprocessor|decode7|valA[3]~165_combout  & (((\myprocessor|decode7|regs:7:reg_array|r|bits:3:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]))) # 
// (!\myprocessor|decode7|valA[3]~165_combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|regs:5:reg_array|r|bits:3:r~q ))))

	.dataa(\myprocessor|decode7|valA[3]~165_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|regs:7:reg_array|r|bits:3:r~q ),
	.datad(\myprocessor|decode7|regs:5:reg_array|r|bits:3:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[3]~166_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[3]~166 .lut_mask = 16'hE6A2;
defparam \myprocessor|decode7|valA[3]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N6
cycloneive_lcell_comb \myprocessor|decode7|valA[3]~167 (
// Equation(s):
// \myprocessor|decode7|valA[3]~167_combout  = (\myprocessor|decode7|valA[12]~18_combout  & ((\myprocessor|decode7|valA[12]~19_combout  & ((\myprocessor|decode7|valA[3]~166_combout ))) # (!\myprocessor|decode7|valA[12]~19_combout  & 
// (\myprocessor|decode7|regs:1:reg_array|r|bits:3:r~q )))) # (!\myprocessor|decode7|valA[12]~18_combout  & (\myprocessor|decode7|valA[12]~19_combout ))

	.dataa(\myprocessor|decode7|valA[12]~18_combout ),
	.datab(\myprocessor|decode7|valA[12]~19_combout ),
	.datac(\myprocessor|decode7|regs:1:reg_array|r|bits:3:r~q ),
	.datad(\myprocessor|decode7|valA[3]~166_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[3]~167_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[3]~167 .lut_mask = 16'hEC64;
defparam \myprocessor|decode7|valA[3]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N16
cycloneive_lcell_comb \myprocessor|decode7|valA[3]~168 (
// Equation(s):
// \myprocessor|decode7|valA[3]~168_combout  = (\myprocessor|decode7|valA[12]~15_combout  & ((\myprocessor|decode7|valA[3]~167_combout  & (\myprocessor|decode7|regs:3:reg_array|r|bits:3:r~q )) # (!\myprocessor|decode7|valA[3]~167_combout  & 
// ((\myprocessor|decode7|regs:2:reg_array|r|bits:3:r~q ))))) # (!\myprocessor|decode7|valA[12]~15_combout  & (((\myprocessor|decode7|valA[3]~167_combout ))))

	.dataa(\myprocessor|decode7|valA[12]~15_combout ),
	.datab(\myprocessor|decode7|regs:3:reg_array|r|bits:3:r~q ),
	.datac(\myprocessor|decode7|regs:2:reg_array|r|bits:3:r~q ),
	.datad(\myprocessor|decode7|valA[3]~167_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[3]~168_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[3]~168 .lut_mask = 16'hDDA0;
defparam \myprocessor|decode7|valA[3]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N23
dffeas \myprocessor|decode7|regs:27:reg_array|r|bits:3:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[3]~31_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[27]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:27:reg_array|r|bits:3:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:27:reg_array|r|bits:3:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:27:reg_array|r|bits:3:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y32_N17
dffeas \myprocessor|decode7|regs:31:reg_array|r|bits:3:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[3]~31_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:31:reg_array|r|bits:3:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:31:reg_array|r|bits:3:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:31:reg_array|r|bits:3:r .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N19
dffeas \myprocessor|decode7|regs:19:reg_array|r|bits:3:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[3]~31_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[19]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:19:reg_array|r|bits:3:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:19:reg_array|r|bits:3:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:19:reg_array|r|bits:3:r .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N17
dffeas \myprocessor|decode7|regs:23:reg_array|r|bits:3:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[3]~31_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[23]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:23:reg_array|r|bits:3:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:23:reg_array|r|bits:3:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:23:reg_array|r|bits:3:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N18
cycloneive_lcell_comb \myprocessor|decode7|valA[3]~162 (
// Equation(s):
// \myprocessor|decode7|valA[3]~162_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]) # ((\myprocessor|decode7|regs:23:reg_array|r|bits:3:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:19:reg_array|r|bits:3:r~q )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:19:reg_array|r|bits:3:r~q ),
	.datad(\myprocessor|decode7|regs:23:reg_array|r|bits:3:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[3]~162_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[3]~162 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valA[3]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N16
cycloneive_lcell_comb \myprocessor|decode7|valA[3]~163 (
// Equation(s):
// \myprocessor|decode7|valA[3]~163_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|valA[3]~162_combout  & ((\myprocessor|decode7|regs:31:reg_array|r|bits:3:r~q ))) # 
// (!\myprocessor|decode7|valA[3]~162_combout  & (\myprocessor|decode7|regs:27:reg_array|r|bits:3:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|decode7|valA[3]~162_combout ))))

	.dataa(\myprocessor|decode7|regs:27:reg_array|r|bits:3:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:31:reg_array|r|bits:3:r~q ),
	.datad(\myprocessor|decode7|valA[3]~162_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[3]~163_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[3]~163 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valA[3]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N19
dffeas \myprocessor|decode7|regs:29:reg_array|r|bits:3:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[3]~31_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[29]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:29:reg_array|r|bits:3:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:29:reg_array|r|bits:3:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:29:reg_array|r|bits:3:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N31
dffeas \myprocessor|decode7|regs:21:reg_array|r|bits:3:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[3]~31_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[21]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:21:reg_array|r|bits:3:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:21:reg_array|r|bits:3:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:21:reg_array|r|bits:3:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N29
dffeas \myprocessor|decode7|regs:25:reg_array|r|bits:3:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[3]~31_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[25]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:25:reg_array|r|bits:3:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:25:reg_array|r|bits:3:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:25:reg_array|r|bits:3:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N25
dffeas \myprocessor|decode7|regs:17:reg_array|r|bits:3:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[3]~31_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[17]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:17:reg_array|r|bits:3:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:17:reg_array|r|bits:3:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:17:reg_array|r|bits:3:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N28
cycloneive_lcell_comb \myprocessor|decode7|valA[3]~155 (
// Equation(s):
// \myprocessor|decode7|valA[3]~155_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:25:reg_array|r|bits:3:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:17:reg_array|r|bits:3:r~q )))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:25:reg_array|r|bits:3:r~q ),
	.datad(\myprocessor|decode7|regs:17:reg_array|r|bits:3:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[3]~155_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[3]~155 .lut_mask = 16'hD9C8;
defparam \myprocessor|decode7|valA[3]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N30
cycloneive_lcell_comb \myprocessor|decode7|valA[3]~156 (
// Equation(s):
// \myprocessor|decode7|valA[3]~156_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|valA[3]~155_combout  & (\myprocessor|decode7|regs:29:reg_array|r|bits:3:r~q )) # 
// (!\myprocessor|decode7|valA[3]~155_combout  & ((\myprocessor|decode7|regs:21:reg_array|r|bits:3:r~q ))))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|decode7|valA[3]~155_combout ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|decode7|regs:29:reg_array|r|bits:3:r~q ),
	.datac(\myprocessor|decode7|regs:21:reg_array|r|bits:3:r~q ),
	.datad(\myprocessor|decode7|valA[3]~155_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[3]~156_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[3]~156 .lut_mask = 16'hDDA0;
defparam \myprocessor|decode7|valA[3]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N29
dffeas \myprocessor|decode7|regs:26:reg_array|r|bits:3:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[3]~31_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[26]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:26:reg_array|r|bits:3:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:26:reg_array|r|bits:3:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:26:reg_array|r|bits:3:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y31_N7
dffeas \myprocessor|decode7|regs:30:reg_array|r|bits:3:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[3]~31_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:30:reg_array|r|bits:3:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:30:reg_array|r|bits:3:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:30:reg_array|r|bits:3:r .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y31_N11
dffeas \myprocessor|decode7|regs:22:reg_array|r|bits:3:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[3]~31_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[22]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:22:reg_array|r|bits:3:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:3:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:3:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y31_N21
dffeas \myprocessor|decode7|regs:18:reg_array|r|bits:3:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[3]~31_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[18]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:18:reg_array|r|bits:3:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:18:reg_array|r|bits:3:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:18:reg_array|r|bits:3:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N20
cycloneive_lcell_comb \myprocessor|decode7|valA[3]~157 (
// Equation(s):
// \myprocessor|decode7|valA[3]~157_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19])))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|decode7|regs:22:reg_array|r|bits:3:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|regs:18:reg_array|r|bits:3:r~q )))))

	.dataa(\myprocessor|decode7|regs:22:reg_array|r|bits:3:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:18:reg_array|r|bits:3:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[3]~157_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[3]~157 .lut_mask = 16'hEE30;
defparam \myprocessor|decode7|valA[3]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N6
cycloneive_lcell_comb \myprocessor|decode7|valA[3]~158 (
// Equation(s):
// \myprocessor|decode7|valA[3]~158_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|valA[3]~157_combout  & ((\myprocessor|decode7|regs:30:reg_array|r|bits:3:r~q ))) # 
// (!\myprocessor|decode7|valA[3]~157_combout  & (\myprocessor|decode7|regs:26:reg_array|r|bits:3:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|decode7|valA[3]~157_combout ))))

	.dataa(\myprocessor|decode7|regs:26:reg_array|r|bits:3:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:30:reg_array|r|bits:3:r~q ),
	.datad(\myprocessor|decode7|valA[3]~157_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[3]~158_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[3]~158 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valA[3]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N27
dffeas \myprocessor|decode7|regs:16:reg_array|r|bits:3:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[3]~31_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:16:reg_array|r|bits:3:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:16:reg_array|r|bits:3:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:16:reg_array|r|bits:3:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y33_N17
dffeas \myprocessor|decode7|regs:24:reg_array|r|bits:3:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[3]~31_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [24]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:24:reg_array|r|bits:3:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:24:reg_array|r|bits:3:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:24:reg_array|r|bits:3:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N26
cycloneive_lcell_comb \myprocessor|decode7|valA[3]~159 (
// Equation(s):
// \myprocessor|decode7|valA[3]~159_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:24:reg_array|r|bits:3:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:16:reg_array|r|bits:3:r~q ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:16:reg_array|r|bits:3:r~q ),
	.datad(\myprocessor|decode7|regs:24:reg_array|r|bits:3:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[3]~159_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[3]~159 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[3]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N27
dffeas \myprocessor|decode7|regs:28:reg_array|r|bits:3:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[3]~31_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [28]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:28:reg_array|r|bits:3:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:28:reg_array|r|bits:3:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:28:reg_array|r|bits:3:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y36_N25
dffeas \myprocessor|decode7|regs:20:reg_array|r|bits:3:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[3]~31_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[20]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:20:reg_array|r|bits:3:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:20:reg_array|r|bits:3:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:20:reg_array|r|bits:3:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N26
cycloneive_lcell_comb \myprocessor|decode7|valA[3]~160 (
// Equation(s):
// \myprocessor|decode7|valA[3]~160_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|valA[3]~159_combout  & (\myprocessor|decode7|regs:28:reg_array|r|bits:3:r~q )) # 
// (!\myprocessor|decode7|valA[3]~159_combout  & ((\myprocessor|decode7|regs:20:reg_array|r|bits:3:r~q ))))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|decode7|valA[3]~159_combout ))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|decode7|valA[3]~159_combout ),
	.datac(\myprocessor|decode7|regs:28:reg_array|r|bits:3:r~q ),
	.datad(\myprocessor|decode7|regs:20:reg_array|r|bits:3:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[3]~160_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[3]~160 .lut_mask = 16'hE6C4;
defparam \myprocessor|decode7|valA[3]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N0
cycloneive_lcell_comb \myprocessor|decode7|valA[3]~161 (
// Equation(s):
// \myprocessor|decode7|valA[3]~161_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|valA[3]~158_combout ) # ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (((!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & \myprocessor|decode7|valA[3]~160_combout ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|decode7|valA[3]~158_combout ),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datad(\myprocessor|decode7|valA[3]~160_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[3]~161_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[3]~161 .lut_mask = 16'hADA8;
defparam \myprocessor|decode7|valA[3]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N18
cycloneive_lcell_comb \myprocessor|decode7|valA[3]~164 (
// Equation(s):
// \myprocessor|decode7|valA[3]~164_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|valA[3]~161_combout  & (\myprocessor|decode7|valA[3]~163_combout )) # (!\myprocessor|decode7|valA[3]~161_combout  & 
// ((\myprocessor|decode7|valA[3]~156_combout ))))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|decode7|valA[3]~161_combout ))))

	.dataa(\myprocessor|decode7|valA[3]~163_combout ),
	.datab(\myprocessor|decode7|valA[3]~156_combout ),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datad(\myprocessor|decode7|valA[3]~161_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[3]~164_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[3]~164 .lut_mask = 16'hAFC0;
defparam \myprocessor|decode7|valA[3]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N28
cycloneive_lcell_comb \myprocessor|decode7|valA[3]~169 (
// Equation(s):
// \myprocessor|decode7|valA[3]~169_combout  = (\myprocessor|decode7|valA[12]~11_combout  & (((\myprocessor|decode7|valA[12]~14_combout ) # (\myprocessor|decode7|valA[3]~164_combout )))) # (!\myprocessor|decode7|valA[12]~11_combout  & 
// (\myprocessor|decode7|valA[3]~168_combout  & (!\myprocessor|decode7|valA[12]~14_combout )))

	.dataa(\myprocessor|decode7|valA[12]~11_combout ),
	.datab(\myprocessor|decode7|valA[3]~168_combout ),
	.datac(\myprocessor|decode7|valA[12]~14_combout ),
	.datad(\myprocessor|decode7|valA[3]~164_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[3]~169_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[3]~169 .lut_mask = 16'hAEA4;
defparam \myprocessor|decode7|valA[3]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N15
dffeas \myprocessor|decode7|regs:10:reg_array|r|bits:3:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[3]~31_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[10]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:10:reg_array|r|bits:3:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:10:reg_array|r|bits:3:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:10:reg_array|r|bits:3:r .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N29
dffeas \myprocessor|decode7|regs:11:reg_array|r|bits:3:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[3]~31_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[11]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:11:reg_array|r|bits:3:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:3:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:3:r .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N21
dffeas \myprocessor|decode7|regs:9:reg_array|r|bits:3:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[3]~31_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[9]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:9:reg_array|r|bits:3:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:9:reg_array|r|bits:3:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:9:reg_array|r|bits:3:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N6
cycloneive_lcell_comb \myprocessor|decode7|valA[3]~153 (
// Equation(s):
// \myprocessor|decode7|valA[3]~153_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]) # ((\myprocessor|decode7|regs:9:reg_array|r|bits:3:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|decode7|regs:8:reg_array|r|bits:3:r~q )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|decode7|regs:8:reg_array|r|bits:3:r~q ),
	.datad(\myprocessor|decode7|regs:9:reg_array|r|bits:3:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[3]~153_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[3]~153 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valA[3]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N28
cycloneive_lcell_comb \myprocessor|decode7|valA[3]~154 (
// Equation(s):
// \myprocessor|decode7|valA[3]~154_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|valA[3]~153_combout  & ((\myprocessor|decode7|regs:11:reg_array|r|bits:3:r~q ))) # 
// (!\myprocessor|decode7|valA[3]~153_combout  & (\myprocessor|decode7|regs:10:reg_array|r|bits:3:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|decode7|valA[3]~153_combout ))))

	.dataa(\myprocessor|decode7|regs:10:reg_array|r|bits:3:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|decode7|regs:11:reg_array|r|bits:3:r~q ),
	.datad(\myprocessor|decode7|valA[3]~153_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[3]~154_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[3]~154 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valA[3]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N22
cycloneive_lcell_comb \myprocessor|decode7|valA[3]~172 (
// Equation(s):
// \myprocessor|decode7|valA[3]~172_combout  = (\myprocessor|decode7|valA[3]~169_combout  & ((\myprocessor|decode7|valA[3]~171_combout ) # ((!\myprocessor|decode7|valA[12]~14_combout )))) # (!\myprocessor|decode7|valA[3]~169_combout  & 
// (((\myprocessor|decode7|valA[12]~14_combout  & \myprocessor|decode7|valA[3]~154_combout ))))

	.dataa(\myprocessor|decode7|valA[3]~171_combout ),
	.datab(\myprocessor|decode7|valA[3]~169_combout ),
	.datac(\myprocessor|decode7|valA[12]~14_combout ),
	.datad(\myprocessor|decode7|valA[3]~154_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[3]~172_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[3]~172 .lut_mask = 16'hBC8C;
defparam \myprocessor|decode7|valA[3]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N10
cycloneive_lcell_comb \myprocessor|execute02|R[3]~236 (
// Equation(s):
// \myprocessor|execute02|R[3]~236_combout  = (\myprocessor|decode1|ALUopcode[0]~1_combout  & (\myprocessor|decode7|valA[3]~172_combout  & (\myprocessor|decode7|valA[12]~0_combout  & \myprocessor|execute01|F[3]~7_combout ))) # 
// (!\myprocessor|decode1|ALUopcode[0]~1_combout  & ((\myprocessor|execute01|F[3]~7_combout ) # ((\myprocessor|decode7|valA[3]~172_combout  & \myprocessor|decode7|valA[12]~0_combout ))))

	.dataa(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datab(\myprocessor|decode7|valA[3]~172_combout ),
	.datac(\myprocessor|decode7|valA[12]~0_combout ),
	.datad(\myprocessor|execute01|F[3]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[3]~236_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[3]~236 .lut_mask = 16'hD540;
defparam \myprocessor|execute02|R[3]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N24
cycloneive_lcell_comb \myprocessor|execute02|R[3]~71 (
// Equation(s):
// \myprocessor|execute02|R[3]~71_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31]) # ((!\myprocessor|decode1|ALUopcode[0]~0_combout ) # (!\myprocessor|execute02|R[7]~49_combout ))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31]),
	.datab(gnd),
	.datac(\myprocessor|execute02|R[7]~49_combout ),
	.datad(\myprocessor|decode1|ALUopcode[0]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[3]~71_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[3]~71 .lut_mask = 16'hAFFF;
defparam \myprocessor|execute02|R[3]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N18
cycloneive_lcell_comb \myprocessor|decode7|valA[3]~173 (
// Equation(s):
// \myprocessor|decode7|valA[3]~173_combout  = (\myprocessor|decode7|valA[12]~0_combout  & \myprocessor|decode7|valA[3]~172_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|decode7|valA[12]~0_combout ),
	.datad(\myprocessor|decode7|valA[3]~172_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[3]~173_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[3]~173 .lut_mask = 16'hF000;
defparam \myprocessor|decode7|valA[3]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N15
dffeas \myprocessor|decode7|regs:14:reg_array|r|bits:2:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|writeback1|F[2]~27_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|decode7|inEnable[14]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:14:reg_array|r|bits:2:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:14:reg_array|r|bits:2:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:14:reg_array|r|bits:2:r .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y36_N11
dffeas \myprocessor|decode7|regs:15:reg_array|r|bits:2:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[2]~27_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[15]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:15:reg_array|r|bits:2:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:2:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:2:r .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N27
dffeas \myprocessor|decode7|regs:12:reg_array|r|bits:2:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[2]~27_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[12]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:12:reg_array|r|bits:2:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:12:reg_array|r|bits:2:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:12:reg_array|r|bits:2:r .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y36_N21
dffeas \myprocessor|decode7|regs:13:reg_array|r|bits:2:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[2]~27_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[13]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:13:reg_array|r|bits:2:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:13:reg_array|r|bits:2:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:13:reg_array|r|bits:2:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N26
cycloneive_lcell_comb \myprocessor|decode7|valA[2]~128 (
// Equation(s):
// \myprocessor|decode7|valA[2]~128_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|regs:13:reg_array|r|bits:2:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|decode7|regs:12:reg_array|r|bits:2:r~q ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|regs:12:reg_array|r|bits:2:r~q ),
	.datad(\myprocessor|decode7|regs:13:reg_array|r|bits:2:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[2]~128_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[2]~128 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[2]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N10
cycloneive_lcell_comb \myprocessor|decode7|valA[2]~129 (
// Equation(s):
// \myprocessor|decode7|valA[2]~129_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|valA[2]~128_combout  & ((\myprocessor|decode7|regs:15:reg_array|r|bits:2:r~q ))) # 
// (!\myprocessor|decode7|valA[2]~128_combout  & (\myprocessor|decode7|regs:14:reg_array|r|bits:2:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|decode7|valA[2]~128_combout ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|decode7|regs:14:reg_array|r|bits:2:r~q ),
	.datac(\myprocessor|decode7|regs:15:reg_array|r|bits:2:r~q ),
	.datad(\myprocessor|decode7|valA[2]~128_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[2]~129_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[2]~129 .lut_mask = 16'hF588;
defparam \myprocessor|decode7|valA[2]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N17
dffeas \myprocessor|decode7|regs:20:reg_array|r|bits:2:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[2]~27_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[20]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:20:reg_array|r|bits:2:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:20:reg_array|r|bits:2:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:20:reg_array|r|bits:2:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y33_N31
dffeas \myprocessor|decode7|regs:16:reg_array|r|bits:2:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[2]~27_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:16:reg_array|r|bits:2:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:16:reg_array|r|bits:2:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:16:reg_array|r|bits:2:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y33_N29
dffeas \myprocessor|decode7|regs:24:reg_array|r|bits:2:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[2]~27_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [24]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:24:reg_array|r|bits:2:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:24:reg_array|r|bits:2:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:24:reg_array|r|bits:2:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N30
cycloneive_lcell_comb \myprocessor|decode7|valA[2]~115 (
// Equation(s):
// \myprocessor|decode7|valA[2]~115_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:24:reg_array|r|bits:2:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:16:reg_array|r|bits:2:r~q ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:16:reg_array|r|bits:2:r~q ),
	.datad(\myprocessor|decode7|regs:24:reg_array|r|bits:2:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[2]~115_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[2]~115 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[2]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N18
cycloneive_lcell_comb \myprocessor|decode7|valA[2]~116 (
// Equation(s):
// \myprocessor|decode7|valA[2]~116_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|valA[2]~115_combout  & ((\myprocessor|decode7|regs:28:reg_array|r|bits:2:r~q ))) # 
// (!\myprocessor|decode7|valA[2]~115_combout  & (\myprocessor|decode7|regs:20:reg_array|r|bits:2:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|decode7|valA[2]~115_combout ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|decode7|regs:20:reg_array|r|bits:2:r~q ),
	.datac(\myprocessor|decode7|regs:28:reg_array|r|bits:2:r~q ),
	.datad(\myprocessor|decode7|valA[2]~115_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[2]~116_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[2]~116 .lut_mask = 16'hF588;
defparam \myprocessor|decode7|valA[2]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N23
dffeas \myprocessor|decode7|regs:29:reg_array|r|bits:2:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[2]~27_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[29]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:29:reg_array|r|bits:2:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:29:reg_array|r|bits:2:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:29:reg_array|r|bits:2:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N9
dffeas \myprocessor|decode7|regs:25:reg_array|r|bits:2:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[2]~27_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[25]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:25:reg_array|r|bits:2:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:25:reg_array|r|bits:2:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:25:reg_array|r|bits:2:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N29
dffeas \myprocessor|decode7|regs:17:reg_array|r|bits:2:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[2]~27_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[17]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:17:reg_array|r|bits:2:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:17:reg_array|r|bits:2:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:17:reg_array|r|bits:2:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N8
cycloneive_lcell_comb \myprocessor|decode7|valA[2]~113 (
// Equation(s):
// \myprocessor|decode7|valA[2]~113_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:25:reg_array|r|bits:2:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:17:reg_array|r|bits:2:r~q )))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:25:reg_array|r|bits:2:r~q ),
	.datad(\myprocessor|decode7|regs:17:reg_array|r|bits:2:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[2]~113_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[2]~113 .lut_mask = 16'hD9C8;
defparam \myprocessor|decode7|valA[2]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N19
dffeas \myprocessor|decode7|regs:21:reg_array|r|bits:2:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[2]~27_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[21]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:21:reg_array|r|bits:2:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:21:reg_array|r|bits:2:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:21:reg_array|r|bits:2:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N18
cycloneive_lcell_comb \myprocessor|decode7|valA[2]~114 (
// Equation(s):
// \myprocessor|decode7|valA[2]~114_combout  = (\myprocessor|decode7|valA[2]~113_combout  & ((\myprocessor|decode7|regs:29:reg_array|r|bits:2:r~q ) # ((!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19])))) # 
// (!\myprocessor|decode7|valA[2]~113_combout  & (((\myprocessor|decode7|regs:21:reg_array|r|bits:2:r~q  & \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\myprocessor|decode7|regs:29:reg_array|r|bits:2:r~q ),
	.datab(\myprocessor|decode7|valA[2]~113_combout ),
	.datac(\myprocessor|decode7|regs:21:reg_array|r|bits:2:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[2]~114_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[2]~114 .lut_mask = 16'hB8CC;
defparam \myprocessor|decode7|valA[2]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N22
cycloneive_lcell_comb \myprocessor|decode7|valA[2]~117 (
// Equation(s):
// \myprocessor|decode7|valA[2]~117_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|decode7|valA[2]~114_combout ) # (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18])))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|decode7|valA[2]~116_combout  & ((!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\myprocessor|decode7|valA[2]~116_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|valA[2]~114_combout ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[2]~117_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[2]~117 .lut_mask = 16'hCCE2;
defparam \myprocessor|decode7|valA[2]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N7
dffeas \myprocessor|decode7|regs:30:reg_array|r|bits:2:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[2]~27_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:30:reg_array|r|bits:2:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:30:reg_array|r|bits:2:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:30:reg_array|r|bits:2:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y30_N19
dffeas \myprocessor|decode7|regs:26:reg_array|r|bits:2:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[2]~27_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[26]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:26:reg_array|r|bits:2:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:26:reg_array|r|bits:2:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:26:reg_array|r|bits:2:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y30_N25
dffeas \myprocessor|decode7|regs:22:reg_array|r|bits:2:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[2]~27_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[22]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:22:reg_array|r|bits:2:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:2:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:2:r .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y30_N21
dffeas \myprocessor|decode7|regs:18:reg_array|r|bits:2:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[2]~27_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[18]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:18:reg_array|r|bits:2:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:18:reg_array|r|bits:2:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:18:reg_array|r|bits:2:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N24
cycloneive_lcell_comb \myprocessor|decode7|valA[2]~111 (
// Equation(s):
// \myprocessor|decode7|valA[2]~111_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]) # ((\myprocessor|decode7|regs:22:reg_array|r|bits:2:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:18:reg_array|r|bits:2:r~q ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:22:reg_array|r|bits:2:r~q ),
	.datad(\myprocessor|decode7|regs:18:reg_array|r|bits:2:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[2]~111_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[2]~111 .lut_mask = 16'hB9A8;
defparam \myprocessor|decode7|valA[2]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N18
cycloneive_lcell_comb \myprocessor|decode7|valA[2]~112 (
// Equation(s):
// \myprocessor|decode7|valA[2]~112_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|valA[2]~111_combout  & (\myprocessor|decode7|regs:30:reg_array|r|bits:2:r~q )) # 
// (!\myprocessor|decode7|valA[2]~111_combout  & ((\myprocessor|decode7|regs:26:reg_array|r|bits:2:r~q ))))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|decode7|valA[2]~111_combout ))))

	.dataa(\myprocessor|decode7|regs:30:reg_array|r|bits:2:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:26:reg_array|r|bits:2:r~q ),
	.datad(\myprocessor|decode7|valA[2]~111_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[2]~112_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[2]~112 .lut_mask = 16'hBBC0;
defparam \myprocessor|decode7|valA[2]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N13
dffeas \myprocessor|decode7|regs:31:reg_array|r|bits:2:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[2]~27_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:31:reg_array|r|bits:2:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:31:reg_array|r|bits:2:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:31:reg_array|r|bits:2:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y32_N19
dffeas \myprocessor|decode7|regs:27:reg_array|r|bits:2:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[2]~27_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[27]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:27:reg_array|r|bits:2:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:27:reg_array|r|bits:2:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:27:reg_array|r|bits:2:r .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N29
dffeas \myprocessor|decode7|regs:23:reg_array|r|bits:2:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[2]~27_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[23]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:23:reg_array|r|bits:2:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:23:reg_array|r|bits:2:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:23:reg_array|r|bits:2:r .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N15
dffeas \myprocessor|decode7|regs:19:reg_array|r|bits:2:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[2]~27_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[19]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:19:reg_array|r|bits:2:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:19:reg_array|r|bits:2:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:19:reg_array|r|bits:2:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N28
cycloneive_lcell_comb \myprocessor|decode7|valA[2]~118 (
// Equation(s):
// \myprocessor|decode7|valA[2]~118_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]) # ((\myprocessor|decode7|regs:23:reg_array|r|bits:2:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:19:reg_array|r|bits:2:r~q ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:23:reg_array|r|bits:2:r~q ),
	.datad(\myprocessor|decode7|regs:19:reg_array|r|bits:2:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[2]~118_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[2]~118 .lut_mask = 16'hB9A8;
defparam \myprocessor|decode7|valA[2]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N18
cycloneive_lcell_comb \myprocessor|decode7|valA[2]~119 (
// Equation(s):
// \myprocessor|decode7|valA[2]~119_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|valA[2]~118_combout  & (\myprocessor|decode7|regs:31:reg_array|r|bits:2:r~q )) # 
// (!\myprocessor|decode7|valA[2]~118_combout  & ((\myprocessor|decode7|regs:27:reg_array|r|bits:2:r~q ))))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|decode7|valA[2]~118_combout ))))

	.dataa(\myprocessor|decode7|regs:31:reg_array|r|bits:2:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:27:reg_array|r|bits:2:r~q ),
	.datad(\myprocessor|decode7|valA[2]~118_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[2]~119_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[2]~119 .lut_mask = 16'hBBC0;
defparam \myprocessor|decode7|valA[2]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N8
cycloneive_lcell_comb \myprocessor|decode7|valA[2]~120 (
// Equation(s):
// \myprocessor|decode7|valA[2]~120_combout  = (\myprocessor|decode7|valA[2]~117_combout  & (((\myprocessor|decode7|valA[2]~119_combout ) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18])))) # (!\myprocessor|decode7|valA[2]~117_combout  & 
// (\myprocessor|decode7|valA[2]~112_combout  & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\myprocessor|decode7|valA[2]~117_combout ),
	.datab(\myprocessor|decode7|valA[2]~112_combout ),
	.datac(\myprocessor|decode7|valA[2]~119_combout ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[2]~120_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[2]~120 .lut_mask = 16'hE4AA;
defparam \myprocessor|decode7|valA[2]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N9
dffeas \myprocessor|decode7|regs:1:reg_array|r|bits:2:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[2]~27_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[1]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:1:reg_array|r|bits:2:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:1:reg_array|r|bits:2:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:1:reg_array|r|bits:2:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y37_N19
dffeas \myprocessor|decode7|regs:6:reg_array|r|bits:2:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[2]~27_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[6]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:6:reg_array|r|bits:2:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:6:reg_array|r|bits:2:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:6:reg_array|r|bits:2:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N15
dffeas \myprocessor|decode7|regs:7:reg_array|r|bits:2:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[2]~27_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[7]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:7:reg_array|r|bits:2:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:7:reg_array|r|bits:2:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:7:reg_array|r|bits:2:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y37_N1
dffeas \myprocessor|decode7|regs:5:reg_array|r|bits:2:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[2]~27_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[5]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:5:reg_array|r|bits:2:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:5:reg_array|r|bits:2:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:5:reg_array|r|bits:2:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N13
dffeas \myprocessor|decode7|regs:4:reg_array|r|bits:2:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[2]~27_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[4]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:4:reg_array|r|bits:2:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:4:reg_array|r|bits:2:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:4:reg_array|r|bits:2:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N12
cycloneive_lcell_comb \myprocessor|decode7|valA[2]~123 (
// Equation(s):
// \myprocessor|decode7|valA[2]~123_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17])))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|decode7|regs:5:reg_array|r|bits:2:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|regs:4:reg_array|r|bits:2:r~q )))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|decode7|regs:5:reg_array|r|bits:2:r~q ),
	.datac(\myprocessor|decode7|regs:4:reg_array|r|bits:2:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[2]~123_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[2]~123 .lut_mask = 16'hEE50;
defparam \myprocessor|decode7|valA[2]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N14
cycloneive_lcell_comb \myprocessor|decode7|valA[2]~124 (
// Equation(s):
// \myprocessor|decode7|valA[2]~124_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|valA[2]~123_combout  & ((\myprocessor|decode7|regs:7:reg_array|r|bits:2:r~q ))) # 
// (!\myprocessor|decode7|valA[2]~123_combout  & (\myprocessor|decode7|regs:6:reg_array|r|bits:2:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|decode7|valA[2]~123_combout ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|decode7|regs:6:reg_array|r|bits:2:r~q ),
	.datac(\myprocessor|decode7|regs:7:reg_array|r|bits:2:r~q ),
	.datad(\myprocessor|decode7|valA[2]~123_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[2]~124_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[2]~124 .lut_mask = 16'hF588;
defparam \myprocessor|decode7|valA[2]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N8
cycloneive_lcell_comb \myprocessor|decode7|valA[2]~125 (
// Equation(s):
// \myprocessor|decode7|valA[2]~125_combout  = (\myprocessor|decode7|valA[12]~18_combout  & ((\myprocessor|decode7|valA[12]~19_combout  & ((\myprocessor|decode7|valA[2]~124_combout ))) # (!\myprocessor|decode7|valA[12]~19_combout  & 
// (\myprocessor|decode7|regs:1:reg_array|r|bits:2:r~q )))) # (!\myprocessor|decode7|valA[12]~18_combout  & (\myprocessor|decode7|valA[12]~19_combout ))

	.dataa(\myprocessor|decode7|valA[12]~18_combout ),
	.datab(\myprocessor|decode7|valA[12]~19_combout ),
	.datac(\myprocessor|decode7|regs:1:reg_array|r|bits:2:r~q ),
	.datad(\myprocessor|decode7|valA[2]~124_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[2]~125_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[2]~125 .lut_mask = 16'hEC64;
defparam \myprocessor|decode7|valA[2]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N27
dffeas \myprocessor|decode7|regs:3:reg_array|r|bits:2:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[2]~27_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[3]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:3:reg_array|r|bits:2:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:3:reg_array|r|bits:2:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:3:reg_array|r|bits:2:r .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y35_N29
dffeas \myprocessor|decode7|regs:2:reg_array|r|bits:2:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[2]~27_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[2]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:2:reg_array|r|bits:2:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:2:reg_array|r|bits:2:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:2:reg_array|r|bits:2:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N28
cycloneive_lcell_comb \myprocessor|decode7|valA[2]~126 (
// Equation(s):
// \myprocessor|decode7|valA[2]~126_combout  = (\myprocessor|decode7|valA[2]~125_combout  & ((\myprocessor|decode7|regs:3:reg_array|r|bits:2:r~q ) # ((!\myprocessor|decode7|valA[12]~15_combout )))) # (!\myprocessor|decode7|valA[2]~125_combout  & 
// (((\myprocessor|decode7|regs:2:reg_array|r|bits:2:r~q  & \myprocessor|decode7|valA[12]~15_combout ))))

	.dataa(\myprocessor|decode7|valA[2]~125_combout ),
	.datab(\myprocessor|decode7|regs:3:reg_array|r|bits:2:r~q ),
	.datac(\myprocessor|decode7|regs:2:reg_array|r|bits:2:r~q ),
	.datad(\myprocessor|decode7|valA[12]~15_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[2]~126_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[2]~126 .lut_mask = 16'hD8AA;
defparam \myprocessor|decode7|valA[2]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N17
dffeas \myprocessor|decode7|regs:9:reg_array|r|bits:2:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[2]~27_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[9]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:9:reg_array|r|bits:2:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:9:reg_array|r|bits:2:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:9:reg_array|r|bits:2:r .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N25
dffeas \myprocessor|decode7|regs:11:reg_array|r|bits:2:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[2]~27_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[11]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:11:reg_array|r|bits:2:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:2:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:2:r .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N21
dffeas \myprocessor|decode7|regs:8:reg_array|r|bits:2:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[2]~27_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[8]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:8:reg_array|r|bits:2:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:8:reg_array|r|bits:2:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:8:reg_array|r|bits:2:r .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N3
dffeas \myprocessor|decode7|regs:10:reg_array|r|bits:2:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[2]~27_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[10]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:10:reg_array|r|bits:2:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:10:reg_array|r|bits:2:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:10:reg_array|r|bits:2:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N20
cycloneive_lcell_comb \myprocessor|decode7|valA[2]~121 (
// Equation(s):
// \myprocessor|decode7|valA[2]~121_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|regs:10:reg_array|r|bits:2:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|decode7|regs:8:reg_array|r|bits:2:r~q ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|decode7|regs:8:reg_array|r|bits:2:r~q ),
	.datad(\myprocessor|decode7|regs:10:reg_array|r|bits:2:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[2]~121_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[2]~121 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[2]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N24
cycloneive_lcell_comb \myprocessor|decode7|valA[2]~122 (
// Equation(s):
// \myprocessor|decode7|valA[2]~122_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|valA[2]~121_combout  & ((\myprocessor|decode7|regs:11:reg_array|r|bits:2:r~q ))) # 
// (!\myprocessor|decode7|valA[2]~121_combout  & (\myprocessor|decode7|regs:9:reg_array|r|bits:2:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|decode7|valA[2]~121_combout ))))

	.dataa(\myprocessor|decode7|regs:9:reg_array|r|bits:2:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|regs:11:reg_array|r|bits:2:r~q ),
	.datad(\myprocessor|decode7|valA[2]~121_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[2]~122_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[2]~122 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valA[2]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N2
cycloneive_lcell_comb \myprocessor|decode7|valA[2]~127 (
// Equation(s):
// \myprocessor|decode7|valA[2]~127_combout  = (\myprocessor|decode7|valA[12]~14_combout  & (((\myprocessor|decode7|valA[12]~11_combout ) # (\myprocessor|decode7|valA[2]~122_combout )))) # (!\myprocessor|decode7|valA[12]~14_combout  & 
// (\myprocessor|decode7|valA[2]~126_combout  & (!\myprocessor|decode7|valA[12]~11_combout )))

	.dataa(\myprocessor|decode7|valA[2]~126_combout ),
	.datab(\myprocessor|decode7|valA[12]~14_combout ),
	.datac(\myprocessor|decode7|valA[12]~11_combout ),
	.datad(\myprocessor|decode7|valA[2]~122_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[2]~127_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[2]~127 .lut_mask = 16'hCEC2;
defparam \myprocessor|decode7|valA[2]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N20
cycloneive_lcell_comb \myprocessor|decode7|valA[2]~130 (
// Equation(s):
// \myprocessor|decode7|valA[2]~130_combout  = (\myprocessor|decode7|valA[12]~11_combout  & ((\myprocessor|decode7|valA[2]~127_combout  & (\myprocessor|decode7|valA[2]~129_combout )) # (!\myprocessor|decode7|valA[2]~127_combout  & 
// ((\myprocessor|decode7|valA[2]~120_combout ))))) # (!\myprocessor|decode7|valA[12]~11_combout  & (((\myprocessor|decode7|valA[2]~127_combout ))))

	.dataa(\myprocessor|decode7|valA[2]~129_combout ),
	.datab(\myprocessor|decode7|valA[2]~120_combout ),
	.datac(\myprocessor|decode7|valA[12]~11_combout ),
	.datad(\myprocessor|decode7|valA[2]~127_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[2]~130_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[2]~130 .lut_mask = 16'hAFC0;
defparam \myprocessor|decode7|valA[2]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N6
cycloneive_lcell_comb \myprocessor|decode7|valA[2]~131 (
// Equation(s):
// \myprocessor|decode7|valA[2]~131_combout  = (\myprocessor|decode7|valA[12]~0_combout  & \myprocessor|decode7|valA[2]~130_combout )

	.dataa(\myprocessor|decode7|valA[12]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|decode7|valA[2]~130_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[2]~131_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[2]~131 .lut_mask = 16'hAA00;
defparam \myprocessor|decode7|valA[2]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N28
cycloneive_lcell_comb \myprocessor|execute01|F[0]~0 (
// Equation(s):
// \myprocessor|execute01|F[0]~0_combout  = (\myprocessor|decode7|valB[0]~72_combout  & ((\myprocessor|decode7|valB[0]~74_combout ) # ((!\myprocessor|decode7|valB[21]~20_combout )))) # (!\myprocessor|decode7|valB[0]~72_combout  & 
// (((\myprocessor|decode7|valB[21]~20_combout  & \myprocessor|decode7|valB[0]~65_combout ))))

	.dataa(\myprocessor|decode7|valB[0]~72_combout ),
	.datab(\myprocessor|decode7|valB[0]~74_combout ),
	.datac(\myprocessor|decode7|valB[21]~20_combout ),
	.datad(\myprocessor|decode7|valB[0]~65_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute01|F[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute01|F[0]~0 .lut_mask = 16'hDA8A;
defparam \myprocessor|execute01|F[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N22
cycloneive_lcell_comb \myprocessor|execute01|F[0]~1 (
// Equation(s):
// \myprocessor|execute01|F[0]~1_combout  = (\myprocessor|decode1|immed_notRT~combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [0])) # (!\myprocessor|decode1|immed_notRT~combout  & ((\myprocessor|execute01|F[0]~0_combout )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [0]),
	.datab(gnd),
	.datac(\myprocessor|decode1|immed_notRT~combout ),
	.datad(\myprocessor|execute01|F[0]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute01|F[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute01|F[0]~1 .lut_mask = 16'hAFA0;
defparam \myprocessor|execute01|F[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N20
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|lower|carry~0 (
// Equation(s):
// \myprocessor|execute02|adder_inst|lower|carry~0_combout  = (\myprocessor|decode7|valA[12]~0_combout  & (\myprocessor|decode7|valA[0]~25_combout  & ((\myprocessor|execute01|F[0]~1_combout ) # (!\myprocessor|decode1|ALUopcode[0]~1_combout ))))

	.dataa(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datab(\myprocessor|decode7|valA[12]~0_combout ),
	.datac(\myprocessor|execute01|F[0]~1_combout ),
	.datad(\myprocessor|decode7|valA[0]~25_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|lower|carry~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|lower|carry~0 .lut_mask = 16'hC400;
defparam \myprocessor|execute02|adder_inst|lower|carry~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N20
cycloneive_lcell_comb \myprocessor|execute02|B_prime[1] (
// Equation(s):
// \myprocessor|execute02|B_prime [1] = \myprocessor|decode1|ALUopcode[0]~1_combout  $ (((\myprocessor|decode1|immed_notRT~combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [1])) # (!\myprocessor|decode1|immed_notRT~combout  & 
// ((\myprocessor|decode7|valB[1]~175_combout )))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [1]),
	.datab(\myprocessor|decode7|valB[1]~175_combout ),
	.datac(\myprocessor|decode1|immed_notRT~combout ),
	.datad(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|B_prime [1]),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|B_prime[1] .lut_mask = 16'h53AC;
defparam \myprocessor|execute02|B_prime[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N26
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|lower|carry~1 (
// Equation(s):
// \myprocessor|execute02|adder_inst|lower|carry~1_combout  = (\myprocessor|decode1|ALUopcode[0]~1_combout ) # ((\myprocessor|decode1|immed_notRT~combout  & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [0]))) # 
// (!\myprocessor|decode1|immed_notRT~combout  & (\myprocessor|decode7|valB[0]~75_combout )))

	.dataa(\myprocessor|decode7|valB[0]~75_combout ),
	.datab(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datac(\myprocessor|decode1|immed_notRT~combout ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|lower|carry~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|lower|carry~1 .lut_mask = 16'hFECE;
defparam \myprocessor|execute02|adder_inst|lower|carry~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N30
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|lower|carry[2]~2 (
// Equation(s):
// \myprocessor|execute02|adder_inst|lower|carry[2]~2_combout  = (\myprocessor|execute02|B_prime [1] & (\myprocessor|decode7|valA[1]~89_combout  & ((\myprocessor|execute02|adder_inst|lower|carry~0_combout ) # 
// (!\myprocessor|execute02|adder_inst|lower|carry~1_combout )))) # (!\myprocessor|execute02|B_prime [1] & ((\myprocessor|execute02|adder_inst|lower|carry~0_combout ) # ((\myprocessor|decode7|valA[1]~89_combout ) # 
// (!\myprocessor|execute02|adder_inst|lower|carry~1_combout ))))

	.dataa(\myprocessor|execute02|adder_inst|lower|carry~0_combout ),
	.datab(\myprocessor|execute02|B_prime [1]),
	.datac(\myprocessor|decode7|valA[1]~89_combout ),
	.datad(\myprocessor|execute02|adder_inst|lower|carry~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|lower|carry[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|lower|carry[2]~2 .lut_mask = 16'hB2F3;
defparam \myprocessor|execute02|adder_inst|lower|carry[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N8
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|lower|carry[3]~3 (
// Equation(s):
// \myprocessor|execute02|adder_inst|lower|carry[3]~3_combout  = (\myprocessor|decode7|valA[2]~131_combout  & ((\myprocessor|execute02|adder_inst|lower|carry[2]~2_combout ) # (\myprocessor|decode1|ALUopcode[0]~1_combout  $ 
// (!\myprocessor|execute01|F[2]~5_combout )))) # (!\myprocessor|decode7|valA[2]~131_combout  & (\myprocessor|execute02|adder_inst|lower|carry[2]~2_combout  & (\myprocessor|decode1|ALUopcode[0]~1_combout  $ (!\myprocessor|execute01|F[2]~5_combout ))))

	.dataa(\myprocessor|decode7|valA[2]~131_combout ),
	.datab(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datac(\myprocessor|execute02|adder_inst|lower|carry[2]~2_combout ),
	.datad(\myprocessor|execute01|F[2]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|lower|carry[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|lower|carry[3]~3 .lut_mask = 16'hE8B2;
defparam \myprocessor|execute02|adder_inst|lower|carry[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N0
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|lower|sum[3] (
// Equation(s):
// \myprocessor|execute02|adder_inst|lower|sum [3] = \myprocessor|decode7|valA[3]~173_combout  $ (\myprocessor|decode1|ALUopcode[0]~1_combout  $ (\myprocessor|execute02|adder_inst|lower|carry[3]~3_combout  $ (\myprocessor|execute01|F[3]~7_combout )))

	.dataa(\myprocessor|decode7|valA[3]~173_combout ),
	.datab(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datac(\myprocessor|execute02|adder_inst|lower|carry[3]~3_combout ),
	.datad(\myprocessor|execute01|F[3]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|lower|sum [3]),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|lower|sum[3] .lut_mask = 16'h6996;
defparam \myprocessor|execute02|adder_inst|lower|sum[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N16
cycloneive_lcell_comb \myprocessor|execute01|F[1]~4 (
// Equation(s):
// \myprocessor|execute01|F[1]~4_combout  = (\myprocessor|decode1|immed_notRT~combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [1])) # (!\myprocessor|decode1|immed_notRT~combout  & ((\myprocessor|decode7|valB[1]~175_combout )))

	.dataa(gnd),
	.datab(\myprocessor|decode1|immed_notRT~combout ),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [1]),
	.datad(\myprocessor|decode7|valB[1]~175_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute01|F[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute01|F[1]~4 .lut_mask = 16'hF3C0;
defparam \myprocessor|execute01|F[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y40_N0
cycloneive_lcell_comb \myprocessor|execute01|F[6]~10 (
// Equation(s):
// \myprocessor|execute01|F[6]~10_combout  = (\myprocessor|decode1|immed_notRT~combout  & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [6]))) # (!\myprocessor|decode1|immed_notRT~combout  & (\myprocessor|decode7|valB[6]~55_combout ))

	.dataa(\myprocessor|decode7|valB[6]~55_combout ),
	.datab(\myprocessor|decode1|immed_notRT~combout ),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|execute01|F[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute01|F[6]~10 .lut_mask = 16'hE2E2;
defparam \myprocessor|execute01|F[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N18
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|lower|carry[4]~4 (
// Equation(s):
// \myprocessor|execute02|adder_inst|lower|carry[4]~4_combout  = (\myprocessor|decode7|valA[3]~173_combout  & ((\myprocessor|execute02|adder_inst|lower|carry[3]~3_combout ) # (\myprocessor|decode1|ALUopcode[0]~1_combout  $ 
// (!\myprocessor|execute01|F[3]~7_combout )))) # (!\myprocessor|decode7|valA[3]~173_combout  & (\myprocessor|execute02|adder_inst|lower|carry[3]~3_combout  & (\myprocessor|decode1|ALUopcode[0]~1_combout  $ (!\myprocessor|execute01|F[3]~7_combout ))))

	.dataa(\myprocessor|decode7|valA[3]~173_combout ),
	.datab(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datac(\myprocessor|execute02|adder_inst|lower|carry[3]~3_combout ),
	.datad(\myprocessor|execute01|F[3]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|lower|carry[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|lower|carry[4]~4 .lut_mask = 16'hE8B2;
defparam \myprocessor|execute02|adder_inst|lower|carry[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N8
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|lower|carry[5]~5 (
// Equation(s):
// \myprocessor|execute02|adder_inst|lower|carry[5]~5_combout  = (\myprocessor|execute02|adder_inst|lower|carry[4]~4_combout  & ((\myprocessor|decode7|valA[4]~152_combout ) # (\myprocessor|execute01|F[4]~8_combout  $ 
// (!\myprocessor|decode1|ALUopcode[0]~1_combout )))) # (!\myprocessor|execute02|adder_inst|lower|carry[4]~4_combout  & (\myprocessor|decode7|valA[4]~152_combout  & (\myprocessor|execute01|F[4]~8_combout  $ (!\myprocessor|decode1|ALUopcode[0]~1_combout ))))

	.dataa(\myprocessor|execute01|F[4]~8_combout ),
	.datab(\myprocessor|execute02|adder_inst|lower|carry[4]~4_combout ),
	.datac(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datad(\myprocessor|decode7|valA[4]~152_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|lower|carry[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|lower|carry[5]~5 .lut_mask = 16'hED84;
defparam \myprocessor|execute02|adder_inst|lower|carry[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N18
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|lower|carry[6]~6 (
// Equation(s):
// \myprocessor|execute02|adder_inst|lower|carry[6]~6_combout  = (\myprocessor|decode7|valA[5]~110_combout  & ((\myprocessor|execute02|adder_inst|lower|carry[5]~5_combout ) # (\myprocessor|execute01|F[5]~6_combout  $ 
// (!\myprocessor|decode1|ALUopcode[0]~1_combout )))) # (!\myprocessor|decode7|valA[5]~110_combout  & (\myprocessor|execute02|adder_inst|lower|carry[5]~5_combout  & (\myprocessor|execute01|F[5]~6_combout  $ (!\myprocessor|decode1|ALUopcode[0]~1_combout ))))

	.dataa(\myprocessor|execute01|F[5]~6_combout ),
	.datab(\myprocessor|decode7|valA[5]~110_combout ),
	.datac(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datad(\myprocessor|execute02|adder_inst|lower|carry[5]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|lower|carry[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|lower|carry[6]~6 .lut_mask = 16'hED84;
defparam \myprocessor|execute02|adder_inst|lower|carry[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N14
cycloneive_lcell_comb \myprocessor|execute02|R[6]~58 (
// Equation(s):
// \myprocessor|execute02|R[6]~58_combout  = \myprocessor|decode7|valA[6]~194_combout  $ (\myprocessor|execute01|F[6]~10_combout  $ (\myprocessor|decode1|ALUopcode[0]~1_combout  $ (\myprocessor|execute02|adder_inst|lower|carry[6]~6_combout )))

	.dataa(\myprocessor|decode7|valA[6]~194_combout ),
	.datab(\myprocessor|execute01|F[6]~10_combout ),
	.datac(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datad(\myprocessor|execute02|adder_inst|lower|carry[6]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[6]~58_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[6]~58 .lut_mask = 16'h6996;
defparam \myprocessor|execute02|R[6]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N24
cycloneive_lcell_comb \myprocessor|execute02|R[7]~50 (
// Equation(s):
// \myprocessor|execute02|R[7]~50_combout  = (\myprocessor|decode1|ALUopcode[1]~2_combout ) # ((!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31] & (\myprocessor|execute02|R[7]~49_combout  & \myprocessor|decode1|ALUopcode[0]~0_combout )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31]),
	.datab(\myprocessor|execute02|R[7]~49_combout ),
	.datac(\myprocessor|decode1|ALUopcode[0]~0_combout ),
	.datad(\myprocessor|decode1|ALUopcode[1]~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[7]~50_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[7]~50 .lut_mask = 16'hFF40;
defparam \myprocessor|execute02|R[7]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N4
cycloneive_lcell_comb \myprocessor|execute02|R[6]~57 (
// Equation(s):
// \myprocessor|execute02|R[6]~57_combout  = (\myprocessor|decode7|valA[6]~194_combout  & ((\myprocessor|decode1|immed_notRT~combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [6])) # (!\myprocessor|decode1|immed_notRT~combout  & 
// ((\myprocessor|decode7|valB[6]~55_combout )))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [6]),
	.datab(\myprocessor|decode7|valB[6]~55_combout ),
	.datac(\myprocessor|decode7|valA[6]~194_combout ),
	.datad(\myprocessor|decode1|immed_notRT~combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[6]~57_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[6]~57 .lut_mask = 16'hA0C0;
defparam \myprocessor|execute02|R[6]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N30
cycloneive_lcell_comb \myprocessor|execute02|R[6]~59 (
// Equation(s):
// \myprocessor|execute02|R[6]~59_combout  = (\myprocessor|execute02|R[7]~50_combout  & (((\myprocessor|execute02|R[7]~49_combout ) # (!\myprocessor|execute02|R[6]~57_combout )))) # (!\myprocessor|execute02|R[7]~50_combout  & 
// (\myprocessor|execute02|R[6]~58_combout  & (!\myprocessor|execute02|R[7]~49_combout )))

	.dataa(\myprocessor|execute02|R[6]~58_combout ),
	.datab(\myprocessor|execute02|R[7]~50_combout ),
	.datac(\myprocessor|execute02|R[7]~49_combout ),
	.datad(\myprocessor|execute02|R[6]~57_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[6]~59_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[6]~59 .lut_mask = 16'hC2CE;
defparam \myprocessor|execute02|R[6]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N8
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxNxxx|F~2 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxNxxx|F~2_combout  = (\myprocessor|decode7|valA[12]~0_combout  & ((\myprocessor|decode1|immed_notRT~combout  & ((!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [2]))) # 
// (!\myprocessor|decode1|immed_notRT~combout  & (!\myprocessor|decode7|valB[2]~95_combout ))))

	.dataa(\myprocessor|decode7|valA[12]~0_combout ),
	.datab(\myprocessor|decode7|valB[2]~95_combout ),
	.datac(\myprocessor|decode1|immed_notRT~combout ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxNxxx|F~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxNxxx|F~2 .lut_mask = 16'h02A2;
defparam \myprocessor|execute02|shifter_inst|LxNxxx|F~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N26
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxxNx|F[29]~18 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxxNx|F[29]~18_combout  = (\myprocessor|decode7|valA[12]~0_combout  & ((\myprocessor|decode1|immed_notRT~combout  & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [1])) # 
// (!\myprocessor|decode1|immed_notRT~combout  & ((!\myprocessor|decode7|valB[1]~175_combout )))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [1]),
	.datab(\myprocessor|decode7|valA[12]~0_combout ),
	.datac(\myprocessor|decode1|immed_notRT~combout ),
	.datad(\myprocessor|decode7|valB[1]~175_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxxNx|F[29]~18_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[29]~18 .lut_mask = 16'h404C;
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[29]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N10
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxxNx|F[2]~6 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxxNx|F[2]~6_combout  = (\myprocessor|execute02|shifter_inst|RxxxNx|F[29]~18_combout  & ((\myprocessor|execute01|F[0]~1_combout  & (\myprocessor|decode7|valA[1]~88_combout )) # (!\myprocessor|execute01|F[0]~1_combout  
// & ((\myprocessor|decode7|valA[2]~130_combout )))))

	.dataa(\myprocessor|decode7|valA[1]~88_combout ),
	.datab(\myprocessor|execute01|F[0]~1_combout ),
	.datac(\myprocessor|execute02|shifter_inst|RxxxNx|F[29]~18_combout ),
	.datad(\myprocessor|decode7|valA[2]~130_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxxNx|F[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[2]~6 .lut_mask = 16'hB080;
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N20
cycloneive_lcell_comb \myprocessor|decode7|valA[0]~26 (
// Equation(s):
// \myprocessor|decode7|valA[0]~26_combout  = (\myprocessor|decode7|valA[12]~0_combout  & \myprocessor|decode7|valA[0]~25_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|decode7|valA[12]~0_combout ),
	.datad(\myprocessor|decode7|valA[0]~25_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[0]~26_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[0]~26 .lut_mask = 16'hF000;
defparam \myprocessor|decode7|valA[0]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N28
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxxNx|F[2]~7 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxxNx|F[2]~7_combout  = (\myprocessor|execute02|shifter_inst|LxxxNx|F[2]~6_combout ) # ((!\myprocessor|execute01|F[0]~1_combout  & (\myprocessor|decode7|valA[0]~26_combout  & \myprocessor|execute01|F[1]~4_combout )))

	.dataa(\myprocessor|execute02|shifter_inst|LxxxNx|F[2]~6_combout ),
	.datab(\myprocessor|execute01|F[0]~1_combout ),
	.datac(\myprocessor|decode7|valA[0]~26_combout ),
	.datad(\myprocessor|execute01|F[1]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxxNx|F[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[2]~7 .lut_mask = 16'hBAAA;
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N30
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxxNx|F[6]~1 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxxNx|F[6]~1_combout  = (\myprocessor|execute01|F[1]~4_combout  & ((\myprocessor|decode7|valA[3]~172_combout ))) # (!\myprocessor|execute01|F[1]~4_combout  & (\myprocessor|decode7|valA[5]~109_combout ))

	.dataa(\myprocessor|decode7|valA[5]~109_combout ),
	.datab(\myprocessor|decode7|valA[3]~172_combout ),
	.datac(gnd),
	.datad(\myprocessor|execute01|F[1]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxxNx|F[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[6]~1 .lut_mask = 16'hCCAA;
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N26
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxxNx|F[7]~4 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxxNx|F[7]~4_combout  = (\myprocessor|execute01|F[1]~4_combout  & (\myprocessor|decode7|valA[4]~151_combout )) # (!\myprocessor|execute01|F[1]~4_combout  & ((\myprocessor|decode7|valA[6]~193_combout )))

	.dataa(\myprocessor|decode7|valA[4]~151_combout ),
	.datab(\myprocessor|execute01|F[1]~4_combout ),
	.datac(\myprocessor|decode7|valA[6]~193_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxxNx|F[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[7]~4 .lut_mask = 16'hB8B8;
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N16
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxxNx|F[6]~5 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxxNx|F[6]~5_combout  = (\myprocessor|execute01|F[0]~1_combout  & (\myprocessor|execute02|shifter_inst|LxxxNx|F[6]~1_combout )) # (!\myprocessor|execute01|F[0]~1_combout  & 
// ((\myprocessor|execute02|shifter_inst|LxxxNx|F[7]~4_combout )))

	.dataa(gnd),
	.datab(\myprocessor|execute01|F[0]~1_combout ),
	.datac(\myprocessor|execute02|shifter_inst|LxxxNx|F[6]~1_combout ),
	.datad(\myprocessor|execute02|shifter_inst|LxxxNx|F[7]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxxNx|F[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[6]~5 .lut_mask = 16'hF3C0;
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N8
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxNxxx|F[14]~4 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxNxxx|F[14]~4_combout  = (\myprocessor|execute02|shifter_inst|LxNxxx|F~2_combout  & ((\myprocessor|execute02|shifter_inst|LxxxNx|F[6]~5_combout ) # ((\myprocessor|execute02|shifter_inst|LxxxNx|F[2]~7_combout  & 
// \myprocessor|execute01|F[2]~5_combout )))) # (!\myprocessor|execute02|shifter_inst|LxNxxx|F~2_combout  & (\myprocessor|execute02|shifter_inst|LxxxNx|F[2]~7_combout  & ((\myprocessor|execute01|F[2]~5_combout ))))

	.dataa(\myprocessor|execute02|shifter_inst|LxNxxx|F~2_combout ),
	.datab(\myprocessor|execute02|shifter_inst|LxxxNx|F[2]~7_combout ),
	.datac(\myprocessor|execute02|shifter_inst|LxxxNx|F[6]~5_combout ),
	.datad(\myprocessor|execute01|F[2]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxNxxx|F[14]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxNxxx|F[14]~4 .lut_mask = 16'hECA0;
defparam \myprocessor|execute02|shifter_inst|LxNxxx|F[14]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N4
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LNxxxx|F~7 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LNxxxx|F~7_combout  = (!\myprocessor|execute01|F[3]~7_combout  & (!\myprocessor|execute01|F[4]~8_combout  & \myprocessor|execute02|shifter_inst|LxNxxx|F[14]~4_combout ))

	.dataa(\myprocessor|execute01|F[3]~7_combout ),
	.datab(\myprocessor|execute01|F[4]~8_combout ),
	.datac(\myprocessor|execute02|shifter_inst|LxNxxx|F[14]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LNxxxx|F~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LNxxxx|F~7 .lut_mask = 16'h1010;
defparam \myprocessor|execute02|shifter_inst|LNxxxx|F~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N6
cycloneive_lcell_comb \myprocessor|execute02|R[7]~231 (
// Equation(s):
// \myprocessor|execute02|R[7]~231_combout  = (\myprocessor|execute01|F[4]~8_combout ) # ((\myprocessor|decode1|immed_notRT~combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [3])) # (!\myprocessor|decode1|immed_notRT~combout  & 
// ((\myprocessor|decode7|valB[3]~115_combout ))))

	.dataa(\myprocessor|decode1|immed_notRT~combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [3]),
	.datac(\myprocessor|decode7|valB[3]~115_combout ),
	.datad(\myprocessor|execute01|F[4]~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[7]~231_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[7]~231 .lut_mask = 16'hFFD8;
defparam \myprocessor|execute02|R[7]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N4
cycloneive_lcell_comb \myprocessor|execute02|R[7]~46 (
// Equation(s):
// \myprocessor|execute02|R[7]~46_combout  = (\myprocessor|execute01|F[4]~8_combout ) # ((!\myprocessor|execute01|F[3]~7_combout  & \myprocessor|execute01|F[2]~5_combout ))

	.dataa(gnd),
	.datab(\myprocessor|execute01|F[3]~7_combout ),
	.datac(\myprocessor|execute01|F[4]~8_combout ),
	.datad(\myprocessor|execute01|F[2]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[7]~46_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[7]~46 .lut_mask = 16'hF3F0;
defparam \myprocessor|execute02|R[7]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N22
cycloneive_lcell_comb \myprocessor|fetch2|bits:9:r~feeder (
// Equation(s):
// \myprocessor|fetch2|bits:9:r~feeder_combout  = \myprocessor|fetch1|F~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|fetch1|F~18_combout ),
	.cin(gnd),
	.combout(\myprocessor|fetch2|bits:9:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|fetch2|bits:9:r~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|fetch2|bits:9:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N23
dffeas \myprocessor|fetch2|bits:9:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|fetch2|bits:9:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|fetch2|bits:9:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|fetch2|bits:9:r .is_wysiwyg = "true";
defparam \myprocessor|fetch2|bits:9:r .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y40_N5
dffeas \myprocessor|fetch2|bits:6:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|fetch1|F~11_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|fetch2|bits:6:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|fetch2|bits:6:r .is_wysiwyg = "true";
defparam \myprocessor|fetch2|bits:6:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N28
cycloneive_lcell_comb \myprocessor|fetch4|carry~5 (
// Equation(s):
// \myprocessor|fetch4|carry~5_combout  = (\myprocessor|fetch4|carry~1_combout  & (\myprocessor|fetch2|bits:6:r~q  & (\myprocessor|fetch2|bits:5:r~q  & \myprocessor|fetch2|bits:4:r~q )))

	.dataa(\myprocessor|fetch4|carry~1_combout ),
	.datab(\myprocessor|fetch2|bits:6:r~q ),
	.datac(\myprocessor|fetch2|bits:5:r~q ),
	.datad(\myprocessor|fetch2|bits:4:r~q ),
	.cin(gnd),
	.combout(\myprocessor|fetch4|carry~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|fetch4|carry~5 .lut_mask = 16'h8000;
defparam \myprocessor|fetch4|carry~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N31
dffeas \myprocessor|fetch2|bits:8:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|fetch1|F~15_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|fetch2|bits:8:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|fetch2|bits:8:r .is_wysiwyg = "true";
defparam \myprocessor|fetch2|bits:8:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y39_N11
dffeas \myprocessor|fetch2|bits:7:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|fetch1|F~14_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|fetch2|bits:7:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|fetch2|bits:7:r .is_wysiwyg = "true";
defparam \myprocessor|fetch2|bits:7:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N24
cycloneive_lcell_comb \myprocessor|fetch4|sum_s~8 (
// Equation(s):
// \myprocessor|fetch4|sum_s~8_combout  = \myprocessor|fetch2|bits:9:r~q  $ (((\myprocessor|fetch4|carry~5_combout  & (\myprocessor|fetch2|bits:8:r~q  & \myprocessor|fetch2|bits:7:r~q ))))

	.dataa(\myprocessor|fetch2|bits:9:r~q ),
	.datab(\myprocessor|fetch4|carry~5_combout ),
	.datac(\myprocessor|fetch2|bits:8:r~q ),
	.datad(\myprocessor|fetch2|bits:7:r~q ),
	.cin(gnd),
	.combout(\myprocessor|fetch4|sum_s~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|fetch4|sum_s~8 .lut_mask = 16'h6AAA;
defparam \myprocessor|fetch4|sum_s~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N6
cycloneive_lcell_comb \myprocessor|writeback1|F[9]~50 (
// Equation(s):
// \myprocessor|writeback1|F[9]~50_combout  = (\myprocessor|writeback1|F[7]~13_combout  & ((\myprocessor|execute02|R[9]~127_combout ) # ((\myprocessor|decode1|Equal8~2_combout  & \myprocessor|fetch4|sum_s~8_combout )))) # 
// (!\myprocessor|writeback1|F[7]~13_combout  & (\myprocessor|decode1|Equal8~2_combout  & ((\myprocessor|fetch4|sum_s~8_combout ))))

	.dataa(\myprocessor|writeback1|F[7]~13_combout ),
	.datab(\myprocessor|decode1|Equal8~2_combout ),
	.datac(\myprocessor|execute02|R[9]~127_combout ),
	.datad(\myprocessor|fetch4|sum_s~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[9]~50_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[9]~50 .lut_mask = 16'hECA0;
defparam \myprocessor|writeback1|F[9]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N9
dffeas \myprocessor|decode7|regs:18:reg_array|r|bits:8:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[8]~49_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[18]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:18:reg_array|r|bits:8:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:18:reg_array|r|bits:8:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:18:reg_array|r|bits:8:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y30_N29
dffeas \myprocessor|decode7|regs:26:reg_array|r|bits:8:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[8]~49_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[26]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:26:reg_array|r|bits:8:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:26:reg_array|r|bits:8:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:26:reg_array|r|bits:8:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N12
cycloneive_lcell_comb \myprocessor|decode7|valB[8]~243 (
// Equation(s):
// \myprocessor|decode7|valB[8]~243_combout  = (\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode4|F [2]) # ((\myprocessor|decode7|regs:26:reg_array|r|bits:8:r~q )))) # (!\myprocessor|decode4|F[3]~0_combout  & (!\myprocessor|decode4|F [2] & 
// (\myprocessor|decode7|regs:18:reg_array|r|bits:8:r~q )))

	.dataa(\myprocessor|decode4|F[3]~0_combout ),
	.datab(\myprocessor|decode4|F [2]),
	.datac(\myprocessor|decode7|regs:18:reg_array|r|bits:8:r~q ),
	.datad(\myprocessor|decode7|regs:26:reg_array|r|bits:8:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[8]~243_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[8]~243 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valB[8]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N3
dffeas \myprocessor|decode7|regs:30:reg_array|r|bits:8:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[8]~49_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:30:reg_array|r|bits:8:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:30:reg_array|r|bits:8:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:30:reg_array|r|bits:8:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N26
cycloneive_lcell_comb \myprocessor|decode7|regs:22:reg_array|r|bits:8:r~feeder (
// Equation(s):
// \myprocessor|decode7|regs:22:reg_array|r|bits:8:r~feeder_combout  = \myprocessor|writeback1|F[8]~49_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|writeback1|F[8]~49_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|decode7|regs:22:reg_array|r|bits:8:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:8:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:8:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N27
dffeas \myprocessor|decode7|regs:22:reg_array|r|bits:8:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|decode7|regs:22:reg_array|r|bits:8:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|decode7|inEnable[22]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:22:reg_array|r|bits:8:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:8:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:8:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N2
cycloneive_lcell_comb \myprocessor|decode7|valB[8]~244 (
// Equation(s):
// \myprocessor|decode7|valB[8]~244_combout  = (\myprocessor|decode7|valB[8]~243_combout  & (((\myprocessor|decode7|regs:30:reg_array|r|bits:8:r~q )) # (!\myprocessor|decode4|F [2]))) # (!\myprocessor|decode7|valB[8]~243_combout  & (\myprocessor|decode4|F 
// [2] & ((\myprocessor|decode7|regs:22:reg_array|r|bits:8:r~q ))))

	.dataa(\myprocessor|decode7|valB[8]~243_combout ),
	.datab(\myprocessor|decode4|F [2]),
	.datac(\myprocessor|decode7|regs:30:reg_array|r|bits:8:r~q ),
	.datad(\myprocessor|decode7|regs:22:reg_array|r|bits:8:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[8]~244_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[8]~244 .lut_mask = 16'hE6A2;
defparam \myprocessor|decode7|valB[8]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N31
dffeas \myprocessor|decode7|regs:28:reg_array|r|bits:8:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[8]~49_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [28]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:28:reg_array|r|bits:8:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:28:reg_array|r|bits:8:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:28:reg_array|r|bits:8:r .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N1
dffeas \myprocessor|decode7|regs:24:reg_array|r|bits:8:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[8]~49_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [24]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:24:reg_array|r|bits:8:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:24:reg_array|r|bits:8:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:24:reg_array|r|bits:8:r .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N19
dffeas \myprocessor|decode7|regs:16:reg_array|r|bits:8:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[8]~49_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:16:reg_array|r|bits:8:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:16:reg_array|r|bits:8:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:16:reg_array|r|bits:8:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N0
cycloneive_lcell_comb \myprocessor|decode7|valB[8]~236 (
// Equation(s):
// \myprocessor|decode7|valB[8]~236_combout  = (\myprocessor|decode4|F [2] & (\myprocessor|decode4|F[3]~0_combout )) # (!\myprocessor|decode4|F [2] & ((\myprocessor|decode4|F[3]~0_combout  & (\myprocessor|decode7|regs:24:reg_array|r|bits:8:r~q )) # 
// (!\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|regs:16:reg_array|r|bits:8:r~q )))))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:24:reg_array|r|bits:8:r~q ),
	.datad(\myprocessor|decode7|regs:16:reg_array|r|bits:8:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[8]~236_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[8]~236 .lut_mask = 16'hD9C8;
defparam \myprocessor|decode7|valB[8]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N29
dffeas \myprocessor|decode7|regs:20:reg_array|r|bits:8:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[8]~49_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[20]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:20:reg_array|r|bits:8:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:20:reg_array|r|bits:8:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:20:reg_array|r|bits:8:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N28
cycloneive_lcell_comb \myprocessor|decode7|valB[8]~237 (
// Equation(s):
// \myprocessor|decode7|valB[8]~237_combout  = (\myprocessor|decode7|valB[8]~236_combout  & ((\myprocessor|decode7|regs:28:reg_array|r|bits:8:r~q ) # ((!\myprocessor|decode4|F [2])))) # (!\myprocessor|decode7|valB[8]~236_combout  & 
// (((\myprocessor|decode7|regs:20:reg_array|r|bits:8:r~q  & \myprocessor|decode4|F [2]))))

	.dataa(\myprocessor|decode7|regs:28:reg_array|r|bits:8:r~q ),
	.datab(\myprocessor|decode7|valB[8]~236_combout ),
	.datac(\myprocessor|decode7|regs:20:reg_array|r|bits:8:r~q ),
	.datad(\myprocessor|decode4|F [2]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[8]~237_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[8]~237 .lut_mask = 16'hB8CC;
defparam \myprocessor|decode7|valB[8]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N9
dffeas \myprocessor|decode7|regs:23:reg_array|r|bits:8:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[8]~49_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[23]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:23:reg_array|r|bits:8:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:23:reg_array|r|bits:8:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:23:reg_array|r|bits:8:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y34_N19
dffeas \myprocessor|decode7|regs:19:reg_array|r|bits:8:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[8]~49_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[19]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:19:reg_array|r|bits:8:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:19:reg_array|r|bits:8:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:19:reg_array|r|bits:8:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N8
cycloneive_lcell_comb \myprocessor|decode7|valB[8]~238 (
// Equation(s):
// \myprocessor|decode7|valB[8]~238_combout  = (\myprocessor|decode4|F [2] & ((\myprocessor|decode4|F[3]~0_combout ) # ((\myprocessor|decode7|regs:23:reg_array|r|bits:8:r~q )))) # (!\myprocessor|decode4|F [2] & (!\myprocessor|decode4|F[3]~0_combout  & 
// ((\myprocessor|decode7|regs:19:reg_array|r|bits:8:r~q ))))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:23:reg_array|r|bits:8:r~q ),
	.datad(\myprocessor|decode7|regs:19:reg_array|r|bits:8:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[8]~238_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[8]~238 .lut_mask = 16'hB9A8;
defparam \myprocessor|decode7|valB[8]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N13
dffeas \myprocessor|decode7|regs:27:reg_array|r|bits:8:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[8]~49_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[27]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:27:reg_array|r|bits:8:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:27:reg_array|r|bits:8:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:27:reg_array|r|bits:8:r .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N7
dffeas \myprocessor|decode7|regs:31:reg_array|r|bits:8:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[8]~49_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:31:reg_array|r|bits:8:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:31:reg_array|r|bits:8:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:31:reg_array|r|bits:8:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N12
cycloneive_lcell_comb \myprocessor|decode7|valB[8]~239 (
// Equation(s):
// \myprocessor|decode7|valB[8]~239_combout  = (\myprocessor|decode7|valB[8]~238_combout  & (((\myprocessor|decode7|regs:31:reg_array|r|bits:8:r~q )) # (!\myprocessor|decode4|F[3]~0_combout ))) # (!\myprocessor|decode7|valB[8]~238_combout  & 
// (\myprocessor|decode4|F[3]~0_combout  & (\myprocessor|decode7|regs:27:reg_array|r|bits:8:r~q )))

	.dataa(\myprocessor|decode7|valB[8]~238_combout ),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:27:reg_array|r|bits:8:r~q ),
	.datad(\myprocessor|decode7|regs:31:reg_array|r|bits:8:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[8]~239_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[8]~239 .lut_mask = 16'hEA62;
defparam \myprocessor|decode7|valB[8]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N27
dffeas \myprocessor|decode7|regs:29:reg_array|r|bits:8:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[8]~49_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[29]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:29:reg_array|r|bits:8:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:29:reg_array|r|bits:8:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:29:reg_array|r|bits:8:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y30_N25
dffeas \myprocessor|decode7|regs:25:reg_array|r|bits:8:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[8]~49_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[25]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:25:reg_array|r|bits:8:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:25:reg_array|r|bits:8:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:25:reg_array|r|bits:8:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y30_N13
dffeas \myprocessor|decode7|regs:17:reg_array|r|bits:8:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[8]~49_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[17]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:17:reg_array|r|bits:8:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:17:reg_array|r|bits:8:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:17:reg_array|r|bits:8:r .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y30_N25
dffeas \myprocessor|decode7|regs:21:reg_array|r|bits:8:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[8]~49_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[21]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:21:reg_array|r|bits:8:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:21:reg_array|r|bits:8:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:21:reg_array|r|bits:8:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N24
cycloneive_lcell_comb \myprocessor|decode7|valB[8]~240 (
// Equation(s):
// \myprocessor|decode7|valB[8]~240_combout  = (\myprocessor|decode4|F[3]~0_combout  & (((\myprocessor|decode4|F [2])))) # (!\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode4|F [2] & ((\myprocessor|decode7|regs:21:reg_array|r|bits:8:r~q ))) # 
// (!\myprocessor|decode4|F [2] & (\myprocessor|decode7|regs:17:reg_array|r|bits:8:r~q ))))

	.dataa(\myprocessor|decode7|regs:17:reg_array|r|bits:8:r~q ),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:21:reg_array|r|bits:8:r~q ),
	.datad(\myprocessor|decode4|F [2]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[8]~240_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[8]~240 .lut_mask = 16'hFC22;
defparam \myprocessor|decode7|valB[8]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N24
cycloneive_lcell_comb \myprocessor|decode7|valB[8]~241 (
// Equation(s):
// \myprocessor|decode7|valB[8]~241_combout  = (\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|valB[8]~240_combout  & (\myprocessor|decode7|regs:29:reg_array|r|bits:8:r~q )) # (!\myprocessor|decode7|valB[8]~240_combout  & 
// ((\myprocessor|decode7|regs:25:reg_array|r|bits:8:r~q ))))) # (!\myprocessor|decode4|F[3]~0_combout  & (((\myprocessor|decode7|valB[8]~240_combout ))))

	.dataa(\myprocessor|decode7|regs:29:reg_array|r|bits:8:r~q ),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:25:reg_array|r|bits:8:r~q ),
	.datad(\myprocessor|decode7|valB[8]~240_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[8]~241_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[8]~241 .lut_mask = 16'hBBC0;
defparam \myprocessor|decode7|valB[8]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N6
cycloneive_lcell_comb \myprocessor|decode7|valB[8]~242 (
// Equation(s):
// \myprocessor|decode7|valB[8]~242_combout  = (\myprocessor|decode7|valB[21]~5_combout  & (((\myprocessor|decode7|valB[21]~6_combout )))) # (!\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[21]~6_combout  & 
// (\myprocessor|decode7|valB[8]~239_combout )) # (!\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[8]~241_combout )))))

	.dataa(\myprocessor|decode7|valB[8]~239_combout ),
	.datab(\myprocessor|decode7|valB[21]~5_combout ),
	.datac(\myprocessor|decode7|valB[21]~6_combout ),
	.datad(\myprocessor|decode7|valB[8]~241_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[8]~242_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[8]~242 .lut_mask = 16'hE3E0;
defparam \myprocessor|decode7|valB[8]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N22
cycloneive_lcell_comb \myprocessor|decode7|valB[8]~245 (
// Equation(s):
// \myprocessor|decode7|valB[8]~245_combout  = (\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[8]~242_combout  & (\myprocessor|decode7|valB[8]~244_combout )) # (!\myprocessor|decode7|valB[8]~242_combout  & 
// ((\myprocessor|decode7|valB[8]~237_combout ))))) # (!\myprocessor|decode7|valB[21]~5_combout  & (((\myprocessor|decode7|valB[8]~242_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|valB[8]~244_combout ),
	.datac(\myprocessor|decode7|valB[8]~237_combout ),
	.datad(\myprocessor|decode7|valB[8]~242_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[8]~245_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[8]~245 .lut_mask = 16'hDDA0;
defparam \myprocessor|decode7|valB[8]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N9
dffeas \myprocessor|decode7|regs:1:reg_array|r|bits:8:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[8]~49_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[1]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:1:reg_array|r|bits:8:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:1:reg_array|r|bits:8:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:1:reg_array|r|bits:8:r .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N29
dffeas \myprocessor|decode7|regs:7:reg_array|r|bits:8:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[8]~49_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[7]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:7:reg_array|r|bits:8:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:7:reg_array|r|bits:8:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:7:reg_array|r|bits:8:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y37_N21
dffeas \myprocessor|decode7|regs:5:reg_array|r|bits:8:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[8]~49_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[5]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:5:reg_array|r|bits:8:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:5:reg_array|r|bits:8:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:5:reg_array|r|bits:8:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N20
cycloneive_lcell_comb \myprocessor|decode7|valB[8]~248 (
// Equation(s):
// \myprocessor|decode7|valB[8]~248_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|regs:7:reg_array|r|bits:8:r~q ) # ((\myprocessor|decode7|valB[21]~5_combout )))) # (!\myprocessor|decode7|valB[21]~6_combout  & 
// (((\myprocessor|decode7|regs:5:reg_array|r|bits:8:r~q  & !\myprocessor|decode7|valB[21]~5_combout ))))

	.dataa(\myprocessor|decode7|regs:7:reg_array|r|bits:8:r~q ),
	.datab(\myprocessor|decode7|valB[21]~6_combout ),
	.datac(\myprocessor|decode7|regs:5:reg_array|r|bits:8:r~q ),
	.datad(\myprocessor|decode7|valB[21]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[8]~248_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[8]~248 .lut_mask = 16'hCCB8;
defparam \myprocessor|decode7|valB[8]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N17
dffeas \myprocessor|decode7|regs:6:reg_array|r|bits:8:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[8]~49_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[6]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:6:reg_array|r|bits:8:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:6:reg_array|r|bits:8:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:6:reg_array|r|bits:8:r .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N3
dffeas \myprocessor|decode7|regs:4:reg_array|r|bits:8:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[8]~49_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[4]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:4:reg_array|r|bits:8:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:4:reg_array|r|bits:8:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:4:reg_array|r|bits:8:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N16
cycloneive_lcell_comb \myprocessor|decode7|valB[8]~249 (
// Equation(s):
// \myprocessor|decode7|valB[8]~249_combout  = (\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[8]~248_combout  & (\myprocessor|decode7|regs:6:reg_array|r|bits:8:r~q )) # (!\myprocessor|decode7|valB[8]~248_combout  & 
// ((\myprocessor|decode7|regs:4:reg_array|r|bits:8:r~q ))))) # (!\myprocessor|decode7|valB[21]~5_combout  & (\myprocessor|decode7|valB[8]~248_combout ))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|valB[8]~248_combout ),
	.datac(\myprocessor|decode7|regs:6:reg_array|r|bits:8:r~q ),
	.datad(\myprocessor|decode7|regs:4:reg_array|r|bits:8:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[8]~249_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[8]~249 .lut_mask = 16'hE6C4;
defparam \myprocessor|decode7|valB[8]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N16
cycloneive_lcell_comb \myprocessor|decode7|valB[8]~250 (
// Equation(s):
// \myprocessor|decode7|valB[8]~250_combout  = (\myprocessor|decode7|valB[21]~26_combout  & (((\myprocessor|decode7|valB[21]~23_combout ) # (\myprocessor|decode7|valB[8]~249_combout )))) # (!\myprocessor|decode7|valB[21]~26_combout  & 
// (\myprocessor|decode7|regs:1:reg_array|r|bits:8:r~q  & (!\myprocessor|decode7|valB[21]~23_combout )))

	.dataa(\myprocessor|decode7|regs:1:reg_array|r|bits:8:r~q ),
	.datab(\myprocessor|decode7|valB[21]~26_combout ),
	.datac(\myprocessor|decode7|valB[21]~23_combout ),
	.datad(\myprocessor|decode7|valB[8]~249_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[8]~250_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[8]~250 .lut_mask = 16'hCEC2;
defparam \myprocessor|decode7|valB[8]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N9
dffeas \myprocessor|decode7|regs:3:reg_array|r|bits:8:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[8]~49_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[3]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:3:reg_array|r|bits:8:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:3:reg_array|r|bits:8:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:3:reg_array|r|bits:8:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N23
dffeas \myprocessor|decode7|regs:2:reg_array|r|bits:8:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[8]~49_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[2]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:2:reg_array|r|bits:8:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:2:reg_array|r|bits:8:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:2:reg_array|r|bits:8:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N8
cycloneive_lcell_comb \myprocessor|decode7|valB[8]~251 (
// Equation(s):
// \myprocessor|decode7|valB[8]~251_combout  = (\myprocessor|decode7|valB[8]~250_combout  & (((\myprocessor|decode7|regs:2:reg_array|r|bits:8:r~q )) # (!\myprocessor|decode7|valB[21]~656_combout ))) # (!\myprocessor|decode7|valB[8]~250_combout  & 
// (\myprocessor|decode7|valB[21]~656_combout  & (\myprocessor|decode7|regs:3:reg_array|r|bits:8:r~q )))

	.dataa(\myprocessor|decode7|valB[8]~250_combout ),
	.datab(\myprocessor|decode7|valB[21]~656_combout ),
	.datac(\myprocessor|decode7|regs:3:reg_array|r|bits:8:r~q ),
	.datad(\myprocessor|decode7|regs:2:reg_array|r|bits:8:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[8]~251_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[8]~251 .lut_mask = 16'hEA62;
defparam \myprocessor|decode7|valB[8]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N19
dffeas \myprocessor|decode7|regs:11:reg_array|r|bits:8:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[8]~49_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[11]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:11:reg_array|r|bits:8:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:8:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:8:r .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N29
dffeas \myprocessor|decode7|regs:8:reg_array|r|bits:8:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[8]~49_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[8]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:8:reg_array|r|bits:8:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:8:reg_array|r|bits:8:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:8:reg_array|r|bits:8:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N19
dffeas \myprocessor|decode7|regs:9:reg_array|r|bits:8:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[8]~49_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[9]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:9:reg_array|r|bits:8:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:9:reg_array|r|bits:8:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:9:reg_array|r|bits:8:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N18
cycloneive_lcell_comb \myprocessor|decode7|valB[8]~246 (
// Equation(s):
// \myprocessor|decode7|valB[8]~246_combout  = (\myprocessor|decode7|valB[21]~6_combout  & (((\myprocessor|decode7|valB[21]~5_combout )))) # (!\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[21]~5_combout  & 
// (\myprocessor|decode7|regs:8:reg_array|r|bits:8:r~q )) # (!\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|regs:9:reg_array|r|bits:8:r~q )))))

	.dataa(\myprocessor|decode7|regs:8:reg_array|r|bits:8:r~q ),
	.datab(\myprocessor|decode7|valB[21]~6_combout ),
	.datac(\myprocessor|decode7|regs:9:reg_array|r|bits:8:r~q ),
	.datad(\myprocessor|decode7|valB[21]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[8]~246_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[8]~246 .lut_mask = 16'hEE30;
defparam \myprocessor|decode7|valB[8]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N12
cycloneive_lcell_comb \myprocessor|decode7|valB[8]~247 (
// Equation(s):
// \myprocessor|decode7|valB[8]~247_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[8]~246_combout  & ((\myprocessor|decode7|regs:10:reg_array|r|bits:8:r~q ))) # (!\myprocessor|decode7|valB[8]~246_combout  & 
// (\myprocessor|decode7|regs:11:reg_array|r|bits:8:r~q )))) # (!\myprocessor|decode7|valB[21]~6_combout  & (((\myprocessor|decode7|valB[8]~246_combout ))))

	.dataa(\myprocessor|decode7|regs:11:reg_array|r|bits:8:r~q ),
	.datab(\myprocessor|decode7|valB[21]~6_combout ),
	.datac(\myprocessor|decode7|regs:10:reg_array|r|bits:8:r~q ),
	.datad(\myprocessor|decode7|valB[8]~246_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[8]~247_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[8]~247 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valB[8]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N0
cycloneive_lcell_comb \myprocessor|decode7|valB[8]~252 (
// Equation(s):
// \myprocessor|decode7|valB[8]~252_combout  = (\myprocessor|decode7|valB[21]~9_combout  & (((\myprocessor|decode7|valB[21]~20_combout ) # (\myprocessor|decode7|valB[8]~247_combout )))) # (!\myprocessor|decode7|valB[21]~9_combout  & 
// (\myprocessor|decode7|valB[8]~251_combout  & (!\myprocessor|decode7|valB[21]~20_combout )))

	.dataa(\myprocessor|decode7|valB[21]~9_combout ),
	.datab(\myprocessor|decode7|valB[8]~251_combout ),
	.datac(\myprocessor|decode7|valB[21]~20_combout ),
	.datad(\myprocessor|decode7|valB[8]~247_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[8]~252_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[8]~252 .lut_mask = 16'hAEA4;
defparam \myprocessor|decode7|valB[8]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N13
dffeas \myprocessor|decode7|regs:12:reg_array|r|bits:8:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[8]~49_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[12]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:12:reg_array|r|bits:8:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:12:reg_array|r|bits:8:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:12:reg_array|r|bits:8:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y36_N25
dffeas \myprocessor|decode7|regs:14:reg_array|r|bits:8:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[8]~49_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[14]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:14:reg_array|r|bits:8:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:14:reg_array|r|bits:8:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:14:reg_array|r|bits:8:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y36_N19
dffeas \myprocessor|decode7|regs:13:reg_array|r|bits:8:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[8]~49_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[13]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:13:reg_array|r|bits:8:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:13:reg_array|r|bits:8:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:13:reg_array|r|bits:8:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y39_N27
dffeas \myprocessor|decode7|regs:15:reg_array|r|bits:8:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|writeback1|F[8]~49_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|decode7|inEnable[15]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:15:reg_array|r|bits:8:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:8:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:8:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N18
cycloneive_lcell_comb \myprocessor|decode7|valB[8]~253 (
// Equation(s):
// \myprocessor|decode7|valB[8]~253_combout  = (\myprocessor|decode7|valB[21]~5_combout  & (\myprocessor|decode7|valB[21]~6_combout )) # (!\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[21]~6_combout  & 
// ((\myprocessor|decode7|regs:15:reg_array|r|bits:8:r~q ))) # (!\myprocessor|decode7|valB[21]~6_combout  & (\myprocessor|decode7|regs:13:reg_array|r|bits:8:r~q ))))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|valB[21]~6_combout ),
	.datac(\myprocessor|decode7|regs:13:reg_array|r|bits:8:r~q ),
	.datad(\myprocessor|decode7|regs:15:reg_array|r|bits:8:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[8]~253_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[8]~253 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valB[8]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N4
cycloneive_lcell_comb \myprocessor|decode7|valB[8]~254 (
// Equation(s):
// \myprocessor|decode7|valB[8]~254_combout  = (\myprocessor|decode7|valB[8]~253_combout  & (((\myprocessor|decode7|regs:14:reg_array|r|bits:8:r~q ) # (!\myprocessor|decode7|valB[21]~5_combout )))) # (!\myprocessor|decode7|valB[8]~253_combout  & 
// (\myprocessor|decode7|regs:12:reg_array|r|bits:8:r~q  & ((\myprocessor|decode7|valB[21]~5_combout ))))

	.dataa(\myprocessor|decode7|regs:12:reg_array|r|bits:8:r~q ),
	.datab(\myprocessor|decode7|regs:14:reg_array|r|bits:8:r~q ),
	.datac(\myprocessor|decode7|valB[8]~253_combout ),
	.datad(\myprocessor|decode7|valB[21]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[8]~254_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[8]~254 .lut_mask = 16'hCAF0;
defparam \myprocessor|decode7|valB[8]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N6
cycloneive_lcell_comb \myprocessor|decode7|valB[8]~255 (
// Equation(s):
// \myprocessor|decode7|valB[8]~255_combout  = (\myprocessor|decode7|valB[8]~252_combout  & (((\myprocessor|decode7|valB[8]~254_combout ) # (!\myprocessor|decode7|valB[21]~20_combout )))) # (!\myprocessor|decode7|valB[8]~252_combout  & 
// (\myprocessor|decode7|valB[8]~245_combout  & ((\myprocessor|decode7|valB[21]~20_combout ))))

	.dataa(\myprocessor|decode7|valB[8]~245_combout ),
	.datab(\myprocessor|decode7|valB[8]~252_combout ),
	.datac(\myprocessor|decode7|valB[8]~254_combout ),
	.datad(\myprocessor|decode7|valB[21]~20_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[8]~255_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[8]~255 .lut_mask = 16'hE2CC;
defparam \myprocessor|decode7|valB[8]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N31
dffeas \myprocessor|decode7|regs:1:reg_array|r|bits:10:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[10]~53_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[1]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:1:reg_array|r|bits:10:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:1:reg_array|r|bits:10:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:1:reg_array|r|bits:10:r .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N3
dffeas \myprocessor|decode7|regs:5:reg_array|r|bits:10:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[10]~53_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[5]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:5:reg_array|r|bits:10:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:5:reg_array|r|bits:10:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:5:reg_array|r|bits:10:r .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N21
dffeas \myprocessor|decode7|regs:7:reg_array|r|bits:10:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[10]~53_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[7]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:7:reg_array|r|bits:10:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:7:reg_array|r|bits:10:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:7:reg_array|r|bits:10:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N2
cycloneive_lcell_comb \myprocessor|decode7|valB[10]~288 (
// Equation(s):
// \myprocessor|decode7|valB[10]~288_combout  = (\myprocessor|decode7|valB[21]~5_combout  & (\myprocessor|decode7|valB[21]~6_combout )) # (!\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[21]~6_combout  & 
// ((\myprocessor|decode7|regs:7:reg_array|r|bits:10:r~q ))) # (!\myprocessor|decode7|valB[21]~6_combout  & (\myprocessor|decode7|regs:5:reg_array|r|bits:10:r~q ))))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|valB[21]~6_combout ),
	.datac(\myprocessor|decode7|regs:5:reg_array|r|bits:10:r~q ),
	.datad(\myprocessor|decode7|regs:7:reg_array|r|bits:10:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[10]~288_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[10]~288 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valB[10]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N17
dffeas \myprocessor|decode7|regs:6:reg_array|r|bits:10:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[10]~53_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[6]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:6:reg_array|r|bits:10:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:6:reg_array|r|bits:10:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:6:reg_array|r|bits:10:r .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N27
dffeas \myprocessor|decode7|regs:4:reg_array|r|bits:10:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[10]~53_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[4]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:4:reg_array|r|bits:10:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:4:reg_array|r|bits:10:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:4:reg_array|r|bits:10:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N16
cycloneive_lcell_comb \myprocessor|decode7|valB[10]~289 (
// Equation(s):
// \myprocessor|decode7|valB[10]~289_combout  = (\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[10]~288_combout  & (\myprocessor|decode7|regs:6:reg_array|r|bits:10:r~q )) # (!\myprocessor|decode7|valB[10]~288_combout  & 
// ((\myprocessor|decode7|regs:4:reg_array|r|bits:10:r~q ))))) # (!\myprocessor|decode7|valB[21]~5_combout  & (\myprocessor|decode7|valB[10]~288_combout ))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|valB[10]~288_combout ),
	.datac(\myprocessor|decode7|regs:6:reg_array|r|bits:10:r~q ),
	.datad(\myprocessor|decode7|regs:4:reg_array|r|bits:10:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[10]~289_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[10]~289 .lut_mask = 16'hE6C4;
defparam \myprocessor|decode7|valB[10]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N2
cycloneive_lcell_comb \myprocessor|decode7|valB[10]~290 (
// Equation(s):
// \myprocessor|decode7|valB[10]~290_combout  = (\myprocessor|decode7|valB[21]~23_combout  & (((\myprocessor|decode7|valB[21]~26_combout )))) # (!\myprocessor|decode7|valB[21]~23_combout  & ((\myprocessor|decode7|valB[21]~26_combout  & 
// ((\myprocessor|decode7|valB[10]~289_combout ))) # (!\myprocessor|decode7|valB[21]~26_combout  & (\myprocessor|decode7|regs:1:reg_array|r|bits:10:r~q ))))

	.dataa(\myprocessor|decode7|regs:1:reg_array|r|bits:10:r~q ),
	.datab(\myprocessor|decode7|valB[21]~23_combout ),
	.datac(\myprocessor|decode7|valB[21]~26_combout ),
	.datad(\myprocessor|decode7|valB[10]~289_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[10]~290_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[10]~290 .lut_mask = 16'hF2C2;
defparam \myprocessor|decode7|valB[10]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N27
dffeas \myprocessor|decode7|regs:3:reg_array|r|bits:10:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[10]~53_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[3]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:3:reg_array|r|bits:10:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:3:reg_array|r|bits:10:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:3:reg_array|r|bits:10:r .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y32_N17
dffeas \myprocessor|decode7|regs:2:reg_array|r|bits:10:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[10]~53_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[2]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:2:reg_array|r|bits:10:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:2:reg_array|r|bits:10:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:2:reg_array|r|bits:10:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N26
cycloneive_lcell_comb \myprocessor|decode7|valB[10]~291 (
// Equation(s):
// \myprocessor|decode7|valB[10]~291_combout  = (\myprocessor|decode7|valB[10]~290_combout  & (((\myprocessor|decode7|regs:2:reg_array|r|bits:10:r~q )) # (!\myprocessor|decode7|valB[21]~656_combout ))) # (!\myprocessor|decode7|valB[10]~290_combout  & 
// (\myprocessor|decode7|valB[21]~656_combout  & (\myprocessor|decode7|regs:3:reg_array|r|bits:10:r~q )))

	.dataa(\myprocessor|decode7|valB[10]~290_combout ),
	.datab(\myprocessor|decode7|valB[21]~656_combout ),
	.datac(\myprocessor|decode7|regs:3:reg_array|r|bits:10:r~q ),
	.datad(\myprocessor|decode7|regs:2:reg_array|r|bits:10:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[10]~291_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[10]~291 .lut_mask = 16'hEA62;
defparam \myprocessor|decode7|valB[10]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N29
dffeas \myprocessor|decode7|regs:8:reg_array|r|bits:10:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[10]~53_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[8]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:8:reg_array|r|bits:10:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:8:reg_array|r|bits:10:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:8:reg_array|r|bits:10:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N6
cycloneive_lcell_comb \myprocessor|decode7|valB[10]~286 (
// Equation(s):
// \myprocessor|decode7|valB[10]~286_combout  = (\myprocessor|decode7|valB[21]~6_combout  & (((\myprocessor|decode7|valB[21]~5_combout )))) # (!\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[21]~5_combout  & 
// (\myprocessor|decode7|regs:8:reg_array|r|bits:10:r~q )) # (!\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|regs:9:reg_array|r|bits:10:r~q )))))

	.dataa(\myprocessor|decode7|regs:8:reg_array|r|bits:10:r~q ),
	.datab(\myprocessor|decode7|valB[21]~6_combout ),
	.datac(\myprocessor|decode7|regs:9:reg_array|r|bits:10:r~q ),
	.datad(\myprocessor|decode7|valB[21]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[10]~286_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[10]~286 .lut_mask = 16'hEE30;
defparam \myprocessor|decode7|valB[10]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N25
dffeas \myprocessor|decode7|regs:10:reg_array|r|bits:10:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[10]~53_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[10]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:10:reg_array|r|bits:10:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:10:reg_array|r|bits:10:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:10:reg_array|r|bits:10:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y36_N15
dffeas \myprocessor|decode7|regs:11:reg_array|r|bits:10:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[10]~53_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[11]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:11:reg_array|r|bits:10:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:10:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:10:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N24
cycloneive_lcell_comb \myprocessor|decode7|valB[10]~287 (
// Equation(s):
// \myprocessor|decode7|valB[10]~287_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[10]~286_combout  & (\myprocessor|decode7|regs:10:reg_array|r|bits:10:r~q )) # (!\myprocessor|decode7|valB[10]~286_combout  & 
// ((\myprocessor|decode7|regs:11:reg_array|r|bits:10:r~q ))))) # (!\myprocessor|decode7|valB[21]~6_combout  & (\myprocessor|decode7|valB[10]~286_combout ))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|valB[10]~286_combout ),
	.datac(\myprocessor|decode7|regs:10:reg_array|r|bits:10:r~q ),
	.datad(\myprocessor|decode7|regs:11:reg_array|r|bits:10:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[10]~287_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[10]~287 .lut_mask = 16'hE6C4;
defparam \myprocessor|decode7|valB[10]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N0
cycloneive_lcell_comb \myprocessor|decode7|valB[10]~292 (
// Equation(s):
// \myprocessor|decode7|valB[10]~292_combout  = (\myprocessor|decode7|valB[21]~20_combout  & (((\myprocessor|decode7|valB[21]~9_combout )))) # (!\myprocessor|decode7|valB[21]~20_combout  & ((\myprocessor|decode7|valB[21]~9_combout  & 
// ((\myprocessor|decode7|valB[10]~287_combout ))) # (!\myprocessor|decode7|valB[21]~9_combout  & (\myprocessor|decode7|valB[10]~291_combout ))))

	.dataa(\myprocessor|decode7|valB[10]~291_combout ),
	.datab(\myprocessor|decode7|valB[21]~20_combout ),
	.datac(\myprocessor|decode7|valB[21]~9_combout ),
	.datad(\myprocessor|decode7|valB[10]~287_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[10]~292_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[10]~292 .lut_mask = 16'hF2C2;
defparam \myprocessor|decode7|valB[10]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N27
dffeas \myprocessor|decode7|regs:26:reg_array|r|bits:10:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[10]~53_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[26]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:26:reg_array|r|bits:10:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:26:reg_array|r|bits:10:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:26:reg_array|r|bits:10:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N9
dffeas \myprocessor|decode7|regs:18:reg_array|r|bits:10:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[10]~53_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[18]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:18:reg_array|r|bits:10:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:18:reg_array|r|bits:10:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:18:reg_array|r|bits:10:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N16
cycloneive_lcell_comb \myprocessor|decode7|valB[10]~283 (
// Equation(s):
// \myprocessor|decode7|valB[10]~283_combout  = (\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|regs:26:reg_array|r|bits:10:r~q ) # ((\myprocessor|decode4|F [2])))) # (!\myprocessor|decode4|F[3]~0_combout  & 
// (((\myprocessor|decode7|regs:18:reg_array|r|bits:10:r~q  & !\myprocessor|decode4|F [2]))))

	.dataa(\myprocessor|decode7|regs:26:reg_array|r|bits:10:r~q ),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:18:reg_array|r|bits:10:r~q ),
	.datad(\myprocessor|decode4|F [2]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[10]~283_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[10]~283 .lut_mask = 16'hCCB8;
defparam \myprocessor|decode7|valB[10]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N10
cycloneive_lcell_comb \myprocessor|decode7|regs:22:reg_array|r|bits:10:r~feeder (
// Equation(s):
// \myprocessor|decode7|regs:22:reg_array|r|bits:10:r~feeder_combout  = \myprocessor|writeback1|F[10]~53_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|writeback1|F[10]~53_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|decode7|regs:22:reg_array|r|bits:10:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:10:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:10:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N11
dffeas \myprocessor|decode7|regs:22:reg_array|r|bits:10:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|decode7|regs:22:reg_array|r|bits:10:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|decode7|inEnable[22]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:22:reg_array|r|bits:10:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:10:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:10:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y29_N15
dffeas \myprocessor|decode7|regs:30:reg_array|r|bits:10:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[10]~53_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:30:reg_array|r|bits:10:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:30:reg_array|r|bits:10:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:30:reg_array|r|bits:10:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N14
cycloneive_lcell_comb \myprocessor|decode7|valB[10]~284 (
// Equation(s):
// \myprocessor|decode7|valB[10]~284_combout  = (\myprocessor|decode7|valB[10]~283_combout  & (((\myprocessor|decode7|regs:30:reg_array|r|bits:10:r~q ) # (!\myprocessor|decode4|F [2])))) # (!\myprocessor|decode7|valB[10]~283_combout  & 
// (\myprocessor|decode7|regs:22:reg_array|r|bits:10:r~q  & ((\myprocessor|decode4|F [2]))))

	.dataa(\myprocessor|decode7|valB[10]~283_combout ),
	.datab(\myprocessor|decode7|regs:22:reg_array|r|bits:10:r~q ),
	.datac(\myprocessor|decode7|regs:30:reg_array|r|bits:10:r~q ),
	.datad(\myprocessor|decode4|F [2]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[10]~284_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[10]~284 .lut_mask = 16'hE4AA;
defparam \myprocessor|decode7|valB[10]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N31
dffeas \myprocessor|decode7|regs:28:reg_array|r|bits:10:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[10]~53_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [28]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:28:reg_array|r|bits:10:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:28:reg_array|r|bits:10:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:28:reg_array|r|bits:10:r .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N9
dffeas \myprocessor|decode7|regs:24:reg_array|r|bits:10:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[10]~53_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [24]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:24:reg_array|r|bits:10:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:24:reg_array|r|bits:10:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:24:reg_array|r|bits:10:r .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N3
dffeas \myprocessor|decode7|regs:16:reg_array|r|bits:10:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[10]~53_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:16:reg_array|r|bits:10:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:16:reg_array|r|bits:10:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:16:reg_array|r|bits:10:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N8
cycloneive_lcell_comb \myprocessor|decode7|valB[10]~276 (
// Equation(s):
// \myprocessor|decode7|valB[10]~276_combout  = (\myprocessor|decode4|F [2] & (\myprocessor|decode4|F[3]~0_combout )) # (!\myprocessor|decode4|F [2] & ((\myprocessor|decode4|F[3]~0_combout  & (\myprocessor|decode7|regs:24:reg_array|r|bits:10:r~q )) # 
// (!\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|regs:16:reg_array|r|bits:10:r~q )))))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:24:reg_array|r|bits:10:r~q ),
	.datad(\myprocessor|decode7|regs:16:reg_array|r|bits:10:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[10]~276_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[10]~276 .lut_mask = 16'hD9C8;
defparam \myprocessor|decode7|valB[10]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N21
dffeas \myprocessor|decode7|regs:20:reg_array|r|bits:10:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[10]~53_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[20]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:20:reg_array|r|bits:10:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:20:reg_array|r|bits:10:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:20:reg_array|r|bits:10:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N20
cycloneive_lcell_comb \myprocessor|decode7|valB[10]~277 (
// Equation(s):
// \myprocessor|decode7|valB[10]~277_combout  = (\myprocessor|decode7|valB[10]~276_combout  & ((\myprocessor|decode7|regs:28:reg_array|r|bits:10:r~q ) # ((!\myprocessor|decode4|F [2])))) # (!\myprocessor|decode7|valB[10]~276_combout  & 
// (((\myprocessor|decode7|regs:20:reg_array|r|bits:10:r~q  & \myprocessor|decode4|F [2]))))

	.dataa(\myprocessor|decode7|regs:28:reg_array|r|bits:10:r~q ),
	.datab(\myprocessor|decode7|valB[10]~276_combout ),
	.datac(\myprocessor|decode7|regs:20:reg_array|r|bits:10:r~q ),
	.datad(\myprocessor|decode4|F [2]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[10]~277_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[10]~277 .lut_mask = 16'hB8CC;
defparam \myprocessor|decode7|valB[10]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N15
dffeas \myprocessor|decode7|regs:31:reg_array|r|bits:10:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[10]~53_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:31:reg_array|r|bits:10:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:31:reg_array|r|bits:10:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:31:reg_array|r|bits:10:r .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N29
dffeas \myprocessor|decode7|regs:27:reg_array|r|bits:10:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[10]~53_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[27]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:27:reg_array|r|bits:10:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:27:reg_array|r|bits:10:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:27:reg_array|r|bits:10:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y34_N25
dffeas \myprocessor|decode7|regs:23:reg_array|r|bits:10:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[10]~53_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[23]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:23:reg_array|r|bits:10:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:23:reg_array|r|bits:10:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:23:reg_array|r|bits:10:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y34_N11
dffeas \myprocessor|decode7|regs:19:reg_array|r|bits:10:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[10]~53_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[19]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:19:reg_array|r|bits:10:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:19:reg_array|r|bits:10:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:19:reg_array|r|bits:10:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N24
cycloneive_lcell_comb \myprocessor|decode7|valB[10]~278 (
// Equation(s):
// \myprocessor|decode7|valB[10]~278_combout  = (\myprocessor|decode4|F [2] & ((\myprocessor|decode4|F[3]~0_combout ) # ((\myprocessor|decode7|regs:23:reg_array|r|bits:10:r~q )))) # (!\myprocessor|decode4|F [2] & (!\myprocessor|decode4|F[3]~0_combout  & 
// ((\myprocessor|decode7|regs:19:reg_array|r|bits:10:r~q ))))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:23:reg_array|r|bits:10:r~q ),
	.datad(\myprocessor|decode7|regs:19:reg_array|r|bits:10:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[10]~278_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[10]~278 .lut_mask = 16'hB9A8;
defparam \myprocessor|decode7|valB[10]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N28
cycloneive_lcell_comb \myprocessor|decode7|valB[10]~279 (
// Equation(s):
// \myprocessor|decode7|valB[10]~279_combout  = (\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|valB[10]~278_combout  & (\myprocessor|decode7|regs:31:reg_array|r|bits:10:r~q )) # (!\myprocessor|decode7|valB[10]~278_combout  & 
// ((\myprocessor|decode7|regs:27:reg_array|r|bits:10:r~q ))))) # (!\myprocessor|decode4|F[3]~0_combout  & (((\myprocessor|decode7|valB[10]~278_combout ))))

	.dataa(\myprocessor|decode4|F[3]~0_combout ),
	.datab(\myprocessor|decode7|regs:31:reg_array|r|bits:10:r~q ),
	.datac(\myprocessor|decode7|regs:27:reg_array|r|bits:10:r~q ),
	.datad(\myprocessor|decode7|valB[10]~278_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[10]~279_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[10]~279 .lut_mask = 16'hDDA0;
defparam \myprocessor|decode7|valB[10]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N3
dffeas \myprocessor|decode7|regs:29:reg_array|r|bits:10:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[10]~53_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[29]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:29:reg_array|r|bits:10:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:29:reg_array|r|bits:10:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:29:reg_array|r|bits:10:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y30_N9
dffeas \myprocessor|decode7|regs:25:reg_array|r|bits:10:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[10]~53_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[25]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:25:reg_array|r|bits:10:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:25:reg_array|r|bits:10:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:25:reg_array|r|bits:10:r .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N11
dffeas \myprocessor|decode7|regs:17:reg_array|r|bits:10:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[10]~53_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[17]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:17:reg_array|r|bits:10:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:17:reg_array|r|bits:10:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:17:reg_array|r|bits:10:r .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y30_N13
dffeas \myprocessor|decode7|regs:21:reg_array|r|bits:10:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[10]~53_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[21]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:21:reg_array|r|bits:10:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:21:reg_array|r|bits:10:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:21:reg_array|r|bits:10:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N12
cycloneive_lcell_comb \myprocessor|decode7|valB[10]~280 (
// Equation(s):
// \myprocessor|decode7|valB[10]~280_combout  = (\myprocessor|decode4|F [2] & (((\myprocessor|decode7|regs:21:reg_array|r|bits:10:r~q ) # (\myprocessor|decode4|F[3]~0_combout )))) # (!\myprocessor|decode4|F [2] & 
// (\myprocessor|decode7|regs:17:reg_array|r|bits:10:r~q  & ((!\myprocessor|decode4|F[3]~0_combout ))))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode7|regs:17:reg_array|r|bits:10:r~q ),
	.datac(\myprocessor|decode7|regs:21:reg_array|r|bits:10:r~q ),
	.datad(\myprocessor|decode4|F[3]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[10]~280_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[10]~280 .lut_mask = 16'hAAE4;
defparam \myprocessor|decode7|valB[10]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N8
cycloneive_lcell_comb \myprocessor|decode7|valB[10]~281 (
// Equation(s):
// \myprocessor|decode7|valB[10]~281_combout  = (\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|valB[10]~280_combout  & (\myprocessor|decode7|regs:29:reg_array|r|bits:10:r~q )) # (!\myprocessor|decode7|valB[10]~280_combout  & 
// ((\myprocessor|decode7|regs:25:reg_array|r|bits:10:r~q ))))) # (!\myprocessor|decode4|F[3]~0_combout  & (((\myprocessor|decode7|valB[10]~280_combout ))))

	.dataa(\myprocessor|decode4|F[3]~0_combout ),
	.datab(\myprocessor|decode7|regs:29:reg_array|r|bits:10:r~q ),
	.datac(\myprocessor|decode7|regs:25:reg_array|r|bits:10:r~q ),
	.datad(\myprocessor|decode7|valB[10]~280_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[10]~281_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[10]~281 .lut_mask = 16'hDDA0;
defparam \myprocessor|decode7|valB[10]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N20
cycloneive_lcell_comb \myprocessor|decode7|valB[10]~282 (
// Equation(s):
// \myprocessor|decode7|valB[10]~282_combout  = (\myprocessor|decode7|valB[21]~5_combout  & (((\myprocessor|decode7|valB[21]~6_combout )))) # (!\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[21]~6_combout  & 
// (\myprocessor|decode7|valB[10]~279_combout )) # (!\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[10]~281_combout )))))

	.dataa(\myprocessor|decode7|valB[10]~279_combout ),
	.datab(\myprocessor|decode7|valB[21]~5_combout ),
	.datac(\myprocessor|decode7|valB[21]~6_combout ),
	.datad(\myprocessor|decode7|valB[10]~281_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[10]~282_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[10]~282 .lut_mask = 16'hE3E0;
defparam \myprocessor|decode7|valB[10]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N14
cycloneive_lcell_comb \myprocessor|decode7|valB[10]~285 (
// Equation(s):
// \myprocessor|decode7|valB[10]~285_combout  = (\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[10]~282_combout  & (\myprocessor|decode7|valB[10]~284_combout )) # (!\myprocessor|decode7|valB[10]~282_combout  & 
// ((\myprocessor|decode7|valB[10]~277_combout ))))) # (!\myprocessor|decode7|valB[21]~5_combout  & (((\myprocessor|decode7|valB[10]~282_combout ))))

	.dataa(\myprocessor|decode7|valB[10]~284_combout ),
	.datab(\myprocessor|decode7|valB[21]~5_combout ),
	.datac(\myprocessor|decode7|valB[10]~277_combout ),
	.datad(\myprocessor|decode7|valB[10]~282_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[10]~285_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[10]~285 .lut_mask = 16'hBBC0;
defparam \myprocessor|decode7|valB[10]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N27
dffeas \myprocessor|decode7|regs:13:reg_array|r|bits:10:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[10]~53_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[13]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:13:reg_array|r|bits:10:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:13:reg_array|r|bits:10:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:13:reg_array|r|bits:10:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y37_N9
dffeas \myprocessor|decode7|regs:15:reg_array|r|bits:10:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|writeback1|F[10]~53_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|decode7|inEnable[15]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:15:reg_array|r|bits:10:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:10:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:10:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N26
cycloneive_lcell_comb \myprocessor|decode7|valB[10]~293 (
// Equation(s):
// \myprocessor|decode7|valB[10]~293_combout  = (\myprocessor|decode7|valB[21]~5_combout  & (\myprocessor|decode7|valB[21]~6_combout )) # (!\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[21]~6_combout  & 
// ((\myprocessor|decode7|regs:15:reg_array|r|bits:10:r~q ))) # (!\myprocessor|decode7|valB[21]~6_combout  & (\myprocessor|decode7|regs:13:reg_array|r|bits:10:r~q ))))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|valB[21]~6_combout ),
	.datac(\myprocessor|decode7|regs:13:reg_array|r|bits:10:r~q ),
	.datad(\myprocessor|decode7|regs:15:reg_array|r|bits:10:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[10]~293_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[10]~293 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valB[10]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N17
dffeas \myprocessor|decode7|regs:14:reg_array|r|bits:10:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[10]~53_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[14]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:14:reg_array|r|bits:10:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:14:reg_array|r|bits:10:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:14:reg_array|r|bits:10:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y36_N17
dffeas \myprocessor|decode7|regs:12:reg_array|r|bits:10:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[10]~53_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[12]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:12:reg_array|r|bits:10:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:12:reg_array|r|bits:10:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:12:reg_array|r|bits:10:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N20
cycloneive_lcell_comb \myprocessor|decode7|valB[10]~294 (
// Equation(s):
// \myprocessor|decode7|valB[10]~294_combout  = (\myprocessor|decode7|valB[10]~293_combout  & ((\myprocessor|decode7|regs:14:reg_array|r|bits:10:r~q ) # ((!\myprocessor|decode7|valB[21]~5_combout )))) # (!\myprocessor|decode7|valB[10]~293_combout  & 
// (((\myprocessor|decode7|valB[21]~5_combout  & \myprocessor|decode7|regs:12:reg_array|r|bits:10:r~q ))))

	.dataa(\myprocessor|decode7|valB[10]~293_combout ),
	.datab(\myprocessor|decode7|regs:14:reg_array|r|bits:10:r~q ),
	.datac(\myprocessor|decode7|valB[21]~5_combout ),
	.datad(\myprocessor|decode7|regs:12:reg_array|r|bits:10:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[10]~294_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[10]~294 .lut_mask = 16'hDA8A;
defparam \myprocessor|decode7|valB[10]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N10
cycloneive_lcell_comb \myprocessor|decode7|valB[10]~295 (
// Equation(s):
// \myprocessor|decode7|valB[10]~295_combout  = (\myprocessor|decode7|valB[21]~20_combout  & ((\myprocessor|decode7|valB[10]~292_combout  & ((\myprocessor|decode7|valB[10]~294_combout ))) # (!\myprocessor|decode7|valB[10]~292_combout  & 
// (\myprocessor|decode7|valB[10]~285_combout )))) # (!\myprocessor|decode7|valB[21]~20_combout  & (\myprocessor|decode7|valB[10]~292_combout ))

	.dataa(\myprocessor|decode7|valB[21]~20_combout ),
	.datab(\myprocessor|decode7|valB[10]~292_combout ),
	.datac(\myprocessor|decode7|valB[10]~285_combout ),
	.datad(\myprocessor|decode7|valB[10]~294_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[10]~295_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[10]~295 .lut_mask = 16'hEC64;
defparam \myprocessor|decode7|valB[10]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y41_N0
cycloneive_ram_block \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\myprocessor|decode1|Equal10~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\myprocessor|decode7|valB[11]~275_combout ,\myprocessor|decode7|valB[10]~295_combout }),
	.portaaddr({\myprocessor|execute02|R[11]~138_combout ,\myprocessor|execute02|R[10]~133_combout ,\myprocessor|execute02|R[9]~127_combout ,\myprocessor|execute02|R[8]~121_combout ,\myprocessor|execute02|R[7]~94_combout ,\myprocessor|execute02|R[6]~61_combout ,
\myprocessor|execute02|R[5]~54_combout ,\myprocessor|execute02|R[4]~87_combout ,\myprocessor|execute02|R[3]~82_combout ,\myprocessor|execute02|R[2]~77_combout ,\myprocessor|execute02|R[1]~100_combout ,\myprocessor|execute02|R[0]~70_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a10 .init_file = "test-fibonacci-dmem.hex";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ALTSYNCRAM";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 2;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 2;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N18
cycloneive_lcell_comb \myprocessor|fetch4|carry~7 (
// Equation(s):
// \myprocessor|fetch4|carry~7_combout  = (\myprocessor|fetch2|bits:9:r~q  & (\myprocessor|fetch4|carry~5_combout  & (\myprocessor|fetch2|bits:8:r~q  & \myprocessor|fetch2|bits:7:r~q )))

	.dataa(\myprocessor|fetch2|bits:9:r~q ),
	.datab(\myprocessor|fetch4|carry~5_combout ),
	.datac(\myprocessor|fetch2|bits:8:r~q ),
	.datad(\myprocessor|fetch2|bits:7:r~q ),
	.cin(gnd),
	.combout(\myprocessor|fetch4|carry~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|fetch4|carry~7 .lut_mask = 16'h8000;
defparam \myprocessor|fetch4|carry~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N7
dffeas \myprocessor|fetch2|bits:10:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|fetch1|F~19_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|fetch2|bits:10:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|fetch2|bits:10:r .is_wysiwyg = "true";
defparam \myprocessor|fetch2|bits:10:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N0
cycloneive_lcell_comb \myprocessor|fetch4|sum_s~9 (
// Equation(s):
// \myprocessor|fetch4|sum_s~9_combout  = \myprocessor|fetch4|carry~7_combout  $ (\myprocessor|fetch2|bits:10:r~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|fetch4|carry~7_combout ),
	.datad(\myprocessor|fetch2|bits:10:r~q ),
	.cin(gnd),
	.combout(\myprocessor|fetch4|sum_s~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|fetch4|sum_s~9 .lut_mask = 16'h0FF0;
defparam \myprocessor|fetch4|sum_s~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N2
cycloneive_lcell_comb \myprocessor|writeback1|F[10]~52 (
// Equation(s):
// \myprocessor|writeback1|F[10]~52_combout  = (\myprocessor|writeback1|F[7]~13_combout  & ((\myprocessor|execute02|R[10]~133_combout ) # ((\myprocessor|decode1|Equal8~2_combout  & \myprocessor|fetch4|sum_s~9_combout )))) # 
// (!\myprocessor|writeback1|F[7]~13_combout  & (\myprocessor|decode1|Equal8~2_combout  & ((\myprocessor|fetch4|sum_s~9_combout ))))

	.dataa(\myprocessor|writeback1|F[7]~13_combout ),
	.datab(\myprocessor|decode1|Equal8~2_combout ),
	.datac(\myprocessor|execute02|R[10]~133_combout ),
	.datad(\myprocessor|fetch4|sum_s~9_combout ),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[10]~52_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[10]~52 .lut_mask = 16'hECA0;
defparam \myprocessor|writeback1|F[10]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N8
cycloneive_lcell_comb \myprocessor|writeback1|F[10]~53 (
// Equation(s):
// \myprocessor|writeback1|F[10]~53_combout  = (\myprocessor|decode1|Equal7~0_combout  & (\myprocessor|memory1|altsyncram_component|auto_generated|q_a [10])) # (!\myprocessor|decode1|Equal7~0_combout  & ((\myprocessor|writeback1|F[10]~52_combout )))

	.dataa(\myprocessor|memory1|altsyncram_component|auto_generated|q_a [10]),
	.datab(\myprocessor|decode1|Equal7~0_combout ),
	.datac(gnd),
	.datad(\myprocessor|writeback1|F[10]~52_combout ),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[10]~53_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[10]~53 .lut_mask = 16'hBB88;
defparam \myprocessor|writeback1|F[10]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N7
dffeas \myprocessor|decode7|regs:9:reg_array|r|bits:10:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[10]~53_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[9]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:9:reg_array|r|bits:10:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:9:reg_array|r|bits:10:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:9:reg_array|r|bits:10:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N28
cycloneive_lcell_comb \myprocessor|decode7|valA[10]~268 (
// Equation(s):
// \myprocessor|decode7|valA[10]~268_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|regs:10:reg_array|r|bits:10:r~q ) # ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|decode7|regs:8:reg_array|r|bits:10:r~q  & !\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|decode7|regs:10:reg_array|r|bits:10:r~q ),
	.datac(\myprocessor|decode7|regs:8:reg_array|r|bits:10:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[10]~268_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[10]~268 .lut_mask = 16'hAAD8;
defparam \myprocessor|decode7|valA[10]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N14
cycloneive_lcell_comb \myprocessor|decode7|valA[10]~269 (
// Equation(s):
// \myprocessor|decode7|valA[10]~269_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|valA[10]~268_combout  & ((\myprocessor|decode7|regs:11:reg_array|r|bits:10:r~q ))) # 
// (!\myprocessor|decode7|valA[10]~268_combout  & (\myprocessor|decode7|regs:9:reg_array|r|bits:10:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|decode7|valA[10]~268_combout ))))

	.dataa(\myprocessor|decode7|regs:9:reg_array|r|bits:10:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|regs:11:reg_array|r|bits:10:r~q ),
	.datad(\myprocessor|decode7|valA[10]~268_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[10]~269_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[10]~269 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valA[10]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N26
cycloneive_lcell_comb \myprocessor|decode7|valA[10]~270 (
// Equation(s):
// \myprocessor|decode7|valA[10]~270_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|regs:5:reg_array|r|bits:10:r~q ) # ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18])))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|decode7|regs:4:reg_array|r|bits:10:r~q  & !\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\myprocessor|decode7|regs:5:reg_array|r|bits:10:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|regs:4:reg_array|r|bits:10:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[10]~270_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[10]~270 .lut_mask = 16'hCCB8;
defparam \myprocessor|decode7|valA[10]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N20
cycloneive_lcell_comb \myprocessor|decode7|valA[10]~271 (
// Equation(s):
// \myprocessor|decode7|valA[10]~271_combout  = (\myprocessor|decode7|valA[10]~270_combout  & (((\myprocessor|decode7|regs:7:reg_array|r|bits:10:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]))) # 
// (!\myprocessor|decode7|valA[10]~270_combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|regs:6:reg_array|r|bits:10:r~q ))))

	.dataa(\myprocessor|decode7|valA[10]~270_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|decode7|regs:7:reg_array|r|bits:10:r~q ),
	.datad(\myprocessor|decode7|regs:6:reg_array|r|bits:10:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[10]~271_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[10]~271 .lut_mask = 16'hE6A2;
defparam \myprocessor|decode7|valA[10]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N30
cycloneive_lcell_comb \myprocessor|decode7|valA[10]~272 (
// Equation(s):
// \myprocessor|decode7|valA[10]~272_combout  = (\myprocessor|decode7|valA[12]~18_combout  & ((\myprocessor|decode7|valA[12]~19_combout  & ((\myprocessor|decode7|valA[10]~271_combout ))) # (!\myprocessor|decode7|valA[12]~19_combout  & 
// (\myprocessor|decode7|regs:1:reg_array|r|bits:10:r~q )))) # (!\myprocessor|decode7|valA[12]~18_combout  & (\myprocessor|decode7|valA[12]~19_combout ))

	.dataa(\myprocessor|decode7|valA[12]~18_combout ),
	.datab(\myprocessor|decode7|valA[12]~19_combout ),
	.datac(\myprocessor|decode7|regs:1:reg_array|r|bits:10:r~q ),
	.datad(\myprocessor|decode7|valA[10]~271_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[10]~272_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[10]~272 .lut_mask = 16'hEC64;
defparam \myprocessor|decode7|valA[10]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N16
cycloneive_lcell_comb \myprocessor|decode7|valA[10]~273 (
// Equation(s):
// \myprocessor|decode7|valA[10]~273_combout  = (\myprocessor|decode7|valA[12]~15_combout  & ((\myprocessor|decode7|valA[10]~272_combout  & (\myprocessor|decode7|regs:3:reg_array|r|bits:10:r~q )) # (!\myprocessor|decode7|valA[10]~272_combout  & 
// ((\myprocessor|decode7|regs:2:reg_array|r|bits:10:r~q ))))) # (!\myprocessor|decode7|valA[12]~15_combout  & (((\myprocessor|decode7|valA[10]~272_combout ))))

	.dataa(\myprocessor|decode7|regs:3:reg_array|r|bits:10:r~q ),
	.datab(\myprocessor|decode7|valA[12]~15_combout ),
	.datac(\myprocessor|decode7|regs:2:reg_array|r|bits:10:r~q ),
	.datad(\myprocessor|decode7|valA[10]~272_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[10]~273_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[10]~273 .lut_mask = 16'hBBC0;
defparam \myprocessor|decode7|valA[10]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N18
cycloneive_lcell_comb \myprocessor|decode7|valA[10]~274 (
// Equation(s):
// \myprocessor|decode7|valA[10]~274_combout  = (\myprocessor|decode7|valA[12]~11_combout  & (((\myprocessor|decode7|valA[12]~14_combout )))) # (!\myprocessor|decode7|valA[12]~11_combout  & ((\myprocessor|decode7|valA[12]~14_combout  & 
// (\myprocessor|decode7|valA[10]~269_combout )) # (!\myprocessor|decode7|valA[12]~14_combout  & ((\myprocessor|decode7|valA[10]~273_combout )))))

	.dataa(\myprocessor|decode7|valA[10]~269_combout ),
	.datab(\myprocessor|decode7|valA[10]~273_combout ),
	.datac(\myprocessor|decode7|valA[12]~11_combout ),
	.datad(\myprocessor|decode7|valA[12]~14_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[10]~274_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[10]~274 .lut_mask = 16'hFA0C;
defparam \myprocessor|decode7|valA[10]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N2
cycloneive_lcell_comb \myprocessor|decode7|valA[10]~262 (
// Equation(s):
// \myprocessor|decode7|valA[10]~262_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:24:reg_array|r|bits:10:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:16:reg_array|r|bits:10:r~q 
// ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:16:reg_array|r|bits:10:r~q ),
	.datad(\myprocessor|decode7|regs:24:reg_array|r|bits:10:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[10]~262_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[10]~262 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[10]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N30
cycloneive_lcell_comb \myprocessor|decode7|valA[10]~263 (
// Equation(s):
// \myprocessor|decode7|valA[10]~263_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|valA[10]~262_combout  & ((\myprocessor|decode7|regs:28:reg_array|r|bits:10:r~q ))) # 
// (!\myprocessor|decode7|valA[10]~262_combout  & (\myprocessor|decode7|regs:20:reg_array|r|bits:10:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|decode7|valA[10]~262_combout ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|decode7|regs:20:reg_array|r|bits:10:r~q ),
	.datac(\myprocessor|decode7|regs:28:reg_array|r|bits:10:r~q ),
	.datad(\myprocessor|decode7|valA[10]~262_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[10]~263_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[10]~263 .lut_mask = 16'hF588;
defparam \myprocessor|decode7|valA[10]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N10
cycloneive_lcell_comb \myprocessor|decode7|valA[10]~260 (
// Equation(s):
// \myprocessor|decode7|valA[10]~260_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:25:reg_array|r|bits:10:r~q ) # ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19])))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|decode7|regs:17:reg_array|r|bits:10:r~q  & !\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\myprocessor|decode7|regs:25:reg_array|r|bits:10:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:17:reg_array|r|bits:10:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[10]~260_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[10]~260 .lut_mask = 16'hCCB8;
defparam \myprocessor|decode7|valA[10]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N2
cycloneive_lcell_comb \myprocessor|decode7|valA[10]~261 (
// Equation(s):
// \myprocessor|decode7|valA[10]~261_combout  = (\myprocessor|decode7|valA[10]~260_combout  & (((\myprocessor|decode7|regs:29:reg_array|r|bits:10:r~q ) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19])))) # 
// (!\myprocessor|decode7|valA[10]~260_combout  & (\myprocessor|decode7|regs:21:reg_array|r|bits:10:r~q  & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\myprocessor|decode7|regs:21:reg_array|r|bits:10:r~q ),
	.datab(\myprocessor|decode7|valA[10]~260_combout ),
	.datac(\myprocessor|decode7|regs:29:reg_array|r|bits:10:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[10]~261_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[10]~261 .lut_mask = 16'hE2CC;
defparam \myprocessor|decode7|valA[10]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N20
cycloneive_lcell_comb \myprocessor|decode7|valA[10]~264 (
// Equation(s):
// \myprocessor|decode7|valA[10]~264_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|decode7|valA[10]~261_combout ) # (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18])))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|decode7|valA[10]~263_combout  & ((!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|decode7|valA[10]~263_combout ),
	.datac(\myprocessor|decode7|valA[10]~261_combout ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[10]~264_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[10]~264 .lut_mask = 16'hAAE4;
defparam \myprocessor|decode7|valA[10]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N8
cycloneive_lcell_comb \myprocessor|decode7|valA[10]~258 (
// Equation(s):
// \myprocessor|decode7|valA[10]~258_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|regs:22:reg_array|r|bits:10:r~q ) # ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|decode7|regs:18:reg_array|r|bits:10:r~q  & !\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\myprocessor|decode7|regs:22:reg_array|r|bits:10:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|decode7|regs:18:reg_array|r|bits:10:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[10]~258_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[10]~258 .lut_mask = 16'hCCB8;
defparam \myprocessor|decode7|valA[10]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N26
cycloneive_lcell_comb \myprocessor|decode7|valA[10]~259 (
// Equation(s):
// \myprocessor|decode7|valA[10]~259_combout  = (\myprocessor|decode7|valA[10]~258_combout  & ((\myprocessor|decode7|regs:30:reg_array|r|bits:10:r~q ) # ((!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])))) # 
// (!\myprocessor|decode7|valA[10]~258_combout  & (((\myprocessor|decode7|regs:26:reg_array|r|bits:10:r~q  & \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\myprocessor|decode7|regs:30:reg_array|r|bits:10:r~q ),
	.datab(\myprocessor|decode7|valA[10]~258_combout ),
	.datac(\myprocessor|decode7|regs:26:reg_array|r|bits:10:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[10]~259_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[10]~259 .lut_mask = 16'hB8CC;
defparam \myprocessor|decode7|valA[10]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N10
cycloneive_lcell_comb \myprocessor|decode7|valA[10]~265 (
// Equation(s):
// \myprocessor|decode7|valA[10]~265_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]) # ((\myprocessor|decode7|regs:23:reg_array|r|bits:10:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:19:reg_array|r|bits:10:r~q )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:19:reg_array|r|bits:10:r~q ),
	.datad(\myprocessor|decode7|regs:23:reg_array|r|bits:10:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[10]~265_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[10]~265 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valA[10]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N14
cycloneive_lcell_comb \myprocessor|decode7|valA[10]~266 (
// Equation(s):
// \myprocessor|decode7|valA[10]~266_combout  = (\myprocessor|decode7|valA[10]~265_combout  & (((\myprocessor|decode7|regs:31:reg_array|r|bits:10:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]))) # 
// (!\myprocessor|decode7|valA[10]~265_combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:27:reg_array|r|bits:10:r~q ))))

	.dataa(\myprocessor|decode7|valA[10]~265_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:31:reg_array|r|bits:10:r~q ),
	.datad(\myprocessor|decode7|regs:27:reg_array|r|bits:10:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[10]~266_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[10]~266 .lut_mask = 16'hE6A2;
defparam \myprocessor|decode7|valA[10]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N14
cycloneive_lcell_comb \myprocessor|decode7|valA[10]~267 (
// Equation(s):
// \myprocessor|decode7|valA[10]~267_combout  = (\myprocessor|decode7|valA[10]~264_combout  & (((\myprocessor|decode7|valA[10]~266_combout ) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18])))) # 
// (!\myprocessor|decode7|valA[10]~264_combout  & (\myprocessor|decode7|valA[10]~259_combout  & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\myprocessor|decode7|valA[10]~264_combout ),
	.datab(\myprocessor|decode7|valA[10]~259_combout ),
	.datac(\myprocessor|decode7|valA[10]~266_combout ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[10]~267_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[10]~267 .lut_mask = 16'hE4AA;
defparam \myprocessor|decode7|valA[10]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N16
cycloneive_lcell_comb \myprocessor|decode7|valA[10]~275 (
// Equation(s):
// \myprocessor|decode7|valA[10]~275_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|regs:13:reg_array|r|bits:10:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|decode7|regs:12:reg_array|r|bits:10:r~q 
// ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|regs:12:reg_array|r|bits:10:r~q ),
	.datad(\myprocessor|decode7|regs:13:reg_array|r|bits:10:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[10]~275_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[10]~275 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[10]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N16
cycloneive_lcell_comb \myprocessor|decode7|valA[10]~276 (
// Equation(s):
// \myprocessor|decode7|valA[10]~276_combout  = (\myprocessor|decode7|valA[10]~275_combout  & ((\myprocessor|decode7|regs:15:reg_array|r|bits:10:r~q ) # ((!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18])))) # 
// (!\myprocessor|decode7|valA[10]~275_combout  & (((\myprocessor|decode7|regs:14:reg_array|r|bits:10:r~q  & \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\myprocessor|decode7|valA[10]~275_combout ),
	.datab(\myprocessor|decode7|regs:15:reg_array|r|bits:10:r~q ),
	.datac(\myprocessor|decode7|regs:14:reg_array|r|bits:10:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[10]~276_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[10]~276 .lut_mask = 16'hD8AA;
defparam \myprocessor|decode7|valA[10]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N28
cycloneive_lcell_comb \myprocessor|decode7|valA[10]~277 (
// Equation(s):
// \myprocessor|decode7|valA[10]~277_combout  = (\myprocessor|decode7|valA[10]~274_combout  & (((\myprocessor|decode7|valA[10]~276_combout ) # (!\myprocessor|decode7|valA[12]~11_combout )))) # (!\myprocessor|decode7|valA[10]~274_combout  & 
// (\myprocessor|decode7|valA[10]~267_combout  & (\myprocessor|decode7|valA[12]~11_combout )))

	.dataa(\myprocessor|decode7|valA[10]~274_combout ),
	.datab(\myprocessor|decode7|valA[10]~267_combout ),
	.datac(\myprocessor|decode7|valA[12]~11_combout ),
	.datad(\myprocessor|decode7|valA[10]~276_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[10]~277_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[10]~277 .lut_mask = 16'hEA4A;
defparam \myprocessor|decode7|valA[10]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N4
cycloneive_lcell_comb \myprocessor|execute01|F[10]~14 (
// Equation(s):
// \myprocessor|execute01|F[10]~14_combout  = (\myprocessor|decode1|immed_notRT~combout  & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [10]))) # (!\myprocessor|decode1|immed_notRT~combout  & (\myprocessor|decode7|valB[10]~295_combout ))

	.dataa(\myprocessor|decode1|immed_notRT~combout ),
	.datab(\myprocessor|decode7|valB[10]~295_combout ),
	.datac(gnd),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\myprocessor|execute01|F[10]~14_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute01|F[10]~14 .lut_mask = 16'hEE44;
defparam \myprocessor|execute01|F[10]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N10
cycloneive_lcell_comb \myprocessor|execute02|R[10]~243 (
// Equation(s):
// \myprocessor|execute02|R[10]~243_combout  = \myprocessor|execute01|F[10]~14_combout  $ (\myprocessor|execute02|adder_inst|lower|carry[10]~10_combout  $ (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31]) # 
// (!\myprocessor|decode1|ALUopcode[0]~0_combout ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31]),
	.datab(\myprocessor|execute01|F[10]~14_combout ),
	.datac(\myprocessor|decode1|ALUopcode[0]~0_combout ),
	.datad(\myprocessor|execute02|adder_inst|lower|carry[10]~10_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[10]~243_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[10]~243 .lut_mask = 16'h9C63;
defparam \myprocessor|execute02|R[10]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N4
cycloneive_lcell_comb \myprocessor|execute02|R[10]~244 (
// Equation(s):
// \myprocessor|execute02|R[10]~244_combout  = (\myprocessor|decode7|valA[10]~277_combout  & (\myprocessor|decode7|valA[12]~0_combout  $ (((!\myprocessor|decode1|ALUopcode[1]~2_combout  & \myprocessor|execute02|R[10]~243_combout ))))) # 
// (!\myprocessor|decode7|valA[10]~277_combout  & (!\myprocessor|decode1|ALUopcode[1]~2_combout  & ((\myprocessor|execute02|R[10]~243_combout ))))

	.dataa(\myprocessor|decode7|valA[10]~277_combout ),
	.datab(\myprocessor|decode1|ALUopcode[1]~2_combout ),
	.datac(\myprocessor|decode7|valA[12]~0_combout ),
	.datad(\myprocessor|execute02|R[10]~243_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[10]~244_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[10]~244 .lut_mask = 16'h93A0;
defparam \myprocessor|execute02|R[10]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N16
cycloneive_lcell_comb \myprocessor|execute02|R[10]~131 (
// Equation(s):
// \myprocessor|execute02|R[10]~131_combout  = (\myprocessor|decode1|immed_notRT~combout  & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [10]))) # (!\myprocessor|decode1|immed_notRT~combout  & (\myprocessor|decode7|valB[10]~295_combout ))

	.dataa(\myprocessor|decode1|immed_notRT~combout ),
	.datab(\myprocessor|decode7|valB[10]~295_combout ),
	.datac(gnd),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[10]~131_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[10]~131 .lut_mask = 16'hEE44;
defparam \myprocessor|execute02|R[10]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N2
cycloneive_lcell_comb \myprocessor|decode1|Equal7~1 (
// Equation(s):
// \myprocessor|decode1|Equal7~1_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [29] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [30] & 
// \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [28])))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [29]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31]),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [30]),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\myprocessor|decode1|Equal7~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode1|Equal7~1 .lut_mask = 16'h0200;
defparam \myprocessor|decode1|Equal7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N12
cycloneive_lcell_comb \myprocessor|writeback1|F[24]~75 (
// Equation(s):
// \myprocessor|writeback1|F[24]~75_combout  = (\myprocessor|writeback1|F[7]~13_combout  & (!\myprocessor|decode1|ALUopcode[1]~2_combout  & ((!\myprocessor|decode1|Equal7~1_combout ) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [27]))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [27]),
	.datab(\myprocessor|writeback1|F[7]~13_combout ),
	.datac(\myprocessor|decode1|ALUopcode[1]~2_combout ),
	.datad(\myprocessor|decode1|Equal7~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[24]~75_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[24]~75 .lut_mask = 16'h040C;
defparam \myprocessor|writeback1|F[24]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N31
dffeas \myprocessor|decode7|regs:18:reg_array|r|bits:30:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[30]~89_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[18]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:18:reg_array|r|bits:30:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:18:reg_array|r|bits:30:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:18:reg_array|r|bits:30:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N14
cycloneive_lcell_comb \myprocessor|decode7|regs:22:reg_array|r|bits:30:r~feeder (
// Equation(s):
// \myprocessor|decode7|regs:22:reg_array|r|bits:30:r~feeder_combout  = \myprocessor|writeback1|F[30]~89_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|writeback1|F[30]~89_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|decode7|regs:22:reg_array|r|bits:30:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:30:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:30:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N15
dffeas \myprocessor|decode7|regs:22:reg_array|r|bits:30:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|decode7|regs:22:reg_array|r|bits:30:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|decode7|inEnable[22]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:22:reg_array|r|bits:30:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:30:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:30:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N30
cycloneive_lcell_comb \myprocessor|decode7|valA[30]~657 (
// Equation(s):
// \myprocessor|decode7|valA[30]~657_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]) # ((\myprocessor|decode7|regs:22:reg_array|r|bits:30:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:18:reg_array|r|bits:30:r~q )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:18:reg_array|r|bits:30:r~q ),
	.datad(\myprocessor|decode7|regs:22:reg_array|r|bits:30:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[30]~657_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[30]~657 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valA[30]~657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N1
dffeas \myprocessor|decode7|regs:26:reg_array|r|bits:30:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[30]~89_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[26]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:26:reg_array|r|bits:30:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:26:reg_array|r|bits:30:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:26:reg_array|r|bits:30:r .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y31_N9
dffeas \myprocessor|decode7|regs:30:reg_array|r|bits:30:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[30]~89_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:30:reg_array|r|bits:30:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:30:reg_array|r|bits:30:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:30:reg_array|r|bits:30:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N0
cycloneive_lcell_comb \myprocessor|decode7|valA[30]~658 (
// Equation(s):
// \myprocessor|decode7|valA[30]~658_combout  = (\myprocessor|decode7|valA[30]~657_combout  & (((\myprocessor|decode7|regs:30:reg_array|r|bits:30:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]))) # 
// (!\myprocessor|decode7|valA[30]~657_combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:26:reg_array|r|bits:30:r~q )))

	.dataa(\myprocessor|decode7|valA[30]~657_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:26:reg_array|r|bits:30:r~q ),
	.datad(\myprocessor|decode7|regs:30:reg_array|r|bits:30:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[30]~658_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[30]~658 .lut_mask = 16'hEA62;
defparam \myprocessor|decode7|valA[30]~658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N21
dffeas \myprocessor|decode7|regs:23:reg_array|r|bits:30:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[30]~89_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[23]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:23:reg_array|r|bits:30:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:23:reg_array|r|bits:30:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:23:reg_array|r|bits:30:r .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N31
dffeas \myprocessor|decode7|regs:19:reg_array|r|bits:30:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[30]~89_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[19]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:19:reg_array|r|bits:30:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:19:reg_array|r|bits:30:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:19:reg_array|r|bits:30:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N30
cycloneive_lcell_comb \myprocessor|decode7|valA[30]~664 (
// Equation(s):
// \myprocessor|decode7|valA[30]~664_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|regs:23:reg_array|r|bits:30:r~q ) # ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|decode7|regs:19:reg_array|r|bits:30:r~q  & !\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\myprocessor|decode7|regs:23:reg_array|r|bits:30:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|decode7|regs:19:reg_array|r|bits:30:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[30]~664_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[30]~664 .lut_mask = 16'hCCB8;
defparam \myprocessor|decode7|valA[30]~664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N21
dffeas \myprocessor|decode7|regs:27:reg_array|r|bits:30:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[30]~89_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[27]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:27:reg_array|r|bits:30:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:27:reg_array|r|bits:30:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:27:reg_array|r|bits:30:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y34_N7
dffeas \myprocessor|decode7|regs:31:reg_array|r|bits:30:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[30]~89_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:31:reg_array|r|bits:30:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:31:reg_array|r|bits:30:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:31:reg_array|r|bits:30:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N20
cycloneive_lcell_comb \myprocessor|decode7|valA[30]~665 (
// Equation(s):
// \myprocessor|decode7|valA[30]~665_combout  = (\myprocessor|decode7|valA[30]~664_combout  & (((\myprocessor|decode7|regs:31:reg_array|r|bits:30:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]))) # 
// (!\myprocessor|decode7|valA[30]~664_combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:27:reg_array|r|bits:30:r~q )))

	.dataa(\myprocessor|decode7|valA[30]~664_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:27:reg_array|r|bits:30:r~q ),
	.datad(\myprocessor|decode7|regs:31:reg_array|r|bits:30:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[30]~665_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[30]~665 .lut_mask = 16'hEA62;
defparam \myprocessor|decode7|valA[30]~665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N5
dffeas \myprocessor|decode7|regs:24:reg_array|r|bits:30:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[30]~89_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [24]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:24:reg_array|r|bits:30:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:24:reg_array|r|bits:30:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:24:reg_array|r|bits:30:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y37_N31
dffeas \myprocessor|decode7|regs:16:reg_array|r|bits:30:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[30]~89_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:16:reg_array|r|bits:30:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:16:reg_array|r|bits:30:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:16:reg_array|r|bits:30:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N30
cycloneive_lcell_comb \myprocessor|decode7|valA[30]~661 (
// Equation(s):
// \myprocessor|decode7|valA[30]~661_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:24:reg_array|r|bits:30:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:16:reg_array|r|bits:30:r~q 
// )))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|decode7|regs:24:reg_array|r|bits:30:r~q ),
	.datac(\myprocessor|decode7|regs:16:reg_array|r|bits:30:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[30]~661_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[30]~661 .lut_mask = 16'hEE50;
defparam \myprocessor|decode7|valA[30]~661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N19
dffeas \myprocessor|decode7|regs:28:reg_array|r|bits:30:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[30]~89_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [28]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:28:reg_array|r|bits:30:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:28:reg_array|r|bits:30:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:28:reg_array|r|bits:30:r .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y37_N1
dffeas \myprocessor|decode7|regs:20:reg_array|r|bits:30:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[30]~89_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[20]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:20:reg_array|r|bits:30:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:20:reg_array|r|bits:30:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:20:reg_array|r|bits:30:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N18
cycloneive_lcell_comb \myprocessor|decode7|valA[30]~662 (
// Equation(s):
// \myprocessor|decode7|valA[30]~662_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|valA[30]~661_combout  & (\myprocessor|decode7|regs:28:reg_array|r|bits:30:r~q )) # 
// (!\myprocessor|decode7|valA[30]~661_combout  & ((\myprocessor|decode7|regs:20:reg_array|r|bits:30:r~q ))))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|decode7|valA[30]~661_combout ))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|decode7|valA[30]~661_combout ),
	.datac(\myprocessor|decode7|regs:28:reg_array|r|bits:30:r~q ),
	.datad(\myprocessor|decode7|regs:20:reg_array|r|bits:30:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[30]~662_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[30]~662 .lut_mask = 16'hE6C4;
defparam \myprocessor|decode7|valA[30]~662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N11
dffeas \myprocessor|decode7|regs:21:reg_array|r|bits:30:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[30]~89_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[21]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:21:reg_array|r|bits:30:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:21:reg_array|r|bits:30:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:21:reg_array|r|bits:30:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N3
dffeas \myprocessor|decode7|regs:29:reg_array|r|bits:30:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[30]~89_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[29]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:29:reg_array|r|bits:30:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:29:reg_array|r|bits:30:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:29:reg_array|r|bits:30:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N25
dffeas \myprocessor|decode7|regs:25:reg_array|r|bits:30:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[30]~89_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[25]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:25:reg_array|r|bits:30:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:25:reg_array|r|bits:30:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:25:reg_array|r|bits:30:r .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N21
dffeas \myprocessor|decode7|regs:17:reg_array|r|bits:30:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[30]~89_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[17]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:17:reg_array|r|bits:30:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:17:reg_array|r|bits:30:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:17:reg_array|r|bits:30:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N20
cycloneive_lcell_comb \myprocessor|decode7|valA[30]~659 (
// Equation(s):
// \myprocessor|decode7|valA[30]~659_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:25:reg_array|r|bits:30:r~q ) # ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19])))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|decode7|regs:17:reg_array|r|bits:30:r~q  & !\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\myprocessor|decode7|regs:25:reg_array|r|bits:30:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:17:reg_array|r|bits:30:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[30]~659_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[30]~659 .lut_mask = 16'hCCB8;
defparam \myprocessor|decode7|valA[30]~659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N2
cycloneive_lcell_comb \myprocessor|decode7|valA[30]~660 (
// Equation(s):
// \myprocessor|decode7|valA[30]~660_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|valA[30]~659_combout  & ((\myprocessor|decode7|regs:29:reg_array|r|bits:30:r~q ))) # 
// (!\myprocessor|decode7|valA[30]~659_combout  & (\myprocessor|decode7|regs:21:reg_array|r|bits:30:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|decode7|valA[30]~659_combout ))))

	.dataa(\myprocessor|decode7|regs:21:reg_array|r|bits:30:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|decode7|regs:29:reg_array|r|bits:30:r~q ),
	.datad(\myprocessor|decode7|valA[30]~659_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[30]~660_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[30]~660 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valA[30]~660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N28
cycloneive_lcell_comb \myprocessor|decode7|valA[30]~663 (
// Equation(s):
// \myprocessor|decode7|valA[30]~663_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17])))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|valA[30]~660_combout ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|decode7|valA[30]~662_combout ))))

	.dataa(\myprocessor|decode7|valA[30]~662_combout ),
	.datab(\myprocessor|decode7|valA[30]~660_combout ),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[30]~663_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[30]~663 .lut_mask = 16'hFC0A;
defparam \myprocessor|decode7|valA[30]~663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N14
cycloneive_lcell_comb \myprocessor|decode7|valA[30]~666 (
// Equation(s):
// \myprocessor|decode7|valA[30]~666_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|valA[30]~663_combout  & ((\myprocessor|decode7|valA[30]~665_combout ))) # (!\myprocessor|decode7|valA[30]~663_combout  
// & (\myprocessor|decode7|valA[30]~658_combout )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|decode7|valA[30]~663_combout ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|decode7|valA[30]~658_combout ),
	.datac(\myprocessor|decode7|valA[30]~665_combout ),
	.datad(\myprocessor|decode7|valA[30]~663_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[30]~666_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[30]~666 .lut_mask = 16'hF588;
defparam \myprocessor|decode7|valA[30]~666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N21
dffeas \myprocessor|decode7|regs:10:reg_array|r|bits:30:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[30]~89_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[10]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:10:reg_array|r|bits:30:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:10:reg_array|r|bits:30:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:10:reg_array|r|bits:30:r .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y33_N21
dffeas \myprocessor|decode7|regs:8:reg_array|r|bits:30:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[30]~89_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[8]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:8:reg_array|r|bits:30:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:8:reg_array|r|bits:30:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:8:reg_array|r|bits:30:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N20
cycloneive_lcell_comb \myprocessor|decode7|valA[30]~667 (
// Equation(s):
// \myprocessor|decode7|valA[30]~667_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18])))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|decode7|regs:10:reg_array|r|bits:30:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|regs:8:reg_array|r|bits:30:r~q 
// )))))

	.dataa(\myprocessor|decode7|regs:10:reg_array|r|bits:30:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|regs:8:reg_array|r|bits:30:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[30]~667_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[30]~667 .lut_mask = 16'hEE30;
defparam \myprocessor|decode7|valA[30]~667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y33_N3
dffeas \myprocessor|decode7|regs:9:reg_array|r|bits:30:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[30]~89_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[9]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:9:reg_array|r|bits:30:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:9:reg_array|r|bits:30:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:9:reg_array|r|bits:30:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N24
cycloneive_lcell_comb \myprocessor|decode7|valA[30]~668 (
// Equation(s):
// \myprocessor|decode7|valA[30]~668_combout  = (\myprocessor|decode7|valA[30]~667_combout  & (((\myprocessor|decode7|regs:11:reg_array|r|bits:30:r~q ) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\myprocessor|decode7|valA[30]~667_combout  & (\myprocessor|decode7|regs:9:reg_array|r|bits:30:r~q  & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\myprocessor|decode7|valA[30]~667_combout ),
	.datab(\myprocessor|decode7|regs:9:reg_array|r|bits:30:r~q ),
	.datac(\myprocessor|decode7|regs:11:reg_array|r|bits:30:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[30]~668_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[30]~668 .lut_mask = 16'hE4AA;
defparam \myprocessor|decode7|valA[30]~668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y31_N1
dffeas \myprocessor|decode7|regs:1:reg_array|r|bits:30:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[30]~89_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[1]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:1:reg_array|r|bits:30:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:1:reg_array|r|bits:30:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:1:reg_array|r|bits:30:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y31_N27
dffeas \myprocessor|decode7|regs:6:reg_array|r|bits:30:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[30]~89_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[6]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:6:reg_array|r|bits:30:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:6:reg_array|r|bits:30:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:6:reg_array|r|bits:30:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N1
dffeas \myprocessor|decode7|regs:4:reg_array|r|bits:30:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[30]~89_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[4]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:4:reg_array|r|bits:30:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:4:reg_array|r|bits:30:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:4:reg_array|r|bits:30:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N7
dffeas \myprocessor|decode7|regs:5:reg_array|r|bits:30:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[30]~89_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[5]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:5:reg_array|r|bits:30:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:5:reg_array|r|bits:30:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:5:reg_array|r|bits:30:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N0
cycloneive_lcell_comb \myprocessor|decode7|valA[30]~669 (
// Equation(s):
// \myprocessor|decode7|valA[30]~669_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]) # ((\myprocessor|decode7|regs:5:reg_array|r|bits:30:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|decode7|regs:4:reg_array|r|bits:30:r~q )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|decode7|regs:4:reg_array|r|bits:30:r~q ),
	.datad(\myprocessor|decode7|regs:5:reg_array|r|bits:30:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[30]~669_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[30]~669 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valA[30]~669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N19
dffeas \myprocessor|decode7|regs:7:reg_array|r|bits:30:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[30]~89_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[7]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:7:reg_array|r|bits:30:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:7:reg_array|r|bits:30:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:7:reg_array|r|bits:30:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N18
cycloneive_lcell_comb \myprocessor|decode7|valA[30]~670 (
// Equation(s):
// \myprocessor|decode7|valA[30]~670_combout  = (\myprocessor|decode7|valA[30]~669_combout  & (((\myprocessor|decode7|regs:7:reg_array|r|bits:30:r~q ) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18])))) # 
// (!\myprocessor|decode7|valA[30]~669_combout  & (\myprocessor|decode7|regs:6:reg_array|r|bits:30:r~q  & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\myprocessor|decode7|regs:6:reg_array|r|bits:30:r~q ),
	.datab(\myprocessor|decode7|valA[30]~669_combout ),
	.datac(\myprocessor|decode7|regs:7:reg_array|r|bits:30:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[30]~670_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[30]~670 .lut_mask = 16'hE2CC;
defparam \myprocessor|decode7|valA[30]~670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N0
cycloneive_lcell_comb \myprocessor|decode7|valA[30]~671 (
// Equation(s):
// \myprocessor|decode7|valA[30]~671_combout  = (\myprocessor|decode7|valA[12]~18_combout  & ((\myprocessor|decode7|valA[12]~19_combout  & ((\myprocessor|decode7|valA[30]~670_combout ))) # (!\myprocessor|decode7|valA[12]~19_combout  & 
// (\myprocessor|decode7|regs:1:reg_array|r|bits:30:r~q )))) # (!\myprocessor|decode7|valA[12]~18_combout  & (\myprocessor|decode7|valA[12]~19_combout ))

	.dataa(\myprocessor|decode7|valA[12]~18_combout ),
	.datab(\myprocessor|decode7|valA[12]~19_combout ),
	.datac(\myprocessor|decode7|regs:1:reg_array|r|bits:30:r~q ),
	.datad(\myprocessor|decode7|valA[30]~670_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[30]~671_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[30]~671 .lut_mask = 16'hEC64;
defparam \myprocessor|decode7|valA[30]~671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y31_N7
dffeas \myprocessor|decode7|regs:3:reg_array|r|bits:30:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[30]~89_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[3]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:3:reg_array|r|bits:30:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:3:reg_array|r|bits:30:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:3:reg_array|r|bits:30:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y31_N21
dffeas \myprocessor|decode7|regs:2:reg_array|r|bits:30:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[30]~89_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[2]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:2:reg_array|r|bits:30:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:2:reg_array|r|bits:30:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:2:reg_array|r|bits:30:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N20
cycloneive_lcell_comb \myprocessor|decode7|valA[30]~672 (
// Equation(s):
// \myprocessor|decode7|valA[30]~672_combout  = (\myprocessor|decode7|valA[30]~671_combout  & ((\myprocessor|decode7|regs:3:reg_array|r|bits:30:r~q ) # ((!\myprocessor|decode7|valA[12]~15_combout )))) # (!\myprocessor|decode7|valA[30]~671_combout  & 
// (((\myprocessor|decode7|regs:2:reg_array|r|bits:30:r~q  & \myprocessor|decode7|valA[12]~15_combout ))))

	.dataa(\myprocessor|decode7|valA[30]~671_combout ),
	.datab(\myprocessor|decode7|regs:3:reg_array|r|bits:30:r~q ),
	.datac(\myprocessor|decode7|regs:2:reg_array|r|bits:30:r~q ),
	.datad(\myprocessor|decode7|valA[12]~15_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[30]~672_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[30]~672 .lut_mask = 16'hD8AA;
defparam \myprocessor|decode7|valA[30]~672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N2
cycloneive_lcell_comb \myprocessor|decode7|valA[30]~673 (
// Equation(s):
// \myprocessor|decode7|valA[30]~673_combout  = (\myprocessor|decode7|valA[12]~14_combout  & ((\myprocessor|decode7|valA[30]~668_combout ) # ((\myprocessor|decode7|valA[12]~11_combout )))) # (!\myprocessor|decode7|valA[12]~14_combout  & 
// (((\myprocessor|decode7|valA[30]~672_combout  & !\myprocessor|decode7|valA[12]~11_combout ))))

	.dataa(\myprocessor|decode7|valA[12]~14_combout ),
	.datab(\myprocessor|decode7|valA[30]~668_combout ),
	.datac(\myprocessor|decode7|valA[30]~672_combout ),
	.datad(\myprocessor|decode7|valA[12]~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[30]~673_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[30]~673 .lut_mask = 16'hAAD8;
defparam \myprocessor|decode7|valA[30]~673 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N29
dffeas \myprocessor|decode7|regs:15:reg_array|r|bits:30:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|writeback1|F[30]~89_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|decode7|inEnable[15]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:15:reg_array|r|bits:30:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:30:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:30:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y36_N3
dffeas \myprocessor|decode7|regs:14:reg_array|r|bits:30:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[30]~89_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[14]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:14:reg_array|r|bits:30:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:14:reg_array|r|bits:30:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:14:reg_array|r|bits:30:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y36_N29
dffeas \myprocessor|decode7|regs:12:reg_array|r|bits:30:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[30]~89_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[12]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:12:reg_array|r|bits:30:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:12:reg_array|r|bits:30:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:12:reg_array|r|bits:30:r .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y36_N23
dffeas \myprocessor|decode7|regs:13:reg_array|r|bits:30:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[30]~89_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[13]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:13:reg_array|r|bits:30:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:13:reg_array|r|bits:30:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:13:reg_array|r|bits:30:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N28
cycloneive_lcell_comb \myprocessor|decode7|valA[30]~674 (
// Equation(s):
// \myprocessor|decode7|valA[30]~674_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]) # ((\myprocessor|decode7|regs:13:reg_array|r|bits:30:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|decode7|regs:12:reg_array|r|bits:30:r~q )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|decode7|regs:12:reg_array|r|bits:30:r~q ),
	.datad(\myprocessor|decode7|regs:13:reg_array|r|bits:30:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[30]~674_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[30]~674 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valA[30]~674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N2
cycloneive_lcell_comb \myprocessor|decode7|valA[30]~675 (
// Equation(s):
// \myprocessor|decode7|valA[30]~675_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|valA[30]~674_combout  & (\myprocessor|decode7|regs:15:reg_array|r|bits:30:r~q )) # 
// (!\myprocessor|decode7|valA[30]~674_combout  & ((\myprocessor|decode7|regs:14:reg_array|r|bits:30:r~q ))))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|decode7|valA[30]~674_combout ))))

	.dataa(\myprocessor|decode7|regs:15:reg_array|r|bits:30:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|decode7|regs:14:reg_array|r|bits:30:r~q ),
	.datad(\myprocessor|decode7|valA[30]~674_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[30]~675_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[30]~675 .lut_mask = 16'hBBC0;
defparam \myprocessor|decode7|valA[30]~675 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N26
cycloneive_lcell_comb \myprocessor|decode7|valA[30]~676 (
// Equation(s):
// \myprocessor|decode7|valA[30]~676_combout  = (\myprocessor|decode7|valA[30]~673_combout  & (((\myprocessor|decode7|valA[30]~675_combout ) # (!\myprocessor|decode7|valA[12]~11_combout )))) # (!\myprocessor|decode7|valA[30]~673_combout  & 
// (\myprocessor|decode7|valA[30]~666_combout  & ((\myprocessor|decode7|valA[12]~11_combout ))))

	.dataa(\myprocessor|decode7|valA[30]~666_combout ),
	.datab(\myprocessor|decode7|valA[30]~673_combout ),
	.datac(\myprocessor|decode7|valA[30]~675_combout ),
	.datad(\myprocessor|decode7|valA[12]~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[30]~676_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[30]~676 .lut_mask = 16'hE2CC;
defparam \myprocessor|decode7|valA[30]~676 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N26
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxxNx|F~33 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxxNx|F~33_combout  = (\myprocessor|execute02|shifter_inst|RxxxNx|F[29]~18_combout  & ((\myprocessor|execute01|F[0]~1_combout  & (\myprocessor|decode7|valA[31]~655_combout )) # (!\myprocessor|execute01|F[0]~1_combout  
// & ((\myprocessor|decode7|valA[30]~676_combout )))))

	.dataa(\myprocessor|decode7|valA[31]~655_combout ),
	.datab(\myprocessor|decode7|valA[30]~676_combout ),
	.datac(\myprocessor|execute01|F[0]~1_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxxxNx|F[29]~18_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxxNx|F~33_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F~33 .lut_mask = 16'hAC00;
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N24
cycloneive_lcell_comb \myprocessor|decode7|valA[28]~614 (
// Equation(s):
// \myprocessor|decode7|valA[28]~614_combout  = (\myprocessor|decode7|valA[12]~0_combout  & \myprocessor|decode7|valA[28]~613_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|decode7|valA[12]~0_combout ),
	.datad(\myprocessor|decode7|valA[28]~613_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[28]~614_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[28]~614 .lut_mask = 16'hF000;
defparam \myprocessor|decode7|valA[28]~614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N27
dffeas \myprocessor|decode7|regs:17:reg_array|r|bits:28:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[28]~86_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[17]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:17:reg_array|r|bits:28:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:17:reg_array|r|bits:28:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:17:reg_array|r|bits:28:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N19
dffeas \myprocessor|decode7|regs:21:reg_array|r|bits:28:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[28]~86_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[21]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:21:reg_array|r|bits:28:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:21:reg_array|r|bits:28:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:21:reg_array|r|bits:28:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N18
cycloneive_lcell_comb \myprocessor|decode7|valB[28]~600 (
// Equation(s):
// \myprocessor|decode7|valB[28]~600_combout  = (\myprocessor|decode4|F[3]~0_combout  & (((\myprocessor|decode4|F [2])))) # (!\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode4|F [2] & ((\myprocessor|decode7|regs:21:reg_array|r|bits:28:r~q ))) # 
// (!\myprocessor|decode4|F [2] & (\myprocessor|decode7|regs:17:reg_array|r|bits:28:r~q ))))

	.dataa(\myprocessor|decode7|regs:17:reg_array|r|bits:28:r~q ),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:21:reg_array|r|bits:28:r~q ),
	.datad(\myprocessor|decode4|F [2]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[28]~600_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[28]~600 .lut_mask = 16'hFC22;
defparam \myprocessor|decode7|valB[28]~600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N13
dffeas \myprocessor|decode7|regs:25:reg_array|r|bits:28:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[28]~86_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[25]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:25:reg_array|r|bits:28:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:25:reg_array|r|bits:28:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:25:reg_array|r|bits:28:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N31
dffeas \myprocessor|decode7|regs:29:reg_array|r|bits:28:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[28]~86_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[29]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:29:reg_array|r|bits:28:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:29:reg_array|r|bits:28:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:29:reg_array|r|bits:28:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N12
cycloneive_lcell_comb \myprocessor|decode7|valB[28]~601 (
// Equation(s):
// \myprocessor|decode7|valB[28]~601_combout  = (\myprocessor|decode7|valB[28]~600_combout  & (((\myprocessor|decode7|regs:29:reg_array|r|bits:28:r~q )) # (!\myprocessor|decode4|F[3]~0_combout ))) # (!\myprocessor|decode7|valB[28]~600_combout  & 
// (\myprocessor|decode4|F[3]~0_combout  & (\myprocessor|decode7|regs:25:reg_array|r|bits:28:r~q )))

	.dataa(\myprocessor|decode7|valB[28]~600_combout ),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:25:reg_array|r|bits:28:r~q ),
	.datad(\myprocessor|decode7|regs:29:reg_array|r|bits:28:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[28]~601_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[28]~601 .lut_mask = 16'hEA62;
defparam \myprocessor|decode7|valB[28]~601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N1
dffeas \myprocessor|decode7|regs:31:reg_array|r|bits:28:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[28]~86_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:31:reg_array|r|bits:28:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:31:reg_array|r|bits:28:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:31:reg_array|r|bits:28:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y34_N31
dffeas \myprocessor|decode7|regs:27:reg_array|r|bits:28:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[28]~86_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[27]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:27:reg_array|r|bits:28:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:27:reg_array|r|bits:28:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:27:reg_array|r|bits:28:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y34_N29
dffeas \myprocessor|decode7|regs:23:reg_array|r|bits:28:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[28]~86_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[23]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:23:reg_array|r|bits:28:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:23:reg_array|r|bits:28:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:23:reg_array|r|bits:28:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y33_N15
dffeas \myprocessor|decode7|regs:19:reg_array|r|bits:28:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[28]~86_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[19]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:19:reg_array|r|bits:28:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:19:reg_array|r|bits:28:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:19:reg_array|r|bits:28:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N28
cycloneive_lcell_comb \myprocessor|decode7|valB[28]~598 (
// Equation(s):
// \myprocessor|decode7|valB[28]~598_combout  = (\myprocessor|decode4|F [2] & ((\myprocessor|decode4|F[3]~0_combout ) # ((\myprocessor|decode7|regs:23:reg_array|r|bits:28:r~q )))) # (!\myprocessor|decode4|F [2] & (!\myprocessor|decode4|F[3]~0_combout  & 
// ((\myprocessor|decode7|regs:19:reg_array|r|bits:28:r~q ))))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:23:reg_array|r|bits:28:r~q ),
	.datad(\myprocessor|decode7|regs:19:reg_array|r|bits:28:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[28]~598_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[28]~598 .lut_mask = 16'hB9A8;
defparam \myprocessor|decode7|valB[28]~598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N30
cycloneive_lcell_comb \myprocessor|decode7|valB[28]~599 (
// Equation(s):
// \myprocessor|decode7|valB[28]~599_combout  = (\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|valB[28]~598_combout  & (\myprocessor|decode7|regs:31:reg_array|r|bits:28:r~q )) # (!\myprocessor|decode7|valB[28]~598_combout  & 
// ((\myprocessor|decode7|regs:27:reg_array|r|bits:28:r~q ))))) # (!\myprocessor|decode4|F[3]~0_combout  & (((\myprocessor|decode7|valB[28]~598_combout ))))

	.dataa(\myprocessor|decode4|F[3]~0_combout ),
	.datab(\myprocessor|decode7|regs:31:reg_array|r|bits:28:r~q ),
	.datac(\myprocessor|decode7|regs:27:reg_array|r|bits:28:r~q ),
	.datad(\myprocessor|decode7|valB[28]~598_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[28]~599_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[28]~599 .lut_mask = 16'hDDA0;
defparam \myprocessor|decode7|valB[28]~599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N22
cycloneive_lcell_comb \myprocessor|decode7|valB[28]~602 (
// Equation(s):
// \myprocessor|decode7|valB[28]~602_combout  = (\myprocessor|decode7|valB[21]~6_combout  & (((\myprocessor|decode7|valB[21]~5_combout ) # (\myprocessor|decode7|valB[28]~599_combout )))) # (!\myprocessor|decode7|valB[21]~6_combout  & 
// (\myprocessor|decode7|valB[28]~601_combout  & (!\myprocessor|decode7|valB[21]~5_combout )))

	.dataa(\myprocessor|decode7|valB[28]~601_combout ),
	.datab(\myprocessor|decode7|valB[21]~6_combout ),
	.datac(\myprocessor|decode7|valB[21]~5_combout ),
	.datad(\myprocessor|decode7|valB[28]~599_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[28]~602_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[28]~602 .lut_mask = 16'hCEC2;
defparam \myprocessor|decode7|valB[28]~602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N23
dffeas \myprocessor|decode7|regs:28:reg_array|r|bits:28:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[28]~86_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [28]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:28:reg_array|r|bits:28:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:28:reg_array|r|bits:28:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:28:reg_array|r|bits:28:r .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y37_N29
dffeas \myprocessor|decode7|regs:20:reg_array|r|bits:28:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[28]~86_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[20]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:20:reg_array|r|bits:28:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:20:reg_array|r|bits:28:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:20:reg_array|r|bits:28:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y37_N15
dffeas \myprocessor|decode7|regs:16:reg_array|r|bits:28:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[28]~86_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:16:reg_array|r|bits:28:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:16:reg_array|r|bits:28:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:16:reg_array|r|bits:28:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y37_N13
dffeas \myprocessor|decode7|regs:24:reg_array|r|bits:28:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[28]~86_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [24]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:24:reg_array|r|bits:28:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:24:reg_array|r|bits:28:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:24:reg_array|r|bits:28:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N12
cycloneive_lcell_comb \myprocessor|decode7|valB[28]~596 (
// Equation(s):
// \myprocessor|decode7|valB[28]~596_combout  = (\myprocessor|decode4|F [2] & (((\myprocessor|decode4|F[3]~0_combout )))) # (!\myprocessor|decode4|F [2] & ((\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|regs:24:reg_array|r|bits:28:r~q ))) # 
// (!\myprocessor|decode4|F[3]~0_combout  & (\myprocessor|decode7|regs:16:reg_array|r|bits:28:r~q ))))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode7|regs:16:reg_array|r|bits:28:r~q ),
	.datac(\myprocessor|decode7|regs:24:reg_array|r|bits:28:r~q ),
	.datad(\myprocessor|decode4|F[3]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[28]~596_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[28]~596 .lut_mask = 16'hFA44;
defparam \myprocessor|decode7|valB[28]~596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N28
cycloneive_lcell_comb \myprocessor|decode7|valB[28]~597 (
// Equation(s):
// \myprocessor|decode7|valB[28]~597_combout  = (\myprocessor|decode4|F [2] & ((\myprocessor|decode7|valB[28]~596_combout  & (\myprocessor|decode7|regs:28:reg_array|r|bits:28:r~q )) # (!\myprocessor|decode7|valB[28]~596_combout  & 
// ((\myprocessor|decode7|regs:20:reg_array|r|bits:28:r~q ))))) # (!\myprocessor|decode4|F [2] & (((\myprocessor|decode7|valB[28]~596_combout ))))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode7|regs:28:reg_array|r|bits:28:r~q ),
	.datac(\myprocessor|decode7|regs:20:reg_array|r|bits:28:r~q ),
	.datad(\myprocessor|decode7|valB[28]~596_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[28]~597_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[28]~597 .lut_mask = 16'hDDA0;
defparam \myprocessor|decode7|valB[28]~597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N12
cycloneive_lcell_comb \myprocessor|decode7|regs:22:reg_array|r|bits:28:r~feeder (
// Equation(s):
// \myprocessor|decode7|regs:22:reg_array|r|bits:28:r~feeder_combout  = \myprocessor|writeback1|F[28]~86_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|writeback1|F[28]~86_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|regs:22:reg_array|r|bits:28:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:28:r~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:28:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N13
dffeas \myprocessor|decode7|regs:22:reg_array|r|bits:28:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|decode7|regs:22:reg_array|r|bits:28:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|decode7|inEnable[22]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:22:reg_array|r|bits:28:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:28:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:28:r .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y31_N29
dffeas \myprocessor|decode7|regs:30:reg_array|r|bits:28:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[28]~86_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:30:reg_array|r|bits:28:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:30:reg_array|r|bits:28:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:30:reg_array|r|bits:28:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N9
dffeas \myprocessor|decode7|regs:26:reg_array|r|bits:28:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[28]~86_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[26]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:26:reg_array|r|bits:28:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:26:reg_array|r|bits:28:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:26:reg_array|r|bits:28:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N0
cycloneive_lcell_comb \myprocessor|decode7|valB[28]~603 (
// Equation(s):
// \myprocessor|decode7|valB[28]~603_combout  = (\myprocessor|decode4|F [2] & (((\myprocessor|decode4|F[3]~0_combout )))) # (!\myprocessor|decode4|F [2] & ((\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|regs:26:reg_array|r|bits:28:r~q ))) # 
// (!\myprocessor|decode4|F[3]~0_combout  & (\myprocessor|decode7|regs:18:reg_array|r|bits:28:r~q ))))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode7|regs:18:reg_array|r|bits:28:r~q ),
	.datac(\myprocessor|decode4|F[3]~0_combout ),
	.datad(\myprocessor|decode7|regs:26:reg_array|r|bits:28:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[28]~603_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[28]~603 .lut_mask = 16'hF4A4;
defparam \myprocessor|decode7|valB[28]~603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N28
cycloneive_lcell_comb \myprocessor|decode7|valB[28]~604 (
// Equation(s):
// \myprocessor|decode7|valB[28]~604_combout  = (\myprocessor|decode4|F [2] & ((\myprocessor|decode7|valB[28]~603_combout  & ((\myprocessor|decode7|regs:30:reg_array|r|bits:28:r~q ))) # (!\myprocessor|decode7|valB[28]~603_combout  & 
// (\myprocessor|decode7|regs:22:reg_array|r|bits:28:r~q )))) # (!\myprocessor|decode4|F [2] & (((\myprocessor|decode7|valB[28]~603_combout ))))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode7|regs:22:reg_array|r|bits:28:r~q ),
	.datac(\myprocessor|decode7|regs:30:reg_array|r|bits:28:r~q ),
	.datad(\myprocessor|decode7|valB[28]~603_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[28]~604_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[28]~604 .lut_mask = 16'hF588;
defparam \myprocessor|decode7|valB[28]~604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N10
cycloneive_lcell_comb \myprocessor|decode7|valB[28]~605 (
// Equation(s):
// \myprocessor|decode7|valB[28]~605_combout  = (\myprocessor|decode7|valB[28]~602_combout  & (((\myprocessor|decode7|valB[28]~604_combout ) # (!\myprocessor|decode7|valB[21]~5_combout )))) # (!\myprocessor|decode7|valB[28]~602_combout  & 
// (\myprocessor|decode7|valB[28]~597_combout  & (\myprocessor|decode7|valB[21]~5_combout )))

	.dataa(\myprocessor|decode7|valB[28]~602_combout ),
	.datab(\myprocessor|decode7|valB[28]~597_combout ),
	.datac(\myprocessor|decode7|valB[21]~5_combout ),
	.datad(\myprocessor|decode7|valB[28]~604_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[28]~605_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[28]~605 .lut_mask = 16'hEA4A;
defparam \myprocessor|decode7|valB[28]~605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N25
dffeas \myprocessor|decode7|regs:14:reg_array|r|bits:28:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[28]~86_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[14]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:14:reg_array|r|bits:28:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:14:reg_array|r|bits:28:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:14:reg_array|r|bits:28:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y37_N21
dffeas \myprocessor|decode7|regs:13:reg_array|r|bits:28:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[28]~86_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[13]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:13:reg_array|r|bits:28:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:13:reg_array|r|bits:28:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:13:reg_array|r|bits:28:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y38_N19
dffeas \myprocessor|decode7|regs:15:reg_array|r|bits:28:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|writeback1|F[28]~86_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|decode7|inEnable[15]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:15:reg_array|r|bits:28:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:28:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:28:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N20
cycloneive_lcell_comb \myprocessor|decode7|valB[28]~613 (
// Equation(s):
// \myprocessor|decode7|valB[28]~613_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[21]~5_combout ) # ((\myprocessor|decode7|regs:15:reg_array|r|bits:28:r~q )))) # (!\myprocessor|decode7|valB[21]~6_combout  & 
// (!\myprocessor|decode7|valB[21]~5_combout  & (\myprocessor|decode7|regs:13:reg_array|r|bits:28:r~q )))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|valB[21]~5_combout ),
	.datac(\myprocessor|decode7|regs:13:reg_array|r|bits:28:r~q ),
	.datad(\myprocessor|decode7|regs:15:reg_array|r|bits:28:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[28]~613_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[28]~613 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valB[28]~613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y37_N5
dffeas \myprocessor|decode7|regs:12:reg_array|r|bits:28:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[28]~86_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[12]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:12:reg_array|r|bits:28:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:12:reg_array|r|bits:28:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:12:reg_array|r|bits:28:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N18
cycloneive_lcell_comb \myprocessor|decode7|valB[28]~614 (
// Equation(s):
// \myprocessor|decode7|valB[28]~614_combout  = (\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[28]~613_combout  & (\myprocessor|decode7|regs:14:reg_array|r|bits:28:r~q )) # (!\myprocessor|decode7|valB[28]~613_combout  & 
// ((\myprocessor|decode7|regs:12:reg_array|r|bits:28:r~q ))))) # (!\myprocessor|decode7|valB[21]~5_combout  & (((\myprocessor|decode7|valB[28]~613_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|regs:14:reg_array|r|bits:28:r~q ),
	.datac(\myprocessor|decode7|valB[28]~613_combout ),
	.datad(\myprocessor|decode7|regs:12:reg_array|r|bits:28:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[28]~614_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[28]~614 .lut_mask = 16'hDAD0;
defparam \myprocessor|decode7|valB[28]~614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y33_N7
dffeas \myprocessor|decode7|regs:11:reg_array|r|bits:28:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[28]~86_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[11]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:11:reg_array|r|bits:28:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:28:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:28:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y33_N13
dffeas \myprocessor|decode7|regs:10:reg_array|r|bits:28:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[28]~86_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[10]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:10:reg_array|r|bits:28:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:10:reg_array|r|bits:28:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:10:reg_array|r|bits:28:r .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y33_N7
dffeas \myprocessor|decode7|regs:8:reg_array|r|bits:28:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[28]~86_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[8]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:8:reg_array|r|bits:28:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:8:reg_array|r|bits:28:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:8:reg_array|r|bits:28:r .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y33_N5
dffeas \myprocessor|decode7|regs:9:reg_array|r|bits:28:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[28]~86_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[9]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:9:reg_array|r|bits:28:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:9:reg_array|r|bits:28:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:9:reg_array|r|bits:28:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N4
cycloneive_lcell_comb \myprocessor|decode7|valB[28]~606 (
// Equation(s):
// \myprocessor|decode7|valB[28]~606_combout  = (\myprocessor|decode7|valB[21]~6_combout  & (((\myprocessor|decode7|valB[21]~5_combout )))) # (!\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[21]~5_combout  & 
// (\myprocessor|decode7|regs:8:reg_array|r|bits:28:r~q )) # (!\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|regs:9:reg_array|r|bits:28:r~q )))))

	.dataa(\myprocessor|decode7|regs:8:reg_array|r|bits:28:r~q ),
	.datab(\myprocessor|decode7|valB[21]~6_combout ),
	.datac(\myprocessor|decode7|regs:9:reg_array|r|bits:28:r~q ),
	.datad(\myprocessor|decode7|valB[21]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[28]~606_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[28]~606 .lut_mask = 16'hEE30;
defparam \myprocessor|decode7|valB[28]~606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N12
cycloneive_lcell_comb \myprocessor|decode7|valB[28]~607 (
// Equation(s):
// \myprocessor|decode7|valB[28]~607_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[28]~606_combout  & ((\myprocessor|decode7|regs:10:reg_array|r|bits:28:r~q ))) # (!\myprocessor|decode7|valB[28]~606_combout  & 
// (\myprocessor|decode7|regs:11:reg_array|r|bits:28:r~q )))) # (!\myprocessor|decode7|valB[21]~6_combout  & (((\myprocessor|decode7|valB[28]~606_combout ))))

	.dataa(\myprocessor|decode7|regs:11:reg_array|r|bits:28:r~q ),
	.datab(\myprocessor|decode7|valB[21]~6_combout ),
	.datac(\myprocessor|decode7|regs:10:reg_array|r|bits:28:r~q ),
	.datad(\myprocessor|decode7|valB[28]~606_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[28]~607_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[28]~607 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valB[28]~607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y31_N15
dffeas \myprocessor|decode7|regs:2:reg_array|r|bits:28:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[28]~86_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[2]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:2:reg_array|r|bits:28:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:2:reg_array|r|bits:28:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:2:reg_array|r|bits:28:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y31_N1
dffeas \myprocessor|decode7|regs:3:reg_array|r|bits:28:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[28]~86_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[3]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:3:reg_array|r|bits:28:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:3:reg_array|r|bits:28:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:3:reg_array|r|bits:28:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y31_N19
dffeas \myprocessor|decode7|regs:1:reg_array|r|bits:28:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[28]~86_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[1]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:1:reg_array|r|bits:28:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:1:reg_array|r|bits:28:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:1:reg_array|r|bits:28:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N23
dffeas \myprocessor|decode7|regs:5:reg_array|r|bits:28:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[28]~86_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[5]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:5:reg_array|r|bits:28:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:5:reg_array|r|bits:28:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:5:reg_array|r|bits:28:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N25
dffeas \myprocessor|decode7|regs:7:reg_array|r|bits:28:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[28]~86_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[7]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:7:reg_array|r|bits:28:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:7:reg_array|r|bits:28:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:7:reg_array|r|bits:28:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N22
cycloneive_lcell_comb \myprocessor|decode7|valB[28]~608 (
// Equation(s):
// \myprocessor|decode7|valB[28]~608_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[21]~5_combout ) # ((\myprocessor|decode7|regs:7:reg_array|r|bits:28:r~q )))) # (!\myprocessor|decode7|valB[21]~6_combout  & 
// (!\myprocessor|decode7|valB[21]~5_combout  & (\myprocessor|decode7|regs:5:reg_array|r|bits:28:r~q )))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|valB[21]~5_combout ),
	.datac(\myprocessor|decode7|regs:5:reg_array|r|bits:28:r~q ),
	.datad(\myprocessor|decode7|regs:7:reg_array|r|bits:28:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[28]~608_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[28]~608 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valB[28]~608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N13
dffeas \myprocessor|decode7|regs:4:reg_array|r|bits:28:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[28]~86_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[4]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:4:reg_array|r|bits:28:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:4:reg_array|r|bits:28:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:4:reg_array|r|bits:28:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y31_N5
dffeas \myprocessor|decode7|regs:6:reg_array|r|bits:28:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[28]~86_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[6]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:6:reg_array|r|bits:28:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:6:reg_array|r|bits:28:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:6:reg_array|r|bits:28:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N4
cycloneive_lcell_comb \myprocessor|decode7|valB[28]~609 (
// Equation(s):
// \myprocessor|decode7|valB[28]~609_combout  = (\myprocessor|decode7|valB[28]~608_combout  & (((\myprocessor|decode7|regs:6:reg_array|r|bits:28:r~q ) # (!\myprocessor|decode7|valB[21]~5_combout )))) # (!\myprocessor|decode7|valB[28]~608_combout  & 
// (\myprocessor|decode7|regs:4:reg_array|r|bits:28:r~q  & ((\myprocessor|decode7|valB[21]~5_combout ))))

	.dataa(\myprocessor|decode7|valB[28]~608_combout ),
	.datab(\myprocessor|decode7|regs:4:reg_array|r|bits:28:r~q ),
	.datac(\myprocessor|decode7|regs:6:reg_array|r|bits:28:r~q ),
	.datad(\myprocessor|decode7|valB[21]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[28]~609_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[28]~609 .lut_mask = 16'hE4AA;
defparam \myprocessor|decode7|valB[28]~609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N30
cycloneive_lcell_comb \myprocessor|decode7|valB[28]~610 (
// Equation(s):
// \myprocessor|decode7|valB[28]~610_combout  = (\myprocessor|decode7|valB[21]~23_combout  & (((\myprocessor|decode7|valB[21]~26_combout )))) # (!\myprocessor|decode7|valB[21]~23_combout  & ((\myprocessor|decode7|valB[21]~26_combout  & 
// ((\myprocessor|decode7|valB[28]~609_combout ))) # (!\myprocessor|decode7|valB[21]~26_combout  & (\myprocessor|decode7|regs:1:reg_array|r|bits:28:r~q ))))

	.dataa(\myprocessor|decode7|valB[21]~23_combout ),
	.datab(\myprocessor|decode7|regs:1:reg_array|r|bits:28:r~q ),
	.datac(\myprocessor|decode7|valB[28]~609_combout ),
	.datad(\myprocessor|decode7|valB[21]~26_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[28]~610_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[28]~610 .lut_mask = 16'hFA44;
defparam \myprocessor|decode7|valB[28]~610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N0
cycloneive_lcell_comb \myprocessor|decode7|valB[28]~611 (
// Equation(s):
// \myprocessor|decode7|valB[28]~611_combout  = (\myprocessor|decode7|valB[21]~656_combout  & ((\myprocessor|decode7|valB[28]~610_combout  & (\myprocessor|decode7|regs:2:reg_array|r|bits:28:r~q )) # (!\myprocessor|decode7|valB[28]~610_combout  & 
// ((\myprocessor|decode7|regs:3:reg_array|r|bits:28:r~q ))))) # (!\myprocessor|decode7|valB[21]~656_combout  & (((\myprocessor|decode7|valB[28]~610_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~656_combout ),
	.datab(\myprocessor|decode7|regs:2:reg_array|r|bits:28:r~q ),
	.datac(\myprocessor|decode7|regs:3:reg_array|r|bits:28:r~q ),
	.datad(\myprocessor|decode7|valB[28]~610_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[28]~611_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[28]~611 .lut_mask = 16'hDDA0;
defparam \myprocessor|decode7|valB[28]~611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N10
cycloneive_lcell_comb \myprocessor|decode7|valB[28]~612 (
// Equation(s):
// \myprocessor|decode7|valB[28]~612_combout  = (\myprocessor|decode7|valB[21]~9_combout  & ((\myprocessor|decode7|valB[28]~607_combout ) # ((\myprocessor|decode7|valB[21]~20_combout )))) # (!\myprocessor|decode7|valB[21]~9_combout  & 
// (((!\myprocessor|decode7|valB[21]~20_combout  & \myprocessor|decode7|valB[28]~611_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~9_combout ),
	.datab(\myprocessor|decode7|valB[28]~607_combout ),
	.datac(\myprocessor|decode7|valB[21]~20_combout ),
	.datad(\myprocessor|decode7|valB[28]~611_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[28]~612_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[28]~612 .lut_mask = 16'hADA8;
defparam \myprocessor|decode7|valB[28]~612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N20
cycloneive_lcell_comb \myprocessor|decode7|valB[28]~615 (
// Equation(s):
// \myprocessor|decode7|valB[28]~615_combout  = (\myprocessor|decode7|valB[28]~612_combout  & (((\myprocessor|decode7|valB[28]~614_combout ) # (!\myprocessor|decode7|valB[21]~20_combout )))) # (!\myprocessor|decode7|valB[28]~612_combout  & 
// (\myprocessor|decode7|valB[28]~605_combout  & ((\myprocessor|decode7|valB[21]~20_combout ))))

	.dataa(\myprocessor|decode7|valB[28]~605_combout ),
	.datab(\myprocessor|decode7|valB[28]~614_combout ),
	.datac(\myprocessor|decode7|valB[28]~612_combout ),
	.datad(\myprocessor|decode7|valB[21]~20_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[28]~615_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[28]~615 .lut_mask = 16'hCAF0;
defparam \myprocessor|decode7|valB[28]~615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N0
cycloneive_lcell_comb \myprocessor|execute02|R_and[28] (
// Equation(s):
// \myprocessor|execute02|R_and [28] = (\myprocessor|decode7|valA[28]~614_combout  & ((\myprocessor|decode1|immed_notRT~combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [16])) # (!\myprocessor|decode1|immed_notRT~combout  & 
// ((\myprocessor|decode7|valB[28]~615_combout )))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [16]),
	.datab(\myprocessor|decode7|valA[28]~614_combout ),
	.datac(\myprocessor|decode7|valB[28]~615_combout ),
	.datad(\myprocessor|decode1|immed_notRT~combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R_and [28]),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R_and[28] .lut_mask = 16'h88C0;
defparam \myprocessor|execute02|R_and[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N6
cycloneive_lcell_comb \myprocessor|execute02|R[29]~248 (
// Equation(s):
// \myprocessor|execute02|R[29]~248_combout  = (\myprocessor|execute02|R[7]~49_combout  & ((\myprocessor|execute01|F[4]~8_combout ) # ((!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31] & \myprocessor|decode1|ALUopcode[0]~0_combout ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31]),
	.datab(\myprocessor|execute02|R[7]~49_combout ),
	.datac(\myprocessor|decode1|ALUopcode[0]~0_combout ),
	.datad(\myprocessor|execute01|F[4]~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[29]~248_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[29]~248 .lut_mask = 16'hCC40;
defparam \myprocessor|execute02|R[29]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N8
cycloneive_lcell_comb \myprocessor|execute02|R[29]~204 (
// Equation(s):
// \myprocessor|execute02|R[29]~204_combout  = (\myprocessor|execute02|R[7]~49_combout  & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31]) # (!\myprocessor|decode1|ALUopcode[0]~0_combout )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31]),
	.datab(\myprocessor|execute02|R[7]~49_combout ),
	.datac(\myprocessor|decode1|ALUopcode[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[29]~204_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[29]~204 .lut_mask = 16'h8C8C;
defparam \myprocessor|execute02|R[29]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N2
cycloneive_lcell_comb \myprocessor|writeback1|F[17]~45 (
// Equation(s):
// \myprocessor|writeback1|F[17]~45_combout  = (!\myprocessor|decode1|Equal7~0_combout  & (\myprocessor|writeback1|F[7]~13_combout  & \myprocessor|execute02|R[7]~53_combout ))

	.dataa(\myprocessor|decode1|Equal7~0_combout ),
	.datab(gnd),
	.datac(\myprocessor|writeback1|F[7]~13_combout ),
	.datad(\myprocessor|execute02|R[7]~53_combout ),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[17]~45_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[17]~45 .lut_mask = 16'h5000;
defparam \myprocessor|writeback1|F[17]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N18
cycloneive_lcell_comb \myprocessor|decode1|rt_zero~1 (
// Equation(s):
// \myprocessor|decode1|rt_zero~1_combout  = (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [30] & \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [28])

	.dataa(gnd),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [30]),
	.datac(gnd),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\myprocessor|decode1|rt_zero~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode1|rt_zero~1 .lut_mask = 16'h3300;
defparam \myprocessor|decode1|rt_zero~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y30_N27
dffeas \myprocessor|decode7|regs:9:reg_array|r|bits:15:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[15]~59_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[9]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:9:reg_array|r|bits:15:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:9:reg_array|r|bits:15:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:9:reg_array|r|bits:15:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y33_N13
dffeas \myprocessor|decode7|regs:11:reg_array|r|bits:15:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[15]~59_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[11]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:11:reg_array|r|bits:15:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:15:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:15:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N26
cycloneive_lcell_comb \myprocessor|decode7|valB[15]~336 (
// Equation(s):
// \myprocessor|decode7|valB[15]~336_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[21]~5_combout ) # ((\myprocessor|decode7|regs:11:reg_array|r|bits:15:r~q )))) # (!\myprocessor|decode7|valB[21]~6_combout  & 
// (!\myprocessor|decode7|valB[21]~5_combout  & (\myprocessor|decode7|regs:9:reg_array|r|bits:15:r~q )))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|valB[21]~5_combout ),
	.datac(\myprocessor|decode7|regs:9:reg_array|r|bits:15:r~q ),
	.datad(\myprocessor|decode7|regs:11:reg_array|r|bits:15:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[15]~336_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[15]~336 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valB[15]~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N13
dffeas \myprocessor|decode7|regs:10:reg_array|r|bits:15:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[15]~59_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[10]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:10:reg_array|r|bits:15:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:10:reg_array|r|bits:15:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:10:reg_array|r|bits:15:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N25
dffeas \myprocessor|decode7|regs:8:reg_array|r|bits:15:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[15]~59_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[8]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:8:reg_array|r|bits:15:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:8:reg_array|r|bits:15:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:8:reg_array|r|bits:15:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N12
cycloneive_lcell_comb \myprocessor|decode7|valB[15]~337 (
// Equation(s):
// \myprocessor|decode7|valB[15]~337_combout  = (\myprocessor|decode7|valB[15]~336_combout  & (((\myprocessor|decode7|regs:10:reg_array|r|bits:15:r~q )) # (!\myprocessor|decode7|valB[21]~5_combout ))) # (!\myprocessor|decode7|valB[15]~336_combout  & 
// (\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|regs:8:reg_array|r|bits:15:r~q ))))

	.dataa(\myprocessor|decode7|valB[15]~336_combout ),
	.datab(\myprocessor|decode7|valB[21]~5_combout ),
	.datac(\myprocessor|decode7|regs:10:reg_array|r|bits:15:r~q ),
	.datad(\myprocessor|decode7|regs:8:reg_array|r|bits:15:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[15]~337_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[15]~337 .lut_mask = 16'hE6A2;
defparam \myprocessor|decode7|valB[15]~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y30_N1
dffeas \myprocessor|decode7|regs:29:reg_array|r|bits:15:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[15]~59_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[29]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:29:reg_array|r|bits:15:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:29:reg_array|r|bits:15:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:29:reg_array|r|bits:15:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y30_N13
dffeas \myprocessor|decode7|regs:25:reg_array|r|bits:15:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[15]~59_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[25]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:25:reg_array|r|bits:15:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:25:reg_array|r|bits:15:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:25:reg_array|r|bits:15:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y30_N19
dffeas \myprocessor|decode7|regs:21:reg_array|r|bits:15:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[15]~59_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[21]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:21:reg_array|r|bits:15:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:21:reg_array|r|bits:15:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:21:reg_array|r|bits:15:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y30_N29
dffeas \myprocessor|decode7|regs:17:reg_array|r|bits:15:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[15]~59_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[17]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:17:reg_array|r|bits:15:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:17:reg_array|r|bits:15:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:17:reg_array|r|bits:15:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N18
cycloneive_lcell_comb \myprocessor|decode7|valB[15]~342 (
// Equation(s):
// \myprocessor|decode7|valB[15]~342_combout  = (\myprocessor|decode4|F [2] & ((\myprocessor|decode4|F[3]~0_combout ) # ((\myprocessor|decode7|regs:21:reg_array|r|bits:15:r~q )))) # (!\myprocessor|decode4|F [2] & (!\myprocessor|decode4|F[3]~0_combout  & 
// ((\myprocessor|decode7|regs:17:reg_array|r|bits:15:r~q ))))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:21:reg_array|r|bits:15:r~q ),
	.datad(\myprocessor|decode7|regs:17:reg_array|r|bits:15:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[15]~342_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[15]~342 .lut_mask = 16'hB9A8;
defparam \myprocessor|decode7|valB[15]~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N12
cycloneive_lcell_comb \myprocessor|decode7|valB[15]~343 (
// Equation(s):
// \myprocessor|decode7|valB[15]~343_combout  = (\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|valB[15]~342_combout  & (\myprocessor|decode7|regs:29:reg_array|r|bits:15:r~q )) # (!\myprocessor|decode7|valB[15]~342_combout  & 
// ((\myprocessor|decode7|regs:25:reg_array|r|bits:15:r~q ))))) # (!\myprocessor|decode4|F[3]~0_combout  & (((\myprocessor|decode7|valB[15]~342_combout ))))

	.dataa(\myprocessor|decode4|F[3]~0_combout ),
	.datab(\myprocessor|decode7|regs:29:reg_array|r|bits:15:r~q ),
	.datac(\myprocessor|decode7|regs:25:reg_array|r|bits:15:r~q ),
	.datad(\myprocessor|decode7|valB[15]~342_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[15]~343_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[15]~343 .lut_mask = 16'hDDA0;
defparam \myprocessor|decode7|valB[15]~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N23
dffeas \myprocessor|decode7|regs:28:reg_array|r|bits:15:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[15]~59_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [28]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:28:reg_array|r|bits:15:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:28:reg_array|r|bits:15:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:28:reg_array|r|bits:15:r .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y34_N29
dffeas \myprocessor|decode7|regs:20:reg_array|r|bits:15:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[15]~59_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[20]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:20:reg_array|r|bits:15:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:20:reg_array|r|bits:15:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:20:reg_array|r|bits:15:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N23
dffeas \myprocessor|decode7|regs:16:reg_array|r|bits:15:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[15]~59_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:16:reg_array|r|bits:15:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:16:reg_array|r|bits:15:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:16:reg_array|r|bits:15:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N5
dffeas \myprocessor|decode7|regs:24:reg_array|r|bits:15:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[15]~59_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [24]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:24:reg_array|r|bits:15:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:24:reg_array|r|bits:15:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:24:reg_array|r|bits:15:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N4
cycloneive_lcell_comb \myprocessor|decode7|valB[15]~340 (
// Equation(s):
// \myprocessor|decode7|valB[15]~340_combout  = (\myprocessor|decode4|F [2] & (((\myprocessor|decode4|F[3]~0_combout )))) # (!\myprocessor|decode4|F [2] & ((\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|regs:24:reg_array|r|bits:15:r~q ))) # 
// (!\myprocessor|decode4|F[3]~0_combout  & (\myprocessor|decode7|regs:16:reg_array|r|bits:15:r~q ))))

	.dataa(\myprocessor|decode7|regs:16:reg_array|r|bits:15:r~q ),
	.datab(\myprocessor|decode4|F [2]),
	.datac(\myprocessor|decode7|regs:24:reg_array|r|bits:15:r~q ),
	.datad(\myprocessor|decode4|F[3]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[15]~340_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[15]~340 .lut_mask = 16'hFC22;
defparam \myprocessor|decode7|valB[15]~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N28
cycloneive_lcell_comb \myprocessor|decode7|valB[15]~341 (
// Equation(s):
// \myprocessor|decode7|valB[15]~341_combout  = (\myprocessor|decode4|F [2] & ((\myprocessor|decode7|valB[15]~340_combout  & (\myprocessor|decode7|regs:28:reg_array|r|bits:15:r~q )) # (!\myprocessor|decode7|valB[15]~340_combout  & 
// ((\myprocessor|decode7|regs:20:reg_array|r|bits:15:r~q ))))) # (!\myprocessor|decode4|F [2] & (((\myprocessor|decode7|valB[15]~340_combout ))))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode7|regs:28:reg_array|r|bits:15:r~q ),
	.datac(\myprocessor|decode7|regs:20:reg_array|r|bits:15:r~q ),
	.datad(\myprocessor|decode7|valB[15]~340_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[15]~341_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[15]~341 .lut_mask = 16'hDDA0;
defparam \myprocessor|decode7|valB[15]~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N30
cycloneive_lcell_comb \myprocessor|decode7|valB[15]~344 (
// Equation(s):
// \myprocessor|decode7|valB[15]~344_combout  = (\myprocessor|decode7|valB[21]~6_combout  & (\myprocessor|decode7|valB[21]~5_combout )) # (!\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[21]~5_combout  & 
// ((\myprocessor|decode7|valB[15]~341_combout ))) # (!\myprocessor|decode7|valB[21]~5_combout  & (\myprocessor|decode7|valB[15]~343_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|valB[21]~5_combout ),
	.datac(\myprocessor|decode7|valB[15]~343_combout ),
	.datad(\myprocessor|decode7|valB[15]~341_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[15]~344_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[15]~344 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valB[15]~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N3
dffeas \myprocessor|decode7|regs:18:reg_array|r|bits:15:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[15]~59_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[18]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:18:reg_array|r|bits:15:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:18:reg_array|r|bits:15:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:18:reg_array|r|bits:15:r .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N29
dffeas \myprocessor|decode7|regs:26:reg_array|r|bits:15:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[15]~59_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[26]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:26:reg_array|r|bits:15:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:26:reg_array|r|bits:15:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:26:reg_array|r|bits:15:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N28
cycloneive_lcell_comb \myprocessor|decode7|valB[15]~345 (
// Equation(s):
// \myprocessor|decode7|valB[15]~345_combout  = (\myprocessor|decode4|F [2] & (((\myprocessor|decode4|F[3]~0_combout )))) # (!\myprocessor|decode4|F [2] & ((\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|regs:26:reg_array|r|bits:15:r~q ))) # 
// (!\myprocessor|decode4|F[3]~0_combout  & (\myprocessor|decode7|regs:18:reg_array|r|bits:15:r~q ))))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode7|regs:18:reg_array|r|bits:15:r~q ),
	.datac(\myprocessor|decode7|regs:26:reg_array|r|bits:15:r~q ),
	.datad(\myprocessor|decode4|F[3]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[15]~345_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[15]~345 .lut_mask = 16'hFA44;
defparam \myprocessor|decode7|valB[15]~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N7
dffeas \myprocessor|decode7|regs:22:reg_array|r|bits:15:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[15]~59_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[22]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:22:reg_array|r|bits:15:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:15:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:15:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N21
dffeas \myprocessor|decode7|regs:30:reg_array|r|bits:15:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[15]~59_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:30:reg_array|r|bits:15:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:30:reg_array|r|bits:15:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:30:reg_array|r|bits:15:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N6
cycloneive_lcell_comb \myprocessor|decode7|valB[15]~346 (
// Equation(s):
// \myprocessor|decode7|valB[15]~346_combout  = (\myprocessor|decode7|valB[15]~345_combout  & (((\myprocessor|decode7|regs:30:reg_array|r|bits:15:r~q )) # (!\myprocessor|decode4|F [2]))) # (!\myprocessor|decode7|valB[15]~345_combout  & 
// (\myprocessor|decode4|F [2] & (\myprocessor|decode7|regs:22:reg_array|r|bits:15:r~q )))

	.dataa(\myprocessor|decode7|valB[15]~345_combout ),
	.datab(\myprocessor|decode4|F [2]),
	.datac(\myprocessor|decode7|regs:22:reg_array|r|bits:15:r~q ),
	.datad(\myprocessor|decode7|regs:30:reg_array|r|bits:15:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[15]~346_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[15]~346 .lut_mask = 16'hEA62;
defparam \myprocessor|decode7|valB[15]~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N19
dffeas \myprocessor|decode7|regs:31:reg_array|r|bits:15:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[15]~59_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:31:reg_array|r|bits:15:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:31:reg_array|r|bits:15:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:31:reg_array|r|bits:15:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N1
dffeas \myprocessor|decode7|regs:27:reg_array|r|bits:15:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[15]~59_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[27]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:27:reg_array|r|bits:15:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:27:reg_array|r|bits:15:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:27:reg_array|r|bits:15:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y33_N25
dffeas \myprocessor|decode7|regs:23:reg_array|r|bits:15:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[15]~59_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[23]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:23:reg_array|r|bits:15:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:23:reg_array|r|bits:15:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:23:reg_array|r|bits:15:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y33_N21
dffeas \myprocessor|decode7|regs:19:reg_array|r|bits:15:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[15]~59_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[19]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:19:reg_array|r|bits:15:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:19:reg_array|r|bits:15:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:19:reg_array|r|bits:15:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N24
cycloneive_lcell_comb \myprocessor|decode7|valB[15]~338 (
// Equation(s):
// \myprocessor|decode7|valB[15]~338_combout  = (\myprocessor|decode4|F[3]~0_combout  & (\myprocessor|decode4|F [2])) # (!\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode4|F [2] & (\myprocessor|decode7|regs:23:reg_array|r|bits:15:r~q )) # 
// (!\myprocessor|decode4|F [2] & ((\myprocessor|decode7|regs:19:reg_array|r|bits:15:r~q )))))

	.dataa(\myprocessor|decode4|F[3]~0_combout ),
	.datab(\myprocessor|decode4|F [2]),
	.datac(\myprocessor|decode7|regs:23:reg_array|r|bits:15:r~q ),
	.datad(\myprocessor|decode7|regs:19:reg_array|r|bits:15:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[15]~338_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[15]~338 .lut_mask = 16'hD9C8;
defparam \myprocessor|decode7|valB[15]~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N0
cycloneive_lcell_comb \myprocessor|decode7|valB[15]~339 (
// Equation(s):
// \myprocessor|decode7|valB[15]~339_combout  = (\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|valB[15]~338_combout  & (\myprocessor|decode7|regs:31:reg_array|r|bits:15:r~q )) # (!\myprocessor|decode7|valB[15]~338_combout  & 
// ((\myprocessor|decode7|regs:27:reg_array|r|bits:15:r~q ))))) # (!\myprocessor|decode4|F[3]~0_combout  & (((\myprocessor|decode7|valB[15]~338_combout ))))

	.dataa(\myprocessor|decode4|F[3]~0_combout ),
	.datab(\myprocessor|decode7|regs:31:reg_array|r|bits:15:r~q ),
	.datac(\myprocessor|decode7|regs:27:reg_array|r|bits:15:r~q ),
	.datad(\myprocessor|decode7|valB[15]~338_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[15]~339_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[15]~339 .lut_mask = 16'hDDA0;
defparam \myprocessor|decode7|valB[15]~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N16
cycloneive_lcell_comb \myprocessor|decode7|valB[15]~347 (
// Equation(s):
// \myprocessor|decode7|valB[15]~347_combout  = (\myprocessor|decode7|valB[15]~344_combout  & ((\myprocessor|decode7|valB[15]~346_combout ) # ((!\myprocessor|decode7|valB[21]~6_combout )))) # (!\myprocessor|decode7|valB[15]~344_combout  & 
// (((\myprocessor|decode7|valB[21]~6_combout  & \myprocessor|decode7|valB[15]~339_combout ))))

	.dataa(\myprocessor|decode7|valB[15]~344_combout ),
	.datab(\myprocessor|decode7|valB[15]~346_combout ),
	.datac(\myprocessor|decode7|valB[21]~6_combout ),
	.datad(\myprocessor|decode7|valB[15]~339_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[15]~347_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[15]~347 .lut_mask = 16'hDA8A;
defparam \myprocessor|decode7|valB[15]~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N31
dffeas \myprocessor|decode7|regs:1:reg_array|r|bits:15:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[15]~59_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[1]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:1:reg_array|r|bits:15:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:1:reg_array|r|bits:15:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:1:reg_array|r|bits:15:r .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N1
dffeas \myprocessor|decode7|regs:5:reg_array|r|bits:15:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[15]~59_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[5]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:5:reg_array|r|bits:15:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:5:reg_array|r|bits:15:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:5:reg_array|r|bits:15:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N27
dffeas \myprocessor|decode7|regs:4:reg_array|r|bits:15:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[15]~59_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[4]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:4:reg_array|r|bits:15:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:4:reg_array|r|bits:15:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:4:reg_array|r|bits:15:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N0
cycloneive_lcell_comb \myprocessor|decode7|valB[15]~348 (
// Equation(s):
// \myprocessor|decode7|valB[15]~348_combout  = (\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[21]~6_combout ) # ((\myprocessor|decode7|regs:4:reg_array|r|bits:15:r~q )))) # (!\myprocessor|decode7|valB[21]~5_combout  & 
// (!\myprocessor|decode7|valB[21]~6_combout  & (\myprocessor|decode7|regs:5:reg_array|r|bits:15:r~q )))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|valB[21]~6_combout ),
	.datac(\myprocessor|decode7|regs:5:reg_array|r|bits:15:r~q ),
	.datad(\myprocessor|decode7|regs:4:reg_array|r|bits:15:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[15]~348_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[15]~348 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valB[15]~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N27
dffeas \myprocessor|decode7|regs:6:reg_array|r|bits:15:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[15]~59_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[6]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:6:reg_array|r|bits:15:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:6:reg_array|r|bits:15:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:6:reg_array|r|bits:15:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y32_N9
dffeas \myprocessor|decode7|regs:7:reg_array|r|bits:15:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[15]~59_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[7]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:7:reg_array|r|bits:15:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:7:reg_array|r|bits:15:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:7:reg_array|r|bits:15:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N26
cycloneive_lcell_comb \myprocessor|decode7|valB[15]~349 (
// Equation(s):
// \myprocessor|decode7|valB[15]~349_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[15]~348_combout  & (\myprocessor|decode7|regs:6:reg_array|r|bits:15:r~q )) # (!\myprocessor|decode7|valB[15]~348_combout  & 
// ((\myprocessor|decode7|regs:7:reg_array|r|bits:15:r~q ))))) # (!\myprocessor|decode7|valB[21]~6_combout  & (\myprocessor|decode7|valB[15]~348_combout ))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|valB[15]~348_combout ),
	.datac(\myprocessor|decode7|regs:6:reg_array|r|bits:15:r~q ),
	.datad(\myprocessor|decode7|regs:7:reg_array|r|bits:15:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[15]~349_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[15]~349 .lut_mask = 16'hE6C4;
defparam \myprocessor|decode7|valB[15]~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N12
cycloneive_lcell_comb \myprocessor|decode7|valB[15]~350 (
// Equation(s):
// \myprocessor|decode7|valB[15]~350_combout  = (\myprocessor|decode7|valB[21]~26_combout  & ((\myprocessor|decode7|valB[21]~23_combout ) # ((\myprocessor|decode7|valB[15]~349_combout )))) # (!\myprocessor|decode7|valB[21]~26_combout  & 
// (!\myprocessor|decode7|valB[21]~23_combout  & (\myprocessor|decode7|regs:1:reg_array|r|bits:15:r~q )))

	.dataa(\myprocessor|decode7|valB[21]~26_combout ),
	.datab(\myprocessor|decode7|valB[21]~23_combout ),
	.datac(\myprocessor|decode7|regs:1:reg_array|r|bits:15:r~q ),
	.datad(\myprocessor|decode7|valB[15]~349_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[15]~350_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[15]~350 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valB[15]~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y31_N29
dffeas \myprocessor|decode7|regs:2:reg_array|r|bits:15:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[15]~59_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[2]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:2:reg_array|r|bits:15:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:2:reg_array|r|bits:15:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:2:reg_array|r|bits:15:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N22
cycloneive_lcell_comb \myprocessor|decode7|valB[15]~351 (
// Equation(s):
// \myprocessor|decode7|valB[15]~351_combout  = (\myprocessor|decode7|valB[21]~656_combout  & ((\myprocessor|decode7|valB[15]~350_combout  & ((\myprocessor|decode7|regs:2:reg_array|r|bits:15:r~q ))) # (!\myprocessor|decode7|valB[15]~350_combout  & 
// (\myprocessor|decode7|regs:3:reg_array|r|bits:15:r~q )))) # (!\myprocessor|decode7|valB[21]~656_combout  & (\myprocessor|decode7|valB[15]~350_combout ))

	.dataa(\myprocessor|decode7|valB[21]~656_combout ),
	.datab(\myprocessor|decode7|valB[15]~350_combout ),
	.datac(\myprocessor|decode7|regs:3:reg_array|r|bits:15:r~q ),
	.datad(\myprocessor|decode7|regs:2:reg_array|r|bits:15:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[15]~351_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[15]~351 .lut_mask = 16'hEC64;
defparam \myprocessor|decode7|valB[15]~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N18
cycloneive_lcell_comb \myprocessor|decode7|valB[15]~352 (
// Equation(s):
// \myprocessor|decode7|valB[15]~352_combout  = (\myprocessor|decode7|valB[21]~20_combout  & ((\myprocessor|decode7|valB[15]~347_combout ) # ((\myprocessor|decode7|valB[21]~9_combout )))) # (!\myprocessor|decode7|valB[21]~20_combout  & 
// (((!\myprocessor|decode7|valB[21]~9_combout  & \myprocessor|decode7|valB[15]~351_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~20_combout ),
	.datab(\myprocessor|decode7|valB[15]~347_combout ),
	.datac(\myprocessor|decode7|valB[21]~9_combout ),
	.datad(\myprocessor|decode7|valB[15]~351_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[15]~352_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[15]~352 .lut_mask = 16'hADA8;
defparam \myprocessor|decode7|valB[15]~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N29
dffeas \myprocessor|decode7|regs:13:reg_array|r|bits:15:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[15]~59_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[13]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:13:reg_array|r|bits:15:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:13:reg_array|r|bits:15:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:13:reg_array|r|bits:15:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y36_N13
dffeas \myprocessor|decode7|regs:12:reg_array|r|bits:15:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[15]~59_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[12]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:12:reg_array|r|bits:15:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:12:reg_array|r|bits:15:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:12:reg_array|r|bits:15:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N6
cycloneive_lcell_comb \myprocessor|decode7|valB[15]~353 (
// Equation(s):
// \myprocessor|decode7|valB[15]~353_combout  = (\myprocessor|decode7|valB[21]~5_combout  & (((\myprocessor|decode7|valB[21]~6_combout ) # (\myprocessor|decode7|regs:12:reg_array|r|bits:15:r~q )))) # (!\myprocessor|decode7|valB[21]~5_combout  & 
// (\myprocessor|decode7|regs:13:reg_array|r|bits:15:r~q  & (!\myprocessor|decode7|valB[21]~6_combout )))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|regs:13:reg_array|r|bits:15:r~q ),
	.datac(\myprocessor|decode7|valB[21]~6_combout ),
	.datad(\myprocessor|decode7|regs:12:reg_array|r|bits:15:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[15]~353_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[15]~353 .lut_mask = 16'hAEA4;
defparam \myprocessor|decode7|valB[15]~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N31
dffeas \myprocessor|decode7|regs:15:reg_array|r|bits:15:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|writeback1|F[15]~59_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|decode7|inEnable[15]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:15:reg_array|r|bits:15:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:15:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:15:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y36_N27
dffeas \myprocessor|decode7|regs:14:reg_array|r|bits:15:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[15]~59_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[14]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:14:reg_array|r|bits:15:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:14:reg_array|r|bits:15:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:14:reg_array|r|bits:15:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N26
cycloneive_lcell_comb \myprocessor|decode7|valB[15]~354 (
// Equation(s):
// \myprocessor|decode7|valB[15]~354_combout  = (\myprocessor|decode7|valB[15]~353_combout  & (((\myprocessor|decode7|regs:14:reg_array|r|bits:15:r~q ) # (!\myprocessor|decode7|valB[21]~6_combout )))) # (!\myprocessor|decode7|valB[15]~353_combout  & 
// (\myprocessor|decode7|regs:15:reg_array|r|bits:15:r~q  & ((\myprocessor|decode7|valB[21]~6_combout ))))

	.dataa(\myprocessor|decode7|valB[15]~353_combout ),
	.datab(\myprocessor|decode7|regs:15:reg_array|r|bits:15:r~q ),
	.datac(\myprocessor|decode7|regs:14:reg_array|r|bits:15:r~q ),
	.datad(\myprocessor|decode7|valB[21]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[15]~354_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[15]~354 .lut_mask = 16'hE4AA;
defparam \myprocessor|decode7|valB[15]~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N28
cycloneive_lcell_comb \myprocessor|decode7|valB[15]~355 (
// Equation(s):
// \myprocessor|decode7|valB[15]~355_combout  = (\myprocessor|decode7|valB[15]~352_combout  & (((\myprocessor|decode7|valB[15]~354_combout ) # (!\myprocessor|decode7|valB[21]~9_combout )))) # (!\myprocessor|decode7|valB[15]~352_combout  & 
// (\myprocessor|decode7|valB[15]~337_combout  & (\myprocessor|decode7|valB[21]~9_combout )))

	.dataa(\myprocessor|decode7|valB[15]~337_combout ),
	.datab(\myprocessor|decode7|valB[15]~352_combout ),
	.datac(\myprocessor|decode7|valB[21]~9_combout ),
	.datad(\myprocessor|decode7|valB[15]~354_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[15]~355_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[15]~355 .lut_mask = 16'hEC2C;
defparam \myprocessor|decode7|valB[15]~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N10
cycloneive_lcell_comb \myprocessor|execute01|F[15]~17 (
// Equation(s):
// \myprocessor|execute01|F[15]~17_combout  = (\myprocessor|decode1|immed_notRT~combout  & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [15]))) # (!\myprocessor|decode1|immed_notRT~combout  & (\myprocessor|decode7|valB[15]~355_combout ))

	.dataa(gnd),
	.datab(\myprocessor|decode1|immed_notRT~combout ),
	.datac(\myprocessor|decode7|valB[15]~355_combout ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\myprocessor|execute01|F[15]~17_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute01|F[15]~17 .lut_mask = 16'hFC30;
defparam \myprocessor|execute01|F[15]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N17
dffeas \myprocessor|decode7|regs:10:reg_array|r|bits:14:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[14]~58_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[10]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:10:reg_array|r|bits:14:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:10:reg_array|r|bits:14:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:10:reg_array|r|bits:14:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N31
dffeas \myprocessor|decode7|regs:8:reg_array|r|bits:14:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[14]~58_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[8]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:8:reg_array|r|bits:14:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:8:reg_array|r|bits:14:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:8:reg_array|r|bits:14:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N30
cycloneive_lcell_comb \myprocessor|decode7|valA[14]~352 (
// Equation(s):
// \myprocessor|decode7|valA[14]~352_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|regs:10:reg_array|r|bits:14:r~q ) # ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|decode7|regs:8:reg_array|r|bits:14:r~q  & !\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|decode7|regs:10:reg_array|r|bits:14:r~q ),
	.datac(\myprocessor|decode7|regs:8:reg_array|r|bits:14:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[14]~352_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[14]~352 .lut_mask = 16'hAAD8;
defparam \myprocessor|decode7|valA[14]~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y29_N17
dffeas \myprocessor|decode7|regs:11:reg_array|r|bits:14:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[14]~58_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[11]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:11:reg_array|r|bits:14:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:14:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:14:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y30_N9
dffeas \myprocessor|decode7|regs:9:reg_array|r|bits:14:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[14]~58_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[9]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:9:reg_array|r|bits:14:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:9:reg_array|r|bits:14:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:9:reg_array|r|bits:14:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N16
cycloneive_lcell_comb \myprocessor|decode7|valA[14]~353 (
// Equation(s):
// \myprocessor|decode7|valA[14]~353_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|valA[14]~352_combout  & (\myprocessor|decode7|regs:11:reg_array|r|bits:14:r~q )) # 
// (!\myprocessor|decode7|valA[14]~352_combout  & ((\myprocessor|decode7|regs:9:reg_array|r|bits:14:r~q ))))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|decode7|valA[14]~352_combout ))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|decode7|valA[14]~352_combout ),
	.datac(\myprocessor|decode7|regs:11:reg_array|r|bits:14:r~q ),
	.datad(\myprocessor|decode7|regs:9:reg_array|r|bits:14:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[14]~353_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[14]~353 .lut_mask = 16'hE6C4;
defparam \myprocessor|decode7|valA[14]~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y32_N11
dffeas \myprocessor|decode7|regs:3:reg_array|r|bits:14:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[14]~58_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[3]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:3:reg_array|r|bits:14:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:3:reg_array|r|bits:14:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:3:reg_array|r|bits:14:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y32_N25
dffeas \myprocessor|decode7|regs:2:reg_array|r|bits:14:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[14]~58_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[2]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:2:reg_array|r|bits:14:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:2:reg_array|r|bits:14:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:2:reg_array|r|bits:14:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y32_N21
dffeas \myprocessor|decode7|regs:1:reg_array|r|bits:14:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[14]~58_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[1]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:1:reg_array|r|bits:14:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:1:reg_array|r|bits:14:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:1:reg_array|r|bits:14:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N17
dffeas \myprocessor|decode7|regs:5:reg_array|r|bits:14:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[14]~58_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[5]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:5:reg_array|r|bits:14:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:5:reg_array|r|bits:14:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:5:reg_array|r|bits:14:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y35_N17
dffeas \myprocessor|decode7|regs:4:reg_array|r|bits:14:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[14]~58_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[4]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:4:reg_array|r|bits:14:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:4:reg_array|r|bits:14:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:4:reg_array|r|bits:14:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N16
cycloneive_lcell_comb \myprocessor|decode7|valA[14]~354 (
// Equation(s):
// \myprocessor|decode7|valA[14]~354_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17])))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|decode7|regs:5:reg_array|r|bits:14:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|regs:4:reg_array|r|bits:14:r~q )))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|decode7|regs:5:reg_array|r|bits:14:r~q ),
	.datac(\myprocessor|decode7|regs:4:reg_array|r|bits:14:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[14]~354_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[14]~354 .lut_mask = 16'hEE50;
defparam \myprocessor|decode7|valA[14]~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N19
dffeas \myprocessor|decode7|regs:7:reg_array|r|bits:14:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[14]~58_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[7]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:7:reg_array|r|bits:14:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:7:reg_array|r|bits:14:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:7:reg_array|r|bits:14:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y32_N3
dffeas \myprocessor|decode7|regs:6:reg_array|r|bits:14:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[14]~58_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[6]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:6:reg_array|r|bits:14:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:6:reg_array|r|bits:14:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:6:reg_array|r|bits:14:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N18
cycloneive_lcell_comb \myprocessor|decode7|valA[14]~355 (
// Equation(s):
// \myprocessor|decode7|valA[14]~355_combout  = (\myprocessor|decode7|valA[14]~354_combout  & (((\myprocessor|decode7|regs:7:reg_array|r|bits:14:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]))) # 
// (!\myprocessor|decode7|valA[14]~354_combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|regs:6:reg_array|r|bits:14:r~q ))))

	.dataa(\myprocessor|decode7|valA[14]~354_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|decode7|regs:7:reg_array|r|bits:14:r~q ),
	.datad(\myprocessor|decode7|regs:6:reg_array|r|bits:14:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[14]~355_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[14]~355 .lut_mask = 16'hE6A2;
defparam \myprocessor|decode7|valA[14]~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N20
cycloneive_lcell_comb \myprocessor|decode7|valA[14]~356 (
// Equation(s):
// \myprocessor|decode7|valA[14]~356_combout  = (\myprocessor|decode7|valA[12]~19_combout  & (((\myprocessor|decode7|valA[14]~355_combout )) # (!\myprocessor|decode7|valA[12]~18_combout ))) # (!\myprocessor|decode7|valA[12]~19_combout  & 
// (\myprocessor|decode7|valA[12]~18_combout  & (\myprocessor|decode7|regs:1:reg_array|r|bits:14:r~q )))

	.dataa(\myprocessor|decode7|valA[12]~19_combout ),
	.datab(\myprocessor|decode7|valA[12]~18_combout ),
	.datac(\myprocessor|decode7|regs:1:reg_array|r|bits:14:r~q ),
	.datad(\myprocessor|decode7|valA[14]~355_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[14]~356_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[14]~356 .lut_mask = 16'hEA62;
defparam \myprocessor|decode7|valA[14]~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N24
cycloneive_lcell_comb \myprocessor|decode7|valA[14]~357 (
// Equation(s):
// \myprocessor|decode7|valA[14]~357_combout  = (\myprocessor|decode7|valA[12]~15_combout  & ((\myprocessor|decode7|valA[14]~356_combout  & (\myprocessor|decode7|regs:3:reg_array|r|bits:14:r~q )) # (!\myprocessor|decode7|valA[14]~356_combout  & 
// ((\myprocessor|decode7|regs:2:reg_array|r|bits:14:r~q ))))) # (!\myprocessor|decode7|valA[12]~15_combout  & (((\myprocessor|decode7|valA[14]~356_combout ))))

	.dataa(\myprocessor|decode7|regs:3:reg_array|r|bits:14:r~q ),
	.datab(\myprocessor|decode7|valA[12]~15_combout ),
	.datac(\myprocessor|decode7|regs:2:reg_array|r|bits:14:r~q ),
	.datad(\myprocessor|decode7|valA[14]~356_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[14]~357_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[14]~357 .lut_mask = 16'hBBC0;
defparam \myprocessor|decode7|valA[14]~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N22
cycloneive_lcell_comb \myprocessor|decode7|valA[14]~358 (
// Equation(s):
// \myprocessor|decode7|valA[14]~358_combout  = (\myprocessor|decode7|valA[12]~11_combout  & (((\myprocessor|decode7|valA[12]~14_combout )))) # (!\myprocessor|decode7|valA[12]~11_combout  & ((\myprocessor|decode7|valA[12]~14_combout  & 
// (\myprocessor|decode7|valA[14]~353_combout )) # (!\myprocessor|decode7|valA[12]~14_combout  & ((\myprocessor|decode7|valA[14]~357_combout )))))

	.dataa(\myprocessor|decode7|valA[12]~11_combout ),
	.datab(\myprocessor|decode7|valA[14]~353_combout ),
	.datac(\myprocessor|decode7|valA[12]~14_combout ),
	.datad(\myprocessor|decode7|valA[14]~357_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[14]~358_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[14]~358 .lut_mask = 16'hE5E0;
defparam \myprocessor|decode7|valA[14]~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y33_N1
dffeas \myprocessor|decode7|regs:23:reg_array|r|bits:14:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[14]~58_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[23]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:23:reg_array|r|bits:14:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:23:reg_array|r|bits:14:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:23:reg_array|r|bits:14:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y33_N11
dffeas \myprocessor|decode7|regs:19:reg_array|r|bits:14:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[14]~58_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[19]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:19:reg_array|r|bits:14:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:19:reg_array|r|bits:14:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:19:reg_array|r|bits:14:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N10
cycloneive_lcell_comb \myprocessor|decode7|valA[14]~349 (
// Equation(s):
// \myprocessor|decode7|valA[14]~349_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19])))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|decode7|regs:23:reg_array|r|bits:14:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|regs:19:reg_array|r|bits:14:r~q 
// )))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|decode7|regs:23:reg_array|r|bits:14:r~q ),
	.datac(\myprocessor|decode7|regs:19:reg_array|r|bits:14:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[14]~349_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[14]~349 .lut_mask = 16'hEE50;
defparam \myprocessor|decode7|valA[14]~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N5
dffeas \myprocessor|decode7|regs:27:reg_array|r|bits:14:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[14]~58_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[27]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:27:reg_array|r|bits:14:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:27:reg_array|r|bits:14:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:27:reg_array|r|bits:14:r .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N31
dffeas \myprocessor|decode7|regs:31:reg_array|r|bits:14:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[14]~58_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:31:reg_array|r|bits:14:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:31:reg_array|r|bits:14:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:31:reg_array|r|bits:14:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N30
cycloneive_lcell_comb \myprocessor|decode7|valA[14]~350 (
// Equation(s):
// \myprocessor|decode7|valA[14]~350_combout  = (\myprocessor|decode7|valA[14]~349_combout  & (((\myprocessor|decode7|regs:31:reg_array|r|bits:14:r~q ) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])))) # 
// (!\myprocessor|decode7|valA[14]~349_combout  & (\myprocessor|decode7|regs:27:reg_array|r|bits:14:r~q  & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\myprocessor|decode7|valA[14]~349_combout ),
	.datab(\myprocessor|decode7|regs:27:reg_array|r|bits:14:r~q ),
	.datac(\myprocessor|decode7|regs:31:reg_array|r|bits:14:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[14]~350_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[14]~350 .lut_mask = 16'hE4AA;
defparam \myprocessor|decode7|valA[14]~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N1
dffeas \myprocessor|decode7|regs:30:reg_array|r|bits:14:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[14]~58_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:30:reg_array|r|bits:14:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:30:reg_array|r|bits:14:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:30:reg_array|r|bits:14:r .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N19
dffeas \myprocessor|decode7|regs:26:reg_array|r|bits:14:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[14]~58_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[26]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:26:reg_array|r|bits:14:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:26:reg_array|r|bits:14:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:26:reg_array|r|bits:14:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N8
cycloneive_lcell_comb \myprocessor|decode7|regs:22:reg_array|r|bits:14:r~feeder (
// Equation(s):
// \myprocessor|decode7|regs:22:reg_array|r|bits:14:r~feeder_combout  = \myprocessor|writeback1|F[14]~58_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|writeback1|F[14]~58_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|decode7|regs:22:reg_array|r|bits:14:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:14:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:14:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N9
dffeas \myprocessor|decode7|regs:22:reg_array|r|bits:14:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|decode7|regs:22:reg_array|r|bits:14:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|decode7|inEnable[22]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:22:reg_array|r|bits:14:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:14:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:14:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N7
dffeas \myprocessor|decode7|regs:18:reg_array|r|bits:14:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[14]~58_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[18]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:18:reg_array|r|bits:14:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:18:reg_array|r|bits:14:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:18:reg_array|r|bits:14:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N6
cycloneive_lcell_comb \myprocessor|decode7|valA[14]~342 (
// Equation(s):
// \myprocessor|decode7|valA[14]~342_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|regs:22:reg_array|r|bits:14:r~q ) # ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|decode7|regs:18:reg_array|r|bits:14:r~q  & !\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\myprocessor|decode7|regs:22:reg_array|r|bits:14:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|decode7|regs:18:reg_array|r|bits:14:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[14]~342_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[14]~342 .lut_mask = 16'hCCB8;
defparam \myprocessor|decode7|valA[14]~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N18
cycloneive_lcell_comb \myprocessor|decode7|valA[14]~343 (
// Equation(s):
// \myprocessor|decode7|valA[14]~343_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|valA[14]~342_combout  & (\myprocessor|decode7|regs:30:reg_array|r|bits:14:r~q )) # 
// (!\myprocessor|decode7|valA[14]~342_combout  & ((\myprocessor|decode7|regs:26:reg_array|r|bits:14:r~q ))))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|decode7|valA[14]~342_combout ))))

	.dataa(\myprocessor|decode7|regs:30:reg_array|r|bits:14:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:26:reg_array|r|bits:14:r~q ),
	.datad(\myprocessor|decode7|valA[14]~342_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[14]~343_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[14]~343 .lut_mask = 16'hBBC0;
defparam \myprocessor|decode7|valA[14]~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N25
dffeas \myprocessor|decode7|regs:21:reg_array|r|bits:14:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[14]~58_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[21]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:21:reg_array|r|bits:14:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:21:reg_array|r|bits:14:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:21:reg_array|r|bits:14:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y30_N19
dffeas \myprocessor|decode7|regs:29:reg_array|r|bits:14:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[14]~58_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[29]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:29:reg_array|r|bits:14:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:29:reg_array|r|bits:14:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:29:reg_array|r|bits:14:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y30_N3
dffeas \myprocessor|decode7|regs:17:reg_array|r|bits:14:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[14]~58_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[17]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:17:reg_array|r|bits:14:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:17:reg_array|r|bits:14:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:17:reg_array|r|bits:14:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y30_N17
dffeas \myprocessor|decode7|regs:25:reg_array|r|bits:14:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[14]~58_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[25]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:25:reg_array|r|bits:14:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:25:reg_array|r|bits:14:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:25:reg_array|r|bits:14:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N2
cycloneive_lcell_comb \myprocessor|decode7|valA[14]~344 (
// Equation(s):
// \myprocessor|decode7|valA[14]~344_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:25:reg_array|r|bits:14:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:17:reg_array|r|bits:14:r~q 
// ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:17:reg_array|r|bits:14:r~q ),
	.datad(\myprocessor|decode7|regs:25:reg_array|r|bits:14:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[14]~344_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[14]~344 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[14]~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N18
cycloneive_lcell_comb \myprocessor|decode7|valA[14]~345 (
// Equation(s):
// \myprocessor|decode7|valA[14]~345_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|valA[14]~344_combout  & ((\myprocessor|decode7|regs:29:reg_array|r|bits:14:r~q ))) # 
// (!\myprocessor|decode7|valA[14]~344_combout  & (\myprocessor|decode7|regs:21:reg_array|r|bits:14:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|decode7|valA[14]~344_combout ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|decode7|regs:21:reg_array|r|bits:14:r~q ),
	.datac(\myprocessor|decode7|regs:29:reg_array|r|bits:14:r~q ),
	.datad(\myprocessor|decode7|valA[14]~344_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[14]~345_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[14]~345 .lut_mask = 16'hF588;
defparam \myprocessor|decode7|valA[14]~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N9
dffeas \myprocessor|decode7|regs:20:reg_array|r|bits:14:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[14]~58_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[20]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:20:reg_array|r|bits:14:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:20:reg_array|r|bits:14:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:20:reg_array|r|bits:14:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N19
dffeas \myprocessor|decode7|regs:16:reg_array|r|bits:14:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[14]~58_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:16:reg_array|r|bits:14:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:16:reg_array|r|bits:14:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:16:reg_array|r|bits:14:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N25
dffeas \myprocessor|decode7|regs:24:reg_array|r|bits:14:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[14]~58_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [24]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:24:reg_array|r|bits:14:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:24:reg_array|r|bits:14:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:24:reg_array|r|bits:14:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N18
cycloneive_lcell_comb \myprocessor|decode7|valA[14]~346 (
// Equation(s):
// \myprocessor|decode7|valA[14]~346_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:24:reg_array|r|bits:14:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:16:reg_array|r|bits:14:r~q 
// ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:16:reg_array|r|bits:14:r~q ),
	.datad(\myprocessor|decode7|regs:24:reg_array|r|bits:14:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[14]~346_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[14]~346 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[14]~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N2
cycloneive_lcell_comb \myprocessor|decode7|valA[14]~347 (
// Equation(s):
// \myprocessor|decode7|valA[14]~347_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|valA[14]~346_combout  & ((\myprocessor|decode7|regs:28:reg_array|r|bits:14:r~q ))) # 
// (!\myprocessor|decode7|valA[14]~346_combout  & (\myprocessor|decode7|regs:20:reg_array|r|bits:14:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|decode7|valA[14]~346_combout ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|decode7|regs:20:reg_array|r|bits:14:r~q ),
	.datac(\myprocessor|decode7|regs:28:reg_array|r|bits:14:r~q ),
	.datad(\myprocessor|decode7|valA[14]~346_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[14]~347_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[14]~347 .lut_mask = 16'hF588;
defparam \myprocessor|decode7|valA[14]~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N8
cycloneive_lcell_comb \myprocessor|decode7|valA[14]~348 (
// Equation(s):
// \myprocessor|decode7|valA[14]~348_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17])))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|decode7|valA[14]~345_combout )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|valA[14]~347_combout )))))

	.dataa(\myprocessor|decode7|valA[14]~345_combout ),
	.datab(\myprocessor|decode7|valA[14]~347_combout ),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[14]~348_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[14]~348 .lut_mask = 16'hFA0C;
defparam \myprocessor|decode7|valA[14]~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N28
cycloneive_lcell_comb \myprocessor|decode7|valA[14]~351 (
// Equation(s):
// \myprocessor|decode7|valA[14]~351_combout  = (\myprocessor|decode7|valA[14]~348_combout  & ((\myprocessor|decode7|valA[14]~350_combout ) # ((!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18])))) # 
// (!\myprocessor|decode7|valA[14]~348_combout  & (((\myprocessor|decode7|valA[14]~343_combout  & \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\myprocessor|decode7|valA[14]~350_combout ),
	.datab(\myprocessor|decode7|valA[14]~343_combout ),
	.datac(\myprocessor|decode7|valA[14]~348_combout ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[14]~351_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[14]~351 .lut_mask = 16'hACF0;
defparam \myprocessor|decode7|valA[14]~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N20
cycloneive_lcell_comb \myprocessor|decode7|regs:15:reg_array|r|bits:14:r~feeder (
// Equation(s):
// \myprocessor|decode7|regs:15:reg_array|r|bits:14:r~feeder_combout  = \myprocessor|writeback1|F[14]~58_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|writeback1|F[14]~58_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|decode7|regs:15:reg_array|r|bits:14:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:14:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:14:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N21
dffeas \myprocessor|decode7|regs:15:reg_array|r|bits:14:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|decode7|regs:15:reg_array|r|bits:14:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|decode7|inEnable[15]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:15:reg_array|r|bits:14:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:14:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:14:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y36_N29
dffeas \myprocessor|decode7|regs:14:reg_array|r|bits:14:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[14]~58_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[14]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:14:reg_array|r|bits:14:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:14:reg_array|r|bits:14:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:14:reg_array|r|bits:14:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y36_N25
dffeas \myprocessor|decode7|regs:12:reg_array|r|bits:14:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[14]~58_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[12]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:12:reg_array|r|bits:14:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:12:reg_array|r|bits:14:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:12:reg_array|r|bits:14:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y36_N31
dffeas \myprocessor|decode7|regs:13:reg_array|r|bits:14:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[14]~58_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[13]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:13:reg_array|r|bits:14:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:13:reg_array|r|bits:14:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:13:reg_array|r|bits:14:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N24
cycloneive_lcell_comb \myprocessor|decode7|valA[14]~359 (
// Equation(s):
// \myprocessor|decode7|valA[14]~359_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]) # ((\myprocessor|decode7|regs:13:reg_array|r|bits:14:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|decode7|regs:12:reg_array|r|bits:14:r~q )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|decode7|regs:12:reg_array|r|bits:14:r~q ),
	.datad(\myprocessor|decode7|regs:13:reg_array|r|bits:14:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[14]~359_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[14]~359 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valA[14]~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N28
cycloneive_lcell_comb \myprocessor|decode7|valA[14]~360 (
// Equation(s):
// \myprocessor|decode7|valA[14]~360_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|valA[14]~359_combout  & (\myprocessor|decode7|regs:15:reg_array|r|bits:14:r~q )) # 
// (!\myprocessor|decode7|valA[14]~359_combout  & ((\myprocessor|decode7|regs:14:reg_array|r|bits:14:r~q ))))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|decode7|valA[14]~359_combout ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|decode7|regs:15:reg_array|r|bits:14:r~q ),
	.datac(\myprocessor|decode7|regs:14:reg_array|r|bits:14:r~q ),
	.datad(\myprocessor|decode7|valA[14]~359_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[14]~360_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[14]~360 .lut_mask = 16'hDDA0;
defparam \myprocessor|decode7|valA[14]~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N8
cycloneive_lcell_comb \myprocessor|decode7|valA[14]~361 (
// Equation(s):
// \myprocessor|decode7|valA[14]~361_combout  = (\myprocessor|decode7|valA[14]~358_combout  & (((\myprocessor|decode7|valA[14]~360_combout ) # (!\myprocessor|decode7|valA[12]~11_combout )))) # (!\myprocessor|decode7|valA[14]~358_combout  & 
// (\myprocessor|decode7|valA[14]~351_combout  & (\myprocessor|decode7|valA[12]~11_combout )))

	.dataa(\myprocessor|decode7|valA[14]~358_combout ),
	.datab(\myprocessor|decode7|valA[14]~351_combout ),
	.datac(\myprocessor|decode7|valA[12]~11_combout ),
	.datad(\myprocessor|decode7|valA[14]~360_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[14]~361_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[14]~361 .lut_mask = 16'hEA4A;
defparam \myprocessor|decode7|valA[14]~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N20
cycloneive_lcell_comb \myprocessor|decode7|valA[14]~362 (
// Equation(s):
// \myprocessor|decode7|valA[14]~362_combout  = (\myprocessor|decode7|valA[12]~0_combout  & \myprocessor|decode7|valA[14]~361_combout )

	.dataa(\myprocessor|decode7|valA[12]~0_combout ),
	.datab(gnd),
	.datac(\myprocessor|decode7|valA[14]~361_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[14]~362_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[14]~362 .lut_mask = 16'hA0A0;
defparam \myprocessor|decode7|valA[14]~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N0
cycloneive_lcell_comb \myprocessor|execute02|R[14]~150 (
// Equation(s):
// \myprocessor|execute02|R[14]~150_combout  = (\myprocessor|decode1|immed_notRT~combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [14])) # (!\myprocessor|decode1|immed_notRT~combout  & ((\myprocessor|decode7|valB[14]~375_combout )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [14]),
	.datab(\myprocessor|decode1|immed_notRT~combout ),
	.datac(gnd),
	.datad(\myprocessor|decode7|valB[14]~375_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[14]~150_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[14]~150 .lut_mask = 16'hBB88;
defparam \myprocessor|execute02|R[14]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N26
cycloneive_lcell_comb \myprocessor|execute02|R[14]~151 (
// Equation(s):
// \myprocessor|execute02|R[14]~151_combout  = (\myprocessor|execute02|R[1]~68_combout  & (((\myprocessor|decode7|valA[14]~362_combout ) # (\myprocessor|execute02|R[14]~150_combout )) # (!\myprocessor|decode1|ALUopcode[1]~2_combout ))) # 
// (!\myprocessor|execute02|R[1]~68_combout  & (\myprocessor|decode1|ALUopcode[1]~2_combout  & (\myprocessor|decode7|valA[14]~362_combout  & \myprocessor|execute02|R[14]~150_combout )))

	.dataa(\myprocessor|execute02|R[1]~68_combout ),
	.datab(\myprocessor|decode1|ALUopcode[1]~2_combout ),
	.datac(\myprocessor|decode7|valA[14]~362_combout ),
	.datad(\myprocessor|execute02|R[14]~150_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[14]~151_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[14]~151 .lut_mask = 16'hEAA2;
defparam \myprocessor|execute02|R[14]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N6
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxNxxx|F~25 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxNxxx|F~25_combout  = (!\myprocessor|execute01|F[3]~7_combout  & ((\myprocessor|decode1|immed_notRT~combout  & ((!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [2]))) # 
// (!\myprocessor|decode1|immed_notRT~combout  & (!\myprocessor|decode7|valB[2]~95_combout ))))

	.dataa(\myprocessor|decode7|valB[2]~95_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [2]),
	.datac(\myprocessor|decode1|immed_notRT~combout ),
	.datad(\myprocessor|execute01|F[3]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxNxxx|F~25_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxNxxx|F~25 .lut_mask = 16'h0035;
defparam \myprocessor|execute02|shifter_inst|RxNxxx|F~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N6
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxNxxx|F~23 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxNxxx|F~23_combout  = (\myprocessor|execute02|shifter_inst|RxNxxx|F~25_combout  & \myprocessor|execute02|shifter_inst|RxxxNx|F~33_combout )

	.dataa(\myprocessor|execute02|shifter_inst|RxNxxx|F~25_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|execute02|shifter_inst|RxxxNx|F~33_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxNxxx|F~23_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxNxxx|F~23 .lut_mask = 16'hAA00;
defparam \myprocessor|execute02|shifter_inst|RxNxxx|F~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y30_N13
dffeas \myprocessor|decode7|regs:9:reg_array|r|bits:22:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[22]~70_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[9]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:9:reg_array|r|bits:22:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:9:reg_array|r|bits:22:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:9:reg_array|r|bits:22:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y33_N19
dffeas \myprocessor|decode7|regs:11:reg_array|r|bits:22:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[22]~70_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[11]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:11:reg_array|r|bits:22:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:22:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:22:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y30_N15
dffeas \myprocessor|decode7|regs:8:reg_array|r|bits:22:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[22]~70_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[8]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:8:reg_array|r|bits:22:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:8:reg_array|r|bits:22:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:8:reg_array|r|bits:22:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y33_N17
dffeas \myprocessor|decode7|regs:10:reg_array|r|bits:22:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[22]~70_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[10]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:10:reg_array|r|bits:22:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:10:reg_array|r|bits:22:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:10:reg_array|r|bits:22:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N14
cycloneive_lcell_comb \myprocessor|decode7|valA[22]~478 (
// Equation(s):
// \myprocessor|decode7|valA[22]~478_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|regs:10:reg_array|r|bits:22:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|decode7|regs:8:reg_array|r|bits:22:r~q 
// ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|decode7|regs:8:reg_array|r|bits:22:r~q ),
	.datad(\myprocessor|decode7|regs:10:reg_array|r|bits:22:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[22]~478_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[22]~478 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[22]~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N18
cycloneive_lcell_comb \myprocessor|decode7|valA[22]~479 (
// Equation(s):
// \myprocessor|decode7|valA[22]~479_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|valA[22]~478_combout  & ((\myprocessor|decode7|regs:11:reg_array|r|bits:22:r~q ))) # 
// (!\myprocessor|decode7|valA[22]~478_combout  & (\myprocessor|decode7|regs:9:reg_array|r|bits:22:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|decode7|valA[22]~478_combout ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|decode7|regs:9:reg_array|r|bits:22:r~q ),
	.datac(\myprocessor|decode7|regs:11:reg_array|r|bits:22:r~q ),
	.datad(\myprocessor|decode7|valA[22]~478_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[22]~479_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[22]~479 .lut_mask = 16'hF588;
defparam \myprocessor|decode7|valA[22]~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y31_N25
dffeas \myprocessor|decode7|regs:1:reg_array|r|bits:22:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[22]~70_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[1]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:1:reg_array|r|bits:22:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:1:reg_array|r|bits:22:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:1:reg_array|r|bits:22:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y31_N3
dffeas \myprocessor|decode7|regs:6:reg_array|r|bits:22:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[22]~70_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[6]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:6:reg_array|r|bits:22:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:6:reg_array|r|bits:22:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:6:reg_array|r|bits:22:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N31
dffeas \myprocessor|decode7|regs:7:reg_array|r|bits:22:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[22]~70_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[7]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:7:reg_array|r|bits:22:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:7:reg_array|r|bits:22:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:7:reg_array|r|bits:22:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N31
dffeas \myprocessor|decode7|regs:4:reg_array|r|bits:22:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[22]~70_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[4]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:4:reg_array|r|bits:22:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:4:reg_array|r|bits:22:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:4:reg_array|r|bits:22:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N21
dffeas \myprocessor|decode7|regs:5:reg_array|r|bits:22:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[22]~70_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[5]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:5:reg_array|r|bits:22:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:5:reg_array|r|bits:22:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:5:reg_array|r|bits:22:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N30
cycloneive_lcell_comb \myprocessor|decode7|valA[22]~480 (
// Equation(s):
// \myprocessor|decode7|valA[22]~480_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]) # ((\myprocessor|decode7|regs:5:reg_array|r|bits:22:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|decode7|regs:4:reg_array|r|bits:22:r~q )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|decode7|regs:4:reg_array|r|bits:22:r~q ),
	.datad(\myprocessor|decode7|regs:5:reg_array|r|bits:22:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[22]~480_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[22]~480 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valA[22]~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N30
cycloneive_lcell_comb \myprocessor|decode7|valA[22]~481 (
// Equation(s):
// \myprocessor|decode7|valA[22]~481_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|valA[22]~480_combout  & ((\myprocessor|decode7|regs:7:reg_array|r|bits:22:r~q ))) # 
// (!\myprocessor|decode7|valA[22]~480_combout  & (\myprocessor|decode7|regs:6:reg_array|r|bits:22:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|decode7|valA[22]~480_combout ))))

	.dataa(\myprocessor|decode7|regs:6:reg_array|r|bits:22:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|decode7|regs:7:reg_array|r|bits:22:r~q ),
	.datad(\myprocessor|decode7|valA[22]~480_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[22]~481_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[22]~481 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valA[22]~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N24
cycloneive_lcell_comb \myprocessor|decode7|valA[22]~482 (
// Equation(s):
// \myprocessor|decode7|valA[22]~482_combout  = (\myprocessor|decode7|valA[12]~18_combout  & ((\myprocessor|decode7|valA[12]~19_combout  & ((\myprocessor|decode7|valA[22]~481_combout ))) # (!\myprocessor|decode7|valA[12]~19_combout  & 
// (\myprocessor|decode7|regs:1:reg_array|r|bits:22:r~q )))) # (!\myprocessor|decode7|valA[12]~18_combout  & (\myprocessor|decode7|valA[12]~19_combout ))

	.dataa(\myprocessor|decode7|valA[12]~18_combout ),
	.datab(\myprocessor|decode7|valA[12]~19_combout ),
	.datac(\myprocessor|decode7|regs:1:reg_array|r|bits:22:r~q ),
	.datad(\myprocessor|decode7|valA[22]~481_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[22]~482_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[22]~482 .lut_mask = 16'hEC64;
defparam \myprocessor|decode7|valA[22]~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y31_N1
dffeas \myprocessor|decode7|regs:2:reg_array|r|bits:22:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[22]~70_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[2]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:2:reg_array|r|bits:22:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:2:reg_array|r|bits:22:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:2:reg_array|r|bits:22:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y31_N3
dffeas \myprocessor|decode7|regs:3:reg_array|r|bits:22:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[22]~70_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[3]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:3:reg_array|r|bits:22:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:3:reg_array|r|bits:22:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:3:reg_array|r|bits:22:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N0
cycloneive_lcell_comb \myprocessor|decode7|valA[22]~483 (
// Equation(s):
// \myprocessor|decode7|valA[22]~483_combout  = (\myprocessor|decode7|valA[12]~15_combout  & ((\myprocessor|decode7|valA[22]~482_combout  & ((\myprocessor|decode7|regs:3:reg_array|r|bits:22:r~q ))) # (!\myprocessor|decode7|valA[22]~482_combout  & 
// (\myprocessor|decode7|regs:2:reg_array|r|bits:22:r~q )))) # (!\myprocessor|decode7|valA[12]~15_combout  & (\myprocessor|decode7|valA[22]~482_combout ))

	.dataa(\myprocessor|decode7|valA[12]~15_combout ),
	.datab(\myprocessor|decode7|valA[22]~482_combout ),
	.datac(\myprocessor|decode7|regs:2:reg_array|r|bits:22:r~q ),
	.datad(\myprocessor|decode7|regs:3:reg_array|r|bits:22:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[22]~483_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[22]~483 .lut_mask = 16'hEC64;
defparam \myprocessor|decode7|valA[22]~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N26
cycloneive_lcell_comb \myprocessor|decode7|valA[22]~484 (
// Equation(s):
// \myprocessor|decode7|valA[22]~484_combout  = (\myprocessor|decode7|valA[12]~14_combout  & ((\myprocessor|decode7|valA[22]~479_combout ) # ((\myprocessor|decode7|valA[12]~11_combout )))) # (!\myprocessor|decode7|valA[12]~14_combout  & 
// (((\myprocessor|decode7|valA[22]~483_combout  & !\myprocessor|decode7|valA[12]~11_combout ))))

	.dataa(\myprocessor|decode7|valA[22]~479_combout ),
	.datab(\myprocessor|decode7|valA[22]~483_combout ),
	.datac(\myprocessor|decode7|valA[12]~14_combout ),
	.datad(\myprocessor|decode7|valA[12]~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[22]~484_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[22]~484 .lut_mask = 16'hF0AC;
defparam \myprocessor|decode7|valA[22]~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N11
dffeas \myprocessor|decode7|regs:12:reg_array|r|bits:22:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[22]~70_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[12]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:12:reg_array|r|bits:22:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:12:reg_array|r|bits:22:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:12:reg_array|r|bits:22:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N10
cycloneive_lcell_comb \myprocessor|decode7|valA[22]~485 (
// Equation(s):
// \myprocessor|decode7|valA[22]~485_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|regs:13:reg_array|r|bits:22:r~q ) # ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18])))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|decode7|regs:12:reg_array|r|bits:22:r~q  & !\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|decode7|regs:13:reg_array|r|bits:22:r~q ),
	.datac(\myprocessor|decode7|regs:12:reg_array|r|bits:22:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[22]~485_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[22]~485 .lut_mask = 16'hAAD8;
defparam \myprocessor|decode7|valA[22]~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N19
dffeas \myprocessor|decode7|regs:15:reg_array|r|bits:22:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[22]~70_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[15]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:15:reg_array|r|bits:22:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:22:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:22:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y36_N9
dffeas \myprocessor|decode7|regs:14:reg_array|r|bits:22:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[22]~70_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[14]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:14:reg_array|r|bits:22:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:14:reg_array|r|bits:22:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:14:reg_array|r|bits:22:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N8
cycloneive_lcell_comb \myprocessor|decode7|valA[22]~486 (
// Equation(s):
// \myprocessor|decode7|valA[22]~486_combout  = (\myprocessor|decode7|valA[22]~485_combout  & ((\myprocessor|decode7|regs:15:reg_array|r|bits:22:r~q ) # ((!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18])))) # 
// (!\myprocessor|decode7|valA[22]~485_combout  & (((\myprocessor|decode7|regs:14:reg_array|r|bits:22:r~q  & \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\myprocessor|decode7|valA[22]~485_combout ),
	.datab(\myprocessor|decode7|regs:15:reg_array|r|bits:22:r~q ),
	.datac(\myprocessor|decode7|regs:14:reg_array|r|bits:22:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[22]~486_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[22]~486 .lut_mask = 16'hD8AA;
defparam \myprocessor|decode7|valA[22]~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y29_N17
dffeas \myprocessor|decode7|regs:30:reg_array|r|bits:22:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[22]~70_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:30:reg_array|r|bits:22:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:30:reg_array|r|bits:22:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:30:reg_array|r|bits:22:r .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N7
dffeas \myprocessor|decode7|regs:26:reg_array|r|bits:22:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[22]~70_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[26]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:26:reg_array|r|bits:22:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:26:reg_array|r|bits:22:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:26:reg_array|r|bits:22:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y29_N23
dffeas \myprocessor|decode7|regs:18:reg_array|r|bits:22:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[22]~70_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[18]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:18:reg_array|r|bits:22:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:18:reg_array|r|bits:22:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:18:reg_array|r|bits:22:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N30
cycloneive_lcell_comb \myprocessor|decode7|regs:22:reg_array|r|bits:22:r~feeder (
// Equation(s):
// \myprocessor|decode7|regs:22:reg_array|r|bits:22:r~feeder_combout  = \myprocessor|writeback1|F[22]~70_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|writeback1|F[22]~70_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|decode7|regs:22:reg_array|r|bits:22:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:22:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:22:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N31
dffeas \myprocessor|decode7|regs:22:reg_array|r|bits:22:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|decode7|regs:22:reg_array|r|bits:22:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|decode7|inEnable[22]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:22:reg_array|r|bits:22:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:22:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:22:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N22
cycloneive_lcell_comb \myprocessor|decode7|valA[22]~468 (
// Equation(s):
// \myprocessor|decode7|valA[22]~468_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|regs:22:reg_array|r|bits:22:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|decode7|regs:18:reg_array|r|bits:22:r~q 
// ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|decode7|regs:18:reg_array|r|bits:22:r~q ),
	.datad(\myprocessor|decode7|regs:22:reg_array|r|bits:22:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[22]~468_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[22]~468 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[22]~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N6
cycloneive_lcell_comb \myprocessor|decode7|valA[22]~469 (
// Equation(s):
// \myprocessor|decode7|valA[22]~469_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|valA[22]~468_combout  & (\myprocessor|decode7|regs:30:reg_array|r|bits:22:r~q )) # 
// (!\myprocessor|decode7|valA[22]~468_combout  & ((\myprocessor|decode7|regs:26:reg_array|r|bits:22:r~q ))))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|decode7|valA[22]~468_combout ))))

	.dataa(\myprocessor|decode7|regs:30:reg_array|r|bits:22:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:26:reg_array|r|bits:22:r~q ),
	.datad(\myprocessor|decode7|valA[22]~468_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[22]~469_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[22]~469 .lut_mask = 16'hBBC0;
defparam \myprocessor|decode7|valA[22]~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N15
dffeas \myprocessor|decode7|regs:17:reg_array|r|bits:22:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[22]~70_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[17]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:17:reg_array|r|bits:22:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:17:reg_array|r|bits:22:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:17:reg_array|r|bits:22:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y30_N11
dffeas \myprocessor|decode7|regs:25:reg_array|r|bits:22:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[22]~70_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[25]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:25:reg_array|r|bits:22:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:25:reg_array|r|bits:22:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:25:reg_array|r|bits:22:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N14
cycloneive_lcell_comb \myprocessor|decode7|valA[22]~470 (
// Equation(s):
// \myprocessor|decode7|valA[22]~470_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:25:reg_array|r|bits:22:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:17:reg_array|r|bits:22:r~q 
// ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:17:reg_array|r|bits:22:r~q ),
	.datad(\myprocessor|decode7|regs:25:reg_array|r|bits:22:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[22]~470_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[22]~470 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[22]~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y30_N13
dffeas \myprocessor|decode7|regs:29:reg_array|r|bits:22:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[22]~70_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[29]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:29:reg_array|r|bits:22:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:29:reg_array|r|bits:22:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:29:reg_array|r|bits:22:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y30_N29
dffeas \myprocessor|decode7|regs:21:reg_array|r|bits:22:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[22]~70_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[21]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:21:reg_array|r|bits:22:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:21:reg_array|r|bits:22:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:21:reg_array|r|bits:22:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N12
cycloneive_lcell_comb \myprocessor|decode7|valA[22]~471 (
// Equation(s):
// \myprocessor|decode7|valA[22]~471_combout  = (\myprocessor|decode7|valA[22]~470_combout  & (((\myprocessor|decode7|regs:29:reg_array|r|bits:22:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]))) # 
// (!\myprocessor|decode7|valA[22]~470_combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|regs:21:reg_array|r|bits:22:r~q ))))

	.dataa(\myprocessor|decode7|valA[22]~470_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|decode7|regs:29:reg_array|r|bits:22:r~q ),
	.datad(\myprocessor|decode7|regs:21:reg_array|r|bits:22:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[22]~471_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[22]~471 .lut_mask = 16'hE6A2;
defparam \myprocessor|decode7|valA[22]~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N3
dffeas \myprocessor|decode7|regs:16:reg_array|r|bits:22:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[22]~70_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:16:reg_array|r|bits:22:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:16:reg_array|r|bits:22:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:16:reg_array|r|bits:22:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N1
dffeas \myprocessor|decode7|regs:24:reg_array|r|bits:22:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[22]~70_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [24]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:24:reg_array|r|bits:22:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:24:reg_array|r|bits:22:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:24:reg_array|r|bits:22:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N2
cycloneive_lcell_comb \myprocessor|decode7|valA[22]~472 (
// Equation(s):
// \myprocessor|decode7|valA[22]~472_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:24:reg_array|r|bits:22:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:16:reg_array|r|bits:22:r~q 
// ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:16:reg_array|r|bits:22:r~q ),
	.datad(\myprocessor|decode7|regs:24:reg_array|r|bits:22:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[22]~472_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[22]~472 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[22]~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N27
dffeas \myprocessor|decode7|regs:28:reg_array|r|bits:22:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[22]~70_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [28]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:28:reg_array|r|bits:22:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:28:reg_array|r|bits:22:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:28:reg_array|r|bits:22:r .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y37_N17
dffeas \myprocessor|decode7|regs:20:reg_array|r|bits:22:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[22]~70_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[20]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:20:reg_array|r|bits:22:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:20:reg_array|r|bits:22:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:20:reg_array|r|bits:22:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N26
cycloneive_lcell_comb \myprocessor|decode7|valA[22]~473 (
// Equation(s):
// \myprocessor|decode7|valA[22]~473_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|valA[22]~472_combout  & (\myprocessor|decode7|regs:28:reg_array|r|bits:22:r~q )) # 
// (!\myprocessor|decode7|valA[22]~472_combout  & ((\myprocessor|decode7|regs:20:reg_array|r|bits:22:r~q ))))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|decode7|valA[22]~472_combout ))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|decode7|valA[22]~472_combout ),
	.datac(\myprocessor|decode7|regs:28:reg_array|r|bits:22:r~q ),
	.datad(\myprocessor|decode7|regs:20:reg_array|r|bits:22:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[22]~473_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[22]~473 .lut_mask = 16'hE6C4;
defparam \myprocessor|decode7|valA[22]~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N30
cycloneive_lcell_comb \myprocessor|decode7|valA[22]~474 (
// Equation(s):
// \myprocessor|decode7|valA[22]~474_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17])))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|decode7|valA[22]~471_combout )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|valA[22]~473_combout )))))

	.dataa(\myprocessor|decode7|valA[22]~471_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|decode7|valA[22]~473_combout ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[22]~474_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[22]~474 .lut_mask = 16'hEE30;
defparam \myprocessor|decode7|valA[22]~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y33_N15
dffeas \myprocessor|decode7|regs:27:reg_array|r|bits:22:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[22]~70_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[27]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:27:reg_array|r|bits:22:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:27:reg_array|r|bits:22:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:27:reg_array|r|bits:22:r .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N17
dffeas \myprocessor|decode7|regs:31:reg_array|r|bits:22:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[22]~70_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:31:reg_array|r|bits:22:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:31:reg_array|r|bits:22:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:31:reg_array|r|bits:22:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y33_N17
dffeas \myprocessor|decode7|regs:23:reg_array|r|bits:22:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[22]~70_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[23]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:23:reg_array|r|bits:22:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:23:reg_array|r|bits:22:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:23:reg_array|r|bits:22:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y33_N17
dffeas \myprocessor|decode7|regs:19:reg_array|r|bits:22:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[22]~70_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[19]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:19:reg_array|r|bits:22:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:19:reg_array|r|bits:22:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:19:reg_array|r|bits:22:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N16
cycloneive_lcell_comb \myprocessor|decode7|valA[22]~475 (
// Equation(s):
// \myprocessor|decode7|valA[22]~475_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19])))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|decode7|regs:23:reg_array|r|bits:22:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|regs:19:reg_array|r|bits:22:r~q 
// )))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|decode7|regs:23:reg_array|r|bits:22:r~q ),
	.datac(\myprocessor|decode7|regs:19:reg_array|r|bits:22:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[22]~475_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[22]~475 .lut_mask = 16'hEE50;
defparam \myprocessor|decode7|valA[22]~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N16
cycloneive_lcell_comb \myprocessor|decode7|valA[22]~476 (
// Equation(s):
// \myprocessor|decode7|valA[22]~476_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|valA[22]~475_combout  & ((\myprocessor|decode7|regs:31:reg_array|r|bits:22:r~q ))) # 
// (!\myprocessor|decode7|valA[22]~475_combout  & (\myprocessor|decode7|regs:27:reg_array|r|bits:22:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|decode7|valA[22]~475_combout ))))

	.dataa(\myprocessor|decode7|regs:27:reg_array|r|bits:22:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:31:reg_array|r|bits:22:r~q ),
	.datad(\myprocessor|decode7|valA[22]~475_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[22]~476_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[22]~476 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valA[22]~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N10
cycloneive_lcell_comb \myprocessor|decode7|valA[22]~477 (
// Equation(s):
// \myprocessor|decode7|valA[22]~477_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|valA[22]~474_combout  & ((\myprocessor|decode7|valA[22]~476_combout ))) # (!\myprocessor|decode7|valA[22]~474_combout  
// & (\myprocessor|decode7|valA[22]~469_combout )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|decode7|valA[22]~474_combout ))))

	.dataa(\myprocessor|decode7|valA[22]~469_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|decode7|valA[22]~474_combout ),
	.datad(\myprocessor|decode7|valA[22]~476_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[22]~477_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[22]~477 .lut_mask = 16'hF838;
defparam \myprocessor|decode7|valA[22]~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N4
cycloneive_lcell_comb \myprocessor|decode7|valA[22]~487 (
// Equation(s):
// \myprocessor|decode7|valA[22]~487_combout  = (\myprocessor|decode7|valA[22]~484_combout  & (((\myprocessor|decode7|valA[22]~486_combout )) # (!\myprocessor|decode7|valA[12]~11_combout ))) # (!\myprocessor|decode7|valA[22]~484_combout  & 
// (\myprocessor|decode7|valA[12]~11_combout  & ((\myprocessor|decode7|valA[22]~477_combout ))))

	.dataa(\myprocessor|decode7|valA[22]~484_combout ),
	.datab(\myprocessor|decode7|valA[12]~11_combout ),
	.datac(\myprocessor|decode7|valA[22]~486_combout ),
	.datad(\myprocessor|decode7|valA[22]~477_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[22]~487_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[22]~487 .lut_mask = 16'hE6A2;
defparam \myprocessor|decode7|valA[22]~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N23
dffeas \myprocessor|decode7|regs:16:reg_array|r|bits:24:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[24]~76_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:16:reg_array|r|bits:24:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:16:reg_array|r|bits:24:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:16:reg_array|r|bits:24:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y37_N21
dffeas \myprocessor|decode7|regs:24:reg_array|r|bits:24:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[24]~76_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [24]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:24:reg_array|r|bits:24:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:24:reg_array|r|bits:24:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:24:reg_array|r|bits:24:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N20
cycloneive_lcell_comb \myprocessor|decode7|valB[24]~516 (
// Equation(s):
// \myprocessor|decode7|valB[24]~516_combout  = (\myprocessor|decode4|F[3]~0_combout  & (((\myprocessor|decode7|regs:24:reg_array|r|bits:24:r~q ) # (\myprocessor|decode4|F [2])))) # (!\myprocessor|decode4|F[3]~0_combout  & 
// (\myprocessor|decode7|regs:16:reg_array|r|bits:24:r~q  & ((!\myprocessor|decode4|F [2]))))

	.dataa(\myprocessor|decode7|regs:16:reg_array|r|bits:24:r~q ),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:24:reg_array|r|bits:24:r~q ),
	.datad(\myprocessor|decode4|F [2]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[24]~516_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[24]~516 .lut_mask = 16'hCCE2;
defparam \myprocessor|decode7|valB[24]~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N25
dffeas \myprocessor|decode7|regs:20:reg_array|r|bits:24:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[24]~76_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[20]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:20:reg_array|r|bits:24:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:20:reg_array|r|bits:24:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:20:reg_array|r|bits:24:r .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y37_N11
dffeas \myprocessor|decode7|regs:28:reg_array|r|bits:24:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[24]~76_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [28]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:28:reg_array|r|bits:24:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:28:reg_array|r|bits:24:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:28:reg_array|r|bits:24:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N24
cycloneive_lcell_comb \myprocessor|decode7|valB[24]~517 (
// Equation(s):
// \myprocessor|decode7|valB[24]~517_combout  = (\myprocessor|decode4|F [2] & ((\myprocessor|decode7|valB[24]~516_combout  & ((\myprocessor|decode7|regs:28:reg_array|r|bits:24:r~q ))) # (!\myprocessor|decode7|valB[24]~516_combout  & 
// (\myprocessor|decode7|regs:20:reg_array|r|bits:24:r~q )))) # (!\myprocessor|decode4|F [2] & (\myprocessor|decode7|valB[24]~516_combout ))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode7|valB[24]~516_combout ),
	.datac(\myprocessor|decode7|regs:20:reg_array|r|bits:24:r~q ),
	.datad(\myprocessor|decode7|regs:28:reg_array|r|bits:24:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[24]~517_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[24]~517 .lut_mask = 16'hEC64;
defparam \myprocessor|decode7|valB[24]~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N9
dffeas \myprocessor|decode7|regs:21:reg_array|r|bits:24:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[24]~76_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[21]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:21:reg_array|r|bits:24:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:21:reg_array|r|bits:24:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:21:reg_array|r|bits:24:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y29_N17
dffeas \myprocessor|decode7|regs:17:reg_array|r|bits:24:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[24]~76_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[17]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:17:reg_array|r|bits:24:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:17:reg_array|r|bits:24:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:17:reg_array|r|bits:24:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N8
cycloneive_lcell_comb \myprocessor|decode7|valB[24]~520 (
// Equation(s):
// \myprocessor|decode7|valB[24]~520_combout  = (\myprocessor|decode4|F [2] & ((\myprocessor|decode4|F[3]~0_combout ) # ((\myprocessor|decode7|regs:21:reg_array|r|bits:24:r~q )))) # (!\myprocessor|decode4|F [2] & (!\myprocessor|decode4|F[3]~0_combout  & 
// ((\myprocessor|decode7|regs:17:reg_array|r|bits:24:r~q ))))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:21:reg_array|r|bits:24:r~q ),
	.datad(\myprocessor|decode7|regs:17:reg_array|r|bits:24:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[24]~520_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[24]~520 .lut_mask = 16'hB9A8;
defparam \myprocessor|decode7|valB[24]~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y30_N19
dffeas \myprocessor|decode7|regs:25:reg_array|r|bits:24:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[24]~76_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[25]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:25:reg_array|r|bits:24:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:25:reg_array|r|bits:24:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:25:reg_array|r|bits:24:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y30_N29
dffeas \myprocessor|decode7|regs:29:reg_array|r|bits:24:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[24]~76_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[29]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:29:reg_array|r|bits:24:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:29:reg_array|r|bits:24:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:29:reg_array|r|bits:24:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N18
cycloneive_lcell_comb \myprocessor|decode7|valB[24]~521 (
// Equation(s):
// \myprocessor|decode7|valB[24]~521_combout  = (\myprocessor|decode7|valB[24]~520_combout  & (((\myprocessor|decode7|regs:29:reg_array|r|bits:24:r~q )) # (!\myprocessor|decode4|F[3]~0_combout ))) # (!\myprocessor|decode7|valB[24]~520_combout  & 
// (\myprocessor|decode4|F[3]~0_combout  & (\myprocessor|decode7|regs:25:reg_array|r|bits:24:r~q )))

	.dataa(\myprocessor|decode7|valB[24]~520_combout ),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:25:reg_array|r|bits:24:r~q ),
	.datad(\myprocessor|decode7|regs:29:reg_array|r|bits:24:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[24]~521_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[24]~521 .lut_mask = 16'hEA62;
defparam \myprocessor|decode7|valB[24]~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y33_N31
dffeas \myprocessor|decode7|regs:23:reg_array|r|bits:24:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[24]~76_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[23]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:23:reg_array|r|bits:24:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:23:reg_array|r|bits:24:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:23:reg_array|r|bits:24:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y33_N5
dffeas \myprocessor|decode7|regs:19:reg_array|r|bits:24:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[24]~76_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[19]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:19:reg_array|r|bits:24:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:19:reg_array|r|bits:24:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:19:reg_array|r|bits:24:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N30
cycloneive_lcell_comb \myprocessor|decode7|valB[24]~518 (
// Equation(s):
// \myprocessor|decode7|valB[24]~518_combout  = (\myprocessor|decode4|F[3]~0_combout  & (\myprocessor|decode4|F [2])) # (!\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode4|F [2] & (\myprocessor|decode7|regs:23:reg_array|r|bits:24:r~q )) # 
// (!\myprocessor|decode4|F [2] & ((\myprocessor|decode7|regs:19:reg_array|r|bits:24:r~q )))))

	.dataa(\myprocessor|decode4|F[3]~0_combout ),
	.datab(\myprocessor|decode4|F [2]),
	.datac(\myprocessor|decode7|regs:23:reg_array|r|bits:24:r~q ),
	.datad(\myprocessor|decode7|regs:19:reg_array|r|bits:24:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[24]~518_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[24]~518 .lut_mask = 16'hD9C8;
defparam \myprocessor|decode7|valB[24]~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N25
dffeas \myprocessor|decode7|regs:27:reg_array|r|bits:24:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[24]~76_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[27]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:27:reg_array|r|bits:24:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:27:reg_array|r|bits:24:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:27:reg_array|r|bits:24:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y34_N19
dffeas \myprocessor|decode7|regs:31:reg_array|r|bits:24:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[24]~76_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:31:reg_array|r|bits:24:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:31:reg_array|r|bits:24:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:31:reg_array|r|bits:24:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N24
cycloneive_lcell_comb \myprocessor|decode7|valB[24]~519 (
// Equation(s):
// \myprocessor|decode7|valB[24]~519_combout  = (\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|valB[24]~518_combout  & ((\myprocessor|decode7|regs:31:reg_array|r|bits:24:r~q ))) # (!\myprocessor|decode7|valB[24]~518_combout  & 
// (\myprocessor|decode7|regs:27:reg_array|r|bits:24:r~q )))) # (!\myprocessor|decode4|F[3]~0_combout  & (\myprocessor|decode7|valB[24]~518_combout ))

	.dataa(\myprocessor|decode4|F[3]~0_combout ),
	.datab(\myprocessor|decode7|valB[24]~518_combout ),
	.datac(\myprocessor|decode7|regs:27:reg_array|r|bits:24:r~q ),
	.datad(\myprocessor|decode7|regs:31:reg_array|r|bits:24:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[24]~519_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[24]~519 .lut_mask = 16'hEC64;
defparam \myprocessor|decode7|valB[24]~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N0
cycloneive_lcell_comb \myprocessor|decode7|valB[24]~522 (
// Equation(s):
// \myprocessor|decode7|valB[24]~522_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[21]~5_combout ) # ((\myprocessor|decode7|valB[24]~519_combout )))) # (!\myprocessor|decode7|valB[21]~6_combout  & 
// (!\myprocessor|decode7|valB[21]~5_combout  & (\myprocessor|decode7|valB[24]~521_combout )))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|valB[21]~5_combout ),
	.datac(\myprocessor|decode7|valB[24]~521_combout ),
	.datad(\myprocessor|decode7|valB[24]~519_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[24]~522_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[24]~522 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valB[24]~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N4
cycloneive_lcell_comb \myprocessor|decode7|regs:22:reg_array|r|bits:24:r~feeder (
// Equation(s):
// \myprocessor|decode7|regs:22:reg_array|r|bits:24:r~feeder_combout  = \myprocessor|writeback1|F[24]~76_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|writeback1|F[24]~76_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|regs:22:reg_array|r|bits:24:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:24:r~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:24:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N5
dffeas \myprocessor|decode7|regs:22:reg_array|r|bits:24:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|decode7|regs:22:reg_array|r|bits:24:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|decode7|inEnable[22]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:22:reg_array|r|bits:24:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:24:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:24:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y29_N7
dffeas \myprocessor|decode7|regs:30:reg_array|r|bits:24:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[24]~76_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:30:reg_array|r|bits:24:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:30:reg_array|r|bits:24:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:30:reg_array|r|bits:24:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y29_N5
dffeas \myprocessor|decode7|regs:18:reg_array|r|bits:24:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[24]~76_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[18]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:18:reg_array|r|bits:24:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:18:reg_array|r|bits:24:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:18:reg_array|r|bits:24:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N27
dffeas \myprocessor|decode7|regs:26:reg_array|r|bits:24:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[24]~76_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[26]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:26:reg_array|r|bits:24:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:26:reg_array|r|bits:24:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:26:reg_array|r|bits:24:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N2
cycloneive_lcell_comb \myprocessor|decode7|valB[24]~523 (
// Equation(s):
// \myprocessor|decode7|valB[24]~523_combout  = (\myprocessor|decode4|F [2] & (((\myprocessor|decode4|F[3]~0_combout )))) # (!\myprocessor|decode4|F [2] & ((\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|regs:26:reg_array|r|bits:24:r~q ))) # 
// (!\myprocessor|decode4|F[3]~0_combout  & (\myprocessor|decode7|regs:18:reg_array|r|bits:24:r~q ))))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode7|regs:18:reg_array|r|bits:24:r~q ),
	.datac(\myprocessor|decode7|regs:26:reg_array|r|bits:24:r~q ),
	.datad(\myprocessor|decode4|F[3]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[24]~523_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[24]~523 .lut_mask = 16'hFA44;
defparam \myprocessor|decode7|valB[24]~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N6
cycloneive_lcell_comb \myprocessor|decode7|valB[24]~524 (
// Equation(s):
// \myprocessor|decode7|valB[24]~524_combout  = (\myprocessor|decode4|F [2] & ((\myprocessor|decode7|valB[24]~523_combout  & ((\myprocessor|decode7|regs:30:reg_array|r|bits:24:r~q ))) # (!\myprocessor|decode7|valB[24]~523_combout  & 
// (\myprocessor|decode7|regs:22:reg_array|r|bits:24:r~q )))) # (!\myprocessor|decode4|F [2] & (((\myprocessor|decode7|valB[24]~523_combout ))))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode7|regs:22:reg_array|r|bits:24:r~q ),
	.datac(\myprocessor|decode7|regs:30:reg_array|r|bits:24:r~q ),
	.datad(\myprocessor|decode7|valB[24]~523_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[24]~524_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[24]~524 .lut_mask = 16'hF588;
defparam \myprocessor|decode7|valB[24]~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N12
cycloneive_lcell_comb \myprocessor|decode7|valB[24]~525 (
// Equation(s):
// \myprocessor|decode7|valB[24]~525_combout  = (\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[24]~522_combout  & ((\myprocessor|decode7|valB[24]~524_combout ))) # (!\myprocessor|decode7|valB[24]~522_combout  & 
// (\myprocessor|decode7|valB[24]~517_combout )))) # (!\myprocessor|decode7|valB[21]~5_combout  & (((\myprocessor|decode7|valB[24]~522_combout ))))

	.dataa(\myprocessor|decode7|valB[24]~517_combout ),
	.datab(\myprocessor|decode7|valB[21]~5_combout ),
	.datac(\myprocessor|decode7|valB[24]~522_combout ),
	.datad(\myprocessor|decode7|valB[24]~524_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[24]~525_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[24]~525 .lut_mask = 16'hF838;
defparam \myprocessor|decode7|valB[24]~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N13
dffeas \myprocessor|decode7|regs:14:reg_array|r|bits:24:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[24]~76_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[14]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:14:reg_array|r|bits:24:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:14:reg_array|r|bits:24:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:14:reg_array|r|bits:24:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y37_N27
dffeas \myprocessor|decode7|regs:13:reg_array|r|bits:24:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[24]~76_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[13]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:13:reg_array|r|bits:24:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:13:reg_array|r|bits:24:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:13:reg_array|r|bits:24:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N24
cycloneive_lcell_comb \myprocessor|decode7|regs:15:reg_array|r|bits:24:r~feeder (
// Equation(s):
// \myprocessor|decode7|regs:15:reg_array|r|bits:24:r~feeder_combout  = \myprocessor|writeback1|F[24]~76_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|writeback1|F[24]~76_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|decode7|regs:15:reg_array|r|bits:24:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:24:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:24:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y39_N25
dffeas \myprocessor|decode7|regs:15:reg_array|r|bits:24:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|decode7|regs:15:reg_array|r|bits:24:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|decode7|inEnable[15]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:15:reg_array|r|bits:24:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:24:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:24:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N26
cycloneive_lcell_comb \myprocessor|decode7|valB[24]~533 (
// Equation(s):
// \myprocessor|decode7|valB[24]~533_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[21]~5_combout ) # ((\myprocessor|decode7|regs:15:reg_array|r|bits:24:r~q )))) # (!\myprocessor|decode7|valB[21]~6_combout  & 
// (!\myprocessor|decode7|valB[21]~5_combout  & (\myprocessor|decode7|regs:13:reg_array|r|bits:24:r~q )))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|valB[21]~5_combout ),
	.datac(\myprocessor|decode7|regs:13:reg_array|r|bits:24:r~q ),
	.datad(\myprocessor|decode7|regs:15:reg_array|r|bits:24:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[24]~533_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[24]~533 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valB[24]~533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N24
cycloneive_lcell_comb \myprocessor|decode7|valB[24]~534 (
// Equation(s):
// \myprocessor|decode7|valB[24]~534_combout  = (\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[24]~533_combout  & (\myprocessor|decode7|regs:14:reg_array|r|bits:24:r~q )) # (!\myprocessor|decode7|valB[24]~533_combout  & 
// ((\myprocessor|decode7|regs:12:reg_array|r|bits:24:r~q ))))) # (!\myprocessor|decode7|valB[21]~5_combout  & (((\myprocessor|decode7|valB[24]~533_combout ))))

	.dataa(\myprocessor|decode7|regs:14:reg_array|r|bits:24:r~q ),
	.datab(\myprocessor|decode7|regs:12:reg_array|r|bits:24:r~q ),
	.datac(\myprocessor|decode7|valB[21]~5_combout ),
	.datad(\myprocessor|decode7|valB[24]~533_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[24]~534_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[24]~534 .lut_mask = 16'hAFC0;
defparam \myprocessor|decode7|valB[24]~534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N27
dffeas \myprocessor|decode7|regs:2:reg_array|r|bits:24:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[24]~76_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[2]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:2:reg_array|r|bits:24:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:2:reg_array|r|bits:24:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:2:reg_array|r|bits:24:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N21
dffeas \myprocessor|decode7|regs:3:reg_array|r|bits:24:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[24]~76_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[3]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:3:reg_array|r|bits:24:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:3:reg_array|r|bits:24:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:3:reg_array|r|bits:24:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y31_N23
dffeas \myprocessor|decode7|regs:1:reg_array|r|bits:24:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[24]~76_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[1]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:1:reg_array|r|bits:24:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:1:reg_array|r|bits:24:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:1:reg_array|r|bits:24:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y35_N3
dffeas \myprocessor|decode7|regs:7:reg_array|r|bits:24:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[24]~76_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[7]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:7:reg_array|r|bits:24:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:7:reg_array|r|bits:24:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:7:reg_array|r|bits:24:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N11
dffeas \myprocessor|decode7|regs:5:reg_array|r|bits:24:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[24]~76_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[5]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:5:reg_array|r|bits:24:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:5:reg_array|r|bits:24:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:5:reg_array|r|bits:24:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N10
cycloneive_lcell_comb \myprocessor|decode7|valB[24]~528 (
// Equation(s):
// \myprocessor|decode7|valB[24]~528_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|regs:7:reg_array|r|bits:24:r~q ) # ((\myprocessor|decode7|valB[21]~5_combout )))) # (!\myprocessor|decode7|valB[21]~6_combout  & 
// (((\myprocessor|decode7|regs:5:reg_array|r|bits:24:r~q  & !\myprocessor|decode7|valB[21]~5_combout ))))

	.dataa(\myprocessor|decode7|regs:7:reg_array|r|bits:24:r~q ),
	.datab(\myprocessor|decode7|valB[21]~6_combout ),
	.datac(\myprocessor|decode7|regs:5:reg_array|r|bits:24:r~q ),
	.datad(\myprocessor|decode7|valB[21]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[24]~528_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[24]~528 .lut_mask = 16'hCCB8;
defparam \myprocessor|decode7|valB[24]~528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N9
dffeas \myprocessor|decode7|regs:4:reg_array|r|bits:24:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[24]~76_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[4]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:4:reg_array|r|bits:24:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:4:reg_array|r|bits:24:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:4:reg_array|r|bits:24:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y31_N17
dffeas \myprocessor|decode7|regs:6:reg_array|r|bits:24:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[24]~76_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[6]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:6:reg_array|r|bits:24:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:6:reg_array|r|bits:24:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:6:reg_array|r|bits:24:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N16
cycloneive_lcell_comb \myprocessor|decode7|valB[24]~529 (
// Equation(s):
// \myprocessor|decode7|valB[24]~529_combout  = (\myprocessor|decode7|valB[24]~528_combout  & (((\myprocessor|decode7|regs:6:reg_array|r|bits:24:r~q ) # (!\myprocessor|decode7|valB[21]~5_combout )))) # (!\myprocessor|decode7|valB[24]~528_combout  & 
// (\myprocessor|decode7|regs:4:reg_array|r|bits:24:r~q  & ((\myprocessor|decode7|valB[21]~5_combout ))))

	.dataa(\myprocessor|decode7|valB[24]~528_combout ),
	.datab(\myprocessor|decode7|regs:4:reg_array|r|bits:24:r~q ),
	.datac(\myprocessor|decode7|regs:6:reg_array|r|bits:24:r~q ),
	.datad(\myprocessor|decode7|valB[21]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[24]~529_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[24]~529 .lut_mask = 16'hE4AA;
defparam \myprocessor|decode7|valB[24]~529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N10
cycloneive_lcell_comb \myprocessor|decode7|valB[24]~530 (
// Equation(s):
// \myprocessor|decode7|valB[24]~530_combout  = (\myprocessor|decode7|valB[21]~23_combout  & (\myprocessor|decode7|valB[21]~26_combout )) # (!\myprocessor|decode7|valB[21]~23_combout  & ((\myprocessor|decode7|valB[21]~26_combout  & 
// ((\myprocessor|decode7|valB[24]~529_combout ))) # (!\myprocessor|decode7|valB[21]~26_combout  & (\myprocessor|decode7|regs:1:reg_array|r|bits:24:r~q ))))

	.dataa(\myprocessor|decode7|valB[21]~23_combout ),
	.datab(\myprocessor|decode7|valB[21]~26_combout ),
	.datac(\myprocessor|decode7|regs:1:reg_array|r|bits:24:r~q ),
	.datad(\myprocessor|decode7|valB[24]~529_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[24]~530_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[24]~530 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valB[24]~530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N20
cycloneive_lcell_comb \myprocessor|decode7|valB[24]~531 (
// Equation(s):
// \myprocessor|decode7|valB[24]~531_combout  = (\myprocessor|decode7|valB[21]~656_combout  & ((\myprocessor|decode7|valB[24]~530_combout  & (\myprocessor|decode7|regs:2:reg_array|r|bits:24:r~q )) # (!\myprocessor|decode7|valB[24]~530_combout  & 
// ((\myprocessor|decode7|regs:3:reg_array|r|bits:24:r~q ))))) # (!\myprocessor|decode7|valB[21]~656_combout  & (((\myprocessor|decode7|valB[24]~530_combout ))))

	.dataa(\myprocessor|decode7|regs:2:reg_array|r|bits:24:r~q ),
	.datab(\myprocessor|decode7|valB[21]~656_combout ),
	.datac(\myprocessor|decode7|regs:3:reg_array|r|bits:24:r~q ),
	.datad(\myprocessor|decode7|valB[24]~530_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[24]~531_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[24]~531 .lut_mask = 16'hBBC0;
defparam \myprocessor|decode7|valB[24]~531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y33_N21
dffeas \myprocessor|decode7|regs:11:reg_array|r|bits:24:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[24]~76_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[11]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:11:reg_array|r|bits:24:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:24:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:24:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y33_N3
dffeas \myprocessor|decode7|regs:10:reg_array|r|bits:24:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[24]~76_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[10]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:10:reg_array|r|bits:24:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:10:reg_array|r|bits:24:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:10:reg_array|r|bits:24:r .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y33_N17
dffeas \myprocessor|decode7|regs:9:reg_array|r|bits:24:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[24]~76_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[9]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:9:reg_array|r|bits:24:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:9:reg_array|r|bits:24:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:9:reg_array|r|bits:24:r .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y33_N19
dffeas \myprocessor|decode7|regs:8:reg_array|r|bits:24:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[24]~76_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[8]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:8:reg_array|r|bits:24:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:8:reg_array|r|bits:24:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:8:reg_array|r|bits:24:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N16
cycloneive_lcell_comb \myprocessor|decode7|valB[24]~526 (
// Equation(s):
// \myprocessor|decode7|valB[24]~526_combout  = (\myprocessor|decode7|valB[21]~6_combout  & (\myprocessor|decode7|valB[21]~5_combout )) # (!\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[21]~5_combout  & 
// ((\myprocessor|decode7|regs:8:reg_array|r|bits:24:r~q ))) # (!\myprocessor|decode7|valB[21]~5_combout  & (\myprocessor|decode7|regs:9:reg_array|r|bits:24:r~q ))))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|valB[21]~5_combout ),
	.datac(\myprocessor|decode7|regs:9:reg_array|r|bits:24:r~q ),
	.datad(\myprocessor|decode7|regs:8:reg_array|r|bits:24:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[24]~526_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[24]~526 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valB[24]~526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N2
cycloneive_lcell_comb \myprocessor|decode7|valB[24]~527 (
// Equation(s):
// \myprocessor|decode7|valB[24]~527_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[24]~526_combout  & ((\myprocessor|decode7|regs:10:reg_array|r|bits:24:r~q ))) # (!\myprocessor|decode7|valB[24]~526_combout  & 
// (\myprocessor|decode7|regs:11:reg_array|r|bits:24:r~q )))) # (!\myprocessor|decode7|valB[21]~6_combout  & (((\myprocessor|decode7|valB[24]~526_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|regs:11:reg_array|r|bits:24:r~q ),
	.datac(\myprocessor|decode7|regs:10:reg_array|r|bits:24:r~q ),
	.datad(\myprocessor|decode7|valB[24]~526_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[24]~527_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[24]~527 .lut_mask = 16'hF588;
defparam \myprocessor|decode7|valB[24]~527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N14
cycloneive_lcell_comb \myprocessor|decode7|valB[24]~532 (
// Equation(s):
// \myprocessor|decode7|valB[24]~532_combout  = (\myprocessor|decode7|valB[21]~20_combout  & (((\myprocessor|decode7|valB[21]~9_combout )))) # (!\myprocessor|decode7|valB[21]~20_combout  & ((\myprocessor|decode7|valB[21]~9_combout  & 
// ((\myprocessor|decode7|valB[24]~527_combout ))) # (!\myprocessor|decode7|valB[21]~9_combout  & (\myprocessor|decode7|valB[24]~531_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~20_combout ),
	.datab(\myprocessor|decode7|valB[24]~531_combout ),
	.datac(\myprocessor|decode7|valB[21]~9_combout ),
	.datad(\myprocessor|decode7|valB[24]~527_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[24]~532_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[24]~532 .lut_mask = 16'hF4A4;
defparam \myprocessor|decode7|valB[24]~532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N30
cycloneive_lcell_comb \myprocessor|decode7|valB[24]~535 (
// Equation(s):
// \myprocessor|decode7|valB[24]~535_combout  = (\myprocessor|decode7|valB[21]~20_combout  & ((\myprocessor|decode7|valB[24]~532_combout  & ((\myprocessor|decode7|valB[24]~534_combout ))) # (!\myprocessor|decode7|valB[24]~532_combout  & 
// (\myprocessor|decode7|valB[24]~525_combout )))) # (!\myprocessor|decode7|valB[21]~20_combout  & (((\myprocessor|decode7|valB[24]~532_combout ))))

	.dataa(\myprocessor|decode7|valB[24]~525_combout ),
	.datab(\myprocessor|decode7|valB[24]~534_combout ),
	.datac(\myprocessor|decode7|valB[21]~20_combout ),
	.datad(\myprocessor|decode7|valB[24]~532_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[24]~535_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[24]~535 .lut_mask = 16'hCFA0;
defparam \myprocessor|decode7|valB[24]~535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y33_N19
dffeas \myprocessor|decode7|regs:23:reg_array|r|bits:27:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[27]~85_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[23]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:23:reg_array|r|bits:27:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:23:reg_array|r|bits:27:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:23:reg_array|r|bits:27:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y33_N13
dffeas \myprocessor|decode7|regs:19:reg_array|r|bits:27:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[27]~85_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[19]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:19:reg_array|r|bits:27:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:19:reg_array|r|bits:27:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:19:reg_array|r|bits:27:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N18
cycloneive_lcell_comb \myprocessor|decode7|valB[27]~538 (
// Equation(s):
// \myprocessor|decode7|valB[27]~538_combout  = (\myprocessor|decode4|F[3]~0_combout  & (\myprocessor|decode4|F [2])) # (!\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode4|F [2] & (\myprocessor|decode7|regs:23:reg_array|r|bits:27:r~q )) # 
// (!\myprocessor|decode4|F [2] & ((\myprocessor|decode7|regs:19:reg_array|r|bits:27:r~q )))))

	.dataa(\myprocessor|decode4|F[3]~0_combout ),
	.datab(\myprocessor|decode4|F [2]),
	.datac(\myprocessor|decode7|regs:23:reg_array|r|bits:27:r~q ),
	.datad(\myprocessor|decode7|regs:19:reg_array|r|bits:27:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[27]~538_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[27]~538 .lut_mask = 16'hD9C8;
defparam \myprocessor|decode7|valB[27]~538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N9
dffeas \myprocessor|decode7|regs:27:reg_array|r|bits:27:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[27]~85_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[27]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:27:reg_array|r|bits:27:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:27:reg_array|r|bits:27:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:27:reg_array|r|bits:27:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y34_N11
dffeas \myprocessor|decode7|regs:31:reg_array|r|bits:27:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[27]~85_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:31:reg_array|r|bits:27:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:31:reg_array|r|bits:27:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:31:reg_array|r|bits:27:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N8
cycloneive_lcell_comb \myprocessor|decode7|valB[27]~539 (
// Equation(s):
// \myprocessor|decode7|valB[27]~539_combout  = (\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|valB[27]~538_combout  & ((\myprocessor|decode7|regs:31:reg_array|r|bits:27:r~q ))) # (!\myprocessor|decode7|valB[27]~538_combout  & 
// (\myprocessor|decode7|regs:27:reg_array|r|bits:27:r~q )))) # (!\myprocessor|decode4|F[3]~0_combout  & (\myprocessor|decode7|valB[27]~538_combout ))

	.dataa(\myprocessor|decode4|F[3]~0_combout ),
	.datab(\myprocessor|decode7|valB[27]~538_combout ),
	.datac(\myprocessor|decode7|regs:27:reg_array|r|bits:27:r~q ),
	.datad(\myprocessor|decode7|regs:31:reg_array|r|bits:27:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[27]~539_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[27]~539 .lut_mask = 16'hEC64;
defparam \myprocessor|decode7|valB[27]~539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N15
dffeas \myprocessor|decode7|regs:30:reg_array|r|bits:27:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[27]~85_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:30:reg_array|r|bits:27:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:30:reg_array|r|bits:27:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:30:reg_array|r|bits:27:r .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y31_N13
dffeas \myprocessor|decode7|regs:18:reg_array|r|bits:27:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[27]~85_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[18]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:18:reg_array|r|bits:27:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:18:reg_array|r|bits:27:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:18:reg_array|r|bits:27:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N7
dffeas \myprocessor|decode7|regs:26:reg_array|r|bits:27:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[27]~85_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[26]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:26:reg_array|r|bits:27:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:26:reg_array|r|bits:27:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:26:reg_array|r|bits:27:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N6
cycloneive_lcell_comb \myprocessor|decode7|valB[27]~545 (
// Equation(s):
// \myprocessor|decode7|valB[27]~545_combout  = (\myprocessor|decode4|F[3]~0_combout  & (((\myprocessor|decode7|regs:26:reg_array|r|bits:27:r~q ) # (\myprocessor|decode4|F [2])))) # (!\myprocessor|decode4|F[3]~0_combout  & 
// (\myprocessor|decode7|regs:18:reg_array|r|bits:27:r~q  & ((!\myprocessor|decode4|F [2]))))

	.dataa(\myprocessor|decode4|F[3]~0_combout ),
	.datab(\myprocessor|decode7|regs:18:reg_array|r|bits:27:r~q ),
	.datac(\myprocessor|decode7|regs:26:reg_array|r|bits:27:r~q ),
	.datad(\myprocessor|decode4|F [2]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[27]~545_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[27]~545 .lut_mask = 16'hAAE4;
defparam \myprocessor|decode7|valB[27]~545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N27
dffeas \myprocessor|decode7|regs:22:reg_array|r|bits:27:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[27]~85_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[22]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:22:reg_array|r|bits:27:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:27:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:27:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N26
cycloneive_lcell_comb \myprocessor|decode7|valB[27]~546 (
// Equation(s):
// \myprocessor|decode7|valB[27]~546_combout  = (\myprocessor|decode7|valB[27]~545_combout  & ((\myprocessor|decode7|regs:30:reg_array|r|bits:27:r~q ) # ((!\myprocessor|decode4|F [2])))) # (!\myprocessor|decode7|valB[27]~545_combout  & 
// (((\myprocessor|decode7|regs:22:reg_array|r|bits:27:r~q  & \myprocessor|decode4|F [2]))))

	.dataa(\myprocessor|decode7|regs:30:reg_array|r|bits:27:r~q ),
	.datab(\myprocessor|decode7|valB[27]~545_combout ),
	.datac(\myprocessor|decode7|regs:22:reg_array|r|bits:27:r~q ),
	.datad(\myprocessor|decode4|F [2]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[27]~546_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[27]~546 .lut_mask = 16'hB8CC;
defparam \myprocessor|decode7|valB[27]~546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N21
dffeas \myprocessor|decode7|regs:21:reg_array|r|bits:27:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[27]~85_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[21]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:21:reg_array|r|bits:27:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:21:reg_array|r|bits:27:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:21:reg_array|r|bits:27:r .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N17
dffeas \myprocessor|decode7|regs:17:reg_array|r|bits:27:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[27]~85_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[17]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:17:reg_array|r|bits:27:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:17:reg_array|r|bits:27:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:17:reg_array|r|bits:27:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N20
cycloneive_lcell_comb \myprocessor|decode7|valB[27]~542 (
// Equation(s):
// \myprocessor|decode7|valB[27]~542_combout  = (\myprocessor|decode4|F [2] & ((\myprocessor|decode4|F[3]~0_combout ) # ((\myprocessor|decode7|regs:21:reg_array|r|bits:27:r~q )))) # (!\myprocessor|decode4|F [2] & (!\myprocessor|decode4|F[3]~0_combout  & 
// ((\myprocessor|decode7|regs:17:reg_array|r|bits:27:r~q ))))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:21:reg_array|r|bits:27:r~q ),
	.datad(\myprocessor|decode7|regs:17:reg_array|r|bits:27:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[27]~542_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[27]~542 .lut_mask = 16'hB9A8;
defparam \myprocessor|decode7|valB[27]~542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N17
dffeas \myprocessor|decode7|regs:25:reg_array|r|bits:27:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[27]~85_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[25]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:25:reg_array|r|bits:27:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:25:reg_array|r|bits:27:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:25:reg_array|r|bits:27:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N19
dffeas \myprocessor|decode7|regs:29:reg_array|r|bits:27:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[27]~85_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[29]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:29:reg_array|r|bits:27:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:29:reg_array|r|bits:27:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:29:reg_array|r|bits:27:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N16
cycloneive_lcell_comb \myprocessor|decode7|valB[27]~543 (
// Equation(s):
// \myprocessor|decode7|valB[27]~543_combout  = (\myprocessor|decode7|valB[27]~542_combout  & (((\myprocessor|decode7|regs:29:reg_array|r|bits:27:r~q )) # (!\myprocessor|decode4|F[3]~0_combout ))) # (!\myprocessor|decode7|valB[27]~542_combout  & 
// (\myprocessor|decode4|F[3]~0_combout  & (\myprocessor|decode7|regs:25:reg_array|r|bits:27:r~q )))

	.dataa(\myprocessor|decode7|valB[27]~542_combout ),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:25:reg_array|r|bits:27:r~q ),
	.datad(\myprocessor|decode7|regs:29:reg_array|r|bits:27:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[27]~543_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[27]~543 .lut_mask = 16'hEA62;
defparam \myprocessor|decode7|valB[27]~543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N3
dffeas \myprocessor|decode7|regs:16:reg_array|r|bits:27:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[27]~85_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:16:reg_array|r|bits:27:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:16:reg_array|r|bits:27:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:16:reg_array|r|bits:27:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y37_N9
dffeas \myprocessor|decode7|regs:24:reg_array|r|bits:27:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[27]~85_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [24]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:24:reg_array|r|bits:27:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:24:reg_array|r|bits:27:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:24:reg_array|r|bits:27:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N8
cycloneive_lcell_comb \myprocessor|decode7|valB[27]~540 (
// Equation(s):
// \myprocessor|decode7|valB[27]~540_combout  = (\myprocessor|decode4|F [2] & (((\myprocessor|decode4|F[3]~0_combout )))) # (!\myprocessor|decode4|F [2] & ((\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|regs:24:reg_array|r|bits:27:r~q ))) # 
// (!\myprocessor|decode4|F[3]~0_combout  & (\myprocessor|decode7|regs:16:reg_array|r|bits:27:r~q ))))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode7|regs:16:reg_array|r|bits:27:r~q ),
	.datac(\myprocessor|decode7|regs:24:reg_array|r|bits:27:r~q ),
	.datad(\myprocessor|decode4|F[3]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[27]~540_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[27]~540 .lut_mask = 16'hFA44;
defparam \myprocessor|decode7|valB[27]~540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N3
dffeas \myprocessor|decode7|regs:28:reg_array|r|bits:27:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[27]~85_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [28]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:28:reg_array|r|bits:27:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:28:reg_array|r|bits:27:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:28:reg_array|r|bits:27:r .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y37_N9
dffeas \myprocessor|decode7|regs:20:reg_array|r|bits:27:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[27]~85_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[20]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:20:reg_array|r|bits:27:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:20:reg_array|r|bits:27:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:20:reg_array|r|bits:27:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N8
cycloneive_lcell_comb \myprocessor|decode7|valB[27]~541 (
// Equation(s):
// \myprocessor|decode7|valB[27]~541_combout  = (\myprocessor|decode7|valB[27]~540_combout  & ((\myprocessor|decode7|regs:28:reg_array|r|bits:27:r~q ) # ((!\myprocessor|decode4|F [2])))) # (!\myprocessor|decode7|valB[27]~540_combout  & 
// (((\myprocessor|decode7|regs:20:reg_array|r|bits:27:r~q  & \myprocessor|decode4|F [2]))))

	.dataa(\myprocessor|decode7|valB[27]~540_combout ),
	.datab(\myprocessor|decode7|regs:28:reg_array|r|bits:27:r~q ),
	.datac(\myprocessor|decode7|regs:20:reg_array|r|bits:27:r~q ),
	.datad(\myprocessor|decode4|F [2]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[27]~541_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[27]~541 .lut_mask = 16'hD8AA;
defparam \myprocessor|decode7|valB[27]~541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N0
cycloneive_lcell_comb \myprocessor|decode7|valB[27]~544 (
// Equation(s):
// \myprocessor|decode7|valB[27]~544_combout  = (\myprocessor|decode7|valB[21]~6_combout  & (((\myprocessor|decode7|valB[21]~5_combout )))) # (!\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[21]~5_combout  & 
// ((\myprocessor|decode7|valB[27]~541_combout ))) # (!\myprocessor|decode7|valB[21]~5_combout  & (\myprocessor|decode7|valB[27]~543_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|valB[27]~543_combout ),
	.datac(\myprocessor|decode7|valB[21]~5_combout ),
	.datad(\myprocessor|decode7|valB[27]~541_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[27]~544_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[27]~544 .lut_mask = 16'hF4A4;
defparam \myprocessor|decode7|valB[27]~544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N26
cycloneive_lcell_comb \myprocessor|decode7|valB[27]~547 (
// Equation(s):
// \myprocessor|decode7|valB[27]~547_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[27]~544_combout  & ((\myprocessor|decode7|valB[27]~546_combout ))) # (!\myprocessor|decode7|valB[27]~544_combout  & 
// (\myprocessor|decode7|valB[27]~539_combout )))) # (!\myprocessor|decode7|valB[21]~6_combout  & (((\myprocessor|decode7|valB[27]~544_combout ))))

	.dataa(\myprocessor|decode7|valB[27]~539_combout ),
	.datab(\myprocessor|decode7|valB[27]~546_combout ),
	.datac(\myprocessor|decode7|valB[21]~6_combout ),
	.datad(\myprocessor|decode7|valB[27]~544_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[27]~547_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[27]~547 .lut_mask = 16'hCFA0;
defparam \myprocessor|decode7|valB[27]~547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y31_N3
dffeas \myprocessor|decode7|regs:2:reg_array|r|bits:27:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[27]~85_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[2]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:2:reg_array|r|bits:27:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:2:reg_array|r|bits:27:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:2:reg_array|r|bits:27:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y31_N5
dffeas \myprocessor|decode7|regs:3:reg_array|r|bits:27:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[27]~85_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[3]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:3:reg_array|r|bits:27:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:3:reg_array|r|bits:27:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:3:reg_array|r|bits:27:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y35_N15
dffeas \myprocessor|decode7|regs:1:reg_array|r|bits:27:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[27]~85_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[1]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:1:reg_array|r|bits:27:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:1:reg_array|r|bits:27:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:1:reg_array|r|bits:27:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N5
dffeas \myprocessor|decode7|regs:5:reg_array|r|bits:27:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[27]~85_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[5]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:5:reg_array|r|bits:27:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:5:reg_array|r|bits:27:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:5:reg_array|r|bits:27:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N29
dffeas \myprocessor|decode7|regs:4:reg_array|r|bits:27:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[27]~85_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[4]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:4:reg_array|r|bits:27:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:4:reg_array|r|bits:27:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:4:reg_array|r|bits:27:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N4
cycloneive_lcell_comb \myprocessor|decode7|valB[27]~548 (
// Equation(s):
// \myprocessor|decode7|valB[27]~548_combout  = (\myprocessor|decode7|valB[21]~6_combout  & (\myprocessor|decode7|valB[21]~5_combout )) # (!\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[21]~5_combout  & 
// ((\myprocessor|decode7|regs:4:reg_array|r|bits:27:r~q ))) # (!\myprocessor|decode7|valB[21]~5_combout  & (\myprocessor|decode7|regs:5:reg_array|r|bits:27:r~q ))))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|valB[21]~5_combout ),
	.datac(\myprocessor|decode7|regs:5:reg_array|r|bits:27:r~q ),
	.datad(\myprocessor|decode7|regs:4:reg_array|r|bits:27:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[27]~548_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[27]~548 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valB[27]~548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y35_N17
dffeas \myprocessor|decode7|regs:6:reg_array|r|bits:27:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[27]~85_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[6]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:6:reg_array|r|bits:27:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:6:reg_array|r|bits:27:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:6:reg_array|r|bits:27:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N23
dffeas \myprocessor|decode7|regs:7:reg_array|r|bits:27:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[27]~85_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[7]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:7:reg_array|r|bits:27:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:7:reg_array|r|bits:27:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:7:reg_array|r|bits:27:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N16
cycloneive_lcell_comb \myprocessor|decode7|valB[27]~549 (
// Equation(s):
// \myprocessor|decode7|valB[27]~549_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[27]~548_combout  & (\myprocessor|decode7|regs:6:reg_array|r|bits:27:r~q )) # (!\myprocessor|decode7|valB[27]~548_combout  & 
// ((\myprocessor|decode7|regs:7:reg_array|r|bits:27:r~q ))))) # (!\myprocessor|decode7|valB[21]~6_combout  & (\myprocessor|decode7|valB[27]~548_combout ))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|valB[27]~548_combout ),
	.datac(\myprocessor|decode7|regs:6:reg_array|r|bits:27:r~q ),
	.datad(\myprocessor|decode7|regs:7:reg_array|r|bits:27:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[27]~549_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[27]~549 .lut_mask = 16'hE6C4;
defparam \myprocessor|decode7|valB[27]~549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N2
cycloneive_lcell_comb \myprocessor|decode7|valB[27]~550 (
// Equation(s):
// \myprocessor|decode7|valB[27]~550_combout  = (\myprocessor|decode7|valB[21]~26_combout  & ((\myprocessor|decode7|valB[21]~23_combout ) # ((\myprocessor|decode7|valB[27]~549_combout )))) # (!\myprocessor|decode7|valB[21]~26_combout  & 
// (!\myprocessor|decode7|valB[21]~23_combout  & (\myprocessor|decode7|regs:1:reg_array|r|bits:27:r~q )))

	.dataa(\myprocessor|decode7|valB[21]~26_combout ),
	.datab(\myprocessor|decode7|valB[21]~23_combout ),
	.datac(\myprocessor|decode7|regs:1:reg_array|r|bits:27:r~q ),
	.datad(\myprocessor|decode7|valB[27]~549_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[27]~550_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[27]~550 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valB[27]~550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N4
cycloneive_lcell_comb \myprocessor|decode7|valB[27]~551 (
// Equation(s):
// \myprocessor|decode7|valB[27]~551_combout  = (\myprocessor|decode7|valB[21]~656_combout  & ((\myprocessor|decode7|valB[27]~550_combout  & (\myprocessor|decode7|regs:2:reg_array|r|bits:27:r~q )) # (!\myprocessor|decode7|valB[27]~550_combout  & 
// ((\myprocessor|decode7|regs:3:reg_array|r|bits:27:r~q ))))) # (!\myprocessor|decode7|valB[21]~656_combout  & (((\myprocessor|decode7|valB[27]~550_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~656_combout ),
	.datab(\myprocessor|decode7|regs:2:reg_array|r|bits:27:r~q ),
	.datac(\myprocessor|decode7|regs:3:reg_array|r|bits:27:r~q ),
	.datad(\myprocessor|decode7|valB[27]~550_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[27]~551_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[27]~551 .lut_mask = 16'hDDA0;
defparam \myprocessor|decode7|valB[27]~551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N28
cycloneive_lcell_comb \myprocessor|decode7|valB[27]~552 (
// Equation(s):
// \myprocessor|decode7|valB[27]~552_combout  = (\myprocessor|decode7|valB[21]~20_combout  & ((\myprocessor|decode7|valB[21]~9_combout ) # ((\myprocessor|decode7|valB[27]~547_combout )))) # (!\myprocessor|decode7|valB[21]~20_combout  & 
// (!\myprocessor|decode7|valB[21]~9_combout  & ((\myprocessor|decode7|valB[27]~551_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~20_combout ),
	.datab(\myprocessor|decode7|valB[21]~9_combout ),
	.datac(\myprocessor|decode7|valB[27]~547_combout ),
	.datad(\myprocessor|decode7|valB[27]~551_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[27]~552_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[27]~552 .lut_mask = 16'hB9A8;
defparam \myprocessor|decode7|valB[27]~552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y39_N15
dffeas \myprocessor|decode7|regs:15:reg_array|r|bits:27:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|writeback1|F[27]~85_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|decode7|inEnable[15]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:15:reg_array|r|bits:27:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:27:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:27:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y37_N9
dffeas \myprocessor|decode7|regs:14:reg_array|r|bits:27:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[27]~85_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[14]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:14:reg_array|r|bits:27:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:14:reg_array|r|bits:27:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:14:reg_array|r|bits:27:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y37_N17
dffeas \myprocessor|decode7|regs:13:reg_array|r|bits:27:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[27]~85_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[13]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:13:reg_array|r|bits:27:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:13:reg_array|r|bits:27:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:13:reg_array|r|bits:27:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y37_N23
dffeas \myprocessor|decode7|regs:12:reg_array|r|bits:27:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[27]~85_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[12]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:12:reg_array|r|bits:27:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:12:reg_array|r|bits:27:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:12:reg_array|r|bits:27:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N18
cycloneive_lcell_comb \myprocessor|decode7|valB[27]~553 (
// Equation(s):
// \myprocessor|decode7|valB[27]~553_combout  = (\myprocessor|decode7|valB[21]~5_combout  & (((\myprocessor|decode7|valB[21]~6_combout ) # (\myprocessor|decode7|regs:12:reg_array|r|bits:27:r~q )))) # (!\myprocessor|decode7|valB[21]~5_combout  & 
// (\myprocessor|decode7|regs:13:reg_array|r|bits:27:r~q  & (!\myprocessor|decode7|valB[21]~6_combout )))

	.dataa(\myprocessor|decode7|regs:13:reg_array|r|bits:27:r~q ),
	.datab(\myprocessor|decode7|valB[21]~5_combout ),
	.datac(\myprocessor|decode7|valB[21]~6_combout ),
	.datad(\myprocessor|decode7|regs:12:reg_array|r|bits:27:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[27]~553_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[27]~553 .lut_mask = 16'hCEC2;
defparam \myprocessor|decode7|valB[27]~553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N8
cycloneive_lcell_comb \myprocessor|decode7|valB[27]~554 (
// Equation(s):
// \myprocessor|decode7|valB[27]~554_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[27]~553_combout  & ((\myprocessor|decode7|regs:14:reg_array|r|bits:27:r~q ))) # (!\myprocessor|decode7|valB[27]~553_combout  & 
// (\myprocessor|decode7|regs:15:reg_array|r|bits:27:r~q )))) # (!\myprocessor|decode7|valB[21]~6_combout  & (((\myprocessor|decode7|valB[27]~553_combout ))))

	.dataa(\myprocessor|decode7|regs:15:reg_array|r|bits:27:r~q ),
	.datab(\myprocessor|decode7|valB[21]~6_combout ),
	.datac(\myprocessor|decode7|regs:14:reg_array|r|bits:27:r~q ),
	.datad(\myprocessor|decode7|valB[27]~553_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[27]~554_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[27]~554 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valB[27]~554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y33_N11
dffeas \myprocessor|decode7|regs:11:reg_array|r|bits:27:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[27]~85_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[11]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:11:reg_array|r|bits:27:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:27:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:27:r .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y33_N25
dffeas \myprocessor|decode7|regs:9:reg_array|r|bits:27:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[27]~85_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[9]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:9:reg_array|r|bits:27:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:9:reg_array|r|bits:27:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:9:reg_array|r|bits:27:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N24
cycloneive_lcell_comb \myprocessor|decode7|valB[27]~536 (
// Equation(s):
// \myprocessor|decode7|valB[27]~536_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|regs:11:reg_array|r|bits:27:r~q ) # ((\myprocessor|decode7|valB[21]~5_combout )))) # (!\myprocessor|decode7|valB[21]~6_combout  & 
// (((\myprocessor|decode7|regs:9:reg_array|r|bits:27:r~q  & !\myprocessor|decode7|valB[21]~5_combout ))))

	.dataa(\myprocessor|decode7|regs:11:reg_array|r|bits:27:r~q ),
	.datab(\myprocessor|decode7|valB[21]~6_combout ),
	.datac(\myprocessor|decode7|regs:9:reg_array|r|bits:27:r~q ),
	.datad(\myprocessor|decode7|valB[21]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[27]~536_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[27]~536 .lut_mask = 16'hCCB8;
defparam \myprocessor|decode7|valB[27]~536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y33_N27
dffeas \myprocessor|decode7|regs:10:reg_array|r|bits:27:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[27]~85_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[10]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:10:reg_array|r|bits:27:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:10:reg_array|r|bits:27:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:10:reg_array|r|bits:27:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N26
cycloneive_lcell_comb \myprocessor|decode7|valB[27]~537 (
// Equation(s):
// \myprocessor|decode7|valB[27]~537_combout  = (\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[27]~536_combout  & (\myprocessor|decode7|regs:10:reg_array|r|bits:27:r~q )) # (!\myprocessor|decode7|valB[27]~536_combout  & 
// ((\myprocessor|decode7|regs:8:reg_array|r|bits:27:r~q ))))) # (!\myprocessor|decode7|valB[21]~5_combout  & (\myprocessor|decode7|valB[27]~536_combout ))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|valB[27]~536_combout ),
	.datac(\myprocessor|decode7|regs:10:reg_array|r|bits:27:r~q ),
	.datad(\myprocessor|decode7|regs:8:reg_array|r|bits:27:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[27]~537_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[27]~537 .lut_mask = 16'hE6C4;
defparam \myprocessor|decode7|valB[27]~537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N28
cycloneive_lcell_comb \myprocessor|decode7|valB[27]~555 (
// Equation(s):
// \myprocessor|decode7|valB[27]~555_combout  = (\myprocessor|decode7|valB[21]~9_combout  & ((\myprocessor|decode7|valB[27]~552_combout  & (\myprocessor|decode7|valB[27]~554_combout )) # (!\myprocessor|decode7|valB[27]~552_combout  & 
// ((\myprocessor|decode7|valB[27]~537_combout ))))) # (!\myprocessor|decode7|valB[21]~9_combout  & (\myprocessor|decode7|valB[27]~552_combout ))

	.dataa(\myprocessor|decode7|valB[21]~9_combout ),
	.datab(\myprocessor|decode7|valB[27]~552_combout ),
	.datac(\myprocessor|decode7|valB[27]~554_combout ),
	.datad(\myprocessor|decode7|valB[27]~537_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[27]~555_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[27]~555 .lut_mask = 16'hE6C4;
defparam \myprocessor|decode7|valB[27]~555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N2
cycloneive_lcell_comb \myprocessor|writeback1|F[27]~84 (
// Equation(s):
// \myprocessor|writeback1|F[27]~84_combout  = (\myprocessor|decode1|ALUopcode[1]~2_combout  & ((\myprocessor|decode1|ALUopcode[0]~0_combout  & ((\myprocessor|decode7|valA[27]~592_combout ) # (\myprocessor|decode7|valB[27]~555_combout ))) # 
// (!\myprocessor|decode1|ALUopcode[0]~0_combout  & (\myprocessor|decode7|valA[27]~592_combout  & \myprocessor|decode7|valB[27]~555_combout ))))

	.dataa(\myprocessor|decode1|ALUopcode[1]~2_combout ),
	.datab(\myprocessor|decode1|ALUopcode[0]~0_combout ),
	.datac(\myprocessor|decode7|valA[27]~592_combout ),
	.datad(\myprocessor|decode7|valB[27]~555_combout ),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[27]~84_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[27]~84 .lut_mask = 16'hA880;
defparam \myprocessor|writeback1|F[27]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N12
cycloneive_lcell_comb \myprocessor|execute02|R[26]~247 (
// Equation(s):
// \myprocessor|execute02|R[26]~247_combout  = (\myprocessor|execute02|R[7]~49_combout  & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31] & (\myprocessor|decode1|ALUopcode[0]~0_combout ))) # (!\myprocessor|execute02|R[7]~49_combout  & 
// (((\myprocessor|execute02|adder_inst|lower|cout~0_combout ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31]),
	.datab(\myprocessor|execute02|R[7]~49_combout ),
	.datac(\myprocessor|decode1|ALUopcode[0]~0_combout ),
	.datad(\myprocessor|execute02|adder_inst|lower|cout~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[26]~247_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[26]~247 .lut_mask = 16'h7340;
defparam \myprocessor|execute02|R[26]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N28
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxxNx|F[12]~14 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxxNx|F[12]~14_combout  = (\myprocessor|execute01|F[1]~4_combout  & (\myprocessor|decode7|valA[9]~256_combout )) # (!\myprocessor|execute01|F[1]~4_combout  & ((\myprocessor|decode7|valA[11]~298_combout )))

	.dataa(gnd),
	.datab(\myprocessor|decode7|valA[9]~256_combout ),
	.datac(\myprocessor|decode7|valA[11]~298_combout ),
	.datad(\myprocessor|execute01|F[1]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxxNx|F[12]~14_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[12]~14 .lut_mask = 16'hCCF0;
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[12]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N12
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxxNx|F[11]~28 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxxNx|F[11]~28_combout  = (\myprocessor|execute01|F[1]~4_combout  & (\myprocessor|decode7|valA[8]~235_combout )) # (!\myprocessor|execute01|F[1]~4_combout  & ((\myprocessor|decode7|valA[10]~277_combout )))

	.dataa(\myprocessor|decode7|valA[8]~235_combout ),
	.datab(gnd),
	.datac(\myprocessor|decode7|valA[10]~277_combout ),
	.datad(\myprocessor|execute01|F[1]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxxNx|F[11]~28_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[11]~28 .lut_mask = 16'hAAF0;
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[11]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N0
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxxNx|F[11]~30 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxxNx|F[11]~30_combout  = (\myprocessor|execute01|F[0]~1_combout  & ((\myprocessor|execute02|shifter_inst|LxxxNx|F[11]~28_combout ))) # (!\myprocessor|execute01|F[0]~1_combout  & 
// (\myprocessor|execute02|shifter_inst|LxxxNx|F[12]~14_combout ))

	.dataa(\myprocessor|execute02|shifter_inst|LxxxNx|F[12]~14_combout ),
	.datab(gnd),
	.datac(\myprocessor|execute01|F[0]~1_combout ),
	.datad(\myprocessor|execute02|shifter_inst|LxxxNx|F[11]~28_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxxNx|F[11]~30_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[11]~30 .lut_mask = 16'hFA0A;
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[11]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N0
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxxNx|F[8]~12 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxxNx|F[8]~12_combout  = (\myprocessor|execute01|F[1]~4_combout  & (\myprocessor|decode7|valA[5]~109_combout )) # (!\myprocessor|execute01|F[1]~4_combout  & ((\myprocessor|decode7|valA[7]~214_combout )))

	.dataa(\myprocessor|decode7|valA[5]~109_combout ),
	.datab(gnd),
	.datac(\myprocessor|decode7|valA[7]~214_combout ),
	.datad(\myprocessor|execute01|F[1]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxxNx|F[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[8]~12 .lut_mask = 16'hAAF0;
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[8]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N10
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxxNx|F[7]~13 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxxNx|F[7]~13_combout  = (\myprocessor|execute01|F[0]~1_combout  & (\myprocessor|execute02|shifter_inst|LxxxNx|F[7]~4_combout )) # (!\myprocessor|execute01|F[0]~1_combout  & 
// ((\myprocessor|execute02|shifter_inst|LxxxNx|F[8]~12_combout )))

	.dataa(\myprocessor|execute02|shifter_inst|LxxxNx|F[7]~4_combout ),
	.datab(gnd),
	.datac(\myprocessor|execute01|F[0]~1_combout ),
	.datad(\myprocessor|execute02|shifter_inst|LxxxNx|F[8]~12_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxxNx|F[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[7]~13 .lut_mask = 16'hAFA0;
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N12
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxNxx|F[11]~3 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxNxx|F[11]~3_combout  = (\myprocessor|decode7|valA[12]~0_combout  & ((\myprocessor|execute01|F[2]~5_combout  & ((\myprocessor|execute02|shifter_inst|LxxxNx|F[7]~13_combout ))) # (!\myprocessor|execute01|F[2]~5_combout 
//  & (\myprocessor|execute02|shifter_inst|LxxxNx|F[11]~30_combout ))))

	.dataa(\myprocessor|decode7|valA[12]~0_combout ),
	.datab(\myprocessor|execute02|shifter_inst|LxxxNx|F[11]~30_combout ),
	.datac(\myprocessor|execute01|F[2]~5_combout ),
	.datad(\myprocessor|execute02|shifter_inst|LxxxNx|F[7]~13_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxNxx|F[11]~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxNxx|F[11]~3 .lut_mask = 16'hA808;
defparam \myprocessor|execute02|shifter_inst|LxxNxx|F[11]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N30
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxxNx|F[3]~8 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxxNx|F[3]~8_combout  = (\myprocessor|execute01|F[0]~1_combout  & ((\myprocessor|execute01|F[1]~4_combout  & ((\myprocessor|decode7|valA[0]~25_combout ))) # (!\myprocessor|execute01|F[1]~4_combout  & 
// (\myprocessor|decode7|valA[2]~130_combout ))))

	.dataa(\myprocessor|execute01|F[1]~4_combout ),
	.datab(\myprocessor|decode7|valA[2]~130_combout ),
	.datac(\myprocessor|decode7|valA[0]~25_combout ),
	.datad(\myprocessor|execute01|F[0]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxxNx|F[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[3]~8 .lut_mask = 16'hE400;
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N8
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxxNx|F[3]~9 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxxNx|F[3]~9_combout  = (\myprocessor|execute01|F[1]~4_combout  & (\myprocessor|decode7|valA[1]~88_combout )) # (!\myprocessor|execute01|F[1]~4_combout  & ((\myprocessor|decode7|valA[3]~172_combout )))

	.dataa(\myprocessor|decode7|valA[1]~88_combout ),
	.datab(\myprocessor|decode7|valA[3]~172_combout ),
	.datac(gnd),
	.datad(\myprocessor|execute01|F[1]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxxNx|F[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[3]~9 .lut_mask = 16'hAACC;
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N18
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxxNx|F[3]~10 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxxNx|F[3]~10_combout  = (\myprocessor|execute02|shifter_inst|LxxxNx|F[3]~8_combout ) # ((!\myprocessor|execute01|F[0]~1_combout  & \myprocessor|execute02|shifter_inst|LxxxNx|F[3]~9_combout ))

	.dataa(\myprocessor|execute02|shifter_inst|LxxxNx|F[3]~8_combout ),
	.datab(\myprocessor|execute01|F[0]~1_combout ),
	.datac(\myprocessor|execute02|shifter_inst|LxxxNx|F[3]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxxNx|F[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[3]~10 .lut_mask = 16'hBABA;
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N22
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxNxxx|F[11]~12 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxNxxx|F[11]~12_combout  = (\myprocessor|execute01|F[3]~7_combout  & (((\myprocessor|execute02|shifter_inst|LxNxxx|F~2_combout  & \myprocessor|execute02|shifter_inst|LxxxNx|F[3]~10_combout )))) # 
// (!\myprocessor|execute01|F[3]~7_combout  & (\myprocessor|execute02|shifter_inst|LxxNxx|F[11]~3_combout ))

	.dataa(\myprocessor|execute02|shifter_inst|LxxNxx|F[11]~3_combout ),
	.datab(\myprocessor|execute02|shifter_inst|LxNxxx|F~2_combout ),
	.datac(\myprocessor|execute02|shifter_inst|LxxxNx|F[3]~10_combout ),
	.datad(\myprocessor|execute01|F[3]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxNxxx|F[11]~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxNxxx|F[11]~12 .lut_mask = 16'hC0AA;
defparam \myprocessor|execute02|shifter_inst|LxNxxx|F[11]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N24
cycloneive_lcell_comb \myprocessor|decode7|regs:11:reg_array|r|bits:25:r~feeder (
// Equation(s):
// \myprocessor|decode7|regs:11:reg_array|r|bits:25:r~feeder_combout  = \myprocessor|writeback1|F[25]~79_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|writeback1|F[25]~79_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|decode7|regs:11:reg_array|r|bits:25:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:25:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:25:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y33_N25
dffeas \myprocessor|decode7|regs:11:reg_array|r|bits:25:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|decode7|regs:11:reg_array|r|bits:25:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|decode7|inEnable[11]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:11:reg_array|r|bits:25:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:25:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:25:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y33_N23
dffeas \myprocessor|decode7|regs:10:reg_array|r|bits:25:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[25]~79_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[10]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:10:reg_array|r|bits:25:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:10:reg_array|r|bits:25:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:10:reg_array|r|bits:25:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y30_N29
dffeas \myprocessor|decode7|regs:9:reg_array|r|bits:25:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[25]~79_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[9]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:9:reg_array|r|bits:25:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:9:reg_array|r|bits:25:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:9:reg_array|r|bits:25:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N22
cycloneive_lcell_comb \myprocessor|decode7|valA[25]~531 (
// Equation(s):
// \myprocessor|decode7|valA[25]~531_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]) # ((\myprocessor|decode7|regs:9:reg_array|r|bits:25:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|decode7|regs:8:reg_array|r|bits:25:r~q )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|decode7|regs:8:reg_array|r|bits:25:r~q ),
	.datad(\myprocessor|decode7|regs:9:reg_array|r|bits:25:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[25]~531_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[25]~531 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valA[25]~531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N22
cycloneive_lcell_comb \myprocessor|decode7|valA[25]~532 (
// Equation(s):
// \myprocessor|decode7|valA[25]~532_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|valA[25]~531_combout  & (\myprocessor|decode7|regs:11:reg_array|r|bits:25:r~q )) # 
// (!\myprocessor|decode7|valA[25]~531_combout  & ((\myprocessor|decode7|regs:10:reg_array|r|bits:25:r~q ))))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|decode7|valA[25]~531_combout ))))

	.dataa(\myprocessor|decode7|regs:11:reg_array|r|bits:25:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|decode7|regs:10:reg_array|r|bits:25:r~q ),
	.datad(\myprocessor|decode7|valA[25]~531_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[25]~532_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[25]~532 .lut_mask = 16'hBBC0;
defparam \myprocessor|decode7|valA[25]~532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N23
dffeas \myprocessor|decode7|regs:17:reg_array|r|bits:25:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[25]~79_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[17]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:17:reg_array|r|bits:25:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:17:reg_array|r|bits:25:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:17:reg_array|r|bits:25:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N9
dffeas \myprocessor|decode7|regs:25:reg_array|r|bits:25:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[25]~79_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[25]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:25:reg_array|r|bits:25:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:25:reg_array|r|bits:25:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:25:reg_array|r|bits:25:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N22
cycloneive_lcell_comb \myprocessor|decode7|valA[25]~533 (
// Equation(s):
// \myprocessor|decode7|valA[25]~533_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:25:reg_array|r|bits:25:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:17:reg_array|r|bits:25:r~q 
// ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:17:reg_array|r|bits:25:r~q ),
	.datad(\myprocessor|decode7|regs:25:reg_array|r|bits:25:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[25]~533_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[25]~533 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[25]~533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N5
dffeas \myprocessor|decode7|regs:21:reg_array|r|bits:25:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[25]~79_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[21]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:21:reg_array|r|bits:25:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:21:reg_array|r|bits:25:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:21:reg_array|r|bits:25:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N27
dffeas \myprocessor|decode7|regs:29:reg_array|r|bits:25:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[25]~79_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[29]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:29:reg_array|r|bits:25:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:29:reg_array|r|bits:25:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:29:reg_array|r|bits:25:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N26
cycloneive_lcell_comb \myprocessor|decode7|valA[25]~534 (
// Equation(s):
// \myprocessor|decode7|valA[25]~534_combout  = (\myprocessor|decode7|valA[25]~533_combout  & (((\myprocessor|decode7|regs:29:reg_array|r|bits:25:r~q ) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19])))) # 
// (!\myprocessor|decode7|valA[25]~533_combout  & (\myprocessor|decode7|regs:21:reg_array|r|bits:25:r~q  & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\myprocessor|decode7|valA[25]~533_combout ),
	.datab(\myprocessor|decode7|regs:21:reg_array|r|bits:25:r~q ),
	.datac(\myprocessor|decode7|regs:29:reg_array|r|bits:25:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[25]~534_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[25]~534 .lut_mask = 16'hE4AA;
defparam \myprocessor|decode7|valA[25]~534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N15
dffeas \myprocessor|decode7|regs:27:reg_array|r|bits:25:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[25]~79_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[27]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:27:reg_array|r|bits:25:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:27:reg_array|r|bits:25:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:27:reg_array|r|bits:25:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N25
dffeas \myprocessor|decode7|regs:31:reg_array|r|bits:25:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[25]~79_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:31:reg_array|r|bits:25:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:31:reg_array|r|bits:25:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:31:reg_array|r|bits:25:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y33_N23
dffeas \myprocessor|decode7|regs:23:reg_array|r|bits:25:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[25]~79_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[23]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:23:reg_array|r|bits:25:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:23:reg_array|r|bits:25:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:23:reg_array|r|bits:25:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y33_N25
dffeas \myprocessor|decode7|regs:19:reg_array|r|bits:25:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[25]~79_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[19]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:19:reg_array|r|bits:25:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:19:reg_array|r|bits:25:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:19:reg_array|r|bits:25:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N24
cycloneive_lcell_comb \myprocessor|decode7|valA[25]~540 (
// Equation(s):
// \myprocessor|decode7|valA[25]~540_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19])))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|decode7|regs:23:reg_array|r|bits:25:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|regs:19:reg_array|r|bits:25:r~q 
// )))))

	.dataa(\myprocessor|decode7|regs:23:reg_array|r|bits:25:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:19:reg_array|r|bits:25:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[25]~540_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[25]~540 .lut_mask = 16'hEE30;
defparam \myprocessor|decode7|valA[25]~540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N24
cycloneive_lcell_comb \myprocessor|decode7|valA[25]~541 (
// Equation(s):
// \myprocessor|decode7|valA[25]~541_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|valA[25]~540_combout  & ((\myprocessor|decode7|regs:31:reg_array|r|bits:25:r~q ))) # 
// (!\myprocessor|decode7|valA[25]~540_combout  & (\myprocessor|decode7|regs:27:reg_array|r|bits:25:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|decode7|valA[25]~540_combout ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|decode7|regs:27:reg_array|r|bits:25:r~q ),
	.datac(\myprocessor|decode7|regs:31:reg_array|r|bits:25:r~q ),
	.datad(\myprocessor|decode7|valA[25]~540_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[25]~541_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[25]~541 .lut_mask = 16'hF588;
defparam \myprocessor|decode7|valA[25]~541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N13
dffeas \myprocessor|decode7|regs:20:reg_array|r|bits:25:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[25]~79_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[20]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:20:reg_array|r|bits:25:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:20:reg_array|r|bits:25:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:20:reg_array|r|bits:25:r .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N15
dffeas \myprocessor|decode7|regs:28:reg_array|r|bits:25:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[25]~79_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [28]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:28:reg_array|r|bits:25:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:28:reg_array|r|bits:25:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:28:reg_array|r|bits:25:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y37_N27
dffeas \myprocessor|decode7|regs:16:reg_array|r|bits:25:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[25]~79_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:16:reg_array|r|bits:25:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:16:reg_array|r|bits:25:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:16:reg_array|r|bits:25:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y37_N25
dffeas \myprocessor|decode7|regs:24:reg_array|r|bits:25:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[25]~79_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [24]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:24:reg_array|r|bits:25:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:24:reg_array|r|bits:25:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:24:reg_array|r|bits:25:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N26
cycloneive_lcell_comb \myprocessor|decode7|valA[25]~537 (
// Equation(s):
// \myprocessor|decode7|valA[25]~537_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:24:reg_array|r|bits:25:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:16:reg_array|r|bits:25:r~q 
// ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:16:reg_array|r|bits:25:r~q ),
	.datad(\myprocessor|decode7|regs:24:reg_array|r|bits:25:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[25]~537_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[25]~537 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[25]~537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N14
cycloneive_lcell_comb \myprocessor|decode7|valA[25]~538 (
// Equation(s):
// \myprocessor|decode7|valA[25]~538_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|valA[25]~537_combout  & ((\myprocessor|decode7|regs:28:reg_array|r|bits:25:r~q ))) # 
// (!\myprocessor|decode7|valA[25]~537_combout  & (\myprocessor|decode7|regs:20:reg_array|r|bits:25:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|decode7|valA[25]~537_combout ))))

	.dataa(\myprocessor|decode7|regs:20:reg_array|r|bits:25:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|decode7|regs:28:reg_array|r|bits:25:r~q ),
	.datad(\myprocessor|decode7|valA[25]~537_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[25]~538_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[25]~538 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valA[25]~538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N23
dffeas \myprocessor|decode7|regs:26:reg_array|r|bits:25:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[25]~79_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[26]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:26:reg_array|r|bits:25:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:26:reg_array|r|bits:25:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:26:reg_array|r|bits:25:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y31_N25
dffeas \myprocessor|decode7|regs:22:reg_array|r|bits:25:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[25]~79_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[22]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:22:reg_array|r|bits:25:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:25:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:25:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y31_N5
dffeas \myprocessor|decode7|regs:18:reg_array|r|bits:25:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[25]~79_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[18]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:18:reg_array|r|bits:25:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:18:reg_array|r|bits:25:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:18:reg_array|r|bits:25:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N4
cycloneive_lcell_comb \myprocessor|decode7|valA[25]~535 (
// Equation(s):
// \myprocessor|decode7|valA[25]~535_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|regs:22:reg_array|r|bits:25:r~q ) # ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|decode7|regs:18:reg_array|r|bits:25:r~q  & !\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\myprocessor|decode7|regs:22:reg_array|r|bits:25:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|decode7|regs:18:reg_array|r|bits:25:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[25]~535_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[25]~535 .lut_mask = 16'hCCB8;
defparam \myprocessor|decode7|valA[25]~535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N23
dffeas \myprocessor|decode7|regs:30:reg_array|r|bits:25:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[25]~79_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:30:reg_array|r|bits:25:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:30:reg_array|r|bits:25:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:30:reg_array|r|bits:25:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N22
cycloneive_lcell_comb \myprocessor|decode7|valA[25]~536 (
// Equation(s):
// \myprocessor|decode7|valA[25]~536_combout  = (\myprocessor|decode7|valA[25]~535_combout  & (((\myprocessor|decode7|regs:30:reg_array|r|bits:25:r~q ) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])))) # 
// (!\myprocessor|decode7|valA[25]~535_combout  & (\myprocessor|decode7|regs:26:reg_array|r|bits:25:r~q  & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\myprocessor|decode7|regs:26:reg_array|r|bits:25:r~q ),
	.datab(\myprocessor|decode7|valA[25]~535_combout ),
	.datac(\myprocessor|decode7|regs:30:reg_array|r|bits:25:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[25]~536_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[25]~536 .lut_mask = 16'hE2CC;
defparam \myprocessor|decode7|valA[25]~536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N14
cycloneive_lcell_comb \myprocessor|decode7|valA[25]~539 (
// Equation(s):
// \myprocessor|decode7|valA[25]~539_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18])))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|valA[25]~536_combout ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|decode7|valA[25]~538_combout ))))

	.dataa(\myprocessor|decode7|valA[25]~538_combout ),
	.datab(\myprocessor|decode7|valA[25]~536_combout ),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[25]~539_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[25]~539 .lut_mask = 16'hFC0A;
defparam \myprocessor|decode7|valA[25]~539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N2
cycloneive_lcell_comb \myprocessor|decode7|valA[25]~542 (
// Equation(s):
// \myprocessor|decode7|valA[25]~542_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|valA[25]~539_combout  & ((\myprocessor|decode7|valA[25]~541_combout ))) # (!\myprocessor|decode7|valA[25]~539_combout  
// & (\myprocessor|decode7|valA[25]~534_combout )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|decode7|valA[25]~539_combout ))))

	.dataa(\myprocessor|decode7|valA[25]~534_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|valA[25]~541_combout ),
	.datad(\myprocessor|decode7|valA[25]~539_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[25]~542_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[25]~542 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valA[25]~542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y35_N29
dffeas \myprocessor|decode7|regs:1:reg_array|r|bits:25:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[25]~79_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[1]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:1:reg_array|r|bits:25:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:1:reg_array|r|bits:25:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:1:reg_array|r|bits:25:r .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N31
dffeas \myprocessor|decode7|regs:5:reg_array|r|bits:25:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[25]~79_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[5]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:5:reg_array|r|bits:25:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:5:reg_array|r|bits:25:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:5:reg_array|r|bits:25:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y35_N5
dffeas \myprocessor|decode7|regs:4:reg_array|r|bits:25:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[25]~79_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[4]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:4:reg_array|r|bits:25:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:4:reg_array|r|bits:25:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:4:reg_array|r|bits:25:r .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N9
dffeas \myprocessor|decode7|regs:6:reg_array|r|bits:25:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[25]~79_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[6]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:6:reg_array|r|bits:25:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:6:reg_array|r|bits:25:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:6:reg_array|r|bits:25:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N4
cycloneive_lcell_comb \myprocessor|decode7|valA[25]~543 (
// Equation(s):
// \myprocessor|decode7|valA[25]~543_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]) # ((\myprocessor|decode7|regs:6:reg_array|r|bits:25:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|decode7|regs:4:reg_array|r|bits:25:r~q )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|regs:4:reg_array|r|bits:25:r~q ),
	.datad(\myprocessor|decode7|regs:6:reg_array|r|bits:25:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[25]~543_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[25]~543 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valA[25]~543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N31
dffeas \myprocessor|decode7|regs:7:reg_array|r|bits:25:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[25]~79_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[7]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:7:reg_array|r|bits:25:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:7:reg_array|r|bits:25:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:7:reg_array|r|bits:25:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N30
cycloneive_lcell_comb \myprocessor|decode7|valA[25]~544 (
// Equation(s):
// \myprocessor|decode7|valA[25]~544_combout  = (\myprocessor|decode7|valA[25]~543_combout  & (((\myprocessor|decode7|regs:7:reg_array|r|bits:25:r~q ) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\myprocessor|decode7|valA[25]~543_combout  & (\myprocessor|decode7|regs:5:reg_array|r|bits:25:r~q  & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\myprocessor|decode7|regs:5:reg_array|r|bits:25:r~q ),
	.datab(\myprocessor|decode7|valA[25]~543_combout ),
	.datac(\myprocessor|decode7|regs:7:reg_array|r|bits:25:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[25]~544_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[25]~544 .lut_mask = 16'hE2CC;
defparam \myprocessor|decode7|valA[25]~544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N28
cycloneive_lcell_comb \myprocessor|decode7|valA[25]~545 (
// Equation(s):
// \myprocessor|decode7|valA[25]~545_combout  = (\myprocessor|decode7|valA[12]~19_combout  & (((\myprocessor|decode7|valA[25]~544_combout )) # (!\myprocessor|decode7|valA[12]~18_combout ))) # (!\myprocessor|decode7|valA[12]~19_combout  & 
// (\myprocessor|decode7|valA[12]~18_combout  & (\myprocessor|decode7|regs:1:reg_array|r|bits:25:r~q )))

	.dataa(\myprocessor|decode7|valA[12]~19_combout ),
	.datab(\myprocessor|decode7|valA[12]~18_combout ),
	.datac(\myprocessor|decode7|regs:1:reg_array|r|bits:25:r~q ),
	.datad(\myprocessor|decode7|valA[25]~544_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[25]~545_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[25]~545 .lut_mask = 16'hEA62;
defparam \myprocessor|decode7|valA[25]~545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N15
dffeas \myprocessor|decode7|regs:2:reg_array|r|bits:25:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[25]~79_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[2]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:2:reg_array|r|bits:25:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:2:reg_array|r|bits:25:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:2:reg_array|r|bits:25:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N25
dffeas \myprocessor|decode7|regs:3:reg_array|r|bits:25:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[25]~79_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[3]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:3:reg_array|r|bits:25:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:3:reg_array|r|bits:25:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:3:reg_array|r|bits:25:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N14
cycloneive_lcell_comb \myprocessor|decode7|valA[25]~546 (
// Equation(s):
// \myprocessor|decode7|valA[25]~546_combout  = (\myprocessor|decode7|valA[25]~545_combout  & (((\myprocessor|decode7|regs:3:reg_array|r|bits:25:r~q )) # (!\myprocessor|decode7|valA[12]~15_combout ))) # (!\myprocessor|decode7|valA[25]~545_combout  & 
// (\myprocessor|decode7|valA[12]~15_combout  & (\myprocessor|decode7|regs:2:reg_array|r|bits:25:r~q )))

	.dataa(\myprocessor|decode7|valA[25]~545_combout ),
	.datab(\myprocessor|decode7|valA[12]~15_combout ),
	.datac(\myprocessor|decode7|regs:2:reg_array|r|bits:25:r~q ),
	.datad(\myprocessor|decode7|regs:3:reg_array|r|bits:25:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[25]~546_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[25]~546 .lut_mask = 16'hEA62;
defparam \myprocessor|decode7|valA[25]~546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N10
cycloneive_lcell_comb \myprocessor|decode7|valA[25]~547 (
// Equation(s):
// \myprocessor|decode7|valA[25]~547_combout  = (\myprocessor|decode7|valA[12]~14_combout  & (((\myprocessor|decode7|valA[12]~11_combout )))) # (!\myprocessor|decode7|valA[12]~14_combout  & ((\myprocessor|decode7|valA[12]~11_combout  & 
// (\myprocessor|decode7|valA[25]~542_combout )) # (!\myprocessor|decode7|valA[12]~11_combout  & ((\myprocessor|decode7|valA[25]~546_combout )))))

	.dataa(\myprocessor|decode7|valA[12]~14_combout ),
	.datab(\myprocessor|decode7|valA[25]~542_combout ),
	.datac(\myprocessor|decode7|valA[25]~546_combout ),
	.datad(\myprocessor|decode7|valA[12]~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[25]~547_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[25]~547 .lut_mask = 16'hEE50;
defparam \myprocessor|decode7|valA[25]~547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N10
cycloneive_lcell_comb \myprocessor|decode7|regs:15:reg_array|r|bits:25:r~feeder (
// Equation(s):
// \myprocessor|decode7|regs:15:reg_array|r|bits:25:r~feeder_combout  = \myprocessor|writeback1|F[25]~79_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|writeback1|F[25]~79_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|regs:15:reg_array|r|bits:25:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:25:r~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:25:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y39_N11
dffeas \myprocessor|decode7|regs:15:reg_array|r|bits:25:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|decode7|regs:15:reg_array|r|bits:25:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|decode7|inEnable[15]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:15:reg_array|r|bits:25:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:25:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:25:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y37_N13
dffeas \myprocessor|decode7|regs:13:reg_array|r|bits:25:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[25]~79_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[13]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:13:reg_array|r|bits:25:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:13:reg_array|r|bits:25:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:13:reg_array|r|bits:25:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y37_N7
dffeas \myprocessor|decode7|regs:12:reg_array|r|bits:25:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[25]~79_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[12]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:12:reg_array|r|bits:25:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:12:reg_array|r|bits:25:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:12:reg_array|r|bits:25:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y37_N15
dffeas \myprocessor|decode7|regs:14:reg_array|r|bits:25:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[25]~79_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[14]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:14:reg_array|r|bits:25:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:14:reg_array|r|bits:25:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:14:reg_array|r|bits:25:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N6
cycloneive_lcell_comb \myprocessor|decode7|valA[25]~548 (
// Equation(s):
// \myprocessor|decode7|valA[25]~548_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]) # ((\myprocessor|decode7|regs:14:reg_array|r|bits:25:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|decode7|regs:12:reg_array|r|bits:25:r~q )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|regs:12:reg_array|r|bits:25:r~q ),
	.datad(\myprocessor|decode7|regs:14:reg_array|r|bits:25:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[25]~548_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[25]~548 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valA[25]~548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N12
cycloneive_lcell_comb \myprocessor|decode7|valA[25]~549 (
// Equation(s):
// \myprocessor|decode7|valA[25]~549_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|valA[25]~548_combout  & (\myprocessor|decode7|regs:15:reg_array|r|bits:25:r~q )) # 
// (!\myprocessor|decode7|valA[25]~548_combout  & ((\myprocessor|decode7|regs:13:reg_array|r|bits:25:r~q ))))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|decode7|valA[25]~548_combout ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|decode7|regs:15:reg_array|r|bits:25:r~q ),
	.datac(\myprocessor|decode7|regs:13:reg_array|r|bits:25:r~q ),
	.datad(\myprocessor|decode7|valA[25]~548_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[25]~549_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[25]~549 .lut_mask = 16'hDDA0;
defparam \myprocessor|decode7|valA[25]~549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N22
cycloneive_lcell_comb \myprocessor|decode7|valA[25]~550 (
// Equation(s):
// \myprocessor|decode7|valA[25]~550_combout  = (\myprocessor|decode7|valA[12]~14_combout  & ((\myprocessor|decode7|valA[25]~547_combout  & ((\myprocessor|decode7|valA[25]~549_combout ))) # (!\myprocessor|decode7|valA[25]~547_combout  & 
// (\myprocessor|decode7|valA[25]~532_combout )))) # (!\myprocessor|decode7|valA[12]~14_combout  & (((\myprocessor|decode7|valA[25]~547_combout ))))

	.dataa(\myprocessor|decode7|valA[12]~14_combout ),
	.datab(\myprocessor|decode7|valA[25]~532_combout ),
	.datac(\myprocessor|decode7|valA[25]~547_combout ),
	.datad(\myprocessor|decode7|valA[25]~549_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[25]~550_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[25]~550 .lut_mask = 16'hF858;
defparam \myprocessor|decode7|valA[25]~550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N12
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxxNx|F[27]~56 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxxNx|F[27]~56_combout  = (!\myprocessor|execute01|F[0]~1_combout  & ((\myprocessor|execute01|F[1]~4_combout  & (\myprocessor|decode7|valA[25]~550_combout )) # (!\myprocessor|execute01|F[1]~4_combout  & 
// ((\myprocessor|decode7|valA[27]~592_combout )))))

	.dataa(\myprocessor|decode7|valA[25]~550_combout ),
	.datab(\myprocessor|execute01|F[0]~1_combout ),
	.datac(\myprocessor|decode7|valA[27]~592_combout ),
	.datad(\myprocessor|execute01|F[1]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxxNx|F[27]~56_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[27]~56 .lut_mask = 16'h2230;
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[27]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N2
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxxNx|F[27]~53 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxxNx|F[27]~53_combout  = (\myprocessor|execute01|F[1]~4_combout  & ((\myprocessor|decode7|valA[24]~529_combout ))) # (!\myprocessor|execute01|F[1]~4_combout  & (\myprocessor|decode7|valA[26]~571_combout ))

	.dataa(gnd),
	.datab(\myprocessor|decode7|valA[26]~571_combout ),
	.datac(\myprocessor|decode7|valA[24]~529_combout ),
	.datad(\myprocessor|execute01|F[1]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxxNx|F[27]~53_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[27]~53 .lut_mask = 16'hF0CC;
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[27]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N28
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxxNx|F[27]~57 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxxNx|F[27]~57_combout  = (\myprocessor|decode7|valA[12]~0_combout  & ((\myprocessor|execute02|shifter_inst|LxxxNx|F[27]~56_combout ) # ((\myprocessor|execute01|F[0]~1_combout  & 
// \myprocessor|execute02|shifter_inst|LxxxNx|F[27]~53_combout ))))

	.dataa(\myprocessor|execute01|F[0]~1_combout ),
	.datab(\myprocessor|decode7|valA[12]~0_combout ),
	.datac(\myprocessor|execute02|shifter_inst|LxxxNx|F[27]~56_combout ),
	.datad(\myprocessor|execute02|shifter_inst|LxxxNx|F[27]~53_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxxNx|F[27]~57_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[27]~57 .lut_mask = 16'hC8C0;
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[27]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N24
cycloneive_lcell_comb \myprocessor|decode7|valA[18]~404 (
// Equation(s):
// \myprocessor|decode7|valA[18]~404_combout  = (\myprocessor|decode7|valA[18]~403_combout  & \myprocessor|decode7|valA[12]~0_combout )

	.dataa(gnd),
	.datab(\myprocessor|decode7|valA[18]~403_combout ),
	.datac(\myprocessor|decode7|valA[12]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[18]~404_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[18]~404 .lut_mask = 16'hC0C0;
defparam \myprocessor|decode7|valA[18]~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N6
cycloneive_lcell_comb \myprocessor|writeback1|F[18]~43 (
// Equation(s):
// \myprocessor|writeback1|F[18]~43_combout  = (!\myprocessor|decode1|Equal7~0_combout  & (\myprocessor|writeback1|F[7]~13_combout  & !\myprocessor|execute02|R[7]~53_combout ))

	.dataa(\myprocessor|decode1|Equal7~0_combout ),
	.datab(gnd),
	.datac(\myprocessor|writeback1|F[7]~13_combout ),
	.datad(\myprocessor|execute02|R[7]~53_combout ),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[18]~43_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[18]~43 .lut_mask = 16'h0050;
defparam \myprocessor|writeback1|F[18]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N13
dffeas \myprocessor|decode7|regs:2:reg_array|r|bits:16:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[16]~42_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[2]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:2:reg_array|r|bits:16:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:2:reg_array|r|bits:16:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:2:reg_array|r|bits:16:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y32_N1
dffeas \myprocessor|decode7|regs:1:reg_array|r|bits:16:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[16]~42_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[1]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:1:reg_array|r|bits:16:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:1:reg_array|r|bits:16:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:1:reg_array|r|bits:16:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N3
dffeas \myprocessor|decode7|regs:4:reg_array|r|bits:16:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[16]~42_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[4]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:4:reg_array|r|bits:16:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:4:reg_array|r|bits:16:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:4:reg_array|r|bits:16:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y37_N5
dffeas \myprocessor|decode7|regs:6:reg_array|r|bits:16:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[16]~42_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[6]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:6:reg_array|r|bits:16:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:6:reg_array|r|bits:16:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:6:reg_array|r|bits:16:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y37_N31
dffeas \myprocessor|decode7|regs:5:reg_array|r|bits:16:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[16]~42_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[5]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:5:reg_array|r|bits:16:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:5:reg_array|r|bits:16:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:5:reg_array|r|bits:16:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N29
dffeas \myprocessor|decode7|regs:7:reg_array|r|bits:16:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[16]~42_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[7]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:7:reg_array|r|bits:16:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:7:reg_array|r|bits:16:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:7:reg_array|r|bits:16:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N30
cycloneive_lcell_comb \myprocessor|decode7|valB[16]~208 (
// Equation(s):
// \myprocessor|decode7|valB[16]~208_combout  = (\myprocessor|decode7|valB[21]~5_combout  & (\myprocessor|decode7|valB[21]~6_combout )) # (!\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[21]~6_combout  & 
// ((\myprocessor|decode7|regs:7:reg_array|r|bits:16:r~q ))) # (!\myprocessor|decode7|valB[21]~6_combout  & (\myprocessor|decode7|regs:5:reg_array|r|bits:16:r~q ))))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|valB[21]~6_combout ),
	.datac(\myprocessor|decode7|regs:5:reg_array|r|bits:16:r~q ),
	.datad(\myprocessor|decode7|regs:7:reg_array|r|bits:16:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[16]~208_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[16]~208 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valB[16]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N4
cycloneive_lcell_comb \myprocessor|decode7|valB[16]~209 (
// Equation(s):
// \myprocessor|decode7|valB[16]~209_combout  = (\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[16]~208_combout  & ((\myprocessor|decode7|regs:6:reg_array|r|bits:16:r~q ))) # (!\myprocessor|decode7|valB[16]~208_combout  & 
// (\myprocessor|decode7|regs:4:reg_array|r|bits:16:r~q )))) # (!\myprocessor|decode7|valB[21]~5_combout  & (((\myprocessor|decode7|valB[16]~208_combout ))))

	.dataa(\myprocessor|decode7|regs:4:reg_array|r|bits:16:r~q ),
	.datab(\myprocessor|decode7|valB[21]~5_combout ),
	.datac(\myprocessor|decode7|regs:6:reg_array|r|bits:16:r~q ),
	.datad(\myprocessor|decode7|valB[16]~208_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[16]~209_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[16]~209 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valB[16]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N0
cycloneive_lcell_comb \myprocessor|decode7|valB[16]~210 (
// Equation(s):
// \myprocessor|decode7|valB[16]~210_combout  = (\myprocessor|decode7|valB[21]~26_combout  & ((\myprocessor|decode7|valB[21]~23_combout ) # ((\myprocessor|decode7|valB[16]~209_combout )))) # (!\myprocessor|decode7|valB[21]~26_combout  & 
// (!\myprocessor|decode7|valB[21]~23_combout  & (\myprocessor|decode7|regs:1:reg_array|r|bits:16:r~q )))

	.dataa(\myprocessor|decode7|valB[21]~26_combout ),
	.datab(\myprocessor|decode7|valB[21]~23_combout ),
	.datac(\myprocessor|decode7|regs:1:reg_array|r|bits:16:r~q ),
	.datad(\myprocessor|decode7|valB[16]~209_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[16]~210_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[16]~210 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valB[16]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N25
dffeas \myprocessor|decode7|regs:3:reg_array|r|bits:16:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[16]~42_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[3]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:3:reg_array|r|bits:16:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:3:reg_array|r|bits:16:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:3:reg_array|r|bits:16:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N24
cycloneive_lcell_comb \myprocessor|decode7|valB[16]~211 (
// Equation(s):
// \myprocessor|decode7|valB[16]~211_combout  = (\myprocessor|decode7|valB[16]~210_combout  & ((\myprocessor|decode7|regs:2:reg_array|r|bits:16:r~q ) # ((!\myprocessor|decode7|valB[21]~656_combout )))) # (!\myprocessor|decode7|valB[16]~210_combout  & 
// (((\myprocessor|decode7|regs:3:reg_array|r|bits:16:r~q  & \myprocessor|decode7|valB[21]~656_combout ))))

	.dataa(\myprocessor|decode7|regs:2:reg_array|r|bits:16:r~q ),
	.datab(\myprocessor|decode7|valB[16]~210_combout ),
	.datac(\myprocessor|decode7|regs:3:reg_array|r|bits:16:r~q ),
	.datad(\myprocessor|decode7|valB[21]~656_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[16]~211_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[16]~211 .lut_mask = 16'hB8CC;
defparam \myprocessor|decode7|valB[16]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N31
dffeas \myprocessor|decode7|regs:8:reg_array|r|bits:16:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[16]~42_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[8]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:8:reg_array|r|bits:16:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:8:reg_array|r|bits:16:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:8:reg_array|r|bits:16:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N31
dffeas \myprocessor|decode7|regs:9:reg_array|r|bits:16:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[16]~42_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[9]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:9:reg_array|r|bits:16:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:9:reg_array|r|bits:16:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:9:reg_array|r|bits:16:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N30
cycloneive_lcell_comb \myprocessor|decode7|valB[16]~206 (
// Equation(s):
// \myprocessor|decode7|valB[16]~206_combout  = (\myprocessor|decode7|valB[21]~6_combout  & (((\myprocessor|decode7|valB[21]~5_combout )))) # (!\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[21]~5_combout  & 
// (\myprocessor|decode7|regs:8:reg_array|r|bits:16:r~q )) # (!\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|regs:9:reg_array|r|bits:16:r~q )))))

	.dataa(\myprocessor|decode7|regs:8:reg_array|r|bits:16:r~q ),
	.datab(\myprocessor|decode7|valB[21]~6_combout ),
	.datac(\myprocessor|decode7|regs:9:reg_array|r|bits:16:r~q ),
	.datad(\myprocessor|decode7|valB[21]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[16]~206_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[16]~206 .lut_mask = 16'hEE30;
defparam \myprocessor|decode7|valB[16]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N1
dffeas \myprocessor|decode7|regs:10:reg_array|r|bits:16:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[16]~42_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[10]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:10:reg_array|r|bits:16:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:10:reg_array|r|bits:16:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:10:reg_array|r|bits:16:r .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y35_N15
dffeas \myprocessor|decode7|regs:11:reg_array|r|bits:16:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[16]~42_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[11]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:11:reg_array|r|bits:16:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:16:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:16:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N0
cycloneive_lcell_comb \myprocessor|decode7|valB[16]~207 (
// Equation(s):
// \myprocessor|decode7|valB[16]~207_combout  = (\myprocessor|decode7|valB[16]~206_combout  & (((\myprocessor|decode7|regs:10:reg_array|r|bits:16:r~q )) # (!\myprocessor|decode7|valB[21]~6_combout ))) # (!\myprocessor|decode7|valB[16]~206_combout  & 
// (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|regs:11:reg_array|r|bits:16:r~q ))))

	.dataa(\myprocessor|decode7|valB[16]~206_combout ),
	.datab(\myprocessor|decode7|valB[21]~6_combout ),
	.datac(\myprocessor|decode7|regs:10:reg_array|r|bits:16:r~q ),
	.datad(\myprocessor|decode7|regs:11:reg_array|r|bits:16:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[16]~207_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[16]~207 .lut_mask = 16'hE6A2;
defparam \myprocessor|decode7|valB[16]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N6
cycloneive_lcell_comb \myprocessor|decode7|valB[16]~212 (
// Equation(s):
// \myprocessor|decode7|valB[16]~212_combout  = (\myprocessor|decode7|valB[21]~9_combout  & (((\myprocessor|decode7|valB[21]~20_combout ) # (\myprocessor|decode7|valB[16]~207_combout )))) # (!\myprocessor|decode7|valB[21]~9_combout  & 
// (\myprocessor|decode7|valB[16]~211_combout  & (!\myprocessor|decode7|valB[21]~20_combout )))

	.dataa(\myprocessor|decode7|valB[21]~9_combout ),
	.datab(\myprocessor|decode7|valB[16]~211_combout ),
	.datac(\myprocessor|decode7|valB[21]~20_combout ),
	.datad(\myprocessor|decode7|valB[16]~207_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[16]~212_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[16]~212 .lut_mask = 16'hAEA4;
defparam \myprocessor|decode7|valB[16]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N27
dffeas \myprocessor|decode7|regs:19:reg_array|r|bits:16:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[16]~42_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[19]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:19:reg_array|r|bits:16:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:19:reg_array|r|bits:16:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:19:reg_array|r|bits:16:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y34_N17
dffeas \myprocessor|decode7|regs:23:reg_array|r|bits:16:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[16]~42_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[23]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:23:reg_array|r|bits:16:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:23:reg_array|r|bits:16:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:23:reg_array|r|bits:16:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N26
cycloneive_lcell_comb \myprocessor|decode7|valB[16]~198 (
// Equation(s):
// \myprocessor|decode7|valB[16]~198_combout  = (\myprocessor|decode4|F [2] & ((\myprocessor|decode4|F[3]~0_combout ) # ((\myprocessor|decode7|regs:23:reg_array|r|bits:16:r~q )))) # (!\myprocessor|decode4|F [2] & (!\myprocessor|decode4|F[3]~0_combout  & 
// (\myprocessor|decode7|regs:19:reg_array|r|bits:16:r~q )))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:19:reg_array|r|bits:16:r~q ),
	.datad(\myprocessor|decode7|regs:23:reg_array|r|bits:16:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[16]~198_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[16]~198 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valB[16]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N3
dffeas \myprocessor|decode7|regs:27:reg_array|r|bits:16:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[16]~42_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[27]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:27:reg_array|r|bits:16:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:27:reg_array|r|bits:16:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:27:reg_array|r|bits:16:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y32_N5
dffeas \myprocessor|decode7|regs:31:reg_array|r|bits:16:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[16]~42_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:31:reg_array|r|bits:16:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:31:reg_array|r|bits:16:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:31:reg_array|r|bits:16:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N4
cycloneive_lcell_comb \myprocessor|decode7|valB[16]~199 (
// Equation(s):
// \myprocessor|decode7|valB[16]~199_combout  = (\myprocessor|decode7|valB[16]~198_combout  & (((\myprocessor|decode7|regs:31:reg_array|r|bits:16:r~q ) # (!\myprocessor|decode4|F[3]~0_combout )))) # (!\myprocessor|decode7|valB[16]~198_combout  & 
// (\myprocessor|decode7|regs:27:reg_array|r|bits:16:r~q  & ((\myprocessor|decode4|F[3]~0_combout ))))

	.dataa(\myprocessor|decode7|valB[16]~198_combout ),
	.datab(\myprocessor|decode7|regs:27:reg_array|r|bits:16:r~q ),
	.datac(\myprocessor|decode7|regs:31:reg_array|r|bits:16:r~q ),
	.datad(\myprocessor|decode4|F[3]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[16]~199_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[16]~199 .lut_mask = 16'hE4AA;
defparam \myprocessor|decode7|valB[16]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N3
dffeas \myprocessor|decode7|regs:21:reg_array|r|bits:16:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[16]~42_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[21]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:21:reg_array|r|bits:16:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:21:reg_array|r|bits:16:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:21:reg_array|r|bits:16:r .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N25
dffeas \myprocessor|decode7|regs:17:reg_array|r|bits:16:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[16]~42_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[17]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:17:reg_array|r|bits:16:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:17:reg_array|r|bits:16:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:17:reg_array|r|bits:16:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N24
cycloneive_lcell_comb \myprocessor|decode7|valB[16]~200 (
// Equation(s):
// \myprocessor|decode7|valB[16]~200_combout  = (\myprocessor|decode4|F [2] & ((\myprocessor|decode7|regs:21:reg_array|r|bits:16:r~q ) # ((\myprocessor|decode4|F[3]~0_combout )))) # (!\myprocessor|decode4|F [2] & 
// (((\myprocessor|decode7|regs:17:reg_array|r|bits:16:r~q  & !\myprocessor|decode4|F[3]~0_combout ))))

	.dataa(\myprocessor|decode7|regs:21:reg_array|r|bits:16:r~q ),
	.datab(\myprocessor|decode4|F [2]),
	.datac(\myprocessor|decode7|regs:17:reg_array|r|bits:16:r~q ),
	.datad(\myprocessor|decode4|F[3]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[16]~200_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[16]~200 .lut_mask = 16'hCCB8;
defparam \myprocessor|decode7|valB[16]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N11
dffeas \myprocessor|decode7|regs:25:reg_array|r|bits:16:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[16]~42_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[25]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:25:reg_array|r|bits:16:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:25:reg_array|r|bits:16:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:25:reg_array|r|bits:16:r .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N13
dffeas \myprocessor|decode7|regs:29:reg_array|r|bits:16:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[16]~42_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[29]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:29:reg_array|r|bits:16:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:29:reg_array|r|bits:16:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:29:reg_array|r|bits:16:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N12
cycloneive_lcell_comb \myprocessor|decode7|valB[16]~201 (
// Equation(s):
// \myprocessor|decode7|valB[16]~201_combout  = (\myprocessor|decode7|valB[16]~200_combout  & (((\myprocessor|decode7|regs:29:reg_array|r|bits:16:r~q ) # (!\myprocessor|decode4|F[3]~0_combout )))) # (!\myprocessor|decode7|valB[16]~200_combout  & 
// (\myprocessor|decode7|regs:25:reg_array|r|bits:16:r~q  & ((\myprocessor|decode4|F[3]~0_combout ))))

	.dataa(\myprocessor|decode7|valB[16]~200_combout ),
	.datab(\myprocessor|decode7|regs:25:reg_array|r|bits:16:r~q ),
	.datac(\myprocessor|decode7|regs:29:reg_array|r|bits:16:r~q ),
	.datad(\myprocessor|decode4|F[3]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[16]~201_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[16]~201 .lut_mask = 16'hE4AA;
defparam \myprocessor|decode7|valB[16]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N28
cycloneive_lcell_comb \myprocessor|decode7|valB[16]~202 (
// Equation(s):
// \myprocessor|decode7|valB[16]~202_combout  = (\myprocessor|decode7|valB[21]~5_combout  & (\myprocessor|decode7|valB[21]~6_combout )) # (!\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[21]~6_combout  & 
// (\myprocessor|decode7|valB[16]~199_combout )) # (!\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[16]~201_combout )))))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|valB[21]~6_combout ),
	.datac(\myprocessor|decode7|valB[16]~199_combout ),
	.datad(\myprocessor|decode7|valB[16]~201_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[16]~202_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[16]~202 .lut_mask = 16'hD9C8;
defparam \myprocessor|decode7|valB[16]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N23
dffeas \myprocessor|decode7|regs:22:reg_array|r|bits:16:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[16]~42_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[22]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:22:reg_array|r|bits:16:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:16:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:16:r .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y30_N27
dffeas \myprocessor|decode7|regs:30:reg_array|r|bits:16:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[16]~42_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:30:reg_array|r|bits:16:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:30:reg_array|r|bits:16:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:30:reg_array|r|bits:16:r .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y30_N17
dffeas \myprocessor|decode7|regs:18:reg_array|r|bits:16:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[16]~42_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[18]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:18:reg_array|r|bits:16:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:18:reg_array|r|bits:16:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:18:reg_array|r|bits:16:r .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y31_N1
dffeas \myprocessor|decode7|regs:26:reg_array|r|bits:16:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[16]~42_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[26]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:26:reg_array|r|bits:16:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:26:reg_array|r|bits:16:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:26:reg_array|r|bits:16:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N16
cycloneive_lcell_comb \myprocessor|decode7|valB[16]~203 (
// Equation(s):
// \myprocessor|decode7|valB[16]~203_combout  = (\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode4|F [2]) # ((\myprocessor|decode7|regs:26:reg_array|r|bits:16:r~q )))) # (!\myprocessor|decode4|F[3]~0_combout  & (!\myprocessor|decode4|F [2] & 
// (\myprocessor|decode7|regs:18:reg_array|r|bits:16:r~q )))

	.dataa(\myprocessor|decode4|F[3]~0_combout ),
	.datab(\myprocessor|decode4|F [2]),
	.datac(\myprocessor|decode7|regs:18:reg_array|r|bits:16:r~q ),
	.datad(\myprocessor|decode7|regs:26:reg_array|r|bits:16:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[16]~203_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[16]~203 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valB[16]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N26
cycloneive_lcell_comb \myprocessor|decode7|valB[16]~204 (
// Equation(s):
// \myprocessor|decode7|valB[16]~204_combout  = (\myprocessor|decode4|F [2] & ((\myprocessor|decode7|valB[16]~203_combout  & ((\myprocessor|decode7|regs:30:reg_array|r|bits:16:r~q ))) # (!\myprocessor|decode7|valB[16]~203_combout  & 
// (\myprocessor|decode7|regs:22:reg_array|r|bits:16:r~q )))) # (!\myprocessor|decode4|F [2] & (((\myprocessor|decode7|valB[16]~203_combout ))))

	.dataa(\myprocessor|decode7|regs:22:reg_array|r|bits:16:r~q ),
	.datab(\myprocessor|decode4|F [2]),
	.datac(\myprocessor|decode7|regs:30:reg_array|r|bits:16:r~q ),
	.datad(\myprocessor|decode7|valB[16]~203_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[16]~204_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[16]~204 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valB[16]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N27
dffeas \myprocessor|decode7|regs:16:reg_array|r|bits:16:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[16]~42_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:16:reg_array|r|bits:16:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:16:reg_array|r|bits:16:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:16:reg_array|r|bits:16:r .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N17
dffeas \myprocessor|decode7|regs:24:reg_array|r|bits:16:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[16]~42_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [24]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:24:reg_array|r|bits:16:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:24:reg_array|r|bits:16:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:24:reg_array|r|bits:16:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N16
cycloneive_lcell_comb \myprocessor|decode7|valB[16]~196 (
// Equation(s):
// \myprocessor|decode7|valB[16]~196_combout  = (\myprocessor|decode4|F [2] & (((\myprocessor|decode4|F[3]~0_combout )))) # (!\myprocessor|decode4|F [2] & ((\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|regs:24:reg_array|r|bits:16:r~q ))) # 
// (!\myprocessor|decode4|F[3]~0_combout  & (\myprocessor|decode7|regs:16:reg_array|r|bits:16:r~q ))))

	.dataa(\myprocessor|decode7|regs:16:reg_array|r|bits:16:r~q ),
	.datab(\myprocessor|decode4|F [2]),
	.datac(\myprocessor|decode7|regs:24:reg_array|r|bits:16:r~q ),
	.datad(\myprocessor|decode4|F[3]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[16]~196_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[16]~196 .lut_mask = 16'hFC22;
defparam \myprocessor|decode7|valB[16]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N21
dffeas \myprocessor|decode7|regs:20:reg_array|r|bits:16:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[16]~42_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[20]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:20:reg_array|r|bits:16:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:20:reg_array|r|bits:16:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:20:reg_array|r|bits:16:r .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N7
dffeas \myprocessor|decode7|regs:28:reg_array|r|bits:16:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[16]~42_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [28]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:28:reg_array|r|bits:16:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:28:reg_array|r|bits:16:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:28:reg_array|r|bits:16:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N20
cycloneive_lcell_comb \myprocessor|decode7|valB[16]~197 (
// Equation(s):
// \myprocessor|decode7|valB[16]~197_combout  = (\myprocessor|decode4|F [2] & ((\myprocessor|decode7|valB[16]~196_combout  & ((\myprocessor|decode7|regs:28:reg_array|r|bits:16:r~q ))) # (!\myprocessor|decode7|valB[16]~196_combout  & 
// (\myprocessor|decode7|regs:20:reg_array|r|bits:16:r~q )))) # (!\myprocessor|decode4|F [2] & (\myprocessor|decode7|valB[16]~196_combout ))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode7|valB[16]~196_combout ),
	.datac(\myprocessor|decode7|regs:20:reg_array|r|bits:16:r~q ),
	.datad(\myprocessor|decode7|regs:28:reg_array|r|bits:16:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[16]~197_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[16]~197 .lut_mask = 16'hEC64;
defparam \myprocessor|decode7|valB[16]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N30
cycloneive_lcell_comb \myprocessor|decode7|valB[16]~205 (
// Equation(s):
// \myprocessor|decode7|valB[16]~205_combout  = (\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[16]~202_combout  & (\myprocessor|decode7|valB[16]~204_combout )) # (!\myprocessor|decode7|valB[16]~202_combout  & 
// ((\myprocessor|decode7|valB[16]~197_combout ))))) # (!\myprocessor|decode7|valB[21]~5_combout  & (\myprocessor|decode7|valB[16]~202_combout ))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|valB[16]~202_combout ),
	.datac(\myprocessor|decode7|valB[16]~204_combout ),
	.datad(\myprocessor|decode7|valB[16]~197_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[16]~205_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[16]~205 .lut_mask = 16'hE6C4;
defparam \myprocessor|decode7|valB[16]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N29
dffeas \myprocessor|decode7|regs:12:reg_array|r|bits:16:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[16]~42_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[12]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:12:reg_array|r|bits:16:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:12:reg_array|r|bits:16:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:12:reg_array|r|bits:16:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y38_N3
dffeas \myprocessor|decode7|regs:13:reg_array|r|bits:16:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[16]~42_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[13]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:13:reg_array|r|bits:16:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:13:reg_array|r|bits:16:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:13:reg_array|r|bits:16:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N16
cycloneive_lcell_comb \myprocessor|decode7|regs:15:reg_array|r|bits:16:r~feeder (
// Equation(s):
// \myprocessor|decode7|regs:15:reg_array|r|bits:16:r~feeder_combout  = \myprocessor|writeback1|F[16]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|writeback1|F[16]~42_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|decode7|regs:15:reg_array|r|bits:16:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:16:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:16:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N17
dffeas \myprocessor|decode7|regs:15:reg_array|r|bits:16:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|decode7|regs:15:reg_array|r|bits:16:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|decode7|inEnable[15]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:15:reg_array|r|bits:16:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:16:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:16:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N2
cycloneive_lcell_comb \myprocessor|decode7|valB[16]~213 (
// Equation(s):
// \myprocessor|decode7|valB[16]~213_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[21]~5_combout ) # ((\myprocessor|decode7|regs:15:reg_array|r|bits:16:r~q )))) # (!\myprocessor|decode7|valB[21]~6_combout  & 
// (!\myprocessor|decode7|valB[21]~5_combout  & (\myprocessor|decode7|regs:13:reg_array|r|bits:16:r~q )))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|valB[21]~5_combout ),
	.datac(\myprocessor|decode7|regs:13:reg_array|r|bits:16:r~q ),
	.datad(\myprocessor|decode7|regs:15:reg_array|r|bits:16:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[16]~213_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[16]~213 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valB[16]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N24
cycloneive_lcell_comb \myprocessor|decode7|valB[16]~214 (
// Equation(s):
// \myprocessor|decode7|valB[16]~214_combout  = (\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[16]~213_combout  & ((\myprocessor|decode7|regs:14:reg_array|r|bits:16:r~q ))) # (!\myprocessor|decode7|valB[16]~213_combout  & 
// (\myprocessor|decode7|regs:12:reg_array|r|bits:16:r~q )))) # (!\myprocessor|decode7|valB[21]~5_combout  & (((\myprocessor|decode7|valB[16]~213_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|regs:12:reg_array|r|bits:16:r~q ),
	.datac(\myprocessor|decode7|regs:14:reg_array|r|bits:16:r~q ),
	.datad(\myprocessor|decode7|valB[16]~213_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[16]~214_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[16]~214 .lut_mask = 16'hF588;
defparam \myprocessor|decode7|valB[16]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N4
cycloneive_lcell_comb \myprocessor|decode7|valB[16]~215 (
// Equation(s):
// \myprocessor|decode7|valB[16]~215_combout  = (\myprocessor|decode7|valB[16]~212_combout  & (((\myprocessor|decode7|valB[16]~214_combout ) # (!\myprocessor|decode7|valB[21]~20_combout )))) # (!\myprocessor|decode7|valB[16]~212_combout  & 
// (\myprocessor|decode7|valB[16]~205_combout  & (\myprocessor|decode7|valB[21]~20_combout )))

	.dataa(\myprocessor|decode7|valB[16]~212_combout ),
	.datab(\myprocessor|decode7|valB[16]~205_combout ),
	.datac(\myprocessor|decode7|valB[21]~20_combout ),
	.datad(\myprocessor|decode7|valB[16]~214_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[16]~215_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[16]~215 .lut_mask = 16'hEA4A;
defparam \myprocessor|decode7|valB[16]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N6
cycloneive_lcell_comb \myprocessor|execute02|B_prime[16] (
// Equation(s):
// \myprocessor|execute02|B_prime [16] = \myprocessor|decode1|ALUopcode[0]~1_combout  $ (((\myprocessor|decode1|immed_notRT~combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [16])) # (!\myprocessor|decode1|immed_notRT~combout  & 
// ((\myprocessor|decode7|valB[16]~215_combout )))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [16]),
	.datab(\myprocessor|decode1|immed_notRT~combout ),
	.datac(\myprocessor|decode7|valB[16]~215_combout ),
	.datad(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|B_prime [16]),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|B_prime[16] .lut_mask = 16'h47B8;
defparam \myprocessor|execute02|B_prime[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N8
cycloneive_lcell_comb \myprocessor|decode7|valA[16]~47 (
// Equation(s):
// \myprocessor|decode7|valA[16]~47_combout  = (\myprocessor|decode7|valA[12]~0_combout  & \myprocessor|decode7|valA[16]~46_combout )

	.dataa(\myprocessor|decode7|valA[12]~0_combout ),
	.datab(gnd),
	.datac(\myprocessor|decode7|valA[16]~46_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[16]~47_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[16]~47 .lut_mask = 16'hA0A0;
defparam \myprocessor|decode7|valA[16]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N11
dffeas \myprocessor|decode7|regs:12:reg_array|r|bits:17:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[17]~46_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[12]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:12:reg_array|r|bits:17:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:12:reg_array|r|bits:17:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:12:reg_array|r|bits:17:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y38_N17
dffeas \myprocessor|decode7|regs:13:reg_array|r|bits:17:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[17]~46_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[13]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:13:reg_array|r|bits:17:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:13:reg_array|r|bits:17:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:13:reg_array|r|bits:17:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N16
cycloneive_lcell_comb \myprocessor|decode7|valB[17]~193 (
// Equation(s):
// \myprocessor|decode7|valB[17]~193_combout  = (\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|regs:12:reg_array|r|bits:17:r~q ) # ((\myprocessor|decode7|valB[21]~6_combout )))) # (!\myprocessor|decode7|valB[21]~5_combout  & 
// (((\myprocessor|decode7|regs:13:reg_array|r|bits:17:r~q  & !\myprocessor|decode7|valB[21]~6_combout ))))

	.dataa(\myprocessor|decode7|regs:12:reg_array|r|bits:17:r~q ),
	.datab(\myprocessor|decode7|valB[21]~5_combout ),
	.datac(\myprocessor|decode7|regs:13:reg_array|r|bits:17:r~q ),
	.datad(\myprocessor|decode7|valB[21]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[17]~193_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[17]~193 .lut_mask = 16'hCCB8;
defparam \myprocessor|decode7|valB[17]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N1
dffeas \myprocessor|decode7|regs:15:reg_array|r|bits:17:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[17]~46_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[15]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:15:reg_array|r|bits:17:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:17:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:17:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y38_N19
dffeas \myprocessor|decode7|regs:14:reg_array|r|bits:17:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[17]~46_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[14]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:14:reg_array|r|bits:17:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:14:reg_array|r|bits:17:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:14:reg_array|r|bits:17:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N18
cycloneive_lcell_comb \myprocessor|decode7|valB[17]~194 (
// Equation(s):
// \myprocessor|decode7|valB[17]~194_combout  = (\myprocessor|decode7|valB[17]~193_combout  & (((\myprocessor|decode7|regs:14:reg_array|r|bits:17:r~q ) # (!\myprocessor|decode7|valB[21]~6_combout )))) # (!\myprocessor|decode7|valB[17]~193_combout  & 
// (\myprocessor|decode7|regs:15:reg_array|r|bits:17:r~q  & ((\myprocessor|decode7|valB[21]~6_combout ))))

	.dataa(\myprocessor|decode7|valB[17]~193_combout ),
	.datab(\myprocessor|decode7|regs:15:reg_array|r|bits:17:r~q ),
	.datac(\myprocessor|decode7|regs:14:reg_array|r|bits:17:r~q ),
	.datad(\myprocessor|decode7|valB[21]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[17]~194_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[17]~194 .lut_mask = 16'hE4AA;
defparam \myprocessor|decode7|valB[17]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N1
dffeas \myprocessor|decode7|regs:8:reg_array|r|bits:17:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[17]~46_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[8]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:8:reg_array|r|bits:17:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:8:reg_array|r|bits:17:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:8:reg_array|r|bits:17:r .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N25
dffeas \myprocessor|decode7|regs:10:reg_array|r|bits:17:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[17]~46_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[10]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:10:reg_array|r|bits:17:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:10:reg_array|r|bits:17:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:10:reg_array|r|bits:17:r .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y35_N27
dffeas \myprocessor|decode7|regs:11:reg_array|r|bits:17:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[17]~46_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[11]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:11:reg_array|r|bits:17:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:17:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:17:r .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N11
dffeas \myprocessor|decode7|regs:9:reg_array|r|bits:17:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[17]~46_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[9]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:9:reg_array|r|bits:17:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:9:reg_array|r|bits:17:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:9:reg_array|r|bits:17:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N10
cycloneive_lcell_comb \myprocessor|decode7|valB[17]~176 (
// Equation(s):
// \myprocessor|decode7|valB[17]~176_combout  = (\myprocessor|decode7|valB[21]~5_combout  & (((\myprocessor|decode7|valB[21]~6_combout )))) # (!\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[21]~6_combout  & 
// (\myprocessor|decode7|regs:11:reg_array|r|bits:17:r~q )) # (!\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|regs:9:reg_array|r|bits:17:r~q )))))

	.dataa(\myprocessor|decode7|regs:11:reg_array|r|bits:17:r~q ),
	.datab(\myprocessor|decode7|valB[21]~5_combout ),
	.datac(\myprocessor|decode7|regs:9:reg_array|r|bits:17:r~q ),
	.datad(\myprocessor|decode7|valB[21]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[17]~176_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[17]~176 .lut_mask = 16'hEE30;
defparam \myprocessor|decode7|valB[17]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N24
cycloneive_lcell_comb \myprocessor|decode7|valB[17]~177 (
// Equation(s):
// \myprocessor|decode7|valB[17]~177_combout  = (\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[17]~176_combout  & ((\myprocessor|decode7|regs:10:reg_array|r|bits:17:r~q ))) # (!\myprocessor|decode7|valB[17]~176_combout  & 
// (\myprocessor|decode7|regs:8:reg_array|r|bits:17:r~q )))) # (!\myprocessor|decode7|valB[21]~5_combout  & (((\myprocessor|decode7|valB[17]~176_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|regs:8:reg_array|r|bits:17:r~q ),
	.datac(\myprocessor|decode7|regs:10:reg_array|r|bits:17:r~q ),
	.datad(\myprocessor|decode7|valB[17]~176_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[17]~177_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[17]~177 .lut_mask = 16'hF588;
defparam \myprocessor|decode7|valB[17]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N17
dffeas \myprocessor|decode7|regs:7:reg_array|r|bits:17:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[17]~46_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[7]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:7:reg_array|r|bits:17:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:7:reg_array|r|bits:17:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:7:reg_array|r|bits:17:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y37_N27
dffeas \myprocessor|decode7|regs:6:reg_array|r|bits:17:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[17]~46_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[6]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:6:reg_array|r|bits:17:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:6:reg_array|r|bits:17:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:6:reg_array|r|bits:17:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y37_N25
dffeas \myprocessor|decode7|regs:5:reg_array|r|bits:17:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[17]~46_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[5]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:5:reg_array|r|bits:17:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:5:reg_array|r|bits:17:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:5:reg_array|r|bits:17:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N31
dffeas \myprocessor|decode7|regs:4:reg_array|r|bits:17:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[17]~46_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[4]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:4:reg_array|r|bits:17:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:4:reg_array|r|bits:17:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:4:reg_array|r|bits:17:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N24
cycloneive_lcell_comb \myprocessor|decode7|valB[17]~188 (
// Equation(s):
// \myprocessor|decode7|valB[17]~188_combout  = (\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[21]~6_combout ) # ((\myprocessor|decode7|regs:4:reg_array|r|bits:17:r~q )))) # (!\myprocessor|decode7|valB[21]~5_combout  & 
// (!\myprocessor|decode7|valB[21]~6_combout  & (\myprocessor|decode7|regs:5:reg_array|r|bits:17:r~q )))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|valB[21]~6_combout ),
	.datac(\myprocessor|decode7|regs:5:reg_array|r|bits:17:r~q ),
	.datad(\myprocessor|decode7|regs:4:reg_array|r|bits:17:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[17]~188_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[17]~188 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valB[17]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N26
cycloneive_lcell_comb \myprocessor|decode7|valB[17]~189 (
// Equation(s):
// \myprocessor|decode7|valB[17]~189_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[17]~188_combout  & ((\myprocessor|decode7|regs:6:reg_array|r|bits:17:r~q ))) # (!\myprocessor|decode7|valB[17]~188_combout  & 
// (\myprocessor|decode7|regs:7:reg_array|r|bits:17:r~q )))) # (!\myprocessor|decode7|valB[21]~6_combout  & (((\myprocessor|decode7|valB[17]~188_combout ))))

	.dataa(\myprocessor|decode7|regs:7:reg_array|r|bits:17:r~q ),
	.datab(\myprocessor|decode7|valB[21]~6_combout ),
	.datac(\myprocessor|decode7|regs:6:reg_array|r|bits:17:r~q ),
	.datad(\myprocessor|decode7|valB[17]~188_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[17]~189_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[17]~189 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valB[17]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N29
dffeas \myprocessor|decode7|regs:1:reg_array|r|bits:17:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[17]~46_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[1]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:1:reg_array|r|bits:17:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:1:reg_array|r|bits:17:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:1:reg_array|r|bits:17:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N10
cycloneive_lcell_comb \myprocessor|decode7|valB[17]~190 (
// Equation(s):
// \myprocessor|decode7|valB[17]~190_combout  = (\myprocessor|decode7|valB[21]~23_combout  & (((\myprocessor|decode7|valB[21]~26_combout )))) # (!\myprocessor|decode7|valB[21]~23_combout  & ((\myprocessor|decode7|valB[21]~26_combout  & 
// (\myprocessor|decode7|valB[17]~189_combout )) # (!\myprocessor|decode7|valB[21]~26_combout  & ((\myprocessor|decode7|regs:1:reg_array|r|bits:17:r~q )))))

	.dataa(\myprocessor|decode7|valB[17]~189_combout ),
	.datab(\myprocessor|decode7|regs:1:reg_array|r|bits:17:r~q ),
	.datac(\myprocessor|decode7|valB[21]~23_combout ),
	.datad(\myprocessor|decode7|valB[21]~26_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[17]~190_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[17]~190 .lut_mask = 16'hFA0C;
defparam \myprocessor|decode7|valB[17]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N11
dffeas \myprocessor|decode7|regs:2:reg_array|r|bits:17:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[17]~46_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[2]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:2:reg_array|r|bits:17:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:2:reg_array|r|bits:17:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:2:reg_array|r|bits:17:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N20
cycloneive_lcell_comb \myprocessor|decode7|valB[17]~191 (
// Equation(s):
// \myprocessor|decode7|valB[17]~191_combout  = (\myprocessor|decode7|valB[17]~190_combout  & ((\myprocessor|decode7|regs:2:reg_array|r|bits:17:r~q ) # ((!\myprocessor|decode7|valB[21]~656_combout )))) # (!\myprocessor|decode7|valB[17]~190_combout  & 
// (((\myprocessor|decode7|regs:3:reg_array|r|bits:17:r~q  & \myprocessor|decode7|valB[21]~656_combout ))))

	.dataa(\myprocessor|decode7|valB[17]~190_combout ),
	.datab(\myprocessor|decode7|regs:2:reg_array|r|bits:17:r~q ),
	.datac(\myprocessor|decode7|regs:3:reg_array|r|bits:17:r~q ),
	.datad(\myprocessor|decode7|valB[21]~656_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[17]~191_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[17]~191 .lut_mask = 16'hD8AA;
defparam \myprocessor|decode7|valB[17]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N5
dffeas \myprocessor|decode7|regs:23:reg_array|r|bits:17:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[17]~46_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[23]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:23:reg_array|r|bits:17:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:23:reg_array|r|bits:17:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:23:reg_array|r|bits:17:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y34_N15
dffeas \myprocessor|decode7|regs:19:reg_array|r|bits:17:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[17]~46_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[19]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:19:reg_array|r|bits:17:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:19:reg_array|r|bits:17:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:19:reg_array|r|bits:17:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N4
cycloneive_lcell_comb \myprocessor|decode7|valB[17]~178 (
// Equation(s):
// \myprocessor|decode7|valB[17]~178_combout  = (\myprocessor|decode4|F [2] & ((\myprocessor|decode4|F[3]~0_combout ) # ((\myprocessor|decode7|regs:23:reg_array|r|bits:17:r~q )))) # (!\myprocessor|decode4|F [2] & (!\myprocessor|decode4|F[3]~0_combout  & 
// ((\myprocessor|decode7|regs:19:reg_array|r|bits:17:r~q ))))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:23:reg_array|r|bits:17:r~q ),
	.datad(\myprocessor|decode7|regs:19:reg_array|r|bits:17:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[17]~178_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[17]~178 .lut_mask = 16'hB9A8;
defparam \myprocessor|decode7|valB[17]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N25
dffeas \myprocessor|decode7|regs:27:reg_array|r|bits:17:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[17]~46_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[27]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:27:reg_array|r|bits:17:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:27:reg_array|r|bits:17:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:27:reg_array|r|bits:17:r .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N3
dffeas \myprocessor|decode7|regs:31:reg_array|r|bits:17:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[17]~46_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:31:reg_array|r|bits:17:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:31:reg_array|r|bits:17:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:31:reg_array|r|bits:17:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N24
cycloneive_lcell_comb \myprocessor|decode7|valB[17]~179 (
// Equation(s):
// \myprocessor|decode7|valB[17]~179_combout  = (\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|valB[17]~178_combout  & ((\myprocessor|decode7|regs:31:reg_array|r|bits:17:r~q ))) # (!\myprocessor|decode7|valB[17]~178_combout  & 
// (\myprocessor|decode7|regs:27:reg_array|r|bits:17:r~q )))) # (!\myprocessor|decode4|F[3]~0_combout  & (\myprocessor|decode7|valB[17]~178_combout ))

	.dataa(\myprocessor|decode4|F[3]~0_combout ),
	.datab(\myprocessor|decode7|valB[17]~178_combout ),
	.datac(\myprocessor|decode7|regs:27:reg_array|r|bits:17:r~q ),
	.datad(\myprocessor|decode7|regs:31:reg_array|r|bits:17:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[17]~179_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[17]~179 .lut_mask = 16'hEC64;
defparam \myprocessor|decode7|valB[17]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N3
dffeas \myprocessor|decode7|regs:30:reg_array|r|bits:17:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[17]~46_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:30:reg_array|r|bits:17:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:30:reg_array|r|bits:17:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:30:reg_array|r|bits:17:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N27
dffeas \myprocessor|decode7|regs:22:reg_array|r|bits:17:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[17]~46_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[22]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:22:reg_array|r|bits:17:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:17:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:17:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N17
dffeas \myprocessor|decode7|regs:26:reg_array|r|bits:17:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[17]~46_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[26]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:26:reg_array|r|bits:17:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:26:reg_array|r|bits:17:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:26:reg_array|r|bits:17:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y32_N1
dffeas \myprocessor|decode7|regs:18:reg_array|r|bits:17:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[17]~46_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[18]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:18:reg_array|r|bits:17:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:18:reg_array|r|bits:17:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:18:reg_array|r|bits:17:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N16
cycloneive_lcell_comb \myprocessor|decode7|valB[17]~185 (
// Equation(s):
// \myprocessor|decode7|valB[17]~185_combout  = (\myprocessor|decode4|F [2] & (\myprocessor|decode4|F[3]~0_combout )) # (!\myprocessor|decode4|F [2] & ((\myprocessor|decode4|F[3]~0_combout  & (\myprocessor|decode7|regs:26:reg_array|r|bits:17:r~q )) # 
// (!\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|regs:18:reg_array|r|bits:17:r~q )))))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:26:reg_array|r|bits:17:r~q ),
	.datad(\myprocessor|decode7|regs:18:reg_array|r|bits:17:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[17]~185_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[17]~185 .lut_mask = 16'hD9C8;
defparam \myprocessor|decode7|valB[17]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N26
cycloneive_lcell_comb \myprocessor|decode7|valB[17]~186 (
// Equation(s):
// \myprocessor|decode7|valB[17]~186_combout  = (\myprocessor|decode4|F [2] & ((\myprocessor|decode7|valB[17]~185_combout  & (\myprocessor|decode7|regs:30:reg_array|r|bits:17:r~q )) # (!\myprocessor|decode7|valB[17]~185_combout  & 
// ((\myprocessor|decode7|regs:22:reg_array|r|bits:17:r~q ))))) # (!\myprocessor|decode4|F [2] & (((\myprocessor|decode7|valB[17]~185_combout ))))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode7|regs:30:reg_array|r|bits:17:r~q ),
	.datac(\myprocessor|decode7|regs:22:reg_array|r|bits:17:r~q ),
	.datad(\myprocessor|decode7|valB[17]~185_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[17]~186_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[17]~186 .lut_mask = 16'hDDA0;
defparam \myprocessor|decode7|valB[17]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N3
dffeas \myprocessor|decode7|regs:21:reg_array|r|bits:17:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[17]~46_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[21]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:21:reg_array|r|bits:17:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:21:reg_array|r|bits:17:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:21:reg_array|r|bits:17:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y30_N25
dffeas \myprocessor|decode7|regs:17:reg_array|r|bits:17:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[17]~46_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[17]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:17:reg_array|r|bits:17:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:17:reg_array|r|bits:17:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:17:reg_array|r|bits:17:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N24
cycloneive_lcell_comb \myprocessor|decode7|valB[17]~182 (
// Equation(s):
// \myprocessor|decode7|valB[17]~182_combout  = (\myprocessor|decode4|F [2] & ((\myprocessor|decode7|regs:21:reg_array|r|bits:17:r~q ) # ((\myprocessor|decode4|F[3]~0_combout )))) # (!\myprocessor|decode4|F [2] & 
// (((\myprocessor|decode7|regs:17:reg_array|r|bits:17:r~q  & !\myprocessor|decode4|F[3]~0_combout ))))

	.dataa(\myprocessor|decode7|regs:21:reg_array|r|bits:17:r~q ),
	.datab(\myprocessor|decode4|F [2]),
	.datac(\myprocessor|decode7|regs:17:reg_array|r|bits:17:r~q ),
	.datad(\myprocessor|decode4|F[3]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[17]~182_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[17]~182 .lut_mask = 16'hCCB8;
defparam \myprocessor|decode7|valB[17]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N21
dffeas \myprocessor|decode7|regs:25:reg_array|r|bits:17:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[17]~46_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[25]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:25:reg_array|r|bits:17:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:25:reg_array|r|bits:17:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:25:reg_array|r|bits:17:r .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N19
dffeas \myprocessor|decode7|regs:29:reg_array|r|bits:17:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[17]~46_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[29]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:29:reg_array|r|bits:17:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:29:reg_array|r|bits:17:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:29:reg_array|r|bits:17:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N18
cycloneive_lcell_comb \myprocessor|decode7|valB[17]~183 (
// Equation(s):
// \myprocessor|decode7|valB[17]~183_combout  = (\myprocessor|decode7|valB[17]~182_combout  & (((\myprocessor|decode7|regs:29:reg_array|r|bits:17:r~q ) # (!\myprocessor|decode4|F[3]~0_combout )))) # (!\myprocessor|decode7|valB[17]~182_combout  & 
// (\myprocessor|decode7|regs:25:reg_array|r|bits:17:r~q  & ((\myprocessor|decode4|F[3]~0_combout ))))

	.dataa(\myprocessor|decode7|valB[17]~182_combout ),
	.datab(\myprocessor|decode7|regs:25:reg_array|r|bits:17:r~q ),
	.datac(\myprocessor|decode7|regs:29:reg_array|r|bits:17:r~q ),
	.datad(\myprocessor|decode4|F[3]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[17]~183_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[17]~183 .lut_mask = 16'hE4AA;
defparam \myprocessor|decode7|valB[17]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N23
dffeas \myprocessor|decode7|regs:16:reg_array|r|bits:17:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[17]~46_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:16:reg_array|r|bits:17:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:16:reg_array|r|bits:17:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:16:reg_array|r|bits:17:r .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N5
dffeas \myprocessor|decode7|regs:24:reg_array|r|bits:17:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[17]~46_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [24]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:24:reg_array|r|bits:17:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:24:reg_array|r|bits:17:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:24:reg_array|r|bits:17:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N4
cycloneive_lcell_comb \myprocessor|decode7|valB[17]~180 (
// Equation(s):
// \myprocessor|decode7|valB[17]~180_combout  = (\myprocessor|decode4|F [2] & (((\myprocessor|decode4|F[3]~0_combout )))) # (!\myprocessor|decode4|F [2] & ((\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|regs:24:reg_array|r|bits:17:r~q ))) # 
// (!\myprocessor|decode4|F[3]~0_combout  & (\myprocessor|decode7|regs:16:reg_array|r|bits:17:r~q ))))

	.dataa(\myprocessor|decode7|regs:16:reg_array|r|bits:17:r~q ),
	.datab(\myprocessor|decode4|F [2]),
	.datac(\myprocessor|decode7|regs:24:reg_array|r|bits:17:r~q ),
	.datad(\myprocessor|decode4|F[3]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[17]~180_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[17]~180 .lut_mask = 16'hFC22;
defparam \myprocessor|decode7|valB[17]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N1
dffeas \myprocessor|decode7|regs:20:reg_array|r|bits:17:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[17]~46_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[20]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:20:reg_array|r|bits:17:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:20:reg_array|r|bits:17:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:20:reg_array|r|bits:17:r .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N11
dffeas \myprocessor|decode7|regs:28:reg_array|r|bits:17:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[17]~46_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [28]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:28:reg_array|r|bits:17:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:28:reg_array|r|bits:17:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:28:reg_array|r|bits:17:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N0
cycloneive_lcell_comb \myprocessor|decode7|valB[17]~181 (
// Equation(s):
// \myprocessor|decode7|valB[17]~181_combout  = (\myprocessor|decode4|F [2] & ((\myprocessor|decode7|valB[17]~180_combout  & ((\myprocessor|decode7|regs:28:reg_array|r|bits:17:r~q ))) # (!\myprocessor|decode7|valB[17]~180_combout  & 
// (\myprocessor|decode7|regs:20:reg_array|r|bits:17:r~q )))) # (!\myprocessor|decode4|F [2] & (\myprocessor|decode7|valB[17]~180_combout ))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode7|valB[17]~180_combout ),
	.datac(\myprocessor|decode7|regs:20:reg_array|r|bits:17:r~q ),
	.datad(\myprocessor|decode7|regs:28:reg_array|r|bits:17:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[17]~181_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[17]~181 .lut_mask = 16'hEC64;
defparam \myprocessor|decode7|valB[17]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N28
cycloneive_lcell_comb \myprocessor|decode7|valB[17]~184 (
// Equation(s):
// \myprocessor|decode7|valB[17]~184_combout  = (\myprocessor|decode7|valB[21]~6_combout  & (((\myprocessor|decode7|valB[21]~5_combout )))) # (!\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[21]~5_combout  & 
// ((\myprocessor|decode7|valB[17]~181_combout ))) # (!\myprocessor|decode7|valB[21]~5_combout  & (\myprocessor|decode7|valB[17]~183_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|valB[17]~183_combout ),
	.datac(\myprocessor|decode7|valB[21]~5_combout ),
	.datad(\myprocessor|decode7|valB[17]~181_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[17]~184_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[17]~184 .lut_mask = 16'hF4A4;
defparam \myprocessor|decode7|valB[17]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N6
cycloneive_lcell_comb \myprocessor|decode7|valB[17]~187 (
// Equation(s):
// \myprocessor|decode7|valB[17]~187_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[17]~184_combout  & ((\myprocessor|decode7|valB[17]~186_combout ))) # (!\myprocessor|decode7|valB[17]~184_combout  & 
// (\myprocessor|decode7|valB[17]~179_combout )))) # (!\myprocessor|decode7|valB[21]~6_combout  & (((\myprocessor|decode7|valB[17]~184_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|valB[17]~179_combout ),
	.datac(\myprocessor|decode7|valB[17]~186_combout ),
	.datad(\myprocessor|decode7|valB[17]~184_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[17]~187_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[17]~187 .lut_mask = 16'hF588;
defparam \myprocessor|decode7|valB[17]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N24
cycloneive_lcell_comb \myprocessor|decode7|valB[17]~192 (
// Equation(s):
// \myprocessor|decode7|valB[17]~192_combout  = (\myprocessor|decode7|valB[21]~20_combout  & (((\myprocessor|decode7|valB[21]~9_combout ) # (\myprocessor|decode7|valB[17]~187_combout )))) # (!\myprocessor|decode7|valB[21]~20_combout  & 
// (\myprocessor|decode7|valB[17]~191_combout  & (!\myprocessor|decode7|valB[21]~9_combout )))

	.dataa(\myprocessor|decode7|valB[21]~20_combout ),
	.datab(\myprocessor|decode7|valB[17]~191_combout ),
	.datac(\myprocessor|decode7|valB[21]~9_combout ),
	.datad(\myprocessor|decode7|valB[17]~187_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[17]~192_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[17]~192 .lut_mask = 16'hAEA4;
defparam \myprocessor|decode7|valB[17]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N24
cycloneive_lcell_comb \myprocessor|decode7|valB[17]~195 (
// Equation(s):
// \myprocessor|decode7|valB[17]~195_combout  = (\myprocessor|decode7|valB[21]~9_combout  & ((\myprocessor|decode7|valB[17]~192_combout  & (\myprocessor|decode7|valB[17]~194_combout )) # (!\myprocessor|decode7|valB[17]~192_combout  & 
// ((\myprocessor|decode7|valB[17]~177_combout ))))) # (!\myprocessor|decode7|valB[21]~9_combout  & (((\myprocessor|decode7|valB[17]~192_combout ))))

	.dataa(\myprocessor|decode7|valB[17]~194_combout ),
	.datab(\myprocessor|decode7|valB[17]~177_combout ),
	.datac(\myprocessor|decode7|valB[21]~9_combout ),
	.datad(\myprocessor|decode7|valB[17]~192_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[17]~195_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[17]~195 .lut_mask = 16'hAFC0;
defparam \myprocessor|decode7|valB[17]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N16
cycloneive_lcell_comb \myprocessor|execute01|F[17]~2 (
// Equation(s):
// \myprocessor|execute01|F[17]~2_combout  = (\myprocessor|decode1|immed_notRT~combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [16])) # (!\myprocessor|decode1|immed_notRT~combout  & ((\myprocessor|decode7|valB[17]~195_combout )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [16]),
	.datab(gnd),
	.datac(\myprocessor|decode7|valB[17]~195_combout ),
	.datad(\myprocessor|decode1|immed_notRT~combout ),
	.cin(gnd),
	.combout(\myprocessor|execute01|F[17]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute01|F[17]~2 .lut_mask = 16'hAAF0;
defparam \myprocessor|execute01|F[17]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N20
cycloneive_lcell_comb \myprocessor|writeback1|F[17]~90 (
// Equation(s):
// \myprocessor|writeback1|F[17]~90_combout  = (\myprocessor|writeback1|F[18]~43_combout  & ((\myprocessor|execute01|F[17]~2_combout ) # ((\myprocessor|decode7|valA[12]~0_combout  & \myprocessor|decode7|valA[17]~67_combout ))))

	.dataa(\myprocessor|writeback1|F[18]~43_combout ),
	.datab(\myprocessor|execute01|F[17]~2_combout ),
	.datac(\myprocessor|decode7|valA[12]~0_combout ),
	.datad(\myprocessor|decode7|valA[17]~67_combout ),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[17]~90_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[17]~90 .lut_mask = 16'hA888;
defparam \myprocessor|writeback1|F[17]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N16
cycloneive_lcell_comb \myprocessor|execute02|R[29]~112 (
// Equation(s):
// \myprocessor|execute02|R[29]~112_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31]) # ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [30]) # (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [29] $ 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [28])))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [29]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31]),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [30]),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[29]~112_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[29]~112 .lut_mask = 16'hFEFD;
defparam \myprocessor|execute02|R[29]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N12
cycloneive_lcell_comb \myprocessor|execute02|R_and[17] (
// Equation(s):
// \myprocessor|execute02|R_and [17] = (\myprocessor|decode7|valA[17]~68_combout  & ((\myprocessor|decode1|immed_notRT~combout  & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [16]))) # (!\myprocessor|decode1|immed_notRT~combout  & 
// (\myprocessor|decode7|valB[17]~195_combout ))))

	.dataa(\myprocessor|decode7|valB[17]~195_combout ),
	.datab(\myprocessor|decode1|immed_notRT~combout ),
	.datac(\myprocessor|decode7|valA[17]~68_combout ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\myprocessor|execute02|R_and [17]),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R_and[17] .lut_mask = 16'hE020;
defparam \myprocessor|execute02|R_and[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N24
cycloneive_lcell_comb \myprocessor|execute02|B_prime[17] (
// Equation(s):
// \myprocessor|execute02|B_prime [17] = \myprocessor|decode1|ALUopcode[0]~1_combout  $ (((\myprocessor|decode1|immed_notRT~combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [16])) # (!\myprocessor|decode1|immed_notRT~combout  & 
// ((\myprocessor|decode7|valB[17]~195_combout )))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [16]),
	.datab(\myprocessor|decode1|immed_notRT~combout ),
	.datac(\myprocessor|decode7|valB[17]~195_combout ),
	.datad(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|B_prime [17]),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|B_prime[17] .lut_mask = 16'h47B8;
defparam \myprocessor|execute02|B_prime[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N14
cycloneive_lcell_comb \myprocessor|execute02|R[17]~113 (
// Equation(s):
// \myprocessor|execute02|R[17]~113_combout  = (\myprocessor|execute02|R[29]~112_combout  & ((\myprocessor|decode7|valA[17]~68_combout  $ (\myprocessor|execute02|B_prime [17])))) # (!\myprocessor|execute02|R[29]~112_combout  & (\myprocessor|execute02|R_and 
// [17]))

	.dataa(\myprocessor|execute02|R_and [17]),
	.datab(\myprocessor|decode7|valA[17]~68_combout ),
	.datac(\myprocessor|execute02|R[29]~112_combout ),
	.datad(\myprocessor|execute02|B_prime [17]),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[17]~113_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[17]~113 .lut_mask = 16'h3ACA;
defparam \myprocessor|execute02|R[17]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N22
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxxNx|F~3 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxxNx|F~3_combout  = (\myprocessor|execute02|shifter_inst|RxxxNx|F[29]~18_combout  & ((\myprocessor|execute01|F[0]~1_combout  & (\myprocessor|decode7|valA[0]~25_combout )) # (!\myprocessor|execute01|F[0]~1_combout  & 
// ((\myprocessor|decode7|valA[1]~88_combout )))))

	.dataa(\myprocessor|decode7|valA[0]~25_combout ),
	.datab(\myprocessor|execute01|F[0]~1_combout ),
	.datac(\myprocessor|execute02|shifter_inst|RxxxNx|F[29]~18_combout ),
	.datad(\myprocessor|decode7|valA[1]~88_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxxNx|F~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F~3 .lut_mask = 16'hB080;
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N10
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxNxxx|F~8 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxNxxx|F~8_combout  = (\myprocessor|execute02|shifter_inst|LxxxNx|F~3_combout  & \myprocessor|execute02|shifter_inst|RxNxxx|F~25_combout )

	.dataa(\myprocessor|execute02|shifter_inst|LxxxNx|F~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|execute02|shifter_inst|RxNxxx|F~25_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxNxxx|F~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxNxxx|F~8 .lut_mask = 16'hAA00;
defparam \myprocessor|execute02|shifter_inst|LxNxxx|F~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y33_N29
dffeas \myprocessor|decode7|regs:19:reg_array|r|bits:20:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[20]~66_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[19]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:19:reg_array|r|bits:20:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:19:reg_array|r|bits:20:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:19:reg_array|r|bits:20:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y33_N23
dffeas \myprocessor|decode7|regs:23:reg_array|r|bits:20:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[20]~66_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[23]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:23:reg_array|r|bits:20:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:23:reg_array|r|bits:20:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:23:reg_array|r|bits:20:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N22
cycloneive_lcell_comb \myprocessor|decode7|valB[20]~438 (
// Equation(s):
// \myprocessor|decode7|valB[20]~438_combout  = (\myprocessor|decode4|F [2] & (((\myprocessor|decode7|regs:23:reg_array|r|bits:20:r~q ) # (\myprocessor|decode4|F[3]~0_combout )))) # (!\myprocessor|decode4|F [2] & 
// (\myprocessor|decode7|regs:19:reg_array|r|bits:20:r~q  & ((!\myprocessor|decode4|F[3]~0_combout ))))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode7|regs:19:reg_array|r|bits:20:r~q ),
	.datac(\myprocessor|decode7|regs:23:reg_array|r|bits:20:r~q ),
	.datad(\myprocessor|decode4|F[3]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[20]~438_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[20]~438 .lut_mask = 16'hAAE4;
defparam \myprocessor|decode7|valB[20]~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N23
dffeas \myprocessor|decode7|regs:31:reg_array|r|bits:20:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[20]~66_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:31:reg_array|r|bits:20:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:31:reg_array|r|bits:20:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:31:reg_array|r|bits:20:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y33_N21
dffeas \myprocessor|decode7|regs:27:reg_array|r|bits:20:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[20]~66_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[27]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:27:reg_array|r|bits:20:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:27:reg_array|r|bits:20:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:27:reg_array|r|bits:20:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N20
cycloneive_lcell_comb \myprocessor|decode7|valB[20]~439 (
// Equation(s):
// \myprocessor|decode7|valB[20]~439_combout  = (\myprocessor|decode7|valB[20]~438_combout  & ((\myprocessor|decode7|regs:31:reg_array|r|bits:20:r~q ) # ((!\myprocessor|decode4|F[3]~0_combout )))) # (!\myprocessor|decode7|valB[20]~438_combout  & 
// (((\myprocessor|decode7|regs:27:reg_array|r|bits:20:r~q  & \myprocessor|decode4|F[3]~0_combout ))))

	.dataa(\myprocessor|decode7|valB[20]~438_combout ),
	.datab(\myprocessor|decode7|regs:31:reg_array|r|bits:20:r~q ),
	.datac(\myprocessor|decode7|regs:27:reg_array|r|bits:20:r~q ),
	.datad(\myprocessor|decode4|F[3]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[20]~439_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[20]~439 .lut_mask = 16'hD8AA;
defparam \myprocessor|decode7|valB[20]~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N31
dffeas \myprocessor|decode7|regs:17:reg_array|r|bits:20:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[20]~66_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[17]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:17:reg_array|r|bits:20:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:17:reg_array|r|bits:20:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:17:reg_array|r|bits:20:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y30_N21
dffeas \myprocessor|decode7|regs:21:reg_array|r|bits:20:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[20]~66_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[21]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:21:reg_array|r|bits:20:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:21:reg_array|r|bits:20:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:21:reg_array|r|bits:20:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N20
cycloneive_lcell_comb \myprocessor|decode7|valB[20]~440 (
// Equation(s):
// \myprocessor|decode7|valB[20]~440_combout  = (\myprocessor|decode4|F[3]~0_combout  & (((\myprocessor|decode4|F [2])))) # (!\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode4|F [2] & ((\myprocessor|decode7|regs:21:reg_array|r|bits:20:r~q ))) # 
// (!\myprocessor|decode4|F [2] & (\myprocessor|decode7|regs:17:reg_array|r|bits:20:r~q ))))

	.dataa(\myprocessor|decode7|regs:17:reg_array|r|bits:20:r~q ),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:21:reg_array|r|bits:20:r~q ),
	.datad(\myprocessor|decode4|F [2]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[20]~440_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[20]~440 .lut_mask = 16'hFC22;
defparam \myprocessor|decode7|valB[20]~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y30_N27
dffeas \myprocessor|decode7|regs:25:reg_array|r|bits:20:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[20]~66_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[25]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:25:reg_array|r|bits:20:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:25:reg_array|r|bits:20:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:25:reg_array|r|bits:20:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y30_N21
dffeas \myprocessor|decode7|regs:29:reg_array|r|bits:20:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[20]~66_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[29]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:29:reg_array|r|bits:20:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:29:reg_array|r|bits:20:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:29:reg_array|r|bits:20:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N26
cycloneive_lcell_comb \myprocessor|decode7|valB[20]~441 (
// Equation(s):
// \myprocessor|decode7|valB[20]~441_combout  = (\myprocessor|decode7|valB[20]~440_combout  & (((\myprocessor|decode7|regs:29:reg_array|r|bits:20:r~q )) # (!\myprocessor|decode4|F[3]~0_combout ))) # (!\myprocessor|decode7|valB[20]~440_combout  & 
// (\myprocessor|decode4|F[3]~0_combout  & (\myprocessor|decode7|regs:25:reg_array|r|bits:20:r~q )))

	.dataa(\myprocessor|decode7|valB[20]~440_combout ),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:25:reg_array|r|bits:20:r~q ),
	.datad(\myprocessor|decode7|regs:29:reg_array|r|bits:20:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[20]~441_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[20]~441 .lut_mask = 16'hEA62;
defparam \myprocessor|decode7|valB[20]~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N12
cycloneive_lcell_comb \myprocessor|decode7|valB[20]~442 (
// Equation(s):
// \myprocessor|decode7|valB[20]~442_combout  = (\myprocessor|decode7|valB[21]~5_combout  & (((\myprocessor|decode7|valB[21]~6_combout )))) # (!\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[21]~6_combout  & 
// (\myprocessor|decode7|valB[20]~439_combout )) # (!\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[20]~441_combout )))))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|valB[20]~439_combout ),
	.datac(\myprocessor|decode7|valB[20]~441_combout ),
	.datad(\myprocessor|decode7|valB[21]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[20]~442_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[20]~442 .lut_mask = 16'hEE50;
defparam \myprocessor|decode7|valB[20]~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N23
dffeas \myprocessor|decode7|regs:28:reg_array|r|bits:20:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[20]~66_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [28]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:28:reg_array|r|bits:20:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:28:reg_array|r|bits:20:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:28:reg_array|r|bits:20:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y36_N5
dffeas \myprocessor|decode7|regs:20:reg_array|r|bits:20:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[20]~66_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[20]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:20:reg_array|r|bits:20:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:20:reg_array|r|bits:20:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:20:reg_array|r|bits:20:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N11
dffeas \myprocessor|decode7|regs:16:reg_array|r|bits:20:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[20]~66_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:16:reg_array|r|bits:20:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:16:reg_array|r|bits:20:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:16:reg_array|r|bits:20:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N17
dffeas \myprocessor|decode7|regs:24:reg_array|r|bits:20:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[20]~66_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [24]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:24:reg_array|r|bits:20:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:24:reg_array|r|bits:20:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:24:reg_array|r|bits:20:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N16
cycloneive_lcell_comb \myprocessor|decode7|valB[20]~436 (
// Equation(s):
// \myprocessor|decode7|valB[20]~436_combout  = (\myprocessor|decode4|F [2] & (((\myprocessor|decode4|F[3]~0_combout )))) # (!\myprocessor|decode4|F [2] & ((\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|regs:24:reg_array|r|bits:20:r~q ))) # 
// (!\myprocessor|decode4|F[3]~0_combout  & (\myprocessor|decode7|regs:16:reg_array|r|bits:20:r~q ))))

	.dataa(\myprocessor|decode7|regs:16:reg_array|r|bits:20:r~q ),
	.datab(\myprocessor|decode4|F [2]),
	.datac(\myprocessor|decode7|regs:24:reg_array|r|bits:20:r~q ),
	.datad(\myprocessor|decode4|F[3]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[20]~436_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[20]~436 .lut_mask = 16'hFC22;
defparam \myprocessor|decode7|valB[20]~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N4
cycloneive_lcell_comb \myprocessor|decode7|valB[20]~437 (
// Equation(s):
// \myprocessor|decode7|valB[20]~437_combout  = (\myprocessor|decode4|F [2] & ((\myprocessor|decode7|valB[20]~436_combout  & (\myprocessor|decode7|regs:28:reg_array|r|bits:20:r~q )) # (!\myprocessor|decode7|valB[20]~436_combout  & 
// ((\myprocessor|decode7|regs:20:reg_array|r|bits:20:r~q ))))) # (!\myprocessor|decode4|F [2] & (((\myprocessor|decode7|valB[20]~436_combout ))))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode7|regs:28:reg_array|r|bits:20:r~q ),
	.datac(\myprocessor|decode7|regs:20:reg_array|r|bits:20:r~q ),
	.datad(\myprocessor|decode7|valB[20]~436_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[20]~437_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[20]~437 .lut_mask = 16'hDDA0;
defparam \myprocessor|decode7|valB[20]~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N27
dffeas \myprocessor|decode7|regs:26:reg_array|r|bits:20:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[20]~66_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[26]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:26:reg_array|r|bits:20:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:26:reg_array|r|bits:20:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:26:reg_array|r|bits:20:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y29_N25
dffeas \myprocessor|decode7|regs:18:reg_array|r|bits:20:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[20]~66_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[18]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:18:reg_array|r|bits:20:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:18:reg_array|r|bits:20:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:18:reg_array|r|bits:20:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N20
cycloneive_lcell_comb \myprocessor|decode7|valB[20]~443 (
// Equation(s):
// \myprocessor|decode7|valB[20]~443_combout  = (\myprocessor|decode4|F [2] & (((\myprocessor|decode4|F[3]~0_combout )))) # (!\myprocessor|decode4|F [2] & ((\myprocessor|decode4|F[3]~0_combout  & (\myprocessor|decode7|regs:26:reg_array|r|bits:20:r~q )) # 
// (!\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|regs:18:reg_array|r|bits:20:r~q )))))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode7|regs:26:reg_array|r|bits:20:r~q ),
	.datac(\myprocessor|decode4|F[3]~0_combout ),
	.datad(\myprocessor|decode7|regs:18:reg_array|r|bits:20:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[20]~443_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[20]~443 .lut_mask = 16'hE5E0;
defparam \myprocessor|decode7|valB[20]~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y29_N27
dffeas \myprocessor|decode7|regs:30:reg_array|r|bits:20:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[20]~66_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:30:reg_array|r|bits:20:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:30:reg_array|r|bits:20:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:30:reg_array|r|bits:20:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N18
cycloneive_lcell_comb \myprocessor|decode7|regs:22:reg_array|r|bits:20:r~feeder (
// Equation(s):
// \myprocessor|decode7|regs:22:reg_array|r|bits:20:r~feeder_combout  = \myprocessor|writeback1|F[20]~66_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|writeback1|F[20]~66_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|regs:22:reg_array|r|bits:20:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:20:r~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:20:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N19
dffeas \myprocessor|decode7|regs:22:reg_array|r|bits:20:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|decode7|regs:22:reg_array|r|bits:20:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|decode7|inEnable[22]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:22:reg_array|r|bits:20:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:20:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:20:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N26
cycloneive_lcell_comb \myprocessor|decode7|valB[20]~444 (
// Equation(s):
// \myprocessor|decode7|valB[20]~444_combout  = (\myprocessor|decode4|F [2] & ((\myprocessor|decode7|valB[20]~443_combout  & (\myprocessor|decode7|regs:30:reg_array|r|bits:20:r~q )) # (!\myprocessor|decode7|valB[20]~443_combout  & 
// ((\myprocessor|decode7|regs:22:reg_array|r|bits:20:r~q ))))) # (!\myprocessor|decode4|F [2] & (\myprocessor|decode7|valB[20]~443_combout ))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode7|valB[20]~443_combout ),
	.datac(\myprocessor|decode7|regs:30:reg_array|r|bits:20:r~q ),
	.datad(\myprocessor|decode7|regs:22:reg_array|r|bits:20:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[20]~444_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[20]~444 .lut_mask = 16'hE6C4;
defparam \myprocessor|decode7|valB[20]~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N30
cycloneive_lcell_comb \myprocessor|decode7|valB[20]~445 (
// Equation(s):
// \myprocessor|decode7|valB[20]~445_combout  = (\myprocessor|decode7|valB[20]~442_combout  & (((\myprocessor|decode7|valB[20]~444_combout ) # (!\myprocessor|decode7|valB[21]~5_combout )))) # (!\myprocessor|decode7|valB[20]~442_combout  & 
// (\myprocessor|decode7|valB[20]~437_combout  & (\myprocessor|decode7|valB[21]~5_combout )))

	.dataa(\myprocessor|decode7|valB[20]~442_combout ),
	.datab(\myprocessor|decode7|valB[20]~437_combout ),
	.datac(\myprocessor|decode7|valB[21]~5_combout ),
	.datad(\myprocessor|decode7|valB[20]~444_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[20]~445_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[20]~445 .lut_mask = 16'hEA4A;
defparam \myprocessor|decode7|valB[20]~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N23
dffeas \myprocessor|decode7|regs:1:reg_array|r|bits:20:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[20]~66_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[1]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:1:reg_array|r|bits:20:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:1:reg_array|r|bits:20:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:1:reg_array|r|bits:20:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y35_N21
dffeas \myprocessor|decode7|regs:4:reg_array|r|bits:20:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[20]~66_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[4]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:4:reg_array|r|bits:20:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:4:reg_array|r|bits:20:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:4:reg_array|r|bits:20:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y32_N27
dffeas \myprocessor|decode7|regs:6:reg_array|r|bits:20:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[20]~66_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[6]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:6:reg_array|r|bits:20:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:6:reg_array|r|bits:20:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:6:reg_array|r|bits:20:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y35_N15
dffeas \myprocessor|decode7|regs:7:reg_array|r|bits:20:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[20]~66_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[7]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:7:reg_array|r|bits:20:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:7:reg_array|r|bits:20:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:7:reg_array|r|bits:20:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y37_N1
dffeas \myprocessor|decode7|regs:5:reg_array|r|bits:20:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[20]~66_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[5]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:5:reg_array|r|bits:20:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:5:reg_array|r|bits:20:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:5:reg_array|r|bits:20:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N0
cycloneive_lcell_comb \myprocessor|decode7|valB[20]~448 (
// Equation(s):
// \myprocessor|decode7|valB[20]~448_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|regs:7:reg_array|r|bits:20:r~q ) # ((\myprocessor|decode7|valB[21]~5_combout )))) # (!\myprocessor|decode7|valB[21]~6_combout  & 
// (((\myprocessor|decode7|regs:5:reg_array|r|bits:20:r~q  & !\myprocessor|decode7|valB[21]~5_combout ))))

	.dataa(\myprocessor|decode7|regs:7:reg_array|r|bits:20:r~q ),
	.datab(\myprocessor|decode7|valB[21]~6_combout ),
	.datac(\myprocessor|decode7|regs:5:reg_array|r|bits:20:r~q ),
	.datad(\myprocessor|decode7|valB[21]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[20]~448_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[20]~448 .lut_mask = 16'hCCB8;
defparam \myprocessor|decode7|valB[20]~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N26
cycloneive_lcell_comb \myprocessor|decode7|valB[20]~449 (
// Equation(s):
// \myprocessor|decode7|valB[20]~449_combout  = (\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[20]~448_combout  & ((\myprocessor|decode7|regs:6:reg_array|r|bits:20:r~q ))) # (!\myprocessor|decode7|valB[20]~448_combout  & 
// (\myprocessor|decode7|regs:4:reg_array|r|bits:20:r~q )))) # (!\myprocessor|decode7|valB[21]~5_combout  & (((\myprocessor|decode7|valB[20]~448_combout ))))

	.dataa(\myprocessor|decode7|regs:4:reg_array|r|bits:20:r~q ),
	.datab(\myprocessor|decode7|valB[21]~5_combout ),
	.datac(\myprocessor|decode7|regs:6:reg_array|r|bits:20:r~q ),
	.datad(\myprocessor|decode7|valB[20]~448_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[20]~449_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[20]~449 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valB[20]~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N22
cycloneive_lcell_comb \myprocessor|decode7|valB[20]~450 (
// Equation(s):
// \myprocessor|decode7|valB[20]~450_combout  = (\myprocessor|decode7|valB[21]~23_combout  & (((\myprocessor|decode7|valB[21]~26_combout )))) # (!\myprocessor|decode7|valB[21]~23_combout  & ((\myprocessor|decode7|valB[21]~26_combout  & 
// ((\myprocessor|decode7|valB[20]~449_combout ))) # (!\myprocessor|decode7|valB[21]~26_combout  & (\myprocessor|decode7|regs:1:reg_array|r|bits:20:r~q ))))

	.dataa(\myprocessor|decode7|regs:1:reg_array|r|bits:20:r~q ),
	.datab(\myprocessor|decode7|valB[21]~23_combout ),
	.datac(\myprocessor|decode7|valB[21]~26_combout ),
	.datad(\myprocessor|decode7|valB[20]~449_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[20]~450_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[20]~450 .lut_mask = 16'hF2C2;
defparam \myprocessor|decode7|valB[20]~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N13
dffeas \myprocessor|decode7|regs:3:reg_array|r|bits:20:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[20]~66_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[3]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:3:reg_array|r|bits:20:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:3:reg_array|r|bits:20:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:3:reg_array|r|bits:20:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N3
dffeas \myprocessor|decode7|regs:2:reg_array|r|bits:20:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[20]~66_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[2]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:2:reg_array|r|bits:20:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:2:reg_array|r|bits:20:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:2:reg_array|r|bits:20:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N12
cycloneive_lcell_comb \myprocessor|decode7|valB[20]~451 (
// Equation(s):
// \myprocessor|decode7|valB[20]~451_combout  = (\myprocessor|decode7|valB[20]~450_combout  & (((\myprocessor|decode7|regs:2:reg_array|r|bits:20:r~q )) # (!\myprocessor|decode7|valB[21]~656_combout ))) # (!\myprocessor|decode7|valB[20]~450_combout  & 
// (\myprocessor|decode7|valB[21]~656_combout  & (\myprocessor|decode7|regs:3:reg_array|r|bits:20:r~q )))

	.dataa(\myprocessor|decode7|valB[20]~450_combout ),
	.datab(\myprocessor|decode7|valB[21]~656_combout ),
	.datac(\myprocessor|decode7|regs:3:reg_array|r|bits:20:r~q ),
	.datad(\myprocessor|decode7|regs:2:reg_array|r|bits:20:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[20]~451_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[20]~451 .lut_mask = 16'hEA62;
defparam \myprocessor|decode7|valB[20]~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y30_N31
dffeas \myprocessor|decode7|regs:8:reg_array|r|bits:20:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[20]~66_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[8]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:8:reg_array|r|bits:20:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:8:reg_array|r|bits:20:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:8:reg_array|r|bits:20:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y30_N5
dffeas \myprocessor|decode7|regs:9:reg_array|r|bits:20:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[20]~66_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[9]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:9:reg_array|r|bits:20:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:9:reg_array|r|bits:20:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:9:reg_array|r|bits:20:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N4
cycloneive_lcell_comb \myprocessor|decode7|valB[20]~446 (
// Equation(s):
// \myprocessor|decode7|valB[20]~446_combout  = (\myprocessor|decode7|valB[21]~6_combout  & (((\myprocessor|decode7|valB[21]~5_combout )))) # (!\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[21]~5_combout  & 
// (\myprocessor|decode7|regs:8:reg_array|r|bits:20:r~q )) # (!\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|regs:9:reg_array|r|bits:20:r~q )))))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|regs:8:reg_array|r|bits:20:r~q ),
	.datac(\myprocessor|decode7|regs:9:reg_array|r|bits:20:r~q ),
	.datad(\myprocessor|decode7|valB[21]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[20]~446_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[20]~446 .lut_mask = 16'hEE50;
defparam \myprocessor|decode7|valB[20]~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N1
dffeas \myprocessor|decode7|regs:10:reg_array|r|bits:20:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[20]~66_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[10]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:10:reg_array|r|bits:20:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:10:reg_array|r|bits:20:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:10:reg_array|r|bits:20:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y32_N9
dffeas \myprocessor|decode7|regs:11:reg_array|r|bits:20:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[20]~66_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[11]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:11:reg_array|r|bits:20:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:20:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:20:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N0
cycloneive_lcell_comb \myprocessor|decode7|valB[20]~447 (
// Equation(s):
// \myprocessor|decode7|valB[20]~447_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[20]~446_combout  & (\myprocessor|decode7|regs:10:reg_array|r|bits:20:r~q )) # (!\myprocessor|decode7|valB[20]~446_combout  & 
// ((\myprocessor|decode7|regs:11:reg_array|r|bits:20:r~q ))))) # (!\myprocessor|decode7|valB[21]~6_combout  & (\myprocessor|decode7|valB[20]~446_combout ))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|valB[20]~446_combout ),
	.datac(\myprocessor|decode7|regs:10:reg_array|r|bits:20:r~q ),
	.datad(\myprocessor|decode7|regs:11:reg_array|r|bits:20:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[20]~447_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[20]~447 .lut_mask = 16'hE6C4;
defparam \myprocessor|decode7|valB[20]~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N16
cycloneive_lcell_comb \myprocessor|decode7|valB[20]~452 (
// Equation(s):
// \myprocessor|decode7|valB[20]~452_combout  = (\myprocessor|decode7|valB[21]~20_combout  & (((\myprocessor|decode7|valB[21]~9_combout )))) # (!\myprocessor|decode7|valB[21]~20_combout  & ((\myprocessor|decode7|valB[21]~9_combout  & 
// ((\myprocessor|decode7|valB[20]~447_combout ))) # (!\myprocessor|decode7|valB[21]~9_combout  & (\myprocessor|decode7|valB[20]~451_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~20_combout ),
	.datab(\myprocessor|decode7|valB[20]~451_combout ),
	.datac(\myprocessor|decode7|valB[21]~9_combout ),
	.datad(\myprocessor|decode7|valB[20]~447_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[20]~452_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[20]~452 .lut_mask = 16'hF4A4;
defparam \myprocessor|decode7|valB[20]~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N13
dffeas \myprocessor|decode7|regs:13:reg_array|r|bits:20:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[20]~66_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[13]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:13:reg_array|r|bits:20:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:13:reg_array|r|bits:20:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:13:reg_array|r|bits:20:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N12
cycloneive_lcell_comb \myprocessor|decode7|valB[20]~453 (
// Equation(s):
// \myprocessor|decode7|valB[20]~453_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|regs:15:reg_array|r|bits:20:r~q ) # ((\myprocessor|decode7|valB[21]~5_combout )))) # (!\myprocessor|decode7|valB[21]~6_combout  & 
// (((\myprocessor|decode7|regs:13:reg_array|r|bits:20:r~q  & !\myprocessor|decode7|valB[21]~5_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|regs:15:reg_array|r|bits:20:r~q ),
	.datac(\myprocessor|decode7|regs:13:reg_array|r|bits:20:r~q ),
	.datad(\myprocessor|decode7|valB[21]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[20]~453_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[20]~453 .lut_mask = 16'hAAD8;
defparam \myprocessor|decode7|valB[20]~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N31
dffeas \myprocessor|decode7|regs:14:reg_array|r|bits:20:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[20]~66_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[14]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:14:reg_array|r|bits:20:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:14:reg_array|r|bits:20:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:14:reg_array|r|bits:20:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y36_N1
dffeas \myprocessor|decode7|regs:12:reg_array|r|bits:20:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[20]~66_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[12]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:12:reg_array|r|bits:20:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:12:reg_array|r|bits:20:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:12:reg_array|r|bits:20:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N8
cycloneive_lcell_comb \myprocessor|decode7|valB[20]~454 (
// Equation(s):
// \myprocessor|decode7|valB[20]~454_combout  = (\myprocessor|decode7|valB[20]~453_combout  & ((\myprocessor|decode7|regs:14:reg_array|r|bits:20:r~q ) # ((!\myprocessor|decode7|valB[21]~5_combout )))) # (!\myprocessor|decode7|valB[20]~453_combout  & 
// (((\myprocessor|decode7|regs:12:reg_array|r|bits:20:r~q  & \myprocessor|decode7|valB[21]~5_combout ))))

	.dataa(\myprocessor|decode7|valB[20]~453_combout ),
	.datab(\myprocessor|decode7|regs:14:reg_array|r|bits:20:r~q ),
	.datac(\myprocessor|decode7|regs:12:reg_array|r|bits:20:r~q ),
	.datad(\myprocessor|decode7|valB[21]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[20]~454_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[20]~454 .lut_mask = 16'hD8AA;
defparam \myprocessor|decode7|valB[20]~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N30
cycloneive_lcell_comb \myprocessor|decode7|valB[20]~455 (
// Equation(s):
// \myprocessor|decode7|valB[20]~455_combout  = (\myprocessor|decode7|valB[20]~452_combout  & (((\myprocessor|decode7|valB[20]~454_combout ) # (!\myprocessor|decode7|valB[21]~20_combout )))) # (!\myprocessor|decode7|valB[20]~452_combout  & 
// (\myprocessor|decode7|valB[20]~445_combout  & (\myprocessor|decode7|valB[21]~20_combout )))

	.dataa(\myprocessor|decode7|valB[20]~445_combout ),
	.datab(\myprocessor|decode7|valB[20]~452_combout ),
	.datac(\myprocessor|decode7|valB[21]~20_combout ),
	.datad(\myprocessor|decode7|valB[20]~454_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[20]~455_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[20]~455 .lut_mask = 16'hEC2C;
defparam \myprocessor|decode7|valB[20]~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N30
cycloneive_lcell_comb \myprocessor|execute01|F[20]~22 (
// Equation(s):
// \myprocessor|execute01|F[20]~22_combout  = (\myprocessor|decode1|immed_notRT~combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [16])) # (!\myprocessor|decode1|immed_notRT~combout  & ((\myprocessor|decode7|valB[20]~455_combout )))

	.dataa(gnd),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [16]),
	.datac(\myprocessor|decode1|immed_notRT~combout ),
	.datad(\myprocessor|decode7|valB[20]~455_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute01|F[20]~22_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute01|F[20]~22 .lut_mask = 16'hCFC0;
defparam \myprocessor|execute01|F[20]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N24
cycloneive_lcell_comb \myprocessor|decode7|valA[20]~446 (
// Equation(s):
// \myprocessor|decode7|valA[20]~446_combout  = (\myprocessor|decode7|valA[12]~0_combout  & \myprocessor|decode7|valA[20]~445_combout )

	.dataa(\myprocessor|decode7|valA[12]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|decode7|valA[20]~445_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[20]~446_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[20]~446 .lut_mask = 16'hAA00;
defparam \myprocessor|decode7|valA[20]~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N26
cycloneive_lcell_comb \myprocessor|decode7|regs:15:reg_array|r|bits:19:r~feeder (
// Equation(s):
// \myprocessor|decode7|regs:15:reg_array|r|bits:19:r~feeder_combout  = \myprocessor|writeback1|F[19]~64_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|writeback1|F[19]~64_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|regs:15:reg_array|r|bits:19:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:19:r~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:19:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N27
dffeas \myprocessor|decode7|regs:15:reg_array|r|bits:19:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|decode7|regs:15:reg_array|r|bits:19:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|decode7|inEnable[15]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:15:reg_array|r|bits:19:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:19:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:19:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y36_N11
dffeas \myprocessor|decode7|regs:14:reg_array|r|bits:19:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[19]~64_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[14]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:14:reg_array|r|bits:19:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:14:reg_array|r|bits:19:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:14:reg_array|r|bits:19:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y36_N5
dffeas \myprocessor|decode7|regs:12:reg_array|r|bits:19:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[19]~64_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[12]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:12:reg_array|r|bits:19:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:12:reg_array|r|bits:19:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:12:reg_array|r|bits:19:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y36_N1
dffeas \myprocessor|decode7|regs:13:reg_array|r|bits:19:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[19]~64_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[13]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:13:reg_array|r|bits:19:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:13:reg_array|r|bits:19:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:13:reg_array|r|bits:19:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N0
cycloneive_lcell_comb \myprocessor|decode7|valB[19]~393 (
// Equation(s):
// \myprocessor|decode7|valB[19]~393_combout  = (\myprocessor|decode7|valB[21]~6_combout  & (((\myprocessor|decode7|valB[21]~5_combout )))) # (!\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[21]~5_combout  & 
// (\myprocessor|decode7|regs:12:reg_array|r|bits:19:r~q )) # (!\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|regs:13:reg_array|r|bits:19:r~q )))))

	.dataa(\myprocessor|decode7|regs:12:reg_array|r|bits:19:r~q ),
	.datab(\myprocessor|decode7|valB[21]~6_combout ),
	.datac(\myprocessor|decode7|regs:13:reg_array|r|bits:19:r~q ),
	.datad(\myprocessor|decode7|valB[21]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[19]~393_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[19]~393 .lut_mask = 16'hEE30;
defparam \myprocessor|decode7|valB[19]~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N10
cycloneive_lcell_comb \myprocessor|decode7|valB[19]~394 (
// Equation(s):
// \myprocessor|decode7|valB[19]~394_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[19]~393_combout  & ((\myprocessor|decode7|regs:14:reg_array|r|bits:19:r~q ))) # (!\myprocessor|decode7|valB[19]~393_combout  & 
// (\myprocessor|decode7|regs:15:reg_array|r|bits:19:r~q )))) # (!\myprocessor|decode7|valB[21]~6_combout  & (((\myprocessor|decode7|valB[19]~393_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|regs:15:reg_array|r|bits:19:r~q ),
	.datac(\myprocessor|decode7|regs:14:reg_array|r|bits:19:r~q ),
	.datad(\myprocessor|decode7|valB[19]~393_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[19]~394_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[19]~394 .lut_mask = 16'hF588;
defparam \myprocessor|decode7|valB[19]~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y30_N11
dffeas \myprocessor|decode7|regs:8:reg_array|r|bits:19:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[19]~64_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[8]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:8:reg_array|r|bits:19:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:8:reg_array|r|bits:19:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:8:reg_array|r|bits:19:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y32_N25
dffeas \myprocessor|decode7|regs:10:reg_array|r|bits:19:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[19]~64_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[10]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:10:reg_array|r|bits:19:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:10:reg_array|r|bits:19:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:10:reg_array|r|bits:19:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y29_N11
dffeas \myprocessor|decode7|regs:11:reg_array|r|bits:19:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[19]~64_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[11]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:11:reg_array|r|bits:19:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:19:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:19:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y30_N1
dffeas \myprocessor|decode7|regs:9:reg_array|r|bits:19:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[19]~64_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[9]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:9:reg_array|r|bits:19:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:9:reg_array|r|bits:19:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:9:reg_array|r|bits:19:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N0
cycloneive_lcell_comb \myprocessor|decode7|valB[19]~376 (
// Equation(s):
// \myprocessor|decode7|valB[19]~376_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|regs:11:reg_array|r|bits:19:r~q ) # ((\myprocessor|decode7|valB[21]~5_combout )))) # (!\myprocessor|decode7|valB[21]~6_combout  & 
// (((\myprocessor|decode7|regs:9:reg_array|r|bits:19:r~q  & !\myprocessor|decode7|valB[21]~5_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|regs:11:reg_array|r|bits:19:r~q ),
	.datac(\myprocessor|decode7|regs:9:reg_array|r|bits:19:r~q ),
	.datad(\myprocessor|decode7|valB[21]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[19]~376_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[19]~376 .lut_mask = 16'hAAD8;
defparam \myprocessor|decode7|valB[19]~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N24
cycloneive_lcell_comb \myprocessor|decode7|valB[19]~377 (
// Equation(s):
// \myprocessor|decode7|valB[19]~377_combout  = (\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[19]~376_combout  & ((\myprocessor|decode7|regs:10:reg_array|r|bits:19:r~q ))) # (!\myprocessor|decode7|valB[19]~376_combout  & 
// (\myprocessor|decode7|regs:8:reg_array|r|bits:19:r~q )))) # (!\myprocessor|decode7|valB[21]~5_combout  & (((\myprocessor|decode7|valB[19]~376_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|regs:8:reg_array|r|bits:19:r~q ),
	.datac(\myprocessor|decode7|regs:10:reg_array|r|bits:19:r~q ),
	.datad(\myprocessor|decode7|valB[19]~376_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[19]~377_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[19]~377 .lut_mask = 16'hF588;
defparam \myprocessor|decode7|valB[19]~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y29_N15
dffeas \myprocessor|decode7|regs:2:reg_array|r|bits:19:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[19]~64_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[2]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:2:reg_array|r|bits:19:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:2:reg_array|r|bits:19:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:2:reg_array|r|bits:19:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y32_N25
dffeas \myprocessor|decode7|regs:1:reg_array|r|bits:19:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[19]~64_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[1]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:1:reg_array|r|bits:19:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:1:reg_array|r|bits:19:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:1:reg_array|r|bits:19:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N15
dffeas \myprocessor|decode7|regs:5:reg_array|r|bits:19:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[19]~64_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[5]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:5:reg_array|r|bits:19:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:5:reg_array|r|bits:19:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:5:reg_array|r|bits:19:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y35_N11
dffeas \myprocessor|decode7|regs:4:reg_array|r|bits:19:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[19]~64_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[4]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:4:reg_array|r|bits:19:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:4:reg_array|r|bits:19:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:4:reg_array|r|bits:19:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N14
cycloneive_lcell_comb \myprocessor|decode7|valB[19]~388 (
// Equation(s):
// \myprocessor|decode7|valB[19]~388_combout  = (\myprocessor|decode7|valB[21]~6_combout  & (\myprocessor|decode7|valB[21]~5_combout )) # (!\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[21]~5_combout  & 
// ((\myprocessor|decode7|regs:4:reg_array|r|bits:19:r~q ))) # (!\myprocessor|decode7|valB[21]~5_combout  & (\myprocessor|decode7|regs:5:reg_array|r|bits:19:r~q ))))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|valB[21]~5_combout ),
	.datac(\myprocessor|decode7|regs:5:reg_array|r|bits:19:r~q ),
	.datad(\myprocessor|decode7|regs:4:reg_array|r|bits:19:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[19]~388_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[19]~388 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valB[19]~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N19
dffeas \myprocessor|decode7|regs:6:reg_array|r|bits:19:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[19]~64_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[6]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:6:reg_array|r|bits:19:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:6:reg_array|r|bits:19:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:6:reg_array|r|bits:19:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N9
dffeas \myprocessor|decode7|regs:7:reg_array|r|bits:19:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[19]~64_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[7]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:7:reg_array|r|bits:19:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:7:reg_array|r|bits:19:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:7:reg_array|r|bits:19:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N18
cycloneive_lcell_comb \myprocessor|decode7|valB[19]~389 (
// Equation(s):
// \myprocessor|decode7|valB[19]~389_combout  = (\myprocessor|decode7|valB[19]~388_combout  & (((\myprocessor|decode7|regs:6:reg_array|r|bits:19:r~q )) # (!\myprocessor|decode7|valB[21]~6_combout ))) # (!\myprocessor|decode7|valB[19]~388_combout  & 
// (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|regs:7:reg_array|r|bits:19:r~q ))))

	.dataa(\myprocessor|decode7|valB[19]~388_combout ),
	.datab(\myprocessor|decode7|valB[21]~6_combout ),
	.datac(\myprocessor|decode7|regs:6:reg_array|r|bits:19:r~q ),
	.datad(\myprocessor|decode7|regs:7:reg_array|r|bits:19:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[19]~389_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[19]~389 .lut_mask = 16'hE6A2;
defparam \myprocessor|decode7|valB[19]~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N26
cycloneive_lcell_comb \myprocessor|decode7|valB[19]~390 (
// Equation(s):
// \myprocessor|decode7|valB[19]~390_combout  = (\myprocessor|decode7|valB[21]~26_combout  & (((\myprocessor|decode7|valB[21]~23_combout ) # (\myprocessor|decode7|valB[19]~389_combout )))) # (!\myprocessor|decode7|valB[21]~26_combout  & 
// (\myprocessor|decode7|regs:1:reg_array|r|bits:19:r~q  & (!\myprocessor|decode7|valB[21]~23_combout )))

	.dataa(\myprocessor|decode7|valB[21]~26_combout ),
	.datab(\myprocessor|decode7|regs:1:reg_array|r|bits:19:r~q ),
	.datac(\myprocessor|decode7|valB[21]~23_combout ),
	.datad(\myprocessor|decode7|valB[19]~389_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[19]~390_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[19]~390 .lut_mask = 16'hAEA4;
defparam \myprocessor|decode7|valB[19]~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N22
cycloneive_lcell_comb \myprocessor|decode7|valB[19]~391 (
// Equation(s):
// \myprocessor|decode7|valB[19]~391_combout  = (\myprocessor|decode7|valB[21]~656_combout  & ((\myprocessor|decode7|valB[19]~390_combout  & (\myprocessor|decode7|regs:2:reg_array|r|bits:19:r~q )) # (!\myprocessor|decode7|valB[19]~390_combout  & 
// ((\myprocessor|decode7|regs:3:reg_array|r|bits:19:r~q ))))) # (!\myprocessor|decode7|valB[21]~656_combout  & (((\myprocessor|decode7|valB[19]~390_combout ))))

	.dataa(\myprocessor|decode7|regs:2:reg_array|r|bits:19:r~q ),
	.datab(\myprocessor|decode7|valB[21]~656_combout ),
	.datac(\myprocessor|decode7|regs:3:reg_array|r|bits:19:r~q ),
	.datad(\myprocessor|decode7|valB[19]~390_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[19]~391_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[19]~391 .lut_mask = 16'hBBC0;
defparam \myprocessor|decode7|valB[19]~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N3
dffeas \myprocessor|decode7|regs:26:reg_array|r|bits:19:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[19]~64_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[26]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:26:reg_array|r|bits:19:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:26:reg_array|r|bits:19:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:26:reg_array|r|bits:19:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y31_N29
dffeas \myprocessor|decode7|regs:18:reg_array|r|bits:19:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[19]~64_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[18]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:18:reg_array|r|bits:19:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:18:reg_array|r|bits:19:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:18:reg_array|r|bits:19:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N2
cycloneive_lcell_comb \myprocessor|decode7|valB[19]~385 (
// Equation(s):
// \myprocessor|decode7|valB[19]~385_combout  = (\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode4|F [2]) # ((\myprocessor|decode7|regs:26:reg_array|r|bits:19:r~q )))) # (!\myprocessor|decode4|F[3]~0_combout  & (!\myprocessor|decode4|F [2] & 
// ((\myprocessor|decode7|regs:18:reg_array|r|bits:19:r~q ))))

	.dataa(\myprocessor|decode4|F[3]~0_combout ),
	.datab(\myprocessor|decode4|F [2]),
	.datac(\myprocessor|decode7|regs:26:reg_array|r|bits:19:r~q ),
	.datad(\myprocessor|decode7|regs:18:reg_array|r|bits:19:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[19]~385_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[19]~385 .lut_mask = 16'hB9A8;
defparam \myprocessor|decode7|valB[19]~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N9
dffeas \myprocessor|decode7|regs:22:reg_array|r|bits:19:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[19]~64_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[22]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:22:reg_array|r|bits:19:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:19:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:19:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y31_N31
dffeas \myprocessor|decode7|regs:30:reg_array|r|bits:19:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[19]~64_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:30:reg_array|r|bits:19:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:30:reg_array|r|bits:19:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:30:reg_array|r|bits:19:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N8
cycloneive_lcell_comb \myprocessor|decode7|valB[19]~386 (
// Equation(s):
// \myprocessor|decode7|valB[19]~386_combout  = (\myprocessor|decode7|valB[19]~385_combout  & (((\myprocessor|decode7|regs:30:reg_array|r|bits:19:r~q )) # (!\myprocessor|decode4|F [2]))) # (!\myprocessor|decode7|valB[19]~385_combout  & 
// (\myprocessor|decode4|F [2] & (\myprocessor|decode7|regs:22:reg_array|r|bits:19:r~q )))

	.dataa(\myprocessor|decode7|valB[19]~385_combout ),
	.datab(\myprocessor|decode4|F [2]),
	.datac(\myprocessor|decode7|regs:22:reg_array|r|bits:19:r~q ),
	.datad(\myprocessor|decode7|regs:30:reg_array|r|bits:19:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[19]~386_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[19]~386 .lut_mask = 16'hEA62;
defparam \myprocessor|decode7|valB[19]~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y33_N27
dffeas \myprocessor|decode7|regs:19:reg_array|r|bits:19:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[19]~64_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[19]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:19:reg_array|r|bits:19:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:19:reg_array|r|bits:19:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:19:reg_array|r|bits:19:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y33_N3
dffeas \myprocessor|decode7|regs:23:reg_array|r|bits:19:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[19]~64_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[23]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:23:reg_array|r|bits:19:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:23:reg_array|r|bits:19:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:23:reg_array|r|bits:19:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N2
cycloneive_lcell_comb \myprocessor|decode7|valB[19]~378 (
// Equation(s):
// \myprocessor|decode7|valB[19]~378_combout  = (\myprocessor|decode4|F [2] & (((\myprocessor|decode7|regs:23:reg_array|r|bits:19:r~q ) # (\myprocessor|decode4|F[3]~0_combout )))) # (!\myprocessor|decode4|F [2] & 
// (\myprocessor|decode7|regs:19:reg_array|r|bits:19:r~q  & ((!\myprocessor|decode4|F[3]~0_combout ))))

	.dataa(\myprocessor|decode7|regs:19:reg_array|r|bits:19:r~q ),
	.datab(\myprocessor|decode4|F [2]),
	.datac(\myprocessor|decode7|regs:23:reg_array|r|bits:19:r~q ),
	.datad(\myprocessor|decode4|F[3]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[19]~378_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[19]~378 .lut_mask = 16'hCCE2;
defparam \myprocessor|decode7|valB[19]~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N9
dffeas \myprocessor|decode7|regs:27:reg_array|r|bits:19:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[19]~64_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[27]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:27:reg_array|r|bits:19:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:27:reg_array|r|bits:19:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:27:reg_array|r|bits:19:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N11
dffeas \myprocessor|decode7|regs:31:reg_array|r|bits:19:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[19]~64_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:31:reg_array|r|bits:19:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:31:reg_array|r|bits:19:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:31:reg_array|r|bits:19:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N8
cycloneive_lcell_comb \myprocessor|decode7|valB[19]~379 (
// Equation(s):
// \myprocessor|decode7|valB[19]~379_combout  = (\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|valB[19]~378_combout  & ((\myprocessor|decode7|regs:31:reg_array|r|bits:19:r~q ))) # (!\myprocessor|decode7|valB[19]~378_combout  & 
// (\myprocessor|decode7|regs:27:reg_array|r|bits:19:r~q )))) # (!\myprocessor|decode4|F[3]~0_combout  & (\myprocessor|decode7|valB[19]~378_combout ))

	.dataa(\myprocessor|decode4|F[3]~0_combout ),
	.datab(\myprocessor|decode7|valB[19]~378_combout ),
	.datac(\myprocessor|decode7|regs:27:reg_array|r|bits:19:r~q ),
	.datad(\myprocessor|decode7|regs:31:reg_array|r|bits:19:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[19]~379_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[19]~379 .lut_mask = 16'hEC64;
defparam \myprocessor|decode7|valB[19]~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N9
dffeas \myprocessor|decode7|regs:21:reg_array|r|bits:19:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[19]~64_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[21]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:21:reg_array|r|bits:19:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:21:reg_array|r|bits:19:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:21:reg_array|r|bits:19:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y30_N3
dffeas \myprocessor|decode7|regs:17:reg_array|r|bits:19:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[19]~64_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[17]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:17:reg_array|r|bits:19:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:17:reg_array|r|bits:19:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:17:reg_array|r|bits:19:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N8
cycloneive_lcell_comb \myprocessor|decode7|valB[19]~382 (
// Equation(s):
// \myprocessor|decode7|valB[19]~382_combout  = (\myprocessor|decode4|F [2] & ((\myprocessor|decode4|F[3]~0_combout ) # ((\myprocessor|decode7|regs:21:reg_array|r|bits:19:r~q )))) # (!\myprocessor|decode4|F [2] & (!\myprocessor|decode4|F[3]~0_combout  & 
// ((\myprocessor|decode7|regs:17:reg_array|r|bits:19:r~q ))))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:21:reg_array|r|bits:19:r~q ),
	.datad(\myprocessor|decode7|regs:17:reg_array|r|bits:19:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[19]~382_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[19]~382 .lut_mask = 16'hB9A8;
defparam \myprocessor|decode7|valB[19]~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y30_N31
dffeas \myprocessor|decode7|regs:25:reg_array|r|bits:19:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[19]~64_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[25]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:25:reg_array|r|bits:19:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:25:reg_array|r|bits:19:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:25:reg_array|r|bits:19:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y30_N17
dffeas \myprocessor|decode7|regs:29:reg_array|r|bits:19:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[19]~64_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[29]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:29:reg_array|r|bits:19:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:29:reg_array|r|bits:19:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:29:reg_array|r|bits:19:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N30
cycloneive_lcell_comb \myprocessor|decode7|valB[19]~383 (
// Equation(s):
// \myprocessor|decode7|valB[19]~383_combout  = (\myprocessor|decode7|valB[19]~382_combout  & (((\myprocessor|decode7|regs:29:reg_array|r|bits:19:r~q )) # (!\myprocessor|decode4|F[3]~0_combout ))) # (!\myprocessor|decode7|valB[19]~382_combout  & 
// (\myprocessor|decode4|F[3]~0_combout  & (\myprocessor|decode7|regs:25:reg_array|r|bits:19:r~q )))

	.dataa(\myprocessor|decode7|valB[19]~382_combout ),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:25:reg_array|r|bits:19:r~q ),
	.datad(\myprocessor|decode7|regs:29:reg_array|r|bits:19:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[19]~383_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[19]~383 .lut_mask = 16'hEA62;
defparam \myprocessor|decode7|valB[19]~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N1
dffeas \myprocessor|decode7|regs:28:reg_array|r|bits:19:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[19]~64_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [28]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:28:reg_array|r|bits:19:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:28:reg_array|r|bits:19:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:28:reg_array|r|bits:19:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y36_N7
dffeas \myprocessor|decode7|regs:20:reg_array|r|bits:19:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[19]~64_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[20]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:20:reg_array|r|bits:19:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:20:reg_array|r|bits:19:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:20:reg_array|r|bits:19:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N7
dffeas \myprocessor|decode7|regs:16:reg_array|r|bits:19:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[19]~64_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:16:reg_array|r|bits:19:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:16:reg_array|r|bits:19:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:16:reg_array|r|bits:19:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N13
dffeas \myprocessor|decode7|regs:24:reg_array|r|bits:19:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[19]~64_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [24]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:24:reg_array|r|bits:19:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:24:reg_array|r|bits:19:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:24:reg_array|r|bits:19:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N12
cycloneive_lcell_comb \myprocessor|decode7|valB[19]~380 (
// Equation(s):
// \myprocessor|decode7|valB[19]~380_combout  = (\myprocessor|decode4|F [2] & (((\myprocessor|decode4|F[3]~0_combout )))) # (!\myprocessor|decode4|F [2] & ((\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|regs:24:reg_array|r|bits:19:r~q ))) # 
// (!\myprocessor|decode4|F[3]~0_combout  & (\myprocessor|decode7|regs:16:reg_array|r|bits:19:r~q ))))

	.dataa(\myprocessor|decode7|regs:16:reg_array|r|bits:19:r~q ),
	.datab(\myprocessor|decode4|F [2]),
	.datac(\myprocessor|decode7|regs:24:reg_array|r|bits:19:r~q ),
	.datad(\myprocessor|decode4|F[3]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[19]~380_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[19]~380 .lut_mask = 16'hFC22;
defparam \myprocessor|decode7|valB[19]~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N6
cycloneive_lcell_comb \myprocessor|decode7|valB[19]~381 (
// Equation(s):
// \myprocessor|decode7|valB[19]~381_combout  = (\myprocessor|decode4|F [2] & ((\myprocessor|decode7|valB[19]~380_combout  & (\myprocessor|decode7|regs:28:reg_array|r|bits:19:r~q )) # (!\myprocessor|decode7|valB[19]~380_combout  & 
// ((\myprocessor|decode7|regs:20:reg_array|r|bits:19:r~q ))))) # (!\myprocessor|decode4|F [2] & (((\myprocessor|decode7|valB[19]~380_combout ))))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode7|regs:28:reg_array|r|bits:19:r~q ),
	.datac(\myprocessor|decode7|regs:20:reg_array|r|bits:19:r~q ),
	.datad(\myprocessor|decode7|valB[19]~380_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[19]~381_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[19]~381 .lut_mask = 16'hDDA0;
defparam \myprocessor|decode7|valB[19]~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N18
cycloneive_lcell_comb \myprocessor|decode7|valB[19]~384 (
// Equation(s):
// \myprocessor|decode7|valB[19]~384_combout  = (\myprocessor|decode7|valB[21]~5_combout  & (((\myprocessor|decode7|valB[21]~6_combout ) # (\myprocessor|decode7|valB[19]~381_combout )))) # (!\myprocessor|decode7|valB[21]~5_combout  & 
// (\myprocessor|decode7|valB[19]~383_combout  & (!\myprocessor|decode7|valB[21]~6_combout )))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|valB[19]~383_combout ),
	.datac(\myprocessor|decode7|valB[21]~6_combout ),
	.datad(\myprocessor|decode7|valB[19]~381_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[19]~384_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[19]~384 .lut_mask = 16'hAEA4;
defparam \myprocessor|decode7|valB[19]~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N16
cycloneive_lcell_comb \myprocessor|decode7|valB[19]~387 (
// Equation(s):
// \myprocessor|decode7|valB[19]~387_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[19]~384_combout  & (\myprocessor|decode7|valB[19]~386_combout )) # (!\myprocessor|decode7|valB[19]~384_combout  & 
// ((\myprocessor|decode7|valB[19]~379_combout ))))) # (!\myprocessor|decode7|valB[21]~6_combout  & (((\myprocessor|decode7|valB[19]~384_combout ))))

	.dataa(\myprocessor|decode7|valB[19]~386_combout ),
	.datab(\myprocessor|decode7|valB[19]~379_combout ),
	.datac(\myprocessor|decode7|valB[21]~6_combout ),
	.datad(\myprocessor|decode7|valB[19]~384_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[19]~387_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[19]~387 .lut_mask = 16'hAFC0;
defparam \myprocessor|decode7|valB[19]~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N26
cycloneive_lcell_comb \myprocessor|decode7|valB[19]~392 (
// Equation(s):
// \myprocessor|decode7|valB[19]~392_combout  = (\myprocessor|decode7|valB[21]~9_combout  & (((\myprocessor|decode7|valB[21]~20_combout )))) # (!\myprocessor|decode7|valB[21]~9_combout  & ((\myprocessor|decode7|valB[21]~20_combout  & 
// ((\myprocessor|decode7|valB[19]~387_combout ))) # (!\myprocessor|decode7|valB[21]~20_combout  & (\myprocessor|decode7|valB[19]~391_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~9_combout ),
	.datab(\myprocessor|decode7|valB[19]~391_combout ),
	.datac(\myprocessor|decode7|valB[21]~20_combout ),
	.datad(\myprocessor|decode7|valB[19]~387_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[19]~392_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[19]~392 .lut_mask = 16'hF4A4;
defparam \myprocessor|decode7|valB[19]~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N14
cycloneive_lcell_comb \myprocessor|decode7|valB[19]~395 (
// Equation(s):
// \myprocessor|decode7|valB[19]~395_combout  = (\myprocessor|decode7|valB[19]~392_combout  & ((\myprocessor|decode7|valB[19]~394_combout ) # ((!\myprocessor|decode7|valB[21]~9_combout )))) # (!\myprocessor|decode7|valB[19]~392_combout  & 
// (((\myprocessor|decode7|valB[19]~377_combout  & \myprocessor|decode7|valB[21]~9_combout ))))

	.dataa(\myprocessor|decode7|valB[19]~394_combout ),
	.datab(\myprocessor|decode7|valB[19]~377_combout ),
	.datac(\myprocessor|decode7|valB[19]~392_combout ),
	.datad(\myprocessor|decode7|valB[21]~9_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[19]~395_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[19]~395 .lut_mask = 16'hACF0;
defparam \myprocessor|decode7|valB[19]~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N0
cycloneive_lcell_comb \myprocessor|execute01|F[19]~19 (
// Equation(s):
// \myprocessor|execute01|F[19]~19_combout  = (\myprocessor|decode1|immed_notRT~combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [16])) # (!\myprocessor|decode1|immed_notRT~combout  & ((\myprocessor|decode7|valB[19]~395_combout )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [16]),
	.datab(gnd),
	.datac(\myprocessor|decode7|valB[19]~395_combout ),
	.datad(\myprocessor|decode1|immed_notRT~combout ),
	.cin(gnd),
	.combout(\myprocessor|execute01|F[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute01|F[19]~19 .lut_mask = 16'hAAF0;
defparam \myprocessor|execute01|F[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N18
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|upper1|carry[2]~0 (
// Equation(s):
// \myprocessor|execute02|adder_inst|upper1|carry[2]~0_combout  = (\myprocessor|decode7|valA[17]~68_combout  & (((\myprocessor|decode7|valA[16]~47_combout ) # (!\myprocessor|execute02|B_prime [17])) # (!\myprocessor|execute02|B_prime [16]))) # 
// (!\myprocessor|decode7|valA[17]~68_combout  & (!\myprocessor|execute02|B_prime [17] & ((\myprocessor|decode7|valA[16]~47_combout ) # (!\myprocessor|execute02|B_prime [16]))))

	.dataa(\myprocessor|execute02|B_prime [16]),
	.datab(\myprocessor|decode7|valA[16]~47_combout ),
	.datac(\myprocessor|decode7|valA[17]~68_combout ),
	.datad(\myprocessor|execute02|B_prime [17]),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|upper1|carry[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|upper1|carry[2]~0 .lut_mask = 16'hD0FD;
defparam \myprocessor|execute02|adder_inst|upper1|carry[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y30_N7
dffeas \myprocessor|decode7|regs:8:reg_array|r|bits:18:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[18]~61_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[8]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:8:reg_array|r|bits:18:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:8:reg_array|r|bits:18:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:8:reg_array|r|bits:18:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N20
cycloneive_lcell_comb \myprocessor|decode7|valB[18]~406 (
// Equation(s):
// \myprocessor|decode7|valB[18]~406_combout  = (\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|regs:8:reg_array|r|bits:18:r~q ) # ((\myprocessor|decode7|valB[21]~6_combout )))) # (!\myprocessor|decode7|valB[21]~5_combout  & 
// (((\myprocessor|decode7|regs:9:reg_array|r|bits:18:r~q  & !\myprocessor|decode7|valB[21]~6_combout ))))

	.dataa(\myprocessor|decode7|regs:8:reg_array|r|bits:18:r~q ),
	.datab(\myprocessor|decode7|valB[21]~5_combout ),
	.datac(\myprocessor|decode7|regs:9:reg_array|r|bits:18:r~q ),
	.datad(\myprocessor|decode7|valB[21]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[18]~406_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[18]~406 .lut_mask = 16'hCCB8;
defparam \myprocessor|decode7|valB[18]~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N5
dffeas \myprocessor|decode7|regs:10:reg_array|r|bits:18:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[18]~61_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[10]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:10:reg_array|r|bits:18:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:10:reg_array|r|bits:18:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:10:reg_array|r|bits:18:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y34_N3
dffeas \myprocessor|decode7|regs:11:reg_array|r|bits:18:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[18]~61_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[11]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:11:reg_array|r|bits:18:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:18:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:18:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N4
cycloneive_lcell_comb \myprocessor|decode7|valB[18]~407 (
// Equation(s):
// \myprocessor|decode7|valB[18]~407_combout  = (\myprocessor|decode7|valB[18]~406_combout  & (((\myprocessor|decode7|regs:10:reg_array|r|bits:18:r~q )) # (!\myprocessor|decode7|valB[21]~6_combout ))) # (!\myprocessor|decode7|valB[18]~406_combout  & 
// (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|regs:11:reg_array|r|bits:18:r~q ))))

	.dataa(\myprocessor|decode7|valB[18]~406_combout ),
	.datab(\myprocessor|decode7|valB[21]~6_combout ),
	.datac(\myprocessor|decode7|regs:10:reg_array|r|bits:18:r~q ),
	.datad(\myprocessor|decode7|regs:11:reg_array|r|bits:18:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[18]~407_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[18]~407 .lut_mask = 16'hE6A2;
defparam \myprocessor|decode7|valB[18]~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N5
dffeas \myprocessor|decode7|regs:1:reg_array|r|bits:18:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[18]~61_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[1]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:1:reg_array|r|bits:18:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:1:reg_array|r|bits:18:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:1:reg_array|r|bits:18:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N21
dffeas \myprocessor|decode7|regs:4:reg_array|r|bits:18:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[18]~61_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[4]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:4:reg_array|r|bits:18:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:4:reg_array|r|bits:18:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:4:reg_array|r|bits:18:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y32_N23
dffeas \myprocessor|decode7|regs:6:reg_array|r|bits:18:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[18]~61_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[6]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:6:reg_array|r|bits:18:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:6:reg_array|r|bits:18:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:6:reg_array|r|bits:18:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y32_N15
dffeas \myprocessor|decode7|regs:7:reg_array|r|bits:18:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[18]~61_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[7]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:7:reg_array|r|bits:18:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:7:reg_array|r|bits:18:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:7:reg_array|r|bits:18:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N29
dffeas \myprocessor|decode7|regs:5:reg_array|r|bits:18:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[18]~61_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[5]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:5:reg_array|r|bits:18:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:5:reg_array|r|bits:18:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:5:reg_array|r|bits:18:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N28
cycloneive_lcell_comb \myprocessor|decode7|valB[18]~408 (
// Equation(s):
// \myprocessor|decode7|valB[18]~408_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|regs:7:reg_array|r|bits:18:r~q ) # ((\myprocessor|decode7|valB[21]~5_combout )))) # (!\myprocessor|decode7|valB[21]~6_combout  & 
// (((\myprocessor|decode7|regs:5:reg_array|r|bits:18:r~q  & !\myprocessor|decode7|valB[21]~5_combout ))))

	.dataa(\myprocessor|decode7|regs:7:reg_array|r|bits:18:r~q ),
	.datab(\myprocessor|decode7|valB[21]~6_combout ),
	.datac(\myprocessor|decode7|regs:5:reg_array|r|bits:18:r~q ),
	.datad(\myprocessor|decode7|valB[21]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[18]~408_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[18]~408 .lut_mask = 16'hCCB8;
defparam \myprocessor|decode7|valB[18]~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N22
cycloneive_lcell_comb \myprocessor|decode7|valB[18]~409 (
// Equation(s):
// \myprocessor|decode7|valB[18]~409_combout  = (\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[18]~408_combout  & ((\myprocessor|decode7|regs:6:reg_array|r|bits:18:r~q ))) # (!\myprocessor|decode7|valB[18]~408_combout  & 
// (\myprocessor|decode7|regs:4:reg_array|r|bits:18:r~q )))) # (!\myprocessor|decode7|valB[21]~5_combout  & (((\myprocessor|decode7|valB[18]~408_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|regs:4:reg_array|r|bits:18:r~q ),
	.datac(\myprocessor|decode7|regs:6:reg_array|r|bits:18:r~q ),
	.datad(\myprocessor|decode7|valB[18]~408_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[18]~409_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[18]~409 .lut_mask = 16'hF588;
defparam \myprocessor|decode7|valB[18]~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N12
cycloneive_lcell_comb \myprocessor|decode7|valB[18]~410 (
// Equation(s):
// \myprocessor|decode7|valB[18]~410_combout  = (\myprocessor|decode7|valB[21]~26_combout  & (((\myprocessor|decode7|valB[21]~23_combout ) # (\myprocessor|decode7|valB[18]~409_combout )))) # (!\myprocessor|decode7|valB[21]~26_combout  & 
// (\myprocessor|decode7|regs:1:reg_array|r|bits:18:r~q  & (!\myprocessor|decode7|valB[21]~23_combout )))

	.dataa(\myprocessor|decode7|valB[21]~26_combout ),
	.datab(\myprocessor|decode7|regs:1:reg_array|r|bits:18:r~q ),
	.datac(\myprocessor|decode7|valB[21]~23_combout ),
	.datad(\myprocessor|decode7|valB[18]~409_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[18]~410_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[18]~410 .lut_mask = 16'hAEA4;
defparam \myprocessor|decode7|valB[18]~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y31_N27
dffeas \myprocessor|decode7|regs:3:reg_array|r|bits:18:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[18]~61_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[3]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:3:reg_array|r|bits:18:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:3:reg_array|r|bits:18:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:3:reg_array|r|bits:18:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y31_N17
dffeas \myprocessor|decode7|regs:2:reg_array|r|bits:18:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[18]~61_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[2]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:2:reg_array|r|bits:18:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:2:reg_array|r|bits:18:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:2:reg_array|r|bits:18:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N26
cycloneive_lcell_comb \myprocessor|decode7|valB[18]~411 (
// Equation(s):
// \myprocessor|decode7|valB[18]~411_combout  = (\myprocessor|decode7|valB[21]~656_combout  & ((\myprocessor|decode7|valB[18]~410_combout  & ((\myprocessor|decode7|regs:2:reg_array|r|bits:18:r~q ))) # (!\myprocessor|decode7|valB[18]~410_combout  & 
// (\myprocessor|decode7|regs:3:reg_array|r|bits:18:r~q )))) # (!\myprocessor|decode7|valB[21]~656_combout  & (\myprocessor|decode7|valB[18]~410_combout ))

	.dataa(\myprocessor|decode7|valB[21]~656_combout ),
	.datab(\myprocessor|decode7|valB[18]~410_combout ),
	.datac(\myprocessor|decode7|regs:3:reg_array|r|bits:18:r~q ),
	.datad(\myprocessor|decode7|regs:2:reg_array|r|bits:18:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[18]~411_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[18]~411 .lut_mask = 16'hEC64;
defparam \myprocessor|decode7|valB[18]~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N6
cycloneive_lcell_comb \myprocessor|decode7|valB[18]~412 (
// Equation(s):
// \myprocessor|decode7|valB[18]~412_combout  = (\myprocessor|decode7|valB[21]~20_combout  & (((\myprocessor|decode7|valB[21]~9_combout )))) # (!\myprocessor|decode7|valB[21]~20_combout  & ((\myprocessor|decode7|valB[21]~9_combout  & 
// (\myprocessor|decode7|valB[18]~407_combout )) # (!\myprocessor|decode7|valB[21]~9_combout  & ((\myprocessor|decode7|valB[18]~411_combout )))))

	.dataa(\myprocessor|decode7|valB[18]~407_combout ),
	.datab(\myprocessor|decode7|valB[21]~20_combout ),
	.datac(\myprocessor|decode7|valB[18]~411_combout ),
	.datad(\myprocessor|decode7|valB[21]~9_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[18]~412_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[18]~412 .lut_mask = 16'hEE30;
defparam \myprocessor|decode7|valB[18]~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N5
dffeas \myprocessor|decode7|regs:28:reg_array|r|bits:18:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[18]~61_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [28]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:28:reg_array|r|bits:18:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:28:reg_array|r|bits:18:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:28:reg_array|r|bits:18:r .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y34_N27
dffeas \myprocessor|decode7|regs:20:reg_array|r|bits:18:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[18]~61_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[20]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:20:reg_array|r|bits:18:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:20:reg_array|r|bits:18:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:20:reg_array|r|bits:18:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N9
dffeas \myprocessor|decode7|regs:24:reg_array|r|bits:18:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[18]~61_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [24]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:24:reg_array|r|bits:18:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:24:reg_array|r|bits:18:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:24:reg_array|r|bits:18:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N27
dffeas \myprocessor|decode7|regs:16:reg_array|r|bits:18:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[18]~61_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:16:reg_array|r|bits:18:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:16:reg_array|r|bits:18:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:16:reg_array|r|bits:18:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N8
cycloneive_lcell_comb \myprocessor|decode7|valB[18]~396 (
// Equation(s):
// \myprocessor|decode7|valB[18]~396_combout  = (\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode4|F [2]) # ((\myprocessor|decode7|regs:24:reg_array|r|bits:18:r~q )))) # (!\myprocessor|decode4|F[3]~0_combout  & (!\myprocessor|decode4|F [2] & 
// ((\myprocessor|decode7|regs:16:reg_array|r|bits:18:r~q ))))

	.dataa(\myprocessor|decode4|F[3]~0_combout ),
	.datab(\myprocessor|decode4|F [2]),
	.datac(\myprocessor|decode7|regs:24:reg_array|r|bits:18:r~q ),
	.datad(\myprocessor|decode7|regs:16:reg_array|r|bits:18:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[18]~396_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[18]~396 .lut_mask = 16'hB9A8;
defparam \myprocessor|decode7|valB[18]~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N26
cycloneive_lcell_comb \myprocessor|decode7|valB[18]~397 (
// Equation(s):
// \myprocessor|decode7|valB[18]~397_combout  = (\myprocessor|decode4|F [2] & ((\myprocessor|decode7|valB[18]~396_combout  & (\myprocessor|decode7|regs:28:reg_array|r|bits:18:r~q )) # (!\myprocessor|decode7|valB[18]~396_combout  & 
// ((\myprocessor|decode7|regs:20:reg_array|r|bits:18:r~q ))))) # (!\myprocessor|decode4|F [2] & (((\myprocessor|decode7|valB[18]~396_combout ))))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode7|regs:28:reg_array|r|bits:18:r~q ),
	.datac(\myprocessor|decode7|regs:20:reg_array|r|bits:18:r~q ),
	.datad(\myprocessor|decode7|valB[18]~396_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[18]~397_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[18]~397 .lut_mask = 16'hDDA0;
defparam \myprocessor|decode7|valB[18]~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N29
dffeas \myprocessor|decode7|regs:27:reg_array|r|bits:18:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[18]~61_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[27]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:27:reg_array|r|bits:18:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:27:reg_array|r|bits:18:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:27:reg_array|r|bits:18:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N7
dffeas \myprocessor|decode7|regs:31:reg_array|r|bits:18:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[18]~61_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:31:reg_array|r|bits:18:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:31:reg_array|r|bits:18:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:31:reg_array|r|bits:18:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y33_N9
dffeas \myprocessor|decode7|regs:19:reg_array|r|bits:18:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[18]~61_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[19]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:19:reg_array|r|bits:18:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:19:reg_array|r|bits:18:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:19:reg_array|r|bits:18:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y33_N7
dffeas \myprocessor|decode7|regs:23:reg_array|r|bits:18:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[18]~61_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[23]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:23:reg_array|r|bits:18:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:23:reg_array|r|bits:18:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:23:reg_array|r|bits:18:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N8
cycloneive_lcell_comb \myprocessor|decode7|valB[18]~398 (
// Equation(s):
// \myprocessor|decode7|valB[18]~398_combout  = (\myprocessor|decode4|F [2] & ((\myprocessor|decode4|F[3]~0_combout ) # ((\myprocessor|decode7|regs:23:reg_array|r|bits:18:r~q )))) # (!\myprocessor|decode4|F [2] & (!\myprocessor|decode4|F[3]~0_combout  & 
// (\myprocessor|decode7|regs:19:reg_array|r|bits:18:r~q )))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:19:reg_array|r|bits:18:r~q ),
	.datad(\myprocessor|decode7|regs:23:reg_array|r|bits:18:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[18]~398_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[18]~398 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valB[18]~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N6
cycloneive_lcell_comb \myprocessor|decode7|valB[18]~399 (
// Equation(s):
// \myprocessor|decode7|valB[18]~399_combout  = (\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|valB[18]~398_combout  & ((\myprocessor|decode7|regs:31:reg_array|r|bits:18:r~q ))) # (!\myprocessor|decode7|valB[18]~398_combout  & 
// (\myprocessor|decode7|regs:27:reg_array|r|bits:18:r~q )))) # (!\myprocessor|decode4|F[3]~0_combout  & (((\myprocessor|decode7|valB[18]~398_combout ))))

	.dataa(\myprocessor|decode4|F[3]~0_combout ),
	.datab(\myprocessor|decode7|regs:27:reg_array|r|bits:18:r~q ),
	.datac(\myprocessor|decode7|regs:31:reg_array|r|bits:18:r~q ),
	.datad(\myprocessor|decode7|valB[18]~398_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[18]~399_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[18]~399 .lut_mask = 16'hF588;
defparam \myprocessor|decode7|valB[18]~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N13
dffeas \myprocessor|decode7|regs:21:reg_array|r|bits:18:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[18]~61_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[21]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:21:reg_array|r|bits:18:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:21:reg_array|r|bits:18:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:21:reg_array|r|bits:18:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y30_N7
dffeas \myprocessor|decode7|regs:17:reg_array|r|bits:18:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[18]~61_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[17]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:17:reg_array|r|bits:18:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:17:reg_array|r|bits:18:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:17:reg_array|r|bits:18:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N12
cycloneive_lcell_comb \myprocessor|decode7|valB[18]~400 (
// Equation(s):
// \myprocessor|decode7|valB[18]~400_combout  = (\myprocessor|decode4|F [2] & ((\myprocessor|decode4|F[3]~0_combout ) # ((\myprocessor|decode7|regs:21:reg_array|r|bits:18:r~q )))) # (!\myprocessor|decode4|F [2] & (!\myprocessor|decode4|F[3]~0_combout  & 
// ((\myprocessor|decode7|regs:17:reg_array|r|bits:18:r~q ))))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:21:reg_array|r|bits:18:r~q ),
	.datad(\myprocessor|decode7|regs:17:reg_array|r|bits:18:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[18]~400_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[18]~400 .lut_mask = 16'hB9A8;
defparam \myprocessor|decode7|valB[18]~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y30_N5
dffeas \myprocessor|decode7|regs:29:reg_array|r|bits:18:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[18]~61_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[29]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:29:reg_array|r|bits:18:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:29:reg_array|r|bits:18:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:29:reg_array|r|bits:18:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y30_N3
dffeas \myprocessor|decode7|regs:25:reg_array|r|bits:18:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[18]~61_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[25]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:25:reg_array|r|bits:18:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:25:reg_array|r|bits:18:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:25:reg_array|r|bits:18:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N2
cycloneive_lcell_comb \myprocessor|decode7|valB[18]~401 (
// Equation(s):
// \myprocessor|decode7|valB[18]~401_combout  = (\myprocessor|decode7|valB[18]~400_combout  & ((\myprocessor|decode7|regs:29:reg_array|r|bits:18:r~q ) # ((!\myprocessor|decode4|F[3]~0_combout )))) # (!\myprocessor|decode7|valB[18]~400_combout  & 
// (((\myprocessor|decode7|regs:25:reg_array|r|bits:18:r~q  & \myprocessor|decode4|F[3]~0_combout ))))

	.dataa(\myprocessor|decode7|valB[18]~400_combout ),
	.datab(\myprocessor|decode7|regs:29:reg_array|r|bits:18:r~q ),
	.datac(\myprocessor|decode7|regs:25:reg_array|r|bits:18:r~q ),
	.datad(\myprocessor|decode4|F[3]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[18]~401_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[18]~401 .lut_mask = 16'hD8AA;
defparam \myprocessor|decode7|valB[18]~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N20
cycloneive_lcell_comb \myprocessor|decode7|valB[18]~402 (
// Equation(s):
// \myprocessor|decode7|valB[18]~402_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[18]~399_combout ) # ((\myprocessor|decode7|valB[21]~5_combout )))) # (!\myprocessor|decode7|valB[21]~6_combout  & 
// (((\myprocessor|decode7|valB[18]~401_combout  & !\myprocessor|decode7|valB[21]~5_combout ))))

	.dataa(\myprocessor|decode7|valB[18]~399_combout ),
	.datab(\myprocessor|decode7|valB[21]~6_combout ),
	.datac(\myprocessor|decode7|valB[18]~401_combout ),
	.datad(\myprocessor|decode7|valB[21]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[18]~402_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[18]~402 .lut_mask = 16'hCCB8;
defparam \myprocessor|decode7|valB[18]~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N22
cycloneive_lcell_comb \myprocessor|decode7|regs:22:reg_array|r|bits:18:r~feeder (
// Equation(s):
// \myprocessor|decode7|regs:22:reg_array|r|bits:18:r~feeder_combout  = \myprocessor|writeback1|F[18]~61_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|writeback1|F[18]~61_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|regs:22:reg_array|r|bits:18:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:18:r~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:18:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N23
dffeas \myprocessor|decode7|regs:22:reg_array|r|bits:18:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|decode7|regs:22:reg_array|r|bits:18:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|decode7|inEnable[22]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:22:reg_array|r|bits:18:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:18:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:18:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N11
dffeas \myprocessor|decode7|regs:30:reg_array|r|bits:18:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[18]~61_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:30:reg_array|r|bits:18:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:30:reg_array|r|bits:18:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:30:reg_array|r|bits:18:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N17
dffeas \myprocessor|decode7|regs:18:reg_array|r|bits:18:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[18]~61_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[18]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:18:reg_array|r|bits:18:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:18:reg_array|r|bits:18:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:18:reg_array|r|bits:18:r .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N23
dffeas \myprocessor|decode7|regs:26:reg_array|r|bits:18:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[18]~61_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[26]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:26:reg_array|r|bits:18:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:26:reg_array|r|bits:18:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:26:reg_array|r|bits:18:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N22
cycloneive_lcell_comb \myprocessor|decode7|valB[18]~403 (
// Equation(s):
// \myprocessor|decode7|valB[18]~403_combout  = (\myprocessor|decode4|F [2] & (((\myprocessor|decode4|F[3]~0_combout )))) # (!\myprocessor|decode4|F [2] & ((\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|regs:26:reg_array|r|bits:18:r~q ))) # 
// (!\myprocessor|decode4|F[3]~0_combout  & (\myprocessor|decode7|regs:18:reg_array|r|bits:18:r~q ))))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode7|regs:18:reg_array|r|bits:18:r~q ),
	.datac(\myprocessor|decode7|regs:26:reg_array|r|bits:18:r~q ),
	.datad(\myprocessor|decode4|F[3]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[18]~403_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[18]~403 .lut_mask = 16'hFA44;
defparam \myprocessor|decode7|valB[18]~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N10
cycloneive_lcell_comb \myprocessor|decode7|valB[18]~404 (
// Equation(s):
// \myprocessor|decode7|valB[18]~404_combout  = (\myprocessor|decode4|F [2] & ((\myprocessor|decode7|valB[18]~403_combout  & ((\myprocessor|decode7|regs:30:reg_array|r|bits:18:r~q ))) # (!\myprocessor|decode7|valB[18]~403_combout  & 
// (\myprocessor|decode7|regs:22:reg_array|r|bits:18:r~q )))) # (!\myprocessor|decode4|F [2] & (((\myprocessor|decode7|valB[18]~403_combout ))))

	.dataa(\myprocessor|decode7|regs:22:reg_array|r|bits:18:r~q ),
	.datab(\myprocessor|decode4|F [2]),
	.datac(\myprocessor|decode7|regs:30:reg_array|r|bits:18:r~q ),
	.datad(\myprocessor|decode7|valB[18]~403_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[18]~404_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[18]~404 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valB[18]~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N28
cycloneive_lcell_comb \myprocessor|decode7|valB[18]~405 (
// Equation(s):
// \myprocessor|decode7|valB[18]~405_combout  = (\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[18]~402_combout  & ((\myprocessor|decode7|valB[18]~404_combout ))) # (!\myprocessor|decode7|valB[18]~402_combout  & 
// (\myprocessor|decode7|valB[18]~397_combout )))) # (!\myprocessor|decode7|valB[21]~5_combout  & (((\myprocessor|decode7|valB[18]~402_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|valB[18]~397_combout ),
	.datac(\myprocessor|decode7|valB[18]~402_combout ),
	.datad(\myprocessor|decode7|valB[18]~404_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[18]~405_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[18]~405 .lut_mask = 16'hF858;
defparam \myprocessor|decode7|valB[18]~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y38_N25
dffeas \myprocessor|decode7|regs:15:reg_array|r|bits:18:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[18]~61_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[15]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:15:reg_array|r|bits:18:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:18:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:18:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y36_N15
dffeas \myprocessor|decode7|regs:13:reg_array|r|bits:18:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[18]~61_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[13]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:13:reg_array|r|bits:18:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:13:reg_array|r|bits:18:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:13:reg_array|r|bits:18:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N14
cycloneive_lcell_comb \myprocessor|decode7|valB[18]~413 (
// Equation(s):
// \myprocessor|decode7|valB[18]~413_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|regs:15:reg_array|r|bits:18:r~q ) # ((\myprocessor|decode7|valB[21]~5_combout )))) # (!\myprocessor|decode7|valB[21]~6_combout  & 
// (((\myprocessor|decode7|regs:13:reg_array|r|bits:18:r~q  & !\myprocessor|decode7|valB[21]~5_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|regs:15:reg_array|r|bits:18:r~q ),
	.datac(\myprocessor|decode7|regs:13:reg_array|r|bits:18:r~q ),
	.datad(\myprocessor|decode7|valB[21]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[18]~413_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[18]~413 .lut_mask = 16'hAAD8;
defparam \myprocessor|decode7|valB[18]~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N9
dffeas \myprocessor|decode7|regs:14:reg_array|r|bits:18:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[18]~61_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[14]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:14:reg_array|r|bits:18:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:14:reg_array|r|bits:18:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:14:reg_array|r|bits:18:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y36_N19
dffeas \myprocessor|decode7|regs:12:reg_array|r|bits:18:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[18]~61_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[12]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:12:reg_array|r|bits:18:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:12:reg_array|r|bits:18:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:12:reg_array|r|bits:18:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N8
cycloneive_lcell_comb \myprocessor|decode7|valB[18]~414 (
// Equation(s):
// \myprocessor|decode7|valB[18]~414_combout  = (\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[18]~413_combout  & (\myprocessor|decode7|regs:14:reg_array|r|bits:18:r~q )) # (!\myprocessor|decode7|valB[18]~413_combout  & 
// ((\myprocessor|decode7|regs:12:reg_array|r|bits:18:r~q ))))) # (!\myprocessor|decode7|valB[21]~5_combout  & (\myprocessor|decode7|valB[18]~413_combout ))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|valB[18]~413_combout ),
	.datac(\myprocessor|decode7|regs:14:reg_array|r|bits:18:r~q ),
	.datad(\myprocessor|decode7|regs:12:reg_array|r|bits:18:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[18]~414_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[18]~414 .lut_mask = 16'hE6C4;
defparam \myprocessor|decode7|valB[18]~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N16
cycloneive_lcell_comb \myprocessor|decode7|valB[18]~415 (
// Equation(s):
// \myprocessor|decode7|valB[18]~415_combout  = (\myprocessor|decode7|valB[18]~412_combout  & (((\myprocessor|decode7|valB[18]~414_combout ) # (!\myprocessor|decode7|valB[21]~20_combout )))) # (!\myprocessor|decode7|valB[18]~412_combout  & 
// (\myprocessor|decode7|valB[18]~405_combout  & ((\myprocessor|decode7|valB[21]~20_combout ))))

	.dataa(\myprocessor|decode7|valB[18]~412_combout ),
	.datab(\myprocessor|decode7|valB[18]~405_combout ),
	.datac(\myprocessor|decode7|valB[18]~414_combout ),
	.datad(\myprocessor|decode7|valB[21]~20_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[18]~415_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[18]~415 .lut_mask = 16'hE4AA;
defparam \myprocessor|decode7|valB[18]~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N8
cycloneive_lcell_comb \myprocessor|execute01|F[18]~20 (
// Equation(s):
// \myprocessor|execute01|F[18]~20_combout  = (\myprocessor|decode1|immed_notRT~combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [16])) # (!\myprocessor|decode1|immed_notRT~combout  & ((\myprocessor|decode7|valB[18]~415_combout )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [16]),
	.datab(\myprocessor|decode1|immed_notRT~combout ),
	.datac(gnd),
	.datad(\myprocessor|decode7|valB[18]~415_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute01|F[18]~20_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute01|F[18]~20 .lut_mask = 16'hBB88;
defparam \myprocessor|execute01|F[18]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N28
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|upper1|carry[3]~1 (
// Equation(s):
// \myprocessor|execute02|adder_inst|upper1|carry[3]~1_combout  = (\myprocessor|execute02|adder_inst|upper1|carry[2]~0_combout  & ((\myprocessor|decode7|valA[18]~404_combout ) # (\myprocessor|decode1|ALUopcode[0]~1_combout  $ 
// (!\myprocessor|execute01|F[18]~20_combout )))) # (!\myprocessor|execute02|adder_inst|upper1|carry[2]~0_combout  & (\myprocessor|decode7|valA[18]~404_combout  & (\myprocessor|decode1|ALUopcode[0]~1_combout  $ (!\myprocessor|execute01|F[18]~20_combout ))))

	.dataa(\myprocessor|execute02|adder_inst|upper1|carry[2]~0_combout ),
	.datab(\myprocessor|decode7|valA[18]~404_combout ),
	.datac(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datad(\myprocessor|execute01|F[18]~20_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|upper1|carry[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|upper1|carry[3]~1 .lut_mask = 16'hE88E;
defparam \myprocessor|execute02|adder_inst|upper1|carry[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N6
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|upper1|sum[3] (
// Equation(s):
// \myprocessor|execute02|adder_inst|upper1|sum [3] = \myprocessor|decode7|valA[19]~425_combout  $ (\myprocessor|execute01|F[19]~19_combout  $ (\myprocessor|decode1|ALUopcode[0]~1_combout  $ (\myprocessor|execute02|adder_inst|upper1|carry[3]~1_combout )))

	.dataa(\myprocessor|decode7|valA[19]~425_combout ),
	.datab(\myprocessor|execute01|F[19]~19_combout ),
	.datac(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datad(\myprocessor|execute02|adder_inst|upper1|carry[3]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|upper1|sum [3]),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|upper1|sum[3] .lut_mask = 16'h6996;
defparam \myprocessor|execute02|adder_inst|upper1|sum[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y35_N9
dffeas \myprocessor|decode7|regs:1:reg_array|r|bits:21:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[21]~68_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[1]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:1:reg_array|r|bits:21:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:1:reg_array|r|bits:21:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:1:reg_array|r|bits:21:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N3
dffeas \myprocessor|decode7|regs:5:reg_array|r|bits:21:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[21]~68_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[5]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:5:reg_array|r|bits:21:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:5:reg_array|r|bits:21:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:5:reg_array|r|bits:21:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y35_N25
dffeas \myprocessor|decode7|regs:4:reg_array|r|bits:21:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[21]~68_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[4]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:4:reg_array|r|bits:21:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:4:reg_array|r|bits:21:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:4:reg_array|r|bits:21:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N2
cycloneive_lcell_comb \myprocessor|decode7|valB[21]~428 (
// Equation(s):
// \myprocessor|decode7|valB[21]~428_combout  = (\myprocessor|decode7|valB[21]~6_combout  & (\myprocessor|decode7|valB[21]~5_combout )) # (!\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[21]~5_combout  & 
// ((\myprocessor|decode7|regs:4:reg_array|r|bits:21:r~q ))) # (!\myprocessor|decode7|valB[21]~5_combout  & (\myprocessor|decode7|regs:5:reg_array|r|bits:21:r~q ))))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|valB[21]~5_combout ),
	.datac(\myprocessor|decode7|regs:5:reg_array|r|bits:21:r~q ),
	.datad(\myprocessor|decode7|regs:4:reg_array|r|bits:21:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[21]~428_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[21]~428 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valB[21]~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y35_N19
dffeas \myprocessor|decode7|regs:6:reg_array|r|bits:21:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[21]~68_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[6]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:6:reg_array|r|bits:21:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:6:reg_array|r|bits:21:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:6:reg_array|r|bits:21:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y35_N19
dffeas \myprocessor|decode7|regs:7:reg_array|r|bits:21:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[21]~68_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[7]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:7:reg_array|r|bits:21:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:7:reg_array|r|bits:21:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:7:reg_array|r|bits:21:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N18
cycloneive_lcell_comb \myprocessor|decode7|valB[21]~429 (
// Equation(s):
// \myprocessor|decode7|valB[21]~429_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[21]~428_combout  & (\myprocessor|decode7|regs:6:reg_array|r|bits:21:r~q )) # (!\myprocessor|decode7|valB[21]~428_combout  & 
// ((\myprocessor|decode7|regs:7:reg_array|r|bits:21:r~q ))))) # (!\myprocessor|decode7|valB[21]~6_combout  & (\myprocessor|decode7|valB[21]~428_combout ))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|valB[21]~428_combout ),
	.datac(\myprocessor|decode7|regs:6:reg_array|r|bits:21:r~q ),
	.datad(\myprocessor|decode7|regs:7:reg_array|r|bits:21:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[21]~429_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[21]~429 .lut_mask = 16'hE6C4;
defparam \myprocessor|decode7|valB[21]~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N20
cycloneive_lcell_comb \myprocessor|decode7|valB[21]~430 (
// Equation(s):
// \myprocessor|decode7|valB[21]~430_combout  = (\myprocessor|decode7|valB[21]~26_combout  & ((\myprocessor|decode7|valB[21]~23_combout ) # ((\myprocessor|decode7|valB[21]~429_combout )))) # (!\myprocessor|decode7|valB[21]~26_combout  & 
// (!\myprocessor|decode7|valB[21]~23_combout  & (\myprocessor|decode7|regs:1:reg_array|r|bits:21:r~q )))

	.dataa(\myprocessor|decode7|valB[21]~26_combout ),
	.datab(\myprocessor|decode7|valB[21]~23_combout ),
	.datac(\myprocessor|decode7|regs:1:reg_array|r|bits:21:r~q ),
	.datad(\myprocessor|decode7|valB[21]~429_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[21]~430_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[21]~430 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valB[21]~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y31_N31
dffeas \myprocessor|decode7|regs:3:reg_array|r|bits:21:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[21]~68_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[3]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:3:reg_array|r|bits:21:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:3:reg_array|r|bits:21:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:3:reg_array|r|bits:21:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y31_N13
dffeas \myprocessor|decode7|regs:2:reg_array|r|bits:21:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[21]~68_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[2]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:2:reg_array|r|bits:21:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:2:reg_array|r|bits:21:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:2:reg_array|r|bits:21:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N30
cycloneive_lcell_comb \myprocessor|decode7|valB[21]~431 (
// Equation(s):
// \myprocessor|decode7|valB[21]~431_combout  = (\myprocessor|decode7|valB[21]~656_combout  & ((\myprocessor|decode7|valB[21]~430_combout  & ((\myprocessor|decode7|regs:2:reg_array|r|bits:21:r~q ))) # (!\myprocessor|decode7|valB[21]~430_combout  & 
// (\myprocessor|decode7|regs:3:reg_array|r|bits:21:r~q )))) # (!\myprocessor|decode7|valB[21]~656_combout  & (\myprocessor|decode7|valB[21]~430_combout ))

	.dataa(\myprocessor|decode7|valB[21]~656_combout ),
	.datab(\myprocessor|decode7|valB[21]~430_combout ),
	.datac(\myprocessor|decode7|regs:3:reg_array|r|bits:21:r~q ),
	.datad(\myprocessor|decode7|regs:2:reg_array|r|bits:21:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[21]~431_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[21]~431 .lut_mask = 16'hEC64;
defparam \myprocessor|decode7|valB[21]~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N11
dffeas \myprocessor|decode7|regs:30:reg_array|r|bits:21:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[21]~68_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:30:reg_array|r|bits:21:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:30:reg_array|r|bits:21:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:30:reg_array|r|bits:21:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y31_N1
dffeas \myprocessor|decode7|regs:18:reg_array|r|bits:21:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[21]~68_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[18]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:18:reg_array|r|bits:21:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:18:reg_array|r|bits:21:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:18:reg_array|r|bits:21:r .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y31_N13
dffeas \myprocessor|decode7|regs:26:reg_array|r|bits:21:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[21]~68_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[26]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:26:reg_array|r|bits:21:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:26:reg_array|r|bits:21:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:26:reg_array|r|bits:21:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N12
cycloneive_lcell_comb \myprocessor|decode7|valB[21]~425 (
// Equation(s):
// \myprocessor|decode7|valB[21]~425_combout  = (\myprocessor|decode4|F[3]~0_combout  & (((\myprocessor|decode7|regs:26:reg_array|r|bits:21:r~q ) # (\myprocessor|decode4|F [2])))) # (!\myprocessor|decode4|F[3]~0_combout  & 
// (\myprocessor|decode7|regs:18:reg_array|r|bits:21:r~q  & ((!\myprocessor|decode4|F [2]))))

	.dataa(\myprocessor|decode4|F[3]~0_combout ),
	.datab(\myprocessor|decode7|regs:18:reg_array|r|bits:21:r~q ),
	.datac(\myprocessor|decode7|regs:26:reg_array|r|bits:21:r~q ),
	.datad(\myprocessor|decode4|F [2]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[21]~425_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[21]~425 .lut_mask = 16'hAAE4;
defparam \myprocessor|decode7|valB[21]~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N21
dffeas \myprocessor|decode7|regs:22:reg_array|r|bits:21:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[21]~68_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[22]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:22:reg_array|r|bits:21:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:21:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:21:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N20
cycloneive_lcell_comb \myprocessor|decode7|valB[21]~426 (
// Equation(s):
// \myprocessor|decode7|valB[21]~426_combout  = (\myprocessor|decode7|valB[21]~425_combout  & ((\myprocessor|decode7|regs:30:reg_array|r|bits:21:r~q ) # ((!\myprocessor|decode4|F [2])))) # (!\myprocessor|decode7|valB[21]~425_combout  & 
// (((\myprocessor|decode7|regs:22:reg_array|r|bits:21:r~q  & \myprocessor|decode4|F [2]))))

	.dataa(\myprocessor|decode7|regs:30:reg_array|r|bits:21:r~q ),
	.datab(\myprocessor|decode7|valB[21]~425_combout ),
	.datac(\myprocessor|decode7|regs:22:reg_array|r|bits:21:r~q ),
	.datad(\myprocessor|decode4|F [2]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[21]~426_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[21]~426 .lut_mask = 16'hB8CC;
defparam \myprocessor|decode7|valB[21]~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N15
dffeas \myprocessor|decode7|regs:16:reg_array|r|bits:21:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[21]~68_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:16:reg_array|r|bits:21:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:16:reg_array|r|bits:21:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:16:reg_array|r|bits:21:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N21
dffeas \myprocessor|decode7|regs:24:reg_array|r|bits:21:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[21]~68_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [24]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:24:reg_array|r|bits:21:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:24:reg_array|r|bits:21:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:24:reg_array|r|bits:21:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N20
cycloneive_lcell_comb \myprocessor|decode7|valB[21]~420 (
// Equation(s):
// \myprocessor|decode7|valB[21]~420_combout  = (\myprocessor|decode4|F [2] & (((\myprocessor|decode4|F[3]~0_combout )))) # (!\myprocessor|decode4|F [2] & ((\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|regs:24:reg_array|r|bits:21:r~q ))) # 
// (!\myprocessor|decode4|F[3]~0_combout  & (\myprocessor|decode7|regs:16:reg_array|r|bits:21:r~q ))))

	.dataa(\myprocessor|decode7|regs:16:reg_array|r|bits:21:r~q ),
	.datab(\myprocessor|decode4|F [2]),
	.datac(\myprocessor|decode7|regs:24:reg_array|r|bits:21:r~q ),
	.datad(\myprocessor|decode4|F[3]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[21]~420_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[21]~420 .lut_mask = 16'hFC22;
defparam \myprocessor|decode7|valB[21]~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N11
dffeas \myprocessor|decode7|regs:20:reg_array|r|bits:21:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[21]~68_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[20]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:20:reg_array|r|bits:21:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:20:reg_array|r|bits:21:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:20:reg_array|r|bits:21:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y36_N21
dffeas \myprocessor|decode7|regs:28:reg_array|r|bits:21:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[21]~68_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [28]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:28:reg_array|r|bits:21:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:28:reg_array|r|bits:21:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:28:reg_array|r|bits:21:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N10
cycloneive_lcell_comb \myprocessor|decode7|valB[21]~421 (
// Equation(s):
// \myprocessor|decode7|valB[21]~421_combout  = (\myprocessor|decode4|F [2] & ((\myprocessor|decode7|valB[21]~420_combout  & ((\myprocessor|decode7|regs:28:reg_array|r|bits:21:r~q ))) # (!\myprocessor|decode7|valB[21]~420_combout  & 
// (\myprocessor|decode7|regs:20:reg_array|r|bits:21:r~q )))) # (!\myprocessor|decode4|F [2] & (\myprocessor|decode7|valB[21]~420_combout ))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode7|valB[21]~420_combout ),
	.datac(\myprocessor|decode7|regs:20:reg_array|r|bits:21:r~q ),
	.datad(\myprocessor|decode7|regs:28:reg_array|r|bits:21:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[21]~421_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[21]~421 .lut_mask = 16'hEC64;
defparam \myprocessor|decode7|valB[21]~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N1
dffeas \myprocessor|decode7|regs:21:reg_array|r|bits:21:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[21]~68_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[21]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:21:reg_array|r|bits:21:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:21:reg_array|r|bits:21:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:21:reg_array|r|bits:21:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y30_N11
dffeas \myprocessor|decode7|regs:17:reg_array|r|bits:21:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[21]~68_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[17]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:17:reg_array|r|bits:21:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:17:reg_array|r|bits:21:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:17:reg_array|r|bits:21:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N0
cycloneive_lcell_comb \myprocessor|decode7|valB[21]~422 (
// Equation(s):
// \myprocessor|decode7|valB[21]~422_combout  = (\myprocessor|decode4|F [2] & ((\myprocessor|decode4|F[3]~0_combout ) # ((\myprocessor|decode7|regs:21:reg_array|r|bits:21:r~q )))) # (!\myprocessor|decode4|F [2] & (!\myprocessor|decode4|F[3]~0_combout  & 
// ((\myprocessor|decode7|regs:17:reg_array|r|bits:21:r~q ))))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:21:reg_array|r|bits:21:r~q ),
	.datad(\myprocessor|decode7|regs:17:reg_array|r|bits:21:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[21]~422_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[21]~422 .lut_mask = 16'hB9A8;
defparam \myprocessor|decode7|valB[21]~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y30_N23
dffeas \myprocessor|decode7|regs:25:reg_array|r|bits:21:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[21]~68_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[25]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:25:reg_array|r|bits:21:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:25:reg_array|r|bits:21:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:25:reg_array|r|bits:21:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y30_N25
dffeas \myprocessor|decode7|regs:29:reg_array|r|bits:21:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[21]~68_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[29]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:29:reg_array|r|bits:21:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:29:reg_array|r|bits:21:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:29:reg_array|r|bits:21:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N22
cycloneive_lcell_comb \myprocessor|decode7|valB[21]~423 (
// Equation(s):
// \myprocessor|decode7|valB[21]~423_combout  = (\myprocessor|decode7|valB[21]~422_combout  & (((\myprocessor|decode7|regs:29:reg_array|r|bits:21:r~q )) # (!\myprocessor|decode4|F[3]~0_combout ))) # (!\myprocessor|decode7|valB[21]~422_combout  & 
// (\myprocessor|decode4|F[3]~0_combout  & (\myprocessor|decode7|regs:25:reg_array|r|bits:21:r~q )))

	.dataa(\myprocessor|decode7|valB[21]~422_combout ),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:25:reg_array|r|bits:21:r~q ),
	.datad(\myprocessor|decode7|regs:29:reg_array|r|bits:21:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[21]~423_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[21]~423 .lut_mask = 16'hEA62;
defparam \myprocessor|decode7|valB[21]~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N6
cycloneive_lcell_comb \myprocessor|decode7|valB[21]~424 (
// Equation(s):
// \myprocessor|decode7|valB[21]~424_combout  = (\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[21]~421_combout ) # ((\myprocessor|decode7|valB[21]~6_combout )))) # (!\myprocessor|decode7|valB[21]~5_combout  & 
// (((!\myprocessor|decode7|valB[21]~6_combout  & \myprocessor|decode7|valB[21]~423_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|valB[21]~421_combout ),
	.datac(\myprocessor|decode7|valB[21]~6_combout ),
	.datad(\myprocessor|decode7|valB[21]~423_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[21]~424_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[21]~424 .lut_mask = 16'hADA8;
defparam \myprocessor|decode7|valB[21]~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y33_N27
dffeas \myprocessor|decode7|regs:23:reg_array|r|bits:21:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[21]~68_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[23]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:23:reg_array|r|bits:21:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:23:reg_array|r|bits:21:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:23:reg_array|r|bits:21:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y33_N31
dffeas \myprocessor|decode7|regs:19:reg_array|r|bits:21:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[21]~68_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[19]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:19:reg_array|r|bits:21:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:19:reg_array|r|bits:21:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:19:reg_array|r|bits:21:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N26
cycloneive_lcell_comb \myprocessor|decode7|valB[21]~418 (
// Equation(s):
// \myprocessor|decode7|valB[21]~418_combout  = (\myprocessor|decode4|F[3]~0_combout  & (\myprocessor|decode4|F [2])) # (!\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode4|F [2] & (\myprocessor|decode7|regs:23:reg_array|r|bits:21:r~q )) # 
// (!\myprocessor|decode4|F [2] & ((\myprocessor|decode7|regs:19:reg_array|r|bits:21:r~q )))))

	.dataa(\myprocessor|decode4|F[3]~0_combout ),
	.datab(\myprocessor|decode4|F [2]),
	.datac(\myprocessor|decode7|regs:23:reg_array|r|bits:21:r~q ),
	.datad(\myprocessor|decode7|regs:19:reg_array|r|bits:21:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[21]~418_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[21]~418 .lut_mask = 16'hD9C8;
defparam \myprocessor|decode7|valB[21]~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N17
dffeas \myprocessor|decode7|regs:31:reg_array|r|bits:21:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[21]~68_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:31:reg_array|r|bits:21:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:31:reg_array|r|bits:21:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:31:reg_array|r|bits:21:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y33_N1
dffeas \myprocessor|decode7|regs:27:reg_array|r|bits:21:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[21]~68_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[27]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:27:reg_array|r|bits:21:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:27:reg_array|r|bits:21:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:27:reg_array|r|bits:21:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N0
cycloneive_lcell_comb \myprocessor|decode7|valB[21]~419 (
// Equation(s):
// \myprocessor|decode7|valB[21]~419_combout  = (\myprocessor|decode7|valB[21]~418_combout  & ((\myprocessor|decode7|regs:31:reg_array|r|bits:21:r~q ) # ((!\myprocessor|decode4|F[3]~0_combout )))) # (!\myprocessor|decode7|valB[21]~418_combout  & 
// (((\myprocessor|decode7|regs:27:reg_array|r|bits:21:r~q  & \myprocessor|decode4|F[3]~0_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~418_combout ),
	.datab(\myprocessor|decode7|regs:31:reg_array|r|bits:21:r~q ),
	.datac(\myprocessor|decode7|regs:27:reg_array|r|bits:21:r~q ),
	.datad(\myprocessor|decode4|F[3]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[21]~419_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[21]~419 .lut_mask = 16'hD8AA;
defparam \myprocessor|decode7|valB[21]~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N6
cycloneive_lcell_comb \myprocessor|decode7|valB[21]~427 (
// Equation(s):
// \myprocessor|decode7|valB[21]~427_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[21]~424_combout  & (\myprocessor|decode7|valB[21]~426_combout )) # (!\myprocessor|decode7|valB[21]~424_combout  & 
// ((\myprocessor|decode7|valB[21]~419_combout ))))) # (!\myprocessor|decode7|valB[21]~6_combout  & (((\myprocessor|decode7|valB[21]~424_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|valB[21]~426_combout ),
	.datac(\myprocessor|decode7|valB[21]~424_combout ),
	.datad(\myprocessor|decode7|valB[21]~419_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[21]~427_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[21]~427 .lut_mask = 16'hDAD0;
defparam \myprocessor|decode7|valB[21]~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N0
cycloneive_lcell_comb \myprocessor|decode7|valB[21]~432 (
// Equation(s):
// \myprocessor|decode7|valB[21]~432_combout  = (\myprocessor|decode7|valB[21]~9_combout  & (((\myprocessor|decode7|valB[21]~20_combout )))) # (!\myprocessor|decode7|valB[21]~9_combout  & ((\myprocessor|decode7|valB[21]~20_combout  & 
// ((\myprocessor|decode7|valB[21]~427_combout ))) # (!\myprocessor|decode7|valB[21]~20_combout  & (\myprocessor|decode7|valB[21]~431_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~9_combout ),
	.datab(\myprocessor|decode7|valB[21]~431_combout ),
	.datac(\myprocessor|decode7|valB[21]~20_combout ),
	.datad(\myprocessor|decode7|valB[21]~427_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[21]~432_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[21]~432 .lut_mask = 16'hF4A4;
defparam \myprocessor|decode7|valB[21]~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y38_N21
dffeas \myprocessor|decode7|regs:15:reg_array|r|bits:21:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|writeback1|F[21]~68_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|decode7|inEnable[15]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:15:reg_array|r|bits:21:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:21:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:21:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y36_N3
dffeas \myprocessor|decode7|regs:14:reg_array|r|bits:21:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[21]~68_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[14]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:14:reg_array|r|bits:21:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:14:reg_array|r|bits:21:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:14:reg_array|r|bits:21:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y36_N21
dffeas \myprocessor|decode7|regs:12:reg_array|r|bits:21:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[21]~68_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[12]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:12:reg_array|r|bits:21:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:12:reg_array|r|bits:21:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:12:reg_array|r|bits:21:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y36_N15
dffeas \myprocessor|decode7|regs:13:reg_array|r|bits:21:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[21]~68_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[13]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:13:reg_array|r|bits:21:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:13:reg_array|r|bits:21:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:13:reg_array|r|bits:21:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N20
cycloneive_lcell_comb \myprocessor|decode7|valB[21]~433 (
// Equation(s):
// \myprocessor|decode7|valB[21]~433_combout  = (\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[21]~6_combout ) # ((\myprocessor|decode7|regs:12:reg_array|r|bits:21:r~q )))) # (!\myprocessor|decode7|valB[21]~5_combout  & 
// (!\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|regs:13:reg_array|r|bits:21:r~q ))))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|valB[21]~6_combout ),
	.datac(\myprocessor|decode7|regs:12:reg_array|r|bits:21:r~q ),
	.datad(\myprocessor|decode7|regs:13:reg_array|r|bits:21:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[21]~433_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[21]~433 .lut_mask = 16'hB9A8;
defparam \myprocessor|decode7|valB[21]~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N2
cycloneive_lcell_comb \myprocessor|decode7|valB[21]~434 (
// Equation(s):
// \myprocessor|decode7|valB[21]~434_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[21]~433_combout  & ((\myprocessor|decode7|regs:14:reg_array|r|bits:21:r~q ))) # (!\myprocessor|decode7|valB[21]~433_combout  & 
// (\myprocessor|decode7|regs:15:reg_array|r|bits:21:r~q )))) # (!\myprocessor|decode7|valB[21]~6_combout  & (((\myprocessor|decode7|valB[21]~433_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|regs:15:reg_array|r|bits:21:r~q ),
	.datac(\myprocessor|decode7|regs:14:reg_array|r|bits:21:r~q ),
	.datad(\myprocessor|decode7|valB[21]~433_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[21]~434_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[21]~434 .lut_mask = 16'hF588;
defparam \myprocessor|decode7|valB[21]~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N24
cycloneive_lcell_comb \myprocessor|decode7|regs:11:reg_array|r|bits:21:r~feeder (
// Equation(s):
// \myprocessor|decode7|regs:11:reg_array|r|bits:21:r~feeder_combout  = \myprocessor|writeback1|F[21]~68_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|writeback1|F[21]~68_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|decode7|regs:11:reg_array|r|bits:21:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:21:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:21:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N25
dffeas \myprocessor|decode7|regs:11:reg_array|r|bits:21:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|decode7|regs:11:reg_array|r|bits:21:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|decode7|inEnable[11]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:11:reg_array|r|bits:21:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:21:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:21:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y30_N17
dffeas \myprocessor|decode7|regs:9:reg_array|r|bits:21:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[21]~68_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[9]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:9:reg_array|r|bits:21:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:9:reg_array|r|bits:21:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:9:reg_array|r|bits:21:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N16
cycloneive_lcell_comb \myprocessor|decode7|valB[21]~416 (
// Equation(s):
// \myprocessor|decode7|valB[21]~416_combout  = (\myprocessor|decode7|valB[21]~5_combout  & (((\myprocessor|decode7|valB[21]~6_combout )))) # (!\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[21]~6_combout  & 
// (\myprocessor|decode7|regs:11:reg_array|r|bits:21:r~q )) # (!\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|regs:9:reg_array|r|bits:21:r~q )))))

	.dataa(\myprocessor|decode7|regs:11:reg_array|r|bits:21:r~q ),
	.datab(\myprocessor|decode7|valB[21]~5_combout ),
	.datac(\myprocessor|decode7|regs:9:reg_array|r|bits:21:r~q ),
	.datad(\myprocessor|decode7|valB[21]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[21]~416_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[21]~416 .lut_mask = 16'hEE30;
defparam \myprocessor|decode7|valB[21]~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N7
dffeas \myprocessor|decode7|regs:10:reg_array|r|bits:21:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[21]~68_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[10]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:10:reg_array|r|bits:21:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:10:reg_array|r|bits:21:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:10:reg_array|r|bits:21:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N20
cycloneive_lcell_comb \myprocessor|decode7|valB[21]~417 (
// Equation(s):
// \myprocessor|decode7|valB[21]~417_combout  = (\myprocessor|decode7|valB[21]~416_combout  & (((\myprocessor|decode7|regs:10:reg_array|r|bits:21:r~q ) # (!\myprocessor|decode7|valB[21]~5_combout )))) # (!\myprocessor|decode7|valB[21]~416_combout  & 
// (\myprocessor|decode7|regs:8:reg_array|r|bits:21:r~q  & (\myprocessor|decode7|valB[21]~5_combout )))

	.dataa(\myprocessor|decode7|regs:8:reg_array|r|bits:21:r~q ),
	.datab(\myprocessor|decode7|valB[21]~416_combout ),
	.datac(\myprocessor|decode7|valB[21]~5_combout ),
	.datad(\myprocessor|decode7|regs:10:reg_array|r|bits:21:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[21]~417_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[21]~417 .lut_mask = 16'hEC2C;
defparam \myprocessor|decode7|valB[21]~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N26
cycloneive_lcell_comb \myprocessor|decode7|valB[21]~435 (
// Equation(s):
// \myprocessor|decode7|valB[21]~435_combout  = (\myprocessor|decode7|valB[21]~9_combout  & ((\myprocessor|decode7|valB[21]~432_combout  & (\myprocessor|decode7|valB[21]~434_combout )) # (!\myprocessor|decode7|valB[21]~432_combout  & 
// ((\myprocessor|decode7|valB[21]~417_combout ))))) # (!\myprocessor|decode7|valB[21]~9_combout  & (\myprocessor|decode7|valB[21]~432_combout ))

	.dataa(\myprocessor|decode7|valB[21]~9_combout ),
	.datab(\myprocessor|decode7|valB[21]~432_combout ),
	.datac(\myprocessor|decode7|valB[21]~434_combout ),
	.datad(\myprocessor|decode7|valB[21]~417_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[21]~435_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[21]~435 .lut_mask = 16'hE6C4;
defparam \myprocessor|decode7|valB[21]~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y45_N0
cycloneive_ram_block \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\myprocessor|decode1|Equal10~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\myprocessor|decode7|valB[21]~435_combout ,\myprocessor|decode7|valB[20]~455_combout }),
	.portaaddr({\myprocessor|execute02|R[11]~138_combout ,\myprocessor|execute02|R[10]~133_combout ,\myprocessor|execute02|R[9]~127_combout ,\myprocessor|execute02|R[8]~121_combout ,\myprocessor|execute02|R[7]~94_combout ,\myprocessor|execute02|R[6]~61_combout ,
\myprocessor|execute02|R[5]~54_combout ,\myprocessor|execute02|R[4]~87_combout ,\myprocessor|execute02|R[3]~82_combout ,\myprocessor|execute02|R[2]~77_combout ,\myprocessor|execute02|R[1]~100_combout ,\myprocessor|execute02|R[0]~70_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a20 .init_file = "test-fibonacci-dmem.hex";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ALTSYNCRAM";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 2;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 2;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N22
cycloneive_lcell_comb \myprocessor|execute02|R[21]~109 (
// Equation(s):
// \myprocessor|execute02|R[21]~109_combout  = ((\myprocessor|decode1|immed_notRT~combout  & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [4]))) # (!\myprocessor|decode1|immed_notRT~combout  & (\myprocessor|decode7|valB[4]~135_combout ))) # 
// (!\myprocessor|decode1|ALUopcode[0]~1_combout )

	.dataa(\myprocessor|decode1|immed_notRT~combout ),
	.datab(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datac(\myprocessor|decode7|valB[4]~135_combout ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[21]~109_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[21]~109 .lut_mask = 16'hFB73;
defparam \myprocessor|execute02|R[21]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N8
cycloneive_lcell_comb \myprocessor|decode7|valA[29]~635 (
// Equation(s):
// \myprocessor|decode7|valA[29]~635_combout  = (\myprocessor|decode7|valA[29]~634_combout  & \myprocessor|decode7|valA[12]~0_combout )

	.dataa(\myprocessor|decode7|valA[29]~634_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|decode7|valA[12]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[29]~635_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[29]~635 .lut_mask = 16'hAA00;
defparam \myprocessor|decode7|valA[29]~635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N26
cycloneive_lcell_comb \myprocessor|decode7|regs:15:reg_array|r|bits:29:r~feeder (
// Equation(s):
// \myprocessor|decode7|regs:15:reg_array|r|bits:29:r~feeder_combout  = \myprocessor|writeback1|F[29]~87_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|writeback1|F[29]~87_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|decode7|regs:15:reg_array|r|bits:29:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:29:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:29:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y37_N27
dffeas \myprocessor|decode7|regs:15:reg_array|r|bits:29:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|decode7|regs:15:reg_array|r|bits:29:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|decode7|inEnable[15]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:15:reg_array|r|bits:29:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:29:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:29:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y37_N23
dffeas \myprocessor|decode7|regs:14:reg_array|r|bits:29:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[29]~87_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[14]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:14:reg_array|r|bits:29:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:14:reg_array|r|bits:29:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:14:reg_array|r|bits:29:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y37_N11
dffeas \myprocessor|decode7|regs:13:reg_array|r|bits:29:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[29]~87_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[13]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:13:reg_array|r|bits:29:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:13:reg_array|r|bits:29:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:13:reg_array|r|bits:29:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N14
cycloneive_lcell_comb \myprocessor|decode7|valB[29]~593 (
// Equation(s):
// \myprocessor|decode7|valB[29]~593_combout  = (\myprocessor|decode7|valB[21]~6_combout  & (\myprocessor|decode7|valB[21]~5_combout )) # (!\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[21]~5_combout  & 
// (\myprocessor|decode7|regs:12:reg_array|r|bits:29:r~q )) # (!\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|regs:13:reg_array|r|bits:29:r~q )))))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|valB[21]~5_combout ),
	.datac(\myprocessor|decode7|regs:12:reg_array|r|bits:29:r~q ),
	.datad(\myprocessor|decode7|regs:13:reg_array|r|bits:29:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[29]~593_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[29]~593 .lut_mask = 16'hD9C8;
defparam \myprocessor|decode7|valB[29]~593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N22
cycloneive_lcell_comb \myprocessor|decode7|valB[29]~594 (
// Equation(s):
// \myprocessor|decode7|valB[29]~594_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[29]~593_combout  & ((\myprocessor|decode7|regs:14:reg_array|r|bits:29:r~q ))) # (!\myprocessor|decode7|valB[29]~593_combout  & 
// (\myprocessor|decode7|regs:15:reg_array|r|bits:29:r~q )))) # (!\myprocessor|decode7|valB[21]~6_combout  & (((\myprocessor|decode7|valB[29]~593_combout ))))

	.dataa(\myprocessor|decode7|regs:15:reg_array|r|bits:29:r~q ),
	.datab(\myprocessor|decode7|valB[21]~6_combout ),
	.datac(\myprocessor|decode7|regs:14:reg_array|r|bits:29:r~q ),
	.datad(\myprocessor|decode7|valB[29]~593_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[29]~594_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[29]~594 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valB[29]~594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y33_N9
dffeas \myprocessor|decode7|regs:10:reg_array|r|bits:29:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[29]~87_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[10]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:10:reg_array|r|bits:29:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:10:reg_array|r|bits:29:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:10:reg_array|r|bits:29:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N10
cycloneive_lcell_comb \myprocessor|decode7|regs:11:reg_array|r|bits:29:r~feeder (
// Equation(s):
// \myprocessor|decode7|regs:11:reg_array|r|bits:29:r~feeder_combout  = \myprocessor|writeback1|F[29]~87_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|writeback1|F[29]~87_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|decode7|regs:11:reg_array|r|bits:29:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:29:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:29:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y33_N11
dffeas \myprocessor|decode7|regs:11:reg_array|r|bits:29:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|decode7|regs:11:reg_array|r|bits:29:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|decode7|inEnable[11]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:11:reg_array|r|bits:29:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:29:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:29:r .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y33_N9
dffeas \myprocessor|decode7|regs:9:reg_array|r|bits:29:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[29]~87_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[9]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:9:reg_array|r|bits:29:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:9:reg_array|r|bits:29:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:9:reg_array|r|bits:29:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N8
cycloneive_lcell_comb \myprocessor|decode7|valB[29]~576 (
// Equation(s):
// \myprocessor|decode7|valB[29]~576_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|regs:11:reg_array|r|bits:29:r~q ) # ((\myprocessor|decode7|valB[21]~5_combout )))) # (!\myprocessor|decode7|valB[21]~6_combout  & 
// (((\myprocessor|decode7|regs:9:reg_array|r|bits:29:r~q  & !\myprocessor|decode7|valB[21]~5_combout ))))

	.dataa(\myprocessor|decode7|regs:11:reg_array|r|bits:29:r~q ),
	.datab(\myprocessor|decode7|valB[21]~6_combout ),
	.datac(\myprocessor|decode7|regs:9:reg_array|r|bits:29:r~q ),
	.datad(\myprocessor|decode7|valB[21]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[29]~576_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[29]~576 .lut_mask = 16'hCCB8;
defparam \myprocessor|decode7|valB[29]~576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y33_N11
dffeas \myprocessor|decode7|regs:8:reg_array|r|bits:29:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[29]~87_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[8]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:8:reg_array|r|bits:29:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:8:reg_array|r|bits:29:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:8:reg_array|r|bits:29:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N28
cycloneive_lcell_comb \myprocessor|decode7|valB[29]~577 (
// Equation(s):
// \myprocessor|decode7|valB[29]~577_combout  = (\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[29]~576_combout  & (\myprocessor|decode7|regs:10:reg_array|r|bits:29:r~q )) # (!\myprocessor|decode7|valB[29]~576_combout  & 
// ((\myprocessor|decode7|regs:8:reg_array|r|bits:29:r~q ))))) # (!\myprocessor|decode7|valB[21]~5_combout  & (((\myprocessor|decode7|valB[29]~576_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|regs:10:reg_array|r|bits:29:r~q ),
	.datac(\myprocessor|decode7|valB[29]~576_combout ),
	.datad(\myprocessor|decode7|regs:8:reg_array|r|bits:29:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[29]~577_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[29]~577 .lut_mask = 16'hDAD0;
defparam \myprocessor|decode7|valB[29]~577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N27
dffeas \myprocessor|decode7|regs:7:reg_array|r|bits:29:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[29]~87_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[7]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:7:reg_array|r|bits:29:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:7:reg_array|r|bits:29:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:7:reg_array|r|bits:29:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y35_N23
dffeas \myprocessor|decode7|regs:6:reg_array|r|bits:29:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[29]~87_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[6]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:6:reg_array|r|bits:29:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:6:reg_array|r|bits:29:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:6:reg_array|r|bits:29:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y35_N1
dffeas \myprocessor|decode7|regs:4:reg_array|r|bits:29:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[29]~87_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[4]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:4:reg_array|r|bits:29:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:4:reg_array|r|bits:29:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:4:reg_array|r|bits:29:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N27
dffeas \myprocessor|decode7|regs:5:reg_array|r|bits:29:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[29]~87_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[5]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:5:reg_array|r|bits:29:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:5:reg_array|r|bits:29:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:5:reg_array|r|bits:29:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N26
cycloneive_lcell_comb \myprocessor|decode7|valB[29]~588 (
// Equation(s):
// \myprocessor|decode7|valB[29]~588_combout  = (\myprocessor|decode7|valB[21]~6_combout  & (((\myprocessor|decode7|valB[21]~5_combout )))) # (!\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[21]~5_combout  & 
// (\myprocessor|decode7|regs:4:reg_array|r|bits:29:r~q )) # (!\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|regs:5:reg_array|r|bits:29:r~q )))))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|regs:4:reg_array|r|bits:29:r~q ),
	.datac(\myprocessor|decode7|regs:5:reg_array|r|bits:29:r~q ),
	.datad(\myprocessor|decode7|valB[21]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[29]~588_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[29]~588 .lut_mask = 16'hEE50;
defparam \myprocessor|decode7|valB[29]~588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N22
cycloneive_lcell_comb \myprocessor|decode7|valB[29]~589 (
// Equation(s):
// \myprocessor|decode7|valB[29]~589_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[29]~588_combout  & ((\myprocessor|decode7|regs:6:reg_array|r|bits:29:r~q ))) # (!\myprocessor|decode7|valB[29]~588_combout  & 
// (\myprocessor|decode7|regs:7:reg_array|r|bits:29:r~q )))) # (!\myprocessor|decode7|valB[21]~6_combout  & (((\myprocessor|decode7|valB[29]~588_combout ))))

	.dataa(\myprocessor|decode7|regs:7:reg_array|r|bits:29:r~q ),
	.datab(\myprocessor|decode7|valB[21]~6_combout ),
	.datac(\myprocessor|decode7|regs:6:reg_array|r|bits:29:r~q ),
	.datad(\myprocessor|decode7|valB[29]~588_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[29]~589_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[29]~589 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valB[29]~589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y35_N13
dffeas \myprocessor|decode7|regs:1:reg_array|r|bits:29:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[29]~87_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[1]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:1:reg_array|r|bits:29:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:1:reg_array|r|bits:29:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:1:reg_array|r|bits:29:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N0
cycloneive_lcell_comb \myprocessor|decode7|valB[29]~590 (
// Equation(s):
// \myprocessor|decode7|valB[29]~590_combout  = (\myprocessor|decode7|valB[21]~26_combout  & ((\myprocessor|decode7|valB[21]~23_combout ) # ((\myprocessor|decode7|valB[29]~589_combout )))) # (!\myprocessor|decode7|valB[21]~26_combout  & 
// (!\myprocessor|decode7|valB[21]~23_combout  & ((\myprocessor|decode7|regs:1:reg_array|r|bits:29:r~q ))))

	.dataa(\myprocessor|decode7|valB[21]~26_combout ),
	.datab(\myprocessor|decode7|valB[21]~23_combout ),
	.datac(\myprocessor|decode7|valB[29]~589_combout ),
	.datad(\myprocessor|decode7|regs:1:reg_array|r|bits:29:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[29]~590_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[29]~590 .lut_mask = 16'hB9A8;
defparam \myprocessor|decode7|valB[29]~590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y31_N5
dffeas \myprocessor|decode7|regs:2:reg_array|r|bits:29:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[29]~87_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[2]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:2:reg_array|r|bits:29:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:2:reg_array|r|bits:29:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:2:reg_array|r|bits:29:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y31_N31
dffeas \myprocessor|decode7|regs:3:reg_array|r|bits:29:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[29]~87_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[3]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:3:reg_array|r|bits:29:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:3:reg_array|r|bits:29:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:3:reg_array|r|bits:29:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N30
cycloneive_lcell_comb \myprocessor|decode7|valB[29]~591 (
// Equation(s):
// \myprocessor|decode7|valB[29]~591_combout  = (\myprocessor|decode7|valB[29]~590_combout  & ((\myprocessor|decode7|regs:2:reg_array|r|bits:29:r~q ) # ((!\myprocessor|decode7|valB[21]~656_combout )))) # (!\myprocessor|decode7|valB[29]~590_combout  & 
// (((\myprocessor|decode7|regs:3:reg_array|r|bits:29:r~q  & \myprocessor|decode7|valB[21]~656_combout ))))

	.dataa(\myprocessor|decode7|valB[29]~590_combout ),
	.datab(\myprocessor|decode7|regs:2:reg_array|r|bits:29:r~q ),
	.datac(\myprocessor|decode7|regs:3:reg_array|r|bits:29:r~q ),
	.datad(\myprocessor|decode7|valB[21]~656_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[29]~591_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[29]~591 .lut_mask = 16'hD8AA;
defparam \myprocessor|decode7|valB[29]~591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N17
dffeas \myprocessor|decode7|regs:18:reg_array|r|bits:29:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[29]~87_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[18]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:18:reg_array|r|bits:29:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:18:reg_array|r|bits:29:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:18:reg_array|r|bits:29:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y31_N7
dffeas \myprocessor|decode7|regs:26:reg_array|r|bits:29:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[29]~87_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[26]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:26:reg_array|r|bits:29:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:26:reg_array|r|bits:29:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:26:reg_array|r|bits:29:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N6
cycloneive_lcell_comb \myprocessor|decode7|valB[29]~585 (
// Equation(s):
// \myprocessor|decode7|valB[29]~585_combout  = (\myprocessor|decode4|F[3]~0_combout  & (((\myprocessor|decode7|regs:26:reg_array|r|bits:29:r~q ) # (\myprocessor|decode4|F [2])))) # (!\myprocessor|decode4|F[3]~0_combout  & 
// (\myprocessor|decode7|regs:18:reg_array|r|bits:29:r~q  & ((!\myprocessor|decode4|F [2]))))

	.dataa(\myprocessor|decode7|regs:18:reg_array|r|bits:29:r~q ),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:26:reg_array|r|bits:29:r~q ),
	.datad(\myprocessor|decode4|F [2]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[29]~585_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[29]~585 .lut_mask = 16'hCCE2;
defparam \myprocessor|decode7|valB[29]~585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N17
dffeas \myprocessor|decode7|regs:22:reg_array|r|bits:29:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[29]~87_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[22]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:22:reg_array|r|bits:29:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:29:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:29:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y31_N3
dffeas \myprocessor|decode7|regs:30:reg_array|r|bits:29:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[29]~87_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:30:reg_array|r|bits:29:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:30:reg_array|r|bits:29:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:30:reg_array|r|bits:29:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N16
cycloneive_lcell_comb \myprocessor|decode7|valB[29]~586 (
// Equation(s):
// \myprocessor|decode7|valB[29]~586_combout  = (\myprocessor|decode7|valB[29]~585_combout  & (((\myprocessor|decode7|regs:30:reg_array|r|bits:29:r~q )) # (!\myprocessor|decode4|F [2]))) # (!\myprocessor|decode7|valB[29]~585_combout  & 
// (\myprocessor|decode4|F [2] & (\myprocessor|decode7|regs:22:reg_array|r|bits:29:r~q )))

	.dataa(\myprocessor|decode7|valB[29]~585_combout ),
	.datab(\myprocessor|decode4|F [2]),
	.datac(\myprocessor|decode7|regs:22:reg_array|r|bits:29:r~q ),
	.datad(\myprocessor|decode7|regs:30:reg_array|r|bits:29:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[29]~586_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[29]~586 .lut_mask = 16'hEA62;
defparam \myprocessor|decode7|valB[29]~586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N15
dffeas \myprocessor|decode7|regs:19:reg_array|r|bits:29:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[29]~87_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[19]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:19:reg_array|r|bits:29:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:19:reg_array|r|bits:29:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:19:reg_array|r|bits:29:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y34_N23
dffeas \myprocessor|decode7|regs:23:reg_array|r|bits:29:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[29]~87_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[23]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:23:reg_array|r|bits:29:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:23:reg_array|r|bits:29:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:23:reg_array|r|bits:29:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N22
cycloneive_lcell_comb \myprocessor|decode7|valB[29]~578 (
// Equation(s):
// \myprocessor|decode7|valB[29]~578_combout  = (\myprocessor|decode4|F [2] & (((\myprocessor|decode7|regs:23:reg_array|r|bits:29:r~q ) # (\myprocessor|decode4|F[3]~0_combout )))) # (!\myprocessor|decode4|F [2] & 
// (\myprocessor|decode7|regs:19:reg_array|r|bits:29:r~q  & ((!\myprocessor|decode4|F[3]~0_combout ))))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode7|regs:19:reg_array|r|bits:29:r~q ),
	.datac(\myprocessor|decode7|regs:23:reg_array|r|bits:29:r~q ),
	.datad(\myprocessor|decode4|F[3]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[29]~578_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[29]~578 .lut_mask = 16'hAAE4;
defparam \myprocessor|decode7|valB[29]~578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N27
dffeas \myprocessor|decode7|regs:27:reg_array|r|bits:29:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[29]~87_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[27]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:27:reg_array|r|bits:29:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:27:reg_array|r|bits:29:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:27:reg_array|r|bits:29:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y34_N29
dffeas \myprocessor|decode7|regs:31:reg_array|r|bits:29:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[29]~87_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:31:reg_array|r|bits:29:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:31:reg_array|r|bits:29:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:31:reg_array|r|bits:29:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N26
cycloneive_lcell_comb \myprocessor|decode7|valB[29]~579 (
// Equation(s):
// \myprocessor|decode7|valB[29]~579_combout  = (\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|valB[29]~578_combout  & ((\myprocessor|decode7|regs:31:reg_array|r|bits:29:r~q ))) # (!\myprocessor|decode7|valB[29]~578_combout  & 
// (\myprocessor|decode7|regs:27:reg_array|r|bits:29:r~q )))) # (!\myprocessor|decode4|F[3]~0_combout  & (\myprocessor|decode7|valB[29]~578_combout ))

	.dataa(\myprocessor|decode4|F[3]~0_combout ),
	.datab(\myprocessor|decode7|valB[29]~578_combout ),
	.datac(\myprocessor|decode7|regs:27:reg_array|r|bits:29:r~q ),
	.datad(\myprocessor|decode7|regs:31:reg_array|r|bits:29:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[29]~579_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[29]~579 .lut_mask = 16'hEC64;
defparam \myprocessor|decode7|valB[29]~579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N29
dffeas \myprocessor|decode7|regs:17:reg_array|r|bits:29:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[29]~87_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[17]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:17:reg_array|r|bits:29:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:17:reg_array|r|bits:29:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:17:reg_array|r|bits:29:r .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y30_N23
dffeas \myprocessor|decode7|regs:21:reg_array|r|bits:29:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[29]~87_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[21]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:21:reg_array|r|bits:29:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:21:reg_array|r|bits:29:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:21:reg_array|r|bits:29:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N22
cycloneive_lcell_comb \myprocessor|decode7|valB[29]~582 (
// Equation(s):
// \myprocessor|decode7|valB[29]~582_combout  = (\myprocessor|decode4|F [2] & (((\myprocessor|decode7|regs:21:reg_array|r|bits:29:r~q ) # (\myprocessor|decode4|F[3]~0_combout )))) # (!\myprocessor|decode4|F [2] & 
// (\myprocessor|decode7|regs:17:reg_array|r|bits:29:r~q  & ((!\myprocessor|decode4|F[3]~0_combout ))))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode7|regs:17:reg_array|r|bits:29:r~q ),
	.datac(\myprocessor|decode7|regs:21:reg_array|r|bits:29:r~q ),
	.datad(\myprocessor|decode4|F[3]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[29]~582_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[29]~582 .lut_mask = 16'hAAE4;
defparam \myprocessor|decode7|valB[29]~582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N1
dffeas \myprocessor|decode7|regs:25:reg_array|r|bits:29:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[29]~87_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[25]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:25:reg_array|r|bits:29:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:25:reg_array|r|bits:29:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:25:reg_array|r|bits:29:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N11
dffeas \myprocessor|decode7|regs:29:reg_array|r|bits:29:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[29]~87_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[29]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:29:reg_array|r|bits:29:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:29:reg_array|r|bits:29:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:29:reg_array|r|bits:29:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N0
cycloneive_lcell_comb \myprocessor|decode7|valB[29]~583 (
// Equation(s):
// \myprocessor|decode7|valB[29]~583_combout  = (\myprocessor|decode7|valB[29]~582_combout  & (((\myprocessor|decode7|regs:29:reg_array|r|bits:29:r~q )) # (!\myprocessor|decode4|F[3]~0_combout ))) # (!\myprocessor|decode7|valB[29]~582_combout  & 
// (\myprocessor|decode4|F[3]~0_combout  & (\myprocessor|decode7|regs:25:reg_array|r|bits:29:r~q )))

	.dataa(\myprocessor|decode7|valB[29]~582_combout ),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:25:reg_array|r|bits:29:r~q ),
	.datad(\myprocessor|decode7|regs:29:reg_array|r|bits:29:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[29]~583_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[29]~583 .lut_mask = 16'hEA62;
defparam \myprocessor|decode7|valB[29]~583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N17
dffeas \myprocessor|decode7|regs:28:reg_array|r|bits:29:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[29]~87_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [28]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:28:reg_array|r|bits:29:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:28:reg_array|r|bits:29:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:28:reg_array|r|bits:29:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y36_N31
dffeas \myprocessor|decode7|regs:20:reg_array|r|bits:29:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[29]~87_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[20]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:20:reg_array|r|bits:29:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:20:reg_array|r|bits:29:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:20:reg_array|r|bits:29:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N31
dffeas \myprocessor|decode7|regs:16:reg_array|r|bits:29:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[29]~87_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:16:reg_array|r|bits:29:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:16:reg_array|r|bits:29:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:16:reg_array|r|bits:29:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N29
dffeas \myprocessor|decode7|regs:24:reg_array|r|bits:29:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[29]~87_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [24]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:24:reg_array|r|bits:29:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:24:reg_array|r|bits:29:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:24:reg_array|r|bits:29:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N28
cycloneive_lcell_comb \myprocessor|decode7|valB[29]~580 (
// Equation(s):
// \myprocessor|decode7|valB[29]~580_combout  = (\myprocessor|decode4|F [2] & (((\myprocessor|decode4|F[3]~0_combout )))) # (!\myprocessor|decode4|F [2] & ((\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|regs:24:reg_array|r|bits:29:r~q ))) # 
// (!\myprocessor|decode4|F[3]~0_combout  & (\myprocessor|decode7|regs:16:reg_array|r|bits:29:r~q ))))

	.dataa(\myprocessor|decode7|regs:16:reg_array|r|bits:29:r~q ),
	.datab(\myprocessor|decode4|F [2]),
	.datac(\myprocessor|decode7|regs:24:reg_array|r|bits:29:r~q ),
	.datad(\myprocessor|decode4|F[3]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[29]~580_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[29]~580 .lut_mask = 16'hFC22;
defparam \myprocessor|decode7|valB[29]~580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N30
cycloneive_lcell_comb \myprocessor|decode7|valB[29]~581 (
// Equation(s):
// \myprocessor|decode7|valB[29]~581_combout  = (\myprocessor|decode4|F [2] & ((\myprocessor|decode7|valB[29]~580_combout  & (\myprocessor|decode7|regs:28:reg_array|r|bits:29:r~q )) # (!\myprocessor|decode7|valB[29]~580_combout  & 
// ((\myprocessor|decode7|regs:20:reg_array|r|bits:29:r~q ))))) # (!\myprocessor|decode4|F [2] & (((\myprocessor|decode7|valB[29]~580_combout ))))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode7|regs:28:reg_array|r|bits:29:r~q ),
	.datac(\myprocessor|decode7|regs:20:reg_array|r|bits:29:r~q ),
	.datad(\myprocessor|decode7|valB[29]~580_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[29]~581_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[29]~581 .lut_mask = 16'hDDA0;
defparam \myprocessor|decode7|valB[29]~581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N20
cycloneive_lcell_comb \myprocessor|decode7|valB[29]~584 (
// Equation(s):
// \myprocessor|decode7|valB[29]~584_combout  = (\myprocessor|decode7|valB[21]~5_combout  & (((\myprocessor|decode7|valB[21]~6_combout ) # (\myprocessor|decode7|valB[29]~581_combout )))) # (!\myprocessor|decode7|valB[21]~5_combout  & 
// (\myprocessor|decode7|valB[29]~583_combout  & (!\myprocessor|decode7|valB[21]~6_combout )))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|valB[29]~583_combout ),
	.datac(\myprocessor|decode7|valB[21]~6_combout ),
	.datad(\myprocessor|decode7|valB[29]~581_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[29]~584_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[29]~584 .lut_mask = 16'hAEA4;
defparam \myprocessor|decode7|valB[29]~584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N12
cycloneive_lcell_comb \myprocessor|decode7|valB[29]~587 (
// Equation(s):
// \myprocessor|decode7|valB[29]~587_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[29]~584_combout  & (\myprocessor|decode7|valB[29]~586_combout )) # (!\myprocessor|decode7|valB[29]~584_combout  & 
// ((\myprocessor|decode7|valB[29]~579_combout ))))) # (!\myprocessor|decode7|valB[21]~6_combout  & (((\myprocessor|decode7|valB[29]~584_combout ))))

	.dataa(\myprocessor|decode7|valB[29]~586_combout ),
	.datab(\myprocessor|decode7|valB[29]~579_combout ),
	.datac(\myprocessor|decode7|valB[21]~6_combout ),
	.datad(\myprocessor|decode7|valB[29]~584_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[29]~587_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[29]~587 .lut_mask = 16'hAFC0;
defparam \myprocessor|decode7|valB[29]~587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N6
cycloneive_lcell_comb \myprocessor|decode7|valB[29]~592 (
// Equation(s):
// \myprocessor|decode7|valB[29]~592_combout  = (\myprocessor|decode7|valB[21]~9_combout  & (\myprocessor|decode7|valB[21]~20_combout )) # (!\myprocessor|decode7|valB[21]~9_combout  & ((\myprocessor|decode7|valB[21]~20_combout  & 
// ((\myprocessor|decode7|valB[29]~587_combout ))) # (!\myprocessor|decode7|valB[21]~20_combout  & (\myprocessor|decode7|valB[29]~591_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~9_combout ),
	.datab(\myprocessor|decode7|valB[21]~20_combout ),
	.datac(\myprocessor|decode7|valB[29]~591_combout ),
	.datad(\myprocessor|decode7|valB[29]~587_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[29]~592_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[29]~592 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valB[29]~592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N16
cycloneive_lcell_comb \myprocessor|decode7|valB[29]~595 (
// Equation(s):
// \myprocessor|decode7|valB[29]~595_combout  = (\myprocessor|decode7|valB[21]~9_combout  & ((\myprocessor|decode7|valB[29]~592_combout  & (\myprocessor|decode7|valB[29]~594_combout )) # (!\myprocessor|decode7|valB[29]~592_combout  & 
// ((\myprocessor|decode7|valB[29]~577_combout ))))) # (!\myprocessor|decode7|valB[21]~9_combout  & (((\myprocessor|decode7|valB[29]~592_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~9_combout ),
	.datab(\myprocessor|decode7|valB[29]~594_combout ),
	.datac(\myprocessor|decode7|valB[29]~577_combout ),
	.datad(\myprocessor|decode7|valB[29]~592_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[29]~595_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[29]~595 .lut_mask = 16'hDDA0;
defparam \myprocessor|decode7|valB[29]~595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N4
cycloneive_lcell_comb \myprocessor|execute02|R_or[29] (
// Equation(s):
// \myprocessor|execute02|R_or [29] = (\myprocessor|decode7|valA[29]~635_combout ) # ((\myprocessor|decode1|immed_notRT~combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [16])) # (!\myprocessor|decode1|immed_notRT~combout  & 
// ((\myprocessor|decode7|valB[29]~595_combout ))))

	.dataa(\myprocessor|decode7|valA[29]~635_combout ),
	.datab(\myprocessor|decode1|immed_notRT~combout ),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [16]),
	.datad(\myprocessor|decode7|valB[29]~595_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R_or [29]),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R_or[29] .lut_mask = 16'hFBEA;
defparam \myprocessor|execute02|R_or[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N8
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RNxxxx|F~12 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RNxxxx|F~12_combout  = (\myprocessor|execute02|shifter_inst|RxNxxx|F~25_combout  & (!\myprocessor|execute01|F[4]~8_combout  & \myprocessor|execute02|shifter_inst|RxxxNx|F[29]~20_combout ))

	.dataa(\myprocessor|execute02|shifter_inst|RxNxxx|F~25_combout ),
	.datab(gnd),
	.datac(\myprocessor|execute01|F[4]~8_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxxxNx|F[29]~20_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RNxxxx|F~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RNxxxx|F~12 .lut_mask = 16'h0A00;
defparam \myprocessor|execute02|shifter_inst|RNxxxx|F~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N26
cycloneive_lcell_comb \myprocessor|execute01|F[29]~29 (
// Equation(s):
// \myprocessor|execute01|F[29]~29_combout  = (\myprocessor|decode1|immed_notRT~combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [16])) # (!\myprocessor|decode1|immed_notRT~combout  & ((\myprocessor|decode7|valB[29]~595_combout )))

	.dataa(gnd),
	.datab(\myprocessor|decode1|immed_notRT~combout ),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [16]),
	.datad(\myprocessor|decode7|valB[29]~595_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute01|F[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute01|F[29]~29 .lut_mask = 16'hF3C0;
defparam \myprocessor|execute01|F[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N26
cycloneive_lcell_comb \myprocessor|execute01|F[28]~30 (
// Equation(s):
// \myprocessor|execute01|F[28]~30_combout  = (\myprocessor|decode1|immed_notRT~combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [16])) # (!\myprocessor|decode1|immed_notRT~combout  & ((\myprocessor|decode7|valB[28]~615_combout )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [16]),
	.datab(gnd),
	.datac(\myprocessor|decode7|valB[28]~615_combout ),
	.datad(\myprocessor|decode1|immed_notRT~combout ),
	.cin(gnd),
	.combout(\myprocessor|execute01|F[28]~30_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute01|F[28]~30 .lut_mask = 16'hAAF0;
defparam \myprocessor|execute01|F[28]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N8
cycloneive_lcell_comb \myprocessor|decode7|valA[25]~551 (
// Equation(s):
// \myprocessor|decode7|valA[25]~551_combout  = (\myprocessor|decode7|valA[25]~550_combout  & \myprocessor|decode7|valA[12]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|decode7|valA[25]~550_combout ),
	.datad(\myprocessor|decode7|valA[12]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[25]~551_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[25]~551 .lut_mask = 16'hF000;
defparam \myprocessor|decode7|valA[25]~551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N24
cycloneive_lcell_comb \myprocessor|decode7|valA[24]~530 (
// Equation(s):
// \myprocessor|decode7|valA[24]~530_combout  = (\myprocessor|decode7|valA[12]~0_combout  & \myprocessor|decode7|valA[24]~529_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|decode7|valA[12]~0_combout ),
	.datad(\myprocessor|decode7|valA[24]~529_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[24]~530_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[24]~530 .lut_mask = 16'hF000;
defparam \myprocessor|decode7|valA[24]~530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N24
cycloneive_lcell_comb \myprocessor|execute01|F[22]~24 (
// Equation(s):
// \myprocessor|execute01|F[22]~24_combout  = (\myprocessor|decode1|immed_notRT~combout  & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [16]))) # (!\myprocessor|decode1|immed_notRT~combout  & (\myprocessor|decode7|valB[22]~495_combout ))

	.dataa(\myprocessor|decode1|immed_notRT~combout ),
	.datab(\myprocessor|decode7|valB[22]~495_combout ),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|execute01|F[22]~24_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute01|F[22]~24 .lut_mask = 16'hE4E4;
defparam \myprocessor|execute01|F[22]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N12
cycloneive_lcell_comb \myprocessor|execute01|F[21]~21 (
// Equation(s):
// \myprocessor|execute01|F[21]~21_combout  = (\myprocessor|decode1|immed_notRT~combout  & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [16]))) # (!\myprocessor|decode1|immed_notRT~combout  & (\myprocessor|decode7|valB[21]~435_combout ))

	.dataa(\myprocessor|decode7|valB[21]~435_combout ),
	.datab(\myprocessor|decode1|immed_notRT~combout ),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|execute01|F[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute01|F[21]~21 .lut_mask = 16'hE2E2;
defparam \myprocessor|execute01|F[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N2
cycloneive_lcell_comb \myprocessor|decode7|valA[21]~467 (
// Equation(s):
// \myprocessor|decode7|valA[21]~467_combout  = (\myprocessor|decode7|valA[12]~0_combout  & \myprocessor|decode7|valA[21]~466_combout )

	.dataa(gnd),
	.datab(\myprocessor|decode7|valA[12]~0_combout ),
	.datac(gnd),
	.datad(\myprocessor|decode7|valA[21]~466_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[21]~467_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[21]~467 .lut_mask = 16'hCC00;
defparam \myprocessor|decode7|valA[21]~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N16
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|upper0|carry[3]~1 (
// Equation(s):
// \myprocessor|execute02|adder_inst|upper0|carry[3]~1_combout  = (\myprocessor|execute02|adder_inst|upper0|carry[2]~0_combout  & ((\myprocessor|decode7|valA[18]~404_combout ) # (\myprocessor|decode1|ALUopcode[0]~1_combout  $ 
// (!\myprocessor|execute01|F[18]~20_combout )))) # (!\myprocessor|execute02|adder_inst|upper0|carry[2]~0_combout  & (\myprocessor|decode7|valA[18]~404_combout  & (\myprocessor|decode1|ALUopcode[0]~1_combout  $ (!\myprocessor|execute01|F[18]~20_combout ))))

	.dataa(\myprocessor|execute02|adder_inst|upper0|carry[2]~0_combout ),
	.datab(\myprocessor|decode7|valA[18]~404_combout ),
	.datac(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datad(\myprocessor|execute01|F[18]~20_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|upper0|carry[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|upper0|carry[3]~1 .lut_mask = 16'hE88E;
defparam \myprocessor|execute02|adder_inst|upper0|carry[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N26
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|upper0|carry[4]~2 (
// Equation(s):
// \myprocessor|execute02|adder_inst|upper0|carry[4]~2_combout  = (\myprocessor|decode7|valA[19]~425_combout  & ((\myprocessor|execute02|adder_inst|upper0|carry[3]~1_combout ) # (\myprocessor|execute01|F[19]~19_combout  $ 
// (!\myprocessor|decode1|ALUopcode[0]~1_combout )))) # (!\myprocessor|decode7|valA[19]~425_combout  & (\myprocessor|execute02|adder_inst|upper0|carry[3]~1_combout  & (\myprocessor|execute01|F[19]~19_combout  $ (!\myprocessor|decode1|ALUopcode[0]~1_combout 
// ))))

	.dataa(\myprocessor|decode7|valA[19]~425_combout ),
	.datab(\myprocessor|execute01|F[19]~19_combout ),
	.datac(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datad(\myprocessor|execute02|adder_inst|upper0|carry[3]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|upper0|carry[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|upper0|carry[4]~2 .lut_mask = 16'hEB82;
defparam \myprocessor|execute02|adder_inst|upper0|carry[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N4
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|upper0|carry[5]~3 (
// Equation(s):
// \myprocessor|execute02|adder_inst|upper0|carry[5]~3_combout  = (\myprocessor|execute02|adder_inst|upper0|carry[4]~2_combout  & ((\myprocessor|decode7|valA[20]~446_combout ) # (\myprocessor|execute01|F[20]~22_combout  $ 
// (!\myprocessor|decode1|ALUopcode[0]~1_combout )))) # (!\myprocessor|execute02|adder_inst|upper0|carry[4]~2_combout  & (\myprocessor|decode7|valA[20]~446_combout  & (\myprocessor|execute01|F[20]~22_combout  $ (!\myprocessor|decode1|ALUopcode[0]~1_combout 
// ))))

	.dataa(\myprocessor|execute01|F[20]~22_combout ),
	.datab(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datac(\myprocessor|execute02|adder_inst|upper0|carry[4]~2_combout ),
	.datad(\myprocessor|decode7|valA[20]~446_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|upper0|carry[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|upper0|carry[5]~3 .lut_mask = 16'hF990;
defparam \myprocessor|execute02|adder_inst|upper0|carry[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N18
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|upper0|carry[6]~4 (
// Equation(s):
// \myprocessor|execute02|adder_inst|upper0|carry[6]~4_combout  = (\myprocessor|decode7|valA[21]~467_combout  & ((\myprocessor|execute02|adder_inst|upper0|carry[5]~3_combout ) # (\myprocessor|execute01|F[21]~21_combout  $ 
// (!\myprocessor|decode1|ALUopcode[0]~1_combout )))) # (!\myprocessor|decode7|valA[21]~467_combout  & (\myprocessor|execute02|adder_inst|upper0|carry[5]~3_combout  & (\myprocessor|execute01|F[21]~21_combout  $ (!\myprocessor|decode1|ALUopcode[0]~1_combout 
// ))))

	.dataa(\myprocessor|execute01|F[21]~21_combout ),
	.datab(\myprocessor|decode7|valA[21]~467_combout ),
	.datac(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datad(\myprocessor|execute02|adder_inst|upper0|carry[5]~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|upper0|carry[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|upper0|carry[6]~4 .lut_mask = 16'hED84;
defparam \myprocessor|execute02|adder_inst|upper0|carry[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N12
cycloneive_lcell_comb \myprocessor|decode7|valA[22]~488 (
// Equation(s):
// \myprocessor|decode7|valA[22]~488_combout  = (\myprocessor|decode7|valA[22]~487_combout  & \myprocessor|decode7|valA[12]~0_combout )

	.dataa(gnd),
	.datab(\myprocessor|decode7|valA[22]~487_combout ),
	.datac(\myprocessor|decode7|valA[12]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[22]~488_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[22]~488 .lut_mask = 16'hC0C0;
defparam \myprocessor|decode7|valA[22]~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N0
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|upper0|carry[7]~5 (
// Equation(s):
// \myprocessor|execute02|adder_inst|upper0|carry[7]~5_combout  = (\myprocessor|execute02|adder_inst|upper0|carry[6]~4_combout  & ((\myprocessor|decode7|valA[22]~488_combout ) # (\myprocessor|decode1|ALUopcode[0]~1_combout  $ 
// (!\myprocessor|execute01|F[22]~24_combout )))) # (!\myprocessor|execute02|adder_inst|upper0|carry[6]~4_combout  & (\myprocessor|decode7|valA[22]~488_combout  & (\myprocessor|decode1|ALUopcode[0]~1_combout  $ (!\myprocessor|execute01|F[22]~24_combout ))))

	.dataa(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datab(\myprocessor|execute01|F[22]~24_combout ),
	.datac(\myprocessor|execute02|adder_inst|upper0|carry[6]~4_combout ),
	.datad(\myprocessor|decode7|valA[22]~488_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|upper0|carry[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|upper0|carry[7]~5 .lut_mask = 16'hF990;
defparam \myprocessor|execute02|adder_inst|upper0|carry[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N2
cycloneive_lcell_comb \myprocessor|decode7|valA[23]~509 (
// Equation(s):
// \myprocessor|decode7|valA[23]~509_combout  = (\myprocessor|decode7|valA[23]~508_combout  & \myprocessor|decode7|valA[12]~0_combout )

	.dataa(gnd),
	.datab(\myprocessor|decode7|valA[23]~508_combout ),
	.datac(\myprocessor|decode7|valA[12]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[23]~509_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[23]~509 .lut_mask = 16'hC0C0;
defparam \myprocessor|decode7|valA[23]~509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N10
cycloneive_lcell_comb \myprocessor|decode7|regs:15:reg_array|r|bits:23:r~feeder (
// Equation(s):
// \myprocessor|decode7|regs:15:reg_array|r|bits:23:r~feeder_combout  = \myprocessor|writeback1|F[23]~72_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|writeback1|F[23]~72_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|decode7|regs:15:reg_array|r|bits:23:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:23:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:23:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y37_N11
dffeas \myprocessor|decode7|regs:15:reg_array|r|bits:23:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|decode7|regs:15:reg_array|r|bits:23:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|decode7|inEnable[15]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:15:reg_array|r|bits:23:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:23:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:23:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y37_N3
dffeas \myprocessor|decode7|regs:14:reg_array|r|bits:23:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[23]~72_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[14]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:14:reg_array|r|bits:23:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:14:reg_array|r|bits:23:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:14:reg_array|r|bits:23:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y37_N31
dffeas \myprocessor|decode7|regs:13:reg_array|r|bits:23:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[23]~72_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[13]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:13:reg_array|r|bits:23:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:13:reg_array|r|bits:23:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:13:reg_array|r|bits:23:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N12
cycloneive_lcell_comb \myprocessor|decode7|valB[23]~473 (
// Equation(s):
// \myprocessor|decode7|valB[23]~473_combout  = (\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|regs:12:reg_array|r|bits:23:r~q ) # ((\myprocessor|decode7|valB[21]~6_combout )))) # (!\myprocessor|decode7|valB[21]~5_combout  & 
// (((!\myprocessor|decode7|valB[21]~6_combout  & \myprocessor|decode7|regs:13:reg_array|r|bits:23:r~q ))))

	.dataa(\myprocessor|decode7|regs:12:reg_array|r|bits:23:r~q ),
	.datab(\myprocessor|decode7|valB[21]~5_combout ),
	.datac(\myprocessor|decode7|valB[21]~6_combout ),
	.datad(\myprocessor|decode7|regs:13:reg_array|r|bits:23:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[23]~473_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[23]~473 .lut_mask = 16'hCBC8;
defparam \myprocessor|decode7|valB[23]~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N2
cycloneive_lcell_comb \myprocessor|decode7|valB[23]~474 (
// Equation(s):
// \myprocessor|decode7|valB[23]~474_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[23]~473_combout  & ((\myprocessor|decode7|regs:14:reg_array|r|bits:23:r~q ))) # (!\myprocessor|decode7|valB[23]~473_combout  & 
// (\myprocessor|decode7|regs:15:reg_array|r|bits:23:r~q )))) # (!\myprocessor|decode7|valB[21]~6_combout  & (((\myprocessor|decode7|valB[23]~473_combout ))))

	.dataa(\myprocessor|decode7|regs:15:reg_array|r|bits:23:r~q ),
	.datab(\myprocessor|decode7|valB[21]~6_combout ),
	.datac(\myprocessor|decode7|regs:14:reg_array|r|bits:23:r~q ),
	.datad(\myprocessor|decode7|valB[23]~473_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[23]~474_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[23]~474 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valB[23]~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y31_N29
dffeas \myprocessor|decode7|regs:2:reg_array|r|bits:23:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[23]~72_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[2]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:2:reg_array|r|bits:23:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:2:reg_array|r|bits:23:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:2:reg_array|r|bits:23:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y31_N7
dffeas \myprocessor|decode7|regs:3:reg_array|r|bits:23:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[23]~72_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[3]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:3:reg_array|r|bits:23:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:3:reg_array|r|bits:23:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:3:reg_array|r|bits:23:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y35_N31
dffeas \myprocessor|decode7|regs:1:reg_array|r|bits:23:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[23]~72_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[1]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:1:reg_array|r|bits:23:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:1:reg_array|r|bits:23:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:1:reg_array|r|bits:23:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y35_N23
dffeas \myprocessor|decode7|regs:7:reg_array|r|bits:23:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[23]~72_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[7]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:7:reg_array|r|bits:23:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:7:reg_array|r|bits:23:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:7:reg_array|r|bits:23:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y35_N25
dffeas \myprocessor|decode7|regs:6:reg_array|r|bits:23:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[23]~72_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[6]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:6:reg_array|r|bits:23:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:6:reg_array|r|bits:23:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:6:reg_array|r|bits:23:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y35_N13
dffeas \myprocessor|decode7|regs:4:reg_array|r|bits:23:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[23]~72_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[4]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:4:reg_array|r|bits:23:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:4:reg_array|r|bits:23:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:4:reg_array|r|bits:23:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N1
dffeas \myprocessor|decode7|regs:5:reg_array|r|bits:23:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[23]~72_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[5]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:5:reg_array|r|bits:23:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:5:reg_array|r|bits:23:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:5:reg_array|r|bits:23:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N0
cycloneive_lcell_comb \myprocessor|decode7|valB[23]~468 (
// Equation(s):
// \myprocessor|decode7|valB[23]~468_combout  = (\myprocessor|decode7|valB[21]~6_combout  & (((\myprocessor|decode7|valB[21]~5_combout )))) # (!\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[21]~5_combout  & 
// (\myprocessor|decode7|regs:4:reg_array|r|bits:23:r~q )) # (!\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|regs:5:reg_array|r|bits:23:r~q )))))

	.dataa(\myprocessor|decode7|regs:4:reg_array|r|bits:23:r~q ),
	.datab(\myprocessor|decode7|valB[21]~6_combout ),
	.datac(\myprocessor|decode7|regs:5:reg_array|r|bits:23:r~q ),
	.datad(\myprocessor|decode7|valB[21]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[23]~468_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[23]~468 .lut_mask = 16'hEE30;
defparam \myprocessor|decode7|valB[23]~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N24
cycloneive_lcell_comb \myprocessor|decode7|valB[23]~469 (
// Equation(s):
// \myprocessor|decode7|valB[23]~469_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[23]~468_combout  & ((\myprocessor|decode7|regs:6:reg_array|r|bits:23:r~q ))) # (!\myprocessor|decode7|valB[23]~468_combout  & 
// (\myprocessor|decode7|regs:7:reg_array|r|bits:23:r~q )))) # (!\myprocessor|decode7|valB[21]~6_combout  & (((\myprocessor|decode7|valB[23]~468_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|regs:7:reg_array|r|bits:23:r~q ),
	.datac(\myprocessor|decode7|regs:6:reg_array|r|bits:23:r~q ),
	.datad(\myprocessor|decode7|valB[23]~468_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[23]~469_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[23]~469 .lut_mask = 16'hF588;
defparam \myprocessor|decode7|valB[23]~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N26
cycloneive_lcell_comb \myprocessor|decode7|valB[23]~470 (
// Equation(s):
// \myprocessor|decode7|valB[23]~470_combout  = (\myprocessor|decode7|valB[21]~23_combout  & (((\myprocessor|decode7|valB[21]~26_combout )))) # (!\myprocessor|decode7|valB[21]~23_combout  & ((\myprocessor|decode7|valB[21]~26_combout  & 
// ((\myprocessor|decode7|valB[23]~469_combout ))) # (!\myprocessor|decode7|valB[21]~26_combout  & (\myprocessor|decode7|regs:1:reg_array|r|bits:23:r~q ))))

	.dataa(\myprocessor|decode7|regs:1:reg_array|r|bits:23:r~q ),
	.datab(\myprocessor|decode7|valB[23]~469_combout ),
	.datac(\myprocessor|decode7|valB[21]~23_combout ),
	.datad(\myprocessor|decode7|valB[21]~26_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[23]~470_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[23]~470 .lut_mask = 16'hFC0A;
defparam \myprocessor|decode7|valB[23]~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N6
cycloneive_lcell_comb \myprocessor|decode7|valB[23]~471 (
// Equation(s):
// \myprocessor|decode7|valB[23]~471_combout  = (\myprocessor|decode7|valB[21]~656_combout  & ((\myprocessor|decode7|valB[23]~470_combout  & (\myprocessor|decode7|regs:2:reg_array|r|bits:23:r~q )) # (!\myprocessor|decode7|valB[23]~470_combout  & 
// ((\myprocessor|decode7|regs:3:reg_array|r|bits:23:r~q ))))) # (!\myprocessor|decode7|valB[21]~656_combout  & (((\myprocessor|decode7|valB[23]~470_combout ))))

	.dataa(\myprocessor|decode7|regs:2:reg_array|r|bits:23:r~q ),
	.datab(\myprocessor|decode7|valB[21]~656_combout ),
	.datac(\myprocessor|decode7|regs:3:reg_array|r|bits:23:r~q ),
	.datad(\myprocessor|decode7|valB[23]~470_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[23]~471_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[23]~471 .lut_mask = 16'hBBC0;
defparam \myprocessor|decode7|valB[23]~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N21
dffeas \myprocessor|decode7|regs:30:reg_array|r|bits:23:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[23]~72_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:30:reg_array|r|bits:23:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:30:reg_array|r|bits:23:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:30:reg_array|r|bits:23:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y32_N27
dffeas \myprocessor|decode7|regs:18:reg_array|r|bits:23:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[23]~72_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[18]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:18:reg_array|r|bits:23:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:18:reg_array|r|bits:23:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:18:reg_array|r|bits:23:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y31_N1
dffeas \myprocessor|decode7|regs:26:reg_array|r|bits:23:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[23]~72_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[26]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:26:reg_array|r|bits:23:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:26:reg_array|r|bits:23:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:26:reg_array|r|bits:23:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N0
cycloneive_lcell_comb \myprocessor|decode7|valB[23]~465 (
// Equation(s):
// \myprocessor|decode7|valB[23]~465_combout  = (\myprocessor|decode4|F [2] & (((\myprocessor|decode4|F[3]~0_combout )))) # (!\myprocessor|decode4|F [2] & ((\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|regs:26:reg_array|r|bits:23:r~q ))) # 
// (!\myprocessor|decode4|F[3]~0_combout  & (\myprocessor|decode7|regs:18:reg_array|r|bits:23:r~q ))))

	.dataa(\myprocessor|decode7|regs:18:reg_array|r|bits:23:r~q ),
	.datab(\myprocessor|decode4|F [2]),
	.datac(\myprocessor|decode7|regs:26:reg_array|r|bits:23:r~q ),
	.datad(\myprocessor|decode4|F[3]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[23]~465_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[23]~465 .lut_mask = 16'hFC22;
defparam \myprocessor|decode7|valB[23]~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N3
dffeas \myprocessor|decode7|regs:22:reg_array|r|bits:23:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[23]~72_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[22]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:22:reg_array|r|bits:23:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:23:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:23:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N2
cycloneive_lcell_comb \myprocessor|decode7|valB[23]~466 (
// Equation(s):
// \myprocessor|decode7|valB[23]~466_combout  = (\myprocessor|decode7|valB[23]~465_combout  & ((\myprocessor|decode7|regs:30:reg_array|r|bits:23:r~q ) # ((!\myprocessor|decode4|F [2])))) # (!\myprocessor|decode7|valB[23]~465_combout  & 
// (((\myprocessor|decode7|regs:22:reg_array|r|bits:23:r~q  & \myprocessor|decode4|F [2]))))

	.dataa(\myprocessor|decode7|regs:30:reg_array|r|bits:23:r~q ),
	.datab(\myprocessor|decode7|valB[23]~465_combout ),
	.datac(\myprocessor|decode7|regs:22:reg_array|r|bits:23:r~q ),
	.datad(\myprocessor|decode4|F [2]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[23]~466_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[23]~466 .lut_mask = 16'hB8CC;
defparam \myprocessor|decode7|valB[23]~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N17
dffeas \myprocessor|decode7|regs:24:reg_array|r|bits:23:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[23]~72_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [24]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:24:reg_array|r|bits:23:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:24:reg_array|r|bits:23:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:24:reg_array|r|bits:23:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y37_N11
dffeas \myprocessor|decode7|regs:16:reg_array|r|bits:23:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[23]~72_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:16:reg_array|r|bits:23:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:16:reg_array|r|bits:23:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:16:reg_array|r|bits:23:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N16
cycloneive_lcell_comb \myprocessor|decode7|valB[23]~460 (
// Equation(s):
// \myprocessor|decode7|valB[23]~460_combout  = (\myprocessor|decode4|F [2] & (\myprocessor|decode4|F[3]~0_combout )) # (!\myprocessor|decode4|F [2] & ((\myprocessor|decode4|F[3]~0_combout  & (\myprocessor|decode7|regs:24:reg_array|r|bits:23:r~q )) # 
// (!\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|regs:16:reg_array|r|bits:23:r~q )))))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:24:reg_array|r|bits:23:r~q ),
	.datad(\myprocessor|decode7|regs:16:reg_array|r|bits:23:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[23]~460_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[23]~460 .lut_mask = 16'hD9C8;
defparam \myprocessor|decode7|valB[23]~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N15
dffeas \myprocessor|decode7|regs:28:reg_array|r|bits:23:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[23]~72_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [28]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:28:reg_array|r|bits:23:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:28:reg_array|r|bits:23:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:28:reg_array|r|bits:23:r .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y37_N13
dffeas \myprocessor|decode7|regs:20:reg_array|r|bits:23:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[23]~72_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[20]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:20:reg_array|r|bits:23:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:20:reg_array|r|bits:23:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:20:reg_array|r|bits:23:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N12
cycloneive_lcell_comb \myprocessor|decode7|valB[23]~461 (
// Equation(s):
// \myprocessor|decode7|valB[23]~461_combout  = (\myprocessor|decode7|valB[23]~460_combout  & ((\myprocessor|decode7|regs:28:reg_array|r|bits:23:r~q ) # ((!\myprocessor|decode4|F [2])))) # (!\myprocessor|decode7|valB[23]~460_combout  & 
// (((\myprocessor|decode7|regs:20:reg_array|r|bits:23:r~q  & \myprocessor|decode4|F [2]))))

	.dataa(\myprocessor|decode7|valB[23]~460_combout ),
	.datab(\myprocessor|decode7|regs:28:reg_array|r|bits:23:r~q ),
	.datac(\myprocessor|decode7|regs:20:reg_array|r|bits:23:r~q ),
	.datad(\myprocessor|decode4|F [2]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[23]~461_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[23]~461 .lut_mask = 16'hD8AA;
defparam \myprocessor|decode7|valB[23]~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N27
dffeas \myprocessor|decode7|regs:17:reg_array|r|bits:23:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[23]~72_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[17]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:17:reg_array|r|bits:23:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:17:reg_array|r|bits:23:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:17:reg_array|r|bits:23:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y30_N17
dffeas \myprocessor|decode7|regs:21:reg_array|r|bits:23:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[23]~72_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[21]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:21:reg_array|r|bits:23:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:21:reg_array|r|bits:23:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:21:reg_array|r|bits:23:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N16
cycloneive_lcell_comb \myprocessor|decode7|valB[23]~462 (
// Equation(s):
// \myprocessor|decode7|valB[23]~462_combout  = (\myprocessor|decode4|F[3]~0_combout  & (((\myprocessor|decode4|F [2])))) # (!\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode4|F [2] & ((\myprocessor|decode7|regs:21:reg_array|r|bits:23:r~q ))) # 
// (!\myprocessor|decode4|F [2] & (\myprocessor|decode7|regs:17:reg_array|r|bits:23:r~q ))))

	.dataa(\myprocessor|decode7|regs:17:reg_array|r|bits:23:r~q ),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:21:reg_array|r|bits:23:r~q ),
	.datad(\myprocessor|decode4|F [2]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[23]~462_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[23]~462 .lut_mask = 16'hFC22;
defparam \myprocessor|decode7|valB[23]~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y30_N9
dffeas \myprocessor|decode7|regs:29:reg_array|r|bits:23:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[23]~72_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[29]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:29:reg_array|r|bits:23:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:29:reg_array|r|bits:23:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:29:reg_array|r|bits:23:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y30_N7
dffeas \myprocessor|decode7|regs:25:reg_array|r|bits:23:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[23]~72_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[25]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:25:reg_array|r|bits:23:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:25:reg_array|r|bits:23:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:25:reg_array|r|bits:23:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N6
cycloneive_lcell_comb \myprocessor|decode7|valB[23]~463 (
// Equation(s):
// \myprocessor|decode7|valB[23]~463_combout  = (\myprocessor|decode7|valB[23]~462_combout  & ((\myprocessor|decode7|regs:29:reg_array|r|bits:23:r~q ) # ((!\myprocessor|decode4|F[3]~0_combout )))) # (!\myprocessor|decode7|valB[23]~462_combout  & 
// (((\myprocessor|decode7|regs:25:reg_array|r|bits:23:r~q  & \myprocessor|decode4|F[3]~0_combout ))))

	.dataa(\myprocessor|decode7|valB[23]~462_combout ),
	.datab(\myprocessor|decode7|regs:29:reg_array|r|bits:23:r~q ),
	.datac(\myprocessor|decode7|regs:25:reg_array|r|bits:23:r~q ),
	.datad(\myprocessor|decode4|F[3]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[23]~463_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[23]~463 .lut_mask = 16'hD8AA;
defparam \myprocessor|decode7|valB[23]~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N26
cycloneive_lcell_comb \myprocessor|decode7|valB[23]~464 (
// Equation(s):
// \myprocessor|decode7|valB[23]~464_combout  = (\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[21]~6_combout ) # ((\myprocessor|decode7|valB[23]~461_combout )))) # (!\myprocessor|decode7|valB[21]~5_combout  & 
// (!\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[23]~463_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|valB[21]~6_combout ),
	.datac(\myprocessor|decode7|valB[23]~461_combout ),
	.datad(\myprocessor|decode7|valB[23]~463_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[23]~464_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[23]~464 .lut_mask = 16'hB9A8;
defparam \myprocessor|decode7|valB[23]~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N27
dffeas \myprocessor|decode7|regs:31:reg_array|r|bits:23:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[23]~72_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:31:reg_array|r|bits:23:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:31:reg_array|r|bits:23:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:31:reg_array|r|bits:23:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y33_N11
dffeas \myprocessor|decode7|regs:27:reg_array|r|bits:23:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[23]~72_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[27]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:27:reg_array|r|bits:23:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:27:reg_array|r|bits:23:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:27:reg_array|r|bits:23:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y33_N29
dffeas \myprocessor|decode7|regs:23:reg_array|r|bits:23:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[23]~72_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[23]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:23:reg_array|r|bits:23:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:23:reg_array|r|bits:23:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:23:reg_array|r|bits:23:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y33_N3
dffeas \myprocessor|decode7|regs:19:reg_array|r|bits:23:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[23]~72_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[19]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:19:reg_array|r|bits:23:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:19:reg_array|r|bits:23:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:19:reg_array|r|bits:23:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N28
cycloneive_lcell_comb \myprocessor|decode7|valB[23]~458 (
// Equation(s):
// \myprocessor|decode7|valB[23]~458_combout  = (\myprocessor|decode4|F[3]~0_combout  & (\myprocessor|decode4|F [2])) # (!\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode4|F [2] & (\myprocessor|decode7|regs:23:reg_array|r|bits:23:r~q )) # 
// (!\myprocessor|decode4|F [2] & ((\myprocessor|decode7|regs:19:reg_array|r|bits:23:r~q )))))

	.dataa(\myprocessor|decode4|F[3]~0_combout ),
	.datab(\myprocessor|decode4|F [2]),
	.datac(\myprocessor|decode7|regs:23:reg_array|r|bits:23:r~q ),
	.datad(\myprocessor|decode7|regs:19:reg_array|r|bits:23:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[23]~458_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[23]~458 .lut_mask = 16'hD9C8;
defparam \myprocessor|decode7|valB[23]~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N10
cycloneive_lcell_comb \myprocessor|decode7|valB[23]~459 (
// Equation(s):
// \myprocessor|decode7|valB[23]~459_combout  = (\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|valB[23]~458_combout  & (\myprocessor|decode7|regs:31:reg_array|r|bits:23:r~q )) # (!\myprocessor|decode7|valB[23]~458_combout  & 
// ((\myprocessor|decode7|regs:27:reg_array|r|bits:23:r~q ))))) # (!\myprocessor|decode4|F[3]~0_combout  & (((\myprocessor|decode7|valB[23]~458_combout ))))

	.dataa(\myprocessor|decode4|F[3]~0_combout ),
	.datab(\myprocessor|decode7|regs:31:reg_array|r|bits:23:r~q ),
	.datac(\myprocessor|decode7|regs:27:reg_array|r|bits:23:r~q ),
	.datad(\myprocessor|decode7|valB[23]~458_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[23]~459_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[23]~459 .lut_mask = 16'hDDA0;
defparam \myprocessor|decode7|valB[23]~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N12
cycloneive_lcell_comb \myprocessor|decode7|valB[23]~467 (
// Equation(s):
// \myprocessor|decode7|valB[23]~467_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[23]~464_combout  & (\myprocessor|decode7|valB[23]~466_combout )) # (!\myprocessor|decode7|valB[23]~464_combout  & 
// ((\myprocessor|decode7|valB[23]~459_combout ))))) # (!\myprocessor|decode7|valB[21]~6_combout  & (((\myprocessor|decode7|valB[23]~464_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|valB[23]~466_combout ),
	.datac(\myprocessor|decode7|valB[23]~464_combout ),
	.datad(\myprocessor|decode7|valB[23]~459_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[23]~467_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[23]~467 .lut_mask = 16'hDAD0;
defparam \myprocessor|decode7|valB[23]~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N22
cycloneive_lcell_comb \myprocessor|decode7|valB[23]~472 (
// Equation(s):
// \myprocessor|decode7|valB[23]~472_combout  = (\myprocessor|decode7|valB[21]~9_combout  & (\myprocessor|decode7|valB[21]~20_combout )) # (!\myprocessor|decode7|valB[21]~9_combout  & ((\myprocessor|decode7|valB[21]~20_combout  & 
// ((\myprocessor|decode7|valB[23]~467_combout ))) # (!\myprocessor|decode7|valB[21]~20_combout  & (\myprocessor|decode7|valB[23]~471_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~9_combout ),
	.datab(\myprocessor|decode7|valB[21]~20_combout ),
	.datac(\myprocessor|decode7|valB[23]~471_combout ),
	.datad(\myprocessor|decode7|valB[23]~467_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[23]~472_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[23]~472 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valB[23]~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y30_N19
dffeas \myprocessor|decode7|regs:8:reg_array|r|bits:23:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[23]~72_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[8]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:8:reg_array|r|bits:23:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:8:reg_array|r|bits:23:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:8:reg_array|r|bits:23:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N30
cycloneive_lcell_comb \myprocessor|decode7|regs:11:reg_array|r|bits:23:r~feeder (
// Equation(s):
// \myprocessor|decode7|regs:11:reg_array|r|bits:23:r~feeder_combout  = \myprocessor|writeback1|F[23]~72_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|writeback1|F[23]~72_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|decode7|regs:11:reg_array|r|bits:23:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:23:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:23:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y33_N31
dffeas \myprocessor|decode7|regs:11:reg_array|r|bits:23:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|decode7|regs:11:reg_array|r|bits:23:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|decode7|inEnable[11]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:11:reg_array|r|bits:23:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:23:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:23:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y30_N25
dffeas \myprocessor|decode7|regs:9:reg_array|r|bits:23:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[23]~72_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[9]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:9:reg_array|r|bits:23:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:9:reg_array|r|bits:23:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:9:reg_array|r|bits:23:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N24
cycloneive_lcell_comb \myprocessor|decode7|valB[23]~456 (
// Equation(s):
// \myprocessor|decode7|valB[23]~456_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|regs:11:reg_array|r|bits:23:r~q ) # ((\myprocessor|decode7|valB[21]~5_combout )))) # (!\myprocessor|decode7|valB[21]~6_combout  & 
// (((\myprocessor|decode7|regs:9:reg_array|r|bits:23:r~q  & !\myprocessor|decode7|valB[21]~5_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|regs:11:reg_array|r|bits:23:r~q ),
	.datac(\myprocessor|decode7|regs:9:reg_array|r|bits:23:r~q ),
	.datad(\myprocessor|decode7|valB[21]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[23]~456_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[23]~456 .lut_mask = 16'hAAD8;
defparam \myprocessor|decode7|valB[23]~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y33_N29
dffeas \myprocessor|decode7|regs:10:reg_array|r|bits:23:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[23]~72_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[10]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:10:reg_array|r|bits:23:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:10:reg_array|r|bits:23:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:10:reg_array|r|bits:23:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N0
cycloneive_lcell_comb \myprocessor|decode7|valB[23]~457 (
// Equation(s):
// \myprocessor|decode7|valB[23]~457_combout  = (\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[23]~456_combout  & ((\myprocessor|decode7|regs:10:reg_array|r|bits:23:r~q ))) # (!\myprocessor|decode7|valB[23]~456_combout  & 
// (\myprocessor|decode7|regs:8:reg_array|r|bits:23:r~q )))) # (!\myprocessor|decode7|valB[21]~5_combout  & (((\myprocessor|decode7|valB[23]~456_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|regs:8:reg_array|r|bits:23:r~q ),
	.datac(\myprocessor|decode7|valB[23]~456_combout ),
	.datad(\myprocessor|decode7|regs:10:reg_array|r|bits:23:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[23]~457_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[23]~457 .lut_mask = 16'hF858;
defparam \myprocessor|decode7|valB[23]~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N24
cycloneive_lcell_comb \myprocessor|decode7|valB[23]~475 (
// Equation(s):
// \myprocessor|decode7|valB[23]~475_combout  = (\myprocessor|decode7|valB[21]~9_combout  & ((\myprocessor|decode7|valB[23]~472_combout  & (\myprocessor|decode7|valB[23]~474_combout )) # (!\myprocessor|decode7|valB[23]~472_combout  & 
// ((\myprocessor|decode7|valB[23]~457_combout ))))) # (!\myprocessor|decode7|valB[21]~9_combout  & (((\myprocessor|decode7|valB[23]~472_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~9_combout ),
	.datab(\myprocessor|decode7|valB[23]~474_combout ),
	.datac(\myprocessor|decode7|valB[23]~472_combout ),
	.datad(\myprocessor|decode7|valB[23]~457_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[23]~475_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[23]~475 .lut_mask = 16'hDAD0;
defparam \myprocessor|decode7|valB[23]~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N10
cycloneive_lcell_comb \myprocessor|execute01|F[23]~23 (
// Equation(s):
// \myprocessor|execute01|F[23]~23_combout  = (\myprocessor|decode1|immed_notRT~combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [16])) # (!\myprocessor|decode1|immed_notRT~combout  & ((\myprocessor|decode7|valB[23]~475_combout )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [16]),
	.datab(gnd),
	.datac(\myprocessor|decode7|valB[23]~475_combout ),
	.datad(\myprocessor|decode1|immed_notRT~combout ),
	.cin(gnd),
	.combout(\myprocessor|execute01|F[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute01|F[23]~23 .lut_mask = 16'hAAF0;
defparam \myprocessor|execute01|F[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N10
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|upper0|carry[8]~6 (
// Equation(s):
// \myprocessor|execute02|adder_inst|upper0|carry[8]~6_combout  = (\myprocessor|execute02|adder_inst|upper0|carry[7]~5_combout  & ((\myprocessor|decode7|valA[23]~509_combout ) # (\myprocessor|decode1|ALUopcode[0]~1_combout  $ 
// (!\myprocessor|execute01|F[23]~23_combout )))) # (!\myprocessor|execute02|adder_inst|upper0|carry[7]~5_combout  & (\myprocessor|decode7|valA[23]~509_combout  & (\myprocessor|decode1|ALUopcode[0]~1_combout  $ (!\myprocessor|execute01|F[23]~23_combout ))))

	.dataa(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datab(\myprocessor|execute02|adder_inst|upper0|carry[7]~5_combout ),
	.datac(\myprocessor|decode7|valA[23]~509_combout ),
	.datad(\myprocessor|execute01|F[23]~23_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|upper0|carry[8]~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|upper0|carry[8]~6 .lut_mask = 16'hE8D4;
defparam \myprocessor|execute02|adder_inst|upper0|carry[8]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N12
cycloneive_lcell_comb \myprocessor|execute01|F[24]~26 (
// Equation(s):
// \myprocessor|execute01|F[24]~26_combout  = (\myprocessor|decode1|immed_notRT~combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [16])) # (!\myprocessor|decode1|immed_notRT~combout  & ((\myprocessor|decode7|valB[24]~535_combout )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [16]),
	.datab(gnd),
	.datac(\myprocessor|decode7|valB[24]~535_combout ),
	.datad(\myprocessor|decode1|immed_notRT~combout ),
	.cin(gnd),
	.combout(\myprocessor|execute01|F[24]~26_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute01|F[24]~26 .lut_mask = 16'hAAF0;
defparam \myprocessor|execute01|F[24]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N4
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|upper0|carry[9]~7 (
// Equation(s):
// \myprocessor|execute02|adder_inst|upper0|carry[9]~7_combout  = (\myprocessor|decode7|valA[24]~530_combout  & ((\myprocessor|execute02|adder_inst|upper0|carry[8]~6_combout ) # (\myprocessor|decode1|ALUopcode[0]~1_combout  $ 
// (!\myprocessor|execute01|F[24]~26_combout )))) # (!\myprocessor|decode7|valA[24]~530_combout  & (\myprocessor|execute02|adder_inst|upper0|carry[8]~6_combout  & (\myprocessor|decode1|ALUopcode[0]~1_combout  $ (!\myprocessor|execute01|F[24]~26_combout ))))

	.dataa(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datab(\myprocessor|decode7|valA[24]~530_combout ),
	.datac(\myprocessor|execute02|adder_inst|upper0|carry[8]~6_combout ),
	.datad(\myprocessor|execute01|F[24]~26_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|upper0|carry[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|upper0|carry[9]~7 .lut_mask = 16'hE8D4;
defparam \myprocessor|execute02|adder_inst|upper0|carry[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N10
cycloneive_lcell_comb \myprocessor|execute01|F[25]~25 (
// Equation(s):
// \myprocessor|execute01|F[25]~25_combout  = (\myprocessor|decode1|immed_notRT~combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [16])) # (!\myprocessor|decode1|immed_notRT~combout  & ((\myprocessor|decode7|valB[25]~515_combout )))

	.dataa(gnd),
	.datab(\myprocessor|decode1|immed_notRT~combout ),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [16]),
	.datad(\myprocessor|decode7|valB[25]~515_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute01|F[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute01|F[25]~25 .lut_mask = 16'hF3C0;
defparam \myprocessor|execute01|F[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N14
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|upper0|carry[10]~8 (
// Equation(s):
// \myprocessor|execute02|adder_inst|upper0|carry[10]~8_combout  = (\myprocessor|decode7|valA[25]~551_combout  & ((\myprocessor|execute02|adder_inst|upper0|carry[9]~7_combout ) # (\myprocessor|decode1|ALUopcode[0]~1_combout  $ 
// (!\myprocessor|execute01|F[25]~25_combout )))) # (!\myprocessor|decode7|valA[25]~551_combout  & (\myprocessor|execute02|adder_inst|upper0|carry[9]~7_combout  & (\myprocessor|decode1|ALUopcode[0]~1_combout  $ (!\myprocessor|execute01|F[25]~25_combout ))))

	.dataa(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datab(\myprocessor|decode7|valA[25]~551_combout ),
	.datac(\myprocessor|execute02|adder_inst|upper0|carry[9]~7_combout ),
	.datad(\myprocessor|execute01|F[25]~25_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|upper0|carry[10]~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|upper0|carry[10]~8 .lut_mask = 16'hE8D4;
defparam \myprocessor|execute02|adder_inst|upper0|carry[10]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N20
cycloneive_lcell_comb \myprocessor|decode7|valA[26]~572 (
// Equation(s):
// \myprocessor|decode7|valA[26]~572_combout  = (\myprocessor|decode7|valA[12]~0_combout  & \myprocessor|decode7|valA[26]~571_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|decode7|valA[12]~0_combout ),
	.datad(\myprocessor|decode7|valA[26]~571_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[26]~572_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[26]~572 .lut_mask = 16'hF000;
defparam \myprocessor|decode7|valA[26]~572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y33_N15
dffeas \myprocessor|decode7|regs:8:reg_array|r|bits:26:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[26]~82_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[8]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:8:reg_array|r|bits:26:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:8:reg_array|r|bits:26:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:8:reg_array|r|bits:26:r .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y33_N13
dffeas \myprocessor|decode7|regs:9:reg_array|r|bits:26:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[26]~82_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[9]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:9:reg_array|r|bits:26:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:9:reg_array|r|bits:26:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:9:reg_array|r|bits:26:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N12
cycloneive_lcell_comb \myprocessor|decode7|valB[26]~566 (
// Equation(s):
// \myprocessor|decode7|valB[26]~566_combout  = (\myprocessor|decode7|valB[21]~6_combout  & (((\myprocessor|decode7|valB[21]~5_combout )))) # (!\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[21]~5_combout  & 
// (\myprocessor|decode7|regs:8:reg_array|r|bits:26:r~q )) # (!\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|regs:9:reg_array|r|bits:26:r~q )))))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|regs:8:reg_array|r|bits:26:r~q ),
	.datac(\myprocessor|decode7|regs:9:reg_array|r|bits:26:r~q ),
	.datad(\myprocessor|decode7|valB[21]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[26]~566_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[26]~566 .lut_mask = 16'hEE50;
defparam \myprocessor|decode7|valB[26]~566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y33_N23
dffeas \myprocessor|decode7|regs:10:reg_array|r|bits:26:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[26]~82_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[10]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:10:reg_array|r|bits:26:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:10:reg_array|r|bits:26:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:10:reg_array|r|bits:26:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y33_N25
dffeas \myprocessor|decode7|regs:11:reg_array|r|bits:26:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[26]~82_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[11]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:11:reg_array|r|bits:26:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:26:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:26:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N22
cycloneive_lcell_comb \myprocessor|decode7|valB[26]~567 (
// Equation(s):
// \myprocessor|decode7|valB[26]~567_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[26]~566_combout  & (\myprocessor|decode7|regs:10:reg_array|r|bits:26:r~q )) # (!\myprocessor|decode7|valB[26]~566_combout  & 
// ((\myprocessor|decode7|regs:11:reg_array|r|bits:26:r~q ))))) # (!\myprocessor|decode7|valB[21]~6_combout  & (\myprocessor|decode7|valB[26]~566_combout ))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|valB[26]~566_combout ),
	.datac(\myprocessor|decode7|regs:10:reg_array|r|bits:26:r~q ),
	.datad(\myprocessor|decode7|regs:11:reg_array|r|bits:26:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[26]~567_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[26]~567 .lut_mask = 16'hE6C4;
defparam \myprocessor|decode7|valB[26]~567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N31
dffeas \myprocessor|decode7|regs:2:reg_array|r|bits:26:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[26]~82_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[2]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:2:reg_array|r|bits:26:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:2:reg_array|r|bits:26:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:2:reg_array|r|bits:26:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N9
dffeas \myprocessor|decode7|regs:3:reg_array|r|bits:26:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[26]~82_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[3]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:3:reg_array|r|bits:26:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:3:reg_array|r|bits:26:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:3:reg_array|r|bits:26:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y31_N29
dffeas \myprocessor|decode7|regs:1:reg_array|r|bits:26:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[26]~82_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[1]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:1:reg_array|r|bits:26:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:1:reg_array|r|bits:26:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:1:reg_array|r|bits:26:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N17
dffeas \myprocessor|decode7|regs:4:reg_array|r|bits:26:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[26]~82_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[4]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:4:reg_array|r|bits:26:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:4:reg_array|r|bits:26:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:4:reg_array|r|bits:26:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y31_N15
dffeas \myprocessor|decode7|regs:6:reg_array|r|bits:26:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[26]~82_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[6]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:6:reg_array|r|bits:26:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:6:reg_array|r|bits:26:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:6:reg_array|r|bits:26:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y37_N5
dffeas \myprocessor|decode7|regs:5:reg_array|r|bits:26:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[26]~82_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[5]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:5:reg_array|r|bits:26:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:5:reg_array|r|bits:26:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:5:reg_array|r|bits:26:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N3
dffeas \myprocessor|decode7|regs:7:reg_array|r|bits:26:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[26]~82_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[7]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:7:reg_array|r|bits:26:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:7:reg_array|r|bits:26:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:7:reg_array|r|bits:26:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N4
cycloneive_lcell_comb \myprocessor|decode7|valB[26]~568 (
// Equation(s):
// \myprocessor|decode7|valB[26]~568_combout  = (\myprocessor|decode7|valB[21]~5_combout  & (\myprocessor|decode7|valB[21]~6_combout )) # (!\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[21]~6_combout  & 
// ((\myprocessor|decode7|regs:7:reg_array|r|bits:26:r~q ))) # (!\myprocessor|decode7|valB[21]~6_combout  & (\myprocessor|decode7|regs:5:reg_array|r|bits:26:r~q ))))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|valB[21]~6_combout ),
	.datac(\myprocessor|decode7|regs:5:reg_array|r|bits:26:r~q ),
	.datad(\myprocessor|decode7|regs:7:reg_array|r|bits:26:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[26]~568_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[26]~568 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valB[26]~568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N14
cycloneive_lcell_comb \myprocessor|decode7|valB[26]~569 (
// Equation(s):
// \myprocessor|decode7|valB[26]~569_combout  = (\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[26]~568_combout  & ((\myprocessor|decode7|regs:6:reg_array|r|bits:26:r~q ))) # (!\myprocessor|decode7|valB[26]~568_combout  & 
// (\myprocessor|decode7|regs:4:reg_array|r|bits:26:r~q )))) # (!\myprocessor|decode7|valB[21]~5_combout  & (((\myprocessor|decode7|valB[26]~568_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|regs:4:reg_array|r|bits:26:r~q ),
	.datac(\myprocessor|decode7|regs:6:reg_array|r|bits:26:r~q ),
	.datad(\myprocessor|decode7|valB[26]~568_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[26]~569_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[26]~569 .lut_mask = 16'hF588;
defparam \myprocessor|decode7|valB[26]~569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N8
cycloneive_lcell_comb \myprocessor|decode7|valB[26]~570 (
// Equation(s):
// \myprocessor|decode7|valB[26]~570_combout  = (\myprocessor|decode7|valB[21]~23_combout  & (((\myprocessor|decode7|valB[21]~26_combout )))) # (!\myprocessor|decode7|valB[21]~23_combout  & ((\myprocessor|decode7|valB[21]~26_combout  & 
// ((\myprocessor|decode7|valB[26]~569_combout ))) # (!\myprocessor|decode7|valB[21]~26_combout  & (\myprocessor|decode7|regs:1:reg_array|r|bits:26:r~q ))))

	.dataa(\myprocessor|decode7|valB[21]~23_combout ),
	.datab(\myprocessor|decode7|regs:1:reg_array|r|bits:26:r~q ),
	.datac(\myprocessor|decode7|valB[26]~569_combout ),
	.datad(\myprocessor|decode7|valB[21]~26_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[26]~570_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[26]~570 .lut_mask = 16'hFA44;
defparam \myprocessor|decode7|valB[26]~570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N8
cycloneive_lcell_comb \myprocessor|decode7|valB[26]~571 (
// Equation(s):
// \myprocessor|decode7|valB[26]~571_combout  = (\myprocessor|decode7|valB[21]~656_combout  & ((\myprocessor|decode7|valB[26]~570_combout  & (\myprocessor|decode7|regs:2:reg_array|r|bits:26:r~q )) # (!\myprocessor|decode7|valB[26]~570_combout  & 
// ((\myprocessor|decode7|regs:3:reg_array|r|bits:26:r~q ))))) # (!\myprocessor|decode7|valB[21]~656_combout  & (((\myprocessor|decode7|valB[26]~570_combout ))))

	.dataa(\myprocessor|decode7|regs:2:reg_array|r|bits:26:r~q ),
	.datab(\myprocessor|decode7|valB[21]~656_combout ),
	.datac(\myprocessor|decode7|regs:3:reg_array|r|bits:26:r~q ),
	.datad(\myprocessor|decode7|valB[26]~570_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[26]~571_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[26]~571 .lut_mask = 16'hBBC0;
defparam \myprocessor|decode7|valB[26]~571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N24
cycloneive_lcell_comb \myprocessor|decode7|valB[26]~572 (
// Equation(s):
// \myprocessor|decode7|valB[26]~572_combout  = (\myprocessor|decode7|valB[21]~9_combout  & ((\myprocessor|decode7|valB[26]~567_combout ) # ((\myprocessor|decode7|valB[21]~20_combout )))) # (!\myprocessor|decode7|valB[21]~9_combout  & 
// (((\myprocessor|decode7|valB[26]~571_combout  & !\myprocessor|decode7|valB[21]~20_combout ))))

	.dataa(\myprocessor|decode7|valB[26]~567_combout ),
	.datab(\myprocessor|decode7|valB[26]~571_combout ),
	.datac(\myprocessor|decode7|valB[21]~9_combout ),
	.datad(\myprocessor|decode7|valB[21]~20_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[26]~572_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[26]~572 .lut_mask = 16'hF0AC;
defparam \myprocessor|decode7|valB[26]~572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y37_N19
dffeas \myprocessor|decode7|regs:12:reg_array|r|bits:26:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[26]~82_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[12]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:12:reg_array|r|bits:26:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:12:reg_array|r|bits:26:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:12:reg_array|r|bits:26:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N28
cycloneive_lcell_comb \myprocessor|decode7|regs:15:reg_array|r|bits:26:r~feeder (
// Equation(s):
// \myprocessor|decode7|regs:15:reg_array|r|bits:26:r~feeder_combout  = \myprocessor|writeback1|F[26]~82_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|writeback1|F[26]~82_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|decode7|regs:15:reg_array|r|bits:26:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:26:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:26:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y39_N29
dffeas \myprocessor|decode7|regs:15:reg_array|r|bits:26:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|decode7|regs:15:reg_array|r|bits:26:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|decode7|inEnable[15]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:15:reg_array|r|bits:26:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:26:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:26:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y36_N21
dffeas \myprocessor|decode7|regs:13:reg_array|r|bits:26:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[26]~82_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[13]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:13:reg_array|r|bits:26:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:13:reg_array|r|bits:26:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:13:reg_array|r|bits:26:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N20
cycloneive_lcell_comb \myprocessor|decode7|valB[26]~573 (
// Equation(s):
// \myprocessor|decode7|valB[26]~573_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|regs:15:reg_array|r|bits:26:r~q ) # ((\myprocessor|decode7|valB[21]~5_combout )))) # (!\myprocessor|decode7|valB[21]~6_combout  & 
// (((\myprocessor|decode7|regs:13:reg_array|r|bits:26:r~q  & !\myprocessor|decode7|valB[21]~5_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|regs:15:reg_array|r|bits:26:r~q ),
	.datac(\myprocessor|decode7|regs:13:reg_array|r|bits:26:r~q ),
	.datad(\myprocessor|decode7|valB[21]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[26]~573_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[26]~573 .lut_mask = 16'hAAD8;
defparam \myprocessor|decode7|valB[26]~573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N31
dffeas \myprocessor|decode7|regs:14:reg_array|r|bits:26:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[26]~82_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[14]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:14:reg_array|r|bits:26:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:14:reg_array|r|bits:26:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:14:reg_array|r|bits:26:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N22
cycloneive_lcell_comb \myprocessor|decode7|valB[26]~574 (
// Equation(s):
// \myprocessor|decode7|valB[26]~574_combout  = (\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[26]~573_combout  & ((\myprocessor|decode7|regs:14:reg_array|r|bits:26:r~q ))) # (!\myprocessor|decode7|valB[26]~573_combout  & 
// (\myprocessor|decode7|regs:12:reg_array|r|bits:26:r~q )))) # (!\myprocessor|decode7|valB[21]~5_combout  & (((\myprocessor|decode7|valB[26]~573_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|regs:12:reg_array|r|bits:26:r~q ),
	.datac(\myprocessor|decode7|valB[26]~573_combout ),
	.datad(\myprocessor|decode7|regs:14:reg_array|r|bits:26:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[26]~574_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[26]~574 .lut_mask = 16'hF858;
defparam \myprocessor|decode7|valB[26]~574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N30
cycloneive_lcell_comb \myprocessor|decode7|regs:22:reg_array|r|bits:26:r~feeder (
// Equation(s):
// \myprocessor|decode7|regs:22:reg_array|r|bits:26:r~feeder_combout  = \myprocessor|writeback1|F[26]~82_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|writeback1|F[26]~82_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|regs:22:reg_array|r|bits:26:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:26:r~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:26:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N31
dffeas \myprocessor|decode7|regs:22:reg_array|r|bits:26:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|decode7|regs:22:reg_array|r|bits:26:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|decode7|inEnable[22]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:22:reg_array|r|bits:26:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:26:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:26:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N5
dffeas \myprocessor|decode7|regs:26:reg_array|r|bits:26:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[26]~82_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[26]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:26:reg_array|r|bits:26:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:26:reg_array|r|bits:26:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:26:reg_array|r|bits:26:r .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y31_N17
dffeas \myprocessor|decode7|regs:18:reg_array|r|bits:26:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[26]~82_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[18]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:18:reg_array|r|bits:26:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:18:reg_array|r|bits:26:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:18:reg_array|r|bits:26:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N24
cycloneive_lcell_comb \myprocessor|decode7|valB[26]~563 (
// Equation(s):
// \myprocessor|decode7|valB[26]~563_combout  = (\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|regs:26:reg_array|r|bits:26:r~q ) # ((\myprocessor|decode4|F [2])))) # (!\myprocessor|decode4|F[3]~0_combout  & 
// (((\myprocessor|decode7|regs:18:reg_array|r|bits:26:r~q  & !\myprocessor|decode4|F [2]))))

	.dataa(\myprocessor|decode7|regs:26:reg_array|r|bits:26:r~q ),
	.datab(\myprocessor|decode7|regs:18:reg_array|r|bits:26:r~q ),
	.datac(\myprocessor|decode4|F[3]~0_combout ),
	.datad(\myprocessor|decode4|F [2]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[26]~563_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[26]~563 .lut_mask = 16'hF0AC;
defparam \myprocessor|decode7|valB[26]~563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N3
dffeas \myprocessor|decode7|regs:30:reg_array|r|bits:26:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[26]~82_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:30:reg_array|r|bits:26:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:30:reg_array|r|bits:26:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:30:reg_array|r|bits:26:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N2
cycloneive_lcell_comb \myprocessor|decode7|valB[26]~564 (
// Equation(s):
// \myprocessor|decode7|valB[26]~564_combout  = (\myprocessor|decode7|valB[26]~563_combout  & (((\myprocessor|decode7|regs:30:reg_array|r|bits:26:r~q ) # (!\myprocessor|decode4|F [2])))) # (!\myprocessor|decode7|valB[26]~563_combout  & 
// (\myprocessor|decode7|regs:22:reg_array|r|bits:26:r~q  & ((\myprocessor|decode4|F [2]))))

	.dataa(\myprocessor|decode7|regs:22:reg_array|r|bits:26:r~q ),
	.datab(\myprocessor|decode7|valB[26]~563_combout ),
	.datac(\myprocessor|decode7|regs:30:reg_array|r|bits:26:r~q ),
	.datad(\myprocessor|decode4|F [2]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[26]~564_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[26]~564 .lut_mask = 16'hE2CC;
defparam \myprocessor|decode7|valB[26]~564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N23
dffeas \myprocessor|decode7|regs:29:reg_array|r|bits:26:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[26]~82_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[29]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:29:reg_array|r|bits:26:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:29:reg_array|r|bits:26:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:29:reg_array|r|bits:26:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N21
dffeas \myprocessor|decode7|regs:25:reg_array|r|bits:26:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[26]~82_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[25]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:25:reg_array|r|bits:26:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:25:reg_array|r|bits:26:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:25:reg_array|r|bits:26:r .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N23
dffeas \myprocessor|decode7|regs:17:reg_array|r|bits:26:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[26]~82_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[17]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:17:reg_array|r|bits:26:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:17:reg_array|r|bits:26:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:17:reg_array|r|bits:26:r .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y30_N3
dffeas \myprocessor|decode7|regs:21:reg_array|r|bits:26:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[26]~82_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[21]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:21:reg_array|r|bits:26:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:21:reg_array|r|bits:26:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:21:reg_array|r|bits:26:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N2
cycloneive_lcell_comb \myprocessor|decode7|valB[26]~560 (
// Equation(s):
// \myprocessor|decode7|valB[26]~560_combout  = (\myprocessor|decode4|F[3]~0_combout  & (((\myprocessor|decode4|F [2])))) # (!\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode4|F [2] & ((\myprocessor|decode7|regs:21:reg_array|r|bits:26:r~q ))) # 
// (!\myprocessor|decode4|F [2] & (\myprocessor|decode7|regs:17:reg_array|r|bits:26:r~q ))))

	.dataa(\myprocessor|decode7|regs:17:reg_array|r|bits:26:r~q ),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:21:reg_array|r|bits:26:r~q ),
	.datad(\myprocessor|decode4|F [2]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[26]~560_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[26]~560 .lut_mask = 16'hFC22;
defparam \myprocessor|decode7|valB[26]~560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N20
cycloneive_lcell_comb \myprocessor|decode7|valB[26]~561 (
// Equation(s):
// \myprocessor|decode7|valB[26]~561_combout  = (\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|valB[26]~560_combout  & (\myprocessor|decode7|regs:29:reg_array|r|bits:26:r~q )) # (!\myprocessor|decode7|valB[26]~560_combout  & 
// ((\myprocessor|decode7|regs:25:reg_array|r|bits:26:r~q ))))) # (!\myprocessor|decode4|F[3]~0_combout  & (((\myprocessor|decode7|valB[26]~560_combout ))))

	.dataa(\myprocessor|decode7|regs:29:reg_array|r|bits:26:r~q ),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:25:reg_array|r|bits:26:r~q ),
	.datad(\myprocessor|decode7|valB[26]~560_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[26]~561_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[26]~561 .lut_mask = 16'hBBC0;
defparam \myprocessor|decode7|valB[26]~561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y33_N9
dffeas \myprocessor|decode7|regs:23:reg_array|r|bits:26:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[26]~82_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[23]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:23:reg_array|r|bits:26:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:23:reg_array|r|bits:26:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:23:reg_array|r|bits:26:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y33_N19
dffeas \myprocessor|decode7|regs:19:reg_array|r|bits:26:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[26]~82_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[19]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:19:reg_array|r|bits:26:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:19:reg_array|r|bits:26:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:19:reg_array|r|bits:26:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N8
cycloneive_lcell_comb \myprocessor|decode7|valB[26]~558 (
// Equation(s):
// \myprocessor|decode7|valB[26]~558_combout  = (\myprocessor|decode4|F[3]~0_combout  & (\myprocessor|decode4|F [2])) # (!\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode4|F [2] & (\myprocessor|decode7|regs:23:reg_array|r|bits:26:r~q )) # 
// (!\myprocessor|decode4|F [2] & ((\myprocessor|decode7|regs:19:reg_array|r|bits:26:r~q )))))

	.dataa(\myprocessor|decode4|F[3]~0_combout ),
	.datab(\myprocessor|decode4|F [2]),
	.datac(\myprocessor|decode7|regs:23:reg_array|r|bits:26:r~q ),
	.datad(\myprocessor|decode7|regs:19:reg_array|r|bits:26:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[26]~558_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[26]~558 .lut_mask = 16'hD9C8;
defparam \myprocessor|decode7|valB[26]~558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N13
dffeas \myprocessor|decode7|regs:27:reg_array|r|bits:26:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[26]~82_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[27]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:27:reg_array|r|bits:26:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:27:reg_array|r|bits:26:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:27:reg_array|r|bits:26:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N14
cycloneive_lcell_comb \myprocessor|decode7|valB[26]~559 (
// Equation(s):
// \myprocessor|decode7|valB[26]~559_combout  = (\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|valB[26]~558_combout  & (\myprocessor|decode7|regs:31:reg_array|r|bits:26:r~q )) # (!\myprocessor|decode7|valB[26]~558_combout  & 
// ((\myprocessor|decode7|regs:27:reg_array|r|bits:26:r~q ))))) # (!\myprocessor|decode4|F[3]~0_combout  & (\myprocessor|decode7|valB[26]~558_combout ))

	.dataa(\myprocessor|decode4|F[3]~0_combout ),
	.datab(\myprocessor|decode7|valB[26]~558_combout ),
	.datac(\myprocessor|decode7|regs:31:reg_array|r|bits:26:r~q ),
	.datad(\myprocessor|decode7|regs:27:reg_array|r|bits:26:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[26]~559_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[26]~559 .lut_mask = 16'hE6C4;
defparam \myprocessor|decode7|valB[26]~559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N4
cycloneive_lcell_comb \myprocessor|decode7|valB[26]~562 (
// Equation(s):
// \myprocessor|decode7|valB[26]~562_combout  = (\myprocessor|decode7|valB[21]~5_combout  & (((\myprocessor|decode7|valB[21]~6_combout )))) # (!\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[21]~6_combout  & 
// ((\myprocessor|decode7|valB[26]~559_combout ))) # (!\myprocessor|decode7|valB[21]~6_combout  & (\myprocessor|decode7|valB[26]~561_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|valB[26]~561_combout ),
	.datac(\myprocessor|decode7|valB[26]~559_combout ),
	.datad(\myprocessor|decode7|valB[21]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[26]~562_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[26]~562 .lut_mask = 16'hFA44;
defparam \myprocessor|decode7|valB[26]~562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N31
dffeas \myprocessor|decode7|regs:28:reg_array|r|bits:26:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[26]~82_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [28]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:28:reg_array|r|bits:26:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:28:reg_array|r|bits:26:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:28:reg_array|r|bits:26:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y37_N29
dffeas \myprocessor|decode7|regs:24:reg_array|r|bits:26:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[26]~82_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [24]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:24:reg_array|r|bits:26:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:24:reg_array|r|bits:26:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:24:reg_array|r|bits:26:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y37_N7
dffeas \myprocessor|decode7|regs:16:reg_array|r|bits:26:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[26]~82_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:16:reg_array|r|bits:26:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:16:reg_array|r|bits:26:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:16:reg_array|r|bits:26:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N28
cycloneive_lcell_comb \myprocessor|decode7|valB[26]~556 (
// Equation(s):
// \myprocessor|decode7|valB[26]~556_combout  = (\myprocessor|decode4|F [2] & (\myprocessor|decode4|F[3]~0_combout )) # (!\myprocessor|decode4|F [2] & ((\myprocessor|decode4|F[3]~0_combout  & (\myprocessor|decode7|regs:24:reg_array|r|bits:26:r~q )) # 
// (!\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|regs:16:reg_array|r|bits:26:r~q )))))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:24:reg_array|r|bits:26:r~q ),
	.datad(\myprocessor|decode7|regs:16:reg_array|r|bits:26:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[26]~556_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[26]~556 .lut_mask = 16'hD9C8;
defparam \myprocessor|decode7|valB[26]~556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N21
dffeas \myprocessor|decode7|regs:20:reg_array|r|bits:26:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[26]~82_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[20]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:20:reg_array|r|bits:26:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:20:reg_array|r|bits:26:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:20:reg_array|r|bits:26:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N20
cycloneive_lcell_comb \myprocessor|decode7|valB[26]~557 (
// Equation(s):
// \myprocessor|decode7|valB[26]~557_combout  = (\myprocessor|decode7|valB[26]~556_combout  & ((\myprocessor|decode7|regs:28:reg_array|r|bits:26:r~q ) # ((!\myprocessor|decode4|F [2])))) # (!\myprocessor|decode7|valB[26]~556_combout  & 
// (((\myprocessor|decode7|regs:20:reg_array|r|bits:26:r~q  & \myprocessor|decode4|F [2]))))

	.dataa(\myprocessor|decode7|regs:28:reg_array|r|bits:26:r~q ),
	.datab(\myprocessor|decode7|valB[26]~556_combout ),
	.datac(\myprocessor|decode7|regs:20:reg_array|r|bits:26:r~q ),
	.datad(\myprocessor|decode4|F [2]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[26]~557_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[26]~557 .lut_mask = 16'hB8CC;
defparam \myprocessor|decode7|valB[26]~557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N6
cycloneive_lcell_comb \myprocessor|decode7|valB[26]~565 (
// Equation(s):
// \myprocessor|decode7|valB[26]~565_combout  = (\myprocessor|decode7|valB[26]~562_combout  & ((\myprocessor|decode7|valB[26]~564_combout ) # ((!\myprocessor|decode7|valB[21]~5_combout )))) # (!\myprocessor|decode7|valB[26]~562_combout  & 
// (((\myprocessor|decode7|valB[21]~5_combout  & \myprocessor|decode7|valB[26]~557_combout ))))

	.dataa(\myprocessor|decode7|valB[26]~564_combout ),
	.datab(\myprocessor|decode7|valB[26]~562_combout ),
	.datac(\myprocessor|decode7|valB[21]~5_combout ),
	.datad(\myprocessor|decode7|valB[26]~557_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[26]~565_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[26]~565 .lut_mask = 16'hBC8C;
defparam \myprocessor|decode7|valB[26]~565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N18
cycloneive_lcell_comb \myprocessor|decode7|valB[26]~575 (
// Equation(s):
// \myprocessor|decode7|valB[26]~575_combout  = (\myprocessor|decode7|valB[21]~20_combout  & ((\myprocessor|decode7|valB[26]~572_combout  & (\myprocessor|decode7|valB[26]~574_combout )) # (!\myprocessor|decode7|valB[26]~572_combout  & 
// ((\myprocessor|decode7|valB[26]~565_combout ))))) # (!\myprocessor|decode7|valB[21]~20_combout  & (\myprocessor|decode7|valB[26]~572_combout ))

	.dataa(\myprocessor|decode7|valB[21]~20_combout ),
	.datab(\myprocessor|decode7|valB[26]~572_combout ),
	.datac(\myprocessor|decode7|valB[26]~574_combout ),
	.datad(\myprocessor|decode7|valB[26]~565_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[26]~575_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[26]~575 .lut_mask = 16'hE6C4;
defparam \myprocessor|decode7|valB[26]~575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N0
cycloneive_lcell_comb \myprocessor|execute01|F[26]~28 (
// Equation(s):
// \myprocessor|execute01|F[26]~28_combout  = (\myprocessor|decode1|immed_notRT~combout  & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [16]))) # (!\myprocessor|decode1|immed_notRT~combout  & (\myprocessor|decode7|valB[26]~575_combout ))

	.dataa(\myprocessor|decode7|valB[26]~575_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [16]),
	.datac(gnd),
	.datad(\myprocessor|decode1|immed_notRT~combout ),
	.cin(gnd),
	.combout(\myprocessor|execute01|F[26]~28_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute01|F[26]~28 .lut_mask = 16'hCCAA;
defparam \myprocessor|execute01|F[26]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N6
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|upper0|carry[11]~9 (
// Equation(s):
// \myprocessor|execute02|adder_inst|upper0|carry[11]~9_combout  = (\myprocessor|execute02|adder_inst|upper0|carry[10]~8_combout  & ((\myprocessor|decode7|valA[26]~572_combout ) # (\myprocessor|decode1|ALUopcode[0]~1_combout  $ 
// (!\myprocessor|execute01|F[26]~28_combout )))) # (!\myprocessor|execute02|adder_inst|upper0|carry[10]~8_combout  & (\myprocessor|decode7|valA[26]~572_combout  & (\myprocessor|decode1|ALUopcode[0]~1_combout  $ (!\myprocessor|execute01|F[26]~28_combout ))))

	.dataa(\myprocessor|execute02|adder_inst|upper0|carry[10]~8_combout ),
	.datab(\myprocessor|decode7|valA[26]~572_combout ),
	.datac(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datad(\myprocessor|execute01|F[26]~28_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|upper0|carry[11]~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|upper0|carry[11]~9 .lut_mask = 16'hE88E;
defparam \myprocessor|execute02|adder_inst|upper0|carry[11]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N26
cycloneive_lcell_comb \myprocessor|execute01|F[27]~27 (
// Equation(s):
// \myprocessor|execute01|F[27]~27_combout  = (\myprocessor|decode1|immed_notRT~combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [16])) # (!\myprocessor|decode1|immed_notRT~combout  & ((\myprocessor|decode7|valB[27]~555_combout )))

	.dataa(\myprocessor|decode1|immed_notRT~combout ),
	.datab(gnd),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [16]),
	.datad(\myprocessor|decode7|valB[27]~555_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute01|F[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute01|F[27]~27 .lut_mask = 16'hF5A0;
defparam \myprocessor|execute01|F[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N0
cycloneive_lcell_comb \myprocessor|decode7|valA[27]~593 (
// Equation(s):
// \myprocessor|decode7|valA[27]~593_combout  = (\myprocessor|decode7|valA[12]~0_combout  & \myprocessor|decode7|valA[27]~592_combout )

	.dataa(gnd),
	.datab(\myprocessor|decode7|valA[12]~0_combout ),
	.datac(\myprocessor|decode7|valA[27]~592_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[27]~593_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[27]~593 .lut_mask = 16'hC0C0;
defparam \myprocessor|decode7|valA[27]~593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N24
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|upper0|carry[12]~10 (
// Equation(s):
// \myprocessor|execute02|adder_inst|upper0|carry[12]~10_combout  = (\myprocessor|execute02|adder_inst|upper0|carry[11]~9_combout  & ((\myprocessor|decode7|valA[27]~593_combout ) # (\myprocessor|execute01|F[27]~27_combout  $ 
// (!\myprocessor|decode1|ALUopcode[0]~1_combout )))) # (!\myprocessor|execute02|adder_inst|upper0|carry[11]~9_combout  & (\myprocessor|decode7|valA[27]~593_combout  & (\myprocessor|execute01|F[27]~27_combout  $ (!\myprocessor|decode1|ALUopcode[0]~1_combout 
// ))))

	.dataa(\myprocessor|execute02|adder_inst|upper0|carry[11]~9_combout ),
	.datab(\myprocessor|execute01|F[27]~27_combout ),
	.datac(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datad(\myprocessor|decode7|valA[27]~593_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|upper0|carry[12]~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|upper0|carry[12]~10 .lut_mask = 16'hEB82;
defparam \myprocessor|execute02|adder_inst|upper0|carry[12]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N22
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|upper0|carry[13]~11 (
// Equation(s):
// \myprocessor|execute02|adder_inst|upper0|carry[13]~11_combout  = (\myprocessor|execute02|adder_inst|upper0|carry[12]~10_combout  & ((\myprocessor|decode7|valA[28]~614_combout ) # (\myprocessor|decode1|ALUopcode[0]~1_combout  $ 
// (!\myprocessor|execute01|F[28]~30_combout )))) # (!\myprocessor|execute02|adder_inst|upper0|carry[12]~10_combout  & (\myprocessor|decode7|valA[28]~614_combout  & (\myprocessor|decode1|ALUopcode[0]~1_combout  $ (!\myprocessor|execute01|F[28]~30_combout 
// ))))

	.dataa(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datab(\myprocessor|execute01|F[28]~30_combout ),
	.datac(\myprocessor|execute02|adder_inst|upper0|carry[12]~10_combout ),
	.datad(\myprocessor|decode7|valA[28]~614_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|upper0|carry[13]~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|upper0|carry[13]~11 .lut_mask = 16'hF990;
defparam \myprocessor|execute02|adder_inst|upper0|carry[13]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N8
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|upper0|sum[13] (
// Equation(s):
// \myprocessor|execute02|adder_inst|upper0|sum [13] = \myprocessor|decode7|valA[29]~635_combout  $ (\myprocessor|execute01|F[29]~29_combout  $ (\myprocessor|execute02|adder_inst|upper0|carry[13]~11_combout  $ (\myprocessor|decode1|ALUopcode[0]~1_combout )))

	.dataa(\myprocessor|decode7|valA[29]~635_combout ),
	.datab(\myprocessor|execute01|F[29]~29_combout ),
	.datac(\myprocessor|execute02|adder_inst|upper0|carry[13]~11_combout ),
	.datad(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|upper0|sum [13]),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|upper0|sum[13] .lut_mask = 16'h6996;
defparam \myprocessor|execute02|adder_inst|upper0|sum[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N26
cycloneive_lcell_comb \myprocessor|execute02|R[29]~211 (
// Equation(s):
// \myprocessor|execute02|R[29]~211_combout  = (\myprocessor|execute02|R[29]~204_combout  & (((\myprocessor|execute02|R[29]~248_combout )))) # (!\myprocessor|execute02|R[29]~204_combout  & ((\myprocessor|execute02|R[29]~248_combout  & 
// (\myprocessor|execute02|shifter_inst|RNxxxx|F~12_combout )) # (!\myprocessor|execute02|R[29]~248_combout  & ((!\myprocessor|execute02|adder_inst|upper0|sum [13])))))

	.dataa(\myprocessor|execute02|shifter_inst|RNxxxx|F~12_combout ),
	.datab(\myprocessor|execute02|R[29]~204_combout ),
	.datac(\myprocessor|execute02|adder_inst|upper0|sum [13]),
	.datad(\myprocessor|execute02|R[29]~248_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[29]~211_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[29]~211 .lut_mask = 16'hEE03;
defparam \myprocessor|execute02|R[29]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N18
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxxNx|F[18]~26 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxxNx|F[18]~26_combout  = (\myprocessor|execute01|F[1]~4_combout  & (\myprocessor|decode7|valA[15]~382_combout )) # (!\myprocessor|execute01|F[1]~4_combout  & ((\myprocessor|decode7|valA[17]~67_combout )))

	.dataa(gnd),
	.datab(\myprocessor|decode7|valA[15]~382_combout ),
	.datac(\myprocessor|decode7|valA[17]~67_combout ),
	.datad(\myprocessor|execute01|F[1]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxxNx|F[18]~26_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[18]~26 .lut_mask = 16'hCCF0;
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[18]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N16
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxxNx|F[17]~20 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxxNx|F[17]~20_combout  = (\myprocessor|execute01|F[1]~4_combout  & ((\myprocessor|decode7|valA[14]~361_combout ))) # (!\myprocessor|execute01|F[1]~4_combout  & (\myprocessor|decode7|valA[16]~46_combout ))

	.dataa(\myprocessor|execute01|F[1]~4_combout ),
	.datab(\myprocessor|decode7|valA[16]~46_combout ),
	.datac(\myprocessor|decode7|valA[14]~361_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxxNx|F[17]~20_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[17]~20 .lut_mask = 16'hE4E4;
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[17]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N14
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxxNx|F[17]~27 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxxNx|F[17]~27_combout  = (\myprocessor|execute01|F[0]~1_combout  & ((\myprocessor|execute02|shifter_inst|LxxxNx|F[17]~20_combout ))) # (!\myprocessor|execute01|F[0]~1_combout  & 
// (\myprocessor|execute02|shifter_inst|LxxxNx|F[18]~26_combout ))

	.dataa(gnd),
	.datab(\myprocessor|execute02|shifter_inst|LxxxNx|F[18]~26_combout ),
	.datac(\myprocessor|execute01|F[0]~1_combout ),
	.datad(\myprocessor|execute02|shifter_inst|LxxxNx|F[17]~20_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxxNx|F[17]~27_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[17]~27 .lut_mask = 16'hFC0C;
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[17]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N6
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxxNx|F[21]~38 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxxNx|F[21]~38_combout  = (\myprocessor|execute01|F[1]~4_combout  & ((\myprocessor|decode7|valA[18]~403_combout ))) # (!\myprocessor|execute01|F[1]~4_combout  & (\myprocessor|decode7|valA[20]~445_combout ))

	.dataa(gnd),
	.datab(\myprocessor|decode7|valA[20]~445_combout ),
	.datac(\myprocessor|decode7|valA[18]~403_combout ),
	.datad(\myprocessor|execute01|F[1]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxxNx|F[21]~38_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[21]~38 .lut_mask = 16'hF0CC;
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[21]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N0
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxxNx|F[22]~40 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxxNx|F[22]~40_combout  = (\myprocessor|execute01|F[1]~4_combout  & (\myprocessor|decode7|valA[19]~424_combout )) # (!\myprocessor|execute01|F[1]~4_combout  & ((\myprocessor|decode7|valA[21]~466_combout )))

	.dataa(\myprocessor|execute01|F[1]~4_combout ),
	.datab(\myprocessor|decode7|valA[19]~424_combout ),
	.datac(gnd),
	.datad(\myprocessor|decode7|valA[21]~466_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxxNx|F[22]~40_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[22]~40 .lut_mask = 16'hDD88;
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[22]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N16
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxxNx|F[21]~41 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxxNx|F[21]~41_combout  = (\myprocessor|execute01|F[0]~1_combout  & (\myprocessor|execute02|shifter_inst|LxxxNx|F[21]~38_combout )) # (!\myprocessor|execute01|F[0]~1_combout  & 
// ((\myprocessor|execute02|shifter_inst|LxxxNx|F[22]~40_combout )))

	.dataa(gnd),
	.datab(\myprocessor|execute01|F[0]~1_combout ),
	.datac(\myprocessor|execute02|shifter_inst|LxxxNx|F[21]~38_combout ),
	.datad(\myprocessor|execute02|shifter_inst|LxxxNx|F[22]~40_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxxNx|F[21]~41_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[21]~41 .lut_mask = 16'hF3C0;
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[21]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N4
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxNxx|F[21]~10 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxNxx|F[21]~10_combout  = (\myprocessor|decode7|valA[12]~0_combout  & ((\myprocessor|execute01|F[2]~5_combout  & (\myprocessor|execute02|shifter_inst|LxxxNx|F[17]~27_combout )) # (!\myprocessor|execute01|F[2]~5_combout 
//  & ((\myprocessor|execute02|shifter_inst|LxxxNx|F[21]~41_combout )))))

	.dataa(\myprocessor|execute01|F[2]~5_combout ),
	.datab(\myprocessor|execute02|shifter_inst|LxxxNx|F[17]~27_combout ),
	.datac(\myprocessor|execute02|shifter_inst|LxxxNx|F[21]~41_combout ),
	.datad(\myprocessor|decode7|valA[12]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxNxx|F[21]~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxNxx|F[21]~10 .lut_mask = 16'hD800;
defparam \myprocessor|execute02|shifter_inst|LxxNxx|F[21]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N18
cycloneive_lcell_comb \myprocessor|execute02|R[3]~72 (
// Equation(s):
// \myprocessor|execute02|R[3]~72_combout  = (\myprocessor|execute01|F[3]~7_combout ) # ((\myprocessor|execute01|F[1]~4_combout  & !\myprocessor|execute01|F[2]~5_combout ))

	.dataa(\myprocessor|execute01|F[3]~7_combout ),
	.datab(\myprocessor|execute01|F[1]~4_combout ),
	.datac(gnd),
	.datad(\myprocessor|execute01|F[2]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[3]~72_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[3]~72 .lut_mask = 16'hAAEE;
defparam \myprocessor|execute02|R[3]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N28
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxxNx|F[25]~47 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxxNx|F[25]~47_combout  = (\myprocessor|execute01|F[1]~4_combout  & (\myprocessor|decode7|valA[22]~487_combout )) # (!\myprocessor|execute01|F[1]~4_combout  & ((\myprocessor|decode7|valA[24]~529_combout )))

	.dataa(gnd),
	.datab(\myprocessor|decode7|valA[22]~487_combout ),
	.datac(\myprocessor|execute01|F[1]~4_combout ),
	.datad(\myprocessor|decode7|valA[24]~529_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxxNx|F[25]~47_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[25]~47 .lut_mask = 16'hCFC0;
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[25]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N8
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxxNx|F[26]~50 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxxNx|F[26]~50_combout  = (\myprocessor|execute01|F[1]~4_combout  & ((\myprocessor|decode7|valA[23]~508_combout ))) # (!\myprocessor|execute01|F[1]~4_combout  & (\myprocessor|decode7|valA[25]~550_combout ))

	.dataa(\myprocessor|decode7|valA[25]~550_combout ),
	.datab(gnd),
	.datac(\myprocessor|decode7|valA[23]~508_combout ),
	.datad(\myprocessor|execute01|F[1]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxxNx|F[26]~50_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[26]~50 .lut_mask = 16'hF0AA;
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[26]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N16
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxxNx|F[25]~51 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxxNx|F[25]~51_combout  = (\myprocessor|decode7|valA[12]~0_combout  & ((\myprocessor|execute01|F[0]~1_combout  & (\myprocessor|execute02|shifter_inst|LxxxNx|F[25]~47_combout )) # (!\myprocessor|execute01|F[0]~1_combout 
//  & ((\myprocessor|execute02|shifter_inst|LxxxNx|F[26]~50_combout )))))

	.dataa(\myprocessor|decode7|valA[12]~0_combout ),
	.datab(\myprocessor|execute02|shifter_inst|LxxxNx|F[25]~47_combout ),
	.datac(\myprocessor|execute02|shifter_inst|LxxxNx|F[26]~50_combout ),
	.datad(\myprocessor|execute01|F[0]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxxNx|F[25]~51_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[25]~51 .lut_mask = 16'h88A0;
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[25]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N14
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxxxN|F[29]~3 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxxxN|F[29]~3_combout  = (\myprocessor|decode7|valA[12]~0_combout  & ((\myprocessor|execute01|F[0]~1_combout  & (\myprocessor|decode7|valA[28]~613_combout )) # (!\myprocessor|execute01|F[0]~1_combout  & 
// ((\myprocessor|decode7|valA[29]~634_combout )))))

	.dataa(\myprocessor|decode7|valA[12]~0_combout ),
	.datab(\myprocessor|decode7|valA[28]~613_combout ),
	.datac(\myprocessor|execute01|F[0]~1_combout ),
	.datad(\myprocessor|decode7|valA[29]~634_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxxxN|F[29]~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxxxN|F[29]~3 .lut_mask = 16'h8A80;
defparam \myprocessor|execute02|shifter_inst|LxxxxN|F[29]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N30
cycloneive_lcell_comb \myprocessor|execute02|R[29]~209 (
// Equation(s):
// \myprocessor|execute02|R[29]~209_combout  = (\myprocessor|execute02|shifter_inst|RxNxxx|F~25_combout  & (!\myprocessor|execute02|R[3]~72_combout  & ((\myprocessor|execute02|shifter_inst|LxxxxN|F[29]~3_combout )))) # 
// (!\myprocessor|execute02|shifter_inst|RxNxxx|F~25_combout  & ((\myprocessor|execute02|R[3]~72_combout ) # ((\myprocessor|execute02|shifter_inst|LxxxNx|F[25]~51_combout ))))

	.dataa(\myprocessor|execute02|shifter_inst|RxNxxx|F~25_combout ),
	.datab(\myprocessor|execute02|R[3]~72_combout ),
	.datac(\myprocessor|execute02|shifter_inst|LxxxNx|F[25]~51_combout ),
	.datad(\myprocessor|execute02|shifter_inst|LxxxxN|F[29]~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[29]~209_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[29]~209 .lut_mask = 16'h7654;
defparam \myprocessor|execute02|R[29]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N12
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxxxN|F[27]~2 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxxxN|F[27]~2_combout  = (\myprocessor|decode7|valA[12]~0_combout  & ((\myprocessor|execute01|F[0]~1_combout  & (\myprocessor|decode7|valA[26]~571_combout )) # (!\myprocessor|execute01|F[0]~1_combout  & 
// ((\myprocessor|decode7|valA[27]~592_combout )))))

	.dataa(\myprocessor|decode7|valA[26]~571_combout ),
	.datab(\myprocessor|decode7|valA[27]~592_combout ),
	.datac(\myprocessor|decode7|valA[12]~0_combout ),
	.datad(\myprocessor|execute01|F[0]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxxxN|F[27]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxxxN|F[27]~2 .lut_mask = 16'hA0C0;
defparam \myprocessor|execute02|shifter_inst|LxxxxN|F[27]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N0
cycloneive_lcell_comb \myprocessor|execute02|R[29]~210 (
// Equation(s):
// \myprocessor|execute02|R[29]~210_combout  = (\myprocessor|execute02|R[3]~72_combout  & ((\myprocessor|execute02|R[29]~209_combout  & (\myprocessor|execute02|shifter_inst|LxxNxx|F[21]~10_combout )) # (!\myprocessor|execute02|R[29]~209_combout  & 
// ((\myprocessor|execute02|shifter_inst|LxxxxN|F[27]~2_combout ))))) # (!\myprocessor|execute02|R[3]~72_combout  & (((\myprocessor|execute02|R[29]~209_combout ))))

	.dataa(\myprocessor|execute02|shifter_inst|LxxNxx|F[21]~10_combout ),
	.datab(\myprocessor|execute02|R[3]~72_combout ),
	.datac(\myprocessor|execute02|R[29]~209_combout ),
	.datad(\myprocessor|execute02|shifter_inst|LxxxxN|F[27]~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[29]~210_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[29]~210 .lut_mask = 16'hBCB0;
defparam \myprocessor|execute02|R[29]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N16
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxxNx|F[13]~24 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxxNx|F[13]~24_combout  = (\myprocessor|execute01|F[1]~4_combout  & ((\myprocessor|decode7|valA[11]~298_combout ))) # (!\myprocessor|execute01|F[1]~4_combout  & (\myprocessor|decode7|valA[13]~340_combout ))

	.dataa(\myprocessor|decode7|valA[13]~340_combout ),
	.datab(gnd),
	.datac(\myprocessor|decode7|valA[11]~298_combout ),
	.datad(\myprocessor|execute01|F[1]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxxNx|F[13]~24_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[13]~24 .lut_mask = 16'hF0AA;
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[13]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N19
dffeas \myprocessor|decode7|regs:21:reg_array|r|bits:12:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[12]~56_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[21]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:21:reg_array|r|bits:12:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:21:reg_array|r|bits:12:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:21:reg_array|r|bits:12:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y30_N11
dffeas \myprocessor|decode7|regs:29:reg_array|r|bits:12:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[12]~56_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[29]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:29:reg_array|r|bits:12:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:29:reg_array|r|bits:12:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:29:reg_array|r|bits:12:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y30_N1
dffeas \myprocessor|decode7|regs:25:reg_array|r|bits:12:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[12]~56_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[25]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:25:reg_array|r|bits:12:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:25:reg_array|r|bits:12:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:25:reg_array|r|bits:12:r .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N5
dffeas \myprocessor|decode7|regs:17:reg_array|r|bits:12:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[12]~56_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[17]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:17:reg_array|r|bits:12:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:17:reg_array|r|bits:12:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:17:reg_array|r|bits:12:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N4
cycloneive_lcell_comb \myprocessor|decode7|valA[12]~302 (
// Equation(s):
// \myprocessor|decode7|valA[12]~302_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:25:reg_array|r|bits:12:r~q ) # ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19])))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|decode7|regs:17:reg_array|r|bits:12:r~q  & !\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|decode7|regs:25:reg_array|r|bits:12:r~q ),
	.datac(\myprocessor|decode7|regs:17:reg_array|r|bits:12:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[12]~302_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[12]~302 .lut_mask = 16'hAAD8;
defparam \myprocessor|decode7|valA[12]~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N10
cycloneive_lcell_comb \myprocessor|decode7|valA[12]~303 (
// Equation(s):
// \myprocessor|decode7|valA[12]~303_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|valA[12]~302_combout  & ((\myprocessor|decode7|regs:29:reg_array|r|bits:12:r~q ))) # 
// (!\myprocessor|decode7|valA[12]~302_combout  & (\myprocessor|decode7|regs:21:reg_array|r|bits:12:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|decode7|valA[12]~302_combout ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|decode7|regs:21:reg_array|r|bits:12:r~q ),
	.datac(\myprocessor|decode7|regs:29:reg_array|r|bits:12:r~q ),
	.datad(\myprocessor|decode7|valA[12]~302_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[12]~303_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[12]~303 .lut_mask = 16'hF588;
defparam \myprocessor|decode7|valA[12]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N13
dffeas \myprocessor|decode7|regs:20:reg_array|r|bits:12:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[12]~56_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[20]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:20:reg_array|r|bits:12:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:20:reg_array|r|bits:12:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:20:reg_array|r|bits:12:r .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N11
dffeas \myprocessor|decode7|regs:16:reg_array|r|bits:12:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[12]~56_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:16:reg_array|r|bits:12:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:16:reg_array|r|bits:12:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:16:reg_array|r|bits:12:r .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N25
dffeas \myprocessor|decode7|regs:24:reg_array|r|bits:12:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[12]~56_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [24]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:24:reg_array|r|bits:12:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:24:reg_array|r|bits:12:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:24:reg_array|r|bits:12:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N10
cycloneive_lcell_comb \myprocessor|decode7|valA[12]~304 (
// Equation(s):
// \myprocessor|decode7|valA[12]~304_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:24:reg_array|r|bits:12:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:16:reg_array|r|bits:12:r~q 
// ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:16:reg_array|r|bits:12:r~q ),
	.datad(\myprocessor|decode7|regs:24:reg_array|r|bits:12:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[12]~304_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[12]~304 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[12]~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N7
dffeas \myprocessor|decode7|regs:28:reg_array|r|bits:12:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[12]~56_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [28]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:28:reg_array|r|bits:12:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:28:reg_array|r|bits:12:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:28:reg_array|r|bits:12:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N6
cycloneive_lcell_comb \myprocessor|decode7|valA[12]~305 (
// Equation(s):
// \myprocessor|decode7|valA[12]~305_combout  = (\myprocessor|decode7|valA[12]~304_combout  & (((\myprocessor|decode7|regs:28:reg_array|r|bits:12:r~q ) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19])))) # 
// (!\myprocessor|decode7|valA[12]~304_combout  & (\myprocessor|decode7|regs:20:reg_array|r|bits:12:r~q  & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\myprocessor|decode7|regs:20:reg_array|r|bits:12:r~q ),
	.datab(\myprocessor|decode7|valA[12]~304_combout ),
	.datac(\myprocessor|decode7|regs:28:reg_array|r|bits:12:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[12]~305_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[12]~305 .lut_mask = 16'hE2CC;
defparam \myprocessor|decode7|valA[12]~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N10
cycloneive_lcell_comb \myprocessor|decode7|valA[12]~306 (
// Equation(s):
// \myprocessor|decode7|valA[12]~306_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17])))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|decode7|valA[12]~303_combout )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|valA[12]~305_combout )))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|decode7|valA[12]~303_combout ),
	.datac(\myprocessor|decode7|valA[12]~305_combout ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[12]~306_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[12]~306 .lut_mask = 16'hEE50;
defparam \myprocessor|decode7|valA[12]~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N13
dffeas \myprocessor|decode7|regs:22:reg_array|r|bits:12:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[12]~56_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[22]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:22:reg_array|r|bits:12:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:12:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:12:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N23
dffeas \myprocessor|decode7|regs:18:reg_array|r|bits:12:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[12]~56_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[18]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:18:reg_array|r|bits:12:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:18:reg_array|r|bits:12:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:18:reg_array|r|bits:12:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N22
cycloneive_lcell_comb \myprocessor|decode7|valA[12]~300 (
// Equation(s):
// \myprocessor|decode7|valA[12]~300_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|regs:22:reg_array|r|bits:12:r~q ) # ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|decode7|regs:18:reg_array|r|bits:12:r~q  & !\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\myprocessor|decode7|regs:22:reg_array|r|bits:12:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|decode7|regs:18:reg_array|r|bits:12:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[12]~300_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[12]~300 .lut_mask = 16'hCCB8;
defparam \myprocessor|decode7|valA[12]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N25
dffeas \myprocessor|decode7|regs:30:reg_array|r|bits:12:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[12]~56_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:30:reg_array|r|bits:12:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:30:reg_array|r|bits:12:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:30:reg_array|r|bits:12:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N19
dffeas \myprocessor|decode7|regs:26:reg_array|r|bits:12:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[12]~56_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[26]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:26:reg_array|r|bits:12:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:26:reg_array|r|bits:12:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:26:reg_array|r|bits:12:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N24
cycloneive_lcell_comb \myprocessor|decode7|valA[12]~301 (
// Equation(s):
// \myprocessor|decode7|valA[12]~301_combout  = (\myprocessor|decode7|valA[12]~300_combout  & (((\myprocessor|decode7|regs:30:reg_array|r|bits:12:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]))) # 
// (!\myprocessor|decode7|valA[12]~300_combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:26:reg_array|r|bits:12:r~q ))))

	.dataa(\myprocessor|decode7|valA[12]~300_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:30:reg_array|r|bits:12:r~q ),
	.datad(\myprocessor|decode7|regs:26:reg_array|r|bits:12:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[12]~301_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[12]~301 .lut_mask = 16'hE6A2;
defparam \myprocessor|decode7|valA[12]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N3
dffeas \myprocessor|decode7|regs:19:reg_array|r|bits:12:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[12]~56_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[19]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:19:reg_array|r|bits:12:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:19:reg_array|r|bits:12:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:19:reg_array|r|bits:12:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y34_N1
dffeas \myprocessor|decode7|regs:23:reg_array|r|bits:12:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[12]~56_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[23]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:23:reg_array|r|bits:12:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:23:reg_array|r|bits:12:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:23:reg_array|r|bits:12:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N2
cycloneive_lcell_comb \myprocessor|decode7|valA[12]~307 (
// Equation(s):
// \myprocessor|decode7|valA[12]~307_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]) # ((\myprocessor|decode7|regs:23:reg_array|r|bits:12:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:19:reg_array|r|bits:12:r~q )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:19:reg_array|r|bits:12:r~q ),
	.datad(\myprocessor|decode7|regs:23:reg_array|r|bits:12:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[12]~307_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[12]~307 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valA[12]~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N23
dffeas \myprocessor|decode7|regs:31:reg_array|r|bits:12:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[12]~56_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:31:reg_array|r|bits:12:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:31:reg_array|r|bits:12:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:31:reg_array|r|bits:12:r .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N21
dffeas \myprocessor|decode7|regs:27:reg_array|r|bits:12:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[12]~56_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[27]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:27:reg_array|r|bits:12:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:27:reg_array|r|bits:12:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:27:reg_array|r|bits:12:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N22
cycloneive_lcell_comb \myprocessor|decode7|valA[12]~308 (
// Equation(s):
// \myprocessor|decode7|valA[12]~308_combout  = (\myprocessor|decode7|valA[12]~307_combout  & (((\myprocessor|decode7|regs:31:reg_array|r|bits:12:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]))) # 
// (!\myprocessor|decode7|valA[12]~307_combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:27:reg_array|r|bits:12:r~q ))))

	.dataa(\myprocessor|decode7|valA[12]~307_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:31:reg_array|r|bits:12:r~q ),
	.datad(\myprocessor|decode7|regs:27:reg_array|r|bits:12:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[12]~308_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[12]~308 .lut_mask = 16'hE6A2;
defparam \myprocessor|decode7|valA[12]~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N12
cycloneive_lcell_comb \myprocessor|decode7|valA[12]~309 (
// Equation(s):
// \myprocessor|decode7|valA[12]~309_combout  = (\myprocessor|decode7|valA[12]~306_combout  & (((\myprocessor|decode7|valA[12]~308_combout ) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18])))) # 
// (!\myprocessor|decode7|valA[12]~306_combout  & (\myprocessor|decode7|valA[12]~301_combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18])))

	.dataa(\myprocessor|decode7|valA[12]~306_combout ),
	.datab(\myprocessor|decode7|valA[12]~301_combout ),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datad(\myprocessor|decode7|valA[12]~308_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[12]~309_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[12]~309 .lut_mask = 16'hEA4A;
defparam \myprocessor|decode7|valA[12]~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N1
dffeas \myprocessor|decode7|regs:9:reg_array|r|bits:12:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[12]~56_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[9]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:9:reg_array|r|bits:12:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:9:reg_array|r|bits:12:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:9:reg_array|r|bits:12:r .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y29_N25
dffeas \myprocessor|decode7|regs:11:reg_array|r|bits:12:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[12]~56_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[11]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:11:reg_array|r|bits:12:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:12:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:12:r .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N27
dffeas \myprocessor|decode7|regs:10:reg_array|r|bits:12:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[12]~56_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[10]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:10:reg_array|r|bits:12:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:10:reg_array|r|bits:12:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:10:reg_array|r|bits:12:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N16
cycloneive_lcell_comb \myprocessor|decode7|valA[12]~310 (
// Equation(s):
// \myprocessor|decode7|valA[12]~310_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|regs:10:reg_array|r|bits:12:r~q ) # ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|decode7|regs:8:reg_array|r|bits:12:r~q  & !\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|decode7|regs:10:reg_array|r|bits:12:r~q ),
	.datac(\myprocessor|decode7|regs:8:reg_array|r|bits:12:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[12]~310_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[12]~310 .lut_mask = 16'hAAD8;
defparam \myprocessor|decode7|valA[12]~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N24
cycloneive_lcell_comb \myprocessor|decode7|valA[12]~311 (
// Equation(s):
// \myprocessor|decode7|valA[12]~311_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|valA[12]~310_combout  & ((\myprocessor|decode7|regs:11:reg_array|r|bits:12:r~q ))) # 
// (!\myprocessor|decode7|valA[12]~310_combout  & (\myprocessor|decode7|regs:9:reg_array|r|bits:12:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|decode7|valA[12]~310_combout ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|decode7|regs:9:reg_array|r|bits:12:r~q ),
	.datac(\myprocessor|decode7|regs:11:reg_array|r|bits:12:r~q ),
	.datad(\myprocessor|decode7|valA[12]~310_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[12]~311_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[12]~311 .lut_mask = 16'hF588;
defparam \myprocessor|decode7|valA[12]~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N19
dffeas \myprocessor|decode7|regs:3:reg_array|r|bits:12:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[12]~56_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[3]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:3:reg_array|r|bits:12:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:3:reg_array|r|bits:12:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:3:reg_array|r|bits:12:r .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N23
dffeas \myprocessor|decode7|regs:5:reg_array|r|bits:12:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[12]~56_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[5]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:5:reg_array|r|bits:12:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:5:reg_array|r|bits:12:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:5:reg_array|r|bits:12:r .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N31
dffeas \myprocessor|decode7|regs:4:reg_array|r|bits:12:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[12]~56_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[4]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:4:reg_array|r|bits:12:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:4:reg_array|r|bits:12:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:4:reg_array|r|bits:12:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N30
cycloneive_lcell_comb \myprocessor|decode7|valA[12]~312 (
// Equation(s):
// \myprocessor|decode7|valA[12]~312_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|regs:5:reg_array|r|bits:12:r~q ) # ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18])))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|decode7|regs:4:reg_array|r|bits:12:r~q  & !\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\myprocessor|decode7|regs:5:reg_array|r|bits:12:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|regs:4:reg_array|r|bits:12:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[12]~312_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[12]~312 .lut_mask = 16'hCCB8;
defparam \myprocessor|decode7|valA[12]~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N7
dffeas \myprocessor|decode7|regs:7:reg_array|r|bits:12:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[12]~56_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[7]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:7:reg_array|r|bits:12:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:7:reg_array|r|bits:12:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:7:reg_array|r|bits:12:r .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N29
dffeas \myprocessor|decode7|regs:6:reg_array|r|bits:12:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[12]~56_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[6]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:6:reg_array|r|bits:12:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:6:reg_array|r|bits:12:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:6:reg_array|r|bits:12:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N6
cycloneive_lcell_comb \myprocessor|decode7|valA[12]~313 (
// Equation(s):
// \myprocessor|decode7|valA[12]~313_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|valA[12]~312_combout  & (\myprocessor|decode7|regs:7:reg_array|r|bits:12:r~q )) # 
// (!\myprocessor|decode7|valA[12]~312_combout  & ((\myprocessor|decode7|regs:6:reg_array|r|bits:12:r~q ))))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|decode7|valA[12]~312_combout ))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|decode7|valA[12]~312_combout ),
	.datac(\myprocessor|decode7|regs:7:reg_array|r|bits:12:r~q ),
	.datad(\myprocessor|decode7|regs:6:reg_array|r|bits:12:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[12]~313_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[12]~313 .lut_mask = 16'hE6C4;
defparam \myprocessor|decode7|valA[12]~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N29
dffeas \myprocessor|decode7|regs:1:reg_array|r|bits:12:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[12]~56_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[1]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:1:reg_array|r|bits:12:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:1:reg_array|r|bits:12:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:1:reg_array|r|bits:12:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N28
cycloneive_lcell_comb \myprocessor|decode7|valA[12]~314 (
// Equation(s):
// \myprocessor|decode7|valA[12]~314_combout  = (\myprocessor|decode7|valA[12]~18_combout  & ((\myprocessor|decode7|valA[12]~19_combout  & (\myprocessor|decode7|valA[12]~313_combout )) # (!\myprocessor|decode7|valA[12]~19_combout  & 
// ((\myprocessor|decode7|regs:1:reg_array|r|bits:12:r~q ))))) # (!\myprocessor|decode7|valA[12]~18_combout  & (((\myprocessor|decode7|valA[12]~19_combout ))))

	.dataa(\myprocessor|decode7|valA[12]~313_combout ),
	.datab(\myprocessor|decode7|valA[12]~18_combout ),
	.datac(\myprocessor|decode7|regs:1:reg_array|r|bits:12:r~q ),
	.datad(\myprocessor|decode7|valA[12]~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[12]~314_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[12]~314 .lut_mask = 16'hBBC0;
defparam \myprocessor|decode7|valA[12]~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y29_N19
dffeas \myprocessor|decode7|regs:2:reg_array|r|bits:12:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[12]~56_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[2]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:2:reg_array|r|bits:12:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:2:reg_array|r|bits:12:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:2:reg_array|r|bits:12:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N18
cycloneive_lcell_comb \myprocessor|decode7|valA[12]~315 (
// Equation(s):
// \myprocessor|decode7|valA[12]~315_combout  = (\myprocessor|decode7|valA[12]~314_combout  & ((\myprocessor|decode7|regs:3:reg_array|r|bits:12:r~q ) # ((!\myprocessor|decode7|valA[12]~15_combout )))) # (!\myprocessor|decode7|valA[12]~314_combout  & 
// (((\myprocessor|decode7|regs:2:reg_array|r|bits:12:r~q  & \myprocessor|decode7|valA[12]~15_combout ))))

	.dataa(\myprocessor|decode7|regs:3:reg_array|r|bits:12:r~q ),
	.datab(\myprocessor|decode7|valA[12]~314_combout ),
	.datac(\myprocessor|decode7|regs:2:reg_array|r|bits:12:r~q ),
	.datad(\myprocessor|decode7|valA[12]~15_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[12]~315_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[12]~315 .lut_mask = 16'hB8CC;
defparam \myprocessor|decode7|valA[12]~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N12
cycloneive_lcell_comb \myprocessor|decode7|valA[12]~316 (
// Equation(s):
// \myprocessor|decode7|valA[12]~316_combout  = (\myprocessor|decode7|valA[12]~11_combout  & (((\myprocessor|decode7|valA[12]~14_combout )))) # (!\myprocessor|decode7|valA[12]~11_combout  & ((\myprocessor|decode7|valA[12]~14_combout  & 
// (\myprocessor|decode7|valA[12]~311_combout )) # (!\myprocessor|decode7|valA[12]~14_combout  & ((\myprocessor|decode7|valA[12]~315_combout )))))

	.dataa(\myprocessor|decode7|valA[12]~11_combout ),
	.datab(\myprocessor|decode7|valA[12]~311_combout ),
	.datac(\myprocessor|decode7|valA[12]~14_combout ),
	.datad(\myprocessor|decode7|valA[12]~315_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[12]~316_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[12]~316 .lut_mask = 16'hE5E0;
defparam \myprocessor|decode7|valA[12]~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N9
dffeas \myprocessor|decode7|regs:13:reg_array|r|bits:12:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[12]~56_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[13]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:13:reg_array|r|bits:12:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:13:reg_array|r|bits:12:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:13:reg_array|r|bits:12:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y36_N11
dffeas \myprocessor|decode7|regs:12:reg_array|r|bits:12:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[12]~56_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[12]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:12:reg_array|r|bits:12:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:12:reg_array|r|bits:12:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:12:reg_array|r|bits:12:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N10
cycloneive_lcell_comb \myprocessor|decode7|valA[12]~317 (
// Equation(s):
// \myprocessor|decode7|valA[12]~317_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|regs:13:reg_array|r|bits:12:r~q ) # ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18])))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|decode7|regs:12:reg_array|r|bits:12:r~q  & !\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\myprocessor|decode7|regs:13:reg_array|r|bits:12:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|regs:12:reg_array|r|bits:12:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[12]~317_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[12]~317 .lut_mask = 16'hCCB8;
defparam \myprocessor|decode7|valA[12]~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N10
cycloneive_lcell_comb \myprocessor|decode7|regs:15:reg_array|r|bits:12:r~feeder (
// Equation(s):
// \myprocessor|decode7|regs:15:reg_array|r|bits:12:r~feeder_combout  = \myprocessor|writeback1|F[12]~56_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|writeback1|F[12]~56_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|regs:15:reg_array|r|bits:12:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:12:r~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:12:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N11
dffeas \myprocessor|decode7|regs:15:reg_array|r|bits:12:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|decode7|regs:15:reg_array|r|bits:12:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|decode7|inEnable[15]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:15:reg_array|r|bits:12:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:12:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:12:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y36_N23
dffeas \myprocessor|decode7|regs:14:reg_array|r|bits:12:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[12]~56_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[14]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:14:reg_array|r|bits:12:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:14:reg_array|r|bits:12:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:14:reg_array|r|bits:12:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N22
cycloneive_lcell_comb \myprocessor|decode7|valA[12]~318 (
// Equation(s):
// \myprocessor|decode7|valA[12]~318_combout  = (\myprocessor|decode7|valA[12]~317_combout  & ((\myprocessor|decode7|regs:15:reg_array|r|bits:12:r~q ) # ((!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18])))) # 
// (!\myprocessor|decode7|valA[12]~317_combout  & (((\myprocessor|decode7|regs:14:reg_array|r|bits:12:r~q  & \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\myprocessor|decode7|valA[12]~317_combout ),
	.datab(\myprocessor|decode7|regs:15:reg_array|r|bits:12:r~q ),
	.datac(\myprocessor|decode7|regs:14:reg_array|r|bits:12:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[12]~318_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[12]~318 .lut_mask = 16'hD8AA;
defparam \myprocessor|decode7|valA[12]~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N22
cycloneive_lcell_comb \myprocessor|decode7|valA[12]~319 (
// Equation(s):
// \myprocessor|decode7|valA[12]~319_combout  = (\myprocessor|decode7|valA[12]~316_combout  & (((\myprocessor|decode7|valA[12]~318_combout ) # (!\myprocessor|decode7|valA[12]~11_combout )))) # (!\myprocessor|decode7|valA[12]~316_combout  & 
// (\myprocessor|decode7|valA[12]~309_combout  & (\myprocessor|decode7|valA[12]~11_combout )))

	.dataa(\myprocessor|decode7|valA[12]~309_combout ),
	.datab(\myprocessor|decode7|valA[12]~316_combout ),
	.datac(\myprocessor|decode7|valA[12]~11_combout ),
	.datad(\myprocessor|decode7|valA[12]~318_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[12]~319_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[12]~319 .lut_mask = 16'hEC2C;
defparam \myprocessor|decode7|valA[12]~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N12
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxxNx|F[12]~15 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxxNx|F[12]~15_combout  = (\myprocessor|execute01|F[1]~4_combout  & ((\myprocessor|decode7|valA[10]~277_combout ))) # (!\myprocessor|execute01|F[1]~4_combout  & (\myprocessor|decode7|valA[12]~319_combout ))

	.dataa(\myprocessor|execute01|F[1]~4_combout ),
	.datab(\myprocessor|decode7|valA[12]~319_combout ),
	.datac(\myprocessor|decode7|valA[10]~277_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxxNx|F[12]~15_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[12]~15 .lut_mask = 16'hE4E4;
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[12]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N4
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxxNx|F[13]~25 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxxNx|F[13]~25_combout  = (\myprocessor|execute01|F[0]~1_combout  & ((\myprocessor|execute02|shifter_inst|LxxxNx|F[12]~15_combout ))) # (!\myprocessor|execute01|F[0]~1_combout  & 
// (\myprocessor|execute02|shifter_inst|LxxxNx|F[13]~24_combout ))

	.dataa(\myprocessor|execute02|shifter_inst|LxxxNx|F[13]~24_combout ),
	.datab(gnd),
	.datac(\myprocessor|execute01|F[0]~1_combout ),
	.datad(\myprocessor|execute02|shifter_inst|LxxxNx|F[12]~15_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxxNx|F[13]~25_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[13]~25 .lut_mask = 16'hFA0A;
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[13]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N8
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxxNx|F[9]~22 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxxNx|F[9]~22_combout  = (\myprocessor|execute01|F[1]~4_combout  & ((\myprocessor|decode7|valA[7]~214_combout ))) # (!\myprocessor|execute01|F[1]~4_combout  & (\myprocessor|decode7|valA[9]~256_combout ))

	.dataa(\myprocessor|decode7|valA[9]~256_combout ),
	.datab(gnd),
	.datac(\myprocessor|decode7|valA[7]~214_combout ),
	.datad(\myprocessor|execute01|F[1]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxxNx|F[9]~22_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[9]~22 .lut_mask = 16'hF0AA;
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[9]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N20
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxxNx|F[9]~17 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxxNx|F[9]~17_combout  = (\myprocessor|execute01|F[1]~4_combout  & ((\myprocessor|decode7|valA[6]~193_combout ))) # (!\myprocessor|execute01|F[1]~4_combout  & (\myprocessor|decode7|valA[8]~235_combout ))

	.dataa(\myprocessor|decode7|valA[8]~235_combout ),
	.datab(gnd),
	.datac(\myprocessor|decode7|valA[6]~193_combout ),
	.datad(\myprocessor|execute01|F[1]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxxNx|F[9]~17_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[9]~17 .lut_mask = 16'hF0AA;
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[9]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N18
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxxNx|F[9]~23 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxxNx|F[9]~23_combout  = (\myprocessor|execute01|F[0]~1_combout  & ((\myprocessor|execute02|shifter_inst|LxxxNx|F[9]~17_combout ))) # (!\myprocessor|execute01|F[0]~1_combout  & 
// (\myprocessor|execute02|shifter_inst|LxxxNx|F[9]~22_combout ))

	.dataa(gnd),
	.datab(\myprocessor|execute02|shifter_inst|LxxxNx|F[9]~22_combout ),
	.datac(\myprocessor|execute01|F[0]~1_combout ),
	.datad(\myprocessor|execute02|shifter_inst|LxxxNx|F[9]~17_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxxNx|F[9]~23_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[9]~23 .lut_mask = 16'hFC0C;
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[9]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N24
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxNxx|F[13]~5 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxNxx|F[13]~5_combout  = (\myprocessor|decode7|valA[12]~0_combout  & ((\myprocessor|execute01|F[2]~5_combout  & ((\myprocessor|execute02|shifter_inst|LxxxNx|F[9]~23_combout ))) # (!\myprocessor|execute01|F[2]~5_combout 
//  & (\myprocessor|execute02|shifter_inst|LxxxNx|F[13]~25_combout ))))

	.dataa(\myprocessor|execute02|shifter_inst|LxxxNx|F[13]~25_combout ),
	.datab(\myprocessor|execute02|shifter_inst|LxxxNx|F[9]~23_combout ),
	.datac(\myprocessor|decode7|valA[12]~0_combout ),
	.datad(\myprocessor|execute01|F[2]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxNxx|F[13]~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxNxx|F[13]~5 .lut_mask = 16'hC0A0;
defparam \myprocessor|execute02|shifter_inst|LxxNxx|F[13]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N12
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxxNx|F[5]~0 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxxNx|F[5]~0_combout  = (\myprocessor|execute01|F[1]~4_combout  & (\myprocessor|decode7|valA[2]~130_combout )) # (!\myprocessor|execute01|F[1]~4_combout  & ((\myprocessor|decode7|valA[4]~151_combout )))

	.dataa(gnd),
	.datab(\myprocessor|decode7|valA[2]~130_combout ),
	.datac(\myprocessor|decode7|valA[4]~151_combout ),
	.datad(\myprocessor|execute01|F[1]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxxNx|F[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[5]~0 .lut_mask = 16'hCCF0;
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N24
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxxNx|F[5]~2 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxxNx|F[5]~2_combout  = (\myprocessor|execute01|F[0]~1_combout  & ((\myprocessor|execute02|shifter_inst|LxxxNx|F[5]~0_combout ))) # (!\myprocessor|execute01|F[0]~1_combout  & 
// (\myprocessor|execute02|shifter_inst|LxxxNx|F[6]~1_combout ))

	.dataa(\myprocessor|execute01|F[0]~1_combout ),
	.datab(gnd),
	.datac(\myprocessor|execute02|shifter_inst|LxxxNx|F[6]~1_combout ),
	.datad(\myprocessor|execute02|shifter_inst|LxxxNx|F[5]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxxNx|F[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[5]~2 .lut_mask = 16'hFA50;
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N0
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxNxxx|F[13]~3 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxNxxx|F[13]~3_combout  = (\myprocessor|execute02|shifter_inst|LxxxNx|F~3_combout  & ((\myprocessor|execute01|F[2]~5_combout ) # ((\myprocessor|execute02|shifter_inst|LxNxxx|F~2_combout  & 
// \myprocessor|execute02|shifter_inst|LxxxNx|F[5]~2_combout )))) # (!\myprocessor|execute02|shifter_inst|LxxxNx|F~3_combout  & (\myprocessor|execute02|shifter_inst|LxNxxx|F~2_combout  & (\myprocessor|execute02|shifter_inst|LxxxNx|F[5]~2_combout )))

	.dataa(\myprocessor|execute02|shifter_inst|LxxxNx|F~3_combout ),
	.datab(\myprocessor|execute02|shifter_inst|LxNxxx|F~2_combout ),
	.datac(\myprocessor|execute02|shifter_inst|LxxxNx|F[5]~2_combout ),
	.datad(\myprocessor|execute01|F[2]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxNxxx|F[13]~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxNxxx|F[13]~3 .lut_mask = 16'hEAC0;
defparam \myprocessor|execute02|shifter_inst|LxNxxx|F[13]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N30
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxNxxx|F[13]~18 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxNxxx|F[13]~18_combout  = (\myprocessor|execute01|F[3]~7_combout  & ((\myprocessor|execute02|shifter_inst|LxNxxx|F[13]~3_combout ))) # (!\myprocessor|execute01|F[3]~7_combout  & 
// (\myprocessor|execute02|shifter_inst|LxxNxx|F[13]~5_combout ))

	.dataa(gnd),
	.datab(\myprocessor|execute02|shifter_inst|LxxNxx|F[13]~5_combout ),
	.datac(\myprocessor|execute01|F[3]~7_combout ),
	.datad(\myprocessor|execute02|shifter_inst|LxNxxx|F[13]~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxNxxx|F[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxNxxx|F[13]~18 .lut_mask = 16'hFC0C;
defparam \myprocessor|execute02|shifter_inst|LxNxxx|F[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N20
cycloneive_lcell_comb \myprocessor|execute02|R[29]~212 (
// Equation(s):
// \myprocessor|execute02|R[29]~212_combout  = (\myprocessor|execute02|R[29]~211_combout  & (((\myprocessor|execute02|shifter_inst|LxNxxx|F[13]~18_combout ) # (!\myprocessor|execute02|R[29]~204_combout )))) # (!\myprocessor|execute02|R[29]~211_combout  & 
// (\myprocessor|execute02|R[29]~210_combout  & (\myprocessor|execute02|R[29]~204_combout )))

	.dataa(\myprocessor|execute02|R[29]~211_combout ),
	.datab(\myprocessor|execute02|R[29]~210_combout ),
	.datac(\myprocessor|execute02|R[29]~204_combout ),
	.datad(\myprocessor|execute02|shifter_inst|LxNxxx|F[13]~18_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[29]~212_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[29]~212 .lut_mask = 16'hEA4A;
defparam \myprocessor|execute02|R[29]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N18
cycloneive_lcell_comb \myprocessor|execute02|R_and[29] (
// Equation(s):
// \myprocessor|execute02|R_and [29] = (\myprocessor|decode7|valA[29]~635_combout  & ((\myprocessor|decode1|immed_notRT~combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [16])) # (!\myprocessor|decode1|immed_notRT~combout  & 
// ((\myprocessor|decode7|valB[29]~595_combout )))))

	.dataa(\myprocessor|decode7|valA[29]~635_combout ),
	.datab(\myprocessor|decode1|immed_notRT~combout ),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [16]),
	.datad(\myprocessor|decode7|valB[29]~595_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R_and [29]),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R_and[29] .lut_mask = 16'hA280;
defparam \myprocessor|execute02|R_and[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N18
cycloneive_lcell_comb \myprocessor|execute02|R[29]~201 (
// Equation(s):
// \myprocessor|execute02|R[29]~201_combout  = (\myprocessor|execute02|R[29]~112_combout  & ((\myprocessor|execute02|adder_inst|lower|cout~0_combout ) # ((!\myprocessor|decode1|ALUopcode[0]~1_combout  & \myprocessor|decode1|ALUopcode[1]~2_combout )))) # 
// (!\myprocessor|execute02|R[29]~112_combout  & (((!\myprocessor|decode1|ALUopcode[0]~1_combout  & \myprocessor|decode1|ALUopcode[1]~2_combout ))))

	.dataa(\myprocessor|execute02|R[29]~112_combout ),
	.datab(\myprocessor|execute02|adder_inst|lower|cout~0_combout ),
	.datac(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datad(\myprocessor|decode1|ALUopcode[1]~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[29]~201_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[29]~201 .lut_mask = 16'h8F88;
defparam \myprocessor|execute02|R[29]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N20
cycloneive_lcell_comb \myprocessor|execute02|R[29]~213 (
// Equation(s):
// \myprocessor|execute02|R[29]~213_combout  = (\myprocessor|decode1|ALUopcode[1]~2_combout  & (((\myprocessor|execute02|R_and [29]) # (\myprocessor|execute02|R[29]~201_combout )))) # (!\myprocessor|decode1|ALUopcode[1]~2_combout  & 
// (\myprocessor|execute02|R[29]~212_combout  & ((!\myprocessor|execute02|R[29]~201_combout ))))

	.dataa(\myprocessor|decode1|ALUopcode[1]~2_combout ),
	.datab(\myprocessor|execute02|R[29]~212_combout ),
	.datac(\myprocessor|execute02|R_and [29]),
	.datad(\myprocessor|execute02|R[29]~201_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[29]~213_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[29]~213 .lut_mask = 16'hAAE4;
defparam \myprocessor|execute02|R[29]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N2
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|upper1|carry[5]~3 (
// Equation(s):
// \myprocessor|execute02|adder_inst|upper1|carry[5]~3_combout  = (\myprocessor|execute02|adder_inst|upper1|carry[4]~2_combout  & ((\myprocessor|decode7|valA[20]~446_combout ) # (\myprocessor|execute01|F[20]~22_combout  $ 
// (!\myprocessor|decode1|ALUopcode[0]~1_combout )))) # (!\myprocessor|execute02|adder_inst|upper1|carry[4]~2_combout  & (\myprocessor|decode7|valA[20]~446_combout  & (\myprocessor|execute01|F[20]~22_combout  $ (!\myprocessor|decode1|ALUopcode[0]~1_combout 
// ))))

	.dataa(\myprocessor|execute01|F[20]~22_combout ),
	.datab(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datac(\myprocessor|execute02|adder_inst|upper1|carry[4]~2_combout ),
	.datad(\myprocessor|decode7|valA[20]~446_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|upper1|carry[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|upper1|carry[5]~3 .lut_mask = 16'hF990;
defparam \myprocessor|execute02|adder_inst|upper1|carry[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N16
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|upper1|carry[6]~4 (
// Equation(s):
// \myprocessor|execute02|adder_inst|upper1|carry[6]~4_combout  = (\myprocessor|decode7|valA[21]~467_combout  & ((\myprocessor|execute02|adder_inst|upper1|carry[5]~3_combout ) # (\myprocessor|decode1|ALUopcode[0]~1_combout  $ 
// (!\myprocessor|execute01|F[21]~21_combout )))) # (!\myprocessor|decode7|valA[21]~467_combout  & (\myprocessor|execute02|adder_inst|upper1|carry[5]~3_combout  & (\myprocessor|decode1|ALUopcode[0]~1_combout  $ (!\myprocessor|execute01|F[21]~21_combout ))))

	.dataa(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datab(\myprocessor|decode7|valA[21]~467_combout ),
	.datac(\myprocessor|execute02|adder_inst|upper1|carry[5]~3_combout ),
	.datad(\myprocessor|execute01|F[21]~21_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|upper1|carry[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|upper1|carry[6]~4 .lut_mask = 16'hE8D4;
defparam \myprocessor|execute02|adder_inst|upper1|carry[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N28
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|upper1|carry[7]~5 (
// Equation(s):
// \myprocessor|execute02|adder_inst|upper1|carry[7]~5_combout  = (\myprocessor|execute02|adder_inst|upper1|carry[6]~4_combout  & ((\myprocessor|decode7|valA[22]~488_combout ) # (\myprocessor|decode1|ALUopcode[0]~1_combout  $ 
// (!\myprocessor|execute01|F[22]~24_combout )))) # (!\myprocessor|execute02|adder_inst|upper1|carry[6]~4_combout  & (\myprocessor|decode7|valA[22]~488_combout  & (\myprocessor|decode1|ALUopcode[0]~1_combout  $ (!\myprocessor|execute01|F[22]~24_combout ))))

	.dataa(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datab(\myprocessor|execute01|F[22]~24_combout ),
	.datac(\myprocessor|execute02|adder_inst|upper1|carry[6]~4_combout ),
	.datad(\myprocessor|decode7|valA[22]~488_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|upper1|carry[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|upper1|carry[7]~5 .lut_mask = 16'hF990;
defparam \myprocessor|execute02|adder_inst|upper1|carry[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N22
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|upper1|carry[8]~6 (
// Equation(s):
// \myprocessor|execute02|adder_inst|upper1|carry[8]~6_combout  = (\myprocessor|execute02|adder_inst|upper1|carry[7]~5_combout  & ((\myprocessor|decode7|valA[23]~509_combout ) # (\myprocessor|decode1|ALUopcode[0]~1_combout  $ 
// (!\myprocessor|execute01|F[23]~23_combout )))) # (!\myprocessor|execute02|adder_inst|upper1|carry[7]~5_combout  & (\myprocessor|decode7|valA[23]~509_combout  & (\myprocessor|decode1|ALUopcode[0]~1_combout  $ (!\myprocessor|execute01|F[23]~23_combout ))))

	.dataa(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datab(\myprocessor|execute02|adder_inst|upper1|carry[7]~5_combout ),
	.datac(\myprocessor|decode7|valA[23]~509_combout ),
	.datad(\myprocessor|execute01|F[23]~23_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|upper1|carry[8]~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|upper1|carry[8]~6 .lut_mask = 16'hE8D4;
defparam \myprocessor|execute02|adder_inst|upper1|carry[8]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N16
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|upper1|carry[9]~7 (
// Equation(s):
// \myprocessor|execute02|adder_inst|upper1|carry[9]~7_combout  = (\myprocessor|decode7|valA[24]~530_combout  & ((\myprocessor|execute02|adder_inst|upper1|carry[8]~6_combout ) # (\myprocessor|decode1|ALUopcode[0]~1_combout  $ 
// (!\myprocessor|execute01|F[24]~26_combout )))) # (!\myprocessor|decode7|valA[24]~530_combout  & (\myprocessor|execute02|adder_inst|upper1|carry[8]~6_combout  & (\myprocessor|decode1|ALUopcode[0]~1_combout  $ (!\myprocessor|execute01|F[24]~26_combout ))))

	.dataa(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datab(\myprocessor|decode7|valA[24]~530_combout ),
	.datac(\myprocessor|execute02|adder_inst|upper1|carry[8]~6_combout ),
	.datad(\myprocessor|execute01|F[24]~26_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|upper1|carry[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|upper1|carry[9]~7 .lut_mask = 16'hE8D4;
defparam \myprocessor|execute02|adder_inst|upper1|carry[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N2
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|upper1|carry[10]~8 (
// Equation(s):
// \myprocessor|execute02|adder_inst|upper1|carry[10]~8_combout  = (\myprocessor|decode7|valA[25]~551_combout  & ((\myprocessor|execute02|adder_inst|upper1|carry[9]~7_combout ) # (\myprocessor|decode1|ALUopcode[0]~1_combout  $ 
// (!\myprocessor|execute01|F[25]~25_combout )))) # (!\myprocessor|decode7|valA[25]~551_combout  & (\myprocessor|execute02|adder_inst|upper1|carry[9]~7_combout  & (\myprocessor|decode1|ALUopcode[0]~1_combout  $ (!\myprocessor|execute01|F[25]~25_combout ))))

	.dataa(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datab(\myprocessor|decode7|valA[25]~551_combout ),
	.datac(\myprocessor|execute02|adder_inst|upper1|carry[9]~7_combout ),
	.datad(\myprocessor|execute01|F[25]~25_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|upper1|carry[10]~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|upper1|carry[10]~8 .lut_mask = 16'hE8D4;
defparam \myprocessor|execute02|adder_inst|upper1|carry[10]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N10
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|upper1|carry[11]~9 (
// Equation(s):
// \myprocessor|execute02|adder_inst|upper1|carry[11]~9_combout  = (\myprocessor|execute02|adder_inst|upper1|carry[10]~8_combout  & ((\myprocessor|decode7|valA[26]~572_combout ) # (\myprocessor|decode1|ALUopcode[0]~1_combout  $ 
// (!\myprocessor|execute01|F[26]~28_combout )))) # (!\myprocessor|execute02|adder_inst|upper1|carry[10]~8_combout  & (\myprocessor|decode7|valA[26]~572_combout  & (\myprocessor|decode1|ALUopcode[0]~1_combout  $ (!\myprocessor|execute01|F[26]~28_combout ))))

	.dataa(\myprocessor|execute02|adder_inst|upper1|carry[10]~8_combout ),
	.datab(\myprocessor|decode7|valA[26]~572_combout ),
	.datac(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datad(\myprocessor|execute01|F[26]~28_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|upper1|carry[11]~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|upper1|carry[11]~9 .lut_mask = 16'hE88E;
defparam \myprocessor|execute02|adder_inst|upper1|carry[11]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N28
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|upper1|carry[12]~10 (
// Equation(s):
// \myprocessor|execute02|adder_inst|upper1|carry[12]~10_combout  = (\myprocessor|execute02|adder_inst|upper1|carry[11]~9_combout  & ((\myprocessor|decode7|valA[27]~593_combout ) # (\myprocessor|execute01|F[27]~27_combout  $ 
// (!\myprocessor|decode1|ALUopcode[0]~1_combout )))) # (!\myprocessor|execute02|adder_inst|upper1|carry[11]~9_combout  & (\myprocessor|decode7|valA[27]~593_combout  & (\myprocessor|execute01|F[27]~27_combout  $ (!\myprocessor|decode1|ALUopcode[0]~1_combout 
// ))))

	.dataa(\myprocessor|execute02|adder_inst|upper1|carry[11]~9_combout ),
	.datab(\myprocessor|execute01|F[27]~27_combout ),
	.datac(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datad(\myprocessor|decode7|valA[27]~593_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|upper1|carry[12]~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|upper1|carry[12]~10 .lut_mask = 16'hEB82;
defparam \myprocessor|execute02|adder_inst|upper1|carry[12]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N0
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|upper1|carry[13]~11 (
// Equation(s):
// \myprocessor|execute02|adder_inst|upper1|carry[13]~11_combout  = (\myprocessor|execute02|adder_inst|upper1|carry[12]~10_combout  & ((\myprocessor|decode7|valA[28]~614_combout ) # (\myprocessor|execute01|F[28]~30_combout  $ 
// (!\myprocessor|decode1|ALUopcode[0]~1_combout )))) # (!\myprocessor|execute02|adder_inst|upper1|carry[12]~10_combout  & (\myprocessor|decode7|valA[28]~614_combout  & (\myprocessor|execute01|F[28]~30_combout  $ (!\myprocessor|decode1|ALUopcode[0]~1_combout 
// ))))

	.dataa(\myprocessor|execute02|adder_inst|upper1|carry[12]~10_combout ),
	.datab(\myprocessor|execute01|F[28]~30_combout ),
	.datac(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datad(\myprocessor|decode7|valA[28]~614_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|upper1|carry[13]~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|upper1|carry[13]~11 .lut_mask = 16'hEB82;
defparam \myprocessor|execute02|adder_inst|upper1|carry[13]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N6
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|upper1|sum[13] (
// Equation(s):
// \myprocessor|execute02|adder_inst|upper1|sum [13] = \myprocessor|decode1|ALUopcode[0]~1_combout  $ (\myprocessor|execute01|F[29]~29_combout  $ (\myprocessor|decode7|valA[29]~635_combout  $ (\myprocessor|execute02|adder_inst|upper1|carry[13]~11_combout )))

	.dataa(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datab(\myprocessor|execute01|F[29]~29_combout ),
	.datac(\myprocessor|decode7|valA[29]~635_combout ),
	.datad(\myprocessor|execute02|adder_inst|upper1|carry[13]~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|upper1|sum [13]),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|upper1|sum[13] .lut_mask = 16'h6996;
defparam \myprocessor|execute02|adder_inst|upper1|sum[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N14
cycloneive_lcell_comb \myprocessor|execute02|R[29]~214 (
// Equation(s):
// \myprocessor|execute02|R[29]~214_combout  = (\myprocessor|execute02|R[29]~213_combout  & ((\myprocessor|execute02|R_or [29]) # ((!\myprocessor|execute02|R[29]~201_combout )))) # (!\myprocessor|execute02|R[29]~213_combout  & 
// (((!\myprocessor|execute02|adder_inst|upper1|sum [13] & \myprocessor|execute02|R[29]~201_combout ))))

	.dataa(\myprocessor|execute02|R_or [29]),
	.datab(\myprocessor|execute02|R[29]~213_combout ),
	.datac(\myprocessor|execute02|adder_inst|upper1|sum [13]),
	.datad(\myprocessor|execute02|R[29]~201_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[29]~214_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[29]~214 .lut_mask = 16'h8BCC;
defparam \myprocessor|execute02|R[29]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y46_N0
cycloneive_ram_block \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\myprocessor|decode1|Equal10~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\myprocessor|decode7|valB[29]~595_combout ,\myprocessor|decode7|valB[28]~615_combout }),
	.portaaddr({\myprocessor|execute02|R[11]~138_combout ,\myprocessor|execute02|R[10]~133_combout ,\myprocessor|execute02|R[9]~127_combout ,\myprocessor|execute02|R[8]~121_combout ,\myprocessor|execute02|R[7]~94_combout ,\myprocessor|execute02|R[6]~61_combout ,
\myprocessor|execute02|R[5]~54_combout ,\myprocessor|execute02|R[4]~87_combout ,\myprocessor|execute02|R[3]~82_combout ,\myprocessor|execute02|R[2]~77_combout ,\myprocessor|execute02|R[1]~100_combout ,\myprocessor|execute02|R[0]~70_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a28 .init_file = "test-fibonacci-dmem.hex";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ALTSYNCRAM";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 2;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 2;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N26
cycloneive_lcell_comb \myprocessor|writeback1|F[29]~87 (
// Equation(s):
// \myprocessor|writeback1|F[29]~87_combout  = (\myprocessor|decode1|Equal7~0_combout  & (((\myprocessor|memory1|altsyncram_component|auto_generated|q_a [29])))) # (!\myprocessor|decode1|Equal7~0_combout  & (\myprocessor|execute02|R[29]~214_combout  & 
// (\myprocessor|writeback1|F[7]~13_combout )))

	.dataa(\myprocessor|decode1|Equal7~0_combout ),
	.datab(\myprocessor|execute02|R[29]~214_combout ),
	.datac(\myprocessor|writeback1|F[7]~13_combout ),
	.datad(\myprocessor|memory1|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[29]~87_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[29]~87 .lut_mask = 16'hEA40;
defparam \myprocessor|writeback1|F[29]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N21
dffeas \myprocessor|decode7|regs:12:reg_array|r|bits:29:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[29]~87_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[12]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:12:reg_array|r|bits:29:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:12:reg_array|r|bits:29:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:12:reg_array|r|bits:29:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N20
cycloneive_lcell_comb \myprocessor|decode7|valA[29]~632 (
// Equation(s):
// \myprocessor|decode7|valA[29]~632_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|regs:14:reg_array|r|bits:29:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|decode7|regs:12:reg_array|r|bits:29:r~q 
// ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|decode7|regs:12:reg_array|r|bits:29:r~q ),
	.datad(\myprocessor|decode7|regs:14:reg_array|r|bits:29:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[29]~632_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[29]~632 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[29]~632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N10
cycloneive_lcell_comb \myprocessor|decode7|valA[29]~633 (
// Equation(s):
// \myprocessor|decode7|valA[29]~633_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|valA[29]~632_combout  & ((\myprocessor|decode7|regs:15:reg_array|r|bits:29:r~q ))) # 
// (!\myprocessor|decode7|valA[29]~632_combout  & (\myprocessor|decode7|regs:13:reg_array|r|bits:29:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|decode7|valA[29]~632_combout ))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|decode7|valA[29]~632_combout ),
	.datac(\myprocessor|decode7|regs:13:reg_array|r|bits:29:r~q ),
	.datad(\myprocessor|decode7|regs:15:reg_array|r|bits:29:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[29]~633_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[29]~633 .lut_mask = 16'hEC64;
defparam \myprocessor|decode7|valA[29]~633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N0
cycloneive_lcell_comb \myprocessor|decode7|valA[29]~627 (
// Equation(s):
// \myprocessor|decode7|valA[29]~627_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]) # ((\myprocessor|decode7|regs:6:reg_array|r|bits:29:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|decode7|regs:4:reg_array|r|bits:29:r~q )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|regs:4:reg_array|r|bits:29:r~q ),
	.datad(\myprocessor|decode7|regs:6:reg_array|r|bits:29:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[29]~627_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[29]~627 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valA[29]~627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N26
cycloneive_lcell_comb \myprocessor|decode7|valA[29]~628 (
// Equation(s):
// \myprocessor|decode7|valA[29]~628_combout  = (\myprocessor|decode7|valA[29]~627_combout  & (((\myprocessor|decode7|regs:7:reg_array|r|bits:29:r~q ) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\myprocessor|decode7|valA[29]~627_combout  & (\myprocessor|decode7|regs:5:reg_array|r|bits:29:r~q  & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\myprocessor|decode7|regs:5:reg_array|r|bits:29:r~q ),
	.datab(\myprocessor|decode7|valA[29]~627_combout ),
	.datac(\myprocessor|decode7|regs:7:reg_array|r|bits:29:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[29]~628_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[29]~628 .lut_mask = 16'hE2CC;
defparam \myprocessor|decode7|valA[29]~628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N12
cycloneive_lcell_comb \myprocessor|decode7|valA[29]~629 (
// Equation(s):
// \myprocessor|decode7|valA[29]~629_combout  = (\myprocessor|decode7|valA[12]~19_combout  & ((\myprocessor|decode7|valA[29]~628_combout ) # ((!\myprocessor|decode7|valA[12]~18_combout )))) # (!\myprocessor|decode7|valA[12]~19_combout  & 
// (((\myprocessor|decode7|regs:1:reg_array|r|bits:29:r~q  & \myprocessor|decode7|valA[12]~18_combout ))))

	.dataa(\myprocessor|decode7|valA[12]~19_combout ),
	.datab(\myprocessor|decode7|valA[29]~628_combout ),
	.datac(\myprocessor|decode7|regs:1:reg_array|r|bits:29:r~q ),
	.datad(\myprocessor|decode7|valA[12]~18_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[29]~629_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[29]~629 .lut_mask = 16'hD8AA;
defparam \myprocessor|decode7|valA[29]~629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N4
cycloneive_lcell_comb \myprocessor|decode7|valA[29]~630 (
// Equation(s):
// \myprocessor|decode7|valA[29]~630_combout  = (\myprocessor|decode7|valA[29]~629_combout  & ((\myprocessor|decode7|regs:3:reg_array|r|bits:29:r~q ) # ((!\myprocessor|decode7|valA[12]~15_combout )))) # (!\myprocessor|decode7|valA[29]~629_combout  & 
// (((\myprocessor|decode7|regs:2:reg_array|r|bits:29:r~q  & \myprocessor|decode7|valA[12]~15_combout ))))

	.dataa(\myprocessor|decode7|regs:3:reg_array|r|bits:29:r~q ),
	.datab(\myprocessor|decode7|valA[29]~629_combout ),
	.datac(\myprocessor|decode7|regs:2:reg_array|r|bits:29:r~q ),
	.datad(\myprocessor|decode7|valA[12]~15_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[29]~630_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[29]~630 .lut_mask = 16'hB8CC;
defparam \myprocessor|decode7|valA[29]~630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N14
cycloneive_lcell_comb \myprocessor|decode7|valA[29]~624 (
// Equation(s):
// \myprocessor|decode7|valA[29]~624_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19])))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|decode7|regs:23:reg_array|r|bits:29:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|regs:19:reg_array|r|bits:29:r~q 
// )))))

	.dataa(\myprocessor|decode7|regs:23:reg_array|r|bits:29:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:19:reg_array|r|bits:29:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[29]~624_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[29]~624 .lut_mask = 16'hEE30;
defparam \myprocessor|decode7|valA[29]~624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N28
cycloneive_lcell_comb \myprocessor|decode7|valA[29]~625 (
// Equation(s):
// \myprocessor|decode7|valA[29]~625_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|valA[29]~624_combout  & ((\myprocessor|decode7|regs:31:reg_array|r|bits:29:r~q ))) # 
// (!\myprocessor|decode7|valA[29]~624_combout  & (\myprocessor|decode7|regs:27:reg_array|r|bits:29:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|decode7|valA[29]~624_combout ))))

	.dataa(\myprocessor|decode7|regs:27:reg_array|r|bits:29:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:31:reg_array|r|bits:29:r~q ),
	.datad(\myprocessor|decode7|valA[29]~624_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[29]~625_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[29]~625 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valA[29]~625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N28
cycloneive_lcell_comb \myprocessor|decode7|valA[29]~617 (
// Equation(s):
// \myprocessor|decode7|valA[29]~617_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:25:reg_array|r|bits:29:r~q ) # ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19])))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|decode7|regs:17:reg_array|r|bits:29:r~q  & !\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\myprocessor|decode7|regs:25:reg_array|r|bits:29:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:17:reg_array|r|bits:29:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[29]~617_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[29]~617 .lut_mask = 16'hCCB8;
defparam \myprocessor|decode7|valA[29]~617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N10
cycloneive_lcell_comb \myprocessor|decode7|valA[29]~618 (
// Equation(s):
// \myprocessor|decode7|valA[29]~618_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|valA[29]~617_combout  & ((\myprocessor|decode7|regs:29:reg_array|r|bits:29:r~q ))) # 
// (!\myprocessor|decode7|valA[29]~617_combout  & (\myprocessor|decode7|regs:21:reg_array|r|bits:29:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|decode7|valA[29]~617_combout ))))

	.dataa(\myprocessor|decode7|regs:21:reg_array|r|bits:29:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|decode7|regs:29:reg_array|r|bits:29:r~q ),
	.datad(\myprocessor|decode7|valA[29]~617_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[29]~618_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[29]~618 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valA[29]~618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N16
cycloneive_lcell_comb \myprocessor|decode7|valA[29]~619 (
// Equation(s):
// \myprocessor|decode7|valA[29]~619_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19])))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|decode7|regs:22:reg_array|r|bits:29:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|regs:18:reg_array|r|bits:29:r~q 
// )))))

	.dataa(\myprocessor|decode7|regs:22:reg_array|r|bits:29:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:18:reg_array|r|bits:29:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[29]~619_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[29]~619 .lut_mask = 16'hEE30;
defparam \myprocessor|decode7|valA[29]~619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N2
cycloneive_lcell_comb \myprocessor|decode7|valA[29]~620 (
// Equation(s):
// \myprocessor|decode7|valA[29]~620_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|valA[29]~619_combout  & ((\myprocessor|decode7|regs:30:reg_array|r|bits:29:r~q ))) # 
// (!\myprocessor|decode7|valA[29]~619_combout  & (\myprocessor|decode7|regs:26:reg_array|r|bits:29:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|decode7|valA[29]~619_combout ))))

	.dataa(\myprocessor|decode7|regs:26:reg_array|r|bits:29:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:30:reg_array|r|bits:29:r~q ),
	.datad(\myprocessor|decode7|valA[29]~619_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[29]~620_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[29]~620 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valA[29]~620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N30
cycloneive_lcell_comb \myprocessor|decode7|valA[29]~621 (
// Equation(s):
// \myprocessor|decode7|valA[29]~621_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:24:reg_array|r|bits:29:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:16:reg_array|r|bits:29:r~q 
// ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:16:reg_array|r|bits:29:r~q ),
	.datad(\myprocessor|decode7|regs:24:reg_array|r|bits:29:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[29]~621_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[29]~621 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[29]~621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N16
cycloneive_lcell_comb \myprocessor|decode7|valA[29]~622 (
// Equation(s):
// \myprocessor|decode7|valA[29]~622_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|valA[29]~621_combout  & (\myprocessor|decode7|regs:28:reg_array|r|bits:29:r~q )) # 
// (!\myprocessor|decode7|valA[29]~621_combout  & ((\myprocessor|decode7|regs:20:reg_array|r|bits:29:r~q ))))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|decode7|valA[29]~621_combout ))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|decode7|valA[29]~621_combout ),
	.datac(\myprocessor|decode7|regs:28:reg_array|r|bits:29:r~q ),
	.datad(\myprocessor|decode7|regs:20:reg_array|r|bits:29:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[29]~622_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[29]~622 .lut_mask = 16'hE6C4;
defparam \myprocessor|decode7|valA[29]~622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N28
cycloneive_lcell_comb \myprocessor|decode7|valA[29]~623 (
// Equation(s):
// \myprocessor|decode7|valA[29]~623_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|valA[29]~620_combout ) # ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (((!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & \myprocessor|decode7|valA[29]~622_combout ))))

	.dataa(\myprocessor|decode7|valA[29]~620_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datad(\myprocessor|decode7|valA[29]~622_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[29]~623_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[29]~623 .lut_mask = 16'hCBC8;
defparam \myprocessor|decode7|valA[29]~623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N6
cycloneive_lcell_comb \myprocessor|decode7|valA[29]~626 (
// Equation(s):
// \myprocessor|decode7|valA[29]~626_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|valA[29]~623_combout  & (\myprocessor|decode7|valA[29]~625_combout )) # (!\myprocessor|decode7|valA[29]~623_combout  & 
// ((\myprocessor|decode7|valA[29]~618_combout ))))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|decode7|valA[29]~623_combout ))))

	.dataa(\myprocessor|decode7|valA[29]~625_combout ),
	.datab(\myprocessor|decode7|valA[29]~618_combout ),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datad(\myprocessor|decode7|valA[29]~623_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[29]~626_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[29]~626 .lut_mask = 16'hAFC0;
defparam \myprocessor|decode7|valA[29]~626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N0
cycloneive_lcell_comb \myprocessor|decode7|valA[29]~631 (
// Equation(s):
// \myprocessor|decode7|valA[29]~631_combout  = (\myprocessor|decode7|valA[12]~11_combout  & (((\myprocessor|decode7|valA[12]~14_combout ) # (\myprocessor|decode7|valA[29]~626_combout )))) # (!\myprocessor|decode7|valA[12]~11_combout  & 
// (\myprocessor|decode7|valA[29]~630_combout  & (!\myprocessor|decode7|valA[12]~14_combout )))

	.dataa(\myprocessor|decode7|valA[29]~630_combout ),
	.datab(\myprocessor|decode7|valA[12]~11_combout ),
	.datac(\myprocessor|decode7|valA[12]~14_combout ),
	.datad(\myprocessor|decode7|valA[29]~626_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[29]~631_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[29]~631 .lut_mask = 16'hCEC2;
defparam \myprocessor|decode7|valA[29]~631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N10
cycloneive_lcell_comb \myprocessor|decode7|valA[29]~615 (
// Equation(s):
// \myprocessor|decode7|valA[29]~615_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|regs:9:reg_array|r|bits:29:r~q ) # ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18])))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|decode7|regs:8:reg_array|r|bits:29:r~q  & !\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\myprocessor|decode7|regs:9:reg_array|r|bits:29:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|regs:8:reg_array|r|bits:29:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[29]~615_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[29]~615 .lut_mask = 16'hCCB8;
defparam \myprocessor|decode7|valA[29]~615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N8
cycloneive_lcell_comb \myprocessor|decode7|valA[29]~616 (
// Equation(s):
// \myprocessor|decode7|valA[29]~616_combout  = (\myprocessor|decode7|valA[29]~615_combout  & ((\myprocessor|decode7|regs:11:reg_array|r|bits:29:r~q ) # ((!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18])))) # 
// (!\myprocessor|decode7|valA[29]~615_combout  & (((\myprocessor|decode7|regs:10:reg_array|r|bits:29:r~q  & \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\myprocessor|decode7|regs:11:reg_array|r|bits:29:r~q ),
	.datab(\myprocessor|decode7|valA[29]~615_combout ),
	.datac(\myprocessor|decode7|regs:10:reg_array|r|bits:29:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[29]~616_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[29]~616 .lut_mask = 16'hB8CC;
defparam \myprocessor|decode7|valA[29]~616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N4
cycloneive_lcell_comb \myprocessor|decode7|valA[29]~634 (
// Equation(s):
// \myprocessor|decode7|valA[29]~634_combout  = (\myprocessor|decode7|valA[29]~631_combout  & ((\myprocessor|decode7|valA[29]~633_combout ) # ((!\myprocessor|decode7|valA[12]~14_combout )))) # (!\myprocessor|decode7|valA[29]~631_combout  & 
// (((\myprocessor|decode7|valA[29]~616_combout  & \myprocessor|decode7|valA[12]~14_combout ))))

	.dataa(\myprocessor|decode7|valA[29]~633_combout ),
	.datab(\myprocessor|decode7|valA[29]~631_combout ),
	.datac(\myprocessor|decode7|valA[29]~616_combout ),
	.datad(\myprocessor|decode7|valA[12]~14_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[29]~634_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[29]~634 .lut_mask = 16'hB8CC;
defparam \myprocessor|decode7|valA[29]~634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N20
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxxNx|F[29]~19 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxxNx|F[29]~19_combout  = (\myprocessor|execute02|shifter_inst|RxxxNx|F[29]~18_combout  & ((\myprocessor|execute01|F[0]~1_combout  & ((\myprocessor|decode7|valA[30]~676_combout ))) # 
// (!\myprocessor|execute01|F[0]~1_combout  & (\myprocessor|decode7|valA[29]~634_combout ))))

	.dataa(\myprocessor|decode7|valA[29]~634_combout ),
	.datab(\myprocessor|decode7|valA[30]~676_combout ),
	.datac(\myprocessor|execute01|F[0]~1_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxxxNx|F[29]~18_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxxNx|F[29]~19_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[29]~19 .lut_mask = 16'hCA00;
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[29]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N12
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxxNx|F[29]~20 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxxNx|F[29]~20_combout  = (\myprocessor|execute02|shifter_inst|RxxxNx|F[29]~19_combout ) # ((\myprocessor|execute01|F[1]~4_combout  & (\myprocessor|decode7|valA[31]~656_combout  & !\myprocessor|execute01|F[0]~1_combout 
// )))

	.dataa(\myprocessor|execute01|F[1]~4_combout ),
	.datab(\myprocessor|execute02|shifter_inst|RxxxNx|F[29]~19_combout ),
	.datac(\myprocessor|decode7|valA[31]~656_combout ),
	.datad(\myprocessor|execute01|F[0]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxxNx|F[29]~20_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[29]~20 .lut_mask = 16'hCCEC;
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[29]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N14
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxxNx|F[21]~16 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxxNx|F[21]~16_combout  = (\myprocessor|execute01|F[1]~4_combout  & ((\myprocessor|decode7|valA[23]~508_combout ))) # (!\myprocessor|execute01|F[1]~4_combout  & (\myprocessor|decode7|valA[21]~466_combout ))

	.dataa(\myprocessor|decode7|valA[21]~466_combout ),
	.datab(gnd),
	.datac(\myprocessor|execute01|F[1]~4_combout ),
	.datad(\myprocessor|decode7|valA[23]~508_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxxNx|F[21]~16_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[21]~16 .lut_mask = 16'hFA0A;
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[21]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N0
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxxNx|F[21]~17 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxxNx|F[21]~17_combout  = (\myprocessor|execute01|F[0]~1_combout  & ((\myprocessor|execute02|shifter_inst|RxxxNx|F[22]~15_combout ))) # (!\myprocessor|execute01|F[0]~1_combout  & 
// (\myprocessor|execute02|shifter_inst|RxxxNx|F[21]~16_combout ))

	.dataa(gnd),
	.datab(\myprocessor|execute01|F[0]~1_combout ),
	.datac(\myprocessor|execute02|shifter_inst|RxxxNx|F[21]~16_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxxxNx|F[22]~15_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxxNx|F[21]~17_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[21]~17 .lut_mask = 16'hFC30;
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[21]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N2
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxNxx|F[21]~1 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxNxx|F[21]~1_combout  = (\myprocessor|decode7|valA[12]~0_combout  & ((\myprocessor|execute01|F[2]~5_combout  & ((\myprocessor|execute02|shifter_inst|RxxxNx|F[25]~14_combout ))) # 
// (!\myprocessor|execute01|F[2]~5_combout  & (\myprocessor|execute02|shifter_inst|RxxxNx|F[21]~17_combout ))))

	.dataa(\myprocessor|execute01|F[2]~5_combout ),
	.datab(\myprocessor|execute02|shifter_inst|RxxxNx|F[21]~17_combout ),
	.datac(\myprocessor|decode7|valA[12]~0_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxxxNx|F[25]~14_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxNxx|F[21]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxNxx|F[21]~1 .lut_mask = 16'hE040;
defparam \myprocessor|execute02|shifter_inst|RxxNxx|F[21]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N18
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxNxxx|F[21]~4 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxNxxx|F[21]~4_combout  = (\myprocessor|execute01|F[3]~7_combout  & (!\myprocessor|execute01|F[2]~5_combout  & (\myprocessor|execute02|shifter_inst|RxxxNx|F[29]~20_combout ))) # (!\myprocessor|execute01|F[3]~7_combout  
// & (((\myprocessor|execute02|shifter_inst|RxxNxx|F[21]~1_combout ))))

	.dataa(\myprocessor|execute01|F[2]~5_combout ),
	.datab(\myprocessor|execute01|F[3]~7_combout ),
	.datac(\myprocessor|execute02|shifter_inst|RxxxNx|F[29]~20_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxxNxx|F[21]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxNxxx|F[21]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxNxxx|F[21]~4 .lut_mask = 16'h7340;
defparam \myprocessor|execute02|shifter_inst|RxNxxx|F[21]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N6
cycloneive_lcell_comb \myprocessor|execute02|R[21]~171 (
// Equation(s):
// \myprocessor|execute02|R[21]~171_combout  = (\myprocessor|execute02|R[21]~109_combout  & (!\myprocessor|execute01|F[4]~8_combout  & (\myprocessor|execute02|shifter_inst|RxNxxx|F[21]~4_combout ))) # (!\myprocessor|execute02|R[21]~109_combout  & 
// (((\myprocessor|execute02|shifter_inst|LxxNxx|F[21]~10_combout ))))

	.dataa(\myprocessor|execute01|F[4]~8_combout ),
	.datab(\myprocessor|execute02|R[21]~109_combout ),
	.datac(\myprocessor|execute02|shifter_inst|RxNxxx|F[21]~4_combout ),
	.datad(\myprocessor|execute02|shifter_inst|LxxNxx|F[21]~10_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[21]~171_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[21]~171 .lut_mask = 16'h7340;
defparam \myprocessor|execute02|R[21]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N6
cycloneive_lcell_comb \myprocessor|execute02|R[21]~238 (
// Equation(s):
// \myprocessor|execute02|R[21]~238_combout  = (\myprocessor|execute01|F[4]~8_combout  & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31] & (\myprocessor|decode1|ALUopcode[0]~0_combout ))) # (!\myprocessor|execute01|F[4]~8_combout  & 
// ((\myprocessor|execute01|F[3]~7_combout ) # ((!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31] & \myprocessor|decode1|ALUopcode[0]~0_combout ))))

	.dataa(\myprocessor|execute01|F[4]~8_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31]),
	.datac(\myprocessor|decode1|ALUopcode[0]~0_combout ),
	.datad(\myprocessor|execute01|F[3]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[21]~238_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[21]~238 .lut_mask = 16'h7530;
defparam \myprocessor|execute02|R[21]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N8
cycloneive_lcell_comb \myprocessor|execute02|R[21]~172 (
// Equation(s):
// \myprocessor|execute02|R[21]~172_combout  = (\myprocessor|execute02|R[21]~238_combout  & (\myprocessor|execute02|shifter_inst|LxxNxx|F[13]~5_combout )) # (!\myprocessor|execute02|R[21]~238_combout  & (((!\myprocessor|execute01|F[3]~7_combout  & 
// \myprocessor|execute02|shifter_inst|LxNxxx|F[13]~3_combout ))))

	.dataa(\myprocessor|execute02|R[21]~238_combout ),
	.datab(\myprocessor|execute02|shifter_inst|LxxNxx|F[13]~5_combout ),
	.datac(\myprocessor|execute01|F[3]~7_combout ),
	.datad(\myprocessor|execute02|shifter_inst|LxNxxx|F[13]~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[21]~172_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[21]~172 .lut_mask = 16'h8D88;
defparam \myprocessor|execute02|R[21]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N26
cycloneive_lcell_comb \myprocessor|execute02|R[21]~173 (
// Equation(s):
// \myprocessor|execute02|R[21]~173_combout  = (\myprocessor|execute02|R[21]~171_combout  & ((\myprocessor|execute02|R[21]~172_combout ) # (\myprocessor|execute02|R[21]~109_combout  $ (!\myprocessor|execute02|R[21]~238_combout )))) # 
// (!\myprocessor|execute02|R[21]~171_combout  & (\myprocessor|execute02|R[21]~172_combout  & (\myprocessor|execute02|R[21]~109_combout  $ (\myprocessor|execute02|R[21]~238_combout ))))

	.dataa(\myprocessor|execute02|R[21]~171_combout ),
	.datab(\myprocessor|execute02|R[21]~109_combout ),
	.datac(\myprocessor|execute02|R[21]~172_combout ),
	.datad(\myprocessor|execute02|R[21]~238_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[21]~173_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[21]~173 .lut_mask = 16'hB8E2;
defparam \myprocessor|execute02|R[21]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N8
cycloneive_lcell_comb \myprocessor|execute02|R_and[21] (
// Equation(s):
// \myprocessor|execute02|R_and [21] = (\myprocessor|decode7|valA[21]~467_combout  & ((\myprocessor|decode1|immed_notRT~combout  & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [16]))) # (!\myprocessor|decode1|immed_notRT~combout  & 
// (\myprocessor|decode7|valB[21]~435_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~435_combout ),
	.datab(\myprocessor|decode1|immed_notRT~combout ),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [16]),
	.datad(\myprocessor|decode7|valA[21]~467_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R_and [21]),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R_and[21] .lut_mask = 16'hE200;
defparam \myprocessor|execute02|R_and[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N10
cycloneive_lcell_comb \myprocessor|execute02|R[21]~174 (
// Equation(s):
// \myprocessor|execute02|R[21]~174_combout  = (\myprocessor|execute02|R[29]~112_combout  & (((!\myprocessor|execute02|R[21]~114_combout )))) # (!\myprocessor|execute02|R[29]~112_combout  & ((\myprocessor|execute02|R[21]~114_combout  & 
// ((\myprocessor|execute02|R_and [21]))) # (!\myprocessor|execute02|R[21]~114_combout  & (\myprocessor|execute02|R[21]~173_combout ))))

	.dataa(\myprocessor|execute02|R[29]~112_combout ),
	.datab(\myprocessor|execute02|R[21]~173_combout ),
	.datac(\myprocessor|execute02|R_and [21]),
	.datad(\myprocessor|execute02|R[21]~114_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[21]~174_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[21]~174 .lut_mask = 16'h50EE;
defparam \myprocessor|execute02|R[21]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N14
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|upper0|sum[5] (
// Equation(s):
// \myprocessor|execute02|adder_inst|upper0|sum [5] = \myprocessor|execute01|F[21]~21_combout  $ (\myprocessor|decode7|valA[21]~467_combout  $ (\myprocessor|decode1|ALUopcode[0]~1_combout  $ (\myprocessor|execute02|adder_inst|upper0|carry[5]~3_combout )))

	.dataa(\myprocessor|execute01|F[21]~21_combout ),
	.datab(\myprocessor|decode7|valA[21]~467_combout ),
	.datac(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datad(\myprocessor|execute02|adder_inst|upper0|carry[5]~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|upper0|sum [5]),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|upper0|sum[5] .lut_mask = 16'h6996;
defparam \myprocessor|execute02|adder_inst|upper0|sum[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N28
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|upper1|sum[5] (
// Equation(s):
// \myprocessor|execute02|adder_inst|upper1|sum [5] = \myprocessor|decode1|ALUopcode[0]~1_combout  $ (\myprocessor|decode7|valA[21]~467_combout  $ (\myprocessor|execute02|adder_inst|upper1|carry[5]~3_combout  $ (\myprocessor|execute01|F[21]~21_combout )))

	.dataa(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datab(\myprocessor|decode7|valA[21]~467_combout ),
	.datac(\myprocessor|execute02|adder_inst|upper1|carry[5]~3_combout ),
	.datad(\myprocessor|execute01|F[21]~21_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|upper1|sum [5]),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|upper1|sum[5] .lut_mask = 16'h6996;
defparam \myprocessor|execute02|adder_inst|upper1|sum[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N4
cycloneive_lcell_comb \myprocessor|execute02|R[21]~175 (
// Equation(s):
// \myprocessor|execute02|R[21]~175_combout  = (\myprocessor|execute02|R[21]~174_combout  & (((!\myprocessor|execute02|R[29]~112_combout )) # (!\myprocessor|execute02|adder_inst|upper0|sum [5]))) # (!\myprocessor|execute02|R[21]~174_combout  & 
// (((\myprocessor|execute02|R[29]~112_combout  & !\myprocessor|execute02|adder_inst|upper1|sum [5]))))

	.dataa(\myprocessor|execute02|R[21]~174_combout ),
	.datab(\myprocessor|execute02|adder_inst|upper0|sum [5]),
	.datac(\myprocessor|execute02|R[29]~112_combout ),
	.datad(\myprocessor|execute02|adder_inst|upper1|sum [5]),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[21]~175_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[21]~175 .lut_mask = 16'h2A7A;
defparam \myprocessor|execute02|R[21]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N6
cycloneive_lcell_comb \myprocessor|writeback1|F[21]~67 (
// Equation(s):
// \myprocessor|writeback1|F[21]~67_combout  = (\myprocessor|decode1|Equal7~0_combout  & ((\myprocessor|memory1|altsyncram_component|auto_generated|q_a [21]) # ((\myprocessor|execute02|R[21]~175_combout  & \myprocessor|writeback1|F[17]~45_combout )))) # 
// (!\myprocessor|decode1|Equal7~0_combout  & (((\myprocessor|execute02|R[21]~175_combout  & \myprocessor|writeback1|F[17]~45_combout ))))

	.dataa(\myprocessor|decode1|Equal7~0_combout ),
	.datab(\myprocessor|memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\myprocessor|execute02|R[21]~175_combout ),
	.datad(\myprocessor|writeback1|F[17]~45_combout ),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[21]~67_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[21]~67 .lut_mask = 16'hF888;
defparam \myprocessor|writeback1|F[21]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N20
cycloneive_lcell_comb \myprocessor|writeback1|F[21]~68 (
// Equation(s):
// \myprocessor|writeback1|F[21]~68_combout  = (\myprocessor|writeback1|F[21]~67_combout ) # ((\myprocessor|writeback1|F[18]~43_combout  & ((\myprocessor|decode7|valA[21]~467_combout ) # (\myprocessor|execute01|F[21]~21_combout ))))

	.dataa(\myprocessor|writeback1|F[21]~67_combout ),
	.datab(\myprocessor|decode7|valA[21]~467_combout ),
	.datac(\myprocessor|writeback1|F[18]~43_combout ),
	.datad(\myprocessor|execute01|F[21]~21_combout ),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[21]~68_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[21]~68 .lut_mask = 16'hFAEA;
defparam \myprocessor|writeback1|F[21]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y30_N3
dffeas \myprocessor|decode7|regs:8:reg_array|r|bits:21:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[21]~68_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[8]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:8:reg_array|r|bits:21:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:8:reg_array|r|bits:21:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:8:reg_array|r|bits:21:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N2
cycloneive_lcell_comb \myprocessor|decode7|valA[21]~447 (
// Equation(s):
// \myprocessor|decode7|valA[21]~447_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]) # ((\myprocessor|decode7|regs:9:reg_array|r|bits:21:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|decode7|regs:8:reg_array|r|bits:21:r~q )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|decode7|regs:8:reg_array|r|bits:21:r~q ),
	.datad(\myprocessor|decode7|regs:9:reg_array|r|bits:21:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[21]~447_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[21]~447 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valA[21]~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N6
cycloneive_lcell_comb \myprocessor|decode7|valA[21]~448 (
// Equation(s):
// \myprocessor|decode7|valA[21]~448_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|valA[21]~447_combout  & ((\myprocessor|decode7|regs:11:reg_array|r|bits:21:r~q ))) # 
// (!\myprocessor|decode7|valA[21]~447_combout  & (\myprocessor|decode7|regs:10:reg_array|r|bits:21:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|decode7|valA[21]~447_combout ))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|decode7|valA[21]~447_combout ),
	.datac(\myprocessor|decode7|regs:10:reg_array|r|bits:21:r~q ),
	.datad(\myprocessor|decode7|regs:11:reg_array|r|bits:21:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[21]~448_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[21]~448 .lut_mask = 16'hEC64;
defparam \myprocessor|decode7|valA[21]~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N24
cycloneive_lcell_comb \myprocessor|decode7|valA[21]~459 (
// Equation(s):
// \myprocessor|decode7|valA[21]~459_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]) # ((\myprocessor|decode7|regs:6:reg_array|r|bits:21:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|decode7|regs:4:reg_array|r|bits:21:r~q )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|regs:4:reg_array|r|bits:21:r~q ),
	.datad(\myprocessor|decode7|regs:6:reg_array|r|bits:21:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[21]~459_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[21]~459 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valA[21]~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N18
cycloneive_lcell_comb \myprocessor|decode7|valA[21]~460 (
// Equation(s):
// \myprocessor|decode7|valA[21]~460_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|valA[21]~459_combout  & ((\myprocessor|decode7|regs:7:reg_array|r|bits:21:r~q ))) # 
// (!\myprocessor|decode7|valA[21]~459_combout  & (\myprocessor|decode7|regs:5:reg_array|r|bits:21:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|decode7|valA[21]~459_combout ))))

	.dataa(\myprocessor|decode7|regs:5:reg_array|r|bits:21:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|regs:7:reg_array|r|bits:21:r~q ),
	.datad(\myprocessor|decode7|valA[21]~459_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[21]~460_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[21]~460 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valA[21]~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N8
cycloneive_lcell_comb \myprocessor|decode7|valA[21]~461 (
// Equation(s):
// \myprocessor|decode7|valA[21]~461_combout  = (\myprocessor|decode7|valA[12]~19_combout  & ((\myprocessor|decode7|valA[21]~460_combout ) # ((!\myprocessor|decode7|valA[12]~18_combout )))) # (!\myprocessor|decode7|valA[12]~19_combout  & 
// (((\myprocessor|decode7|regs:1:reg_array|r|bits:21:r~q  & \myprocessor|decode7|valA[12]~18_combout ))))

	.dataa(\myprocessor|decode7|valA[12]~19_combout ),
	.datab(\myprocessor|decode7|valA[21]~460_combout ),
	.datac(\myprocessor|decode7|regs:1:reg_array|r|bits:21:r~q ),
	.datad(\myprocessor|decode7|valA[12]~18_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[21]~461_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[21]~461 .lut_mask = 16'hD8AA;
defparam \myprocessor|decode7|valA[21]~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N12
cycloneive_lcell_comb \myprocessor|decode7|valA[21]~462 (
// Equation(s):
// \myprocessor|decode7|valA[21]~462_combout  = (\myprocessor|decode7|valA[21]~461_combout  & ((\myprocessor|decode7|regs:3:reg_array|r|bits:21:r~q ) # ((!\myprocessor|decode7|valA[12]~15_combout )))) # (!\myprocessor|decode7|valA[21]~461_combout  & 
// (((\myprocessor|decode7|regs:2:reg_array|r|bits:21:r~q  & \myprocessor|decode7|valA[12]~15_combout ))))

	.dataa(\myprocessor|decode7|regs:3:reg_array|r|bits:21:r~q ),
	.datab(\myprocessor|decode7|valA[21]~461_combout ),
	.datac(\myprocessor|decode7|regs:2:reg_array|r|bits:21:r~q ),
	.datad(\myprocessor|decode7|valA[12]~15_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[21]~462_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[21]~462 .lut_mask = 16'hB8CC;
defparam \myprocessor|decode7|valA[21]~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N0
cycloneive_lcell_comb \myprocessor|decode7|valA[21]~451 (
// Equation(s):
// \myprocessor|decode7|valA[21]~451_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19])))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|decode7|regs:22:reg_array|r|bits:21:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|regs:18:reg_array|r|bits:21:r~q 
// )))))

	.dataa(\myprocessor|decode7|regs:22:reg_array|r|bits:21:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:18:reg_array|r|bits:21:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[21]~451_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[21]~451 .lut_mask = 16'hEE30;
defparam \myprocessor|decode7|valA[21]~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N10
cycloneive_lcell_comb \myprocessor|decode7|valA[21]~452 (
// Equation(s):
// \myprocessor|decode7|valA[21]~452_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|valA[21]~451_combout  & ((\myprocessor|decode7|regs:30:reg_array|r|bits:21:r~q ))) # 
// (!\myprocessor|decode7|valA[21]~451_combout  & (\myprocessor|decode7|regs:26:reg_array|r|bits:21:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|decode7|valA[21]~451_combout ))))

	.dataa(\myprocessor|decode7|regs:26:reg_array|r|bits:21:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:30:reg_array|r|bits:21:r~q ),
	.datad(\myprocessor|decode7|valA[21]~451_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[21]~452_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[21]~452 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valA[21]~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N14
cycloneive_lcell_comb \myprocessor|decode7|valA[21]~453 (
// Equation(s):
// \myprocessor|decode7|valA[21]~453_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:24:reg_array|r|bits:21:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:16:reg_array|r|bits:21:r~q 
// ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:16:reg_array|r|bits:21:r~q ),
	.datad(\myprocessor|decode7|regs:24:reg_array|r|bits:21:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[21]~453_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[21]~453 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[21]~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N20
cycloneive_lcell_comb \myprocessor|decode7|valA[21]~454 (
// Equation(s):
// \myprocessor|decode7|valA[21]~454_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|valA[21]~453_combout  & (\myprocessor|decode7|regs:28:reg_array|r|bits:21:r~q )) # 
// (!\myprocessor|decode7|valA[21]~453_combout  & ((\myprocessor|decode7|regs:20:reg_array|r|bits:21:r~q ))))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|decode7|valA[21]~453_combout ))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|decode7|valA[21]~453_combout ),
	.datac(\myprocessor|decode7|regs:28:reg_array|r|bits:21:r~q ),
	.datad(\myprocessor|decode7|regs:20:reg_array|r|bits:21:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[21]~454_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[21]~454 .lut_mask = 16'hE6C4;
defparam \myprocessor|decode7|valA[21]~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N4
cycloneive_lcell_comb \myprocessor|decode7|valA[21]~455 (
// Equation(s):
// \myprocessor|decode7|valA[21]~455_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|valA[21]~452_combout ) # ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (((!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & \myprocessor|decode7|valA[21]~454_combout ))))

	.dataa(\myprocessor|decode7|valA[21]~452_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datad(\myprocessor|decode7|valA[21]~454_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[21]~455_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[21]~455 .lut_mask = 16'hCBC8;
defparam \myprocessor|decode7|valA[21]~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N30
cycloneive_lcell_comb \myprocessor|decode7|valA[21]~456 (
// Equation(s):
// \myprocessor|decode7|valA[21]~456_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19])))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|decode7|regs:23:reg_array|r|bits:21:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|regs:19:reg_array|r|bits:21:r~q 
// )))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|decode7|regs:23:reg_array|r|bits:21:r~q ),
	.datac(\myprocessor|decode7|regs:19:reg_array|r|bits:21:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[21]~456_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[21]~456 .lut_mask = 16'hEE50;
defparam \myprocessor|decode7|valA[21]~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N16
cycloneive_lcell_comb \myprocessor|decode7|valA[21]~457 (
// Equation(s):
// \myprocessor|decode7|valA[21]~457_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|valA[21]~456_combout  & ((\myprocessor|decode7|regs:31:reg_array|r|bits:21:r~q ))) # 
// (!\myprocessor|decode7|valA[21]~456_combout  & (\myprocessor|decode7|regs:27:reg_array|r|bits:21:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|decode7|valA[21]~456_combout ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|decode7|regs:27:reg_array|r|bits:21:r~q ),
	.datac(\myprocessor|decode7|regs:31:reg_array|r|bits:21:r~q ),
	.datad(\myprocessor|decode7|valA[21]~456_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[21]~457_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[21]~457 .lut_mask = 16'hF588;
defparam \myprocessor|decode7|valA[21]~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N10
cycloneive_lcell_comb \myprocessor|decode7|valA[21]~449 (
// Equation(s):
// \myprocessor|decode7|valA[21]~449_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:25:reg_array|r|bits:21:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:17:reg_array|r|bits:21:r~q 
// )))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|decode7|regs:25:reg_array|r|bits:21:r~q ),
	.datac(\myprocessor|decode7|regs:17:reg_array|r|bits:21:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[21]~449_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[21]~449 .lut_mask = 16'hEE50;
defparam \myprocessor|decode7|valA[21]~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N24
cycloneive_lcell_comb \myprocessor|decode7|valA[21]~450 (
// Equation(s):
// \myprocessor|decode7|valA[21]~450_combout  = (\myprocessor|decode7|valA[21]~449_combout  & (((\myprocessor|decode7|regs:29:reg_array|r|bits:21:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]))) # 
// (!\myprocessor|decode7|valA[21]~449_combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|regs:21:reg_array|r|bits:21:r~q ))))

	.dataa(\myprocessor|decode7|valA[21]~449_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|decode7|regs:29:reg_array|r|bits:21:r~q ),
	.datad(\myprocessor|decode7|regs:21:reg_array|r|bits:21:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[21]~450_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[21]~450 .lut_mask = 16'hE6A2;
defparam \myprocessor|decode7|valA[21]~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N18
cycloneive_lcell_comb \myprocessor|decode7|valA[21]~458 (
// Equation(s):
// \myprocessor|decode7|valA[21]~458_combout  = (\myprocessor|decode7|valA[21]~455_combout  & (((\myprocessor|decode7|valA[21]~457_combout )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]))) # 
// (!\myprocessor|decode7|valA[21]~455_combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|valA[21]~450_combout ))))

	.dataa(\myprocessor|decode7|valA[21]~455_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|valA[21]~457_combout ),
	.datad(\myprocessor|decode7|valA[21]~450_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[21]~458_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[21]~458 .lut_mask = 16'hE6A2;
defparam \myprocessor|decode7|valA[21]~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N22
cycloneive_lcell_comb \myprocessor|decode7|valA[21]~463 (
// Equation(s):
// \myprocessor|decode7|valA[21]~463_combout  = (\myprocessor|decode7|valA[12]~14_combout  & (\myprocessor|decode7|valA[12]~11_combout )) # (!\myprocessor|decode7|valA[12]~14_combout  & ((\myprocessor|decode7|valA[12]~11_combout  & 
// ((\myprocessor|decode7|valA[21]~458_combout ))) # (!\myprocessor|decode7|valA[12]~11_combout  & (\myprocessor|decode7|valA[21]~462_combout ))))

	.dataa(\myprocessor|decode7|valA[12]~14_combout ),
	.datab(\myprocessor|decode7|valA[12]~11_combout ),
	.datac(\myprocessor|decode7|valA[21]~462_combout ),
	.datad(\myprocessor|decode7|valA[21]~458_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[21]~463_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[21]~463 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[21]~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N16
cycloneive_lcell_comb \myprocessor|decode7|valA[21]~464 (
// Equation(s):
// \myprocessor|decode7|valA[21]~464_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18])))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|regs:14:reg_array|r|bits:21:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|decode7|regs:12:reg_array|r|bits:21:r~q 
// ))))

	.dataa(\myprocessor|decode7|regs:12:reg_array|r|bits:21:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datad(\myprocessor|decode7|regs:14:reg_array|r|bits:21:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[21]~464_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[21]~464 .lut_mask = 16'hF2C2;
defparam \myprocessor|decode7|valA[21]~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N14
cycloneive_lcell_comb \myprocessor|decode7|valA[21]~465 (
// Equation(s):
// \myprocessor|decode7|valA[21]~465_combout  = (\myprocessor|decode7|valA[21]~464_combout  & (((\myprocessor|decode7|regs:15:reg_array|r|bits:21:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]))) # 
// (!\myprocessor|decode7|valA[21]~464_combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|decode7|regs:13:reg_array|r|bits:21:r~q )))

	.dataa(\myprocessor|decode7|valA[21]~464_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|regs:13:reg_array|r|bits:21:r~q ),
	.datad(\myprocessor|decode7|regs:15:reg_array|r|bits:21:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[21]~465_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[21]~465 .lut_mask = 16'hEA62;
defparam \myprocessor|decode7|valA[21]~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N8
cycloneive_lcell_comb \myprocessor|decode7|valA[21]~466 (
// Equation(s):
// \myprocessor|decode7|valA[21]~466_combout  = (\myprocessor|decode7|valA[12]~14_combout  & ((\myprocessor|decode7|valA[21]~463_combout  & ((\myprocessor|decode7|valA[21]~465_combout ))) # (!\myprocessor|decode7|valA[21]~463_combout  & 
// (\myprocessor|decode7|valA[21]~448_combout )))) # (!\myprocessor|decode7|valA[12]~14_combout  & (((\myprocessor|decode7|valA[21]~463_combout ))))

	.dataa(\myprocessor|decode7|valA[12]~14_combout ),
	.datab(\myprocessor|decode7|valA[21]~448_combout ),
	.datac(\myprocessor|decode7|valA[21]~463_combout ),
	.datad(\myprocessor|decode7|valA[21]~465_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[21]~466_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[21]~466 .lut_mask = 16'hF858;
defparam \myprocessor|decode7|valA[21]~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N24
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxxNx|F[19]~21 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxxNx|F[19]~21_combout  = (\myprocessor|execute01|F[1]~4_combout  & ((\myprocessor|decode7|valA[21]~466_combout ))) # (!\myprocessor|execute01|F[1]~4_combout  & (\myprocessor|decode7|valA[19]~424_combout ))

	.dataa(gnd),
	.datab(\myprocessor|decode7|valA[19]~424_combout ),
	.datac(\myprocessor|decode7|valA[21]~466_combout ),
	.datad(\myprocessor|execute01|F[1]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxxNx|F[19]~21_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[19]~21 .lut_mask = 16'hF0CC;
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[19]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N6
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxxNx|F[20]~43 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxxNx|F[20]~43_combout  = (\myprocessor|execute01|F[1]~4_combout  & (\myprocessor|decode7|valA[22]~487_combout )) # (!\myprocessor|execute01|F[1]~4_combout  & ((\myprocessor|decode7|valA[20]~445_combout )))

	.dataa(\myprocessor|execute01|F[1]~4_combout ),
	.datab(gnd),
	.datac(\myprocessor|decode7|valA[22]~487_combout ),
	.datad(\myprocessor|decode7|valA[20]~445_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxxNx|F[20]~43_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[20]~43 .lut_mask = 16'hF5A0;
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[20]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N14
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxxNx|F[19]~52 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxxNx|F[19]~52_combout  = (\myprocessor|execute01|F[0]~1_combout  & ((\myprocessor|execute02|shifter_inst|RxxxNx|F[20]~43_combout ))) # (!\myprocessor|execute01|F[0]~1_combout  & 
// (\myprocessor|execute02|shifter_inst|RxxxNx|F[19]~21_combout ))

	.dataa(gnd),
	.datab(\myprocessor|execute02|shifter_inst|RxxxNx|F[19]~21_combout ),
	.datac(\myprocessor|execute01|F[0]~1_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxxxNx|F[20]~43_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxxNx|F[19]~52_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[19]~52 .lut_mask = 16'hFC0C;
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[19]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N18
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxNxx|F[19]~7 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxNxx|F[19]~7_combout  = (\myprocessor|decode7|valA[12]~0_combout  & ((\myprocessor|execute01|F[2]~5_combout  & (\myprocessor|execute02|shifter_inst|RxxxNx|F[23]~51_combout )) # (!\myprocessor|execute01|F[2]~5_combout  
// & ((\myprocessor|execute02|shifter_inst|RxxxNx|F[19]~52_combout )))))

	.dataa(\myprocessor|decode7|valA[12]~0_combout ),
	.datab(\myprocessor|execute02|shifter_inst|RxxxNx|F[23]~51_combout ),
	.datac(\myprocessor|execute02|shifter_inst|RxxxNx|F[19]~52_combout ),
	.datad(\myprocessor|execute01|F[2]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxNxx|F[19]~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxNxx|F[19]~7 .lut_mask = 16'h88A0;
defparam \myprocessor|execute02|shifter_inst|RxxNxx|F[19]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N10
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RNxxxx|F~8 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RNxxxx|F~8_combout  = (!\myprocessor|execute01|F[4]~8_combout  & ((\myprocessor|execute01|F[3]~7_combout  & (\myprocessor|execute02|shifter_inst|RxNxxx|F~12_combout )) # (!\myprocessor|execute01|F[3]~7_combout  & 
// ((\myprocessor|execute02|shifter_inst|RxxNxx|F[19]~7_combout )))))

	.dataa(\myprocessor|execute01|F[4]~8_combout ),
	.datab(\myprocessor|execute01|F[3]~7_combout ),
	.datac(\myprocessor|execute02|shifter_inst|RxNxxx|F~12_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxxNxx|F[19]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RNxxxx|F~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RNxxxx|F~8 .lut_mask = 16'h5140;
defparam \myprocessor|execute02|shifter_inst|RNxxxx|F~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N16
cycloneive_lcell_comb \myprocessor|execute02|R[19]~162 (
// Equation(s):
// \myprocessor|execute02|R[19]~162_combout  = (\myprocessor|execute02|R[21]~238_combout  & ((\myprocessor|execute02|shifter_inst|LxxNxx|F[11]~3_combout ) # ((\myprocessor|execute02|R[21]~109_combout )))) # (!\myprocessor|execute02|R[21]~238_combout  & 
// (((\myprocessor|execute02|shifter_inst|LxxNxx|F[19]~8_combout  & !\myprocessor|execute02|R[21]~109_combout ))))

	.dataa(\myprocessor|execute02|shifter_inst|LxxNxx|F[11]~3_combout ),
	.datab(\myprocessor|execute02|shifter_inst|LxxNxx|F[19]~8_combout ),
	.datac(\myprocessor|execute02|R[21]~238_combout ),
	.datad(\myprocessor|execute02|R[21]~109_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[19]~162_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[19]~162 .lut_mask = 16'hF0AC;
defparam \myprocessor|execute02|R[19]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N14
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxNxxx|F~16 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxNxxx|F~16_combout  = (\myprocessor|execute02|shifter_inst|LxNxxx|F~2_combout  & (\myprocessor|execute02|shifter_inst|LxxxNx|F[3]~10_combout  & !\myprocessor|execute01|F[3]~7_combout ))

	.dataa(gnd),
	.datab(\myprocessor|execute02|shifter_inst|LxNxxx|F~2_combout ),
	.datac(\myprocessor|execute02|shifter_inst|LxxxNx|F[3]~10_combout ),
	.datad(\myprocessor|execute01|F[3]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxNxxx|F~16_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxNxxx|F~16 .lut_mask = 16'h00C0;
defparam \myprocessor|execute02|shifter_inst|LxNxxx|F~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N28
cycloneive_lcell_comb \myprocessor|execute02|R[19]~163 (
// Equation(s):
// \myprocessor|execute02|R[19]~163_combout  = (\myprocessor|execute02|R[19]~162_combout  & ((\myprocessor|execute02|shifter_inst|RNxxxx|F~8_combout ) # ((!\myprocessor|execute02|R[21]~109_combout )))) # (!\myprocessor|execute02|R[19]~162_combout  & 
// (((\myprocessor|execute02|shifter_inst|LxNxxx|F~16_combout  & \myprocessor|execute02|R[21]~109_combout ))))

	.dataa(\myprocessor|execute02|shifter_inst|RNxxxx|F~8_combout ),
	.datab(\myprocessor|execute02|R[19]~162_combout ),
	.datac(\myprocessor|execute02|shifter_inst|LxNxxx|F~16_combout ),
	.datad(\myprocessor|execute02|R[21]~109_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[19]~163_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[19]~163 .lut_mask = 16'hB8CC;
defparam \myprocessor|execute02|R[19]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N10
cycloneive_lcell_comb \myprocessor|execute02|R_and[19] (
// Equation(s):
// \myprocessor|execute02|R_and [19] = (\myprocessor|decode7|valA[19]~425_combout  & ((\myprocessor|decode1|immed_notRT~combout  & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [16]))) # (!\myprocessor|decode1|immed_notRT~combout  & 
// (\myprocessor|decode7|valB[19]~395_combout ))))

	.dataa(\myprocessor|decode7|valA[19]~425_combout ),
	.datab(\myprocessor|decode7|valB[19]~395_combout ),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [16]),
	.datad(\myprocessor|decode1|immed_notRT~combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R_and [19]),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R_and[19] .lut_mask = 16'hA088;
defparam \myprocessor|execute02|R_and[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N20
cycloneive_lcell_comb \myprocessor|execute02|R[19]~164 (
// Equation(s):
// \myprocessor|execute02|R[19]~164_combout  = (\myprocessor|execute02|R[29]~112_combout  & (((!\myprocessor|execute02|R[21]~114_combout )))) # (!\myprocessor|execute02|R[29]~112_combout  & ((\myprocessor|execute02|R[21]~114_combout  & 
// ((\myprocessor|execute02|R_and [19]))) # (!\myprocessor|execute02|R[21]~114_combout  & (\myprocessor|execute02|R[19]~163_combout ))))

	.dataa(\myprocessor|execute02|R[19]~163_combout ),
	.datab(\myprocessor|execute02|R[29]~112_combout ),
	.datac(\myprocessor|execute02|R[21]~114_combout ),
	.datad(\myprocessor|execute02|R_and [19]),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[19]~164_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[19]~164 .lut_mask = 16'h3E0E;
defparam \myprocessor|execute02|R[19]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N8
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|upper0|sum[3] (
// Equation(s):
// \myprocessor|execute02|adder_inst|upper0|sum [3] = \myprocessor|decode7|valA[19]~425_combout  $ (\myprocessor|execute01|F[19]~19_combout  $ (\myprocessor|decode1|ALUopcode[0]~1_combout  $ (\myprocessor|execute02|adder_inst|upper0|carry[3]~1_combout )))

	.dataa(\myprocessor|decode7|valA[19]~425_combout ),
	.datab(\myprocessor|execute01|F[19]~19_combout ),
	.datac(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datad(\myprocessor|execute02|adder_inst|upper0|carry[3]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|upper0|sum [3]),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|upper0|sum[3] .lut_mask = 16'h6996;
defparam \myprocessor|execute02|adder_inst|upper0|sum[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N14
cycloneive_lcell_comb \myprocessor|execute02|R[19]~165 (
// Equation(s):
// \myprocessor|execute02|R[19]~165_combout  = (\myprocessor|execute02|R[19]~164_combout  & (((!\myprocessor|execute02|R[29]~112_combout ) # (!\myprocessor|execute02|adder_inst|upper0|sum [3])))) # (!\myprocessor|execute02|R[19]~164_combout  & 
// (!\myprocessor|execute02|adder_inst|upper1|sum [3] & ((\myprocessor|execute02|R[29]~112_combout ))))

	.dataa(\myprocessor|execute02|adder_inst|upper1|sum [3]),
	.datab(\myprocessor|execute02|R[19]~164_combout ),
	.datac(\myprocessor|execute02|adder_inst|upper0|sum [3]),
	.datad(\myprocessor|execute02|R[29]~112_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[19]~165_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[19]~165 .lut_mask = 16'h1DCC;
defparam \myprocessor|execute02|R[19]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y40_N0
cycloneive_ram_block \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\myprocessor|decode1|Equal10~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\myprocessor|decode7|valB[19]~395_combout ,\myprocessor|decode7|valB[18]~415_combout }),
	.portaaddr({\myprocessor|execute02|R[11]~138_combout ,\myprocessor|execute02|R[10]~133_combout ,\myprocessor|execute02|R[9]~127_combout ,\myprocessor|execute02|R[8]~121_combout ,\myprocessor|execute02|R[7]~94_combout ,\myprocessor|execute02|R[6]~61_combout ,
\myprocessor|execute02|R[5]~54_combout ,\myprocessor|execute02|R[4]~87_combout ,\myprocessor|execute02|R[3]~82_combout ,\myprocessor|execute02|R[2]~77_combout ,\myprocessor|execute02|R[1]~100_combout ,\myprocessor|execute02|R[0]~70_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a18 .init_file = "test-fibonacci-dmem.hex";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ALTSYNCRAM";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 2;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 2;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N16
cycloneive_lcell_comb \myprocessor|writeback1|F[19]~63 (
// Equation(s):
// \myprocessor|writeback1|F[19]~63_combout  = (\myprocessor|decode1|Equal4~0_combout  & (\myprocessor|decode1|rt_zero~1_combout  & (\myprocessor|memory1|altsyncram_component|auto_generated|q_a [19] & 
// \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [27])))

	.dataa(\myprocessor|decode1|Equal4~0_combout ),
	.datab(\myprocessor|decode1|rt_zero~1_combout ),
	.datac(\myprocessor|memory1|altsyncram_component|auto_generated|q_a [19]),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[19]~63_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[19]~63 .lut_mask = 16'h8000;
defparam \myprocessor|writeback1|F[19]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N14
cycloneive_lcell_comb \myprocessor|writeback1|F[19]~62 (
// Equation(s):
// \myprocessor|writeback1|F[19]~62_combout  = (\myprocessor|writeback1|F[18]~43_combout  & ((\myprocessor|execute01|F[19]~19_combout ) # ((\myprocessor|decode7|valA[19]~424_combout  & \myprocessor|decode7|valA[12]~0_combout ))))

	.dataa(\myprocessor|decode7|valA[19]~424_combout ),
	.datab(\myprocessor|execute01|F[19]~19_combout ),
	.datac(\myprocessor|decode7|valA[12]~0_combout ),
	.datad(\myprocessor|writeback1|F[18]~43_combout ),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[19]~62_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[19]~62 .lut_mask = 16'hEC00;
defparam \myprocessor|writeback1|F[19]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N10
cycloneive_lcell_comb \myprocessor|writeback1|F[19]~64 (
// Equation(s):
// \myprocessor|writeback1|F[19]~64_combout  = (\myprocessor|writeback1|F[19]~63_combout ) # ((\myprocessor|writeback1|F[19]~62_combout ) # ((\myprocessor|execute02|R[19]~165_combout  & \myprocessor|writeback1|F[17]~45_combout )))

	.dataa(\myprocessor|execute02|R[19]~165_combout ),
	.datab(\myprocessor|writeback1|F[19]~63_combout ),
	.datac(\myprocessor|writeback1|F[19]~62_combout ),
	.datad(\myprocessor|writeback1|F[17]~45_combout ),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[19]~64_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[19]~64 .lut_mask = 16'hFEFC;
defparam \myprocessor|writeback1|F[19]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N23
dffeas \myprocessor|decode7|regs:3:reg_array|r|bits:19:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[19]~64_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[3]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:3:reg_array|r|bits:19:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:3:reg_array|r|bits:19:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:3:reg_array|r|bits:19:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N10
cycloneive_lcell_comb \myprocessor|decode7|valA[19]~417 (
// Equation(s):
// \myprocessor|decode7|valA[19]~417_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|regs:6:reg_array|r|bits:19:r~q ) # ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|decode7|regs:4:reg_array|r|bits:19:r~q  & !\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|decode7|regs:6:reg_array|r|bits:19:r~q ),
	.datac(\myprocessor|decode7|regs:4:reg_array|r|bits:19:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[19]~417_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[19]~417 .lut_mask = 16'hAAD8;
defparam \myprocessor|decode7|valA[19]~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N8
cycloneive_lcell_comb \myprocessor|decode7|valA[19]~418 (
// Equation(s):
// \myprocessor|decode7|valA[19]~418_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|valA[19]~417_combout  & ((\myprocessor|decode7|regs:7:reg_array|r|bits:19:r~q ))) # 
// (!\myprocessor|decode7|valA[19]~417_combout  & (\myprocessor|decode7|regs:5:reg_array|r|bits:19:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|decode7|valA[19]~417_combout ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|decode7|regs:5:reg_array|r|bits:19:r~q ),
	.datac(\myprocessor|decode7|regs:7:reg_array|r|bits:19:r~q ),
	.datad(\myprocessor|decode7|valA[19]~417_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[19]~418_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[19]~418 .lut_mask = 16'hF588;
defparam \myprocessor|decode7|valA[19]~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N24
cycloneive_lcell_comb \myprocessor|decode7|valA[19]~419 (
// Equation(s):
// \myprocessor|decode7|valA[19]~419_combout  = (\myprocessor|decode7|valA[12]~19_combout  & ((\myprocessor|decode7|valA[19]~418_combout ) # ((!\myprocessor|decode7|valA[12]~18_combout )))) # (!\myprocessor|decode7|valA[12]~19_combout  & 
// (((\myprocessor|decode7|regs:1:reg_array|r|bits:19:r~q  & \myprocessor|decode7|valA[12]~18_combout ))))

	.dataa(\myprocessor|decode7|valA[12]~19_combout ),
	.datab(\myprocessor|decode7|valA[19]~418_combout ),
	.datac(\myprocessor|decode7|regs:1:reg_array|r|bits:19:r~q ),
	.datad(\myprocessor|decode7|valA[12]~18_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[19]~419_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[19]~419 .lut_mask = 16'hD8AA;
defparam \myprocessor|decode7|valA[19]~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N14
cycloneive_lcell_comb \myprocessor|decode7|valA[19]~420 (
// Equation(s):
// \myprocessor|decode7|valA[19]~420_combout  = (\myprocessor|decode7|valA[12]~15_combout  & ((\myprocessor|decode7|valA[19]~419_combout  & (\myprocessor|decode7|regs:3:reg_array|r|bits:19:r~q )) # (!\myprocessor|decode7|valA[19]~419_combout  & 
// ((\myprocessor|decode7|regs:2:reg_array|r|bits:19:r~q ))))) # (!\myprocessor|decode7|valA[12]~15_combout  & (((\myprocessor|decode7|valA[19]~419_combout ))))

	.dataa(\myprocessor|decode7|valA[12]~15_combout ),
	.datab(\myprocessor|decode7|regs:3:reg_array|r|bits:19:r~q ),
	.datac(\myprocessor|decode7|regs:2:reg_array|r|bits:19:r~q ),
	.datad(\myprocessor|decode7|valA[19]~419_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[19]~420_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[19]~420 .lut_mask = 16'hDDA0;
defparam \myprocessor|decode7|valA[19]~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N2
cycloneive_lcell_comb \myprocessor|decode7|valA[19]~407 (
// Equation(s):
// \myprocessor|decode7|valA[19]~407_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:25:reg_array|r|bits:19:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:17:reg_array|r|bits:19:r~q 
// ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:17:reg_array|r|bits:19:r~q ),
	.datad(\myprocessor|decode7|regs:25:reg_array|r|bits:19:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[19]~407_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[19]~407 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[19]~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N16
cycloneive_lcell_comb \myprocessor|decode7|valA[19]~408 (
// Equation(s):
// \myprocessor|decode7|valA[19]~408_combout  = (\myprocessor|decode7|valA[19]~407_combout  & (((\myprocessor|decode7|regs:29:reg_array|r|bits:19:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]))) # 
// (!\myprocessor|decode7|valA[19]~407_combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|regs:21:reg_array|r|bits:19:r~q ))))

	.dataa(\myprocessor|decode7|valA[19]~407_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|decode7|regs:29:reg_array|r|bits:19:r~q ),
	.datad(\myprocessor|decode7|regs:21:reg_array|r|bits:19:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[19]~408_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[19]~408 .lut_mask = 16'hE6A2;
defparam \myprocessor|decode7|valA[19]~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N28
cycloneive_lcell_comb \myprocessor|decode7|valA[19]~409 (
// Equation(s):
// \myprocessor|decode7|valA[19]~409_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|regs:22:reg_array|r|bits:19:r~q ) # ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|decode7|regs:18:reg_array|r|bits:19:r~q  & !\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|decode7|regs:22:reg_array|r|bits:19:r~q ),
	.datac(\myprocessor|decode7|regs:18:reg_array|r|bits:19:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[19]~409_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[19]~409 .lut_mask = 16'hAAD8;
defparam \myprocessor|decode7|valA[19]~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N30
cycloneive_lcell_comb \myprocessor|decode7|valA[19]~410 (
// Equation(s):
// \myprocessor|decode7|valA[19]~410_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|valA[19]~409_combout  & ((\myprocessor|decode7|regs:30:reg_array|r|bits:19:r~q ))) # 
// (!\myprocessor|decode7|valA[19]~409_combout  & (\myprocessor|decode7|regs:26:reg_array|r|bits:19:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|decode7|valA[19]~409_combout ))))

	.dataa(\myprocessor|decode7|regs:26:reg_array|r|bits:19:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:30:reg_array|r|bits:19:r~q ),
	.datad(\myprocessor|decode7|valA[19]~409_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[19]~410_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[19]~410 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valA[19]~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N6
cycloneive_lcell_comb \myprocessor|decode7|valA[19]~411 (
// Equation(s):
// \myprocessor|decode7|valA[19]~411_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:24:reg_array|r|bits:19:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:16:reg_array|r|bits:19:r~q 
// ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:16:reg_array|r|bits:19:r~q ),
	.datad(\myprocessor|decode7|regs:24:reg_array|r|bits:19:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[19]~411_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[19]~411 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[19]~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N0
cycloneive_lcell_comb \myprocessor|decode7|valA[19]~412 (
// Equation(s):
// \myprocessor|decode7|valA[19]~412_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|valA[19]~411_combout  & (\myprocessor|decode7|regs:28:reg_array|r|bits:19:r~q )) # 
// (!\myprocessor|decode7|valA[19]~411_combout  & ((\myprocessor|decode7|regs:20:reg_array|r|bits:19:r~q ))))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|decode7|valA[19]~411_combout ))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|decode7|valA[19]~411_combout ),
	.datac(\myprocessor|decode7|regs:28:reg_array|r|bits:19:r~q ),
	.datad(\myprocessor|decode7|regs:20:reg_array|r|bits:19:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[19]~412_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[19]~412 .lut_mask = 16'hE6C4;
defparam \myprocessor|decode7|valA[19]~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N26
cycloneive_lcell_comb \myprocessor|decode7|valA[19]~413 (
// Equation(s):
// \myprocessor|decode7|valA[19]~413_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|valA[19]~410_combout ) # ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|decode7|valA[19]~412_combout  & !\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|decode7|valA[19]~410_combout ),
	.datac(\myprocessor|decode7|valA[19]~412_combout ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[19]~413_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[19]~413 .lut_mask = 16'hAAD8;
defparam \myprocessor|decode7|valA[19]~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N26
cycloneive_lcell_comb \myprocessor|decode7|valA[19]~414 (
// Equation(s):
// \myprocessor|decode7|valA[19]~414_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]) # ((\myprocessor|decode7|regs:23:reg_array|r|bits:19:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:19:reg_array|r|bits:19:r~q )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:19:reg_array|r|bits:19:r~q ),
	.datad(\myprocessor|decode7|regs:23:reg_array|r|bits:19:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[19]~414_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[19]~414 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valA[19]~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N10
cycloneive_lcell_comb \myprocessor|decode7|valA[19]~415 (
// Equation(s):
// \myprocessor|decode7|valA[19]~415_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|valA[19]~414_combout  & ((\myprocessor|decode7|regs:31:reg_array|r|bits:19:r~q ))) # 
// (!\myprocessor|decode7|valA[19]~414_combout  & (\myprocessor|decode7|regs:27:reg_array|r|bits:19:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|decode7|valA[19]~414_combout ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|decode7|regs:27:reg_array|r|bits:19:r~q ),
	.datac(\myprocessor|decode7|regs:31:reg_array|r|bits:19:r~q ),
	.datad(\myprocessor|decode7|valA[19]~414_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[19]~415_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[19]~415 .lut_mask = 16'hF588;
defparam \myprocessor|decode7|valA[19]~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N28
cycloneive_lcell_comb \myprocessor|decode7|valA[19]~416 (
// Equation(s):
// \myprocessor|decode7|valA[19]~416_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|valA[19]~413_combout  & ((\myprocessor|decode7|valA[19]~415_combout ))) # (!\myprocessor|decode7|valA[19]~413_combout  
// & (\myprocessor|decode7|valA[19]~408_combout )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|decode7|valA[19]~413_combout ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|decode7|valA[19]~408_combout ),
	.datac(\myprocessor|decode7|valA[19]~413_combout ),
	.datad(\myprocessor|decode7|valA[19]~415_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[19]~416_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[19]~416 .lut_mask = 16'hF858;
defparam \myprocessor|decode7|valA[19]~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N8
cycloneive_lcell_comb \myprocessor|decode7|valA[19]~421 (
// Equation(s):
// \myprocessor|decode7|valA[19]~421_combout  = (\myprocessor|decode7|valA[12]~11_combout  & (((\myprocessor|decode7|valA[12]~14_combout ) # (\myprocessor|decode7|valA[19]~416_combout )))) # (!\myprocessor|decode7|valA[12]~11_combout  & 
// (\myprocessor|decode7|valA[19]~420_combout  & (!\myprocessor|decode7|valA[12]~14_combout )))

	.dataa(\myprocessor|decode7|valA[12]~11_combout ),
	.datab(\myprocessor|decode7|valA[19]~420_combout ),
	.datac(\myprocessor|decode7|valA[12]~14_combout ),
	.datad(\myprocessor|decode7|valA[19]~416_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[19]~421_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[19]~421 .lut_mask = 16'hAEA4;
defparam \myprocessor|decode7|valA[19]~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N10
cycloneive_lcell_comb \myprocessor|decode7|valA[19]~405 (
// Equation(s):
// \myprocessor|decode7|valA[19]~405_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]) # ((\myprocessor|decode7|regs:9:reg_array|r|bits:19:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|decode7|regs:8:reg_array|r|bits:19:r~q )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|decode7|regs:8:reg_array|r|bits:19:r~q ),
	.datad(\myprocessor|decode7|regs:9:reg_array|r|bits:19:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[19]~405_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[19]~405 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valA[19]~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N10
cycloneive_lcell_comb \myprocessor|decode7|valA[19]~406 (
// Equation(s):
// \myprocessor|decode7|valA[19]~406_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|valA[19]~405_combout  & (\myprocessor|decode7|regs:11:reg_array|r|bits:19:r~q )) # 
// (!\myprocessor|decode7|valA[19]~405_combout  & ((\myprocessor|decode7|regs:10:reg_array|r|bits:19:r~q ))))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|decode7|valA[19]~405_combout ))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|decode7|valA[19]~405_combout ),
	.datac(\myprocessor|decode7|regs:11:reg_array|r|bits:19:r~q ),
	.datad(\myprocessor|decode7|regs:10:reg_array|r|bits:19:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[19]~406_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[19]~406 .lut_mask = 16'hE6C4;
defparam \myprocessor|decode7|valA[19]~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N4
cycloneive_lcell_comb \myprocessor|decode7|valA[19]~422 (
// Equation(s):
// \myprocessor|decode7|valA[19]~422_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18])))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|decode7|regs:14:reg_array|r|bits:19:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|regs:12:reg_array|r|bits:19:r~q 
// )))))

	.dataa(\myprocessor|decode7|regs:14:reg_array|r|bits:19:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|regs:12:reg_array|r|bits:19:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[19]~422_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[19]~422 .lut_mask = 16'hEE30;
defparam \myprocessor|decode7|valA[19]~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N12
cycloneive_lcell_comb \myprocessor|decode7|valA[19]~423 (
// Equation(s):
// \myprocessor|decode7|valA[19]~423_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|valA[19]~422_combout  & ((\myprocessor|decode7|regs:15:reg_array|r|bits:19:r~q ))) # 
// (!\myprocessor|decode7|valA[19]~422_combout  & (\myprocessor|decode7|regs:13:reg_array|r|bits:19:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|decode7|valA[19]~422_combout ))))

	.dataa(\myprocessor|decode7|regs:13:reg_array|r|bits:19:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|valA[19]~422_combout ),
	.datad(\myprocessor|decode7|regs:15:reg_array|r|bits:19:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[19]~423_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[19]~423 .lut_mask = 16'hF838;
defparam \myprocessor|decode7|valA[19]~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N28
cycloneive_lcell_comb \myprocessor|decode7|valA[19]~424 (
// Equation(s):
// \myprocessor|decode7|valA[19]~424_combout  = (\myprocessor|decode7|valA[19]~421_combout  & (((\myprocessor|decode7|valA[19]~423_combout )) # (!\myprocessor|decode7|valA[12]~14_combout ))) # (!\myprocessor|decode7|valA[19]~421_combout  & 
// (\myprocessor|decode7|valA[12]~14_combout  & (\myprocessor|decode7|valA[19]~406_combout )))

	.dataa(\myprocessor|decode7|valA[19]~421_combout ),
	.datab(\myprocessor|decode7|valA[12]~14_combout ),
	.datac(\myprocessor|decode7|valA[19]~406_combout ),
	.datad(\myprocessor|decode7|valA[19]~423_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[19]~424_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[19]~424 .lut_mask = 16'hEA62;
defparam \myprocessor|decode7|valA[19]~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N16
cycloneive_lcell_comb \myprocessor|decode7|valA[19]~425 (
// Equation(s):
// \myprocessor|decode7|valA[19]~425_combout  = (\myprocessor|decode7|valA[19]~424_combout  & \myprocessor|decode7|valA[12]~0_combout )

	.dataa(gnd),
	.datab(\myprocessor|decode7|valA[19]~424_combout ),
	.datac(\myprocessor|decode7|valA[12]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[19]~425_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[19]~425 .lut_mask = 16'hC0C0;
defparam \myprocessor|decode7|valA[19]~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N30
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|upper1|carry[4]~2 (
// Equation(s):
// \myprocessor|execute02|adder_inst|upper1|carry[4]~2_combout  = (\myprocessor|decode7|valA[19]~425_combout  & ((\myprocessor|execute02|adder_inst|upper1|carry[3]~1_combout ) # (\myprocessor|execute01|F[19]~19_combout  $ 
// (!\myprocessor|decode1|ALUopcode[0]~1_combout )))) # (!\myprocessor|decode7|valA[19]~425_combout  & (\myprocessor|execute02|adder_inst|upper1|carry[3]~1_combout  & (\myprocessor|execute01|F[19]~19_combout  $ (!\myprocessor|decode1|ALUopcode[0]~1_combout 
// ))))

	.dataa(\myprocessor|decode7|valA[19]~425_combout ),
	.datab(\myprocessor|execute01|F[19]~19_combout ),
	.datac(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datad(\myprocessor|execute02|adder_inst|upper1|carry[3]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|upper1|carry[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|upper1|carry[4]~2 .lut_mask = 16'hEB82;
defparam \myprocessor|execute02|adder_inst|upper1|carry[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N26
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|upper1|sum[4] (
// Equation(s):
// \myprocessor|execute02|adder_inst|upper1|sum [4] = \myprocessor|execute01|F[20]~22_combout  $ (\myprocessor|decode1|ALUopcode[0]~1_combout  $ (\myprocessor|execute02|adder_inst|upper1|carry[4]~2_combout  $ (\myprocessor|decode7|valA[20]~446_combout )))

	.dataa(\myprocessor|execute01|F[20]~22_combout ),
	.datab(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datac(\myprocessor|execute02|adder_inst|upper1|carry[4]~2_combout ),
	.datad(\myprocessor|decode7|valA[20]~446_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|upper1|sum [4]),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|upper1|sum[4] .lut_mask = 16'h6996;
defparam \myprocessor|execute02|adder_inst|upper1|sum[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N26
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxxNx|F[24]~46 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxxNx|F[24]~46_combout  = (\myprocessor|execute01|F[0]~1_combout  & ((\myprocessor|execute02|shifter_inst|RxxxNx|F[25]~13_combout ))) # (!\myprocessor|execute01|F[0]~1_combout  & 
// (\myprocessor|execute02|shifter_inst|RxxxNx|F[24]~45_combout ))

	.dataa(gnd),
	.datab(\myprocessor|execute01|F[0]~1_combout ),
	.datac(\myprocessor|execute02|shifter_inst|RxxxNx|F[24]~45_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxxxNx|F[25]~13_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxxNx|F[24]~46_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[24]~46 .lut_mask = 16'hFC30;
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[24]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N8
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxxNx|F[20]~44 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxxNx|F[20]~44_combout  = (\myprocessor|execute01|F[0]~1_combout  & (\myprocessor|execute02|shifter_inst|RxxxNx|F[21]~16_combout )) # (!\myprocessor|execute01|F[0]~1_combout  & 
// ((\myprocessor|execute02|shifter_inst|RxxxNx|F[20]~43_combout )))

	.dataa(gnd),
	.datab(\myprocessor|execute01|F[0]~1_combout ),
	.datac(\myprocessor|execute02|shifter_inst|RxxxNx|F[21]~16_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxxxNx|F[20]~43_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxxNx|F[20]~44_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[20]~44 .lut_mask = 16'hF3C0;
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[20]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N14
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxNxx|F[20]~10 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxNxx|F[20]~10_combout  = (\myprocessor|decode7|valA[12]~0_combout  & ((\myprocessor|execute01|F[2]~5_combout  & (\myprocessor|execute02|shifter_inst|RxxxNx|F[24]~46_combout )) # (!\myprocessor|execute01|F[2]~5_combout 
//  & ((\myprocessor|execute02|shifter_inst|RxxxNx|F[20]~44_combout )))))

	.dataa(\myprocessor|execute02|shifter_inst|RxxxNx|F[24]~46_combout ),
	.datab(\myprocessor|decode7|valA[12]~0_combout ),
	.datac(\myprocessor|execute01|F[2]~5_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxxxNx|F[20]~44_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxNxx|F[20]~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxNxx|F[20]~10 .lut_mask = 16'h8C80;
defparam \myprocessor|execute02|shifter_inst|RxxNxx|F[20]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N12
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxxNx|F[28]~40 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxxNx|F[28]~40_combout  = (\myprocessor|execute01|F[0]~1_combout  & ((\myprocessor|execute01|F[1]~4_combout  & (\myprocessor|decode7|valA[31]~655_combout )) # (!\myprocessor|execute01|F[1]~4_combout  & 
// ((\myprocessor|decode7|valA[29]~634_combout )))))

	.dataa(\myprocessor|decode7|valA[31]~655_combout ),
	.datab(\myprocessor|execute01|F[0]~1_combout ),
	.datac(\myprocessor|execute01|F[1]~4_combout ),
	.datad(\myprocessor|decode7|valA[29]~634_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxxNx|F[28]~40_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[28]~40 .lut_mask = 16'h8C80;
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[28]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N30
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxxNx|F[28]~41 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxxNx|F[28]~41_combout  = (\myprocessor|execute01|F[1]~4_combout  & (\myprocessor|decode7|valA[30]~676_combout )) # (!\myprocessor|execute01|F[1]~4_combout  & ((\myprocessor|decode7|valA[28]~613_combout )))

	.dataa(\myprocessor|execute01|F[1]~4_combout ),
	.datab(\myprocessor|decode7|valA[30]~676_combout ),
	.datac(\myprocessor|decode7|valA[28]~613_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxxNx|F[28]~41_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[28]~41 .lut_mask = 16'hD8D8;
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[28]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N0
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxxNx|F[28]~42 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxxNx|F[28]~42_combout  = (\myprocessor|execute02|shifter_inst|RxxxNx|F[28]~40_combout ) # ((\myprocessor|execute02|shifter_inst|RxxxNx|F[28]~41_combout  & !\myprocessor|execute01|F[0]~1_combout ))

	.dataa(\myprocessor|execute02|shifter_inst|RxxxNx|F[28]~40_combout ),
	.datab(gnd),
	.datac(\myprocessor|execute02|shifter_inst|RxxxNx|F[28]~41_combout ),
	.datad(\myprocessor|execute01|F[0]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxxNx|F[28]~42_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[28]~42 .lut_mask = 16'hAAFA;
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[28]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N18
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxNxxx|F[20]~14 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxNxxx|F[20]~14_combout  = (\myprocessor|execute01|F[3]~7_combout  & (((\myprocessor|execute02|shifter_inst|LxNxxx|F~2_combout  & \myprocessor|execute02|shifter_inst|RxxxNx|F[28]~42_combout )))) # 
// (!\myprocessor|execute01|F[3]~7_combout  & (\myprocessor|execute02|shifter_inst|RxxNxx|F[20]~10_combout ))

	.dataa(\myprocessor|execute02|shifter_inst|RxxNxx|F[20]~10_combout ),
	.datab(\myprocessor|execute02|shifter_inst|LxNxxx|F~2_combout ),
	.datac(\myprocessor|execute01|F[3]~7_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxxxNx|F[28]~42_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxNxxx|F[20]~14_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxNxxx|F[20]~14 .lut_mask = 16'hCA0A;
defparam \myprocessor|execute02|shifter_inst|RxNxxx|F[20]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N14
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxxNx|F[8]~18 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxxNx|F[8]~18_combout  = (\myprocessor|execute01|F[0]~1_combout  & (\myprocessor|execute02|shifter_inst|LxxxNx|F[8]~12_combout )) # (!\myprocessor|execute01|F[0]~1_combout  & 
// ((\myprocessor|execute02|shifter_inst|LxxxNx|F[9]~17_combout )))

	.dataa(gnd),
	.datab(\myprocessor|execute02|shifter_inst|LxxxNx|F[8]~12_combout ),
	.datac(\myprocessor|execute01|F[0]~1_combout ),
	.datad(\myprocessor|execute02|shifter_inst|LxxxNx|F[9]~17_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxxNx|F[8]~18_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[8]~18 .lut_mask = 16'hCFC0;
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[8]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N30
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxxNx|F[12]~16 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxxNx|F[12]~16_combout  = (\myprocessor|execute01|F[0]~1_combout  & (\myprocessor|execute02|shifter_inst|LxxxNx|F[12]~14_combout )) # (!\myprocessor|execute01|F[0]~1_combout  & 
// ((\myprocessor|execute02|shifter_inst|LxxxNx|F[12]~15_combout )))

	.dataa(\myprocessor|execute02|shifter_inst|LxxxNx|F[12]~14_combout ),
	.datab(gnd),
	.datac(\myprocessor|execute01|F[0]~1_combout ),
	.datad(\myprocessor|execute02|shifter_inst|LxxxNx|F[12]~15_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxxNx|F[12]~16_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[12]~16 .lut_mask = 16'hAFA0;
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[12]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N4
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxNxx|F[12]~4 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxNxx|F[12]~4_combout  = (\myprocessor|decode7|valA[12]~0_combout  & ((\myprocessor|execute01|F[2]~5_combout  & (\myprocessor|execute02|shifter_inst|LxxxNx|F[8]~18_combout )) # (!\myprocessor|execute01|F[2]~5_combout  
// & ((\myprocessor|execute02|shifter_inst|LxxxNx|F[12]~16_combout )))))

	.dataa(\myprocessor|execute01|F[2]~5_combout ),
	.datab(\myprocessor|execute02|shifter_inst|LxxxNx|F[8]~18_combout ),
	.datac(\myprocessor|decode7|valA[12]~0_combout ),
	.datad(\myprocessor|execute02|shifter_inst|LxxxNx|F[12]~16_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxNxx|F[12]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxNxx|F[12]~4 .lut_mask = 16'hD080;
defparam \myprocessor|execute02|shifter_inst|LxxNxx|F[12]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N10
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxxNx|F[20]~36 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxxNx|F[20]~36_combout  = (\myprocessor|execute01|F[1]~4_combout  & ((\myprocessor|decode7|valA[17]~67_combout ))) # (!\myprocessor|execute01|F[1]~4_combout  & (\myprocessor|decode7|valA[19]~424_combout ))

	.dataa(gnd),
	.datab(\myprocessor|decode7|valA[19]~424_combout ),
	.datac(\myprocessor|decode7|valA[17]~67_combout ),
	.datad(\myprocessor|execute01|F[1]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxxNx|F[20]~36_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[20]~36 .lut_mask = 16'hF0CC;
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[20]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N22
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxxNx|F[20]~39 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxxNx|F[20]~39_combout  = (\myprocessor|execute01|F[0]~1_combout  & (\myprocessor|execute02|shifter_inst|LxxxNx|F[20]~36_combout )) # (!\myprocessor|execute01|F[0]~1_combout  & 
// ((\myprocessor|execute02|shifter_inst|LxxxNx|F[21]~38_combout )))

	.dataa(gnd),
	.datab(\myprocessor|execute02|shifter_inst|LxxxNx|F[20]~36_combout ),
	.datac(\myprocessor|execute01|F[0]~1_combout ),
	.datad(\myprocessor|execute02|shifter_inst|LxxxNx|F[21]~38_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxxNx|F[20]~39_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[20]~39 .lut_mask = 16'hCFC0;
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[20]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N8
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxNxx|F[20]~9 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxNxx|F[20]~9_combout  = (\myprocessor|decode7|valA[12]~0_combout  & ((\myprocessor|execute01|F[2]~5_combout  & ((\myprocessor|execute02|shifter_inst|LxxxNx|F[16]~21_combout ))) # 
// (!\myprocessor|execute01|F[2]~5_combout  & (\myprocessor|execute02|shifter_inst|LxxxNx|F[20]~39_combout ))))

	.dataa(\myprocessor|execute02|shifter_inst|LxxxNx|F[20]~39_combout ),
	.datab(\myprocessor|execute02|shifter_inst|LxxxNx|F[16]~21_combout ),
	.datac(\myprocessor|decode7|valA[12]~0_combout ),
	.datad(\myprocessor|execute01|F[2]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxNxx|F[20]~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxNxx|F[20]~9 .lut_mask = 16'hC0A0;
defparam \myprocessor|execute02|shifter_inst|LxxNxx|F[20]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N12
cycloneive_lcell_comb \myprocessor|execute02|R[20]~166 (
// Equation(s):
// \myprocessor|execute02|R[20]~166_combout  = (\myprocessor|execute02|R[21]~109_combout  & (((\myprocessor|execute02|R[21]~238_combout )))) # (!\myprocessor|execute02|R[21]~109_combout  & ((\myprocessor|execute02|R[21]~238_combout  & 
// (\myprocessor|execute02|shifter_inst|LxxNxx|F[12]~4_combout )) # (!\myprocessor|execute02|R[21]~238_combout  & ((\myprocessor|execute02|shifter_inst|LxxNxx|F[20]~9_combout )))))

	.dataa(\myprocessor|execute02|shifter_inst|LxxNxx|F[12]~4_combout ),
	.datab(\myprocessor|execute02|shifter_inst|LxxNxx|F[20]~9_combout ),
	.datac(\myprocessor|execute02|R[21]~109_combout ),
	.datad(\myprocessor|execute02|R[21]~238_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[20]~166_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[20]~166 .lut_mask = 16'hFA0C;
defparam \myprocessor|execute02|R[20]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N6
cycloneive_lcell_comb \myprocessor|execute02|R[20]~167 (
// Equation(s):
// \myprocessor|execute02|R[20]~167_combout  = (\myprocessor|execute02|R[20]~166_combout  & (!\myprocessor|execute01|F[4]~8_combout  & (\myprocessor|execute02|shifter_inst|RxNxxx|F[20]~14_combout ))) # (!\myprocessor|execute02|R[20]~166_combout  & 
// (((\myprocessor|execute01|F[3]~7_combout ))))

	.dataa(\myprocessor|execute01|F[4]~8_combout ),
	.datab(\myprocessor|execute02|shifter_inst|RxNxxx|F[20]~14_combout ),
	.datac(\myprocessor|execute01|F[3]~7_combout ),
	.datad(\myprocessor|execute02|R[20]~166_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[20]~167_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[20]~167 .lut_mask = 16'h44F0;
defparam \myprocessor|execute02|R[20]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N4
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxxNx|F[4]~11 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxxNx|F[4]~11_combout  = (\myprocessor|execute01|F[0]~1_combout  & (\myprocessor|execute02|shifter_inst|LxxxNx|F[3]~9_combout )) # (!\myprocessor|execute01|F[0]~1_combout  & 
// ((\myprocessor|execute02|shifter_inst|LxxxNx|F[5]~0_combout )))

	.dataa(gnd),
	.datab(\myprocessor|execute01|F[0]~1_combout ),
	.datac(\myprocessor|execute02|shifter_inst|LxxxNx|F[3]~9_combout ),
	.datad(\myprocessor|execute02|shifter_inst|LxxxNx|F[5]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxxNx|F[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[4]~11 .lut_mask = 16'hF3C0;
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N24
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxNxxx|F[12]~5 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxNxxx|F[12]~5_combout  = (\myprocessor|execute01|F[2]~5_combout  & (((\myprocessor|execute02|shifter_inst|LNxxxx|F~18_combout )))) # (!\myprocessor|execute01|F[2]~5_combout  & (\myprocessor|decode7|valA[12]~0_combout  
// & (\myprocessor|execute02|shifter_inst|LxxxNx|F[4]~11_combout )))

	.dataa(\myprocessor|decode7|valA[12]~0_combout ),
	.datab(\myprocessor|execute02|shifter_inst|LxxxNx|F[4]~11_combout ),
	.datac(\myprocessor|execute01|F[2]~5_combout ),
	.datad(\myprocessor|execute02|shifter_inst|LNxxxx|F~18_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxNxxx|F[12]~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxNxxx|F[12]~5 .lut_mask = 16'hF808;
defparam \myprocessor|execute02|shifter_inst|LxNxxx|F[12]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N24
cycloneive_lcell_comb \myprocessor|execute02|R[20]~168 (
// Equation(s):
// \myprocessor|execute02|R[20]~168_combout  = (\myprocessor|execute02|R[20]~167_combout  & (((\myprocessor|execute02|R[20]~166_combout )))) # (!\myprocessor|execute02|R[20]~167_combout  & ((\myprocessor|execute02|R[21]~109_combout  & 
// (\myprocessor|execute02|shifter_inst|LxNxxx|F[12]~5_combout  & !\myprocessor|execute02|R[20]~166_combout )) # (!\myprocessor|execute02|R[21]~109_combout  & ((\myprocessor|execute02|R[20]~166_combout )))))

	.dataa(\myprocessor|execute02|R[20]~167_combout ),
	.datab(\myprocessor|execute02|shifter_inst|LxNxxx|F[12]~5_combout ),
	.datac(\myprocessor|execute02|R[21]~109_combout ),
	.datad(\myprocessor|execute02|R[20]~166_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[20]~168_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[20]~168 .lut_mask = 16'hAF40;
defparam \myprocessor|execute02|R[20]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N22
cycloneive_lcell_comb \myprocessor|execute02|R_and[20] (
// Equation(s):
// \myprocessor|execute02|R_and [20] = (\myprocessor|decode7|valA[20]~446_combout  & ((\myprocessor|decode1|immed_notRT~combout  & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [16]))) # (!\myprocessor|decode1|immed_notRT~combout  & 
// (\myprocessor|decode7|valB[20]~455_combout ))))

	.dataa(\myprocessor|decode7|valB[20]~455_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [16]),
	.datac(\myprocessor|decode1|immed_notRT~combout ),
	.datad(\myprocessor|decode7|valA[20]~446_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R_and [20]),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R_and[20] .lut_mask = 16'hCA00;
defparam \myprocessor|execute02|R_and[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N8
cycloneive_lcell_comb \myprocessor|execute02|R[20]~169 (
// Equation(s):
// \myprocessor|execute02|R[20]~169_combout  = (\myprocessor|execute02|R[29]~112_combout  & (((!\myprocessor|execute02|R[21]~114_combout )))) # (!\myprocessor|execute02|R[29]~112_combout  & ((\myprocessor|execute02|R[21]~114_combout  & 
// ((\myprocessor|execute02|R_and [20]))) # (!\myprocessor|execute02|R[21]~114_combout  & (\myprocessor|execute02|R[20]~168_combout ))))

	.dataa(\myprocessor|execute02|R[20]~168_combout ),
	.datab(\myprocessor|execute02|R[29]~112_combout ),
	.datac(\myprocessor|execute02|R_and [20]),
	.datad(\myprocessor|execute02|R[21]~114_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[20]~169_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[20]~169 .lut_mask = 16'h30EE;
defparam \myprocessor|execute02|R[20]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N28
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|upper0|sum[4] (
// Equation(s):
// \myprocessor|execute02|adder_inst|upper0|sum [4] = \myprocessor|execute01|F[20]~22_combout  $ (\myprocessor|decode1|ALUopcode[0]~1_combout  $ (\myprocessor|execute02|adder_inst|upper0|carry[4]~2_combout  $ (\myprocessor|decode7|valA[20]~446_combout )))

	.dataa(\myprocessor|execute01|F[20]~22_combout ),
	.datab(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datac(\myprocessor|execute02|adder_inst|upper0|carry[4]~2_combout ),
	.datad(\myprocessor|decode7|valA[20]~446_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|upper0|sum [4]),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|upper0|sum[4] .lut_mask = 16'h6996;
defparam \myprocessor|execute02|adder_inst|upper0|sum[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N18
cycloneive_lcell_comb \myprocessor|execute02|R[20]~170 (
// Equation(s):
// \myprocessor|execute02|R[20]~170_combout  = (\myprocessor|execute02|R[29]~112_combout  & ((\myprocessor|execute02|R[20]~169_combout  & ((!\myprocessor|execute02|adder_inst|upper0|sum [4]))) # (!\myprocessor|execute02|R[20]~169_combout  & 
// (!\myprocessor|execute02|adder_inst|upper1|sum [4])))) # (!\myprocessor|execute02|R[29]~112_combout  & (((\myprocessor|execute02|R[20]~169_combout ))))

	.dataa(\myprocessor|execute02|adder_inst|upper1|sum [4]),
	.datab(\myprocessor|execute02|R[29]~112_combout ),
	.datac(\myprocessor|execute02|R[20]~169_combout ),
	.datad(\myprocessor|execute02|adder_inst|upper0|sum [4]),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[20]~170_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[20]~170 .lut_mask = 16'h34F4;
defparam \myprocessor|execute02|R[20]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N12
cycloneive_lcell_comb \myprocessor|writeback1|F[20]~65 (
// Equation(s):
// \myprocessor|writeback1|F[20]~65_combout  = (\myprocessor|writeback1|F[17]~45_combout  & ((\myprocessor|execute02|R[20]~170_combout ) # ((\myprocessor|memory1|altsyncram_component|auto_generated|q_a [20] & \myprocessor|decode1|Equal7~0_combout )))) # 
// (!\myprocessor|writeback1|F[17]~45_combout  & (((\myprocessor|memory1|altsyncram_component|auto_generated|q_a [20] & \myprocessor|decode1|Equal7~0_combout ))))

	.dataa(\myprocessor|writeback1|F[17]~45_combout ),
	.datab(\myprocessor|execute02|R[20]~170_combout ),
	.datac(\myprocessor|memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\myprocessor|decode1|Equal7~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[20]~65_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[20]~65 .lut_mask = 16'hF888;
defparam \myprocessor|writeback1|F[20]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N10
cycloneive_lcell_comb \myprocessor|writeback1|F[20]~66 (
// Equation(s):
// \myprocessor|writeback1|F[20]~66_combout  = (\myprocessor|writeback1|F[20]~65_combout ) # ((\myprocessor|writeback1|F[18]~43_combout  & ((\myprocessor|execute01|F[20]~22_combout ) # (\myprocessor|decode7|valA[20]~446_combout ))))

	.dataa(\myprocessor|execute01|F[20]~22_combout ),
	.datab(\myprocessor|decode7|valA[20]~446_combout ),
	.datac(\myprocessor|writeback1|F[18]~43_combout ),
	.datad(\myprocessor|writeback1|F[20]~65_combout ),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[20]~66_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[20]~66 .lut_mask = 16'hFFE0;
defparam \myprocessor|writeback1|F[20]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y38_N11
dffeas \myprocessor|decode7|regs:15:reg_array|r|bits:20:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|writeback1|F[20]~66_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|decode7|inEnable[15]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:15:reg_array|r|bits:20:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:20:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:20:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N0
cycloneive_lcell_comb \myprocessor|decode7|valA[20]~443 (
// Equation(s):
// \myprocessor|decode7|valA[20]~443_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|regs:13:reg_array|r|bits:20:r~q ) # ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18])))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|decode7|regs:12:reg_array|r|bits:20:r~q  & !\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|decode7|regs:13:reg_array|r|bits:20:r~q ),
	.datac(\myprocessor|decode7|regs:12:reg_array|r|bits:20:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[20]~443_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[20]~443 .lut_mask = 16'hAAD8;
defparam \myprocessor|decode7|valA[20]~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N30
cycloneive_lcell_comb \myprocessor|decode7|valA[20]~444 (
// Equation(s):
// \myprocessor|decode7|valA[20]~444_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|valA[20]~443_combout  & (\myprocessor|decode7|regs:15:reg_array|r|bits:20:r~q )) # 
// (!\myprocessor|decode7|valA[20]~443_combout  & ((\myprocessor|decode7|regs:14:reg_array|r|bits:20:r~q ))))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|decode7|valA[20]~443_combout ))))

	.dataa(\myprocessor|decode7|regs:15:reg_array|r|bits:20:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|decode7|regs:14:reg_array|r|bits:20:r~q ),
	.datad(\myprocessor|decode7|valA[20]~443_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[20]~444_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[20]~444 .lut_mask = 16'hBBC0;
defparam \myprocessor|decode7|valA[20]~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N24
cycloneive_lcell_comb \myprocessor|decode7|valA[20]~426 (
// Equation(s):
// \myprocessor|decode7|valA[20]~426_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|regs:22:reg_array|r|bits:20:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|decode7|regs:18:reg_array|r|bits:20:r~q 
// ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|decode7|regs:18:reg_array|r|bits:20:r~q ),
	.datad(\myprocessor|decode7|regs:22:reg_array|r|bits:20:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[20]~426_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[20]~426 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[20]~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N26
cycloneive_lcell_comb \myprocessor|decode7|valA[20]~427 (
// Equation(s):
// \myprocessor|decode7|valA[20]~427_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|valA[20]~426_combout  & (\myprocessor|decode7|regs:30:reg_array|r|bits:20:r~q )) # 
// (!\myprocessor|decode7|valA[20]~426_combout  & ((\myprocessor|decode7|regs:26:reg_array|r|bits:20:r~q ))))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|decode7|valA[20]~426_combout ))))

	.dataa(\myprocessor|decode7|regs:30:reg_array|r|bits:20:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:26:reg_array|r|bits:20:r~q ),
	.datad(\myprocessor|decode7|valA[20]~426_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[20]~427_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[20]~427 .lut_mask = 16'hBBC0;
defparam \myprocessor|decode7|valA[20]~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N30
cycloneive_lcell_comb \myprocessor|decode7|valA[20]~428 (
// Equation(s):
// \myprocessor|decode7|valA[20]~428_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:25:reg_array|r|bits:20:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:17:reg_array|r|bits:20:r~q 
// ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:17:reg_array|r|bits:20:r~q ),
	.datad(\myprocessor|decode7|regs:25:reg_array|r|bits:20:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[20]~428_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[20]~428 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[20]~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N20
cycloneive_lcell_comb \myprocessor|decode7|valA[20]~429 (
// Equation(s):
// \myprocessor|decode7|valA[20]~429_combout  = (\myprocessor|decode7|valA[20]~428_combout  & (((\myprocessor|decode7|regs:29:reg_array|r|bits:20:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]))) # 
// (!\myprocessor|decode7|valA[20]~428_combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|regs:21:reg_array|r|bits:20:r~q ))))

	.dataa(\myprocessor|decode7|valA[20]~428_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|decode7|regs:29:reg_array|r|bits:20:r~q ),
	.datad(\myprocessor|decode7|regs:21:reg_array|r|bits:20:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[20]~429_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[20]~429 .lut_mask = 16'hE6A2;
defparam \myprocessor|decode7|valA[20]~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N10
cycloneive_lcell_comb \myprocessor|decode7|valA[20]~430 (
// Equation(s):
// \myprocessor|decode7|valA[20]~430_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:24:reg_array|r|bits:20:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:16:reg_array|r|bits:20:r~q 
// ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:16:reg_array|r|bits:20:r~q ),
	.datad(\myprocessor|decode7|regs:24:reg_array|r|bits:20:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[20]~430_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[20]~430 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[20]~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N22
cycloneive_lcell_comb \myprocessor|decode7|valA[20]~431 (
// Equation(s):
// \myprocessor|decode7|valA[20]~431_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|valA[20]~430_combout  & ((\myprocessor|decode7|regs:28:reg_array|r|bits:20:r~q ))) # 
// (!\myprocessor|decode7|valA[20]~430_combout  & (\myprocessor|decode7|regs:20:reg_array|r|bits:20:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|decode7|valA[20]~430_combout ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|decode7|regs:20:reg_array|r|bits:20:r~q ),
	.datac(\myprocessor|decode7|regs:28:reg_array|r|bits:20:r~q ),
	.datad(\myprocessor|decode7|valA[20]~430_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[20]~431_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[20]~431 .lut_mask = 16'hF588;
defparam \myprocessor|decode7|valA[20]~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N8
cycloneive_lcell_comb \myprocessor|decode7|valA[20]~432 (
// Equation(s):
// \myprocessor|decode7|valA[20]~432_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|valA[20]~429_combout ) # ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18])))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|decode7|valA[20]~431_combout  & !\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\myprocessor|decode7|valA[20]~429_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|valA[20]~431_combout ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[20]~432_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[20]~432 .lut_mask = 16'hCCB8;
defparam \myprocessor|decode7|valA[20]~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N28
cycloneive_lcell_comb \myprocessor|decode7|valA[20]~433 (
// Equation(s):
// \myprocessor|decode7|valA[20]~433_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19])))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|decode7|regs:23:reg_array|r|bits:20:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|regs:19:reg_array|r|bits:20:r~q 
// )))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|decode7|regs:23:reg_array|r|bits:20:r~q ),
	.datac(\myprocessor|decode7|regs:19:reg_array|r|bits:20:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[20]~433_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[20]~433 .lut_mask = 16'hEE50;
defparam \myprocessor|decode7|valA[20]~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N22
cycloneive_lcell_comb \myprocessor|decode7|valA[20]~434 (
// Equation(s):
// \myprocessor|decode7|valA[20]~434_combout  = (\myprocessor|decode7|valA[20]~433_combout  & (((\myprocessor|decode7|regs:31:reg_array|r|bits:20:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]))) # 
// (!\myprocessor|decode7|valA[20]~433_combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:27:reg_array|r|bits:20:r~q ))))

	.dataa(\myprocessor|decode7|valA[20]~433_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:31:reg_array|r|bits:20:r~q ),
	.datad(\myprocessor|decode7|regs:27:reg_array|r|bits:20:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[20]~434_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[20]~434 .lut_mask = 16'hE6A2;
defparam \myprocessor|decode7|valA[20]~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N12
cycloneive_lcell_comb \myprocessor|decode7|valA[20]~435 (
// Equation(s):
// \myprocessor|decode7|valA[20]~435_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|valA[20]~432_combout  & ((\myprocessor|decode7|valA[20]~434_combout ))) # (!\myprocessor|decode7|valA[20]~432_combout  
// & (\myprocessor|decode7|valA[20]~427_combout )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|decode7|valA[20]~432_combout ))))

	.dataa(\myprocessor|decode7|valA[20]~427_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|decode7|valA[20]~432_combout ),
	.datad(\myprocessor|decode7|valA[20]~434_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[20]~435_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[20]~435 .lut_mask = 16'hF838;
defparam \myprocessor|decode7|valA[20]~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N20
cycloneive_lcell_comb \myprocessor|decode7|valA[20]~438 (
// Equation(s):
// \myprocessor|decode7|valA[20]~438_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|regs:5:reg_array|r|bits:20:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|decode7|regs:4:reg_array|r|bits:20:r~q ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|regs:4:reg_array|r|bits:20:r~q ),
	.datad(\myprocessor|decode7|regs:5:reg_array|r|bits:20:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[20]~438_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[20]~438 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[20]~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N14
cycloneive_lcell_comb \myprocessor|decode7|valA[20]~439 (
// Equation(s):
// \myprocessor|decode7|valA[20]~439_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|valA[20]~438_combout  & (\myprocessor|decode7|regs:7:reg_array|r|bits:20:r~q )) # 
// (!\myprocessor|decode7|valA[20]~438_combout  & ((\myprocessor|decode7|regs:6:reg_array|r|bits:20:r~q ))))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|decode7|valA[20]~438_combout ))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|decode7|valA[20]~438_combout ),
	.datac(\myprocessor|decode7|regs:7:reg_array|r|bits:20:r~q ),
	.datad(\myprocessor|decode7|regs:6:reg_array|r|bits:20:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[20]~439_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[20]~439 .lut_mask = 16'hE6C4;
defparam \myprocessor|decode7|valA[20]~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N22
cycloneive_lcell_comb \myprocessor|decode7|valA[20]~440 (
// Equation(s):
// \myprocessor|decode7|valA[20]~440_combout  = (\myprocessor|decode7|valA[12]~18_combout  & ((\myprocessor|decode7|valA[12]~19_combout  & (\myprocessor|decode7|valA[20]~439_combout )) # (!\myprocessor|decode7|valA[12]~19_combout  & 
// ((\myprocessor|decode7|regs:1:reg_array|r|bits:20:r~q ))))) # (!\myprocessor|decode7|valA[12]~18_combout  & (((\myprocessor|decode7|valA[12]~19_combout ))))

	.dataa(\myprocessor|decode7|valA[20]~439_combout ),
	.datab(\myprocessor|decode7|valA[12]~18_combout ),
	.datac(\myprocessor|decode7|regs:1:reg_array|r|bits:20:r~q ),
	.datad(\myprocessor|decode7|valA[12]~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[20]~440_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[20]~440 .lut_mask = 16'hBBC0;
defparam \myprocessor|decode7|valA[20]~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N2
cycloneive_lcell_comb \myprocessor|decode7|valA[20]~441 (
// Equation(s):
// \myprocessor|decode7|valA[20]~441_combout  = (\myprocessor|decode7|valA[12]~15_combout  & ((\myprocessor|decode7|valA[20]~440_combout  & (\myprocessor|decode7|regs:3:reg_array|r|bits:20:r~q )) # (!\myprocessor|decode7|valA[20]~440_combout  & 
// ((\myprocessor|decode7|regs:2:reg_array|r|bits:20:r~q ))))) # (!\myprocessor|decode7|valA[12]~15_combout  & (((\myprocessor|decode7|valA[20]~440_combout ))))

	.dataa(\myprocessor|decode7|regs:3:reg_array|r|bits:20:r~q ),
	.datab(\myprocessor|decode7|valA[12]~15_combout ),
	.datac(\myprocessor|decode7|regs:2:reg_array|r|bits:20:r~q ),
	.datad(\myprocessor|decode7|valA[20]~440_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[20]~441_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[20]~441 .lut_mask = 16'hBBC0;
defparam \myprocessor|decode7|valA[20]~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N30
cycloneive_lcell_comb \myprocessor|decode7|valA[20]~436 (
// Equation(s):
// \myprocessor|decode7|valA[20]~436_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|regs:10:reg_array|r|bits:20:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|decode7|regs:8:reg_array|r|bits:20:r~q 
// ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|decode7|regs:8:reg_array|r|bits:20:r~q ),
	.datad(\myprocessor|decode7|regs:10:reg_array|r|bits:20:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[20]~436_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[20]~436 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[20]~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N8
cycloneive_lcell_comb \myprocessor|decode7|valA[20]~437 (
// Equation(s):
// \myprocessor|decode7|valA[20]~437_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|valA[20]~436_combout  & ((\myprocessor|decode7|regs:11:reg_array|r|bits:20:r~q ))) # 
// (!\myprocessor|decode7|valA[20]~436_combout  & (\myprocessor|decode7|regs:9:reg_array|r|bits:20:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|decode7|valA[20]~436_combout ))))

	.dataa(\myprocessor|decode7|regs:9:reg_array|r|bits:20:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|regs:11:reg_array|r|bits:20:r~q ),
	.datad(\myprocessor|decode7|valA[20]~436_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[20]~437_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[20]~437 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valA[20]~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N10
cycloneive_lcell_comb \myprocessor|decode7|valA[20]~442 (
// Equation(s):
// \myprocessor|decode7|valA[20]~442_combout  = (\myprocessor|decode7|valA[12]~14_combout  & ((\myprocessor|decode7|valA[12]~11_combout ) # ((\myprocessor|decode7|valA[20]~437_combout )))) # (!\myprocessor|decode7|valA[12]~14_combout  & 
// (!\myprocessor|decode7|valA[12]~11_combout  & (\myprocessor|decode7|valA[20]~441_combout )))

	.dataa(\myprocessor|decode7|valA[12]~14_combout ),
	.datab(\myprocessor|decode7|valA[12]~11_combout ),
	.datac(\myprocessor|decode7|valA[20]~441_combout ),
	.datad(\myprocessor|decode7|valA[20]~437_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[20]~442_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[20]~442 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valA[20]~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N12
cycloneive_lcell_comb \myprocessor|decode7|valA[20]~445 (
// Equation(s):
// \myprocessor|decode7|valA[20]~445_combout  = (\myprocessor|decode7|valA[12]~11_combout  & ((\myprocessor|decode7|valA[20]~442_combout  & (\myprocessor|decode7|valA[20]~444_combout )) # (!\myprocessor|decode7|valA[20]~442_combout  & 
// ((\myprocessor|decode7|valA[20]~435_combout ))))) # (!\myprocessor|decode7|valA[12]~11_combout  & (((\myprocessor|decode7|valA[20]~442_combout ))))

	.dataa(\myprocessor|decode7|valA[20]~444_combout ),
	.datab(\myprocessor|decode7|valA[12]~11_combout ),
	.datac(\myprocessor|decode7|valA[20]~435_combout ),
	.datad(\myprocessor|decode7|valA[20]~442_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[20]~445_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[20]~445 .lut_mask = 16'hBBC0;
defparam \myprocessor|decode7|valA[20]~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N16
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxxNx|F[18]~3 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxxNx|F[18]~3_combout  = (\myprocessor|execute01|F[1]~4_combout  & (\myprocessor|decode7|valA[20]~445_combout )) # (!\myprocessor|execute01|F[1]~4_combout  & ((\myprocessor|decode7|valA[18]~403_combout )))

	.dataa(\myprocessor|decode7|valA[20]~445_combout ),
	.datab(gnd),
	.datac(\myprocessor|decode7|valA[18]~403_combout ),
	.datad(\myprocessor|execute01|F[1]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxxNx|F[18]~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[18]~3 .lut_mask = 16'hAAF0;
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[18]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N2
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxxNx|F[17]~4 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxxNx|F[17]~4_combout  = (\myprocessor|execute01|F[1]~4_combout  & (\myprocessor|decode7|valA[19]~424_combout )) # (!\myprocessor|execute01|F[1]~4_combout  & ((\myprocessor|decode7|valA[17]~67_combout )))

	.dataa(gnd),
	.datab(\myprocessor|decode7|valA[19]~424_combout ),
	.datac(\myprocessor|decode7|valA[17]~67_combout ),
	.datad(\myprocessor|execute01|F[1]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxxNx|F[17]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[17]~4 .lut_mask = 16'hCCF0;
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[17]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N10
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxxNx|F[17]~5 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxxNx|F[17]~5_combout  = (\myprocessor|execute01|F[0]~1_combout  & (\myprocessor|execute02|shifter_inst|RxxxNx|F[18]~3_combout )) # (!\myprocessor|execute01|F[0]~1_combout  & 
// ((\myprocessor|execute02|shifter_inst|RxxxNx|F[17]~4_combout )))

	.dataa(gnd),
	.datab(\myprocessor|execute02|shifter_inst|RxxxNx|F[18]~3_combout ),
	.datac(\myprocessor|execute01|F[0]~1_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxxxNx|F[17]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxxNx|F[17]~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[17]~5 .lut_mask = 16'hCFC0;
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[17]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N12
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxNxx|F[17]~14 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxNxx|F[17]~14_combout  = (\myprocessor|decode7|valA[12]~0_combout  & ((\myprocessor|execute01|F[2]~5_combout  & ((\myprocessor|execute02|shifter_inst|RxxxNx|F[21]~17_combout ))) # 
// (!\myprocessor|execute01|F[2]~5_combout  & (\myprocessor|execute02|shifter_inst|RxxxNx|F[17]~5_combout ))))

	.dataa(\myprocessor|execute02|shifter_inst|RxxxNx|F[17]~5_combout ),
	.datab(\myprocessor|execute01|F[2]~5_combout ),
	.datac(\myprocessor|execute02|shifter_inst|RxxxNx|F[21]~17_combout ),
	.datad(\myprocessor|decode7|valA[12]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxNxx|F[17]~14_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxNxx|F[17]~14 .lut_mask = 16'hE200;
defparam \myprocessor|execute02|shifter_inst|RxxNxx|F[17]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N18
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RNxxxx|F~6 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RNxxxx|F~6_combout  = (!\myprocessor|execute01|F[4]~8_combout  & ((\myprocessor|execute01|F[3]~7_combout  & (\myprocessor|execute02|shifter_inst|RxNxxx|F~17_combout )) # (!\myprocessor|execute01|F[3]~7_combout  & 
// ((\myprocessor|execute02|shifter_inst|RxxNxx|F[17]~14_combout )))))

	.dataa(\myprocessor|execute02|shifter_inst|RxNxxx|F~17_combout ),
	.datab(\myprocessor|execute01|F[3]~7_combout ),
	.datac(\myprocessor|execute02|shifter_inst|RxxNxx|F[17]~14_combout ),
	.datad(\myprocessor|execute01|F[4]~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RNxxxx|F~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RNxxxx|F~6 .lut_mask = 16'h00B8;
defparam \myprocessor|execute02|shifter_inst|RNxxxx|F~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N20
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxNxx|F[9]~0 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxNxx|F[9]~0_combout  = (\myprocessor|decode7|valA[12]~0_combout  & ((\myprocessor|execute01|F[2]~5_combout  & (\myprocessor|execute02|shifter_inst|LxxxNx|F[5]~2_combout )) # (!\myprocessor|execute01|F[2]~5_combout  & 
// ((\myprocessor|execute02|shifter_inst|LxxxNx|F[9]~23_combout )))))

	.dataa(\myprocessor|execute02|shifter_inst|LxxxNx|F[5]~2_combout ),
	.datab(\myprocessor|execute02|shifter_inst|LxxxNx|F[9]~23_combout ),
	.datac(\myprocessor|decode7|valA[12]~0_combout ),
	.datad(\myprocessor|execute01|F[2]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxNxx|F[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxNxx|F[9]~0 .lut_mask = 16'hA0C0;
defparam \myprocessor|execute02|shifter_inst|LxxNxx|F[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N14
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxNxx|F[17]~1 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxNxx|F[17]~1_combout  = (\myprocessor|decode7|valA[12]~0_combout  & ((\myprocessor|execute01|F[2]~5_combout  & ((\myprocessor|execute02|shifter_inst|LxxxNx|F[13]~25_combout ))) # 
// (!\myprocessor|execute01|F[2]~5_combout  & (\myprocessor|execute02|shifter_inst|LxxxNx|F[17]~27_combout ))))

	.dataa(\myprocessor|execute02|shifter_inst|LxxxNx|F[17]~27_combout ),
	.datab(\myprocessor|decode7|valA[12]~0_combout ),
	.datac(\myprocessor|execute02|shifter_inst|LxxxNx|F[13]~25_combout ),
	.datad(\myprocessor|execute01|F[2]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxNxx|F[17]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxNxx|F[17]~1 .lut_mask = 16'hC088;
defparam \myprocessor|execute02|shifter_inst|LxxNxx|F[17]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N16
cycloneive_lcell_comb \myprocessor|execute02|R[17]~110 (
// Equation(s):
// \myprocessor|execute02|R[17]~110_combout  = (\myprocessor|execute02|R[21]~238_combout  & ((\myprocessor|execute02|shifter_inst|LxxNxx|F[9]~0_combout ) # ((\myprocessor|execute02|R[21]~109_combout )))) # (!\myprocessor|execute02|R[21]~238_combout  & 
// (((\myprocessor|execute02|shifter_inst|LxxNxx|F[17]~1_combout  & !\myprocessor|execute02|R[21]~109_combout ))))

	.dataa(\myprocessor|execute02|R[21]~238_combout ),
	.datab(\myprocessor|execute02|shifter_inst|LxxNxx|F[9]~0_combout ),
	.datac(\myprocessor|execute02|shifter_inst|LxxNxx|F[17]~1_combout ),
	.datad(\myprocessor|execute02|R[21]~109_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[17]~110_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[17]~110 .lut_mask = 16'hAAD8;
defparam \myprocessor|execute02|R[17]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N28
cycloneive_lcell_comb \myprocessor|execute02|R[17]~111 (
// Equation(s):
// \myprocessor|execute02|R[17]~111_combout  = (\myprocessor|execute02|R[17]~110_combout  & (((\myprocessor|execute02|shifter_inst|RNxxxx|F~6_combout ) # (!\myprocessor|execute02|R[21]~109_combout )))) # (!\myprocessor|execute02|R[17]~110_combout  & 
// (\myprocessor|execute02|shifter_inst|LxNxxx|F~8_combout  & ((\myprocessor|execute02|R[21]~109_combout ))))

	.dataa(\myprocessor|execute02|shifter_inst|LxNxxx|F~8_combout ),
	.datab(\myprocessor|execute02|shifter_inst|RNxxxx|F~6_combout ),
	.datac(\myprocessor|execute02|R[17]~110_combout ),
	.datad(\myprocessor|execute02|R[21]~109_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[17]~111_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[17]~111 .lut_mask = 16'hCAF0;
defparam \myprocessor|execute02|R[17]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N10
cycloneive_lcell_comb \myprocessor|execute02|R[17]~115 (
// Equation(s):
// \myprocessor|execute02|R[17]~115_combout  = (\myprocessor|execute02|R[29]~112_combout  & ((\myprocessor|execute02|R[21]~114_combout  & ((\myprocessor|decode7|valA[16]~47_combout ) # (!\myprocessor|execute02|B_prime [16]))) # 
// (!\myprocessor|execute02|R[21]~114_combout  & (\myprocessor|decode7|valA[16]~47_combout  & !\myprocessor|execute02|B_prime [16])))) # (!\myprocessor|execute02|R[29]~112_combout  & (\myprocessor|execute02|R[21]~114_combout ))

	.dataa(\myprocessor|execute02|R[29]~112_combout ),
	.datab(\myprocessor|execute02|R[21]~114_combout ),
	.datac(\myprocessor|decode7|valA[16]~47_combout ),
	.datad(\myprocessor|execute02|B_prime [16]),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[17]~115_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[17]~115 .lut_mask = 16'hC4EC;
defparam \myprocessor|execute02|R[17]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N28
cycloneive_lcell_comb \myprocessor|execute02|R[17]~116 (
// Equation(s):
// \myprocessor|execute02|R[17]~116_combout  = (\myprocessor|execute02|R[17]~115_combout  & (((\myprocessor|execute02|R[17]~113_combout )))) # (!\myprocessor|execute02|R[17]~115_combout  & ((\myprocessor|execute02|R[29]~112_combout  & 
// (!\myprocessor|execute02|R[17]~113_combout )) # (!\myprocessor|execute02|R[29]~112_combout  & ((\myprocessor|execute02|R[17]~111_combout )))))

	.dataa(\myprocessor|execute02|R[29]~112_combout ),
	.datab(\myprocessor|execute02|R[17]~113_combout ),
	.datac(\myprocessor|execute02|R[17]~111_combout ),
	.datad(\myprocessor|execute02|R[17]~115_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[17]~116_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[17]~116 .lut_mask = 16'hCC72;
defparam \myprocessor|execute02|R[17]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y46_N0
cycloneive_ram_block \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\myprocessor|decode1|Equal10~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\myprocessor|decode7|valB[17]~195_combout ,\myprocessor|decode7|valB[16]~215_combout }),
	.portaaddr({\myprocessor|execute02|R[11]~138_combout ,\myprocessor|execute02|R[10]~133_combout ,\myprocessor|execute02|R[9]~127_combout ,\myprocessor|execute02|R[8]~121_combout ,\myprocessor|execute02|R[7]~94_combout ,\myprocessor|execute02|R[6]~61_combout ,
\myprocessor|execute02|R[5]~54_combout ,\myprocessor|execute02|R[4]~87_combout ,\myprocessor|execute02|R[3]~82_combout ,\myprocessor|execute02|R[2]~77_combout ,\myprocessor|execute02|R[1]~100_combout ,\myprocessor|execute02|R[0]~70_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a16 .init_file = "test-fibonacci-dmem.hex";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ALTSYNCRAM";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 2;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 2;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N24
cycloneive_lcell_comb \myprocessor|writeback1|F[17]~44 (
// Equation(s):
// \myprocessor|writeback1|F[17]~44_combout  = (\myprocessor|decode1|Equal4~0_combout  & (\myprocessor|decode1|rt_zero~1_combout  & (\myprocessor|memory1|altsyncram_component|auto_generated|q_a [17] & 
// \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [27])))

	.dataa(\myprocessor|decode1|Equal4~0_combout ),
	.datab(\myprocessor|decode1|rt_zero~1_combout ),
	.datac(\myprocessor|memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[17]~44_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[17]~44 .lut_mask = 16'h8000;
defparam \myprocessor|writeback1|F[17]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N4
cycloneive_lcell_comb \myprocessor|writeback1|F[17]~46 (
// Equation(s):
// \myprocessor|writeback1|F[17]~46_combout  = (\myprocessor|writeback1|F[17]~90_combout ) # ((\myprocessor|writeback1|F[17]~44_combout ) # ((\myprocessor|writeback1|F[17]~45_combout  & \myprocessor|execute02|R[17]~116_combout )))

	.dataa(\myprocessor|writeback1|F[17]~45_combout ),
	.datab(\myprocessor|writeback1|F[17]~90_combout ),
	.datac(\myprocessor|execute02|R[17]~116_combout ),
	.datad(\myprocessor|writeback1|F[17]~44_combout ),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[17]~46_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[17]~46 .lut_mask = 16'hFFEC;
defparam \myprocessor|writeback1|F[17]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N21
dffeas \myprocessor|decode7|regs:3:reg_array|r|bits:17:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[17]~46_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[3]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:3:reg_array|r|bits:17:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:3:reg_array|r|bits:17:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:3:reg_array|r|bits:17:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N30
cycloneive_lcell_comb \myprocessor|decode7|valA[17]~60 (
// Equation(s):
// \myprocessor|decode7|valA[17]~60_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]) # ((\myprocessor|decode7|regs:6:reg_array|r|bits:17:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|decode7|regs:4:reg_array|r|bits:17:r~q )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|regs:4:reg_array|r|bits:17:r~q ),
	.datad(\myprocessor|decode7|regs:6:reg_array|r|bits:17:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[17]~60_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[17]~60 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valA[17]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N16
cycloneive_lcell_comb \myprocessor|decode7|valA[17]~61 (
// Equation(s):
// \myprocessor|decode7|valA[17]~61_combout  = (\myprocessor|decode7|valA[17]~60_combout  & (((\myprocessor|decode7|regs:7:reg_array|r|bits:17:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]))) # 
// (!\myprocessor|decode7|valA[17]~60_combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|regs:5:reg_array|r|bits:17:r~q ))))

	.dataa(\myprocessor|decode7|valA[17]~60_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|regs:7:reg_array|r|bits:17:r~q ),
	.datad(\myprocessor|decode7|regs:5:reg_array|r|bits:17:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[17]~61_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[17]~61 .lut_mask = 16'hE6A2;
defparam \myprocessor|decode7|valA[17]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N28
cycloneive_lcell_comb \myprocessor|decode7|valA[17]~62 (
// Equation(s):
// \myprocessor|decode7|valA[17]~62_combout  = (\myprocessor|decode7|valA[12]~18_combout  & ((\myprocessor|decode7|valA[12]~19_combout  & ((\myprocessor|decode7|valA[17]~61_combout ))) # (!\myprocessor|decode7|valA[12]~19_combout  & 
// (\myprocessor|decode7|regs:1:reg_array|r|bits:17:r~q )))) # (!\myprocessor|decode7|valA[12]~18_combout  & (\myprocessor|decode7|valA[12]~19_combout ))

	.dataa(\myprocessor|decode7|valA[12]~18_combout ),
	.datab(\myprocessor|decode7|valA[12]~19_combout ),
	.datac(\myprocessor|decode7|regs:1:reg_array|r|bits:17:r~q ),
	.datad(\myprocessor|decode7|valA[17]~61_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[17]~62_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[17]~62 .lut_mask = 16'hEC64;
defparam \myprocessor|decode7|valA[17]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N10
cycloneive_lcell_comb \myprocessor|decode7|valA[17]~63 (
// Equation(s):
// \myprocessor|decode7|valA[17]~63_combout  = (\myprocessor|decode7|valA[12]~15_combout  & ((\myprocessor|decode7|valA[17]~62_combout  & (\myprocessor|decode7|regs:3:reg_array|r|bits:17:r~q )) # (!\myprocessor|decode7|valA[17]~62_combout  & 
// ((\myprocessor|decode7|regs:2:reg_array|r|bits:17:r~q ))))) # (!\myprocessor|decode7|valA[12]~15_combout  & (((\myprocessor|decode7|valA[17]~62_combout ))))

	.dataa(\myprocessor|decode7|valA[12]~15_combout ),
	.datab(\myprocessor|decode7|regs:3:reg_array|r|bits:17:r~q ),
	.datac(\myprocessor|decode7|regs:2:reg_array|r|bits:17:r~q ),
	.datad(\myprocessor|decode7|valA[17]~62_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[17]~63_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[17]~63 .lut_mask = 16'hDDA0;
defparam \myprocessor|decode7|valA[17]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N14
cycloneive_lcell_comb \myprocessor|decode7|valA[17]~57 (
// Equation(s):
// \myprocessor|decode7|valA[17]~57_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|regs:23:reg_array|r|bits:17:r~q ) # ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|decode7|regs:19:reg_array|r|bits:17:r~q  & !\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|decode7|regs:23:reg_array|r|bits:17:r~q ),
	.datac(\myprocessor|decode7|regs:19:reg_array|r|bits:17:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[17]~57_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[17]~57 .lut_mask = 16'hAAD8;
defparam \myprocessor|decode7|valA[17]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N2
cycloneive_lcell_comb \myprocessor|decode7|valA[17]~58 (
// Equation(s):
// \myprocessor|decode7|valA[17]~58_combout  = (\myprocessor|decode7|valA[17]~57_combout  & (((\myprocessor|decode7|regs:31:reg_array|r|bits:17:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]))) # 
// (!\myprocessor|decode7|valA[17]~57_combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:27:reg_array|r|bits:17:r~q ))))

	.dataa(\myprocessor|decode7|valA[17]~57_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:31:reg_array|r|bits:17:r~q ),
	.datad(\myprocessor|decode7|regs:27:reg_array|r|bits:17:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[17]~58_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[17]~58 .lut_mask = 16'hE6A2;
defparam \myprocessor|decode7|valA[17]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N20
cycloneive_lcell_comb \myprocessor|decode7|valA[17]~50 (
// Equation(s):
// \myprocessor|decode7|valA[17]~50_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|decode7|regs:25:reg_array|r|bits:17:r~q ) # (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19])))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:17:reg_array|r|bits:17:r~q  & ((!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\myprocessor|decode7|regs:17:reg_array|r|bits:17:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:25:reg_array|r|bits:17:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[17]~50_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[17]~50 .lut_mask = 16'hCCE2;
defparam \myprocessor|decode7|valA[17]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N2
cycloneive_lcell_comb \myprocessor|decode7|valA[17]~51 (
// Equation(s):
// \myprocessor|decode7|valA[17]~51_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|valA[17]~50_combout  & (\myprocessor|decode7|regs:29:reg_array|r|bits:17:r~q )) # 
// (!\myprocessor|decode7|valA[17]~50_combout  & ((\myprocessor|decode7|regs:21:reg_array|r|bits:17:r~q ))))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|decode7|valA[17]~50_combout ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|decode7|regs:29:reg_array|r|bits:17:r~q ),
	.datac(\myprocessor|decode7|regs:21:reg_array|r|bits:17:r~q ),
	.datad(\myprocessor|decode7|valA[17]~50_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[17]~51_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[17]~51 .lut_mask = 16'hDDA0;
defparam \myprocessor|decode7|valA[17]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N22
cycloneive_lcell_comb \myprocessor|decode7|valA[17]~54 (
// Equation(s):
// \myprocessor|decode7|valA[17]~54_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:24:reg_array|r|bits:17:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:16:reg_array|r|bits:17:r~q 
// )))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|decode7|regs:24:reg_array|r|bits:17:r~q ),
	.datac(\myprocessor|decode7|regs:16:reg_array|r|bits:17:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[17]~54_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[17]~54 .lut_mask = 16'hEE50;
defparam \myprocessor|decode7|valA[17]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N10
cycloneive_lcell_comb \myprocessor|decode7|valA[17]~55 (
// Equation(s):
// \myprocessor|decode7|valA[17]~55_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|valA[17]~54_combout  & (\myprocessor|decode7|regs:28:reg_array|r|bits:17:r~q )) # 
// (!\myprocessor|decode7|valA[17]~54_combout  & ((\myprocessor|decode7|regs:20:reg_array|r|bits:17:r~q ))))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|decode7|valA[17]~54_combout ))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|decode7|valA[17]~54_combout ),
	.datac(\myprocessor|decode7|regs:28:reg_array|r|bits:17:r~q ),
	.datad(\myprocessor|decode7|regs:20:reg_array|r|bits:17:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[17]~55_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[17]~55 .lut_mask = 16'hE6C4;
defparam \myprocessor|decode7|valA[17]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N0
cycloneive_lcell_comb \myprocessor|decode7|valA[17]~52 (
// Equation(s):
// \myprocessor|decode7|valA[17]~52_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|regs:22:reg_array|r|bits:17:r~q ) # ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|decode7|regs:18:reg_array|r|bits:17:r~q  & !\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\myprocessor|decode7|regs:22:reg_array|r|bits:17:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|decode7|regs:18:reg_array|r|bits:17:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[17]~52_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[17]~52 .lut_mask = 16'hCCB8;
defparam \myprocessor|decode7|valA[17]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N2
cycloneive_lcell_comb \myprocessor|decode7|valA[17]~53 (
// Equation(s):
// \myprocessor|decode7|valA[17]~53_combout  = (\myprocessor|decode7|valA[17]~52_combout  & (((\myprocessor|decode7|regs:30:reg_array|r|bits:17:r~q ) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])))) # 
// (!\myprocessor|decode7|valA[17]~52_combout  & (\myprocessor|decode7|regs:26:reg_array|r|bits:17:r~q  & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\myprocessor|decode7|regs:26:reg_array|r|bits:17:r~q ),
	.datab(\myprocessor|decode7|valA[17]~52_combout ),
	.datac(\myprocessor|decode7|regs:30:reg_array|r|bits:17:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[17]~53_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[17]~53 .lut_mask = 16'hE2CC;
defparam \myprocessor|decode7|valA[17]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N12
cycloneive_lcell_comb \myprocessor|decode7|valA[17]~56 (
// Equation(s):
// \myprocessor|decode7|valA[17]~56_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]) # (\myprocessor|decode7|valA[17]~53_combout )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|decode7|valA[17]~55_combout  & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\myprocessor|decode7|valA[17]~55_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datad(\myprocessor|decode7|valA[17]~53_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[17]~56_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[17]~56 .lut_mask = 16'hCEC2;
defparam \myprocessor|decode7|valA[17]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N6
cycloneive_lcell_comb \myprocessor|decode7|valA[17]~59 (
// Equation(s):
// \myprocessor|decode7|valA[17]~59_combout  = (\myprocessor|decode7|valA[17]~56_combout  & ((\myprocessor|decode7|valA[17]~58_combout ) # ((!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17])))) # (!\myprocessor|decode7|valA[17]~56_combout  & 
// (((\myprocessor|decode7|valA[17]~51_combout  & \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\myprocessor|decode7|valA[17]~58_combout ),
	.datab(\myprocessor|decode7|valA[17]~51_combout ),
	.datac(\myprocessor|decode7|valA[17]~56_combout ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[17]~59_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[17]~59 .lut_mask = 16'hACF0;
defparam \myprocessor|decode7|valA[17]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N30
cycloneive_lcell_comb \myprocessor|decode7|valA[17]~64 (
// Equation(s):
// \myprocessor|decode7|valA[17]~64_combout  = (\myprocessor|decode7|valA[12]~11_combout  & (((\myprocessor|decode7|valA[12]~14_combout ) # (\myprocessor|decode7|valA[17]~59_combout )))) # (!\myprocessor|decode7|valA[12]~11_combout  & 
// (\myprocessor|decode7|valA[17]~63_combout  & (!\myprocessor|decode7|valA[12]~14_combout )))

	.dataa(\myprocessor|decode7|valA[12]~11_combout ),
	.datab(\myprocessor|decode7|valA[17]~63_combout ),
	.datac(\myprocessor|decode7|valA[12]~14_combout ),
	.datad(\myprocessor|decode7|valA[17]~59_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[17]~64_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[17]~64 .lut_mask = 16'hAEA4;
defparam \myprocessor|decode7|valA[17]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N10
cycloneive_lcell_comb \myprocessor|decode7|valA[17]~65 (
// Equation(s):
// \myprocessor|decode7|valA[17]~65_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|regs:14:reg_array|r|bits:17:r~q ) # ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|decode7|regs:12:reg_array|r|bits:17:r~q  & !\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|decode7|regs:14:reg_array|r|bits:17:r~q ),
	.datac(\myprocessor|decode7|regs:12:reg_array|r|bits:17:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[17]~65_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[17]~65 .lut_mask = 16'hAAD8;
defparam \myprocessor|decode7|valA[17]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N12
cycloneive_lcell_comb \myprocessor|decode7|valA[17]~66 (
// Equation(s):
// \myprocessor|decode7|valA[17]~66_combout  = (\myprocessor|decode7|valA[17]~65_combout  & (((\myprocessor|decode7|regs:15:reg_array|r|bits:17:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]))) # 
// (!\myprocessor|decode7|valA[17]~65_combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|regs:13:reg_array|r|bits:17:r~q ))))

	.dataa(\myprocessor|decode7|valA[17]~65_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|regs:15:reg_array|r|bits:17:r~q ),
	.datad(\myprocessor|decode7|regs:13:reg_array|r|bits:17:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[17]~66_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[17]~66 .lut_mask = 16'hE6A2;
defparam \myprocessor|decode7|valA[17]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N0
cycloneive_lcell_comb \myprocessor|decode7|valA[17]~48 (
// Equation(s):
// \myprocessor|decode7|valA[17]~48_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]) # ((\myprocessor|decode7|regs:9:reg_array|r|bits:17:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|decode7|regs:8:reg_array|r|bits:17:r~q )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|decode7|regs:8:reg_array|r|bits:17:r~q ),
	.datad(\myprocessor|decode7|regs:9:reg_array|r|bits:17:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[17]~48_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[17]~48 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valA[17]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N26
cycloneive_lcell_comb \myprocessor|decode7|valA[17]~49 (
// Equation(s):
// \myprocessor|decode7|valA[17]~49_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|valA[17]~48_combout  & ((\myprocessor|decode7|regs:11:reg_array|r|bits:17:r~q ))) # 
// (!\myprocessor|decode7|valA[17]~48_combout  & (\myprocessor|decode7|regs:10:reg_array|r|bits:17:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|decode7|valA[17]~48_combout ))))

	.dataa(\myprocessor|decode7|regs:10:reg_array|r|bits:17:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|decode7|regs:11:reg_array|r|bits:17:r~q ),
	.datad(\myprocessor|decode7|valA[17]~48_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[17]~49_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[17]~49 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valA[17]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N24
cycloneive_lcell_comb \myprocessor|decode7|valA[17]~67 (
// Equation(s):
// \myprocessor|decode7|valA[17]~67_combout  = (\myprocessor|decode7|valA[17]~64_combout  & ((\myprocessor|decode7|valA[17]~66_combout ) # ((!\myprocessor|decode7|valA[12]~14_combout )))) # (!\myprocessor|decode7|valA[17]~64_combout  & 
// (((\myprocessor|decode7|valA[12]~14_combout  & \myprocessor|decode7|valA[17]~49_combout ))))

	.dataa(\myprocessor|decode7|valA[17]~64_combout ),
	.datab(\myprocessor|decode7|valA[17]~66_combout ),
	.datac(\myprocessor|decode7|valA[12]~14_combout ),
	.datad(\myprocessor|decode7|valA[17]~49_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[17]~67_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[17]~67 .lut_mask = 16'hDA8A;
defparam \myprocessor|decode7|valA[17]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N0
cycloneive_lcell_comb \myprocessor|decode7|valA[17]~68 (
// Equation(s):
// \myprocessor|decode7|valA[17]~68_combout  = (\myprocessor|decode7|valA[12]~0_combout  & \myprocessor|decode7|valA[17]~67_combout )

	.dataa(\myprocessor|decode7|valA[12]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|decode7|valA[17]~67_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[17]~68_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[17]~68 .lut_mask = 16'hAA00;
defparam \myprocessor|decode7|valA[17]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N4
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|upper0|carry[2]~0 (
// Equation(s):
// \myprocessor|execute02|adder_inst|upper0|carry[2]~0_combout  = (\myprocessor|decode7|valA[17]~68_combout  & (((!\myprocessor|execute02|B_prime [16] & \myprocessor|decode7|valA[16]~47_combout )) # (!\myprocessor|execute02|B_prime [17]))) # 
// (!\myprocessor|decode7|valA[17]~68_combout  & (!\myprocessor|execute02|B_prime [16] & (\myprocessor|decode7|valA[16]~47_combout  & !\myprocessor|execute02|B_prime [17])))

	.dataa(\myprocessor|execute02|B_prime [16]),
	.datab(\myprocessor|decode7|valA[16]~47_combout ),
	.datac(\myprocessor|decode7|valA[17]~68_combout ),
	.datad(\myprocessor|execute02|B_prime [17]),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|upper0|carry[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|upper0|carry[2]~0 .lut_mask = 16'h40F4;
defparam \myprocessor|execute02|adder_inst|upper0|carry[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N22
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|upper0|sum[2] (
// Equation(s):
// \myprocessor|execute02|adder_inst|upper0|sum [2] = \myprocessor|execute02|adder_inst|upper0|carry[2]~0_combout  $ (\myprocessor|decode7|valA[18]~404_combout  $ (\myprocessor|decode1|ALUopcode[0]~1_combout  $ (\myprocessor|execute01|F[18]~20_combout )))

	.dataa(\myprocessor|execute02|adder_inst|upper0|carry[2]~0_combout ),
	.datab(\myprocessor|decode7|valA[18]~404_combout ),
	.datac(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datad(\myprocessor|execute01|F[18]~20_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|upper0|sum [2]),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|upper0|sum[2] .lut_mask = 16'h6996;
defparam \myprocessor|execute02|adder_inst|upper0|sum[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N6
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxxNx|F[10]~29 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxxNx|F[10]~29_combout  = (\myprocessor|execute01|F[0]~1_combout  & (\myprocessor|execute02|shifter_inst|LxxxNx|F[9]~22_combout )) # (!\myprocessor|execute01|F[0]~1_combout  & 
// ((\myprocessor|execute02|shifter_inst|LxxxNx|F[11]~28_combout )))

	.dataa(gnd),
	.datab(\myprocessor|execute02|shifter_inst|LxxxNx|F[9]~22_combout ),
	.datac(\myprocessor|execute01|F[0]~1_combout ),
	.datad(\myprocessor|execute02|shifter_inst|LxxxNx|F[11]~28_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxxNx|F[10]~29_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[10]~29 .lut_mask = 16'hCFC0;
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[10]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N6
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxNxx|F[10]~2 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxNxx|F[10]~2_combout  = (\myprocessor|decode7|valA[12]~0_combout  & ((\myprocessor|execute01|F[2]~5_combout  & ((\myprocessor|execute02|shifter_inst|LxxxNx|F[6]~5_combout ))) # (!\myprocessor|execute01|F[2]~5_combout  
// & (\myprocessor|execute02|shifter_inst|LxxxNx|F[10]~29_combout ))))

	.dataa(\myprocessor|decode7|valA[12]~0_combout ),
	.datab(\myprocessor|execute01|F[2]~5_combout ),
	.datac(\myprocessor|execute02|shifter_inst|LxxxNx|F[10]~29_combout ),
	.datad(\myprocessor|execute02|shifter_inst|LxxxNx|F[6]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxNxx|F[10]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxNxx|F[10]~2 .lut_mask = 16'hA820;
defparam \myprocessor|execute02|shifter_inst|LxxNxx|F[10]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N26
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxNxxx|F~15 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxNxxx|F~15_combout  = (\myprocessor|execute02|shifter_inst|LxxxNx|F[2]~7_combout  & \myprocessor|execute02|shifter_inst|RxNxxx|F~25_combout )

	.dataa(gnd),
	.datab(\myprocessor|execute02|shifter_inst|LxxxNx|F[2]~7_combout ),
	.datac(\myprocessor|execute02|shifter_inst|RxNxxx|F~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxNxxx|F~15_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxNxxx|F~15 .lut_mask = 16'hC0C0;
defparam \myprocessor|execute02|shifter_inst|LxNxxx|F~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N18
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxxNx|F[14]~31 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxxNx|F[14]~31_combout  = (\myprocessor|execute01|F[1]~4_combout  & (\myprocessor|decode7|valA[12]~319_combout )) # (!\myprocessor|execute01|F[1]~4_combout  & ((\myprocessor|decode7|valA[14]~361_combout )))

	.dataa(\myprocessor|execute01|F[1]~4_combout ),
	.datab(\myprocessor|decode7|valA[12]~319_combout ),
	.datac(\myprocessor|decode7|valA[14]~361_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxxNx|F[14]~31_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[14]~31 .lut_mask = 16'hD8D8;
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[14]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N28
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxxNx|F[14]~32 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxxNx|F[14]~32_combout  = (\myprocessor|execute01|F[0]~1_combout  & (\myprocessor|execute02|shifter_inst|LxxxNx|F[13]~24_combout )) # (!\myprocessor|execute01|F[0]~1_combout  & 
// ((\myprocessor|execute02|shifter_inst|LxxxNx|F[14]~31_combout )))

	.dataa(\myprocessor|execute02|shifter_inst|LxxxNx|F[13]~24_combout ),
	.datab(gnd),
	.datac(\myprocessor|execute01|F[0]~1_combout ),
	.datad(\myprocessor|execute02|shifter_inst|LxxxNx|F[14]~31_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxxNx|F[14]~32_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[14]~32 .lut_mask = 16'hAFA0;
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[14]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N14
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxxNx|F[18]~35 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxxNx|F[18]~35_combout  = (\myprocessor|execute01|F[0]~1_combout  & (\myprocessor|execute02|shifter_inst|LxxxNx|F[18]~26_combout )) # (!\myprocessor|execute01|F[0]~1_combout  & 
// ((\myprocessor|execute02|shifter_inst|LxxxNx|F[19]~34_combout )))

	.dataa(gnd),
	.datab(\myprocessor|execute02|shifter_inst|LxxxNx|F[18]~26_combout ),
	.datac(\myprocessor|execute01|F[0]~1_combout ),
	.datad(\myprocessor|execute02|shifter_inst|LxxxNx|F[19]~34_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxxNx|F[18]~35_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[18]~35 .lut_mask = 16'hCFC0;
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[18]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N24
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxNxx|F[18]~7 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxNxx|F[18]~7_combout  = (\myprocessor|decode7|valA[12]~0_combout  & ((\myprocessor|execute01|F[2]~5_combout  & (\myprocessor|execute02|shifter_inst|LxxxNx|F[14]~32_combout )) # (!\myprocessor|execute01|F[2]~5_combout  
// & ((\myprocessor|execute02|shifter_inst|LxxxNx|F[18]~35_combout )))))

	.dataa(\myprocessor|execute02|shifter_inst|LxxxNx|F[14]~32_combout ),
	.datab(\myprocessor|execute02|shifter_inst|LxxxNx|F[18]~35_combout ),
	.datac(\myprocessor|decode7|valA[12]~0_combout ),
	.datad(\myprocessor|execute01|F[2]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxNxx|F[18]~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxNxx|F[18]~7 .lut_mask = 16'hA0C0;
defparam \myprocessor|execute02|shifter_inst|LxxNxx|F[18]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N12
cycloneive_lcell_comb \myprocessor|execute02|R[18]~158 (
// Equation(s):
// \myprocessor|execute02|R[18]~158_combout  = (\myprocessor|execute02|R[21]~109_combout  & ((\myprocessor|execute02|shifter_inst|LxNxxx|F~15_combout ) # ((\myprocessor|execute02|R[21]~238_combout )))) # (!\myprocessor|execute02|R[21]~109_combout  & 
// (((\myprocessor|execute02|shifter_inst|LxxNxx|F[18]~7_combout  & !\myprocessor|execute02|R[21]~238_combout ))))

	.dataa(\myprocessor|execute02|shifter_inst|LxNxxx|F~15_combout ),
	.datab(\myprocessor|execute02|shifter_inst|LxxNxx|F[18]~7_combout ),
	.datac(\myprocessor|execute02|R[21]~109_combout ),
	.datad(\myprocessor|execute02|R[21]~238_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[18]~158_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[18]~158 .lut_mask = 16'hF0AC;
defparam \myprocessor|execute02|R[18]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N26
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxxNx|F[18]~22 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxxNx|F[18]~22_combout  = (\myprocessor|execute01|F[0]~1_combout  & ((\myprocessor|execute02|shifter_inst|RxxxNx|F[19]~21_combout ))) # (!\myprocessor|execute01|F[0]~1_combout  & 
// (\myprocessor|execute02|shifter_inst|RxxxNx|F[18]~3_combout ))

	.dataa(gnd),
	.datab(\myprocessor|execute02|shifter_inst|RxxxNx|F[18]~3_combout ),
	.datac(\myprocessor|execute01|F[0]~1_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxxxNx|F[19]~21_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxxNx|F[18]~22_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[18]~22 .lut_mask = 16'hFC0C;
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[18]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N18
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxNxx|F[18]~5 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxNxx|F[18]~5_combout  = (\myprocessor|decode7|valA[12]~0_combout  & ((\myprocessor|execute01|F[2]~5_combout  & (\myprocessor|execute02|shifter_inst|RxxxNx|F[22]~32_combout )) # (!\myprocessor|execute01|F[2]~5_combout  
// & ((\myprocessor|execute02|shifter_inst|RxxxNx|F[18]~22_combout )))))

	.dataa(\myprocessor|execute02|shifter_inst|RxxxNx|F[22]~32_combout ),
	.datab(\myprocessor|execute01|F[2]~5_combout ),
	.datac(\myprocessor|execute02|shifter_inst|RxxxNx|F[18]~22_combout ),
	.datad(\myprocessor|decode7|valA[12]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxNxx|F[18]~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxNxx|F[18]~5 .lut_mask = 16'hB800;
defparam \myprocessor|execute02|shifter_inst|RxxNxx|F[18]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N24
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RNxxxx|F~7 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RNxxxx|F~7_combout  = (!\myprocessor|execute01|F[4]~8_combout  & ((\myprocessor|execute01|F[3]~7_combout  & (\myprocessor|execute02|shifter_inst|RxNxxx|F~9_combout )) # (!\myprocessor|execute01|F[3]~7_combout  & 
// ((\myprocessor|execute02|shifter_inst|RxxNxx|F[18]~5_combout )))))

	.dataa(\myprocessor|execute01|F[4]~8_combout ),
	.datab(\myprocessor|execute02|shifter_inst|RxNxxx|F~9_combout ),
	.datac(\myprocessor|execute01|F[3]~7_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxxNxx|F[18]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RNxxxx|F~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RNxxxx|F~7 .lut_mask = 16'h4540;
defparam \myprocessor|execute02|shifter_inst|RNxxxx|F~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N30
cycloneive_lcell_comb \myprocessor|execute02|R[18]~159 (
// Equation(s):
// \myprocessor|execute02|R[18]~159_combout  = (\myprocessor|execute02|R[18]~158_combout  & (((\myprocessor|execute02|shifter_inst|RNxxxx|F~7_combout ) # (!\myprocessor|execute02|R[21]~238_combout )))) # (!\myprocessor|execute02|R[18]~158_combout  & 
// (\myprocessor|execute02|shifter_inst|LxxNxx|F[10]~2_combout  & ((\myprocessor|execute02|R[21]~238_combout ))))

	.dataa(\myprocessor|execute02|shifter_inst|LxxNxx|F[10]~2_combout ),
	.datab(\myprocessor|execute02|R[18]~158_combout ),
	.datac(\myprocessor|execute02|shifter_inst|RNxxxx|F~7_combout ),
	.datad(\myprocessor|execute02|R[21]~238_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[18]~159_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[18]~159 .lut_mask = 16'hE2CC;
defparam \myprocessor|execute02|R[18]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N24
cycloneive_lcell_comb \myprocessor|execute02|R_and[18] (
// Equation(s):
// \myprocessor|execute02|R_and [18] = (\myprocessor|decode7|valA[18]~404_combout  & ((\myprocessor|decode1|immed_notRT~combout  & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [16]))) # (!\myprocessor|decode1|immed_notRT~combout  & 
// (\myprocessor|decode7|valB[18]~415_combout ))))

	.dataa(\myprocessor|decode7|valB[18]~415_combout ),
	.datab(\myprocessor|decode1|immed_notRT~combout ),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [16]),
	.datad(\myprocessor|decode7|valA[18]~404_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R_and [18]),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R_and[18] .lut_mask = 16'hE200;
defparam \myprocessor|execute02|R_and[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N2
cycloneive_lcell_comb \myprocessor|execute02|R[18]~160 (
// Equation(s):
// \myprocessor|execute02|R[18]~160_combout  = (\myprocessor|execute02|R[29]~112_combout  & (((!\myprocessor|execute02|R[21]~114_combout )))) # (!\myprocessor|execute02|R[29]~112_combout  & ((\myprocessor|execute02|R[21]~114_combout  & 
// ((\myprocessor|execute02|R_and [18]))) # (!\myprocessor|execute02|R[21]~114_combout  & (\myprocessor|execute02|R[18]~159_combout ))))

	.dataa(\myprocessor|execute02|R[18]~159_combout ),
	.datab(\myprocessor|execute02|R[29]~112_combout ),
	.datac(\myprocessor|execute02|R[21]~114_combout ),
	.datad(\myprocessor|execute02|R_and [18]),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[18]~160_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[18]~160 .lut_mask = 16'h3E0E;
defparam \myprocessor|execute02|R[18]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N4
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|upper1|sum[2] (
// Equation(s):
// \myprocessor|execute02|adder_inst|upper1|sum [2] = \myprocessor|execute02|adder_inst|upper1|carry[2]~0_combout  $ (\myprocessor|decode7|valA[18]~404_combout  $ (\myprocessor|decode1|ALUopcode[0]~1_combout  $ (\myprocessor|execute01|F[18]~20_combout )))

	.dataa(\myprocessor|execute02|adder_inst|upper1|carry[2]~0_combout ),
	.datab(\myprocessor|decode7|valA[18]~404_combout ),
	.datac(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datad(\myprocessor|execute01|F[18]~20_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|upper1|sum [2]),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|upper1|sum[2] .lut_mask = 16'h6996;
defparam \myprocessor|execute02|adder_inst|upper1|sum[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N12
cycloneive_lcell_comb \myprocessor|execute02|R[18]~161 (
// Equation(s):
// \myprocessor|execute02|R[18]~161_combout  = (\myprocessor|execute02|R[18]~160_combout  & (((!\myprocessor|execute02|R[29]~112_combout )) # (!\myprocessor|execute02|adder_inst|upper0|sum [2]))) # (!\myprocessor|execute02|R[18]~160_combout  & 
// (((!\myprocessor|execute02|adder_inst|upper1|sum [2] & \myprocessor|execute02|R[29]~112_combout ))))

	.dataa(\myprocessor|execute02|adder_inst|upper0|sum [2]),
	.datab(\myprocessor|execute02|R[18]~160_combout ),
	.datac(\myprocessor|execute02|adder_inst|upper1|sum [2]),
	.datad(\myprocessor|execute02|R[29]~112_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[18]~161_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[18]~161 .lut_mask = 16'h47CC;
defparam \myprocessor|execute02|R[18]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N14
cycloneive_lcell_comb \myprocessor|writeback1|F[18]~60 (
// Equation(s):
// \myprocessor|writeback1|F[18]~60_combout  = (\myprocessor|writeback1|F[17]~45_combout  & ((\myprocessor|execute02|R[18]~161_combout ) # ((\myprocessor|memory1|altsyncram_component|auto_generated|q_a [18] & \myprocessor|decode1|Equal7~0_combout )))) # 
// (!\myprocessor|writeback1|F[17]~45_combout  & (((\myprocessor|memory1|altsyncram_component|auto_generated|q_a [18] & \myprocessor|decode1|Equal7~0_combout ))))

	.dataa(\myprocessor|writeback1|F[17]~45_combout ),
	.datab(\myprocessor|execute02|R[18]~161_combout ),
	.datac(\myprocessor|memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\myprocessor|decode1|Equal7~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[18]~60_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[18]~60 .lut_mask = 16'hF888;
defparam \myprocessor|writeback1|F[18]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N16
cycloneive_lcell_comb \myprocessor|writeback1|F[18]~61 (
// Equation(s):
// \myprocessor|writeback1|F[18]~61_combout  = (\myprocessor|writeback1|F[18]~60_combout ) # ((\myprocessor|writeback1|F[18]~43_combout  & ((\myprocessor|decode7|valA[18]~404_combout ) # (\myprocessor|execute01|F[18]~20_combout ))))

	.dataa(\myprocessor|decode7|valA[18]~404_combout ),
	.datab(\myprocessor|writeback1|F[18]~43_combout ),
	.datac(\myprocessor|writeback1|F[18]~60_combout ),
	.datad(\myprocessor|execute01|F[18]~20_combout ),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[18]~61_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[18]~61 .lut_mask = 16'hFCF8;
defparam \myprocessor|writeback1|F[18]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y30_N21
dffeas \myprocessor|decode7|regs:9:reg_array|r|bits:18:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[18]~61_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[9]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:9:reg_array|r|bits:18:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:9:reg_array|r|bits:18:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:9:reg_array|r|bits:18:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N6
cycloneive_lcell_comb \myprocessor|decode7|valA[18]~394 (
// Equation(s):
// \myprocessor|decode7|valA[18]~394_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|regs:10:reg_array|r|bits:18:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|decode7|regs:8:reg_array|r|bits:18:r~q 
// ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|decode7|regs:8:reg_array|r|bits:18:r~q ),
	.datad(\myprocessor|decode7|regs:10:reg_array|r|bits:18:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[18]~394_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[18]~394 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[18]~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N2
cycloneive_lcell_comb \myprocessor|decode7|valA[18]~395 (
// Equation(s):
// \myprocessor|decode7|valA[18]~395_combout  = (\myprocessor|decode7|valA[18]~394_combout  & (((\myprocessor|decode7|regs:11:reg_array|r|bits:18:r~q ) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\myprocessor|decode7|valA[18]~394_combout  & (\myprocessor|decode7|regs:9:reg_array|r|bits:18:r~q  & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\myprocessor|decode7|regs:9:reg_array|r|bits:18:r~q ),
	.datab(\myprocessor|decode7|valA[18]~394_combout ),
	.datac(\myprocessor|decode7|regs:11:reg_array|r|bits:18:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[18]~395_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[18]~395 .lut_mask = 16'hE2CC;
defparam \myprocessor|decode7|valA[18]~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N20
cycloneive_lcell_comb \myprocessor|decode7|valA[18]~396 (
// Equation(s):
// \myprocessor|decode7|valA[18]~396_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]) # ((\myprocessor|decode7|regs:5:reg_array|r|bits:18:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|decode7|regs:4:reg_array|r|bits:18:r~q )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|decode7|regs:4:reg_array|r|bits:18:r~q ),
	.datad(\myprocessor|decode7|regs:5:reg_array|r|bits:18:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[18]~396_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[18]~396 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valA[18]~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N14
cycloneive_lcell_comb \myprocessor|decode7|valA[18]~397 (
// Equation(s):
// \myprocessor|decode7|valA[18]~397_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|valA[18]~396_combout  & (\myprocessor|decode7|regs:7:reg_array|r|bits:18:r~q )) # 
// (!\myprocessor|decode7|valA[18]~396_combout  & ((\myprocessor|decode7|regs:6:reg_array|r|bits:18:r~q ))))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|decode7|valA[18]~396_combout ))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|decode7|valA[18]~396_combout ),
	.datac(\myprocessor|decode7|regs:7:reg_array|r|bits:18:r~q ),
	.datad(\myprocessor|decode7|regs:6:reg_array|r|bits:18:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[18]~397_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[18]~397 .lut_mask = 16'hE6C4;
defparam \myprocessor|decode7|valA[18]~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N4
cycloneive_lcell_comb \myprocessor|decode7|valA[18]~398 (
// Equation(s):
// \myprocessor|decode7|valA[18]~398_combout  = (\myprocessor|decode7|valA[12]~19_combout  & ((\myprocessor|decode7|valA[18]~397_combout ) # ((!\myprocessor|decode7|valA[12]~18_combout )))) # (!\myprocessor|decode7|valA[12]~19_combout  & 
// (((\myprocessor|decode7|regs:1:reg_array|r|bits:18:r~q  & \myprocessor|decode7|valA[12]~18_combout ))))

	.dataa(\myprocessor|decode7|valA[12]~19_combout ),
	.datab(\myprocessor|decode7|valA[18]~397_combout ),
	.datac(\myprocessor|decode7|regs:1:reg_array|r|bits:18:r~q ),
	.datad(\myprocessor|decode7|valA[12]~18_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[18]~398_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[18]~398 .lut_mask = 16'hD8AA;
defparam \myprocessor|decode7|valA[18]~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N16
cycloneive_lcell_comb \myprocessor|decode7|valA[18]~399 (
// Equation(s):
// \myprocessor|decode7|valA[18]~399_combout  = (\myprocessor|decode7|valA[18]~398_combout  & ((\myprocessor|decode7|regs:3:reg_array|r|bits:18:r~q ) # ((!\myprocessor|decode7|valA[12]~15_combout )))) # (!\myprocessor|decode7|valA[18]~398_combout  & 
// (((\myprocessor|decode7|regs:2:reg_array|r|bits:18:r~q  & \myprocessor|decode7|valA[12]~15_combout ))))

	.dataa(\myprocessor|decode7|regs:3:reg_array|r|bits:18:r~q ),
	.datab(\myprocessor|decode7|valA[18]~398_combout ),
	.datac(\myprocessor|decode7|regs:2:reg_array|r|bits:18:r~q ),
	.datad(\myprocessor|decode7|valA[12]~15_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[18]~399_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[18]~399 .lut_mask = 16'hB8CC;
defparam \myprocessor|decode7|valA[18]~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N28
cycloneive_lcell_comb \myprocessor|decode7|valA[18]~400 (
// Equation(s):
// \myprocessor|decode7|valA[18]~400_combout  = (\myprocessor|decode7|valA[12]~11_combout  & (((\myprocessor|decode7|valA[12]~14_combout )))) # (!\myprocessor|decode7|valA[12]~11_combout  & ((\myprocessor|decode7|valA[12]~14_combout  & 
// (\myprocessor|decode7|valA[18]~395_combout )) # (!\myprocessor|decode7|valA[12]~14_combout  & ((\myprocessor|decode7|valA[18]~399_combout )))))

	.dataa(\myprocessor|decode7|valA[12]~11_combout ),
	.datab(\myprocessor|decode7|valA[18]~395_combout ),
	.datac(\myprocessor|decode7|valA[12]~14_combout ),
	.datad(\myprocessor|decode7|valA[18]~399_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[18]~400_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[18]~400 .lut_mask = 16'hE5E0;
defparam \myprocessor|decode7|valA[18]~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N18
cycloneive_lcell_comb \myprocessor|decode7|valA[18]~401 (
// Equation(s):
// \myprocessor|decode7|valA[18]~401_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]) # ((\myprocessor|decode7|regs:13:reg_array|r|bits:18:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|decode7|regs:12:reg_array|r|bits:18:r~q )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|decode7|regs:12:reg_array|r|bits:18:r~q ),
	.datad(\myprocessor|decode7|regs:13:reg_array|r|bits:18:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[18]~401_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[18]~401 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valA[18]~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N0
cycloneive_lcell_comb \myprocessor|decode7|valA[18]~402 (
// Equation(s):
// \myprocessor|decode7|valA[18]~402_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|valA[18]~401_combout  & ((\myprocessor|decode7|regs:15:reg_array|r|bits:18:r~q ))) # 
// (!\myprocessor|decode7|valA[18]~401_combout  & (\myprocessor|decode7|regs:14:reg_array|r|bits:18:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|decode7|valA[18]~401_combout ))))

	.dataa(\myprocessor|decode7|regs:14:reg_array|r|bits:18:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|decode7|regs:15:reg_array|r|bits:18:r~q ),
	.datad(\myprocessor|decode7|valA[18]~401_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[18]~402_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[18]~402 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valA[18]~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N26
cycloneive_lcell_comb \myprocessor|decode7|valA[18]~388 (
// Equation(s):
// \myprocessor|decode7|valA[18]~388_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:24:reg_array|r|bits:18:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:16:reg_array|r|bits:18:r~q 
// )))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|decode7|regs:24:reg_array|r|bits:18:r~q ),
	.datac(\myprocessor|decode7|regs:16:reg_array|r|bits:18:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[18]~388_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[18]~388 .lut_mask = 16'hEE50;
defparam \myprocessor|decode7|valA[18]~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N4
cycloneive_lcell_comb \myprocessor|decode7|valA[18]~389 (
// Equation(s):
// \myprocessor|decode7|valA[18]~389_combout  = (\myprocessor|decode7|valA[18]~388_combout  & (((\myprocessor|decode7|regs:28:reg_array|r|bits:18:r~q ) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19])))) # 
// (!\myprocessor|decode7|valA[18]~388_combout  & (\myprocessor|decode7|regs:20:reg_array|r|bits:18:r~q  & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\myprocessor|decode7|regs:20:reg_array|r|bits:18:r~q ),
	.datab(\myprocessor|decode7|valA[18]~388_combout ),
	.datac(\myprocessor|decode7|regs:28:reg_array|r|bits:18:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[18]~389_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[18]~389 .lut_mask = 16'hE2CC;
defparam \myprocessor|decode7|valA[18]~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N6
cycloneive_lcell_comb \myprocessor|decode7|valA[18]~386 (
// Equation(s):
// \myprocessor|decode7|valA[18]~386_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:25:reg_array|r|bits:18:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:17:reg_array|r|bits:18:r~q 
// ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:17:reg_array|r|bits:18:r~q ),
	.datad(\myprocessor|decode7|regs:25:reg_array|r|bits:18:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[18]~386_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[18]~386 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[18]~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N4
cycloneive_lcell_comb \myprocessor|decode7|valA[18]~387 (
// Equation(s):
// \myprocessor|decode7|valA[18]~387_combout  = (\myprocessor|decode7|valA[18]~386_combout  & (((\myprocessor|decode7|regs:29:reg_array|r|bits:18:r~q ) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19])))) # 
// (!\myprocessor|decode7|valA[18]~386_combout  & (\myprocessor|decode7|regs:21:reg_array|r|bits:18:r~q  & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\myprocessor|decode7|regs:21:reg_array|r|bits:18:r~q ),
	.datab(\myprocessor|decode7|valA[18]~386_combout ),
	.datac(\myprocessor|decode7|regs:29:reg_array|r|bits:18:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[18]~387_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[18]~387 .lut_mask = 16'hE2CC;
defparam \myprocessor|decode7|valA[18]~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N8
cycloneive_lcell_comb \myprocessor|decode7|valA[18]~390 (
// Equation(s):
// \myprocessor|decode7|valA[18]~390_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]) # ((\myprocessor|decode7|valA[18]~387_combout )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|decode7|valA[18]~389_combout )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|decode7|valA[18]~389_combout ),
	.datad(\myprocessor|decode7|valA[18]~387_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[18]~390_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[18]~390 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valA[18]~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N6
cycloneive_lcell_comb \myprocessor|decode7|valA[18]~391 (
// Equation(s):
// \myprocessor|decode7|valA[18]~391_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19])))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|regs:23:reg_array|r|bits:18:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|decode7|regs:19:reg_array|r|bits:18:r~q 
// ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|decode7|regs:19:reg_array|r|bits:18:r~q ),
	.datac(\myprocessor|decode7|regs:23:reg_array|r|bits:18:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[18]~391_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[18]~391 .lut_mask = 16'hFA44;
defparam \myprocessor|decode7|valA[18]~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N28
cycloneive_lcell_comb \myprocessor|decode7|valA[18]~392 (
// Equation(s):
// \myprocessor|decode7|valA[18]~392_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|valA[18]~391_combout  & (\myprocessor|decode7|regs:31:reg_array|r|bits:18:r~q )) # 
// (!\myprocessor|decode7|valA[18]~391_combout  & ((\myprocessor|decode7|regs:27:reg_array|r|bits:18:r~q ))))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|decode7|valA[18]~391_combout ))))

	.dataa(\myprocessor|decode7|regs:31:reg_array|r|bits:18:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:27:reg_array|r|bits:18:r~q ),
	.datad(\myprocessor|decode7|valA[18]~391_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[18]~392_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[18]~392 .lut_mask = 16'hBBC0;
defparam \myprocessor|decode7|valA[18]~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N16
cycloneive_lcell_comb \myprocessor|decode7|valA[18]~384 (
// Equation(s):
// \myprocessor|decode7|valA[18]~384_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|regs:22:reg_array|r|bits:18:r~q ) # ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|decode7|regs:18:reg_array|r|bits:18:r~q  & !\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\myprocessor|decode7|regs:22:reg_array|r|bits:18:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|decode7|regs:18:reg_array|r|bits:18:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[18]~384_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[18]~384 .lut_mask = 16'hCCB8;
defparam \myprocessor|decode7|valA[18]~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N24
cycloneive_lcell_comb \myprocessor|decode7|valA[18]~385 (
// Equation(s):
// \myprocessor|decode7|valA[18]~385_combout  = (\myprocessor|decode7|valA[18]~384_combout  & (((\myprocessor|decode7|regs:30:reg_array|r|bits:18:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]))) # 
// (!\myprocessor|decode7|valA[18]~384_combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:26:reg_array|r|bits:18:r~q )))

	.dataa(\myprocessor|decode7|valA[18]~384_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:26:reg_array|r|bits:18:r~q ),
	.datad(\myprocessor|decode7|regs:30:reg_array|r|bits:18:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[18]~385_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[18]~385 .lut_mask = 16'hEA62;
defparam \myprocessor|decode7|valA[18]~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N18
cycloneive_lcell_comb \myprocessor|decode7|valA[18]~393 (
// Equation(s):
// \myprocessor|decode7|valA[18]~393_combout  = (\myprocessor|decode7|valA[18]~390_combout  & ((\myprocessor|decode7|valA[18]~392_combout ) # ((!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18])))) # 
// (!\myprocessor|decode7|valA[18]~390_combout  & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & \myprocessor|decode7|valA[18]~385_combout ))))

	.dataa(\myprocessor|decode7|valA[18]~390_combout ),
	.datab(\myprocessor|decode7|valA[18]~392_combout ),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datad(\myprocessor|decode7|valA[18]~385_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[18]~393_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[18]~393 .lut_mask = 16'hDA8A;
defparam \myprocessor|decode7|valA[18]~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N22
cycloneive_lcell_comb \myprocessor|decode7|valA[18]~403 (
// Equation(s):
// \myprocessor|decode7|valA[18]~403_combout  = (\myprocessor|decode7|valA[12]~11_combout  & ((\myprocessor|decode7|valA[18]~400_combout  & (\myprocessor|decode7|valA[18]~402_combout )) # (!\myprocessor|decode7|valA[18]~400_combout  & 
// ((\myprocessor|decode7|valA[18]~393_combout ))))) # (!\myprocessor|decode7|valA[12]~11_combout  & (\myprocessor|decode7|valA[18]~400_combout ))

	.dataa(\myprocessor|decode7|valA[12]~11_combout ),
	.datab(\myprocessor|decode7|valA[18]~400_combout ),
	.datac(\myprocessor|decode7|valA[18]~402_combout ),
	.datad(\myprocessor|decode7|valA[18]~393_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[18]~403_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[18]~403 .lut_mask = 16'hE6C4;
defparam \myprocessor|decode7|valA[18]~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N20
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxxNx|F[19]~34 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxxNx|F[19]~34_combout  = (\myprocessor|execute01|F[1]~4_combout  & (\myprocessor|decode7|valA[16]~46_combout )) # (!\myprocessor|execute01|F[1]~4_combout  & ((\myprocessor|decode7|valA[18]~403_combout )))

	.dataa(\myprocessor|decode7|valA[16]~46_combout ),
	.datab(\myprocessor|decode7|valA[18]~403_combout ),
	.datac(gnd),
	.datad(\myprocessor|execute01|F[1]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxxNx|F[19]~34_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[19]~34 .lut_mask = 16'hAACC;
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[19]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N4
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxxNx|F[19]~37 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxxNx|F[19]~37_combout  = (\myprocessor|execute01|F[0]~1_combout  & (\myprocessor|execute02|shifter_inst|LxxxNx|F[19]~34_combout )) # (!\myprocessor|execute01|F[0]~1_combout  & 
// ((\myprocessor|execute02|shifter_inst|LxxxNx|F[20]~36_combout )))

	.dataa(gnd),
	.datab(\myprocessor|execute02|shifter_inst|LxxxNx|F[19]~34_combout ),
	.datac(\myprocessor|execute01|F[0]~1_combout ),
	.datad(\myprocessor|execute02|shifter_inst|LxxxNx|F[20]~36_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxxNx|F[19]~37_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[19]~37 .lut_mask = 16'hCFC0;
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[19]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N6
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxxNx|F[15]~33 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxxNx|F[15]~33_combout  = (\myprocessor|execute01|F[0]~1_combout  & ((\myprocessor|execute02|shifter_inst|LxxxNx|F[14]~31_combout ))) # (!\myprocessor|execute01|F[0]~1_combout  & 
// (\myprocessor|execute02|shifter_inst|LxxxNx|F[16]~19_combout ))

	.dataa(\myprocessor|execute02|shifter_inst|LxxxNx|F[16]~19_combout ),
	.datab(gnd),
	.datac(\myprocessor|execute01|F[0]~1_combout ),
	.datad(\myprocessor|execute02|shifter_inst|LxxxNx|F[14]~31_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxxNx|F[15]~33_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[15]~33 .lut_mask = 16'hFA0A;
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[15]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N10
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxNxx|F[19]~8 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxNxx|F[19]~8_combout  = (\myprocessor|decode7|valA[12]~0_combout  & ((\myprocessor|execute01|F[2]~5_combout  & ((\myprocessor|execute02|shifter_inst|LxxxNx|F[15]~33_combout ))) # 
// (!\myprocessor|execute01|F[2]~5_combout  & (\myprocessor|execute02|shifter_inst|LxxxNx|F[19]~37_combout ))))

	.dataa(\myprocessor|execute02|shifter_inst|LxxxNx|F[19]~37_combout ),
	.datab(\myprocessor|execute02|shifter_inst|LxxxNx|F[15]~33_combout ),
	.datac(\myprocessor|decode7|valA[12]~0_combout ),
	.datad(\myprocessor|execute01|F[2]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxNxx|F[19]~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxNxx|F[19]~8 .lut_mask = 16'hC0A0;
defparam \myprocessor|execute02|shifter_inst|LxxNxx|F[19]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N14
cycloneive_lcell_comb \myprocessor|execute02|R[27]~197 (
// Equation(s):
// \myprocessor|execute02|R[27]~197_combout  = (\myprocessor|execute02|R[7]~46_combout  & (((\myprocessor|execute02|R[7]~231_combout )))) # (!\myprocessor|execute02|R[7]~46_combout  & ((\myprocessor|execute02|R[7]~231_combout  & 
// ((\myprocessor|execute02|shifter_inst|LxxNxx|F[19]~8_combout ))) # (!\myprocessor|execute02|R[7]~231_combout  & (\myprocessor|execute02|shifter_inst|LxxxNx|F[27]~57_combout ))))

	.dataa(\myprocessor|execute02|R[7]~46_combout ),
	.datab(\myprocessor|execute02|shifter_inst|LxxxNx|F[27]~57_combout ),
	.datac(\myprocessor|execute02|R[7]~231_combout ),
	.datad(\myprocessor|execute02|shifter_inst|LxxNxx|F[19]~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[27]~197_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[27]~197 .lut_mask = 16'hF4A4;
defparam \myprocessor|execute02|R[27]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N18
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxxNx|F[23]~42 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxxNx|F[23]~42_combout  = (\myprocessor|execute01|F[1]~4_combout  & ((\myprocessor|decode7|valA[20]~445_combout ))) # (!\myprocessor|execute01|F[1]~4_combout  & (\myprocessor|decode7|valA[22]~487_combout ))

	.dataa(gnd),
	.datab(\myprocessor|decode7|valA[22]~487_combout ),
	.datac(\myprocessor|execute01|F[1]~4_combout ),
	.datad(\myprocessor|decode7|valA[20]~445_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxxNx|F[23]~42_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[23]~42 .lut_mask = 16'hFC0C;
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[23]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N14
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxxNx|F[23]~55 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxxNx|F[23]~55_combout  = (\myprocessor|decode7|valA[12]~0_combout  & ((\myprocessor|execute01|F[0]~1_combout  & ((\myprocessor|execute02|shifter_inst|LxxxNx|F[23]~42_combout ))) # 
// (!\myprocessor|execute01|F[0]~1_combout  & (\myprocessor|execute02|shifter_inst|LxxxNx|F[23]~44_combout ))))

	.dataa(\myprocessor|decode7|valA[12]~0_combout ),
	.datab(\myprocessor|execute02|shifter_inst|LxxxNx|F[23]~44_combout ),
	.datac(\myprocessor|execute01|F[0]~1_combout ),
	.datad(\myprocessor|execute02|shifter_inst|LxxxNx|F[23]~42_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxxNx|F[23]~55_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[23]~55 .lut_mask = 16'hA808;
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[23]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N0
cycloneive_lcell_comb \myprocessor|execute02|R[27]~198 (
// Equation(s):
// \myprocessor|execute02|R[27]~198_combout  = (\myprocessor|execute02|R[27]~197_combout  & ((\myprocessor|execute02|shifter_inst|LxNxxx|F[11]~12_combout ) # ((!\myprocessor|execute02|R[7]~46_combout )))) # (!\myprocessor|execute02|R[27]~197_combout  & 
// (((\myprocessor|execute02|R[7]~46_combout  & \myprocessor|execute02|shifter_inst|LxxxNx|F[23]~55_combout ))))

	.dataa(\myprocessor|execute02|shifter_inst|LxNxxx|F[11]~12_combout ),
	.datab(\myprocessor|execute02|R[27]~197_combout ),
	.datac(\myprocessor|execute02|R[7]~46_combout ),
	.datad(\myprocessor|execute02|shifter_inst|LxxxNx|F[23]~55_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[27]~198_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[27]~198 .lut_mask = 16'hBC8C;
defparam \myprocessor|execute02|R[27]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N14
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|upper0|sum[11] (
// Equation(s):
// \myprocessor|execute02|adder_inst|upper0|sum [11] = \myprocessor|execute02|adder_inst|upper0|carry[11]~9_combout  $ (\myprocessor|execute01|F[27]~27_combout  $ (\myprocessor|decode1|ALUopcode[0]~1_combout  $ (\myprocessor|decode7|valA[27]~593_combout )))

	.dataa(\myprocessor|execute02|adder_inst|upper0|carry[11]~9_combout ),
	.datab(\myprocessor|execute01|F[27]~27_combout ),
	.datac(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datad(\myprocessor|decode7|valA[27]~593_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|upper0|sum [11]),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|upper0|sum[11] .lut_mask = 16'h6996;
defparam \myprocessor|execute02|adder_inst|upper0|sum[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N16
cycloneive_lcell_comb \myprocessor|execute02|R[27]~199 (
// Equation(s):
// \myprocessor|execute02|R[27]~199_combout  = (\myprocessor|execute02|R[7]~49_combout  & ((\myprocessor|execute02|R[27]~198_combout ) # ((\myprocessor|execute02|R[26]~247_combout )))) # (!\myprocessor|execute02|R[7]~49_combout  & 
// (((!\myprocessor|execute02|adder_inst|upper0|sum [11] & !\myprocessor|execute02|R[26]~247_combout ))))

	.dataa(\myprocessor|execute02|R[27]~198_combout ),
	.datab(\myprocessor|execute02|adder_inst|upper0|sum [11]),
	.datac(\myprocessor|execute02|R[7]~49_combout ),
	.datad(\myprocessor|execute02|R[26]~247_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[27]~199_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[27]~199 .lut_mask = 16'hF0A3;
defparam \myprocessor|execute02|R[27]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N6
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxxNx|F[27]~29 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxxNx|F[27]~29_combout  = (\myprocessor|execute01|F[1]~4_combout  & ((\myprocessor|decode7|valA[29]~634_combout ))) # (!\myprocessor|execute01|F[1]~4_combout  & (\myprocessor|decode7|valA[27]~592_combout ))

	.dataa(\myprocessor|decode7|valA[27]~592_combout ),
	.datab(gnd),
	.datac(\myprocessor|execute01|F[1]~4_combout ),
	.datad(\myprocessor|decode7|valA[29]~634_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxxNx|F[27]~29_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[27]~29 .lut_mask = 16'hFA0A;
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[27]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N10
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxxNx|F[27]~50 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxxNx|F[27]~50_combout  = (\myprocessor|execute01|F[0]~1_combout  & (\myprocessor|execute02|shifter_inst|RxxxNx|F[28]~41_combout )) # (!\myprocessor|execute01|F[0]~1_combout  & 
// ((\myprocessor|execute02|shifter_inst|RxxxNx|F[27]~29_combout )))

	.dataa(\myprocessor|execute02|shifter_inst|RxxxNx|F[28]~41_combout ),
	.datab(gnd),
	.datac(\myprocessor|execute01|F[0]~1_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxxxNx|F[27]~29_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxxNx|F[27]~50_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[27]~50 .lut_mask = 16'hAFA0;
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[27]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N2
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxNxxx|F~20 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxNxxx|F~20_combout  = (!\myprocessor|execute01|F[3]~7_combout  & ((\myprocessor|execute02|shifter_inst|RxNxxx|F[19]~11_combout ) # ((\myprocessor|execute02|shifter_inst|RxxxNx|F[27]~50_combout  & 
// \myprocessor|execute02|shifter_inst|LxNxxx|F~2_combout ))))

	.dataa(\myprocessor|execute02|shifter_inst|RxxxNx|F[27]~50_combout ),
	.datab(\myprocessor|execute02|shifter_inst|RxNxxx|F[19]~11_combout ),
	.datac(\myprocessor|execute02|shifter_inst|LxNxxx|F~2_combout ),
	.datad(\myprocessor|execute01|F[3]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxNxxx|F~20_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxNxxx|F~20 .lut_mask = 16'h00EC;
defparam \myprocessor|execute02|shifter_inst|RxNxxx|F~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N22
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RNxxxx|F~15 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RNxxxx|F~15_combout  = (\myprocessor|execute02|shifter_inst|RxNxxx|F~20_combout  & ((\myprocessor|decode1|immed_notRT~combout  & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [4])) # 
// (!\myprocessor|decode1|immed_notRT~combout  & ((!\myprocessor|decode7|valB[4]~135_combout )))))

	.dataa(\myprocessor|decode1|immed_notRT~combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [4]),
	.datac(\myprocessor|decode7|valB[4]~135_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxNxxx|F~20_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RNxxxx|F~15_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RNxxxx|F~15 .lut_mask = 16'h2700;
defparam \myprocessor|execute02|shifter_inst|RNxxxx|F~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N20
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|upper1|sum[11] (
// Equation(s):
// \myprocessor|execute02|adder_inst|upper1|sum [11] = \myprocessor|execute02|adder_inst|upper1|carry[11]~9_combout  $ (\myprocessor|execute01|F[27]~27_combout  $ (\myprocessor|decode1|ALUopcode[0]~1_combout  $ (\myprocessor|decode7|valA[27]~593_combout )))

	.dataa(\myprocessor|execute02|adder_inst|upper1|carry[11]~9_combout ),
	.datab(\myprocessor|execute01|F[27]~27_combout ),
	.datac(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datad(\myprocessor|decode7|valA[27]~593_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|upper1|sum [11]),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|upper1|sum[11] .lut_mask = 16'h6996;
defparam \myprocessor|execute02|adder_inst|upper1|sum[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N26
cycloneive_lcell_comb \myprocessor|execute02|R[27]~200 (
// Equation(s):
// \myprocessor|execute02|R[27]~200_combout  = (\myprocessor|execute02|R[26]~247_combout  & ((\myprocessor|execute02|R[27]~199_combout  & (\myprocessor|execute02|shifter_inst|RNxxxx|F~15_combout )) # (!\myprocessor|execute02|R[27]~199_combout  & 
// ((!\myprocessor|execute02|adder_inst|upper1|sum [11]))))) # (!\myprocessor|execute02|R[26]~247_combout  & (\myprocessor|execute02|R[27]~199_combout ))

	.dataa(\myprocessor|execute02|R[26]~247_combout ),
	.datab(\myprocessor|execute02|R[27]~199_combout ),
	.datac(\myprocessor|execute02|shifter_inst|RNxxxx|F~15_combout ),
	.datad(\myprocessor|execute02|adder_inst|upper1|sum [11]),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[27]~200_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[27]~200 .lut_mask = 16'hC4E6;
defparam \myprocessor|execute02|R[27]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y45_N0
cycloneive_ram_block \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\myprocessor|decode1|Equal10~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\myprocessor|decode7|valB[27]~555_combout ,\myprocessor|decode7|valB[26]~575_combout }),
	.portaaddr({\myprocessor|execute02|R[11]~138_combout ,\myprocessor|execute02|R[10]~133_combout ,\myprocessor|execute02|R[9]~127_combout ,\myprocessor|execute02|R[8]~121_combout ,\myprocessor|execute02|R[7]~94_combout ,\myprocessor|execute02|R[6]~61_combout ,
\myprocessor|execute02|R[5]~54_combout ,\myprocessor|execute02|R[4]~87_combout ,\myprocessor|execute02|R[3]~82_combout ,\myprocessor|execute02|R[2]~77_combout ,\myprocessor|execute02|R[1]~100_combout ,\myprocessor|execute02|R[0]~70_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a26 .init_file = "test-fibonacci-dmem.hex";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ALTSYNCRAM";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 12;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 2;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 4095;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 12;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 2;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N2
cycloneive_lcell_comb \myprocessor|writeback1|F[27]~83 (
// Equation(s):
// \myprocessor|writeback1|F[27]~83_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [27] & (\myprocessor|memory1|altsyncram_component|auto_generated|q_a [27] & \myprocessor|decode1|Equal7~1_combout ))

	.dataa(gnd),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [27]),
	.datac(\myprocessor|memory1|altsyncram_component|auto_generated|q_a [27]),
	.datad(\myprocessor|decode1|Equal7~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[27]~83_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[27]~83 .lut_mask = 16'hC000;
defparam \myprocessor|writeback1|F[27]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N14
cycloneive_lcell_comb \myprocessor|writeback1|F[27]~85 (
// Equation(s):
// \myprocessor|writeback1|F[27]~85_combout  = (\myprocessor|writeback1|F[27]~84_combout ) # ((\myprocessor|writeback1|F[27]~83_combout ) # ((\myprocessor|writeback1|F[24]~75_combout  & \myprocessor|execute02|R[27]~200_combout )))

	.dataa(\myprocessor|writeback1|F[24]~75_combout ),
	.datab(\myprocessor|writeback1|F[27]~84_combout ),
	.datac(\myprocessor|execute02|R[27]~200_combout ),
	.datad(\myprocessor|writeback1|F[27]~83_combout ),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[27]~85_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[27]~85 .lut_mask = 16'hFFEC;
defparam \myprocessor|writeback1|F[27]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y33_N27
dffeas \myprocessor|decode7|regs:8:reg_array|r|bits:27:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[27]~85_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[8]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:8:reg_array|r|bits:27:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:8:reg_array|r|bits:27:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:8:reg_array|r|bits:27:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N26
cycloneive_lcell_comb \myprocessor|decode7|valA[27]~573 (
// Equation(s):
// \myprocessor|decode7|valA[27]~573_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|regs:9:reg_array|r|bits:27:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|decode7|regs:8:reg_array|r|bits:27:r~q ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|regs:8:reg_array|r|bits:27:r~q ),
	.datad(\myprocessor|decode7|regs:9:reg_array|r|bits:27:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[27]~573_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[27]~573 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[27]~573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N10
cycloneive_lcell_comb \myprocessor|decode7|valA[27]~574 (
// Equation(s):
// \myprocessor|decode7|valA[27]~574_combout  = (\myprocessor|decode7|valA[27]~573_combout  & (((\myprocessor|decode7|regs:11:reg_array|r|bits:27:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]))) # 
// (!\myprocessor|decode7|valA[27]~573_combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|regs:10:reg_array|r|bits:27:r~q ))))

	.dataa(\myprocessor|decode7|valA[27]~573_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|decode7|regs:11:reg_array|r|bits:27:r~q ),
	.datad(\myprocessor|decode7|regs:10:reg_array|r|bits:27:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[27]~574_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[27]~574 .lut_mask = 16'hE6A2;
defparam \myprocessor|decode7|valA[27]~574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N16
cycloneive_lcell_comb \myprocessor|decode7|valA[27]~575 (
// Equation(s):
// \myprocessor|decode7|valA[27]~575_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:25:reg_array|r|bits:27:r~q ) # ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19])))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|decode7|regs:17:reg_array|r|bits:27:r~q  & !\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\myprocessor|decode7|regs:25:reg_array|r|bits:27:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:17:reg_array|r|bits:27:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[27]~575_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[27]~575 .lut_mask = 16'hCCB8;
defparam \myprocessor|decode7|valA[27]~575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N18
cycloneive_lcell_comb \myprocessor|decode7|valA[27]~576 (
// Equation(s):
// \myprocessor|decode7|valA[27]~576_combout  = (\myprocessor|decode7|valA[27]~575_combout  & (((\myprocessor|decode7|regs:29:reg_array|r|bits:27:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]))) # 
// (!\myprocessor|decode7|valA[27]~575_combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|regs:21:reg_array|r|bits:27:r~q ))))

	.dataa(\myprocessor|decode7|valA[27]~575_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|decode7|regs:29:reg_array|r|bits:27:r~q ),
	.datad(\myprocessor|decode7|regs:21:reg_array|r|bits:27:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[27]~576_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[27]~576 .lut_mask = 16'hE6A2;
defparam \myprocessor|decode7|valA[27]~576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N2
cycloneive_lcell_comb \myprocessor|decode7|valA[27]~579 (
// Equation(s):
// \myprocessor|decode7|valA[27]~579_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:24:reg_array|r|bits:27:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:16:reg_array|r|bits:27:r~q 
// ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:16:reg_array|r|bits:27:r~q ),
	.datad(\myprocessor|decode7|regs:24:reg_array|r|bits:27:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[27]~579_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[27]~579 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[27]~579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N2
cycloneive_lcell_comb \myprocessor|decode7|valA[27]~580 (
// Equation(s):
// \myprocessor|decode7|valA[27]~580_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|valA[27]~579_combout  & ((\myprocessor|decode7|regs:28:reg_array|r|bits:27:r~q ))) # 
// (!\myprocessor|decode7|valA[27]~579_combout  & (\myprocessor|decode7|regs:20:reg_array|r|bits:27:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|decode7|valA[27]~579_combout ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|decode7|regs:20:reg_array|r|bits:27:r~q ),
	.datac(\myprocessor|decode7|regs:28:reg_array|r|bits:27:r~q ),
	.datad(\myprocessor|decode7|valA[27]~579_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[27]~580_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[27]~580 .lut_mask = 16'hF588;
defparam \myprocessor|decode7|valA[27]~580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N12
cycloneive_lcell_comb \myprocessor|decode7|valA[27]~577 (
// Equation(s):
// \myprocessor|decode7|valA[27]~577_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]) # ((\myprocessor|decode7|regs:22:reg_array|r|bits:27:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:18:reg_array|r|bits:27:r~q )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:18:reg_array|r|bits:27:r~q ),
	.datad(\myprocessor|decode7|regs:22:reg_array|r|bits:27:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[27]~577_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[27]~577 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valA[27]~577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N14
cycloneive_lcell_comb \myprocessor|decode7|valA[27]~578 (
// Equation(s):
// \myprocessor|decode7|valA[27]~578_combout  = (\myprocessor|decode7|valA[27]~577_combout  & (((\myprocessor|decode7|regs:30:reg_array|r|bits:27:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]))) # 
// (!\myprocessor|decode7|valA[27]~577_combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:26:reg_array|r|bits:27:r~q ))))

	.dataa(\myprocessor|decode7|valA[27]~577_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:30:reg_array|r|bits:27:r~q ),
	.datad(\myprocessor|decode7|regs:26:reg_array|r|bits:27:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[27]~578_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[27]~578 .lut_mask = 16'hE6A2;
defparam \myprocessor|decode7|valA[27]~578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N28
cycloneive_lcell_comb \myprocessor|decode7|valA[27]~581 (
// Equation(s):
// \myprocessor|decode7|valA[27]~581_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18])))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|valA[27]~578_combout ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|decode7|valA[27]~580_combout ))))

	.dataa(\myprocessor|decode7|valA[27]~580_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|valA[27]~578_combout ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[27]~581_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[27]~581 .lut_mask = 16'hFC22;
defparam \myprocessor|decode7|valA[27]~581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N12
cycloneive_lcell_comb \myprocessor|decode7|valA[27]~582 (
// Equation(s):
// \myprocessor|decode7|valA[27]~582_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]) # ((\myprocessor|decode7|regs:23:reg_array|r|bits:27:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:19:reg_array|r|bits:27:r~q )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:19:reg_array|r|bits:27:r~q ),
	.datad(\myprocessor|decode7|regs:23:reg_array|r|bits:27:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[27]~582_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[27]~582 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valA[27]~582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N10
cycloneive_lcell_comb \myprocessor|decode7|valA[27]~583 (
// Equation(s):
// \myprocessor|decode7|valA[27]~583_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|valA[27]~582_combout  & ((\myprocessor|decode7|regs:31:reg_array|r|bits:27:r~q ))) # 
// (!\myprocessor|decode7|valA[27]~582_combout  & (\myprocessor|decode7|regs:27:reg_array|r|bits:27:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|decode7|valA[27]~582_combout ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|decode7|regs:27:reg_array|r|bits:27:r~q ),
	.datac(\myprocessor|decode7|regs:31:reg_array|r|bits:27:r~q ),
	.datad(\myprocessor|decode7|valA[27]~582_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[27]~583_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[27]~583 .lut_mask = 16'hF588;
defparam \myprocessor|decode7|valA[27]~583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N6
cycloneive_lcell_comb \myprocessor|decode7|valA[27]~584 (
// Equation(s):
// \myprocessor|decode7|valA[27]~584_combout  = (\myprocessor|decode7|valA[27]~581_combout  & (((\myprocessor|decode7|valA[27]~583_combout ) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\myprocessor|decode7|valA[27]~581_combout  & (\myprocessor|decode7|valA[27]~576_combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\myprocessor|decode7|valA[27]~576_combout ),
	.datab(\myprocessor|decode7|valA[27]~581_combout ),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datad(\myprocessor|decode7|valA[27]~583_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[27]~584_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[27]~584 .lut_mask = 16'hEC2C;
defparam \myprocessor|decode7|valA[27]~584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N28
cycloneive_lcell_comb \myprocessor|decode7|valA[27]~585 (
// Equation(s):
// \myprocessor|decode7|valA[27]~585_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18])))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|decode7|regs:6:reg_array|r|bits:27:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|regs:4:reg_array|r|bits:27:r~q )))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|decode7|regs:6:reg_array|r|bits:27:r~q ),
	.datac(\myprocessor|decode7|regs:4:reg_array|r|bits:27:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[27]~585_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[27]~585 .lut_mask = 16'hEE50;
defparam \myprocessor|decode7|valA[27]~585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N22
cycloneive_lcell_comb \myprocessor|decode7|valA[27]~586 (
// Equation(s):
// \myprocessor|decode7|valA[27]~586_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|valA[27]~585_combout  & (\myprocessor|decode7|regs:7:reg_array|r|bits:27:r~q )) # 
// (!\myprocessor|decode7|valA[27]~585_combout  & ((\myprocessor|decode7|regs:5:reg_array|r|bits:27:r~q ))))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|decode7|valA[27]~585_combout ))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|decode7|valA[27]~585_combout ),
	.datac(\myprocessor|decode7|regs:7:reg_array|r|bits:27:r~q ),
	.datad(\myprocessor|decode7|regs:5:reg_array|r|bits:27:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[27]~586_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[27]~586 .lut_mask = 16'hE6C4;
defparam \myprocessor|decode7|valA[27]~586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N14
cycloneive_lcell_comb \myprocessor|decode7|valA[27]~587 (
// Equation(s):
// \myprocessor|decode7|valA[27]~587_combout  = (\myprocessor|decode7|valA[12]~19_combout  & ((\myprocessor|decode7|valA[27]~586_combout ) # ((!\myprocessor|decode7|valA[12]~18_combout )))) # (!\myprocessor|decode7|valA[12]~19_combout  & 
// (((\myprocessor|decode7|regs:1:reg_array|r|bits:27:r~q  & \myprocessor|decode7|valA[12]~18_combout ))))

	.dataa(\myprocessor|decode7|valA[12]~19_combout ),
	.datab(\myprocessor|decode7|valA[27]~586_combout ),
	.datac(\myprocessor|decode7|regs:1:reg_array|r|bits:27:r~q ),
	.datad(\myprocessor|decode7|valA[12]~18_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[27]~587_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[27]~587 .lut_mask = 16'hD8AA;
defparam \myprocessor|decode7|valA[27]~587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N2
cycloneive_lcell_comb \myprocessor|decode7|valA[27]~588 (
// Equation(s):
// \myprocessor|decode7|valA[27]~588_combout  = (\myprocessor|decode7|valA[12]~15_combout  & ((\myprocessor|decode7|valA[27]~587_combout  & (\myprocessor|decode7|regs:3:reg_array|r|bits:27:r~q )) # (!\myprocessor|decode7|valA[27]~587_combout  & 
// ((\myprocessor|decode7|regs:2:reg_array|r|bits:27:r~q ))))) # (!\myprocessor|decode7|valA[12]~15_combout  & (((\myprocessor|decode7|valA[27]~587_combout ))))

	.dataa(\myprocessor|decode7|valA[12]~15_combout ),
	.datab(\myprocessor|decode7|regs:3:reg_array|r|bits:27:r~q ),
	.datac(\myprocessor|decode7|regs:2:reg_array|r|bits:27:r~q ),
	.datad(\myprocessor|decode7|valA[27]~587_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[27]~588_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[27]~588 .lut_mask = 16'hDDA0;
defparam \myprocessor|decode7|valA[27]~588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N16
cycloneive_lcell_comb \myprocessor|decode7|valA[27]~589 (
// Equation(s):
// \myprocessor|decode7|valA[27]~589_combout  = (\myprocessor|decode7|valA[12]~11_combout  & ((\myprocessor|decode7|valA[27]~584_combout ) # ((\myprocessor|decode7|valA[12]~14_combout )))) # (!\myprocessor|decode7|valA[12]~11_combout  & 
// (((!\myprocessor|decode7|valA[12]~14_combout  & \myprocessor|decode7|valA[27]~588_combout ))))

	.dataa(\myprocessor|decode7|valA[27]~584_combout ),
	.datab(\myprocessor|decode7|valA[12]~11_combout ),
	.datac(\myprocessor|decode7|valA[12]~14_combout ),
	.datad(\myprocessor|decode7|valA[27]~588_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[27]~589_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[27]~589 .lut_mask = 16'hCBC8;
defparam \myprocessor|decode7|valA[27]~589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N22
cycloneive_lcell_comb \myprocessor|decode7|valA[27]~590 (
// Equation(s):
// \myprocessor|decode7|valA[27]~590_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]) # ((\myprocessor|decode7|regs:14:reg_array|r|bits:27:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|decode7|regs:12:reg_array|r|bits:27:r~q )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|regs:12:reg_array|r|bits:27:r~q ),
	.datad(\myprocessor|decode7|regs:14:reg_array|r|bits:27:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[27]~590_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[27]~590 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valA[27]~590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N16
cycloneive_lcell_comb \myprocessor|decode7|valA[27]~591 (
// Equation(s):
// \myprocessor|decode7|valA[27]~591_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|valA[27]~590_combout  & (\myprocessor|decode7|regs:15:reg_array|r|bits:27:r~q )) # 
// (!\myprocessor|decode7|valA[27]~590_combout  & ((\myprocessor|decode7|regs:13:reg_array|r|bits:27:r~q ))))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|decode7|valA[27]~590_combout ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|decode7|regs:15:reg_array|r|bits:27:r~q ),
	.datac(\myprocessor|decode7|regs:13:reg_array|r|bits:27:r~q ),
	.datad(\myprocessor|decode7|valA[27]~590_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[27]~591_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[27]~591 .lut_mask = 16'hDDA0;
defparam \myprocessor|decode7|valA[27]~591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N18
cycloneive_lcell_comb \myprocessor|decode7|valA[27]~592 (
// Equation(s):
// \myprocessor|decode7|valA[27]~592_combout  = (\myprocessor|decode7|valA[27]~589_combout  & (((\myprocessor|decode7|valA[27]~591_combout ) # (!\myprocessor|decode7|valA[12]~14_combout )))) # (!\myprocessor|decode7|valA[27]~589_combout  & 
// (\myprocessor|decode7|valA[27]~574_combout  & (\myprocessor|decode7|valA[12]~14_combout )))

	.dataa(\myprocessor|decode7|valA[27]~574_combout ),
	.datab(\myprocessor|decode7|valA[27]~589_combout ),
	.datac(\myprocessor|decode7|valA[12]~14_combout ),
	.datad(\myprocessor|decode7|valA[27]~591_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[27]~592_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[27]~592 .lut_mask = 16'hEC2C;
defparam \myprocessor|decode7|valA[27]~592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N24
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxxNx|F[25]~13 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxxNx|F[25]~13_combout  = (\myprocessor|execute01|F[1]~4_combout  & (\myprocessor|decode7|valA[27]~592_combout )) # (!\myprocessor|execute01|F[1]~4_combout  & ((\myprocessor|decode7|valA[25]~550_combout )))

	.dataa(\myprocessor|execute01|F[1]~4_combout ),
	.datab(gnd),
	.datac(\myprocessor|decode7|valA[27]~592_combout ),
	.datad(\myprocessor|decode7|valA[25]~550_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxxNx|F[25]~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[25]~13 .lut_mask = 16'hF5A0;
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[25]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N10
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxxNx|F[25]~14 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxxNx|F[25]~14_combout  = (\myprocessor|execute01|F[0]~1_combout  & (\myprocessor|execute02|shifter_inst|RxxxNx|F[26]~12_combout )) # (!\myprocessor|execute01|F[0]~1_combout  & 
// ((\myprocessor|execute02|shifter_inst|RxxxNx|F[25]~13_combout )))

	.dataa(gnd),
	.datab(\myprocessor|execute01|F[0]~1_combout ),
	.datac(\myprocessor|execute02|shifter_inst|RxxxNx|F[26]~12_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxxxNx|F[25]~13_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxxNx|F[25]~14_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[25]~14 .lut_mask = 16'hF3C0;
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[25]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N22
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxNxxx|F~17 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxNxxx|F~17_combout  = (\myprocessor|execute02|shifter_inst|RxxxNx|F[25]~14_combout  & ((\myprocessor|execute02|shifter_inst|LxNxxx|F~2_combout ) # ((\myprocessor|execute01|F[2]~5_combout  & 
// \myprocessor|execute02|shifter_inst|RxxxNx|F[29]~20_combout )))) # (!\myprocessor|execute02|shifter_inst|RxxxNx|F[25]~14_combout  & (\myprocessor|execute01|F[2]~5_combout  & ((\myprocessor|execute02|shifter_inst|RxxxNx|F[29]~20_combout ))))

	.dataa(\myprocessor|execute02|shifter_inst|RxxxNx|F[25]~14_combout ),
	.datab(\myprocessor|execute01|F[2]~5_combout ),
	.datac(\myprocessor|execute02|shifter_inst|LxNxxx|F~2_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxxxNx|F[29]~20_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxNxxx|F~17_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxNxxx|F~17 .lut_mask = 16'hECA0;
defparam \myprocessor|execute02|shifter_inst|RxNxxx|F~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N12
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RNxxxx|F~9 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RNxxxx|F~9_combout  = (!\myprocessor|execute01|F[4]~8_combout  & (!\myprocessor|execute01|F[3]~7_combout  & \myprocessor|execute02|shifter_inst|RxNxxx|F~17_combout ))

	.dataa(\myprocessor|execute01|F[4]~8_combout ),
	.datab(\myprocessor|execute01|F[3]~7_combout ),
	.datac(\myprocessor|execute02|shifter_inst|RxNxxx|F~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RNxxxx|F~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RNxxxx|F~9 .lut_mask = 16'h1010;
defparam \myprocessor|execute02|shifter_inst|RNxxxx|F~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N8
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|upper1|sum[9] (
// Equation(s):
// \myprocessor|execute02|adder_inst|upper1|sum [9] = \myprocessor|decode1|ALUopcode[0]~1_combout  $ (\myprocessor|decode7|valA[25]~551_combout  $ (\myprocessor|execute02|adder_inst|upper1|carry[9]~7_combout  $ (\myprocessor|execute01|F[25]~25_combout )))

	.dataa(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datab(\myprocessor|decode7|valA[25]~551_combout ),
	.datac(\myprocessor|execute02|adder_inst|upper1|carry[9]~7_combout ),
	.datad(\myprocessor|execute01|F[25]~25_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|upper1|sum [9]),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|upper1|sum[9] .lut_mask = 16'h6996;
defparam \myprocessor|execute02|adder_inst|upper1|sum[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N26
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|upper0|sum[9] (
// Equation(s):
// \myprocessor|execute02|adder_inst|upper0|sum [9] = \myprocessor|decode1|ALUopcode[0]~1_combout  $ (\myprocessor|decode7|valA[25]~551_combout  $ (\myprocessor|execute02|adder_inst|upper0|carry[9]~7_combout  $ (\myprocessor|execute01|F[25]~25_combout )))

	.dataa(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datab(\myprocessor|decode7|valA[25]~551_combout ),
	.datac(\myprocessor|execute02|adder_inst|upper0|carry[9]~7_combout ),
	.datad(\myprocessor|execute01|F[25]~25_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|upper0|sum [9]),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|upper0|sum[9] .lut_mask = 16'h6996;
defparam \myprocessor|execute02|adder_inst|upper0|sum[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N10
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxxNx|F[21]~49 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxxNx|F[21]~49_combout  = (\myprocessor|decode7|valA[12]~0_combout  & ((\myprocessor|execute01|F[0]~1_combout  & ((\myprocessor|execute02|shifter_inst|LxxxNx|F[21]~38_combout ))) # 
// (!\myprocessor|execute01|F[0]~1_combout  & (\myprocessor|execute02|shifter_inst|LxxxNx|F[22]~40_combout ))))

	.dataa(\myprocessor|execute02|shifter_inst|LxxxNx|F[22]~40_combout ),
	.datab(\myprocessor|decode7|valA[12]~0_combout ),
	.datac(\myprocessor|execute02|shifter_inst|LxxxNx|F[21]~38_combout ),
	.datad(\myprocessor|execute01|F[0]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxxNx|F[21]~49_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[21]~49 .lut_mask = 16'hC088;
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[21]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N4
cycloneive_lcell_comb \myprocessor|execute02|R[25]~189 (
// Equation(s):
// \myprocessor|execute02|R[25]~189_combout  = (\myprocessor|execute02|R[7]~46_combout  & (((\myprocessor|execute02|R[7]~231_combout )))) # (!\myprocessor|execute02|R[7]~46_combout  & ((\myprocessor|execute02|R[7]~231_combout  & 
// ((\myprocessor|execute02|shifter_inst|LxxNxx|F[17]~1_combout ))) # (!\myprocessor|execute02|R[7]~231_combout  & (\myprocessor|execute02|shifter_inst|LxxxNx|F[25]~51_combout ))))

	.dataa(\myprocessor|execute02|shifter_inst|LxxxNx|F[25]~51_combout ),
	.datab(\myprocessor|execute02|R[7]~46_combout ),
	.datac(\myprocessor|execute02|R[7]~231_combout ),
	.datad(\myprocessor|execute02|shifter_inst|LxxNxx|F[17]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[25]~189_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[25]~189 .lut_mask = 16'hF2C2;
defparam \myprocessor|execute02|R[25]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N22
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxNxxx|F[9]~10 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxNxxx|F[9]~10_combout  = (\myprocessor|execute01|F[3]~7_combout  & (\myprocessor|execute02|shifter_inst|LxxxNx|F~3_combout  & ((!\myprocessor|execute01|F[2]~5_combout )))) # (!\myprocessor|execute01|F[3]~7_combout  & 
// (((\myprocessor|execute02|shifter_inst|LxxNxx|F[9]~0_combout ))))

	.dataa(\myprocessor|execute02|shifter_inst|LxxxNx|F~3_combout ),
	.datab(\myprocessor|execute02|shifter_inst|LxxNxx|F[9]~0_combout ),
	.datac(\myprocessor|execute01|F[3]~7_combout ),
	.datad(\myprocessor|execute01|F[2]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxNxxx|F[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxNxxx|F[9]~10 .lut_mask = 16'h0CAC;
defparam \myprocessor|execute02|shifter_inst|LxNxxx|F[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N14
cycloneive_lcell_comb \myprocessor|execute02|R[25]~190 (
// Equation(s):
// \myprocessor|execute02|R[25]~190_combout  = (\myprocessor|execute02|R[7]~46_combout  & ((\myprocessor|execute02|R[25]~189_combout  & ((\myprocessor|execute02|shifter_inst|LxNxxx|F[9]~10_combout ))) # (!\myprocessor|execute02|R[25]~189_combout  & 
// (\myprocessor|execute02|shifter_inst|LxxxNx|F[21]~49_combout )))) # (!\myprocessor|execute02|R[7]~46_combout  & (((\myprocessor|execute02|R[25]~189_combout ))))

	.dataa(\myprocessor|execute02|shifter_inst|LxxxNx|F[21]~49_combout ),
	.datab(\myprocessor|execute02|R[7]~46_combout ),
	.datac(\myprocessor|execute02|R[25]~189_combout ),
	.datad(\myprocessor|execute02|shifter_inst|LxNxxx|F[9]~10_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[25]~190_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[25]~190 .lut_mask = 16'hF838;
defparam \myprocessor|execute02|R[25]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N28
cycloneive_lcell_comb \myprocessor|execute02|R[25]~191 (
// Equation(s):
// \myprocessor|execute02|R[25]~191_combout  = (\myprocessor|execute02|R[7]~49_combout  & (((\myprocessor|execute02|R[26]~247_combout ) # (\myprocessor|execute02|R[25]~190_combout )))) # (!\myprocessor|execute02|R[7]~49_combout  & 
// (!\myprocessor|execute02|adder_inst|upper0|sum [9] & (!\myprocessor|execute02|R[26]~247_combout )))

	.dataa(\myprocessor|execute02|adder_inst|upper0|sum [9]),
	.datab(\myprocessor|execute02|R[7]~49_combout ),
	.datac(\myprocessor|execute02|R[26]~247_combout ),
	.datad(\myprocessor|execute02|R[25]~190_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[25]~191_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[25]~191 .lut_mask = 16'hCDC1;
defparam \myprocessor|execute02|R[25]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N6
cycloneive_lcell_comb \myprocessor|execute02|R[25]~192 (
// Equation(s):
// \myprocessor|execute02|R[25]~192_combout  = (\myprocessor|execute02|R[26]~247_combout  & ((\myprocessor|execute02|R[25]~191_combout  & (\myprocessor|execute02|shifter_inst|RNxxxx|F~9_combout )) # (!\myprocessor|execute02|R[25]~191_combout  & 
// ((!\myprocessor|execute02|adder_inst|upper1|sum [9]))))) # (!\myprocessor|execute02|R[26]~247_combout  & (((\myprocessor|execute02|R[25]~191_combout ))))

	.dataa(\myprocessor|execute02|shifter_inst|RNxxxx|F~9_combout ),
	.datab(\myprocessor|execute02|adder_inst|upper1|sum [9]),
	.datac(\myprocessor|execute02|R[26]~247_combout ),
	.datad(\myprocessor|execute02|R[25]~191_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[25]~192_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[25]~192 .lut_mask = 16'hAF30;
defparam \myprocessor|execute02|R[25]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N26
cycloneive_lcell_comb \myprocessor|writeback1|F[25]~78 (
// Equation(s):
// \myprocessor|writeback1|F[25]~78_combout  = (\myprocessor|decode1|ALUopcode[1]~2_combout  & ((\myprocessor|decode1|ALUopcode[0]~0_combout  & ((\myprocessor|decode7|valA[25]~550_combout ) # (\myprocessor|decode7|valB[25]~515_combout ))) # 
// (!\myprocessor|decode1|ALUopcode[0]~0_combout  & (\myprocessor|decode7|valA[25]~550_combout  & \myprocessor|decode7|valB[25]~515_combout ))))

	.dataa(\myprocessor|decode1|ALUopcode[1]~2_combout ),
	.datab(\myprocessor|decode1|ALUopcode[0]~0_combout ),
	.datac(\myprocessor|decode7|valA[25]~550_combout ),
	.datad(\myprocessor|decode7|valB[25]~515_combout ),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[25]~78_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[25]~78 .lut_mask = 16'hA880;
defparam \myprocessor|writeback1|F[25]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y48_N0
cycloneive_ram_block \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\myprocessor|decode1|Equal10~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\myprocessor|decode7|valB[25]~515_combout ,\myprocessor|decode7|valB[24]~535_combout }),
	.portaaddr({\myprocessor|execute02|R[11]~138_combout ,\myprocessor|execute02|R[10]~133_combout ,\myprocessor|execute02|R[9]~127_combout ,\myprocessor|execute02|R[8]~121_combout ,\myprocessor|execute02|R[7]~94_combout ,\myprocessor|execute02|R[6]~61_combout ,
\myprocessor|execute02|R[5]~54_combout ,\myprocessor|execute02|R[4]~87_combout ,\myprocessor|execute02|R[3]~82_combout ,\myprocessor|execute02|R[2]~77_combout ,\myprocessor|execute02|R[1]~100_combout ,\myprocessor|execute02|R[0]~70_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a24 .init_file = "test-fibonacci-dmem.hex";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ALTSYNCRAM";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 12;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 2;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 4095;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 12;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 2;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N16
cycloneive_lcell_comb \myprocessor|writeback1|F[25]~77 (
// Equation(s):
// \myprocessor|writeback1|F[25]~77_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [27] & (\myprocessor|memory1|altsyncram_component|auto_generated|q_a [25] & \myprocessor|decode1|Equal7~1_combout ))

	.dataa(gnd),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [27]),
	.datac(\myprocessor|memory1|altsyncram_component|auto_generated|q_a [25]),
	.datad(\myprocessor|decode1|Equal7~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[25]~77_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[25]~77 .lut_mask = 16'hC000;
defparam \myprocessor|writeback1|F[25]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N20
cycloneive_lcell_comb \myprocessor|writeback1|F[25]~79 (
// Equation(s):
// \myprocessor|writeback1|F[25]~79_combout  = (\myprocessor|writeback1|F[25]~78_combout ) # ((\myprocessor|writeback1|F[25]~77_combout ) # ((\myprocessor|writeback1|F[24]~75_combout  & \myprocessor|execute02|R[25]~192_combout )))

	.dataa(\myprocessor|writeback1|F[24]~75_combout ),
	.datab(\myprocessor|execute02|R[25]~192_combout ),
	.datac(\myprocessor|writeback1|F[25]~78_combout ),
	.datad(\myprocessor|writeback1|F[25]~77_combout ),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[25]~79_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[25]~79 .lut_mask = 16'hFFF8;
defparam \myprocessor|writeback1|F[25]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y30_N23
dffeas \myprocessor|decode7|regs:8:reg_array|r|bits:25:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[25]~79_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[8]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:8:reg_array|r|bits:25:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:8:reg_array|r|bits:25:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:8:reg_array|r|bits:25:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N28
cycloneive_lcell_comb \myprocessor|decode7|valB[25]~496 (
// Equation(s):
// \myprocessor|decode7|valB[25]~496_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|regs:11:reg_array|r|bits:25:r~q ) # ((\myprocessor|decode7|valB[21]~5_combout )))) # (!\myprocessor|decode7|valB[21]~6_combout  & 
// (((\myprocessor|decode7|regs:9:reg_array|r|bits:25:r~q  & !\myprocessor|decode7|valB[21]~5_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|regs:11:reg_array|r|bits:25:r~q ),
	.datac(\myprocessor|decode7|regs:9:reg_array|r|bits:25:r~q ),
	.datad(\myprocessor|decode7|valB[21]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[25]~496_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[25]~496 .lut_mask = 16'hAAD8;
defparam \myprocessor|decode7|valB[25]~496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N8
cycloneive_lcell_comb \myprocessor|decode7|valB[25]~497 (
// Equation(s):
// \myprocessor|decode7|valB[25]~497_combout  = (\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[25]~496_combout  & ((\myprocessor|decode7|regs:10:reg_array|r|bits:25:r~q ))) # (!\myprocessor|decode7|valB[25]~496_combout  & 
// (\myprocessor|decode7|regs:8:reg_array|r|bits:25:r~q )))) # (!\myprocessor|decode7|valB[21]~5_combout  & (((\myprocessor|decode7|valB[25]~496_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|regs:8:reg_array|r|bits:25:r~q ),
	.datac(\myprocessor|decode7|regs:10:reg_array|r|bits:25:r~q ),
	.datad(\myprocessor|decode7|valB[25]~496_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[25]~497_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[25]~497 .lut_mask = 16'hF588;
defparam \myprocessor|decode7|valB[25]~497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N30
cycloneive_lcell_comb \myprocessor|decode7|valB[25]~508 (
// Equation(s):
// \myprocessor|decode7|valB[25]~508_combout  = (\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|regs:4:reg_array|r|bits:25:r~q ) # ((\myprocessor|decode7|valB[21]~6_combout )))) # (!\myprocessor|decode7|valB[21]~5_combout  & 
// (((\myprocessor|decode7|regs:5:reg_array|r|bits:25:r~q  & !\myprocessor|decode7|valB[21]~6_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|regs:4:reg_array|r|bits:25:r~q ),
	.datac(\myprocessor|decode7|regs:5:reg_array|r|bits:25:r~q ),
	.datad(\myprocessor|decode7|valB[21]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[25]~508_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[25]~508 .lut_mask = 16'hAAD8;
defparam \myprocessor|decode7|valB[25]~508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N8
cycloneive_lcell_comb \myprocessor|decode7|valB[25]~509 (
// Equation(s):
// \myprocessor|decode7|valB[25]~509_combout  = (\myprocessor|decode7|valB[25]~508_combout  & (((\myprocessor|decode7|regs:6:reg_array|r|bits:25:r~q )) # (!\myprocessor|decode7|valB[21]~6_combout ))) # (!\myprocessor|decode7|valB[25]~508_combout  & 
// (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|regs:7:reg_array|r|bits:25:r~q ))))

	.dataa(\myprocessor|decode7|valB[25]~508_combout ),
	.datab(\myprocessor|decode7|valB[21]~6_combout ),
	.datac(\myprocessor|decode7|regs:6:reg_array|r|bits:25:r~q ),
	.datad(\myprocessor|decode7|regs:7:reg_array|r|bits:25:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[25]~509_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[25]~509 .lut_mask = 16'hE6A2;
defparam \myprocessor|decode7|valB[25]~509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N28
cycloneive_lcell_comb \myprocessor|decode7|valB[25]~510 (
// Equation(s):
// \myprocessor|decode7|valB[25]~510_combout  = (\myprocessor|decode7|valB[21]~23_combout  & (((\myprocessor|decode7|valB[21]~26_combout )))) # (!\myprocessor|decode7|valB[21]~23_combout  & ((\myprocessor|decode7|valB[21]~26_combout  & 
// (\myprocessor|decode7|valB[25]~509_combout )) # (!\myprocessor|decode7|valB[21]~26_combout  & ((\myprocessor|decode7|regs:1:reg_array|r|bits:25:r~q )))))

	.dataa(\myprocessor|decode7|valB[25]~509_combout ),
	.datab(\myprocessor|decode7|valB[21]~23_combout ),
	.datac(\myprocessor|decode7|valB[21]~26_combout ),
	.datad(\myprocessor|decode7|regs:1:reg_array|r|bits:25:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[25]~510_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[25]~510 .lut_mask = 16'hE3E0;
defparam \myprocessor|decode7|valB[25]~510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N24
cycloneive_lcell_comb \myprocessor|decode7|valB[25]~511 (
// Equation(s):
// \myprocessor|decode7|valB[25]~511_combout  = (\myprocessor|decode7|valB[21]~656_combout  & ((\myprocessor|decode7|valB[25]~510_combout  & (\myprocessor|decode7|regs:2:reg_array|r|bits:25:r~q )) # (!\myprocessor|decode7|valB[25]~510_combout  & 
// ((\myprocessor|decode7|regs:3:reg_array|r|bits:25:r~q ))))) # (!\myprocessor|decode7|valB[21]~656_combout  & (((\myprocessor|decode7|valB[25]~510_combout ))))

	.dataa(\myprocessor|decode7|regs:2:reg_array|r|bits:25:r~q ),
	.datab(\myprocessor|decode7|valB[21]~656_combout ),
	.datac(\myprocessor|decode7|regs:3:reg_array|r|bits:25:r~q ),
	.datad(\myprocessor|decode7|valB[25]~510_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[25]~511_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[25]~511 .lut_mask = 16'hBBC0;
defparam \myprocessor|decode7|valB[25]~511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N22
cycloneive_lcell_comb \myprocessor|decode7|valB[25]~505 (
// Equation(s):
// \myprocessor|decode7|valB[25]~505_combout  = (\myprocessor|decode4|F[3]~0_combout  & (((\myprocessor|decode7|regs:26:reg_array|r|bits:25:r~q ) # (\myprocessor|decode4|F [2])))) # (!\myprocessor|decode4|F[3]~0_combout  & 
// (\myprocessor|decode7|regs:18:reg_array|r|bits:25:r~q  & ((!\myprocessor|decode4|F [2]))))

	.dataa(\myprocessor|decode7|regs:18:reg_array|r|bits:25:r~q ),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:26:reg_array|r|bits:25:r~q ),
	.datad(\myprocessor|decode4|F [2]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[25]~505_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[25]~505 .lut_mask = 16'hCCE2;
defparam \myprocessor|decode7|valB[25]~505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N24
cycloneive_lcell_comb \myprocessor|decode7|valB[25]~506 (
// Equation(s):
// \myprocessor|decode7|valB[25]~506_combout  = (\myprocessor|decode7|valB[25]~505_combout  & (((\myprocessor|decode7|regs:30:reg_array|r|bits:25:r~q )) # (!\myprocessor|decode4|F [2]))) # (!\myprocessor|decode7|valB[25]~505_combout  & 
// (\myprocessor|decode4|F [2] & (\myprocessor|decode7|regs:22:reg_array|r|bits:25:r~q )))

	.dataa(\myprocessor|decode7|valB[25]~505_combout ),
	.datab(\myprocessor|decode4|F [2]),
	.datac(\myprocessor|decode7|regs:22:reg_array|r|bits:25:r~q ),
	.datad(\myprocessor|decode7|regs:30:reg_array|r|bits:25:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[25]~506_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[25]~506 .lut_mask = 16'hEA62;
defparam \myprocessor|decode7|valB[25]~506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N22
cycloneive_lcell_comb \myprocessor|decode7|valB[25]~498 (
// Equation(s):
// \myprocessor|decode7|valB[25]~498_combout  = (\myprocessor|decode4|F [2] & ((\myprocessor|decode4|F[3]~0_combout ) # ((\myprocessor|decode7|regs:23:reg_array|r|bits:25:r~q )))) # (!\myprocessor|decode4|F [2] & (!\myprocessor|decode4|F[3]~0_combout  & 
// ((\myprocessor|decode7|regs:19:reg_array|r|bits:25:r~q ))))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:23:reg_array|r|bits:25:r~q ),
	.datad(\myprocessor|decode7|regs:19:reg_array|r|bits:25:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[25]~498_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[25]~498 .lut_mask = 16'hB9A8;
defparam \myprocessor|decode7|valB[25]~498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N14
cycloneive_lcell_comb \myprocessor|decode7|valB[25]~499 (
// Equation(s):
// \myprocessor|decode7|valB[25]~499_combout  = (\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|valB[25]~498_combout  & (\myprocessor|decode7|regs:31:reg_array|r|bits:25:r~q )) # (!\myprocessor|decode7|valB[25]~498_combout  & 
// ((\myprocessor|decode7|regs:27:reg_array|r|bits:25:r~q ))))) # (!\myprocessor|decode4|F[3]~0_combout  & (((\myprocessor|decode7|valB[25]~498_combout ))))

	.dataa(\myprocessor|decode4|F[3]~0_combout ),
	.datab(\myprocessor|decode7|regs:31:reg_array|r|bits:25:r~q ),
	.datac(\myprocessor|decode7|regs:27:reg_array|r|bits:25:r~q ),
	.datad(\myprocessor|decode7|valB[25]~498_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[25]~499_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[25]~499 .lut_mask = 16'hDDA0;
defparam \myprocessor|decode7|valB[25]~499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N4
cycloneive_lcell_comb \myprocessor|decode7|valB[25]~502 (
// Equation(s):
// \myprocessor|decode7|valB[25]~502_combout  = (\myprocessor|decode4|F[3]~0_combout  & (((\myprocessor|decode4|F [2])))) # (!\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode4|F [2] & ((\myprocessor|decode7|regs:21:reg_array|r|bits:25:r~q ))) # 
// (!\myprocessor|decode4|F [2] & (\myprocessor|decode7|regs:17:reg_array|r|bits:25:r~q ))))

	.dataa(\myprocessor|decode7|regs:17:reg_array|r|bits:25:r~q ),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:21:reg_array|r|bits:25:r~q ),
	.datad(\myprocessor|decode4|F [2]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[25]~502_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[25]~502 .lut_mask = 16'hFC22;
defparam \myprocessor|decode7|valB[25]~502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N8
cycloneive_lcell_comb \myprocessor|decode7|valB[25]~503 (
// Equation(s):
// \myprocessor|decode7|valB[25]~503_combout  = (\myprocessor|decode7|valB[25]~502_combout  & ((\myprocessor|decode7|regs:29:reg_array|r|bits:25:r~q ) # ((!\myprocessor|decode4|F[3]~0_combout )))) # (!\myprocessor|decode7|valB[25]~502_combout  & 
// (((\myprocessor|decode7|regs:25:reg_array|r|bits:25:r~q  & \myprocessor|decode4|F[3]~0_combout ))))

	.dataa(\myprocessor|decode7|regs:29:reg_array|r|bits:25:r~q ),
	.datab(\myprocessor|decode7|valB[25]~502_combout ),
	.datac(\myprocessor|decode7|regs:25:reg_array|r|bits:25:r~q ),
	.datad(\myprocessor|decode4|F[3]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[25]~503_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[25]~503 .lut_mask = 16'hB8CC;
defparam \myprocessor|decode7|valB[25]~503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N24
cycloneive_lcell_comb \myprocessor|decode7|valB[25]~500 (
// Equation(s):
// \myprocessor|decode7|valB[25]~500_combout  = (\myprocessor|decode4|F[3]~0_combout  & (((\myprocessor|decode7|regs:24:reg_array|r|bits:25:r~q ) # (\myprocessor|decode4|F [2])))) # (!\myprocessor|decode4|F[3]~0_combout  & 
// (\myprocessor|decode7|regs:16:reg_array|r|bits:25:r~q  & ((!\myprocessor|decode4|F [2]))))

	.dataa(\myprocessor|decode7|regs:16:reg_array|r|bits:25:r~q ),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:24:reg_array|r|bits:25:r~q ),
	.datad(\myprocessor|decode4|F [2]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[25]~500_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[25]~500 .lut_mask = 16'hCCE2;
defparam \myprocessor|decode7|valB[25]~500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N12
cycloneive_lcell_comb \myprocessor|decode7|valB[25]~501 (
// Equation(s):
// \myprocessor|decode7|valB[25]~501_combout  = (\myprocessor|decode4|F [2] & ((\myprocessor|decode7|valB[25]~500_combout  & (\myprocessor|decode7|regs:28:reg_array|r|bits:25:r~q )) # (!\myprocessor|decode7|valB[25]~500_combout  & 
// ((\myprocessor|decode7|regs:20:reg_array|r|bits:25:r~q ))))) # (!\myprocessor|decode4|F [2] & (((\myprocessor|decode7|valB[25]~500_combout ))))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode7|regs:28:reg_array|r|bits:25:r~q ),
	.datac(\myprocessor|decode7|regs:20:reg_array|r|bits:25:r~q ),
	.datad(\myprocessor|decode7|valB[25]~500_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[25]~501_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[25]~501 .lut_mask = 16'hDDA0;
defparam \myprocessor|decode7|valB[25]~501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N16
cycloneive_lcell_comb \myprocessor|decode7|valB[25]~504 (
// Equation(s):
// \myprocessor|decode7|valB[25]~504_combout  = (\myprocessor|decode7|valB[21]~6_combout  & (\myprocessor|decode7|valB[21]~5_combout )) # (!\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[21]~5_combout  & 
// ((\myprocessor|decode7|valB[25]~501_combout ))) # (!\myprocessor|decode7|valB[21]~5_combout  & (\myprocessor|decode7|valB[25]~503_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|valB[21]~5_combout ),
	.datac(\myprocessor|decode7|valB[25]~503_combout ),
	.datad(\myprocessor|decode7|valB[25]~501_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[25]~504_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[25]~504 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valB[25]~504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N2
cycloneive_lcell_comb \myprocessor|decode7|valB[25]~507 (
// Equation(s):
// \myprocessor|decode7|valB[25]~507_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[25]~504_combout  & (\myprocessor|decode7|valB[25]~506_combout )) # (!\myprocessor|decode7|valB[25]~504_combout  & 
// ((\myprocessor|decode7|valB[25]~499_combout ))))) # (!\myprocessor|decode7|valB[21]~6_combout  & (((\myprocessor|decode7|valB[25]~504_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|valB[25]~506_combout ),
	.datac(\myprocessor|decode7|valB[25]~499_combout ),
	.datad(\myprocessor|decode7|valB[25]~504_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[25]~507_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[25]~507 .lut_mask = 16'hDDA0;
defparam \myprocessor|decode7|valB[25]~507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N12
cycloneive_lcell_comb \myprocessor|decode7|valB[25]~512 (
// Equation(s):
// \myprocessor|decode7|valB[25]~512_combout  = (\myprocessor|decode7|valB[21]~20_combout  & (((\myprocessor|decode7|valB[21]~9_combout ) # (\myprocessor|decode7|valB[25]~507_combout )))) # (!\myprocessor|decode7|valB[21]~20_combout  & 
// (\myprocessor|decode7|valB[25]~511_combout  & (!\myprocessor|decode7|valB[21]~9_combout )))

	.dataa(\myprocessor|decode7|valB[21]~20_combout ),
	.datab(\myprocessor|decode7|valB[25]~511_combout ),
	.datac(\myprocessor|decode7|valB[21]~9_combout ),
	.datad(\myprocessor|decode7|valB[25]~507_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[25]~512_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[25]~512 .lut_mask = 16'hAEA4;
defparam \myprocessor|decode7|valB[25]~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N16
cycloneive_lcell_comb \myprocessor|decode7|valB[25]~513 (
// Equation(s):
// \myprocessor|decode7|valB[25]~513_combout  = (\myprocessor|decode7|valB[21]~5_combout  & (((\myprocessor|decode7|valB[21]~6_combout ) # (\myprocessor|decode7|regs:12:reg_array|r|bits:25:r~q )))) # (!\myprocessor|decode7|valB[21]~5_combout  & 
// (\myprocessor|decode7|regs:13:reg_array|r|bits:25:r~q  & (!\myprocessor|decode7|valB[21]~6_combout )))

	.dataa(\myprocessor|decode7|regs:13:reg_array|r|bits:25:r~q ),
	.datab(\myprocessor|decode7|valB[21]~5_combout ),
	.datac(\myprocessor|decode7|valB[21]~6_combout ),
	.datad(\myprocessor|decode7|regs:12:reg_array|r|bits:25:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[25]~513_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[25]~513 .lut_mask = 16'hCEC2;
defparam \myprocessor|decode7|valB[25]~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N14
cycloneive_lcell_comb \myprocessor|decode7|valB[25]~514 (
// Equation(s):
// \myprocessor|decode7|valB[25]~514_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[25]~513_combout  & (\myprocessor|decode7|regs:14:reg_array|r|bits:25:r~q )) # (!\myprocessor|decode7|valB[25]~513_combout  & 
// ((\myprocessor|decode7|regs:15:reg_array|r|bits:25:r~q ))))) # (!\myprocessor|decode7|valB[21]~6_combout  & (\myprocessor|decode7|valB[25]~513_combout ))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|valB[25]~513_combout ),
	.datac(\myprocessor|decode7|regs:14:reg_array|r|bits:25:r~q ),
	.datad(\myprocessor|decode7|regs:15:reg_array|r|bits:25:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[25]~514_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[25]~514 .lut_mask = 16'hE6C4;
defparam \myprocessor|decode7|valB[25]~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N10
cycloneive_lcell_comb \myprocessor|decode7|valB[25]~515 (
// Equation(s):
// \myprocessor|decode7|valB[25]~515_combout  = (\myprocessor|decode7|valB[25]~512_combout  & (((\myprocessor|decode7|valB[25]~514_combout ) # (!\myprocessor|decode7|valB[21]~9_combout )))) # (!\myprocessor|decode7|valB[25]~512_combout  & 
// (\myprocessor|decode7|valB[25]~497_combout  & ((\myprocessor|decode7|valB[21]~9_combout ))))

	.dataa(\myprocessor|decode7|valB[25]~497_combout ),
	.datab(\myprocessor|decode7|valB[25]~512_combout ),
	.datac(\myprocessor|decode7|valB[25]~514_combout ),
	.datad(\myprocessor|decode7|valB[21]~9_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[25]~515_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[25]~515 .lut_mask = 16'hE2CC;
defparam \myprocessor|decode7|valB[25]~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N18
cycloneive_lcell_comb \myprocessor|writeback1|F[24]~73 (
// Equation(s):
// \myprocessor|writeback1|F[24]~73_combout  = (\myprocessor|memory1|altsyncram_component|auto_generated|q_a [24] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [27] & \myprocessor|decode1|Equal7~1_combout ))

	.dataa(\myprocessor|memory1|altsyncram_component|auto_generated|q_a [24]),
	.datab(gnd),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [27]),
	.datad(\myprocessor|decode1|Equal7~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[24]~73_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[24]~73 .lut_mask = 16'hA000;
defparam \myprocessor|writeback1|F[24]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N12
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxNxxx|F~6 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxNxxx|F~6_combout  = (\myprocessor|decode7|valA[12]~0_combout  & ((\myprocessor|decode1|immed_notRT~combout  & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [3])) # 
// (!\myprocessor|decode1|immed_notRT~combout  & ((!\myprocessor|decode7|valB[3]~115_combout )))))

	.dataa(\myprocessor|decode1|immed_notRT~combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [3]),
	.datac(\myprocessor|decode7|valB[3]~115_combout ),
	.datad(\myprocessor|decode7|valA[12]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxNxxx|F~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxNxxx|F~6 .lut_mask = 16'h2700;
defparam \myprocessor|execute02|shifter_inst|LxNxxx|F~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N26
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxNxxx|F~19 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxNxxx|F~19_combout  = (\myprocessor|execute02|shifter_inst|LxNxxx|F~6_combout  & ((\myprocessor|execute01|F[2]~5_combout  & ((\myprocessor|execute02|shifter_inst|RxxxNx|F[28]~42_combout ))) # 
// (!\myprocessor|execute01|F[2]~5_combout  & (\myprocessor|execute02|shifter_inst|RxxxNx|F[24]~46_combout ))))

	.dataa(\myprocessor|execute02|shifter_inst|RxxxNx|F[24]~46_combout ),
	.datab(\myprocessor|execute01|F[2]~5_combout ),
	.datac(\myprocessor|execute02|shifter_inst|LxNxxx|F~6_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxxxNx|F[28]~42_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxNxxx|F~19_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxNxxx|F~19 .lut_mask = 16'hE020;
defparam \myprocessor|execute02|shifter_inst|RxNxxx|F~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N14
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RNxxxx|F~14 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RNxxxx|F~14_combout  = (\myprocessor|execute02|shifter_inst|RxNxxx|F~19_combout  & ((\myprocessor|decode1|immed_notRT~combout  & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [4])) # 
// (!\myprocessor|decode1|immed_notRT~combout  & ((!\myprocessor|decode7|valB[4]~135_combout )))))

	.dataa(\myprocessor|decode1|immed_notRT~combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [4]),
	.datac(\myprocessor|decode7|valB[4]~135_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxNxxx|F~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RNxxxx|F~14_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RNxxxx|F~14 .lut_mask = 16'h2700;
defparam \myprocessor|execute02|shifter_inst|RNxxxx|F~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N0
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|upper1|sum[8] (
// Equation(s):
// \myprocessor|execute02|adder_inst|upper1|sum [8] = \myprocessor|decode1|ALUopcode[0]~1_combout  $ (\myprocessor|decode7|valA[24]~530_combout  $ (\myprocessor|execute02|adder_inst|upper1|carry[8]~6_combout  $ (\myprocessor|execute01|F[24]~26_combout )))

	.dataa(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datab(\myprocessor|decode7|valA[24]~530_combout ),
	.datac(\myprocessor|execute02|adder_inst|upper1|carry[8]~6_combout ),
	.datad(\myprocessor|execute01|F[24]~26_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|upper1|sum [8]),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|upper1|sum[8] .lut_mask = 16'h6996;
defparam \myprocessor|execute02|adder_inst|upper1|sum[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N16
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxNxxx|F[8]~9 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxNxxx|F[8]~9_combout  = (\myprocessor|execute02|shifter_inst|LxNxxx|F~6_combout  & ((\myprocessor|execute01|F[2]~5_combout  & ((\myprocessor|execute02|shifter_inst|LxxxNx|F[4]~11_combout ))) # 
// (!\myprocessor|execute01|F[2]~5_combout  & (\myprocessor|execute02|shifter_inst|LxxxNx|F[8]~18_combout ))))

	.dataa(\myprocessor|execute02|shifter_inst|LxNxxx|F~6_combout ),
	.datab(\myprocessor|execute02|shifter_inst|LxxxNx|F[8]~18_combout ),
	.datac(\myprocessor|execute02|shifter_inst|LxxxNx|F[4]~11_combout ),
	.datad(\myprocessor|execute01|F[2]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxNxxx|F[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxNxxx|F[8]~9 .lut_mask = 16'hA088;
defparam \myprocessor|execute02|shifter_inst|LxNxxx|F[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N24
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxNxxx|F[23]~15 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxNxxx|F[23]~15_combout  = (\myprocessor|execute01|F[3]~7_combout  & (!\myprocessor|execute01|F[1]~4_combout  & (!\myprocessor|execute01|F[0]~1_combout  & !\myprocessor|execute01|F[2]~5_combout )))

	.dataa(\myprocessor|execute01|F[3]~7_combout ),
	.datab(\myprocessor|execute01|F[1]~4_combout ),
	.datac(\myprocessor|execute01|F[0]~1_combout ),
	.datad(\myprocessor|execute01|F[2]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxNxxx|F[23]~15_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxNxxx|F[23]~15 .lut_mask = 16'h0002;
defparam \myprocessor|execute02|shifter_inst|RxNxxx|F[23]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N28
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxNxxx|F[8]~26 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxNxxx|F[8]~26_combout  = (\myprocessor|execute02|shifter_inst|LxNxxx|F[8]~9_combout ) # ((\myprocessor|decode7|valA[0]~25_combout  & (\myprocessor|decode7|valA[12]~0_combout  & 
// \myprocessor|execute02|shifter_inst|RxNxxx|F[23]~15_combout )))

	.dataa(\myprocessor|decode7|valA[0]~25_combout ),
	.datab(\myprocessor|execute02|shifter_inst|LxNxxx|F[8]~9_combout ),
	.datac(\myprocessor|decode7|valA[12]~0_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxNxxx|F[23]~15_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxNxxx|F[8]~26_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxNxxx|F[8]~26 .lut_mask = 16'hECCC;
defparam \myprocessor|execute02|shifter_inst|LxNxxx|F[8]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N2
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxNxx|F[16]~14 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxNxx|F[16]~14_combout  = (\myprocessor|decode7|valA[12]~0_combout  & ((\myprocessor|execute01|F[2]~5_combout  & (\myprocessor|execute02|shifter_inst|LxxxNx|F[12]~16_combout )) # (!\myprocessor|execute01|F[2]~5_combout 
//  & ((\myprocessor|execute02|shifter_inst|LxxxNx|F[16]~21_combout )))))

	.dataa(\myprocessor|execute01|F[2]~5_combout ),
	.datab(\myprocessor|execute02|shifter_inst|LxxxNx|F[12]~16_combout ),
	.datac(\myprocessor|decode7|valA[12]~0_combout ),
	.datad(\myprocessor|execute02|shifter_inst|LxxxNx|F[16]~21_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxNxx|F[16]~14_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxNxx|F[16]~14 .lut_mask = 16'hD080;
defparam \myprocessor|execute02|shifter_inst|LxxNxx|F[16]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N20
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxxNx|F[20]~46 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxxNx|F[20]~46_combout  = (\myprocessor|decode7|valA[12]~0_combout  & ((\myprocessor|execute01|F[0]~1_combout  & ((\myprocessor|execute02|shifter_inst|LxxxNx|F[20]~36_combout ))) # 
// (!\myprocessor|execute01|F[0]~1_combout  & (\myprocessor|execute02|shifter_inst|LxxxNx|F[21]~38_combout ))))

	.dataa(\myprocessor|execute02|shifter_inst|LxxxNx|F[21]~38_combout ),
	.datab(\myprocessor|decode7|valA[12]~0_combout ),
	.datac(\myprocessor|execute01|F[0]~1_combout ),
	.datad(\myprocessor|execute02|shifter_inst|LxxxNx|F[20]~36_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxxNx|F[20]~46_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[20]~46 .lut_mask = 16'hC808;
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[20]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N14
cycloneive_lcell_comb \myprocessor|execute02|R[24]~185 (
// Equation(s):
// \myprocessor|execute02|R[24]~185_combout  = (\myprocessor|execute02|R[7]~231_combout  & (((\myprocessor|execute02|R[7]~46_combout )))) # (!\myprocessor|execute02|R[7]~231_combout  & ((\myprocessor|execute02|R[7]~46_combout  & 
// (\myprocessor|execute02|shifter_inst|LxxxNx|F[20]~46_combout )) # (!\myprocessor|execute02|R[7]~46_combout  & ((\myprocessor|execute02|shifter_inst|LxxxNx|F[24]~48_combout )))))

	.dataa(\myprocessor|execute02|R[7]~231_combout ),
	.datab(\myprocessor|execute02|shifter_inst|LxxxNx|F[20]~46_combout ),
	.datac(\myprocessor|execute02|shifter_inst|LxxxNx|F[24]~48_combout ),
	.datad(\myprocessor|execute02|R[7]~46_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[24]~185_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[24]~185 .lut_mask = 16'hEE50;
defparam \myprocessor|execute02|R[24]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N0
cycloneive_lcell_comb \myprocessor|execute02|R[24]~186 (
// Equation(s):
// \myprocessor|execute02|R[24]~186_combout  = (\myprocessor|execute02|R[24]~185_combout  & ((\myprocessor|execute02|shifter_inst|LxNxxx|F[8]~26_combout ) # ((!\myprocessor|execute02|R[7]~231_combout )))) # (!\myprocessor|execute02|R[24]~185_combout  & 
// (((\myprocessor|execute02|shifter_inst|LxxNxx|F[16]~14_combout  & \myprocessor|execute02|R[7]~231_combout ))))

	.dataa(\myprocessor|execute02|shifter_inst|LxNxxx|F[8]~26_combout ),
	.datab(\myprocessor|execute02|shifter_inst|LxxNxx|F[16]~14_combout ),
	.datac(\myprocessor|execute02|R[24]~185_combout ),
	.datad(\myprocessor|execute02|R[7]~231_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[24]~186_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[24]~186 .lut_mask = 16'hACF0;
defparam \myprocessor|execute02|R[24]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N18
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|upper0|sum[8] (
// Equation(s):
// \myprocessor|execute02|adder_inst|upper0|sum [8] = \myprocessor|decode1|ALUopcode[0]~1_combout  $ (\myprocessor|decode7|valA[24]~530_combout  $ (\myprocessor|execute02|adder_inst|upper0|carry[8]~6_combout  $ (\myprocessor|execute01|F[24]~26_combout )))

	.dataa(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datab(\myprocessor|decode7|valA[24]~530_combout ),
	.datac(\myprocessor|execute02|adder_inst|upper0|carry[8]~6_combout ),
	.datad(\myprocessor|execute01|F[24]~26_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|upper0|sum [8]),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|upper0|sum[8] .lut_mask = 16'h6996;
defparam \myprocessor|execute02|adder_inst|upper0|sum[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N20
cycloneive_lcell_comb \myprocessor|execute02|R[24]~187 (
// Equation(s):
// \myprocessor|execute02|R[24]~187_combout  = (\myprocessor|execute02|R[7]~49_combout  & ((\myprocessor|execute02|R[24]~186_combout ) # ((\myprocessor|execute02|R[26]~247_combout )))) # (!\myprocessor|execute02|R[7]~49_combout  & 
// (((!\myprocessor|execute02|R[26]~247_combout  & !\myprocessor|execute02|adder_inst|upper0|sum [8]))))

	.dataa(\myprocessor|execute02|R[24]~186_combout ),
	.datab(\myprocessor|execute02|R[7]~49_combout ),
	.datac(\myprocessor|execute02|R[26]~247_combout ),
	.datad(\myprocessor|execute02|adder_inst|upper0|sum [8]),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[24]~187_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[24]~187 .lut_mask = 16'hC8CB;
defparam \myprocessor|execute02|R[24]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N22
cycloneive_lcell_comb \myprocessor|execute02|R[24]~188 (
// Equation(s):
// \myprocessor|execute02|R[24]~188_combout  = (\myprocessor|execute02|R[26]~247_combout  & ((\myprocessor|execute02|R[24]~187_combout  & (\myprocessor|execute02|shifter_inst|RNxxxx|F~14_combout )) # (!\myprocessor|execute02|R[24]~187_combout  & 
// ((!\myprocessor|execute02|adder_inst|upper1|sum [8]))))) # (!\myprocessor|execute02|R[26]~247_combout  & (((\myprocessor|execute02|R[24]~187_combout ))))

	.dataa(\myprocessor|execute02|shifter_inst|RNxxxx|F~14_combout ),
	.datab(\myprocessor|execute02|adder_inst|upper1|sum [8]),
	.datac(\myprocessor|execute02|R[26]~247_combout ),
	.datad(\myprocessor|execute02|R[24]~187_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[24]~188_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[24]~188 .lut_mask = 16'hAF30;
defparam \myprocessor|execute02|R[24]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N12
cycloneive_lcell_comb \myprocessor|writeback1|F[24]~74 (
// Equation(s):
// \myprocessor|writeback1|F[24]~74_combout  = (\myprocessor|decode1|ALUopcode[1]~2_combout  & ((\myprocessor|decode1|ALUopcode[0]~0_combout  & ((\myprocessor|decode7|valB[24]~535_combout ) # (\myprocessor|decode7|valA[24]~529_combout ))) # 
// (!\myprocessor|decode1|ALUopcode[0]~0_combout  & (\myprocessor|decode7|valB[24]~535_combout  & \myprocessor|decode7|valA[24]~529_combout ))))

	.dataa(\myprocessor|decode1|ALUopcode[1]~2_combout ),
	.datab(\myprocessor|decode1|ALUopcode[0]~0_combout ),
	.datac(\myprocessor|decode7|valB[24]~535_combout ),
	.datad(\myprocessor|decode7|valA[24]~529_combout ),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[24]~74_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[24]~74 .lut_mask = 16'hA880;
defparam \myprocessor|writeback1|F[24]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N30
cycloneive_lcell_comb \myprocessor|writeback1|F[24]~76 (
// Equation(s):
// \myprocessor|writeback1|F[24]~76_combout  = (\myprocessor|writeback1|F[24]~73_combout ) # ((\myprocessor|writeback1|F[24]~74_combout ) # ((\myprocessor|writeback1|F[24]~75_combout  & \myprocessor|execute02|R[24]~188_combout )))

	.dataa(\myprocessor|writeback1|F[24]~75_combout ),
	.datab(\myprocessor|writeback1|F[24]~73_combout ),
	.datac(\myprocessor|execute02|R[24]~188_combout ),
	.datad(\myprocessor|writeback1|F[24]~74_combout ),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[24]~76_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[24]~76 .lut_mask = 16'hFFEC;
defparam \myprocessor|writeback1|F[24]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y37_N29
dffeas \myprocessor|decode7|regs:12:reg_array|r|bits:24:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[24]~76_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[12]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:12:reg_array|r|bits:24:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:12:reg_array|r|bits:24:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:12:reg_array|r|bits:24:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N28
cycloneive_lcell_comb \myprocessor|decode7|valA[24]~527 (
// Equation(s):
// \myprocessor|decode7|valA[24]~527_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|regs:13:reg_array|r|bits:24:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|decode7|regs:12:reg_array|r|bits:24:r~q 
// ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|regs:12:reg_array|r|bits:24:r~q ),
	.datad(\myprocessor|decode7|regs:13:reg_array|r|bits:24:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[24]~527_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[24]~527 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[24]~527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N12
cycloneive_lcell_comb \myprocessor|decode7|valA[24]~528 (
// Equation(s):
// \myprocessor|decode7|valA[24]~528_combout  = (\myprocessor|decode7|valA[24]~527_combout  & (((\myprocessor|decode7|regs:15:reg_array|r|bits:24:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]))) # 
// (!\myprocessor|decode7|valA[24]~527_combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|decode7|regs:14:reg_array|r|bits:24:r~q )))

	.dataa(\myprocessor|decode7|valA[24]~527_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|decode7|regs:14:reg_array|r|bits:24:r~q ),
	.datad(\myprocessor|decode7|regs:15:reg_array|r|bits:24:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[24]~528_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[24]~528 .lut_mask = 16'hEA62;
defparam \myprocessor|decode7|valA[24]~528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N18
cycloneive_lcell_comb \myprocessor|decode7|valA[24]~520 (
// Equation(s):
// \myprocessor|decode7|valA[24]~520_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18])))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|decode7|regs:10:reg_array|r|bits:24:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|regs:8:reg_array|r|bits:24:r~q 
// )))))

	.dataa(\myprocessor|decode7|regs:10:reg_array|r|bits:24:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|regs:8:reg_array|r|bits:24:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[24]~520_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[24]~520 .lut_mask = 16'hEE30;
defparam \myprocessor|decode7|valA[24]~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N20
cycloneive_lcell_comb \myprocessor|decode7|valA[24]~521 (
// Equation(s):
// \myprocessor|decode7|valA[24]~521_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|valA[24]~520_combout  & (\myprocessor|decode7|regs:11:reg_array|r|bits:24:r~q )) # 
// (!\myprocessor|decode7|valA[24]~520_combout  & ((\myprocessor|decode7|regs:9:reg_array|r|bits:24:r~q ))))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|decode7|valA[24]~520_combout ))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|decode7|valA[24]~520_combout ),
	.datac(\myprocessor|decode7|regs:11:reg_array|r|bits:24:r~q ),
	.datad(\myprocessor|decode7|regs:9:reg_array|r|bits:24:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[24]~521_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[24]~521 .lut_mask = 16'hE6C4;
defparam \myprocessor|decode7|valA[24]~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N8
cycloneive_lcell_comb \myprocessor|decode7|valA[24]~522 (
// Equation(s):
// \myprocessor|decode7|valA[24]~522_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|regs:5:reg_array|r|bits:24:r~q ) # ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18])))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|decode7|regs:4:reg_array|r|bits:24:r~q  & !\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\myprocessor|decode7|regs:5:reg_array|r|bits:24:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|regs:4:reg_array|r|bits:24:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[24]~522_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[24]~522 .lut_mask = 16'hCCB8;
defparam \myprocessor|decode7|valA[24]~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N2
cycloneive_lcell_comb \myprocessor|decode7|valA[24]~523 (
// Equation(s):
// \myprocessor|decode7|valA[24]~523_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|valA[24]~522_combout  & (\myprocessor|decode7|regs:7:reg_array|r|bits:24:r~q )) # 
// (!\myprocessor|decode7|valA[24]~522_combout  & ((\myprocessor|decode7|regs:6:reg_array|r|bits:24:r~q ))))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|decode7|valA[24]~522_combout ))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|decode7|valA[24]~522_combout ),
	.datac(\myprocessor|decode7|regs:7:reg_array|r|bits:24:r~q ),
	.datad(\myprocessor|decode7|regs:6:reg_array|r|bits:24:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[24]~523_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[24]~523 .lut_mask = 16'hE6C4;
defparam \myprocessor|decode7|valA[24]~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N22
cycloneive_lcell_comb \myprocessor|decode7|valA[24]~524 (
// Equation(s):
// \myprocessor|decode7|valA[24]~524_combout  = (\myprocessor|decode7|valA[12]~18_combout  & ((\myprocessor|decode7|valA[12]~19_combout  & ((\myprocessor|decode7|valA[24]~523_combout ))) # (!\myprocessor|decode7|valA[12]~19_combout  & 
// (\myprocessor|decode7|regs:1:reg_array|r|bits:24:r~q )))) # (!\myprocessor|decode7|valA[12]~18_combout  & (\myprocessor|decode7|valA[12]~19_combout ))

	.dataa(\myprocessor|decode7|valA[12]~18_combout ),
	.datab(\myprocessor|decode7|valA[12]~19_combout ),
	.datac(\myprocessor|decode7|regs:1:reg_array|r|bits:24:r~q ),
	.datad(\myprocessor|decode7|valA[24]~523_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[24]~524_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[24]~524 .lut_mask = 16'hEC64;
defparam \myprocessor|decode7|valA[24]~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N26
cycloneive_lcell_comb \myprocessor|decode7|valA[24]~525 (
// Equation(s):
// \myprocessor|decode7|valA[24]~525_combout  = (\myprocessor|decode7|valA[24]~524_combout  & (((\myprocessor|decode7|regs:3:reg_array|r|bits:24:r~q )) # (!\myprocessor|decode7|valA[12]~15_combout ))) # (!\myprocessor|decode7|valA[24]~524_combout  & 
// (\myprocessor|decode7|valA[12]~15_combout  & (\myprocessor|decode7|regs:2:reg_array|r|bits:24:r~q )))

	.dataa(\myprocessor|decode7|valA[24]~524_combout ),
	.datab(\myprocessor|decode7|valA[12]~15_combout ),
	.datac(\myprocessor|decode7|regs:2:reg_array|r|bits:24:r~q ),
	.datad(\myprocessor|decode7|regs:3:reg_array|r|bits:24:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[24]~525_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[24]~525 .lut_mask = 16'hEA62;
defparam \myprocessor|decode7|valA[24]~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N26
cycloneive_lcell_comb \myprocessor|decode7|valA[24]~526 (
// Equation(s):
// \myprocessor|decode7|valA[24]~526_combout  = (\myprocessor|decode7|valA[12]~11_combout  & (((\myprocessor|decode7|valA[12]~14_combout )))) # (!\myprocessor|decode7|valA[12]~11_combout  & ((\myprocessor|decode7|valA[12]~14_combout  & 
// (\myprocessor|decode7|valA[24]~521_combout )) # (!\myprocessor|decode7|valA[12]~14_combout  & ((\myprocessor|decode7|valA[24]~525_combout )))))

	.dataa(\myprocessor|decode7|valA[24]~521_combout ),
	.datab(\myprocessor|decode7|valA[12]~11_combout ),
	.datac(\myprocessor|decode7|valA[12]~14_combout ),
	.datad(\myprocessor|decode7|valA[24]~525_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[24]~526_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[24]~526 .lut_mask = 16'hE3E0;
defparam \myprocessor|decode7|valA[24]~526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N4
cycloneive_lcell_comb \myprocessor|decode7|valA[24]~517 (
// Equation(s):
// \myprocessor|decode7|valA[24]~517_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19])))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|decode7|regs:23:reg_array|r|bits:24:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|regs:19:reg_array|r|bits:24:r~q 
// )))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|decode7|regs:23:reg_array|r|bits:24:r~q ),
	.datac(\myprocessor|decode7|regs:19:reg_array|r|bits:24:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[24]~517_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[24]~517 .lut_mask = 16'hEE50;
defparam \myprocessor|decode7|valA[24]~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N18
cycloneive_lcell_comb \myprocessor|decode7|valA[24]~518 (
// Equation(s):
// \myprocessor|decode7|valA[24]~518_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|valA[24]~517_combout  & (\myprocessor|decode7|regs:31:reg_array|r|bits:24:r~q )) # 
// (!\myprocessor|decode7|valA[24]~517_combout  & ((\myprocessor|decode7|regs:27:reg_array|r|bits:24:r~q ))))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|valA[24]~517_combout ))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|decode7|valA[24]~517_combout ),
	.datac(\myprocessor|decode7|regs:31:reg_array|r|bits:24:r~q ),
	.datad(\myprocessor|decode7|regs:27:reg_array|r|bits:24:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[24]~518_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[24]~518 .lut_mask = 16'hE6C4;
defparam \myprocessor|decode7|valA[24]~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N4
cycloneive_lcell_comb \myprocessor|decode7|valA[24]~510 (
// Equation(s):
// \myprocessor|decode7|valA[24]~510_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|regs:22:reg_array|r|bits:24:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|decode7|regs:18:reg_array|r|bits:24:r~q 
// ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|decode7|regs:18:reg_array|r|bits:24:r~q ),
	.datad(\myprocessor|decode7|regs:22:reg_array|r|bits:24:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[24]~510_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[24]~510 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[24]~510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N26
cycloneive_lcell_comb \myprocessor|decode7|valA[24]~511 (
// Equation(s):
// \myprocessor|decode7|valA[24]~511_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|valA[24]~510_combout  & (\myprocessor|decode7|regs:30:reg_array|r|bits:24:r~q )) # 
// (!\myprocessor|decode7|valA[24]~510_combout  & ((\myprocessor|decode7|regs:26:reg_array|r|bits:24:r~q ))))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|decode7|valA[24]~510_combout ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|decode7|regs:30:reg_array|r|bits:24:r~q ),
	.datac(\myprocessor|decode7|regs:26:reg_array|r|bits:24:r~q ),
	.datad(\myprocessor|decode7|valA[24]~510_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[24]~511_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[24]~511 .lut_mask = 16'hDDA0;
defparam \myprocessor|decode7|valA[24]~511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N16
cycloneive_lcell_comb \myprocessor|decode7|valA[24]~512 (
// Equation(s):
// \myprocessor|decode7|valA[24]~512_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:25:reg_array|r|bits:24:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:17:reg_array|r|bits:24:r~q 
// ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:17:reg_array|r|bits:24:r~q ),
	.datad(\myprocessor|decode7|regs:25:reg_array|r|bits:24:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[24]~512_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[24]~512 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[24]~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N28
cycloneive_lcell_comb \myprocessor|decode7|valA[24]~513 (
// Equation(s):
// \myprocessor|decode7|valA[24]~513_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|valA[24]~512_combout  & ((\myprocessor|decode7|regs:29:reg_array|r|bits:24:r~q ))) # 
// (!\myprocessor|decode7|valA[24]~512_combout  & (\myprocessor|decode7|regs:21:reg_array|r|bits:24:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|decode7|valA[24]~512_combout ))))

	.dataa(\myprocessor|decode7|regs:21:reg_array|r|bits:24:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|decode7|regs:29:reg_array|r|bits:24:r~q ),
	.datad(\myprocessor|decode7|valA[24]~512_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[24]~513_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[24]~513 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valA[24]~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N22
cycloneive_lcell_comb \myprocessor|decode7|valA[24]~514 (
// Equation(s):
// \myprocessor|decode7|valA[24]~514_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:24:reg_array|r|bits:24:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:16:reg_array|r|bits:24:r~q 
// ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:16:reg_array|r|bits:24:r~q ),
	.datad(\myprocessor|decode7|regs:24:reg_array|r|bits:24:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[24]~514_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[24]~514 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[24]~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N10
cycloneive_lcell_comb \myprocessor|decode7|valA[24]~515 (
// Equation(s):
// \myprocessor|decode7|valA[24]~515_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|valA[24]~514_combout  & (\myprocessor|decode7|regs:28:reg_array|r|bits:24:r~q )) # 
// (!\myprocessor|decode7|valA[24]~514_combout  & ((\myprocessor|decode7|regs:20:reg_array|r|bits:24:r~q ))))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|decode7|valA[24]~514_combout ))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|decode7|valA[24]~514_combout ),
	.datac(\myprocessor|decode7|regs:28:reg_array|r|bits:24:r~q ),
	.datad(\myprocessor|decode7|regs:20:reg_array|r|bits:24:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[24]~515_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[24]~515 .lut_mask = 16'hE6C4;
defparam \myprocessor|decode7|valA[24]~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N2
cycloneive_lcell_comb \myprocessor|decode7|valA[24]~516 (
// Equation(s):
// \myprocessor|decode7|valA[24]~516_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|valA[24]~513_combout ) # ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18])))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (((!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & \myprocessor|decode7|valA[24]~515_combout ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|decode7|valA[24]~513_combout ),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datad(\myprocessor|decode7|valA[24]~515_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[24]~516_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[24]~516 .lut_mask = 16'hADA8;
defparam \myprocessor|decode7|valA[24]~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N0
cycloneive_lcell_comb \myprocessor|decode7|valA[24]~519 (
// Equation(s):
// \myprocessor|decode7|valA[24]~519_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|valA[24]~516_combout  & (\myprocessor|decode7|valA[24]~518_combout )) # (!\myprocessor|decode7|valA[24]~516_combout  & 
// ((\myprocessor|decode7|valA[24]~511_combout ))))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|decode7|valA[24]~516_combout ))))

	.dataa(\myprocessor|decode7|valA[24]~518_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|decode7|valA[24]~511_combout ),
	.datad(\myprocessor|decode7|valA[24]~516_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[24]~519_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[24]~519 .lut_mask = 16'hBBC0;
defparam \myprocessor|decode7|valA[24]~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N30
cycloneive_lcell_comb \myprocessor|decode7|valA[24]~529 (
// Equation(s):
// \myprocessor|decode7|valA[24]~529_combout  = (\myprocessor|decode7|valA[12]~11_combout  & ((\myprocessor|decode7|valA[24]~526_combout  & (\myprocessor|decode7|valA[24]~528_combout )) # (!\myprocessor|decode7|valA[24]~526_combout  & 
// ((\myprocessor|decode7|valA[24]~519_combout ))))) # (!\myprocessor|decode7|valA[12]~11_combout  & (((\myprocessor|decode7|valA[24]~526_combout ))))

	.dataa(\myprocessor|decode7|valA[24]~528_combout ),
	.datab(\myprocessor|decode7|valA[12]~11_combout ),
	.datac(\myprocessor|decode7|valA[24]~526_combout ),
	.datad(\myprocessor|decode7|valA[24]~519_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[24]~529_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[24]~529 .lut_mask = 16'hBCB0;
defparam \myprocessor|decode7|valA[24]~529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N20
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxxNx|F[22]~15 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxxNx|F[22]~15_combout  = (\myprocessor|execute01|F[1]~4_combout  & ((\myprocessor|decode7|valA[24]~529_combout ))) # (!\myprocessor|execute01|F[1]~4_combout  & (\myprocessor|decode7|valA[22]~487_combout ))

	.dataa(\myprocessor|execute01|F[1]~4_combout ),
	.datab(\myprocessor|decode7|valA[22]~487_combout ),
	.datac(gnd),
	.datad(\myprocessor|decode7|valA[24]~529_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxxNx|F[22]~15_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[22]~15 .lut_mask = 16'hEE44;
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[22]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N24
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxxNx|F[23]~31 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxxNx|F[23]~31_combout  = (\myprocessor|execute01|F[1]~4_combout  & (\myprocessor|decode7|valA[25]~550_combout )) # (!\myprocessor|execute01|F[1]~4_combout  & ((\myprocessor|decode7|valA[23]~508_combout )))

	.dataa(\myprocessor|decode7|valA[25]~550_combout ),
	.datab(gnd),
	.datac(\myprocessor|decode7|valA[23]~508_combout ),
	.datad(\myprocessor|execute01|F[1]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxxNx|F[23]~31_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[23]~31 .lut_mask = 16'hAAF0;
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[23]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N26
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxxNx|F[22]~32 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxxNx|F[22]~32_combout  = (\myprocessor|execute01|F[0]~1_combout  & ((\myprocessor|execute02|shifter_inst|RxxxNx|F[23]~31_combout ))) # (!\myprocessor|execute01|F[0]~1_combout  & 
// (\myprocessor|execute02|shifter_inst|RxxxNx|F[22]~15_combout ))

	.dataa(gnd),
	.datab(\myprocessor|execute01|F[0]~1_combout ),
	.datac(\myprocessor|execute02|shifter_inst|RxxxNx|F[22]~15_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxxxNx|F[23]~31_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxxNx|F[22]~32_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[22]~32 .lut_mask = 16'hFC30;
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[22]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N4
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxNxx|F[22]~3 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxNxx|F[22]~3_combout  = (\myprocessor|decode7|valA[12]~0_combout  & ((\myprocessor|execute01|F[2]~5_combout  & (\myprocessor|execute02|shifter_inst|RxxxNx|F[26]~30_combout )) # (!\myprocessor|execute01|F[2]~5_combout  
// & ((\myprocessor|execute02|shifter_inst|RxxxNx|F[22]~32_combout )))))

	.dataa(\myprocessor|execute01|F[2]~5_combout ),
	.datab(\myprocessor|execute02|shifter_inst|RxxxNx|F[26]~30_combout ),
	.datac(\myprocessor|execute02|shifter_inst|RxxxNx|F[22]~32_combout ),
	.datad(\myprocessor|decode7|valA[12]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxNxx|F[22]~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxNxx|F[22]~3 .lut_mask = 16'hD800;
defparam \myprocessor|execute02|shifter_inst|RxxNxx|F[22]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N16
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxNxx|F[14]~2 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxNxx|F[14]~2_combout  = (\myprocessor|decode7|valA[12]~0_combout  & ((\myprocessor|execute01|F[2]~5_combout  & (\myprocessor|execute02|shifter_inst|RxxxNx|F[18]~22_combout )) # (!\myprocessor|execute01|F[2]~5_combout  
// & ((\myprocessor|execute02|shifter_inst|RxxxNx|F[14]~24_combout )))))

	.dataa(\myprocessor|execute02|shifter_inst|RxxxNx|F[18]~22_combout ),
	.datab(\myprocessor|execute02|shifter_inst|RxxxNx|F[14]~24_combout ),
	.datac(\myprocessor|execute01|F[2]~5_combout ),
	.datad(\myprocessor|decode7|valA[12]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxNxx|F[14]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxNxx|F[14]~2 .lut_mask = 16'hAC00;
defparam \myprocessor|execute02|shifter_inst|RxxNxx|F[14]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N16
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxNxx|F[14]~6 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxNxx|F[14]~6_combout  = (\myprocessor|decode7|valA[12]~0_combout  & ((\myprocessor|execute01|F[2]~5_combout  & ((\myprocessor|execute02|shifter_inst|LxxxNx|F[10]~29_combout ))) # 
// (!\myprocessor|execute01|F[2]~5_combout  & (\myprocessor|execute02|shifter_inst|LxxxNx|F[14]~32_combout ))))

	.dataa(\myprocessor|decode7|valA[12]~0_combout ),
	.datab(\myprocessor|execute02|shifter_inst|LxxxNx|F[14]~32_combout ),
	.datac(\myprocessor|execute02|shifter_inst|LxxxNx|F[10]~29_combout ),
	.datad(\myprocessor|execute01|F[2]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxNxx|F[14]~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxNxx|F[14]~6 .lut_mask = 16'hA088;
defparam \myprocessor|execute02|shifter_inst|LxxNxx|F[14]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N2
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LNxxxx|F~16 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LNxxxx|F~16_combout  = (!\myprocessor|execute01|F[4]~8_combout  & ((\myprocessor|execute01|F[3]~7_combout  & (\myprocessor|execute02|shifter_inst|LxNxxx|F[14]~4_combout )) # (!\myprocessor|execute01|F[3]~7_combout  & 
// ((\myprocessor|execute02|shifter_inst|LxxNxx|F[14]~6_combout )))))

	.dataa(\myprocessor|execute01|F[3]~7_combout ),
	.datab(\myprocessor|execute01|F[4]~8_combout ),
	.datac(\myprocessor|execute02|shifter_inst|LxNxxx|F[14]~4_combout ),
	.datad(\myprocessor|execute02|shifter_inst|LxxNxx|F[14]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LNxxxx|F~16_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LNxxxx|F~16 .lut_mask = 16'h3120;
defparam \myprocessor|execute02|shifter_inst|LNxxxx|F~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N12
cycloneive_lcell_comb \myprocessor|execute02|R[14]~148 (
// Equation(s):
// \myprocessor|execute02|R[14]~148_combout  = (\myprocessor|execute02|R[1]~232_combout  & (((!\myprocessor|execute02|R[16]~62_combout )))) # (!\myprocessor|execute02|R[1]~232_combout  & ((\myprocessor|execute02|R[16]~62_combout  & 
// (\myprocessor|execute02|shifter_inst|RxxNxx|F[14]~2_combout )) # (!\myprocessor|execute02|R[16]~62_combout  & ((\myprocessor|execute02|shifter_inst|LNxxxx|F~16_combout )))))

	.dataa(\myprocessor|execute02|shifter_inst|RxxNxx|F[14]~2_combout ),
	.datab(\myprocessor|execute02|R[1]~232_combout ),
	.datac(\myprocessor|execute02|R[16]~62_combout ),
	.datad(\myprocessor|execute02|shifter_inst|LNxxxx|F~16_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[14]~148_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[14]~148 .lut_mask = 16'h2F2C;
defparam \myprocessor|execute02|R[14]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N16
cycloneive_lcell_comb \myprocessor|execute02|R[14]~149 (
// Equation(s):
// \myprocessor|execute02|R[14]~149_combout  = (\myprocessor|execute02|R[1]~232_combout  & ((\myprocessor|execute02|R[14]~148_combout  & (\myprocessor|execute02|shifter_inst|RxNxxx|F~23_combout )) # (!\myprocessor|execute02|R[14]~148_combout  & 
// ((\myprocessor|execute02|shifter_inst|RxxNxx|F[22]~3_combout ))))) # (!\myprocessor|execute02|R[1]~232_combout  & (((\myprocessor|execute02|R[14]~148_combout ))))

	.dataa(\myprocessor|execute02|shifter_inst|RxNxxx|F~23_combout ),
	.datab(\myprocessor|execute02|R[1]~232_combout ),
	.datac(\myprocessor|execute02|shifter_inst|RxxNxx|F[22]~3_combout ),
	.datad(\myprocessor|execute02|R[14]~148_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[14]~149_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[14]~149 .lut_mask = 16'hBBC0;
defparam \myprocessor|execute02|R[14]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N8
cycloneive_lcell_comb \myprocessor|decode7|valA[13]~341 (
// Equation(s):
// \myprocessor|decode7|valA[13]~341_combout  = (\myprocessor|decode7|valA[12]~0_combout  & \myprocessor|decode7|valA[13]~340_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|decode7|valA[12]~0_combout ),
	.datad(\myprocessor|decode7|valA[13]~340_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[13]~341_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[13]~341 .lut_mask = 16'hF000;
defparam \myprocessor|decode7|valA[13]~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N25
dffeas \myprocessor|decode7|regs:13:reg_array|r|bits:13:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[13]~57_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[13]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:13:reg_array|r|bits:13:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:13:reg_array|r|bits:13:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:13:reg_array|r|bits:13:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N4
cycloneive_lcell_comb \myprocessor|decode7|valB[13]~313 (
// Equation(s):
// \myprocessor|decode7|valB[13]~313_combout  = (\myprocessor|decode7|valB[21]~5_combout  & (((\myprocessor|decode7|valB[21]~6_combout ) # (\myprocessor|decode7|regs:12:reg_array|r|bits:13:r~q )))) # (!\myprocessor|decode7|valB[21]~5_combout  & 
// (\myprocessor|decode7|regs:13:reg_array|r|bits:13:r~q  & (!\myprocessor|decode7|valB[21]~6_combout )))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|regs:13:reg_array|r|bits:13:r~q ),
	.datac(\myprocessor|decode7|valB[21]~6_combout ),
	.datad(\myprocessor|decode7|regs:12:reg_array|r|bits:13:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[13]~313_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[13]~313 .lut_mask = 16'hAEA4;
defparam \myprocessor|decode7|valB[13]~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N29
dffeas \myprocessor|decode7|regs:14:reg_array|r|bits:13:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[13]~57_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[14]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:14:reg_array|r|bits:13:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:14:reg_array|r|bits:13:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:14:reg_array|r|bits:13:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N2
cycloneive_lcell_comb \myprocessor|decode7|regs:15:reg_array|r|bits:13:r~feeder (
// Equation(s):
// \myprocessor|decode7|regs:15:reg_array|r|bits:13:r~feeder_combout  = \myprocessor|writeback1|F[13]~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|writeback1|F[13]~57_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|decode7|regs:15:reg_array|r|bits:13:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:13:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:13:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N3
dffeas \myprocessor|decode7|regs:15:reg_array|r|bits:13:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|decode7|regs:15:reg_array|r|bits:13:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|decode7|inEnable[15]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:15:reg_array|r|bits:13:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:13:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:13:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N28
cycloneive_lcell_comb \myprocessor|decode7|valB[13]~314 (
// Equation(s):
// \myprocessor|decode7|valB[13]~314_combout  = (\myprocessor|decode7|valB[13]~313_combout  & (((\myprocessor|decode7|regs:14:reg_array|r|bits:13:r~q )) # (!\myprocessor|decode7|valB[21]~6_combout ))) # (!\myprocessor|decode7|valB[13]~313_combout  & 
// (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|regs:15:reg_array|r|bits:13:r~q ))))

	.dataa(\myprocessor|decode7|valB[13]~313_combout ),
	.datab(\myprocessor|decode7|valB[21]~6_combout ),
	.datac(\myprocessor|decode7|regs:14:reg_array|r|bits:13:r~q ),
	.datad(\myprocessor|decode7|regs:15:reg_array|r|bits:13:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[13]~314_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[13]~314 .lut_mask = 16'hE6A2;
defparam \myprocessor|decode7|valB[13]~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N25
dffeas \myprocessor|decode7|regs:5:reg_array|r|bits:13:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[13]~57_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[5]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:5:reg_array|r|bits:13:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:5:reg_array|r|bits:13:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:5:reg_array|r|bits:13:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N9
dffeas \myprocessor|decode7|regs:4:reg_array|r|bits:13:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[13]~57_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[4]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:4:reg_array|r|bits:13:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:4:reg_array|r|bits:13:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:4:reg_array|r|bits:13:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N24
cycloneive_lcell_comb \myprocessor|decode7|valB[13]~308 (
// Equation(s):
// \myprocessor|decode7|valB[13]~308_combout  = (\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[21]~6_combout ) # ((\myprocessor|decode7|regs:4:reg_array|r|bits:13:r~q )))) # (!\myprocessor|decode7|valB[21]~5_combout  & 
// (!\myprocessor|decode7|valB[21]~6_combout  & (\myprocessor|decode7|regs:5:reg_array|r|bits:13:r~q )))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|valB[21]~6_combout ),
	.datac(\myprocessor|decode7|regs:5:reg_array|r|bits:13:r~q ),
	.datad(\myprocessor|decode7|regs:4:reg_array|r|bits:13:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[13]~308_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[13]~308 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valB[13]~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N11
dffeas \myprocessor|decode7|regs:6:reg_array|r|bits:13:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[13]~57_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[6]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:6:reg_array|r|bits:13:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:6:reg_array|r|bits:13:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:6:reg_array|r|bits:13:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y32_N19
dffeas \myprocessor|decode7|regs:7:reg_array|r|bits:13:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[13]~57_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[7]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:7:reg_array|r|bits:13:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:7:reg_array|r|bits:13:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:7:reg_array|r|bits:13:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N10
cycloneive_lcell_comb \myprocessor|decode7|valB[13]~309 (
// Equation(s):
// \myprocessor|decode7|valB[13]~309_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[13]~308_combout  & (\myprocessor|decode7|regs:6:reg_array|r|bits:13:r~q )) # (!\myprocessor|decode7|valB[13]~308_combout  & 
// ((\myprocessor|decode7|regs:7:reg_array|r|bits:13:r~q ))))) # (!\myprocessor|decode7|valB[21]~6_combout  & (\myprocessor|decode7|valB[13]~308_combout ))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|valB[13]~308_combout ),
	.datac(\myprocessor|decode7|regs:6:reg_array|r|bits:13:r~q ),
	.datad(\myprocessor|decode7|regs:7:reg_array|r|bits:13:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[13]~309_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[13]~309 .lut_mask = 16'hE6C4;
defparam \myprocessor|decode7|valB[13]~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N17
dffeas \myprocessor|decode7|regs:1:reg_array|r|bits:13:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[13]~57_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[1]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:1:reg_array|r|bits:13:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:1:reg_array|r|bits:13:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:1:reg_array|r|bits:13:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N20
cycloneive_lcell_comb \myprocessor|decode7|valB[13]~310 (
// Equation(s):
// \myprocessor|decode7|valB[13]~310_combout  = (\myprocessor|decode7|valB[21]~23_combout  & (((\myprocessor|decode7|valB[21]~26_combout )))) # (!\myprocessor|decode7|valB[21]~23_combout  & ((\myprocessor|decode7|valB[21]~26_combout  & 
// (\myprocessor|decode7|valB[13]~309_combout )) # (!\myprocessor|decode7|valB[21]~26_combout  & ((\myprocessor|decode7|regs:1:reg_array|r|bits:13:r~q )))))

	.dataa(\myprocessor|decode7|valB[13]~309_combout ),
	.datab(\myprocessor|decode7|valB[21]~23_combout ),
	.datac(\myprocessor|decode7|valB[21]~26_combout ),
	.datad(\myprocessor|decode7|regs:1:reg_array|r|bits:13:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[13]~310_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[13]~310 .lut_mask = 16'hE3E0;
defparam \myprocessor|decode7|valB[13]~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y29_N1
dffeas \myprocessor|decode7|regs:2:reg_array|r|bits:13:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[13]~57_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[2]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:2:reg_array|r|bits:13:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:2:reg_array|r|bits:13:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:2:reg_array|r|bits:13:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N9
dffeas \myprocessor|decode7|regs:3:reg_array|r|bits:13:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[13]~57_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[3]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:3:reg_array|r|bits:13:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:3:reg_array|r|bits:13:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:3:reg_array|r|bits:13:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N8
cycloneive_lcell_comb \myprocessor|decode7|valB[13]~311 (
// Equation(s):
// \myprocessor|decode7|valB[13]~311_combout  = (\myprocessor|decode7|valB[13]~310_combout  & ((\myprocessor|decode7|regs:2:reg_array|r|bits:13:r~q ) # ((!\myprocessor|decode7|valB[21]~656_combout )))) # (!\myprocessor|decode7|valB[13]~310_combout  & 
// (((\myprocessor|decode7|regs:3:reg_array|r|bits:13:r~q  & \myprocessor|decode7|valB[21]~656_combout ))))

	.dataa(\myprocessor|decode7|valB[13]~310_combout ),
	.datab(\myprocessor|decode7|regs:2:reg_array|r|bits:13:r~q ),
	.datac(\myprocessor|decode7|regs:3:reg_array|r|bits:13:r~q ),
	.datad(\myprocessor|decode7|valB[21]~656_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[13]~311_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[13]~311 .lut_mask = 16'hD8AA;
defparam \myprocessor|decode7|valB[13]~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N31
dffeas \myprocessor|decode7|regs:26:reg_array|r|bits:13:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[13]~57_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[26]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:26:reg_array|r|bits:13:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:26:reg_array|r|bits:13:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:26:reg_array|r|bits:13:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N19
dffeas \myprocessor|decode7|regs:18:reg_array|r|bits:13:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[13]~57_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[18]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:18:reg_array|r|bits:13:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:18:reg_array|r|bits:13:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:18:reg_array|r|bits:13:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N30
cycloneive_lcell_comb \myprocessor|decode7|valB[13]~305 (
// Equation(s):
// \myprocessor|decode7|valB[13]~305_combout  = (\myprocessor|decode4|F [2] & (\myprocessor|decode4|F[3]~0_combout )) # (!\myprocessor|decode4|F [2] & ((\myprocessor|decode4|F[3]~0_combout  & (\myprocessor|decode7|regs:26:reg_array|r|bits:13:r~q )) # 
// (!\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|regs:18:reg_array|r|bits:13:r~q )))))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:26:reg_array|r|bits:13:r~q ),
	.datad(\myprocessor|decode7|regs:18:reg_array|r|bits:13:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[13]~305_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[13]~305 .lut_mask = 16'hD9C8;
defparam \myprocessor|decode7|valB[13]~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N1
dffeas \myprocessor|decode7|regs:22:reg_array|r|bits:13:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[13]~57_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[22]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:22:reg_array|r|bits:13:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:13:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:13:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N13
dffeas \myprocessor|decode7|regs:30:reg_array|r|bits:13:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[13]~57_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:30:reg_array|r|bits:13:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:30:reg_array|r|bits:13:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:30:reg_array|r|bits:13:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N0
cycloneive_lcell_comb \myprocessor|decode7|valB[13]~306 (
// Equation(s):
// \myprocessor|decode7|valB[13]~306_combout  = (\myprocessor|decode7|valB[13]~305_combout  & (((\myprocessor|decode7|regs:30:reg_array|r|bits:13:r~q )) # (!\myprocessor|decode4|F [2]))) # (!\myprocessor|decode7|valB[13]~305_combout  & 
// (\myprocessor|decode4|F [2] & (\myprocessor|decode7|regs:22:reg_array|r|bits:13:r~q )))

	.dataa(\myprocessor|decode7|valB[13]~305_combout ),
	.datab(\myprocessor|decode4|F [2]),
	.datac(\myprocessor|decode7|regs:22:reg_array|r|bits:13:r~q ),
	.datad(\myprocessor|decode7|regs:30:reg_array|r|bits:13:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[13]~306_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[13]~306 .lut_mask = 16'hEA62;
defparam \myprocessor|decode7|valB[13]~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N11
dffeas \myprocessor|decode7|regs:31:reg_array|r|bits:13:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[13]~57_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:31:reg_array|r|bits:13:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:31:reg_array|r|bits:13:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:31:reg_array|r|bits:13:r .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N17
dffeas \myprocessor|decode7|regs:27:reg_array|r|bits:13:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[13]~57_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[27]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:27:reg_array|r|bits:13:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:27:reg_array|r|bits:13:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:27:reg_array|r|bits:13:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y34_N7
dffeas \myprocessor|decode7|regs:19:reg_array|r|bits:13:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[13]~57_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[19]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:19:reg_array|r|bits:13:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:19:reg_array|r|bits:13:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:19:reg_array|r|bits:13:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y34_N29
dffeas \myprocessor|decode7|regs:23:reg_array|r|bits:13:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[13]~57_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[23]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:23:reg_array|r|bits:13:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:23:reg_array|r|bits:13:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:23:reg_array|r|bits:13:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N28
cycloneive_lcell_comb \myprocessor|decode7|valB[13]~298 (
// Equation(s):
// \myprocessor|decode7|valB[13]~298_combout  = (\myprocessor|decode4|F[3]~0_combout  & (((\myprocessor|decode4|F [2])))) # (!\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode4|F [2] & ((\myprocessor|decode7|regs:23:reg_array|r|bits:13:r~q ))) # 
// (!\myprocessor|decode4|F [2] & (\myprocessor|decode7|regs:19:reg_array|r|bits:13:r~q ))))

	.dataa(\myprocessor|decode7|regs:19:reg_array|r|bits:13:r~q ),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:23:reg_array|r|bits:13:r~q ),
	.datad(\myprocessor|decode4|F [2]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[13]~298_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[13]~298 .lut_mask = 16'hFC22;
defparam \myprocessor|decode7|valB[13]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N16
cycloneive_lcell_comb \myprocessor|decode7|valB[13]~299 (
// Equation(s):
// \myprocessor|decode7|valB[13]~299_combout  = (\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|valB[13]~298_combout  & (\myprocessor|decode7|regs:31:reg_array|r|bits:13:r~q )) # (!\myprocessor|decode7|valB[13]~298_combout  & 
// ((\myprocessor|decode7|regs:27:reg_array|r|bits:13:r~q ))))) # (!\myprocessor|decode4|F[3]~0_combout  & (((\myprocessor|decode7|valB[13]~298_combout ))))

	.dataa(\myprocessor|decode7|regs:31:reg_array|r|bits:13:r~q ),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:27:reg_array|r|bits:13:r~q ),
	.datad(\myprocessor|decode7|valB[13]~298_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[13]~299_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[13]~299 .lut_mask = 16'hBBC0;
defparam \myprocessor|decode7|valB[13]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N15
dffeas \myprocessor|decode7|regs:17:reg_array|r|bits:13:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[13]~57_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[17]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:17:reg_array|r|bits:13:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:17:reg_array|r|bits:13:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:17:reg_array|r|bits:13:r .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y30_N29
dffeas \myprocessor|decode7|regs:21:reg_array|r|bits:13:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[13]~57_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[21]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:21:reg_array|r|bits:13:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:21:reg_array|r|bits:13:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:21:reg_array|r|bits:13:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N28
cycloneive_lcell_comb \myprocessor|decode7|valB[13]~302 (
// Equation(s):
// \myprocessor|decode7|valB[13]~302_combout  = (\myprocessor|decode4|F [2] & (((\myprocessor|decode7|regs:21:reg_array|r|bits:13:r~q ) # (\myprocessor|decode4|F[3]~0_combout )))) # (!\myprocessor|decode4|F [2] & 
// (\myprocessor|decode7|regs:17:reg_array|r|bits:13:r~q  & ((!\myprocessor|decode4|F[3]~0_combout ))))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode7|regs:17:reg_array|r|bits:13:r~q ),
	.datac(\myprocessor|decode7|regs:21:reg_array|r|bits:13:r~q ),
	.datad(\myprocessor|decode4|F[3]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[13]~302_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[13]~302 .lut_mask = 16'hAAE4;
defparam \myprocessor|decode7|valB[13]~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N15
dffeas \myprocessor|decode7|regs:29:reg_array|r|bits:13:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[13]~57_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[29]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:29:reg_array|r|bits:13:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:29:reg_array|r|bits:13:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:29:reg_array|r|bits:13:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y30_N5
dffeas \myprocessor|decode7|regs:25:reg_array|r|bits:13:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[13]~57_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[25]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:25:reg_array|r|bits:13:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:25:reg_array|r|bits:13:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:25:reg_array|r|bits:13:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N4
cycloneive_lcell_comb \myprocessor|decode7|valB[13]~303 (
// Equation(s):
// \myprocessor|decode7|valB[13]~303_combout  = (\myprocessor|decode7|valB[13]~302_combout  & ((\myprocessor|decode7|regs:29:reg_array|r|bits:13:r~q ) # ((!\myprocessor|decode4|F[3]~0_combout )))) # (!\myprocessor|decode7|valB[13]~302_combout  & 
// (((\myprocessor|decode7|regs:25:reg_array|r|bits:13:r~q  & \myprocessor|decode4|F[3]~0_combout ))))

	.dataa(\myprocessor|decode7|valB[13]~302_combout ),
	.datab(\myprocessor|decode7|regs:29:reg_array|r|bits:13:r~q ),
	.datac(\myprocessor|decode7|regs:25:reg_array|r|bits:13:r~q ),
	.datad(\myprocessor|decode4|F[3]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[13]~303_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[13]~303 .lut_mask = 16'hD8AA;
defparam \myprocessor|decode7|valB[13]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N21
dffeas \myprocessor|decode7|regs:24:reg_array|r|bits:13:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[13]~57_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [24]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:24:reg_array|r|bits:13:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:24:reg_array|r|bits:13:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:24:reg_array|r|bits:13:r .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N7
dffeas \myprocessor|decode7|regs:16:reg_array|r|bits:13:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[13]~57_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:16:reg_array|r|bits:13:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:16:reg_array|r|bits:13:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:16:reg_array|r|bits:13:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N20
cycloneive_lcell_comb \myprocessor|decode7|valB[13]~300 (
// Equation(s):
// \myprocessor|decode7|valB[13]~300_combout  = (\myprocessor|decode4|F [2] & (\myprocessor|decode4|F[3]~0_combout )) # (!\myprocessor|decode4|F [2] & ((\myprocessor|decode4|F[3]~0_combout  & (\myprocessor|decode7|regs:24:reg_array|r|bits:13:r~q )) # 
// (!\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|regs:16:reg_array|r|bits:13:r~q )))))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:24:reg_array|r|bits:13:r~q ),
	.datad(\myprocessor|decode7|regs:16:reg_array|r|bits:13:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[13]~300_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[13]~300 .lut_mask = 16'hD9C8;
defparam \myprocessor|decode7|valB[13]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N1
dffeas \myprocessor|decode7|regs:20:reg_array|r|bits:13:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[13]~57_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[20]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:20:reg_array|r|bits:13:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:20:reg_array|r|bits:13:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:20:reg_array|r|bits:13:r .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y34_N11
dffeas \myprocessor|decode7|regs:28:reg_array|r|bits:13:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[13]~57_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [28]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:28:reg_array|r|bits:13:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:28:reg_array|r|bits:13:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:28:reg_array|r|bits:13:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N0
cycloneive_lcell_comb \myprocessor|decode7|valB[13]~301 (
// Equation(s):
// \myprocessor|decode7|valB[13]~301_combout  = (\myprocessor|decode4|F [2] & ((\myprocessor|decode7|valB[13]~300_combout  & ((\myprocessor|decode7|regs:28:reg_array|r|bits:13:r~q ))) # (!\myprocessor|decode7|valB[13]~300_combout  & 
// (\myprocessor|decode7|regs:20:reg_array|r|bits:13:r~q )))) # (!\myprocessor|decode4|F [2] & (\myprocessor|decode7|valB[13]~300_combout ))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode7|valB[13]~300_combout ),
	.datac(\myprocessor|decode7|regs:20:reg_array|r|bits:13:r~q ),
	.datad(\myprocessor|decode7|regs:28:reg_array|r|bits:13:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[13]~301_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[13]~301 .lut_mask = 16'hEC64;
defparam \myprocessor|decode7|valB[13]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N10
cycloneive_lcell_comb \myprocessor|decode7|valB[13]~304 (
// Equation(s):
// \myprocessor|decode7|valB[13]~304_combout  = (\myprocessor|decode7|valB[21]~6_combout  & (\myprocessor|decode7|valB[21]~5_combout )) # (!\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[21]~5_combout  & 
// ((\myprocessor|decode7|valB[13]~301_combout ))) # (!\myprocessor|decode7|valB[21]~5_combout  & (\myprocessor|decode7|valB[13]~303_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|valB[21]~5_combout ),
	.datac(\myprocessor|decode7|valB[13]~303_combout ),
	.datad(\myprocessor|decode7|valB[13]~301_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[13]~304_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[13]~304 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valB[13]~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N20
cycloneive_lcell_comb \myprocessor|decode7|valB[13]~307 (
// Equation(s):
// \myprocessor|decode7|valB[13]~307_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[13]~304_combout  & (\myprocessor|decode7|valB[13]~306_combout )) # (!\myprocessor|decode7|valB[13]~304_combout  & 
// ((\myprocessor|decode7|valB[13]~299_combout ))))) # (!\myprocessor|decode7|valB[21]~6_combout  & (((\myprocessor|decode7|valB[13]~304_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|valB[13]~306_combout ),
	.datac(\myprocessor|decode7|valB[13]~299_combout ),
	.datad(\myprocessor|decode7|valB[13]~304_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[13]~307_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[13]~307 .lut_mask = 16'hDDA0;
defparam \myprocessor|decode7|valB[13]~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N22
cycloneive_lcell_comb \myprocessor|decode7|valB[13]~312 (
// Equation(s):
// \myprocessor|decode7|valB[13]~312_combout  = (\myprocessor|decode7|valB[21]~9_combout  & (((\myprocessor|decode7|valB[21]~20_combout )))) # (!\myprocessor|decode7|valB[21]~9_combout  & ((\myprocessor|decode7|valB[21]~20_combout  & 
// ((\myprocessor|decode7|valB[13]~307_combout ))) # (!\myprocessor|decode7|valB[21]~20_combout  & (\myprocessor|decode7|valB[13]~311_combout ))))

	.dataa(\myprocessor|decode7|valB[13]~311_combout ),
	.datab(\myprocessor|decode7|valB[13]~307_combout ),
	.datac(\myprocessor|decode7|valB[21]~9_combout ),
	.datad(\myprocessor|decode7|valB[21]~20_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[13]~312_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[13]~312 .lut_mask = 16'hFC0A;
defparam \myprocessor|decode7|valB[13]~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y29_N23
dffeas \myprocessor|decode7|regs:11:reg_array|r|bits:13:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[13]~57_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[11]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:11:reg_array|r|bits:13:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:13:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:13:r .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N23
dffeas \myprocessor|decode7|regs:9:reg_array|r|bits:13:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[13]~57_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[9]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:9:reg_array|r|bits:13:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:9:reg_array|r|bits:13:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:9:reg_array|r|bits:13:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N22
cycloneive_lcell_comb \myprocessor|decode7|valB[13]~296 (
// Equation(s):
// \myprocessor|decode7|valB[13]~296_combout  = (\myprocessor|decode7|valB[21]~5_combout  & (((\myprocessor|decode7|valB[21]~6_combout )))) # (!\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[21]~6_combout  & 
// (\myprocessor|decode7|regs:11:reg_array|r|bits:13:r~q )) # (!\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|regs:9:reg_array|r|bits:13:r~q )))))

	.dataa(\myprocessor|decode7|regs:11:reg_array|r|bits:13:r~q ),
	.datab(\myprocessor|decode7|valB[21]~5_combout ),
	.datac(\myprocessor|decode7|regs:9:reg_array|r|bits:13:r~q ),
	.datad(\myprocessor|decode7|valB[21]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[13]~296_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[13]~296 .lut_mask = 16'hEE30;
defparam \myprocessor|decode7|valB[13]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N29
dffeas \myprocessor|decode7|regs:10:reg_array|r|bits:13:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[13]~57_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[10]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:10:reg_array|r|bits:13:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:10:reg_array|r|bits:13:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:10:reg_array|r|bits:13:r .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N9
dffeas \myprocessor|decode7|regs:8:reg_array|r|bits:13:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[13]~57_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[8]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:8:reg_array|r|bits:13:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:8:reg_array|r|bits:13:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:8:reg_array|r|bits:13:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N28
cycloneive_lcell_comb \myprocessor|decode7|valB[13]~297 (
// Equation(s):
// \myprocessor|decode7|valB[13]~297_combout  = (\myprocessor|decode7|valB[13]~296_combout  & (((\myprocessor|decode7|regs:10:reg_array|r|bits:13:r~q )) # (!\myprocessor|decode7|valB[21]~5_combout ))) # (!\myprocessor|decode7|valB[13]~296_combout  & 
// (\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|regs:8:reg_array|r|bits:13:r~q ))))

	.dataa(\myprocessor|decode7|valB[13]~296_combout ),
	.datab(\myprocessor|decode7|valB[21]~5_combout ),
	.datac(\myprocessor|decode7|regs:10:reg_array|r|bits:13:r~q ),
	.datad(\myprocessor|decode7|regs:8:reg_array|r|bits:13:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[13]~297_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[13]~297 .lut_mask = 16'hE6A2;
defparam \myprocessor|decode7|valB[13]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N8
cycloneive_lcell_comb \myprocessor|decode7|valB[13]~315 (
// Equation(s):
// \myprocessor|decode7|valB[13]~315_combout  = (\myprocessor|decode7|valB[21]~9_combout  & ((\myprocessor|decode7|valB[13]~312_combout  & (\myprocessor|decode7|valB[13]~314_combout )) # (!\myprocessor|decode7|valB[13]~312_combout  & 
// ((\myprocessor|decode7|valB[13]~297_combout ))))) # (!\myprocessor|decode7|valB[21]~9_combout  & (((\myprocessor|decode7|valB[13]~312_combout ))))

	.dataa(\myprocessor|decode7|valB[13]~314_combout ),
	.datab(\myprocessor|decode7|valB[21]~9_combout ),
	.datac(\myprocessor|decode7|valB[13]~312_combout ),
	.datad(\myprocessor|decode7|valB[13]~297_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[13]~315_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[13]~315 .lut_mask = 16'hBCB0;
defparam \myprocessor|decode7|valB[13]~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N0
cycloneive_lcell_comb \myprocessor|execute01|F[13]~15 (
// Equation(s):
// \myprocessor|execute01|F[13]~15_combout  = (\myprocessor|decode1|immed_notRT~combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [13])) # (!\myprocessor|decode1|immed_notRT~combout  & ((\myprocessor|decode7|valB[13]~315_combout )))

	.dataa(\myprocessor|decode1|immed_notRT~combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [13]),
	.datac(gnd),
	.datad(\myprocessor|decode7|valB[13]~315_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute01|F[13]~15_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute01|F[13]~15 .lut_mask = 16'hDD88;
defparam \myprocessor|execute01|F[13]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N10
cycloneive_lcell_comb \myprocessor|decode7|valA[12]~320 (
// Equation(s):
// \myprocessor|decode7|valA[12]~320_combout  = (\myprocessor|decode7|valA[12]~0_combout  & \myprocessor|decode7|valA[12]~319_combout )

	.dataa(\myprocessor|decode7|valA[12]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|decode7|valA[12]~319_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[12]~320_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[12]~320 .lut_mask = 16'hAA00;
defparam \myprocessor|decode7|valA[12]~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N22
cycloneive_lcell_comb \myprocessor|execute01|F[11]~13 (
// Equation(s):
// \myprocessor|execute01|F[11]~13_combout  = (\myprocessor|decode1|immed_notRT~combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [11])) # (!\myprocessor|decode1|immed_notRT~combout  & ((\myprocessor|decode7|valB[11]~275_combout )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [11]),
	.datab(gnd),
	.datac(\myprocessor|decode7|valB[11]~275_combout ),
	.datad(\myprocessor|decode1|immed_notRT~combout ),
	.cin(gnd),
	.combout(\myprocessor|execute01|F[11]~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute01|F[11]~13 .lut_mask = 16'hAAF0;
defparam \myprocessor|execute01|F[11]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N4
cycloneive_lcell_comb \myprocessor|decode7|valA[11]~299 (
// Equation(s):
// \myprocessor|decode7|valA[11]~299_combout  = (\myprocessor|decode7|valA[11]~298_combout  & \myprocessor|decode7|valA[12]~0_combout )

	.dataa(gnd),
	.datab(\myprocessor|decode7|valA[11]~298_combout ),
	.datac(\myprocessor|decode7|valA[12]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[11]~299_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[11]~299 .lut_mask = 16'hC0C0;
defparam \myprocessor|decode7|valA[11]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N22
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|lower|carry[12]~12 (
// Equation(s):
// \myprocessor|execute02|adder_inst|lower|carry[12]~12_combout  = (\myprocessor|decode7|valA[11]~299_combout  & ((\myprocessor|execute02|adder_inst|lower|carry[11]~11_combout ) # (\myprocessor|decode1|ALUopcode[0]~1_combout  $ 
// (!\myprocessor|execute01|F[11]~13_combout )))) # (!\myprocessor|decode7|valA[11]~299_combout  & (\myprocessor|execute02|adder_inst|lower|carry[11]~11_combout  & (\myprocessor|decode1|ALUopcode[0]~1_combout  $ (!\myprocessor|execute01|F[11]~13_combout ))))

	.dataa(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datab(\myprocessor|execute01|F[11]~13_combout ),
	.datac(\myprocessor|decode7|valA[11]~299_combout ),
	.datad(\myprocessor|execute02|adder_inst|lower|carry[11]~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|lower|carry[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|lower|carry[12]~12 .lut_mask = 16'hF990;
defparam \myprocessor|execute02|adder_inst|lower|carry[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N10
cycloneive_lcell_comb \myprocessor|execute01|F[12]~16 (
// Equation(s):
// \myprocessor|execute01|F[12]~16_combout  = (\myprocessor|decode1|immed_notRT~combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [12])) # (!\myprocessor|decode1|immed_notRT~combout  & ((\myprocessor|decode7|valB[12]~335_combout )))

	.dataa(gnd),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [12]),
	.datac(\myprocessor|decode7|valB[12]~335_combout ),
	.datad(\myprocessor|decode1|immed_notRT~combout ),
	.cin(gnd),
	.combout(\myprocessor|execute01|F[12]~16_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute01|F[12]~16 .lut_mask = 16'hCCF0;
defparam \myprocessor|execute01|F[12]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N6
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|lower|carry[13]~13 (
// Equation(s):
// \myprocessor|execute02|adder_inst|lower|carry[13]~13_combout  = (\myprocessor|decode7|valA[12]~320_combout  & ((\myprocessor|execute02|adder_inst|lower|carry[12]~12_combout ) # (\myprocessor|decode1|ALUopcode[0]~1_combout  $ 
// (!\myprocessor|execute01|F[12]~16_combout )))) # (!\myprocessor|decode7|valA[12]~320_combout  & (\myprocessor|execute02|adder_inst|lower|carry[12]~12_combout  & (\myprocessor|decode1|ALUopcode[0]~1_combout  $ (!\myprocessor|execute01|F[12]~16_combout ))))

	.dataa(\myprocessor|decode7|valA[12]~320_combout ),
	.datab(\myprocessor|execute02|adder_inst|lower|carry[12]~12_combout ),
	.datac(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datad(\myprocessor|execute01|F[12]~16_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|lower|carry[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|lower|carry[13]~13 .lut_mask = 16'hE88E;
defparam \myprocessor|execute02|adder_inst|lower|carry[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N8
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|lower|carry[14]~14 (
// Equation(s):
// \myprocessor|execute02|adder_inst|lower|carry[14]~14_combout  = (\myprocessor|decode7|valA[13]~341_combout  & ((\myprocessor|execute02|adder_inst|lower|carry[13]~13_combout ) # (\myprocessor|execute01|F[13]~15_combout  $ 
// (!\myprocessor|decode1|ALUopcode[0]~1_combout )))) # (!\myprocessor|decode7|valA[13]~341_combout  & (\myprocessor|execute02|adder_inst|lower|carry[13]~13_combout  & (\myprocessor|execute01|F[13]~15_combout  $ (!\myprocessor|decode1|ALUopcode[0]~1_combout 
// ))))

	.dataa(\myprocessor|decode7|valA[13]~341_combout ),
	.datab(\myprocessor|execute01|F[13]~15_combout ),
	.datac(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datad(\myprocessor|execute02|adder_inst|lower|carry[13]~13_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|lower|carry[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|lower|carry[14]~14 .lut_mask = 16'hEB82;
defparam \myprocessor|execute02|adder_inst|lower|carry[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N6
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|lower|sum[14] (
// Equation(s):
// \myprocessor|execute02|adder_inst|lower|sum [14] = \myprocessor|execute01|F[14]~18_combout  $ (\myprocessor|decode7|valA[14]~362_combout  $ (\myprocessor|execute02|adder_inst|lower|carry[14]~14_combout  $ (\myprocessor|decode1|ALUopcode[0]~1_combout )))

	.dataa(\myprocessor|execute01|F[14]~18_combout ),
	.datab(\myprocessor|decode7|valA[14]~362_combout ),
	.datac(\myprocessor|execute02|adder_inst|lower|carry[14]~14_combout ),
	.datad(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|lower|sum [14]),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|lower|sum[14] .lut_mask = 16'h6996;
defparam \myprocessor|execute02|adder_inst|lower|sum[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N20
cycloneive_lcell_comb \myprocessor|execute02|R[14]~152 (
// Equation(s):
// \myprocessor|execute02|R[14]~152_combout  = (\myprocessor|execute02|R[14]~151_combout  & ((\myprocessor|execute02|R[14]~149_combout ) # ((\myprocessor|decode1|ALUopcode[1]~2_combout )))) # (!\myprocessor|execute02|R[14]~151_combout  & 
// (((!\myprocessor|decode1|ALUopcode[1]~2_combout  & !\myprocessor|execute02|adder_inst|lower|sum [14]))))

	.dataa(\myprocessor|execute02|R[14]~151_combout ),
	.datab(\myprocessor|execute02|R[14]~149_combout ),
	.datac(\myprocessor|decode1|ALUopcode[1]~2_combout ),
	.datad(\myprocessor|execute02|adder_inst|lower|sum [14]),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[14]~152_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[14]~152 .lut_mask = 16'hA8AD;
defparam \myprocessor|execute02|R[14]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y40_N0
cycloneive_ram_block \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\myprocessor|decode1|Equal10~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\myprocessor|decode7|valB[15]~355_combout ,\myprocessor|decode7|valB[14]~375_combout }),
	.portaaddr({\myprocessor|execute02|R[11]~138_combout ,\myprocessor|execute02|R[10]~133_combout ,\myprocessor|execute02|R[9]~127_combout ,\myprocessor|execute02|R[8]~121_combout ,\myprocessor|execute02|R[7]~94_combout ,\myprocessor|execute02|R[6]~61_combout ,
\myprocessor|execute02|R[5]~54_combout ,\myprocessor|execute02|R[4]~87_combout ,\myprocessor|execute02|R[3]~82_combout ,\myprocessor|execute02|R[2]~77_combout ,\myprocessor|execute02|R[1]~100_combout ,\myprocessor|execute02|R[0]~70_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a14 .init_file = "test-fibonacci-dmem.hex";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ALTSYNCRAM";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 2;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 2;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N4
cycloneive_lcell_comb \myprocessor|writeback1|F[14]~58 (
// Equation(s):
// \myprocessor|writeback1|F[14]~58_combout  = (\myprocessor|decode1|Equal7~0_combout  & (((\myprocessor|memory1|altsyncram_component|auto_generated|q_a [14])))) # (!\myprocessor|decode1|Equal7~0_combout  & (\myprocessor|execute02|R[14]~152_combout  & 
// ((\myprocessor|writeback1|F[7]~13_combout ))))

	.dataa(\myprocessor|execute02|R[14]~152_combout ),
	.datab(\myprocessor|decode1|Equal7~0_combout ),
	.datac(\myprocessor|memory1|altsyncram_component|auto_generated|q_a [14]),
	.datad(\myprocessor|writeback1|F[7]~13_combout ),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[14]~58_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[14]~58 .lut_mask = 16'hE2C0;
defparam \myprocessor|writeback1|F[14]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N3
dffeas \myprocessor|decode7|regs:28:reg_array|r|bits:14:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[14]~58_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [28]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:28:reg_array|r|bits:14:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:28:reg_array|r|bits:14:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:28:reg_array|r|bits:14:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N24
cycloneive_lcell_comb \myprocessor|decode7|valB[14]~356 (
// Equation(s):
// \myprocessor|decode7|valB[14]~356_combout  = (\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode4|F [2]) # ((\myprocessor|decode7|regs:24:reg_array|r|bits:14:r~q )))) # (!\myprocessor|decode4|F[3]~0_combout  & (!\myprocessor|decode4|F [2] & 
// ((\myprocessor|decode7|regs:16:reg_array|r|bits:14:r~q ))))

	.dataa(\myprocessor|decode4|F[3]~0_combout ),
	.datab(\myprocessor|decode4|F [2]),
	.datac(\myprocessor|decode7|regs:24:reg_array|r|bits:14:r~q ),
	.datad(\myprocessor|decode7|regs:16:reg_array|r|bits:14:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[14]~356_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[14]~356 .lut_mask = 16'hB9A8;
defparam \myprocessor|decode7|valB[14]~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N8
cycloneive_lcell_comb \myprocessor|decode7|valB[14]~357 (
// Equation(s):
// \myprocessor|decode7|valB[14]~357_combout  = (\myprocessor|decode4|F [2] & ((\myprocessor|decode7|valB[14]~356_combout  & (\myprocessor|decode7|regs:28:reg_array|r|bits:14:r~q )) # (!\myprocessor|decode7|valB[14]~356_combout  & 
// ((\myprocessor|decode7|regs:20:reg_array|r|bits:14:r~q ))))) # (!\myprocessor|decode4|F [2] & (((\myprocessor|decode7|valB[14]~356_combout ))))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode7|regs:28:reg_array|r|bits:14:r~q ),
	.datac(\myprocessor|decode7|regs:20:reg_array|r|bits:14:r~q ),
	.datad(\myprocessor|decode7|valB[14]~356_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[14]~357_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[14]~357 .lut_mask = 16'hDDA0;
defparam \myprocessor|decode7|valB[14]~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N30
cycloneive_lcell_comb \myprocessor|decode7|valB[14]~363 (
// Equation(s):
// \myprocessor|decode7|valB[14]~363_combout  = (\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|regs:26:reg_array|r|bits:14:r~q ) # ((\myprocessor|decode4|F [2])))) # (!\myprocessor|decode4|F[3]~0_combout  & (((!\myprocessor|decode4|F [2] & 
// \myprocessor|decode7|regs:18:reg_array|r|bits:14:r~q ))))

	.dataa(\myprocessor|decode4|F[3]~0_combout ),
	.datab(\myprocessor|decode7|regs:26:reg_array|r|bits:14:r~q ),
	.datac(\myprocessor|decode4|F [2]),
	.datad(\myprocessor|decode7|regs:18:reg_array|r|bits:14:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[14]~363_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[14]~363 .lut_mask = 16'hADA8;
defparam \myprocessor|decode7|valB[14]~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N0
cycloneive_lcell_comb \myprocessor|decode7|valB[14]~364 (
// Equation(s):
// \myprocessor|decode7|valB[14]~364_combout  = (\myprocessor|decode7|valB[14]~363_combout  & (((\myprocessor|decode7|regs:30:reg_array|r|bits:14:r~q )) # (!\myprocessor|decode4|F [2]))) # (!\myprocessor|decode7|valB[14]~363_combout  & 
// (\myprocessor|decode4|F [2] & ((\myprocessor|decode7|regs:22:reg_array|r|bits:14:r~q ))))

	.dataa(\myprocessor|decode7|valB[14]~363_combout ),
	.datab(\myprocessor|decode4|F [2]),
	.datac(\myprocessor|decode7|regs:30:reg_array|r|bits:14:r~q ),
	.datad(\myprocessor|decode7|regs:22:reg_array|r|bits:14:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[14]~364_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[14]~364 .lut_mask = 16'hE6A2;
defparam \myprocessor|decode7|valB[14]~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N0
cycloneive_lcell_comb \myprocessor|decode7|valB[14]~358 (
// Equation(s):
// \myprocessor|decode7|valB[14]~358_combout  = (\myprocessor|decode4|F [2] & ((\myprocessor|decode4|F[3]~0_combout ) # ((\myprocessor|decode7|regs:23:reg_array|r|bits:14:r~q )))) # (!\myprocessor|decode4|F [2] & (!\myprocessor|decode4|F[3]~0_combout  & 
// ((\myprocessor|decode7|regs:19:reg_array|r|bits:14:r~q ))))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:23:reg_array|r|bits:14:r~q ),
	.datad(\myprocessor|decode7|regs:19:reg_array|r|bits:14:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[14]~358_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[14]~358 .lut_mask = 16'hB9A8;
defparam \myprocessor|decode7|valB[14]~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N4
cycloneive_lcell_comb \myprocessor|decode7|valB[14]~359 (
// Equation(s):
// \myprocessor|decode7|valB[14]~359_combout  = (\myprocessor|decode7|valB[14]~358_combout  & ((\myprocessor|decode7|regs:31:reg_array|r|bits:14:r~q ) # ((!\myprocessor|decode4|F[3]~0_combout )))) # (!\myprocessor|decode7|valB[14]~358_combout  & 
// (((\myprocessor|decode7|regs:27:reg_array|r|bits:14:r~q  & \myprocessor|decode4|F[3]~0_combout ))))

	.dataa(\myprocessor|decode7|regs:31:reg_array|r|bits:14:r~q ),
	.datab(\myprocessor|decode7|valB[14]~358_combout ),
	.datac(\myprocessor|decode7|regs:27:reg_array|r|bits:14:r~q ),
	.datad(\myprocessor|decode4|F[3]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[14]~359_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[14]~359 .lut_mask = 16'hB8CC;
defparam \myprocessor|decode7|valB[14]~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N24
cycloneive_lcell_comb \myprocessor|decode7|valB[14]~360 (
// Equation(s):
// \myprocessor|decode7|valB[14]~360_combout  = (\myprocessor|decode4|F[3]~0_combout  & (((\myprocessor|decode4|F [2])))) # (!\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode4|F [2] & ((\myprocessor|decode7|regs:21:reg_array|r|bits:14:r~q ))) # 
// (!\myprocessor|decode4|F [2] & (\myprocessor|decode7|regs:17:reg_array|r|bits:14:r~q ))))

	.dataa(\myprocessor|decode7|regs:17:reg_array|r|bits:14:r~q ),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:21:reg_array|r|bits:14:r~q ),
	.datad(\myprocessor|decode4|F [2]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[14]~360_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[14]~360 .lut_mask = 16'hFC22;
defparam \myprocessor|decode7|valB[14]~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N16
cycloneive_lcell_comb \myprocessor|decode7|valB[14]~361 (
// Equation(s):
// \myprocessor|decode7|valB[14]~361_combout  = (\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|valB[14]~360_combout  & ((\myprocessor|decode7|regs:29:reg_array|r|bits:14:r~q ))) # (!\myprocessor|decode7|valB[14]~360_combout  & 
// (\myprocessor|decode7|regs:25:reg_array|r|bits:14:r~q )))) # (!\myprocessor|decode4|F[3]~0_combout  & (\myprocessor|decode7|valB[14]~360_combout ))

	.dataa(\myprocessor|decode4|F[3]~0_combout ),
	.datab(\myprocessor|decode7|valB[14]~360_combout ),
	.datac(\myprocessor|decode7|regs:25:reg_array|r|bits:14:r~q ),
	.datad(\myprocessor|decode7|regs:29:reg_array|r|bits:14:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[14]~361_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[14]~361 .lut_mask = 16'hEC64;
defparam \myprocessor|decode7|valB[14]~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N0
cycloneive_lcell_comb \myprocessor|decode7|valB[14]~362 (
// Equation(s):
// \myprocessor|decode7|valB[14]~362_combout  = (\myprocessor|decode7|valB[21]~5_combout  & (((\myprocessor|decode7|valB[21]~6_combout )))) # (!\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[21]~6_combout  & 
// (\myprocessor|decode7|valB[14]~359_combout )) # (!\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[14]~361_combout )))))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|valB[14]~359_combout ),
	.datac(\myprocessor|decode7|valB[21]~6_combout ),
	.datad(\myprocessor|decode7|valB[14]~361_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[14]~362_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[14]~362 .lut_mask = 16'hE5E0;
defparam \myprocessor|decode7|valB[14]~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N10
cycloneive_lcell_comb \myprocessor|decode7|valB[14]~365 (
// Equation(s):
// \myprocessor|decode7|valB[14]~365_combout  = (\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[14]~362_combout  & ((\myprocessor|decode7|valB[14]~364_combout ))) # (!\myprocessor|decode7|valB[14]~362_combout  & 
// (\myprocessor|decode7|valB[14]~357_combout )))) # (!\myprocessor|decode7|valB[21]~5_combout  & (((\myprocessor|decode7|valB[14]~362_combout ))))

	.dataa(\myprocessor|decode7|valB[14]~357_combout ),
	.datab(\myprocessor|decode7|valB[14]~364_combout ),
	.datac(\myprocessor|decode7|valB[21]~5_combout ),
	.datad(\myprocessor|decode7|valB[14]~362_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[14]~365_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[14]~365 .lut_mask = 16'hCFA0;
defparam \myprocessor|decode7|valB[14]~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N8
cycloneive_lcell_comb \myprocessor|decode7|valB[14]~366 (
// Equation(s):
// \myprocessor|decode7|valB[14]~366_combout  = (\myprocessor|decode7|valB[21]~6_combout  & (((\myprocessor|decode7|valB[21]~5_combout )))) # (!\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[21]~5_combout  & 
// (\myprocessor|decode7|regs:8:reg_array|r|bits:14:r~q )) # (!\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|regs:9:reg_array|r|bits:14:r~q )))))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|regs:8:reg_array|r|bits:14:r~q ),
	.datac(\myprocessor|decode7|regs:9:reg_array|r|bits:14:r~q ),
	.datad(\myprocessor|decode7|valB[21]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[14]~366_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[14]~366 .lut_mask = 16'hEE50;
defparam \myprocessor|decode7|valB[14]~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N16
cycloneive_lcell_comb \myprocessor|decode7|valB[14]~367 (
// Equation(s):
// \myprocessor|decode7|valB[14]~367_combout  = (\myprocessor|decode7|valB[14]~366_combout  & (((\myprocessor|decode7|regs:10:reg_array|r|bits:14:r~q ) # (!\myprocessor|decode7|valB[21]~6_combout )))) # (!\myprocessor|decode7|valB[14]~366_combout  & 
// (\myprocessor|decode7|regs:11:reg_array|r|bits:14:r~q  & ((\myprocessor|decode7|valB[21]~6_combout ))))

	.dataa(\myprocessor|decode7|regs:11:reg_array|r|bits:14:r~q ),
	.datab(\myprocessor|decode7|valB[14]~366_combout ),
	.datac(\myprocessor|decode7|regs:10:reg_array|r|bits:14:r~q ),
	.datad(\myprocessor|decode7|valB[21]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[14]~367_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[14]~367 .lut_mask = 16'hE2CC;
defparam \myprocessor|decode7|valB[14]~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N16
cycloneive_lcell_comb \myprocessor|decode7|valB[14]~368 (
// Equation(s):
// \myprocessor|decode7|valB[14]~368_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|regs:7:reg_array|r|bits:14:r~q ) # ((\myprocessor|decode7|valB[21]~5_combout )))) # (!\myprocessor|decode7|valB[21]~6_combout  & 
// (((\myprocessor|decode7|regs:5:reg_array|r|bits:14:r~q  & !\myprocessor|decode7|valB[21]~5_combout ))))

	.dataa(\myprocessor|decode7|regs:7:reg_array|r|bits:14:r~q ),
	.datab(\myprocessor|decode7|valB[21]~6_combout ),
	.datac(\myprocessor|decode7|regs:5:reg_array|r|bits:14:r~q ),
	.datad(\myprocessor|decode7|valB[21]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[14]~368_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[14]~368 .lut_mask = 16'hCCB8;
defparam \myprocessor|decode7|valB[14]~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N2
cycloneive_lcell_comb \myprocessor|decode7|valB[14]~369 (
// Equation(s):
// \myprocessor|decode7|valB[14]~369_combout  = (\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[14]~368_combout  & ((\myprocessor|decode7|regs:6:reg_array|r|bits:14:r~q ))) # (!\myprocessor|decode7|valB[14]~368_combout  & 
// (\myprocessor|decode7|regs:4:reg_array|r|bits:14:r~q )))) # (!\myprocessor|decode7|valB[21]~5_combout  & (((\myprocessor|decode7|valB[14]~368_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|regs:4:reg_array|r|bits:14:r~q ),
	.datac(\myprocessor|decode7|regs:6:reg_array|r|bits:14:r~q ),
	.datad(\myprocessor|decode7|valB[14]~368_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[14]~369_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[14]~369 .lut_mask = 16'hF588;
defparam \myprocessor|decode7|valB[14]~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N10
cycloneive_lcell_comb \myprocessor|decode7|valB[14]~370 (
// Equation(s):
// \myprocessor|decode7|valB[14]~370_combout  = (\myprocessor|decode7|valB[21]~26_combout  & (((\myprocessor|decode7|valB[21]~23_combout ) # (\myprocessor|decode7|valB[14]~369_combout )))) # (!\myprocessor|decode7|valB[21]~26_combout  & 
// (\myprocessor|decode7|regs:1:reg_array|r|bits:14:r~q  & (!\myprocessor|decode7|valB[21]~23_combout )))

	.dataa(\myprocessor|decode7|valB[21]~26_combout ),
	.datab(\myprocessor|decode7|regs:1:reg_array|r|bits:14:r~q ),
	.datac(\myprocessor|decode7|valB[21]~23_combout ),
	.datad(\myprocessor|decode7|valB[14]~369_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[14]~370_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[14]~370 .lut_mask = 16'hAEA4;
defparam \myprocessor|decode7|valB[14]~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N10
cycloneive_lcell_comb \myprocessor|decode7|valB[14]~371 (
// Equation(s):
// \myprocessor|decode7|valB[14]~371_combout  = (\myprocessor|decode7|valB[14]~370_combout  & (((\myprocessor|decode7|regs:2:reg_array|r|bits:14:r~q )) # (!\myprocessor|decode7|valB[21]~656_combout ))) # (!\myprocessor|decode7|valB[14]~370_combout  & 
// (\myprocessor|decode7|valB[21]~656_combout  & (\myprocessor|decode7|regs:3:reg_array|r|bits:14:r~q )))

	.dataa(\myprocessor|decode7|valB[14]~370_combout ),
	.datab(\myprocessor|decode7|valB[21]~656_combout ),
	.datac(\myprocessor|decode7|regs:3:reg_array|r|bits:14:r~q ),
	.datad(\myprocessor|decode7|regs:2:reg_array|r|bits:14:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[14]~371_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[14]~371 .lut_mask = 16'hEA62;
defparam \myprocessor|decode7|valB[14]~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N0
cycloneive_lcell_comb \myprocessor|decode7|valB[14]~372 (
// Equation(s):
// \myprocessor|decode7|valB[14]~372_combout  = (\myprocessor|decode7|valB[21]~9_combout  & ((\myprocessor|decode7|valB[14]~367_combout ) # ((\myprocessor|decode7|valB[21]~20_combout )))) # (!\myprocessor|decode7|valB[21]~9_combout  & 
// (((!\myprocessor|decode7|valB[21]~20_combout  & \myprocessor|decode7|valB[14]~371_combout ))))

	.dataa(\myprocessor|decode7|valB[14]~367_combout ),
	.datab(\myprocessor|decode7|valB[21]~9_combout ),
	.datac(\myprocessor|decode7|valB[21]~20_combout ),
	.datad(\myprocessor|decode7|valB[14]~371_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[14]~372_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[14]~372 .lut_mask = 16'hCBC8;
defparam \myprocessor|decode7|valB[14]~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N30
cycloneive_lcell_comb \myprocessor|decode7|valB[14]~373 (
// Equation(s):
// \myprocessor|decode7|valB[14]~373_combout  = (\myprocessor|decode7|valB[21]~5_combout  & (((\myprocessor|decode7|valB[21]~6_combout )))) # (!\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[21]~6_combout  & 
// (\myprocessor|decode7|regs:15:reg_array|r|bits:14:r~q )) # (!\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|regs:13:reg_array|r|bits:14:r~q )))))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|regs:15:reg_array|r|bits:14:r~q ),
	.datac(\myprocessor|decode7|regs:13:reg_array|r|bits:14:r~q ),
	.datad(\myprocessor|decode7|valB[21]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[14]~373_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[14]~373 .lut_mask = 16'hEE50;
defparam \myprocessor|decode7|valB[14]~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N16
cycloneive_lcell_comb \myprocessor|decode7|valB[14]~374 (
// Equation(s):
// \myprocessor|decode7|valB[14]~374_combout  = (\myprocessor|decode7|valB[14]~373_combout  & ((\myprocessor|decode7|regs:14:reg_array|r|bits:14:r~q ) # ((!\myprocessor|decode7|valB[21]~5_combout )))) # (!\myprocessor|decode7|valB[14]~373_combout  & 
// (((\myprocessor|decode7|valB[21]~5_combout  & \myprocessor|decode7|regs:12:reg_array|r|bits:14:r~q ))))

	.dataa(\myprocessor|decode7|regs:14:reg_array|r|bits:14:r~q ),
	.datab(\myprocessor|decode7|valB[14]~373_combout ),
	.datac(\myprocessor|decode7|valB[21]~5_combout ),
	.datad(\myprocessor|decode7|regs:12:reg_array|r|bits:14:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[14]~374_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[14]~374 .lut_mask = 16'hBC8C;
defparam \myprocessor|decode7|valB[14]~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N4
cycloneive_lcell_comb \myprocessor|decode7|valB[14]~375 (
// Equation(s):
// \myprocessor|decode7|valB[14]~375_combout  = (\myprocessor|decode7|valB[14]~372_combout  & (((\myprocessor|decode7|valB[14]~374_combout ) # (!\myprocessor|decode7|valB[21]~20_combout )))) # (!\myprocessor|decode7|valB[14]~372_combout  & 
// (\myprocessor|decode7|valB[14]~365_combout  & ((\myprocessor|decode7|valB[21]~20_combout ))))

	.dataa(\myprocessor|decode7|valB[14]~365_combout ),
	.datab(\myprocessor|decode7|valB[14]~372_combout ),
	.datac(\myprocessor|decode7|valB[14]~374_combout ),
	.datad(\myprocessor|decode7|valB[21]~20_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[14]~375_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[14]~375 .lut_mask = 16'hE2CC;
defparam \myprocessor|decode7|valB[14]~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N12
cycloneive_lcell_comb \myprocessor|execute01|F[14]~18 (
// Equation(s):
// \myprocessor|execute01|F[14]~18_combout  = (\myprocessor|decode1|immed_notRT~combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [14])) # (!\myprocessor|decode1|immed_notRT~combout  & ((\myprocessor|decode7|valB[14]~375_combout )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [14]),
	.datab(\myprocessor|decode1|immed_notRT~combout ),
	.datac(gnd),
	.datad(\myprocessor|decode7|valB[14]~375_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute01|F[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute01|F[14]~18 .lut_mask = 16'hBB88;
defparam \myprocessor|execute01|F[14]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N2
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|lower|carry[15]~15 (
// Equation(s):
// \myprocessor|execute02|adder_inst|lower|carry[15]~15_combout  = (\myprocessor|decode7|valA[14]~362_combout  & ((\myprocessor|execute02|adder_inst|lower|carry[14]~14_combout ) # (\myprocessor|execute01|F[14]~18_combout  $ 
// (!\myprocessor|decode1|ALUopcode[0]~1_combout )))) # (!\myprocessor|decode7|valA[14]~362_combout  & (\myprocessor|execute02|adder_inst|lower|carry[14]~14_combout  & (\myprocessor|execute01|F[14]~18_combout  $ (!\myprocessor|decode1|ALUopcode[0]~1_combout 
// ))))

	.dataa(\myprocessor|execute01|F[14]~18_combout ),
	.datab(\myprocessor|decode7|valA[14]~362_combout ),
	.datac(\myprocessor|execute02|adder_inst|lower|carry[14]~14_combout ),
	.datad(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|lower|carry[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|lower|carry[15]~15 .lut_mask = 16'hE8D4;
defparam \myprocessor|execute02|adder_inst|lower|carry[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N24
cycloneive_lcell_comb \myprocessor|decode7|valA[15]~383 (
// Equation(s):
// \myprocessor|decode7|valA[15]~383_combout  = (\myprocessor|decode7|valA[15]~382_combout  & \myprocessor|decode7|valA[12]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|decode7|valA[15]~382_combout ),
	.datad(\myprocessor|decode7|valA[12]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[15]~383_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[15]~383 .lut_mask = 16'hF000;
defparam \myprocessor|decode7|valA[15]~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N4
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|lower|cout~0 (
// Equation(s):
// \myprocessor|execute02|adder_inst|lower|cout~0_combout  = (\myprocessor|execute02|adder_inst|lower|carry[15]~15_combout  & ((\myprocessor|decode7|valA[15]~383_combout ) # (\myprocessor|execute01|F[15]~17_combout  $ 
// (!\myprocessor|decode1|ALUopcode[0]~1_combout )))) # (!\myprocessor|execute02|adder_inst|lower|carry[15]~15_combout  & (\myprocessor|decode7|valA[15]~383_combout  & (\myprocessor|execute01|F[15]~17_combout  $ (!\myprocessor|decode1|ALUopcode[0]~1_combout 
// ))))

	.dataa(\myprocessor|execute01|F[15]~17_combout ),
	.datab(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datac(\myprocessor|execute02|adder_inst|lower|carry[15]~15_combout ),
	.datad(\myprocessor|decode7|valA[15]~383_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|lower|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|lower|cout~0 .lut_mask = 16'hF990;
defparam \myprocessor|execute02|adder_inst|lower|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N0
cycloneive_lcell_comb \myprocessor|execute02|R[21]~114 (
// Equation(s):
// \myprocessor|execute02|R[21]~114_combout  = (\myprocessor|decode1|ALUopcode[1]~2_combout ) # ((!\myprocessor|execute02|R[7]~49_combout  & \myprocessor|execute02|adder_inst|lower|cout~0_combout ))

	.dataa(\myprocessor|execute02|R[7]~49_combout ),
	.datab(gnd),
	.datac(\myprocessor|decode1|ALUopcode[1]~2_combout ),
	.datad(\myprocessor|execute02|adder_inst|lower|cout~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[21]~114_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[21]~114 .lut_mask = 16'hF5F0;
defparam \myprocessor|execute02|R[21]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N20
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxxNx|F[22]~43 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxxNx|F[22]~43_combout  = (\myprocessor|execute01|F[0]~1_combout  & ((\myprocessor|execute02|shifter_inst|LxxxNx|F[22]~40_combout ))) # (!\myprocessor|execute01|F[0]~1_combout  & 
// (\myprocessor|execute02|shifter_inst|LxxxNx|F[23]~42_combout ))

	.dataa(gnd),
	.datab(\myprocessor|execute02|shifter_inst|LxxxNx|F[23]~42_combout ),
	.datac(\myprocessor|execute01|F[0]~1_combout ),
	.datad(\myprocessor|execute02|shifter_inst|LxxxNx|F[22]~40_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxxNx|F[22]~43_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[22]~43 .lut_mask = 16'hFC0C;
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[22]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N30
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxNxx|F[22]~11 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxNxx|F[22]~11_combout  = (\myprocessor|decode7|valA[12]~0_combout  & ((\myprocessor|execute01|F[2]~5_combout  & (\myprocessor|execute02|shifter_inst|LxxxNx|F[18]~35_combout )) # (!\myprocessor|execute01|F[2]~5_combout 
//  & ((\myprocessor|execute02|shifter_inst|LxxxNx|F[22]~43_combout )))))

	.dataa(\myprocessor|execute02|shifter_inst|LxxxNx|F[18]~35_combout ),
	.datab(\myprocessor|execute01|F[2]~5_combout ),
	.datac(\myprocessor|decode7|valA[12]~0_combout ),
	.datad(\myprocessor|execute02|shifter_inst|LxxxNx|F[22]~43_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxNxx|F[22]~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxNxx|F[22]~11 .lut_mask = 16'hB080;
defparam \myprocessor|execute02|shifter_inst|LxxNxx|F[22]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N26
cycloneive_lcell_comb \myprocessor|execute02|R[22]~176 (
// Equation(s):
// \myprocessor|execute02|R[22]~176_combout  = (\myprocessor|execute02|R[21]~109_combout  & (\myprocessor|execute02|R[21]~238_combout )) # (!\myprocessor|execute02|R[21]~109_combout  & ((\myprocessor|execute02|R[21]~238_combout  & 
// (\myprocessor|execute02|shifter_inst|LxxNxx|F[14]~6_combout )) # (!\myprocessor|execute02|R[21]~238_combout  & ((\myprocessor|execute02|shifter_inst|LxxNxx|F[22]~11_combout )))))

	.dataa(\myprocessor|execute02|R[21]~109_combout ),
	.datab(\myprocessor|execute02|R[21]~238_combout ),
	.datac(\myprocessor|execute02|shifter_inst|LxxNxx|F[14]~6_combout ),
	.datad(\myprocessor|execute02|shifter_inst|LxxNxx|F[22]~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[22]~176_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[22]~176 .lut_mask = 16'hD9C8;
defparam \myprocessor|execute02|R[22]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N24
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxNxxx|F[22]~5 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxNxxx|F[22]~5_combout  = (\myprocessor|execute01|F[3]~7_combout  & (!\myprocessor|execute01|F[2]~5_combout  & ((\myprocessor|execute02|shifter_inst|RxxxNx|F~33_combout )))) # (!\myprocessor|execute01|F[3]~7_combout  & 
// (((\myprocessor|execute02|shifter_inst|RxxNxx|F[22]~3_combout ))))

	.dataa(\myprocessor|execute01|F[2]~5_combout ),
	.datab(\myprocessor|execute02|shifter_inst|RxxNxx|F[22]~3_combout ),
	.datac(\myprocessor|execute01|F[3]~7_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxxxNx|F~33_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxNxxx|F[22]~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxNxxx|F[22]~5 .lut_mask = 16'h5C0C;
defparam \myprocessor|execute02|shifter_inst|RxNxxx|F[22]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N28
cycloneive_lcell_comb \myprocessor|execute02|R[22]~177 (
// Equation(s):
// \myprocessor|execute02|R[22]~177_combout  = (\myprocessor|execute02|R[22]~176_combout  & (!\myprocessor|execute01|F[4]~8_combout  & ((\myprocessor|execute02|shifter_inst|RxNxxx|F[22]~5_combout )))) # (!\myprocessor|execute02|R[22]~176_combout  & 
// (((\myprocessor|execute01|F[3]~7_combout ))))

	.dataa(\myprocessor|execute02|R[22]~176_combout ),
	.datab(\myprocessor|execute01|F[4]~8_combout ),
	.datac(\myprocessor|execute01|F[3]~7_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxNxxx|F[22]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[22]~177_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[22]~177 .lut_mask = 16'h7250;
defparam \myprocessor|execute02|R[22]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N14
cycloneive_lcell_comb \myprocessor|execute02|R[22]~178 (
// Equation(s):
// \myprocessor|execute02|R[22]~178_combout  = (\myprocessor|execute02|R[22]~176_combout  & (((\myprocessor|execute02|R[22]~177_combout ) # (!\myprocessor|execute02|R[21]~109_combout )))) # (!\myprocessor|execute02|R[22]~176_combout  & 
// (\myprocessor|execute02|shifter_inst|LxNxxx|F[14]~4_combout  & (\myprocessor|execute02|R[21]~109_combout  & !\myprocessor|execute02|R[22]~177_combout )))

	.dataa(\myprocessor|execute02|R[22]~176_combout ),
	.datab(\myprocessor|execute02|shifter_inst|LxNxxx|F[14]~4_combout ),
	.datac(\myprocessor|execute02|R[21]~109_combout ),
	.datad(\myprocessor|execute02|R[22]~177_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[22]~178_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[22]~178 .lut_mask = 16'hAA4A;
defparam \myprocessor|execute02|R[22]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N16
cycloneive_lcell_comb \myprocessor|execute02|R_and[22] (
// Equation(s):
// \myprocessor|execute02|R_and [22] = (\myprocessor|decode7|valA[22]~488_combout  & ((\myprocessor|decode1|immed_notRT~combout  & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [16]))) # (!\myprocessor|decode1|immed_notRT~combout  & 
// (\myprocessor|decode7|valB[22]~495_combout ))))

	.dataa(\myprocessor|decode1|immed_notRT~combout ),
	.datab(\myprocessor|decode7|valB[22]~495_combout ),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [16]),
	.datad(\myprocessor|decode7|valA[22]~488_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R_and [22]),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R_and[22] .lut_mask = 16'hE400;
defparam \myprocessor|execute02|R_and[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N26
cycloneive_lcell_comb \myprocessor|execute02|R[22]~179 (
// Equation(s):
// \myprocessor|execute02|R[22]~179_combout  = (\myprocessor|execute02|R[21]~114_combout  & (!\myprocessor|execute02|R[29]~112_combout  & ((\myprocessor|execute02|R_and [22])))) # (!\myprocessor|execute02|R[21]~114_combout  & 
// ((\myprocessor|execute02|R[29]~112_combout ) # ((\myprocessor|execute02|R[22]~178_combout ))))

	.dataa(\myprocessor|execute02|R[21]~114_combout ),
	.datab(\myprocessor|execute02|R[29]~112_combout ),
	.datac(\myprocessor|execute02|R[22]~178_combout ),
	.datad(\myprocessor|execute02|R_and [22]),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[22]~179_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[22]~179 .lut_mask = 16'h7654;
defparam \myprocessor|execute02|R[22]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N14
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|upper0|sum[6] (
// Equation(s):
// \myprocessor|execute02|adder_inst|upper0|sum [6] = \myprocessor|decode1|ALUopcode[0]~1_combout  $ (\myprocessor|execute01|F[22]~24_combout  $ (\myprocessor|execute02|adder_inst|upper0|carry[6]~4_combout  $ (\myprocessor|decode7|valA[22]~488_combout )))

	.dataa(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datab(\myprocessor|execute01|F[22]~24_combout ),
	.datac(\myprocessor|execute02|adder_inst|upper0|carry[6]~4_combout ),
	.datad(\myprocessor|decode7|valA[22]~488_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|upper0|sum [6]),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|upper0|sum[6] .lut_mask = 16'h6996;
defparam \myprocessor|execute02|adder_inst|upper0|sum[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N20
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|upper1|sum[6] (
// Equation(s):
// \myprocessor|execute02|adder_inst|upper1|sum [6] = \myprocessor|decode1|ALUopcode[0]~1_combout  $ (\myprocessor|execute01|F[22]~24_combout  $ (\myprocessor|execute02|adder_inst|upper1|carry[6]~4_combout  $ (\myprocessor|decode7|valA[22]~488_combout )))

	.dataa(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datab(\myprocessor|execute01|F[22]~24_combout ),
	.datac(\myprocessor|execute02|adder_inst|upper1|carry[6]~4_combout ),
	.datad(\myprocessor|decode7|valA[22]~488_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|upper1|sum [6]),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|upper1|sum[6] .lut_mask = 16'h6996;
defparam \myprocessor|execute02|adder_inst|upper1|sum[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N4
cycloneive_lcell_comb \myprocessor|execute02|R[22]~180 (
// Equation(s):
// \myprocessor|execute02|R[22]~180_combout  = (\myprocessor|execute02|R[22]~179_combout  & (((!\myprocessor|execute02|adder_inst|upper0|sum [6])) # (!\myprocessor|execute02|R[29]~112_combout ))) # (!\myprocessor|execute02|R[22]~179_combout  & 
// (\myprocessor|execute02|R[29]~112_combout  & ((!\myprocessor|execute02|adder_inst|upper1|sum [6]))))

	.dataa(\myprocessor|execute02|R[22]~179_combout ),
	.datab(\myprocessor|execute02|R[29]~112_combout ),
	.datac(\myprocessor|execute02|adder_inst|upper0|sum [6]),
	.datad(\myprocessor|execute02|adder_inst|upper1|sum [6]),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[22]~180_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[22]~180 .lut_mask = 16'h2A6E;
defparam \myprocessor|execute02|R[22]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y39_N0
cycloneive_ram_block \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\myprocessor|decode1|Equal10~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\myprocessor|decode7|valB[23]~475_combout ,\myprocessor|decode7|valB[22]~495_combout }),
	.portaaddr({\myprocessor|execute02|R[11]~138_combout ,\myprocessor|execute02|R[10]~133_combout ,\myprocessor|execute02|R[9]~127_combout ,\myprocessor|execute02|R[8]~121_combout ,\myprocessor|execute02|R[7]~94_combout ,\myprocessor|execute02|R[6]~61_combout ,
\myprocessor|execute02|R[5]~54_combout ,\myprocessor|execute02|R[4]~87_combout ,\myprocessor|execute02|R[3]~82_combout ,\myprocessor|execute02|R[2]~77_combout ,\myprocessor|execute02|R[1]~100_combout ,\myprocessor|execute02|R[0]~70_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a22 .init_file = "test-fibonacci-dmem.hex";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ALTSYNCRAM";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 2;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 2;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N28
cycloneive_lcell_comb \myprocessor|writeback1|F[22]~69 (
// Equation(s):
// \myprocessor|writeback1|F[22]~69_combout  = (\myprocessor|decode1|Equal4~0_combout  & (\myprocessor|decode1|rt_zero~1_combout  & (\myprocessor|memory1|altsyncram_component|auto_generated|q_a [22] & 
// \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [27])))

	.dataa(\myprocessor|decode1|Equal4~0_combout ),
	.datab(\myprocessor|decode1|rt_zero~1_combout ),
	.datac(\myprocessor|memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[22]~69_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[22]~69 .lut_mask = 16'h8000;
defparam \myprocessor|writeback1|F[22]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N30
cycloneive_lcell_comb \myprocessor|writeback1|F[22]~91 (
// Equation(s):
// \myprocessor|writeback1|F[22]~91_combout  = (\myprocessor|writeback1|F[18]~43_combout  & ((\myprocessor|execute01|F[22]~24_combout ) # ((\myprocessor|decode7|valA[22]~487_combout  & \myprocessor|decode7|valA[12]~0_combout ))))

	.dataa(\myprocessor|writeback1|F[18]~43_combout ),
	.datab(\myprocessor|decode7|valA[22]~487_combout ),
	.datac(\myprocessor|decode7|valA[12]~0_combout ),
	.datad(\myprocessor|execute01|F[22]~24_combout ),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[22]~91_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[22]~91 .lut_mask = 16'hAA80;
defparam \myprocessor|writeback1|F[22]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N22
cycloneive_lcell_comb \myprocessor|writeback1|F[22]~70 (
// Equation(s):
// \myprocessor|writeback1|F[22]~70_combout  = (\myprocessor|writeback1|F[22]~69_combout ) # ((\myprocessor|writeback1|F[22]~91_combout ) # ((\myprocessor|execute02|R[22]~180_combout  & \myprocessor|writeback1|F[17]~45_combout )))

	.dataa(\myprocessor|execute02|R[22]~180_combout ),
	.datab(\myprocessor|writeback1|F[22]~69_combout ),
	.datac(\myprocessor|writeback1|F[22]~91_combout ),
	.datad(\myprocessor|writeback1|F[17]~45_combout ),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[22]~70_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[22]~70 .lut_mask = 16'hFEFC;
defparam \myprocessor|writeback1|F[22]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N19
dffeas \myprocessor|decode7|regs:13:reg_array|r|bits:22:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[22]~70_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[13]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:13:reg_array|r|bits:22:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:13:reg_array|r|bits:22:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:13:reg_array|r|bits:22:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N18
cycloneive_lcell_comb \myprocessor|decode7|valB[22]~493 (
// Equation(s):
// \myprocessor|decode7|valB[22]~493_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[21]~5_combout ) # ((\myprocessor|decode7|regs:15:reg_array|r|bits:22:r~q )))) # (!\myprocessor|decode7|valB[21]~6_combout  & 
// (!\myprocessor|decode7|valB[21]~5_combout  & (\myprocessor|decode7|regs:13:reg_array|r|bits:22:r~q )))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|valB[21]~5_combout ),
	.datac(\myprocessor|decode7|regs:13:reg_array|r|bits:22:r~q ),
	.datad(\myprocessor|decode7|regs:15:reg_array|r|bits:22:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[22]~493_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[22]~493 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valB[22]~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N14
cycloneive_lcell_comb \myprocessor|decode7|valB[22]~494 (
// Equation(s):
// \myprocessor|decode7|valB[22]~494_combout  = (\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[22]~493_combout  & (\myprocessor|decode7|regs:14:reg_array|r|bits:22:r~q )) # (!\myprocessor|decode7|valB[22]~493_combout  & 
// ((\myprocessor|decode7|regs:12:reg_array|r|bits:22:r~q ))))) # (!\myprocessor|decode7|valB[21]~5_combout  & (\myprocessor|decode7|valB[22]~493_combout ))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|valB[22]~493_combout ),
	.datac(\myprocessor|decode7|regs:14:reg_array|r|bits:22:r~q ),
	.datad(\myprocessor|decode7|regs:12:reg_array|r|bits:22:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[22]~494_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[22]~494 .lut_mask = 16'hE6C4;
defparam \myprocessor|decode7|valB[22]~494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N12
cycloneive_lcell_comb \myprocessor|decode7|valB[22]~486 (
// Equation(s):
// \myprocessor|decode7|valB[22]~486_combout  = (\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|regs:8:reg_array|r|bits:22:r~q ) # ((\myprocessor|decode7|valB[21]~6_combout )))) # (!\myprocessor|decode7|valB[21]~5_combout  & 
// (((\myprocessor|decode7|regs:9:reg_array|r|bits:22:r~q  & !\myprocessor|decode7|valB[21]~6_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|regs:8:reg_array|r|bits:22:r~q ),
	.datac(\myprocessor|decode7|regs:9:reg_array|r|bits:22:r~q ),
	.datad(\myprocessor|decode7|valB[21]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[22]~486_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[22]~486 .lut_mask = 16'hAAD8;
defparam \myprocessor|decode7|valB[22]~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N16
cycloneive_lcell_comb \myprocessor|decode7|valB[22]~487 (
// Equation(s):
// \myprocessor|decode7|valB[22]~487_combout  = (\myprocessor|decode7|valB[22]~486_combout  & (((\myprocessor|decode7|regs:10:reg_array|r|bits:22:r~q )) # (!\myprocessor|decode7|valB[21]~6_combout ))) # (!\myprocessor|decode7|valB[22]~486_combout  & 
// (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|regs:11:reg_array|r|bits:22:r~q ))))

	.dataa(\myprocessor|decode7|valB[22]~486_combout ),
	.datab(\myprocessor|decode7|valB[21]~6_combout ),
	.datac(\myprocessor|decode7|regs:10:reg_array|r|bits:22:r~q ),
	.datad(\myprocessor|decode7|regs:11:reg_array|r|bits:22:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[22]~487_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[22]~487 .lut_mask = 16'hE6A2;
defparam \myprocessor|decode7|valB[22]~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N20
cycloneive_lcell_comb \myprocessor|decode7|valB[22]~488 (
// Equation(s):
// \myprocessor|decode7|valB[22]~488_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|regs:7:reg_array|r|bits:22:r~q ) # ((\myprocessor|decode7|valB[21]~5_combout )))) # (!\myprocessor|decode7|valB[21]~6_combout  & 
// (((\myprocessor|decode7|regs:5:reg_array|r|bits:22:r~q  & !\myprocessor|decode7|valB[21]~5_combout ))))

	.dataa(\myprocessor|decode7|regs:7:reg_array|r|bits:22:r~q ),
	.datab(\myprocessor|decode7|valB[21]~6_combout ),
	.datac(\myprocessor|decode7|regs:5:reg_array|r|bits:22:r~q ),
	.datad(\myprocessor|decode7|valB[21]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[22]~488_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[22]~488 .lut_mask = 16'hCCB8;
defparam \myprocessor|decode7|valB[22]~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N2
cycloneive_lcell_comb \myprocessor|decode7|valB[22]~489 (
// Equation(s):
// \myprocessor|decode7|valB[22]~489_combout  = (\myprocessor|decode7|valB[22]~488_combout  & (((\myprocessor|decode7|regs:6:reg_array|r|bits:22:r~q ) # (!\myprocessor|decode7|valB[21]~5_combout )))) # (!\myprocessor|decode7|valB[22]~488_combout  & 
// (\myprocessor|decode7|regs:4:reg_array|r|bits:22:r~q  & ((\myprocessor|decode7|valB[21]~5_combout ))))

	.dataa(\myprocessor|decode7|regs:4:reg_array|r|bits:22:r~q ),
	.datab(\myprocessor|decode7|valB[22]~488_combout ),
	.datac(\myprocessor|decode7|regs:6:reg_array|r|bits:22:r~q ),
	.datad(\myprocessor|decode7|valB[21]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[22]~489_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[22]~489 .lut_mask = 16'hE2CC;
defparam \myprocessor|decode7|valB[22]~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N12
cycloneive_lcell_comb \myprocessor|decode7|valB[22]~490 (
// Equation(s):
// \myprocessor|decode7|valB[22]~490_combout  = (\myprocessor|decode7|valB[21]~23_combout  & (((\myprocessor|decode7|valB[21]~26_combout )))) # (!\myprocessor|decode7|valB[21]~23_combout  & ((\myprocessor|decode7|valB[21]~26_combout  & 
// (\myprocessor|decode7|valB[22]~489_combout )) # (!\myprocessor|decode7|valB[21]~26_combout  & ((\myprocessor|decode7|regs:1:reg_array|r|bits:22:r~q )))))

	.dataa(\myprocessor|decode7|valB[21]~23_combout ),
	.datab(\myprocessor|decode7|valB[22]~489_combout ),
	.datac(\myprocessor|decode7|valB[21]~26_combout ),
	.datad(\myprocessor|decode7|regs:1:reg_array|r|bits:22:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[22]~490_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[22]~490 .lut_mask = 16'hE5E0;
defparam \myprocessor|decode7|valB[22]~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N2
cycloneive_lcell_comb \myprocessor|decode7|valB[22]~491 (
// Equation(s):
// \myprocessor|decode7|valB[22]~491_combout  = (\myprocessor|decode7|valB[22]~490_combout  & (((\myprocessor|decode7|regs:2:reg_array|r|bits:22:r~q )) # (!\myprocessor|decode7|valB[21]~656_combout ))) # (!\myprocessor|decode7|valB[22]~490_combout  & 
// (\myprocessor|decode7|valB[21]~656_combout  & (\myprocessor|decode7|regs:3:reg_array|r|bits:22:r~q )))

	.dataa(\myprocessor|decode7|valB[22]~490_combout ),
	.datab(\myprocessor|decode7|valB[21]~656_combout ),
	.datac(\myprocessor|decode7|regs:3:reg_array|r|bits:22:r~q ),
	.datad(\myprocessor|decode7|regs:2:reg_array|r|bits:22:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[22]~491_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[22]~491 .lut_mask = 16'hEA62;
defparam \myprocessor|decode7|valB[22]~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N18
cycloneive_lcell_comb \myprocessor|decode7|valB[22]~492 (
// Equation(s):
// \myprocessor|decode7|valB[22]~492_combout  = (\myprocessor|decode7|valB[21]~20_combout  & (\myprocessor|decode7|valB[21]~9_combout )) # (!\myprocessor|decode7|valB[21]~20_combout  & ((\myprocessor|decode7|valB[21]~9_combout  & 
// (\myprocessor|decode7|valB[22]~487_combout )) # (!\myprocessor|decode7|valB[21]~9_combout  & ((\myprocessor|decode7|valB[22]~491_combout )))))

	.dataa(\myprocessor|decode7|valB[21]~20_combout ),
	.datab(\myprocessor|decode7|valB[21]~9_combout ),
	.datac(\myprocessor|decode7|valB[22]~487_combout ),
	.datad(\myprocessor|decode7|valB[22]~491_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[22]~492_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[22]~492 .lut_mask = 16'hD9C8;
defparam \myprocessor|decode7|valB[22]~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N28
cycloneive_lcell_comb \myprocessor|decode7|valB[22]~480 (
// Equation(s):
// \myprocessor|decode7|valB[22]~480_combout  = (\myprocessor|decode4|F [2] & (((\myprocessor|decode7|regs:21:reg_array|r|bits:22:r~q ) # (\myprocessor|decode4|F[3]~0_combout )))) # (!\myprocessor|decode4|F [2] & 
// (\myprocessor|decode7|regs:17:reg_array|r|bits:22:r~q  & ((!\myprocessor|decode4|F[3]~0_combout ))))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode7|regs:17:reg_array|r|bits:22:r~q ),
	.datac(\myprocessor|decode7|regs:21:reg_array|r|bits:22:r~q ),
	.datad(\myprocessor|decode4|F[3]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[22]~480_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[22]~480 .lut_mask = 16'hAAE4;
defparam \myprocessor|decode7|valB[22]~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N10
cycloneive_lcell_comb \myprocessor|decode7|valB[22]~481 (
// Equation(s):
// \myprocessor|decode7|valB[22]~481_combout  = (\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|valB[22]~480_combout  & (\myprocessor|decode7|regs:29:reg_array|r|bits:22:r~q )) # (!\myprocessor|decode7|valB[22]~480_combout  & 
// ((\myprocessor|decode7|regs:25:reg_array|r|bits:22:r~q ))))) # (!\myprocessor|decode4|F[3]~0_combout  & (((\myprocessor|decode7|valB[22]~480_combout ))))

	.dataa(\myprocessor|decode7|regs:29:reg_array|r|bits:22:r~q ),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:25:reg_array|r|bits:22:r~q ),
	.datad(\myprocessor|decode7|valB[22]~480_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[22]~481_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[22]~481 .lut_mask = 16'hBBC0;
defparam \myprocessor|decode7|valB[22]~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N16
cycloneive_lcell_comb \myprocessor|decode7|valB[22]~478 (
// Equation(s):
// \myprocessor|decode7|valB[22]~478_combout  = (\myprocessor|decode4|F [2] & (((\myprocessor|decode7|regs:23:reg_array|r|bits:22:r~q ) # (\myprocessor|decode4|F[3]~0_combout )))) # (!\myprocessor|decode4|F [2] & 
// (\myprocessor|decode7|regs:19:reg_array|r|bits:22:r~q  & ((!\myprocessor|decode4|F[3]~0_combout ))))

	.dataa(\myprocessor|decode7|regs:19:reg_array|r|bits:22:r~q ),
	.datab(\myprocessor|decode4|F [2]),
	.datac(\myprocessor|decode7|regs:23:reg_array|r|bits:22:r~q ),
	.datad(\myprocessor|decode4|F[3]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[22]~478_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[22]~478 .lut_mask = 16'hCCE2;
defparam \myprocessor|decode7|valB[22]~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N14
cycloneive_lcell_comb \myprocessor|decode7|valB[22]~479 (
// Equation(s):
// \myprocessor|decode7|valB[22]~479_combout  = (\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|valB[22]~478_combout  & (\myprocessor|decode7|regs:31:reg_array|r|bits:22:r~q )) # (!\myprocessor|decode7|valB[22]~478_combout  & 
// ((\myprocessor|decode7|regs:27:reg_array|r|bits:22:r~q ))))) # (!\myprocessor|decode4|F[3]~0_combout  & (((\myprocessor|decode7|valB[22]~478_combout ))))

	.dataa(\myprocessor|decode4|F[3]~0_combout ),
	.datab(\myprocessor|decode7|regs:31:reg_array|r|bits:22:r~q ),
	.datac(\myprocessor|decode7|regs:27:reg_array|r|bits:22:r~q ),
	.datad(\myprocessor|decode7|valB[22]~478_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[22]~479_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[22]~479 .lut_mask = 16'hDDA0;
defparam \myprocessor|decode7|valB[22]~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N16
cycloneive_lcell_comb \myprocessor|decode7|valB[22]~482 (
// Equation(s):
// \myprocessor|decode7|valB[22]~482_combout  = (\myprocessor|decode7|valB[21]~5_combout  & (((\myprocessor|decode7|valB[21]~6_combout )))) # (!\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[21]~6_combout  & 
// ((\myprocessor|decode7|valB[22]~479_combout ))) # (!\myprocessor|decode7|valB[21]~6_combout  & (\myprocessor|decode7|valB[22]~481_combout ))))

	.dataa(\myprocessor|decode7|valB[22]~481_combout ),
	.datab(\myprocessor|decode7|valB[21]~5_combout ),
	.datac(\myprocessor|decode7|valB[21]~6_combout ),
	.datad(\myprocessor|decode7|valB[22]~479_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[22]~482_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[22]~482 .lut_mask = 16'hF2C2;
defparam \myprocessor|decode7|valB[22]~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N0
cycloneive_lcell_comb \myprocessor|decode7|valB[22]~476 (
// Equation(s):
// \myprocessor|decode7|valB[22]~476_combout  = (\myprocessor|decode4|F [2] & (((\myprocessor|decode4|F[3]~0_combout )))) # (!\myprocessor|decode4|F [2] & ((\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|regs:24:reg_array|r|bits:22:r~q ))) # 
// (!\myprocessor|decode4|F[3]~0_combout  & (\myprocessor|decode7|regs:16:reg_array|r|bits:22:r~q ))))

	.dataa(\myprocessor|decode7|regs:16:reg_array|r|bits:22:r~q ),
	.datab(\myprocessor|decode4|F [2]),
	.datac(\myprocessor|decode7|regs:24:reg_array|r|bits:22:r~q ),
	.datad(\myprocessor|decode4|F[3]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[22]~476_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[22]~476 .lut_mask = 16'hFC22;
defparam \myprocessor|decode7|valB[22]~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N16
cycloneive_lcell_comb \myprocessor|decode7|valB[22]~477 (
// Equation(s):
// \myprocessor|decode7|valB[22]~477_combout  = (\myprocessor|decode7|valB[22]~476_combout  & ((\myprocessor|decode7|regs:28:reg_array|r|bits:22:r~q ) # ((!\myprocessor|decode4|F [2])))) # (!\myprocessor|decode7|valB[22]~476_combout  & 
// (((\myprocessor|decode7|regs:20:reg_array|r|bits:22:r~q  & \myprocessor|decode4|F [2]))))

	.dataa(\myprocessor|decode7|regs:28:reg_array|r|bits:22:r~q ),
	.datab(\myprocessor|decode7|valB[22]~476_combout ),
	.datac(\myprocessor|decode7|regs:20:reg_array|r|bits:22:r~q ),
	.datad(\myprocessor|decode4|F [2]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[22]~477_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[22]~477 .lut_mask = 16'hB8CC;
defparam \myprocessor|decode7|valB[22]~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N18
cycloneive_lcell_comb \myprocessor|decode7|valB[22]~483 (
// Equation(s):
// \myprocessor|decode7|valB[22]~483_combout  = (\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|regs:26:reg_array|r|bits:22:r~q ) # ((\myprocessor|decode4|F [2])))) # (!\myprocessor|decode4|F[3]~0_combout  & 
// (((\myprocessor|decode7|regs:18:reg_array|r|bits:22:r~q  & !\myprocessor|decode4|F [2]))))

	.dataa(\myprocessor|decode4|F[3]~0_combout ),
	.datab(\myprocessor|decode7|regs:26:reg_array|r|bits:22:r~q ),
	.datac(\myprocessor|decode7|regs:18:reg_array|r|bits:22:r~q ),
	.datad(\myprocessor|decode4|F [2]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[22]~483_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[22]~483 .lut_mask = 16'hAAD8;
defparam \myprocessor|decode7|valB[22]~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N16
cycloneive_lcell_comb \myprocessor|decode7|valB[22]~484 (
// Equation(s):
// \myprocessor|decode7|valB[22]~484_combout  = (\myprocessor|decode4|F [2] & ((\myprocessor|decode7|valB[22]~483_combout  & (\myprocessor|decode7|regs:30:reg_array|r|bits:22:r~q )) # (!\myprocessor|decode7|valB[22]~483_combout  & 
// ((\myprocessor|decode7|regs:22:reg_array|r|bits:22:r~q ))))) # (!\myprocessor|decode4|F [2] & (\myprocessor|decode7|valB[22]~483_combout ))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode7|valB[22]~483_combout ),
	.datac(\myprocessor|decode7|regs:30:reg_array|r|bits:22:r~q ),
	.datad(\myprocessor|decode7|regs:22:reg_array|r|bits:22:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[22]~484_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[22]~484 .lut_mask = 16'hE6C4;
defparam \myprocessor|decode7|valB[22]~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N24
cycloneive_lcell_comb \myprocessor|decode7|valB[22]~485 (
// Equation(s):
// \myprocessor|decode7|valB[22]~485_combout  = (\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[22]~482_combout  & ((\myprocessor|decode7|valB[22]~484_combout ))) # (!\myprocessor|decode7|valB[22]~482_combout  & 
// (\myprocessor|decode7|valB[22]~477_combout )))) # (!\myprocessor|decode7|valB[21]~5_combout  & (\myprocessor|decode7|valB[22]~482_combout ))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|valB[22]~482_combout ),
	.datac(\myprocessor|decode7|valB[22]~477_combout ),
	.datad(\myprocessor|decode7|valB[22]~484_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[22]~485_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[22]~485 .lut_mask = 16'hEC64;
defparam \myprocessor|decode7|valB[22]~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N18
cycloneive_lcell_comb \myprocessor|decode7|valB[22]~495 (
// Equation(s):
// \myprocessor|decode7|valB[22]~495_combout  = (\myprocessor|decode7|valB[22]~492_combout  & ((\myprocessor|decode7|valB[22]~494_combout ) # ((!\myprocessor|decode7|valB[21]~20_combout )))) # (!\myprocessor|decode7|valB[22]~492_combout  & 
// (((\myprocessor|decode7|valB[21]~20_combout  & \myprocessor|decode7|valB[22]~485_combout ))))

	.dataa(\myprocessor|decode7|valB[22]~494_combout ),
	.datab(\myprocessor|decode7|valB[22]~492_combout ),
	.datac(\myprocessor|decode7|valB[21]~20_combout ),
	.datad(\myprocessor|decode7|valB[22]~485_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[22]~495_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[22]~495 .lut_mask = 16'hBC8C;
defparam \myprocessor|decode7|valB[22]~495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N8
cycloneive_lcell_comb \myprocessor|writeback1|F[23]~71 (
// Equation(s):
// \myprocessor|writeback1|F[23]~71_combout  = (\myprocessor|decode1|Equal4~0_combout  & (\myprocessor|decode1|rt_zero~1_combout  & (\myprocessor|memory1|altsyncram_component|auto_generated|q_a [23] & 
// \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [27])))

	.dataa(\myprocessor|decode1|Equal4~0_combout ),
	.datab(\myprocessor|decode1|rt_zero~1_combout ),
	.datac(\myprocessor|memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[23]~71_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[23]~71 .lut_mask = 16'h8000;
defparam \myprocessor|writeback1|F[23]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N6
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|upper1|sum[7] (
// Equation(s):
// \myprocessor|execute02|adder_inst|upper1|sum [7] = \myprocessor|decode1|ALUopcode[0]~1_combout  $ (\myprocessor|execute02|adder_inst|upper1|carry[7]~5_combout  $ (\myprocessor|decode7|valA[23]~509_combout  $ (\myprocessor|execute01|F[23]~23_combout )))

	.dataa(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datab(\myprocessor|execute02|adder_inst|upper1|carry[7]~5_combout ),
	.datac(\myprocessor|decode7|valA[23]~509_combout ),
	.datad(\myprocessor|execute01|F[23]~23_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|upper1|sum [7]),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|upper1|sum[7] .lut_mask = 16'h6996;
defparam \myprocessor|execute02|adder_inst|upper1|sum[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N8
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|upper0|sum[7] (
// Equation(s):
// \myprocessor|execute02|adder_inst|upper0|sum [7] = \myprocessor|decode1|ALUopcode[0]~1_combout  $ (\myprocessor|execute02|adder_inst|upper0|carry[7]~5_combout  $ (\myprocessor|decode7|valA[23]~509_combout  $ (\myprocessor|execute01|F[23]~23_combout )))

	.dataa(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datab(\myprocessor|execute02|adder_inst|upper0|carry[7]~5_combout ),
	.datac(\myprocessor|decode7|valA[23]~509_combout ),
	.datad(\myprocessor|execute01|F[23]~23_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|upper0|sum [7]),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|upper0|sum[7] .lut_mask = 16'h6996;
defparam \myprocessor|execute02|adder_inst|upper0|sum[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N26
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxNxxx|F~7 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxNxxx|F~7_combout  = (\myprocessor|execute02|shifter_inst|LxNxxx|F~6_combout  & ((\myprocessor|execute01|F[2]~5_combout  & ((\myprocessor|execute02|shifter_inst|LxxxNx|F[3]~10_combout ))) # 
// (!\myprocessor|execute01|F[2]~5_combout  & (\myprocessor|execute02|shifter_inst|LxxxNx|F[7]~13_combout ))))

	.dataa(\myprocessor|execute02|shifter_inst|LxxxNx|F[7]~13_combout ),
	.datab(\myprocessor|execute02|shifter_inst|LxNxxx|F~6_combout ),
	.datac(\myprocessor|execute02|shifter_inst|LxxxNx|F[3]~10_combout ),
	.datad(\myprocessor|execute01|F[2]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxNxxx|F~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxNxxx|F~7 .lut_mask = 16'hC088;
defparam \myprocessor|execute02|shifter_inst|LxNxxx|F~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N8
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxNxxx|F[23]~16 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxNxxx|F[23]~16_combout  = (\myprocessor|execute02|shifter_inst|RxxNxx|F[23]~12_combout  & (((\myprocessor|decode7|valA[31]~656_combout  & \myprocessor|execute02|shifter_inst|RxNxxx|F[23]~15_combout )) # 
// (!\myprocessor|execute01|F[3]~7_combout ))) # (!\myprocessor|execute02|shifter_inst|RxxNxx|F[23]~12_combout  & (\myprocessor|decode7|valA[31]~656_combout  & (\myprocessor|execute02|shifter_inst|RxNxxx|F[23]~15_combout )))

	.dataa(\myprocessor|execute02|shifter_inst|RxxNxx|F[23]~12_combout ),
	.datab(\myprocessor|decode7|valA[31]~656_combout ),
	.datac(\myprocessor|execute02|shifter_inst|RxNxxx|F[23]~15_combout ),
	.datad(\myprocessor|execute01|F[3]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxNxxx|F[23]~16_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxNxxx|F[23]~16 .lut_mask = 16'hC0EA;
defparam \myprocessor|execute02|shifter_inst|RxNxxx|F[23]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N30
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RNxxxx|F~13 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RNxxxx|F~13_combout  = (\myprocessor|execute02|shifter_inst|RxNxxx|F[23]~16_combout  & ((\myprocessor|decode1|immed_notRT~combout  & ((!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [4]))) # 
// (!\myprocessor|decode1|immed_notRT~combout  & (!\myprocessor|decode7|valB[4]~135_combout ))))

	.dataa(\myprocessor|decode1|immed_notRT~combout ),
	.datab(\myprocessor|decode7|valB[4]~135_combout ),
	.datac(\myprocessor|execute02|shifter_inst|RxNxxx|F[23]~16_combout ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RNxxxx|F~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RNxxxx|F~13 .lut_mask = 16'h10B0;
defparam \myprocessor|execute02|shifter_inst|RNxxxx|F~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N10
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxxNx|F[23]~45 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxxNx|F[23]~45_combout  = (\myprocessor|execute01|F[0]~1_combout  & ((\myprocessor|execute02|shifter_inst|LxxxNx|F[23]~42_combout ))) # (!\myprocessor|execute01|F[0]~1_combout  & 
// (\myprocessor|execute02|shifter_inst|LxxxNx|F[23]~44_combout ))

	.dataa(gnd),
	.datab(\myprocessor|execute02|shifter_inst|LxxxNx|F[23]~44_combout ),
	.datac(\myprocessor|execute01|F[0]~1_combout ),
	.datad(\myprocessor|execute02|shifter_inst|LxxxNx|F[23]~42_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxxNx|F[23]~45_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[23]~45 .lut_mask = 16'hFC0C;
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[23]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N22
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxNxx|F[23]~13 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxNxx|F[23]~13_combout  = (\myprocessor|decode7|valA[12]~0_combout  & ((\myprocessor|execute01|F[2]~5_combout  & (\myprocessor|execute02|shifter_inst|LxxxNx|F[19]~37_combout )) # (!\myprocessor|execute01|F[2]~5_combout 
//  & ((\myprocessor|execute02|shifter_inst|LxxxNx|F[23]~45_combout )))))

	.dataa(\myprocessor|execute02|shifter_inst|LxxxNx|F[19]~37_combout ),
	.datab(\myprocessor|execute02|shifter_inst|LxxxNx|F[23]~45_combout ),
	.datac(\myprocessor|decode7|valA[12]~0_combout ),
	.datad(\myprocessor|execute01|F[2]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxNxx|F[23]~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxNxx|F[23]~13 .lut_mask = 16'hA0C0;
defparam \myprocessor|execute02|shifter_inst|LxxNxx|F[23]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N28
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxNxx|F[15]~12 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxNxx|F[15]~12_combout  = (\myprocessor|decode7|valA[12]~0_combout  & ((\myprocessor|execute01|F[2]~5_combout  & (\myprocessor|execute02|shifter_inst|LxxxNx|F[11]~30_combout )) # (!\myprocessor|execute01|F[2]~5_combout 
//  & ((\myprocessor|execute02|shifter_inst|LxxxNx|F[15]~33_combout )))))

	.dataa(\myprocessor|execute02|shifter_inst|LxxxNx|F[11]~30_combout ),
	.datab(\myprocessor|execute02|shifter_inst|LxxxNx|F[15]~33_combout ),
	.datac(\myprocessor|decode7|valA[12]~0_combout ),
	.datad(\myprocessor|execute01|F[2]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxNxx|F[15]~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxNxx|F[15]~12 .lut_mask = 16'hA0C0;
defparam \myprocessor|execute02|shifter_inst|LxxNxx|F[15]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N24
cycloneive_lcell_comb \myprocessor|execute02|R[23]~181 (
// Equation(s):
// \myprocessor|execute02|R[23]~181_combout  = (\myprocessor|execute02|R[21]~109_combout  & (((\myprocessor|execute02|R[21]~238_combout )))) # (!\myprocessor|execute02|R[21]~109_combout  & ((\myprocessor|execute02|R[21]~238_combout  & 
// ((\myprocessor|execute02|shifter_inst|LxxNxx|F[15]~12_combout ))) # (!\myprocessor|execute02|R[21]~238_combout  & (\myprocessor|execute02|shifter_inst|LxxNxx|F[23]~13_combout ))))

	.dataa(\myprocessor|execute02|shifter_inst|LxxNxx|F[23]~13_combout ),
	.datab(\myprocessor|execute02|shifter_inst|LxxNxx|F[15]~12_combout ),
	.datac(\myprocessor|execute02|R[21]~109_combout ),
	.datad(\myprocessor|execute02|R[21]~238_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[23]~181_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[23]~181 .lut_mask = 16'hFC0A;
defparam \myprocessor|execute02|R[23]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N18
cycloneive_lcell_comb \myprocessor|execute02|R[23]~182 (
// Equation(s):
// \myprocessor|execute02|R[23]~182_combout  = (\myprocessor|execute02|R[21]~109_combout  & ((\myprocessor|execute02|R[23]~181_combout  & ((\myprocessor|execute02|shifter_inst|RNxxxx|F~13_combout ))) # (!\myprocessor|execute02|R[23]~181_combout  & 
// (\myprocessor|execute02|shifter_inst|LxNxxx|F~7_combout )))) # (!\myprocessor|execute02|R[21]~109_combout  & (((\myprocessor|execute02|R[23]~181_combout ))))

	.dataa(\myprocessor|execute02|shifter_inst|LxNxxx|F~7_combout ),
	.datab(\myprocessor|execute02|R[21]~109_combout ),
	.datac(\myprocessor|execute02|shifter_inst|RNxxxx|F~13_combout ),
	.datad(\myprocessor|execute02|R[23]~181_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[23]~182_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[23]~182 .lut_mask = 16'hF388;
defparam \myprocessor|execute02|R[23]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N18
cycloneive_lcell_comb \myprocessor|execute02|R_and[23] (
// Equation(s):
// \myprocessor|execute02|R_and [23] = (\myprocessor|decode7|valA[23]~509_combout  & ((\myprocessor|decode1|immed_notRT~combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [16])) # (!\myprocessor|decode1|immed_notRT~combout  & 
// ((\myprocessor|decode7|valB[23]~475_combout )))))

	.dataa(\myprocessor|decode1|immed_notRT~combout ),
	.datab(\myprocessor|decode7|valA[23]~509_combout ),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [16]),
	.datad(\myprocessor|decode7|valB[23]~475_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R_and [23]),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R_and[23] .lut_mask = 16'hC480;
defparam \myprocessor|execute02|R_and[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N12
cycloneive_lcell_comb \myprocessor|execute02|R[23]~183 (
// Equation(s):
// \myprocessor|execute02|R[23]~183_combout  = (\myprocessor|execute02|R[21]~114_combout  & (!\myprocessor|execute02|R[29]~112_combout  & ((\myprocessor|execute02|R_and [23])))) # (!\myprocessor|execute02|R[21]~114_combout  & 
// ((\myprocessor|execute02|R[29]~112_combout ) # ((\myprocessor|execute02|R[23]~182_combout ))))

	.dataa(\myprocessor|execute02|R[21]~114_combout ),
	.datab(\myprocessor|execute02|R[29]~112_combout ),
	.datac(\myprocessor|execute02|R[23]~182_combout ),
	.datad(\myprocessor|execute02|R_and [23]),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[23]~183_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[23]~183 .lut_mask = 16'h7654;
defparam \myprocessor|execute02|R[23]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N30
cycloneive_lcell_comb \myprocessor|execute02|R[23]~184 (
// Equation(s):
// \myprocessor|execute02|R[23]~184_combout  = (\myprocessor|execute02|R[29]~112_combout  & ((\myprocessor|execute02|R[23]~183_combout  & ((!\myprocessor|execute02|adder_inst|upper0|sum [7]))) # (!\myprocessor|execute02|R[23]~183_combout  & 
// (!\myprocessor|execute02|adder_inst|upper1|sum [7])))) # (!\myprocessor|execute02|R[29]~112_combout  & (((\myprocessor|execute02|R[23]~183_combout ))))

	.dataa(\myprocessor|execute02|adder_inst|upper1|sum [7]),
	.datab(\myprocessor|execute02|R[29]~112_combout ),
	.datac(\myprocessor|execute02|adder_inst|upper0|sum [7]),
	.datad(\myprocessor|execute02|R[23]~183_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[23]~184_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[23]~184 .lut_mask = 16'h3F44;
defparam \myprocessor|execute02|R[23]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N12
cycloneive_lcell_comb \myprocessor|writeback1|F[23]~92 (
// Equation(s):
// \myprocessor|writeback1|F[23]~92_combout  = (\myprocessor|writeback1|F[18]~43_combout  & ((\myprocessor|execute01|F[23]~23_combout ) # ((\myprocessor|decode7|valA[12]~0_combout  & \myprocessor|decode7|valA[23]~508_combout ))))

	.dataa(\myprocessor|writeback1|F[18]~43_combout ),
	.datab(\myprocessor|execute01|F[23]~23_combout ),
	.datac(\myprocessor|decode7|valA[12]~0_combout ),
	.datad(\myprocessor|decode7|valA[23]~508_combout ),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[23]~92_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[23]~92 .lut_mask = 16'hA888;
defparam \myprocessor|writeback1|F[23]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N14
cycloneive_lcell_comb \myprocessor|writeback1|F[23]~72 (
// Equation(s):
// \myprocessor|writeback1|F[23]~72_combout  = (\myprocessor|writeback1|F[23]~71_combout ) # ((\myprocessor|writeback1|F[23]~92_combout ) # ((\myprocessor|writeback1|F[17]~45_combout  & \myprocessor|execute02|R[23]~184_combout )))

	.dataa(\myprocessor|writeback1|F[17]~45_combout ),
	.datab(\myprocessor|writeback1|F[23]~71_combout ),
	.datac(\myprocessor|execute02|R[23]~184_combout ),
	.datad(\myprocessor|writeback1|F[23]~92_combout ),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[23]~72_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[23]~72 .lut_mask = 16'hFFEC;
defparam \myprocessor|writeback1|F[23]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y37_N17
dffeas \myprocessor|decode7|regs:12:reg_array|r|bits:23:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[23]~72_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[12]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:12:reg_array|r|bits:23:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:12:reg_array|r|bits:23:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:12:reg_array|r|bits:23:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N16
cycloneive_lcell_comb \myprocessor|decode7|valA[23]~506 (
// Equation(s):
// \myprocessor|decode7|valA[23]~506_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]) # ((\myprocessor|decode7|regs:14:reg_array|r|bits:23:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|decode7|regs:12:reg_array|r|bits:23:r~q )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|regs:12:reg_array|r|bits:23:r~q ),
	.datad(\myprocessor|decode7|regs:14:reg_array|r|bits:23:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[23]~506_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[23]~506 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valA[23]~506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N30
cycloneive_lcell_comb \myprocessor|decode7|valA[23]~507 (
// Equation(s):
// \myprocessor|decode7|valA[23]~507_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|valA[23]~506_combout  & ((\myprocessor|decode7|regs:15:reg_array|r|bits:23:r~q ))) # 
// (!\myprocessor|decode7|valA[23]~506_combout  & (\myprocessor|decode7|regs:13:reg_array|r|bits:23:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|decode7|valA[23]~506_combout ))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|decode7|valA[23]~506_combout ),
	.datac(\myprocessor|decode7|regs:13:reg_array|r|bits:23:r~q ),
	.datad(\myprocessor|decode7|regs:15:reg_array|r|bits:23:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[23]~507_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[23]~507 .lut_mask = 16'hEC64;
defparam \myprocessor|decode7|valA[23]~507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N2
cycloneive_lcell_comb \myprocessor|decode7|valA[23]~498 (
// Equation(s):
// \myprocessor|decode7|valA[23]~498_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]) # ((\myprocessor|decode7|regs:23:reg_array|r|bits:23:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:19:reg_array|r|bits:23:r~q )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:19:reg_array|r|bits:23:r~q ),
	.datad(\myprocessor|decode7|regs:23:reg_array|r|bits:23:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[23]~498_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[23]~498 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valA[23]~498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N26
cycloneive_lcell_comb \myprocessor|decode7|valA[23]~499 (
// Equation(s):
// \myprocessor|decode7|valA[23]~499_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|valA[23]~498_combout  & (\myprocessor|decode7|regs:31:reg_array|r|bits:23:r~q )) # 
// (!\myprocessor|decode7|valA[23]~498_combout  & ((\myprocessor|decode7|regs:27:reg_array|r|bits:23:r~q ))))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|valA[23]~498_combout ))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|decode7|valA[23]~498_combout ),
	.datac(\myprocessor|decode7|regs:31:reg_array|r|bits:23:r~q ),
	.datad(\myprocessor|decode7|regs:27:reg_array|r|bits:23:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[23]~499_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[23]~499 .lut_mask = 16'hE6C4;
defparam \myprocessor|decode7|valA[23]~499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N10
cycloneive_lcell_comb \myprocessor|decode7|valA[23]~495 (
// Equation(s):
// \myprocessor|decode7|valA[23]~495_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:24:reg_array|r|bits:23:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:16:reg_array|r|bits:23:r~q 
// ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:16:reg_array|r|bits:23:r~q ),
	.datad(\myprocessor|decode7|regs:24:reg_array|r|bits:23:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[23]~495_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[23]~495 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[23]~495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N14
cycloneive_lcell_comb \myprocessor|decode7|valA[23]~496 (
// Equation(s):
// \myprocessor|decode7|valA[23]~496_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|valA[23]~495_combout  & (\myprocessor|decode7|regs:28:reg_array|r|bits:23:r~q )) # 
// (!\myprocessor|decode7|valA[23]~495_combout  & ((\myprocessor|decode7|regs:20:reg_array|r|bits:23:r~q ))))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|decode7|valA[23]~495_combout ))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|decode7|valA[23]~495_combout ),
	.datac(\myprocessor|decode7|regs:28:reg_array|r|bits:23:r~q ),
	.datad(\myprocessor|decode7|regs:20:reg_array|r|bits:23:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[23]~496_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[23]~496 .lut_mask = 16'hE6C4;
defparam \myprocessor|decode7|valA[23]~496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N26
cycloneive_lcell_comb \myprocessor|decode7|valA[23]~493 (
// Equation(s):
// \myprocessor|decode7|valA[23]~493_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|regs:22:reg_array|r|bits:23:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|decode7|regs:18:reg_array|r|bits:23:r~q 
// ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|decode7|regs:18:reg_array|r|bits:23:r~q ),
	.datad(\myprocessor|decode7|regs:22:reg_array|r|bits:23:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[23]~493_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[23]~493 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[23]~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N20
cycloneive_lcell_comb \myprocessor|decode7|valA[23]~494 (
// Equation(s):
// \myprocessor|decode7|valA[23]~494_combout  = (\myprocessor|decode7|valA[23]~493_combout  & (((\myprocessor|decode7|regs:30:reg_array|r|bits:23:r~q ) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])))) # 
// (!\myprocessor|decode7|valA[23]~493_combout  & (\myprocessor|decode7|regs:26:reg_array|r|bits:23:r~q  & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\myprocessor|decode7|valA[23]~493_combout ),
	.datab(\myprocessor|decode7|regs:26:reg_array|r|bits:23:r~q ),
	.datac(\myprocessor|decode7|regs:30:reg_array|r|bits:23:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[23]~494_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[23]~494 .lut_mask = 16'hE4AA;
defparam \myprocessor|decode7|valA[23]~494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N22
cycloneive_lcell_comb \myprocessor|decode7|valA[23]~497 (
// Equation(s):
// \myprocessor|decode7|valA[23]~497_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]) # (\myprocessor|decode7|valA[23]~494_combout )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|decode7|valA[23]~496_combout  & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\myprocessor|decode7|valA[23]~496_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datad(\myprocessor|decode7|valA[23]~494_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[23]~497_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[23]~497 .lut_mask = 16'hCEC2;
defparam \myprocessor|decode7|valA[23]~497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N26
cycloneive_lcell_comb \myprocessor|decode7|valA[23]~491 (
// Equation(s):
// \myprocessor|decode7|valA[23]~491_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:25:reg_array|r|bits:23:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:17:reg_array|r|bits:23:r~q 
// ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:17:reg_array|r|bits:23:r~q ),
	.datad(\myprocessor|decode7|regs:25:reg_array|r|bits:23:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[23]~491_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[23]~491 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[23]~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N8
cycloneive_lcell_comb \myprocessor|decode7|valA[23]~492 (
// Equation(s):
// \myprocessor|decode7|valA[23]~492_combout  = (\myprocessor|decode7|valA[23]~491_combout  & (((\myprocessor|decode7|regs:29:reg_array|r|bits:23:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]))) # 
// (!\myprocessor|decode7|valA[23]~491_combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|regs:21:reg_array|r|bits:23:r~q ))))

	.dataa(\myprocessor|decode7|valA[23]~491_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|decode7|regs:29:reg_array|r|bits:23:r~q ),
	.datad(\myprocessor|decode7|regs:21:reg_array|r|bits:23:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[23]~492_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[23]~492 .lut_mask = 16'hE6A2;
defparam \myprocessor|decode7|valA[23]~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N12
cycloneive_lcell_comb \myprocessor|decode7|valA[23]~500 (
// Equation(s):
// \myprocessor|decode7|valA[23]~500_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|valA[23]~497_combout  & (\myprocessor|decode7|valA[23]~499_combout )) # (!\myprocessor|decode7|valA[23]~497_combout  & 
// ((\myprocessor|decode7|valA[23]~492_combout ))))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|decode7|valA[23]~497_combout ))))

	.dataa(\myprocessor|decode7|valA[23]~499_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|valA[23]~497_combout ),
	.datad(\myprocessor|decode7|valA[23]~492_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[23]~500_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[23]~500 .lut_mask = 16'hBCB0;
defparam \myprocessor|decode7|valA[23]~500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N12
cycloneive_lcell_comb \myprocessor|decode7|valA[23]~501 (
// Equation(s):
// \myprocessor|decode7|valA[23]~501_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]) # ((\myprocessor|decode7|regs:6:reg_array|r|bits:23:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|decode7|regs:4:reg_array|r|bits:23:r~q )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|regs:4:reg_array|r|bits:23:r~q ),
	.datad(\myprocessor|decode7|regs:6:reg_array|r|bits:23:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[23]~501_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[23]~501 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valA[23]~501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N22
cycloneive_lcell_comb \myprocessor|decode7|valA[23]~502 (
// Equation(s):
// \myprocessor|decode7|valA[23]~502_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|valA[23]~501_combout  & ((\myprocessor|decode7|regs:7:reg_array|r|bits:23:r~q ))) # 
// (!\myprocessor|decode7|valA[23]~501_combout  & (\myprocessor|decode7|regs:5:reg_array|r|bits:23:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|decode7|valA[23]~501_combout ))))

	.dataa(\myprocessor|decode7|regs:5:reg_array|r|bits:23:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|regs:7:reg_array|r|bits:23:r~q ),
	.datad(\myprocessor|decode7|valA[23]~501_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[23]~502_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[23]~502 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valA[23]~502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N30
cycloneive_lcell_comb \myprocessor|decode7|valA[23]~503 (
// Equation(s):
// \myprocessor|decode7|valA[23]~503_combout  = (\myprocessor|decode7|valA[12]~18_combout  & ((\myprocessor|decode7|valA[12]~19_combout  & (\myprocessor|decode7|valA[23]~502_combout )) # (!\myprocessor|decode7|valA[12]~19_combout  & 
// ((\myprocessor|decode7|regs:1:reg_array|r|bits:23:r~q ))))) # (!\myprocessor|decode7|valA[12]~18_combout  & (((\myprocessor|decode7|valA[12]~19_combout ))))

	.dataa(\myprocessor|decode7|valA[23]~502_combout ),
	.datab(\myprocessor|decode7|valA[12]~18_combout ),
	.datac(\myprocessor|decode7|regs:1:reg_array|r|bits:23:r~q ),
	.datad(\myprocessor|decode7|valA[12]~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[23]~503_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[23]~503 .lut_mask = 16'hBBC0;
defparam \myprocessor|decode7|valA[23]~503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N28
cycloneive_lcell_comb \myprocessor|decode7|valA[23]~504 (
// Equation(s):
// \myprocessor|decode7|valA[23]~504_combout  = (\myprocessor|decode7|valA[12]~15_combout  & ((\myprocessor|decode7|valA[23]~503_combout  & ((\myprocessor|decode7|regs:3:reg_array|r|bits:23:r~q ))) # (!\myprocessor|decode7|valA[23]~503_combout  & 
// (\myprocessor|decode7|regs:2:reg_array|r|bits:23:r~q )))) # (!\myprocessor|decode7|valA[12]~15_combout  & (\myprocessor|decode7|valA[23]~503_combout ))

	.dataa(\myprocessor|decode7|valA[12]~15_combout ),
	.datab(\myprocessor|decode7|valA[23]~503_combout ),
	.datac(\myprocessor|decode7|regs:2:reg_array|r|bits:23:r~q ),
	.datad(\myprocessor|decode7|regs:3:reg_array|r|bits:23:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[23]~504_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[23]~504 .lut_mask = 16'hEC64;
defparam \myprocessor|decode7|valA[23]~504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N8
cycloneive_lcell_comb \myprocessor|decode7|valA[23]~505 (
// Equation(s):
// \myprocessor|decode7|valA[23]~505_combout  = (\myprocessor|decode7|valA[12]~14_combout  & (((\myprocessor|decode7|valA[12]~11_combout )))) # (!\myprocessor|decode7|valA[12]~14_combout  & ((\myprocessor|decode7|valA[12]~11_combout  & 
// (\myprocessor|decode7|valA[23]~500_combout )) # (!\myprocessor|decode7|valA[12]~11_combout  & ((\myprocessor|decode7|valA[23]~504_combout )))))

	.dataa(\myprocessor|decode7|valA[23]~500_combout ),
	.datab(\myprocessor|decode7|valA[12]~14_combout ),
	.datac(\myprocessor|decode7|valA[12]~11_combout ),
	.datad(\myprocessor|decode7|valA[23]~504_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[23]~505_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[23]~505 .lut_mask = 16'hE3E0;
defparam \myprocessor|decode7|valA[23]~505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N18
cycloneive_lcell_comb \myprocessor|decode7|valA[23]~489 (
// Equation(s):
// \myprocessor|decode7|valA[23]~489_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]) # ((\myprocessor|decode7|regs:9:reg_array|r|bits:23:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|decode7|regs:8:reg_array|r|bits:23:r~q )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|decode7|regs:8:reg_array|r|bits:23:r~q ),
	.datad(\myprocessor|decode7|regs:9:reg_array|r|bits:23:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[23]~489_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[23]~489 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valA[23]~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N28
cycloneive_lcell_comb \myprocessor|decode7|valA[23]~490 (
// Equation(s):
// \myprocessor|decode7|valA[23]~490_combout  = (\myprocessor|decode7|valA[23]~489_combout  & ((\myprocessor|decode7|regs:11:reg_array|r|bits:23:r~q ) # ((!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18])))) # 
// (!\myprocessor|decode7|valA[23]~489_combout  & (((\myprocessor|decode7|regs:10:reg_array|r|bits:23:r~q  & \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\myprocessor|decode7|regs:11:reg_array|r|bits:23:r~q ),
	.datab(\myprocessor|decode7|valA[23]~489_combout ),
	.datac(\myprocessor|decode7|regs:10:reg_array|r|bits:23:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[23]~490_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[23]~490 .lut_mask = 16'hB8CC;
defparam \myprocessor|decode7|valA[23]~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N8
cycloneive_lcell_comb \myprocessor|decode7|valA[23]~508 (
// Equation(s):
// \myprocessor|decode7|valA[23]~508_combout  = (\myprocessor|decode7|valA[23]~505_combout  & ((\myprocessor|decode7|valA[23]~507_combout ) # ((!\myprocessor|decode7|valA[12]~14_combout )))) # (!\myprocessor|decode7|valA[23]~505_combout  & 
// (((\myprocessor|decode7|valA[12]~14_combout  & \myprocessor|decode7|valA[23]~490_combout ))))

	.dataa(\myprocessor|decode7|valA[23]~507_combout ),
	.datab(\myprocessor|decode7|valA[23]~505_combout ),
	.datac(\myprocessor|decode7|valA[12]~14_combout ),
	.datad(\myprocessor|decode7|valA[23]~490_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[23]~508_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[23]~508 .lut_mask = 16'hBC8C;
defparam \myprocessor|decode7|valA[23]~508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N8
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxxNx|F[23]~44 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxxNx|F[23]~44_combout  = (\myprocessor|execute01|F[1]~4_combout  & ((\myprocessor|decode7|valA[21]~466_combout ))) # (!\myprocessor|execute01|F[1]~4_combout  & (\myprocessor|decode7|valA[23]~508_combout ))

	.dataa(\myprocessor|execute01|F[1]~4_combout ),
	.datab(gnd),
	.datac(\myprocessor|decode7|valA[23]~508_combout ),
	.datad(\myprocessor|decode7|valA[21]~466_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxxNx|F[23]~44_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[23]~44 .lut_mask = 16'hFA50;
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[23]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N22
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxxNx|F[24]~48 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxxNx|F[24]~48_combout  = (\myprocessor|decode7|valA[12]~0_combout  & ((\myprocessor|execute01|F[0]~1_combout  & (\myprocessor|execute02|shifter_inst|LxxxNx|F[23]~44_combout )) # (!\myprocessor|execute01|F[0]~1_combout 
//  & ((\myprocessor|execute02|shifter_inst|LxxxNx|F[25]~47_combout )))))

	.dataa(\myprocessor|decode7|valA[12]~0_combout ),
	.datab(\myprocessor|execute02|shifter_inst|LxxxNx|F[23]~44_combout ),
	.datac(\myprocessor|execute01|F[0]~1_combout ),
	.datad(\myprocessor|execute02|shifter_inst|LxxxNx|F[25]~47_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxxNx|F[24]~48_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[24]~48 .lut_mask = 16'h8A80;
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[24]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N6
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxxxN|F[26]~0 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxxxN|F[26]~0_combout  = (\myprocessor|decode7|valA[12]~0_combout  & ((\myprocessor|execute01|F[0]~1_combout  & (\myprocessor|decode7|valA[25]~550_combout )) # (!\myprocessor|execute01|F[0]~1_combout  & 
// ((\myprocessor|decode7|valA[26]~571_combout )))))

	.dataa(\myprocessor|decode7|valA[25]~550_combout ),
	.datab(\myprocessor|decode7|valA[26]~571_combout ),
	.datac(\myprocessor|execute01|F[0]~1_combout ),
	.datad(\myprocessor|decode7|valA[12]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxxxN|F[26]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxxxN|F[26]~0 .lut_mask = 16'hAC00;
defparam \myprocessor|execute02|shifter_inst|LxxxxN|F[26]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N4
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxxxN|F[28]~1 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxxxN|F[28]~1_combout  = (\myprocessor|decode7|valA[12]~0_combout  & ((\myprocessor|execute01|F[0]~1_combout  & (\myprocessor|decode7|valA[27]~592_combout )) # (!\myprocessor|execute01|F[0]~1_combout  & 
// ((\myprocessor|decode7|valA[28]~613_combout )))))

	.dataa(\myprocessor|decode7|valA[27]~592_combout ),
	.datab(\myprocessor|decode7|valA[28]~613_combout ),
	.datac(\myprocessor|execute01|F[0]~1_combout ),
	.datad(\myprocessor|decode7|valA[12]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxxxN|F[28]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxxxN|F[28]~1 .lut_mask = 16'hAC00;
defparam \myprocessor|execute02|shifter_inst|LxxxxN|F[28]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N8
cycloneive_lcell_comb \myprocessor|execute02|R[28]~202 (
// Equation(s):
// \myprocessor|execute02|R[28]~202_combout  = (\myprocessor|execute02|shifter_inst|RxNxxx|F~25_combout  & ((\myprocessor|execute02|R[3]~72_combout  & (\myprocessor|execute02|shifter_inst|LxxxxN|F[26]~0_combout )) # (!\myprocessor|execute02|R[3]~72_combout  
// & ((\myprocessor|execute02|shifter_inst|LxxxxN|F[28]~1_combout ))))) # (!\myprocessor|execute02|shifter_inst|RxNxxx|F~25_combout  & (((\myprocessor|execute02|R[3]~72_combout ))))

	.dataa(\myprocessor|execute02|shifter_inst|RxNxxx|F~25_combout ),
	.datab(\myprocessor|execute02|shifter_inst|LxxxxN|F[26]~0_combout ),
	.datac(\myprocessor|execute02|R[3]~72_combout ),
	.datad(\myprocessor|execute02|shifter_inst|LxxxxN|F[28]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[28]~202_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[28]~202 .lut_mask = 16'hDAD0;
defparam \myprocessor|execute02|R[28]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N24
cycloneive_lcell_comb \myprocessor|execute02|R[28]~203 (
// Equation(s):
// \myprocessor|execute02|R[28]~203_combout  = (\myprocessor|execute02|shifter_inst|RxNxxx|F~25_combout  & (((\myprocessor|execute02|R[28]~202_combout )))) # (!\myprocessor|execute02|shifter_inst|RxNxxx|F~25_combout  & 
// ((\myprocessor|execute02|R[28]~202_combout  & ((\myprocessor|execute02|shifter_inst|LxxNxx|F[20]~9_combout ))) # (!\myprocessor|execute02|R[28]~202_combout  & (\myprocessor|execute02|shifter_inst|LxxxNx|F[24]~48_combout ))))

	.dataa(\myprocessor|execute02|shifter_inst|LxxxNx|F[24]~48_combout ),
	.datab(\myprocessor|execute02|shifter_inst|RxNxxx|F~25_combout ),
	.datac(\myprocessor|execute02|shifter_inst|LxxNxx|F[20]~9_combout ),
	.datad(\myprocessor|execute02|R[28]~202_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[28]~203_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[28]~203 .lut_mask = 16'hFC22;
defparam \myprocessor|execute02|R[28]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N20
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|upper0|sum[12] (
// Equation(s):
// \myprocessor|execute02|adder_inst|upper0|sum [12] = \myprocessor|decode1|ALUopcode[0]~1_combout  $ (\myprocessor|execute01|F[28]~30_combout  $ (\myprocessor|execute02|adder_inst|upper0|carry[12]~10_combout  $ (\myprocessor|decode7|valA[28]~614_combout )))

	.dataa(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datab(\myprocessor|execute01|F[28]~30_combout ),
	.datac(\myprocessor|execute02|adder_inst|upper0|carry[12]~10_combout ),
	.datad(\myprocessor|decode7|valA[28]~614_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|upper0|sum [12]),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|upper0|sum[12] .lut_mask = 16'h6996;
defparam \myprocessor|execute02|adder_inst|upper0|sum[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N2
cycloneive_lcell_comb \myprocessor|execute02|R[28]~205 (
// Equation(s):
// \myprocessor|execute02|R[28]~205_combout  = (\myprocessor|execute02|R[29]~248_combout  & (\myprocessor|execute02|R[29]~204_combout )) # (!\myprocessor|execute02|R[29]~248_combout  & ((\myprocessor|execute02|R[29]~204_combout  & 
// (\myprocessor|execute02|R[28]~203_combout )) # (!\myprocessor|execute02|R[29]~204_combout  & ((!\myprocessor|execute02|adder_inst|upper0|sum [12])))))

	.dataa(\myprocessor|execute02|R[29]~248_combout ),
	.datab(\myprocessor|execute02|R[29]~204_combout ),
	.datac(\myprocessor|execute02|R[28]~203_combout ),
	.datad(\myprocessor|execute02|adder_inst|upper0|sum [12]),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[28]~205_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[28]~205 .lut_mask = 16'hC8D9;
defparam \myprocessor|execute02|R[28]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N2
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RNxxxx|F~11 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RNxxxx|F~11_combout  = (\myprocessor|execute02|shifter_inst|LxNxxx|F~2_combout  & (!\myprocessor|execute01|F[3]~7_combout  & (!\myprocessor|execute01|F[4]~8_combout  & 
// \myprocessor|execute02|shifter_inst|RxxxNx|F[28]~42_combout )))

	.dataa(\myprocessor|execute02|shifter_inst|LxNxxx|F~2_combout ),
	.datab(\myprocessor|execute01|F[3]~7_combout ),
	.datac(\myprocessor|execute01|F[4]~8_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxxxNx|F[28]~42_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RNxxxx|F~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RNxxxx|F~11 .lut_mask = 16'h0200;
defparam \myprocessor|execute02|shifter_inst|RNxxxx|F~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N4
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxNxxx|F[12]~17 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxNxxx|F[12]~17_combout  = (\myprocessor|execute01|F[3]~7_combout  & ((\myprocessor|execute02|shifter_inst|LxNxxx|F[12]~5_combout ))) # (!\myprocessor|execute01|F[3]~7_combout  & 
// (\myprocessor|execute02|shifter_inst|LxxNxx|F[12]~4_combout ))

	.dataa(\myprocessor|execute02|shifter_inst|LxxNxx|F[12]~4_combout ),
	.datab(\myprocessor|execute01|F[3]~7_combout ),
	.datac(\myprocessor|execute02|shifter_inst|LxNxxx|F[12]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxNxxx|F[12]~17_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxNxxx|F[12]~17 .lut_mask = 16'hE2E2;
defparam \myprocessor|execute02|shifter_inst|LxNxxx|F[12]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N14
cycloneive_lcell_comb \myprocessor|execute02|R[28]~206 (
// Equation(s):
// \myprocessor|execute02|R[28]~206_combout  = (\myprocessor|execute02|R[28]~205_combout  & (((\myprocessor|execute02|shifter_inst|LxNxxx|F[12]~17_combout ) # (!\myprocessor|execute02|R[29]~248_combout )))) # (!\myprocessor|execute02|R[28]~205_combout  & 
// (\myprocessor|execute02|shifter_inst|RNxxxx|F~11_combout  & ((\myprocessor|execute02|R[29]~248_combout ))))

	.dataa(\myprocessor|execute02|R[28]~205_combout ),
	.datab(\myprocessor|execute02|shifter_inst|RNxxxx|F~11_combout ),
	.datac(\myprocessor|execute02|shifter_inst|LxNxxx|F[12]~17_combout ),
	.datad(\myprocessor|execute02|R[29]~248_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[28]~206_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[28]~206 .lut_mask = 16'hE4AA;
defparam \myprocessor|execute02|R[28]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N10
cycloneive_lcell_comb \myprocessor|execute02|R[28]~207 (
// Equation(s):
// \myprocessor|execute02|R[28]~207_combout  = (\myprocessor|decode1|ALUopcode[1]~2_combout  & ((\myprocessor|execute02|R_and [28]) # ((\myprocessor|execute02|R[29]~201_combout )))) # (!\myprocessor|decode1|ALUopcode[1]~2_combout  & 
// (((\myprocessor|execute02|R[28]~206_combout  & !\myprocessor|execute02|R[29]~201_combout ))))

	.dataa(\myprocessor|decode1|ALUopcode[1]~2_combout ),
	.datab(\myprocessor|execute02|R_and [28]),
	.datac(\myprocessor|execute02|R[28]~206_combout ),
	.datad(\myprocessor|execute02|R[29]~201_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[28]~207_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[28]~207 .lut_mask = 16'hAAD8;
defparam \myprocessor|execute02|R[28]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N28
cycloneive_lcell_comb \myprocessor|execute02|R_or[28] (
// Equation(s):
// \myprocessor|execute02|R_or [28] = (\myprocessor|decode7|valA[28]~614_combout ) # ((\myprocessor|decode1|immed_notRT~combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [16])) # (!\myprocessor|decode1|immed_notRT~combout  & 
// ((\myprocessor|decode7|valB[28]~615_combout ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [16]),
	.datab(\myprocessor|decode7|valA[28]~614_combout ),
	.datac(\myprocessor|decode7|valB[28]~615_combout ),
	.datad(\myprocessor|decode1|immed_notRT~combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R_or [28]),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R_or[28] .lut_mask = 16'hEEFC;
defparam \myprocessor|execute02|R_or[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N30
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|upper1|sum[12] (
// Equation(s):
// \myprocessor|execute02|adder_inst|upper1|sum [12] = \myprocessor|execute02|adder_inst|upper1|carry[12]~10_combout  $ (\myprocessor|decode7|valA[28]~614_combout  $ (\myprocessor|execute01|F[28]~30_combout  $ (\myprocessor|decode1|ALUopcode[0]~1_combout )))

	.dataa(\myprocessor|execute02|adder_inst|upper1|carry[12]~10_combout ),
	.datab(\myprocessor|decode7|valA[28]~614_combout ),
	.datac(\myprocessor|execute01|F[28]~30_combout ),
	.datad(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|upper1|sum [12]),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|upper1|sum[12] .lut_mask = 16'h6996;
defparam \myprocessor|execute02|adder_inst|upper1|sum[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N14
cycloneive_lcell_comb \myprocessor|execute02|R[28]~208 (
// Equation(s):
// \myprocessor|execute02|R[28]~208_combout  = (\myprocessor|execute02|R[28]~207_combout  & ((\myprocessor|execute02|R_or [28]) # ((!\myprocessor|execute02|R[29]~201_combout )))) # (!\myprocessor|execute02|R[28]~207_combout  & 
// (((!\myprocessor|execute02|adder_inst|upper1|sum [12] & \myprocessor|execute02|R[29]~201_combout ))))

	.dataa(\myprocessor|execute02|R[28]~207_combout ),
	.datab(\myprocessor|execute02|R_or [28]),
	.datac(\myprocessor|execute02|adder_inst|upper1|sum [12]),
	.datad(\myprocessor|execute02|R[29]~201_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[28]~208_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[28]~208 .lut_mask = 16'h8DAA;
defparam \myprocessor|execute02|R[28]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N18
cycloneive_lcell_comb \myprocessor|writeback1|F[28]~86 (
// Equation(s):
// \myprocessor|writeback1|F[28]~86_combout  = (\myprocessor|decode1|Equal7~0_combout  & (((\myprocessor|memory1|altsyncram_component|auto_generated|q_a [28])))) # (!\myprocessor|decode1|Equal7~0_combout  & (\myprocessor|execute02|R[28]~208_combout  & 
// ((\myprocessor|writeback1|F[7]~13_combout ))))

	.dataa(\myprocessor|execute02|R[28]~208_combout ),
	.datab(\myprocessor|decode1|Equal7~0_combout ),
	.datac(\myprocessor|memory1|altsyncram_component|auto_generated|q_a [28]),
	.datad(\myprocessor|writeback1|F[7]~13_combout ),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[28]~86_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[28]~86 .lut_mask = 16'hE2C0;
defparam \myprocessor|writeback1|F[28]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N19
dffeas \myprocessor|decode7|regs:18:reg_array|r|bits:28:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[28]~86_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[18]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:18:reg_array|r|bits:28:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:18:reg_array|r|bits:28:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:18:reg_array|r|bits:28:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N18
cycloneive_lcell_comb \myprocessor|decode7|valA[28]~594 (
// Equation(s):
// \myprocessor|decode7|valA[28]~594_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]) # ((\myprocessor|decode7|regs:22:reg_array|r|bits:28:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:18:reg_array|r|bits:28:r~q )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:18:reg_array|r|bits:28:r~q ),
	.datad(\myprocessor|decode7|regs:22:reg_array|r|bits:28:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[28]~594_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[28]~594 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valA[28]~594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N8
cycloneive_lcell_comb \myprocessor|decode7|valA[28]~595 (
// Equation(s):
// \myprocessor|decode7|valA[28]~595_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|valA[28]~594_combout  & ((\myprocessor|decode7|regs:30:reg_array|r|bits:28:r~q ))) # 
// (!\myprocessor|decode7|valA[28]~594_combout  & (\myprocessor|decode7|regs:26:reg_array|r|bits:28:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|valA[28]~594_combout ))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|decode7|valA[28]~594_combout ),
	.datac(\myprocessor|decode7|regs:26:reg_array|r|bits:28:r~q ),
	.datad(\myprocessor|decode7|regs:30:reg_array|r|bits:28:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[28]~595_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[28]~595 .lut_mask = 16'hEC64;
defparam \myprocessor|decode7|valA[28]~595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N14
cycloneive_lcell_comb \myprocessor|decode7|valA[28]~598 (
// Equation(s):
// \myprocessor|decode7|valA[28]~598_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:24:reg_array|r|bits:28:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:16:reg_array|r|bits:28:r~q 
// ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:16:reg_array|r|bits:28:r~q ),
	.datad(\myprocessor|decode7|regs:24:reg_array|r|bits:28:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[28]~598_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[28]~598 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[28]~598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N22
cycloneive_lcell_comb \myprocessor|decode7|valA[28]~599 (
// Equation(s):
// \myprocessor|decode7|valA[28]~599_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|valA[28]~598_combout  & ((\myprocessor|decode7|regs:28:reg_array|r|bits:28:r~q ))) # 
// (!\myprocessor|decode7|valA[28]~598_combout  & (\myprocessor|decode7|regs:20:reg_array|r|bits:28:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|decode7|valA[28]~598_combout ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|decode7|regs:20:reg_array|r|bits:28:r~q ),
	.datac(\myprocessor|decode7|regs:28:reg_array|r|bits:28:r~q ),
	.datad(\myprocessor|decode7|valA[28]~598_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[28]~599_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[28]~599 .lut_mask = 16'hF588;
defparam \myprocessor|decode7|valA[28]~599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N26
cycloneive_lcell_comb \myprocessor|decode7|valA[28]~596 (
// Equation(s):
// \myprocessor|decode7|valA[28]~596_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:25:reg_array|r|bits:28:r~q ) # ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19])))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|decode7|regs:17:reg_array|r|bits:28:r~q  & !\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\myprocessor|decode7|regs:25:reg_array|r|bits:28:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:17:reg_array|r|bits:28:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[28]~596_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[28]~596 .lut_mask = 16'hCCB8;
defparam \myprocessor|decode7|valA[28]~596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N30
cycloneive_lcell_comb \myprocessor|decode7|valA[28]~597 (
// Equation(s):
// \myprocessor|decode7|valA[28]~597_combout  = (\myprocessor|decode7|valA[28]~596_combout  & (((\myprocessor|decode7|regs:29:reg_array|r|bits:28:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]))) # 
// (!\myprocessor|decode7|valA[28]~596_combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|regs:21:reg_array|r|bits:28:r~q ))))

	.dataa(\myprocessor|decode7|valA[28]~596_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|decode7|regs:29:reg_array|r|bits:28:r~q ),
	.datad(\myprocessor|decode7|regs:21:reg_array|r|bits:28:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[28]~597_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[28]~597 .lut_mask = 16'hE6A2;
defparam \myprocessor|decode7|valA[28]~597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N24
cycloneive_lcell_comb \myprocessor|decode7|valA[28]~600 (
// Equation(s):
// \myprocessor|decode7|valA[28]~600_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17])))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|valA[28]~597_combout ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|decode7|valA[28]~599_combout ))))

	.dataa(\myprocessor|decode7|valA[28]~599_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datad(\myprocessor|decode7|valA[28]~597_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[28]~600_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[28]~600 .lut_mask = 16'hF2C2;
defparam \myprocessor|decode7|valA[28]~600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N14
cycloneive_lcell_comb \myprocessor|decode7|valA[28]~601 (
// Equation(s):
// \myprocessor|decode7|valA[28]~601_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19])))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|decode7|regs:23:reg_array|r|bits:28:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|regs:19:reg_array|r|bits:28:r~q 
// )))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|decode7|regs:23:reg_array|r|bits:28:r~q ),
	.datac(\myprocessor|decode7|regs:19:reg_array|r|bits:28:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[28]~601_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[28]~601 .lut_mask = 16'hEE50;
defparam \myprocessor|decode7|valA[28]~601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N0
cycloneive_lcell_comb \myprocessor|decode7|valA[28]~602 (
// Equation(s):
// \myprocessor|decode7|valA[28]~602_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|valA[28]~601_combout  & ((\myprocessor|decode7|regs:31:reg_array|r|bits:28:r~q ))) # 
// (!\myprocessor|decode7|valA[28]~601_combout  & (\myprocessor|decode7|regs:27:reg_array|r|bits:28:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|decode7|valA[28]~601_combout ))))

	.dataa(\myprocessor|decode7|regs:27:reg_array|r|bits:28:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:31:reg_array|r|bits:28:r~q ),
	.datad(\myprocessor|decode7|valA[28]~601_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[28]~602_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[28]~602 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valA[28]~602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N10
cycloneive_lcell_comb \myprocessor|decode7|valA[28]~603 (
// Equation(s):
// \myprocessor|decode7|valA[28]~603_combout  = (\myprocessor|decode7|valA[28]~600_combout  & (((\myprocessor|decode7|valA[28]~602_combout ) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18])))) # 
// (!\myprocessor|decode7|valA[28]~600_combout  & (\myprocessor|decode7|valA[28]~595_combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18])))

	.dataa(\myprocessor|decode7|valA[28]~595_combout ),
	.datab(\myprocessor|decode7|valA[28]~600_combout ),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datad(\myprocessor|decode7|valA[28]~602_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[28]~603_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[28]~603 .lut_mask = 16'hEC2C;
defparam \myprocessor|decode7|valA[28]~603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N4
cycloneive_lcell_comb \myprocessor|decode7|valA[28]~611 (
// Equation(s):
// \myprocessor|decode7|valA[28]~611_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|regs:13:reg_array|r|bits:28:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|decode7|regs:12:reg_array|r|bits:28:r~q 
// ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|regs:12:reg_array|r|bits:28:r~q ),
	.datad(\myprocessor|decode7|regs:13:reg_array|r|bits:28:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[28]~611_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[28]~611 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[28]~611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N24
cycloneive_lcell_comb \myprocessor|decode7|valA[28]~612 (
// Equation(s):
// \myprocessor|decode7|valA[28]~612_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|valA[28]~611_combout  & (\myprocessor|decode7|regs:15:reg_array|r|bits:28:r~q )) # 
// (!\myprocessor|decode7|valA[28]~611_combout  & ((\myprocessor|decode7|regs:14:reg_array|r|bits:28:r~q ))))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|decode7|valA[28]~611_combout ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|decode7|regs:15:reg_array|r|bits:28:r~q ),
	.datac(\myprocessor|decode7|regs:14:reg_array|r|bits:28:r~q ),
	.datad(\myprocessor|decode7|valA[28]~611_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[28]~612_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[28]~612 .lut_mask = 16'hDDA0;
defparam \myprocessor|decode7|valA[28]~612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N12
cycloneive_lcell_comb \myprocessor|decode7|valA[28]~606 (
// Equation(s):
// \myprocessor|decode7|valA[28]~606_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]) # ((\myprocessor|decode7|regs:5:reg_array|r|bits:28:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|decode7|regs:4:reg_array|r|bits:28:r~q )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|decode7|regs:4:reg_array|r|bits:28:r~q ),
	.datad(\myprocessor|decode7|regs:5:reg_array|r|bits:28:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[28]~606_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[28]~606 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valA[28]~606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N24
cycloneive_lcell_comb \myprocessor|decode7|valA[28]~607 (
// Equation(s):
// \myprocessor|decode7|valA[28]~607_combout  = (\myprocessor|decode7|valA[28]~606_combout  & (((\myprocessor|decode7|regs:7:reg_array|r|bits:28:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]))) # 
// (!\myprocessor|decode7|valA[28]~606_combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|regs:6:reg_array|r|bits:28:r~q ))))

	.dataa(\myprocessor|decode7|valA[28]~606_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|decode7|regs:7:reg_array|r|bits:28:r~q ),
	.datad(\myprocessor|decode7|regs:6:reg_array|r|bits:28:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[28]~607_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[28]~607 .lut_mask = 16'hE6A2;
defparam \myprocessor|decode7|valA[28]~607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N18
cycloneive_lcell_comb \myprocessor|decode7|valA[28]~608 (
// Equation(s):
// \myprocessor|decode7|valA[28]~608_combout  = (\myprocessor|decode7|valA[12]~18_combout  & ((\myprocessor|decode7|valA[12]~19_combout  & ((\myprocessor|decode7|valA[28]~607_combout ))) # (!\myprocessor|decode7|valA[12]~19_combout  & 
// (\myprocessor|decode7|regs:1:reg_array|r|bits:28:r~q )))) # (!\myprocessor|decode7|valA[12]~18_combout  & (\myprocessor|decode7|valA[12]~19_combout ))

	.dataa(\myprocessor|decode7|valA[12]~18_combout ),
	.datab(\myprocessor|decode7|valA[12]~19_combout ),
	.datac(\myprocessor|decode7|regs:1:reg_array|r|bits:28:r~q ),
	.datad(\myprocessor|decode7|valA[28]~607_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[28]~608_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[28]~608 .lut_mask = 16'hEC64;
defparam \myprocessor|decode7|valA[28]~608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N14
cycloneive_lcell_comb \myprocessor|decode7|valA[28]~609 (
// Equation(s):
// \myprocessor|decode7|valA[28]~609_combout  = (\myprocessor|decode7|valA[12]~15_combout  & ((\myprocessor|decode7|valA[28]~608_combout  & ((\myprocessor|decode7|regs:3:reg_array|r|bits:28:r~q ))) # (!\myprocessor|decode7|valA[28]~608_combout  & 
// (\myprocessor|decode7|regs:2:reg_array|r|bits:28:r~q )))) # (!\myprocessor|decode7|valA[12]~15_combout  & (\myprocessor|decode7|valA[28]~608_combout ))

	.dataa(\myprocessor|decode7|valA[12]~15_combout ),
	.datab(\myprocessor|decode7|valA[28]~608_combout ),
	.datac(\myprocessor|decode7|regs:2:reg_array|r|bits:28:r~q ),
	.datad(\myprocessor|decode7|regs:3:reg_array|r|bits:28:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[28]~609_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[28]~609 .lut_mask = 16'hEC64;
defparam \myprocessor|decode7|valA[28]~609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N6
cycloneive_lcell_comb \myprocessor|decode7|valA[28]~604 (
// Equation(s):
// \myprocessor|decode7|valA[28]~604_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18])))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|decode7|regs:10:reg_array|r|bits:28:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|regs:8:reg_array|r|bits:28:r~q 
// )))))

	.dataa(\myprocessor|decode7|regs:10:reg_array|r|bits:28:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|regs:8:reg_array|r|bits:28:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[28]~604_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[28]~604 .lut_mask = 16'hEE30;
defparam \myprocessor|decode7|valA[28]~604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N6
cycloneive_lcell_comb \myprocessor|decode7|valA[28]~605 (
// Equation(s):
// \myprocessor|decode7|valA[28]~605_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|valA[28]~604_combout  & ((\myprocessor|decode7|regs:11:reg_array|r|bits:28:r~q ))) # 
// (!\myprocessor|decode7|valA[28]~604_combout  & (\myprocessor|decode7|regs:9:reg_array|r|bits:28:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|decode7|valA[28]~604_combout ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|decode7|regs:9:reg_array|r|bits:28:r~q ),
	.datac(\myprocessor|decode7|regs:11:reg_array|r|bits:28:r~q ),
	.datad(\myprocessor|decode7|valA[28]~604_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[28]~605_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[28]~605 .lut_mask = 16'hF588;
defparam \myprocessor|decode7|valA[28]~605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N10
cycloneive_lcell_comb \myprocessor|decode7|valA[28]~610 (
// Equation(s):
// \myprocessor|decode7|valA[28]~610_combout  = (\myprocessor|decode7|valA[12]~14_combout  & (((\myprocessor|decode7|valA[12]~11_combout ) # (\myprocessor|decode7|valA[28]~605_combout )))) # (!\myprocessor|decode7|valA[12]~14_combout  & 
// (\myprocessor|decode7|valA[28]~609_combout  & (!\myprocessor|decode7|valA[12]~11_combout )))

	.dataa(\myprocessor|decode7|valA[28]~609_combout ),
	.datab(\myprocessor|decode7|valA[12]~14_combout ),
	.datac(\myprocessor|decode7|valA[12]~11_combout ),
	.datad(\myprocessor|decode7|valA[28]~605_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[28]~610_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[28]~610 .lut_mask = 16'hCEC2;
defparam \myprocessor|decode7|valA[28]~610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N14
cycloneive_lcell_comb \myprocessor|decode7|valA[28]~613 (
// Equation(s):
// \myprocessor|decode7|valA[28]~613_combout  = (\myprocessor|decode7|valA[28]~610_combout  & (((\myprocessor|decode7|valA[28]~612_combout ) # (!\myprocessor|decode7|valA[12]~11_combout )))) # (!\myprocessor|decode7|valA[28]~610_combout  & 
// (\myprocessor|decode7|valA[28]~603_combout  & ((\myprocessor|decode7|valA[12]~11_combout ))))

	.dataa(\myprocessor|decode7|valA[28]~603_combout ),
	.datab(\myprocessor|decode7|valA[28]~612_combout ),
	.datac(\myprocessor|decode7|valA[28]~610_combout ),
	.datad(\myprocessor|decode7|valA[12]~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[28]~613_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[28]~613 .lut_mask = 16'hCAF0;
defparam \myprocessor|decode7|valA[28]~613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N2
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxxNx|F[26]~12 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxxNx|F[26]~12_combout  = (\myprocessor|execute01|F[1]~4_combout  & ((\myprocessor|decode7|valA[28]~613_combout ))) # (!\myprocessor|execute01|F[1]~4_combout  & (\myprocessor|decode7|valA[26]~571_combout ))

	.dataa(\myprocessor|execute01|F[1]~4_combout ),
	.datab(\myprocessor|decode7|valA[26]~571_combout ),
	.datac(\myprocessor|decode7|valA[28]~613_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxxNx|F[26]~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[26]~12 .lut_mask = 16'hE4E4;
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[26]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N16
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxxNx|F[26]~30 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxxNx|F[26]~30_combout  = (\myprocessor|execute01|F[0]~1_combout  & ((\myprocessor|execute02|shifter_inst|RxxxNx|F[27]~29_combout ))) # (!\myprocessor|execute01|F[0]~1_combout  & 
// (\myprocessor|execute02|shifter_inst|RxxxNx|F[26]~12_combout ))

	.dataa(gnd),
	.datab(\myprocessor|execute02|shifter_inst|RxxxNx|F[26]~12_combout ),
	.datac(\myprocessor|execute01|F[0]~1_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxxxNx|F[27]~29_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxxNx|F[26]~30_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[26]~30 .lut_mask = 16'hFC0C;
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[26]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N18
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxNxxx|F~9 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxNxxx|F~9_combout  = (\myprocessor|execute02|shifter_inst|RxxxNx|F~33_combout  & ((\myprocessor|execute01|F[2]~5_combout ) # ((\myprocessor|execute02|shifter_inst|LxNxxx|F~2_combout  & 
// \myprocessor|execute02|shifter_inst|RxxxNx|F[26]~30_combout )))) # (!\myprocessor|execute02|shifter_inst|RxxxNx|F~33_combout  & (((\myprocessor|execute02|shifter_inst|LxNxxx|F~2_combout  & \myprocessor|execute02|shifter_inst|RxxxNx|F[26]~30_combout ))))

	.dataa(\myprocessor|execute02|shifter_inst|RxxxNx|F~33_combout ),
	.datab(\myprocessor|execute01|F[2]~5_combout ),
	.datac(\myprocessor|execute02|shifter_inst|LxNxxx|F~2_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxxxNx|F[26]~30_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxNxxx|F~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxNxxx|F~9 .lut_mask = 16'hF888;
defparam \myprocessor|execute02|shifter_inst|RxNxxx|F~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N26
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RNxxxx|F~10 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RNxxxx|F~10_combout  = (!\myprocessor|execute01|F[4]~8_combout  & (\myprocessor|execute02|shifter_inst|RxNxxx|F~9_combout  & !\myprocessor|execute01|F[3]~7_combout ))

	.dataa(\myprocessor|execute01|F[4]~8_combout ),
	.datab(\myprocessor|execute02|shifter_inst|RxNxxx|F~9_combout ),
	.datac(\myprocessor|execute01|F[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RNxxxx|F~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RNxxxx|F~10 .lut_mask = 16'h0404;
defparam \myprocessor|execute02|shifter_inst|RNxxxx|F~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N30
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|upper0|sum[10] (
// Equation(s):
// \myprocessor|execute02|adder_inst|upper0|sum [10] = \myprocessor|execute02|adder_inst|upper0|carry[10]~8_combout  $ (\myprocessor|decode7|valA[26]~572_combout  $ (\myprocessor|decode1|ALUopcode[0]~1_combout  $ (\myprocessor|execute01|F[26]~28_combout )))

	.dataa(\myprocessor|execute02|adder_inst|upper0|carry[10]~8_combout ),
	.datab(\myprocessor|decode7|valA[26]~572_combout ),
	.datac(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datad(\myprocessor|execute01|F[26]~28_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|upper0|sum [10]),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|upper0|sum[10] .lut_mask = 16'h6996;
defparam \myprocessor|execute02|adder_inst|upper0|sum[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N4
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxxNx|F[26]~54 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxxNx|F[26]~54_combout  = (\myprocessor|decode7|valA[12]~0_combout  & ((\myprocessor|execute01|F[0]~1_combout  & (\myprocessor|execute02|shifter_inst|LxxxNx|F[26]~50_combout )) # (!\myprocessor|execute01|F[0]~1_combout 
//  & ((\myprocessor|execute02|shifter_inst|LxxxNx|F[27]~53_combout )))))

	.dataa(\myprocessor|decode7|valA[12]~0_combout ),
	.datab(\myprocessor|execute02|shifter_inst|LxxxNx|F[26]~50_combout ),
	.datac(\myprocessor|execute01|F[0]~1_combout ),
	.datad(\myprocessor|execute02|shifter_inst|LxxxNx|F[27]~53_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxxNx|F[26]~54_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[26]~54 .lut_mask = 16'h8A80;
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[26]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N2
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxxNx|F[22]~52 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxxNx|F[22]~52_combout  = (\myprocessor|decode7|valA[12]~0_combout  & ((\myprocessor|execute01|F[0]~1_combout  & ((\myprocessor|execute02|shifter_inst|LxxxNx|F[22]~40_combout ))) # 
// (!\myprocessor|execute01|F[0]~1_combout  & (\myprocessor|execute02|shifter_inst|LxxxNx|F[23]~42_combout ))))

	.dataa(\myprocessor|decode7|valA[12]~0_combout ),
	.datab(\myprocessor|execute02|shifter_inst|LxxxNx|F[23]~42_combout ),
	.datac(\myprocessor|execute01|F[0]~1_combout ),
	.datad(\myprocessor|execute02|shifter_inst|LxxxNx|F[22]~40_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxxNx|F[22]~52_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[22]~52 .lut_mask = 16'hA808;
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[22]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N18
cycloneive_lcell_comb \myprocessor|execute02|R[26]~193 (
// Equation(s):
// \myprocessor|execute02|R[26]~193_combout  = (\myprocessor|execute02|R[7]~231_combout  & (((\myprocessor|execute02|R[7]~46_combout )))) # (!\myprocessor|execute02|R[7]~231_combout  & ((\myprocessor|execute02|R[7]~46_combout  & 
// ((\myprocessor|execute02|shifter_inst|LxxxNx|F[22]~52_combout ))) # (!\myprocessor|execute02|R[7]~46_combout  & (\myprocessor|execute02|shifter_inst|LxxxNx|F[26]~54_combout ))))

	.dataa(\myprocessor|execute02|R[7]~231_combout ),
	.datab(\myprocessor|execute02|shifter_inst|LxxxNx|F[26]~54_combout ),
	.datac(\myprocessor|execute02|shifter_inst|LxxxNx|F[22]~52_combout ),
	.datad(\myprocessor|execute02|R[7]~46_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[26]~193_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[26]~193 .lut_mask = 16'hFA44;
defparam \myprocessor|execute02|R[26]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N8
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxNxxx|F[10]~11 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxNxxx|F[10]~11_combout  = (\myprocessor|execute01|F[3]~7_combout  & (((!\myprocessor|execute01|F[2]~5_combout  & \myprocessor|execute02|shifter_inst|LxxxNx|F[2]~7_combout )))) # (!\myprocessor|execute01|F[3]~7_combout  
// & (\myprocessor|execute02|shifter_inst|LxxNxx|F[10]~2_combout ))

	.dataa(\myprocessor|execute02|shifter_inst|LxxNxx|F[10]~2_combout ),
	.datab(\myprocessor|execute01|F[2]~5_combout ),
	.datac(\myprocessor|execute02|shifter_inst|LxxxNx|F[2]~7_combout ),
	.datad(\myprocessor|execute01|F[3]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxNxxx|F[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxNxxx|F[10]~11 .lut_mask = 16'h30AA;
defparam \myprocessor|execute02|shifter_inst|LxNxxx|F[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N24
cycloneive_lcell_comb \myprocessor|execute02|R[26]~194 (
// Equation(s):
// \myprocessor|execute02|R[26]~194_combout  = (\myprocessor|execute02|R[26]~193_combout  & (((\myprocessor|execute02|shifter_inst|LxNxxx|F[10]~11_combout )) # (!\myprocessor|execute02|R[7]~231_combout ))) # (!\myprocessor|execute02|R[26]~193_combout  & 
// (\myprocessor|execute02|R[7]~231_combout  & ((\myprocessor|execute02|shifter_inst|LxxNxx|F[18]~7_combout ))))

	.dataa(\myprocessor|execute02|R[26]~193_combout ),
	.datab(\myprocessor|execute02|R[7]~231_combout ),
	.datac(\myprocessor|execute02|shifter_inst|LxNxxx|F[10]~11_combout ),
	.datad(\myprocessor|execute02|shifter_inst|LxxNxx|F[18]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[26]~194_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[26]~194 .lut_mask = 16'hE6A2;
defparam \myprocessor|execute02|R[26]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N8
cycloneive_lcell_comb \myprocessor|execute02|R[26]~195 (
// Equation(s):
// \myprocessor|execute02|R[26]~195_combout  = (\myprocessor|execute02|R[7]~49_combout  & (((\myprocessor|execute02|R[26]~194_combout ) # (\myprocessor|execute02|R[26]~247_combout )))) # (!\myprocessor|execute02|R[7]~49_combout  & 
// (!\myprocessor|execute02|adder_inst|upper0|sum [10] & ((!\myprocessor|execute02|R[26]~247_combout ))))

	.dataa(\myprocessor|execute02|adder_inst|upper0|sum [10]),
	.datab(\myprocessor|execute02|R[26]~194_combout ),
	.datac(\myprocessor|execute02|R[7]~49_combout ),
	.datad(\myprocessor|execute02|R[26]~247_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[26]~195_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[26]~195 .lut_mask = 16'hF0C5;
defparam \myprocessor|execute02|R[26]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N4
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|upper1|sum[10] (
// Equation(s):
// \myprocessor|execute02|adder_inst|upper1|sum [10] = \myprocessor|execute02|adder_inst|upper1|carry[10]~8_combout  $ (\myprocessor|decode7|valA[26]~572_combout  $ (\myprocessor|decode1|ALUopcode[0]~1_combout  $ (\myprocessor|execute01|F[26]~28_combout )))

	.dataa(\myprocessor|execute02|adder_inst|upper1|carry[10]~8_combout ),
	.datab(\myprocessor|decode7|valA[26]~572_combout ),
	.datac(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datad(\myprocessor|execute01|F[26]~28_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|upper1|sum [10]),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|upper1|sum[10] .lut_mask = 16'h6996;
defparam \myprocessor|execute02|adder_inst|upper1|sum[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N2
cycloneive_lcell_comb \myprocessor|execute02|R[26]~196 (
// Equation(s):
// \myprocessor|execute02|R[26]~196_combout  = (\myprocessor|execute02|R[26]~195_combout  & ((\myprocessor|execute02|shifter_inst|RNxxxx|F~10_combout ) # ((!\myprocessor|execute02|R[26]~247_combout )))) # (!\myprocessor|execute02|R[26]~195_combout  & 
// (((!\myprocessor|execute02|adder_inst|upper1|sum [10] & \myprocessor|execute02|R[26]~247_combout ))))

	.dataa(\myprocessor|execute02|shifter_inst|RNxxxx|F~10_combout ),
	.datab(\myprocessor|execute02|R[26]~195_combout ),
	.datac(\myprocessor|execute02|adder_inst|upper1|sum [10]),
	.datad(\myprocessor|execute02|R[26]~247_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[26]~196_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[26]~196 .lut_mask = 16'h8BCC;
defparam \myprocessor|execute02|R[26]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N8
cycloneive_lcell_comb \myprocessor|writeback1|F[26]~81 (
// Equation(s):
// \myprocessor|writeback1|F[26]~81_combout  = (\myprocessor|decode1|ALUopcode[1]~2_combout  & ((\myprocessor|decode1|ALUopcode[0]~0_combout  & ((\myprocessor|decode7|valB[26]~575_combout ) # (\myprocessor|decode7|valA[26]~571_combout ))) # 
// (!\myprocessor|decode1|ALUopcode[0]~0_combout  & (\myprocessor|decode7|valB[26]~575_combout  & \myprocessor|decode7|valA[26]~571_combout ))))

	.dataa(\myprocessor|decode1|ALUopcode[1]~2_combout ),
	.datab(\myprocessor|decode1|ALUopcode[0]~0_combout ),
	.datac(\myprocessor|decode7|valB[26]~575_combout ),
	.datad(\myprocessor|decode7|valA[26]~571_combout ),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[26]~81_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[26]~81 .lut_mask = 16'hA880;
defparam \myprocessor|writeback1|F[26]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N22
cycloneive_lcell_comb \myprocessor|writeback1|F[26]~80 (
// Equation(s):
// \myprocessor|writeback1|F[26]~80_combout  = (\myprocessor|memory1|altsyncram_component|auto_generated|q_a [26] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [27] & \myprocessor|decode1|Equal7~1_combout ))

	.dataa(\myprocessor|memory1|altsyncram_component|auto_generated|q_a [26]),
	.datab(gnd),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [27]),
	.datad(\myprocessor|decode1|Equal7~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[26]~80_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[26]~80 .lut_mask = 16'hA000;
defparam \myprocessor|writeback1|F[26]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N8
cycloneive_lcell_comb \myprocessor|writeback1|F[26]~82 (
// Equation(s):
// \myprocessor|writeback1|F[26]~82_combout  = (\myprocessor|writeback1|F[26]~81_combout ) # ((\myprocessor|writeback1|F[26]~80_combout ) # ((\myprocessor|writeback1|F[24]~75_combout  & \myprocessor|execute02|R[26]~196_combout )))

	.dataa(\myprocessor|writeback1|F[24]~75_combout ),
	.datab(\myprocessor|execute02|R[26]~196_combout ),
	.datac(\myprocessor|writeback1|F[26]~81_combout ),
	.datad(\myprocessor|writeback1|F[26]~80_combout ),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[26]~82_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[26]~82 .lut_mask = 16'hFFF8;
defparam \myprocessor|writeback1|F[26]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N15
dffeas \myprocessor|decode7|regs:31:reg_array|r|bits:26:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[26]~82_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:31:reg_array|r|bits:26:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:31:reg_array|r|bits:26:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:31:reg_array|r|bits:26:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N18
cycloneive_lcell_comb \myprocessor|decode7|valA[26]~559 (
// Equation(s):
// \myprocessor|decode7|valA[26]~559_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]) # ((\myprocessor|decode7|regs:23:reg_array|r|bits:26:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:19:reg_array|r|bits:26:r~q )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:19:reg_array|r|bits:26:r~q ),
	.datad(\myprocessor|decode7|regs:23:reg_array|r|bits:26:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[26]~559_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[26]~559 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valA[26]~559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N12
cycloneive_lcell_comb \myprocessor|decode7|valA[26]~560 (
// Equation(s):
// \myprocessor|decode7|valA[26]~560_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|valA[26]~559_combout  & (\myprocessor|decode7|regs:31:reg_array|r|bits:26:r~q )) # 
// (!\myprocessor|decode7|valA[26]~559_combout  & ((\myprocessor|decode7|regs:27:reg_array|r|bits:26:r~q ))))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|decode7|valA[26]~559_combout ))))

	.dataa(\myprocessor|decode7|regs:31:reg_array|r|bits:26:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:27:reg_array|r|bits:26:r~q ),
	.datad(\myprocessor|decode7|valA[26]~559_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[26]~560_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[26]~560 .lut_mask = 16'hBBC0;
defparam \myprocessor|decode7|valA[26]~560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N16
cycloneive_lcell_comb \myprocessor|decode7|valA[26]~552 (
// Equation(s):
// \myprocessor|decode7|valA[26]~552_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|regs:22:reg_array|r|bits:26:r~q ) # ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|decode7|regs:18:reg_array|r|bits:26:r~q  & !\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\myprocessor|decode7|regs:22:reg_array|r|bits:26:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|decode7|regs:18:reg_array|r|bits:26:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[26]~552_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[26]~552 .lut_mask = 16'hCCB8;
defparam \myprocessor|decode7|valA[26]~552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N4
cycloneive_lcell_comb \myprocessor|decode7|valA[26]~553 (
// Equation(s):
// \myprocessor|decode7|valA[26]~553_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|valA[26]~552_combout  & ((\myprocessor|decode7|regs:30:reg_array|r|bits:26:r~q ))) # 
// (!\myprocessor|decode7|valA[26]~552_combout  & (\myprocessor|decode7|regs:26:reg_array|r|bits:26:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|valA[26]~552_combout ))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|decode7|valA[26]~552_combout ),
	.datac(\myprocessor|decode7|regs:26:reg_array|r|bits:26:r~q ),
	.datad(\myprocessor|decode7|regs:30:reg_array|r|bits:26:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[26]~553_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[26]~553 .lut_mask = 16'hEC64;
defparam \myprocessor|decode7|valA[26]~553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N22
cycloneive_lcell_comb \myprocessor|decode7|valA[26]~554 (
// Equation(s):
// \myprocessor|decode7|valA[26]~554_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:25:reg_array|r|bits:26:r~q ) # ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19])))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|decode7|regs:17:reg_array|r|bits:26:r~q  & !\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\myprocessor|decode7|regs:25:reg_array|r|bits:26:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:17:reg_array|r|bits:26:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[26]~554_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[26]~554 .lut_mask = 16'hCCB8;
defparam \myprocessor|decode7|valA[26]~554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N22
cycloneive_lcell_comb \myprocessor|decode7|valA[26]~555 (
// Equation(s):
// \myprocessor|decode7|valA[26]~555_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|valA[26]~554_combout  & ((\myprocessor|decode7|regs:29:reg_array|r|bits:26:r~q ))) # 
// (!\myprocessor|decode7|valA[26]~554_combout  & (\myprocessor|decode7|regs:21:reg_array|r|bits:26:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|decode7|valA[26]~554_combout ))))

	.dataa(\myprocessor|decode7|regs:21:reg_array|r|bits:26:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|decode7|regs:29:reg_array|r|bits:26:r~q ),
	.datad(\myprocessor|decode7|valA[26]~554_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[26]~555_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[26]~555 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valA[26]~555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N6
cycloneive_lcell_comb \myprocessor|decode7|valA[26]~556 (
// Equation(s):
// \myprocessor|decode7|valA[26]~556_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:24:reg_array|r|bits:26:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:16:reg_array|r|bits:26:r~q 
// ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:16:reg_array|r|bits:26:r~q ),
	.datad(\myprocessor|decode7|regs:24:reg_array|r|bits:26:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[26]~556_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[26]~556 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[26]~556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N30
cycloneive_lcell_comb \myprocessor|decode7|valA[26]~557 (
// Equation(s):
// \myprocessor|decode7|valA[26]~557_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|valA[26]~556_combout  & (\myprocessor|decode7|regs:28:reg_array|r|bits:26:r~q )) # 
// (!\myprocessor|decode7|valA[26]~556_combout  & ((\myprocessor|decode7|regs:20:reg_array|r|bits:26:r~q ))))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|decode7|valA[26]~556_combout ))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|decode7|valA[26]~556_combout ),
	.datac(\myprocessor|decode7|regs:28:reg_array|r|bits:26:r~q ),
	.datad(\myprocessor|decode7|regs:20:reg_array|r|bits:26:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[26]~557_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[26]~557 .lut_mask = 16'hE6C4;
defparam \myprocessor|decode7|valA[26]~557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N20
cycloneive_lcell_comb \myprocessor|decode7|valA[26]~558 (
// Equation(s):
// \myprocessor|decode7|valA[26]~558_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17])))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|decode7|valA[26]~555_combout )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|valA[26]~557_combout )))))

	.dataa(\myprocessor|decode7|valA[26]~555_combout ),
	.datab(\myprocessor|decode7|valA[26]~557_combout ),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[26]~558_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[26]~558 .lut_mask = 16'hFA0C;
defparam \myprocessor|decode7|valA[26]~558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N6
cycloneive_lcell_comb \myprocessor|decode7|valA[26]~561 (
// Equation(s):
// \myprocessor|decode7|valA[26]~561_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|valA[26]~558_combout  & (\myprocessor|decode7|valA[26]~560_combout )) # (!\myprocessor|decode7|valA[26]~558_combout  & 
// ((\myprocessor|decode7|valA[26]~553_combout ))))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|decode7|valA[26]~558_combout ))))

	.dataa(\myprocessor|decode7|valA[26]~560_combout ),
	.datab(\myprocessor|decode7|valA[26]~553_combout ),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datad(\myprocessor|decode7|valA[26]~558_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[26]~561_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[26]~561 .lut_mask = 16'hAFC0;
defparam \myprocessor|decode7|valA[26]~561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N16
cycloneive_lcell_comb \myprocessor|decode7|valA[26]~564 (
// Equation(s):
// \myprocessor|decode7|valA[26]~564_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]) # ((\myprocessor|decode7|regs:5:reg_array|r|bits:26:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|decode7|regs:4:reg_array|r|bits:26:r~q )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|decode7|regs:4:reg_array|r|bits:26:r~q ),
	.datad(\myprocessor|decode7|regs:5:reg_array|r|bits:26:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[26]~564_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[26]~564 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valA[26]~564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N2
cycloneive_lcell_comb \myprocessor|decode7|valA[26]~565 (
// Equation(s):
// \myprocessor|decode7|valA[26]~565_combout  = (\myprocessor|decode7|valA[26]~564_combout  & (((\myprocessor|decode7|regs:7:reg_array|r|bits:26:r~q ) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18])))) # 
// (!\myprocessor|decode7|valA[26]~564_combout  & (\myprocessor|decode7|regs:6:reg_array|r|bits:26:r~q  & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\myprocessor|decode7|regs:6:reg_array|r|bits:26:r~q ),
	.datab(\myprocessor|decode7|valA[26]~564_combout ),
	.datac(\myprocessor|decode7|regs:7:reg_array|r|bits:26:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[26]~565_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[26]~565 .lut_mask = 16'hE2CC;
defparam \myprocessor|decode7|valA[26]~565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N28
cycloneive_lcell_comb \myprocessor|decode7|valA[26]~566 (
// Equation(s):
// \myprocessor|decode7|valA[26]~566_combout  = (\myprocessor|decode7|valA[12]~18_combout  & ((\myprocessor|decode7|valA[12]~19_combout  & (\myprocessor|decode7|valA[26]~565_combout )) # (!\myprocessor|decode7|valA[12]~19_combout  & 
// ((\myprocessor|decode7|regs:1:reg_array|r|bits:26:r~q ))))) # (!\myprocessor|decode7|valA[12]~18_combout  & (((\myprocessor|decode7|valA[12]~19_combout ))))

	.dataa(\myprocessor|decode7|valA[12]~18_combout ),
	.datab(\myprocessor|decode7|valA[26]~565_combout ),
	.datac(\myprocessor|decode7|regs:1:reg_array|r|bits:26:r~q ),
	.datad(\myprocessor|decode7|valA[12]~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[26]~566_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[26]~566 .lut_mask = 16'hDDA0;
defparam \myprocessor|decode7|valA[26]~566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N30
cycloneive_lcell_comb \myprocessor|decode7|valA[26]~567 (
// Equation(s):
// \myprocessor|decode7|valA[26]~567_combout  = (\myprocessor|decode7|valA[12]~15_combout  & ((\myprocessor|decode7|valA[26]~566_combout  & (\myprocessor|decode7|regs:3:reg_array|r|bits:26:r~q )) # (!\myprocessor|decode7|valA[26]~566_combout  & 
// ((\myprocessor|decode7|regs:2:reg_array|r|bits:26:r~q ))))) # (!\myprocessor|decode7|valA[12]~15_combout  & (((\myprocessor|decode7|valA[26]~566_combout ))))

	.dataa(\myprocessor|decode7|valA[12]~15_combout ),
	.datab(\myprocessor|decode7|regs:3:reg_array|r|bits:26:r~q ),
	.datac(\myprocessor|decode7|regs:2:reg_array|r|bits:26:r~q ),
	.datad(\myprocessor|decode7|valA[26]~566_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[26]~567_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[26]~567 .lut_mask = 16'hDDA0;
defparam \myprocessor|decode7|valA[26]~567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N14
cycloneive_lcell_comb \myprocessor|decode7|valA[26]~562 (
// Equation(s):
// \myprocessor|decode7|valA[26]~562_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]) # ((\myprocessor|decode7|regs:10:reg_array|r|bits:26:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|decode7|regs:8:reg_array|r|bits:26:r~q )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|regs:8:reg_array|r|bits:26:r~q ),
	.datad(\myprocessor|decode7|regs:10:reg_array|r|bits:26:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[26]~562_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[26]~562 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valA[26]~562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N24
cycloneive_lcell_comb \myprocessor|decode7|valA[26]~563 (
// Equation(s):
// \myprocessor|decode7|valA[26]~563_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|valA[26]~562_combout  & (\myprocessor|decode7|regs:11:reg_array|r|bits:26:r~q )) # 
// (!\myprocessor|decode7|valA[26]~562_combout  & ((\myprocessor|decode7|regs:9:reg_array|r|bits:26:r~q ))))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|decode7|valA[26]~562_combout ))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|decode7|valA[26]~562_combout ),
	.datac(\myprocessor|decode7|regs:11:reg_array|r|bits:26:r~q ),
	.datad(\myprocessor|decode7|regs:9:reg_array|r|bits:26:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[26]~563_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[26]~563 .lut_mask = 16'hE6C4;
defparam \myprocessor|decode7|valA[26]~563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N24
cycloneive_lcell_comb \myprocessor|decode7|valA[26]~568 (
// Equation(s):
// \myprocessor|decode7|valA[26]~568_combout  = (\myprocessor|decode7|valA[12]~11_combout  & (\myprocessor|decode7|valA[12]~14_combout )) # (!\myprocessor|decode7|valA[12]~11_combout  & ((\myprocessor|decode7|valA[12]~14_combout  & 
// ((\myprocessor|decode7|valA[26]~563_combout ))) # (!\myprocessor|decode7|valA[12]~14_combout  & (\myprocessor|decode7|valA[26]~567_combout ))))

	.dataa(\myprocessor|decode7|valA[12]~11_combout ),
	.datab(\myprocessor|decode7|valA[12]~14_combout ),
	.datac(\myprocessor|decode7|valA[26]~567_combout ),
	.datad(\myprocessor|decode7|valA[26]~563_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[26]~568_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[26]~568 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[26]~568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N18
cycloneive_lcell_comb \myprocessor|decode7|valA[26]~569 (
// Equation(s):
// \myprocessor|decode7|valA[26]~569_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17])))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|decode7|regs:13:reg_array|r|bits:26:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|regs:12:reg_array|r|bits:26:r~q 
// )))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|decode7|regs:13:reg_array|r|bits:26:r~q ),
	.datac(\myprocessor|decode7|regs:12:reg_array|r|bits:26:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[26]~569_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[26]~569 .lut_mask = 16'hEE50;
defparam \myprocessor|decode7|valA[26]~569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N30
cycloneive_lcell_comb \myprocessor|decode7|valA[26]~570 (
// Equation(s):
// \myprocessor|decode7|valA[26]~570_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|valA[26]~569_combout  & (\myprocessor|decode7|regs:15:reg_array|r|bits:26:r~q )) # 
// (!\myprocessor|decode7|valA[26]~569_combout  & ((\myprocessor|decode7|regs:14:reg_array|r|bits:26:r~q ))))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|decode7|valA[26]~569_combout ))))

	.dataa(\myprocessor|decode7|regs:15:reg_array|r|bits:26:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|decode7|regs:14:reg_array|r|bits:26:r~q ),
	.datad(\myprocessor|decode7|valA[26]~569_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[26]~570_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[26]~570 .lut_mask = 16'hBBC0;
defparam \myprocessor|decode7|valA[26]~570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N26
cycloneive_lcell_comb \myprocessor|decode7|valA[26]~571 (
// Equation(s):
// \myprocessor|decode7|valA[26]~571_combout  = (\myprocessor|decode7|valA[26]~568_combout  & (((\myprocessor|decode7|valA[26]~570_combout ) # (!\myprocessor|decode7|valA[12]~11_combout )))) # (!\myprocessor|decode7|valA[26]~568_combout  & 
// (\myprocessor|decode7|valA[26]~561_combout  & ((\myprocessor|decode7|valA[12]~11_combout ))))

	.dataa(\myprocessor|decode7|valA[26]~561_combout ),
	.datab(\myprocessor|decode7|valA[26]~568_combout ),
	.datac(\myprocessor|decode7|valA[26]~570_combout ),
	.datad(\myprocessor|decode7|valA[12]~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[26]~571_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[26]~571 .lut_mask = 16'hE2CC;
defparam \myprocessor|decode7|valA[26]~571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N30
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxxNx|F[24]~45 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxxNx|F[24]~45_combout  = (\myprocessor|execute01|F[1]~4_combout  & (\myprocessor|decode7|valA[26]~571_combout )) # (!\myprocessor|execute01|F[1]~4_combout  & ((\myprocessor|decode7|valA[24]~529_combout )))

	.dataa(gnd),
	.datab(\myprocessor|decode7|valA[26]~571_combout ),
	.datac(\myprocessor|decode7|valA[24]~529_combout ),
	.datad(\myprocessor|execute01|F[1]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxxNx|F[24]~45_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[24]~45 .lut_mask = 16'hCCF0;
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[24]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N16
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxxNx|F[23]~51 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxxNx|F[23]~51_combout  = (\myprocessor|execute01|F[0]~1_combout  & (\myprocessor|execute02|shifter_inst|RxxxNx|F[24]~45_combout )) # (!\myprocessor|execute01|F[0]~1_combout  & 
// ((\myprocessor|execute02|shifter_inst|RxxxNx|F[23]~31_combout )))

	.dataa(gnd),
	.datab(\myprocessor|execute01|F[0]~1_combout ),
	.datac(\myprocessor|execute02|shifter_inst|RxxxNx|F[24]~45_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxxxNx|F[23]~31_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxxNx|F[23]~51_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[23]~51 .lut_mask = 16'hF3C0;
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[23]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N14
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxNxx|F[23]~12 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxNxx|F[23]~12_combout  = (\myprocessor|decode7|valA[12]~0_combout  & ((\myprocessor|execute01|F[2]~5_combout  & ((\myprocessor|execute02|shifter_inst|RxxxNx|F[27]~50_combout ))) # 
// (!\myprocessor|execute01|F[2]~5_combout  & (\myprocessor|execute02|shifter_inst|RxxxNx|F[23]~51_combout ))))

	.dataa(\myprocessor|execute01|F[2]~5_combout ),
	.datab(\myprocessor|execute02|shifter_inst|RxxxNx|F[23]~51_combout ),
	.datac(\myprocessor|decode7|valA[12]~0_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxxxNx|F[27]~50_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxNxx|F[23]~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxNxx|F[23]~12 .lut_mask = 16'hE040;
defparam \myprocessor|execute02|shifter_inst|RxxNxx|F[23]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N8
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxxNx|F[16]~47 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxxNx|F[16]~47_combout  = (\myprocessor|execute01|F[1]~4_combout  & ((\myprocessor|decode7|valA[18]~403_combout ))) # (!\myprocessor|execute01|F[1]~4_combout  & (\myprocessor|decode7|valA[16]~46_combout ))

	.dataa(\myprocessor|decode7|valA[16]~46_combout ),
	.datab(\myprocessor|decode7|valA[18]~403_combout ),
	.datac(gnd),
	.datad(\myprocessor|execute01|F[1]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxxNx|F[16]~47_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[16]~47 .lut_mask = 16'hCCAA;
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[16]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N28
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxxNx|F[15]~23 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxxNx|F[15]~23_combout  = (\myprocessor|execute01|F[1]~4_combout  & ((\myprocessor|decode7|valA[17]~67_combout ))) # (!\myprocessor|execute01|F[1]~4_combout  & (\myprocessor|decode7|valA[15]~382_combout ))

	.dataa(gnd),
	.datab(\myprocessor|decode7|valA[15]~382_combout ),
	.datac(\myprocessor|decode7|valA[17]~67_combout ),
	.datad(\myprocessor|execute01|F[1]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxxNx|F[15]~23_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[15]~23 .lut_mask = 16'hF0CC;
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[15]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N12
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxxNx|F[15]~54 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxxNx|F[15]~54_combout  = (\myprocessor|execute01|F[0]~1_combout  & (\myprocessor|execute02|shifter_inst|RxxxNx|F[16]~47_combout )) # (!\myprocessor|execute01|F[0]~1_combout  & 
// ((\myprocessor|execute02|shifter_inst|RxxxNx|F[15]~23_combout )))

	.dataa(gnd),
	.datab(\myprocessor|execute02|shifter_inst|RxxxNx|F[16]~47_combout ),
	.datac(\myprocessor|execute01|F[0]~1_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxxxNx|F[15]~23_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxxNx|F[15]~54_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[15]~54 .lut_mask = 16'hCFC0;
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[15]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N28
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxNxx|F[15]~11 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxNxx|F[15]~11_combout  = (\myprocessor|decode7|valA[12]~0_combout  & ((\myprocessor|execute01|F[2]~5_combout  & ((\myprocessor|execute02|shifter_inst|RxxxNx|F[19]~52_combout ))) # 
// (!\myprocessor|execute01|F[2]~5_combout  & (\myprocessor|execute02|shifter_inst|RxxxNx|F[15]~54_combout ))))

	.dataa(\myprocessor|decode7|valA[12]~0_combout ),
	.datab(\myprocessor|execute02|shifter_inst|RxxxNx|F[15]~54_combout ),
	.datac(\myprocessor|execute02|shifter_inst|RxxxNx|F[19]~52_combout ),
	.datad(\myprocessor|execute01|F[2]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxNxx|F[15]~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxNxx|F[15]~11 .lut_mask = 16'hA088;
defparam \myprocessor|execute02|shifter_inst|RxxNxx|F[15]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N16
cycloneive_lcell_comb \myprocessor|execute02|R[15]~153 (
// Equation(s):
// \myprocessor|execute02|R[15]~153_combout  = (\myprocessor|execute02|R[1]~232_combout  & ((\myprocessor|execute02|shifter_inst|RxxNxx|F[23]~12_combout ) # ((!\myprocessor|execute02|R[16]~62_combout )))) # (!\myprocessor|execute02|R[1]~232_combout  & 
// (((\myprocessor|execute02|R[16]~62_combout  & \myprocessor|execute02|shifter_inst|RxxNxx|F[15]~11_combout ))))

	.dataa(\myprocessor|execute02|shifter_inst|RxxNxx|F[23]~12_combout ),
	.datab(\myprocessor|execute02|R[1]~232_combout ),
	.datac(\myprocessor|execute02|R[16]~62_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxxNxx|F[15]~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[15]~153_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[15]~153 .lut_mask = 16'hBC8C;
defparam \myprocessor|execute02|R[15]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N30
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxNxxx|F~24 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxNxxx|F~24_combout  = (\myprocessor|decode7|valA[31]~656_combout  & (\myprocessor|execute02|shifter_inst|RxNxxx|F~25_combout  & (!\myprocessor|execute01|F[1]~4_combout  & !\myprocessor|execute01|F[0]~1_combout )))

	.dataa(\myprocessor|decode7|valA[31]~656_combout ),
	.datab(\myprocessor|execute02|shifter_inst|RxNxxx|F~25_combout ),
	.datac(\myprocessor|execute01|F[1]~4_combout ),
	.datad(\myprocessor|execute01|F[0]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxNxxx|F~24_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxNxxx|F~24 .lut_mask = 16'h0008;
defparam \myprocessor|execute02|shifter_inst|RxNxxx|F~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N14
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxNxxx|F[15]~14 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxNxxx|F[15]~14_combout  = (!\myprocessor|execute01|F[2]~5_combout  & ((\myprocessor|execute01|F[3]~7_combout  & (\myprocessor|execute02|shifter_inst|LxxxNx|F[7]~13_combout )) # (!\myprocessor|execute01|F[3]~7_combout  
// & ((\myprocessor|execute02|shifter_inst|LxxxNx|F[15]~33_combout )))))

	.dataa(\myprocessor|execute02|shifter_inst|LxxxNx|F[7]~13_combout ),
	.datab(\myprocessor|execute02|shifter_inst|LxxxNx|F[15]~33_combout ),
	.datac(\myprocessor|execute01|F[3]~7_combout ),
	.datad(\myprocessor|execute01|F[2]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxNxxx|F[15]~14_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxNxxx|F[15]~14 .lut_mask = 16'h00AC;
defparam \myprocessor|execute02|shifter_inst|LxNxxx|F[15]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N12
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxNxxx|F[15]~13 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxNxxx|F[15]~13_combout  = (\myprocessor|execute01|F[2]~5_combout  & ((\myprocessor|execute01|F[3]~7_combout  & ((\myprocessor|execute02|shifter_inst|LxxxNx|F[3]~10_combout ))) # (!\myprocessor|execute01|F[3]~7_combout  
// & (\myprocessor|execute02|shifter_inst|LxxxNx|F[11]~30_combout ))))

	.dataa(\myprocessor|execute02|shifter_inst|LxxxNx|F[11]~30_combout ),
	.datab(\myprocessor|execute01|F[3]~7_combout ),
	.datac(\myprocessor|execute02|shifter_inst|LxxxNx|F[3]~10_combout ),
	.datad(\myprocessor|execute01|F[2]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxNxxx|F[15]~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxNxxx|F[15]~13 .lut_mask = 16'hE200;
defparam \myprocessor|execute02|shifter_inst|LxNxxx|F[15]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N8
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LNxxxx|F~17 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LNxxxx|F~17_combout  = (!\myprocessor|execute01|F[4]~8_combout  & (\myprocessor|decode7|valA[12]~0_combout  & ((\myprocessor|execute02|shifter_inst|LxNxxx|F[15]~14_combout ) # 
// (\myprocessor|execute02|shifter_inst|LxNxxx|F[15]~13_combout ))))

	.dataa(\myprocessor|execute01|F[4]~8_combout ),
	.datab(\myprocessor|execute02|shifter_inst|LxNxxx|F[15]~14_combout ),
	.datac(\myprocessor|decode7|valA[12]~0_combout ),
	.datad(\myprocessor|execute02|shifter_inst|LxNxxx|F[15]~13_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LNxxxx|F~17_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LNxxxx|F~17 .lut_mask = 16'h5040;
defparam \myprocessor|execute02|shifter_inst|LNxxxx|F~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N10
cycloneive_lcell_comb \myprocessor|execute02|R[15]~154 (
// Equation(s):
// \myprocessor|execute02|R[15]~154_combout  = (\myprocessor|execute02|R[16]~62_combout  & (\myprocessor|execute02|R[15]~153_combout )) # (!\myprocessor|execute02|R[16]~62_combout  & ((\myprocessor|execute02|R[15]~153_combout  & 
// (\myprocessor|execute02|shifter_inst|RxNxxx|F~24_combout )) # (!\myprocessor|execute02|R[15]~153_combout  & ((\myprocessor|execute02|shifter_inst|LNxxxx|F~17_combout )))))

	.dataa(\myprocessor|execute02|R[16]~62_combout ),
	.datab(\myprocessor|execute02|R[15]~153_combout ),
	.datac(\myprocessor|execute02|shifter_inst|RxNxxx|F~24_combout ),
	.datad(\myprocessor|execute02|shifter_inst|LNxxxx|F~17_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[15]~154_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[15]~154 .lut_mask = 16'hD9C8;
defparam \myprocessor|execute02|R[15]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N14
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|lower|sum[15] (
// Equation(s):
// \myprocessor|execute02|adder_inst|lower|sum [15] = \myprocessor|execute01|F[15]~17_combout  $ (\myprocessor|decode1|ALUopcode[0]~1_combout  $ (\myprocessor|execute02|adder_inst|lower|carry[15]~15_combout  $ (\myprocessor|decode7|valA[15]~383_combout )))

	.dataa(\myprocessor|execute01|F[15]~17_combout ),
	.datab(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datac(\myprocessor|execute02|adder_inst|lower|carry[15]~15_combout ),
	.datad(\myprocessor|decode7|valA[15]~383_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|lower|sum [15]),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|lower|sum[15] .lut_mask = 16'h6996;
defparam \myprocessor|execute02|adder_inst|lower|sum[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N16
cycloneive_lcell_comb \myprocessor|execute02|R[15]~155 (
// Equation(s):
// \myprocessor|execute02|R[15]~155_combout  = (\myprocessor|decode1|immed_notRT~combout  & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [15]))) # (!\myprocessor|decode1|immed_notRT~combout  & (\myprocessor|decode7|valB[15]~355_combout ))

	.dataa(gnd),
	.datab(\myprocessor|decode1|immed_notRT~combout ),
	.datac(\myprocessor|decode7|valB[15]~355_combout ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[15]~155_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[15]~155 .lut_mask = 16'hFC30;
defparam \myprocessor|execute02|R[15]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N18
cycloneive_lcell_comb \myprocessor|execute02|R[15]~156 (
// Equation(s):
// \myprocessor|execute02|R[15]~156_combout  = (\myprocessor|execute02|R[1]~68_combout  & ((\myprocessor|execute02|R[15]~155_combout ) # ((\myprocessor|decode7|valA[15]~383_combout ) # (!\myprocessor|decode1|ALUopcode[1]~2_combout )))) # 
// (!\myprocessor|execute02|R[1]~68_combout  & (\myprocessor|execute02|R[15]~155_combout  & (\myprocessor|decode1|ALUopcode[1]~2_combout  & \myprocessor|decode7|valA[15]~383_combout )))

	.dataa(\myprocessor|execute02|R[1]~68_combout ),
	.datab(\myprocessor|execute02|R[15]~155_combout ),
	.datac(\myprocessor|decode1|ALUopcode[1]~2_combout ),
	.datad(\myprocessor|decode7|valA[15]~383_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[15]~156_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[15]~156 .lut_mask = 16'hEA8A;
defparam \myprocessor|execute02|R[15]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N28
cycloneive_lcell_comb \myprocessor|execute02|R[15]~157 (
// Equation(s):
// \myprocessor|execute02|R[15]~157_combout  = (\myprocessor|decode1|ALUopcode[1]~2_combout  & (((\myprocessor|execute02|R[15]~156_combout )))) # (!\myprocessor|decode1|ALUopcode[1]~2_combout  & ((\myprocessor|execute02|R[15]~156_combout  & 
// (\myprocessor|execute02|R[15]~154_combout )) # (!\myprocessor|execute02|R[15]~156_combout  & ((!\myprocessor|execute02|adder_inst|lower|sum [15])))))

	.dataa(\myprocessor|execute02|R[15]~154_combout ),
	.datab(\myprocessor|execute02|adder_inst|lower|sum [15]),
	.datac(\myprocessor|decode1|ALUopcode[1]~2_combout ),
	.datad(\myprocessor|execute02|R[15]~156_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[15]~157_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[15]~157 .lut_mask = 16'hFA03;
defparam \myprocessor|execute02|R[15]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N30
cycloneive_lcell_comb \myprocessor|writeback1|F[15]~59 (
// Equation(s):
// \myprocessor|writeback1|F[15]~59_combout  = (\myprocessor|decode1|Equal7~0_combout  & (((\myprocessor|memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\myprocessor|decode1|Equal7~0_combout  & (\myprocessor|execute02|R[15]~157_combout  & 
// ((\myprocessor|writeback1|F[7]~13_combout ))))

	.dataa(\myprocessor|execute02|R[15]~157_combout ),
	.datab(\myprocessor|memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\myprocessor|decode1|Equal7~0_combout ),
	.datad(\myprocessor|writeback1|F[7]~13_combout ),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[15]~59_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[15]~59 .lut_mask = 16'hCAC0;
defparam \myprocessor|writeback1|F[15]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y31_N23
dffeas \myprocessor|decode7|regs:3:reg_array|r|bits:15:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[15]~59_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[3]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:3:reg_array|r|bits:15:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:3:reg_array|r|bits:15:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:3:reg_array|r|bits:15:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N26
cycloneive_lcell_comb \myprocessor|decode7|valA[15]~375 (
// Equation(s):
// \myprocessor|decode7|valA[15]~375_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|regs:6:reg_array|r|bits:15:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|decode7|regs:4:reg_array|r|bits:15:r~q ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|decode7|regs:4:reg_array|r|bits:15:r~q ),
	.datad(\myprocessor|decode7|regs:6:reg_array|r|bits:15:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[15]~375_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[15]~375 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[15]~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N8
cycloneive_lcell_comb \myprocessor|decode7|valA[15]~376 (
// Equation(s):
// \myprocessor|decode7|valA[15]~376_combout  = (\myprocessor|decode7|valA[15]~375_combout  & (((\myprocessor|decode7|regs:7:reg_array|r|bits:15:r~q ) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\myprocessor|decode7|valA[15]~375_combout  & (\myprocessor|decode7|regs:5:reg_array|r|bits:15:r~q  & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\myprocessor|decode7|valA[15]~375_combout ),
	.datab(\myprocessor|decode7|regs:5:reg_array|r|bits:15:r~q ),
	.datac(\myprocessor|decode7|regs:7:reg_array|r|bits:15:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[15]~376_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[15]~376 .lut_mask = 16'hE4AA;
defparam \myprocessor|decode7|valA[15]~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N30
cycloneive_lcell_comb \myprocessor|decode7|valA[15]~377 (
// Equation(s):
// \myprocessor|decode7|valA[15]~377_combout  = (\myprocessor|decode7|valA[12]~19_combout  & ((\myprocessor|decode7|valA[15]~376_combout ) # ((!\myprocessor|decode7|valA[12]~18_combout )))) # (!\myprocessor|decode7|valA[12]~19_combout  & 
// (((\myprocessor|decode7|regs:1:reg_array|r|bits:15:r~q  & \myprocessor|decode7|valA[12]~18_combout ))))

	.dataa(\myprocessor|decode7|valA[12]~19_combout ),
	.datab(\myprocessor|decode7|valA[15]~376_combout ),
	.datac(\myprocessor|decode7|regs:1:reg_array|r|bits:15:r~q ),
	.datad(\myprocessor|decode7|valA[12]~18_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[15]~377_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[15]~377 .lut_mask = 16'hD8AA;
defparam \myprocessor|decode7|valA[15]~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N28
cycloneive_lcell_comb \myprocessor|decode7|valA[15]~378 (
// Equation(s):
// \myprocessor|decode7|valA[15]~378_combout  = (\myprocessor|decode7|valA[15]~377_combout  & ((\myprocessor|decode7|regs:3:reg_array|r|bits:15:r~q ) # ((!\myprocessor|decode7|valA[12]~15_combout )))) # (!\myprocessor|decode7|valA[15]~377_combout  & 
// (((\myprocessor|decode7|regs:2:reg_array|r|bits:15:r~q  & \myprocessor|decode7|valA[12]~15_combout ))))

	.dataa(\myprocessor|decode7|regs:3:reg_array|r|bits:15:r~q ),
	.datab(\myprocessor|decode7|valA[15]~377_combout ),
	.datac(\myprocessor|decode7|regs:2:reg_array|r|bits:15:r~q ),
	.datad(\myprocessor|decode7|valA[12]~15_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[15]~378_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[15]~378 .lut_mask = 16'hB8CC;
defparam \myprocessor|decode7|valA[15]~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N20
cycloneive_lcell_comb \myprocessor|decode7|valA[15]~372 (
// Equation(s):
// \myprocessor|decode7|valA[15]~372_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19])))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|decode7|regs:23:reg_array|r|bits:15:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|regs:19:reg_array|r|bits:15:r~q 
// )))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|decode7|regs:23:reg_array|r|bits:15:r~q ),
	.datac(\myprocessor|decode7|regs:19:reg_array|r|bits:15:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[15]~372_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[15]~372 .lut_mask = 16'hEE50;
defparam \myprocessor|decode7|valA[15]~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N18
cycloneive_lcell_comb \myprocessor|decode7|valA[15]~373 (
// Equation(s):
// \myprocessor|decode7|valA[15]~373_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|valA[15]~372_combout  & (\myprocessor|decode7|regs:31:reg_array|r|bits:15:r~q )) # 
// (!\myprocessor|decode7|valA[15]~372_combout  & ((\myprocessor|decode7|regs:27:reg_array|r|bits:15:r~q ))))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|valA[15]~372_combout ))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|decode7|valA[15]~372_combout ),
	.datac(\myprocessor|decode7|regs:31:reg_array|r|bits:15:r~q ),
	.datad(\myprocessor|decode7|regs:27:reg_array|r|bits:15:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[15]~373_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[15]~373 .lut_mask = 16'hE6C4;
defparam \myprocessor|decode7|valA[15]~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N22
cycloneive_lcell_comb \myprocessor|decode7|valA[15]~369 (
// Equation(s):
// \myprocessor|decode7|valA[15]~369_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:24:reg_array|r|bits:15:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:16:reg_array|r|bits:15:r~q 
// )))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|decode7|regs:24:reg_array|r|bits:15:r~q ),
	.datac(\myprocessor|decode7|regs:16:reg_array|r|bits:15:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[15]~369_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[15]~369 .lut_mask = 16'hEE50;
defparam \myprocessor|decode7|valA[15]~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N22
cycloneive_lcell_comb \myprocessor|decode7|valA[15]~370 (
// Equation(s):
// \myprocessor|decode7|valA[15]~370_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|valA[15]~369_combout  & ((\myprocessor|decode7|regs:28:reg_array|r|bits:15:r~q ))) # 
// (!\myprocessor|decode7|valA[15]~369_combout  & (\myprocessor|decode7|regs:20:reg_array|r|bits:15:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|decode7|valA[15]~369_combout ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|decode7|regs:20:reg_array|r|bits:15:r~q ),
	.datac(\myprocessor|decode7|regs:28:reg_array|r|bits:15:r~q ),
	.datad(\myprocessor|decode7|valA[15]~369_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[15]~370_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[15]~370 .lut_mask = 16'hF588;
defparam \myprocessor|decode7|valA[15]~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N2
cycloneive_lcell_comb \myprocessor|decode7|valA[15]~367 (
// Equation(s):
// \myprocessor|decode7|valA[15]~367_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|regs:22:reg_array|r|bits:15:r~q ) # ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|decode7|regs:18:reg_array|r|bits:15:r~q  & !\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\myprocessor|decode7|regs:22:reg_array|r|bits:15:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|decode7|regs:18:reg_array|r|bits:15:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[15]~367_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[15]~367 .lut_mask = 16'hCCB8;
defparam \myprocessor|decode7|valA[15]~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N20
cycloneive_lcell_comb \myprocessor|decode7|valA[15]~368 (
// Equation(s):
// \myprocessor|decode7|valA[15]~368_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|valA[15]~367_combout  & ((\myprocessor|decode7|regs:30:reg_array|r|bits:15:r~q ))) # 
// (!\myprocessor|decode7|valA[15]~367_combout  & (\myprocessor|decode7|regs:26:reg_array|r|bits:15:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|decode7|valA[15]~367_combout ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|decode7|regs:26:reg_array|r|bits:15:r~q ),
	.datac(\myprocessor|decode7|regs:30:reg_array|r|bits:15:r~q ),
	.datad(\myprocessor|decode7|valA[15]~367_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[15]~368_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[15]~368 .lut_mask = 16'hF588;
defparam \myprocessor|decode7|valA[15]~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N8
cycloneive_lcell_comb \myprocessor|decode7|valA[15]~371 (
// Equation(s):
// \myprocessor|decode7|valA[15]~371_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]) # (\myprocessor|decode7|valA[15]~368_combout )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|decode7|valA[15]~370_combout  & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\myprocessor|decode7|valA[15]~370_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datad(\myprocessor|decode7|valA[15]~368_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[15]~371_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[15]~371 .lut_mask = 16'hCEC2;
defparam \myprocessor|decode7|valA[15]~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N28
cycloneive_lcell_comb \myprocessor|decode7|valA[15]~365 (
// Equation(s):
// \myprocessor|decode7|valA[15]~365_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:25:reg_array|r|bits:15:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:17:reg_array|r|bits:15:r~q 
// )))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|decode7|regs:25:reg_array|r|bits:15:r~q ),
	.datac(\myprocessor|decode7|regs:17:reg_array|r|bits:15:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[15]~365_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[15]~365 .lut_mask = 16'hEE50;
defparam \myprocessor|decode7|valA[15]~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N0
cycloneive_lcell_comb \myprocessor|decode7|valA[15]~366 (
// Equation(s):
// \myprocessor|decode7|valA[15]~366_combout  = (\myprocessor|decode7|valA[15]~365_combout  & (((\myprocessor|decode7|regs:29:reg_array|r|bits:15:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]))) # 
// (!\myprocessor|decode7|valA[15]~365_combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|regs:21:reg_array|r|bits:15:r~q ))))

	.dataa(\myprocessor|decode7|valA[15]~365_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|decode7|regs:29:reg_array|r|bits:15:r~q ),
	.datad(\myprocessor|decode7|regs:21:reg_array|r|bits:15:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[15]~366_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[15]~366 .lut_mask = 16'hE6A2;
defparam \myprocessor|decode7|valA[15]~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N10
cycloneive_lcell_comb \myprocessor|decode7|valA[15]~374 (
// Equation(s):
// \myprocessor|decode7|valA[15]~374_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|valA[15]~371_combout  & (\myprocessor|decode7|valA[15]~373_combout )) # (!\myprocessor|decode7|valA[15]~371_combout  & 
// ((\myprocessor|decode7|valA[15]~366_combout ))))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|decode7|valA[15]~371_combout ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|decode7|valA[15]~373_combout ),
	.datac(\myprocessor|decode7|valA[15]~371_combout ),
	.datad(\myprocessor|decode7|valA[15]~366_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[15]~374_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[15]~374 .lut_mask = 16'hDAD0;
defparam \myprocessor|decode7|valA[15]~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N12
cycloneive_lcell_comb \myprocessor|decode7|valA[15]~379 (
// Equation(s):
// \myprocessor|decode7|valA[15]~379_combout  = (\myprocessor|decode7|valA[12]~11_combout  & (((\myprocessor|decode7|valA[12]~14_combout ) # (\myprocessor|decode7|valA[15]~374_combout )))) # (!\myprocessor|decode7|valA[12]~11_combout  & 
// (\myprocessor|decode7|valA[15]~378_combout  & (!\myprocessor|decode7|valA[12]~14_combout )))

	.dataa(\myprocessor|decode7|valA[12]~11_combout ),
	.datab(\myprocessor|decode7|valA[15]~378_combout ),
	.datac(\myprocessor|decode7|valA[12]~14_combout ),
	.datad(\myprocessor|decode7|valA[15]~374_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[15]~379_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[15]~379 .lut_mask = 16'hAEA4;
defparam \myprocessor|decode7|valA[15]~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N24
cycloneive_lcell_comb \myprocessor|decode7|valA[15]~363 (
// Equation(s):
// \myprocessor|decode7|valA[15]~363_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17])))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|decode7|regs:9:reg_array|r|bits:15:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|regs:8:reg_array|r|bits:15:r~q )))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|decode7|regs:9:reg_array|r|bits:15:r~q ),
	.datac(\myprocessor|decode7|regs:8:reg_array|r|bits:15:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[15]~363_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[15]~363 .lut_mask = 16'hEE50;
defparam \myprocessor|decode7|valA[15]~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N12
cycloneive_lcell_comb \myprocessor|decode7|valA[15]~364 (
// Equation(s):
// \myprocessor|decode7|valA[15]~364_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|valA[15]~363_combout  & ((\myprocessor|decode7|regs:11:reg_array|r|bits:15:r~q ))) # 
// (!\myprocessor|decode7|valA[15]~363_combout  & (\myprocessor|decode7|regs:10:reg_array|r|bits:15:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|decode7|valA[15]~363_combout ))))

	.dataa(\myprocessor|decode7|regs:10:reg_array|r|bits:15:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|decode7|regs:11:reg_array|r|bits:15:r~q ),
	.datad(\myprocessor|decode7|valA[15]~363_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[15]~364_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[15]~364 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valA[15]~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N12
cycloneive_lcell_comb \myprocessor|decode7|valA[15]~380 (
// Equation(s):
// \myprocessor|decode7|valA[15]~380_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18])))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|decode7|regs:14:reg_array|r|bits:15:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|regs:12:reg_array|r|bits:15:r~q 
// )))))

	.dataa(\myprocessor|decode7|regs:14:reg_array|r|bits:15:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|regs:12:reg_array|r|bits:15:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[15]~380_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[15]~380 .lut_mask = 16'hEE30;
defparam \myprocessor|decode7|valA[15]~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N28
cycloneive_lcell_comb \myprocessor|decode7|valA[15]~381 (
// Equation(s):
// \myprocessor|decode7|valA[15]~381_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|valA[15]~380_combout  & (\myprocessor|decode7|regs:15:reg_array|r|bits:15:r~q )) # 
// (!\myprocessor|decode7|valA[15]~380_combout  & ((\myprocessor|decode7|regs:13:reg_array|r|bits:15:r~q ))))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|decode7|valA[15]~380_combout ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|decode7|regs:15:reg_array|r|bits:15:r~q ),
	.datac(\myprocessor|decode7|regs:13:reg_array|r|bits:15:r~q ),
	.datad(\myprocessor|decode7|valA[15]~380_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[15]~381_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[15]~381 .lut_mask = 16'hDDA0;
defparam \myprocessor|decode7|valA[15]~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N6
cycloneive_lcell_comb \myprocessor|decode7|valA[15]~382 (
// Equation(s):
// \myprocessor|decode7|valA[15]~382_combout  = (\myprocessor|decode7|valA[15]~379_combout  & (((\myprocessor|decode7|valA[15]~381_combout )) # (!\myprocessor|decode7|valA[12]~14_combout ))) # (!\myprocessor|decode7|valA[15]~379_combout  & 
// (\myprocessor|decode7|valA[12]~14_combout  & (\myprocessor|decode7|valA[15]~364_combout )))

	.dataa(\myprocessor|decode7|valA[15]~379_combout ),
	.datab(\myprocessor|decode7|valA[12]~14_combout ),
	.datac(\myprocessor|decode7|valA[15]~364_combout ),
	.datad(\myprocessor|decode7|valA[15]~381_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[15]~382_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[15]~382 .lut_mask = 16'hEA62;
defparam \myprocessor|decode7|valA[15]~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N6
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxxNx|F[16]~19 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxxNx|F[16]~19_combout  = (\myprocessor|execute01|F[1]~4_combout  & (\myprocessor|decode7|valA[13]~340_combout )) # (!\myprocessor|execute01|F[1]~4_combout  & ((\myprocessor|decode7|valA[15]~382_combout )))

	.dataa(\myprocessor|decode7|valA[13]~340_combout ),
	.datab(gnd),
	.datac(\myprocessor|decode7|valA[15]~382_combout ),
	.datad(\myprocessor|execute01|F[1]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxxNx|F[16]~19_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[16]~19 .lut_mask = 16'hAAF0;
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[16]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N26
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxxNx|F[16]~21 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxxNx|F[16]~21_combout  = (\myprocessor|execute01|F[0]~1_combout  & (\myprocessor|execute02|shifter_inst|LxxxNx|F[16]~19_combout )) # (!\myprocessor|execute01|F[0]~1_combout  & 
// ((\myprocessor|execute02|shifter_inst|LxxxNx|F[17]~20_combout )))

	.dataa(\myprocessor|execute02|shifter_inst|LxxxNx|F[16]~19_combout ),
	.datab(gnd),
	.datac(\myprocessor|execute01|F[0]~1_combout ),
	.datad(\myprocessor|execute02|shifter_inst|LxxxNx|F[17]~20_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxxNx|F[16]~21_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[16]~21 .lut_mask = 16'hAFA0;
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[16]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N12
cycloneive_lcell_comb \myprocessor|execute02|R[16]~103 (
// Equation(s):
// \myprocessor|execute02|R[16]~103_combout  = (!\myprocessor|execute01|F[2]~5_combout  & ((\myprocessor|execute01|F[3]~7_combout  & ((\myprocessor|execute02|shifter_inst|LxxxNx|F[8]~18_combout ))) # (!\myprocessor|execute01|F[3]~7_combout  & 
// (\myprocessor|execute02|shifter_inst|LxxxNx|F[16]~21_combout ))))

	.dataa(\myprocessor|execute01|F[3]~7_combout ),
	.datab(\myprocessor|execute02|shifter_inst|LxxxNx|F[16]~21_combout ),
	.datac(\myprocessor|execute02|shifter_inst|LxxxNx|F[8]~18_combout ),
	.datad(\myprocessor|execute01|F[2]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[16]~103_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[16]~103 .lut_mask = 16'h00E4;
defparam \myprocessor|execute02|R[16]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N10
cycloneive_lcell_comb \myprocessor|execute02|R[16]~102 (
// Equation(s):
// \myprocessor|execute02|R[16]~102_combout  = (\myprocessor|execute01|F[2]~5_combout  & ((\myprocessor|execute01|F[3]~7_combout  & ((\myprocessor|execute02|shifter_inst|LxxxNx|F[4]~11_combout ))) # (!\myprocessor|execute01|F[3]~7_combout  & 
// (\myprocessor|execute02|shifter_inst|LxxxNx|F[12]~16_combout ))))

	.dataa(\myprocessor|execute01|F[3]~7_combout ),
	.datab(\myprocessor|execute02|shifter_inst|LxxxNx|F[12]~16_combout ),
	.datac(\myprocessor|execute02|shifter_inst|LxxxNx|F[4]~11_combout ),
	.datad(\myprocessor|execute01|F[2]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[16]~102_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[16]~102 .lut_mask = 16'hE400;
defparam \myprocessor|execute02|R[16]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N30
cycloneive_lcell_comb \myprocessor|execute02|R[16]~104 (
// Equation(s):
// \myprocessor|execute02|R[16]~104_combout  = (!\myprocessor|execute01|F[4]~8_combout  & (\myprocessor|decode7|valA[12]~0_combout  & ((\myprocessor|execute02|R[16]~103_combout ) # (\myprocessor|execute02|R[16]~102_combout ))))

	.dataa(\myprocessor|execute02|R[16]~103_combout ),
	.datab(\myprocessor|execute01|F[4]~8_combout ),
	.datac(\myprocessor|decode7|valA[12]~0_combout ),
	.datad(\myprocessor|execute02|R[16]~102_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[16]~104_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[16]~104 .lut_mask = 16'h3020;
defparam \myprocessor|execute02|R[16]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N12
cycloneive_lcell_comb \myprocessor|execute02|R[16]~101 (
// Equation(s):
// \myprocessor|execute02|R[16]~101_combout  = (\myprocessor|execute02|shifter_inst|LNxxxx|F~18_combout  & (\myprocessor|execute02|shifter_inst|RxNxxx|F~25_combout  & \myprocessor|execute01|F[4]~8_combout ))

	.dataa(gnd),
	.datab(\myprocessor|execute02|shifter_inst|LNxxxx|F~18_combout ),
	.datac(\myprocessor|execute02|shifter_inst|RxNxxx|F~25_combout ),
	.datad(\myprocessor|execute01|F[4]~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[16]~101_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[16]~101 .lut_mask = 16'hC000;
defparam \myprocessor|execute02|R[16]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N22
cycloneive_lcell_comb \myprocessor|execute02|R[16]~237 (
// Equation(s):
// \myprocessor|execute02|R[16]~237_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31] & (((\myprocessor|execute02|R[16]~104_combout ) # (\myprocessor|execute02|R[16]~101_combout )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31] & (!\myprocessor|decode1|ALUopcode[0]~0_combout  & ((\myprocessor|execute02|R[16]~104_combout ) # (\myprocessor|execute02|R[16]~101_combout ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31]),
	.datab(\myprocessor|decode1|ALUopcode[0]~0_combout ),
	.datac(\myprocessor|execute02|R[16]~104_combout ),
	.datad(\myprocessor|execute02|R[16]~101_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[16]~237_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[16]~237 .lut_mask = 16'hBBB0;
defparam \myprocessor|execute02|R[16]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N26
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxxNx|F[16]~48 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxxNx|F[16]~48_combout  = (\myprocessor|execute01|F[0]~1_combout  & ((\myprocessor|execute02|shifter_inst|RxxxNx|F[17]~4_combout ))) # (!\myprocessor|execute01|F[0]~1_combout  & 
// (\myprocessor|execute02|shifter_inst|RxxxNx|F[16]~47_combout ))

	.dataa(gnd),
	.datab(\myprocessor|execute02|shifter_inst|RxxxNx|F[16]~47_combout ),
	.datac(\myprocessor|execute01|F[0]~1_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxxxNx|F[17]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxxNx|F[16]~48_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[16]~48 .lut_mask = 16'hFC0C;
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[16]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N12
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxNxxx|F[16]~7 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxNxxx|F[16]~7_combout  = (!\myprocessor|execute01|F[2]~5_combout  & ((\myprocessor|execute01|F[3]~7_combout  & (\myprocessor|execute02|shifter_inst|RxxxNx|F[24]~46_combout )) # (!\myprocessor|execute01|F[3]~7_combout  
// & ((\myprocessor|execute02|shifter_inst|RxxxNx|F[16]~48_combout )))))

	.dataa(\myprocessor|execute02|shifter_inst|RxxxNx|F[24]~46_combout ),
	.datab(\myprocessor|execute02|shifter_inst|RxxxNx|F[16]~48_combout ),
	.datac(\myprocessor|execute01|F[2]~5_combout ),
	.datad(\myprocessor|execute01|F[3]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxNxxx|F[16]~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxNxxx|F[16]~7 .lut_mask = 16'h0A0C;
defparam \myprocessor|execute02|shifter_inst|RxNxxx|F[16]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N2
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxNxxx|F[16]~6 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxNxxx|F[16]~6_combout  = (\myprocessor|execute01|F[2]~5_combout  & ((\myprocessor|execute01|F[3]~7_combout  & ((\myprocessor|execute02|shifter_inst|RxxxNx|F[28]~42_combout ))) # (!\myprocessor|execute01|F[3]~7_combout  
// & (\myprocessor|execute02|shifter_inst|RxxxNx|F[20]~44_combout ))))

	.dataa(\myprocessor|execute01|F[3]~7_combout ),
	.datab(\myprocessor|execute02|shifter_inst|RxxxNx|F[20]~44_combout ),
	.datac(\myprocessor|execute02|shifter_inst|RxxxNx|F[28]~42_combout ),
	.datad(\myprocessor|execute01|F[2]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxNxxx|F[16]~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxNxxx|F[16]~6 .lut_mask = 16'hE400;
defparam \myprocessor|execute02|shifter_inst|RxNxxx|F[16]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N12
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxNxxx|F[16]~8 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxNxxx|F[16]~8_combout  = (\myprocessor|decode7|valA[12]~0_combout  & ((\myprocessor|execute02|shifter_inst|RxNxxx|F[16]~7_combout ) # (\myprocessor|execute02|shifter_inst|RxNxxx|F[16]~6_combout )))

	.dataa(\myprocessor|execute02|shifter_inst|RxNxxx|F[16]~7_combout ),
	.datab(\myprocessor|decode7|valA[12]~0_combout ),
	.datac(gnd),
	.datad(\myprocessor|execute02|shifter_inst|RxNxxx|F[16]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxNxxx|F[16]~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxNxxx|F[16]~8 .lut_mask = 16'hCC88;
defparam \myprocessor|execute02|shifter_inst|RxNxxx|F[16]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N14
cycloneive_lcell_comb \myprocessor|execute02|R[16]~105 (
// Equation(s):
// \myprocessor|execute02|R[16]~105_combout  = (\myprocessor|execute02|R[7]~49_combout  & ((\myprocessor|execute02|R[16]~237_combout ) # ((\myprocessor|execute02|R[16]~62_combout  & \myprocessor|execute02|shifter_inst|RxNxxx|F[16]~8_combout ))))

	.dataa(\myprocessor|execute02|R[7]~49_combout ),
	.datab(\myprocessor|execute02|R[16]~62_combout ),
	.datac(\myprocessor|execute02|R[16]~237_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxNxxx|F[16]~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[16]~105_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[16]~105 .lut_mask = 16'hA8A0;
defparam \myprocessor|execute02|R[16]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N24
cycloneive_lcell_comb \myprocessor|execute01|F[16]~3 (
// Equation(s):
// \myprocessor|execute01|F[16]~3_combout  = (\myprocessor|decode1|immed_notRT~combout  & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [16]))) # (!\myprocessor|decode1|immed_notRT~combout  & (\myprocessor|decode7|valB[16]~215_combout ))

	.dataa(\myprocessor|decode7|valB[16]~215_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [16]),
	.datac(\myprocessor|decode1|immed_notRT~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|execute01|F[16]~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute01|F[16]~3 .lut_mask = 16'hCACA;
defparam \myprocessor|execute01|F[16]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N8
cycloneive_lcell_comb \myprocessor|execute02|R[16]~107 (
// Equation(s):
// \myprocessor|execute02|R[16]~107_combout  = (\myprocessor|decode1|ALUopcode[1]~2_combout  & ((\myprocessor|decode1|ALUopcode[0]~1_combout  & (\myprocessor|execute01|F[16]~3_combout  & \myprocessor|decode7|valA[16]~47_combout )) # 
// (!\myprocessor|decode1|ALUopcode[0]~1_combout  & ((\myprocessor|execute01|F[16]~3_combout ) # (\myprocessor|decode7|valA[16]~47_combout )))))

	.dataa(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datab(\myprocessor|execute01|F[16]~3_combout ),
	.datac(\myprocessor|decode1|ALUopcode[1]~2_combout ),
	.datad(\myprocessor|decode7|valA[16]~47_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[16]~107_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[16]~107 .lut_mask = 16'hD040;
defparam \myprocessor|execute02|R[16]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N30
cycloneive_lcell_comb \myprocessor|execute02|R[16]~106 (
// Equation(s):
// \myprocessor|execute02|R[16]~106_combout  = (!\myprocessor|decode1|ALUopcode[1]~2_combout  & (\myprocessor|execute02|B_prime [16] $ (\myprocessor|execute02|adder_inst|lower|cout~0_combout  $ (!\myprocessor|decode7|valA[16]~47_combout ))))

	.dataa(\myprocessor|execute02|B_prime [16]),
	.datab(\myprocessor|execute02|adder_inst|lower|cout~0_combout ),
	.datac(\myprocessor|decode1|ALUopcode[1]~2_combout ),
	.datad(\myprocessor|decode7|valA[16]~47_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[16]~106_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[16]~106 .lut_mask = 16'h0609;
defparam \myprocessor|execute02|R[16]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N2
cycloneive_lcell_comb \myprocessor|execute02|R[16]~108 (
// Equation(s):
// \myprocessor|execute02|R[16]~108_combout  = (\myprocessor|execute02|R[16]~105_combout ) # ((!\myprocessor|execute02|R[7]~49_combout  & ((\myprocessor|execute02|R[16]~107_combout ) # (\myprocessor|execute02|R[16]~106_combout ))))

	.dataa(\myprocessor|execute02|R[7]~49_combout ),
	.datab(\myprocessor|execute02|R[16]~105_combout ),
	.datac(\myprocessor|execute02|R[16]~107_combout ),
	.datad(\myprocessor|execute02|R[16]~106_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[16]~108_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[16]~108 .lut_mask = 16'hDDDC;
defparam \myprocessor|execute02|R[16]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N8
cycloneive_lcell_comb \myprocessor|writeback1|F[16]~42 (
// Equation(s):
// \myprocessor|writeback1|F[16]~42_combout  = (\myprocessor|decode1|Equal7~0_combout  & (((\myprocessor|memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\myprocessor|decode1|Equal7~0_combout  & (\myprocessor|execute02|R[16]~108_combout  & 
// (\myprocessor|writeback1|F[7]~13_combout )))

	.dataa(\myprocessor|execute02|R[16]~108_combout ),
	.datab(\myprocessor|writeback1|F[7]~13_combout ),
	.datac(\myprocessor|decode1|Equal7~0_combout ),
	.datad(\myprocessor|memory1|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[16]~42_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[16]~42 .lut_mask = 16'hF808;
defparam \myprocessor|writeback1|F[16]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N25
dffeas \myprocessor|decode7|regs:14:reg_array|r|bits:16:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[16]~42_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[14]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:14:reg_array|r|bits:16:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:14:reg_array|r|bits:16:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:14:reg_array|r|bits:16:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N28
cycloneive_lcell_comb \myprocessor|decode7|valA[16]~44 (
// Equation(s):
// \myprocessor|decode7|valA[16]~44_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|regs:13:reg_array|r|bits:16:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|decode7|regs:12:reg_array|r|bits:16:r~q 
// ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|regs:12:reg_array|r|bits:16:r~q ),
	.datad(\myprocessor|decode7|regs:13:reg_array|r|bits:16:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[16]~44_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[16]~44 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[16]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N6
cycloneive_lcell_comb \myprocessor|decode7|valA[16]~45 (
// Equation(s):
// \myprocessor|decode7|valA[16]~45_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|valA[16]~44_combout  & ((\myprocessor|decode7|regs:15:reg_array|r|bits:16:r~q ))) # 
// (!\myprocessor|decode7|valA[16]~44_combout  & (\myprocessor|decode7|regs:14:reg_array|r|bits:16:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|decode7|valA[16]~44_combout ))))

	.dataa(\myprocessor|decode7|regs:14:reg_array|r|bits:16:r~q ),
	.datab(\myprocessor|decode7|regs:15:reg_array|r|bits:16:r~q ),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datad(\myprocessor|decode7|valA[16]~44_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[16]~45_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[16]~45 .lut_mask = 16'hCFA0;
defparam \myprocessor|decode7|valA[16]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N16
cycloneive_lcell_comb \myprocessor|decode7|valA[16]~34 (
// Equation(s):
// \myprocessor|decode7|valA[16]~34_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19])))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|regs:23:reg_array|r|bits:16:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|decode7|regs:19:reg_array|r|bits:16:r~q 
// ))))

	.dataa(\myprocessor|decode7|regs:19:reg_array|r|bits:16:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:23:reg_array|r|bits:16:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[16]~34_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[16]~34 .lut_mask = 16'hFC22;
defparam \myprocessor|decode7|valA[16]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N2
cycloneive_lcell_comb \myprocessor|decode7|valA[16]~35 (
// Equation(s):
// \myprocessor|decode7|valA[16]~35_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|valA[16]~34_combout  & (\myprocessor|decode7|regs:31:reg_array|r|bits:16:r~q )) # 
// (!\myprocessor|decode7|valA[16]~34_combout  & ((\myprocessor|decode7|regs:27:reg_array|r|bits:16:r~q ))))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|decode7|valA[16]~34_combout ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|decode7|regs:31:reg_array|r|bits:16:r~q ),
	.datac(\myprocessor|decode7|regs:27:reg_array|r|bits:16:r~q ),
	.datad(\myprocessor|decode7|valA[16]~34_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[16]~35_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[16]~35 .lut_mask = 16'hDDA0;
defparam \myprocessor|decode7|valA[16]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N10
cycloneive_lcell_comb \myprocessor|decode7|valA[16]~29 (
// Equation(s):
// \myprocessor|decode7|valA[16]~29_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]) # ((\myprocessor|decode7|regs:25:reg_array|r|bits:16:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|regs:17:reg_array|r|bits:16:r~q ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|decode7|regs:25:reg_array|r|bits:16:r~q ),
	.datad(\myprocessor|decode7|regs:17:reg_array|r|bits:16:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[16]~29_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[16]~29 .lut_mask = 16'hB9A8;
defparam \myprocessor|decode7|valA[16]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N2
cycloneive_lcell_comb \myprocessor|decode7|valA[16]~30 (
// Equation(s):
// \myprocessor|decode7|valA[16]~30_combout  = (\myprocessor|decode7|valA[16]~29_combout  & (((\myprocessor|decode7|regs:29:reg_array|r|bits:16:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]))) # 
// (!\myprocessor|decode7|valA[16]~29_combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|decode7|regs:21:reg_array|r|bits:16:r~q )))

	.dataa(\myprocessor|decode7|valA[16]~29_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|decode7|regs:21:reg_array|r|bits:16:r~q ),
	.datad(\myprocessor|decode7|regs:29:reg_array|r|bits:16:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[16]~30_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[16]~30 .lut_mask = 16'hEA62;
defparam \myprocessor|decode7|valA[16]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N26
cycloneive_lcell_comb \myprocessor|decode7|valA[16]~31 (
// Equation(s):
// \myprocessor|decode7|valA[16]~31_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:24:reg_array|r|bits:16:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:16:reg_array|r|bits:16:r~q 
// ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:16:reg_array|r|bits:16:r~q ),
	.datad(\myprocessor|decode7|regs:24:reg_array|r|bits:16:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[16]~31_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[16]~31 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[16]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N6
cycloneive_lcell_comb \myprocessor|decode7|valA[16]~32 (
// Equation(s):
// \myprocessor|decode7|valA[16]~32_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|valA[16]~31_combout  & (\myprocessor|decode7|regs:28:reg_array|r|bits:16:r~q )) # 
// (!\myprocessor|decode7|valA[16]~31_combout  & ((\myprocessor|decode7|regs:20:reg_array|r|bits:16:r~q ))))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|decode7|valA[16]~31_combout ))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|decode7|valA[16]~31_combout ),
	.datac(\myprocessor|decode7|regs:28:reg_array|r|bits:16:r~q ),
	.datad(\myprocessor|decode7|regs:20:reg_array|r|bits:16:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[16]~32_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[16]~32 .lut_mask = 16'hE6C4;
defparam \myprocessor|decode7|valA[16]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N4
cycloneive_lcell_comb \myprocessor|decode7|valA[16]~33 (
// Equation(s):
// \myprocessor|decode7|valA[16]~33_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|valA[16]~30_combout ) # ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18])))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|decode7|valA[16]~32_combout  & !\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\myprocessor|decode7|valA[16]~30_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|valA[16]~32_combout ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[16]~33_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[16]~33 .lut_mask = 16'hCCB8;
defparam \myprocessor|decode7|valA[16]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N22
cycloneive_lcell_comb \myprocessor|decode7|valA[16]~27 (
// Equation(s):
// \myprocessor|decode7|valA[16]~27_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]) # ((\myprocessor|decode7|regs:22:reg_array|r|bits:16:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:18:reg_array|r|bits:16:r~q ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:22:reg_array|r|bits:16:r~q ),
	.datad(\myprocessor|decode7|regs:18:reg_array|r|bits:16:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[16]~27_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[16]~27 .lut_mask = 16'hB9A8;
defparam \myprocessor|decode7|valA[16]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N0
cycloneive_lcell_comb \myprocessor|decode7|valA[16]~28 (
// Equation(s):
// \myprocessor|decode7|valA[16]~28_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|valA[16]~27_combout  & (\myprocessor|decode7|regs:30:reg_array|r|bits:16:r~q )) # 
// (!\myprocessor|decode7|valA[16]~27_combout  & ((\myprocessor|decode7|regs:26:reg_array|r|bits:16:r~q ))))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|decode7|valA[16]~27_combout ))))

	.dataa(\myprocessor|decode7|regs:30:reg_array|r|bits:16:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:26:reg_array|r|bits:16:r~q ),
	.datad(\myprocessor|decode7|valA[16]~27_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[16]~28_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[16]~28 .lut_mask = 16'hBBC0;
defparam \myprocessor|decode7|valA[16]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N14
cycloneive_lcell_comb \myprocessor|decode7|valA[16]~36 (
// Equation(s):
// \myprocessor|decode7|valA[16]~36_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|valA[16]~33_combout  & (\myprocessor|decode7|valA[16]~35_combout )) # (!\myprocessor|decode7|valA[16]~33_combout  & 
// ((\myprocessor|decode7|valA[16]~28_combout ))))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|decode7|valA[16]~33_combout ))))

	.dataa(\myprocessor|decode7|valA[16]~35_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|decode7|valA[16]~33_combout ),
	.datad(\myprocessor|decode7|valA[16]~28_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[16]~36_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[16]~36 .lut_mask = 16'hBCB0;
defparam \myprocessor|decode7|valA[16]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N30
cycloneive_lcell_comb \myprocessor|decode7|valA[16]~37 (
// Equation(s):
// \myprocessor|decode7|valA[16]~37_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|regs:10:reg_array|r|bits:16:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|decode7|regs:8:reg_array|r|bits:16:r~q 
// ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|decode7|regs:8:reg_array|r|bits:16:r~q ),
	.datad(\myprocessor|decode7|regs:10:reg_array|r|bits:16:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[16]~37_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[16]~37 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[16]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N14
cycloneive_lcell_comb \myprocessor|decode7|valA[16]~38 (
// Equation(s):
// \myprocessor|decode7|valA[16]~38_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|valA[16]~37_combout  & ((\myprocessor|decode7|regs:11:reg_array|r|bits:16:r~q ))) # 
// (!\myprocessor|decode7|valA[16]~37_combout  & (\myprocessor|decode7|regs:9:reg_array|r|bits:16:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|decode7|valA[16]~37_combout ))))

	.dataa(\myprocessor|decode7|regs:9:reg_array|r|bits:16:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|regs:11:reg_array|r|bits:16:r~q ),
	.datad(\myprocessor|decode7|valA[16]~37_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[16]~38_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[16]~38 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valA[16]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N2
cycloneive_lcell_comb \myprocessor|decode7|valA[16]~39 (
// Equation(s):
// \myprocessor|decode7|valA[16]~39_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|regs:5:reg_array|r|bits:16:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|decode7|regs:4:reg_array|r|bits:16:r~q ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|regs:4:reg_array|r|bits:16:r~q ),
	.datad(\myprocessor|decode7|regs:5:reg_array|r|bits:16:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[16]~39_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[16]~39 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[16]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N28
cycloneive_lcell_comb \myprocessor|decode7|valA[16]~40 (
// Equation(s):
// \myprocessor|decode7|valA[16]~40_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|valA[16]~39_combout  & (\myprocessor|decode7|regs:7:reg_array|r|bits:16:r~q )) # 
// (!\myprocessor|decode7|valA[16]~39_combout  & ((\myprocessor|decode7|regs:6:reg_array|r|bits:16:r~q ))))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|decode7|valA[16]~39_combout ))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|decode7|valA[16]~39_combout ),
	.datac(\myprocessor|decode7|regs:7:reg_array|r|bits:16:r~q ),
	.datad(\myprocessor|decode7|regs:6:reg_array|r|bits:16:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[16]~40_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[16]~40 .lut_mask = 16'hE6C4;
defparam \myprocessor|decode7|valA[16]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N14
cycloneive_lcell_comb \myprocessor|decode7|valA[16]~41 (
// Equation(s):
// \myprocessor|decode7|valA[16]~41_combout  = (\myprocessor|decode7|valA[12]~19_combout  & (((\myprocessor|decode7|valA[16]~40_combout )) # (!\myprocessor|decode7|valA[12]~18_combout ))) # (!\myprocessor|decode7|valA[12]~19_combout  & 
// (\myprocessor|decode7|valA[12]~18_combout  & ((\myprocessor|decode7|regs:1:reg_array|r|bits:16:r~q ))))

	.dataa(\myprocessor|decode7|valA[12]~19_combout ),
	.datab(\myprocessor|decode7|valA[12]~18_combout ),
	.datac(\myprocessor|decode7|valA[16]~40_combout ),
	.datad(\myprocessor|decode7|regs:1:reg_array|r|bits:16:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[16]~41_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[16]~41 .lut_mask = 16'hE6A2;
defparam \myprocessor|decode7|valA[16]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N12
cycloneive_lcell_comb \myprocessor|decode7|valA[16]~42 (
// Equation(s):
// \myprocessor|decode7|valA[16]~42_combout  = (\myprocessor|decode7|valA[16]~41_combout  & ((\myprocessor|decode7|regs:3:reg_array|r|bits:16:r~q ) # ((!\myprocessor|decode7|valA[12]~15_combout )))) # (!\myprocessor|decode7|valA[16]~41_combout  & 
// (((\myprocessor|decode7|regs:2:reg_array|r|bits:16:r~q  & \myprocessor|decode7|valA[12]~15_combout ))))

	.dataa(\myprocessor|decode7|regs:3:reg_array|r|bits:16:r~q ),
	.datab(\myprocessor|decode7|valA[16]~41_combout ),
	.datac(\myprocessor|decode7|regs:2:reg_array|r|bits:16:r~q ),
	.datad(\myprocessor|decode7|valA[12]~15_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[16]~42_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[16]~42 .lut_mask = 16'hB8CC;
defparam \myprocessor|decode7|valA[16]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N24
cycloneive_lcell_comb \myprocessor|decode7|valA[16]~43 (
// Equation(s):
// \myprocessor|decode7|valA[16]~43_combout  = (\myprocessor|decode7|valA[12]~11_combout  & (\myprocessor|decode7|valA[12]~14_combout )) # (!\myprocessor|decode7|valA[12]~11_combout  & ((\myprocessor|decode7|valA[12]~14_combout  & 
// (\myprocessor|decode7|valA[16]~38_combout )) # (!\myprocessor|decode7|valA[12]~14_combout  & ((\myprocessor|decode7|valA[16]~42_combout )))))

	.dataa(\myprocessor|decode7|valA[12]~11_combout ),
	.datab(\myprocessor|decode7|valA[12]~14_combout ),
	.datac(\myprocessor|decode7|valA[16]~38_combout ),
	.datad(\myprocessor|decode7|valA[16]~42_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[16]~43_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[16]~43 .lut_mask = 16'hD9C8;
defparam \myprocessor|decode7|valA[16]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N0
cycloneive_lcell_comb \myprocessor|decode7|valA[16]~46 (
// Equation(s):
// \myprocessor|decode7|valA[16]~46_combout  = (\myprocessor|decode7|valA[12]~11_combout  & ((\myprocessor|decode7|valA[16]~43_combout  & (\myprocessor|decode7|valA[16]~45_combout )) # (!\myprocessor|decode7|valA[16]~43_combout  & 
// ((\myprocessor|decode7|valA[16]~36_combout ))))) # (!\myprocessor|decode7|valA[12]~11_combout  & (((\myprocessor|decode7|valA[16]~43_combout ))))

	.dataa(\myprocessor|decode7|valA[12]~11_combout ),
	.datab(\myprocessor|decode7|valA[16]~45_combout ),
	.datac(\myprocessor|decode7|valA[16]~36_combout ),
	.datad(\myprocessor|decode7|valA[16]~43_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[16]~46_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[16]~46 .lut_mask = 16'hDDA0;
defparam \myprocessor|decode7|valA[16]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N24
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxxNx|F[14]~6 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxxNx|F[14]~6_combout  = (\myprocessor|execute01|F[1]~4_combout  & (\myprocessor|decode7|valA[16]~46_combout )) # (!\myprocessor|execute01|F[1]~4_combout  & ((\myprocessor|decode7|valA[14]~361_combout )))

	.dataa(\myprocessor|execute01|F[1]~4_combout ),
	.datab(\myprocessor|decode7|valA[16]~46_combout ),
	.datac(\myprocessor|decode7|valA[14]~361_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxxNx|F[14]~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[14]~6 .lut_mask = 16'hD8D8;
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[14]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N22
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxxNx|F[14]~24 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxxNx|F[14]~24_combout  = (\myprocessor|execute01|F[0]~1_combout  & ((\myprocessor|execute02|shifter_inst|RxxxNx|F[15]~23_combout ))) # (!\myprocessor|execute01|F[0]~1_combout  & 
// (\myprocessor|execute02|shifter_inst|RxxxNx|F[14]~6_combout ))

	.dataa(\myprocessor|execute02|shifter_inst|RxxxNx|F[14]~6_combout ),
	.datab(gnd),
	.datac(\myprocessor|execute01|F[0]~1_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxxxNx|F[15]~23_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxxNx|F[14]~24_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[14]~24 .lut_mask = 16'hFA0A;
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[14]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N22
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxxNx|F[10]~0 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxxNx|F[10]~0_combout  = (\myprocessor|execute01|F[1]~4_combout  & (\myprocessor|decode7|valA[12]~319_combout )) # (!\myprocessor|execute01|F[1]~4_combout  & ((\myprocessor|decode7|valA[10]~277_combout )))

	.dataa(\myprocessor|execute01|F[1]~4_combout ),
	.datab(\myprocessor|decode7|valA[12]~319_combout ),
	.datac(\myprocessor|decode7|valA[10]~277_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxxNx|F[10]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[10]~0 .lut_mask = 16'hD8D8;
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[10]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N20
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxxNx|F[10]~49 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxxNx|F[10]~49_combout  = (\myprocessor|execute01|F[0]~1_combout  & (\myprocessor|execute02|shifter_inst|RxxxNx|F[11]~25_combout )) # (!\myprocessor|execute01|F[0]~1_combout  & 
// ((\myprocessor|execute02|shifter_inst|RxxxNx|F[10]~0_combout )))

	.dataa(\myprocessor|execute02|shifter_inst|RxxxNx|F[11]~25_combout ),
	.datab(gnd),
	.datac(\myprocessor|execute01|F[0]~1_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxxxNx|F[10]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxxNx|F[10]~49_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[10]~49 .lut_mask = 16'hAFA0;
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[10]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N10
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxNxx|F[10]~6 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxNxx|F[10]~6_combout  = (\myprocessor|decode7|valA[12]~0_combout  & ((\myprocessor|execute01|F[2]~5_combout  & (\myprocessor|execute02|shifter_inst|RxxxNx|F[14]~24_combout )) # (!\myprocessor|execute01|F[2]~5_combout  
// & ((\myprocessor|execute02|shifter_inst|RxxxNx|F[10]~49_combout )))))

	.dataa(\myprocessor|decode7|valA[12]~0_combout ),
	.datab(\myprocessor|execute02|shifter_inst|RxxxNx|F[14]~24_combout ),
	.datac(\myprocessor|execute01|F[2]~5_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxxxNx|F[10]~49_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxNxx|F[10]~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxNxx|F[10]~6 .lut_mask = 16'h8A80;
defparam \myprocessor|execute02|shifter_inst|RxxNxx|F[10]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N10
cycloneive_lcell_comb \myprocessor|execute02|R[10]~128 (
// Equation(s):
// \myprocessor|execute02|R[10]~128_combout  = (\myprocessor|execute02|R[1]~232_combout  & (((\myprocessor|execute02|shifter_inst|RxNxxx|F~9_combout  & !\myprocessor|execute01|F[3]~7_combout )))) # (!\myprocessor|execute02|R[1]~232_combout  & 
// (\myprocessor|execute02|shifter_inst|RxxNxx|F[10]~6_combout ))

	.dataa(\myprocessor|execute02|shifter_inst|RxxNxx|F[10]~6_combout ),
	.datab(\myprocessor|execute02|shifter_inst|RxNxxx|F~9_combout ),
	.datac(\myprocessor|execute02|R[1]~232_combout ),
	.datad(\myprocessor|execute01|F[3]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[10]~128_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[10]~128 .lut_mask = 16'h0ACA;
defparam \myprocessor|execute02|R[10]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N20
cycloneive_lcell_comb \myprocessor|execute02|R[10]~129 (
// Equation(s):
// \myprocessor|execute02|R[10]~129_combout  = (\myprocessor|execute02|R[16]~62_combout  & (((\myprocessor|execute02|shifter_inst|RxxNxx|F[18]~5_combout )))) # (!\myprocessor|execute02|R[16]~62_combout  & 
// (\myprocessor|execute02|shifter_inst|LxNxxx|F[10]~11_combout  & (!\myprocessor|execute01|F[4]~8_combout )))

	.dataa(\myprocessor|execute02|shifter_inst|LxNxxx|F[10]~11_combout ),
	.datab(\myprocessor|execute02|R[16]~62_combout ),
	.datac(\myprocessor|execute01|F[4]~8_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxxNxx|F[18]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[10]~129_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[10]~129 .lut_mask = 16'hCE02;
defparam \myprocessor|execute02|R[10]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N30
cycloneive_lcell_comb \myprocessor|execute02|R[10]~130 (
// Equation(s):
// \myprocessor|execute02|R[10]~130_combout  = (\myprocessor|execute02|R[10]~128_combout  & ((\myprocessor|execute02|R[10]~129_combout ) # (\myprocessor|execute02|R[16]~62_combout  $ (\myprocessor|execute02|R[1]~232_combout )))) # 
// (!\myprocessor|execute02|R[10]~128_combout  & (\myprocessor|execute02|R[10]~129_combout  & (\myprocessor|execute02|R[16]~62_combout  $ (!\myprocessor|execute02|R[1]~232_combout ))))

	.dataa(\myprocessor|execute02|R[10]~128_combout ),
	.datab(\myprocessor|execute02|R[16]~62_combout ),
	.datac(\myprocessor|execute02|R[1]~232_combout ),
	.datad(\myprocessor|execute02|R[10]~129_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[10]~130_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[10]~130 .lut_mask = 16'hEB28;
defparam \myprocessor|execute02|R[10]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N16
cycloneive_lcell_comb \myprocessor|execute02|R[10]~132 (
// Equation(s):
// \myprocessor|execute02|R[10]~132_combout  = (\myprocessor|decode1|ALUopcode[1]~2_combout  & (\myprocessor|execute02|R[10]~131_combout )) # (!\myprocessor|decode1|ALUopcode[1]~2_combout  & ((\myprocessor|execute02|R[10]~130_combout )))

	.dataa(gnd),
	.datab(\myprocessor|decode1|ALUopcode[1]~2_combout ),
	.datac(\myprocessor|execute02|R[10]~131_combout ),
	.datad(\myprocessor|execute02|R[10]~130_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[10]~132_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[10]~132 .lut_mask = 16'hF3C0;
defparam \myprocessor|execute02|R[10]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N26
cycloneive_lcell_comb \myprocessor|execute02|R[10]~133 (
// Equation(s):
// \myprocessor|execute02|R[10]~133_combout  = (\myprocessor|execute02|R[1]~68_combout  & ((\myprocessor|execute02|R[10]~132_combout ) # ((\myprocessor|decode1|ALUopcode[1]~2_combout  & \myprocessor|execute02|R[10]~244_combout )))) # 
// (!\myprocessor|execute02|R[1]~68_combout  & ((\myprocessor|decode1|ALUopcode[1]~2_combout  & (\myprocessor|execute02|R[10]~244_combout  & \myprocessor|execute02|R[10]~132_combout )) # (!\myprocessor|decode1|ALUopcode[1]~2_combout  & 
// (!\myprocessor|execute02|R[10]~244_combout ))))

	.dataa(\myprocessor|execute02|R[1]~68_combout ),
	.datab(\myprocessor|decode1|ALUopcode[1]~2_combout ),
	.datac(\myprocessor|execute02|R[10]~244_combout ),
	.datad(\myprocessor|execute02|R[10]~132_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[10]~133_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[10]~133 .lut_mask = 16'hEB81;
defparam \myprocessor|execute02|R[10]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N27
dffeas \myprocessor|decode7|regs:2:reg_array|r|bits:9:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[9]~51_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[2]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:2:reg_array|r|bits:9:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:2:reg_array|r|bits:9:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:2:reg_array|r|bits:9:r .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y35_N13
dffeas \myprocessor|decode7|regs:3:reg_array|r|bits:9:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[9]~51_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[3]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:3:reg_array|r|bits:9:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:3:reg_array|r|bits:9:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:3:reg_array|r|bits:9:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N5
dffeas \myprocessor|decode7|regs:1:reg_array|r|bits:9:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[9]~51_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[1]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:1:reg_array|r|bits:9:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:1:reg_array|r|bits:9:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:1:reg_array|r|bits:9:r .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N9
dffeas \myprocessor|decode7|regs:7:reg_array|r|bits:9:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[9]~51_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[7]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:7:reg_array|r|bits:9:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:7:reg_array|r|bits:9:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:7:reg_array|r|bits:9:r .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N23
dffeas \myprocessor|decode7|regs:4:reg_array|r|bits:9:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[9]~51_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[4]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:4:reg_array|r|bits:9:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:4:reg_array|r|bits:9:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:4:reg_array|r|bits:9:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N27
dffeas \myprocessor|decode7|regs:5:reg_array|r|bits:9:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[9]~51_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[5]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:5:reg_array|r|bits:9:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:5:reg_array|r|bits:9:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:5:reg_array|r|bits:9:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N26
cycloneive_lcell_comb \myprocessor|decode7|valB[9]~228 (
// Equation(s):
// \myprocessor|decode7|valB[9]~228_combout  = (\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|regs:4:reg_array|r|bits:9:r~q ) # ((\myprocessor|decode7|valB[21]~6_combout )))) # (!\myprocessor|decode7|valB[21]~5_combout  & 
// (((\myprocessor|decode7|regs:5:reg_array|r|bits:9:r~q  & !\myprocessor|decode7|valB[21]~6_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|regs:4:reg_array|r|bits:9:r~q ),
	.datac(\myprocessor|decode7|regs:5:reg_array|r|bits:9:r~q ),
	.datad(\myprocessor|decode7|valB[21]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[9]~228_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[9]~228 .lut_mask = 16'hAAD8;
defparam \myprocessor|decode7|valB[9]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N29
dffeas \myprocessor|decode7|regs:6:reg_array|r|bits:9:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[9]~51_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[6]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:6:reg_array|r|bits:9:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:6:reg_array|r|bits:9:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:6:reg_array|r|bits:9:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N28
cycloneive_lcell_comb \myprocessor|decode7|valB[9]~229 (
// Equation(s):
// \myprocessor|decode7|valB[9]~229_combout  = (\myprocessor|decode7|valB[9]~228_combout  & (((\myprocessor|decode7|regs:6:reg_array|r|bits:9:r~q ) # (!\myprocessor|decode7|valB[21]~6_combout )))) # (!\myprocessor|decode7|valB[9]~228_combout  & 
// (\myprocessor|decode7|regs:7:reg_array|r|bits:9:r~q  & ((\myprocessor|decode7|valB[21]~6_combout ))))

	.dataa(\myprocessor|decode7|regs:7:reg_array|r|bits:9:r~q ),
	.datab(\myprocessor|decode7|valB[9]~228_combout ),
	.datac(\myprocessor|decode7|regs:6:reg_array|r|bits:9:r~q ),
	.datad(\myprocessor|decode7|valB[21]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[9]~229_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[9]~229 .lut_mask = 16'hE2CC;
defparam \myprocessor|decode7|valB[9]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N14
cycloneive_lcell_comb \myprocessor|decode7|valB[9]~230 (
// Equation(s):
// \myprocessor|decode7|valB[9]~230_combout  = (\myprocessor|decode7|valB[21]~23_combout  & (((\myprocessor|decode7|valB[21]~26_combout )))) # (!\myprocessor|decode7|valB[21]~23_combout  & ((\myprocessor|decode7|valB[21]~26_combout  & 
// ((\myprocessor|decode7|valB[9]~229_combout ))) # (!\myprocessor|decode7|valB[21]~26_combout  & (\myprocessor|decode7|regs:1:reg_array|r|bits:9:r~q ))))

	.dataa(\myprocessor|decode7|regs:1:reg_array|r|bits:9:r~q ),
	.datab(\myprocessor|decode7|valB[21]~23_combout ),
	.datac(\myprocessor|decode7|valB[21]~26_combout ),
	.datad(\myprocessor|decode7|valB[9]~229_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[9]~230_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[9]~230 .lut_mask = 16'hF2C2;
defparam \myprocessor|decode7|valB[9]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N12
cycloneive_lcell_comb \myprocessor|decode7|valB[9]~231 (
// Equation(s):
// \myprocessor|decode7|valB[9]~231_combout  = (\myprocessor|decode7|valB[21]~656_combout  & ((\myprocessor|decode7|valB[9]~230_combout  & (\myprocessor|decode7|regs:2:reg_array|r|bits:9:r~q )) # (!\myprocessor|decode7|valB[9]~230_combout  & 
// ((\myprocessor|decode7|regs:3:reg_array|r|bits:9:r~q ))))) # (!\myprocessor|decode7|valB[21]~656_combout  & (((\myprocessor|decode7|valB[9]~230_combout ))))

	.dataa(\myprocessor|decode7|regs:2:reg_array|r|bits:9:r~q ),
	.datab(\myprocessor|decode7|valB[21]~656_combout ),
	.datac(\myprocessor|decode7|regs:3:reg_array|r|bits:9:r~q ),
	.datad(\myprocessor|decode7|valB[9]~230_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[9]~231_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[9]~231 .lut_mask = 16'hBBC0;
defparam \myprocessor|decode7|valB[9]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N23
dffeas \myprocessor|decode7|regs:29:reg_array|r|bits:9:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[9]~51_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[29]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:29:reg_array|r|bits:9:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:29:reg_array|r|bits:9:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:29:reg_array|r|bits:9:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y30_N29
dffeas \myprocessor|decode7|regs:25:reg_array|r|bits:9:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[9]~51_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[25]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:25:reg_array|r|bits:9:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:25:reg_array|r|bits:9:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:25:reg_array|r|bits:9:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y30_N31
dffeas \myprocessor|decode7|regs:17:reg_array|r|bits:9:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[9]~51_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[17]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:17:reg_array|r|bits:9:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:17:reg_array|r|bits:9:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:17:reg_array|r|bits:9:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N21
dffeas \myprocessor|decode7|regs:21:reg_array|r|bits:9:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[9]~51_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[21]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:21:reg_array|r|bits:9:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:21:reg_array|r|bits:9:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:21:reg_array|r|bits:9:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N20
cycloneive_lcell_comb \myprocessor|decode7|valB[9]~222 (
// Equation(s):
// \myprocessor|decode7|valB[9]~222_combout  = (\myprocessor|decode4|F[3]~0_combout  & (((\myprocessor|decode4|F [2])))) # (!\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode4|F [2] & ((\myprocessor|decode7|regs:21:reg_array|r|bits:9:r~q ))) # 
// (!\myprocessor|decode4|F [2] & (\myprocessor|decode7|regs:17:reg_array|r|bits:9:r~q ))))

	.dataa(\myprocessor|decode7|regs:17:reg_array|r|bits:9:r~q ),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:21:reg_array|r|bits:9:r~q ),
	.datad(\myprocessor|decode4|F [2]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[9]~222_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[9]~222 .lut_mask = 16'hFC22;
defparam \myprocessor|decode7|valB[9]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N28
cycloneive_lcell_comb \myprocessor|decode7|valB[9]~223 (
// Equation(s):
// \myprocessor|decode7|valB[9]~223_combout  = (\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|valB[9]~222_combout  & (\myprocessor|decode7|regs:29:reg_array|r|bits:9:r~q )) # (!\myprocessor|decode7|valB[9]~222_combout  & 
// ((\myprocessor|decode7|regs:25:reg_array|r|bits:9:r~q ))))) # (!\myprocessor|decode4|F[3]~0_combout  & (((\myprocessor|decode7|valB[9]~222_combout ))))

	.dataa(\myprocessor|decode7|regs:29:reg_array|r|bits:9:r~q ),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:25:reg_array|r|bits:9:r~q ),
	.datad(\myprocessor|decode7|valB[9]~222_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[9]~223_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[9]~223 .lut_mask = 16'hBBC0;
defparam \myprocessor|decode7|valB[9]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N19
dffeas \myprocessor|decode7|regs:28:reg_array|r|bits:9:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[9]~51_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [28]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:28:reg_array|r|bits:9:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:28:reg_array|r|bits:9:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:28:reg_array|r|bits:9:r .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y34_N25
dffeas \myprocessor|decode7|regs:20:reg_array|r|bits:9:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[9]~51_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[20]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:20:reg_array|r|bits:9:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:20:reg_array|r|bits:9:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:20:reg_array|r|bits:9:r .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N15
dffeas \myprocessor|decode7|regs:16:reg_array|r|bits:9:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[9]~51_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:16:reg_array|r|bits:9:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:16:reg_array|r|bits:9:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:16:reg_array|r|bits:9:r .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N29
dffeas \myprocessor|decode7|regs:24:reg_array|r|bits:9:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[9]~51_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [24]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:24:reg_array|r|bits:9:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:24:reg_array|r|bits:9:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:24:reg_array|r|bits:9:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N28
cycloneive_lcell_comb \myprocessor|decode7|valB[9]~220 (
// Equation(s):
// \myprocessor|decode7|valB[9]~220_combout  = (\myprocessor|decode4|F [2] & (((\myprocessor|decode4|F[3]~0_combout )))) # (!\myprocessor|decode4|F [2] & ((\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|regs:24:reg_array|r|bits:9:r~q ))) # 
// (!\myprocessor|decode4|F[3]~0_combout  & (\myprocessor|decode7|regs:16:reg_array|r|bits:9:r~q ))))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode7|regs:16:reg_array|r|bits:9:r~q ),
	.datac(\myprocessor|decode7|regs:24:reg_array|r|bits:9:r~q ),
	.datad(\myprocessor|decode4|F[3]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[9]~220_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[9]~220 .lut_mask = 16'hFA44;
defparam \myprocessor|decode7|valB[9]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N24
cycloneive_lcell_comb \myprocessor|decode7|valB[9]~221 (
// Equation(s):
// \myprocessor|decode7|valB[9]~221_combout  = (\myprocessor|decode4|F [2] & ((\myprocessor|decode7|valB[9]~220_combout  & (\myprocessor|decode7|regs:28:reg_array|r|bits:9:r~q )) # (!\myprocessor|decode7|valB[9]~220_combout  & 
// ((\myprocessor|decode7|regs:20:reg_array|r|bits:9:r~q ))))) # (!\myprocessor|decode4|F [2] & (((\myprocessor|decode7|valB[9]~220_combout ))))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode7|regs:28:reg_array|r|bits:9:r~q ),
	.datac(\myprocessor|decode7|regs:20:reg_array|r|bits:9:r~q ),
	.datad(\myprocessor|decode7|valB[9]~220_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[9]~221_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[9]~221 .lut_mask = 16'hDDA0;
defparam \myprocessor|decode7|valB[9]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N8
cycloneive_lcell_comb \myprocessor|decode7|valB[9]~224 (
// Equation(s):
// \myprocessor|decode7|valB[9]~224_combout  = (\myprocessor|decode7|valB[21]~6_combout  & (\myprocessor|decode7|valB[21]~5_combout )) # (!\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[21]~5_combout  & 
// ((\myprocessor|decode7|valB[9]~221_combout ))) # (!\myprocessor|decode7|valB[21]~5_combout  & (\myprocessor|decode7|valB[9]~223_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|valB[21]~5_combout ),
	.datac(\myprocessor|decode7|valB[9]~223_combout ),
	.datad(\myprocessor|decode7|valB[9]~221_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[9]~224_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[9]~224 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valB[9]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N29
dffeas \myprocessor|decode7|regs:30:reg_array|r|bits:9:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[9]~51_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:30:reg_array|r|bits:9:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:30:reg_array|r|bits:9:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:30:reg_array|r|bits:9:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y30_N1
dffeas \myprocessor|decode7|regs:22:reg_array|r|bits:9:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[9]~51_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[22]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:22:reg_array|r|bits:9:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:9:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:9:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y32_N11
dffeas \myprocessor|decode7|regs:18:reg_array|r|bits:9:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[9]~51_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[18]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:18:reg_array|r|bits:9:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:18:reg_array|r|bits:9:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:18:reg_array|r|bits:9:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N31
dffeas \myprocessor|decode7|regs:26:reg_array|r|bits:9:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[9]~51_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[26]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:26:reg_array|r|bits:9:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:26:reg_array|r|bits:9:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:26:reg_array|r|bits:9:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N30
cycloneive_lcell_comb \myprocessor|decode7|valB[9]~225 (
// Equation(s):
// \myprocessor|decode7|valB[9]~225_combout  = (\myprocessor|decode4|F[3]~0_combout  & (((\myprocessor|decode7|regs:26:reg_array|r|bits:9:r~q ) # (\myprocessor|decode4|F [2])))) # (!\myprocessor|decode4|F[3]~0_combout  & 
// (\myprocessor|decode7|regs:18:reg_array|r|bits:9:r~q  & ((!\myprocessor|decode4|F [2]))))

	.dataa(\myprocessor|decode4|F[3]~0_combout ),
	.datab(\myprocessor|decode7|regs:18:reg_array|r|bits:9:r~q ),
	.datac(\myprocessor|decode7|regs:26:reg_array|r|bits:9:r~q ),
	.datad(\myprocessor|decode4|F [2]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[9]~225_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[9]~225 .lut_mask = 16'hAAE4;
defparam \myprocessor|decode7|valB[9]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N0
cycloneive_lcell_comb \myprocessor|decode7|valB[9]~226 (
// Equation(s):
// \myprocessor|decode7|valB[9]~226_combout  = (\myprocessor|decode4|F [2] & ((\myprocessor|decode7|valB[9]~225_combout  & (\myprocessor|decode7|regs:30:reg_array|r|bits:9:r~q )) # (!\myprocessor|decode7|valB[9]~225_combout  & 
// ((\myprocessor|decode7|regs:22:reg_array|r|bits:9:r~q ))))) # (!\myprocessor|decode4|F [2] & (((\myprocessor|decode7|valB[9]~225_combout ))))

	.dataa(\myprocessor|decode7|regs:30:reg_array|r|bits:9:r~q ),
	.datab(\myprocessor|decode4|F [2]),
	.datac(\myprocessor|decode7|regs:22:reg_array|r|bits:9:r~q ),
	.datad(\myprocessor|decode7|valB[9]~225_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[9]~226_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[9]~226 .lut_mask = 16'hBBC0;
defparam \myprocessor|decode7|valB[9]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N27
dffeas \myprocessor|decode7|regs:31:reg_array|r|bits:9:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[9]~51_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:31:reg_array|r|bits:9:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:31:reg_array|r|bits:9:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:31:reg_array|r|bits:9:r .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N1
dffeas \myprocessor|decode7|regs:27:reg_array|r|bits:9:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[9]~51_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[27]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:27:reg_array|r|bits:9:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:27:reg_array|r|bits:9:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:27:reg_array|r|bits:9:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y34_N31
dffeas \myprocessor|decode7|regs:19:reg_array|r|bits:9:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[9]~51_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[19]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:19:reg_array|r|bits:9:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:19:reg_array|r|bits:9:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:19:reg_array|r|bits:9:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y34_N13
dffeas \myprocessor|decode7|regs:23:reg_array|r|bits:9:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[9]~51_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[23]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:23:reg_array|r|bits:9:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:23:reg_array|r|bits:9:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:23:reg_array|r|bits:9:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N12
cycloneive_lcell_comb \myprocessor|decode7|valB[9]~218 (
// Equation(s):
// \myprocessor|decode7|valB[9]~218_combout  = (\myprocessor|decode4|F[3]~0_combout  & (((\myprocessor|decode4|F [2])))) # (!\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode4|F [2] & ((\myprocessor|decode7|regs:23:reg_array|r|bits:9:r~q ))) # 
// (!\myprocessor|decode4|F [2] & (\myprocessor|decode7|regs:19:reg_array|r|bits:9:r~q ))))

	.dataa(\myprocessor|decode7|regs:19:reg_array|r|bits:9:r~q ),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:23:reg_array|r|bits:9:r~q ),
	.datad(\myprocessor|decode4|F [2]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[9]~218_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[9]~218 .lut_mask = 16'hFC22;
defparam \myprocessor|decode7|valB[9]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N0
cycloneive_lcell_comb \myprocessor|decode7|valB[9]~219 (
// Equation(s):
// \myprocessor|decode7|valB[9]~219_combout  = (\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|valB[9]~218_combout  & (\myprocessor|decode7|regs:31:reg_array|r|bits:9:r~q )) # (!\myprocessor|decode7|valB[9]~218_combout  & 
// ((\myprocessor|decode7|regs:27:reg_array|r|bits:9:r~q ))))) # (!\myprocessor|decode4|F[3]~0_combout  & (((\myprocessor|decode7|valB[9]~218_combout ))))

	.dataa(\myprocessor|decode7|regs:31:reg_array|r|bits:9:r~q ),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:27:reg_array|r|bits:9:r~q ),
	.datad(\myprocessor|decode7|valB[9]~218_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[9]~219_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[9]~219 .lut_mask = 16'hBBC0;
defparam \myprocessor|decode7|valB[9]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N18
cycloneive_lcell_comb \myprocessor|decode7|valB[9]~227 (
// Equation(s):
// \myprocessor|decode7|valB[9]~227_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[9]~224_combout  & (\myprocessor|decode7|valB[9]~226_combout )) # (!\myprocessor|decode7|valB[9]~224_combout  & 
// ((\myprocessor|decode7|valB[9]~219_combout ))))) # (!\myprocessor|decode7|valB[21]~6_combout  & (\myprocessor|decode7|valB[9]~224_combout ))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|valB[9]~224_combout ),
	.datac(\myprocessor|decode7|valB[9]~226_combout ),
	.datad(\myprocessor|decode7|valB[9]~219_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[9]~227_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[9]~227 .lut_mask = 16'hE6C4;
defparam \myprocessor|decode7|valB[9]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N22
cycloneive_lcell_comb \myprocessor|decode7|valB[9]~232 (
// Equation(s):
// \myprocessor|decode7|valB[9]~232_combout  = (\myprocessor|decode7|valB[21]~9_combout  & (((\myprocessor|decode7|valB[21]~20_combout )))) # (!\myprocessor|decode7|valB[21]~9_combout  & ((\myprocessor|decode7|valB[21]~20_combout  & 
// ((\myprocessor|decode7|valB[9]~227_combout ))) # (!\myprocessor|decode7|valB[21]~20_combout  & (\myprocessor|decode7|valB[9]~231_combout ))))

	.dataa(\myprocessor|decode7|valB[9]~231_combout ),
	.datab(\myprocessor|decode7|valB[9]~227_combout ),
	.datac(\myprocessor|decode7|valB[21]~9_combout ),
	.datad(\myprocessor|decode7|valB[21]~20_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[9]~232_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[9]~232 .lut_mask = 16'hFC0A;
defparam \myprocessor|decode7|valB[9]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N25
dffeas \myprocessor|decode7|regs:8:reg_array|r|bits:9:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[9]~51_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[8]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:8:reg_array|r|bits:9:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:8:reg_array|r|bits:9:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:8:reg_array|r|bits:9:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N9
dffeas \myprocessor|decode7|regs:9:reg_array|r|bits:9:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[9]~51_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[9]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:9:reg_array|r|bits:9:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:9:reg_array|r|bits:9:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:9:reg_array|r|bits:9:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N8
cycloneive_lcell_comb \myprocessor|decode7|valB[9]~216 (
// Equation(s):
// \myprocessor|decode7|valB[9]~216_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|regs:11:reg_array|r|bits:9:r~q ) # ((\myprocessor|decode7|valB[21]~5_combout )))) # (!\myprocessor|decode7|valB[21]~6_combout  & 
// (((\myprocessor|decode7|regs:9:reg_array|r|bits:9:r~q  & !\myprocessor|decode7|valB[21]~5_combout ))))

	.dataa(\myprocessor|decode7|regs:11:reg_array|r|bits:9:r~q ),
	.datab(\myprocessor|decode7|valB[21]~6_combout ),
	.datac(\myprocessor|decode7|regs:9:reg_array|r|bits:9:r~q ),
	.datad(\myprocessor|decode7|valB[21]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[9]~216_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[9]~216 .lut_mask = 16'hCCB8;
defparam \myprocessor|decode7|valB[9]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N15
dffeas \myprocessor|decode7|regs:10:reg_array|r|bits:9:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[9]~51_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[10]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:10:reg_array|r|bits:9:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:10:reg_array|r|bits:9:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:10:reg_array|r|bits:9:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N28
cycloneive_lcell_comb \myprocessor|decode7|valB[9]~217 (
// Equation(s):
// \myprocessor|decode7|valB[9]~217_combout  = (\myprocessor|decode7|valB[9]~216_combout  & (((\myprocessor|decode7|regs:10:reg_array|r|bits:9:r~q ) # (!\myprocessor|decode7|valB[21]~5_combout )))) # (!\myprocessor|decode7|valB[9]~216_combout  & 
// (\myprocessor|decode7|regs:8:reg_array|r|bits:9:r~q  & ((\myprocessor|decode7|valB[21]~5_combout ))))

	.dataa(\myprocessor|decode7|regs:8:reg_array|r|bits:9:r~q ),
	.datab(\myprocessor|decode7|valB[9]~216_combout ),
	.datac(\myprocessor|decode7|regs:10:reg_array|r|bits:9:r~q ),
	.datad(\myprocessor|decode7|valB[21]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[9]~217_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[9]~217 .lut_mask = 16'hE2CC;
defparam \myprocessor|decode7|valB[9]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N31
dffeas \myprocessor|decode7|regs:15:reg_array|r|bits:9:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|writeback1|F[9]~51_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|decode7|inEnable[15]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:15:reg_array|r|bits:9:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:9:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:9:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y39_N5
dffeas \myprocessor|decode7|regs:14:reg_array|r|bits:9:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[9]~51_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[14]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:14:reg_array|r|bits:9:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:14:reg_array|r|bits:9:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:14:reg_array|r|bits:9:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y37_N9
dffeas \myprocessor|decode7|regs:13:reg_array|r|bits:9:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[9]~51_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[13]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:13:reg_array|r|bits:9:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:13:reg_array|r|bits:9:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:13:reg_array|r|bits:9:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y37_N11
dffeas \myprocessor|decode7|regs:12:reg_array|r|bits:9:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[9]~51_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[12]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:12:reg_array|r|bits:9:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:12:reg_array|r|bits:9:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:12:reg_array|r|bits:9:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N4
cycloneive_lcell_comb \myprocessor|decode7|valB[9]~233 (
// Equation(s):
// \myprocessor|decode7|valB[9]~233_combout  = (\myprocessor|decode7|valB[21]~6_combout  & (((\myprocessor|decode7|valB[21]~5_combout )))) # (!\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[21]~5_combout  & 
// ((\myprocessor|decode7|regs:12:reg_array|r|bits:9:r~q ))) # (!\myprocessor|decode7|valB[21]~5_combout  & (\myprocessor|decode7|regs:13:reg_array|r|bits:9:r~q ))))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|regs:13:reg_array|r|bits:9:r~q ),
	.datac(\myprocessor|decode7|valB[21]~5_combout ),
	.datad(\myprocessor|decode7|regs:12:reg_array|r|bits:9:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[9]~233_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[9]~233 .lut_mask = 16'hF4A4;
defparam \myprocessor|decode7|valB[9]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N4
cycloneive_lcell_comb \myprocessor|decode7|valB[9]~234 (
// Equation(s):
// \myprocessor|decode7|valB[9]~234_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[9]~233_combout  & ((\myprocessor|decode7|regs:14:reg_array|r|bits:9:r~q ))) # (!\myprocessor|decode7|valB[9]~233_combout  & 
// (\myprocessor|decode7|regs:15:reg_array|r|bits:9:r~q )))) # (!\myprocessor|decode7|valB[21]~6_combout  & (((\myprocessor|decode7|valB[9]~233_combout ))))

	.dataa(\myprocessor|decode7|regs:15:reg_array|r|bits:9:r~q ),
	.datab(\myprocessor|decode7|valB[21]~6_combout ),
	.datac(\myprocessor|decode7|regs:14:reg_array|r|bits:9:r~q ),
	.datad(\myprocessor|decode7|valB[9]~233_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[9]~234_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[9]~234 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valB[9]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N8
cycloneive_lcell_comb \myprocessor|decode7|valB[9]~235 (
// Equation(s):
// \myprocessor|decode7|valB[9]~235_combout  = (\myprocessor|decode7|valB[9]~232_combout  & (((\myprocessor|decode7|valB[9]~234_combout ) # (!\myprocessor|decode7|valB[21]~9_combout )))) # (!\myprocessor|decode7|valB[9]~232_combout  & 
// (\myprocessor|decode7|valB[9]~217_combout  & ((\myprocessor|decode7|valB[21]~9_combout ))))

	.dataa(\myprocessor|decode7|valB[9]~232_combout ),
	.datab(\myprocessor|decode7|valB[9]~217_combout ),
	.datac(\myprocessor|decode7|valB[9]~234_combout ),
	.datad(\myprocessor|decode7|valB[21]~9_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[9]~235_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[9]~235 .lut_mask = 16'hE4AA;
defparam \myprocessor|decode7|valB[9]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y39_N0
cycloneive_ram_block \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\myprocessor|decode1|Equal10~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\myprocessor|decode7|valB[9]~235_combout ,\myprocessor|decode7|valB[8]~255_combout }),
	.portaaddr({\myprocessor|execute02|R[11]~138_combout ,\myprocessor|execute02|R[10]~133_combout ,\myprocessor|execute02|R[9]~127_combout ,\myprocessor|execute02|R[8]~121_combout ,\myprocessor|execute02|R[7]~94_combout ,\myprocessor|execute02|R[6]~61_combout ,
\myprocessor|execute02|R[5]~54_combout ,\myprocessor|execute02|R[4]~87_combout ,\myprocessor|execute02|R[3]~82_combout ,\myprocessor|execute02|R[2]~77_combout ,\myprocessor|execute02|R[1]~100_combout ,\myprocessor|execute02|R[0]~70_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a8 .init_file = "test-fibonacci-dmem.hex";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ALTSYNCRAM";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 2;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 2;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N30
cycloneive_lcell_comb \myprocessor|writeback1|F[9]~51 (
// Equation(s):
// \myprocessor|writeback1|F[9]~51_combout  = (\myprocessor|decode1|Equal7~0_combout  & ((\myprocessor|memory1|altsyncram_component|auto_generated|q_a [9]))) # (!\myprocessor|decode1|Equal7~0_combout  & (\myprocessor|writeback1|F[9]~50_combout ))

	.dataa(\myprocessor|writeback1|F[9]~50_combout ),
	.datab(\myprocessor|decode1|Equal7~0_combout ),
	.datac(gnd),
	.datad(\myprocessor|memory1|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[9]~51_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[9]~51 .lut_mask = 16'hEE22;
defparam \myprocessor|writeback1|F[9]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N2
cycloneive_lcell_comb \myprocessor|decode7|regs:11:reg_array|r|bits:9:r~feeder (
// Equation(s):
// \myprocessor|decode7|regs:11:reg_array|r|bits:9:r~feeder_combout  = \myprocessor|writeback1|F[9]~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|writeback1|F[9]~51_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|decode7|regs:11:reg_array|r|bits:9:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:9:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:9:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N3
dffeas \myprocessor|decode7|regs:11:reg_array|r|bits:9:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|decode7|regs:11:reg_array|r|bits:9:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|decode7|inEnable[11]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:11:reg_array|r|bits:9:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:9:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:9:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N24
cycloneive_lcell_comb \myprocessor|decode7|valA[9]~237 (
// Equation(s):
// \myprocessor|decode7|valA[9]~237_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|regs:9:reg_array|r|bits:9:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|decode7|regs:8:reg_array|r|bits:9:r~q ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|regs:8:reg_array|r|bits:9:r~q ),
	.datad(\myprocessor|decode7|regs:9:reg_array|r|bits:9:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[9]~237_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[9]~237 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[9]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N14
cycloneive_lcell_comb \myprocessor|decode7|valA[9]~238 (
// Equation(s):
// \myprocessor|decode7|valA[9]~238_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|valA[9]~237_combout  & (\myprocessor|decode7|regs:11:reg_array|r|bits:9:r~q )) # 
// (!\myprocessor|decode7|valA[9]~237_combout  & ((\myprocessor|decode7|regs:10:reg_array|r|bits:9:r~q ))))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|decode7|valA[9]~237_combout ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|decode7|regs:11:reg_array|r|bits:9:r~q ),
	.datac(\myprocessor|decode7|regs:10:reg_array|r|bits:9:r~q ),
	.datad(\myprocessor|decode7|valA[9]~237_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[9]~238_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[9]~238 .lut_mask = 16'hDDA0;
defparam \myprocessor|decode7|valA[9]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N10
cycloneive_lcell_comb \myprocessor|decode7|valA[9]~254 (
// Equation(s):
// \myprocessor|decode7|valA[9]~254_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]) # ((\myprocessor|decode7|regs:14:reg_array|r|bits:9:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|decode7|regs:12:reg_array|r|bits:9:r~q )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|regs:12:reg_array|r|bits:9:r~q ),
	.datad(\myprocessor|decode7|regs:14:reg_array|r|bits:9:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[9]~254_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[9]~254 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valA[9]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N8
cycloneive_lcell_comb \myprocessor|decode7|valA[9]~255 (
// Equation(s):
// \myprocessor|decode7|valA[9]~255_combout  = (\myprocessor|decode7|valA[9]~254_combout  & ((\myprocessor|decode7|regs:15:reg_array|r|bits:9:r~q ) # ((!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\myprocessor|decode7|valA[9]~254_combout  & (((\myprocessor|decode7|regs:13:reg_array|r|bits:9:r~q  & \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\myprocessor|decode7|valA[9]~254_combout ),
	.datab(\myprocessor|decode7|regs:15:reg_array|r|bits:9:r~q ),
	.datac(\myprocessor|decode7|regs:13:reg_array|r|bits:9:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[9]~255_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[9]~255 .lut_mask = 16'hD8AA;
defparam \myprocessor|decode7|valA[9]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N22
cycloneive_lcell_comb \myprocessor|decode7|valA[9]~249 (
// Equation(s):
// \myprocessor|decode7|valA[9]~249_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|regs:6:reg_array|r|bits:9:r~q ) # ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|decode7|regs:4:reg_array|r|bits:9:r~q  & !\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\myprocessor|decode7|regs:6:reg_array|r|bits:9:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|decode7|regs:4:reg_array|r|bits:9:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[9]~249_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[9]~249 .lut_mask = 16'hCCB8;
defparam \myprocessor|decode7|valA[9]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N8
cycloneive_lcell_comb \myprocessor|decode7|valA[9]~250 (
// Equation(s):
// \myprocessor|decode7|valA[9]~250_combout  = (\myprocessor|decode7|valA[9]~249_combout  & (((\myprocessor|decode7|regs:7:reg_array|r|bits:9:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]))) # 
// (!\myprocessor|decode7|valA[9]~249_combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|regs:5:reg_array|r|bits:9:r~q ))))

	.dataa(\myprocessor|decode7|valA[9]~249_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|regs:7:reg_array|r|bits:9:r~q ),
	.datad(\myprocessor|decode7|regs:5:reg_array|r|bits:9:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[9]~250_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[9]~250 .lut_mask = 16'hE6A2;
defparam \myprocessor|decode7|valA[9]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N4
cycloneive_lcell_comb \myprocessor|decode7|valA[9]~251 (
// Equation(s):
// \myprocessor|decode7|valA[9]~251_combout  = (\myprocessor|decode7|valA[12]~18_combout  & ((\myprocessor|decode7|valA[12]~19_combout  & ((\myprocessor|decode7|valA[9]~250_combout ))) # (!\myprocessor|decode7|valA[12]~19_combout  & 
// (\myprocessor|decode7|regs:1:reg_array|r|bits:9:r~q )))) # (!\myprocessor|decode7|valA[12]~18_combout  & (\myprocessor|decode7|valA[12]~19_combout ))

	.dataa(\myprocessor|decode7|valA[12]~18_combout ),
	.datab(\myprocessor|decode7|valA[12]~19_combout ),
	.datac(\myprocessor|decode7|regs:1:reg_array|r|bits:9:r~q ),
	.datad(\myprocessor|decode7|valA[9]~250_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[9]~251_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[9]~251 .lut_mask = 16'hEC64;
defparam \myprocessor|decode7|valA[9]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N26
cycloneive_lcell_comb \myprocessor|decode7|valA[9]~252 (
// Equation(s):
// \myprocessor|decode7|valA[9]~252_combout  = (\myprocessor|decode7|valA[12]~15_combout  & ((\myprocessor|decode7|valA[9]~251_combout  & ((\myprocessor|decode7|regs:3:reg_array|r|bits:9:r~q ))) # (!\myprocessor|decode7|valA[9]~251_combout  & 
// (\myprocessor|decode7|regs:2:reg_array|r|bits:9:r~q )))) # (!\myprocessor|decode7|valA[12]~15_combout  & (\myprocessor|decode7|valA[9]~251_combout ))

	.dataa(\myprocessor|decode7|valA[12]~15_combout ),
	.datab(\myprocessor|decode7|valA[9]~251_combout ),
	.datac(\myprocessor|decode7|regs:2:reg_array|r|bits:9:r~q ),
	.datad(\myprocessor|decode7|regs:3:reg_array|r|bits:9:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[9]~252_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[9]~252 .lut_mask = 16'hEC64;
defparam \myprocessor|decode7|valA[9]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N14
cycloneive_lcell_comb \myprocessor|decode7|valA[9]~243 (
// Equation(s):
// \myprocessor|decode7|valA[9]~243_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:24:reg_array|r|bits:9:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:16:reg_array|r|bits:9:r~q ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:16:reg_array|r|bits:9:r~q ),
	.datad(\myprocessor|decode7|regs:24:reg_array|r|bits:9:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[9]~243_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[9]~243 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[9]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N18
cycloneive_lcell_comb \myprocessor|decode7|valA[9]~244 (
// Equation(s):
// \myprocessor|decode7|valA[9]~244_combout  = (\myprocessor|decode7|valA[9]~243_combout  & (((\myprocessor|decode7|regs:28:reg_array|r|bits:9:r~q ) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19])))) # 
// (!\myprocessor|decode7|valA[9]~243_combout  & (\myprocessor|decode7|regs:20:reg_array|r|bits:9:r~q  & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\myprocessor|decode7|valA[9]~243_combout ),
	.datab(\myprocessor|decode7|regs:20:reg_array|r|bits:9:r~q ),
	.datac(\myprocessor|decode7|regs:28:reg_array|r|bits:9:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[9]~244_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[9]~244 .lut_mask = 16'hE4AA;
defparam \myprocessor|decode7|valA[9]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N10
cycloneive_lcell_comb \myprocessor|decode7|valA[9]~241 (
// Equation(s):
// \myprocessor|decode7|valA[9]~241_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|regs:22:reg_array|r|bits:9:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|decode7|regs:18:reg_array|r|bits:9:r~q ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|decode7|regs:18:reg_array|r|bits:9:r~q ),
	.datad(\myprocessor|decode7|regs:22:reg_array|r|bits:9:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[9]~241_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[9]~241 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[9]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N28
cycloneive_lcell_comb \myprocessor|decode7|valA[9]~242 (
// Equation(s):
// \myprocessor|decode7|valA[9]~242_combout  = (\myprocessor|decode7|valA[9]~241_combout  & (((\myprocessor|decode7|regs:30:reg_array|r|bits:9:r~q ) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])))) # 
// (!\myprocessor|decode7|valA[9]~241_combout  & (\myprocessor|decode7|regs:26:reg_array|r|bits:9:r~q  & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\myprocessor|decode7|valA[9]~241_combout ),
	.datab(\myprocessor|decode7|regs:26:reg_array|r|bits:9:r~q ),
	.datac(\myprocessor|decode7|regs:30:reg_array|r|bits:9:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[9]~242_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[9]~242 .lut_mask = 16'hE4AA;
defparam \myprocessor|decode7|valA[9]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N6
cycloneive_lcell_comb \myprocessor|decode7|valA[9]~245 (
// Equation(s):
// \myprocessor|decode7|valA[9]~245_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]) # (\myprocessor|decode7|valA[9]~242_combout )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|decode7|valA[9]~244_combout  & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\myprocessor|decode7|valA[9]~244_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datad(\myprocessor|decode7|valA[9]~242_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[9]~245_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[9]~245 .lut_mask = 16'hCEC2;
defparam \myprocessor|decode7|valA[9]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N30
cycloneive_lcell_comb \myprocessor|decode7|valA[9]~246 (
// Equation(s):
// \myprocessor|decode7|valA[9]~246_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]) # ((\myprocessor|decode7|regs:23:reg_array|r|bits:9:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:19:reg_array|r|bits:9:r~q )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:19:reg_array|r|bits:9:r~q ),
	.datad(\myprocessor|decode7|regs:23:reg_array|r|bits:9:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[9]~246_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[9]~246 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valA[9]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N26
cycloneive_lcell_comb \myprocessor|decode7|valA[9]~247 (
// Equation(s):
// \myprocessor|decode7|valA[9]~247_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|valA[9]~246_combout  & ((\myprocessor|decode7|regs:31:reg_array|r|bits:9:r~q ))) # 
// (!\myprocessor|decode7|valA[9]~246_combout  & (\myprocessor|decode7|regs:27:reg_array|r|bits:9:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|decode7|valA[9]~246_combout ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|decode7|regs:27:reg_array|r|bits:9:r~q ),
	.datac(\myprocessor|decode7|regs:31:reg_array|r|bits:9:r~q ),
	.datad(\myprocessor|decode7|valA[9]~246_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[9]~247_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[9]~247 .lut_mask = 16'hF588;
defparam \myprocessor|decode7|valA[9]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N30
cycloneive_lcell_comb \myprocessor|decode7|valA[9]~239 (
// Equation(s):
// \myprocessor|decode7|valA[9]~239_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:25:reg_array|r|bits:9:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:17:reg_array|r|bits:9:r~q ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:17:reg_array|r|bits:9:r~q ),
	.datad(\myprocessor|decode7|regs:25:reg_array|r|bits:9:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[9]~239_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[9]~239 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[9]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N22
cycloneive_lcell_comb \myprocessor|decode7|valA[9]~240 (
// Equation(s):
// \myprocessor|decode7|valA[9]~240_combout  = (\myprocessor|decode7|valA[9]~239_combout  & (((\myprocessor|decode7|regs:29:reg_array|r|bits:9:r~q ) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19])))) # 
// (!\myprocessor|decode7|valA[9]~239_combout  & (\myprocessor|decode7|regs:21:reg_array|r|bits:9:r~q  & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\myprocessor|decode7|regs:21:reg_array|r|bits:9:r~q ),
	.datab(\myprocessor|decode7|valA[9]~239_combout ),
	.datac(\myprocessor|decode7|regs:29:reg_array|r|bits:9:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[9]~240_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[9]~240 .lut_mask = 16'hE2CC;
defparam \myprocessor|decode7|valA[9]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N8
cycloneive_lcell_comb \myprocessor|decode7|valA[9]~248 (
// Equation(s):
// \myprocessor|decode7|valA[9]~248_combout  = (\myprocessor|decode7|valA[9]~245_combout  & ((\myprocessor|decode7|valA[9]~247_combout ) # ((!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17])))) # (!\myprocessor|decode7|valA[9]~245_combout  & 
// (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & \myprocessor|decode7|valA[9]~240_combout ))))

	.dataa(\myprocessor|decode7|valA[9]~245_combout ),
	.datab(\myprocessor|decode7|valA[9]~247_combout ),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datad(\myprocessor|decode7|valA[9]~240_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[9]~248_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[9]~248 .lut_mask = 16'hDA8A;
defparam \myprocessor|decode7|valA[9]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N10
cycloneive_lcell_comb \myprocessor|decode7|valA[9]~253 (
// Equation(s):
// \myprocessor|decode7|valA[9]~253_combout  = (\myprocessor|decode7|valA[12]~11_combout  & (((\myprocessor|decode7|valA[12]~14_combout ) # (\myprocessor|decode7|valA[9]~248_combout )))) # (!\myprocessor|decode7|valA[12]~11_combout  & 
// (\myprocessor|decode7|valA[9]~252_combout  & (!\myprocessor|decode7|valA[12]~14_combout )))

	.dataa(\myprocessor|decode7|valA[12]~11_combout ),
	.datab(\myprocessor|decode7|valA[9]~252_combout ),
	.datac(\myprocessor|decode7|valA[12]~14_combout ),
	.datad(\myprocessor|decode7|valA[9]~248_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[9]~253_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[9]~253 .lut_mask = 16'hAEA4;
defparam \myprocessor|decode7|valA[9]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N14
cycloneive_lcell_comb \myprocessor|decode7|valA[9]~256 (
// Equation(s):
// \myprocessor|decode7|valA[9]~256_combout  = (\myprocessor|decode7|valA[12]~14_combout  & ((\myprocessor|decode7|valA[9]~253_combout  & ((\myprocessor|decode7|valA[9]~255_combout ))) # (!\myprocessor|decode7|valA[9]~253_combout  & 
// (\myprocessor|decode7|valA[9]~238_combout )))) # (!\myprocessor|decode7|valA[12]~14_combout  & (((\myprocessor|decode7|valA[9]~253_combout ))))

	.dataa(\myprocessor|decode7|valA[9]~238_combout ),
	.datab(\myprocessor|decode7|valA[9]~255_combout ),
	.datac(\myprocessor|decode7|valA[12]~14_combout ),
	.datad(\myprocessor|decode7|valA[9]~253_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[9]~256_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[9]~256 .lut_mask = 16'hCFA0;
defparam \myprocessor|decode7|valA[9]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N2
cycloneive_lcell_comb \myprocessor|execute01|F[9]~11 (
// Equation(s):
// \myprocessor|execute01|F[9]~11_combout  = (\myprocessor|decode1|immed_notRT~combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [9])) # (!\myprocessor|decode1|immed_notRT~combout  & ((\myprocessor|decode7|valB[9]~235_combout )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [9]),
	.datab(\myprocessor|decode7|valB[9]~235_combout ),
	.datac(\myprocessor|decode1|immed_notRT~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|execute01|F[9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute01|F[9]~11 .lut_mask = 16'hACAC;
defparam \myprocessor|execute01|F[9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N6
cycloneive_lcell_comb \myprocessor|execute02|R[9]~241 (
// Equation(s):
// \myprocessor|execute02|R[9]~241_combout  = \myprocessor|execute02|adder_inst|lower|carry[9]~9_combout  $ (\myprocessor|execute01|F[9]~11_combout  $ (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31]) # 
// (!\myprocessor|decode1|ALUopcode[0]~0_combout ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31]),
	.datab(\myprocessor|execute02|adder_inst|lower|carry[9]~9_combout ),
	.datac(\myprocessor|decode1|ALUopcode[0]~0_combout ),
	.datad(\myprocessor|execute01|F[9]~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[9]~241_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[9]~241 .lut_mask = 16'h9C63;
defparam \myprocessor|execute02|R[9]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N0
cycloneive_lcell_comb \myprocessor|execute02|R[9]~242 (
// Equation(s):
// \myprocessor|execute02|R[9]~242_combout  = (\myprocessor|decode7|valA[9]~256_combout  & (\myprocessor|decode7|valA[12]~0_combout  $ (((!\myprocessor|decode1|ALUopcode[1]~2_combout  & \myprocessor|execute02|R[9]~241_combout ))))) # 
// (!\myprocessor|decode7|valA[9]~256_combout  & (((!\myprocessor|decode1|ALUopcode[1]~2_combout  & \myprocessor|execute02|R[9]~241_combout ))))

	.dataa(\myprocessor|decode7|valA[9]~256_combout ),
	.datab(\myprocessor|decode7|valA[12]~0_combout ),
	.datac(\myprocessor|decode1|ALUopcode[1]~2_combout ),
	.datad(\myprocessor|execute02|R[9]~241_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[9]~242_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[9]~242 .lut_mask = 16'h8788;
defparam \myprocessor|execute02|R[9]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N12
cycloneive_lcell_comb \myprocessor|execute02|R[9]~125 (
// Equation(s):
// \myprocessor|execute02|R[9]~125_combout  = (\myprocessor|decode1|immed_notRT~combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [9])) # (!\myprocessor|decode1|immed_notRT~combout  & ((\myprocessor|decode7|valB[9]~235_combout )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [9]),
	.datab(\myprocessor|decode7|valB[9]~235_combout ),
	.datac(\myprocessor|decode1|immed_notRT~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[9]~125_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[9]~125 .lut_mask = 16'hACAC;
defparam \myprocessor|execute02|R[9]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N22
cycloneive_lcell_comb \myprocessor|execute02|R[9]~123 (
// Equation(s):
// \myprocessor|execute02|R[9]~123_combout  = (\myprocessor|execute02|R[1]~232_combout  & (((\myprocessor|execute02|shifter_inst|RxxNxx|F[17]~14_combout )))) # (!\myprocessor|execute02|R[1]~232_combout  & (!\myprocessor|execute01|F[4]~8_combout  & 
// ((\myprocessor|execute02|shifter_inst|LxNxxx|F[9]~10_combout ))))

	.dataa(\myprocessor|execute01|F[4]~8_combout ),
	.datab(\myprocessor|execute02|shifter_inst|RxxNxx|F[17]~14_combout ),
	.datac(\myprocessor|execute02|R[1]~232_combout ),
	.datad(\myprocessor|execute02|shifter_inst|LxNxxx|F[9]~10_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[9]~123_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[9]~123 .lut_mask = 16'hC5C0;
defparam \myprocessor|execute02|R[9]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N20
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxxNx|F[12]~7 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxxNx|F[12]~7_combout  = (\myprocessor|execute01|F[1]~4_combout  & ((\myprocessor|decode7|valA[15]~382_combout ))) # (!\myprocessor|execute01|F[1]~4_combout  & (\myprocessor|decode7|valA[13]~340_combout ))

	.dataa(\myprocessor|decode7|valA[13]~340_combout ),
	.datab(gnd),
	.datac(\myprocessor|decode7|valA[15]~382_combout ),
	.datad(\myprocessor|execute01|F[1]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxxNx|F[12]~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[12]~7 .lut_mask = 16'hF0AA;
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[12]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N4
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxxNx|F[13]~8 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxxNx|F[13]~8_combout  = (\myprocessor|execute01|F[0]~1_combout  & ((\myprocessor|execute02|shifter_inst|RxxxNx|F[14]~6_combout ))) # (!\myprocessor|execute01|F[0]~1_combout  & 
// (\myprocessor|execute02|shifter_inst|RxxxNx|F[12]~7_combout ))

	.dataa(\myprocessor|execute02|shifter_inst|RxxxNx|F[12]~7_combout ),
	.datab(\myprocessor|execute02|shifter_inst|RxxxNx|F[14]~6_combout ),
	.datac(\myprocessor|execute01|F[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxxNx|F[13]~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[13]~8 .lut_mask = 16'hCACA;
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[13]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N2
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxxNx|F[8]~1 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxxNx|F[8]~1_combout  = (\myprocessor|execute01|F[1]~4_combout  & ((\myprocessor|decode7|valA[11]~298_combout ))) # (!\myprocessor|execute01|F[1]~4_combout  & (\myprocessor|decode7|valA[9]~256_combout ))

	.dataa(gnd),
	.datab(\myprocessor|decode7|valA[9]~256_combout ),
	.datac(\myprocessor|decode7|valA[11]~298_combout ),
	.datad(\myprocessor|execute01|F[1]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxxNx|F[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[8]~1 .lut_mask = 16'hF0CC;
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N0
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxxNx|F[9]~58 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxxNx|F[9]~58_combout  = (\myprocessor|execute01|F[0]~1_combout  & ((\myprocessor|execute02|shifter_inst|RxxxNx|F[10]~0_combout ))) # (!\myprocessor|execute01|F[0]~1_combout  & 
// (\myprocessor|execute02|shifter_inst|RxxxNx|F[8]~1_combout ))

	.dataa(gnd),
	.datab(\myprocessor|execute02|shifter_inst|RxxxNx|F[8]~1_combout ),
	.datac(\myprocessor|execute01|F[0]~1_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxxxNx|F[10]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxxNx|F[9]~58_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[9]~58 .lut_mask = 16'hFC0C;
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[9]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N2
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxNxx|F[9]~13 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxNxx|F[9]~13_combout  = (\myprocessor|decode7|valA[12]~0_combout  & ((\myprocessor|execute01|F[2]~5_combout  & (\myprocessor|execute02|shifter_inst|RxxxNx|F[13]~8_combout )) # (!\myprocessor|execute01|F[2]~5_combout  
// & ((\myprocessor|execute02|shifter_inst|RxxxNx|F[9]~58_combout )))))

	.dataa(\myprocessor|decode7|valA[12]~0_combout ),
	.datab(\myprocessor|execute02|shifter_inst|RxxxNx|F[13]~8_combout ),
	.datac(\myprocessor|execute02|shifter_inst|RxxxNx|F[9]~58_combout ),
	.datad(\myprocessor|execute01|F[2]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxNxx|F[9]~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxNxx|F[9]~13 .lut_mask = 16'h88A0;
defparam \myprocessor|execute02|shifter_inst|RxxNxx|F[9]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N28
cycloneive_lcell_comb \myprocessor|execute02|R[9]~122 (
// Equation(s):
// \myprocessor|execute02|R[9]~122_combout  = (\myprocessor|execute02|R[16]~62_combout  & (\myprocessor|execute02|shifter_inst|RxxNxx|F[9]~13_combout )) # (!\myprocessor|execute02|R[16]~62_combout  & (((\myprocessor|execute02|shifter_inst|RxNxxx|F~17_combout 
//  & !\myprocessor|execute01|F[3]~7_combout ))))

	.dataa(\myprocessor|execute02|shifter_inst|RxxNxx|F[9]~13_combout ),
	.datab(\myprocessor|execute02|R[16]~62_combout ),
	.datac(\myprocessor|execute02|shifter_inst|RxNxxx|F~17_combout ),
	.datad(\myprocessor|execute01|F[3]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[9]~122_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[9]~122 .lut_mask = 16'h88B8;
defparam \myprocessor|execute02|R[9]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N16
cycloneive_lcell_comb \myprocessor|execute02|R[9]~124 (
// Equation(s):
// \myprocessor|execute02|R[9]~124_combout  = (\myprocessor|execute02|R[9]~123_combout  & ((\myprocessor|execute02|R[9]~122_combout ) # (\myprocessor|execute02|R[16]~62_combout  $ (!\myprocessor|execute02|R[1]~232_combout )))) # 
// (!\myprocessor|execute02|R[9]~123_combout  & (\myprocessor|execute02|R[9]~122_combout  & (\myprocessor|execute02|R[16]~62_combout  $ (\myprocessor|execute02|R[1]~232_combout ))))

	.dataa(\myprocessor|execute02|R[9]~123_combout ),
	.datab(\myprocessor|execute02|R[16]~62_combout ),
	.datac(\myprocessor|execute02|R[1]~232_combout ),
	.datad(\myprocessor|execute02|R[9]~122_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[9]~124_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[9]~124 .lut_mask = 16'hBE82;
defparam \myprocessor|execute02|R[9]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N24
cycloneive_lcell_comb \myprocessor|execute02|R[9]~126 (
// Equation(s):
// \myprocessor|execute02|R[9]~126_combout  = (\myprocessor|decode1|ALUopcode[1]~2_combout  & (\myprocessor|execute02|R[9]~125_combout )) # (!\myprocessor|decode1|ALUopcode[1]~2_combout  & ((\myprocessor|execute02|R[9]~124_combout )))

	.dataa(\myprocessor|decode1|ALUopcode[1]~2_combout ),
	.datab(gnd),
	.datac(\myprocessor|execute02|R[9]~125_combout ),
	.datad(\myprocessor|execute02|R[9]~124_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[9]~126_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[9]~126 .lut_mask = 16'hF5A0;
defparam \myprocessor|execute02|R[9]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N18
cycloneive_lcell_comb \myprocessor|execute02|R[9]~127 (
// Equation(s):
// \myprocessor|execute02|R[9]~127_combout  = (\myprocessor|execute02|R[1]~68_combout  & ((\myprocessor|execute02|R[9]~126_combout ) # ((\myprocessor|decode1|ALUopcode[1]~2_combout  & \myprocessor|execute02|R[9]~242_combout )))) # 
// (!\myprocessor|execute02|R[1]~68_combout  & ((\myprocessor|decode1|ALUopcode[1]~2_combout  & (\myprocessor|execute02|R[9]~242_combout  & \myprocessor|execute02|R[9]~126_combout )) # (!\myprocessor|decode1|ALUopcode[1]~2_combout  & 
// (!\myprocessor|execute02|R[9]~242_combout ))))

	.dataa(\myprocessor|decode1|ALUopcode[1]~2_combout ),
	.datab(\myprocessor|execute02|R[1]~68_combout ),
	.datac(\myprocessor|execute02|R[9]~242_combout ),
	.datad(\myprocessor|execute02|R[9]~126_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[9]~127_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[9]~127 .lut_mask = 16'hED81;
defparam \myprocessor|execute02|R[9]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y40_N0
cycloneive_ram_block \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\myprocessor|decode1|Equal10~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\myprocessor|decode7|valB[13]~315_combout ,\myprocessor|decode7|valB[12]~335_combout }),
	.portaaddr({\myprocessor|execute02|R[11]~138_combout ,\myprocessor|execute02|R[10]~133_combout ,\myprocessor|execute02|R[9]~127_combout ,\myprocessor|execute02|R[8]~121_combout ,\myprocessor|execute02|R[7]~94_combout ,\myprocessor|execute02|R[6]~61_combout ,
\myprocessor|execute02|R[5]~54_combout ,\myprocessor|execute02|R[4]~87_combout ,\myprocessor|execute02|R[3]~82_combout ,\myprocessor|execute02|R[2]~77_combout ,\myprocessor|execute02|R[1]~100_combout ,\myprocessor|execute02|R[0]~70_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a12 .init_file = "test-fibonacci-dmem.hex";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ALTSYNCRAM";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 2;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 2;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N30
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxNxxx|F~21 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxNxxx|F~21_combout  = (\myprocessor|execute02|shifter_inst|LxNxxx|F~2_combout  & (\myprocessor|execute02|shifter_inst|RxxxNx|F[28]~42_combout  & !\myprocessor|execute01|F[3]~7_combout ))

	.dataa(\myprocessor|execute02|shifter_inst|LxNxxx|F~2_combout ),
	.datab(gnd),
	.datac(\myprocessor|execute02|shifter_inst|RxxxNx|F[28]~42_combout ),
	.datad(\myprocessor|execute01|F[3]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxNxxx|F~21_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxNxxx|F~21 .lut_mask = 16'h00A0;
defparam \myprocessor|execute02|shifter_inst|RxNxxx|F~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N2
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxxNx|F[11]~34 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxxNx|F[11]~34_combout  = (\myprocessor|execute01|F[1]~4_combout  & ((\myprocessor|decode7|valA[14]~361_combout ))) # (!\myprocessor|execute01|F[1]~4_combout  & (\myprocessor|decode7|valA[12]~319_combout ))

	.dataa(\myprocessor|execute01|F[1]~4_combout ),
	.datab(\myprocessor|decode7|valA[12]~319_combout ),
	.datac(\myprocessor|decode7|valA[14]~361_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxxNx|F[11]~34_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[11]~34 .lut_mask = 16'hE4E4;
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[11]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N28
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxxNx|F[12]~35 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxxNx|F[12]~35_combout  = (\myprocessor|execute01|F[0]~1_combout  & (\myprocessor|execute02|shifter_inst|RxxxNx|F[12]~7_combout )) # (!\myprocessor|execute01|F[0]~1_combout  & 
// ((\myprocessor|execute02|shifter_inst|RxxxNx|F[11]~34_combout )))

	.dataa(\myprocessor|execute02|shifter_inst|RxxxNx|F[12]~7_combout ),
	.datab(gnd),
	.datac(\myprocessor|execute01|F[0]~1_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxxxNx|F[11]~34_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxxNx|F[12]~35_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[12]~35 .lut_mask = 16'hAFA0;
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[12]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N4
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxNxx|F[12]~9 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxNxx|F[12]~9_combout  = (\myprocessor|decode7|valA[12]~0_combout  & ((\myprocessor|execute01|F[2]~5_combout  & (\myprocessor|execute02|shifter_inst|RxxxNx|F[16]~48_combout )) # (!\myprocessor|execute01|F[2]~5_combout  
// & ((\myprocessor|execute02|shifter_inst|RxxxNx|F[12]~35_combout )))))

	.dataa(\myprocessor|decode7|valA[12]~0_combout ),
	.datab(\myprocessor|execute02|shifter_inst|RxxxNx|F[16]~48_combout ),
	.datac(\myprocessor|execute01|F[2]~5_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxxxNx|F[12]~35_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxNxx|F[12]~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxNxx|F[12]~9 .lut_mask = 16'h8A80;
defparam \myprocessor|execute02|shifter_inst|RxxNxx|F[12]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N0
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LNxxxx|F~14 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LNxxxx|F~14_combout  = (!\myprocessor|execute01|F[4]~8_combout  & ((\myprocessor|execute01|F[3]~7_combout  & ((\myprocessor|execute02|shifter_inst|LxNxxx|F[12]~5_combout ))) # (!\myprocessor|execute01|F[3]~7_combout  & 
// (\myprocessor|execute02|shifter_inst|LxxNxx|F[12]~4_combout ))))

	.dataa(\myprocessor|execute02|shifter_inst|LxxNxx|F[12]~4_combout ),
	.datab(\myprocessor|execute01|F[3]~7_combout ),
	.datac(\myprocessor|execute02|shifter_inst|LxNxxx|F[12]~5_combout ),
	.datad(\myprocessor|execute01|F[4]~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LNxxxx|F~14_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LNxxxx|F~14 .lut_mask = 16'h00E2;
defparam \myprocessor|execute02|shifter_inst|LNxxxx|F~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N10
cycloneive_lcell_comb \myprocessor|execute02|R[12]~139 (
// Equation(s):
// \myprocessor|execute02|R[12]~139_combout  = (\myprocessor|execute02|R[16]~62_combout  & (\myprocessor|execute02|shifter_inst|RxxNxx|F[12]~9_combout  & ((!\myprocessor|execute02|R[1]~232_combout )))) # (!\myprocessor|execute02|R[16]~62_combout  & 
// (((\myprocessor|execute02|shifter_inst|LNxxxx|F~14_combout ) # (\myprocessor|execute02|R[1]~232_combout ))))

	.dataa(\myprocessor|execute02|shifter_inst|RxxNxx|F[12]~9_combout ),
	.datab(\myprocessor|execute02|shifter_inst|LNxxxx|F~14_combout ),
	.datac(\myprocessor|execute02|R[16]~62_combout ),
	.datad(\myprocessor|execute02|R[1]~232_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[12]~139_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[12]~139 .lut_mask = 16'h0FAC;
defparam \myprocessor|execute02|R[12]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N8
cycloneive_lcell_comb \myprocessor|execute02|R[12]~140 (
// Equation(s):
// \myprocessor|execute02|R[12]~140_combout  = (\myprocessor|execute02|R[1]~232_combout  & ((\myprocessor|execute02|R[12]~139_combout  & (\myprocessor|execute02|shifter_inst|RxNxxx|F~21_combout )) # (!\myprocessor|execute02|R[12]~139_combout  & 
// ((\myprocessor|execute02|shifter_inst|RxxNxx|F[20]~10_combout ))))) # (!\myprocessor|execute02|R[1]~232_combout  & (((\myprocessor|execute02|R[12]~139_combout ))))

	.dataa(\myprocessor|execute02|shifter_inst|RxNxxx|F~21_combout ),
	.datab(\myprocessor|execute02|shifter_inst|RxxNxx|F[20]~10_combout ),
	.datac(\myprocessor|execute02|R[1]~232_combout ),
	.datad(\myprocessor|execute02|R[12]~139_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[12]~140_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[12]~140 .lut_mask = 16'hAFC0;
defparam \myprocessor|execute02|R[12]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N24
cycloneive_lcell_comb \myprocessor|execute02|R_or[12] (
// Equation(s):
// \myprocessor|execute02|R_or [12] = (\myprocessor|decode7|valA[12]~320_combout ) # ((\myprocessor|decode1|immed_notRT~combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [12])) # (!\myprocessor|decode1|immed_notRT~combout  & 
// ((\myprocessor|decode7|valB[12]~335_combout ))))

	.dataa(\myprocessor|decode1|immed_notRT~combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [12]),
	.datac(\myprocessor|decode7|valB[12]~335_combout ),
	.datad(\myprocessor|decode7|valA[12]~320_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R_or [12]),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R_or[12] .lut_mask = 16'hFFD8;
defparam \myprocessor|execute02|R_or[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N4
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|lower|sum[12] (
// Equation(s):
// \myprocessor|execute02|adder_inst|lower|sum [12] = \myprocessor|decode7|valA[12]~320_combout  $ (\myprocessor|execute02|adder_inst|lower|carry[12]~12_combout  $ (\myprocessor|decode1|ALUopcode[0]~1_combout  $ (\myprocessor|execute01|F[12]~16_combout )))

	.dataa(\myprocessor|decode7|valA[12]~320_combout ),
	.datab(\myprocessor|execute02|adder_inst|lower|carry[12]~12_combout ),
	.datac(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datad(\myprocessor|execute01|F[12]~16_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|lower|sum [12]),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|lower|sum[12] .lut_mask = 16'h6996;
defparam \myprocessor|execute02|adder_inst|lower|sum[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N2
cycloneive_lcell_comb \myprocessor|execute02|R_and[12] (
// Equation(s):
// \myprocessor|execute02|R_and [12] = (\myprocessor|decode7|valA[12]~320_combout  & ((\myprocessor|decode1|immed_notRT~combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [12])) # (!\myprocessor|decode1|immed_notRT~combout  & 
// ((\myprocessor|decode7|valB[12]~335_combout )))))

	.dataa(\myprocessor|decode1|immed_notRT~combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [12]),
	.datac(\myprocessor|decode7|valB[12]~335_combout ),
	.datad(\myprocessor|decode7|valA[12]~320_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R_and [12]),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R_and[12] .lut_mask = 16'hD800;
defparam \myprocessor|execute02|R_and[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N22
cycloneive_lcell_comb \myprocessor|execute02|R[12]~141 (
// Equation(s):
// \myprocessor|execute02|R[12]~141_combout  = (\myprocessor|execute02|R[1]~68_combout  & (\myprocessor|decode1|ALUopcode[1]~2_combout )) # (!\myprocessor|execute02|R[1]~68_combout  & ((\myprocessor|decode1|ALUopcode[1]~2_combout  & 
// ((\myprocessor|execute02|R_and [12]))) # (!\myprocessor|decode1|ALUopcode[1]~2_combout  & (!\myprocessor|execute02|adder_inst|lower|sum [12]))))

	.dataa(\myprocessor|execute02|R[1]~68_combout ),
	.datab(\myprocessor|decode1|ALUopcode[1]~2_combout ),
	.datac(\myprocessor|execute02|adder_inst|lower|sum [12]),
	.datad(\myprocessor|execute02|R_and [12]),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[12]~141_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[12]~141 .lut_mask = 16'hCD89;
defparam \myprocessor|execute02|R[12]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N4
cycloneive_lcell_comb \myprocessor|execute02|R[12]~142 (
// Equation(s):
// \myprocessor|execute02|R[12]~142_combout  = (\myprocessor|execute02|R[1]~68_combout  & ((\myprocessor|execute02|R[12]~141_combout  & ((\myprocessor|execute02|R_or [12]))) # (!\myprocessor|execute02|R[12]~141_combout  & 
// (\myprocessor|execute02|R[12]~140_combout )))) # (!\myprocessor|execute02|R[1]~68_combout  & (((\myprocessor|execute02|R[12]~141_combout ))))

	.dataa(\myprocessor|execute02|R[12]~140_combout ),
	.datab(\myprocessor|execute02|R[1]~68_combout ),
	.datac(\myprocessor|execute02|R_or [12]),
	.datad(\myprocessor|execute02|R[12]~141_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[12]~142_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[12]~142 .lut_mask = 16'hF388;
defparam \myprocessor|execute02|R[12]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N2
cycloneive_lcell_comb \myprocessor|writeback1|F[12]~56 (
// Equation(s):
// \myprocessor|writeback1|F[12]~56_combout  = (\myprocessor|decode1|Equal7~0_combout  & (\myprocessor|memory1|altsyncram_component|auto_generated|q_a [12])) # (!\myprocessor|decode1|Equal7~0_combout  & (((\myprocessor|execute02|R[12]~142_combout  & 
// \myprocessor|writeback1|F[7]~13_combout ))))

	.dataa(\myprocessor|memory1|altsyncram_component|auto_generated|q_a [12]),
	.datab(\myprocessor|decode1|Equal7~0_combout ),
	.datac(\myprocessor|execute02|R[12]~142_combout ),
	.datad(\myprocessor|writeback1|F[7]~13_combout ),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[12]~56_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[12]~56 .lut_mask = 16'hB888;
defparam \myprocessor|writeback1|F[12]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N17
dffeas \myprocessor|decode7|regs:8:reg_array|r|bits:12:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[12]~56_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[8]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:8:reg_array|r|bits:12:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:8:reg_array|r|bits:12:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:8:reg_array|r|bits:12:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N0
cycloneive_lcell_comb \myprocessor|decode7|valB[12]~326 (
// Equation(s):
// \myprocessor|decode7|valB[12]~326_combout  = (\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|regs:8:reg_array|r|bits:12:r~q ) # ((\myprocessor|decode7|valB[21]~6_combout )))) # (!\myprocessor|decode7|valB[21]~5_combout  & 
// (((\myprocessor|decode7|regs:9:reg_array|r|bits:12:r~q  & !\myprocessor|decode7|valB[21]~6_combout ))))

	.dataa(\myprocessor|decode7|regs:8:reg_array|r|bits:12:r~q ),
	.datab(\myprocessor|decode7|valB[21]~5_combout ),
	.datac(\myprocessor|decode7|regs:9:reg_array|r|bits:12:r~q ),
	.datad(\myprocessor|decode7|valB[21]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[12]~326_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[12]~326 .lut_mask = 16'hCCB8;
defparam \myprocessor|decode7|valB[12]~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N26
cycloneive_lcell_comb \myprocessor|decode7|valB[12]~327 (
// Equation(s):
// \myprocessor|decode7|valB[12]~327_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[12]~326_combout  & (\myprocessor|decode7|regs:10:reg_array|r|bits:12:r~q )) # (!\myprocessor|decode7|valB[12]~326_combout  & 
// ((\myprocessor|decode7|regs:11:reg_array|r|bits:12:r~q ))))) # (!\myprocessor|decode7|valB[21]~6_combout  & (\myprocessor|decode7|valB[12]~326_combout ))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|valB[12]~326_combout ),
	.datac(\myprocessor|decode7|regs:10:reg_array|r|bits:12:r~q ),
	.datad(\myprocessor|decode7|regs:11:reg_array|r|bits:12:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[12]~327_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[12]~327 .lut_mask = 16'hE6C4;
defparam \myprocessor|decode7|valB[12]~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N22
cycloneive_lcell_comb \myprocessor|decode7|valB[12]~328 (
// Equation(s):
// \myprocessor|decode7|valB[12]~328_combout  = (\myprocessor|decode7|valB[21]~5_combout  & (\myprocessor|decode7|valB[21]~6_combout )) # (!\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[21]~6_combout  & 
// ((\myprocessor|decode7|regs:7:reg_array|r|bits:12:r~q ))) # (!\myprocessor|decode7|valB[21]~6_combout  & (\myprocessor|decode7|regs:5:reg_array|r|bits:12:r~q ))))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|valB[21]~6_combout ),
	.datac(\myprocessor|decode7|regs:5:reg_array|r|bits:12:r~q ),
	.datad(\myprocessor|decode7|regs:7:reg_array|r|bits:12:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[12]~328_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[12]~328 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valB[12]~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N28
cycloneive_lcell_comb \myprocessor|decode7|valB[12]~329 (
// Equation(s):
// \myprocessor|decode7|valB[12]~329_combout  = (\myprocessor|decode7|valB[12]~328_combout  & (((\myprocessor|decode7|regs:6:reg_array|r|bits:12:r~q ) # (!\myprocessor|decode7|valB[21]~5_combout )))) # (!\myprocessor|decode7|valB[12]~328_combout  & 
// (\myprocessor|decode7|regs:4:reg_array|r|bits:12:r~q  & ((\myprocessor|decode7|valB[21]~5_combout ))))

	.dataa(\myprocessor|decode7|valB[12]~328_combout ),
	.datab(\myprocessor|decode7|regs:4:reg_array|r|bits:12:r~q ),
	.datac(\myprocessor|decode7|regs:6:reg_array|r|bits:12:r~q ),
	.datad(\myprocessor|decode7|valB[21]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[12]~329_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[12]~329 .lut_mask = 16'hE4AA;
defparam \myprocessor|decode7|valB[12]~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N14
cycloneive_lcell_comb \myprocessor|decode7|valB[12]~330 (
// Equation(s):
// \myprocessor|decode7|valB[12]~330_combout  = (\myprocessor|decode7|valB[21]~23_combout  & (((\myprocessor|decode7|valB[21]~26_combout )))) # (!\myprocessor|decode7|valB[21]~23_combout  & ((\myprocessor|decode7|valB[21]~26_combout  & 
// ((\myprocessor|decode7|valB[12]~329_combout ))) # (!\myprocessor|decode7|valB[21]~26_combout  & (\myprocessor|decode7|regs:1:reg_array|r|bits:12:r~q ))))

	.dataa(\myprocessor|decode7|regs:1:reg_array|r|bits:12:r~q ),
	.datab(\myprocessor|decode7|valB[21]~23_combout ),
	.datac(\myprocessor|decode7|valB[21]~26_combout ),
	.datad(\myprocessor|decode7|valB[12]~329_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[12]~330_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[12]~330 .lut_mask = 16'hF2C2;
defparam \myprocessor|decode7|valB[12]~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N18
cycloneive_lcell_comb \myprocessor|decode7|valB[12]~331 (
// Equation(s):
// \myprocessor|decode7|valB[12]~331_combout  = (\myprocessor|decode7|valB[21]~656_combout  & ((\myprocessor|decode7|valB[12]~330_combout  & (\myprocessor|decode7|regs:2:reg_array|r|bits:12:r~q )) # (!\myprocessor|decode7|valB[12]~330_combout  & 
// ((\myprocessor|decode7|regs:3:reg_array|r|bits:12:r~q ))))) # (!\myprocessor|decode7|valB[21]~656_combout  & (((\myprocessor|decode7|valB[12]~330_combout ))))

	.dataa(\myprocessor|decode7|regs:2:reg_array|r|bits:12:r~q ),
	.datab(\myprocessor|decode7|valB[21]~656_combout ),
	.datac(\myprocessor|decode7|regs:3:reg_array|r|bits:12:r~q ),
	.datad(\myprocessor|decode7|valB[12]~330_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[12]~331_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[12]~331 .lut_mask = 16'hBBC0;
defparam \myprocessor|decode7|valB[12]~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N12
cycloneive_lcell_comb \myprocessor|decode7|valB[12]~332 (
// Equation(s):
// \myprocessor|decode7|valB[12]~332_combout  = (\myprocessor|decode7|valB[21]~9_combout  & ((\myprocessor|decode7|valB[12]~327_combout ) # ((\myprocessor|decode7|valB[21]~20_combout )))) # (!\myprocessor|decode7|valB[21]~9_combout  & 
// (((!\myprocessor|decode7|valB[21]~20_combout  & \myprocessor|decode7|valB[12]~331_combout ))))

	.dataa(\myprocessor|decode7|valB[12]~327_combout ),
	.datab(\myprocessor|decode7|valB[21]~9_combout ),
	.datac(\myprocessor|decode7|valB[21]~20_combout ),
	.datad(\myprocessor|decode7|valB[12]~331_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[12]~332_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[12]~332 .lut_mask = 16'hCBC8;
defparam \myprocessor|decode7|valB[12]~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N8
cycloneive_lcell_comb \myprocessor|decode7|valB[12]~333 (
// Equation(s):
// \myprocessor|decode7|valB[12]~333_combout  = (\myprocessor|decode7|valB[21]~5_combout  & (\myprocessor|decode7|valB[21]~6_combout )) # (!\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[21]~6_combout  & 
// ((\myprocessor|decode7|regs:15:reg_array|r|bits:12:r~q ))) # (!\myprocessor|decode7|valB[21]~6_combout  & (\myprocessor|decode7|regs:13:reg_array|r|bits:12:r~q ))))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|valB[21]~6_combout ),
	.datac(\myprocessor|decode7|regs:13:reg_array|r|bits:12:r~q ),
	.datad(\myprocessor|decode7|regs:15:reg_array|r|bits:12:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[12]~333_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[12]~333 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valB[12]~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N2
cycloneive_lcell_comb \myprocessor|decode7|valB[12]~334 (
// Equation(s):
// \myprocessor|decode7|valB[12]~334_combout  = (\myprocessor|decode7|valB[12]~333_combout  & ((\myprocessor|decode7|regs:14:reg_array|r|bits:12:r~q ) # ((!\myprocessor|decode7|valB[21]~5_combout )))) # (!\myprocessor|decode7|valB[12]~333_combout  & 
// (((\myprocessor|decode7|regs:12:reg_array|r|bits:12:r~q  & \myprocessor|decode7|valB[21]~5_combout ))))

	.dataa(\myprocessor|decode7|regs:14:reg_array|r|bits:12:r~q ),
	.datab(\myprocessor|decode7|regs:12:reg_array|r|bits:12:r~q ),
	.datac(\myprocessor|decode7|valB[12]~333_combout ),
	.datad(\myprocessor|decode7|valB[21]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[12]~334_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[12]~334 .lut_mask = 16'hACF0;
defparam \myprocessor|decode7|valB[12]~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N0
cycloneive_lcell_comb \myprocessor|decode7|valB[12]~318 (
// Equation(s):
// \myprocessor|decode7|valB[12]~318_combout  = (\myprocessor|decode4|F [2] & ((\myprocessor|decode4|F[3]~0_combout ) # ((\myprocessor|decode7|regs:23:reg_array|r|bits:12:r~q )))) # (!\myprocessor|decode4|F [2] & (!\myprocessor|decode4|F[3]~0_combout  & 
// ((\myprocessor|decode7|regs:19:reg_array|r|bits:12:r~q ))))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:23:reg_array|r|bits:12:r~q ),
	.datad(\myprocessor|decode7|regs:19:reg_array|r|bits:12:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[12]~318_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[12]~318 .lut_mask = 16'hB9A8;
defparam \myprocessor|decode7|valB[12]~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N20
cycloneive_lcell_comb \myprocessor|decode7|valB[12]~319 (
// Equation(s):
// \myprocessor|decode7|valB[12]~319_combout  = (\myprocessor|decode7|valB[12]~318_combout  & (((\myprocessor|decode7|regs:31:reg_array|r|bits:12:r~q )) # (!\myprocessor|decode4|F[3]~0_combout ))) # (!\myprocessor|decode7|valB[12]~318_combout  & 
// (\myprocessor|decode4|F[3]~0_combout  & (\myprocessor|decode7|regs:27:reg_array|r|bits:12:r~q )))

	.dataa(\myprocessor|decode7|valB[12]~318_combout ),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:27:reg_array|r|bits:12:r~q ),
	.datad(\myprocessor|decode7|regs:31:reg_array|r|bits:12:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[12]~319_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[12]~319 .lut_mask = 16'hEA62;
defparam \myprocessor|decode7|valB[12]~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N18
cycloneive_lcell_comb \myprocessor|decode7|valB[12]~320 (
// Equation(s):
// \myprocessor|decode7|valB[12]~320_combout  = (\myprocessor|decode4|F[3]~0_combout  & (((\myprocessor|decode4|F [2])))) # (!\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode4|F [2] & ((\myprocessor|decode7|regs:21:reg_array|r|bits:12:r~q ))) # 
// (!\myprocessor|decode4|F [2] & (\myprocessor|decode7|regs:17:reg_array|r|bits:12:r~q ))))

	.dataa(\myprocessor|decode7|regs:17:reg_array|r|bits:12:r~q ),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:21:reg_array|r|bits:12:r~q ),
	.datad(\myprocessor|decode4|F [2]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[12]~320_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[12]~320 .lut_mask = 16'hFC22;
defparam \myprocessor|decode7|valB[12]~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N0
cycloneive_lcell_comb \myprocessor|decode7|valB[12]~321 (
// Equation(s):
// \myprocessor|decode7|valB[12]~321_combout  = (\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|valB[12]~320_combout  & ((\myprocessor|decode7|regs:29:reg_array|r|bits:12:r~q ))) # (!\myprocessor|decode7|valB[12]~320_combout  & 
// (\myprocessor|decode7|regs:25:reg_array|r|bits:12:r~q )))) # (!\myprocessor|decode4|F[3]~0_combout  & (\myprocessor|decode7|valB[12]~320_combout ))

	.dataa(\myprocessor|decode4|F[3]~0_combout ),
	.datab(\myprocessor|decode7|valB[12]~320_combout ),
	.datac(\myprocessor|decode7|regs:25:reg_array|r|bits:12:r~q ),
	.datad(\myprocessor|decode7|regs:29:reg_array|r|bits:12:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[12]~321_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[12]~321 .lut_mask = 16'hEC64;
defparam \myprocessor|decode7|valB[12]~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N24
cycloneive_lcell_comb \myprocessor|decode7|valB[12]~322 (
// Equation(s):
// \myprocessor|decode7|valB[12]~322_combout  = (\myprocessor|decode7|valB[21]~5_combout  & (((\myprocessor|decode7|valB[21]~6_combout )))) # (!\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[21]~6_combout  & 
// (\myprocessor|decode7|valB[12]~319_combout )) # (!\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[12]~321_combout )))))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|valB[12]~319_combout ),
	.datac(\myprocessor|decode7|valB[12]~321_combout ),
	.datad(\myprocessor|decode7|valB[21]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[12]~322_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[12]~322 .lut_mask = 16'hEE50;
defparam \myprocessor|decode7|valB[12]~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N24
cycloneive_lcell_comb \myprocessor|decode7|valB[12]~316 (
// Equation(s):
// \myprocessor|decode7|valB[12]~316_combout  = (\myprocessor|decode4|F [2] & (\myprocessor|decode4|F[3]~0_combout )) # (!\myprocessor|decode4|F [2] & ((\myprocessor|decode4|F[3]~0_combout  & (\myprocessor|decode7|regs:24:reg_array|r|bits:12:r~q )) # 
// (!\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|regs:16:reg_array|r|bits:12:r~q )))))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:24:reg_array|r|bits:12:r~q ),
	.datad(\myprocessor|decode7|regs:16:reg_array|r|bits:12:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[12]~316_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[12]~316 .lut_mask = 16'hD9C8;
defparam \myprocessor|decode7|valB[12]~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N12
cycloneive_lcell_comb \myprocessor|decode7|valB[12]~317 (
// Equation(s):
// \myprocessor|decode7|valB[12]~317_combout  = (\myprocessor|decode4|F [2] & ((\myprocessor|decode7|valB[12]~316_combout  & ((\myprocessor|decode7|regs:28:reg_array|r|bits:12:r~q ))) # (!\myprocessor|decode7|valB[12]~316_combout  & 
// (\myprocessor|decode7|regs:20:reg_array|r|bits:12:r~q )))) # (!\myprocessor|decode4|F [2] & (\myprocessor|decode7|valB[12]~316_combout ))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode7|valB[12]~316_combout ),
	.datac(\myprocessor|decode7|regs:20:reg_array|r|bits:12:r~q ),
	.datad(\myprocessor|decode7|regs:28:reg_array|r|bits:12:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[12]~317_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[12]~317 .lut_mask = 16'hEC64;
defparam \myprocessor|decode7|valB[12]~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N18
cycloneive_lcell_comb \myprocessor|decode7|valB[12]~323 (
// Equation(s):
// \myprocessor|decode7|valB[12]~323_combout  = (\myprocessor|decode4|F [2] & (\myprocessor|decode4|F[3]~0_combout )) # (!\myprocessor|decode4|F [2] & ((\myprocessor|decode4|F[3]~0_combout  & (\myprocessor|decode7|regs:26:reg_array|r|bits:12:r~q )) # 
// (!\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|regs:18:reg_array|r|bits:12:r~q )))))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:26:reg_array|r|bits:12:r~q ),
	.datad(\myprocessor|decode7|regs:18:reg_array|r|bits:12:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[12]~323_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[12]~323 .lut_mask = 16'hD9C8;
defparam \myprocessor|decode7|valB[12]~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N12
cycloneive_lcell_comb \myprocessor|decode7|valB[12]~324 (
// Equation(s):
// \myprocessor|decode7|valB[12]~324_combout  = (\myprocessor|decode4|F [2] & ((\myprocessor|decode7|valB[12]~323_combout  & (\myprocessor|decode7|regs:30:reg_array|r|bits:12:r~q )) # (!\myprocessor|decode7|valB[12]~323_combout  & 
// ((\myprocessor|decode7|regs:22:reg_array|r|bits:12:r~q ))))) # (!\myprocessor|decode4|F [2] & (((\myprocessor|decode7|valB[12]~323_combout ))))

	.dataa(\myprocessor|decode7|regs:30:reg_array|r|bits:12:r~q ),
	.datab(\myprocessor|decode4|F [2]),
	.datac(\myprocessor|decode7|regs:22:reg_array|r|bits:12:r~q ),
	.datad(\myprocessor|decode7|valB[12]~323_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[12]~324_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[12]~324 .lut_mask = 16'hBBC0;
defparam \myprocessor|decode7|valB[12]~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N2
cycloneive_lcell_comb \myprocessor|decode7|valB[12]~325 (
// Equation(s):
// \myprocessor|decode7|valB[12]~325_combout  = (\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[12]~322_combout  & ((\myprocessor|decode7|valB[12]~324_combout ))) # (!\myprocessor|decode7|valB[12]~322_combout  & 
// (\myprocessor|decode7|valB[12]~317_combout )))) # (!\myprocessor|decode7|valB[21]~5_combout  & (\myprocessor|decode7|valB[12]~322_combout ))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|valB[12]~322_combout ),
	.datac(\myprocessor|decode7|valB[12]~317_combout ),
	.datad(\myprocessor|decode7|valB[12]~324_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[12]~325_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[12]~325 .lut_mask = 16'hEC64;
defparam \myprocessor|decode7|valB[12]~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N30
cycloneive_lcell_comb \myprocessor|decode7|valB[12]~335 (
// Equation(s):
// \myprocessor|decode7|valB[12]~335_combout  = (\myprocessor|decode7|valB[12]~332_combout  & ((\myprocessor|decode7|valB[12]~334_combout ) # ((!\myprocessor|decode7|valB[21]~20_combout )))) # (!\myprocessor|decode7|valB[12]~332_combout  & 
// (((\myprocessor|decode7|valB[21]~20_combout  & \myprocessor|decode7|valB[12]~325_combout ))))

	.dataa(\myprocessor|decode7|valB[12]~332_combout ),
	.datab(\myprocessor|decode7|valB[12]~334_combout ),
	.datac(\myprocessor|decode7|valB[21]~20_combout ),
	.datad(\myprocessor|decode7|valB[12]~325_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[12]~335_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[12]~335 .lut_mask = 16'hDA8A;
defparam \myprocessor|decode7|valB[12]~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N28
cycloneive_lcell_comb \myprocessor|execute02|R[13]~145 (
// Equation(s):
// \myprocessor|execute02|R[13]~145_combout  = (\myprocessor|decode1|immed_notRT~combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [13])) # (!\myprocessor|decode1|immed_notRT~combout  & ((\myprocessor|decode7|valB[13]~315_combout )))

	.dataa(\myprocessor|decode1|immed_notRT~combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [13]),
	.datac(gnd),
	.datad(\myprocessor|decode7|valB[13]~315_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[13]~145_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[13]~145 .lut_mask = 16'hDD88;
defparam \myprocessor|execute02|R[13]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N30
cycloneive_lcell_comb \myprocessor|execute02|R[13]~146 (
// Equation(s):
// \myprocessor|execute02|R[13]~146_combout  = (\myprocessor|decode7|valA[13]~341_combout  & ((\myprocessor|execute02|R[1]~68_combout ) # ((\myprocessor|decode1|ALUopcode[1]~2_combout  & \myprocessor|execute02|R[13]~145_combout )))) # 
// (!\myprocessor|decode7|valA[13]~341_combout  & (\myprocessor|execute02|R[1]~68_combout  & ((\myprocessor|execute02|R[13]~145_combout ) # (!\myprocessor|decode1|ALUopcode[1]~2_combout ))))

	.dataa(\myprocessor|decode7|valA[13]~341_combout ),
	.datab(\myprocessor|decode1|ALUopcode[1]~2_combout ),
	.datac(\myprocessor|execute02|R[1]~68_combout ),
	.datad(\myprocessor|execute02|R[13]~145_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[13]~146_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[13]~146 .lut_mask = 16'hF8B0;
defparam \myprocessor|execute02|R[13]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N26
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|lower|sum[13] (
// Equation(s):
// \myprocessor|execute02|adder_inst|lower|sum [13] = \myprocessor|decode7|valA[13]~341_combout  $ (\myprocessor|execute01|F[13]~15_combout  $ (\myprocessor|decode1|ALUopcode[0]~1_combout  $ (\myprocessor|execute02|adder_inst|lower|carry[13]~13_combout )))

	.dataa(\myprocessor|decode7|valA[13]~341_combout ),
	.datab(\myprocessor|execute01|F[13]~15_combout ),
	.datac(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datad(\myprocessor|execute02|adder_inst|lower|carry[13]~13_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|lower|sum [13]),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|lower|sum[13] .lut_mask = 16'h6996;
defparam \myprocessor|execute02|adder_inst|lower|sum[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N2
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LNxxxx|F~15 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LNxxxx|F~15_combout  = (!\myprocessor|execute01|F[4]~8_combout  & ((\myprocessor|execute01|F[3]~7_combout  & ((\myprocessor|execute02|shifter_inst|LxNxxx|F[13]~3_combout ))) # (!\myprocessor|execute01|F[3]~7_combout  & 
// (\myprocessor|execute02|shifter_inst|LxxNxx|F[13]~5_combout ))))

	.dataa(\myprocessor|execute01|F[4]~8_combout ),
	.datab(\myprocessor|execute02|shifter_inst|LxxNxx|F[13]~5_combout ),
	.datac(\myprocessor|execute01|F[3]~7_combout ),
	.datad(\myprocessor|execute02|shifter_inst|LxNxxx|F[13]~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LNxxxx|F~15_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LNxxxx|F~15 .lut_mask = 16'h5404;
defparam \myprocessor|execute02|shifter_inst|LNxxxx|F~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N30
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxNxx|F[13]~0 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxNxx|F[13]~0_combout  = (\myprocessor|decode7|valA[12]~0_combout  & ((\myprocessor|execute01|F[2]~5_combout  & (\myprocessor|execute02|shifter_inst|RxxxNx|F[17]~5_combout )) # (!\myprocessor|execute01|F[2]~5_combout  
// & ((\myprocessor|execute02|shifter_inst|RxxxNx|F[13]~8_combout )))))

	.dataa(\myprocessor|execute02|shifter_inst|RxxxNx|F[17]~5_combout ),
	.datab(\myprocessor|execute01|F[2]~5_combout ),
	.datac(\myprocessor|execute02|shifter_inst|RxxxNx|F[13]~8_combout ),
	.datad(\myprocessor|decode7|valA[12]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxNxx|F[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxNxx|F[13]~0 .lut_mask = 16'hB800;
defparam \myprocessor|execute02|shifter_inst|RxxNxx|F[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N16
cycloneive_lcell_comb \myprocessor|execute02|R[13]~143 (
// Equation(s):
// \myprocessor|execute02|R[13]~143_combout  = (\myprocessor|execute02|R[1]~232_combout  & (((\myprocessor|execute02|shifter_inst|RxxNxx|F[21]~1_combout ) # (!\myprocessor|execute02|R[16]~62_combout )))) # (!\myprocessor|execute02|R[1]~232_combout  & 
// (\myprocessor|execute02|shifter_inst|RxxNxx|F[13]~0_combout  & (\myprocessor|execute02|R[16]~62_combout )))

	.dataa(\myprocessor|execute02|R[1]~232_combout ),
	.datab(\myprocessor|execute02|shifter_inst|RxxNxx|F[13]~0_combout ),
	.datac(\myprocessor|execute02|R[16]~62_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxxNxx|F[21]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[13]~143_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[13]~143 .lut_mask = 16'hEA4A;
defparam \myprocessor|execute02|R[13]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N18
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxNxxx|F~22 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxNxxx|F~22_combout  = (\myprocessor|execute02|shifter_inst|RxNxxx|F~25_combout  & \myprocessor|execute02|shifter_inst|RxxxNx|F[29]~20_combout )

	.dataa(gnd),
	.datab(\myprocessor|execute02|shifter_inst|RxNxxx|F~25_combout ),
	.datac(gnd),
	.datad(\myprocessor|execute02|shifter_inst|RxxxNx|F[29]~20_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxNxxx|F~22_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxNxxx|F~22 .lut_mask = 16'hCC00;
defparam \myprocessor|execute02|shifter_inst|RxNxxx|F~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N4
cycloneive_lcell_comb \myprocessor|execute02|R[13]~144 (
// Equation(s):
// \myprocessor|execute02|R[13]~144_combout  = (\myprocessor|execute02|R[13]~143_combout  & (((\myprocessor|execute02|R[16]~62_combout ) # (\myprocessor|execute02|shifter_inst|RxNxxx|F~22_combout )))) # (!\myprocessor|execute02|R[13]~143_combout  & 
// (\myprocessor|execute02|shifter_inst|LNxxxx|F~15_combout  & (!\myprocessor|execute02|R[16]~62_combout )))

	.dataa(\myprocessor|execute02|shifter_inst|LNxxxx|F~15_combout ),
	.datab(\myprocessor|execute02|R[13]~143_combout ),
	.datac(\myprocessor|execute02|R[16]~62_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxNxxx|F~22_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[13]~144_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[13]~144 .lut_mask = 16'hCEC2;
defparam \myprocessor|execute02|R[13]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N16
cycloneive_lcell_comb \myprocessor|execute02|R[13]~147 (
// Equation(s):
// \myprocessor|execute02|R[13]~147_combout  = (\myprocessor|execute02|R[13]~146_combout  & ((\myprocessor|decode1|ALUopcode[1]~2_combout ) # ((\myprocessor|execute02|R[13]~144_combout )))) # (!\myprocessor|execute02|R[13]~146_combout  & 
// (!\myprocessor|decode1|ALUopcode[1]~2_combout  & (!\myprocessor|execute02|adder_inst|lower|sum [13])))

	.dataa(\myprocessor|execute02|R[13]~146_combout ),
	.datab(\myprocessor|decode1|ALUopcode[1]~2_combout ),
	.datac(\myprocessor|execute02|adder_inst|lower|sum [13]),
	.datad(\myprocessor|execute02|R[13]~144_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[13]~147_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[13]~147 .lut_mask = 16'hAB89;
defparam \myprocessor|execute02|R[13]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N28
cycloneive_lcell_comb \myprocessor|writeback1|F[13]~57 (
// Equation(s):
// \myprocessor|writeback1|F[13]~57_combout  = (\myprocessor|decode1|Equal7~0_combout  & (((\myprocessor|memory1|altsyncram_component|auto_generated|q_a [13])))) # (!\myprocessor|decode1|Equal7~0_combout  & (\myprocessor|writeback1|F[7]~13_combout  & 
// ((\myprocessor|execute02|R[13]~147_combout ))))

	.dataa(\myprocessor|writeback1|F[7]~13_combout ),
	.datab(\myprocessor|memory1|altsyncram_component|auto_generated|q_a [13]),
	.datac(\myprocessor|decode1|Equal7~0_combout ),
	.datad(\myprocessor|execute02|R[13]~147_combout ),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[13]~57_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[13]~57 .lut_mask = 16'hCAC0;
defparam \myprocessor|writeback1|F[13]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N15
dffeas \myprocessor|decode7|regs:12:reg_array|r|bits:13:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[13]~57_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[12]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:12:reg_array|r|bits:13:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:12:reg_array|r|bits:13:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:12:reg_array|r|bits:13:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N14
cycloneive_lcell_comb \myprocessor|decode7|valA[13]~338 (
// Equation(s):
// \myprocessor|decode7|valA[13]~338_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|regs:14:reg_array|r|bits:13:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|decode7|regs:12:reg_array|r|bits:13:r~q 
// ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|decode7|regs:12:reg_array|r|bits:13:r~q ),
	.datad(\myprocessor|decode7|regs:14:reg_array|r|bits:13:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[13]~338_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[13]~338 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[13]~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N24
cycloneive_lcell_comb \myprocessor|decode7|valA[13]~339 (
// Equation(s):
// \myprocessor|decode7|valA[13]~339_combout  = (\myprocessor|decode7|valA[13]~338_combout  & (((\myprocessor|decode7|regs:15:reg_array|r|bits:13:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]))) # 
// (!\myprocessor|decode7|valA[13]~338_combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|decode7|regs:13:reg_array|r|bits:13:r~q )))

	.dataa(\myprocessor|decode7|valA[13]~338_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|regs:13:reg_array|r|bits:13:r~q ),
	.datad(\myprocessor|decode7|regs:15:reg_array|r|bits:13:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[13]~339_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[13]~339 .lut_mask = 16'hEA62;
defparam \myprocessor|decode7|valA[13]~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N8
cycloneive_lcell_comb \myprocessor|decode7|valA[13]~333 (
// Equation(s):
// \myprocessor|decode7|valA[13]~333_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|regs:6:reg_array|r|bits:13:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|decode7|regs:4:reg_array|r|bits:13:r~q ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|decode7|regs:4:reg_array|r|bits:13:r~q ),
	.datad(\myprocessor|decode7|regs:6:reg_array|r|bits:13:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[13]~333_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[13]~333 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[13]~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N18
cycloneive_lcell_comb \myprocessor|decode7|valA[13]~334 (
// Equation(s):
// \myprocessor|decode7|valA[13]~334_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|valA[13]~333_combout  & ((\myprocessor|decode7|regs:7:reg_array|r|bits:13:r~q ))) # 
// (!\myprocessor|decode7|valA[13]~333_combout  & (\myprocessor|decode7|regs:5:reg_array|r|bits:13:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|decode7|valA[13]~333_combout ))))

	.dataa(\myprocessor|decode7|regs:5:reg_array|r|bits:13:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|regs:7:reg_array|r|bits:13:r~q ),
	.datad(\myprocessor|decode7|valA[13]~333_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[13]~334_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[13]~334 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valA[13]~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N16
cycloneive_lcell_comb \myprocessor|decode7|valA[13]~335 (
// Equation(s):
// \myprocessor|decode7|valA[13]~335_combout  = (\myprocessor|decode7|valA[12]~19_combout  & (((\myprocessor|decode7|valA[13]~334_combout )) # (!\myprocessor|decode7|valA[12]~18_combout ))) # (!\myprocessor|decode7|valA[12]~19_combout  & 
// (\myprocessor|decode7|valA[12]~18_combout  & (\myprocessor|decode7|regs:1:reg_array|r|bits:13:r~q )))

	.dataa(\myprocessor|decode7|valA[12]~19_combout ),
	.datab(\myprocessor|decode7|valA[12]~18_combout ),
	.datac(\myprocessor|decode7|regs:1:reg_array|r|bits:13:r~q ),
	.datad(\myprocessor|decode7|valA[13]~334_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[13]~335_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[13]~335 .lut_mask = 16'hEA62;
defparam \myprocessor|decode7|valA[13]~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N0
cycloneive_lcell_comb \myprocessor|decode7|valA[13]~336 (
// Equation(s):
// \myprocessor|decode7|valA[13]~336_combout  = (\myprocessor|decode7|valA[12]~15_combout  & ((\myprocessor|decode7|valA[13]~335_combout  & (\myprocessor|decode7|regs:3:reg_array|r|bits:13:r~q )) # (!\myprocessor|decode7|valA[13]~335_combout  & 
// ((\myprocessor|decode7|regs:2:reg_array|r|bits:13:r~q ))))) # (!\myprocessor|decode7|valA[12]~15_combout  & (((\myprocessor|decode7|valA[13]~335_combout ))))

	.dataa(\myprocessor|decode7|valA[12]~15_combout ),
	.datab(\myprocessor|decode7|regs:3:reg_array|r|bits:13:r~q ),
	.datac(\myprocessor|decode7|regs:2:reg_array|r|bits:13:r~q ),
	.datad(\myprocessor|decode7|valA[13]~335_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[13]~336_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[13]~336 .lut_mask = 16'hDDA0;
defparam \myprocessor|decode7|valA[13]~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N14
cycloneive_lcell_comb \myprocessor|decode7|valA[13]~323 (
// Equation(s):
// \myprocessor|decode7|valA[13]~323_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:25:reg_array|r|bits:13:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:17:reg_array|r|bits:13:r~q 
// ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:17:reg_array|r|bits:13:r~q ),
	.datad(\myprocessor|decode7|regs:25:reg_array|r|bits:13:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[13]~323_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[13]~323 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[13]~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N14
cycloneive_lcell_comb \myprocessor|decode7|valA[13]~324 (
// Equation(s):
// \myprocessor|decode7|valA[13]~324_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|valA[13]~323_combout  & ((\myprocessor|decode7|regs:29:reg_array|r|bits:13:r~q ))) # 
// (!\myprocessor|decode7|valA[13]~323_combout  & (\myprocessor|decode7|regs:21:reg_array|r|bits:13:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|decode7|valA[13]~323_combout ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|decode7|regs:21:reg_array|r|bits:13:r~q ),
	.datac(\myprocessor|decode7|regs:29:reg_array|r|bits:13:r~q ),
	.datad(\myprocessor|decode7|valA[13]~323_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[13]~324_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[13]~324 .lut_mask = 16'hF588;
defparam \myprocessor|decode7|valA[13]~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N6
cycloneive_lcell_comb \myprocessor|decode7|valA[13]~330 (
// Equation(s):
// \myprocessor|decode7|valA[13]~330_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]) # ((\myprocessor|decode7|regs:23:reg_array|r|bits:13:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:19:reg_array|r|bits:13:r~q )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:19:reg_array|r|bits:13:r~q ),
	.datad(\myprocessor|decode7|regs:23:reg_array|r|bits:13:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[13]~330_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[13]~330 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valA[13]~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N10
cycloneive_lcell_comb \myprocessor|decode7|valA[13]~331 (
// Equation(s):
// \myprocessor|decode7|valA[13]~331_combout  = (\myprocessor|decode7|valA[13]~330_combout  & (((\myprocessor|decode7|regs:31:reg_array|r|bits:13:r~q ) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])))) # 
// (!\myprocessor|decode7|valA[13]~330_combout  & (\myprocessor|decode7|regs:27:reg_array|r|bits:13:r~q  & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\myprocessor|decode7|valA[13]~330_combout ),
	.datab(\myprocessor|decode7|regs:27:reg_array|r|bits:13:r~q ),
	.datac(\myprocessor|decode7|regs:31:reg_array|r|bits:13:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[13]~331_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[13]~331 .lut_mask = 16'hE4AA;
defparam \myprocessor|decode7|valA[13]~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N6
cycloneive_lcell_comb \myprocessor|decode7|valA[13]~327 (
// Equation(s):
// \myprocessor|decode7|valA[13]~327_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:24:reg_array|r|bits:13:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:16:reg_array|r|bits:13:r~q 
// ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:16:reg_array|r|bits:13:r~q ),
	.datad(\myprocessor|decode7|regs:24:reg_array|r|bits:13:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[13]~327_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[13]~327 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[13]~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N10
cycloneive_lcell_comb \myprocessor|decode7|valA[13]~328 (
// Equation(s):
// \myprocessor|decode7|valA[13]~328_combout  = (\myprocessor|decode7|valA[13]~327_combout  & (((\myprocessor|decode7|regs:28:reg_array|r|bits:13:r~q ) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19])))) # 
// (!\myprocessor|decode7|valA[13]~327_combout  & (\myprocessor|decode7|regs:20:reg_array|r|bits:13:r~q  & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\myprocessor|decode7|valA[13]~327_combout ),
	.datab(\myprocessor|decode7|regs:20:reg_array|r|bits:13:r~q ),
	.datac(\myprocessor|decode7|regs:28:reg_array|r|bits:13:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[13]~328_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[13]~328 .lut_mask = 16'hE4AA;
defparam \myprocessor|decode7|valA[13]~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N18
cycloneive_lcell_comb \myprocessor|decode7|valA[13]~325 (
// Equation(s):
// \myprocessor|decode7|valA[13]~325_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|regs:22:reg_array|r|bits:13:r~q ) # ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|decode7|regs:18:reg_array|r|bits:13:r~q  & !\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\myprocessor|decode7|regs:22:reg_array|r|bits:13:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|decode7|regs:18:reg_array|r|bits:13:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[13]~325_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[13]~325 .lut_mask = 16'hCCB8;
defparam \myprocessor|decode7|valA[13]~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N12
cycloneive_lcell_comb \myprocessor|decode7|valA[13]~326 (
// Equation(s):
// \myprocessor|decode7|valA[13]~326_combout  = (\myprocessor|decode7|valA[13]~325_combout  & (((\myprocessor|decode7|regs:30:reg_array|r|bits:13:r~q ) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])))) # 
// (!\myprocessor|decode7|valA[13]~325_combout  & (\myprocessor|decode7|regs:26:reg_array|r|bits:13:r~q  & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\myprocessor|decode7|regs:26:reg_array|r|bits:13:r~q ),
	.datab(\myprocessor|decode7|valA[13]~325_combout ),
	.datac(\myprocessor|decode7|regs:30:reg_array|r|bits:13:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[13]~326_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[13]~326 .lut_mask = 16'hE2CC;
defparam \myprocessor|decode7|valA[13]~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N20
cycloneive_lcell_comb \myprocessor|decode7|valA[13]~329 (
// Equation(s):
// \myprocessor|decode7|valA[13]~329_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18])))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|valA[13]~326_combout ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|decode7|valA[13]~328_combout ))))

	.dataa(\myprocessor|decode7|valA[13]~328_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datad(\myprocessor|decode7|valA[13]~326_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[13]~329_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[13]~329 .lut_mask = 16'hF2C2;
defparam \myprocessor|decode7|valA[13]~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N6
cycloneive_lcell_comb \myprocessor|decode7|valA[13]~332 (
// Equation(s):
// \myprocessor|decode7|valA[13]~332_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|valA[13]~329_combout  & ((\myprocessor|decode7|valA[13]~331_combout ))) # (!\myprocessor|decode7|valA[13]~329_combout  
// & (\myprocessor|decode7|valA[13]~324_combout )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|decode7|valA[13]~329_combout ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|decode7|valA[13]~324_combout ),
	.datac(\myprocessor|decode7|valA[13]~331_combout ),
	.datad(\myprocessor|decode7|valA[13]~329_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[13]~332_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[13]~332 .lut_mask = 16'hF588;
defparam \myprocessor|decode7|valA[13]~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N26
cycloneive_lcell_comb \myprocessor|decode7|valA[13]~337 (
// Equation(s):
// \myprocessor|decode7|valA[13]~337_combout  = (\myprocessor|decode7|valA[12]~11_combout  & ((\myprocessor|decode7|valA[12]~14_combout ) # ((\myprocessor|decode7|valA[13]~332_combout )))) # (!\myprocessor|decode7|valA[12]~11_combout  & 
// (!\myprocessor|decode7|valA[12]~14_combout  & (\myprocessor|decode7|valA[13]~336_combout )))

	.dataa(\myprocessor|decode7|valA[12]~11_combout ),
	.datab(\myprocessor|decode7|valA[12]~14_combout ),
	.datac(\myprocessor|decode7|valA[13]~336_combout ),
	.datad(\myprocessor|decode7|valA[13]~332_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[13]~337_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[13]~337 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valA[13]~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N8
cycloneive_lcell_comb \myprocessor|decode7|valA[13]~321 (
// Equation(s):
// \myprocessor|decode7|valA[13]~321_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]) # ((\myprocessor|decode7|regs:9:reg_array|r|bits:13:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|decode7|regs:8:reg_array|r|bits:13:r~q )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|decode7|regs:8:reg_array|r|bits:13:r~q ),
	.datad(\myprocessor|decode7|regs:9:reg_array|r|bits:13:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[13]~321_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[13]~321 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valA[13]~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N22
cycloneive_lcell_comb \myprocessor|decode7|valA[13]~322 (
// Equation(s):
// \myprocessor|decode7|valA[13]~322_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|valA[13]~321_combout  & ((\myprocessor|decode7|regs:11:reg_array|r|bits:13:r~q ))) # 
// (!\myprocessor|decode7|valA[13]~321_combout  & (\myprocessor|decode7|regs:10:reg_array|r|bits:13:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|decode7|valA[13]~321_combout ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|decode7|regs:10:reg_array|r|bits:13:r~q ),
	.datac(\myprocessor|decode7|regs:11:reg_array|r|bits:13:r~q ),
	.datad(\myprocessor|decode7|valA[13]~321_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[13]~322_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[13]~322 .lut_mask = 16'hF588;
defparam \myprocessor|decode7|valA[13]~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N12
cycloneive_lcell_comb \myprocessor|decode7|valA[13]~340 (
// Equation(s):
// \myprocessor|decode7|valA[13]~340_combout  = (\myprocessor|decode7|valA[12]~14_combout  & ((\myprocessor|decode7|valA[13]~337_combout  & (\myprocessor|decode7|valA[13]~339_combout )) # (!\myprocessor|decode7|valA[13]~337_combout  & 
// ((\myprocessor|decode7|valA[13]~322_combout ))))) # (!\myprocessor|decode7|valA[12]~14_combout  & (((\myprocessor|decode7|valA[13]~337_combout ))))

	.dataa(\myprocessor|decode7|valA[12]~14_combout ),
	.datab(\myprocessor|decode7|valA[13]~339_combout ),
	.datac(\myprocessor|decode7|valA[13]~337_combout ),
	.datad(\myprocessor|decode7|valA[13]~322_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[13]~340_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[13]~340 .lut_mask = 16'hDAD0;
defparam \myprocessor|decode7|valA[13]~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N14
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxxNx|F[11]~25 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxxNx|F[11]~25_combout  = (\myprocessor|execute01|F[1]~4_combout  & (\myprocessor|decode7|valA[13]~340_combout )) # (!\myprocessor|execute01|F[1]~4_combout  & ((\myprocessor|decode7|valA[11]~298_combout )))

	.dataa(\myprocessor|decode7|valA[13]~340_combout ),
	.datab(gnd),
	.datac(\myprocessor|decode7|valA[11]~298_combout ),
	.datad(\myprocessor|execute01|F[1]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxxNx|F[11]~25_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[11]~25 .lut_mask = 16'hAAF0;
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[11]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N22
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxxNx|F[10]~26 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxxNx|F[10]~26_combout  = (\myprocessor|decode7|valA[12]~0_combout  & ((\myprocessor|execute01|F[0]~1_combout  & (\myprocessor|execute02|shifter_inst|RxxxNx|F[11]~25_combout )) # (!\myprocessor|execute01|F[0]~1_combout 
//  & ((\myprocessor|execute02|shifter_inst|RxxxNx|F[10]~0_combout )))))

	.dataa(\myprocessor|execute01|F[0]~1_combout ),
	.datab(\myprocessor|decode7|valA[12]~0_combout ),
	.datac(\myprocessor|execute02|shifter_inst|RxxxNx|F[11]~25_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxxxNx|F[10]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxxNx|F[10]~26_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[10]~26 .lut_mask = 16'hC480;
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[10]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N24
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxxNx|F[5]~9 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxxNx|F[5]~9_combout  = (\myprocessor|execute01|F[1]~4_combout  & (\myprocessor|decode7|valA[8]~235_combout )) # (!\myprocessor|execute01|F[1]~4_combout  & ((\myprocessor|decode7|valA[6]~193_combout )))

	.dataa(gnd),
	.datab(\myprocessor|decode7|valA[8]~235_combout ),
	.datac(\myprocessor|decode7|valA[6]~193_combout ),
	.datad(\myprocessor|execute01|F[1]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxxNx|F[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[5]~9 .lut_mask = 16'hCCF0;
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N24
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxxNx|F[6]~27 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxxNx|F[6]~27_combout  = (\myprocessor|execute01|F[1]~4_combout  & (\myprocessor|decode7|valA[9]~256_combout )) # (!\myprocessor|execute01|F[1]~4_combout  & ((\myprocessor|decode7|valA[7]~214_combout )))

	.dataa(gnd),
	.datab(\myprocessor|decode7|valA[9]~256_combout ),
	.datac(\myprocessor|decode7|valA[7]~214_combout ),
	.datad(\myprocessor|execute01|F[1]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxxNx|F[6]~27_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[6]~27 .lut_mask = 16'hCCF0;
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[6]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N16
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxxNx|F[6]~28 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxxNx|F[6]~28_combout  = (\myprocessor|decode7|valA[12]~0_combout  & ((\myprocessor|execute01|F[0]~1_combout  & ((\myprocessor|execute02|shifter_inst|RxxxNx|F[6]~27_combout ))) # (!\myprocessor|execute01|F[0]~1_combout 
//  & (\myprocessor|execute02|shifter_inst|RxxxNx|F[5]~9_combout ))))

	.dataa(\myprocessor|execute01|F[0]~1_combout ),
	.datab(\myprocessor|execute02|shifter_inst|RxxxNx|F[5]~9_combout ),
	.datac(\myprocessor|decode7|valA[12]~0_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxxxNx|F[6]~27_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxxNx|F[6]~28_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[6]~28 .lut_mask = 16'hE040;
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[6]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N26
cycloneive_lcell_comb \myprocessor|execute02|R[6]~55 (
// Equation(s):
// \myprocessor|execute02|R[6]~55_combout  = (\myprocessor|execute02|R[7]~231_combout  & (\myprocessor|execute02|R[7]~46_combout )) # (!\myprocessor|execute02|R[7]~231_combout  & ((\myprocessor|execute02|R[7]~46_combout  & 
// (\myprocessor|execute02|shifter_inst|RxxxNx|F[10]~26_combout )) # (!\myprocessor|execute02|R[7]~46_combout  & ((\myprocessor|execute02|shifter_inst|RxxxNx|F[6]~28_combout )))))

	.dataa(\myprocessor|execute02|R[7]~231_combout ),
	.datab(\myprocessor|execute02|R[7]~46_combout ),
	.datac(\myprocessor|execute02|shifter_inst|RxxxNx|F[10]~26_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxxxNx|F[6]~28_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[6]~55_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[6]~55 .lut_mask = 16'hD9C8;
defparam \myprocessor|execute02|R[6]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N10
cycloneive_lcell_comb \myprocessor|execute02|R[6]~56 (
// Equation(s):
// \myprocessor|execute02|R[6]~56_combout  = (\myprocessor|execute02|R[6]~55_combout  & (((\myprocessor|execute02|shifter_inst|RxNxxx|F[22]~5_combout )) # (!\myprocessor|execute02|R[7]~231_combout ))) # (!\myprocessor|execute02|R[6]~55_combout  & 
// (\myprocessor|execute02|R[7]~231_combout  & (\myprocessor|execute02|shifter_inst|RxxNxx|F[14]~2_combout )))

	.dataa(\myprocessor|execute02|R[6]~55_combout ),
	.datab(\myprocessor|execute02|R[7]~231_combout ),
	.datac(\myprocessor|execute02|shifter_inst|RxxNxx|F[14]~2_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxNxxx|F[22]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[6]~56_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[6]~56 .lut_mask = 16'hEA62;
defparam \myprocessor|execute02|R[6]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N0
cycloneive_lcell_comb \myprocessor|execute02|R[6]~60 (
// Equation(s):
// \myprocessor|execute02|R[6]~60_combout  = (\myprocessor|execute02|R[6]~59_combout  & (((\myprocessor|execute02|R[7]~49_combout  & \myprocessor|execute02|R[6]~56_combout )))) # (!\myprocessor|execute02|R[6]~59_combout  & 
// ((\myprocessor|execute02|shifter_inst|LNxxxx|F~7_combout ) # ((!\myprocessor|execute02|R[7]~49_combout ))))

	.dataa(\myprocessor|execute02|R[6]~59_combout ),
	.datab(\myprocessor|execute02|shifter_inst|LNxxxx|F~7_combout ),
	.datac(\myprocessor|execute02|R[7]~49_combout ),
	.datad(\myprocessor|execute02|R[6]~56_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[6]~60_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[6]~60 .lut_mask = 16'hE545;
defparam \myprocessor|execute02|R[6]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N16
cycloneive_lcell_comb \myprocessor|execute02|R[6]~61 (
// Equation(s):
// \myprocessor|execute02|R[6]~61_combout  = (\myprocessor|execute02|R[7]~53_combout  & (((\myprocessor|execute02|R[6]~60_combout )))) # (!\myprocessor|execute02|R[7]~53_combout  & ((\myprocessor|decode7|valA[6]~194_combout ) # 
// ((\myprocessor|execute01|F[6]~10_combout ))))

	.dataa(\myprocessor|decode7|valA[6]~194_combout ),
	.datab(\myprocessor|execute01|F[6]~10_combout ),
	.datac(\myprocessor|execute02|R[7]~53_combout ),
	.datad(\myprocessor|execute02|R[6]~60_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[6]~61_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[6]~61 .lut_mask = 16'hFE0E;
defparam \myprocessor|execute02|R[6]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y39_N0
cycloneive_ram_block \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\myprocessor|decode1|Equal10~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\myprocessor|decode7|valB[4]~135_combout ,\myprocessor|decode7|valB[3]~115_combout }),
	.portaaddr({\myprocessor|execute02|R[11]~138_combout ,\myprocessor|execute02|R[10]~133_combout ,\myprocessor|execute02|R[9]~127_combout ,\myprocessor|execute02|R[8]~121_combout ,\myprocessor|execute02|R[7]~94_combout ,\myprocessor|execute02|R[6]~61_combout ,
\myprocessor|execute02|R[5]~54_combout ,\myprocessor|execute02|R[4]~87_combout ,\myprocessor|execute02|R[3]~82_combout ,\myprocessor|execute02|R[2]~77_combout ,\myprocessor|execute02|R[1]~100_combout ,\myprocessor|execute02|R[0]~70_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a3 .init_file = "test-fibonacci-dmem.hex";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ALTSYNCRAM";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 2;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 2;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000031110D0424;
// synopsys translate_on

// Location: FF_X77_Y39_N31
dffeas \myps2|fifo~18 (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myps2|Mux2~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myps2|fifo~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|fifo~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|fifo~18 .is_wysiwyg = "true";
defparam \myps2|fifo~18 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y39_N25
dffeas \myps2|fifo_rtl_0_bypass[15] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myps2|Mux2~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|fifo_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|fifo_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \myps2|fifo_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N30
cycloneive_lcell_comb \myprocessor|writeback1|F[4]~32 (
// Equation(s):
// \myprocessor|writeback1|F[4]~32_combout  = (\myprocessor|writeback1|F[2]~10_combout  & (\myprocessor|writeback1|F[2]~9_combout )) # (!\myprocessor|writeback1|F[2]~10_combout  & ((\myprocessor|writeback1|F[2]~9_combout  & (\myps2|fifo~18_q )) # 
// (!\myprocessor|writeback1|F[2]~9_combout  & ((\myps2|fifo_rtl_0_bypass [15])))))

	.dataa(\myprocessor|writeback1|F[2]~10_combout ),
	.datab(\myprocessor|writeback1|F[2]~9_combout ),
	.datac(\myps2|fifo~18_q ),
	.datad(\myps2|fifo_rtl_0_bypass [15]),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[4]~32_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[4]~32 .lut_mask = 16'hD9C8;
defparam \myprocessor|writeback1|F[4]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N26
cycloneive_lcell_comb \myprocessor|fetch4|sum_s~3 (
// Equation(s):
// \myprocessor|fetch4|sum_s~3_combout  = \myprocessor|fetch4|carry~1_combout  $ (\myprocessor|fetch2|bits:4:r~q )

	.dataa(\myprocessor|fetch4|carry~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|fetch2|bits:4:r~q ),
	.cin(gnd),
	.combout(\myprocessor|fetch4|sum_s~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|fetch4|sum_s~3 .lut_mask = 16'h55AA;
defparam \myprocessor|fetch4|sum_s~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N2
cycloneive_lcell_comb \myprocessor|writeback1|F[4]~33 (
// Equation(s):
// \myprocessor|writeback1|F[4]~33_combout  = (\myprocessor|writeback1|F[2]~10_combout  & ((\myprocessor|writeback1|F[4]~32_combout  & (\myps2|fifo_rtl_0|auto_generated|ram_block1a4 )) # (!\myprocessor|writeback1|F[4]~32_combout  & 
// ((\myprocessor|fetch4|sum_s~3_combout ))))) # (!\myprocessor|writeback1|F[2]~10_combout  & (((\myprocessor|writeback1|F[4]~32_combout ))))

	.dataa(\myps2|fifo_rtl_0|auto_generated|ram_block1a4 ),
	.datab(\myprocessor|writeback1|F[2]~10_combout ),
	.datac(\myprocessor|writeback1|F[4]~32_combout ),
	.datad(\myprocessor|fetch4|sum_s~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[4]~33_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[4]~33 .lut_mask = 16'hBCB0;
defparam \myprocessor|writeback1|F[4]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N20
cycloneive_lcell_comb \myprocessor|writeback1|F[4]~34 (
// Equation(s):
// \myprocessor|writeback1|F[4]~34_combout  = (!\myprocessor|decode1|Equal7~0_combout  & ((\myprocessor|writeback1|F[7]~13_combout  & (\myprocessor|execute02|R[4]~87_combout )) # (!\myprocessor|writeback1|F[7]~13_combout  & 
// ((\myprocessor|writeback1|F[4]~33_combout )))))

	.dataa(\myprocessor|writeback1|F[7]~13_combout ),
	.datab(\myprocessor|execute02|R[4]~87_combout ),
	.datac(\myprocessor|decode1|Equal7~0_combout ),
	.datad(\myprocessor|writeback1|F[4]~33_combout ),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[4]~34_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[4]~34 .lut_mask = 16'h0D08;
defparam \myprocessor|writeback1|F[4]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N2
cycloneive_lcell_comb \myprocessor|writeback1|F[4]~35 (
// Equation(s):
// \myprocessor|writeback1|F[4]~35_combout  = (\myprocessor|writeback1|F[4]~34_combout ) # ((\myprocessor|memory1|altsyncram_component|auto_generated|q_a [4] & \myprocessor|decode1|Equal7~0_combout ))

	.dataa(gnd),
	.datab(\myprocessor|memory1|altsyncram_component|auto_generated|q_a [4]),
	.datac(\myprocessor|decode1|Equal7~0_combout ),
	.datad(\myprocessor|writeback1|F[4]~34_combout ),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[4]~35_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[4]~35 .lut_mask = 16'hFFC0;
defparam \myprocessor|writeback1|F[4]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N9
dffeas \myprocessor|decode7|regs:9:reg_array|r|bits:4:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[4]~35_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[9]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:9:reg_array|r|bits:4:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:9:reg_array|r|bits:4:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:9:reg_array|r|bits:4:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y33_N1
dffeas \myprocessor|decode7|regs:11:reg_array|r|bits:4:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[4]~35_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[11]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:11:reg_array|r|bits:4:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:4:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:4:r .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N19
dffeas \myprocessor|decode7|regs:10:reg_array|r|bits:4:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[4]~35_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[10]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:10:reg_array|r|bits:4:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:10:reg_array|r|bits:4:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:10:reg_array|r|bits:4:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N11
dffeas \myprocessor|decode7|regs:8:reg_array|r|bits:4:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[4]~35_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[8]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:8:reg_array|r|bits:4:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:8:reg_array|r|bits:4:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:8:reg_array|r|bits:4:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N10
cycloneive_lcell_comb \myprocessor|decode7|valA[4]~142 (
// Equation(s):
// \myprocessor|decode7|valA[4]~142_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|regs:10:reg_array|r|bits:4:r~q ) # ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|decode7|regs:8:reg_array|r|bits:4:r~q  & !\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|decode7|regs:10:reg_array|r|bits:4:r~q ),
	.datac(\myprocessor|decode7|regs:8:reg_array|r|bits:4:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[4]~142_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[4]~142 .lut_mask = 16'hAAD8;
defparam \myprocessor|decode7|valA[4]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N0
cycloneive_lcell_comb \myprocessor|decode7|valA[4]~143 (
// Equation(s):
// \myprocessor|decode7|valA[4]~143_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|valA[4]~142_combout  & ((\myprocessor|decode7|regs:11:reg_array|r|bits:4:r~q ))) # 
// (!\myprocessor|decode7|valA[4]~142_combout  & (\myprocessor|decode7|regs:9:reg_array|r|bits:4:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|decode7|valA[4]~142_combout ))))

	.dataa(\myprocessor|decode7|regs:9:reg_array|r|bits:4:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|regs:11:reg_array|r|bits:4:r~q ),
	.datad(\myprocessor|decode7|valA[4]~142_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[4]~143_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[4]~143 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valA[4]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N11
dffeas \myprocessor|decode7|regs:3:reg_array|r|bits:4:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[4]~35_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[3]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:3:reg_array|r|bits:4:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:3:reg_array|r|bits:4:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:3:reg_array|r|bits:4:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N25
dffeas \myprocessor|decode7|regs:1:reg_array|r|bits:4:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[4]~35_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[1]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:1:reg_array|r|bits:4:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:1:reg_array|r|bits:4:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:1:reg_array|r|bits:4:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N21
dffeas \myprocessor|decode7|regs:6:reg_array|r|bits:4:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[4]~35_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[6]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:6:reg_array|r|bits:4:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:6:reg_array|r|bits:4:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:6:reg_array|r|bits:4:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N11
dffeas \myprocessor|decode7|regs:7:reg_array|r|bits:4:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[4]~35_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[7]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:7:reg_array|r|bits:4:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:7:reg_array|r|bits:4:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:7:reg_array|r|bits:4:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N25
dffeas \myprocessor|decode7|regs:4:reg_array|r|bits:4:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[4]~35_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[4]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:4:reg_array|r|bits:4:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:4:reg_array|r|bits:4:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:4:reg_array|r|bits:4:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N3
dffeas \myprocessor|decode7|regs:5:reg_array|r|bits:4:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[4]~35_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[5]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:5:reg_array|r|bits:4:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:5:reg_array|r|bits:4:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:5:reg_array|r|bits:4:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N24
cycloneive_lcell_comb \myprocessor|decode7|valA[4]~144 (
// Equation(s):
// \myprocessor|decode7|valA[4]~144_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|regs:5:reg_array|r|bits:4:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|decode7|regs:4:reg_array|r|bits:4:r~q ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|regs:4:reg_array|r|bits:4:r~q ),
	.datad(\myprocessor|decode7|regs:5:reg_array|r|bits:4:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[4]~144_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[4]~144 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[4]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N10
cycloneive_lcell_comb \myprocessor|decode7|valA[4]~145 (
// Equation(s):
// \myprocessor|decode7|valA[4]~145_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|valA[4]~144_combout  & ((\myprocessor|decode7|regs:7:reg_array|r|bits:4:r~q ))) # 
// (!\myprocessor|decode7|valA[4]~144_combout  & (\myprocessor|decode7|regs:6:reg_array|r|bits:4:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|decode7|valA[4]~144_combout ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|decode7|regs:6:reg_array|r|bits:4:r~q ),
	.datac(\myprocessor|decode7|regs:7:reg_array|r|bits:4:r~q ),
	.datad(\myprocessor|decode7|valA[4]~144_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[4]~145_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[4]~145 .lut_mask = 16'hF588;
defparam \myprocessor|decode7|valA[4]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N24
cycloneive_lcell_comb \myprocessor|decode7|valA[4]~146 (
// Equation(s):
// \myprocessor|decode7|valA[4]~146_combout  = (\myprocessor|decode7|valA[12]~18_combout  & ((\myprocessor|decode7|valA[12]~19_combout  & ((\myprocessor|decode7|valA[4]~145_combout ))) # (!\myprocessor|decode7|valA[12]~19_combout  & 
// (\myprocessor|decode7|regs:1:reg_array|r|bits:4:r~q )))) # (!\myprocessor|decode7|valA[12]~18_combout  & (\myprocessor|decode7|valA[12]~19_combout ))

	.dataa(\myprocessor|decode7|valA[12]~18_combout ),
	.datab(\myprocessor|decode7|valA[12]~19_combout ),
	.datac(\myprocessor|decode7|regs:1:reg_array|r|bits:4:r~q ),
	.datad(\myprocessor|decode7|valA[4]~145_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[4]~146_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[4]~146 .lut_mask = 16'hEC64;
defparam \myprocessor|decode7|valA[4]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N21
dffeas \myprocessor|decode7|regs:2:reg_array|r|bits:4:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[4]~35_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[2]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:2:reg_array|r|bits:4:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:2:reg_array|r|bits:4:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:2:reg_array|r|bits:4:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N20
cycloneive_lcell_comb \myprocessor|decode7|valA[4]~147 (
// Equation(s):
// \myprocessor|decode7|valA[4]~147_combout  = (\myprocessor|decode7|valA[4]~146_combout  & ((\myprocessor|decode7|regs:3:reg_array|r|bits:4:r~q ) # ((!\myprocessor|decode7|valA[12]~15_combout )))) # (!\myprocessor|decode7|valA[4]~146_combout  & 
// (((\myprocessor|decode7|regs:2:reg_array|r|bits:4:r~q  & \myprocessor|decode7|valA[12]~15_combout ))))

	.dataa(\myprocessor|decode7|regs:3:reg_array|r|bits:4:r~q ),
	.datab(\myprocessor|decode7|valA[4]~146_combout ),
	.datac(\myprocessor|decode7|regs:2:reg_array|r|bits:4:r~q ),
	.datad(\myprocessor|decode7|valA[12]~15_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[4]~147_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[4]~147 .lut_mask = 16'hB8CC;
defparam \myprocessor|decode7|valA[4]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N10
cycloneive_lcell_comb \myprocessor|decode7|valA[4]~148 (
// Equation(s):
// \myprocessor|decode7|valA[4]~148_combout  = (\myprocessor|decode7|valA[12]~14_combout  & ((\myprocessor|decode7|valA[4]~143_combout ) # ((\myprocessor|decode7|valA[12]~11_combout )))) # (!\myprocessor|decode7|valA[12]~14_combout  & 
// (((\myprocessor|decode7|valA[4]~147_combout  & !\myprocessor|decode7|valA[12]~11_combout ))))

	.dataa(\myprocessor|decode7|valA[12]~14_combout ),
	.datab(\myprocessor|decode7|valA[4]~143_combout ),
	.datac(\myprocessor|decode7|valA[4]~147_combout ),
	.datad(\myprocessor|decode7|valA[12]~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[4]~148_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[4]~148 .lut_mask = 16'hAAD8;
defparam \myprocessor|decode7|valA[4]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N5
dffeas \myprocessor|decode7|regs:20:reg_array|r|bits:4:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[4]~35_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[20]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:20:reg_array|r|bits:4:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:20:reg_array|r|bits:4:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:20:reg_array|r|bits:4:r .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N23
dffeas \myprocessor|decode7|regs:28:reg_array|r|bits:4:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[4]~35_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [28]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:28:reg_array|r|bits:4:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:28:reg_array|r|bits:4:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:28:reg_array|r|bits:4:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y33_N15
dffeas \myprocessor|decode7|regs:16:reg_array|r|bits:4:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[4]~35_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:16:reg_array|r|bits:4:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:16:reg_array|r|bits:4:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:16:reg_array|r|bits:4:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y33_N13
dffeas \myprocessor|decode7|regs:24:reg_array|r|bits:4:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[4]~35_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [24]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:24:reg_array|r|bits:4:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:24:reg_array|r|bits:4:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:24:reg_array|r|bits:4:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N14
cycloneive_lcell_comb \myprocessor|decode7|valA[4]~136 (
// Equation(s):
// \myprocessor|decode7|valA[4]~136_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:24:reg_array|r|bits:4:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:16:reg_array|r|bits:4:r~q ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:16:reg_array|r|bits:4:r~q ),
	.datad(\myprocessor|decode7|regs:24:reg_array|r|bits:4:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[4]~136_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[4]~136 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[4]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N22
cycloneive_lcell_comb \myprocessor|decode7|valA[4]~137 (
// Equation(s):
// \myprocessor|decode7|valA[4]~137_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|valA[4]~136_combout  & ((\myprocessor|decode7|regs:28:reg_array|r|bits:4:r~q ))) # 
// (!\myprocessor|decode7|valA[4]~136_combout  & (\myprocessor|decode7|regs:20:reg_array|r|bits:4:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|decode7|valA[4]~136_combout ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|decode7|regs:20:reg_array|r|bits:4:r~q ),
	.datac(\myprocessor|decode7|regs:28:reg_array|r|bits:4:r~q ),
	.datad(\myprocessor|decode7|valA[4]~136_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[4]~137_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[4]~137 .lut_mask = 16'hF588;
defparam \myprocessor|decode7|valA[4]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N17
dffeas \myprocessor|decode7|regs:25:reg_array|r|bits:4:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[4]~35_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[25]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:25:reg_array|r|bits:4:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:25:reg_array|r|bits:4:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:25:reg_array|r|bits:4:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y30_N17
dffeas \myprocessor|decode7|regs:17:reg_array|r|bits:4:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[4]~35_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[17]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:17:reg_array|r|bits:4:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:17:reg_array|r|bits:4:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:17:reg_array|r|bits:4:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N16
cycloneive_lcell_comb \myprocessor|decode7|valA[4]~134 (
// Equation(s):
// \myprocessor|decode7|valA[4]~134_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:25:reg_array|r|bits:4:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:17:reg_array|r|bits:4:r~q )))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:25:reg_array|r|bits:4:r~q ),
	.datad(\myprocessor|decode7|regs:17:reg_array|r|bits:4:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[4]~134_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[4]~134 .lut_mask = 16'hD9C8;
defparam \myprocessor|decode7|valA[4]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N17
dffeas \myprocessor|decode7|regs:21:reg_array|r|bits:4:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[4]~35_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[21]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:21:reg_array|r|bits:4:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:21:reg_array|r|bits:4:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:21:reg_array|r|bits:4:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N11
dffeas \myprocessor|decode7|regs:29:reg_array|r|bits:4:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[4]~35_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[29]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:29:reg_array|r|bits:4:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:29:reg_array|r|bits:4:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:29:reg_array|r|bits:4:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N16
cycloneive_lcell_comb \myprocessor|decode7|valA[4]~135 (
// Equation(s):
// \myprocessor|decode7|valA[4]~135_combout  = (\myprocessor|decode7|valA[4]~134_combout  & (((\myprocessor|decode7|regs:29:reg_array|r|bits:4:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]))) # 
// (!\myprocessor|decode7|valA[4]~134_combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|decode7|regs:21:reg_array|r|bits:4:r~q )))

	.dataa(\myprocessor|decode7|valA[4]~134_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|decode7|regs:21:reg_array|r|bits:4:r~q ),
	.datad(\myprocessor|decode7|regs:29:reg_array|r|bits:4:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[4]~135_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[4]~135 .lut_mask = 16'hEA62;
defparam \myprocessor|decode7|valA[4]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N14
cycloneive_lcell_comb \myprocessor|decode7|valA[4]~138 (
// Equation(s):
// \myprocessor|decode7|valA[4]~138_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]) # (\myprocessor|decode7|valA[4]~135_combout )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|decode7|valA[4]~137_combout  & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18])))

	.dataa(\myprocessor|decode7|valA[4]~137_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datad(\myprocessor|decode7|valA[4]~135_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[4]~138_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[4]~138 .lut_mask = 16'hCEC2;
defparam \myprocessor|decode7|valA[4]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N5
dffeas \myprocessor|decode7|regs:30:reg_array|r|bits:4:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[4]~35_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:30:reg_array|r|bits:4:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:30:reg_array|r|bits:4:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:30:reg_array|r|bits:4:r .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y30_N27
dffeas \myprocessor|decode7|regs:26:reg_array|r|bits:4:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[4]~35_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[26]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:26:reg_array|r|bits:4:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:26:reg_array|r|bits:4:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:26:reg_array|r|bits:4:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y30_N11
dffeas \myprocessor|decode7|regs:22:reg_array|r|bits:4:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[4]~35_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[22]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:22:reg_array|r|bits:4:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:4:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:4:r .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y30_N19
dffeas \myprocessor|decode7|regs:18:reg_array|r|bits:4:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[4]~35_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[18]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:18:reg_array|r|bits:4:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:18:reg_array|r|bits:4:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:18:reg_array|r|bits:4:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N10
cycloneive_lcell_comb \myprocessor|decode7|valA[4]~132 (
// Equation(s):
// \myprocessor|decode7|valA[4]~132_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]) # ((\myprocessor|decode7|regs:22:reg_array|r|bits:4:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:18:reg_array|r|bits:4:r~q ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:22:reg_array|r|bits:4:r~q ),
	.datad(\myprocessor|decode7|regs:18:reg_array|r|bits:4:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[4]~132_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[4]~132 .lut_mask = 16'hB9A8;
defparam \myprocessor|decode7|valA[4]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N26
cycloneive_lcell_comb \myprocessor|decode7|valA[4]~133 (
// Equation(s):
// \myprocessor|decode7|valA[4]~133_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|valA[4]~132_combout  & (\myprocessor|decode7|regs:30:reg_array|r|bits:4:r~q )) # 
// (!\myprocessor|decode7|valA[4]~132_combout  & ((\myprocessor|decode7|regs:26:reg_array|r|bits:4:r~q ))))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|decode7|valA[4]~132_combout ))))

	.dataa(\myprocessor|decode7|regs:30:reg_array|r|bits:4:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:26:reg_array|r|bits:4:r~q ),
	.datad(\myprocessor|decode7|valA[4]~132_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[4]~133_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[4]~133 .lut_mask = 16'hBBC0;
defparam \myprocessor|decode7|valA[4]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N5
dffeas \myprocessor|decode7|regs:23:reg_array|r|bits:4:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[4]~35_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[23]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:23:reg_array|r|bits:4:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:23:reg_array|r|bits:4:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:23:reg_array|r|bits:4:r .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N7
dffeas \myprocessor|decode7|regs:19:reg_array|r|bits:4:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[4]~35_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[19]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:19:reg_array|r|bits:4:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:19:reg_array|r|bits:4:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:19:reg_array|r|bits:4:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N4
cycloneive_lcell_comb \myprocessor|decode7|valA[4]~139 (
// Equation(s):
// \myprocessor|decode7|valA[4]~139_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]) # ((\myprocessor|decode7|regs:23:reg_array|r|bits:4:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:19:reg_array|r|bits:4:r~q ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:23:reg_array|r|bits:4:r~q ),
	.datad(\myprocessor|decode7|regs:19:reg_array|r|bits:4:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[4]~139_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[4]~139 .lut_mask = 16'hB9A8;
defparam \myprocessor|decode7|valA[4]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N1
dffeas \myprocessor|decode7|regs:27:reg_array|r|bits:4:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[4]~35_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[27]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:27:reg_array|r|bits:4:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:27:reg_array|r|bits:4:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:27:reg_array|r|bits:4:r .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N19
dffeas \myprocessor|decode7|regs:31:reg_array|r|bits:4:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[4]~35_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:31:reg_array|r|bits:4:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:31:reg_array|r|bits:4:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:31:reg_array|r|bits:4:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N0
cycloneive_lcell_comb \myprocessor|decode7|valA[4]~140 (
// Equation(s):
// \myprocessor|decode7|valA[4]~140_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|valA[4]~139_combout  & ((\myprocessor|decode7|regs:31:reg_array|r|bits:4:r~q ))) # 
// (!\myprocessor|decode7|valA[4]~139_combout  & (\myprocessor|decode7|regs:27:reg_array|r|bits:4:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|valA[4]~139_combout ))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|decode7|valA[4]~139_combout ),
	.datac(\myprocessor|decode7|regs:27:reg_array|r|bits:4:r~q ),
	.datad(\myprocessor|decode7|regs:31:reg_array|r|bits:4:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[4]~140_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[4]~140 .lut_mask = 16'hEC64;
defparam \myprocessor|decode7|valA[4]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N8
cycloneive_lcell_comb \myprocessor|decode7|valA[4]~141 (
// Equation(s):
// \myprocessor|decode7|valA[4]~141_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|valA[4]~138_combout  & ((\myprocessor|decode7|valA[4]~140_combout ))) # (!\myprocessor|decode7|valA[4]~138_combout  & 
// (\myprocessor|decode7|valA[4]~133_combout )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|decode7|valA[4]~138_combout ))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|decode7|valA[4]~138_combout ),
	.datac(\myprocessor|decode7|valA[4]~133_combout ),
	.datad(\myprocessor|decode7|valA[4]~140_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[4]~141_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[4]~141 .lut_mask = 16'hEC64;
defparam \myprocessor|decode7|valA[4]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N9
dffeas \myprocessor|decode7|regs:12:reg_array|r|bits:4:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[4]~35_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[12]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:12:reg_array|r|bits:4:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:12:reg_array|r|bits:4:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:12:reg_array|r|bits:4:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y38_N27
dffeas \myprocessor|decode7|regs:13:reg_array|r|bits:4:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[4]~35_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[13]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:13:reg_array|r|bits:4:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:13:reg_array|r|bits:4:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:13:reg_array|r|bits:4:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N8
cycloneive_lcell_comb \myprocessor|decode7|valA[4]~149 (
// Equation(s):
// \myprocessor|decode7|valA[4]~149_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|regs:13:reg_array|r|bits:4:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|decode7|regs:12:reg_array|r|bits:4:r~q ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|regs:12:reg_array|r|bits:4:r~q ),
	.datad(\myprocessor|decode7|regs:13:reg_array|r|bits:4:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[4]~149_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[4]~149 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[4]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N3
dffeas \myprocessor|decode7|regs:14:reg_array|r|bits:4:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|writeback1|F[4]~35_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|decode7|inEnable[14]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:14:reg_array|r|bits:4:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:14:reg_array|r|bits:4:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:14:reg_array|r|bits:4:r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y34_N25
dffeas \myprocessor|decode7|regs:15:reg_array|r|bits:4:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[4]~35_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[15]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:15:reg_array|r|bits:4:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:4:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:4:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N24
cycloneive_lcell_comb \myprocessor|decode7|valA[4]~150 (
// Equation(s):
// \myprocessor|decode7|valA[4]~150_combout  = (\myprocessor|decode7|valA[4]~149_combout  & (((\myprocessor|decode7|regs:15:reg_array|r|bits:4:r~q ) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18])))) # 
// (!\myprocessor|decode7|valA[4]~149_combout  & (\myprocessor|decode7|regs:14:reg_array|r|bits:4:r~q  & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\myprocessor|decode7|valA[4]~149_combout ),
	.datab(\myprocessor|decode7|regs:14:reg_array|r|bits:4:r~q ),
	.datac(\myprocessor|decode7|regs:15:reg_array|r|bits:4:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[4]~150_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[4]~150 .lut_mask = 16'hE4AA;
defparam \myprocessor|decode7|valA[4]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N4
cycloneive_lcell_comb \myprocessor|decode7|valA[4]~151 (
// Equation(s):
// \myprocessor|decode7|valA[4]~151_combout  = (\myprocessor|decode7|valA[4]~148_combout  & (((\myprocessor|decode7|valA[4]~150_combout ) # (!\myprocessor|decode7|valA[12]~11_combout )))) # (!\myprocessor|decode7|valA[4]~148_combout  & 
// (\myprocessor|decode7|valA[4]~141_combout  & ((\myprocessor|decode7|valA[12]~11_combout ))))

	.dataa(\myprocessor|decode7|valA[4]~148_combout ),
	.datab(\myprocessor|decode7|valA[4]~141_combout ),
	.datac(\myprocessor|decode7|valA[4]~150_combout ),
	.datad(\myprocessor|decode7|valA[12]~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[4]~151_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[4]~151 .lut_mask = 16'hE4AA;
defparam \myprocessor|decode7|valA[4]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N16
cycloneive_lcell_comb \myprocessor|decode7|valA[4]~152 (
// Equation(s):
// \myprocessor|decode7|valA[4]~152_combout  = (\myprocessor|decode7|valA[12]~0_combout  & \myprocessor|decode7|valA[4]~151_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|decode7|valA[12]~0_combout ),
	.datad(\myprocessor|decode7|valA[4]~151_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[4]~152_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[4]~152 .lut_mask = 16'hF000;
defparam \myprocessor|decode7|valA[4]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N18
cycloneive_lcell_comb \myprocessor|execute02|R_and[4] (
// Equation(s):
// \myprocessor|execute02|R_and [4] = (\myprocessor|decode7|valA[4]~152_combout  & ((\myprocessor|decode1|immed_notRT~combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [4])) # (!\myprocessor|decode1|immed_notRT~combout  & 
// ((\myprocessor|decode7|valB[4]~135_combout )))))

	.dataa(\myprocessor|decode1|immed_notRT~combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [4]),
	.datac(\myprocessor|decode7|valB[4]~135_combout ),
	.datad(\myprocessor|decode7|valA[4]~152_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R_and [4]),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R_and[4] .lut_mask = 16'hD800;
defparam \myprocessor|execute02|R_and[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N8
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|lower|sum[4] (
// Equation(s):
// \myprocessor|execute02|adder_inst|lower|sum [4] = \myprocessor|decode1|ALUopcode[0]~1_combout  $ (\myprocessor|execute01|F[4]~8_combout  $ (\myprocessor|execute02|adder_inst|lower|carry[4]~4_combout  $ (\myprocessor|decode7|valA[4]~152_combout )))

	.dataa(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datab(\myprocessor|execute01|F[4]~8_combout ),
	.datac(\myprocessor|execute02|adder_inst|lower|carry[4]~4_combout ),
	.datad(\myprocessor|decode7|valA[4]~152_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|lower|sum [4]),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|lower|sum[4] .lut_mask = 16'h6996;
defparam \myprocessor|execute02|adder_inst|lower|sum[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N26
cycloneive_lcell_comb \myprocessor|execute02|R[4]~85 (
// Equation(s):
// \myprocessor|execute02|R[4]~85_combout  = (\myprocessor|execute02|R[7]~49_combout  & (((!\myprocessor|execute02|R[7]~50_combout )))) # (!\myprocessor|execute02|R[7]~49_combout  & ((\myprocessor|execute02|R[7]~50_combout  & (\myprocessor|execute02|R_and 
// [4])) # (!\myprocessor|execute02|R[7]~50_combout  & ((!\myprocessor|execute02|adder_inst|lower|sum [4])))))

	.dataa(\myprocessor|execute02|R_and [4]),
	.datab(\myprocessor|execute02|R[7]~49_combout ),
	.datac(\myprocessor|execute02|adder_inst|lower|sum [4]),
	.datad(\myprocessor|execute02|R[7]~50_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[4]~85_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[4]~85 .lut_mask = 16'h22CF;
defparam \myprocessor|execute02|R[4]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N30
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LNxxxx|F~11 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LNxxxx|F~11_combout  = (!\myprocessor|execute01|F[3]~7_combout  & (\myprocessor|execute02|shifter_inst|LxNxxx|F[12]~5_combout  & !\myprocessor|execute01|F[4]~8_combout ))

	.dataa(gnd),
	.datab(\myprocessor|execute01|F[3]~7_combout ),
	.datac(\myprocessor|execute02|shifter_inst|LxNxxx|F[12]~5_combout ),
	.datad(\myprocessor|execute01|F[4]~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LNxxxx|F~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LNxxxx|F~11 .lut_mask = 16'h0030;
defparam \myprocessor|execute02|shifter_inst|LNxxxx|F~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N10
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxxNx|F[4]~38 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxxNx|F[4]~38_combout  = (!\myprocessor|execute01|F[0]~1_combout  & ((\myprocessor|execute01|F[1]~4_combout  & (\myprocessor|decode7|valA[6]~193_combout )) # (!\myprocessor|execute01|F[1]~4_combout  & 
// ((\myprocessor|decode7|valA[4]~151_combout )))))

	.dataa(\myprocessor|execute01|F[0]~1_combout ),
	.datab(\myprocessor|execute01|F[1]~4_combout ),
	.datac(\myprocessor|decode7|valA[6]~193_combout ),
	.datad(\myprocessor|decode7|valA[4]~151_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxxNx|F[4]~38_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[4]~38 .lut_mask = 16'h5140;
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[4]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N4
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxxNx|F[4]~10 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxxNx|F[4]~10_combout  = (\myprocessor|execute01|F[1]~4_combout  & ((\myprocessor|decode7|valA[7]~214_combout ))) # (!\myprocessor|execute01|F[1]~4_combout  & (\myprocessor|decode7|valA[5]~109_combout ))

	.dataa(\myprocessor|decode7|valA[5]~109_combout ),
	.datab(gnd),
	.datac(\myprocessor|decode7|valA[7]~214_combout ),
	.datad(\myprocessor|execute01|F[1]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxxNx|F[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[4]~10 .lut_mask = 16'hF0AA;
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N28
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxxNx|F[4]~39 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxxNx|F[4]~39_combout  = (\myprocessor|decode7|valA[12]~0_combout  & ((\myprocessor|execute02|shifter_inst|RxxxNx|F[4]~38_combout ) # ((\myprocessor|execute01|F[0]~1_combout  & 
// \myprocessor|execute02|shifter_inst|RxxxNx|F[4]~10_combout ))))

	.dataa(\myprocessor|execute02|shifter_inst|RxxxNx|F[4]~38_combout ),
	.datab(\myprocessor|decode7|valA[12]~0_combout ),
	.datac(\myprocessor|execute01|F[0]~1_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxxxNx|F[4]~10_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxxNx|F[4]~39_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[4]~39 .lut_mask = 16'hC888;
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[4]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N28
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxxNx|F[8]~36 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxxNx|F[8]~36_combout  = (\myprocessor|execute01|F[1]~4_combout  & ((\myprocessor|decode7|valA[10]~277_combout ))) # (!\myprocessor|execute01|F[1]~4_combout  & (\myprocessor|decode7|valA[8]~235_combout ))

	.dataa(\myprocessor|decode7|valA[8]~235_combout ),
	.datab(gnd),
	.datac(\myprocessor|decode7|valA[10]~277_combout ),
	.datad(\myprocessor|execute01|F[1]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxxNx|F[8]~36_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[8]~36 .lut_mask = 16'hF0AA;
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[8]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N24
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxxNx|F[8]~56 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxxNx|F[8]~56_combout  = (\myprocessor|decode7|valA[12]~0_combout  & ((\myprocessor|execute01|F[0]~1_combout  & ((\myprocessor|execute02|shifter_inst|RxxxNx|F[8]~1_combout ))) # (!\myprocessor|execute01|F[0]~1_combout  
// & (\myprocessor|execute02|shifter_inst|RxxxNx|F[8]~36_combout ))))

	.dataa(\myprocessor|execute02|shifter_inst|RxxxNx|F[8]~36_combout ),
	.datab(\myprocessor|decode7|valA[12]~0_combout ),
	.datac(\myprocessor|execute02|shifter_inst|RxxxNx|F[8]~1_combout ),
	.datad(\myprocessor|execute01|F[0]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxxNx|F[8]~56_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[8]~56 .lut_mask = 16'hC088;
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[8]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N2
cycloneive_lcell_comb \myprocessor|execute02|R[4]~83 (
// Equation(s):
// \myprocessor|execute02|R[4]~83_combout  = (\myprocessor|execute02|R[7]~231_combout  & (\myprocessor|execute02|R[7]~46_combout )) # (!\myprocessor|execute02|R[7]~231_combout  & ((\myprocessor|execute02|R[7]~46_combout  & 
// ((\myprocessor|execute02|shifter_inst|RxxxNx|F[8]~56_combout ))) # (!\myprocessor|execute02|R[7]~46_combout  & (\myprocessor|execute02|shifter_inst|RxxxNx|F[4]~39_combout ))))

	.dataa(\myprocessor|execute02|R[7]~231_combout ),
	.datab(\myprocessor|execute02|R[7]~46_combout ),
	.datac(\myprocessor|execute02|shifter_inst|RxxxNx|F[4]~39_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxxxNx|F[8]~56_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[4]~83_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[4]~83 .lut_mask = 16'hDC98;
defparam \myprocessor|execute02|R[4]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N20
cycloneive_lcell_comb \myprocessor|execute02|R[4]~84 (
// Equation(s):
// \myprocessor|execute02|R[4]~84_combout  = (\myprocessor|execute02|R[4]~83_combout  & (((\myprocessor|execute02|shifter_inst|RxNxxx|F[20]~14_combout ) # (!\myprocessor|execute02|R[7]~231_combout )))) # (!\myprocessor|execute02|R[4]~83_combout  & 
// (\myprocessor|execute02|shifter_inst|RxxNxx|F[12]~9_combout  & (\myprocessor|execute02|R[7]~231_combout )))

	.dataa(\myprocessor|execute02|shifter_inst|RxxNxx|F[12]~9_combout ),
	.datab(\myprocessor|execute02|R[4]~83_combout ),
	.datac(\myprocessor|execute02|R[7]~231_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxNxxx|F[20]~14_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[4]~84_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[4]~84 .lut_mask = 16'hEC2C;
defparam \myprocessor|execute02|R[4]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N28
cycloneive_lcell_comb \myprocessor|execute02|R[4]~86 (
// Equation(s):
// \myprocessor|execute02|R[4]~86_combout  = (\myprocessor|execute02|R[4]~85_combout  & (((\myprocessor|execute02|shifter_inst|LNxxxx|F~11_combout )) # (!\myprocessor|execute02|R[7]~49_combout ))) # (!\myprocessor|execute02|R[4]~85_combout  & 
// (\myprocessor|execute02|R[7]~49_combout  & ((\myprocessor|execute02|R[4]~84_combout ))))

	.dataa(\myprocessor|execute02|R[4]~85_combout ),
	.datab(\myprocessor|execute02|R[7]~49_combout ),
	.datac(\myprocessor|execute02|shifter_inst|LNxxxx|F~11_combout ),
	.datad(\myprocessor|execute02|R[4]~84_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[4]~86_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[4]~86 .lut_mask = 16'hE6A2;
defparam \myprocessor|execute02|R[4]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N22
cycloneive_lcell_comb \myprocessor|execute02|R[4]~87 (
// Equation(s):
// \myprocessor|execute02|R[4]~87_combout  = (\myprocessor|execute02|R[7]~53_combout  & (((\myprocessor|execute02|R[4]~86_combout )))) # (!\myprocessor|execute02|R[7]~53_combout  & ((\myprocessor|decode7|valA[4]~152_combout ) # 
// ((\myprocessor|execute01|F[4]~8_combout ))))

	.dataa(\myprocessor|execute02|R[7]~53_combout ),
	.datab(\myprocessor|decode7|valA[4]~152_combout ),
	.datac(\myprocessor|execute01|F[4]~8_combout ),
	.datad(\myprocessor|execute02|R[4]~86_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[4]~87_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[4]~87 .lut_mask = 16'hFE54;
defparam \myprocessor|execute02|R[4]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y33_N1
dffeas \myprocessor|decode7|regs:8:reg_array|r|bits:31:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[31]~88_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[8]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:8:reg_array|r|bits:31:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:8:reg_array|r|bits:31:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:8:reg_array|r|bits:31:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y34_N25
dffeas \myprocessor|decode7|regs:10:reg_array|r|bits:31:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[31]~88_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[10]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:10:reg_array|r|bits:31:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:10:reg_array|r|bits:31:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:10:reg_array|r|bits:31:r .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y33_N31
dffeas \myprocessor|decode7|regs:9:reg_array|r|bits:31:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[31]~88_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[9]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:9:reg_array|r|bits:31:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:9:reg_array|r|bits:31:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:9:reg_array|r|bits:31:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N30
cycloneive_lcell_comb \myprocessor|decode7|valB[31]~636 (
// Equation(s):
// \myprocessor|decode7|valB[31]~636_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[21]~5_combout ) # ((\myprocessor|decode7|regs:11:reg_array|r|bits:31:r~q )))) # (!\myprocessor|decode7|valB[21]~6_combout  & 
// (!\myprocessor|decode7|valB[21]~5_combout  & (\myprocessor|decode7|regs:9:reg_array|r|bits:31:r~q )))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|valB[21]~5_combout ),
	.datac(\myprocessor|decode7|regs:9:reg_array|r|bits:31:r~q ),
	.datad(\myprocessor|decode7|regs:11:reg_array|r|bits:31:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[31]~636_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[31]~636 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valB[31]~636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N22
cycloneive_lcell_comb \myprocessor|decode7|valB[31]~637 (
// Equation(s):
// \myprocessor|decode7|valB[31]~637_combout  = (\myprocessor|decode7|valB[31]~636_combout  & (((\myprocessor|decode7|regs:10:reg_array|r|bits:31:r~q ) # (!\myprocessor|decode7|valB[21]~5_combout )))) # (!\myprocessor|decode7|valB[31]~636_combout  & 
// (\myprocessor|decode7|regs:8:reg_array|r|bits:31:r~q  & ((\myprocessor|decode7|valB[21]~5_combout ))))

	.dataa(\myprocessor|decode7|regs:8:reg_array|r|bits:31:r~q ),
	.datab(\myprocessor|decode7|regs:10:reg_array|r|bits:31:r~q ),
	.datac(\myprocessor|decode7|valB[31]~636_combout ),
	.datad(\myprocessor|decode7|valB[21]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[31]~637_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[31]~637 .lut_mask = 16'hCAF0;
defparam \myprocessor|decode7|valB[31]~637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N25
dffeas \myprocessor|decode7|regs:12:reg_array|r|bits:31:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[31]~88_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[12]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:12:reg_array|r|bits:31:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:12:reg_array|r|bits:31:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:12:reg_array|r|bits:31:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y36_N31
dffeas \myprocessor|decode7|regs:13:reg_array|r|bits:31:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[31]~88_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[13]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:13:reg_array|r|bits:31:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:13:reg_array|r|bits:31:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:13:reg_array|r|bits:31:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N10
cycloneive_lcell_comb \myprocessor|decode7|valB[31]~653 (
// Equation(s):
// \myprocessor|decode7|valB[31]~653_combout  = (\myprocessor|decode7|valB[21]~6_combout  & (((\myprocessor|decode7|valB[21]~5_combout )))) # (!\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[21]~5_combout  & 
// (\myprocessor|decode7|regs:12:reg_array|r|bits:31:r~q )) # (!\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|regs:13:reg_array|r|bits:31:r~q )))))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|regs:12:reg_array|r|bits:31:r~q ),
	.datac(\myprocessor|decode7|regs:13:reg_array|r|bits:31:r~q ),
	.datad(\myprocessor|decode7|valB[21]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[31]~653_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[31]~653 .lut_mask = 16'hEE50;
defparam \myprocessor|decode7|valB[31]~653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N25
dffeas \myprocessor|decode7|regs:14:reg_array|r|bits:31:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[31]~88_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[14]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:14:reg_array|r|bits:31:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:14:reg_array|r|bits:31:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:14:reg_array|r|bits:31:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N16
cycloneive_lcell_comb \myprocessor|decode7|regs:15:reg_array|r|bits:31:r~feeder (
// Equation(s):
// \myprocessor|decode7|regs:15:reg_array|r|bits:31:r~feeder_combout  = \myprocessor|writeback1|F[31]~88_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|writeback1|F[31]~88_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|decode7|regs:15:reg_array|r|bits:31:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:31:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:31:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N17
dffeas \myprocessor|decode7|regs:15:reg_array|r|bits:31:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|decode7|regs:15:reg_array|r|bits:31:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|decode7|inEnable[15]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:15:reg_array|r|bits:31:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:31:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:31:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N24
cycloneive_lcell_comb \myprocessor|decode7|valB[31]~654 (
// Equation(s):
// \myprocessor|decode7|valB[31]~654_combout  = (\myprocessor|decode7|valB[31]~653_combout  & (((\myprocessor|decode7|regs:14:reg_array|r|bits:31:r~q )) # (!\myprocessor|decode7|valB[21]~6_combout ))) # (!\myprocessor|decode7|valB[31]~653_combout  & 
// (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|regs:15:reg_array|r|bits:31:r~q ))))

	.dataa(\myprocessor|decode7|valB[31]~653_combout ),
	.datab(\myprocessor|decode7|valB[21]~6_combout ),
	.datac(\myprocessor|decode7|regs:14:reg_array|r|bits:31:r~q ),
	.datad(\myprocessor|decode7|regs:15:reg_array|r|bits:31:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[31]~654_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[31]~654 .lut_mask = 16'hE6A2;
defparam \myprocessor|decode7|valB[31]~654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y35_N11
dffeas \myprocessor|decode7|regs:1:reg_array|r|bits:31:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[31]~88_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[1]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:1:reg_array|r|bits:31:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:1:reg_array|r|bits:31:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:1:reg_array|r|bits:31:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N13
dffeas \myprocessor|decode7|regs:5:reg_array|r|bits:31:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[31]~88_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[5]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:5:reg_array|r|bits:31:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:5:reg_array|r|bits:31:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:5:reg_array|r|bits:31:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y35_N29
dffeas \myprocessor|decode7|regs:4:reg_array|r|bits:31:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[31]~88_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[4]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:4:reg_array|r|bits:31:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:4:reg_array|r|bits:31:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:4:reg_array|r|bits:31:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N12
cycloneive_lcell_comb \myprocessor|decode7|valB[31]~648 (
// Equation(s):
// \myprocessor|decode7|valB[31]~648_combout  = (\myprocessor|decode7|valB[21]~6_combout  & (\myprocessor|decode7|valB[21]~5_combout )) # (!\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[21]~5_combout  & 
// ((\myprocessor|decode7|regs:4:reg_array|r|bits:31:r~q ))) # (!\myprocessor|decode7|valB[21]~5_combout  & (\myprocessor|decode7|regs:5:reg_array|r|bits:31:r~q ))))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|valB[21]~5_combout ),
	.datac(\myprocessor|decode7|regs:5:reg_array|r|bits:31:r~q ),
	.datad(\myprocessor|decode7|regs:4:reg_array|r|bits:31:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[31]~648_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[31]~648 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valB[31]~648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y35_N5
dffeas \myprocessor|decode7|regs:6:reg_array|r|bits:31:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[31]~88_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[6]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:6:reg_array|r|bits:31:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:6:reg_array|r|bits:31:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:6:reg_array|r|bits:31:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y35_N7
dffeas \myprocessor|decode7|regs:7:reg_array|r|bits:31:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[31]~88_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[7]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:7:reg_array|r|bits:31:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:7:reg_array|r|bits:31:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:7:reg_array|r|bits:31:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N4
cycloneive_lcell_comb \myprocessor|decode7|valB[31]~649 (
// Equation(s):
// \myprocessor|decode7|valB[31]~649_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[31]~648_combout  & (\myprocessor|decode7|regs:6:reg_array|r|bits:31:r~q )) # (!\myprocessor|decode7|valB[31]~648_combout  & 
// ((\myprocessor|decode7|regs:7:reg_array|r|bits:31:r~q ))))) # (!\myprocessor|decode7|valB[21]~6_combout  & (\myprocessor|decode7|valB[31]~648_combout ))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|valB[31]~648_combout ),
	.datac(\myprocessor|decode7|regs:6:reg_array|r|bits:31:r~q ),
	.datad(\myprocessor|decode7|regs:7:reg_array|r|bits:31:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[31]~649_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[31]~649 .lut_mask = 16'hE6C4;
defparam \myprocessor|decode7|valB[31]~649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N6
cycloneive_lcell_comb \myprocessor|decode7|valB[31]~650 (
// Equation(s):
// \myprocessor|decode7|valB[31]~650_combout  = (\myprocessor|decode7|valB[21]~23_combout  & (((\myprocessor|decode7|valB[21]~26_combout )))) # (!\myprocessor|decode7|valB[21]~23_combout  & ((\myprocessor|decode7|valB[21]~26_combout  & 
// ((\myprocessor|decode7|valB[31]~649_combout ))) # (!\myprocessor|decode7|valB[21]~26_combout  & (\myprocessor|decode7|regs:1:reg_array|r|bits:31:r~q ))))

	.dataa(\myprocessor|decode7|regs:1:reg_array|r|bits:31:r~q ),
	.datab(\myprocessor|decode7|valB[31]~649_combout ),
	.datac(\myprocessor|decode7|valB[21]~23_combout ),
	.datad(\myprocessor|decode7|valB[21]~26_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[31]~650_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[31]~650 .lut_mask = 16'hFC0A;
defparam \myprocessor|decode7|valB[31]~650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y31_N27
dffeas \myprocessor|decode7|regs:3:reg_array|r|bits:31:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[31]~88_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[3]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:3:reg_array|r|bits:31:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:3:reg_array|r|bits:31:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:3:reg_array|r|bits:31:r .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y31_N25
dffeas \myprocessor|decode7|regs:2:reg_array|r|bits:31:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[31]~88_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[2]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:2:reg_array|r|bits:31:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:2:reg_array|r|bits:31:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:2:reg_array|r|bits:31:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N26
cycloneive_lcell_comb \myprocessor|decode7|valB[31]~651 (
// Equation(s):
// \myprocessor|decode7|valB[31]~651_combout  = (\myprocessor|decode7|valB[31]~650_combout  & (((\myprocessor|decode7|regs:2:reg_array|r|bits:31:r~q )) # (!\myprocessor|decode7|valB[21]~656_combout ))) # (!\myprocessor|decode7|valB[31]~650_combout  & 
// (\myprocessor|decode7|valB[21]~656_combout  & (\myprocessor|decode7|regs:3:reg_array|r|bits:31:r~q )))

	.dataa(\myprocessor|decode7|valB[31]~650_combout ),
	.datab(\myprocessor|decode7|valB[21]~656_combout ),
	.datac(\myprocessor|decode7|regs:3:reg_array|r|bits:31:r~q ),
	.datad(\myprocessor|decode7|regs:2:reg_array|r|bits:31:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[31]~651_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[31]~651 .lut_mask = 16'hEA62;
defparam \myprocessor|decode7|valB[31]~651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N9
dffeas \myprocessor|decode7|regs:17:reg_array|r|bits:31:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[31]~88_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[17]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:17:reg_array|r|bits:31:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:17:reg_array|r|bits:31:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:17:reg_array|r|bits:31:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N29
dffeas \myprocessor|decode7|regs:21:reg_array|r|bits:31:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[31]~88_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[21]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:21:reg_array|r|bits:31:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:21:reg_array|r|bits:31:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:21:reg_array|r|bits:31:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N28
cycloneive_lcell_comb \myprocessor|decode7|valB[31]~642 (
// Equation(s):
// \myprocessor|decode7|valB[31]~642_combout  = (\myprocessor|decode4|F[3]~0_combout  & (((\myprocessor|decode4|F [2])))) # (!\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode4|F [2] & ((\myprocessor|decode7|regs:21:reg_array|r|bits:31:r~q ))) # 
// (!\myprocessor|decode4|F [2] & (\myprocessor|decode7|regs:17:reg_array|r|bits:31:r~q ))))

	.dataa(\myprocessor|decode4|F[3]~0_combout ),
	.datab(\myprocessor|decode7|regs:17:reg_array|r|bits:31:r~q ),
	.datac(\myprocessor|decode7|regs:21:reg_array|r|bits:31:r~q ),
	.datad(\myprocessor|decode4|F [2]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[31]~642_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[31]~642 .lut_mask = 16'hFA44;
defparam \myprocessor|decode7|valB[31]~642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N15
dffeas \myprocessor|decode7|regs:29:reg_array|r|bits:31:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[31]~88_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[29]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:29:reg_array|r|bits:31:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:29:reg_array|r|bits:31:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:29:reg_array|r|bits:31:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N29
dffeas \myprocessor|decode7|regs:25:reg_array|r|bits:31:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[31]~88_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[25]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:25:reg_array|r|bits:31:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:25:reg_array|r|bits:31:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:25:reg_array|r|bits:31:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N28
cycloneive_lcell_comb \myprocessor|decode7|valB[31]~643 (
// Equation(s):
// \myprocessor|decode7|valB[31]~643_combout  = (\myprocessor|decode7|valB[31]~642_combout  & ((\myprocessor|decode7|regs:29:reg_array|r|bits:31:r~q ) # ((!\myprocessor|decode4|F[3]~0_combout )))) # (!\myprocessor|decode7|valB[31]~642_combout  & 
// (((\myprocessor|decode7|regs:25:reg_array|r|bits:31:r~q  & \myprocessor|decode4|F[3]~0_combout ))))

	.dataa(\myprocessor|decode7|valB[31]~642_combout ),
	.datab(\myprocessor|decode7|regs:29:reg_array|r|bits:31:r~q ),
	.datac(\myprocessor|decode7|regs:25:reg_array|r|bits:31:r~q ),
	.datad(\myprocessor|decode4|F[3]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[31]~643_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[31]~643 .lut_mask = 16'hD8AA;
defparam \myprocessor|decode7|valB[31]~643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N19
dffeas \myprocessor|decode7|regs:16:reg_array|r|bits:31:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[31]~88_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:16:reg_array|r|bits:31:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:16:reg_array|r|bits:31:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:16:reg_array|r|bits:31:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y37_N1
dffeas \myprocessor|decode7|regs:24:reg_array|r|bits:31:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[31]~88_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [24]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:24:reg_array|r|bits:31:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:24:reg_array|r|bits:31:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:24:reg_array|r|bits:31:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N0
cycloneive_lcell_comb \myprocessor|decode7|valB[31]~640 (
// Equation(s):
// \myprocessor|decode7|valB[31]~640_combout  = (\myprocessor|decode4|F [2] & (((\myprocessor|decode4|F[3]~0_combout )))) # (!\myprocessor|decode4|F [2] & ((\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|regs:24:reg_array|r|bits:31:r~q ))) # 
// (!\myprocessor|decode4|F[3]~0_combout  & (\myprocessor|decode7|regs:16:reg_array|r|bits:31:r~q ))))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode7|regs:16:reg_array|r|bits:31:r~q ),
	.datac(\myprocessor|decode7|regs:24:reg_array|r|bits:31:r~q ),
	.datad(\myprocessor|decode4|F[3]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[31]~640_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[31]~640 .lut_mask = 16'hFA44;
defparam \myprocessor|decode7|valB[31]~640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N3
dffeas \myprocessor|decode7|regs:20:reg_array|r|bits:31:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[31]~88_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[20]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:20:reg_array|r|bits:31:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:20:reg_array|r|bits:31:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:20:reg_array|r|bits:31:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y36_N29
dffeas \myprocessor|decode7|regs:28:reg_array|r|bits:31:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[31]~88_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [28]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:28:reg_array|r|bits:31:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:28:reg_array|r|bits:31:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:28:reg_array|r|bits:31:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N2
cycloneive_lcell_comb \myprocessor|decode7|valB[31]~641 (
// Equation(s):
// \myprocessor|decode7|valB[31]~641_combout  = (\myprocessor|decode4|F [2] & ((\myprocessor|decode7|valB[31]~640_combout  & ((\myprocessor|decode7|regs:28:reg_array|r|bits:31:r~q ))) # (!\myprocessor|decode7|valB[31]~640_combout  & 
// (\myprocessor|decode7|regs:20:reg_array|r|bits:31:r~q )))) # (!\myprocessor|decode4|F [2] & (\myprocessor|decode7|valB[31]~640_combout ))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode7|valB[31]~640_combout ),
	.datac(\myprocessor|decode7|regs:20:reg_array|r|bits:31:r~q ),
	.datad(\myprocessor|decode7|regs:28:reg_array|r|bits:31:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[31]~641_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[31]~641 .lut_mask = 16'hEC64;
defparam \myprocessor|decode7|valB[31]~641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N18
cycloneive_lcell_comb \myprocessor|decode7|valB[31]~644 (
// Equation(s):
// \myprocessor|decode7|valB[31]~644_combout  = (\myprocessor|decode7|valB[21]~5_combout  & (((\myprocessor|decode7|valB[21]~6_combout ) # (\myprocessor|decode7|valB[31]~641_combout )))) # (!\myprocessor|decode7|valB[21]~5_combout  & 
// (\myprocessor|decode7|valB[31]~643_combout  & (!\myprocessor|decode7|valB[21]~6_combout )))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|valB[31]~643_combout ),
	.datac(\myprocessor|decode7|valB[21]~6_combout ),
	.datad(\myprocessor|decode7|valB[31]~641_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[31]~644_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[31]~644 .lut_mask = 16'hAEA4;
defparam \myprocessor|decode7|valB[31]~644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N17
dffeas \myprocessor|decode7|regs:31:reg_array|r|bits:31:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[31]~88_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:31:reg_array|r|bits:31:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:31:reg_array|r|bits:31:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:31:reg_array|r|bits:31:r .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y34_N23
dffeas \myprocessor|decode7|regs:27:reg_array|r|bits:31:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[31]~88_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[27]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:27:reg_array|r|bits:31:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:27:reg_array|r|bits:31:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:27:reg_array|r|bits:31:r .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y34_N11
dffeas \myprocessor|decode7|regs:23:reg_array|r|bits:31:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[31]~88_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[23]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:23:reg_array|r|bits:31:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:23:reg_array|r|bits:31:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:23:reg_array|r|bits:31:r .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N19
dffeas \myprocessor|decode7|regs:19:reg_array|r|bits:31:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[31]~88_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[19]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:19:reg_array|r|bits:31:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:19:reg_array|r|bits:31:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:19:reg_array|r|bits:31:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N10
cycloneive_lcell_comb \myprocessor|decode7|valB[31]~638 (
// Equation(s):
// \myprocessor|decode7|valB[31]~638_combout  = (\myprocessor|decode4|F [2] & ((\myprocessor|decode4|F[3]~0_combout ) # ((\myprocessor|decode7|regs:23:reg_array|r|bits:31:r~q )))) # (!\myprocessor|decode4|F [2] & (!\myprocessor|decode4|F[3]~0_combout  & 
// ((\myprocessor|decode7|regs:19:reg_array|r|bits:31:r~q ))))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:23:reg_array|r|bits:31:r~q ),
	.datad(\myprocessor|decode7|regs:19:reg_array|r|bits:31:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[31]~638_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[31]~638 .lut_mask = 16'hB9A8;
defparam \myprocessor|decode7|valB[31]~638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N22
cycloneive_lcell_comb \myprocessor|decode7|valB[31]~639 (
// Equation(s):
// \myprocessor|decode7|valB[31]~639_combout  = (\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|valB[31]~638_combout  & (\myprocessor|decode7|regs:31:reg_array|r|bits:31:r~q )) # (!\myprocessor|decode7|valB[31]~638_combout  & 
// ((\myprocessor|decode7|regs:27:reg_array|r|bits:31:r~q ))))) # (!\myprocessor|decode4|F[3]~0_combout  & (((\myprocessor|decode7|valB[31]~638_combout ))))

	.dataa(\myprocessor|decode4|F[3]~0_combout ),
	.datab(\myprocessor|decode7|regs:31:reg_array|r|bits:31:r~q ),
	.datac(\myprocessor|decode7|regs:27:reg_array|r|bits:31:r~q ),
	.datad(\myprocessor|decode7|valB[31]~638_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[31]~639_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[31]~639 .lut_mask = 16'hDDA0;
defparam \myprocessor|decode7|valB[31]~639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N13
dffeas \myprocessor|decode7|regs:18:reg_array|r|bits:31:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[31]~88_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[18]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:18:reg_array|r|bits:31:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:18:reg_array|r|bits:31:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:18:reg_array|r|bits:31:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y31_N11
dffeas \myprocessor|decode7|regs:26:reg_array|r|bits:31:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[31]~88_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[26]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:26:reg_array|r|bits:31:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:26:reg_array|r|bits:31:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:26:reg_array|r|bits:31:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N10
cycloneive_lcell_comb \myprocessor|decode7|valB[31]~645 (
// Equation(s):
// \myprocessor|decode7|valB[31]~645_combout  = (\myprocessor|decode4|F[3]~0_combout  & (((\myprocessor|decode7|regs:26:reg_array|r|bits:31:r~q ) # (\myprocessor|decode4|F [2])))) # (!\myprocessor|decode4|F[3]~0_combout  & 
// (\myprocessor|decode7|regs:18:reg_array|r|bits:31:r~q  & ((!\myprocessor|decode4|F [2]))))

	.dataa(\myprocessor|decode7|regs:18:reg_array|r|bits:31:r~q ),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:26:reg_array|r|bits:31:r~q ),
	.datad(\myprocessor|decode4|F [2]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[31]~645_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[31]~645 .lut_mask = 16'hCCE2;
defparam \myprocessor|decode7|valB[31]~645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N15
dffeas \myprocessor|decode7|regs:30:reg_array|r|bits:31:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[31]~88_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:30:reg_array|r|bits:31:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:30:reg_array|r|bits:31:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:30:reg_array|r|bits:31:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y31_N29
dffeas \myprocessor|decode7|regs:22:reg_array|r|bits:31:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[31]~88_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[22]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:22:reg_array|r|bits:31:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:31:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:31:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N28
cycloneive_lcell_comb \myprocessor|decode7|valB[31]~646 (
// Equation(s):
// \myprocessor|decode7|valB[31]~646_combout  = (\myprocessor|decode7|valB[31]~645_combout  & ((\myprocessor|decode7|regs:30:reg_array|r|bits:31:r~q ) # ((!\myprocessor|decode4|F [2])))) # (!\myprocessor|decode7|valB[31]~645_combout  & 
// (((\myprocessor|decode7|regs:22:reg_array|r|bits:31:r~q  & \myprocessor|decode4|F [2]))))

	.dataa(\myprocessor|decode7|valB[31]~645_combout ),
	.datab(\myprocessor|decode7|regs:30:reg_array|r|bits:31:r~q ),
	.datac(\myprocessor|decode7|regs:22:reg_array|r|bits:31:r~q ),
	.datad(\myprocessor|decode4|F [2]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[31]~646_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[31]~646 .lut_mask = 16'hD8AA;
defparam \myprocessor|decode7|valB[31]~646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N24
cycloneive_lcell_comb \myprocessor|decode7|valB[31]~647 (
// Equation(s):
// \myprocessor|decode7|valB[31]~647_combout  = (\myprocessor|decode7|valB[31]~644_combout  & (((\myprocessor|decode7|valB[31]~646_combout ) # (!\myprocessor|decode7|valB[21]~6_combout )))) # (!\myprocessor|decode7|valB[31]~644_combout  & 
// (\myprocessor|decode7|valB[31]~639_combout  & (\myprocessor|decode7|valB[21]~6_combout )))

	.dataa(\myprocessor|decode7|valB[31]~644_combout ),
	.datab(\myprocessor|decode7|valB[31]~639_combout ),
	.datac(\myprocessor|decode7|valB[21]~6_combout ),
	.datad(\myprocessor|decode7|valB[31]~646_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[31]~647_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[31]~647 .lut_mask = 16'hEA4A;
defparam \myprocessor|decode7|valB[31]~647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N28
cycloneive_lcell_comb \myprocessor|decode7|valB[31]~652 (
// Equation(s):
// \myprocessor|decode7|valB[31]~652_combout  = (\myprocessor|decode7|valB[21]~9_combout  & (((\myprocessor|decode7|valB[21]~20_combout )))) # (!\myprocessor|decode7|valB[21]~9_combout  & ((\myprocessor|decode7|valB[21]~20_combout  & 
// ((\myprocessor|decode7|valB[31]~647_combout ))) # (!\myprocessor|decode7|valB[21]~20_combout  & (\myprocessor|decode7|valB[31]~651_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~9_combout ),
	.datab(\myprocessor|decode7|valB[31]~651_combout ),
	.datac(\myprocessor|decode7|valB[21]~20_combout ),
	.datad(\myprocessor|decode7|valB[31]~647_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[31]~652_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[31]~652 .lut_mask = 16'hF4A4;
defparam \myprocessor|decode7|valB[31]~652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N14
cycloneive_lcell_comb \myprocessor|decode7|valB[31]~655 (
// Equation(s):
// \myprocessor|decode7|valB[31]~655_combout  = (\myprocessor|decode7|valB[21]~9_combout  & ((\myprocessor|decode7|valB[31]~652_combout  & ((\myprocessor|decode7|valB[31]~654_combout ))) # (!\myprocessor|decode7|valB[31]~652_combout  & 
// (\myprocessor|decode7|valB[31]~637_combout )))) # (!\myprocessor|decode7|valB[21]~9_combout  & (((\myprocessor|decode7|valB[31]~652_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~9_combout ),
	.datab(\myprocessor|decode7|valB[31]~637_combout ),
	.datac(\myprocessor|decode7|valB[31]~654_combout ),
	.datad(\myprocessor|decode7|valB[31]~652_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[31]~655_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[31]~655 .lut_mask = 16'hF588;
defparam \myprocessor|decode7|valB[31]~655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y47_N0
cycloneive_ram_block \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\myprocessor|decode1|Equal10~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\myprocessor|decode7|valB[31]~655_combout ,\myprocessor|decode7|valB[30]~635_combout }),
	.portaaddr({\myprocessor|execute02|R[11]~138_combout ,\myprocessor|execute02|R[10]~133_combout ,\myprocessor|execute02|R[9]~127_combout ,\myprocessor|execute02|R[8]~121_combout ,\myprocessor|execute02|R[7]~94_combout ,\myprocessor|execute02|R[6]~61_combout ,
\myprocessor|execute02|R[5]~54_combout ,\myprocessor|execute02|R[4]~87_combout ,\myprocessor|execute02|R[3]~82_combout ,\myprocessor|execute02|R[2]~77_combout ,\myprocessor|execute02|R[1]~100_combout ,\myprocessor|execute02|R[0]~70_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a30 .init_file = "test-fibonacci-dmem.hex";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ALTSYNCRAM";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 12;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 2;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 4095;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 12;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 2;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N24
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|upper0|carry[14]~12 (
// Equation(s):
// \myprocessor|execute02|adder_inst|upper0|carry[14]~12_combout  = (\myprocessor|decode7|valA[29]~635_combout  & ((\myprocessor|execute02|adder_inst|upper0|carry[13]~11_combout ) # (\myprocessor|execute01|F[29]~29_combout  $ 
// (!\myprocessor|decode1|ALUopcode[0]~1_combout )))) # (!\myprocessor|decode7|valA[29]~635_combout  & (\myprocessor|execute02|adder_inst|upper0|carry[13]~11_combout  & (\myprocessor|execute01|F[29]~29_combout  $ (!\myprocessor|decode1|ALUopcode[0]~1_combout 
// ))))

	.dataa(\myprocessor|decode7|valA[29]~635_combout ),
	.datab(\myprocessor|execute01|F[29]~29_combout ),
	.datac(\myprocessor|execute02|adder_inst|upper0|carry[13]~11_combout ),
	.datad(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|upper0|carry[14]~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|upper0|carry[14]~12 .lut_mask = 16'hE8B2;
defparam \myprocessor|execute02|adder_inst|upper0|carry[14]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N18
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|upper1|carry[14]~12 (
// Equation(s):
// \myprocessor|execute02|adder_inst|upper1|carry[14]~12_combout  = (\myprocessor|decode7|valA[29]~635_combout  & ((\myprocessor|execute02|adder_inst|upper1|carry[13]~11_combout ) # (\myprocessor|decode1|ALUopcode[0]~1_combout  $ 
// (!\myprocessor|execute01|F[29]~29_combout )))) # (!\myprocessor|decode7|valA[29]~635_combout  & (\myprocessor|execute02|adder_inst|upper1|carry[13]~11_combout  & (\myprocessor|decode1|ALUopcode[0]~1_combout  $ (!\myprocessor|execute01|F[29]~29_combout 
// ))))

	.dataa(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datab(\myprocessor|execute01|F[29]~29_combout ),
	.datac(\myprocessor|decode7|valA[29]~635_combout ),
	.datad(\myprocessor|execute02|adder_inst|upper1|carry[13]~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|upper1|carry[14]~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|upper1|carry[14]~12 .lut_mask = 16'hF990;
defparam \myprocessor|execute02|adder_inst|upper1|carry[14]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N30
cycloneive_lcell_comb \myprocessor|execute02|R[30]~225 (
// Equation(s):
// \myprocessor|execute02|R[30]~225_combout  = (\myprocessor|execute02|adder_inst|lower|cout~0_combout  & ((\myprocessor|execute02|adder_inst|upper1|carry[14]~12_combout ))) # (!\myprocessor|execute02|adder_inst|lower|cout~0_combout  & 
// (\myprocessor|execute02|adder_inst|upper0|carry[14]~12_combout ))

	.dataa(gnd),
	.datab(\myprocessor|execute02|adder_inst|upper0|carry[14]~12_combout ),
	.datac(\myprocessor|execute02|adder_inst|lower|cout~0_combout ),
	.datad(\myprocessor|execute02|adder_inst|upper1|carry[14]~12_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[30]~225_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[30]~225 .lut_mask = 16'hFC0C;
defparam \myprocessor|execute02|R[30]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N28
cycloneive_lcell_comb \myprocessor|decode7|valA[30]~677 (
// Equation(s):
// \myprocessor|decode7|valA[30]~677_combout  = (\myprocessor|decode7|valA[12]~0_combout  & \myprocessor|decode7|valA[30]~676_combout )

	.dataa(\myprocessor|decode7|valA[12]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|decode7|valA[30]~676_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[30]~677_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[30]~677 .lut_mask = 16'hAA00;
defparam \myprocessor|decode7|valA[30]~677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N20
cycloneive_lcell_comb \myprocessor|execute01|F[30]~31 (
// Equation(s):
// \myprocessor|execute01|F[30]~31_combout  = (\myprocessor|decode1|immed_notRT~combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [16])) # (!\myprocessor|decode1|immed_notRT~combout  & ((\myprocessor|decode7|valB[30]~635_combout )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [16]),
	.datab(\myprocessor|decode1|immed_notRT~combout ),
	.datac(\myprocessor|decode7|valB[30]~635_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|execute01|F[30]~31_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute01|F[30]~31 .lut_mask = 16'hB8B8;
defparam \myprocessor|execute01|F[30]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N16
cycloneive_lcell_comb \myprocessor|execute02|R[30]~226 (
// Equation(s):
// \myprocessor|execute02|R[30]~226_combout  = (\myprocessor|decode1|ALUopcode[1]~2_combout  & ((\myprocessor|decode7|valA[30]~677_combout  & ((\myprocessor|execute01|F[30]~31_combout ) # (!\myprocessor|decode1|ALUopcode[0]~1_combout ))) # 
// (!\myprocessor|decode7|valA[30]~677_combout  & (\myprocessor|execute01|F[30]~31_combout  & !\myprocessor|decode1|ALUopcode[0]~1_combout )))) # (!\myprocessor|decode1|ALUopcode[1]~2_combout  & (\myprocessor|decode7|valA[30]~677_combout  $ 
// (\myprocessor|execute01|F[30]~31_combout  $ (\myprocessor|decode1|ALUopcode[0]~1_combout ))))

	.dataa(\myprocessor|decode1|ALUopcode[1]~2_combout ),
	.datab(\myprocessor|decode7|valA[30]~677_combout ),
	.datac(\myprocessor|execute01|F[30]~31_combout ),
	.datad(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[30]~226_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[30]~226 .lut_mask = 16'hC1BC;
defparam \myprocessor|execute02|R[30]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N6
cycloneive_lcell_comb \myprocessor|execute02|R[30]~227 (
// Equation(s):
// \myprocessor|execute02|R[30]~227_combout  = (!\myprocessor|execute02|R[7]~49_combout  & (\myprocessor|execute02|R[30]~226_combout  $ (((!\myprocessor|decode1|ALUopcode[1]~2_combout  & !\myprocessor|execute02|R[30]~225_combout )))))

	.dataa(\myprocessor|execute02|R[7]~49_combout ),
	.datab(\myprocessor|decode1|ALUopcode[1]~2_combout ),
	.datac(\myprocessor|execute02|R[30]~225_combout ),
	.datad(\myprocessor|execute02|R[30]~226_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[30]~227_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[30]~227 .lut_mask = 16'h5401;
defparam \myprocessor|execute02|R[30]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N22
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxNxxx|F[30]~23 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxNxxx|F[30]~23_combout  = (!\myprocessor|execute01|F[0]~1_combout  & ((\myprocessor|execute01|F[1]~4_combout  & ((\myprocessor|decode7|valA[28]~613_combout ))) # (!\myprocessor|execute01|F[1]~4_combout  & 
// (\myprocessor|decode7|valA[30]~676_combout ))))

	.dataa(\myprocessor|execute01|F[0]~1_combout ),
	.datab(\myprocessor|decode7|valA[30]~676_combout ),
	.datac(\myprocessor|execute01|F[1]~4_combout ),
	.datad(\myprocessor|decode7|valA[28]~613_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxNxxx|F[30]~23_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxNxxx|F[30]~23 .lut_mask = 16'h5404;
defparam \myprocessor|execute02|shifter_inst|LxNxxx|F[30]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N28
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxNxxx|F[30]~22 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxNxxx|F[30]~22_combout  = (\myprocessor|execute01|F[0]~1_combout  & ((\myprocessor|execute01|F[1]~4_combout  & (\myprocessor|decode7|valA[27]~592_combout )) # (!\myprocessor|execute01|F[1]~4_combout  & 
// ((\myprocessor|decode7|valA[29]~634_combout )))))

	.dataa(\myprocessor|decode7|valA[27]~592_combout ),
	.datab(\myprocessor|execute01|F[0]~1_combout ),
	.datac(\myprocessor|execute01|F[1]~4_combout ),
	.datad(\myprocessor|decode7|valA[29]~634_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxNxxx|F[30]~22_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxNxxx|F[30]~22 .lut_mask = 16'h8C80;
defparam \myprocessor|execute02|shifter_inst|LxNxxx|F[30]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N26
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxNxxx|F[30]~24 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxNxxx|F[30]~24_combout  = (\myprocessor|execute01|F[3]~7_combout  & (((\myprocessor|execute02|shifter_inst|LxxxNx|F[22]~43_combout )))) # (!\myprocessor|execute01|F[3]~7_combout  & 
// ((\myprocessor|execute02|shifter_inst|LxNxxx|F[30]~23_combout ) # ((\myprocessor|execute02|shifter_inst|LxNxxx|F[30]~22_combout ))))

	.dataa(\myprocessor|execute02|shifter_inst|LxNxxx|F[30]~23_combout ),
	.datab(\myprocessor|execute02|shifter_inst|LxxxNx|F[22]~43_combout ),
	.datac(\myprocessor|execute02|shifter_inst|LxNxxx|F[30]~22_combout ),
	.datad(\myprocessor|execute01|F[3]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxNxxx|F[30]~24_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxNxxx|F[30]~24 .lut_mask = 16'hCCFA;
defparam \myprocessor|execute02|shifter_inst|LxNxxx|F[30]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N10
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxxNx|F[26]~59 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxxNx|F[26]~59_combout  = (\myprocessor|execute01|F[0]~1_combout  & (\myprocessor|execute02|shifter_inst|LxxxNx|F[26]~50_combout )) # (!\myprocessor|execute01|F[0]~1_combout  & 
// ((\myprocessor|execute02|shifter_inst|LxxxNx|F[27]~53_combout )))

	.dataa(gnd),
	.datab(\myprocessor|execute01|F[0]~1_combout ),
	.datac(\myprocessor|execute02|shifter_inst|LxxxNx|F[26]~50_combout ),
	.datad(\myprocessor|execute02|shifter_inst|LxxxNx|F[27]~53_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxxNx|F[26]~59_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[26]~59 .lut_mask = 16'hF3C0;
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[26]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N24
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxNxxx|F[30]~21 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxNxxx|F[30]~21_combout  = (\myprocessor|execute01|F[2]~5_combout  & ((\myprocessor|execute01|F[3]~7_combout  & (\myprocessor|execute02|shifter_inst|LxxxNx|F[18]~35_combout )) # (!\myprocessor|execute01|F[3]~7_combout  
// & ((\myprocessor|execute02|shifter_inst|LxxxNx|F[26]~59_combout )))))

	.dataa(\myprocessor|execute02|shifter_inst|LxxxNx|F[18]~35_combout ),
	.datab(\myprocessor|execute01|F[2]~5_combout ),
	.datac(\myprocessor|execute02|shifter_inst|LxxxNx|F[26]~59_combout ),
	.datad(\myprocessor|execute01|F[3]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxNxxx|F[30]~21_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxNxxx|F[30]~21 .lut_mask = 16'h88C0;
defparam \myprocessor|execute02|shifter_inst|LxNxxx|F[30]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N12
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxNxxx|F[30]~25 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxNxxx|F[30]~25_combout  = (\myprocessor|execute02|shifter_inst|LxNxxx|F[30]~21_combout ) # ((\myprocessor|execute02|shifter_inst|LxNxxx|F[30]~24_combout  & !\myprocessor|execute01|F[2]~5_combout ))

	.dataa(\myprocessor|execute02|shifter_inst|LxNxxx|F[30]~24_combout ),
	.datab(\myprocessor|execute02|shifter_inst|LxNxxx|F[30]~21_combout ),
	.datac(gnd),
	.datad(\myprocessor|execute01|F[2]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxNxxx|F[30]~25_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxNxxx|F[30]~25 .lut_mask = 16'hCCEE;
defparam \myprocessor|execute02|shifter_inst|LxNxxx|F[30]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N20
cycloneive_lcell_comb \myprocessor|execute02|R[30]~228 (
// Equation(s):
// \myprocessor|execute02|R[30]~228_combout  = (\myprocessor|decode1|ALUopcode[0]~1_combout  & (\myprocessor|execute02|shifter_inst|LxNxxx|F[30]~25_combout  & (\myprocessor|decode7|valA[12]~0_combout ))) # (!\myprocessor|decode1|ALUopcode[0]~1_combout  & 
// (((\myprocessor|execute02|shifter_inst|RxNxxx|F~23_combout ))))

	.dataa(\myprocessor|execute02|shifter_inst|LxNxxx|F[30]~25_combout ),
	.datab(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datac(\myprocessor|decode7|valA[12]~0_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxNxxx|F~23_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[30]~228_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[30]~228 .lut_mask = 16'hB380;
defparam \myprocessor|execute02|R[30]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N18
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxNxxx|F[14]~20 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxNxxx|F[14]~20_combout  = (\myprocessor|execute01|F[3]~7_combout  & (\myprocessor|execute02|shifter_inst|LxNxxx|F[14]~4_combout )) # (!\myprocessor|execute01|F[3]~7_combout  & 
// ((\myprocessor|execute02|shifter_inst|LxxNxx|F[14]~6_combout )))

	.dataa(\myprocessor|execute01|F[3]~7_combout ),
	.datab(\myprocessor|execute02|shifter_inst|LxNxxx|F[14]~4_combout ),
	.datac(\myprocessor|execute02|shifter_inst|LxxNxx|F[14]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxNxxx|F[14]~20_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxNxxx|F[14]~20 .lut_mask = 16'hD8D8;
defparam \myprocessor|execute02|shifter_inst|LxNxxx|F[14]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N22
cycloneive_lcell_comb \myprocessor|execute02|R[30]~229 (
// Equation(s):
// \myprocessor|execute02|R[30]~229_combout  = (\myprocessor|execute01|F[4]~8_combout  & (((\myprocessor|decode1|ALUopcode[0]~1_combout  & \myprocessor|execute02|shifter_inst|LxNxxx|F[14]~20_combout )))) # (!\myprocessor|execute01|F[4]~8_combout  & 
// (\myprocessor|execute02|R[30]~228_combout ))

	.dataa(\myprocessor|execute01|F[4]~8_combout ),
	.datab(\myprocessor|execute02|R[30]~228_combout ),
	.datac(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datad(\myprocessor|execute02|shifter_inst|LxNxxx|F[14]~20_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[30]~229_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[30]~229 .lut_mask = 16'hE444;
defparam \myprocessor|execute02|R[30]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N0
cycloneive_lcell_comb \myprocessor|execute02|R[30]~230 (
// Equation(s):
// \myprocessor|execute02|R[30]~230_combout  = (\myprocessor|execute02|R[30]~227_combout ) # ((\myprocessor|execute02|R[7]~49_combout  & \myprocessor|execute02|R[30]~229_combout ))

	.dataa(\myprocessor|execute02|R[30]~227_combout ),
	.datab(gnd),
	.datac(\myprocessor|execute02|R[7]~49_combout ),
	.datad(\myprocessor|execute02|R[30]~229_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[30]~230_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[30]~230 .lut_mask = 16'hFAAA;
defparam \myprocessor|execute02|R[30]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N28
cycloneive_lcell_comb \myprocessor|writeback1|F[30]~89 (
// Equation(s):
// \myprocessor|writeback1|F[30]~89_combout  = (\myprocessor|decode1|Equal7~0_combout  & (\myprocessor|memory1|altsyncram_component|auto_generated|q_a [30])) # (!\myprocessor|decode1|Equal7~0_combout  & (((\myprocessor|writeback1|F[7]~13_combout  & 
// \myprocessor|execute02|R[30]~230_combout ))))

	.dataa(\myprocessor|memory1|altsyncram_component|auto_generated|q_a [30]),
	.datab(\myprocessor|writeback1|F[7]~13_combout ),
	.datac(\myprocessor|decode1|Equal7~0_combout ),
	.datad(\myprocessor|execute02|R[30]~230_combout ),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[30]~89_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[30]~89 .lut_mask = 16'hACA0;
defparam \myprocessor|writeback1|F[30]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y29_N25
dffeas \myprocessor|decode7|regs:11:reg_array|r|bits:30:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[30]~89_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[11]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:11:reg_array|r|bits:30:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:30:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:30:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N2
cycloneive_lcell_comb \myprocessor|decode7|valB[30]~626 (
// Equation(s):
// \myprocessor|decode7|valB[30]~626_combout  = (\myprocessor|decode7|valB[21]~6_combout  & (\myprocessor|decode7|valB[21]~5_combout )) # (!\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[21]~5_combout  & 
// ((\myprocessor|decode7|regs:8:reg_array|r|bits:30:r~q ))) # (!\myprocessor|decode7|valB[21]~5_combout  & (\myprocessor|decode7|regs:9:reg_array|r|bits:30:r~q ))))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|valB[21]~5_combout ),
	.datac(\myprocessor|decode7|regs:9:reg_array|r|bits:30:r~q ),
	.datad(\myprocessor|decode7|regs:8:reg_array|r|bits:30:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[30]~626_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[30]~626 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valB[30]~626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N20
cycloneive_lcell_comb \myprocessor|decode7|valB[30]~627 (
// Equation(s):
// \myprocessor|decode7|valB[30]~627_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[30]~626_combout  & ((\myprocessor|decode7|regs:10:reg_array|r|bits:30:r~q ))) # (!\myprocessor|decode7|valB[30]~626_combout  & 
// (\myprocessor|decode7|regs:11:reg_array|r|bits:30:r~q )))) # (!\myprocessor|decode7|valB[21]~6_combout  & (((\myprocessor|decode7|valB[30]~626_combout ))))

	.dataa(\myprocessor|decode7|regs:11:reg_array|r|bits:30:r~q ),
	.datab(\myprocessor|decode7|valB[21]~6_combout ),
	.datac(\myprocessor|decode7|regs:10:reg_array|r|bits:30:r~q ),
	.datad(\myprocessor|decode7|valB[30]~626_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[30]~627_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[30]~627 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valB[30]~627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N6
cycloneive_lcell_comb \myprocessor|decode7|valB[30]~628 (
// Equation(s):
// \myprocessor|decode7|valB[30]~628_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|regs:7:reg_array|r|bits:30:r~q ) # ((\myprocessor|decode7|valB[21]~5_combout )))) # (!\myprocessor|decode7|valB[21]~6_combout  & 
// (((\myprocessor|decode7|regs:5:reg_array|r|bits:30:r~q  & !\myprocessor|decode7|valB[21]~5_combout ))))

	.dataa(\myprocessor|decode7|regs:7:reg_array|r|bits:30:r~q ),
	.datab(\myprocessor|decode7|valB[21]~6_combout ),
	.datac(\myprocessor|decode7|regs:5:reg_array|r|bits:30:r~q ),
	.datad(\myprocessor|decode7|valB[21]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[30]~628_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[30]~628 .lut_mask = 16'hCCB8;
defparam \myprocessor|decode7|valB[30]~628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N26
cycloneive_lcell_comb \myprocessor|decode7|valB[30]~629 (
// Equation(s):
// \myprocessor|decode7|valB[30]~629_combout  = (\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[30]~628_combout  & ((\myprocessor|decode7|regs:6:reg_array|r|bits:30:r~q ))) # (!\myprocessor|decode7|valB[30]~628_combout  & 
// (\myprocessor|decode7|regs:4:reg_array|r|bits:30:r~q )))) # (!\myprocessor|decode7|valB[21]~5_combout  & (((\myprocessor|decode7|valB[30]~628_combout ))))

	.dataa(\myprocessor|decode7|regs:4:reg_array|r|bits:30:r~q ),
	.datab(\myprocessor|decode7|valB[21]~5_combout ),
	.datac(\myprocessor|decode7|regs:6:reg_array|r|bits:30:r~q ),
	.datad(\myprocessor|decode7|valB[30]~628_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[30]~629_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[30]~629 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valB[30]~629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N20
cycloneive_lcell_comb \myprocessor|decode7|valB[30]~630 (
// Equation(s):
// \myprocessor|decode7|valB[30]~630_combout  = (\myprocessor|decode7|valB[21]~23_combout  & (\myprocessor|decode7|valB[21]~26_combout )) # (!\myprocessor|decode7|valB[21]~23_combout  & ((\myprocessor|decode7|valB[21]~26_combout  & 
// (\myprocessor|decode7|valB[30]~629_combout )) # (!\myprocessor|decode7|valB[21]~26_combout  & ((\myprocessor|decode7|regs:1:reg_array|r|bits:30:r~q )))))

	.dataa(\myprocessor|decode7|valB[21]~23_combout ),
	.datab(\myprocessor|decode7|valB[21]~26_combout ),
	.datac(\myprocessor|decode7|valB[30]~629_combout ),
	.datad(\myprocessor|decode7|regs:1:reg_array|r|bits:30:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[30]~630_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[30]~630 .lut_mask = 16'hD9C8;
defparam \myprocessor|decode7|valB[30]~630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N6
cycloneive_lcell_comb \myprocessor|decode7|valB[30]~631 (
// Equation(s):
// \myprocessor|decode7|valB[30]~631_combout  = (\myprocessor|decode7|valB[21]~656_combout  & ((\myprocessor|decode7|valB[30]~630_combout  & (\myprocessor|decode7|regs:2:reg_array|r|bits:30:r~q )) # (!\myprocessor|decode7|valB[30]~630_combout  & 
// ((\myprocessor|decode7|regs:3:reg_array|r|bits:30:r~q ))))) # (!\myprocessor|decode7|valB[21]~656_combout  & (((\myprocessor|decode7|valB[30]~630_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~656_combout ),
	.datab(\myprocessor|decode7|regs:2:reg_array|r|bits:30:r~q ),
	.datac(\myprocessor|decode7|regs:3:reg_array|r|bits:30:r~q ),
	.datad(\myprocessor|decode7|valB[30]~630_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[30]~631_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[30]~631 .lut_mask = 16'hDDA0;
defparam \myprocessor|decode7|valB[30]~631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N28
cycloneive_lcell_comb \myprocessor|decode7|valB[30]~632 (
// Equation(s):
// \myprocessor|decode7|valB[30]~632_combout  = (\myprocessor|decode7|valB[21]~9_combout  & ((\myprocessor|decode7|valB[30]~627_combout ) # ((\myprocessor|decode7|valB[21]~20_combout )))) # (!\myprocessor|decode7|valB[21]~9_combout  & 
// (((!\myprocessor|decode7|valB[21]~20_combout  & \myprocessor|decode7|valB[30]~631_combout ))))

	.dataa(\myprocessor|decode7|valB[30]~627_combout ),
	.datab(\myprocessor|decode7|valB[21]~9_combout ),
	.datac(\myprocessor|decode7|valB[21]~20_combout ),
	.datad(\myprocessor|decode7|valB[30]~631_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[30]~632_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[30]~632 .lut_mask = 16'hCBC8;
defparam \myprocessor|decode7|valB[30]~632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N20
cycloneive_lcell_comb \myprocessor|decode7|valB[30]~618 (
// Equation(s):
// \myprocessor|decode7|valB[30]~618_combout  = (\myprocessor|decode4|F [2] & (((\myprocessor|decode7|regs:23:reg_array|r|bits:30:r~q ) # (\myprocessor|decode4|F[3]~0_combout )))) # (!\myprocessor|decode4|F [2] & 
// (\myprocessor|decode7|regs:19:reg_array|r|bits:30:r~q  & ((!\myprocessor|decode4|F[3]~0_combout ))))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode7|regs:19:reg_array|r|bits:30:r~q ),
	.datac(\myprocessor|decode7|regs:23:reg_array|r|bits:30:r~q ),
	.datad(\myprocessor|decode4|F[3]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[30]~618_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[30]~618 .lut_mask = 16'hAAE4;
defparam \myprocessor|decode7|valB[30]~618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N6
cycloneive_lcell_comb \myprocessor|decode7|valB[30]~619 (
// Equation(s):
// \myprocessor|decode7|valB[30]~619_combout  = (\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|valB[30]~618_combout  & (\myprocessor|decode7|regs:31:reg_array|r|bits:30:r~q )) # (!\myprocessor|decode7|valB[30]~618_combout  & 
// ((\myprocessor|decode7|regs:27:reg_array|r|bits:30:r~q ))))) # (!\myprocessor|decode4|F[3]~0_combout  & (\myprocessor|decode7|valB[30]~618_combout ))

	.dataa(\myprocessor|decode4|F[3]~0_combout ),
	.datab(\myprocessor|decode7|valB[30]~618_combout ),
	.datac(\myprocessor|decode7|regs:31:reg_array|r|bits:30:r~q ),
	.datad(\myprocessor|decode7|regs:27:reg_array|r|bits:30:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[30]~619_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[30]~619 .lut_mask = 16'hE6C4;
defparam \myprocessor|decode7|valB[30]~619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N10
cycloneive_lcell_comb \myprocessor|decode7|valB[30]~620 (
// Equation(s):
// \myprocessor|decode7|valB[30]~620_combout  = (\myprocessor|decode4|F [2] & ((\myprocessor|decode4|F[3]~0_combout ) # ((\myprocessor|decode7|regs:21:reg_array|r|bits:30:r~q )))) # (!\myprocessor|decode4|F [2] & (!\myprocessor|decode4|F[3]~0_combout  & 
// ((\myprocessor|decode7|regs:17:reg_array|r|bits:30:r~q ))))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:21:reg_array|r|bits:30:r~q ),
	.datad(\myprocessor|decode7|regs:17:reg_array|r|bits:30:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[30]~620_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[30]~620 .lut_mask = 16'hB9A8;
defparam \myprocessor|decode7|valB[30]~620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N24
cycloneive_lcell_comb \myprocessor|decode7|valB[30]~621 (
// Equation(s):
// \myprocessor|decode7|valB[30]~621_combout  = (\myprocessor|decode7|valB[30]~620_combout  & ((\myprocessor|decode7|regs:29:reg_array|r|bits:30:r~q ) # ((!\myprocessor|decode4|F[3]~0_combout )))) # (!\myprocessor|decode7|valB[30]~620_combout  & 
// (((\myprocessor|decode7|regs:25:reg_array|r|bits:30:r~q  & \myprocessor|decode4|F[3]~0_combout ))))

	.dataa(\myprocessor|decode7|valB[30]~620_combout ),
	.datab(\myprocessor|decode7|regs:29:reg_array|r|bits:30:r~q ),
	.datac(\myprocessor|decode7|regs:25:reg_array|r|bits:30:r~q ),
	.datad(\myprocessor|decode4|F[3]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[30]~621_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[30]~621 .lut_mask = 16'hD8AA;
defparam \myprocessor|decode7|valB[30]~621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N0
cycloneive_lcell_comb \myprocessor|decode7|valB[30]~622 (
// Equation(s):
// \myprocessor|decode7|valB[30]~622_combout  = (\myprocessor|decode7|valB[21]~5_combout  & (((\myprocessor|decode7|valB[21]~6_combout )))) # (!\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[21]~6_combout  & 
// (\myprocessor|decode7|valB[30]~619_combout )) # (!\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[30]~621_combout )))))

	.dataa(\myprocessor|decode7|valB[30]~619_combout ),
	.datab(\myprocessor|decode7|valB[21]~5_combout ),
	.datac(\myprocessor|decode7|valB[21]~6_combout ),
	.datad(\myprocessor|decode7|valB[30]~621_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[30]~622_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[30]~622 .lut_mask = 16'hE3E0;
defparam \myprocessor|decode7|valB[30]~622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N4
cycloneive_lcell_comb \myprocessor|decode7|valB[30]~616 (
// Equation(s):
// \myprocessor|decode7|valB[30]~616_combout  = (\myprocessor|decode4|F[3]~0_combout  & (((\myprocessor|decode7|regs:24:reg_array|r|bits:30:r~q ) # (\myprocessor|decode4|F [2])))) # (!\myprocessor|decode4|F[3]~0_combout  & 
// (\myprocessor|decode7|regs:16:reg_array|r|bits:30:r~q  & ((!\myprocessor|decode4|F [2]))))

	.dataa(\myprocessor|decode7|regs:16:reg_array|r|bits:30:r~q ),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:24:reg_array|r|bits:30:r~q ),
	.datad(\myprocessor|decode4|F [2]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[30]~616_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[30]~616 .lut_mask = 16'hCCE2;
defparam \myprocessor|decode7|valB[30]~616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N0
cycloneive_lcell_comb \myprocessor|decode7|valB[30]~617 (
// Equation(s):
// \myprocessor|decode7|valB[30]~617_combout  = (\myprocessor|decode4|F [2] & ((\myprocessor|decode7|valB[30]~616_combout  & ((\myprocessor|decode7|regs:28:reg_array|r|bits:30:r~q ))) # (!\myprocessor|decode7|valB[30]~616_combout  & 
// (\myprocessor|decode7|regs:20:reg_array|r|bits:30:r~q )))) # (!\myprocessor|decode4|F [2] & (\myprocessor|decode7|valB[30]~616_combout ))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode7|valB[30]~616_combout ),
	.datac(\myprocessor|decode7|regs:20:reg_array|r|bits:30:r~q ),
	.datad(\myprocessor|decode7|regs:28:reg_array|r|bits:30:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[30]~617_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[30]~617 .lut_mask = 16'hEC64;
defparam \myprocessor|decode7|valB[30]~617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N26
cycloneive_lcell_comb \myprocessor|decode7|valB[30]~623 (
// Equation(s):
// \myprocessor|decode7|valB[30]~623_combout  = (\myprocessor|decode4|F[3]~0_combout  & (((\myprocessor|decode7|regs:26:reg_array|r|bits:30:r~q ) # (\myprocessor|decode4|F [2])))) # (!\myprocessor|decode4|F[3]~0_combout  & 
// (\myprocessor|decode7|regs:18:reg_array|r|bits:30:r~q  & ((!\myprocessor|decode4|F [2]))))

	.dataa(\myprocessor|decode7|regs:18:reg_array|r|bits:30:r~q ),
	.datab(\myprocessor|decode7|regs:26:reg_array|r|bits:30:r~q ),
	.datac(\myprocessor|decode4|F[3]~0_combout ),
	.datad(\myprocessor|decode4|F [2]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[30]~623_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[30]~623 .lut_mask = 16'hF0CA;
defparam \myprocessor|decode7|valB[30]~623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N8
cycloneive_lcell_comb \myprocessor|decode7|valB[30]~624 (
// Equation(s):
// \myprocessor|decode7|valB[30]~624_combout  = (\myprocessor|decode7|valB[30]~623_combout  & (((\myprocessor|decode7|regs:30:reg_array|r|bits:30:r~q ) # (!\myprocessor|decode4|F [2])))) # (!\myprocessor|decode7|valB[30]~623_combout  & 
// (\myprocessor|decode7|regs:22:reg_array|r|bits:30:r~q  & ((\myprocessor|decode4|F [2]))))

	.dataa(\myprocessor|decode7|valB[30]~623_combout ),
	.datab(\myprocessor|decode7|regs:22:reg_array|r|bits:30:r~q ),
	.datac(\myprocessor|decode7|regs:30:reg_array|r|bits:30:r~q ),
	.datad(\myprocessor|decode4|F [2]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[30]~624_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[30]~624 .lut_mask = 16'hE4AA;
defparam \myprocessor|decode7|valB[30]~624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N16
cycloneive_lcell_comb \myprocessor|decode7|valB[30]~625 (
// Equation(s):
// \myprocessor|decode7|valB[30]~625_combout  = (\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[30]~622_combout  & ((\myprocessor|decode7|valB[30]~624_combout ))) # (!\myprocessor|decode7|valB[30]~622_combout  & 
// (\myprocessor|decode7|valB[30]~617_combout )))) # (!\myprocessor|decode7|valB[21]~5_combout  & (\myprocessor|decode7|valB[30]~622_combout ))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|valB[30]~622_combout ),
	.datac(\myprocessor|decode7|valB[30]~617_combout ),
	.datad(\myprocessor|decode7|valB[30]~624_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[30]~625_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[30]~625 .lut_mask = 16'hEC64;
defparam \myprocessor|decode7|valB[30]~625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N22
cycloneive_lcell_comb \myprocessor|decode7|valB[30]~633 (
// Equation(s):
// \myprocessor|decode7|valB[30]~633_combout  = (\myprocessor|decode7|valB[21]~5_combout  & (((\myprocessor|decode7|valB[21]~6_combout )))) # (!\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[21]~6_combout  & 
// (\myprocessor|decode7|regs:15:reg_array|r|bits:30:r~q )) # (!\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|regs:13:reg_array|r|bits:30:r~q )))))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|regs:15:reg_array|r|bits:30:r~q ),
	.datac(\myprocessor|decode7|regs:13:reg_array|r|bits:30:r~q ),
	.datad(\myprocessor|decode7|valB[21]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[30]~633_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[30]~633 .lut_mask = 16'hEE50;
defparam \myprocessor|decode7|valB[30]~633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N10
cycloneive_lcell_comb \myprocessor|decode7|valB[30]~634 (
// Equation(s):
// \myprocessor|decode7|valB[30]~634_combout  = (\myprocessor|decode7|valB[30]~633_combout  & ((\myprocessor|decode7|regs:14:reg_array|r|bits:30:r~q ) # ((!\myprocessor|decode7|valB[21]~5_combout )))) # (!\myprocessor|decode7|valB[30]~633_combout  & 
// (((\myprocessor|decode7|regs:12:reg_array|r|bits:30:r~q  & \myprocessor|decode7|valB[21]~5_combout ))))

	.dataa(\myprocessor|decode7|regs:14:reg_array|r|bits:30:r~q ),
	.datab(\myprocessor|decode7|regs:12:reg_array|r|bits:30:r~q ),
	.datac(\myprocessor|decode7|valB[30]~633_combout ),
	.datad(\myprocessor|decode7|valB[21]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[30]~634_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[30]~634 .lut_mask = 16'hACF0;
defparam \myprocessor|decode7|valB[30]~634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N12
cycloneive_lcell_comb \myprocessor|decode7|valB[30]~635 (
// Equation(s):
// \myprocessor|decode7|valB[30]~635_combout  = (\myprocessor|decode7|valB[30]~632_combout  & (((\myprocessor|decode7|valB[30]~634_combout ) # (!\myprocessor|decode7|valB[21]~20_combout )))) # (!\myprocessor|decode7|valB[30]~632_combout  & 
// (\myprocessor|decode7|valB[30]~625_combout  & (\myprocessor|decode7|valB[21]~20_combout )))

	.dataa(\myprocessor|decode7|valB[30]~632_combout ),
	.datab(\myprocessor|decode7|valB[30]~625_combout ),
	.datac(\myprocessor|decode7|valB[21]~20_combout ),
	.datad(\myprocessor|decode7|valB[30]~634_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[30]~635_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[30]~635 .lut_mask = 16'hEA4A;
defparam \myprocessor|decode7|valB[30]~635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N26
cycloneive_lcell_comb \myprocessor|execute02|R[31]~217 (
// Equation(s):
// \myprocessor|execute02|R[31]~217_combout  = (\myprocessor|execute02|R[16]~62_combout  & \myprocessor|execute02|shifter_inst|RxNxxx|F~24_combout )

	.dataa(\myprocessor|execute02|R[16]~62_combout ),
	.datab(gnd),
	.datac(\myprocessor|execute02|shifter_inst|RxNxxx|F~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[31]~217_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[31]~217 .lut_mask = 16'hA0A0;
defparam \myprocessor|execute02|R[31]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N24
cycloneive_lcell_comb \myprocessor|execute02|R[31]~219 (
// Equation(s):
// \myprocessor|execute02|R[31]~219_combout  = (\myprocessor|execute01|F[0]~1_combout  & ((\myprocessor|decode7|valA[30]~676_combout ) # ((\myprocessor|execute01|F[1]~4_combout )))) # (!\myprocessor|execute01|F[0]~1_combout  & 
// (((!\myprocessor|execute01|F[1]~4_combout  & \myprocessor|decode7|valA[31]~655_combout ))))

	.dataa(\myprocessor|execute01|F[0]~1_combout ),
	.datab(\myprocessor|decode7|valA[30]~676_combout ),
	.datac(\myprocessor|execute01|F[1]~4_combout ),
	.datad(\myprocessor|decode7|valA[31]~655_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[31]~219_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[31]~219 .lut_mask = 16'hADA8;
defparam \myprocessor|execute02|R[31]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N18
cycloneive_lcell_comb \myprocessor|execute02|R[31]~220 (
// Equation(s):
// \myprocessor|execute02|R[31]~220_combout  = (\myprocessor|execute01|F[1]~4_combout  & ((\myprocessor|execute02|R[31]~219_combout  & ((\myprocessor|decode7|valA[28]~613_combout ))) # (!\myprocessor|execute02|R[31]~219_combout  & 
// (\myprocessor|decode7|valA[29]~634_combout )))) # (!\myprocessor|execute01|F[1]~4_combout  & (((\myprocessor|execute02|R[31]~219_combout ))))

	.dataa(\myprocessor|decode7|valA[29]~634_combout ),
	.datab(\myprocessor|decode7|valA[28]~613_combout ),
	.datac(\myprocessor|execute01|F[1]~4_combout ),
	.datad(\myprocessor|execute02|R[31]~219_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[31]~220_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[31]~220 .lut_mask = 16'hCFA0;
defparam \myprocessor|execute02|R[31]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N0
cycloneive_lcell_comb \myprocessor|execute02|R[31]~221 (
// Equation(s):
// \myprocessor|execute02|R[31]~221_combout  = (!\myprocessor|execute01|F[2]~5_combout  & ((\myprocessor|execute01|F[3]~7_combout  & ((\myprocessor|execute02|shifter_inst|LxxxNx|F[23]~45_combout ))) # (!\myprocessor|execute01|F[3]~7_combout  & 
// (\myprocessor|execute02|R[31]~220_combout ))))

	.dataa(\myprocessor|execute01|F[3]~7_combout ),
	.datab(\myprocessor|execute02|R[31]~220_combout ),
	.datac(\myprocessor|execute02|shifter_inst|LxxxNx|F[23]~45_combout ),
	.datad(\myprocessor|execute01|F[2]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[31]~221_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[31]~221 .lut_mask = 16'h00E4;
defparam \myprocessor|execute02|R[31]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N4
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxNxxx|F[15]~19 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxNxxx|F[15]~19_combout  = (\myprocessor|execute02|shifter_inst|LxNxxx|F[15]~14_combout ) # (\myprocessor|execute02|shifter_inst|LxNxxx|F[15]~13_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|execute02|shifter_inst|LxNxxx|F[15]~14_combout ),
	.datad(\myprocessor|execute02|shifter_inst|LxNxxx|F[15]~13_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxNxxx|F[15]~19_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxNxxx|F[15]~19 .lut_mask = 16'hFFF0;
defparam \myprocessor|execute02|shifter_inst|LxNxxx|F[15]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N0
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LxxxNx|F[27]~58 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LxxxNx|F[27]~58_combout  = (\myprocessor|execute02|shifter_inst|LxxxNx|F[27]~56_combout ) # ((\myprocessor|execute01|F[0]~1_combout  & \myprocessor|execute02|shifter_inst|LxxxNx|F[27]~53_combout ))

	.dataa(gnd),
	.datab(\myprocessor|execute01|F[0]~1_combout ),
	.datac(\myprocessor|execute02|shifter_inst|LxxxNx|F[27]~53_combout ),
	.datad(\myprocessor|execute02|shifter_inst|LxxxNx|F[27]~56_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LxxxNx|F[27]~58_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[27]~58 .lut_mask = 16'hFFC0;
defparam \myprocessor|execute02|shifter_inst|LxxxNx|F[27]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N30
cycloneive_lcell_comb \myprocessor|execute02|R[31]~218 (
// Equation(s):
// \myprocessor|execute02|R[31]~218_combout  = (\myprocessor|execute01|F[2]~5_combout  & ((\myprocessor|execute01|F[3]~7_combout  & ((\myprocessor|execute02|shifter_inst|LxxxNx|F[19]~37_combout ))) # (!\myprocessor|execute01|F[3]~7_combout  & 
// (\myprocessor|execute02|shifter_inst|LxxxNx|F[27]~58_combout ))))

	.dataa(\myprocessor|execute01|F[3]~7_combout ),
	.datab(\myprocessor|execute02|shifter_inst|LxxxNx|F[27]~58_combout ),
	.datac(\myprocessor|execute02|shifter_inst|LxxxNx|F[19]~37_combout ),
	.datad(\myprocessor|execute01|F[2]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[31]~218_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[31]~218 .lut_mask = 16'hE400;
defparam \myprocessor|execute02|R[31]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N2
cycloneive_lcell_comb \myprocessor|execute02|R[31]~222 (
// Equation(s):
// \myprocessor|execute02|R[31]~222_combout  = (\myprocessor|execute01|F[4]~8_combout  & (((\myprocessor|execute02|shifter_inst|LxNxxx|F[15]~19_combout )))) # (!\myprocessor|execute01|F[4]~8_combout  & ((\myprocessor|execute02|R[31]~221_combout ) # 
// ((\myprocessor|execute02|R[31]~218_combout ))))

	.dataa(\myprocessor|execute01|F[4]~8_combout ),
	.datab(\myprocessor|execute02|R[31]~221_combout ),
	.datac(\myprocessor|execute02|shifter_inst|LxNxxx|F[15]~19_combout ),
	.datad(\myprocessor|execute02|R[31]~218_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[31]~222_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[31]~222 .lut_mask = 16'hF5E4;
defparam \myprocessor|execute02|R[31]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N20
cycloneive_lcell_comb \myprocessor|execute02|R[31]~223 (
// Equation(s):
// \myprocessor|execute02|R[31]~223_combout  = (\myprocessor|execute02|R[31]~217_combout ) # ((\myprocessor|decode1|ALUopcode[0]~1_combout  & (\myprocessor|decode7|valA[12]~0_combout  & \myprocessor|execute02|R[31]~222_combout )))

	.dataa(\myprocessor|execute02|R[31]~217_combout ),
	.datab(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datac(\myprocessor|decode7|valA[12]~0_combout ),
	.datad(\myprocessor|execute02|R[31]~222_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[31]~223_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[31]~223 .lut_mask = 16'hEAAA;
defparam \myprocessor|execute02|R[31]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N24
cycloneive_lcell_comb \myprocessor|execute01|F[31]~32 (
// Equation(s):
// \myprocessor|execute01|F[31]~32_combout  = (\myprocessor|decode1|immed_notRT~combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [16])) # (!\myprocessor|decode1|immed_notRT~combout  & ((\myprocessor|decode7|valB[31]~655_combout )))

	.dataa(gnd),
	.datab(\myprocessor|decode1|immed_notRT~combout ),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [16]),
	.datad(\myprocessor|decode7|valB[31]~655_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute01|F[31]~32_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute01|F[31]~32 .lut_mask = 16'hF3C0;
defparam \myprocessor|execute01|F[31]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N26
cycloneive_lcell_comb \myprocessor|execute02|R[31]~215 (
// Equation(s):
// \myprocessor|execute02|R[31]~215_combout  = (\myprocessor|decode1|ALUopcode[1]~2_combout  & ((\myprocessor|decode1|ALUopcode[0]~1_combout  & (\myprocessor|execute01|F[31]~32_combout  & \myprocessor|decode7|valA[31]~656_combout )) # 
// (!\myprocessor|decode1|ALUopcode[0]~1_combout  & ((\myprocessor|execute01|F[31]~32_combout ) # (\myprocessor|decode7|valA[31]~656_combout )))))

	.dataa(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datab(\myprocessor|decode1|ALUopcode[1]~2_combout ),
	.datac(\myprocessor|execute01|F[31]~32_combout ),
	.datad(\myprocessor|decode7|valA[31]~656_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[31]~215_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[31]~215 .lut_mask = 16'hC440;
defparam \myprocessor|execute02|R[31]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N2
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|upper0|carry[15]~13 (
// Equation(s):
// \myprocessor|execute02|adder_inst|upper0|carry[15]~13_combout  = (\myprocessor|decode7|valA[30]~677_combout  & ((\myprocessor|execute02|adder_inst|upper0|carry[14]~12_combout ) # (\myprocessor|decode1|ALUopcode[0]~1_combout  $ 
// (!\myprocessor|execute01|F[30]~31_combout )))) # (!\myprocessor|decode7|valA[30]~677_combout  & (\myprocessor|execute02|adder_inst|upper0|carry[14]~12_combout  & (\myprocessor|decode1|ALUopcode[0]~1_combout  $ (!\myprocessor|execute01|F[30]~31_combout 
// ))))

	.dataa(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datab(\myprocessor|execute01|F[30]~31_combout ),
	.datac(\myprocessor|decode7|valA[30]~677_combout ),
	.datad(\myprocessor|execute02|adder_inst|upper0|carry[14]~12_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|upper0|carry[15]~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|upper0|carry[15]~13 .lut_mask = 16'hF990;
defparam \myprocessor|execute02|adder_inst|upper0|carry[15]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N4
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|upper0|sum[15]~4 (
// Equation(s):
// \myprocessor|execute02|adder_inst|upper0|sum[15]~4_combout  = \myprocessor|decode1|ALUopcode[0]~1_combout  $ (\myprocessor|execute01|F[31]~32_combout  $ (((\myprocessor|decode7|valA[12]~0_combout  & \myprocessor|decode7|valA[31]~655_combout ))))

	.dataa(\myprocessor|decode7|valA[12]~0_combout ),
	.datab(\myprocessor|decode7|valA[31]~655_combout ),
	.datac(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datad(\myprocessor|execute01|F[31]~32_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|upper0|sum[15]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|upper0|sum[15]~4 .lut_mask = 16'h8778;
defparam \myprocessor|execute02|adder_inst|upper0|sum[15]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N12
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|upper1|carry[15]~13 (
// Equation(s):
// \myprocessor|execute02|adder_inst|upper1|carry[15]~13_combout  = (\myprocessor|decode7|valA[30]~677_combout  & ((\myprocessor|execute02|adder_inst|upper1|carry[14]~12_combout ) # (\myprocessor|decode1|ALUopcode[0]~1_combout  $ 
// (!\myprocessor|execute01|F[30]~31_combout )))) # (!\myprocessor|decode7|valA[30]~677_combout  & (\myprocessor|execute02|adder_inst|upper1|carry[14]~12_combout  & (\myprocessor|decode1|ALUopcode[0]~1_combout  $ (!\myprocessor|execute01|F[30]~31_combout 
// ))))

	.dataa(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datab(\myprocessor|execute01|F[30]~31_combout ),
	.datac(\myprocessor|decode7|valA[30]~677_combout ),
	.datad(\myprocessor|execute02|adder_inst|upper1|carry[14]~12_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|upper1|carry[15]~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|upper1|carry[15]~13 .lut_mask = 16'hF990;
defparam \myprocessor|execute02|adder_inst|upper1|carry[15]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N18
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|upper|F[15]~0 (
// Equation(s):
// \myprocessor|execute02|adder_inst|upper|F[15]~0_combout  = \myprocessor|execute02|adder_inst|upper0|sum[15]~4_combout  $ (((\myprocessor|execute02|adder_inst|lower|cout~0_combout  & ((\myprocessor|execute02|adder_inst|upper1|carry[15]~13_combout ))) # 
// (!\myprocessor|execute02|adder_inst|lower|cout~0_combout  & (\myprocessor|execute02|adder_inst|upper0|carry[15]~13_combout ))))

	.dataa(\myprocessor|execute02|adder_inst|upper0|carry[15]~13_combout ),
	.datab(\myprocessor|execute02|adder_inst|upper0|sum[15]~4_combout ),
	.datac(\myprocessor|execute02|adder_inst|lower|cout~0_combout ),
	.datad(\myprocessor|execute02|adder_inst|upper1|carry[15]~13_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|upper|F[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|upper|F[15]~0 .lut_mask = 16'h36C6;
defparam \myprocessor|execute02|adder_inst|upper|F[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N4
cycloneive_lcell_comb \myprocessor|execute02|R[31]~216 (
// Equation(s):
// \myprocessor|execute02|R[31]~216_combout  = (!\myprocessor|execute02|R[7]~49_combout  & ((\myprocessor|execute02|R[31]~215_combout ) # ((!\myprocessor|decode1|ALUopcode[1]~2_combout  & !\myprocessor|execute02|adder_inst|upper|F[15]~0_combout ))))

	.dataa(\myprocessor|execute02|R[7]~49_combout ),
	.datab(\myprocessor|decode1|ALUopcode[1]~2_combout ),
	.datac(\myprocessor|execute02|R[31]~215_combout ),
	.datad(\myprocessor|execute02|adder_inst|upper|F[15]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[31]~216_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[31]~216 .lut_mask = 16'h5051;
defparam \myprocessor|execute02|R[31]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N4
cycloneive_lcell_comb \myprocessor|execute02|R[31]~224 (
// Equation(s):
// \myprocessor|execute02|R[31]~224_combout  = (\myprocessor|execute02|R[31]~216_combout ) # ((\myprocessor|execute02|R[7]~49_combout  & \myprocessor|execute02|R[31]~223_combout ))

	.dataa(\myprocessor|execute02|R[7]~49_combout ),
	.datab(\myprocessor|execute02|R[31]~223_combout ),
	.datac(gnd),
	.datad(\myprocessor|execute02|R[31]~216_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[31]~224_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[31]~224 .lut_mask = 16'hFF88;
defparam \myprocessor|execute02|R[31]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N22
cycloneive_lcell_comb \myprocessor|writeback1|F[31]~88 (
// Equation(s):
// \myprocessor|writeback1|F[31]~88_combout  = (\myprocessor|decode1|Equal7~0_combout  & (((\myprocessor|memory1|altsyncram_component|auto_generated|q_a [31])))) # (!\myprocessor|decode1|Equal7~0_combout  & (\myprocessor|writeback1|F[7]~13_combout  & 
// ((\myprocessor|execute02|R[31]~224_combout ))))

	.dataa(\myprocessor|writeback1|F[7]~13_combout ),
	.datab(\myprocessor|memory1|altsyncram_component|auto_generated|q_a [31]),
	.datac(\myprocessor|decode1|Equal7~0_combout ),
	.datad(\myprocessor|execute02|R[31]~224_combout ),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[31]~88_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[31]~88 .lut_mask = 16'hCAC0;
defparam \myprocessor|writeback1|F[31]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N2
cycloneive_lcell_comb \myprocessor|decode7|regs:11:reg_array|r|bits:31:r~feeder (
// Equation(s):
// \myprocessor|decode7|regs:11:reg_array|r|bits:31:r~feeder_combout  = \myprocessor|writeback1|F[31]~88_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|writeback1|F[31]~88_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|decode7|regs:11:reg_array|r|bits:31:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:31:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:31:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N3
dffeas \myprocessor|decode7|regs:11:reg_array|r|bits:31:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|decode7|regs:11:reg_array|r|bits:31:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|decode7|inEnable[11]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:11:reg_array|r|bits:31:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:31:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:31:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N0
cycloneive_lcell_comb \myprocessor|decode7|valA[31]~636 (
// Equation(s):
// \myprocessor|decode7|valA[31]~636_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|regs:9:reg_array|r|bits:31:r~q ) # ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18])))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|decode7|regs:8:reg_array|r|bits:31:r~q  & !\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\myprocessor|decode7|regs:9:reg_array|r|bits:31:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|regs:8:reg_array|r|bits:31:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[31]~636_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[31]~636 .lut_mask = 16'hCCB8;
defparam \myprocessor|decode7|valA[31]~636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N24
cycloneive_lcell_comb \myprocessor|decode7|valA[31]~637 (
// Equation(s):
// \myprocessor|decode7|valA[31]~637_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|valA[31]~636_combout  & (\myprocessor|decode7|regs:11:reg_array|r|bits:31:r~q )) # 
// (!\myprocessor|decode7|valA[31]~636_combout  & ((\myprocessor|decode7|regs:10:reg_array|r|bits:31:r~q ))))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|decode7|valA[31]~636_combout ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|decode7|regs:11:reg_array|r|bits:31:r~q ),
	.datac(\myprocessor|decode7|regs:10:reg_array|r|bits:31:r~q ),
	.datad(\myprocessor|decode7|valA[31]~636_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[31]~637_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[31]~637 .lut_mask = 16'hDDA0;
defparam \myprocessor|decode7|valA[31]~637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N24
cycloneive_lcell_comb \myprocessor|decode7|valA[31]~653 (
// Equation(s):
// \myprocessor|decode7|valA[31]~653_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18])))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|decode7|regs:14:reg_array|r|bits:31:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|regs:12:reg_array|r|bits:31:r~q 
// )))))

	.dataa(\myprocessor|decode7|regs:14:reg_array|r|bits:31:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|regs:12:reg_array|r|bits:31:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[31]~653_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[31]~653 .lut_mask = 16'hEE30;
defparam \myprocessor|decode7|valA[31]~653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N30
cycloneive_lcell_comb \myprocessor|decode7|valA[31]~654 (
// Equation(s):
// \myprocessor|decode7|valA[31]~654_combout  = (\myprocessor|decode7|valA[31]~653_combout  & (((\myprocessor|decode7|regs:15:reg_array|r|bits:31:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]))) # 
// (!\myprocessor|decode7|valA[31]~653_combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|decode7|regs:13:reg_array|r|bits:31:r~q )))

	.dataa(\myprocessor|decode7|valA[31]~653_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|regs:13:reg_array|r|bits:31:r~q ),
	.datad(\myprocessor|decode7|regs:15:reg_array|r|bits:31:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[31]~654_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[31]~654 .lut_mask = 16'hEA62;
defparam \myprocessor|decode7|valA[31]~654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N8
cycloneive_lcell_comb \myprocessor|decode7|valA[31]~638 (
// Equation(s):
// \myprocessor|decode7|valA[31]~638_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]) # ((\myprocessor|decode7|regs:25:reg_array|r|bits:31:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|decode7|regs:17:reg_array|r|bits:31:r~q )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|decode7|regs:17:reg_array|r|bits:31:r~q ),
	.datad(\myprocessor|decode7|regs:25:reg_array|r|bits:31:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[31]~638_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[31]~638 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valA[31]~638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N14
cycloneive_lcell_comb \myprocessor|decode7|valA[31]~639 (
// Equation(s):
// \myprocessor|decode7|valA[31]~639_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|valA[31]~638_combout  & ((\myprocessor|decode7|regs:29:reg_array|r|bits:31:r~q ))) # 
// (!\myprocessor|decode7|valA[31]~638_combout  & (\myprocessor|decode7|regs:21:reg_array|r|bits:31:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|decode7|valA[31]~638_combout ))))

	.dataa(\myprocessor|decode7|regs:21:reg_array|r|bits:31:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|decode7|regs:29:reg_array|r|bits:31:r~q ),
	.datad(\myprocessor|decode7|valA[31]~638_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[31]~639_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[31]~639 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valA[31]~639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N18
cycloneive_lcell_comb \myprocessor|decode7|valA[31]~642 (
// Equation(s):
// \myprocessor|decode7|valA[31]~642_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:24:reg_array|r|bits:31:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:16:reg_array|r|bits:31:r~q 
// ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:16:reg_array|r|bits:31:r~q ),
	.datad(\myprocessor|decode7|regs:24:reg_array|r|bits:31:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[31]~642_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[31]~642 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[31]~642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N28
cycloneive_lcell_comb \myprocessor|decode7|valA[31]~643 (
// Equation(s):
// \myprocessor|decode7|valA[31]~643_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|valA[31]~642_combout  & (\myprocessor|decode7|regs:28:reg_array|r|bits:31:r~q )) # 
// (!\myprocessor|decode7|valA[31]~642_combout  & ((\myprocessor|decode7|regs:20:reg_array|r|bits:31:r~q ))))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|decode7|valA[31]~642_combout ))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|decode7|valA[31]~642_combout ),
	.datac(\myprocessor|decode7|regs:28:reg_array|r|bits:31:r~q ),
	.datad(\myprocessor|decode7|regs:20:reg_array|r|bits:31:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[31]~643_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[31]~643 .lut_mask = 16'hE6C4;
defparam \myprocessor|decode7|valA[31]~643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N12
cycloneive_lcell_comb \myprocessor|decode7|valA[31]~640 (
// Equation(s):
// \myprocessor|decode7|valA[31]~640_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|regs:22:reg_array|r|bits:31:r~q ) # ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|decode7|regs:18:reg_array|r|bits:31:r~q  & !\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|decode7|regs:22:reg_array|r|bits:31:r~q ),
	.datac(\myprocessor|decode7|regs:18:reg_array|r|bits:31:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[31]~640_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[31]~640 .lut_mask = 16'hAAD8;
defparam \myprocessor|decode7|valA[31]~640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N14
cycloneive_lcell_comb \myprocessor|decode7|valA[31]~641 (
// Equation(s):
// \myprocessor|decode7|valA[31]~641_combout  = (\myprocessor|decode7|valA[31]~640_combout  & (((\myprocessor|decode7|regs:30:reg_array|r|bits:31:r~q ) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])))) # 
// (!\myprocessor|decode7|valA[31]~640_combout  & (\myprocessor|decode7|regs:26:reg_array|r|bits:31:r~q  & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\myprocessor|decode7|valA[31]~640_combout ),
	.datab(\myprocessor|decode7|regs:26:reg_array|r|bits:31:r~q ),
	.datac(\myprocessor|decode7|regs:30:reg_array|r|bits:31:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[31]~641_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[31]~641 .lut_mask = 16'hE4AA;
defparam \myprocessor|decode7|valA[31]~641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N14
cycloneive_lcell_comb \myprocessor|decode7|valA[31]~644 (
// Equation(s):
// \myprocessor|decode7|valA[31]~644_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18])))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|valA[31]~641_combout ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|decode7|valA[31]~643_combout ))))

	.dataa(\myprocessor|decode7|valA[31]~643_combout ),
	.datab(\myprocessor|decode7|valA[31]~641_combout ),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[31]~644_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[31]~644 .lut_mask = 16'hFC0A;
defparam \myprocessor|decode7|valA[31]~644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N18
cycloneive_lcell_comb \myprocessor|decode7|valA[31]~645 (
// Equation(s):
// \myprocessor|decode7|valA[31]~645_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19])))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|decode7|regs:23:reg_array|r|bits:31:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|regs:19:reg_array|r|bits:31:r~q 
// )))))

	.dataa(\myprocessor|decode7|regs:23:reg_array|r|bits:31:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:19:reg_array|r|bits:31:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[31]~645_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[31]~645 .lut_mask = 16'hEE30;
defparam \myprocessor|decode7|valA[31]~645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N16
cycloneive_lcell_comb \myprocessor|decode7|valA[31]~646 (
// Equation(s):
// \myprocessor|decode7|valA[31]~646_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|valA[31]~645_combout  & ((\myprocessor|decode7|regs:31:reg_array|r|bits:31:r~q ))) # 
// (!\myprocessor|decode7|valA[31]~645_combout  & (\myprocessor|decode7|regs:27:reg_array|r|bits:31:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|decode7|valA[31]~645_combout ))))

	.dataa(\myprocessor|decode7|regs:27:reg_array|r|bits:31:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:31:reg_array|r|bits:31:r~q ),
	.datad(\myprocessor|decode7|valA[31]~645_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[31]~646_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[31]~646 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valA[31]~646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N2
cycloneive_lcell_comb \myprocessor|decode7|valA[31]~647 (
// Equation(s):
// \myprocessor|decode7|valA[31]~647_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|valA[31]~644_combout  & ((\myprocessor|decode7|valA[31]~646_combout ))) # (!\myprocessor|decode7|valA[31]~644_combout  
// & (\myprocessor|decode7|valA[31]~639_combout )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|decode7|valA[31]~644_combout ))))

	.dataa(\myprocessor|decode7|valA[31]~639_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|valA[31]~644_combout ),
	.datad(\myprocessor|decode7|valA[31]~646_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[31]~647_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[31]~647 .lut_mask = 16'hF838;
defparam \myprocessor|decode7|valA[31]~647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N28
cycloneive_lcell_comb \myprocessor|decode7|valA[31]~648 (
// Equation(s):
// \myprocessor|decode7|valA[31]~648_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]) # ((\myprocessor|decode7|regs:6:reg_array|r|bits:31:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|decode7|regs:4:reg_array|r|bits:31:r~q )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|regs:4:reg_array|r|bits:31:r~q ),
	.datad(\myprocessor|decode7|regs:6:reg_array|r|bits:31:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[31]~648_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[31]~648 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valA[31]~648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N6
cycloneive_lcell_comb \myprocessor|decode7|valA[31]~649 (
// Equation(s):
// \myprocessor|decode7|valA[31]~649_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|valA[31]~648_combout  & ((\myprocessor|decode7|regs:7:reg_array|r|bits:31:r~q ))) # 
// (!\myprocessor|decode7|valA[31]~648_combout  & (\myprocessor|decode7|regs:5:reg_array|r|bits:31:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|decode7|valA[31]~648_combout ))))

	.dataa(\myprocessor|decode7|regs:5:reg_array|r|bits:31:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|regs:7:reg_array|r|bits:31:r~q ),
	.datad(\myprocessor|decode7|valA[31]~648_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[31]~649_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[31]~649 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valA[31]~649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N10
cycloneive_lcell_comb \myprocessor|decode7|valA[31]~650 (
// Equation(s):
// \myprocessor|decode7|valA[31]~650_combout  = (\myprocessor|decode7|valA[12]~19_combout  & ((\myprocessor|decode7|valA[31]~649_combout ) # ((!\myprocessor|decode7|valA[12]~18_combout )))) # (!\myprocessor|decode7|valA[12]~19_combout  & 
// (((\myprocessor|decode7|regs:1:reg_array|r|bits:31:r~q  & \myprocessor|decode7|valA[12]~18_combout ))))

	.dataa(\myprocessor|decode7|valA[12]~19_combout ),
	.datab(\myprocessor|decode7|valA[31]~649_combout ),
	.datac(\myprocessor|decode7|regs:1:reg_array|r|bits:31:r~q ),
	.datad(\myprocessor|decode7|valA[12]~18_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[31]~650_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[31]~650 .lut_mask = 16'hD8AA;
defparam \myprocessor|decode7|valA[31]~650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N24
cycloneive_lcell_comb \myprocessor|decode7|valA[31]~651 (
// Equation(s):
// \myprocessor|decode7|valA[31]~651_combout  = (\myprocessor|decode7|valA[12]~15_combout  & ((\myprocessor|decode7|valA[31]~650_combout  & (\myprocessor|decode7|regs:3:reg_array|r|bits:31:r~q )) # (!\myprocessor|decode7|valA[31]~650_combout  & 
// ((\myprocessor|decode7|regs:2:reg_array|r|bits:31:r~q ))))) # (!\myprocessor|decode7|valA[12]~15_combout  & (((\myprocessor|decode7|valA[31]~650_combout ))))

	.dataa(\myprocessor|decode7|regs:3:reg_array|r|bits:31:r~q ),
	.datab(\myprocessor|decode7|valA[12]~15_combout ),
	.datac(\myprocessor|decode7|regs:2:reg_array|r|bits:31:r~q ),
	.datad(\myprocessor|decode7|valA[31]~650_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[31]~651_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[31]~651 .lut_mask = 16'hBBC0;
defparam \myprocessor|decode7|valA[31]~651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N18
cycloneive_lcell_comb \myprocessor|decode7|valA[31]~652 (
// Equation(s):
// \myprocessor|decode7|valA[31]~652_combout  = (\myprocessor|decode7|valA[12]~14_combout  & (((\myprocessor|decode7|valA[12]~11_combout )))) # (!\myprocessor|decode7|valA[12]~14_combout  & ((\myprocessor|decode7|valA[12]~11_combout  & 
// (\myprocessor|decode7|valA[31]~647_combout )) # (!\myprocessor|decode7|valA[12]~11_combout  & ((\myprocessor|decode7|valA[31]~651_combout )))))

	.dataa(\myprocessor|decode7|valA[12]~14_combout ),
	.datab(\myprocessor|decode7|valA[31]~647_combout ),
	.datac(\myprocessor|decode7|valA[31]~651_combout ),
	.datad(\myprocessor|decode7|valA[12]~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[31]~652_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[31]~652 .lut_mask = 16'hEE50;
defparam \myprocessor|decode7|valA[31]~652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N12
cycloneive_lcell_comb \myprocessor|decode7|valA[31]~655 (
// Equation(s):
// \myprocessor|decode7|valA[31]~655_combout  = (\myprocessor|decode7|valA[12]~14_combout  & ((\myprocessor|decode7|valA[31]~652_combout  & ((\myprocessor|decode7|valA[31]~654_combout ))) # (!\myprocessor|decode7|valA[31]~652_combout  & 
// (\myprocessor|decode7|valA[31]~637_combout )))) # (!\myprocessor|decode7|valA[12]~14_combout  & (((\myprocessor|decode7|valA[31]~652_combout ))))

	.dataa(\myprocessor|decode7|valA[12]~14_combout ),
	.datab(\myprocessor|decode7|valA[31]~637_combout ),
	.datac(\myprocessor|decode7|valA[31]~654_combout ),
	.datad(\myprocessor|decode7|valA[31]~652_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[31]~655_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[31]~655 .lut_mask = 16'hF588;
defparam \myprocessor|decode7|valA[31]~655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N2
cycloneive_lcell_comb \myprocessor|decode7|valA[31]~656 (
// Equation(s):
// \myprocessor|decode7|valA[31]~656_combout  = (\myprocessor|decode7|valA[12]~0_combout  & \myprocessor|decode7|valA[31]~655_combout )

	.dataa(\myprocessor|decode7|valA[12]~0_combout ),
	.datab(gnd),
	.datac(\myprocessor|decode7|valA[31]~655_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[31]~656_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[31]~656 .lut_mask = 16'hA0A0;
defparam \myprocessor|decode7|valA[31]~656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N4
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxNxxx|F[19]~11 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxNxxx|F[19]~11_combout  = (!\myprocessor|execute01|F[1]~4_combout  & (!\myprocessor|execute01|F[0]~1_combout  & (\myprocessor|execute01|F[2]~5_combout  & \myprocessor|decode7|valA[31]~656_combout )))

	.dataa(\myprocessor|execute01|F[1]~4_combout ),
	.datab(\myprocessor|execute01|F[0]~1_combout ),
	.datac(\myprocessor|execute01|F[2]~5_combout ),
	.datad(\myprocessor|decode7|valA[31]~656_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxNxxx|F[19]~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxNxxx|F[19]~11 .lut_mask = 16'h1000;
defparam \myprocessor|execute02|shifter_inst|RxNxxx|F[19]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N30
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxNxxx|F~12 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxNxxx|F~12_combout  = (\myprocessor|execute02|shifter_inst|RxNxxx|F[19]~11_combout ) # ((\myprocessor|execute02|shifter_inst|LxNxxx|F~2_combout  & \myprocessor|execute02|shifter_inst|RxxxNx|F[27]~50_combout ))

	.dataa(gnd),
	.datab(\myprocessor|execute02|shifter_inst|RxNxxx|F[19]~11_combout ),
	.datac(\myprocessor|execute02|shifter_inst|LxNxxx|F~2_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxxxNx|F[27]~50_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxNxxx|F~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxNxxx|F~12 .lut_mask = 16'hFCCC;
defparam \myprocessor|execute02|shifter_inst|RxNxxx|F~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N24
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxNxxx|F[19]~13 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxNxxx|F[19]~13_combout  = (\myprocessor|execute01|F[3]~7_combout  & (\myprocessor|execute02|shifter_inst|RxNxxx|F~12_combout )) # (!\myprocessor|execute01|F[3]~7_combout  & 
// ((\myprocessor|execute02|shifter_inst|RxxNxx|F[19]~7_combout )))

	.dataa(\myprocessor|execute02|shifter_inst|RxNxxx|F~12_combout ),
	.datab(\myprocessor|execute01|F[3]~7_combout ),
	.datac(gnd),
	.datad(\myprocessor|execute02|shifter_inst|RxxNxx|F[19]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxNxxx|F[19]~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxNxxx|F[19]~13 .lut_mask = 16'hBB88;
defparam \myprocessor|execute02|shifter_inst|RxNxxx|F[19]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N2
cycloneive_lcell_comb \myprocessor|execute02|R[3]~234 (
// Equation(s):
// \myprocessor|execute02|R[3]~234_combout  = (\myprocessor|execute02|R[7]~49_combout  & ((\myprocessor|execute01|F[4]~8_combout ) # ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31]) # (!\myprocessor|decode1|ALUopcode[0]~0_combout ))))

	.dataa(\myprocessor|execute02|R[7]~49_combout ),
	.datab(\myprocessor|execute01|F[4]~8_combout ),
	.datac(\myprocessor|decode1|ALUopcode[0]~0_combout ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[3]~234_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[3]~234 .lut_mask = 16'hAA8A;
defparam \myprocessor|execute02|R[3]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N22
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxxxN|F[5]~2 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxxxN|F[5]~2_combout  = (\myprocessor|decode7|valA[12]~0_combout  & ((\myprocessor|execute01|F[0]~1_combout  & ((\myprocessor|decode7|valA[6]~193_combout ))) # (!\myprocessor|execute01|F[0]~1_combout  & 
// (\myprocessor|decode7|valA[5]~109_combout ))))

	.dataa(\myprocessor|execute01|F[0]~1_combout ),
	.datab(\myprocessor|decode7|valA[12]~0_combout ),
	.datac(\myprocessor|decode7|valA[5]~109_combout ),
	.datad(\myprocessor|decode7|valA[6]~193_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxxxN|F[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxxxN|F[5]~2 .lut_mask = 16'hC840;
defparam \myprocessor|execute02|shifter_inst|RxxxxN|F[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N30
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxxNx|F[11]~55 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxxNx|F[11]~55_combout  = (\myprocessor|execute01|F[0]~1_combout  & ((\myprocessor|execute02|shifter_inst|RxxxNx|F[11]~34_combout ))) # (!\myprocessor|execute01|F[0]~1_combout  & 
// (\myprocessor|execute02|shifter_inst|RxxxNx|F[11]~25_combout ))

	.dataa(\myprocessor|execute01|F[0]~1_combout ),
	.datab(\myprocessor|execute02|shifter_inst|RxxxNx|F[11]~25_combout ),
	.datac(\myprocessor|execute02|shifter_inst|RxxxNx|F[11]~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxxNx|F[11]~55_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[11]~55 .lut_mask = 16'hE4E4;
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[11]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N0
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxNxx|F[11]~8 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxNxx|F[11]~8_combout  = (\myprocessor|decode7|valA[12]~0_combout  & ((\myprocessor|execute01|F[2]~5_combout  & ((\myprocessor|execute02|shifter_inst|RxxxNx|F[15]~54_combout ))) # 
// (!\myprocessor|execute01|F[2]~5_combout  & (\myprocessor|execute02|shifter_inst|RxxxNx|F[11]~55_combout ))))

	.dataa(\myprocessor|execute02|shifter_inst|RxxxNx|F[11]~55_combout ),
	.datab(\myprocessor|execute01|F[2]~5_combout ),
	.datac(\myprocessor|decode7|valA[12]~0_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxxxNx|F[15]~54_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxNxx|F[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxNxx|F[11]~8 .lut_mask = 16'hE020;
defparam \myprocessor|execute02|shifter_inst|RxxNxx|F[11]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N14
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxxxN|F[3]~3 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxxxN|F[3]~3_combout  = (\myprocessor|decode7|valA[12]~0_combout  & ((\myprocessor|execute01|F[0]~1_combout  & ((\myprocessor|decode7|valA[4]~151_combout ))) # (!\myprocessor|execute01|F[0]~1_combout  & 
// (\myprocessor|decode7|valA[3]~172_combout ))))

	.dataa(\myprocessor|decode7|valA[12]~0_combout ),
	.datab(\myprocessor|decode7|valA[3]~172_combout ),
	.datac(\myprocessor|decode7|valA[4]~151_combout ),
	.datad(\myprocessor|execute01|F[0]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxxxN|F[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxxxN|F[3]~3 .lut_mask = 16'hA088;
defparam \myprocessor|execute02|shifter_inst|RxxxxN|F[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N30
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxxNx|F[7]~53 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxxNx|F[7]~53_combout  = (\myprocessor|decode7|valA[12]~0_combout  & ((\myprocessor|execute01|F[0]~1_combout  & (\myprocessor|execute02|shifter_inst|RxxxNx|F[8]~36_combout )) # (!\myprocessor|execute01|F[0]~1_combout  
// & ((\myprocessor|execute02|shifter_inst|RxxxNx|F[6]~27_combout )))))

	.dataa(\myprocessor|execute02|shifter_inst|RxxxNx|F[8]~36_combout ),
	.datab(\myprocessor|decode7|valA[12]~0_combout ),
	.datac(\myprocessor|execute01|F[0]~1_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxxxNx|F[6]~27_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxxNx|F[7]~53_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[7]~53 .lut_mask = 16'h8C80;
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[7]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N0
cycloneive_lcell_comb \myprocessor|execute02|R[3]~78 (
// Equation(s):
// \myprocessor|execute02|R[3]~78_combout  = (\myprocessor|execute02|shifter_inst|RxNxxx|F~25_combout  & (\myprocessor|execute02|shifter_inst|RxxxxN|F[3]~3_combout  & ((!\myprocessor|execute02|R[3]~72_combout )))) # 
// (!\myprocessor|execute02|shifter_inst|RxNxxx|F~25_combout  & (((\myprocessor|execute02|shifter_inst|RxxxNx|F[7]~53_combout ) # (\myprocessor|execute02|R[3]~72_combout ))))

	.dataa(\myprocessor|execute02|shifter_inst|RxNxxx|F~25_combout ),
	.datab(\myprocessor|execute02|shifter_inst|RxxxxN|F[3]~3_combout ),
	.datac(\myprocessor|execute02|shifter_inst|RxxxNx|F[7]~53_combout ),
	.datad(\myprocessor|execute02|R[3]~72_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[3]~78_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[3]~78 .lut_mask = 16'h55D8;
defparam \myprocessor|execute02|R[3]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N2
cycloneive_lcell_comb \myprocessor|execute02|R[3]~79 (
// Equation(s):
// \myprocessor|execute02|R[3]~79_combout  = (\myprocessor|execute02|R[3]~72_combout  & ((\myprocessor|execute02|R[3]~78_combout  & ((\myprocessor|execute02|shifter_inst|RxxNxx|F[11]~8_combout ))) # (!\myprocessor|execute02|R[3]~78_combout  & 
// (\myprocessor|execute02|shifter_inst|RxxxxN|F[5]~2_combout )))) # (!\myprocessor|execute02|R[3]~72_combout  & (((\myprocessor|execute02|R[3]~78_combout ))))

	.dataa(\myprocessor|execute02|shifter_inst|RxxxxN|F[5]~2_combout ),
	.datab(\myprocessor|execute02|R[3]~72_combout ),
	.datac(\myprocessor|execute02|shifter_inst|RxxNxx|F[11]~8_combout ),
	.datad(\myprocessor|execute02|R[3]~78_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[3]~79_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[3]~79 .lut_mask = 16'hF388;
defparam \myprocessor|execute02|R[3]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N10
cycloneive_lcell_comb \myprocessor|execute02|R[3]~80 (
// Equation(s):
// \myprocessor|execute02|R[3]~80_combout  = (\myprocessor|execute02|R[3]~234_combout  & ((\myprocessor|execute02|shifter_inst|RxNxxx|F[19]~13_combout ) # ((\myprocessor|execute02|R[3]~71_combout )))) # (!\myprocessor|execute02|R[3]~234_combout  & 
// (((\myprocessor|execute02|R[3]~79_combout  & !\myprocessor|execute02|R[3]~71_combout ))))

	.dataa(\myprocessor|execute02|shifter_inst|RxNxxx|F[19]~13_combout ),
	.datab(\myprocessor|execute02|R[3]~234_combout ),
	.datac(\myprocessor|execute02|R[3]~79_combout ),
	.datad(\myprocessor|execute02|R[3]~71_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[3]~80_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[3]~80 .lut_mask = 16'hCCB8;
defparam \myprocessor|execute02|R[3]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N26
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LNxxxx|F~10 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LNxxxx|F~10_combout  = (\myprocessor|execute02|shifter_inst|LxxxNx|F[3]~10_combout  & (\myprocessor|execute02|shifter_inst|LxNxxx|F~2_combout  & (!\myprocessor|execute01|F[4]~8_combout  & 
// !\myprocessor|execute01|F[3]~7_combout )))

	.dataa(\myprocessor|execute02|shifter_inst|LxxxNx|F[3]~10_combout ),
	.datab(\myprocessor|execute02|shifter_inst|LxNxxx|F~2_combout ),
	.datac(\myprocessor|execute01|F[4]~8_combout ),
	.datad(\myprocessor|execute01|F[3]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LNxxxx|F~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LNxxxx|F~10 .lut_mask = 16'h0008;
defparam \myprocessor|execute02|shifter_inst|LNxxxx|F~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N2
cycloneive_lcell_comb \myprocessor|execute02|R[3]~81 (
// Equation(s):
// \myprocessor|execute02|R[3]~81_combout  = (\myprocessor|execute02|R[3]~71_combout  & ((\myprocessor|execute02|R[3]~80_combout  & ((\myprocessor|execute02|shifter_inst|LNxxxx|F~10_combout ))) # (!\myprocessor|execute02|R[3]~80_combout  & 
// (!\myprocessor|execute02|adder_inst|lower|sum [3])))) # (!\myprocessor|execute02|R[3]~71_combout  & (((\myprocessor|execute02|R[3]~80_combout ))))

	.dataa(\myprocessor|execute02|R[3]~71_combout ),
	.datab(\myprocessor|execute02|adder_inst|lower|sum [3]),
	.datac(\myprocessor|execute02|R[3]~80_combout ),
	.datad(\myprocessor|execute02|shifter_inst|LNxxxx|F~10_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[3]~81_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[3]~81 .lut_mask = 16'hF252;
defparam \myprocessor|execute02|R[3]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N22
cycloneive_lcell_comb \myprocessor|execute02|R[3]~82 (
// Equation(s):
// \myprocessor|execute02|R[3]~82_combout  = (\myprocessor|decode1|ALUopcode[1]~2_combout  & (\myprocessor|execute02|R[3]~236_combout  & (!\myprocessor|execute02|R[7]~49_combout ))) # (!\myprocessor|decode1|ALUopcode[1]~2_combout  & 
// (((\myprocessor|execute02|R[3]~81_combout ))))

	.dataa(\myprocessor|execute02|R[3]~236_combout ),
	.datab(\myprocessor|execute02|R[7]~49_combout ),
	.datac(\myprocessor|decode1|ALUopcode[1]~2_combout ),
	.datad(\myprocessor|execute02|R[3]~81_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[3]~82_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[3]~82 .lut_mask = 16'h2F20;
defparam \myprocessor|execute02|R[3]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y43_N0
cycloneive_ram_block \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\myprocessor|decode1|Equal10~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\myprocessor|decode7|valB[2]~95_combout ,\myprocessor|decode7|valB[0]~75_combout }),
	.portaaddr({\myprocessor|execute02|R[11]~138_combout ,\myprocessor|execute02|R[10]~133_combout ,\myprocessor|execute02|R[9]~127_combout ,\myprocessor|execute02|R[8]~121_combout ,\myprocessor|execute02|R[7]~94_combout ,\myprocessor|execute02|R[6]~61_combout ,
\myprocessor|execute02|R[5]~54_combout ,\myprocessor|execute02|R[4]~87_combout ,\myprocessor|execute02|R[3]~82_combout ,\myprocessor|execute02|R[2]~77_combout ,\myprocessor|execute02|R[1]~100_combout ,\myprocessor|execute02|R[0]~70_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "test-fibonacci-dmem.hex";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ALTSYNCRAM";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003101823CE7;
// synopsys translate_on

// Location: LCCOMB_X74_Y40_N4
cycloneive_lcell_comb \myprocessor|fetch4|sum_s~1 (
// Equation(s):
// \myprocessor|fetch4|sum_s~1_combout  = \myprocessor|fetch2|bits:2:r~q  $ (((\myprocessor|fetch2|bits:1:r~q  & \myprocessor|fetch2|bits:0:r~q )))

	.dataa(\myprocessor|fetch2|bits:1:r~q ),
	.datab(\myprocessor|fetch2|bits:0:r~q ),
	.datac(gnd),
	.datad(\myprocessor|fetch2|bits:2:r~q ),
	.cin(gnd),
	.combout(\myprocessor|fetch4|sum_s~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|fetch4|sum_s~1 .lut_mask = 16'h7788;
defparam \myprocessor|fetch4|sum_s~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y40_N9
dffeas \myps2|fifo~16 (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myps2|Mux4~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myps2|fifo~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|fifo~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|fifo~16 .is_wysiwyg = "true";
defparam \myps2|fifo~16 .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y40_N27
dffeas \myps2|fifo_rtl_0_bypass[13] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|Mux4~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|fifo_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|fifo_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \myps2|fifo_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N8
cycloneive_lcell_comb \myprocessor|writeback1|F[2]~24 (
// Equation(s):
// \myprocessor|writeback1|F[2]~24_combout  = (\myprocessor|writeback1|F[2]~9_combout  & ((\myprocessor|writeback1|F[2]~10_combout ) # ((\myps2|fifo~16_q )))) # (!\myprocessor|writeback1|F[2]~9_combout  & (!\myprocessor|writeback1|F[2]~10_combout  & 
// ((\myps2|fifo_rtl_0_bypass [13]))))

	.dataa(\myprocessor|writeback1|F[2]~9_combout ),
	.datab(\myprocessor|writeback1|F[2]~10_combout ),
	.datac(\myps2|fifo~16_q ),
	.datad(\myps2|fifo_rtl_0_bypass [13]),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[2]~24_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[2]~24 .lut_mask = 16'hB9A8;
defparam \myprocessor|writeback1|F[2]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y40_N12
cycloneive_lcell_comb \myprocessor|writeback1|F[2]~25 (
// Equation(s):
// \myprocessor|writeback1|F[2]~25_combout  = (\myprocessor|writeback1|F[2]~10_combout  & ((\myprocessor|writeback1|F[2]~24_combout  & ((\myps2|fifo_rtl_0|auto_generated|ram_block1a2 ))) # (!\myprocessor|writeback1|F[2]~24_combout  & 
// (\myprocessor|fetch4|sum_s~1_combout )))) # (!\myprocessor|writeback1|F[2]~10_combout  & (((\myprocessor|writeback1|F[2]~24_combout ))))

	.dataa(\myprocessor|writeback1|F[2]~10_combout ),
	.datab(\myprocessor|fetch4|sum_s~1_combout ),
	.datac(\myps2|fifo_rtl_0|auto_generated|ram_block1a2 ),
	.datad(\myprocessor|writeback1|F[2]~24_combout ),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[2]~25 .lut_mask = 16'hF588;
defparam \myprocessor|writeback1|F[2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N16
cycloneive_lcell_comb \myprocessor|writeback1|F[2]~26 (
// Equation(s):
// \myprocessor|writeback1|F[2]~26_combout  = (!\myprocessor|decode1|Equal7~0_combout  & ((\myprocessor|writeback1|F[7]~13_combout  & ((\myprocessor|execute02|R[2]~77_combout ))) # (!\myprocessor|writeback1|F[7]~13_combout  & 
// (\myprocessor|writeback1|F[2]~25_combout ))))

	.dataa(\myprocessor|decode1|Equal7~0_combout ),
	.datab(\myprocessor|writeback1|F[2]~25_combout ),
	.datac(\myprocessor|writeback1|F[7]~13_combout ),
	.datad(\myprocessor|execute02|R[2]~77_combout ),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[2]~26 .lut_mask = 16'h5404;
defparam \myprocessor|writeback1|F[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N14
cycloneive_lcell_comb \myprocessor|writeback1|F[2]~27 (
// Equation(s):
// \myprocessor|writeback1|F[2]~27_combout  = (\myprocessor|writeback1|F[2]~26_combout ) # ((\myprocessor|memory1|altsyncram_component|auto_generated|q_a [2] & \myprocessor|decode1|Equal7~0_combout ))

	.dataa(\myprocessor|memory1|altsyncram_component|auto_generated|q_a [2]),
	.datab(gnd),
	.datac(\myprocessor|decode1|Equal7~0_combout ),
	.datad(\myprocessor|writeback1|F[2]~26_combout ),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[2]~27_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[2]~27 .lut_mask = 16'hFFA0;
defparam \myprocessor|writeback1|F[2]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N19
dffeas \myprocessor|decode7|regs:28:reg_array|r|bits:2:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[2]~27_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [28]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:28:reg_array|r|bits:2:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:28:reg_array|r|bits:2:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:28:reg_array|r|bits:2:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N28
cycloneive_lcell_comb \myprocessor|decode7|valB[2]~76 (
// Equation(s):
// \myprocessor|decode7|valB[2]~76_combout  = (\myprocessor|decode4|F [2] & (((\myprocessor|decode4|F[3]~0_combout )))) # (!\myprocessor|decode4|F [2] & ((\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|regs:24:reg_array|r|bits:2:r~q ))) # 
// (!\myprocessor|decode4|F[3]~0_combout  & (\myprocessor|decode7|regs:16:reg_array|r|bits:2:r~q ))))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode7|regs:16:reg_array|r|bits:2:r~q ),
	.datac(\myprocessor|decode7|regs:24:reg_array|r|bits:2:r~q ),
	.datad(\myprocessor|decode4|F[3]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[2]~76_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[2]~76 .lut_mask = 16'hFA44;
defparam \myprocessor|decode7|valB[2]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N16
cycloneive_lcell_comb \myprocessor|decode7|valB[2]~77 (
// Equation(s):
// \myprocessor|decode7|valB[2]~77_combout  = (\myprocessor|decode4|F [2] & ((\myprocessor|decode7|valB[2]~76_combout  & (\myprocessor|decode7|regs:28:reg_array|r|bits:2:r~q )) # (!\myprocessor|decode7|valB[2]~76_combout  & 
// ((\myprocessor|decode7|regs:20:reg_array|r|bits:2:r~q ))))) # (!\myprocessor|decode4|F [2] & (((\myprocessor|decode7|valB[2]~76_combout ))))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode7|regs:28:reg_array|r|bits:2:r~q ),
	.datac(\myprocessor|decode7|regs:20:reg_array|r|bits:2:r~q ),
	.datad(\myprocessor|decode7|valB[2]~76_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[2]~77_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[2]~77 .lut_mask = 16'hDDA0;
defparam \myprocessor|decode7|valB[2]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N14
cycloneive_lcell_comb \myprocessor|decode7|valB[2]~78 (
// Equation(s):
// \myprocessor|decode7|valB[2]~78_combout  = (\myprocessor|decode4|F[3]~0_combout  & (\myprocessor|decode4|F [2])) # (!\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode4|F [2] & ((\myprocessor|decode7|regs:23:reg_array|r|bits:2:r~q ))) # 
// (!\myprocessor|decode4|F [2] & (\myprocessor|decode7|regs:19:reg_array|r|bits:2:r~q ))))

	.dataa(\myprocessor|decode4|F[3]~0_combout ),
	.datab(\myprocessor|decode4|F [2]),
	.datac(\myprocessor|decode7|regs:19:reg_array|r|bits:2:r~q ),
	.datad(\myprocessor|decode7|regs:23:reg_array|r|bits:2:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[2]~78_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[2]~78 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valB[2]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N12
cycloneive_lcell_comb \myprocessor|decode7|valB[2]~79 (
// Equation(s):
// \myprocessor|decode7|valB[2]~79_combout  = (\myprocessor|decode7|valB[2]~78_combout  & (((\myprocessor|decode7|regs:31:reg_array|r|bits:2:r~q ) # (!\myprocessor|decode4|F[3]~0_combout )))) # (!\myprocessor|decode7|valB[2]~78_combout  & 
// (\myprocessor|decode7|regs:27:reg_array|r|bits:2:r~q  & ((\myprocessor|decode4|F[3]~0_combout ))))

	.dataa(\myprocessor|decode7|valB[2]~78_combout ),
	.datab(\myprocessor|decode7|regs:27:reg_array|r|bits:2:r~q ),
	.datac(\myprocessor|decode7|regs:31:reg_array|r|bits:2:r~q ),
	.datad(\myprocessor|decode4|F[3]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[2]~79_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[2]~79 .lut_mask = 16'hE4AA;
defparam \myprocessor|decode7|valB[2]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N28
cycloneive_lcell_comb \myprocessor|decode7|valB[2]~80 (
// Equation(s):
// \myprocessor|decode7|valB[2]~80_combout  = (\myprocessor|decode4|F [2] & ((\myprocessor|decode4|F[3]~0_combout ) # ((\myprocessor|decode7|regs:21:reg_array|r|bits:2:r~q )))) # (!\myprocessor|decode4|F [2] & (!\myprocessor|decode4|F[3]~0_combout  & 
// (\myprocessor|decode7|regs:17:reg_array|r|bits:2:r~q )))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:17:reg_array|r|bits:2:r~q ),
	.datad(\myprocessor|decode7|regs:21:reg_array|r|bits:2:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[2]~80_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[2]~80 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valB[2]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N22
cycloneive_lcell_comb \myprocessor|decode7|valB[2]~81 (
// Equation(s):
// \myprocessor|decode7|valB[2]~81_combout  = (\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|valB[2]~80_combout  & ((\myprocessor|decode7|regs:29:reg_array|r|bits:2:r~q ))) # (!\myprocessor|decode7|valB[2]~80_combout  & 
// (\myprocessor|decode7|regs:25:reg_array|r|bits:2:r~q )))) # (!\myprocessor|decode4|F[3]~0_combout  & (((\myprocessor|decode7|valB[2]~80_combout ))))

	.dataa(\myprocessor|decode7|regs:25:reg_array|r|bits:2:r~q ),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:29:reg_array|r|bits:2:r~q ),
	.datad(\myprocessor|decode7|valB[2]~80_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[2]~81_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[2]~81 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valB[2]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N28
cycloneive_lcell_comb \myprocessor|decode7|valB[2]~82 (
// Equation(s):
// \myprocessor|decode7|valB[2]~82_combout  = (\myprocessor|decode7|valB[21]~5_combout  & (((\myprocessor|decode7|valB[21]~6_combout )))) # (!\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[21]~6_combout  & 
// (\myprocessor|decode7|valB[2]~79_combout )) # (!\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[2]~81_combout )))))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|valB[2]~79_combout ),
	.datac(\myprocessor|decode7|valB[21]~6_combout ),
	.datad(\myprocessor|decode7|valB[2]~81_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[2]~82_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[2]~82 .lut_mask = 16'hE5E0;
defparam \myprocessor|decode7|valB[2]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N20
cycloneive_lcell_comb \myprocessor|decode7|valB[2]~83 (
// Equation(s):
// \myprocessor|decode7|valB[2]~83_combout  = (\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode4|F [2]) # ((\myprocessor|decode7|regs:26:reg_array|r|bits:2:r~q )))) # (!\myprocessor|decode4|F[3]~0_combout  & (!\myprocessor|decode4|F [2] & 
// (\myprocessor|decode7|regs:18:reg_array|r|bits:2:r~q )))

	.dataa(\myprocessor|decode4|F[3]~0_combout ),
	.datab(\myprocessor|decode4|F [2]),
	.datac(\myprocessor|decode7|regs:18:reg_array|r|bits:2:r~q ),
	.datad(\myprocessor|decode7|regs:26:reg_array|r|bits:2:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[2]~83_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[2]~83 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valB[2]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N6
cycloneive_lcell_comb \myprocessor|decode7|valB[2]~84 (
// Equation(s):
// \myprocessor|decode7|valB[2]~84_combout  = (\myprocessor|decode7|valB[2]~83_combout  & (((\myprocessor|decode7|regs:30:reg_array|r|bits:2:r~q )) # (!\myprocessor|decode4|F [2]))) # (!\myprocessor|decode7|valB[2]~83_combout  & (\myprocessor|decode4|F [2] & 
// ((\myprocessor|decode7|regs:22:reg_array|r|bits:2:r~q ))))

	.dataa(\myprocessor|decode7|valB[2]~83_combout ),
	.datab(\myprocessor|decode4|F [2]),
	.datac(\myprocessor|decode7|regs:30:reg_array|r|bits:2:r~q ),
	.datad(\myprocessor|decode7|regs:22:reg_array|r|bits:2:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[2]~84_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[2]~84 .lut_mask = 16'hE6A2;
defparam \myprocessor|decode7|valB[2]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N22
cycloneive_lcell_comb \myprocessor|decode7|valB[2]~85 (
// Equation(s):
// \myprocessor|decode7|valB[2]~85_combout  = (\myprocessor|decode7|valB[2]~82_combout  & (((\myprocessor|decode7|valB[2]~84_combout ) # (!\myprocessor|decode7|valB[21]~5_combout )))) # (!\myprocessor|decode7|valB[2]~82_combout  & 
// (\myprocessor|decode7|valB[2]~77_combout  & (\myprocessor|decode7|valB[21]~5_combout )))

	.dataa(\myprocessor|decode7|valB[2]~77_combout ),
	.datab(\myprocessor|decode7|valB[2]~82_combout ),
	.datac(\myprocessor|decode7|valB[21]~5_combout ),
	.datad(\myprocessor|decode7|valB[2]~84_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[2]~85_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[2]~85 .lut_mask = 16'hEC2C;
defparam \myprocessor|decode7|valB[2]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N0
cycloneive_lcell_comb \myprocessor|decode7|valB[2]~88 (
// Equation(s):
// \myprocessor|decode7|valB[2]~88_combout  = (\myprocessor|decode7|valB[21]~5_combout  & (\myprocessor|decode7|valB[21]~6_combout )) # (!\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[21]~6_combout  & 
// ((\myprocessor|decode7|regs:7:reg_array|r|bits:2:r~q ))) # (!\myprocessor|decode7|valB[21]~6_combout  & (\myprocessor|decode7|regs:5:reg_array|r|bits:2:r~q ))))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|valB[21]~6_combout ),
	.datac(\myprocessor|decode7|regs:5:reg_array|r|bits:2:r~q ),
	.datad(\myprocessor|decode7|regs:7:reg_array|r|bits:2:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[2]~88_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[2]~88 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valB[2]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N18
cycloneive_lcell_comb \myprocessor|decode7|valB[2]~89 (
// Equation(s):
// \myprocessor|decode7|valB[2]~89_combout  = (\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[2]~88_combout  & (\myprocessor|decode7|regs:6:reg_array|r|bits:2:r~q )) # (!\myprocessor|decode7|valB[2]~88_combout  & 
// ((\myprocessor|decode7|regs:4:reg_array|r|bits:2:r~q ))))) # (!\myprocessor|decode7|valB[21]~5_combout  & (\myprocessor|decode7|valB[2]~88_combout ))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|valB[2]~88_combout ),
	.datac(\myprocessor|decode7|regs:6:reg_array|r|bits:2:r~q ),
	.datad(\myprocessor|decode7|regs:4:reg_array|r|bits:2:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[2]~89_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[2]~89 .lut_mask = 16'hE6C4;
defparam \myprocessor|decode7|valB[2]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N26
cycloneive_lcell_comb \myprocessor|decode7|valB[2]~90 (
// Equation(s):
// \myprocessor|decode7|valB[2]~90_combout  = (\myprocessor|decode7|valB[21]~23_combout  & (((\myprocessor|decode7|valB[21]~26_combout )))) # (!\myprocessor|decode7|valB[21]~23_combout  & ((\myprocessor|decode7|valB[21]~26_combout  & 
// (\myprocessor|decode7|valB[2]~89_combout )) # (!\myprocessor|decode7|valB[21]~26_combout  & ((\myprocessor|decode7|regs:1:reg_array|r|bits:2:r~q )))))

	.dataa(\myprocessor|decode7|valB[2]~89_combout ),
	.datab(\myprocessor|decode7|valB[21]~23_combout ),
	.datac(\myprocessor|decode7|valB[21]~26_combout ),
	.datad(\myprocessor|decode7|regs:1:reg_array|r|bits:2:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[2]~90_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[2]~90 .lut_mask = 16'hE3E0;
defparam \myprocessor|decode7|valB[2]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N26
cycloneive_lcell_comb \myprocessor|decode7|valB[2]~91 (
// Equation(s):
// \myprocessor|decode7|valB[2]~91_combout  = (\myprocessor|decode7|valB[21]~656_combout  & ((\myprocessor|decode7|valB[2]~90_combout  & ((\myprocessor|decode7|regs:2:reg_array|r|bits:2:r~q ))) # (!\myprocessor|decode7|valB[2]~90_combout  & 
// (\myprocessor|decode7|regs:3:reg_array|r|bits:2:r~q )))) # (!\myprocessor|decode7|valB[21]~656_combout  & (\myprocessor|decode7|valB[2]~90_combout ))

	.dataa(\myprocessor|decode7|valB[21]~656_combout ),
	.datab(\myprocessor|decode7|valB[2]~90_combout ),
	.datac(\myprocessor|decode7|regs:3:reg_array|r|bits:2:r~q ),
	.datad(\myprocessor|decode7|regs:2:reg_array|r|bits:2:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[2]~91_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[2]~91 .lut_mask = 16'hEC64;
defparam \myprocessor|decode7|valB[2]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N16
cycloneive_lcell_comb \myprocessor|decode7|valB[2]~86 (
// Equation(s):
// \myprocessor|decode7|valB[2]~86_combout  = (\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|regs:8:reg_array|r|bits:2:r~q ) # ((\myprocessor|decode7|valB[21]~6_combout )))) # (!\myprocessor|decode7|valB[21]~5_combout  & 
// (((\myprocessor|decode7|regs:9:reg_array|r|bits:2:r~q  & !\myprocessor|decode7|valB[21]~6_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|regs:8:reg_array|r|bits:2:r~q ),
	.datac(\myprocessor|decode7|regs:9:reg_array|r|bits:2:r~q ),
	.datad(\myprocessor|decode7|valB[21]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[2]~86_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[2]~86 .lut_mask = 16'hAAD8;
defparam \myprocessor|decode7|valB[2]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N2
cycloneive_lcell_comb \myprocessor|decode7|valB[2]~87 (
// Equation(s):
// \myprocessor|decode7|valB[2]~87_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[2]~86_combout  & ((\myprocessor|decode7|regs:10:reg_array|r|bits:2:r~q ))) # (!\myprocessor|decode7|valB[2]~86_combout  & 
// (\myprocessor|decode7|regs:11:reg_array|r|bits:2:r~q )))) # (!\myprocessor|decode7|valB[21]~6_combout  & (((\myprocessor|decode7|valB[2]~86_combout ))))

	.dataa(\myprocessor|decode7|regs:11:reg_array|r|bits:2:r~q ),
	.datab(\myprocessor|decode7|valB[21]~6_combout ),
	.datac(\myprocessor|decode7|regs:10:reg_array|r|bits:2:r~q ),
	.datad(\myprocessor|decode7|valB[2]~86_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[2]~87_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[2]~87 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valB[2]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N16
cycloneive_lcell_comb \myprocessor|decode7|valB[2]~92 (
// Equation(s):
// \myprocessor|decode7|valB[2]~92_combout  = (\myprocessor|decode7|valB[21]~9_combout  & (((\myprocessor|decode7|valB[21]~20_combout ) # (\myprocessor|decode7|valB[2]~87_combout )))) # (!\myprocessor|decode7|valB[21]~9_combout  & 
// (\myprocessor|decode7|valB[2]~91_combout  & (!\myprocessor|decode7|valB[21]~20_combout )))

	.dataa(\myprocessor|decode7|valB[2]~91_combout ),
	.datab(\myprocessor|decode7|valB[21]~9_combout ),
	.datac(\myprocessor|decode7|valB[21]~20_combout ),
	.datad(\myprocessor|decode7|valB[2]~87_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[2]~92_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[2]~92 .lut_mask = 16'hCEC2;
defparam \myprocessor|decode7|valB[2]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N20
cycloneive_lcell_comb \myprocessor|decode7|valB[2]~93 (
// Equation(s):
// \myprocessor|decode7|valB[2]~93_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[21]~5_combout ) # ((\myprocessor|decode7|regs:15:reg_array|r|bits:2:r~q )))) # (!\myprocessor|decode7|valB[21]~6_combout  & 
// (!\myprocessor|decode7|valB[21]~5_combout  & (\myprocessor|decode7|regs:13:reg_array|r|bits:2:r~q )))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|valB[21]~5_combout ),
	.datac(\myprocessor|decode7|regs:13:reg_array|r|bits:2:r~q ),
	.datad(\myprocessor|decode7|regs:15:reg_array|r|bits:2:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[2]~93_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[2]~93 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valB[2]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N6
cycloneive_lcell_comb \myprocessor|decode7|valB[2]~94 (
// Equation(s):
// \myprocessor|decode7|valB[2]~94_combout  = (\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[2]~93_combout  & ((\myprocessor|decode7|regs:14:reg_array|r|bits:2:r~q ))) # (!\myprocessor|decode7|valB[2]~93_combout  & 
// (\myprocessor|decode7|regs:12:reg_array|r|bits:2:r~q )))) # (!\myprocessor|decode7|valB[21]~5_combout  & (((\myprocessor|decode7|valB[2]~93_combout ))))

	.dataa(\myprocessor|decode7|regs:12:reg_array|r|bits:2:r~q ),
	.datab(\myprocessor|decode7|regs:14:reg_array|r|bits:2:r~q ),
	.datac(\myprocessor|decode7|valB[21]~5_combout ),
	.datad(\myprocessor|decode7|valB[2]~93_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[2]~94_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[2]~94 .lut_mask = 16'hCFA0;
defparam \myprocessor|decode7|valB[2]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N0
cycloneive_lcell_comb \myprocessor|decode7|valB[2]~95 (
// Equation(s):
// \myprocessor|decode7|valB[2]~95_combout  = (\myprocessor|decode7|valB[2]~92_combout  & (((\myprocessor|decode7|valB[2]~94_combout ) # (!\myprocessor|decode7|valB[21]~20_combout )))) # (!\myprocessor|decode7|valB[2]~92_combout  & 
// (\myprocessor|decode7|valB[2]~85_combout  & (\myprocessor|decode7|valB[21]~20_combout )))

	.dataa(\myprocessor|decode7|valB[2]~85_combout ),
	.datab(\myprocessor|decode7|valB[2]~92_combout ),
	.datac(\myprocessor|decode7|valB[21]~20_combout ),
	.datad(\myprocessor|decode7|valB[2]~94_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[2]~95_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[2]~95 .lut_mask = 16'hEC2C;
defparam \myprocessor|decode7|valB[2]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N16
cycloneive_lcell_comb \myprocessor|execute01|F[2]~5 (
// Equation(s):
// \myprocessor|execute01|F[2]~5_combout  = (\myprocessor|decode1|immed_notRT~combout  & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [2]))) # (!\myprocessor|decode1|immed_notRT~combout  & (\myprocessor|decode7|valB[2]~95_combout ))

	.dataa(\myprocessor|decode7|valB[2]~95_combout ),
	.datab(gnd),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [2]),
	.datad(\myprocessor|decode1|immed_notRT~combout ),
	.cin(gnd),
	.combout(\myprocessor|execute01|F[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute01|F[2]~5 .lut_mask = 16'hF0AA;
defparam \myprocessor|execute01|F[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N20
cycloneive_lcell_comb \myprocessor|execute02|R[2]~235 (
// Equation(s):
// \myprocessor|execute02|R[2]~235_combout  = (\myprocessor|execute01|F[2]~5_combout  & (((\myprocessor|decode7|valA[12]~0_combout  & \myprocessor|decode7|valA[2]~130_combout )) # (!\myprocessor|decode1|ALUopcode[0]~1_combout ))) # 
// (!\myprocessor|execute01|F[2]~5_combout  & (\myprocessor|decode7|valA[12]~0_combout  & (!\myprocessor|decode1|ALUopcode[0]~1_combout  & \myprocessor|decode7|valA[2]~130_combout )))

	.dataa(\myprocessor|execute01|F[2]~5_combout ),
	.datab(\myprocessor|decode7|valA[12]~0_combout ),
	.datac(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datad(\myprocessor|decode7|valA[2]~130_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[2]~235_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[2]~235 .lut_mask = 16'h8E0A;
defparam \myprocessor|execute02|R[2]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N6
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LNxxxx|F~9 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LNxxxx|F~9_combout  = (\myprocessor|execute02|shifter_inst|LxxxNx|F[2]~7_combout  & (\myprocessor|execute02|shifter_inst|RxNxxx|F~25_combout  & !\myprocessor|execute01|F[4]~8_combout ))

	.dataa(\myprocessor|execute02|shifter_inst|LxxxNx|F[2]~7_combout ),
	.datab(\myprocessor|execute02|shifter_inst|RxNxxx|F~25_combout ),
	.datac(gnd),
	.datad(\myprocessor|execute01|F[4]~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LNxxxx|F~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LNxxxx|F~9 .lut_mask = 16'h0088;
defparam \myprocessor|execute02|shifter_inst|LNxxxx|F~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N12
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxNxxx|F[18]~10 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxNxxx|F[18]~10_combout  = (\myprocessor|execute01|F[3]~7_combout  & ((\myprocessor|execute02|shifter_inst|RxNxxx|F~9_combout ))) # (!\myprocessor|execute01|F[3]~7_combout  & 
// (\myprocessor|execute02|shifter_inst|RxxNxx|F[18]~5_combout ))

	.dataa(\myprocessor|execute01|F[3]~7_combout ),
	.datab(\myprocessor|execute02|shifter_inst|RxxNxx|F[18]~5_combout ),
	.datac(\myprocessor|execute02|shifter_inst|RxNxxx|F~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxNxxx|F[18]~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxNxxx|F[18]~10 .lut_mask = 16'hE4E4;
defparam \myprocessor|execute02|shifter_inst|RxNxxx|F[18]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N12
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|lower|sum[2] (
// Equation(s):
// \myprocessor|execute02|adder_inst|lower|sum [2] = \myprocessor|decode7|valA[2]~131_combout  $ (\myprocessor|decode1|ALUopcode[0]~1_combout  $ (\myprocessor|execute02|adder_inst|lower|carry[2]~2_combout  $ (\myprocessor|execute01|F[2]~5_combout )))

	.dataa(\myprocessor|decode7|valA[2]~131_combout ),
	.datab(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datac(\myprocessor|execute02|adder_inst|lower|carry[2]~2_combout ),
	.datad(\myprocessor|execute01|F[2]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|lower|sum [2]),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|lower|sum[2] .lut_mask = 16'h6996;
defparam \myprocessor|execute02|adder_inst|lower|sum[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N24
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxxxN|F[2]~0 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxxxN|F[2]~0_combout  = (\myprocessor|decode7|valA[12]~0_combout  & ((\myprocessor|execute01|F[0]~1_combout  & (\myprocessor|decode7|valA[3]~172_combout )) # (!\myprocessor|execute01|F[0]~1_combout  & 
// ((\myprocessor|decode7|valA[2]~130_combout )))))

	.dataa(\myprocessor|execute01|F[0]~1_combout ),
	.datab(\myprocessor|decode7|valA[3]~172_combout ),
	.datac(\myprocessor|decode7|valA[2]~130_combout ),
	.datad(\myprocessor|decode7|valA[12]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxxxN|F[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxxxN|F[2]~0 .lut_mask = 16'hD800;
defparam \myprocessor|execute02|shifter_inst|RxxxxN|F[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N8
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxxxN|F[4]~1 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxxxN|F[4]~1_combout  = (\myprocessor|decode7|valA[12]~0_combout  & ((\myprocessor|execute01|F[0]~1_combout  & (\myprocessor|decode7|valA[5]~109_combout )) # (!\myprocessor|execute01|F[0]~1_combout  & 
// ((\myprocessor|decode7|valA[4]~151_combout )))))

	.dataa(\myprocessor|decode7|valA[12]~0_combout ),
	.datab(\myprocessor|decode7|valA[5]~109_combout ),
	.datac(\myprocessor|decode7|valA[4]~151_combout ),
	.datad(\myprocessor|execute01|F[0]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxxxN|F[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxxxN|F[4]~1 .lut_mask = 16'h88A0;
defparam \myprocessor|execute02|shifter_inst|RxxxxN|F[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N12
cycloneive_lcell_comb \myprocessor|execute02|R[2]~73 (
// Equation(s):
// \myprocessor|execute02|R[2]~73_combout  = (\myprocessor|execute02|shifter_inst|RxNxxx|F~25_combout  & ((\myprocessor|execute02|R[3]~72_combout  & ((\myprocessor|execute02|shifter_inst|RxxxxN|F[4]~1_combout ))) # (!\myprocessor|execute02|R[3]~72_combout  & 
// (\myprocessor|execute02|shifter_inst|RxxxxN|F[2]~0_combout )))) # (!\myprocessor|execute02|shifter_inst|RxNxxx|F~25_combout  & (((\myprocessor|execute02|R[3]~72_combout ))))

	.dataa(\myprocessor|execute02|shifter_inst|RxNxxx|F~25_combout ),
	.datab(\myprocessor|execute02|shifter_inst|RxxxxN|F[2]~0_combout ),
	.datac(\myprocessor|execute02|shifter_inst|RxxxxN|F[4]~1_combout ),
	.datad(\myprocessor|execute02|R[3]~72_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[2]~73_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[2]~73 .lut_mask = 16'hF588;
defparam \myprocessor|execute02|R[2]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N26
cycloneive_lcell_comb \myprocessor|execute02|R[2]~74 (
// Equation(s):
// \myprocessor|execute02|R[2]~74_combout  = (\myprocessor|execute02|shifter_inst|RxNxxx|F~25_combout  & (((\myprocessor|execute02|R[2]~73_combout )))) # (!\myprocessor|execute02|shifter_inst|RxNxxx|F~25_combout  & ((\myprocessor|execute02|R[2]~73_combout  & 
// ((\myprocessor|execute02|shifter_inst|RxxNxx|F[10]~6_combout ))) # (!\myprocessor|execute02|R[2]~73_combout  & (\myprocessor|execute02|shifter_inst|RxxxNx|F[6]~28_combout ))))

	.dataa(\myprocessor|execute02|shifter_inst|RxNxxx|F~25_combout ),
	.datab(\myprocessor|execute02|shifter_inst|RxxxNx|F[6]~28_combout ),
	.datac(\myprocessor|execute02|R[2]~73_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxxNxx|F[10]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[2]~74_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[2]~74 .lut_mask = 16'hF4A4;
defparam \myprocessor|execute02|R[2]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N4
cycloneive_lcell_comb \myprocessor|execute02|R[2]~75 (
// Equation(s):
// \myprocessor|execute02|R[2]~75_combout  = (\myprocessor|execute02|R[3]~71_combout  & (((\myprocessor|execute02|R[3]~234_combout )) # (!\myprocessor|execute02|adder_inst|lower|sum [2]))) # (!\myprocessor|execute02|R[3]~71_combout  & 
// (((\myprocessor|execute02|R[2]~74_combout  & !\myprocessor|execute02|R[3]~234_combout ))))

	.dataa(\myprocessor|execute02|adder_inst|lower|sum [2]),
	.datab(\myprocessor|execute02|R[3]~71_combout ),
	.datac(\myprocessor|execute02|R[2]~74_combout ),
	.datad(\myprocessor|execute02|R[3]~234_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[2]~75_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[2]~75 .lut_mask = 16'hCC74;
defparam \myprocessor|execute02|R[2]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N14
cycloneive_lcell_comb \myprocessor|execute02|R[2]~76 (
// Equation(s):
// \myprocessor|execute02|R[2]~76_combout  = (\myprocessor|execute02|R[3]~234_combout  & ((\myprocessor|execute02|R[2]~75_combout  & (\myprocessor|execute02|shifter_inst|LNxxxx|F~9_combout )) # (!\myprocessor|execute02|R[2]~75_combout  & 
// ((\myprocessor|execute02|shifter_inst|RxNxxx|F[18]~10_combout ))))) # (!\myprocessor|execute02|R[3]~234_combout  & (((\myprocessor|execute02|R[2]~75_combout ))))

	.dataa(\myprocessor|execute02|shifter_inst|LNxxxx|F~9_combout ),
	.datab(\myprocessor|execute02|R[3]~234_combout ),
	.datac(\myprocessor|execute02|shifter_inst|RxNxxx|F[18]~10_combout ),
	.datad(\myprocessor|execute02|R[2]~75_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[2]~76_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[2]~76 .lut_mask = 16'hBBC0;
defparam \myprocessor|execute02|R[2]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N0
cycloneive_lcell_comb \myprocessor|execute02|R[2]~77 (
// Equation(s):
// \myprocessor|execute02|R[2]~77_combout  = (\myprocessor|decode1|ALUopcode[1]~2_combout  & (!\myprocessor|execute02|R[7]~49_combout  & (\myprocessor|execute02|R[2]~235_combout ))) # (!\myprocessor|decode1|ALUopcode[1]~2_combout  & 
// (((\myprocessor|execute02|R[2]~76_combout ))))

	.dataa(\myprocessor|execute02|R[7]~49_combout ),
	.datab(\myprocessor|execute02|R[2]~235_combout ),
	.datac(\myprocessor|decode1|ALUopcode[1]~2_combout ),
	.datad(\myprocessor|execute02|R[2]~76_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[2]~77_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[2]~77 .lut_mask = 16'h4F40;
defparam \myprocessor|execute02|R[2]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y47_N0
cycloneive_ram_block \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\myprocessor|decode1|Equal10~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\myprocessor|decode7|valB[7]~155_combout ,\myprocessor|decode7|valB[1]~175_combout }),
	.portaaddr({\myprocessor|execute02|R[11]~138_combout ,\myprocessor|execute02|R[10]~133_combout ,\myprocessor|execute02|R[9]~127_combout ,\myprocessor|execute02|R[8]~121_combout ,\myprocessor|execute02|R[7]~94_combout ,\myprocessor|execute02|R[6]~61_combout ,
\myprocessor|execute02|R[5]~54_combout ,\myprocessor|execute02|R[4]~87_combout ,\myprocessor|execute02|R[3]~82_combout ,\myprocessor|execute02|R[2]~77_combout ,\myprocessor|execute02|R[1]~100_combout ,\myprocessor|execute02|R[0]~70_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a1 .init_file = "test-fibonacci-dmem.hex";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ALTSYNCRAM";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 2;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 2;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004450011;
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N28
cycloneive_lcell_comb \myprocessor|writeback1|F[1]~41 (
// Equation(s):
// \myprocessor|writeback1|F[1]~41_combout  = (\myprocessor|writeback1|F[1]~40_combout ) # ((\myprocessor|decode1|Equal7~0_combout  & \myprocessor|memory1|altsyncram_component|auto_generated|q_a [1]))

	.dataa(\myprocessor|writeback1|F[1]~40_combout ),
	.datab(gnd),
	.datac(\myprocessor|decode1|Equal7~0_combout ),
	.datad(\myprocessor|memory1|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[1]~41_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[1]~41 .lut_mask = 16'hFAAA;
defparam \myprocessor|writeback1|F[1]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N23
dffeas \myprocessor|decode7|regs:13:reg_array|r|bits:1:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[1]~41_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[13]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:13:reg_array|r|bits:1:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:13:reg_array|r|bits:1:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:13:reg_array|r|bits:1:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N4
cycloneive_lcell_comb \myprocessor|decode7|valA[1]~86 (
// Equation(s):
// \myprocessor|decode7|valA[1]~86_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]) # ((\myprocessor|decode7|regs:14:reg_array|r|bits:1:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|decode7|regs:12:reg_array|r|bits:1:r~q )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|regs:12:reg_array|r|bits:1:r~q ),
	.datad(\myprocessor|decode7|regs:14:reg_array|r|bits:1:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[1]~86_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[1]~86 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valA[1]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N10
cycloneive_lcell_comb \myprocessor|decode7|valA[1]~87 (
// Equation(s):
// \myprocessor|decode7|valA[1]~87_combout  = (\myprocessor|decode7|valA[1]~86_combout  & (((\myprocessor|decode7|regs:15:reg_array|r|bits:1:r~q ) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\myprocessor|decode7|valA[1]~86_combout  & (\myprocessor|decode7|regs:13:reg_array|r|bits:1:r~q  & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\myprocessor|decode7|regs:13:reg_array|r|bits:1:r~q ),
	.datab(\myprocessor|decode7|valA[1]~86_combout ),
	.datac(\myprocessor|decode7|regs:15:reg_array|r|bits:1:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[1]~87_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[1]~87 .lut_mask = 16'hE2CC;
defparam \myprocessor|decode7|valA[1]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N22
cycloneive_lcell_comb \myprocessor|decode7|valA[1]~81 (
// Equation(s):
// \myprocessor|decode7|valA[1]~81_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]) # ((\myprocessor|decode7|regs:6:reg_array|r|bits:1:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|decode7|regs:4:reg_array|r|bits:1:r~q )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|regs:4:reg_array|r|bits:1:r~q ),
	.datad(\myprocessor|decode7|regs:6:reg_array|r|bits:1:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[1]~81_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[1]~81 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valA[1]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N4
cycloneive_lcell_comb \myprocessor|decode7|valA[1]~82 (
// Equation(s):
// \myprocessor|decode7|valA[1]~82_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|valA[1]~81_combout  & ((\myprocessor|decode7|regs:7:reg_array|r|bits:1:r~q ))) # 
// (!\myprocessor|decode7|valA[1]~81_combout  & (\myprocessor|decode7|regs:5:reg_array|r|bits:1:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|decode7|valA[1]~81_combout ))))

	.dataa(\myprocessor|decode7|regs:5:reg_array|r|bits:1:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|regs:7:reg_array|r|bits:1:r~q ),
	.datad(\myprocessor|decode7|valA[1]~81_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[1]~82_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[1]~82 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valA[1]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N16
cycloneive_lcell_comb \myprocessor|decode7|valA[1]~83 (
// Equation(s):
// \myprocessor|decode7|valA[1]~83_combout  = (\myprocessor|decode7|valA[12]~18_combout  & ((\myprocessor|decode7|valA[12]~19_combout  & ((\myprocessor|decode7|valA[1]~82_combout ))) # (!\myprocessor|decode7|valA[12]~19_combout  & 
// (\myprocessor|decode7|regs:1:reg_array|r|bits:1:r~q )))) # (!\myprocessor|decode7|valA[12]~18_combout  & (\myprocessor|decode7|valA[12]~19_combout ))

	.dataa(\myprocessor|decode7|valA[12]~18_combout ),
	.datab(\myprocessor|decode7|valA[12]~19_combout ),
	.datac(\myprocessor|decode7|regs:1:reg_array|r|bits:1:r~q ),
	.datad(\myprocessor|decode7|valA[1]~82_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[1]~83_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[1]~83 .lut_mask = 16'hEC64;
defparam \myprocessor|decode7|valA[1]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N18
cycloneive_lcell_comb \myprocessor|decode7|valA[1]~84 (
// Equation(s):
// \myprocessor|decode7|valA[1]~84_combout  = (\myprocessor|decode7|valA[12]~15_combout  & ((\myprocessor|decode7|valA[1]~83_combout  & (\myprocessor|decode7|regs:3:reg_array|r|bits:1:r~q )) # (!\myprocessor|decode7|valA[1]~83_combout  & 
// ((\myprocessor|decode7|regs:2:reg_array|r|bits:1:r~q ))))) # (!\myprocessor|decode7|valA[12]~15_combout  & (((\myprocessor|decode7|valA[1]~83_combout ))))

	.dataa(\myprocessor|decode7|valA[12]~15_combout ),
	.datab(\myprocessor|decode7|regs:3:reg_array|r|bits:1:r~q ),
	.datac(\myprocessor|decode7|regs:2:reg_array|r|bits:1:r~q ),
	.datad(\myprocessor|decode7|valA[1]~83_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[1]~84_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[1]~84 .lut_mask = 16'hDDA0;
defparam \myprocessor|decode7|valA[1]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N22
cycloneive_lcell_comb \myprocessor|decode7|valA[1]~78 (
// Equation(s):
// \myprocessor|decode7|valA[1]~78_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]) # ((\myprocessor|decode7|regs:23:reg_array|r|bits:1:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:19:reg_array|r|bits:1:r~q )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:19:reg_array|r|bits:1:r~q ),
	.datad(\myprocessor|decode7|regs:23:reg_array|r|bits:1:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[1]~78_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[1]~78 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valA[1]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N8
cycloneive_lcell_comb \myprocessor|decode7|valA[1]~79 (
// Equation(s):
// \myprocessor|decode7|valA[1]~79_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|valA[1]~78_combout  & ((\myprocessor|decode7|regs:31:reg_array|r|bits:1:r~q ))) # 
// (!\myprocessor|decode7|valA[1]~78_combout  & (\myprocessor|decode7|regs:27:reg_array|r|bits:1:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|decode7|valA[1]~78_combout ))))

	.dataa(\myprocessor|decode7|regs:27:reg_array|r|bits:1:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:31:reg_array|r|bits:1:r~q ),
	.datad(\myprocessor|decode7|valA[1]~78_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[1]~79_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[1]~79 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valA[1]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N22
cycloneive_lcell_comb \myprocessor|decode7|valA[1]~75 (
// Equation(s):
// \myprocessor|decode7|valA[1]~75_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:24:reg_array|r|bits:1:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:16:reg_array|r|bits:1:r~q ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:16:reg_array|r|bits:1:r~q ),
	.datad(\myprocessor|decode7|regs:24:reg_array|r|bits:1:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[1]~75_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[1]~75 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[1]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N22
cycloneive_lcell_comb \myprocessor|decode7|valA[1]~76 (
// Equation(s):
// \myprocessor|decode7|valA[1]~76_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|valA[1]~75_combout  & ((\myprocessor|decode7|regs:28:reg_array|r|bits:1:r~q ))) # 
// (!\myprocessor|decode7|valA[1]~75_combout  & (\myprocessor|decode7|regs:20:reg_array|r|bits:1:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|decode7|valA[1]~75_combout ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|decode7|regs:20:reg_array|r|bits:1:r~q ),
	.datac(\myprocessor|decode7|regs:28:reg_array|r|bits:1:r~q ),
	.datad(\myprocessor|decode7|valA[1]~75_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[1]~76_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[1]~76 .lut_mask = 16'hF588;
defparam \myprocessor|decode7|valA[1]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N16
cycloneive_lcell_comb \myprocessor|decode7|valA[1]~73 (
// Equation(s):
// \myprocessor|decode7|valA[1]~73_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|regs:22:reg_array|r|bits:1:r~q ) # ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|decode7|regs:18:reg_array|r|bits:1:r~q  & !\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\myprocessor|decode7|regs:22:reg_array|r|bits:1:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|decode7|regs:18:reg_array|r|bits:1:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[1]~73_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[1]~73 .lut_mask = 16'hCCB8;
defparam \myprocessor|decode7|valA[1]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N18
cycloneive_lcell_comb \myprocessor|decode7|valA[1]~74 (
// Equation(s):
// \myprocessor|decode7|valA[1]~74_combout  = (\myprocessor|decode7|valA[1]~73_combout  & (((\myprocessor|decode7|regs:30:reg_array|r|bits:1:r~q ) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])))) # 
// (!\myprocessor|decode7|valA[1]~73_combout  & (\myprocessor|decode7|regs:26:reg_array|r|bits:1:r~q  & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\myprocessor|decode7|regs:26:reg_array|r|bits:1:r~q ),
	.datab(\myprocessor|decode7|valA[1]~73_combout ),
	.datac(\myprocessor|decode7|regs:30:reg_array|r|bits:1:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[1]~74_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[1]~74 .lut_mask = 16'hE2CC;
defparam \myprocessor|decode7|valA[1]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N30
cycloneive_lcell_comb \myprocessor|decode7|valA[1]~77 (
// Equation(s):
// \myprocessor|decode7|valA[1]~77_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]) # (\myprocessor|decode7|valA[1]~74_combout )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|decode7|valA[1]~76_combout  & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\myprocessor|decode7|valA[1]~76_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datad(\myprocessor|decode7|valA[1]~74_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[1]~77_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[1]~77 .lut_mask = 16'hCEC2;
defparam \myprocessor|decode7|valA[1]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N22
cycloneive_lcell_comb \myprocessor|decode7|valA[1]~71 (
// Equation(s):
// \myprocessor|decode7|valA[1]~71_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:25:reg_array|r|bits:1:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:17:reg_array|r|bits:1:r~q )))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:25:reg_array|r|bits:1:r~q ),
	.datad(\myprocessor|decode7|regs:17:reg_array|r|bits:1:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[1]~71_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[1]~71 .lut_mask = 16'hD9C8;
defparam \myprocessor|decode7|valA[1]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N24
cycloneive_lcell_comb \myprocessor|decode7|valA[1]~72 (
// Equation(s):
// \myprocessor|decode7|valA[1]~72_combout  = (\myprocessor|decode7|valA[1]~71_combout  & ((\myprocessor|decode7|regs:29:reg_array|r|bits:1:r~q ) # ((!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19])))) # 
// (!\myprocessor|decode7|valA[1]~71_combout  & (((\myprocessor|decode7|regs:21:reg_array|r|bits:1:r~q  & \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\myprocessor|decode7|regs:29:reg_array|r|bits:1:r~q ),
	.datab(\myprocessor|decode7|valA[1]~71_combout ),
	.datac(\myprocessor|decode7|regs:21:reg_array|r|bits:1:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[1]~72_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[1]~72 .lut_mask = 16'hB8CC;
defparam \myprocessor|decode7|valA[1]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N24
cycloneive_lcell_comb \myprocessor|decode7|valA[1]~80 (
// Equation(s):
// \myprocessor|decode7|valA[1]~80_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|valA[1]~77_combout  & (\myprocessor|decode7|valA[1]~79_combout )) # (!\myprocessor|decode7|valA[1]~77_combout  & 
// ((\myprocessor|decode7|valA[1]~72_combout ))))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|decode7|valA[1]~77_combout ))))

	.dataa(\myprocessor|decode7|valA[1]~79_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|valA[1]~77_combout ),
	.datad(\myprocessor|decode7|valA[1]~72_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[1]~80_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[1]~80 .lut_mask = 16'hBCB0;
defparam \myprocessor|decode7|valA[1]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N4
cycloneive_lcell_comb \myprocessor|decode7|valA[1]~85 (
// Equation(s):
// \myprocessor|decode7|valA[1]~85_combout  = (\myprocessor|decode7|valA[12]~11_combout  & (((\myprocessor|decode7|valA[12]~14_combout ) # (\myprocessor|decode7|valA[1]~80_combout )))) # (!\myprocessor|decode7|valA[12]~11_combout  & 
// (\myprocessor|decode7|valA[1]~84_combout  & (!\myprocessor|decode7|valA[12]~14_combout )))

	.dataa(\myprocessor|decode7|valA[12]~11_combout ),
	.datab(\myprocessor|decode7|valA[1]~84_combout ),
	.datac(\myprocessor|decode7|valA[12]~14_combout ),
	.datad(\myprocessor|decode7|valA[1]~80_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[1]~85_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[1]~85 .lut_mask = 16'hAEA4;
defparam \myprocessor|decode7|valA[1]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N26
cycloneive_lcell_comb \myprocessor|decode7|valA[1]~69 (
// Equation(s):
// \myprocessor|decode7|valA[1]~69_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]) # ((\myprocessor|decode7|regs:9:reg_array|r|bits:1:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|decode7|regs:8:reg_array|r|bits:1:r~q )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|decode7|regs:8:reg_array|r|bits:1:r~q ),
	.datad(\myprocessor|decode7|regs:9:reg_array|r|bits:1:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[1]~69_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[1]~69 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valA[1]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N20
cycloneive_lcell_comb \myprocessor|decode7|valA[1]~70 (
// Equation(s):
// \myprocessor|decode7|valA[1]~70_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|valA[1]~69_combout  & (\myprocessor|decode7|regs:11:reg_array|r|bits:1:r~q )) # (!\myprocessor|decode7|valA[1]~69_combout 
//  & ((\myprocessor|decode7|regs:10:reg_array|r|bits:1:r~q ))))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|decode7|valA[1]~69_combout ))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|decode7|valA[1]~69_combout ),
	.datac(\myprocessor|decode7|regs:11:reg_array|r|bits:1:r~q ),
	.datad(\myprocessor|decode7|regs:10:reg_array|r|bits:1:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[1]~70_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[1]~70 .lut_mask = 16'hE6C4;
defparam \myprocessor|decode7|valA[1]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N6
cycloneive_lcell_comb \myprocessor|decode7|valA[1]~88 (
// Equation(s):
// \myprocessor|decode7|valA[1]~88_combout  = (\myprocessor|decode7|valA[1]~85_combout  & ((\myprocessor|decode7|valA[1]~87_combout ) # ((!\myprocessor|decode7|valA[12]~14_combout )))) # (!\myprocessor|decode7|valA[1]~85_combout  & 
// (((\myprocessor|decode7|valA[12]~14_combout  & \myprocessor|decode7|valA[1]~70_combout ))))

	.dataa(\myprocessor|decode7|valA[1]~87_combout ),
	.datab(\myprocessor|decode7|valA[1]~85_combout ),
	.datac(\myprocessor|decode7|valA[12]~14_combout ),
	.datad(\myprocessor|decode7|valA[1]~70_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[1]~88_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[1]~88 .lut_mask = 16'hBC8C;
defparam \myprocessor|decode7|valA[1]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N14
cycloneive_lcell_comb \myprocessor|decode7|valA[1]~89 (
// Equation(s):
// \myprocessor|decode7|valA[1]~89_combout  = (\myprocessor|decode7|valA[12]~0_combout  & \myprocessor|decode7|valA[1]~88_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|decode7|valA[12]~0_combout ),
	.datad(\myprocessor|decode7|valA[1]~88_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[1]~89_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[1]~89 .lut_mask = 16'hF000;
defparam \myprocessor|decode7|valA[1]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N10
cycloneive_lcell_comb \myprocessor|execute02|R_or[1] (
// Equation(s):
// \myprocessor|execute02|R_or [1] = (\myprocessor|decode7|valA[1]~89_combout ) # ((\myprocessor|decode1|immed_notRT~combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [1])) # (!\myprocessor|decode1|immed_notRT~combout  & 
// ((\myprocessor|decode7|valB[1]~175_combout ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [1]),
	.datab(\myprocessor|decode7|valA[1]~89_combout ),
	.datac(\myprocessor|decode7|valB[1]~175_combout ),
	.datad(\myprocessor|decode1|immed_notRT~combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R_or [1]),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R_or[1] .lut_mask = 16'hEEFC;
defparam \myprocessor|execute02|R_or[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N6
cycloneive_lcell_comb \myprocessor|execute02|R[1]~233 (
// Equation(s):
// \myprocessor|execute02|R[1]~233_combout  = (\myprocessor|execute01|F[2]~5_combout ) # ((\myprocessor|decode1|immed_notRT~combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [1])) # (!\myprocessor|decode1|immed_notRT~combout  & 
// ((\myprocessor|decode7|valB[1]~175_combout ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [1]),
	.datab(\myprocessor|decode1|immed_notRT~combout ),
	.datac(\myprocessor|decode7|valB[1]~175_combout ),
	.datad(\myprocessor|execute01|F[2]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[1]~233_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[1]~233 .lut_mask = 16'hFFB8;
defparam \myprocessor|execute02|R[1]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N10
cycloneive_lcell_comb \myprocessor|execute02|R[1]~63 (
// Equation(s):
// \myprocessor|execute02|R[1]~63_combout  = (\myprocessor|execute01|F[2]~5_combout ) # ((\myprocessor|execute01|F[0]~1_combout  & !\myprocessor|execute01|F[1]~4_combout ))

	.dataa(\myprocessor|execute01|F[0]~1_combout ),
	.datab(\myprocessor|execute01|F[1]~4_combout ),
	.datac(gnd),
	.datad(\myprocessor|execute01|F[2]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[1]~63_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[1]~63 .lut_mask = 16'hFF22;
defparam \myprocessor|execute02|R[1]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N20
cycloneive_lcell_comb \myprocessor|execute02|R[1]~95 (
// Equation(s):
// \myprocessor|execute02|R[1]~95_combout  = (\myprocessor|execute02|R[1]~233_combout  & (((\myprocessor|execute02|shifter_inst|RxxxxN|F[3]~3_combout ) # (\myprocessor|execute02|R[1]~63_combout )))) # (!\myprocessor|execute02|R[1]~233_combout  & 
// (\myprocessor|decode7|valA[1]~89_combout  & ((!\myprocessor|execute02|R[1]~63_combout ))))

	.dataa(\myprocessor|decode7|valA[1]~89_combout ),
	.datab(\myprocessor|execute02|R[1]~233_combout ),
	.datac(\myprocessor|execute02|shifter_inst|RxxxxN|F[3]~3_combout ),
	.datad(\myprocessor|execute02|R[1]~63_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[1]~95_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[1]~95 .lut_mask = 16'hCCE2;
defparam \myprocessor|execute02|R[1]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N14
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxxNx|F[5]~11 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxxNx|F[5]~11_combout  = (\myprocessor|decode7|valA[12]~0_combout  & ((\myprocessor|execute01|F[0]~1_combout  & ((\myprocessor|execute02|shifter_inst|RxxxNx|F[5]~9_combout ))) # (!\myprocessor|execute01|F[0]~1_combout  
// & (\myprocessor|execute02|shifter_inst|RxxxNx|F[4]~10_combout ))))

	.dataa(\myprocessor|execute02|shifter_inst|RxxxNx|F[4]~10_combout ),
	.datab(\myprocessor|decode7|valA[12]~0_combout ),
	.datac(\myprocessor|execute01|F[0]~1_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxxxNx|F[5]~9_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxxNx|F[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[5]~11 .lut_mask = 16'hC808;
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N30
cycloneive_lcell_comb \myprocessor|execute02|R[1]~96 (
// Equation(s):
// \myprocessor|execute02|R[1]~96_combout  = (\myprocessor|execute02|R[1]~95_combout  & (((\myprocessor|execute02|shifter_inst|RxxxNx|F[5]~11_combout ) # (!\myprocessor|execute02|R[1]~63_combout )))) # (!\myprocessor|execute02|R[1]~95_combout  & 
// (\myprocessor|decode7|valA[2]~131_combout  & ((\myprocessor|execute02|R[1]~63_combout ))))

	.dataa(\myprocessor|decode7|valA[2]~131_combout ),
	.datab(\myprocessor|execute02|R[1]~95_combout ),
	.datac(\myprocessor|execute02|shifter_inst|RxxxNx|F[5]~11_combout ),
	.datad(\myprocessor|execute02|R[1]~63_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[1]~96_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[1]~96 .lut_mask = 16'hE2CC;
defparam \myprocessor|execute02|R[1]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N6
cycloneive_lcell_comb \myprocessor|execute02|R[1]~97 (
// Equation(s):
// \myprocessor|execute02|R[1]~97_combout  = (\myprocessor|execute02|R[16]~62_combout  & ((\myprocessor|execute02|R[1]~232_combout  & (\myprocessor|execute02|shifter_inst|RxxNxx|F[9]~13_combout )) # (!\myprocessor|execute02|R[1]~232_combout  & 
// ((\myprocessor|execute02|R[1]~96_combout ))))) # (!\myprocessor|execute02|R[16]~62_combout  & (((\myprocessor|execute02|R[1]~232_combout ))))

	.dataa(\myprocessor|execute02|shifter_inst|RxxNxx|F[9]~13_combout ),
	.datab(\myprocessor|execute02|R[16]~62_combout ),
	.datac(\myprocessor|execute02|R[1]~232_combout ),
	.datad(\myprocessor|execute02|R[1]~96_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[1]~97_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[1]~97 .lut_mask = 16'hBCB0;
defparam \myprocessor|execute02|R[1]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N8
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxNxxx|F[17]~18 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxNxxx|F[17]~18_combout  = (\myprocessor|execute01|F[3]~7_combout  & (\myprocessor|execute02|shifter_inst|RxNxxx|F~17_combout )) # (!\myprocessor|execute01|F[3]~7_combout  & 
// ((\myprocessor|execute02|shifter_inst|RxxNxx|F[17]~14_combout )))

	.dataa(\myprocessor|execute02|shifter_inst|RxNxxx|F~17_combout ),
	.datab(\myprocessor|execute02|shifter_inst|RxxNxx|F[17]~14_combout ),
	.datac(\myprocessor|execute01|F[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxNxxx|F[17]~18_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxNxxx|F[17]~18 .lut_mask = 16'hACAC;
defparam \myprocessor|execute02|shifter_inst|RxNxxx|F[17]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N28
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LNxxxx|F~12 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LNxxxx|F~12_combout  = (\myprocessor|execute02|shifter_inst|LxxxNx|F~3_combout  & (!\myprocessor|execute01|F[4]~8_combout  & \myprocessor|execute02|shifter_inst|RxNxxx|F~25_combout ))

	.dataa(gnd),
	.datab(\myprocessor|execute02|shifter_inst|LxxxNx|F~3_combout ),
	.datac(\myprocessor|execute01|F[4]~8_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxNxxx|F~25_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LNxxxx|F~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LNxxxx|F~12 .lut_mask = 16'h0C00;
defparam \myprocessor|execute02|shifter_inst|LNxxxx|F~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N2
cycloneive_lcell_comb \myprocessor|execute02|R[1]~98 (
// Equation(s):
// \myprocessor|execute02|R[1]~98_combout  = (\myprocessor|execute02|R[1]~97_combout  & ((\myprocessor|execute02|R[16]~62_combout ) # ((\myprocessor|execute02|shifter_inst|RxNxxx|F[17]~18_combout )))) # (!\myprocessor|execute02|R[1]~97_combout  & 
// (!\myprocessor|execute02|R[16]~62_combout  & ((\myprocessor|execute02|shifter_inst|LNxxxx|F~12_combout ))))

	.dataa(\myprocessor|execute02|R[1]~97_combout ),
	.datab(\myprocessor|execute02|R[16]~62_combout ),
	.datac(\myprocessor|execute02|shifter_inst|RxNxxx|F[17]~18_combout ),
	.datad(\myprocessor|execute02|shifter_inst|LNxxxx|F~12_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[1]~98_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[1]~98 .lut_mask = 16'hB9A8;
defparam \myprocessor|execute02|R[1]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N22
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|lower|sum[1] (
// Equation(s):
// \myprocessor|execute02|adder_inst|lower|sum [1] = \myprocessor|execute02|B_prime [1] $ (\myprocessor|decode7|valA[1]~89_combout  $ (((\myprocessor|execute02|adder_inst|lower|carry~0_combout ) # (!\myprocessor|execute02|adder_inst|lower|carry~1_combout 
// ))))

	.dataa(\myprocessor|execute02|adder_inst|lower|carry~0_combout ),
	.datab(\myprocessor|execute02|B_prime [1]),
	.datac(\myprocessor|decode7|valA[1]~89_combout ),
	.datad(\myprocessor|execute02|adder_inst|lower|carry~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|lower|sum [1]),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|lower|sum[1] .lut_mask = 16'h96C3;
defparam \myprocessor|execute02|adder_inst|lower|sum[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N28
cycloneive_lcell_comb \myprocessor|execute02|R_and[1] (
// Equation(s):
// \myprocessor|execute02|R_and [1] = (\myprocessor|decode7|valA[1]~89_combout  & ((\myprocessor|decode1|immed_notRT~combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [1])) # (!\myprocessor|decode1|immed_notRT~combout  & 
// ((\myprocessor|decode7|valB[1]~175_combout )))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [1]),
	.datab(\myprocessor|decode7|valA[1]~89_combout ),
	.datac(\myprocessor|decode7|valB[1]~175_combout ),
	.datad(\myprocessor|decode1|immed_notRT~combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R_and [1]),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R_and[1] .lut_mask = 16'h88C0;
defparam \myprocessor|execute02|R_and[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N24
cycloneive_lcell_comb \myprocessor|execute02|R[1]~99 (
// Equation(s):
// \myprocessor|execute02|R[1]~99_combout  = (\myprocessor|decode1|ALUopcode[1]~2_combout  & (((\myprocessor|execute02|R[1]~68_combout ) # (\myprocessor|execute02|R_and [1])))) # (!\myprocessor|decode1|ALUopcode[1]~2_combout  & 
// (!\myprocessor|execute02|adder_inst|lower|sum [1] & (!\myprocessor|execute02|R[1]~68_combout )))

	.dataa(\myprocessor|decode1|ALUopcode[1]~2_combout ),
	.datab(\myprocessor|execute02|adder_inst|lower|sum [1]),
	.datac(\myprocessor|execute02|R[1]~68_combout ),
	.datad(\myprocessor|execute02|R_and [1]),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[1]~99_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[1]~99 .lut_mask = 16'hABA1;
defparam \myprocessor|execute02|R[1]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N4
cycloneive_lcell_comb \myprocessor|execute02|R[1]~100 (
// Equation(s):
// \myprocessor|execute02|R[1]~100_combout  = (\myprocessor|execute02|R[1]~68_combout  & ((\myprocessor|execute02|R[1]~99_combout  & (\myprocessor|execute02|R_or [1])) # (!\myprocessor|execute02|R[1]~99_combout  & ((\myprocessor|execute02|R[1]~98_combout 
// ))))) # (!\myprocessor|execute02|R[1]~68_combout  & (((\myprocessor|execute02|R[1]~99_combout ))))

	.dataa(\myprocessor|execute02|R_or [1]),
	.datab(\myprocessor|execute02|R[1]~98_combout ),
	.datac(\myprocessor|execute02|R[1]~68_combout ),
	.datad(\myprocessor|execute02|R[1]~99_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[1]~100_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[1]~100 .lut_mask = 16'hAFC0;
defparam \myprocessor|execute02|R[1]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N4
cycloneive_lcell_comb \myprocessor|writeback1|F[0]~23 (
// Equation(s):
// \myprocessor|writeback1|F[0]~23_combout  = (\myprocessor|writeback1|F[0]~22_combout ) # ((\myprocessor|decode1|Equal7~0_combout  & \myprocessor|memory1|altsyncram_component|auto_generated|q_a [0]))

	.dataa(\myprocessor|decode1|Equal7~0_combout ),
	.datab(gnd),
	.datac(\myprocessor|writeback1|F[0]~22_combout ),
	.datad(\myprocessor|memory1|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[0]~23 .lut_mask = 16'hFAF0;
defparam \myprocessor|writeback1|F[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N5
dffeas \myprocessor|decode7|regs:14:reg_array|r|bits:0:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|writeback1|F[0]~23_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|decode7|inEnable[14]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:14:reg_array|r|bits:0:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:14:reg_array|r|bits:0:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:14:reg_array|r|bits:0:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N14
cycloneive_lcell_comb \myprocessor|decode7|valA[0]~23 (
// Equation(s):
// \myprocessor|decode7|valA[0]~23_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|regs:13:reg_array|r|bits:0:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|decode7|regs:12:reg_array|r|bits:0:r~q ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|regs:12:reg_array|r|bits:0:r~q ),
	.datad(\myprocessor|decode7|regs:13:reg_array|r|bits:0:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[0]~23 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N30
cycloneive_lcell_comb \myprocessor|decode7|valA[0]~24 (
// Equation(s):
// \myprocessor|decode7|valA[0]~24_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|valA[0]~23_combout  & ((\myprocessor|decode7|regs:15:reg_array|r|bits:0:r~q ))) # 
// (!\myprocessor|decode7|valA[0]~23_combout  & (\myprocessor|decode7|regs:14:reg_array|r|bits:0:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|decode7|valA[0]~23_combout ))))

	.dataa(\myprocessor|decode7|regs:14:reg_array|r|bits:0:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|decode7|regs:15:reg_array|r|bits:0:r~q ),
	.datad(\myprocessor|decode7|valA[0]~23_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[0]~24 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valA[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N2
cycloneive_lcell_comb \myprocessor|decode7|valA[0]~12 (
// Equation(s):
// \myprocessor|decode7|valA[0]~12_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|regs:10:reg_array|r|bits:0:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|decode7|regs:8:reg_array|r|bits:0:r~q ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|decode7|regs:8:reg_array|r|bits:0:r~q ),
	.datad(\myprocessor|decode7|regs:10:reg_array|r|bits:0:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[0]~12 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N10
cycloneive_lcell_comb \myprocessor|decode7|valA[0]~13 (
// Equation(s):
// \myprocessor|decode7|valA[0]~13_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|valA[0]~12_combout  & ((\myprocessor|decode7|regs:11:reg_array|r|bits:0:r~q ))) # 
// (!\myprocessor|decode7|valA[0]~12_combout  & (\myprocessor|decode7|regs:9:reg_array|r|bits:0:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|decode7|valA[0]~12_combout ))))

	.dataa(\myprocessor|decode7|regs:9:reg_array|r|bits:0:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|regs:11:reg_array|r|bits:0:r~q ),
	.datad(\myprocessor|decode7|valA[0]~12_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[0]~13 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valA[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N12
cycloneive_lcell_comb \myprocessor|decode7|valA[0]~16 (
// Equation(s):
// \myprocessor|decode7|valA[0]~16_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17])))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|decode7|regs:5:reg_array|r|bits:0:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|regs:4:reg_array|r|bits:0:r~q )))))

	.dataa(\myprocessor|decode7|regs:5:reg_array|r|bits:0:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|decode7|regs:4:reg_array|r|bits:0:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[0]~16 .lut_mask = 16'hEE30;
defparam \myprocessor|decode7|valA[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N6
cycloneive_lcell_comb \myprocessor|decode7|valA[0]~17 (
// Equation(s):
// \myprocessor|decode7|valA[0]~17_combout  = (\myprocessor|decode7|valA[0]~16_combout  & (((\myprocessor|decode7|regs:7:reg_array|r|bits:0:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]))) # 
// (!\myprocessor|decode7|valA[0]~16_combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|regs:6:reg_array|r|bits:0:r~q ))))

	.dataa(\myprocessor|decode7|valA[0]~16_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|decode7|regs:7:reg_array|r|bits:0:r~q ),
	.datad(\myprocessor|decode7|regs:6:reg_array|r|bits:0:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[0]~17 .lut_mask = 16'hE6A2;
defparam \myprocessor|decode7|valA[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N16
cycloneive_lcell_comb \myprocessor|decode7|valA[0]~20 (
// Equation(s):
// \myprocessor|decode7|valA[0]~20_combout  = (\myprocessor|decode7|valA[12]~19_combout  & (((\myprocessor|decode7|valA[0]~17_combout ) # (!\myprocessor|decode7|valA[12]~18_combout )))) # (!\myprocessor|decode7|valA[12]~19_combout  & 
// (\myprocessor|decode7|regs:1:reg_array|r|bits:0:r~q  & (\myprocessor|decode7|valA[12]~18_combout )))

	.dataa(\myprocessor|decode7|regs:1:reg_array|r|bits:0:r~q ),
	.datab(\myprocessor|decode7|valA[12]~19_combout ),
	.datac(\myprocessor|decode7|valA[12]~18_combout ),
	.datad(\myprocessor|decode7|valA[0]~17_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[0]~20 .lut_mask = 16'hEC2C;
defparam \myprocessor|decode7|valA[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N0
cycloneive_lcell_comb \myprocessor|decode7|valA[0]~21 (
// Equation(s):
// \myprocessor|decode7|valA[0]~21_combout  = (\myprocessor|decode7|valA[12]~15_combout  & ((\myprocessor|decode7|valA[0]~20_combout  & (\myprocessor|decode7|regs:3:reg_array|r|bits:0:r~q )) # (!\myprocessor|decode7|valA[0]~20_combout  & 
// ((\myprocessor|decode7|regs:2:reg_array|r|bits:0:r~q ))))) # (!\myprocessor|decode7|valA[12]~15_combout  & (((\myprocessor|decode7|valA[0]~20_combout ))))

	.dataa(\myprocessor|decode7|valA[12]~15_combout ),
	.datab(\myprocessor|decode7|regs:3:reg_array|r|bits:0:r~q ),
	.datac(\myprocessor|decode7|regs:2:reg_array|r|bits:0:r~q ),
	.datad(\myprocessor|decode7|valA[0]~20_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[0]~21 .lut_mask = 16'hDDA0;
defparam \myprocessor|decode7|valA[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N20
cycloneive_lcell_comb \myprocessor|decode7|valA[0]~22 (
// Equation(s):
// \myprocessor|decode7|valA[0]~22_combout  = (\myprocessor|decode7|valA[12]~14_combout  & ((\myprocessor|decode7|valA[0]~13_combout ) # ((\myprocessor|decode7|valA[12]~11_combout )))) # (!\myprocessor|decode7|valA[12]~14_combout  & 
// (((\myprocessor|decode7|valA[0]~21_combout  & !\myprocessor|decode7|valA[12]~11_combout ))))

	.dataa(\myprocessor|decode7|valA[0]~13_combout ),
	.datab(\myprocessor|decode7|valA[0]~21_combout ),
	.datac(\myprocessor|decode7|valA[12]~14_combout ),
	.datad(\myprocessor|decode7|valA[12]~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[0]~22 .lut_mask = 16'hF0AC;
defparam \myprocessor|decode7|valA[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N24
cycloneive_lcell_comb \myprocessor|decode7|valA[0]~1 (
// Equation(s):
// \myprocessor|decode7|valA[0]~1_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]) # ((\myprocessor|decode7|regs:22:reg_array|r|bits:0:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:18:reg_array|r|bits:0:r~q ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:22:reg_array|r|bits:0:r~q ),
	.datad(\myprocessor|decode7|regs:18:reg_array|r|bits:0:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[0]~1 .lut_mask = 16'hB9A8;
defparam \myprocessor|decode7|valA[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N8
cycloneive_lcell_comb \myprocessor|decode7|valA[0]~2 (
// Equation(s):
// \myprocessor|decode7|valA[0]~2_combout  = (\myprocessor|decode7|valA[0]~1_combout  & ((\myprocessor|decode7|regs:30:reg_array|r|bits:0:r~q ) # ((!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])))) # 
// (!\myprocessor|decode7|valA[0]~1_combout  & (((\myprocessor|decode7|regs:26:reg_array|r|bits:0:r~q  & \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\myprocessor|decode7|valA[0]~1_combout ),
	.datab(\myprocessor|decode7|regs:30:reg_array|r|bits:0:r~q ),
	.datac(\myprocessor|decode7|regs:26:reg_array|r|bits:0:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[0]~2 .lut_mask = 16'hD8AA;
defparam \myprocessor|decode7|valA[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N24
cycloneive_lcell_comb \myprocessor|decode7|valA[0]~8 (
// Equation(s):
// \myprocessor|decode7|valA[0]~8_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]) # ((\myprocessor|decode7|regs:23:reg_array|r|bits:0:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:19:reg_array|r|bits:0:r~q ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:23:reg_array|r|bits:0:r~q ),
	.datad(\myprocessor|decode7|regs:19:reg_array|r|bits:0:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[0]~8 .lut_mask = 16'hB9A8;
defparam \myprocessor|decode7|valA[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N24
cycloneive_lcell_comb \myprocessor|decode7|valA[0]~9 (
// Equation(s):
// \myprocessor|decode7|valA[0]~9_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|valA[0]~8_combout  & ((\myprocessor|decode7|regs:31:reg_array|r|bits:0:r~q ))) # (!\myprocessor|decode7|valA[0]~8_combout  
// & (\myprocessor|decode7|regs:27:reg_array|r|bits:0:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|valA[0]~8_combout ))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|decode7|valA[0]~8_combout ),
	.datac(\myprocessor|decode7|regs:27:reg_array|r|bits:0:r~q ),
	.datad(\myprocessor|decode7|regs:31:reg_array|r|bits:0:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[0]~9 .lut_mask = 16'hEC64;
defparam \myprocessor|decode7|valA[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N24
cycloneive_lcell_comb \myprocessor|decode7|valA[0]~5 (
// Equation(s):
// \myprocessor|decode7|valA[0]~5_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|decode7|regs:20:reg_array|r|bits:0:r~q ) # (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|decode7|regs:16:reg_array|r|bits:0:r~q  & ((!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|decode7|regs:16:reg_array|r|bits:0:r~q ),
	.datac(\myprocessor|decode7|regs:20:reg_array|r|bits:0:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[0]~5 .lut_mask = 16'hAAE4;
defparam \myprocessor|decode7|valA[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N0
cycloneive_lcell_comb \myprocessor|decode7|valA[0]~6 (
// Equation(s):
// \myprocessor|decode7|valA[0]~6_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|valA[0]~5_combout  & (\myprocessor|decode7|regs:28:reg_array|r|bits:0:r~q )) # (!\myprocessor|decode7|valA[0]~5_combout  & 
// ((\myprocessor|decode7|regs:24:reg_array|r|bits:0:r~q ))))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|decode7|valA[0]~5_combout ))))

	.dataa(\myprocessor|decode7|regs:28:reg_array|r|bits:0:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:24:reg_array|r|bits:0:r~q ),
	.datad(\myprocessor|decode7|valA[0]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[0]~6 .lut_mask = 16'hBBC0;
defparam \myprocessor|decode7|valA[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N16
cycloneive_lcell_comb \myprocessor|decode7|valA[0]~3 (
// Equation(s):
// \myprocessor|decode7|valA[0]~3_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]) # ((\myprocessor|decode7|regs:25:reg_array|r|bits:0:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|regs:17:reg_array|r|bits:0:r~q ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|decode7|regs:25:reg_array|r|bits:0:r~q ),
	.datad(\myprocessor|decode7|regs:17:reg_array|r|bits:0:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[0]~3 .lut_mask = 16'hB9A8;
defparam \myprocessor|decode7|valA[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N24
cycloneive_lcell_comb \myprocessor|decode7|valA[0]~4 (
// Equation(s):
// \myprocessor|decode7|valA[0]~4_combout  = (\myprocessor|decode7|valA[0]~3_combout  & (((\myprocessor|decode7|regs:29:reg_array|r|bits:0:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]))) # 
// (!\myprocessor|decode7|valA[0]~3_combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|decode7|regs:21:reg_array|r|bits:0:r~q )))

	.dataa(\myprocessor|decode7|valA[0]~3_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|decode7|regs:21:reg_array|r|bits:0:r~q ),
	.datad(\myprocessor|decode7|regs:29:reg_array|r|bits:0:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[0]~4 .lut_mask = 16'hEA62;
defparam \myprocessor|decode7|valA[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N12
cycloneive_lcell_comb \myprocessor|decode7|valA[0]~7 (
// Equation(s):
// \myprocessor|decode7|valA[0]~7_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]) # (\myprocessor|decode7|valA[0]~4_combout )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|decode7|valA[0]~6_combout  & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18])))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|decode7|valA[0]~6_combout ),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datad(\myprocessor|decode7|valA[0]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[0]~7 .lut_mask = 16'hAEA4;
defparam \myprocessor|decode7|valA[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N30
cycloneive_lcell_comb \myprocessor|decode7|valA[0]~10 (
// Equation(s):
// \myprocessor|decode7|valA[0]~10_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|valA[0]~7_combout  & ((\myprocessor|decode7|valA[0]~9_combout ))) # (!\myprocessor|decode7|valA[0]~7_combout  & 
// (\myprocessor|decode7|valA[0]~2_combout )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|decode7|valA[0]~7_combout ))))

	.dataa(\myprocessor|decode7|valA[0]~2_combout ),
	.datab(\myprocessor|decode7|valA[0]~9_combout ),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datad(\myprocessor|decode7|valA[0]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[0]~10 .lut_mask = 16'hCFA0;
defparam \myprocessor|decode7|valA[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N10
cycloneive_lcell_comb \myprocessor|decode7|valA[0]~25 (
// Equation(s):
// \myprocessor|decode7|valA[0]~25_combout  = (\myprocessor|decode7|valA[12]~11_combout  & ((\myprocessor|decode7|valA[0]~22_combout  & (\myprocessor|decode7|valA[0]~24_combout )) # (!\myprocessor|decode7|valA[0]~22_combout  & 
// ((\myprocessor|decode7|valA[0]~10_combout ))))) # (!\myprocessor|decode7|valA[12]~11_combout  & (((\myprocessor|decode7|valA[0]~22_combout ))))

	.dataa(\myprocessor|decode7|valA[0]~24_combout ),
	.datab(\myprocessor|decode7|valA[12]~11_combout ),
	.datac(\myprocessor|decode7|valA[0]~22_combout ),
	.datad(\myprocessor|decode7|valA[0]~10_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[0]~25_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[0]~25 .lut_mask = 16'hBCB0;
defparam \myprocessor|decode7|valA[0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N6
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LNxxxx|F~18 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LNxxxx|F~18_combout  = (\myprocessor|decode7|valA[0]~25_combout  & (!\myprocessor|execute01|F[0]~1_combout  & (\myprocessor|decode7|valA[12]~0_combout  & !\myprocessor|execute01|F[1]~4_combout )))

	.dataa(\myprocessor|decode7|valA[0]~25_combout ),
	.datab(\myprocessor|execute01|F[0]~1_combout ),
	.datac(\myprocessor|decode7|valA[12]~0_combout ),
	.datad(\myprocessor|execute01|F[1]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LNxxxx|F~18_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LNxxxx|F~18 .lut_mask = 16'h0020;
defparam \myprocessor|execute02|shifter_inst|LNxxxx|F~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N18
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LNxxxx|F~8 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LNxxxx|F~8_combout  = (\myprocessor|execute02|shifter_inst|LNxxxx|F~18_combout  & (\myprocessor|execute02|shifter_inst|RxNxxx|F~25_combout  & !\myprocessor|execute01|F[4]~8_combout ))

	.dataa(gnd),
	.datab(\myprocessor|execute02|shifter_inst|LNxxxx|F~18_combout ),
	.datac(\myprocessor|execute02|shifter_inst|RxNxxx|F~25_combout ),
	.datad(\myprocessor|execute01|F[4]~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LNxxxx|F~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LNxxxx|F~8 .lut_mask = 16'h00C0;
defparam \myprocessor|execute02|shifter_inst|LNxxxx|F~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N28
cycloneive_lcell_comb \myprocessor|execute02|R[0]~64 (
// Equation(s):
// \myprocessor|execute02|R[0]~64_combout  = (\myprocessor|execute02|R[1]~233_combout  & (((\myprocessor|execute02|R[1]~63_combout )))) # (!\myprocessor|execute02|R[1]~233_combout  & ((\myprocessor|execute02|R[1]~63_combout  & 
// ((\myprocessor|decode7|valA[1]~89_combout ))) # (!\myprocessor|execute02|R[1]~63_combout  & (\myprocessor|decode7|valA[0]~26_combout ))))

	.dataa(\myprocessor|decode7|valA[0]~26_combout ),
	.datab(\myprocessor|decode7|valA[1]~89_combout ),
	.datac(\myprocessor|execute02|R[1]~233_combout ),
	.datad(\myprocessor|execute02|R[1]~63_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[0]~64_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[0]~64 .lut_mask = 16'hFC0A;
defparam \myprocessor|execute02|R[0]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N22
cycloneive_lcell_comb \myprocessor|execute02|R[0]~65 (
// Equation(s):
// \myprocessor|execute02|R[0]~65_combout  = (\myprocessor|execute02|R[0]~64_combout  & ((\myprocessor|execute02|shifter_inst|RxxxNx|F[4]~39_combout ) # ((!\myprocessor|execute02|R[1]~233_combout )))) # (!\myprocessor|execute02|R[0]~64_combout  & 
// (((\myprocessor|execute02|R[1]~233_combout  & \myprocessor|execute02|shifter_inst|RxxxxN|F[2]~0_combout ))))

	.dataa(\myprocessor|execute02|shifter_inst|RxxxNx|F[4]~39_combout ),
	.datab(\myprocessor|execute02|R[0]~64_combout ),
	.datac(\myprocessor|execute02|R[1]~233_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxxxxN|F[2]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[0]~65_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[0]~65 .lut_mask = 16'hBC8C;
defparam \myprocessor|execute02|R[0]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N28
cycloneive_lcell_comb \myprocessor|execute02|R[0]~66 (
// Equation(s):
// \myprocessor|execute02|R[0]~66_combout  = (\myprocessor|execute02|R[16]~62_combout  & (((!\myprocessor|execute02|R[1]~232_combout  & \myprocessor|execute02|R[0]~65_combout )))) # (!\myprocessor|execute02|R[16]~62_combout  & 
// ((\myprocessor|execute02|shifter_inst|LNxxxx|F~8_combout ) # ((\myprocessor|execute02|R[1]~232_combout ))))

	.dataa(\myprocessor|execute02|R[16]~62_combout ),
	.datab(\myprocessor|execute02|shifter_inst|LNxxxx|F~8_combout ),
	.datac(\myprocessor|execute02|R[1]~232_combout ),
	.datad(\myprocessor|execute02|R[0]~65_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[0]~66_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[0]~66 .lut_mask = 16'h5E54;
defparam \myprocessor|execute02|R[0]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N6
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxxNx|F[8]~37 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxxNx|F[8]~37_combout  = (\myprocessor|execute01|F[0]~1_combout  & (\myprocessor|execute02|shifter_inst|RxxxNx|F[8]~1_combout )) # (!\myprocessor|execute01|F[0]~1_combout  & 
// ((\myprocessor|execute02|shifter_inst|RxxxNx|F[8]~36_combout )))

	.dataa(gnd),
	.datab(\myprocessor|execute02|shifter_inst|RxxxNx|F[8]~1_combout ),
	.datac(\myprocessor|execute01|F[0]~1_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxxxNx|F[8]~36_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxxNx|F[8]~37_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[8]~37 .lut_mask = 16'hCFC0;
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[8]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N8
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxNxx|F[8]~4 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxNxx|F[8]~4_combout  = (\myprocessor|decode7|valA[12]~0_combout  & ((\myprocessor|execute01|F[2]~5_combout  & ((\myprocessor|execute02|shifter_inst|RxxxNx|F[12]~35_combout ))) # (!\myprocessor|execute01|F[2]~5_combout 
//  & (\myprocessor|execute02|shifter_inst|RxxxNx|F[8]~37_combout ))))

	.dataa(\myprocessor|execute02|shifter_inst|RxxxNx|F[8]~37_combout ),
	.datab(\myprocessor|execute01|F[2]~5_combout ),
	.datac(\myprocessor|decode7|valA[12]~0_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxxxNx|F[12]~35_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxNxx|F[8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxNxx|F[8]~4 .lut_mask = 16'hE020;
defparam \myprocessor|execute02|shifter_inst|RxxNxx|F[8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N6
cycloneive_lcell_comb \myprocessor|execute02|R[0]~67 (
// Equation(s):
// \myprocessor|execute02|R[0]~67_combout  = (\myprocessor|execute02|R[1]~232_combout  & ((\myprocessor|execute02|R[0]~66_combout  & ((\myprocessor|execute02|shifter_inst|RxNxxx|F[16]~8_combout ))) # (!\myprocessor|execute02|R[0]~66_combout  & 
// (\myprocessor|execute02|shifter_inst|RxxNxx|F[8]~4_combout )))) # (!\myprocessor|execute02|R[1]~232_combout  & (\myprocessor|execute02|R[0]~66_combout ))

	.dataa(\myprocessor|execute02|R[1]~232_combout ),
	.datab(\myprocessor|execute02|R[0]~66_combout ),
	.datac(\myprocessor|execute02|shifter_inst|RxxNxx|F[8]~4_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxNxxx|F[16]~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[0]~67_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[0]~67 .lut_mask = 16'hEC64;
defparam \myprocessor|execute02|R[0]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N2
cycloneive_lcell_comb \myprocessor|execute02|R_or[0] (
// Equation(s):
// \myprocessor|execute02|R_or [0] = (\myprocessor|decode7|valA[0]~26_combout ) # ((\myprocessor|decode1|immed_notRT~combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [0])) # (!\myprocessor|decode1|immed_notRT~combout  & 
// ((\myprocessor|decode7|valB[0]~75_combout ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [0]),
	.datab(\myprocessor|decode7|valA[0]~26_combout ),
	.datac(\myprocessor|decode7|valB[0]~75_combout ),
	.datad(\myprocessor|decode1|immed_notRT~combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R_or [0]),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R_or[0] .lut_mask = 16'hEEFC;
defparam \myprocessor|execute02|R_or[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N8
cycloneive_lcell_comb \myprocessor|execute02|R[0]~69 (
// Equation(s):
// \myprocessor|execute02|R[0]~69_combout  = (\myprocessor|decode1|ALUopcode[1]~2_combout  & ((\myprocessor|execute02|R[1]~68_combout ) # ((\myprocessor|execute01|F[0]~1_combout  & \myprocessor|decode7|valA[0]~26_combout )))) # 
// (!\myprocessor|decode1|ALUopcode[1]~2_combout  & (!\myprocessor|execute02|R[1]~68_combout  & (\myprocessor|execute01|F[0]~1_combout  $ (\myprocessor|decode7|valA[0]~26_combout ))))

	.dataa(\myprocessor|decode1|ALUopcode[1]~2_combout ),
	.datab(\myprocessor|execute02|R[1]~68_combout ),
	.datac(\myprocessor|execute01|F[0]~1_combout ),
	.datad(\myprocessor|decode7|valA[0]~26_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[0]~69_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[0]~69 .lut_mask = 16'hA998;
defparam \myprocessor|execute02|R[0]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N20
cycloneive_lcell_comb \myprocessor|execute02|R[0]~70 (
// Equation(s):
// \myprocessor|execute02|R[0]~70_combout  = (\myprocessor|execute02|R[0]~69_combout  & (((\myprocessor|execute02|R_or [0]) # (!\myprocessor|execute02|R[1]~68_combout )))) # (!\myprocessor|execute02|R[0]~69_combout  & (\myprocessor|execute02|R[0]~67_combout  
// & ((\myprocessor|execute02|R[1]~68_combout ))))

	.dataa(\myprocessor|execute02|R[0]~67_combout ),
	.datab(\myprocessor|execute02|R_or [0]),
	.datac(\myprocessor|execute02|R[0]~69_combout ),
	.datad(\myprocessor|execute02|R[1]~68_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[0]~70_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[0]~70 .lut_mask = 16'hCAF0;
defparam \myprocessor|execute02|R[0]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y39_N27
dffeas \myps2|fifo~17 (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myps2|Mux3~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myps2|fifo~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|fifo~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|fifo~17 .is_wysiwyg = "true";
defparam \myps2|fifo~17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N20
cycloneive_lcell_comb \myprocessor|fetch4|sum_s~2 (
// Equation(s):
// \myprocessor|fetch4|sum_s~2_combout  = \myprocessor|fetch2|bits:3:r~q  $ (((\myprocessor|fetch2|bits:2:r~q  & (\myprocessor|fetch2|bits:0:r~q  & \myprocessor|fetch2|bits:1:r~q ))))

	.dataa(\myprocessor|fetch2|bits:2:r~q ),
	.datab(\myprocessor|fetch2|bits:0:r~q ),
	.datac(\myprocessor|fetch2|bits:1:r~q ),
	.datad(\myprocessor|fetch2|bits:3:r~q ),
	.cin(gnd),
	.combout(\myprocessor|fetch4|sum_s~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|fetch4|sum_s~2 .lut_mask = 16'h7F80;
defparam \myprocessor|fetch4|sum_s~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y39_N21
dffeas \myps2|fifo_rtl_0_bypass[14] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myps2|Mux3~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|fifo_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|fifo_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \myps2|fifo_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N20
cycloneive_lcell_comb \myprocessor|writeback1|F[3]~28 (
// Equation(s):
// \myprocessor|writeback1|F[3]~28_combout  = (\myprocessor|writeback1|F[2]~9_combout  & (((\myprocessor|writeback1|F[2]~10_combout )))) # (!\myprocessor|writeback1|F[2]~9_combout  & ((\myprocessor|writeback1|F[2]~10_combout  & 
// (\myprocessor|fetch4|sum_s~2_combout )) # (!\myprocessor|writeback1|F[2]~10_combout  & ((\myps2|fifo_rtl_0_bypass [14])))))

	.dataa(\myprocessor|fetch4|sum_s~2_combout ),
	.datab(\myprocessor|writeback1|F[2]~9_combout ),
	.datac(\myps2|fifo_rtl_0_bypass [14]),
	.datad(\myprocessor|writeback1|F[2]~10_combout ),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[3]~28 .lut_mask = 16'hEE30;
defparam \myprocessor|writeback1|F[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N26
cycloneive_lcell_comb \myprocessor|writeback1|F[3]~29 (
// Equation(s):
// \myprocessor|writeback1|F[3]~29_combout  = (\myprocessor|writeback1|F[2]~9_combout  & ((\myprocessor|writeback1|F[3]~28_combout  & (\myps2|fifo_rtl_0|auto_generated|ram_block1a3 )) # (!\myprocessor|writeback1|F[3]~28_combout  & ((\myps2|fifo~17_q ))))) # 
// (!\myprocessor|writeback1|F[2]~9_combout  & (((\myprocessor|writeback1|F[3]~28_combout ))))

	.dataa(\myps2|fifo_rtl_0|auto_generated|ram_block1a3 ),
	.datab(\myprocessor|writeback1|F[2]~9_combout ),
	.datac(\myps2|fifo~17_q ),
	.datad(\myprocessor|writeback1|F[3]~28_combout ),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[3]~29_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[3]~29 .lut_mask = 16'hBBC0;
defparam \myprocessor|writeback1|F[3]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N18
cycloneive_lcell_comb \myprocessor|writeback1|F[3]~30 (
// Equation(s):
// \myprocessor|writeback1|F[3]~30_combout  = (!\myprocessor|decode1|Equal7~0_combout  & ((\myprocessor|writeback1|F[7]~13_combout  & (\myprocessor|execute02|R[3]~82_combout )) # (!\myprocessor|writeback1|F[7]~13_combout  & 
// ((\myprocessor|writeback1|F[3]~29_combout )))))

	.dataa(\myprocessor|writeback1|F[7]~13_combout ),
	.datab(\myprocessor|execute02|R[3]~82_combout ),
	.datac(\myprocessor|decode1|Equal7~0_combout ),
	.datad(\myprocessor|writeback1|F[3]~29_combout ),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[3]~30_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[3]~30 .lut_mask = 16'h0D08;
defparam \myprocessor|writeback1|F[3]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N8
cycloneive_lcell_comb \myprocessor|writeback1|F[3]~31 (
// Equation(s):
// \myprocessor|writeback1|F[3]~31_combout  = (\myprocessor|writeback1|F[3]~30_combout ) # ((\myprocessor|memory1|altsyncram_component|auto_generated|q_a [3] & \myprocessor|decode1|Equal7~0_combout ))

	.dataa(gnd),
	.datab(\myprocessor|memory1|altsyncram_component|auto_generated|q_a [3]),
	.datac(\myprocessor|decode1|Equal7~0_combout ),
	.datad(\myprocessor|writeback1|F[3]~30_combout ),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[3]~31_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[3]~31 .lut_mask = 16'hFFC0;
defparam \myprocessor|writeback1|F[3]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N7
dffeas \myprocessor|decode7|regs:8:reg_array|r|bits:3:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[3]~31_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[8]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:8:reg_array|r|bits:3:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:8:reg_array|r|bits:3:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:8:reg_array|r|bits:3:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N20
cycloneive_lcell_comb \myprocessor|decode7|valB[3]~96 (
// Equation(s):
// \myprocessor|decode7|valB[3]~96_combout  = (\myprocessor|decode7|valB[21]~5_combout  & (((\myprocessor|decode7|valB[21]~6_combout )))) # (!\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[21]~6_combout  & 
// (\myprocessor|decode7|regs:11:reg_array|r|bits:3:r~q )) # (!\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|regs:9:reg_array|r|bits:3:r~q )))))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|regs:11:reg_array|r|bits:3:r~q ),
	.datac(\myprocessor|decode7|regs:9:reg_array|r|bits:3:r~q ),
	.datad(\myprocessor|decode7|valB[21]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[3]~96_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[3]~96 .lut_mask = 16'hEE50;
defparam \myprocessor|decode7|valB[3]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N14
cycloneive_lcell_comb \myprocessor|decode7|valB[3]~97 (
// Equation(s):
// \myprocessor|decode7|valB[3]~97_combout  = (\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[3]~96_combout  & ((\myprocessor|decode7|regs:10:reg_array|r|bits:3:r~q ))) # (!\myprocessor|decode7|valB[3]~96_combout  & 
// (\myprocessor|decode7|regs:8:reg_array|r|bits:3:r~q )))) # (!\myprocessor|decode7|valB[21]~5_combout  & (((\myprocessor|decode7|valB[3]~96_combout ))))

	.dataa(\myprocessor|decode7|regs:8:reg_array|r|bits:3:r~q ),
	.datab(\myprocessor|decode7|valB[21]~5_combout ),
	.datac(\myprocessor|decode7|regs:10:reg_array|r|bits:3:r~q ),
	.datad(\myprocessor|decode7|valB[3]~96_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[3]~97_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[3]~97 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valB[3]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N4
cycloneive_lcell_comb \myprocessor|decode7|valB[3]~108 (
// Equation(s):
// \myprocessor|decode7|valB[3]~108_combout  = (\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|regs:4:reg_array|r|bits:3:r~q ) # ((\myprocessor|decode7|valB[21]~6_combout )))) # (!\myprocessor|decode7|valB[21]~5_combout  & 
// (((\myprocessor|decode7|regs:5:reg_array|r|bits:3:r~q  & !\myprocessor|decode7|valB[21]~6_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|regs:4:reg_array|r|bits:3:r~q ),
	.datac(\myprocessor|decode7|regs:5:reg_array|r|bits:3:r~q ),
	.datad(\myprocessor|decode7|valB[21]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[3]~108_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[3]~108 .lut_mask = 16'hAAD8;
defparam \myprocessor|decode7|valB[3]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N22
cycloneive_lcell_comb \myprocessor|decode7|valB[3]~109 (
// Equation(s):
// \myprocessor|decode7|valB[3]~109_combout  = (\myprocessor|decode7|valB[3]~108_combout  & (((\myprocessor|decode7|regs:6:reg_array|r|bits:3:r~q ) # (!\myprocessor|decode7|valB[21]~6_combout )))) # (!\myprocessor|decode7|valB[3]~108_combout  & 
// (\myprocessor|decode7|regs:7:reg_array|r|bits:3:r~q  & ((\myprocessor|decode7|valB[21]~6_combout ))))

	.dataa(\myprocessor|decode7|regs:7:reg_array|r|bits:3:r~q ),
	.datab(\myprocessor|decode7|valB[3]~108_combout ),
	.datac(\myprocessor|decode7|regs:6:reg_array|r|bits:3:r~q ),
	.datad(\myprocessor|decode7|valB[21]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[3]~109_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[3]~109 .lut_mask = 16'hE2CC;
defparam \myprocessor|decode7|valB[3]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N24
cycloneive_lcell_comb \myprocessor|decode7|valB[3]~110 (
// Equation(s):
// \myprocessor|decode7|valB[3]~110_combout  = (\myprocessor|decode7|valB[21]~23_combout  & (((\myprocessor|decode7|valB[21]~26_combout )))) # (!\myprocessor|decode7|valB[21]~23_combout  & ((\myprocessor|decode7|valB[21]~26_combout  & 
// ((\myprocessor|decode7|valB[3]~109_combout ))) # (!\myprocessor|decode7|valB[21]~26_combout  & (\myprocessor|decode7|regs:1:reg_array|r|bits:3:r~q ))))

	.dataa(\myprocessor|decode7|regs:1:reg_array|r|bits:3:r~q ),
	.datab(\myprocessor|decode7|valB[21]~23_combout ),
	.datac(\myprocessor|decode7|valB[3]~109_combout ),
	.datad(\myprocessor|decode7|valB[21]~26_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[3]~110_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[3]~110 .lut_mask = 16'hFC22;
defparam \myprocessor|decode7|valB[3]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N14
cycloneive_lcell_comb \myprocessor|decode7|valB[3]~111 (
// Equation(s):
// \myprocessor|decode7|valB[3]~111_combout  = (\myprocessor|decode7|valB[21]~656_combout  & ((\myprocessor|decode7|valB[3]~110_combout  & (\myprocessor|decode7|regs:2:reg_array|r|bits:3:r~q )) # (!\myprocessor|decode7|valB[3]~110_combout  & 
// ((\myprocessor|decode7|regs:3:reg_array|r|bits:3:r~q ))))) # (!\myprocessor|decode7|valB[21]~656_combout  & (((\myprocessor|decode7|valB[3]~110_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~656_combout ),
	.datab(\myprocessor|decode7|regs:2:reg_array|r|bits:3:r~q ),
	.datac(\myprocessor|decode7|regs:3:reg_array|r|bits:3:r~q ),
	.datad(\myprocessor|decode7|valB[3]~110_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[3]~111_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[3]~111 .lut_mask = 16'hDDA0;
defparam \myprocessor|decode7|valB[3]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N24
cycloneive_lcell_comb \myprocessor|decode7|valB[3]~102 (
// Equation(s):
// \myprocessor|decode7|valB[3]~102_combout  = (\myprocessor|decode4|F [2] & ((\myprocessor|decode4|F[3]~0_combout ) # ((\myprocessor|decode7|regs:21:reg_array|r|bits:3:r~q )))) # (!\myprocessor|decode4|F [2] & (!\myprocessor|decode4|F[3]~0_combout  & 
// (\myprocessor|decode7|regs:17:reg_array|r|bits:3:r~q )))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:17:reg_array|r|bits:3:r~q ),
	.datad(\myprocessor|decode7|regs:21:reg_array|r|bits:3:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[3]~102_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[3]~102 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valB[3]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N18
cycloneive_lcell_comb \myprocessor|decode7|valB[3]~103 (
// Equation(s):
// \myprocessor|decode7|valB[3]~103_combout  = (\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|valB[3]~102_combout  & ((\myprocessor|decode7|regs:29:reg_array|r|bits:3:r~q ))) # (!\myprocessor|decode7|valB[3]~102_combout  & 
// (\myprocessor|decode7|regs:25:reg_array|r|bits:3:r~q )))) # (!\myprocessor|decode4|F[3]~0_combout  & (((\myprocessor|decode7|valB[3]~102_combout ))))

	.dataa(\myprocessor|decode7|regs:25:reg_array|r|bits:3:r~q ),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:29:reg_array|r|bits:3:r~q ),
	.datad(\myprocessor|decode7|valB[3]~102_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[3]~103_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[3]~103 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valB[3]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N16
cycloneive_lcell_comb \myprocessor|decode7|valB[3]~100 (
// Equation(s):
// \myprocessor|decode7|valB[3]~100_combout  = (\myprocessor|decode4|F [2] & (((\myprocessor|decode4|F[3]~0_combout )))) # (!\myprocessor|decode4|F [2] & ((\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|regs:24:reg_array|r|bits:3:r~q ))) # 
// (!\myprocessor|decode4|F[3]~0_combout  & (\myprocessor|decode7|regs:16:reg_array|r|bits:3:r~q ))))

	.dataa(\myprocessor|decode7|regs:16:reg_array|r|bits:3:r~q ),
	.datab(\myprocessor|decode4|F [2]),
	.datac(\myprocessor|decode7|regs:24:reg_array|r|bits:3:r~q ),
	.datad(\myprocessor|decode4|F[3]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[3]~100_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[3]~100 .lut_mask = 16'hFC22;
defparam \myprocessor|decode7|valB[3]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N24
cycloneive_lcell_comb \myprocessor|decode7|valB[3]~101 (
// Equation(s):
// \myprocessor|decode7|valB[3]~101_combout  = (\myprocessor|decode4|F [2] & ((\myprocessor|decode7|valB[3]~100_combout  & ((\myprocessor|decode7|regs:28:reg_array|r|bits:3:r~q ))) # (!\myprocessor|decode7|valB[3]~100_combout  & 
// (\myprocessor|decode7|regs:20:reg_array|r|bits:3:r~q )))) # (!\myprocessor|decode4|F [2] & (\myprocessor|decode7|valB[3]~100_combout ))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode7|valB[3]~100_combout ),
	.datac(\myprocessor|decode7|regs:20:reg_array|r|bits:3:r~q ),
	.datad(\myprocessor|decode7|regs:28:reg_array|r|bits:3:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[3]~101_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[3]~101 .lut_mask = 16'hEC64;
defparam \myprocessor|decode7|valB[3]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N12
cycloneive_lcell_comb \myprocessor|decode7|valB[3]~104 (
// Equation(s):
// \myprocessor|decode7|valB[3]~104_combout  = (\myprocessor|decode7|valB[21]~5_combout  & (((\myprocessor|decode7|valB[21]~6_combout ) # (\myprocessor|decode7|valB[3]~101_combout )))) # (!\myprocessor|decode7|valB[21]~5_combout  & 
// (\myprocessor|decode7|valB[3]~103_combout  & (!\myprocessor|decode7|valB[21]~6_combout )))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|valB[3]~103_combout ),
	.datac(\myprocessor|decode7|valB[21]~6_combout ),
	.datad(\myprocessor|decode7|valB[3]~101_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[3]~104_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[3]~104 .lut_mask = 16'hAEA4;
defparam \myprocessor|decode7|valB[3]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N28
cycloneive_lcell_comb \myprocessor|decode7|valB[3]~105 (
// Equation(s):
// \myprocessor|decode7|valB[3]~105_combout  = (\myprocessor|decode4|F[3]~0_combout  & (((\myprocessor|decode7|regs:26:reg_array|r|bits:3:r~q ) # (\myprocessor|decode4|F [2])))) # (!\myprocessor|decode4|F[3]~0_combout  & 
// (\myprocessor|decode7|regs:18:reg_array|r|bits:3:r~q  & ((!\myprocessor|decode4|F [2]))))

	.dataa(\myprocessor|decode4|F[3]~0_combout ),
	.datab(\myprocessor|decode7|regs:18:reg_array|r|bits:3:r~q ),
	.datac(\myprocessor|decode7|regs:26:reg_array|r|bits:3:r~q ),
	.datad(\myprocessor|decode4|F [2]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[3]~105_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[3]~105 .lut_mask = 16'hAAE4;
defparam \myprocessor|decode7|valB[3]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N10
cycloneive_lcell_comb \myprocessor|decode7|valB[3]~106 (
// Equation(s):
// \myprocessor|decode7|valB[3]~106_combout  = (\myprocessor|decode4|F [2] & ((\myprocessor|decode7|valB[3]~105_combout  & (\myprocessor|decode7|regs:30:reg_array|r|bits:3:r~q )) # (!\myprocessor|decode7|valB[3]~105_combout  & 
// ((\myprocessor|decode7|regs:22:reg_array|r|bits:3:r~q ))))) # (!\myprocessor|decode4|F [2] & (((\myprocessor|decode7|valB[3]~105_combout ))))

	.dataa(\myprocessor|decode7|regs:30:reg_array|r|bits:3:r~q ),
	.datab(\myprocessor|decode4|F [2]),
	.datac(\myprocessor|decode7|regs:22:reg_array|r|bits:3:r~q ),
	.datad(\myprocessor|decode7|valB[3]~105_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[3]~106_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[3]~106 .lut_mask = 16'hBBC0;
defparam \myprocessor|decode7|valB[3]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N16
cycloneive_lcell_comb \myprocessor|decode7|valB[3]~98 (
// Equation(s):
// \myprocessor|decode7|valB[3]~98_combout  = (\myprocessor|decode4|F[3]~0_combout  & (((\myprocessor|decode4|F [2])))) # (!\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode4|F [2] & ((\myprocessor|decode7|regs:23:reg_array|r|bits:3:r~q ))) # 
// (!\myprocessor|decode4|F [2] & (\myprocessor|decode7|regs:19:reg_array|r|bits:3:r~q ))))

	.dataa(\myprocessor|decode4|F[3]~0_combout ),
	.datab(\myprocessor|decode7|regs:19:reg_array|r|bits:3:r~q ),
	.datac(\myprocessor|decode7|regs:23:reg_array|r|bits:3:r~q ),
	.datad(\myprocessor|decode4|F [2]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[3]~98_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[3]~98 .lut_mask = 16'hFA44;
defparam \myprocessor|decode7|valB[3]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N22
cycloneive_lcell_comb \myprocessor|decode7|valB[3]~99 (
// Equation(s):
// \myprocessor|decode7|valB[3]~99_combout  = (\myprocessor|decode7|valB[3]~98_combout  & ((\myprocessor|decode7|regs:31:reg_array|r|bits:3:r~q ) # ((!\myprocessor|decode4|F[3]~0_combout )))) # (!\myprocessor|decode7|valB[3]~98_combout  & 
// (((\myprocessor|decode7|regs:27:reg_array|r|bits:3:r~q  & \myprocessor|decode4|F[3]~0_combout ))))

	.dataa(\myprocessor|decode7|valB[3]~98_combout ),
	.datab(\myprocessor|decode7|regs:31:reg_array|r|bits:3:r~q ),
	.datac(\myprocessor|decode7|regs:27:reg_array|r|bits:3:r~q ),
	.datad(\myprocessor|decode4|F[3]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[3]~99_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[3]~99 .lut_mask = 16'hD8AA;
defparam \myprocessor|decode7|valB[3]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N18
cycloneive_lcell_comb \myprocessor|decode7|valB[3]~107 (
// Equation(s):
// \myprocessor|decode7|valB[3]~107_combout  = (\myprocessor|decode7|valB[3]~104_combout  & ((\myprocessor|decode7|valB[3]~106_combout ) # ((!\myprocessor|decode7|valB[21]~6_combout )))) # (!\myprocessor|decode7|valB[3]~104_combout  & 
// (((\myprocessor|decode7|valB[21]~6_combout  & \myprocessor|decode7|valB[3]~99_combout ))))

	.dataa(\myprocessor|decode7|valB[3]~104_combout ),
	.datab(\myprocessor|decode7|valB[3]~106_combout ),
	.datac(\myprocessor|decode7|valB[21]~6_combout ),
	.datad(\myprocessor|decode7|valB[3]~99_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[3]~107_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[3]~107 .lut_mask = 16'hDA8A;
defparam \myprocessor|decode7|valB[3]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N4
cycloneive_lcell_comb \myprocessor|decode7|valB[3]~112 (
// Equation(s):
// \myprocessor|decode7|valB[3]~112_combout  = (\myprocessor|decode7|valB[21]~9_combout  & (((\myprocessor|decode7|valB[21]~20_combout )))) # (!\myprocessor|decode7|valB[21]~9_combout  & ((\myprocessor|decode7|valB[21]~20_combout  & 
// ((\myprocessor|decode7|valB[3]~107_combout ))) # (!\myprocessor|decode7|valB[21]~20_combout  & (\myprocessor|decode7|valB[3]~111_combout ))))

	.dataa(\myprocessor|decode7|valB[3]~111_combout ),
	.datab(\myprocessor|decode7|valB[21]~9_combout ),
	.datac(\myprocessor|decode7|valB[21]~20_combout ),
	.datad(\myprocessor|decode7|valB[3]~107_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[3]~112_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[3]~112 .lut_mask = 16'hF2C2;
defparam \myprocessor|decode7|valB[3]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N14
cycloneive_lcell_comb \myprocessor|decode7|valB[3]~113 (
// Equation(s):
// \myprocessor|decode7|valB[3]~113_combout  = (\myprocessor|decode7|valB[21]~6_combout  & (\myprocessor|decode7|valB[21]~5_combout )) # (!\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[21]~5_combout  & 
// ((\myprocessor|decode7|regs:12:reg_array|r|bits:3:r~q ))) # (!\myprocessor|decode7|valB[21]~5_combout  & (\myprocessor|decode7|regs:13:reg_array|r|bits:3:r~q ))))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|valB[21]~5_combout ),
	.datac(\myprocessor|decode7|regs:13:reg_array|r|bits:3:r~q ),
	.datad(\myprocessor|decode7|regs:12:reg_array|r|bits:3:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[3]~113_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[3]~113 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valB[3]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N24
cycloneive_lcell_comb \myprocessor|decode7|valB[3]~114 (
// Equation(s):
// \myprocessor|decode7|valB[3]~114_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[3]~113_combout  & (\myprocessor|decode7|regs:14:reg_array|r|bits:3:r~q )) # (!\myprocessor|decode7|valB[3]~113_combout  & 
// ((\myprocessor|decode7|regs:15:reg_array|r|bits:3:r~q ))))) # (!\myprocessor|decode7|valB[21]~6_combout  & (((\myprocessor|decode7|valB[3]~113_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|regs:14:reg_array|r|bits:3:r~q ),
	.datac(\myprocessor|decode7|valB[3]~113_combout ),
	.datad(\myprocessor|decode7|regs:15:reg_array|r|bits:3:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[3]~114_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[3]~114 .lut_mask = 16'hDAD0;
defparam \myprocessor|decode7|valB[3]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N14
cycloneive_lcell_comb \myprocessor|decode7|valB[3]~115 (
// Equation(s):
// \myprocessor|decode7|valB[3]~115_combout  = (\myprocessor|decode7|valB[21]~9_combout  & ((\myprocessor|decode7|valB[3]~112_combout  & ((\myprocessor|decode7|valB[3]~114_combout ))) # (!\myprocessor|decode7|valB[3]~112_combout  & 
// (\myprocessor|decode7|valB[3]~97_combout )))) # (!\myprocessor|decode7|valB[21]~9_combout  & (((\myprocessor|decode7|valB[3]~112_combout ))))

	.dataa(\myprocessor|decode7|valB[3]~97_combout ),
	.datab(\myprocessor|decode7|valB[21]~9_combout ),
	.datac(\myprocessor|decode7|valB[3]~112_combout ),
	.datad(\myprocessor|decode7|valB[3]~114_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[3]~115_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[3]~115 .lut_mask = 16'hF838;
defparam \myprocessor|decode7|valB[3]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N0
cycloneive_lcell_comb \myprocessor|execute01|F[3]~7 (
// Equation(s):
// \myprocessor|execute01|F[3]~7_combout  = (\myprocessor|decode1|immed_notRT~combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [3])) # (!\myprocessor|decode1|immed_notRT~combout  & ((\myprocessor|decode7|valB[3]~115_combout )))

	.dataa(\myprocessor|decode1|immed_notRT~combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [3]),
	.datac(\myprocessor|decode7|valB[3]~115_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|execute01|F[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute01|F[3]~7 .lut_mask = 16'hD8D8;
defparam \myprocessor|execute01|F[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N16
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LNxxxx|F~6 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LNxxxx|F~6_combout  = (!\myprocessor|execute01|F[3]~7_combout  & (!\myprocessor|execute01|F[4]~8_combout  & \myprocessor|execute02|shifter_inst|LxNxxx|F[13]~3_combout ))

	.dataa(gnd),
	.datab(\myprocessor|execute01|F[3]~7_combout ),
	.datac(\myprocessor|execute01|F[4]~8_combout ),
	.datad(\myprocessor|execute02|shifter_inst|LxNxxx|F[13]~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LNxxxx|F~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LNxxxx|F~6 .lut_mask = 16'h0300;
defparam \myprocessor|execute02|shifter_inst|LNxxxx|F~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N10
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxxNx|F[9]~2 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxxNx|F[9]~2_combout  = (\myprocessor|decode7|valA[12]~0_combout  & ((\myprocessor|execute01|F[0]~1_combout  & ((\myprocessor|execute02|shifter_inst|RxxxNx|F[10]~0_combout ))) # (!\myprocessor|execute01|F[0]~1_combout  
// & (\myprocessor|execute02|shifter_inst|RxxxNx|F[8]~1_combout ))))

	.dataa(\myprocessor|execute01|F[0]~1_combout ),
	.datab(\myprocessor|decode7|valA[12]~0_combout ),
	.datac(\myprocessor|execute02|shifter_inst|RxxxNx|F[8]~1_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxxxNx|F[10]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxxNx|F[9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[9]~2 .lut_mask = 16'hC840;
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N8
cycloneive_lcell_comb \myprocessor|execute02|R[5]~47 (
// Equation(s):
// \myprocessor|execute02|R[5]~47_combout  = (\myprocessor|execute02|R[7]~231_combout  & (((\myprocessor|execute02|R[7]~46_combout ) # (\myprocessor|execute02|shifter_inst|RxxNxx|F[13]~0_combout )))) # (!\myprocessor|execute02|R[7]~231_combout  & 
// (\myprocessor|execute02|shifter_inst|RxxxNx|F[5]~11_combout  & (!\myprocessor|execute02|R[7]~46_combout )))

	.dataa(\myprocessor|execute02|R[7]~231_combout ),
	.datab(\myprocessor|execute02|shifter_inst|RxxxNx|F[5]~11_combout ),
	.datac(\myprocessor|execute02|R[7]~46_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxxNxx|F[13]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[5]~47_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[5]~47 .lut_mask = 16'hAEA4;
defparam \myprocessor|execute02|R[5]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N20
cycloneive_lcell_comb \myprocessor|execute02|R[5]~48 (
// Equation(s):
// \myprocessor|execute02|R[5]~48_combout  = (\myprocessor|execute02|R[7]~46_combout  & ((\myprocessor|execute02|R[5]~47_combout  & ((\myprocessor|execute02|shifter_inst|RxNxxx|F[21]~4_combout ))) # (!\myprocessor|execute02|R[5]~47_combout  & 
// (\myprocessor|execute02|shifter_inst|RxxxNx|F[9]~2_combout )))) # (!\myprocessor|execute02|R[7]~46_combout  & (((\myprocessor|execute02|R[5]~47_combout ))))

	.dataa(\myprocessor|execute02|shifter_inst|RxxxNx|F[9]~2_combout ),
	.datab(\myprocessor|execute02|R[7]~46_combout ),
	.datac(\myprocessor|execute02|R[5]~47_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxNxxx|F[21]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[5]~48_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[5]~48 .lut_mask = 16'hF838;
defparam \myprocessor|execute02|R[5]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y47_N8
cycloneive_lcell_comb \myprocessor|execute02|R_and[5] (
// Equation(s):
// \myprocessor|execute02|R_and [5] = (\myprocessor|decode7|valA[5]~110_combout  & ((\myprocessor|decode1|immed_notRT~combout  & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [5]))) # (!\myprocessor|decode1|immed_notRT~combout  & 
// (\myprocessor|decode7|valB[5]~35_combout ))))

	.dataa(\myprocessor|decode7|valA[5]~110_combout ),
	.datab(\myprocessor|decode1|immed_notRT~combout ),
	.datac(\myprocessor|decode7|valB[5]~35_combout ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\myprocessor|execute02|R_and [5]),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R_and[5] .lut_mask = 16'hA820;
defparam \myprocessor|execute02|R_and[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N0
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|lower|sum[5] (
// Equation(s):
// \myprocessor|execute02|adder_inst|lower|sum [5] = \myprocessor|execute01|F[5]~6_combout  $ (\myprocessor|decode7|valA[5]~110_combout  $ (\myprocessor|decode1|ALUopcode[0]~1_combout  $ (\myprocessor|execute02|adder_inst|lower|carry[5]~5_combout )))

	.dataa(\myprocessor|execute01|F[5]~6_combout ),
	.datab(\myprocessor|decode7|valA[5]~110_combout ),
	.datac(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datad(\myprocessor|execute02|adder_inst|lower|carry[5]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|lower|sum [5]),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|lower|sum[5] .lut_mask = 16'h6996;
defparam \myprocessor|execute02|adder_inst|lower|sum[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N18
cycloneive_lcell_comb \myprocessor|execute02|R[5]~51 (
// Equation(s):
// \myprocessor|execute02|R[5]~51_combout  = (\myprocessor|execute02|R[7]~50_combout  & (\myprocessor|execute02|R_and [5] & (!\myprocessor|execute02|R[7]~49_combout ))) # (!\myprocessor|execute02|R[7]~50_combout  & (((\myprocessor|execute02|R[7]~49_combout ) 
// # (!\myprocessor|execute02|adder_inst|lower|sum [5]))))

	.dataa(\myprocessor|execute02|R_and [5]),
	.datab(\myprocessor|execute02|R[7]~50_combout ),
	.datac(\myprocessor|execute02|R[7]~49_combout ),
	.datad(\myprocessor|execute02|adder_inst|lower|sum [5]),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[5]~51_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[5]~51 .lut_mask = 16'h383B;
defparam \myprocessor|execute02|R[5]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N28
cycloneive_lcell_comb \myprocessor|execute02|R[5]~52 (
// Equation(s):
// \myprocessor|execute02|R[5]~52_combout  = (\myprocessor|execute02|R[7]~49_combout  & ((\myprocessor|execute02|R[5]~51_combout  & (\myprocessor|execute02|shifter_inst|LNxxxx|F~6_combout )) # (!\myprocessor|execute02|R[5]~51_combout  & 
// ((\myprocessor|execute02|R[5]~48_combout ))))) # (!\myprocessor|execute02|R[7]~49_combout  & (((\myprocessor|execute02|R[5]~51_combout ))))

	.dataa(\myprocessor|execute02|shifter_inst|LNxxxx|F~6_combout ),
	.datab(\myprocessor|execute02|R[5]~48_combout ),
	.datac(\myprocessor|execute02|R[7]~49_combout ),
	.datad(\myprocessor|execute02|R[5]~51_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[5]~52_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[5]~52 .lut_mask = 16'hAFC0;
defparam \myprocessor|execute02|R[5]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N2
cycloneive_lcell_comb \myprocessor|execute02|R[5]~54 (
// Equation(s):
// \myprocessor|execute02|R[5]~54_combout  = (\myprocessor|execute02|R[7]~53_combout  & (((\myprocessor|execute02|R[5]~52_combout )))) # (!\myprocessor|execute02|R[7]~53_combout  & ((\myprocessor|execute01|F[5]~6_combout ) # 
// ((\myprocessor|decode7|valA[5]~110_combout ))))

	.dataa(\myprocessor|execute01|F[5]~6_combout ),
	.datab(\myprocessor|decode7|valA[5]~110_combout ),
	.datac(\myprocessor|execute02|R[7]~53_combout ),
	.datad(\myprocessor|execute02|R[5]~52_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[5]~54_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[5]~54 .lut_mask = 16'hFE0E;
defparam \myprocessor|execute02|R[5]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N22
cycloneive_lcell_comb \myprocessor|writeback1|F[5]~14 (
// Equation(s):
// \myprocessor|writeback1|F[5]~14_combout  = (!\myprocessor|decode1|Equal7~0_combout  & ((\myprocessor|writeback1|F[7]~13_combout  & ((\myprocessor|execute02|R[5]~54_combout ))) # (!\myprocessor|writeback1|F[7]~13_combout  & 
// (\myprocessor|writeback1|F[5]~12_combout ))))

	.dataa(\myprocessor|writeback1|F[7]~13_combout ),
	.datab(\myprocessor|writeback1|F[5]~12_combout ),
	.datac(\myprocessor|decode1|Equal7~0_combout ),
	.datad(\myprocessor|execute02|R[5]~54_combout ),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[5]~14 .lut_mask = 16'h0E04;
defparam \myprocessor|writeback1|F[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y42_N0
cycloneive_ram_block \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\myprocessor|decode1|Equal10~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\myprocessor|decode7|valB[6]~55_combout ,\myprocessor|decode7|valB[5]~35_combout }),
	.portaaddr({\myprocessor|execute02|R[11]~138_combout ,\myprocessor|execute02|R[10]~133_combout ,\myprocessor|execute02|R[9]~127_combout ,\myprocessor|execute02|R[8]~121_combout ,\myprocessor|execute02|R[7]~94_combout ,\myprocessor|execute02|R[6]~61_combout ,
\myprocessor|execute02|R[5]~54_combout ,\myprocessor|execute02|R[4]~87_combout ,\myprocessor|execute02|R[3]~82_combout ,\myprocessor|execute02|R[2]~77_combout ,\myprocessor|execute02|R[1]~100_combout ,\myprocessor|execute02|R[0]~70_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a5 .init_file = "test-fibonacci-dmem.hex";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ALTSYNCRAM";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 2;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 2;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|memory1|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000551FC77DFE;
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N24
cycloneive_lcell_comb \myprocessor|writeback1|F[5]~15 (
// Equation(s):
// \myprocessor|writeback1|F[5]~15_combout  = (\myprocessor|writeback1|F[5]~14_combout ) # ((\myprocessor|decode1|Equal7~0_combout  & \myprocessor|memory1|altsyncram_component|auto_generated|q_a [5]))

	.dataa(\myprocessor|decode1|Equal7~0_combout ),
	.datab(gnd),
	.datac(\myprocessor|writeback1|F[5]~14_combout ),
	.datad(\myprocessor|memory1|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[5]~15 .lut_mask = 16'hFAF0;
defparam \myprocessor|writeback1|F[5]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N27
dffeas \myprocessor|decode7|regs:13:reg_array|r|bits:5:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[5]~15_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[13]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:13:reg_array|r|bits:5:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:13:reg_array|r|bits:5:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:13:reg_array|r|bits:5:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N26
cycloneive_lcell_comb \myprocessor|decode7|valB[5]~33 (
// Equation(s):
// \myprocessor|decode7|valB[5]~33_combout  = (\myprocessor|decode7|valB[21]~6_combout  & (\myprocessor|decode7|valB[21]~5_combout )) # (!\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[21]~5_combout  & 
// ((\myprocessor|decode7|regs:12:reg_array|r|bits:5:r~q ))) # (!\myprocessor|decode7|valB[21]~5_combout  & (\myprocessor|decode7|regs:13:reg_array|r|bits:5:r~q ))))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|valB[21]~5_combout ),
	.datac(\myprocessor|decode7|regs:13:reg_array|r|bits:5:r~q ),
	.datad(\myprocessor|decode7|regs:12:reg_array|r|bits:5:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[5]~33_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[5]~33 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valB[5]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N16
cycloneive_lcell_comb \myprocessor|decode7|valB[5]~34 (
// Equation(s):
// \myprocessor|decode7|valB[5]~34_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[5]~33_combout  & ((\myprocessor|decode7|regs:14:reg_array|r|bits:5:r~q ))) # (!\myprocessor|decode7|valB[5]~33_combout  & 
// (\myprocessor|decode7|regs:15:reg_array|r|bits:5:r~q )))) # (!\myprocessor|decode7|valB[21]~6_combout  & (\myprocessor|decode7|valB[5]~33_combout ))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|valB[5]~33_combout ),
	.datac(\myprocessor|decode7|regs:15:reg_array|r|bits:5:r~q ),
	.datad(\myprocessor|decode7|regs:14:reg_array|r|bits:5:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[5]~34_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[5]~34 .lut_mask = 16'hEC64;
defparam \myprocessor|decode7|valB[5]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N16
cycloneive_lcell_comb \myprocessor|decode7|valB[5]~7 (
// Equation(s):
// \myprocessor|decode7|valB[5]~7_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[21]~5_combout ) # ((\myprocessor|decode7|regs:11:reg_array|r|bits:5:r~q )))) # (!\myprocessor|decode7|valB[21]~6_combout  & 
// (!\myprocessor|decode7|valB[21]~5_combout  & (\myprocessor|decode7|regs:9:reg_array|r|bits:5:r~q )))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|valB[21]~5_combout ),
	.datac(\myprocessor|decode7|regs:9:reg_array|r|bits:5:r~q ),
	.datad(\myprocessor|decode7|regs:11:reg_array|r|bits:5:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[5]~7 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valB[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N2
cycloneive_lcell_comb \myprocessor|decode7|valB[5]~8 (
// Equation(s):
// \myprocessor|decode7|valB[5]~8_combout  = (\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[5]~7_combout  & ((\myprocessor|decode7|regs:10:reg_array|r|bits:5:r~q ))) # (!\myprocessor|decode7|valB[5]~7_combout  & 
// (\myprocessor|decode7|regs:8:reg_array|r|bits:5:r~q )))) # (!\myprocessor|decode7|valB[21]~5_combout  & (((\myprocessor|decode7|valB[5]~7_combout ))))

	.dataa(\myprocessor|decode7|regs:8:reg_array|r|bits:5:r~q ),
	.datab(\myprocessor|decode7|valB[21]~5_combout ),
	.datac(\myprocessor|decode7|regs:10:reg_array|r|bits:5:r~q ),
	.datad(\myprocessor|decode7|valB[5]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[5]~8 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valB[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N24
cycloneive_lcell_comb \myprocessor|decode7|valB[5]~28 (
// Equation(s):
// \myprocessor|decode7|valB[5]~28_combout  = (\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[21]~6_combout ) # ((\myprocessor|decode7|regs:4:reg_array|r|bits:5:r~q )))) # (!\myprocessor|decode7|valB[21]~5_combout  & 
// (!\myprocessor|decode7|valB[21]~6_combout  & (\myprocessor|decode7|regs:5:reg_array|r|bits:5:r~q )))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|valB[21]~6_combout ),
	.datac(\myprocessor|decode7|regs:5:reg_array|r|bits:5:r~q ),
	.datad(\myprocessor|decode7|regs:4:reg_array|r|bits:5:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[5]~28_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[5]~28 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valB[5]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N18
cycloneive_lcell_comb \myprocessor|decode7|valB[5]~29 (
// Equation(s):
// \myprocessor|decode7|valB[5]~29_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[5]~28_combout  & (\myprocessor|decode7|regs:6:reg_array|r|bits:5:r~q )) # (!\myprocessor|decode7|valB[5]~28_combout  & 
// ((\myprocessor|decode7|regs:7:reg_array|r|bits:5:r~q ))))) # (!\myprocessor|decode7|valB[21]~6_combout  & (\myprocessor|decode7|valB[5]~28_combout ))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|valB[5]~28_combout ),
	.datac(\myprocessor|decode7|regs:6:reg_array|r|bits:5:r~q ),
	.datad(\myprocessor|decode7|regs:7:reg_array|r|bits:5:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[5]~29_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[5]~29 .lut_mask = 16'hE6C4;
defparam \myprocessor|decode7|valB[5]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N2
cycloneive_lcell_comb \myprocessor|decode7|valB[5]~30 (
// Equation(s):
// \myprocessor|decode7|valB[5]~30_combout  = (\myprocessor|decode7|valB[21]~23_combout  & (((\myprocessor|decode7|valB[21]~26_combout )))) # (!\myprocessor|decode7|valB[21]~23_combout  & ((\myprocessor|decode7|valB[21]~26_combout  & 
// (\myprocessor|decode7|valB[5]~29_combout )) # (!\myprocessor|decode7|valB[21]~26_combout  & ((\myprocessor|decode7|regs:1:reg_array|r|bits:5:r~q )))))

	.dataa(\myprocessor|decode7|valB[21]~23_combout ),
	.datab(\myprocessor|decode7|valB[5]~29_combout ),
	.datac(\myprocessor|decode7|valB[21]~26_combout ),
	.datad(\myprocessor|decode7|regs:1:reg_array|r|bits:5:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[5]~30 .lut_mask = 16'hE5E0;
defparam \myprocessor|decode7|valB[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N24
cycloneive_lcell_comb \myprocessor|decode7|valB[5]~31 (
// Equation(s):
// \myprocessor|decode7|valB[5]~31_combout  = (\myprocessor|decode7|valB[21]~656_combout  & ((\myprocessor|decode7|valB[5]~30_combout  & (\myprocessor|decode7|regs:2:reg_array|r|bits:5:r~q )) # (!\myprocessor|decode7|valB[5]~30_combout  & 
// ((\myprocessor|decode7|regs:3:reg_array|r|bits:5:r~q ))))) # (!\myprocessor|decode7|valB[21]~656_combout  & (((\myprocessor|decode7|valB[5]~30_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~656_combout ),
	.datab(\myprocessor|decode7|regs:2:reg_array|r|bits:5:r~q ),
	.datac(\myprocessor|decode7|regs:3:reg_array|r|bits:5:r~q ),
	.datad(\myprocessor|decode7|valB[5]~30_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[5]~31_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[5]~31 .lut_mask = 16'hDDA0;
defparam \myprocessor|decode7|valB[5]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N26
cycloneive_lcell_comb \myprocessor|decode7|valB[5]~17 (
// Equation(s):
// \myprocessor|decode7|valB[5]~17_combout  = (\myprocessor|decode4|F[3]~0_combout  & (((\myprocessor|decode7|regs:26:reg_array|r|bits:5:r~q ) # (\myprocessor|decode4|F [2])))) # (!\myprocessor|decode4|F[3]~0_combout  & 
// (\myprocessor|decode7|regs:18:reg_array|r|bits:5:r~q  & ((!\myprocessor|decode4|F [2]))))

	.dataa(\myprocessor|decode4|F[3]~0_combout ),
	.datab(\myprocessor|decode7|regs:18:reg_array|r|bits:5:r~q ),
	.datac(\myprocessor|decode7|regs:26:reg_array|r|bits:5:r~q ),
	.datad(\myprocessor|decode4|F [2]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[5]~17 .lut_mask = 16'hAAE4;
defparam \myprocessor|decode7|valB[5]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N8
cycloneive_lcell_comb \myprocessor|decode7|valB[5]~18 (
// Equation(s):
// \myprocessor|decode7|valB[5]~18_combout  = (\myprocessor|decode7|valB[5]~17_combout  & (((\myprocessor|decode7|regs:30:reg_array|r|bits:5:r~q )) # (!\myprocessor|decode4|F [2]))) # (!\myprocessor|decode7|valB[5]~17_combout  & (\myprocessor|decode4|F [2] & 
// (\myprocessor|decode7|regs:22:reg_array|r|bits:5:r~q )))

	.dataa(\myprocessor|decode7|valB[5]~17_combout ),
	.datab(\myprocessor|decode4|F [2]),
	.datac(\myprocessor|decode7|regs:22:reg_array|r|bits:5:r~q ),
	.datad(\myprocessor|decode7|regs:30:reg_array|r|bits:5:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[5]~18 .lut_mask = 16'hEA62;
defparam \myprocessor|decode7|valB[5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N8
cycloneive_lcell_comb \myprocessor|decode7|valB[5]~10 (
// Equation(s):
// \myprocessor|decode7|valB[5]~10_combout  = (\myprocessor|decode4|F[3]~0_combout  & (((\myprocessor|decode4|F [2])))) # (!\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode4|F [2] & ((\myprocessor|decode7|regs:23:reg_array|r|bits:5:r~q ))) # 
// (!\myprocessor|decode4|F [2] & (\myprocessor|decode7|regs:19:reg_array|r|bits:5:r~q ))))

	.dataa(\myprocessor|decode7|regs:19:reg_array|r|bits:5:r~q ),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:23:reg_array|r|bits:5:r~q ),
	.datad(\myprocessor|decode4|F [2]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[5]~10 .lut_mask = 16'hFC22;
defparam \myprocessor|decode7|valB[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N24
cycloneive_lcell_comb \myprocessor|decode7|valB[5]~11 (
// Equation(s):
// \myprocessor|decode7|valB[5]~11_combout  = (\myprocessor|decode7|valB[5]~10_combout  & ((\myprocessor|decode7|regs:31:reg_array|r|bits:5:r~q ) # ((!\myprocessor|decode4|F[3]~0_combout )))) # (!\myprocessor|decode7|valB[5]~10_combout  & 
// (((\myprocessor|decode7|regs:27:reg_array|r|bits:5:r~q  & \myprocessor|decode4|F[3]~0_combout ))))

	.dataa(\myprocessor|decode7|regs:31:reg_array|r|bits:5:r~q ),
	.datab(\myprocessor|decode7|valB[5]~10_combout ),
	.datac(\myprocessor|decode7|regs:27:reg_array|r|bits:5:r~q ),
	.datad(\myprocessor|decode4|F[3]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[5]~11 .lut_mask = 16'hB8CC;
defparam \myprocessor|decode7|valB[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N8
cycloneive_lcell_comb \myprocessor|decode7|valB[5]~12 (
// Equation(s):
// \myprocessor|decode7|valB[5]~12_combout  = (\myprocessor|decode4|F [2] & (((\myprocessor|decode4|F[3]~0_combout )))) # (!\myprocessor|decode4|F [2] & ((\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|regs:24:reg_array|r|bits:5:r~q ))) # 
// (!\myprocessor|decode4|F[3]~0_combout  & (\myprocessor|decode7|regs:16:reg_array|r|bits:5:r~q ))))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode7|regs:16:reg_array|r|bits:5:r~q ),
	.datac(\myprocessor|decode7|regs:24:reg_array|r|bits:5:r~q ),
	.datad(\myprocessor|decode4|F[3]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[5]~12 .lut_mask = 16'hFA44;
defparam \myprocessor|decode7|valB[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N16
cycloneive_lcell_comb \myprocessor|decode7|valB[5]~13 (
// Equation(s):
// \myprocessor|decode7|valB[5]~13_combout  = (\myprocessor|decode4|F [2] & ((\myprocessor|decode7|valB[5]~12_combout  & ((\myprocessor|decode7|regs:28:reg_array|r|bits:5:r~q ))) # (!\myprocessor|decode7|valB[5]~12_combout  & 
// (\myprocessor|decode7|regs:20:reg_array|r|bits:5:r~q )))) # (!\myprocessor|decode4|F [2] & (\myprocessor|decode7|valB[5]~12_combout ))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode7|valB[5]~12_combout ),
	.datac(\myprocessor|decode7|regs:20:reg_array|r|bits:5:r~q ),
	.datad(\myprocessor|decode7|regs:28:reg_array|r|bits:5:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[5]~13 .lut_mask = 16'hEC64;
defparam \myprocessor|decode7|valB[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N6
cycloneive_lcell_comb \myprocessor|decode7|valB[5]~14 (
// Equation(s):
// \myprocessor|decode7|valB[5]~14_combout  = (\myprocessor|decode4|F [2] & ((\myprocessor|decode4|F[3]~0_combout ) # ((\myprocessor|decode7|regs:21:reg_array|r|bits:5:r~q )))) # (!\myprocessor|decode4|F [2] & (!\myprocessor|decode4|F[3]~0_combout  & 
// (\myprocessor|decode7|regs:17:reg_array|r|bits:5:r~q )))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:17:reg_array|r|bits:5:r~q ),
	.datad(\myprocessor|decode7|regs:21:reg_array|r|bits:5:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[5]~14 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valB[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N16
cycloneive_lcell_comb \myprocessor|decode7|valB[5]~15 (
// Equation(s):
// \myprocessor|decode7|valB[5]~15_combout  = (\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|valB[5]~14_combout  & ((\myprocessor|decode7|regs:29:reg_array|r|bits:5:r~q ))) # (!\myprocessor|decode7|valB[5]~14_combout  & 
// (\myprocessor|decode7|regs:25:reg_array|r|bits:5:r~q )))) # (!\myprocessor|decode4|F[3]~0_combout  & (((\myprocessor|decode7|valB[5]~14_combout ))))

	.dataa(\myprocessor|decode7|regs:25:reg_array|r|bits:5:r~q ),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:29:reg_array|r|bits:5:r~q ),
	.datad(\myprocessor|decode7|valB[5]~14_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[5]~15 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valB[5]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N28
cycloneive_lcell_comb \myprocessor|decode7|valB[5]~16 (
// Equation(s):
// \myprocessor|decode7|valB[5]~16_combout  = (\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[5]~13_combout ) # ((\myprocessor|decode7|valB[21]~6_combout )))) # (!\myprocessor|decode7|valB[21]~5_combout  & 
// (((!\myprocessor|decode7|valB[21]~6_combout  & \myprocessor|decode7|valB[5]~15_combout ))))

	.dataa(\myprocessor|decode7|valB[5]~13_combout ),
	.datab(\myprocessor|decode7|valB[21]~5_combout ),
	.datac(\myprocessor|decode7|valB[21]~6_combout ),
	.datad(\myprocessor|decode7|valB[5]~15_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[5]~16 .lut_mask = 16'hCBC8;
defparam \myprocessor|decode7|valB[5]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N6
cycloneive_lcell_comb \myprocessor|decode7|valB[5]~19 (
// Equation(s):
// \myprocessor|decode7|valB[5]~19_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[5]~16_combout  & (\myprocessor|decode7|valB[5]~18_combout )) # (!\myprocessor|decode7|valB[5]~16_combout  & 
// ((\myprocessor|decode7|valB[5]~11_combout ))))) # (!\myprocessor|decode7|valB[21]~6_combout  & (((\myprocessor|decode7|valB[5]~16_combout ))))

	.dataa(\myprocessor|decode7|valB[5]~18_combout ),
	.datab(\myprocessor|decode7|valB[5]~11_combout ),
	.datac(\myprocessor|decode7|valB[21]~6_combout ),
	.datad(\myprocessor|decode7|valB[5]~16_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[5]~19 .lut_mask = 16'hAFC0;
defparam \myprocessor|decode7|valB[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N0
cycloneive_lcell_comb \myprocessor|decode7|valB[5]~32 (
// Equation(s):
// \myprocessor|decode7|valB[5]~32_combout  = (\myprocessor|decode7|valB[21]~20_combout  & (((\myprocessor|decode7|valB[21]~9_combout ) # (\myprocessor|decode7|valB[5]~19_combout )))) # (!\myprocessor|decode7|valB[21]~20_combout  & 
// (\myprocessor|decode7|valB[5]~31_combout  & (!\myprocessor|decode7|valB[21]~9_combout )))

	.dataa(\myprocessor|decode7|valB[21]~20_combout ),
	.datab(\myprocessor|decode7|valB[5]~31_combout ),
	.datac(\myprocessor|decode7|valB[21]~9_combout ),
	.datad(\myprocessor|decode7|valB[5]~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[5]~32 .lut_mask = 16'hAEA4;
defparam \myprocessor|decode7|valB[5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N18
cycloneive_lcell_comb \myprocessor|decode7|valB[5]~35 (
// Equation(s):
// \myprocessor|decode7|valB[5]~35_combout  = (\myprocessor|decode7|valB[21]~9_combout  & ((\myprocessor|decode7|valB[5]~32_combout  & (\myprocessor|decode7|valB[5]~34_combout )) # (!\myprocessor|decode7|valB[5]~32_combout  & 
// ((\myprocessor|decode7|valB[5]~8_combout ))))) # (!\myprocessor|decode7|valB[21]~9_combout  & (((\myprocessor|decode7|valB[5]~32_combout ))))

	.dataa(\myprocessor|decode7|valB[5]~34_combout ),
	.datab(\myprocessor|decode7|valB[5]~8_combout ),
	.datac(\myprocessor|decode7|valB[21]~9_combout ),
	.datad(\myprocessor|decode7|valB[5]~32_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[5]~35_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[5]~35 .lut_mask = 16'hAFC0;
defparam \myprocessor|decode7|valB[5]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y39_N1
dffeas \myps2|fifo~20 (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myps2|Mux0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myps2|fifo~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|fifo~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|fifo~20 .is_wysiwyg = "true";
defparam \myps2|fifo~20 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y39_N11
dffeas \myps2|fifo_rtl_0_bypass[17] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myps2|Mux0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|fifo_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|fifo_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \myps2|fifo_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N0
cycloneive_lcell_comb \myprocessor|writeback1|F[6]~16 (
// Equation(s):
// \myprocessor|writeback1|F[6]~16_combout  = (\myprocessor|writeback1|F[2]~10_combout  & (\myprocessor|writeback1|F[2]~9_combout )) # (!\myprocessor|writeback1|F[2]~10_combout  & ((\myprocessor|writeback1|F[2]~9_combout  & (\myps2|fifo~20_q )) # 
// (!\myprocessor|writeback1|F[2]~9_combout  & ((\myps2|fifo_rtl_0_bypass [17])))))

	.dataa(\myprocessor|writeback1|F[2]~10_combout ),
	.datab(\myprocessor|writeback1|F[2]~9_combout ),
	.datac(\myps2|fifo~20_q ),
	.datad(\myps2|fifo_rtl_0_bypass [17]),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[6]~16_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[6]~16 .lut_mask = 16'hD9C8;
defparam \myprocessor|writeback1|F[6]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N2
cycloneive_lcell_comb \myprocessor|fetch4|sum_s~5 (
// Equation(s):
// \myprocessor|fetch4|sum_s~5_combout  = \myprocessor|fetch2|bits:6:r~q  $ (((\myprocessor|fetch4|carry~1_combout  & (\myprocessor|fetch2|bits:5:r~q  & \myprocessor|fetch2|bits:4:r~q ))))

	.dataa(\myprocessor|fetch4|carry~1_combout ),
	.datab(\myprocessor|fetch2|bits:6:r~q ),
	.datac(\myprocessor|fetch2|bits:5:r~q ),
	.datad(\myprocessor|fetch2|bits:4:r~q ),
	.cin(gnd),
	.combout(\myprocessor|fetch4|sum_s~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|fetch4|sum_s~5 .lut_mask = 16'h6CCC;
defparam \myprocessor|fetch4|sum_s~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N24
cycloneive_lcell_comb \myprocessor|writeback1|F[6]~17 (
// Equation(s):
// \myprocessor|writeback1|F[6]~17_combout  = (\myprocessor|writeback1|F[2]~10_combout  & ((\myprocessor|writeback1|F[6]~16_combout  & (\myps2|fifo_rtl_0|auto_generated|ram_block1a6 )) # (!\myprocessor|writeback1|F[6]~16_combout  & 
// ((\myprocessor|fetch4|sum_s~5_combout ))))) # (!\myprocessor|writeback1|F[2]~10_combout  & (((\myprocessor|writeback1|F[6]~16_combout ))))

	.dataa(\myprocessor|writeback1|F[2]~10_combout ),
	.datab(\myps2|fifo_rtl_0|auto_generated|ram_block1a6 ),
	.datac(\myprocessor|writeback1|F[6]~16_combout ),
	.datad(\myprocessor|fetch4|sum_s~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[6]~17_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[6]~17 .lut_mask = 16'hDAD0;
defparam \myprocessor|writeback1|F[6]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N10
cycloneive_lcell_comb \myprocessor|writeback1|F[6]~18 (
// Equation(s):
// \myprocessor|writeback1|F[6]~18_combout  = (!\myprocessor|decode1|Equal7~0_combout  & ((\myprocessor|writeback1|F[7]~13_combout  & ((\myprocessor|execute02|R[6]~61_combout ))) # (!\myprocessor|writeback1|F[7]~13_combout  & 
// (\myprocessor|writeback1|F[6]~17_combout ))))

	.dataa(\myprocessor|decode1|Equal7~0_combout ),
	.datab(\myprocessor|writeback1|F[6]~17_combout ),
	.datac(\myprocessor|writeback1|F[7]~13_combout ),
	.datad(\myprocessor|execute02|R[6]~61_combout ),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[6]~18_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[6]~18 .lut_mask = 16'h5404;
defparam \myprocessor|writeback1|F[6]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N12
cycloneive_lcell_comb \myprocessor|writeback1|F[6]~19 (
// Equation(s):
// \myprocessor|writeback1|F[6]~19_combout  = (\myprocessor|writeback1|F[6]~18_combout ) # ((\myprocessor|memory1|altsyncram_component|auto_generated|q_a [6] & \myprocessor|decode1|Equal7~0_combout ))

	.dataa(gnd),
	.datab(\myprocessor|memory1|altsyncram_component|auto_generated|q_a [6]),
	.datac(\myprocessor|decode1|Equal7~0_combout ),
	.datad(\myprocessor|writeback1|F[6]~18_combout ),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[6]~19_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[6]~19 .lut_mask = 16'hFFC0;
defparam \myprocessor|writeback1|F[6]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N21
dffeas \myprocessor|decode7|regs:12:reg_array|r|bits:6:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[6]~19_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[12]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:12:reg_array|r|bits:6:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:12:reg_array|r|bits:6:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:12:reg_array|r|bits:6:r .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y36_N9
dffeas \myprocessor|decode7|regs:13:reg_array|r|bits:6:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[6]~19_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[13]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:13:reg_array|r|bits:6:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:13:reg_array|r|bits:6:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:13:reg_array|r|bits:6:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N20
cycloneive_lcell_comb \myprocessor|decode7|valA[6]~191 (
// Equation(s):
// \myprocessor|decode7|valA[6]~191_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|regs:13:reg_array|r|bits:6:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|decode7|regs:12:reg_array|r|bits:6:r~q ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|regs:12:reg_array|r|bits:6:r~q ),
	.datad(\myprocessor|decode7|regs:13:reg_array|r|bits:6:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[6]~191_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[6]~191 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[6]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N5
dffeas \myprocessor|decode7|regs:15:reg_array|r|bits:6:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[6]~19_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[15]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:15:reg_array|r|bits:6:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:6:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:15:reg_array|r|bits:6:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N26
cycloneive_lcell_comb \myprocessor|decode7|regs:14:reg_array|r|bits:6:r~feeder (
// Equation(s):
// \myprocessor|decode7|regs:14:reg_array|r|bits:6:r~feeder_combout  = \myprocessor|writeback1|F[6]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|writeback1|F[6]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|decode7|regs:14:reg_array|r|bits:6:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|regs:14:reg_array|r|bits:6:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|decode7|regs:14:reg_array|r|bits:6:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N27
dffeas \myprocessor|decode7|regs:14:reg_array|r|bits:6:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|decode7|regs:14:reg_array|r|bits:6:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|decode7|inEnable[14]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:14:reg_array|r|bits:6:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:14:reg_array|r|bits:6:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:14:reg_array|r|bits:6:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N4
cycloneive_lcell_comb \myprocessor|decode7|valA[6]~192 (
// Equation(s):
// \myprocessor|decode7|valA[6]~192_combout  = (\myprocessor|decode7|valA[6]~191_combout  & (((\myprocessor|decode7|regs:15:reg_array|r|bits:6:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]))) # 
// (!\myprocessor|decode7|valA[6]~191_combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|regs:14:reg_array|r|bits:6:r~q ))))

	.dataa(\myprocessor|decode7|valA[6]~191_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|decode7|regs:15:reg_array|r|bits:6:r~q ),
	.datad(\myprocessor|decode7|regs:14:reg_array|r|bits:6:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[6]~192_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[6]~192 .lut_mask = 16'hE6A2;
defparam \myprocessor|decode7|valA[6]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N29
dffeas \myprocessor|decode7|regs:20:reg_array|r|bits:6:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[6]~19_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[20]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:20:reg_array|r|bits:6:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:20:reg_array|r|bits:6:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:20:reg_array|r|bits:6:r .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y33_N31
dffeas \myprocessor|decode7|regs:28:reg_array|r|bits:6:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[6]~19_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [28]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:28:reg_array|r|bits:6:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:28:reg_array|r|bits:6:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:28:reg_array|r|bits:6:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y33_N7
dffeas \myprocessor|decode7|regs:16:reg_array|r|bits:6:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[6]~19_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:16:reg_array|r|bits:6:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:16:reg_array|r|bits:6:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:16:reg_array|r|bits:6:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y33_N21
dffeas \myprocessor|decode7|regs:24:reg_array|r|bits:6:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[6]~19_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [24]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:24:reg_array|r|bits:6:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:24:reg_array|r|bits:6:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:24:reg_array|r|bits:6:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N6
cycloneive_lcell_comb \myprocessor|decode7|valA[6]~178 (
// Equation(s):
// \myprocessor|decode7|valA[6]~178_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:24:reg_array|r|bits:6:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:16:reg_array|r|bits:6:r~q ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:16:reg_array|r|bits:6:r~q ),
	.datad(\myprocessor|decode7|regs:24:reg_array|r|bits:6:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[6]~178_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[6]~178 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[6]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N30
cycloneive_lcell_comb \myprocessor|decode7|valA[6]~179 (
// Equation(s):
// \myprocessor|decode7|valA[6]~179_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|valA[6]~178_combout  & ((\myprocessor|decode7|regs:28:reg_array|r|bits:6:r~q ))) # 
// (!\myprocessor|decode7|valA[6]~178_combout  & (\myprocessor|decode7|regs:20:reg_array|r|bits:6:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|decode7|valA[6]~178_combout ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|decode7|regs:20:reg_array|r|bits:6:r~q ),
	.datac(\myprocessor|decode7|regs:28:reg_array|r|bits:6:r~q ),
	.datad(\myprocessor|decode7|valA[6]~178_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[6]~179_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[6]~179 .lut_mask = 16'hF588;
defparam \myprocessor|decode7|valA[6]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N13
dffeas \myprocessor|decode7|regs:25:reg_array|r|bits:6:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[6]~19_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[25]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:25:reg_array|r|bits:6:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:25:reg_array|r|bits:6:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:25:reg_array|r|bits:6:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N21
dffeas \myprocessor|decode7|regs:17:reg_array|r|bits:6:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[6]~19_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[17]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:17:reg_array|r|bits:6:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:17:reg_array|r|bits:6:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:17:reg_array|r|bits:6:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N12
cycloneive_lcell_comb \myprocessor|decode7|valA[6]~176 (
// Equation(s):
// \myprocessor|decode7|valA[6]~176_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:25:reg_array|r|bits:6:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:17:reg_array|r|bits:6:r~q )))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:25:reg_array|r|bits:6:r~q ),
	.datad(\myprocessor|decode7|regs:17:reg_array|r|bits:6:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[6]~176_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[6]~176 .lut_mask = 16'hD9C8;
defparam \myprocessor|decode7|valA[6]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N15
dffeas \myprocessor|decode7|regs:21:reg_array|r|bits:6:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[6]~19_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[21]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:21:reg_array|r|bits:6:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:21:reg_array|r|bits:6:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:21:reg_array|r|bits:6:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N15
dffeas \myprocessor|decode7|regs:29:reg_array|r|bits:6:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[6]~19_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[29]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:29:reg_array|r|bits:6:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:29:reg_array|r|bits:6:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:29:reg_array|r|bits:6:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N14
cycloneive_lcell_comb \myprocessor|decode7|valA[6]~177 (
// Equation(s):
// \myprocessor|decode7|valA[6]~177_combout  = (\myprocessor|decode7|valA[6]~176_combout  & (((\myprocessor|decode7|regs:29:reg_array|r|bits:6:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]))) # 
// (!\myprocessor|decode7|valA[6]~176_combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|decode7|regs:21:reg_array|r|bits:6:r~q )))

	.dataa(\myprocessor|decode7|valA[6]~176_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|decode7|regs:21:reg_array|r|bits:6:r~q ),
	.datad(\myprocessor|decode7|regs:29:reg_array|r|bits:6:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[6]~177_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[6]~177 .lut_mask = 16'hEA62;
defparam \myprocessor|decode7|valA[6]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N10
cycloneive_lcell_comb \myprocessor|decode7|valA[6]~180 (
// Equation(s):
// \myprocessor|decode7|valA[6]~180_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|valA[6]~177_combout ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|decode7|valA[6]~179_combout ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|valA[6]~179_combout ),
	.datad(\myprocessor|decode7|valA[6]~177_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[6]~180_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[6]~180 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[6]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y29_N9
dffeas \myprocessor|decode7|regs:18:reg_array|r|bits:6:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[6]~19_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[18]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:18:reg_array|r|bits:6:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:18:reg_array|r|bits:6:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:18:reg_array|r|bits:6:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N20
cycloneive_lcell_comb \myprocessor|decode7|regs:22:reg_array|r|bits:6:r~feeder (
// Equation(s):
// \myprocessor|decode7|regs:22:reg_array|r|bits:6:r~feeder_combout  = \myprocessor|writeback1|F[6]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|writeback1|F[6]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|decode7|regs:22:reg_array|r|bits:6:r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:6:r~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:6:r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N21
dffeas \myprocessor|decode7|regs:22:reg_array|r|bits:6:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|decode7|regs:22:reg_array|r|bits:6:r~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|decode7|inEnable[22]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:22:reg_array|r|bits:6:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:6:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:22:reg_array|r|bits:6:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N8
cycloneive_lcell_comb \myprocessor|decode7|valA[6]~174 (
// Equation(s):
// \myprocessor|decode7|valA[6]~174_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|regs:22:reg_array|r|bits:6:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|decode7|regs:18:reg_array|r|bits:6:r~q ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datac(\myprocessor|decode7|regs:18:reg_array|r|bits:6:r~q ),
	.datad(\myprocessor|decode7|regs:22:reg_array|r|bits:6:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[6]~174_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[6]~174 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[6]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N7
dffeas \myprocessor|decode7|regs:26:reg_array|r|bits:6:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[6]~19_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[26]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:26:reg_array|r|bits:6:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:26:reg_array|r|bits:6:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:26:reg_array|r|bits:6:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y29_N11
dffeas \myprocessor|decode7|regs:30:reg_array|r|bits:6:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[6]~19_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:30:reg_array|r|bits:6:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:30:reg_array|r|bits:6:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:30:reg_array|r|bits:6:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N28
cycloneive_lcell_comb \myprocessor|decode7|valA[6]~175 (
// Equation(s):
// \myprocessor|decode7|valA[6]~175_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|valA[6]~174_combout  & ((\myprocessor|decode7|regs:30:reg_array|r|bits:6:r~q ))) # 
// (!\myprocessor|decode7|valA[6]~174_combout  & (\myprocessor|decode7|regs:26:reg_array|r|bits:6:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|valA[6]~174_combout ))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datab(\myprocessor|decode7|valA[6]~174_combout ),
	.datac(\myprocessor|decode7|regs:26:reg_array|r|bits:6:r~q ),
	.datad(\myprocessor|decode7|regs:30:reg_array|r|bits:6:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[6]~175_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[6]~175 .lut_mask = 16'hEC64;
defparam \myprocessor|decode7|valA[6]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N21
dffeas \myprocessor|decode7|regs:23:reg_array|r|bits:6:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[6]~19_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[23]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:23:reg_array|r|bits:6:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:23:reg_array|r|bits:6:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:23:reg_array|r|bits:6:r .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N31
dffeas \myprocessor|decode7|regs:19:reg_array|r|bits:6:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[6]~19_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[19]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:19:reg_array|r|bits:6:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:19:reg_array|r|bits:6:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:19:reg_array|r|bits:6:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N20
cycloneive_lcell_comb \myprocessor|decode7|valA[6]~181 (
// Equation(s):
// \myprocessor|decode7|valA[6]~181_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]) # ((\myprocessor|decode7|regs:23:reg_array|r|bits:6:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:19:reg_array|r|bits:6:r~q ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:23:reg_array|r|bits:6:r~q ),
	.datad(\myprocessor|decode7|regs:19:reg_array|r|bits:6:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[6]~181_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[6]~181 .lut_mask = 16'hB9A8;
defparam \myprocessor|decode7|valA[6]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N29
dffeas \myprocessor|decode7|regs:27:reg_array|r|bits:6:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[6]~19_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[27]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:27:reg_array|r|bits:6:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:27:reg_array|r|bits:6:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:27:reg_array|r|bits:6:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y32_N7
dffeas \myprocessor|decode7|regs:31:reg_array|r|bits:6:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[6]~19_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:31:reg_array|r|bits:6:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:31:reg_array|r|bits:6:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:31:reg_array|r|bits:6:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N28
cycloneive_lcell_comb \myprocessor|decode7|valA[6]~182 (
// Equation(s):
// \myprocessor|decode7|valA[6]~182_combout  = (\myprocessor|decode7|valA[6]~181_combout  & (((\myprocessor|decode7|regs:31:reg_array|r|bits:6:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]))) # 
// (!\myprocessor|decode7|valA[6]~181_combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:27:reg_array|r|bits:6:r~q )))

	.dataa(\myprocessor|decode7|valA[6]~181_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:27:reg_array|r|bits:6:r~q ),
	.datad(\myprocessor|decode7|regs:31:reg_array|r|bits:6:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[6]~182_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[6]~182 .lut_mask = 16'hEA62;
defparam \myprocessor|decode7|valA[6]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N12
cycloneive_lcell_comb \myprocessor|decode7|valA[6]~183 (
// Equation(s):
// \myprocessor|decode7|valA[6]~183_combout  = (\myprocessor|decode7|valA[6]~180_combout  & (((\myprocessor|decode7|valA[6]~182_combout ) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18])))) # (!\myprocessor|decode7|valA[6]~180_combout  & 
// (\myprocessor|decode7|valA[6]~175_combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18])))

	.dataa(\myprocessor|decode7|valA[6]~180_combout ),
	.datab(\myprocessor|decode7|valA[6]~175_combout ),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datad(\myprocessor|decode7|valA[6]~182_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[6]~183_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[6]~183 .lut_mask = 16'hEA4A;
defparam \myprocessor|decode7|valA[6]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N5
dffeas \myprocessor|decode7|regs:3:reg_array|r|bits:6:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[6]~19_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[3]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:3:reg_array|r|bits:6:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:3:reg_array|r|bits:6:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:3:reg_array|r|bits:6:r .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y35_N7
dffeas \myprocessor|decode7|regs:2:reg_array|r|bits:6:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[6]~19_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[2]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:2:reg_array|r|bits:6:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:2:reg_array|r|bits:6:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:2:reg_array|r|bits:6:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N13
dffeas \myprocessor|decode7|regs:1:reg_array|r|bits:6:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[6]~19_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[1]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:1:reg_array|r|bits:6:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:1:reg_array|r|bits:6:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:1:reg_array|r|bits:6:r .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y36_N5
dffeas \myprocessor|decode7|regs:6:reg_array|r|bits:6:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[6]~19_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[6]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:6:reg_array|r|bits:6:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:6:reg_array|r|bits:6:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:6:reg_array|r|bits:6:r .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N19
dffeas \myprocessor|decode7|regs:7:reg_array|r|bits:6:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[6]~19_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[7]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:7:reg_array|r|bits:6:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:7:reg_array|r|bits:6:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:7:reg_array|r|bits:6:r .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N9
dffeas \myprocessor|decode7|regs:5:reg_array|r|bits:6:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[6]~19_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[5]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:5:reg_array|r|bits:6:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:5:reg_array|r|bits:6:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:5:reg_array|r|bits:6:r .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N17
dffeas \myprocessor|decode7|regs:4:reg_array|r|bits:6:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[6]~19_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[4]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:4:reg_array|r|bits:6:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:4:reg_array|r|bits:6:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:4:reg_array|r|bits:6:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N16
cycloneive_lcell_comb \myprocessor|decode7|valA[6]~186 (
// Equation(s):
// \myprocessor|decode7|valA[6]~186_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|regs:5:reg_array|r|bits:6:r~q ) # ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18])))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|decode7|regs:4:reg_array|r|bits:6:r~q  & !\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|decode7|regs:5:reg_array|r|bits:6:r~q ),
	.datac(\myprocessor|decode7|regs:4:reg_array|r|bits:6:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[6]~186_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[6]~186 .lut_mask = 16'hAAD8;
defparam \myprocessor|decode7|valA[6]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N18
cycloneive_lcell_comb \myprocessor|decode7|valA[6]~187 (
// Equation(s):
// \myprocessor|decode7|valA[6]~187_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|valA[6]~186_combout  & ((\myprocessor|decode7|regs:7:reg_array|r|bits:6:r~q ))) # 
// (!\myprocessor|decode7|valA[6]~186_combout  & (\myprocessor|decode7|regs:6:reg_array|r|bits:6:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|decode7|valA[6]~186_combout ))))

	.dataa(\myprocessor|decode7|regs:6:reg_array|r|bits:6:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|decode7|regs:7:reg_array|r|bits:6:r~q ),
	.datad(\myprocessor|decode7|valA[6]~186_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[6]~187_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[6]~187 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valA[6]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N12
cycloneive_lcell_comb \myprocessor|decode7|valA[6]~188 (
// Equation(s):
// \myprocessor|decode7|valA[6]~188_combout  = (\myprocessor|decode7|valA[12]~18_combout  & ((\myprocessor|decode7|valA[12]~19_combout  & ((\myprocessor|decode7|valA[6]~187_combout ))) # (!\myprocessor|decode7|valA[12]~19_combout  & 
// (\myprocessor|decode7|regs:1:reg_array|r|bits:6:r~q )))) # (!\myprocessor|decode7|valA[12]~18_combout  & (\myprocessor|decode7|valA[12]~19_combout ))

	.dataa(\myprocessor|decode7|valA[12]~18_combout ),
	.datab(\myprocessor|decode7|valA[12]~19_combout ),
	.datac(\myprocessor|decode7|regs:1:reg_array|r|bits:6:r~q ),
	.datad(\myprocessor|decode7|valA[6]~187_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[6]~188_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[6]~188 .lut_mask = 16'hEC64;
defparam \myprocessor|decode7|valA[6]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N6
cycloneive_lcell_comb \myprocessor|decode7|valA[6]~189 (
// Equation(s):
// \myprocessor|decode7|valA[6]~189_combout  = (\myprocessor|decode7|valA[12]~15_combout  & ((\myprocessor|decode7|valA[6]~188_combout  & (\myprocessor|decode7|regs:3:reg_array|r|bits:6:r~q )) # (!\myprocessor|decode7|valA[6]~188_combout  & 
// ((\myprocessor|decode7|regs:2:reg_array|r|bits:6:r~q ))))) # (!\myprocessor|decode7|valA[12]~15_combout  & (((\myprocessor|decode7|valA[6]~188_combout ))))

	.dataa(\myprocessor|decode7|valA[12]~15_combout ),
	.datab(\myprocessor|decode7|regs:3:reg_array|r|bits:6:r~q ),
	.datac(\myprocessor|decode7|regs:2:reg_array|r|bits:6:r~q ),
	.datad(\myprocessor|decode7|valA[6]~188_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[6]~189_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[6]~189 .lut_mask = 16'hDDA0;
defparam \myprocessor|decode7|valA[6]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N23
dffeas \myprocessor|decode7|regs:9:reg_array|r|bits:6:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[6]~19_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[9]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:9:reg_array|r|bits:6:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:9:reg_array|r|bits:6:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:9:reg_array|r|bits:6:r .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y36_N25
dffeas \myprocessor|decode7|regs:11:reg_array|r|bits:6:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[6]~19_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[11]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:11:reg_array|r|bits:6:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:6:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:6:r .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N9
dffeas \myprocessor|decode7|regs:10:reg_array|r|bits:6:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[6]~19_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[10]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:10:reg_array|r|bits:6:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:10:reg_array|r|bits:6:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:10:reg_array|r|bits:6:r .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N1
dffeas \myprocessor|decode7|regs:8:reg_array|r|bits:6:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[6]~19_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[8]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:8:reg_array|r|bits:6:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:8:reg_array|r|bits:6:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:8:reg_array|r|bits:6:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N0
cycloneive_lcell_comb \myprocessor|decode7|valA[6]~184 (
// Equation(s):
// \myprocessor|decode7|valA[6]~184_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|regs:10:reg_array|r|bits:6:r~q ) # ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|decode7|regs:8:reg_array|r|bits:6:r~q  & !\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|decode7|regs:10:reg_array|r|bits:6:r~q ),
	.datac(\myprocessor|decode7|regs:8:reg_array|r|bits:6:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[6]~184_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[6]~184 .lut_mask = 16'hAAD8;
defparam \myprocessor|decode7|valA[6]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N24
cycloneive_lcell_comb \myprocessor|decode7|valA[6]~185 (
// Equation(s):
// \myprocessor|decode7|valA[6]~185_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|valA[6]~184_combout  & ((\myprocessor|decode7|regs:11:reg_array|r|bits:6:r~q ))) # 
// (!\myprocessor|decode7|valA[6]~184_combout  & (\myprocessor|decode7|regs:9:reg_array|r|bits:6:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|decode7|valA[6]~184_combout ))))

	.dataa(\myprocessor|decode7|regs:9:reg_array|r|bits:6:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|regs:11:reg_array|r|bits:6:r~q ),
	.datad(\myprocessor|decode7|valA[6]~184_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[6]~185_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[6]~185 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valA[6]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N18
cycloneive_lcell_comb \myprocessor|decode7|valA[6]~190 (
// Equation(s):
// \myprocessor|decode7|valA[6]~190_combout  = (\myprocessor|decode7|valA[12]~11_combout  & (\myprocessor|decode7|valA[12]~14_combout )) # (!\myprocessor|decode7|valA[12]~11_combout  & ((\myprocessor|decode7|valA[12]~14_combout  & 
// ((\myprocessor|decode7|valA[6]~185_combout ))) # (!\myprocessor|decode7|valA[12]~14_combout  & (\myprocessor|decode7|valA[6]~189_combout ))))

	.dataa(\myprocessor|decode7|valA[12]~11_combout ),
	.datab(\myprocessor|decode7|valA[12]~14_combout ),
	.datac(\myprocessor|decode7|valA[6]~189_combout ),
	.datad(\myprocessor|decode7|valA[6]~185_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[6]~190_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[6]~190 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[6]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N12
cycloneive_lcell_comb \myprocessor|decode7|valA[6]~193 (
// Equation(s):
// \myprocessor|decode7|valA[6]~193_combout  = (\myprocessor|decode7|valA[6]~190_combout  & ((\myprocessor|decode7|valA[6]~192_combout ) # ((!\myprocessor|decode7|valA[12]~11_combout )))) # (!\myprocessor|decode7|valA[6]~190_combout  & 
// (((\myprocessor|decode7|valA[6]~183_combout  & \myprocessor|decode7|valA[12]~11_combout ))))

	.dataa(\myprocessor|decode7|valA[6]~192_combout ),
	.datab(\myprocessor|decode7|valA[6]~183_combout ),
	.datac(\myprocessor|decode7|valA[6]~190_combout ),
	.datad(\myprocessor|decode7|valA[12]~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[6]~193_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[6]~193 .lut_mask = 16'hACF0;
defparam \myprocessor|decode7|valA[6]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N0
cycloneive_lcell_comb \myprocessor|decode7|valA[6]~194 (
// Equation(s):
// \myprocessor|decode7|valA[6]~194_combout  = (\myprocessor|decode7|valA[12]~0_combout  & \myprocessor|decode7|valA[6]~193_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|decode7|valA[12]~0_combout ),
	.datad(\myprocessor|decode7|valA[6]~193_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[6]~194_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[6]~194 .lut_mask = 16'hF000;
defparam \myprocessor|decode7|valA[6]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N12
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|lower|carry[7]~7 (
// Equation(s):
// \myprocessor|execute02|adder_inst|lower|carry[7]~7_combout  = (\myprocessor|decode7|valA[6]~194_combout  & ((\myprocessor|execute02|adder_inst|lower|carry[6]~6_combout ) # (\myprocessor|execute01|F[6]~10_combout  $ 
// (!\myprocessor|decode1|ALUopcode[0]~1_combout )))) # (!\myprocessor|decode7|valA[6]~194_combout  & (\myprocessor|execute02|adder_inst|lower|carry[6]~6_combout  & (\myprocessor|execute01|F[6]~10_combout  $ (!\myprocessor|decode1|ALUopcode[0]~1_combout ))))

	.dataa(\myprocessor|decode7|valA[6]~194_combout ),
	.datab(\myprocessor|execute01|F[6]~10_combout ),
	.datac(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datad(\myprocessor|execute02|adder_inst|lower|carry[6]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|lower|carry[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|lower|carry[7]~7 .lut_mask = 16'hEB82;
defparam \myprocessor|execute02|adder_inst|lower|carry[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N22
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|lower|carry[8]~8 (
// Equation(s):
// \myprocessor|execute02|adder_inst|lower|carry[8]~8_combout  = (\myprocessor|decode7|valA[7]~215_combout  & ((\myprocessor|execute02|adder_inst|lower|carry[7]~7_combout ) # (\myprocessor|execute01|F[7]~9_combout  $ 
// (!\myprocessor|decode1|ALUopcode[0]~1_combout )))) # (!\myprocessor|decode7|valA[7]~215_combout  & (\myprocessor|execute02|adder_inst|lower|carry[7]~7_combout  & (\myprocessor|execute01|F[7]~9_combout  $ (!\myprocessor|decode1|ALUopcode[0]~1_combout ))))

	.dataa(\myprocessor|decode7|valA[7]~215_combout ),
	.datab(\myprocessor|execute01|F[7]~9_combout ),
	.datac(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datad(\myprocessor|execute02|adder_inst|lower|carry[7]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|lower|carry[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|lower|carry[8]~8 .lut_mask = 16'hEB82;
defparam \myprocessor|execute02|adder_inst|lower|carry[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y43_N0
cycloneive_ram_block \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\myprocessor|fetch1|F~22_combout ,\myprocessor|fetch1|F~19_combout ,\myprocessor|fetch1|F~18_combout ,\myprocessor|fetch1|F~15_combout ,\myprocessor|fetch1|F~14_combout ,\myprocessor|fetch1|F~11_combout ,\myprocessor|fetch1|F~10_combout ,
\myprocessor|fetch1|F~7_combout ,\myprocessor|fetch1|F~6_combout ,\myprocessor|fetch1|F~3_combout ,\myprocessor|fetch1|F~2_combout ,\myprocessor|fetch1|F~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a8 .init_file = "test-fibonacci-imem.hex";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ALTSYNCRAM";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 2;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 2;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C000C0F0000000000000000000C0C030000000000000000000000C;
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N24
cycloneive_lcell_comb \myprocessor|execute01|F[8]~12 (
// Equation(s):
// \myprocessor|execute01|F[8]~12_combout  = (\myprocessor|decode1|immed_notRT~combout  & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [8]))) # (!\myprocessor|decode1|immed_notRT~combout  & (\myprocessor|decode7|valB[8]~255_combout ))

	.dataa(\myprocessor|decode7|valB[8]~255_combout ),
	.datab(gnd),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [8]),
	.datad(\myprocessor|decode1|immed_notRT~combout ),
	.cin(gnd),
	.combout(\myprocessor|execute01|F[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute01|F[8]~12 .lut_mask = 16'hF0AA;
defparam \myprocessor|execute01|F[8]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N10
cycloneive_lcell_comb \myprocessor|execute02|R[8]~239 (
// Equation(s):
// \myprocessor|execute02|R[8]~239_combout  = \myprocessor|execute02|adder_inst|lower|carry[8]~8_combout  $ (\myprocessor|execute01|F[8]~12_combout  $ (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31]) # 
// (!\myprocessor|decode1|ALUopcode[0]~0_combout ))))

	.dataa(\myprocessor|decode1|ALUopcode[0]~0_combout ),
	.datab(\myprocessor|execute02|adder_inst|lower|carry[8]~8_combout ),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31]),
	.datad(\myprocessor|execute01|F[8]~12_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[8]~239_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[8]~239 .lut_mask = 16'hC639;
defparam \myprocessor|execute02|R[8]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N20
cycloneive_lcell_comb \myprocessor|execute02|R[8]~240 (
// Equation(s):
// \myprocessor|execute02|R[8]~240_combout  = (\myprocessor|decode7|valA[8]~235_combout  & (\myprocessor|decode7|valA[12]~0_combout  $ (((!\myprocessor|decode1|ALUopcode[1]~2_combout  & \myprocessor|execute02|R[8]~239_combout ))))) # 
// (!\myprocessor|decode7|valA[8]~235_combout  & (((!\myprocessor|decode1|ALUopcode[1]~2_combout  & \myprocessor|execute02|R[8]~239_combout ))))

	.dataa(\myprocessor|decode7|valA[8]~235_combout ),
	.datab(\myprocessor|decode7|valA[12]~0_combout ),
	.datac(\myprocessor|decode1|ALUopcode[1]~2_combout ),
	.datad(\myprocessor|execute02|R[8]~239_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[8]~240_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[8]~240 .lut_mask = 16'h8788;
defparam \myprocessor|execute02|R[8]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N22
cycloneive_lcell_comb \myprocessor|execute02|R[8]~119 (
// Equation(s):
// \myprocessor|execute02|R[8]~119_combout  = (\myprocessor|decode1|immed_notRT~combout  & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [8]))) # (!\myprocessor|decode1|immed_notRT~combout  & (\myprocessor|decode7|valB[8]~255_combout ))

	.dataa(\myprocessor|decode7|valB[8]~255_combout ),
	.datab(gnd),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [8]),
	.datad(\myprocessor|decode1|immed_notRT~combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[8]~119_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[8]~119 .lut_mask = 16'hF0AA;
defparam \myprocessor|execute02|R[8]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N16
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxNxx|F[16]~15 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxNxx|F[16]~15_combout  = (\myprocessor|decode7|valA[12]~0_combout  & ((\myprocessor|execute01|F[2]~5_combout  & ((\myprocessor|execute02|shifter_inst|RxxxNx|F[20]~44_combout ))) # 
// (!\myprocessor|execute01|F[2]~5_combout  & (\myprocessor|execute02|shifter_inst|RxxxNx|F[16]~48_combout ))))

	.dataa(\myprocessor|execute02|shifter_inst|RxxxNx|F[16]~48_combout ),
	.datab(\myprocessor|execute02|shifter_inst|RxxxNx|F[20]~44_combout ),
	.datac(\myprocessor|execute01|F[2]~5_combout ),
	.datad(\myprocessor|decode7|valA[12]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxNxx|F[16]~15_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxNxx|F[16]~15 .lut_mask = 16'hCA00;
defparam \myprocessor|execute02|shifter_inst|RxxNxx|F[16]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N26
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LNxxxx|F~13 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LNxxxx|F~13_combout  = (!\myprocessor|execute01|F[4]~8_combout  & ((\myprocessor|execute02|shifter_inst|LxNxxx|F[8]~9_combout ) # ((\myprocessor|decode7|valA[0]~26_combout  & 
// \myprocessor|execute02|shifter_inst|RxNxxx|F[23]~15_combout ))))

	.dataa(\myprocessor|decode7|valA[0]~26_combout ),
	.datab(\myprocessor|execute02|shifter_inst|LxNxxx|F[8]~9_combout ),
	.datac(\myprocessor|execute01|F[4]~8_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxNxxx|F[23]~15_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LNxxxx|F~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LNxxxx|F~13 .lut_mask = 16'h0E0C;
defparam \myprocessor|execute02|shifter_inst|LNxxxx|F~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N22
cycloneive_lcell_comb \myprocessor|execute02|R[8]~117 (
// Equation(s):
// \myprocessor|execute02|R[8]~117_combout  = (\myprocessor|execute02|R[1]~232_combout  & (!\myprocessor|execute02|R[16]~62_combout )) # (!\myprocessor|execute02|R[1]~232_combout  & ((\myprocessor|execute02|R[16]~62_combout  & 
// (\myprocessor|execute02|shifter_inst|RxxNxx|F[8]~4_combout )) # (!\myprocessor|execute02|R[16]~62_combout  & ((\myprocessor|execute02|shifter_inst|LNxxxx|F~13_combout )))))

	.dataa(\myprocessor|execute02|R[1]~232_combout ),
	.datab(\myprocessor|execute02|R[16]~62_combout ),
	.datac(\myprocessor|execute02|shifter_inst|RxxNxx|F[8]~4_combout ),
	.datad(\myprocessor|execute02|shifter_inst|LNxxxx|F~13_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[8]~117_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[8]~117 .lut_mask = 16'h7362;
defparam \myprocessor|execute02|R[8]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N28
cycloneive_lcell_comb \myprocessor|execute02|R[8]~118 (
// Equation(s):
// \myprocessor|execute02|R[8]~118_combout  = (\myprocessor|execute02|R[1]~232_combout  & ((\myprocessor|execute02|R[8]~117_combout  & (\myprocessor|execute02|shifter_inst|RxNxxx|F~19_combout )) # (!\myprocessor|execute02|R[8]~117_combout  & 
// ((\myprocessor|execute02|shifter_inst|RxxNxx|F[16]~15_combout ))))) # (!\myprocessor|execute02|R[1]~232_combout  & (((\myprocessor|execute02|R[8]~117_combout ))))

	.dataa(\myprocessor|execute02|shifter_inst|RxNxxx|F~19_combout ),
	.datab(\myprocessor|execute02|shifter_inst|RxxNxx|F[16]~15_combout ),
	.datac(\myprocessor|execute02|R[1]~232_combout ),
	.datad(\myprocessor|execute02|R[8]~117_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[8]~118_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[8]~118 .lut_mask = 16'hAFC0;
defparam \myprocessor|execute02|R[8]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N0
cycloneive_lcell_comb \myprocessor|execute02|R[8]~120 (
// Equation(s):
// \myprocessor|execute02|R[8]~120_combout  = (\myprocessor|decode1|ALUopcode[1]~2_combout  & (\myprocessor|execute02|R[8]~119_combout )) # (!\myprocessor|decode1|ALUopcode[1]~2_combout  & ((\myprocessor|execute02|R[8]~118_combout )))

	.dataa(\myprocessor|execute02|R[8]~119_combout ),
	.datab(gnd),
	.datac(\myprocessor|decode1|ALUopcode[1]~2_combout ),
	.datad(\myprocessor|execute02|R[8]~118_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[8]~120_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[8]~120 .lut_mask = 16'hAFA0;
defparam \myprocessor|execute02|R[8]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N18
cycloneive_lcell_comb \myprocessor|execute02|R[8]~121 (
// Equation(s):
// \myprocessor|execute02|R[8]~121_combout  = (\myprocessor|execute02|R[1]~68_combout  & ((\myprocessor|execute02|R[8]~120_combout ) # ((\myprocessor|execute02|R[8]~240_combout  & \myprocessor|decode1|ALUopcode[1]~2_combout )))) # 
// (!\myprocessor|execute02|R[1]~68_combout  & ((\myprocessor|execute02|R[8]~240_combout  & (\myprocessor|decode1|ALUopcode[1]~2_combout  & \myprocessor|execute02|R[8]~120_combout )) # (!\myprocessor|execute02|R[8]~240_combout  & 
// (!\myprocessor|decode1|ALUopcode[1]~2_combout ))))

	.dataa(\myprocessor|execute02|R[1]~68_combout ),
	.datab(\myprocessor|execute02|R[8]~240_combout ),
	.datac(\myprocessor|decode1|ALUopcode[1]~2_combout ),
	.datad(\myprocessor|execute02|R[8]~120_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[8]~121_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[8]~121 .lut_mask = 16'hEB81;
defparam \myprocessor|execute02|R[8]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N8
cycloneive_lcell_comb \myprocessor|fetch4|sum_s~7 (
// Equation(s):
// \myprocessor|fetch4|sum_s~7_combout  = \myprocessor|fetch2|bits:8:r~q  $ (((\myprocessor|fetch2|bits:7:r~q  & \myprocessor|fetch4|carry~5_combout )))

	.dataa(\myprocessor|fetch2|bits:7:r~q ),
	.datab(\myprocessor|fetch4|carry~5_combout ),
	.datac(\myprocessor|fetch2|bits:8:r~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|fetch4|sum_s~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|fetch4|sum_s~7 .lut_mask = 16'h7878;
defparam \myprocessor|fetch4|sum_s~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N24
cycloneive_lcell_comb \myprocessor|writeback1|F[8]~47 (
// Equation(s):
// \myprocessor|writeback1|F[8]~47_combout  = (!\myprocessor|writeback1|F[7]~13_combout  & ((\myprocessor|decode1|Equal8~2_combout  & ((\myprocessor|fetch4|sum_s~7_combout ))) # (!\myprocessor|decode1|Equal8~2_combout  & (\myps2|Equal6~1_combout ))))

	.dataa(\myps2|Equal6~1_combout ),
	.datab(\myprocessor|decode1|Equal8~2_combout ),
	.datac(\myprocessor|writeback1|F[7]~13_combout ),
	.datad(\myprocessor|fetch4|sum_s~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[8]~47_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[8]~47 .lut_mask = 16'h0E02;
defparam \myprocessor|writeback1|F[8]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N10
cycloneive_lcell_comb \myprocessor|writeback1|F[8]~48 (
// Equation(s):
// \myprocessor|writeback1|F[8]~48_combout  = (!\myprocessor|decode1|Equal7~0_combout  & ((\myprocessor|writeback1|F[8]~47_combout ) # ((\myprocessor|writeback1|F[7]~13_combout  & \myprocessor|execute02|R[8]~121_combout ))))

	.dataa(\myprocessor|writeback1|F[7]~13_combout ),
	.datab(\myprocessor|decode1|Equal7~0_combout ),
	.datac(\myprocessor|execute02|R[8]~121_combout ),
	.datad(\myprocessor|writeback1|F[8]~47_combout ),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[8]~48_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[8]~48 .lut_mask = 16'h3320;
defparam \myprocessor|writeback1|F[8]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N26
cycloneive_lcell_comb \myprocessor|writeback1|F[8]~49 (
// Equation(s):
// \myprocessor|writeback1|F[8]~49_combout  = (\myprocessor|writeback1|F[8]~48_combout ) # ((\myprocessor|decode1|Equal7~0_combout  & \myprocessor|memory1|altsyncram_component|auto_generated|q_a [8]))

	.dataa(\myprocessor|writeback1|F[8]~48_combout ),
	.datab(\myprocessor|decode1|Equal7~0_combout ),
	.datac(gnd),
	.datad(\myprocessor|memory1|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[8]~49_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[8]~49 .lut_mask = 16'hEEAA;
defparam \myprocessor|writeback1|F[8]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N13
dffeas \myprocessor|decode7|regs:10:reg_array|r|bits:8:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[8]~49_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[10]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:10:reg_array|r|bits:8:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:10:reg_array|r|bits:8:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:10:reg_array|r|bits:8:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N28
cycloneive_lcell_comb \myprocessor|decode7|valA[8]~226 (
// Equation(s):
// \myprocessor|decode7|valA[8]~226_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18])))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|decode7|regs:10:reg_array|r|bits:8:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|regs:8:reg_array|r|bits:8:r~q )))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|decode7|regs:10:reg_array|r|bits:8:r~q ),
	.datac(\myprocessor|decode7|regs:8:reg_array|r|bits:8:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[8]~226_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[8]~226 .lut_mask = 16'hEE50;
defparam \myprocessor|decode7|valA[8]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N18
cycloneive_lcell_comb \myprocessor|decode7|valA[8]~227 (
// Equation(s):
// \myprocessor|decode7|valA[8]~227_combout  = (\myprocessor|decode7|valA[8]~226_combout  & (((\myprocessor|decode7|regs:11:reg_array|r|bits:8:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]))) # 
// (!\myprocessor|decode7|valA[8]~226_combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|regs:9:reg_array|r|bits:8:r~q ))))

	.dataa(\myprocessor|decode7|valA[8]~226_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|regs:11:reg_array|r|bits:8:r~q ),
	.datad(\myprocessor|decode7|regs:9:reg_array|r|bits:8:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[8]~227_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[8]~227 .lut_mask = 16'hE6A2;
defparam \myprocessor|decode7|valA[8]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N2
cycloneive_lcell_comb \myprocessor|decode7|valA[8]~228 (
// Equation(s):
// \myprocessor|decode7|valA[8]~228_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|regs:5:reg_array|r|bits:8:r~q ) # ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18])))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|decode7|regs:4:reg_array|r|bits:8:r~q  & !\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\myprocessor|decode7|regs:5:reg_array|r|bits:8:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|regs:4:reg_array|r|bits:8:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[8]~228_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[8]~228 .lut_mask = 16'hCCB8;
defparam \myprocessor|decode7|valA[8]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N28
cycloneive_lcell_comb \myprocessor|decode7|valA[8]~229 (
// Equation(s):
// \myprocessor|decode7|valA[8]~229_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & ((\myprocessor|decode7|valA[8]~228_combout  & ((\myprocessor|decode7|regs:7:reg_array|r|bits:8:r~q ))) # 
// (!\myprocessor|decode7|valA[8]~228_combout  & (\myprocessor|decode7|regs:6:reg_array|r|bits:8:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (((\myprocessor|decode7|valA[8]~228_combout ))))

	.dataa(\myprocessor|decode7|regs:6:reg_array|r|bits:8:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datac(\myprocessor|decode7|regs:7:reg_array|r|bits:8:r~q ),
	.datad(\myprocessor|decode7|valA[8]~228_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[8]~229_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[8]~229 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valA[8]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N8
cycloneive_lcell_comb \myprocessor|decode7|valA[8]~230 (
// Equation(s):
// \myprocessor|decode7|valA[8]~230_combout  = (\myprocessor|decode7|valA[12]~18_combout  & ((\myprocessor|decode7|valA[12]~19_combout  & ((\myprocessor|decode7|valA[8]~229_combout ))) # (!\myprocessor|decode7|valA[12]~19_combout  & 
// (\myprocessor|decode7|regs:1:reg_array|r|bits:8:r~q )))) # (!\myprocessor|decode7|valA[12]~18_combout  & (\myprocessor|decode7|valA[12]~19_combout ))

	.dataa(\myprocessor|decode7|valA[12]~18_combout ),
	.datab(\myprocessor|decode7|valA[12]~19_combout ),
	.datac(\myprocessor|decode7|regs:1:reg_array|r|bits:8:r~q ),
	.datad(\myprocessor|decode7|valA[8]~229_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[8]~230_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[8]~230 .lut_mask = 16'hEC64;
defparam \myprocessor|decode7|valA[8]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N22
cycloneive_lcell_comb \myprocessor|decode7|valA[8]~231 (
// Equation(s):
// \myprocessor|decode7|valA[8]~231_combout  = (\myprocessor|decode7|valA[12]~15_combout  & ((\myprocessor|decode7|valA[8]~230_combout  & ((\myprocessor|decode7|regs:3:reg_array|r|bits:8:r~q ))) # (!\myprocessor|decode7|valA[8]~230_combout  & 
// (\myprocessor|decode7|regs:2:reg_array|r|bits:8:r~q )))) # (!\myprocessor|decode7|valA[12]~15_combout  & (\myprocessor|decode7|valA[8]~230_combout ))

	.dataa(\myprocessor|decode7|valA[12]~15_combout ),
	.datab(\myprocessor|decode7|valA[8]~230_combout ),
	.datac(\myprocessor|decode7|regs:2:reg_array|r|bits:8:r~q ),
	.datad(\myprocessor|decode7|regs:3:reg_array|r|bits:8:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[8]~231_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[8]~231 .lut_mask = 16'hEC64;
defparam \myprocessor|decode7|valA[8]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N12
cycloneive_lcell_comb \myprocessor|decode7|valA[8]~232 (
// Equation(s):
// \myprocessor|decode7|valA[8]~232_combout  = (\myprocessor|decode7|valA[12]~14_combout  & ((\myprocessor|decode7|valA[8]~227_combout ) # ((\myprocessor|decode7|valA[12]~11_combout )))) # (!\myprocessor|decode7|valA[12]~14_combout  & 
// (((\myprocessor|decode7|valA[8]~231_combout  & !\myprocessor|decode7|valA[12]~11_combout ))))

	.dataa(\myprocessor|decode7|valA[8]~227_combout ),
	.datab(\myprocessor|decode7|valA[12]~14_combout ),
	.datac(\myprocessor|decode7|valA[8]~231_combout ),
	.datad(\myprocessor|decode7|valA[12]~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[8]~232_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[8]~232 .lut_mask = 16'hCCB8;
defparam \myprocessor|decode7|valA[8]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N12
cycloneive_lcell_comb \myprocessor|decode7|valA[8]~233 (
// Equation(s):
// \myprocessor|decode7|valA[8]~233_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & ((\myprocessor|decode7|regs:13:reg_array|r|bits:8:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|decode7|regs:12:reg_array|r|bits:8:r~q ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\myprocessor|decode7|regs:12:reg_array|r|bits:8:r~q ),
	.datad(\myprocessor|decode7|regs:13:reg_array|r|bits:8:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[8]~233_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[8]~233 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[8]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N24
cycloneive_lcell_comb \myprocessor|decode7|valA[8]~234 (
// Equation(s):
// \myprocessor|decode7|valA[8]~234_combout  = (\myprocessor|decode7|valA[8]~233_combout  & ((\myprocessor|decode7|regs:15:reg_array|r|bits:8:r~q ) # ((!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18])))) # 
// (!\myprocessor|decode7|valA[8]~233_combout  & (((\myprocessor|decode7|regs:14:reg_array|r|bits:8:r~q  & \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\myprocessor|decode7|valA[8]~233_combout ),
	.datab(\myprocessor|decode7|regs:15:reg_array|r|bits:8:r~q ),
	.datac(\myprocessor|decode7|regs:14:reg_array|r|bits:8:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[8]~234_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[8]~234 .lut_mask = 16'hD8AA;
defparam \myprocessor|decode7|valA[8]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N18
cycloneive_lcell_comb \myprocessor|decode7|valA[8]~223 (
// Equation(s):
// \myprocessor|decode7|valA[8]~223_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|regs:23:reg_array|r|bits:8:r~q ) # ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|decode7|regs:19:reg_array|r|bits:8:r~q  & !\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|decode7|regs:23:reg_array|r|bits:8:r~q ),
	.datac(\myprocessor|decode7|regs:19:reg_array|r|bits:8:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[8]~223_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[8]~223 .lut_mask = 16'hAAD8;
defparam \myprocessor|decode7|valA[8]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N6
cycloneive_lcell_comb \myprocessor|decode7|valA[8]~224 (
// Equation(s):
// \myprocessor|decode7|valA[8]~224_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|valA[8]~223_combout  & ((\myprocessor|decode7|regs:31:reg_array|r|bits:8:r~q ))) # 
// (!\myprocessor|decode7|valA[8]~223_combout  & (\myprocessor|decode7|regs:27:reg_array|r|bits:8:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (((\myprocessor|decode7|valA[8]~223_combout ))))

	.dataa(\myprocessor|decode7|regs:27:reg_array|r|bits:8:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:31:reg_array|r|bits:8:r~q ),
	.datad(\myprocessor|decode7|valA[8]~223_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[8]~224_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[8]~224 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valA[8]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N18
cycloneive_lcell_comb \myprocessor|decode7|valA[8]~220 (
// Equation(s):
// \myprocessor|decode7|valA[8]~220_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:24:reg_array|r|bits:8:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:16:reg_array|r|bits:8:r~q ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:16:reg_array|r|bits:8:r~q ),
	.datad(\myprocessor|decode7|regs:24:reg_array|r|bits:8:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[8]~220_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[8]~220 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[8]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N30
cycloneive_lcell_comb \myprocessor|decode7|valA[8]~221 (
// Equation(s):
// \myprocessor|decode7|valA[8]~221_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|valA[8]~220_combout  & ((\myprocessor|decode7|regs:28:reg_array|r|bits:8:r~q ))) # 
// (!\myprocessor|decode7|valA[8]~220_combout  & (\myprocessor|decode7|regs:20:reg_array|r|bits:8:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|decode7|valA[8]~220_combout ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|decode7|regs:20:reg_array|r|bits:8:r~q ),
	.datac(\myprocessor|decode7|regs:28:reg_array|r|bits:8:r~q ),
	.datad(\myprocessor|decode7|valA[8]~220_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[8]~221_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[8]~221 .lut_mask = 16'hF588;
defparam \myprocessor|decode7|valA[8]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N12
cycloneive_lcell_comb \myprocessor|decode7|valA[8]~218 (
// Equation(s):
// \myprocessor|decode7|valA[8]~218_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20])) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & ((\myprocessor|decode7|regs:25:reg_array|r|bits:8:r~q ))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:17:reg_array|r|bits:8:r~q ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:17:reg_array|r|bits:8:r~q ),
	.datad(\myprocessor|decode7|regs:25:reg_array|r|bits:8:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[8]~218_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[8]~218 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valA[8]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N26
cycloneive_lcell_comb \myprocessor|decode7|valA[8]~219 (
// Equation(s):
// \myprocessor|decode7|valA[8]~219_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|decode7|valA[8]~218_combout  & ((\myprocessor|decode7|regs:29:reg_array|r|bits:8:r~q ))) # 
// (!\myprocessor|decode7|valA[8]~218_combout  & (\myprocessor|decode7|regs:21:reg_array|r|bits:8:r~q )))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (((\myprocessor|decode7|valA[8]~218_combout ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|decode7|regs:21:reg_array|r|bits:8:r~q ),
	.datac(\myprocessor|decode7|regs:29:reg_array|r|bits:8:r~q ),
	.datad(\myprocessor|decode7|valA[8]~218_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[8]~219_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[8]~219 .lut_mask = 16'hF588;
defparam \myprocessor|decode7|valA[8]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N26
cycloneive_lcell_comb \myprocessor|decode7|valA[8]~222 (
// Equation(s):
// \myprocessor|decode7|valA[8]~222_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (((\myprocessor|decode7|valA[8]~219_combout ) # (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18])))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17] & (\myprocessor|decode7|valA[8]~221_combout  & ((!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [17]),
	.datab(\myprocessor|decode7|valA[8]~221_combout ),
	.datac(\myprocessor|decode7|valA[8]~219_combout ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[8]~222_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[8]~222 .lut_mask = 16'hAAE4;
defparam \myprocessor|decode7|valA[8]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N8
cycloneive_lcell_comb \myprocessor|decode7|valA[8]~216 (
// Equation(s):
// \myprocessor|decode7|valA[8]~216_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]) # ((\myprocessor|decode7|regs:22:reg_array|r|bits:8:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:18:reg_array|r|bits:8:r~q )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:18:reg_array|r|bits:8:r~q ),
	.datad(\myprocessor|decode7|regs:22:reg_array|r|bits:8:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[8]~216_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[8]~216 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valA[8]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N28
cycloneive_lcell_comb \myprocessor|decode7|valA[8]~217 (
// Equation(s):
// \myprocessor|decode7|valA[8]~217_combout  = (\myprocessor|decode7|valA[8]~216_combout  & (((\myprocessor|decode7|regs:30:reg_array|r|bits:8:r~q )) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]))) # 
// (!\myprocessor|decode7|valA[8]~216_combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20] & (\myprocessor|decode7|regs:26:reg_array|r|bits:8:r~q )))

	.dataa(\myprocessor|decode7|valA[8]~216_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [20]),
	.datac(\myprocessor|decode7|regs:26:reg_array|r|bits:8:r~q ),
	.datad(\myprocessor|decode7|regs:30:reg_array|r|bits:8:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[8]~217_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[8]~217 .lut_mask = 16'hEA62;
defparam \myprocessor|decode7|valA[8]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N18
cycloneive_lcell_comb \myprocessor|decode7|valA[8]~225 (
// Equation(s):
// \myprocessor|decode7|valA[8]~225_combout  = (\myprocessor|decode7|valA[8]~222_combout  & ((\myprocessor|decode7|valA[8]~224_combout ) # ((!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18])))) # (!\myprocessor|decode7|valA[8]~222_combout  & 
// (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18] & \myprocessor|decode7|valA[8]~217_combout ))))

	.dataa(\myprocessor|decode7|valA[8]~224_combout ),
	.datab(\myprocessor|decode7|valA[8]~222_combout ),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [18]),
	.datad(\myprocessor|decode7|valA[8]~217_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[8]~225_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[8]~225 .lut_mask = 16'hBC8C;
defparam \myprocessor|decode7|valA[8]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N30
cycloneive_lcell_comb \myprocessor|decode7|valA[8]~235 (
// Equation(s):
// \myprocessor|decode7|valA[8]~235_combout  = (\myprocessor|decode7|valA[12]~11_combout  & ((\myprocessor|decode7|valA[8]~232_combout  & (\myprocessor|decode7|valA[8]~234_combout )) # (!\myprocessor|decode7|valA[8]~232_combout  & 
// ((\myprocessor|decode7|valA[8]~225_combout ))))) # (!\myprocessor|decode7|valA[12]~11_combout  & (\myprocessor|decode7|valA[8]~232_combout ))

	.dataa(\myprocessor|decode7|valA[12]~11_combout ),
	.datab(\myprocessor|decode7|valA[8]~232_combout ),
	.datac(\myprocessor|decode7|valA[8]~234_combout ),
	.datad(\myprocessor|decode7|valA[8]~225_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[8]~235_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[8]~235 .lut_mask = 16'hE6C4;
defparam \myprocessor|decode7|valA[8]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N24
cycloneive_lcell_comb \myprocessor|decode7|valA[8]~236 (
// Equation(s):
// \myprocessor|decode7|valA[8]~236_combout  = (\myprocessor|decode7|valA[12]~0_combout  & \myprocessor|decode7|valA[8]~235_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|decode7|valA[12]~0_combout ),
	.datad(\myprocessor|decode7|valA[8]~235_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[8]~236_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[8]~236 .lut_mask = 16'hF000;
defparam \myprocessor|decode7|valA[8]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N8
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|lower|carry[9]~9 (
// Equation(s):
// \myprocessor|execute02|adder_inst|lower|carry[9]~9_combout  = (\myprocessor|decode7|valA[8]~236_combout  & ((\myprocessor|execute02|adder_inst|lower|carry[8]~8_combout ) # (\myprocessor|decode1|ALUopcode[0]~1_combout  $ 
// (!\myprocessor|execute01|F[8]~12_combout )))) # (!\myprocessor|decode7|valA[8]~236_combout  & (\myprocessor|execute02|adder_inst|lower|carry[8]~8_combout  & (\myprocessor|decode1|ALUopcode[0]~1_combout  $ (!\myprocessor|execute01|F[8]~12_combout ))))

	.dataa(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datab(\myprocessor|decode7|valA[8]~236_combout ),
	.datac(\myprocessor|execute02|adder_inst|lower|carry[8]~8_combout ),
	.datad(\myprocessor|execute01|F[8]~12_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|lower|carry[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|lower|carry[9]~9 .lut_mask = 16'hE8D4;
defparam \myprocessor|execute02|adder_inst|lower|carry[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N26
cycloneive_lcell_comb \myprocessor|decode7|valA[9]~257 (
// Equation(s):
// \myprocessor|decode7|valA[9]~257_combout  = (\myprocessor|decode7|valA[9]~256_combout  & \myprocessor|decode7|valA[12]~0_combout )

	.dataa(gnd),
	.datab(\myprocessor|decode7|valA[9]~256_combout ),
	.datac(\myprocessor|decode7|valA[12]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[9]~257_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[9]~257 .lut_mask = 16'hC0C0;
defparam \myprocessor|decode7|valA[9]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N18
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|lower|carry[10]~10 (
// Equation(s):
// \myprocessor|execute02|adder_inst|lower|carry[10]~10_combout  = (\myprocessor|execute02|adder_inst|lower|carry[9]~9_combout  & ((\myprocessor|decode7|valA[9]~257_combout ) # (\myprocessor|decode1|ALUopcode[0]~1_combout  $ 
// (!\myprocessor|execute01|F[9]~11_combout )))) # (!\myprocessor|execute02|adder_inst|lower|carry[9]~9_combout  & (\myprocessor|decode7|valA[9]~257_combout  & (\myprocessor|decode1|ALUopcode[0]~1_combout  $ (!\myprocessor|execute01|F[9]~11_combout ))))

	.dataa(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datab(\myprocessor|execute02|adder_inst|lower|carry[9]~9_combout ),
	.datac(\myprocessor|decode7|valA[9]~257_combout ),
	.datad(\myprocessor|execute01|F[9]~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|lower|carry[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|lower|carry[10]~10 .lut_mask = 16'hE8D4;
defparam \myprocessor|execute02|adder_inst|lower|carry[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N20
cycloneive_lcell_comb \myprocessor|decode7|valA[10]~278 (
// Equation(s):
// \myprocessor|decode7|valA[10]~278_combout  = (\myprocessor|decode7|valA[12]~0_combout  & \myprocessor|decode7|valA[10]~277_combout )

	.dataa(gnd),
	.datab(\myprocessor|decode7|valA[12]~0_combout ),
	.datac(\myprocessor|decode7|valA[10]~277_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|decode7|valA[10]~278_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valA[10]~278 .lut_mask = 16'hC0C0;
defparam \myprocessor|decode7|valA[10]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N12
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|lower|carry[11]~11 (
// Equation(s):
// \myprocessor|execute02|adder_inst|lower|carry[11]~11_combout  = (\myprocessor|execute02|adder_inst|lower|carry[10]~10_combout  & ((\myprocessor|decode7|valA[10]~278_combout ) # (\myprocessor|decode1|ALUopcode[0]~1_combout  $ 
// (!\myprocessor|execute01|F[10]~14_combout )))) # (!\myprocessor|execute02|adder_inst|lower|carry[10]~10_combout  & (\myprocessor|decode7|valA[10]~278_combout  & (\myprocessor|decode1|ALUopcode[0]~1_combout  $ (!\myprocessor|execute01|F[10]~14_combout ))))

	.dataa(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datab(\myprocessor|execute02|adder_inst|lower|carry[10]~10_combout ),
	.datac(\myprocessor|execute01|F[10]~14_combout ),
	.datad(\myprocessor|decode7|valA[10]~278_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|lower|carry[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|lower|carry[11]~11 .lut_mask = 16'hED84;
defparam \myprocessor|execute02|adder_inst|lower|carry[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N0
cycloneive_lcell_comb \myprocessor|execute02|R[11]~135 (
// Equation(s):
// \myprocessor|execute02|R[11]~135_combout  = (\myprocessor|execute02|R[16]~62_combout  & ((\myprocessor|execute02|R[1]~232_combout  & ((\myprocessor|execute02|shifter_inst|RxxNxx|F[19]~7_combout ))) # (!\myprocessor|execute02|R[1]~232_combout  & 
// (\myprocessor|execute02|shifter_inst|RxxNxx|F[11]~8_combout )))) # (!\myprocessor|execute02|R[16]~62_combout  & (\myprocessor|execute02|R[1]~232_combout ))

	.dataa(\myprocessor|execute02|R[16]~62_combout ),
	.datab(\myprocessor|execute02|R[1]~232_combout ),
	.datac(\myprocessor|execute02|shifter_inst|RxxNxx|F[11]~8_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxxNxx|F[19]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[11]~135_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[11]~135 .lut_mask = 16'hEC64;
defparam \myprocessor|execute02|R[11]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N20
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LNxxxx|F~20 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LNxxxx|F~20_combout  = (\myprocessor|execute02|shifter_inst|LxNxxx|F[11]~12_combout  & ((\myprocessor|decode1|immed_notRT~combout  & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [4])) # 
// (!\myprocessor|decode1|immed_notRT~combout  & ((!\myprocessor|decode7|valB[4]~135_combout )))))

	.dataa(\myprocessor|decode1|immed_notRT~combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [4]),
	.datac(\myprocessor|decode7|valB[4]~135_combout ),
	.datad(\myprocessor|execute02|shifter_inst|LxNxxx|F[11]~12_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LNxxxx|F~20_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LNxxxx|F~20 .lut_mask = 16'h2700;
defparam \myprocessor|execute02|shifter_inst|LNxxxx|F~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N20
cycloneive_lcell_comb \myprocessor|execute02|R[11]~136 (
// Equation(s):
// \myprocessor|execute02|R[11]~136_combout  = (\myprocessor|execute02|R[16]~62_combout  & (\myprocessor|execute02|R[11]~135_combout )) # (!\myprocessor|execute02|R[16]~62_combout  & ((\myprocessor|execute02|R[11]~135_combout  & 
// ((\myprocessor|execute02|shifter_inst|RxNxxx|F~20_combout ))) # (!\myprocessor|execute02|R[11]~135_combout  & (\myprocessor|execute02|shifter_inst|LNxxxx|F~20_combout ))))

	.dataa(\myprocessor|execute02|R[16]~62_combout ),
	.datab(\myprocessor|execute02|R[11]~135_combout ),
	.datac(\myprocessor|execute02|shifter_inst|LNxxxx|F~20_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxNxxx|F~20_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[11]~136_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[11]~136 .lut_mask = 16'hDC98;
defparam \myprocessor|execute02|R[11]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N30
cycloneive_lcell_comb \myprocessor|execute02|R[11]~246 (
// Equation(s):
// \myprocessor|execute02|R[11]~246_combout  = \myprocessor|execute01|F[11]~13_combout  $ (\myprocessor|decode7|valA[11]~299_combout  $ (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31]) # (!\myprocessor|decode1|ALUopcode[0]~0_combout ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31]),
	.datab(\myprocessor|execute01|F[11]~13_combout ),
	.datac(\myprocessor|decode7|valA[11]~299_combout ),
	.datad(\myprocessor|decode1|ALUopcode[0]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[11]~246_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[11]~246 .lut_mask = 16'h96C3;
defparam \myprocessor|execute02|R[11]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N4
cycloneive_lcell_comb \myprocessor|execute02|R[11]~137 (
// Equation(s):
// \myprocessor|execute02|R[11]~137_combout  = (\myprocessor|execute02|R[1]~68_combout  & (((!\myprocessor|execute02|R[11]~136_combout )))) # (!\myprocessor|execute02|R[1]~68_combout  & (\myprocessor|execute02|adder_inst|lower|carry[11]~11_combout  $ 
// (((\myprocessor|execute02|R[11]~246_combout )))))

	.dataa(\myprocessor|execute02|adder_inst|lower|carry[11]~11_combout ),
	.datab(\myprocessor|execute02|R[11]~136_combout ),
	.datac(\myprocessor|execute02|R[1]~68_combout ),
	.datad(\myprocessor|execute02|R[11]~246_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[11]~137_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[11]~137 .lut_mask = 16'h353A;
defparam \myprocessor|execute02|R[11]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N28
cycloneive_lcell_comb \myprocessor|execute02|R[11]~138 (
// Equation(s):
// \myprocessor|execute02|R[11]~138_combout  = (\myprocessor|decode1|ALUopcode[1]~2_combout  & (\myprocessor|execute02|R[11]~245_combout )) # (!\myprocessor|decode1|ALUopcode[1]~2_combout  & ((!\myprocessor|execute02|R[11]~137_combout )))

	.dataa(gnd),
	.datab(\myprocessor|execute02|R[11]~245_combout ),
	.datac(\myprocessor|decode1|ALUopcode[1]~2_combout ),
	.datad(\myprocessor|execute02|R[11]~137_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[11]~138_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[11]~138 .lut_mask = 16'hC0CF;
defparam \myprocessor|execute02|R[11]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N27
dffeas \myprocessor|fetch2|bits:11:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\myprocessor|fetch1|F~22_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|fetch2|bits:11:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|fetch2|bits:11:r .is_wysiwyg = "true";
defparam \myprocessor|fetch2|bits:11:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N28
cycloneive_lcell_comb \myprocessor|fetch4|sum_s~10 (
// Equation(s):
// \myprocessor|fetch4|sum_s~10_combout  = \myprocessor|fetch2|bits:11:r~q  $ (((\myprocessor|fetch4|carry~7_combout  & \myprocessor|fetch2|bits:10:r~q )))

	.dataa(\myprocessor|fetch4|carry~7_combout ),
	.datab(gnd),
	.datac(\myprocessor|fetch2|bits:11:r~q ),
	.datad(\myprocessor|fetch2|bits:10:r~q ),
	.cin(gnd),
	.combout(\myprocessor|fetch4|sum_s~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|fetch4|sum_s~10 .lut_mask = 16'h5AF0;
defparam \myprocessor|fetch4|sum_s~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N12
cycloneive_lcell_comb \myprocessor|writeback1|F[11]~54 (
// Equation(s):
// \myprocessor|writeback1|F[11]~54_combout  = (\myprocessor|writeback1|F[7]~13_combout  & ((\myprocessor|execute02|R[11]~138_combout ) # ((\myprocessor|decode1|Equal8~2_combout  & \myprocessor|fetch4|sum_s~10_combout )))) # 
// (!\myprocessor|writeback1|F[7]~13_combout  & (\myprocessor|decode1|Equal8~2_combout  & ((\myprocessor|fetch4|sum_s~10_combout ))))

	.dataa(\myprocessor|writeback1|F[7]~13_combout ),
	.datab(\myprocessor|decode1|Equal8~2_combout ),
	.datac(\myprocessor|execute02|R[11]~138_combout ),
	.datad(\myprocessor|fetch4|sum_s~10_combout ),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[11]~54_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[11]~54 .lut_mask = 16'hECA0;
defparam \myprocessor|writeback1|F[11]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N10
cycloneive_lcell_comb \myprocessor|writeback1|F[11]~55 (
// Equation(s):
// \myprocessor|writeback1|F[11]~55_combout  = (\myprocessor|decode1|Equal7~0_combout  & ((\myprocessor|memory1|altsyncram_component|auto_generated|q_a [11]))) # (!\myprocessor|decode1|Equal7~0_combout  & (\myprocessor|writeback1|F[11]~54_combout ))

	.dataa(\myprocessor|writeback1|F[11]~54_combout ),
	.datab(\myprocessor|decode1|Equal7~0_combout ),
	.datac(gnd),
	.datad(\myprocessor|memory1|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[11]~55_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[11]~55 .lut_mask = 16'hEE22;
defparam \myprocessor|writeback1|F[11]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N7
dffeas \myprocessor|decode7|regs:11:reg_array|r|bits:11:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[11]~55_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[11]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:11:reg_array|r|bits:11:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:11:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:11:reg_array|r|bits:11:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N30
cycloneive_lcell_comb \myprocessor|decode7|valB[11]~256 (
// Equation(s):
// \myprocessor|decode7|valB[11]~256_combout  = (\myprocessor|decode7|valB[21]~5_combout  & (((\myprocessor|decode7|valB[21]~6_combout )))) # (!\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[21]~6_combout  & 
// (\myprocessor|decode7|regs:11:reg_array|r|bits:11:r~q )) # (!\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|regs:9:reg_array|r|bits:11:r~q )))))

	.dataa(\myprocessor|decode7|regs:11:reg_array|r|bits:11:r~q ),
	.datab(\myprocessor|decode7|valB[21]~5_combout ),
	.datac(\myprocessor|decode7|regs:9:reg_array|r|bits:11:r~q ),
	.datad(\myprocessor|decode7|valB[21]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[11]~256_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[11]~256 .lut_mask = 16'hEE30;
defparam \myprocessor|decode7|valB[11]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N4
cycloneive_lcell_comb \myprocessor|decode7|valB[11]~257 (
// Equation(s):
// \myprocessor|decode7|valB[11]~257_combout  = (\myprocessor|decode7|valB[11]~256_combout  & (((\myprocessor|decode7|regs:10:reg_array|r|bits:11:r~q )) # (!\myprocessor|decode7|valB[21]~5_combout ))) # (!\myprocessor|decode7|valB[11]~256_combout  & 
// (\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|regs:8:reg_array|r|bits:11:r~q ))))

	.dataa(\myprocessor|decode7|valB[11]~256_combout ),
	.datab(\myprocessor|decode7|valB[21]~5_combout ),
	.datac(\myprocessor|decode7|regs:10:reg_array|r|bits:11:r~q ),
	.datad(\myprocessor|decode7|regs:8:reg_array|r|bits:11:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[11]~257_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[11]~257 .lut_mask = 16'hE6A2;
defparam \myprocessor|decode7|valB[11]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N22
cycloneive_lcell_comb \myprocessor|decode7|valB[11]~268 (
// Equation(s):
// \myprocessor|decode7|valB[11]~268_combout  = (\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[21]~6_combout ) # ((\myprocessor|decode7|regs:4:reg_array|r|bits:11:r~q )))) # (!\myprocessor|decode7|valB[21]~5_combout  & 
// (!\myprocessor|decode7|valB[21]~6_combout  & (\myprocessor|decode7|regs:5:reg_array|r|bits:11:r~q )))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|valB[21]~6_combout ),
	.datac(\myprocessor|decode7|regs:5:reg_array|r|bits:11:r~q ),
	.datad(\myprocessor|decode7|regs:4:reg_array|r|bits:11:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[11]~268_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[11]~268 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valB[11]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N16
cycloneive_lcell_comb \myprocessor|decode7|valB[11]~269 (
// Equation(s):
// \myprocessor|decode7|valB[11]~269_combout  = (\myprocessor|decode7|valB[11]~268_combout  & (((\myprocessor|decode7|regs:6:reg_array|r|bits:11:r~q )) # (!\myprocessor|decode7|valB[21]~6_combout ))) # (!\myprocessor|decode7|valB[11]~268_combout  & 
// (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|regs:7:reg_array|r|bits:11:r~q ))))

	.dataa(\myprocessor|decode7|valB[11]~268_combout ),
	.datab(\myprocessor|decode7|valB[21]~6_combout ),
	.datac(\myprocessor|decode7|regs:6:reg_array|r|bits:11:r~q ),
	.datad(\myprocessor|decode7|regs:7:reg_array|r|bits:11:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[11]~269_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[11]~269 .lut_mask = 16'hE6A2;
defparam \myprocessor|decode7|valB[11]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N20
cycloneive_lcell_comb \myprocessor|decode7|valB[11]~270 (
// Equation(s):
// \myprocessor|decode7|valB[11]~270_combout  = (\myprocessor|decode7|valB[21]~23_combout  & (((\myprocessor|decode7|valB[21]~26_combout )))) # (!\myprocessor|decode7|valB[21]~23_combout  & ((\myprocessor|decode7|valB[21]~26_combout  & 
// (\myprocessor|decode7|valB[11]~269_combout )) # (!\myprocessor|decode7|valB[21]~26_combout  & ((\myprocessor|decode7|regs:1:reg_array|r|bits:11:r~q )))))

	.dataa(\myprocessor|decode7|valB[11]~269_combout ),
	.datab(\myprocessor|decode7|valB[21]~23_combout ),
	.datac(\myprocessor|decode7|regs:1:reg_array|r|bits:11:r~q ),
	.datad(\myprocessor|decode7|valB[21]~26_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[11]~270_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[11]~270 .lut_mask = 16'hEE30;
defparam \myprocessor|decode7|valB[11]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N22
cycloneive_lcell_comb \myprocessor|decode7|valB[11]~271 (
// Equation(s):
// \myprocessor|decode7|valB[11]~271_combout  = (\myprocessor|decode7|valB[21]~656_combout  & ((\myprocessor|decode7|valB[11]~270_combout  & (\myprocessor|decode7|regs:2:reg_array|r|bits:11:r~q )) # (!\myprocessor|decode7|valB[11]~270_combout  & 
// ((\myprocessor|decode7|regs:3:reg_array|r|bits:11:r~q ))))) # (!\myprocessor|decode7|valB[21]~656_combout  & (((\myprocessor|decode7|valB[11]~270_combout ))))

	.dataa(\myprocessor|decode7|regs:2:reg_array|r|bits:11:r~q ),
	.datab(\myprocessor|decode7|valB[21]~656_combout ),
	.datac(\myprocessor|decode7|regs:3:reg_array|r|bits:11:r~q ),
	.datad(\myprocessor|decode7|valB[11]~270_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[11]~271_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[11]~271 .lut_mask = 16'hBBC0;
defparam \myprocessor|decode7|valB[11]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N16
cycloneive_lcell_comb \myprocessor|decode7|valB[11]~265 (
// Equation(s):
// \myprocessor|decode7|valB[11]~265_combout  = (\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode4|F [2]) # ((\myprocessor|decode7|regs:26:reg_array|r|bits:11:r~q )))) # (!\myprocessor|decode4|F[3]~0_combout  & (!\myprocessor|decode4|F [2] & 
// ((\myprocessor|decode7|regs:18:reg_array|r|bits:11:r~q ))))

	.dataa(\myprocessor|decode4|F[3]~0_combout ),
	.datab(\myprocessor|decode4|F [2]),
	.datac(\myprocessor|decode7|regs:26:reg_array|r|bits:11:r~q ),
	.datad(\myprocessor|decode7|regs:18:reg_array|r|bits:11:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[11]~265_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[11]~265 .lut_mask = 16'hB9A8;
defparam \myprocessor|decode7|valB[11]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N20
cycloneive_lcell_comb \myprocessor|decode7|valB[11]~266 (
// Equation(s):
// \myprocessor|decode7|valB[11]~266_combout  = (\myprocessor|decode4|F [2] & ((\myprocessor|decode7|valB[11]~265_combout  & (\myprocessor|decode7|regs:30:reg_array|r|bits:11:r~q )) # (!\myprocessor|decode7|valB[11]~265_combout  & 
// ((\myprocessor|decode7|regs:22:reg_array|r|bits:11:r~q ))))) # (!\myprocessor|decode4|F [2] & (((\myprocessor|decode7|valB[11]~265_combout ))))

	.dataa(\myprocessor|decode7|regs:30:reg_array|r|bits:11:r~q ),
	.datab(\myprocessor|decode4|F [2]),
	.datac(\myprocessor|decode7|regs:22:reg_array|r|bits:11:r~q ),
	.datad(\myprocessor|decode7|valB[11]~265_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[11]~266_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[11]~266 .lut_mask = 16'hBBC0;
defparam \myprocessor|decode7|valB[11]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N20
cycloneive_lcell_comb \myprocessor|decode7|valB[11]~258 (
// Equation(s):
// \myprocessor|decode7|valB[11]~258_combout  = (\myprocessor|decode4|F[3]~0_combout  & (((\myprocessor|decode4|F [2])))) # (!\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode4|F [2] & ((\myprocessor|decode7|regs:23:reg_array|r|bits:11:r~q ))) # 
// (!\myprocessor|decode4|F [2] & (\myprocessor|decode7|regs:19:reg_array|r|bits:11:r~q ))))

	.dataa(\myprocessor|decode7|regs:19:reg_array|r|bits:11:r~q ),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:23:reg_array|r|bits:11:r~q ),
	.datad(\myprocessor|decode4|F [2]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[11]~258_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[11]~258 .lut_mask = 16'hFC22;
defparam \myprocessor|decode7|valB[11]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N8
cycloneive_lcell_comb \myprocessor|decode7|valB[11]~259 (
// Equation(s):
// \myprocessor|decode7|valB[11]~259_combout  = (\myprocessor|decode7|valB[11]~258_combout  & (((\myprocessor|decode7|regs:31:reg_array|r|bits:11:r~q )) # (!\myprocessor|decode4|F[3]~0_combout ))) # (!\myprocessor|decode7|valB[11]~258_combout  & 
// (\myprocessor|decode4|F[3]~0_combout  & (\myprocessor|decode7|regs:27:reg_array|r|bits:11:r~q )))

	.dataa(\myprocessor|decode7|valB[11]~258_combout ),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:27:reg_array|r|bits:11:r~q ),
	.datad(\myprocessor|decode7|regs:31:reg_array|r|bits:11:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[11]~259_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[11]~259 .lut_mask = 16'hEA62;
defparam \myprocessor|decode7|valB[11]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N12
cycloneive_lcell_comb \myprocessor|decode7|valB[11]~260 (
// Equation(s):
// \myprocessor|decode7|valB[11]~260_combout  = (\myprocessor|decode4|F [2] & (((\myprocessor|decode4|F[3]~0_combout )))) # (!\myprocessor|decode4|F [2] & ((\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|regs:24:reg_array|r|bits:11:r~q ))) # 
// (!\myprocessor|decode4|F[3]~0_combout  & (\myprocessor|decode7|regs:16:reg_array|r|bits:11:r~q ))))

	.dataa(\myprocessor|decode7|regs:16:reg_array|r|bits:11:r~q ),
	.datab(\myprocessor|decode4|F [2]),
	.datac(\myprocessor|decode7|regs:24:reg_array|r|bits:11:r~q ),
	.datad(\myprocessor|decode4|F[3]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[11]~260_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[11]~260 .lut_mask = 16'hFC22;
defparam \myprocessor|decode7|valB[11]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N16
cycloneive_lcell_comb \myprocessor|decode7|valB[11]~261 (
// Equation(s):
// \myprocessor|decode7|valB[11]~261_combout  = (\myprocessor|decode4|F [2] & ((\myprocessor|decode7|valB[11]~260_combout  & (\myprocessor|decode7|regs:28:reg_array|r|bits:11:r~q )) # (!\myprocessor|decode7|valB[11]~260_combout  & 
// ((\myprocessor|decode7|regs:20:reg_array|r|bits:11:r~q ))))) # (!\myprocessor|decode4|F [2] & (((\myprocessor|decode7|valB[11]~260_combout ))))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode7|regs:28:reg_array|r|bits:11:r~q ),
	.datac(\myprocessor|decode7|regs:20:reg_array|r|bits:11:r~q ),
	.datad(\myprocessor|decode7|valB[11]~260_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[11]~261_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[11]~261 .lut_mask = 16'hDDA0;
defparam \myprocessor|decode7|valB[11]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N6
cycloneive_lcell_comb \myprocessor|decode7|valB[11]~262 (
// Equation(s):
// \myprocessor|decode7|valB[11]~262_combout  = (\myprocessor|decode4|F [2] & (((\myprocessor|decode7|regs:21:reg_array|r|bits:11:r~q ) # (\myprocessor|decode4|F[3]~0_combout )))) # (!\myprocessor|decode4|F [2] & 
// (\myprocessor|decode7|regs:17:reg_array|r|bits:11:r~q  & ((!\myprocessor|decode4|F[3]~0_combout ))))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode7|regs:17:reg_array|r|bits:11:r~q ),
	.datac(\myprocessor|decode7|regs:21:reg_array|r|bits:11:r~q ),
	.datad(\myprocessor|decode4|F[3]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[11]~262_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[11]~262 .lut_mask = 16'hAAE4;
defparam \myprocessor|decode7|valB[11]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N20
cycloneive_lcell_comb \myprocessor|decode7|valB[11]~263 (
// Equation(s):
// \myprocessor|decode7|valB[11]~263_combout  = (\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|valB[11]~262_combout  & (\myprocessor|decode7|regs:29:reg_array|r|bits:11:r~q )) # (!\myprocessor|decode7|valB[11]~262_combout  & 
// ((\myprocessor|decode7|regs:25:reg_array|r|bits:11:r~q ))))) # (!\myprocessor|decode4|F[3]~0_combout  & (((\myprocessor|decode7|valB[11]~262_combout ))))

	.dataa(\myprocessor|decode7|regs:29:reg_array|r|bits:11:r~q ),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:25:reg_array|r|bits:11:r~q ),
	.datad(\myprocessor|decode7|valB[11]~262_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[11]~263_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[11]~263 .lut_mask = 16'hBBC0;
defparam \myprocessor|decode7|valB[11]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N10
cycloneive_lcell_comb \myprocessor|decode7|valB[11]~264 (
// Equation(s):
// \myprocessor|decode7|valB[11]~264_combout  = (\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[21]~6_combout ) # ((\myprocessor|decode7|valB[11]~261_combout )))) # (!\myprocessor|decode7|valB[21]~5_combout  & 
// (!\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[11]~263_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|valB[21]~6_combout ),
	.datac(\myprocessor|decode7|valB[11]~261_combout ),
	.datad(\myprocessor|decode7|valB[11]~263_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[11]~264_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[11]~264 .lut_mask = 16'hB9A8;
defparam \myprocessor|decode7|valB[11]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N28
cycloneive_lcell_comb \myprocessor|decode7|valB[11]~267 (
// Equation(s):
// \myprocessor|decode7|valB[11]~267_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[11]~264_combout  & (\myprocessor|decode7|valB[11]~266_combout )) # (!\myprocessor|decode7|valB[11]~264_combout  & 
// ((\myprocessor|decode7|valB[11]~259_combout ))))) # (!\myprocessor|decode7|valB[21]~6_combout  & (((\myprocessor|decode7|valB[11]~264_combout ))))

	.dataa(\myprocessor|decode7|valB[11]~266_combout ),
	.datab(\myprocessor|decode7|valB[11]~259_combout ),
	.datac(\myprocessor|decode7|valB[21]~6_combout ),
	.datad(\myprocessor|decode7|valB[11]~264_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[11]~267_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[11]~267 .lut_mask = 16'hAFC0;
defparam \myprocessor|decode7|valB[11]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N14
cycloneive_lcell_comb \myprocessor|decode7|valB[11]~272 (
// Equation(s):
// \myprocessor|decode7|valB[11]~272_combout  = (\myprocessor|decode7|valB[21]~20_combout  & (((\myprocessor|decode7|valB[21]~9_combout ) # (\myprocessor|decode7|valB[11]~267_combout )))) # (!\myprocessor|decode7|valB[21]~20_combout  & 
// (\myprocessor|decode7|valB[11]~271_combout  & (!\myprocessor|decode7|valB[21]~9_combout )))

	.dataa(\myprocessor|decode7|valB[21]~20_combout ),
	.datab(\myprocessor|decode7|valB[11]~271_combout ),
	.datac(\myprocessor|decode7|valB[21]~9_combout ),
	.datad(\myprocessor|decode7|valB[11]~267_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[11]~272_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[11]~272 .lut_mask = 16'hAEA4;
defparam \myprocessor|decode7|valB[11]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N18
cycloneive_lcell_comb \myprocessor|decode7|valB[11]~273 (
// Equation(s):
// \myprocessor|decode7|valB[11]~273_combout  = (\myprocessor|decode7|valB[21]~6_combout  & (\myprocessor|decode7|valB[21]~5_combout )) # (!\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[21]~5_combout  & 
// (\myprocessor|decode7|regs:12:reg_array|r|bits:11:r~q )) # (!\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|regs:13:reg_array|r|bits:11:r~q )))))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|valB[21]~5_combout ),
	.datac(\myprocessor|decode7|regs:12:reg_array|r|bits:11:r~q ),
	.datad(\myprocessor|decode7|regs:13:reg_array|r|bits:11:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[11]~273_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[11]~273 .lut_mask = 16'hD9C8;
defparam \myprocessor|decode7|valB[11]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N16
cycloneive_lcell_comb \myprocessor|decode7|valB[11]~274 (
// Equation(s):
// \myprocessor|decode7|valB[11]~274_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[11]~273_combout  & ((\myprocessor|decode7|regs:14:reg_array|r|bits:11:r~q ))) # (!\myprocessor|decode7|valB[11]~273_combout  & 
// (\myprocessor|decode7|regs:15:reg_array|r|bits:11:r~q )))) # (!\myprocessor|decode7|valB[21]~6_combout  & (((\myprocessor|decode7|valB[11]~273_combout ))))

	.dataa(\myprocessor|decode7|regs:15:reg_array|r|bits:11:r~q ),
	.datab(\myprocessor|decode7|valB[21]~6_combout ),
	.datac(\myprocessor|decode7|regs:14:reg_array|r|bits:11:r~q ),
	.datad(\myprocessor|decode7|valB[11]~273_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[11]~274_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[11]~274 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valB[11]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N8
cycloneive_lcell_comb \myprocessor|decode7|valB[11]~275 (
// Equation(s):
// \myprocessor|decode7|valB[11]~275_combout  = (\myprocessor|decode7|valB[21]~9_combout  & ((\myprocessor|decode7|valB[11]~272_combout  & ((\myprocessor|decode7|valB[11]~274_combout ))) # (!\myprocessor|decode7|valB[11]~272_combout  & 
// (\myprocessor|decode7|valB[11]~257_combout )))) # (!\myprocessor|decode7|valB[21]~9_combout  & (((\myprocessor|decode7|valB[11]~272_combout ))))

	.dataa(\myprocessor|decode7|valB[11]~257_combout ),
	.datab(\myprocessor|decode7|valB[21]~9_combout ),
	.datac(\myprocessor|decode7|valB[11]~272_combout ),
	.datad(\myprocessor|decode7|valB[11]~274_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[11]~275_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[11]~275 .lut_mask = 16'hF838;
defparam \myprocessor|decode7|valB[11]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N14
cycloneive_lcell_comb \myprocessor|fetch1|F~21 (
// Equation(s):
// \myprocessor|fetch1|F~21_combout  = (\myprocessor|msimDummy9~combout  & ((\myprocessor|execute11|F[1]~0_combout  & ((\myprocessor|fetch4|sum_s~10_combout ))) # (!\myprocessor|execute11|F[1]~0_combout  & (\myprocessor|decode7|valB[11]~275_combout )))) # 
// (!\myprocessor|msimDummy9~combout  & (((!\myprocessor|execute11|F[1]~0_combout  & \myprocessor|fetch4|sum_s~10_combout ))))

	.dataa(\myprocessor|decode7|valB[11]~275_combout ),
	.datab(\myprocessor|msimDummy9~combout ),
	.datac(\myprocessor|execute11|F[1]~0_combout ),
	.datad(\myprocessor|fetch4|sum_s~10_combout ),
	.cin(gnd),
	.combout(\myprocessor|fetch1|F~21_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|fetch1|F~21 .lut_mask = 16'hCB08;
defparam \myprocessor|fetch1|F~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N26
cycloneive_lcell_comb \myprocessor|fetch4|carry~6 (
// Equation(s):
// \myprocessor|fetch4|carry~6_combout  = (\myprocessor|fetch4|carry~5_combout  & \myprocessor|fetch2|bits:7:r~q )

	.dataa(gnd),
	.datab(\myprocessor|fetch4|carry~5_combout ),
	.datac(gnd),
	.datad(\myprocessor|fetch2|bits:7:r~q ),
	.cin(gnd),
	.combout(\myprocessor|fetch4|carry~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|fetch4|carry~6 .lut_mask = 16'hCC00;
defparam \myprocessor|fetch4|carry~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N4
cycloneive_lcell_comb \myprocessor|execute08|carry[9]~7 (
// Equation(s):
// \myprocessor|execute08|carry[9]~7_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [8] & ((\myprocessor|execute08|carry[8]~6_combout ) # (\myprocessor|fetch4|carry~6_combout  $ (\myprocessor|fetch2|bits:8:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [8] & (\myprocessor|execute08|carry[8]~6_combout  & (\myprocessor|fetch4|carry~6_combout  $ (\myprocessor|fetch2|bits:8:r~q ))))

	.dataa(\myprocessor|fetch4|carry~6_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [8]),
	.datac(\myprocessor|fetch2|bits:8:r~q ),
	.datad(\myprocessor|execute08|carry[8]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute08|carry[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute08|carry[9]~7 .lut_mask = 16'hDE48;
defparam \myprocessor|execute08|carry[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N12
cycloneive_lcell_comb \myprocessor|fetch4|carry~8 (
// Equation(s):
// \myprocessor|fetch4|carry~8_combout  = (\myprocessor|fetch2|bits:7:r~q  & (\myprocessor|fetch4|carry~5_combout  & \myprocessor|fetch2|bits:8:r~q ))

	.dataa(\myprocessor|fetch2|bits:7:r~q ),
	.datab(\myprocessor|fetch4|carry~5_combout ),
	.datac(\myprocessor|fetch2|bits:8:r~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|fetch4|carry~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|fetch4|carry~8 .lut_mask = 16'h8080;
defparam \myprocessor|fetch4|carry~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N14
cycloneive_lcell_comb \myprocessor|execute08|carry[10]~8 (
// Equation(s):
// \myprocessor|execute08|carry[10]~8_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [9] & ((\myprocessor|execute08|carry[9]~7_combout ) # (\myprocessor|fetch2|bits:9:r~q  $ (\myprocessor|fetch4|carry~8_combout )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [9] & (\myprocessor|execute08|carry[9]~7_combout  & (\myprocessor|fetch2|bits:9:r~q  $ (\myprocessor|fetch4|carry~8_combout ))))

	.dataa(\myprocessor|fetch2|bits:9:r~q ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [9]),
	.datac(\myprocessor|execute08|carry[9]~7_combout ),
	.datad(\myprocessor|fetch4|carry~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute08|carry[10]~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute08|carry[10]~8 .lut_mask = 16'hD4E8;
defparam \myprocessor|execute08|carry[10]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N22
cycloneive_lcell_comb \myprocessor|execute08|carry[11]~9 (
// Equation(s):
// \myprocessor|execute08|carry[11]~9_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [10] & ((\myprocessor|execute08|carry[10]~8_combout ) # (\myprocessor|fetch4|carry~7_combout  $ (\myprocessor|fetch2|bits:10:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [10] & (\myprocessor|execute08|carry[10]~8_combout  & (\myprocessor|fetch4|carry~7_combout  $ (\myprocessor|fetch2|bits:10:r~q ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [10]),
	.datab(\myprocessor|execute08|carry[10]~8_combout ),
	.datac(\myprocessor|fetch4|carry~7_combout ),
	.datad(\myprocessor|fetch2|bits:10:r~q ),
	.cin(gnd),
	.combout(\myprocessor|execute08|carry[11]~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute08|carry[11]~9 .lut_mask = 16'h8EE8;
defparam \myprocessor|execute08|carry[11]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N24
cycloneive_lcell_comb \myprocessor|fetch1|F~20 (
// Equation(s):
// \myprocessor|fetch1|F~20_combout  = \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [11] $ (((\myprocessor|execute08|carry[11]~9_combout  & \myprocessor|msimDummy9~combout )))

	.dataa(\myprocessor|execute08|carry[11]~9_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [11]),
	.datac(\myprocessor|msimDummy9~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|fetch1|F~20_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|fetch1|F~20 .lut_mask = 16'h6C6C;
defparam \myprocessor|fetch1|F~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N26
cycloneive_lcell_comb \myprocessor|fetch1|F~22 (
// Equation(s):
// \myprocessor|fetch1|F~22_combout  = (\resetn~input_o  & (\myprocessor|fetch1|F~21_combout  $ (((\myprocessor|execute11|F[1]~0_combout  & \myprocessor|fetch1|F~20_combout )))))

	.dataa(\resetn~input_o ),
	.datab(\myprocessor|fetch1|F~21_combout ),
	.datac(\myprocessor|execute11|F[1]~0_combout ),
	.datad(\myprocessor|fetch1|F~20_combout ),
	.cin(gnd),
	.combout(\myprocessor|fetch1|F~22_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|fetch1|F~22 .lut_mask = 16'h2888;
defparam \myprocessor|fetch1|F~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N30
cycloneive_lcell_comb \myprocessor|execute08|sum[10] (
// Equation(s):
// \myprocessor|execute08|sum [10] = \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [10] $ (\myprocessor|execute08|carry[10]~8_combout  $ (\myprocessor|fetch4|carry~7_combout  $ (\myprocessor|fetch2|bits:10:r~q )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [10]),
	.datab(\myprocessor|execute08|carry[10]~8_combout ),
	.datac(\myprocessor|fetch4|carry~7_combout ),
	.datad(\myprocessor|fetch2|bits:10:r~q ),
	.cin(gnd),
	.combout(\myprocessor|execute08|sum [10]),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute08|sum[10] .lut_mask = 16'h6996;
defparam \myprocessor|execute08|sum[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N18
cycloneive_lcell_comb \myprocessor|execute11|F[10]~11 (
// Equation(s):
// \myprocessor|execute11|F[10]~11_combout  = (\myprocessor|execute11|F[1]~0_combout  & (((\myprocessor|msimDummy9~combout ) # (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [10])))) # (!\myprocessor|execute11|F[1]~0_combout  & 
// (\myprocessor|fetch4|sum_s~9_combout  & (!\myprocessor|msimDummy9~combout )))

	.dataa(\myprocessor|execute11|F[1]~0_combout ),
	.datab(\myprocessor|fetch4|sum_s~9_combout ),
	.datac(\myprocessor|msimDummy9~combout ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\myprocessor|execute11|F[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute11|F[10]~11 .lut_mask = 16'hAEA4;
defparam \myprocessor|execute11|F[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N20
cycloneive_lcell_comb \myprocessor|execute11|F[10]~12 (
// Equation(s):
// \myprocessor|execute11|F[10]~12_combout  = (\myprocessor|msimDummy9~combout  & ((\myprocessor|execute11|F[10]~11_combout  & (\myprocessor|execute08|sum [10])) # (!\myprocessor|execute11|F[10]~11_combout  & ((\myprocessor|decode7|valB[10]~295_combout ))))) 
// # (!\myprocessor|msimDummy9~combout  & (((\myprocessor|execute11|F[10]~11_combout ))))

	.dataa(\myprocessor|execute08|sum [10]),
	.datab(\myprocessor|msimDummy9~combout ),
	.datac(\myprocessor|decode7|valB[10]~295_combout ),
	.datad(\myprocessor|execute11|F[10]~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute11|F[10]~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute11|F[10]~12 .lut_mask = 16'hBBC0;
defparam \myprocessor|execute11|F[10]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N6
cycloneive_lcell_comb \myprocessor|fetch1|F~19 (
// Equation(s):
// \myprocessor|fetch1|F~19_combout  = (\resetn~input_o  & \myprocessor|execute11|F[10]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\resetn~input_o ),
	.datad(\myprocessor|execute11|F[10]~12_combout ),
	.cin(gnd),
	.combout(\myprocessor|fetch1|F~19_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|fetch1|F~19 .lut_mask = 16'hF000;
defparam \myprocessor|fetch1|F~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N14
cycloneive_lcell_comb \myprocessor|fetch1|F~16 (
// Equation(s):
// \myprocessor|fetch1|F~16_combout  = \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [9] $ (((\myprocessor|msimDummy9~combout  & \myprocessor|execute08|carry[9]~7_combout )))

	.dataa(\myprocessor|msimDummy9~combout ),
	.datab(gnd),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [9]),
	.datad(\myprocessor|execute08|carry[9]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|fetch1|F~16_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|fetch1|F~16 .lut_mask = 16'h5AF0;
defparam \myprocessor|fetch1|F~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N16
cycloneive_lcell_comb \myprocessor|fetch1|F~17 (
// Equation(s):
// \myprocessor|fetch1|F~17_combout  = (\myprocessor|msimDummy9~combout  & ((\myprocessor|execute11|F[1]~0_combout  & ((\myprocessor|fetch4|sum_s~8_combout ))) # (!\myprocessor|execute11|F[1]~0_combout  & (\myprocessor|decode7|valB[9]~235_combout )))) # 
// (!\myprocessor|msimDummy9~combout  & (((!\myprocessor|execute11|F[1]~0_combout  & \myprocessor|fetch4|sum_s~8_combout ))))

	.dataa(\myprocessor|msimDummy9~combout ),
	.datab(\myprocessor|decode7|valB[9]~235_combout ),
	.datac(\myprocessor|execute11|F[1]~0_combout ),
	.datad(\myprocessor|fetch4|sum_s~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|fetch1|F~17_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|fetch1|F~17 .lut_mask = 16'hAD08;
defparam \myprocessor|fetch1|F~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N18
cycloneive_lcell_comb \myprocessor|fetch1|F~18 (
// Equation(s):
// \myprocessor|fetch1|F~18_combout  = (\resetn~input_o  & (\myprocessor|fetch1|F~17_combout  $ (((\myprocessor|fetch1|F~16_combout  & \myprocessor|execute11|F[1]~0_combout )))))

	.dataa(\resetn~input_o ),
	.datab(\myprocessor|fetch1|F~16_combout ),
	.datac(\myprocessor|execute11|F[1]~0_combout ),
	.datad(\myprocessor|fetch1|F~17_combout ),
	.cin(gnd),
	.combout(\myprocessor|fetch1|F~18_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|fetch1|F~18 .lut_mask = 16'h2A80;
defparam \myprocessor|fetch1|F~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y44_N0
cycloneive_ram_block \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\myprocessor|fetch1|F~22_combout ,\myprocessor|fetch1|F~19_combout ,\myprocessor|fetch1|F~18_combout ,\myprocessor|fetch1|F~15_combout ,\myprocessor|fetch1|F~14_combout ,\myprocessor|fetch1|F~11_combout ,\myprocessor|fetch1|F~10_combout ,
\myprocessor|fetch1|F~7_combout ,\myprocessor|fetch1|F~6_combout ,\myprocessor|fetch1|F~3_combout ,\myprocessor|fetch1|F~2_combout ,\myprocessor|fetch1|F~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a2 .init_file = "test-fibonacci-imem.hex";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ALTSYNCRAM";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008008C280C0F1010010500004000003C3C434000312010102050100C10C;
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N22
cycloneive_lcell_comb \myprocessor|execute08|carry[2]~0 (
// Equation(s):
// \myprocessor|execute08|carry[2]~0_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [0] & ((\myprocessor|fetch2|bits:1:r~q  & (!\myprocessor|fetch2|bits:0:r~q )) # (!\myprocessor|fetch2|bits:1:r~q  & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [1]))))) # (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [0] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [1] & (\myprocessor|fetch2|bits:0:r~q  $ 
// (\myprocessor|fetch2|bits:1:r~q ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [0]),
	.datab(\myprocessor|fetch2|bits:0:r~q ),
	.datac(\myprocessor|fetch2|bits:1:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\myprocessor|execute08|carry[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute08|carry[2]~0 .lut_mask = 16'h3E20;
defparam \myprocessor|execute08|carry[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y40_N8
cycloneive_lcell_comb \myprocessor|execute08|carry[3]~1 (
// Equation(s):
// \myprocessor|execute08|carry[3]~1_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [2] & ((\myprocessor|execute08|carry[2]~0_combout ) # (\myprocessor|fetch4|carry~0_combout  $ (\myprocessor|fetch2|bits:2:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [2] & (\myprocessor|execute08|carry[2]~0_combout  & (\myprocessor|fetch4|carry~0_combout  $ (\myprocessor|fetch2|bits:2:r~q ))))

	.dataa(\myprocessor|fetch4|carry~0_combout ),
	.datab(\myprocessor|fetch2|bits:2:r~q ),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [2]),
	.datad(\myprocessor|execute08|carry[2]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute08|carry[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute08|carry[3]~1 .lut_mask = 16'hF660;
defparam \myprocessor|execute08|carry[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N8
cycloneive_lcell_comb \myprocessor|fetch4|carry~2 (
// Equation(s):
// \myprocessor|fetch4|carry~2_combout  = (\myprocessor|fetch2|bits:2:r~q  & (\myprocessor|fetch2|bits:0:r~q  & \myprocessor|fetch2|bits:1:r~q ))

	.dataa(\myprocessor|fetch2|bits:2:r~q ),
	.datab(\myprocessor|fetch2|bits:0:r~q ),
	.datac(\myprocessor|fetch2|bits:1:r~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|fetch4|carry~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|fetch4|carry~2 .lut_mask = 16'h8080;
defparam \myprocessor|fetch4|carry~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N26
cycloneive_lcell_comb \myprocessor|execute08|carry[4]~2 (
// Equation(s):
// \myprocessor|execute08|carry[4]~2_combout  = (\myprocessor|execute08|carry[3]~1_combout  & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [3]) # (\myprocessor|fetch2|bits:3:r~q  $ (\myprocessor|fetch4|carry~2_combout )))) # 
// (!\myprocessor|execute08|carry[3]~1_combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [3] & (\myprocessor|fetch2|bits:3:r~q  $ (\myprocessor|fetch4|carry~2_combout ))))

	.dataa(\myprocessor|execute08|carry[3]~1_combout ),
	.datab(\myprocessor|fetch2|bits:3:r~q ),
	.datac(\myprocessor|fetch4|carry~2_combout ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\myprocessor|execute08|carry[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute08|carry[4]~2 .lut_mask = 16'hBE28;
defparam \myprocessor|execute08|carry[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N24
cycloneive_lcell_comb \myprocessor|execute08|carry[5]~3 (
// Equation(s):
// \myprocessor|execute08|carry[5]~3_combout  = (\myprocessor|execute08|carry[4]~2_combout  & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [4]) # (\myprocessor|fetch4|carry~1_combout  $ (\myprocessor|fetch2|bits:4:r~q )))) # 
// (!\myprocessor|execute08|carry[4]~2_combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [4] & (\myprocessor|fetch4|carry~1_combout  $ (\myprocessor|fetch2|bits:4:r~q ))))

	.dataa(\myprocessor|fetch4|carry~1_combout ),
	.datab(\myprocessor|execute08|carry[4]~2_combout ),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [4]),
	.datad(\myprocessor|fetch2|bits:4:r~q ),
	.cin(gnd),
	.combout(\myprocessor|execute08|carry[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute08|carry[5]~3 .lut_mask = 16'hD4E8;
defparam \myprocessor|execute08|carry[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N6
cycloneive_lcell_comb \myprocessor|execute08|carry[6]~4 (
// Equation(s):
// \myprocessor|execute08|carry[6]~4_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [5] & ((\myprocessor|execute08|carry[5]~3_combout ) # (\myprocessor|fetch4|carry~3_combout  $ (\myprocessor|fetch2|bits:5:r~q )))) # 
// (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [5] & (\myprocessor|execute08|carry[5]~3_combout  & (\myprocessor|fetch4|carry~3_combout  $ (\myprocessor|fetch2|bits:5:r~q ))))

	.dataa(\myprocessor|fetch4|carry~3_combout ),
	.datab(\myprocessor|fetch2|bits:5:r~q ),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [5]),
	.datad(\myprocessor|execute08|carry[5]~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute08|carry[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute08|carry[6]~4 .lut_mask = 16'hF660;
defparam \myprocessor|execute08|carry[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N8
cycloneive_lcell_comb \myprocessor|fetch4|carry~4 (
// Equation(s):
// \myprocessor|fetch4|carry~4_combout  = (\myprocessor|fetch4|carry~1_combout  & (\myprocessor|fetch2|bits:5:r~q  & \myprocessor|fetch2|bits:4:r~q ))

	.dataa(\myprocessor|fetch4|carry~1_combout ),
	.datab(gnd),
	.datac(\myprocessor|fetch2|bits:5:r~q ),
	.datad(\myprocessor|fetch2|bits:4:r~q ),
	.cin(gnd),
	.combout(\myprocessor|fetch4|carry~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|fetch4|carry~4 .lut_mask = 16'hA000;
defparam \myprocessor|fetch4|carry~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N18
cycloneive_lcell_comb \myprocessor|execute08|carry[7]~5 (
// Equation(s):
// \myprocessor|execute08|carry[7]~5_combout  = (\myprocessor|execute08|carry[6]~4_combout  & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [6]) # (\myprocessor|fetch4|carry~4_combout  $ (\myprocessor|fetch2|bits:6:r~q )))) # 
// (!\myprocessor|execute08|carry[6]~4_combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [6] & (\myprocessor|fetch4|carry~4_combout  $ (\myprocessor|fetch2|bits:6:r~q ))))

	.dataa(\myprocessor|execute08|carry[6]~4_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [6]),
	.datac(\myprocessor|fetch4|carry~4_combout ),
	.datad(\myprocessor|fetch2|bits:6:r~q ),
	.cin(gnd),
	.combout(\myprocessor|execute08|carry[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute08|carry[7]~5 .lut_mask = 16'h8EE8;
defparam \myprocessor|execute08|carry[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N28
cycloneive_lcell_comb \myprocessor|execute08|carry[8]~6 (
// Equation(s):
// \myprocessor|execute08|carry[8]~6_combout  = (\myprocessor|execute08|carry[7]~5_combout  & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [7]) # (\myprocessor|fetch4|carry~5_combout  $ (\myprocessor|fetch2|bits:7:r~q )))) # 
// (!\myprocessor|execute08|carry[7]~5_combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [7] & (\myprocessor|fetch4|carry~5_combout  $ (\myprocessor|fetch2|bits:7:r~q ))))

	.dataa(\myprocessor|execute08|carry[7]~5_combout ),
	.datab(\myprocessor|fetch4|carry~5_combout ),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [7]),
	.datad(\myprocessor|fetch2|bits:7:r~q ),
	.cin(gnd),
	.combout(\myprocessor|execute08|carry[8]~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute08|carry[8]~6 .lut_mask = 16'hB2E8;
defparam \myprocessor|execute08|carry[8]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N6
cycloneive_lcell_comb \myprocessor|execute08|sum[8] (
// Equation(s):
// \myprocessor|execute08|sum [8] = \myprocessor|execute08|carry[8]~6_combout  $ (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [8] $ (\myprocessor|fetch4|sum_s~7_combout ))

	.dataa(gnd),
	.datab(\myprocessor|execute08|carry[8]~6_combout ),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [8]),
	.datad(\myprocessor|fetch4|sum_s~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute08|sum [8]),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute08|sum[8] .lut_mask = 16'hC33C;
defparam \myprocessor|execute08|sum[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N2
cycloneive_lcell_comb \myprocessor|execute11|F[8]~9 (
// Equation(s):
// \myprocessor|execute11|F[8]~9_combout  = (\myprocessor|execute11|F[1]~0_combout  & ((\myprocessor|msimDummy9~combout ) # ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [8])))) # (!\myprocessor|execute11|F[1]~0_combout  & 
// (!\myprocessor|msimDummy9~combout  & ((\myprocessor|fetch4|sum_s~7_combout ))))

	.dataa(\myprocessor|execute11|F[1]~0_combout ),
	.datab(\myprocessor|msimDummy9~combout ),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [8]),
	.datad(\myprocessor|fetch4|sum_s~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute11|F[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute11|F[8]~9 .lut_mask = 16'hB9A8;
defparam \myprocessor|execute11|F[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N16
cycloneive_lcell_comb \myprocessor|execute11|F[8]~10 (
// Equation(s):
// \myprocessor|execute11|F[8]~10_combout  = (\myprocessor|msimDummy9~combout  & ((\myprocessor|execute11|F[8]~9_combout  & (\myprocessor|execute08|sum [8])) # (!\myprocessor|execute11|F[8]~9_combout  & ((\myprocessor|decode7|valB[8]~255_combout ))))) # 
// (!\myprocessor|msimDummy9~combout  & (((\myprocessor|execute11|F[8]~9_combout ))))

	.dataa(\myprocessor|execute08|sum [8]),
	.datab(\myprocessor|msimDummy9~combout ),
	.datac(\myprocessor|decode7|valB[8]~255_combout ),
	.datad(\myprocessor|execute11|F[8]~9_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute11|F[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute11|F[8]~10 .lut_mask = 16'hBBC0;
defparam \myprocessor|execute11|F[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N30
cycloneive_lcell_comb \myprocessor|fetch1|F~15 (
// Equation(s):
// \myprocessor|fetch1|F~15_combout  = (\resetn~input_o  & \myprocessor|execute11|F[8]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\resetn~input_o ),
	.datad(\myprocessor|execute11|F[8]~10_combout ),
	.cin(gnd),
	.combout(\myprocessor|fetch1|F~15_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|fetch1|F~15 .lut_mask = 16'hF000;
defparam \myprocessor|fetch1|F~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N18
cycloneive_lcell_comb \myprocessor|execute02|R[7]~53 (
// Equation(s):
// \myprocessor|execute02|R[7]~53_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31]) # ((\myprocessor|execute02|R[7]~49_combout ) # ((!\myprocessor|decode1|ALUopcode[1]~2_combout ) # (!\myprocessor|decode1|ALUopcode[0]~0_combout 
// )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [31]),
	.datab(\myprocessor|execute02|R[7]~49_combout ),
	.datac(\myprocessor|decode1|ALUopcode[0]~0_combout ),
	.datad(\myprocessor|decode1|ALUopcode[1]~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[7]~53_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[7]~53 .lut_mask = 16'hEFFF;
defparam \myprocessor|execute02|R[7]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N22
cycloneive_lcell_comb \myprocessor|execute02|R[7]~90 (
// Equation(s):
// \myprocessor|execute02|R[7]~90_combout  = (\myprocessor|decode7|valA[7]~215_combout  & ((\myprocessor|decode1|immed_notRT~combout  & ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [7]))) # (!\myprocessor|decode1|immed_notRT~combout  & 
// (\myprocessor|decode7|valB[7]~155_combout ))))

	.dataa(\myprocessor|decode7|valB[7]~155_combout ),
	.datab(\myprocessor|decode7|valA[7]~215_combout ),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [7]),
	.datad(\myprocessor|decode1|immed_notRT~combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[7]~90_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[7]~90 .lut_mask = 16'hC088;
defparam \myprocessor|execute02|R[7]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N10
cycloneive_lcell_comb \myprocessor|execute02|R[7]~91 (
// Equation(s):
// \myprocessor|execute02|R[7]~91_combout  = \myprocessor|decode7|valA[7]~215_combout  $ (\myprocessor|execute01|F[7]~9_combout  $ (\myprocessor|decode1|ALUopcode[0]~1_combout  $ (\myprocessor|execute02|adder_inst|lower|carry[7]~7_combout )))

	.dataa(\myprocessor|decode7|valA[7]~215_combout ),
	.datab(\myprocessor|execute01|F[7]~9_combout ),
	.datac(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datad(\myprocessor|execute02|adder_inst|lower|carry[7]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[7]~91_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[7]~91 .lut_mask = 16'h6996;
defparam \myprocessor|execute02|R[7]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N22
cycloneive_lcell_comb \myprocessor|execute02|R[7]~92 (
// Equation(s):
// \myprocessor|execute02|R[7]~92_combout  = (\myprocessor|execute02|R[7]~50_combout  & (((\myprocessor|execute02|R[7]~49_combout )) # (!\myprocessor|execute02|R[7]~90_combout ))) # (!\myprocessor|execute02|R[7]~50_combout  & 
// (((!\myprocessor|execute02|R[7]~49_combout  & \myprocessor|execute02|R[7]~91_combout ))))

	.dataa(\myprocessor|execute02|R[7]~90_combout ),
	.datab(\myprocessor|execute02|R[7]~50_combout ),
	.datac(\myprocessor|execute02|R[7]~49_combout ),
	.datad(\myprocessor|execute02|R[7]~91_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[7]~92_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[7]~92 .lut_mask = 16'hC7C4;
defparam \myprocessor|execute02|R[7]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N20
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|LNxxxx|F~19 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|LNxxxx|F~19_combout  = (\myprocessor|execute02|shifter_inst|LxNxxx|F~7_combout  & ((\myprocessor|decode1|immed_notRT~combout  & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [4])) # 
// (!\myprocessor|decode1|immed_notRT~combout  & ((!\myprocessor|decode7|valB[4]~135_combout )))))

	.dataa(\myprocessor|decode1|immed_notRT~combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [4]),
	.datac(\myprocessor|decode7|valB[4]~135_combout ),
	.datad(\myprocessor|execute02|shifter_inst|LxNxxx|F~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|LNxxxx|F~19_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|LNxxxx|F~19 .lut_mask = 16'h2700;
defparam \myprocessor|execute02|shifter_inst|LNxxxx|F~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N6
cycloneive_lcell_comb \myprocessor|execute02|R[7]~88 (
// Equation(s):
// \myprocessor|execute02|R[7]~88_combout  = (\myprocessor|execute02|R[7]~46_combout  & (((\myprocessor|execute02|R[7]~231_combout )))) # (!\myprocessor|execute02|R[7]~46_combout  & ((\myprocessor|execute02|R[7]~231_combout  & 
// ((\myprocessor|execute02|shifter_inst|RxxNxx|F[15]~11_combout ))) # (!\myprocessor|execute02|R[7]~231_combout  & (\myprocessor|execute02|shifter_inst|RxxxNx|F[7]~53_combout ))))

	.dataa(\myprocessor|execute02|R[7]~46_combout ),
	.datab(\myprocessor|execute02|shifter_inst|RxxxNx|F[7]~53_combout ),
	.datac(\myprocessor|execute02|R[7]~231_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxxNxx|F[15]~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[7]~88_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[7]~88 .lut_mask = 16'hF4A4;
defparam \myprocessor|execute02|R[7]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N12
cycloneive_lcell_comb \myprocessor|execute02|shifter_inst|RxxxNx|F[11]~57 (
// Equation(s):
// \myprocessor|execute02|shifter_inst|RxxxNx|F[11]~57_combout  = (\myprocessor|decode7|valA[12]~0_combout  & ((\myprocessor|execute01|F[0]~1_combout  & ((\myprocessor|execute02|shifter_inst|RxxxNx|F[11]~34_combout ))) # 
// (!\myprocessor|execute01|F[0]~1_combout  & (\myprocessor|execute02|shifter_inst|RxxxNx|F[11]~25_combout ))))

	.dataa(\myprocessor|execute01|F[0]~1_combout ),
	.datab(\myprocessor|execute02|shifter_inst|RxxxNx|F[11]~25_combout ),
	.datac(\myprocessor|execute02|shifter_inst|RxxxNx|F[11]~34_combout ),
	.datad(\myprocessor|decode7|valA[12]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|shifter_inst|RxxxNx|F[11]~57_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[11]~57 .lut_mask = 16'hE400;
defparam \myprocessor|execute02|shifter_inst|RxxxNx|F[11]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N2
cycloneive_lcell_comb \myprocessor|execute02|R[7]~89 (
// Equation(s):
// \myprocessor|execute02|R[7]~89_combout  = (\myprocessor|execute02|R[7]~88_combout  & ((\myprocessor|execute02|shifter_inst|RxNxxx|F[23]~16_combout ) # ((!\myprocessor|execute02|R[7]~46_combout )))) # (!\myprocessor|execute02|R[7]~88_combout  & 
// (((\myprocessor|execute02|R[7]~46_combout  & \myprocessor|execute02|shifter_inst|RxxxNx|F[11]~57_combout ))))

	.dataa(\myprocessor|execute02|R[7]~88_combout ),
	.datab(\myprocessor|execute02|shifter_inst|RxNxxx|F[23]~16_combout ),
	.datac(\myprocessor|execute02|R[7]~46_combout ),
	.datad(\myprocessor|execute02|shifter_inst|RxxxNx|F[11]~57_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[7]~89_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[7]~89 .lut_mask = 16'hDA8A;
defparam \myprocessor|execute02|R[7]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N4
cycloneive_lcell_comb \myprocessor|execute02|R[7]~93 (
// Equation(s):
// \myprocessor|execute02|R[7]~93_combout  = (\myprocessor|execute02|R[7]~92_combout  & (((\myprocessor|execute02|R[7]~49_combout  & \myprocessor|execute02|R[7]~89_combout )))) # (!\myprocessor|execute02|R[7]~92_combout  & 
// ((\myprocessor|execute02|shifter_inst|LNxxxx|F~19_combout ) # ((!\myprocessor|execute02|R[7]~49_combout ))))

	.dataa(\myprocessor|execute02|R[7]~92_combout ),
	.datab(\myprocessor|execute02|shifter_inst|LNxxxx|F~19_combout ),
	.datac(\myprocessor|execute02|R[7]~49_combout ),
	.datad(\myprocessor|execute02|R[7]~89_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[7]~93_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[7]~93 .lut_mask = 16'hE545;
defparam \myprocessor|execute02|R[7]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N28
cycloneive_lcell_comb \myprocessor|execute02|R[7]~94 (
// Equation(s):
// \myprocessor|execute02|R[7]~94_combout  = (\myprocessor|execute02|R[7]~53_combout  & (\myprocessor|execute02|R[7]~93_combout )) # (!\myprocessor|execute02|R[7]~53_combout  & (((\myprocessor|execute01|F[7]~9_combout ) # 
// (\myprocessor|decode7|valA[7]~215_combout ))))

	.dataa(\myprocessor|execute02|R[7]~53_combout ),
	.datab(\myprocessor|execute02|R[7]~93_combout ),
	.datac(\myprocessor|execute01|F[7]~9_combout ),
	.datad(\myprocessor|decode7|valA[7]~215_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|R[7]~94_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|R[7]~94 .lut_mask = 16'hDDD8;
defparam \myprocessor|execute02|R[7]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N20
cycloneive_lcell_comb \myprocessor|fetch4|sum_s~6 (
// Equation(s):
// \myprocessor|fetch4|sum_s~6_combout  = \myprocessor|fetch4|carry~5_combout  $ (\myprocessor|fetch2|bits:7:r~q )

	.dataa(gnd),
	.datab(\myprocessor|fetch4|carry~5_combout ),
	.datac(gnd),
	.datad(\myprocessor|fetch2|bits:7:r~q ),
	.cin(gnd),
	.combout(\myprocessor|fetch4|sum_s~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|fetch4|sum_s~6 .lut_mask = 16'h33CC;
defparam \myprocessor|fetch4|sum_s~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N20
cycloneive_lcell_comb \myprocessor|writeback1|F[7]~36 (
// Equation(s):
// \myprocessor|writeback1|F[7]~36_combout  = (\myprocessor|execute02|R[7]~94_combout  & ((\myprocessor|writeback1|F[7]~13_combout ) # ((\myprocessor|decode1|Equal8~2_combout  & \myprocessor|fetch4|sum_s~6_combout )))) # 
// (!\myprocessor|execute02|R[7]~94_combout  & (\myprocessor|decode1|Equal8~2_combout  & ((\myprocessor|fetch4|sum_s~6_combout ))))

	.dataa(\myprocessor|execute02|R[7]~94_combout ),
	.datab(\myprocessor|decode1|Equal8~2_combout ),
	.datac(\myprocessor|writeback1|F[7]~13_combout ),
	.datad(\myprocessor|fetch4|sum_s~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[7]~36_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[7]~36 .lut_mask = 16'hECA0;
defparam \myprocessor|writeback1|F[7]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N22
cycloneive_lcell_comb \myprocessor|writeback1|F[7]~37 (
// Equation(s):
// \myprocessor|writeback1|F[7]~37_combout  = (\myprocessor|decode1|Equal7~0_combout  & ((\myprocessor|memory1|altsyncram_component|auto_generated|q_a [7]))) # (!\myprocessor|decode1|Equal7~0_combout  & (\myprocessor|writeback1|F[7]~36_combout ))

	.dataa(gnd),
	.datab(\myprocessor|writeback1|F[7]~36_combout ),
	.datac(\myprocessor|memory1|altsyncram_component|auto_generated|q_a [7]),
	.datad(\myprocessor|decode1|Equal7~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|writeback1|F[7]~37_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writeback1|F[7]~37 .lut_mask = 16'hF0CC;
defparam \myprocessor|writeback1|F[7]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N15
dffeas \myprocessor|decode7|regs:1:reg_array|r|bits:7:r (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|writeback1|F[7]~37_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|decode7|inEnable[1]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|decode7|regs:1:reg_array|r|bits:7:r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|decode7|regs:1:reg_array|r|bits:7:r .is_wysiwyg = "true";
defparam \myprocessor|decode7|regs:1:reg_array|r|bits:7:r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N6
cycloneive_lcell_comb \myprocessor|decode7|valB[7]~148 (
// Equation(s):
// \myprocessor|decode7|valB[7]~148_combout  = (\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|regs:4:reg_array|r|bits:7:r~q ) # ((\myprocessor|decode7|valB[21]~6_combout )))) # (!\myprocessor|decode7|valB[21]~5_combout  & 
// (((\myprocessor|decode7|regs:5:reg_array|r|bits:7:r~q  & !\myprocessor|decode7|valB[21]~6_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|regs:4:reg_array|r|bits:7:r~q ),
	.datac(\myprocessor|decode7|regs:5:reg_array|r|bits:7:r~q ),
	.datad(\myprocessor|decode7|valB[21]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[7]~148_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[7]~148 .lut_mask = 16'hAAD8;
defparam \myprocessor|decode7|valB[7]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N0
cycloneive_lcell_comb \myprocessor|decode7|valB[7]~149 (
// Equation(s):
// \myprocessor|decode7|valB[7]~149_combout  = (\myprocessor|decode7|valB[7]~148_combout  & (((\myprocessor|decode7|regs:6:reg_array|r|bits:7:r~q ) # (!\myprocessor|decode7|valB[21]~6_combout )))) # (!\myprocessor|decode7|valB[7]~148_combout  & 
// (\myprocessor|decode7|regs:7:reg_array|r|bits:7:r~q  & ((\myprocessor|decode7|valB[21]~6_combout ))))

	.dataa(\myprocessor|decode7|valB[7]~148_combout ),
	.datab(\myprocessor|decode7|regs:7:reg_array|r|bits:7:r~q ),
	.datac(\myprocessor|decode7|regs:6:reg_array|r|bits:7:r~q ),
	.datad(\myprocessor|decode7|valB[21]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[7]~149_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[7]~149 .lut_mask = 16'hE4AA;
defparam \myprocessor|decode7|valB[7]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N26
cycloneive_lcell_comb \myprocessor|decode7|valB[7]~150 (
// Equation(s):
// \myprocessor|decode7|valB[7]~150_combout  = (\myprocessor|decode7|valB[21]~26_combout  & (((\myprocessor|decode7|valB[21]~23_combout ) # (\myprocessor|decode7|valB[7]~149_combout )))) # (!\myprocessor|decode7|valB[21]~26_combout  & 
// (\myprocessor|decode7|regs:1:reg_array|r|bits:7:r~q  & (!\myprocessor|decode7|valB[21]~23_combout )))

	.dataa(\myprocessor|decode7|regs:1:reg_array|r|bits:7:r~q ),
	.datab(\myprocessor|decode7|valB[21]~26_combout ),
	.datac(\myprocessor|decode7|valB[21]~23_combout ),
	.datad(\myprocessor|decode7|valB[7]~149_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[7]~150_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[7]~150 .lut_mask = 16'hCEC2;
defparam \myprocessor|decode7|valB[7]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N8
cycloneive_lcell_comb \myprocessor|decode7|valB[7]~151 (
// Equation(s):
// \myprocessor|decode7|valB[7]~151_combout  = (\myprocessor|decode7|valB[7]~150_combout  & (((\myprocessor|decode7|regs:2:reg_array|r|bits:7:r~q )) # (!\myprocessor|decode7|valB[21]~656_combout ))) # (!\myprocessor|decode7|valB[7]~150_combout  & 
// (\myprocessor|decode7|valB[21]~656_combout  & (\myprocessor|decode7|regs:3:reg_array|r|bits:7:r~q )))

	.dataa(\myprocessor|decode7|valB[7]~150_combout ),
	.datab(\myprocessor|decode7|valB[21]~656_combout ),
	.datac(\myprocessor|decode7|regs:3:reg_array|r|bits:7:r~q ),
	.datad(\myprocessor|decode7|regs:2:reg_array|r|bits:7:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[7]~151_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[7]~151 .lut_mask = 16'hEA62;
defparam \myprocessor|decode7|valB[7]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N24
cycloneive_lcell_comb \myprocessor|decode7|valB[7]~140 (
// Equation(s):
// \myprocessor|decode7|valB[7]~140_combout  = (\myprocessor|decode4|F [2] & (((\myprocessor|decode4|F[3]~0_combout )))) # (!\myprocessor|decode4|F [2] & ((\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|regs:24:reg_array|r|bits:7:r~q ))) # 
// (!\myprocessor|decode4|F[3]~0_combout  & (\myprocessor|decode7|regs:16:reg_array|r|bits:7:r~q ))))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode7|regs:16:reg_array|r|bits:7:r~q ),
	.datac(\myprocessor|decode7|regs:24:reg_array|r|bits:7:r~q ),
	.datad(\myprocessor|decode4|F[3]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[7]~140_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[7]~140 .lut_mask = 16'hFA44;
defparam \myprocessor|decode7|valB[7]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N24
cycloneive_lcell_comb \myprocessor|decode7|valB[7]~141 (
// Equation(s):
// \myprocessor|decode7|valB[7]~141_combout  = (\myprocessor|decode4|F [2] & ((\myprocessor|decode7|valB[7]~140_combout  & (\myprocessor|decode7|regs:28:reg_array|r|bits:7:r~q )) # (!\myprocessor|decode7|valB[7]~140_combout  & 
// ((\myprocessor|decode7|regs:20:reg_array|r|bits:7:r~q ))))) # (!\myprocessor|decode4|F [2] & (((\myprocessor|decode7|valB[7]~140_combout ))))

	.dataa(\myprocessor|decode7|regs:28:reg_array|r|bits:7:r~q ),
	.datab(\myprocessor|decode4|F [2]),
	.datac(\myprocessor|decode7|regs:20:reg_array|r|bits:7:r~q ),
	.datad(\myprocessor|decode7|valB[7]~140_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[7]~141_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[7]~141 .lut_mask = 16'hBBC0;
defparam \myprocessor|decode7|valB[7]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N4
cycloneive_lcell_comb \myprocessor|decode7|valB[7]~142 (
// Equation(s):
// \myprocessor|decode7|valB[7]~142_combout  = (\myprocessor|decode4|F [2] & ((\myprocessor|decode7|regs:21:reg_array|r|bits:7:r~q ) # ((\myprocessor|decode4|F[3]~0_combout )))) # (!\myprocessor|decode4|F [2] & 
// (((\myprocessor|decode7|regs:17:reg_array|r|bits:7:r~q  & !\myprocessor|decode4|F[3]~0_combout ))))

	.dataa(\myprocessor|decode7|regs:21:reg_array|r|bits:7:r~q ),
	.datab(\myprocessor|decode4|F [2]),
	.datac(\myprocessor|decode7|regs:17:reg_array|r|bits:7:r~q ),
	.datad(\myprocessor|decode4|F[3]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[7]~142_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[7]~142 .lut_mask = 16'hCCB8;
defparam \myprocessor|decode7|valB[7]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N0
cycloneive_lcell_comb \myprocessor|decode7|valB[7]~143 (
// Equation(s):
// \myprocessor|decode7|valB[7]~143_combout  = (\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|valB[7]~142_combout  & ((\myprocessor|decode7|regs:29:reg_array|r|bits:7:r~q ))) # (!\myprocessor|decode7|valB[7]~142_combout  & 
// (\myprocessor|decode7|regs:25:reg_array|r|bits:7:r~q )))) # (!\myprocessor|decode4|F[3]~0_combout  & (((\myprocessor|decode7|valB[7]~142_combout ))))

	.dataa(\myprocessor|decode4|F[3]~0_combout ),
	.datab(\myprocessor|decode7|regs:25:reg_array|r|bits:7:r~q ),
	.datac(\myprocessor|decode7|regs:29:reg_array|r|bits:7:r~q ),
	.datad(\myprocessor|decode7|valB[7]~142_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[7]~143_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[7]~143 .lut_mask = 16'hF588;
defparam \myprocessor|decode7|valB[7]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N6
cycloneive_lcell_comb \myprocessor|decode7|valB[7]~144 (
// Equation(s):
// \myprocessor|decode7|valB[7]~144_combout  = (\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[7]~141_combout ) # ((\myprocessor|decode7|valB[21]~6_combout )))) # (!\myprocessor|decode7|valB[21]~5_combout  & 
// (((!\myprocessor|decode7|valB[21]~6_combout  & \myprocessor|decode7|valB[7]~143_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|valB[7]~141_combout ),
	.datac(\myprocessor|decode7|valB[21]~6_combout ),
	.datad(\myprocessor|decode7|valB[7]~143_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[7]~144_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[7]~144 .lut_mask = 16'hADA8;
defparam \myprocessor|decode7|valB[7]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N16
cycloneive_lcell_comb \myprocessor|decode7|valB[7]~145 (
// Equation(s):
// \myprocessor|decode7|valB[7]~145_combout  = (\myprocessor|decode4|F[3]~0_combout  & (((\myprocessor|decode7|regs:26:reg_array|r|bits:7:r~q ) # (\myprocessor|decode4|F [2])))) # (!\myprocessor|decode4|F[3]~0_combout  & 
// (\myprocessor|decode7|regs:18:reg_array|r|bits:7:r~q  & ((!\myprocessor|decode4|F [2]))))

	.dataa(\myprocessor|decode4|F[3]~0_combout ),
	.datab(\myprocessor|decode7|regs:18:reg_array|r|bits:7:r~q ),
	.datac(\myprocessor|decode7|regs:26:reg_array|r|bits:7:r~q ),
	.datad(\myprocessor|decode4|F [2]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[7]~145_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[7]~145 .lut_mask = 16'hAAE4;
defparam \myprocessor|decode7|valB[7]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N14
cycloneive_lcell_comb \myprocessor|decode7|valB[7]~146 (
// Equation(s):
// \myprocessor|decode7|valB[7]~146_combout  = (\myprocessor|decode7|valB[7]~145_combout  & (((\myprocessor|decode7|regs:30:reg_array|r|bits:7:r~q )) # (!\myprocessor|decode4|F [2]))) # (!\myprocessor|decode7|valB[7]~145_combout  & (\myprocessor|decode4|F 
// [2] & (\myprocessor|decode7|regs:22:reg_array|r|bits:7:r~q )))

	.dataa(\myprocessor|decode7|valB[7]~145_combout ),
	.datab(\myprocessor|decode4|F [2]),
	.datac(\myprocessor|decode7|regs:22:reg_array|r|bits:7:r~q ),
	.datad(\myprocessor|decode7|regs:30:reg_array|r|bits:7:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[7]~146_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[7]~146 .lut_mask = 16'hEA62;
defparam \myprocessor|decode7|valB[7]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N0
cycloneive_lcell_comb \myprocessor|decode7|valB[7]~138 (
// Equation(s):
// \myprocessor|decode7|valB[7]~138_combout  = (\myprocessor|decode4|F[3]~0_combout  & (\myprocessor|decode4|F [2])) # (!\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode4|F [2] & (\myprocessor|decode7|regs:23:reg_array|r|bits:7:r~q )) # 
// (!\myprocessor|decode4|F [2] & ((\myprocessor|decode7|regs:19:reg_array|r|bits:7:r~q )))))

	.dataa(\myprocessor|decode4|F[3]~0_combout ),
	.datab(\myprocessor|decode4|F [2]),
	.datac(\myprocessor|decode7|regs:23:reg_array|r|bits:7:r~q ),
	.datad(\myprocessor|decode7|regs:19:reg_array|r|bits:7:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[7]~138_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[7]~138 .lut_mask = 16'hD9C8;
defparam \myprocessor|decode7|valB[7]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N10
cycloneive_lcell_comb \myprocessor|decode7|valB[7]~139 (
// Equation(s):
// \myprocessor|decode7|valB[7]~139_combout  = (\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|valB[7]~138_combout  & (\myprocessor|decode7|regs:31:reg_array|r|bits:7:r~q )) # (!\myprocessor|decode7|valB[7]~138_combout  & 
// ((\myprocessor|decode7|regs:27:reg_array|r|bits:7:r~q ))))) # (!\myprocessor|decode4|F[3]~0_combout  & (((\myprocessor|decode7|valB[7]~138_combout ))))

	.dataa(\myprocessor|decode4|F[3]~0_combout ),
	.datab(\myprocessor|decode7|regs:31:reg_array|r|bits:7:r~q ),
	.datac(\myprocessor|decode7|regs:27:reg_array|r|bits:7:r~q ),
	.datad(\myprocessor|decode7|valB[7]~138_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[7]~139_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[7]~139 .lut_mask = 16'hDDA0;
defparam \myprocessor|decode7|valB[7]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N0
cycloneive_lcell_comb \myprocessor|decode7|valB[7]~147 (
// Equation(s):
// \myprocessor|decode7|valB[7]~147_combout  = (\myprocessor|decode7|valB[7]~144_combout  & ((\myprocessor|decode7|valB[7]~146_combout ) # ((!\myprocessor|decode7|valB[21]~6_combout )))) # (!\myprocessor|decode7|valB[7]~144_combout  & 
// (((\myprocessor|decode7|valB[21]~6_combout  & \myprocessor|decode7|valB[7]~139_combout ))))

	.dataa(\myprocessor|decode7|valB[7]~144_combout ),
	.datab(\myprocessor|decode7|valB[7]~146_combout ),
	.datac(\myprocessor|decode7|valB[21]~6_combout ),
	.datad(\myprocessor|decode7|valB[7]~139_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[7]~147_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[7]~147 .lut_mask = 16'hDA8A;
defparam \myprocessor|decode7|valB[7]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N10
cycloneive_lcell_comb \myprocessor|decode7|valB[7]~152 (
// Equation(s):
// \myprocessor|decode7|valB[7]~152_combout  = (\myprocessor|decode7|valB[21]~9_combout  & (((\myprocessor|decode7|valB[21]~20_combout )))) # (!\myprocessor|decode7|valB[21]~9_combout  & ((\myprocessor|decode7|valB[21]~20_combout  & 
// ((\myprocessor|decode7|valB[7]~147_combout ))) # (!\myprocessor|decode7|valB[21]~20_combout  & (\myprocessor|decode7|valB[7]~151_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~9_combout ),
	.datab(\myprocessor|decode7|valB[7]~151_combout ),
	.datac(\myprocessor|decode7|valB[21]~20_combout ),
	.datad(\myprocessor|decode7|valB[7]~147_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[7]~152_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[7]~152 .lut_mask = 16'hF4A4;
defparam \myprocessor|decode7|valB[7]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N24
cycloneive_lcell_comb \myprocessor|decode7|valB[7]~136 (
// Equation(s):
// \myprocessor|decode7|valB[7]~136_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|regs:11:reg_array|r|bits:7:r~q ) # ((\myprocessor|decode7|valB[21]~5_combout )))) # (!\myprocessor|decode7|valB[21]~6_combout  & 
// (((\myprocessor|decode7|regs:9:reg_array|r|bits:7:r~q  & !\myprocessor|decode7|valB[21]~5_combout ))))

	.dataa(\myprocessor|decode7|regs:11:reg_array|r|bits:7:r~q ),
	.datab(\myprocessor|decode7|valB[21]~6_combout ),
	.datac(\myprocessor|decode7|regs:9:reg_array|r|bits:7:r~q ),
	.datad(\myprocessor|decode7|valB[21]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[7]~136_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[7]~136 .lut_mask = 16'hCCB8;
defparam \myprocessor|decode7|valB[7]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N4
cycloneive_lcell_comb \myprocessor|decode7|valB[7]~137 (
// Equation(s):
// \myprocessor|decode7|valB[7]~137_combout  = (\myprocessor|decode7|valB[7]~136_combout  & ((\myprocessor|decode7|regs:10:reg_array|r|bits:7:r~q ) # ((!\myprocessor|decode7|valB[21]~5_combout )))) # (!\myprocessor|decode7|valB[7]~136_combout  & 
// (((\myprocessor|decode7|regs:8:reg_array|r|bits:7:r~q  & \myprocessor|decode7|valB[21]~5_combout ))))

	.dataa(\myprocessor|decode7|regs:10:reg_array|r|bits:7:r~q ),
	.datab(\myprocessor|decode7|valB[7]~136_combout ),
	.datac(\myprocessor|decode7|regs:8:reg_array|r|bits:7:r~q ),
	.datad(\myprocessor|decode7|valB[21]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[7]~137_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[7]~137 .lut_mask = 16'hB8CC;
defparam \myprocessor|decode7|valB[7]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N18
cycloneive_lcell_comb \myprocessor|decode7|valB[7]~153 (
// Equation(s):
// \myprocessor|decode7|valB[7]~153_combout  = (\myprocessor|decode7|valB[21]~6_combout  & (\myprocessor|decode7|valB[21]~5_combout )) # (!\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[21]~5_combout  & 
// ((\myprocessor|decode7|regs:12:reg_array|r|bits:7:r~q ))) # (!\myprocessor|decode7|valB[21]~5_combout  & (\myprocessor|decode7|regs:13:reg_array|r|bits:7:r~q ))))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|valB[21]~5_combout ),
	.datac(\myprocessor|decode7|regs:13:reg_array|r|bits:7:r~q ),
	.datad(\myprocessor|decode7|regs:12:reg_array|r|bits:7:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[7]~153_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[7]~153 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valB[7]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N0
cycloneive_lcell_comb \myprocessor|decode7|valB[7]~154 (
// Equation(s):
// \myprocessor|decode7|valB[7]~154_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[7]~153_combout  & ((\myprocessor|decode7|regs:14:reg_array|r|bits:7:r~q ))) # (!\myprocessor|decode7|valB[7]~153_combout  & 
// (\myprocessor|decode7|regs:15:reg_array|r|bits:7:r~q )))) # (!\myprocessor|decode7|valB[21]~6_combout  & (((\myprocessor|decode7|valB[7]~153_combout ))))

	.dataa(\myprocessor|decode7|regs:15:reg_array|r|bits:7:r~q ),
	.datab(\myprocessor|decode7|valB[21]~6_combout ),
	.datac(\myprocessor|decode7|regs:14:reg_array|r|bits:7:r~q ),
	.datad(\myprocessor|decode7|valB[7]~153_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[7]~154_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[7]~154 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valB[7]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N20
cycloneive_lcell_comb \myprocessor|decode7|valB[7]~155 (
// Equation(s):
// \myprocessor|decode7|valB[7]~155_combout  = (\myprocessor|decode7|valB[7]~152_combout  & (((\myprocessor|decode7|valB[7]~154_combout ) # (!\myprocessor|decode7|valB[21]~9_combout )))) # (!\myprocessor|decode7|valB[7]~152_combout  & 
// (\myprocessor|decode7|valB[7]~137_combout  & ((\myprocessor|decode7|valB[21]~9_combout ))))

	.dataa(\myprocessor|decode7|valB[7]~152_combout ),
	.datab(\myprocessor|decode7|valB[7]~137_combout ),
	.datac(\myprocessor|decode7|valB[7]~154_combout ),
	.datad(\myprocessor|decode7|valB[21]~9_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[7]~155_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[7]~155 .lut_mask = 16'hE4AA;
defparam \myprocessor|decode7|valB[7]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N28
cycloneive_lcell_comb \myprocessor|fetch1|F~13 (
// Equation(s):
// \myprocessor|fetch1|F~13_combout  = (\myprocessor|msimDummy9~combout  & ((\myprocessor|execute11|F[1]~0_combout  & ((\myprocessor|fetch4|sum_s~6_combout ))) # (!\myprocessor|execute11|F[1]~0_combout  & (\myprocessor|decode7|valB[7]~155_combout )))) # 
// (!\myprocessor|msimDummy9~combout  & (!\myprocessor|execute11|F[1]~0_combout  & ((\myprocessor|fetch4|sum_s~6_combout ))))

	.dataa(\myprocessor|msimDummy9~combout ),
	.datab(\myprocessor|execute11|F[1]~0_combout ),
	.datac(\myprocessor|decode7|valB[7]~155_combout ),
	.datad(\myprocessor|fetch4|sum_s~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|fetch1|F~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|fetch1|F~13 .lut_mask = 16'hB920;
defparam \myprocessor|fetch1|F~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N0
cycloneive_lcell_comb \myprocessor|fetch1|F~12 (
// Equation(s):
// \myprocessor|fetch1|F~12_combout  = \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [7] $ (((\myprocessor|execute08|carry[7]~5_combout  & \myprocessor|msimDummy9~combout )))

	.dataa(\myprocessor|execute08|carry[7]~5_combout ),
	.datab(\myprocessor|msimDummy9~combout ),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|fetch1|F~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|fetch1|F~12 .lut_mask = 16'h7878;
defparam \myprocessor|fetch1|F~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N10
cycloneive_lcell_comb \myprocessor|fetch1|F~14 (
// Equation(s):
// \myprocessor|fetch1|F~14_combout  = (\resetn~input_o  & (\myprocessor|fetch1|F~13_combout  $ (((\myprocessor|execute11|F[1]~0_combout  & \myprocessor|fetch1|F~12_combout )))))

	.dataa(\myprocessor|fetch1|F~13_combout ),
	.datab(\resetn~input_o ),
	.datac(\myprocessor|execute11|F[1]~0_combout ),
	.datad(\myprocessor|fetch1|F~12_combout ),
	.cin(gnd),
	.combout(\myprocessor|fetch1|F~14_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|fetch1|F~14 .lut_mask = 16'h4888;
defparam \myprocessor|fetch1|F~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y40_N28
cycloneive_lcell_comb \myprocessor|execute11|F[6]~7 (
// Equation(s):
// \myprocessor|execute11|F[6]~7_combout  = (\myprocessor|msimDummy9~combout  & (((\myprocessor|execute11|F[1]~0_combout )))) # (!\myprocessor|msimDummy9~combout  & ((\myprocessor|execute11|F[1]~0_combout  & 
// (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [6])) # (!\myprocessor|execute11|F[1]~0_combout  & ((\myprocessor|fetch4|sum_s~5_combout )))))

	.dataa(\myprocessor|msimDummy9~combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [6]),
	.datac(\myprocessor|execute11|F[1]~0_combout ),
	.datad(\myprocessor|fetch4|sum_s~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute11|F[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute11|F[6]~7 .lut_mask = 16'hE5E0;
defparam \myprocessor|execute11|F[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y40_N30
cycloneive_lcell_comb \myprocessor|execute08|sum[6] (
// Equation(s):
// \myprocessor|execute08|sum [6] = \myprocessor|execute08|carry[6]~4_combout  $ (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [6] $ (\myprocessor|fetch4|sum_s~5_combout ))

	.dataa(gnd),
	.datab(\myprocessor|execute08|carry[6]~4_combout ),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [6]),
	.datad(\myprocessor|fetch4|sum_s~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute08|sum [6]),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute08|sum[6] .lut_mask = 16'hC33C;
defparam \myprocessor|execute08|sum[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y40_N24
cycloneive_lcell_comb \myprocessor|execute11|F[6]~8 (
// Equation(s):
// \myprocessor|execute11|F[6]~8_combout  = (\myprocessor|execute11|F[6]~7_combout  & (((\myprocessor|execute08|sum [6]) # (!\myprocessor|msimDummy9~combout )))) # (!\myprocessor|execute11|F[6]~7_combout  & (\myprocessor|decode7|valB[6]~55_combout  & 
// ((\myprocessor|msimDummy9~combout ))))

	.dataa(\myprocessor|decode7|valB[6]~55_combout ),
	.datab(\myprocessor|execute11|F[6]~7_combout ),
	.datac(\myprocessor|execute08|sum [6]),
	.datad(\myprocessor|msimDummy9~combout ),
	.cin(gnd),
	.combout(\myprocessor|execute11|F[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute11|F[6]~8 .lut_mask = 16'hE2CC;
defparam \myprocessor|execute11|F[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y40_N26
cycloneive_lcell_comb \myprocessor|fetch1|F~11 (
// Equation(s):
// \myprocessor|fetch1|F~11_combout  = (\resetn~input_o  & \myprocessor|execute11|F[6]~8_combout )

	.dataa(gnd),
	.datab(\resetn~input_o ),
	.datac(gnd),
	.datad(\myprocessor|execute11|F[6]~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|fetch1|F~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|fetch1|F~11 .lut_mask = 16'hCC00;
defparam \myprocessor|fetch1|F~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N10
cycloneive_lcell_comb \myprocessor|fetch1|F~8 (
// Equation(s):
// \myprocessor|fetch1|F~8_combout  = \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [5] $ (((\myprocessor|msimDummy9~combout  & \myprocessor|execute08|carry[5]~3_combout )))

	.dataa(\myprocessor|msimDummy9~combout ),
	.datab(gnd),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [5]),
	.datad(\myprocessor|execute08|carry[5]~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|fetch1|F~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|fetch1|F~8 .lut_mask = 16'h5AF0;
defparam \myprocessor|fetch1|F~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N16
cycloneive_lcell_comb \myprocessor|fetch1|F~9 (
// Equation(s):
// \myprocessor|fetch1|F~9_combout  = (\myprocessor|msimDummy9~combout  & ((\myprocessor|execute11|F[1]~0_combout  & (\myprocessor|fetch4|sum_s~4_combout )) # (!\myprocessor|execute11|F[1]~0_combout  & ((\myprocessor|decode7|valB[5]~35_combout ))))) # 
// (!\myprocessor|msimDummy9~combout  & (!\myprocessor|execute11|F[1]~0_combout  & (\myprocessor|fetch4|sum_s~4_combout )))

	.dataa(\myprocessor|msimDummy9~combout ),
	.datab(\myprocessor|execute11|F[1]~0_combout ),
	.datac(\myprocessor|fetch4|sum_s~4_combout ),
	.datad(\myprocessor|decode7|valB[5]~35_combout ),
	.cin(gnd),
	.combout(\myprocessor|fetch1|F~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|fetch1|F~9 .lut_mask = 16'hB290;
defparam \myprocessor|fetch1|F~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N4
cycloneive_lcell_comb \myprocessor|fetch1|F~10 (
// Equation(s):
// \myprocessor|fetch1|F~10_combout  = (\resetn~input_o  & (\myprocessor|fetch1|F~9_combout  $ (((\myprocessor|fetch1|F~8_combout  & \myprocessor|execute11|F[1]~0_combout )))))

	.dataa(\myprocessor|fetch1|F~8_combout ),
	.datab(\resetn~input_o ),
	.datac(\myprocessor|execute11|F[1]~0_combout ),
	.datad(\myprocessor|fetch1|F~9_combout ),
	.cin(gnd),
	.combout(\myprocessor|fetch1|F~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|fetch1|F~10 .lut_mask = 16'h4C80;
defparam \myprocessor|fetch1|F~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N2
cycloneive_lcell_comb \myprocessor|decode4|F[4]~1 (
// Equation(s):
// \myprocessor|decode4|F[4]~1_combout  = (\myprocessor|decode1|rd_to_rt~0_combout  & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [26])))) # (!\myprocessor|decode1|rd_to_rt~0_combout  & 
// (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [16] & (!\myprocessor|decode1|rt_zero~0_combout )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [16]),
	.datab(\myprocessor|decode1|rd_to_rt~0_combout ),
	.datac(\myprocessor|decode1|rt_zero~0_combout ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\myprocessor|decode4|F[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode4|F[4]~1 .lut_mask = 16'hCE02;
defparam \myprocessor|decode4|F[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N12
cycloneive_lcell_comb \myprocessor|decode7|valB[21]~9 (
// Equation(s):
// \myprocessor|decode7|valB[21]~9_combout  = (\myprocessor|decode4|F[3]~0_combout  & !\myprocessor|decode4|F[4]~1_combout )

	.dataa(gnd),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(gnd),
	.datad(\myprocessor|decode4|F[4]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[21]~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[21]~9 .lut_mask = 16'h00CC;
defparam \myprocessor|decode7|valB[21]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N8
cycloneive_lcell_comb \myprocessor|decode7|valB[4]~126 (
// Equation(s):
// \myprocessor|decode7|valB[4]~126_combout  = (\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[21]~6_combout ) # ((\myprocessor|decode7|regs:8:reg_array|r|bits:4:r~q )))) # (!\myprocessor|decode7|valB[21]~5_combout  & 
// (!\myprocessor|decode7|valB[21]~6_combout  & (\myprocessor|decode7|regs:9:reg_array|r|bits:4:r~q )))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|valB[21]~6_combout ),
	.datac(\myprocessor|decode7|regs:9:reg_array|r|bits:4:r~q ),
	.datad(\myprocessor|decode7|regs:8:reg_array|r|bits:4:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[4]~126_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[4]~126 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valB[4]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N18
cycloneive_lcell_comb \myprocessor|decode7|valB[4]~127 (
// Equation(s):
// \myprocessor|decode7|valB[4]~127_combout  = (\myprocessor|decode7|valB[4]~126_combout  & (((\myprocessor|decode7|regs:10:reg_array|r|bits:4:r~q ) # (!\myprocessor|decode7|valB[21]~6_combout )))) # (!\myprocessor|decode7|valB[4]~126_combout  & 
// (\myprocessor|decode7|regs:11:reg_array|r|bits:4:r~q  & ((\myprocessor|decode7|valB[21]~6_combout ))))

	.dataa(\myprocessor|decode7|regs:11:reg_array|r|bits:4:r~q ),
	.datab(\myprocessor|decode7|valB[4]~126_combout ),
	.datac(\myprocessor|decode7|regs:10:reg_array|r|bits:4:r~q ),
	.datad(\myprocessor|decode7|valB[21]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[4]~127_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[4]~127 .lut_mask = 16'hE2CC;
defparam \myprocessor|decode7|valB[4]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N2
cycloneive_lcell_comb \myprocessor|decode7|valB[4]~128 (
// Equation(s):
// \myprocessor|decode7|valB[4]~128_combout  = (\myprocessor|decode7|valB[21]~5_combout  & (((\myprocessor|decode7|valB[21]~6_combout )))) # (!\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[21]~6_combout  & 
// (\myprocessor|decode7|regs:7:reg_array|r|bits:4:r~q )) # (!\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|regs:5:reg_array|r|bits:4:r~q )))))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|regs:7:reg_array|r|bits:4:r~q ),
	.datac(\myprocessor|decode7|regs:5:reg_array|r|bits:4:r~q ),
	.datad(\myprocessor|decode7|valB[21]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[4]~128_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[4]~128 .lut_mask = 16'hEE50;
defparam \myprocessor|decode7|valB[4]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N20
cycloneive_lcell_comb \myprocessor|decode7|valB[4]~129 (
// Equation(s):
// \myprocessor|decode7|valB[4]~129_combout  = (\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[4]~128_combout  & (\myprocessor|decode7|regs:6:reg_array|r|bits:4:r~q )) # (!\myprocessor|decode7|valB[4]~128_combout  & 
// ((\myprocessor|decode7|regs:4:reg_array|r|bits:4:r~q ))))) # (!\myprocessor|decode7|valB[21]~5_combout  & (\myprocessor|decode7|valB[4]~128_combout ))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|valB[4]~128_combout ),
	.datac(\myprocessor|decode7|regs:6:reg_array|r|bits:4:r~q ),
	.datad(\myprocessor|decode7|regs:4:reg_array|r|bits:4:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[4]~129_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[4]~129 .lut_mask = 16'hE6C4;
defparam \myprocessor|decode7|valB[4]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N18
cycloneive_lcell_comb \myprocessor|decode7|valB[4]~130 (
// Equation(s):
// \myprocessor|decode7|valB[4]~130_combout  = (\myprocessor|decode7|valB[21]~23_combout  & (((\myprocessor|decode7|valB[21]~26_combout )))) # (!\myprocessor|decode7|valB[21]~23_combout  & ((\myprocessor|decode7|valB[21]~26_combout  & 
// ((\myprocessor|decode7|valB[4]~129_combout ))) # (!\myprocessor|decode7|valB[21]~26_combout  & (\myprocessor|decode7|regs:1:reg_array|r|bits:4:r~q ))))

	.dataa(\myprocessor|decode7|valB[21]~23_combout ),
	.datab(\myprocessor|decode7|regs:1:reg_array|r|bits:4:r~q ),
	.datac(\myprocessor|decode7|valB[21]~26_combout ),
	.datad(\myprocessor|decode7|valB[4]~129_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[4]~130_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[4]~130 .lut_mask = 16'hF4A4;
defparam \myprocessor|decode7|valB[4]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N10
cycloneive_lcell_comb \myprocessor|decode7|valB[4]~131 (
// Equation(s):
// \myprocessor|decode7|valB[4]~131_combout  = (\myprocessor|decode7|valB[21]~656_combout  & ((\myprocessor|decode7|valB[4]~130_combout  & (\myprocessor|decode7|regs:2:reg_array|r|bits:4:r~q )) # (!\myprocessor|decode7|valB[4]~130_combout  & 
// ((\myprocessor|decode7|regs:3:reg_array|r|bits:4:r~q ))))) # (!\myprocessor|decode7|valB[21]~656_combout  & (((\myprocessor|decode7|valB[4]~130_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~656_combout ),
	.datab(\myprocessor|decode7|regs:2:reg_array|r|bits:4:r~q ),
	.datac(\myprocessor|decode7|regs:3:reg_array|r|bits:4:r~q ),
	.datad(\myprocessor|decode7|valB[4]~130_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[4]~131_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[4]~131 .lut_mask = 16'hDDA0;
defparam \myprocessor|decode7|valB[4]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N16
cycloneive_lcell_comb \myprocessor|decode7|valB[4]~132 (
// Equation(s):
// \myprocessor|decode7|valB[4]~132_combout  = (\myprocessor|decode7|valB[21]~20_combout  & (\myprocessor|decode7|valB[21]~9_combout )) # (!\myprocessor|decode7|valB[21]~20_combout  & ((\myprocessor|decode7|valB[21]~9_combout  & 
// (\myprocessor|decode7|valB[4]~127_combout )) # (!\myprocessor|decode7|valB[21]~9_combout  & ((\myprocessor|decode7|valB[4]~131_combout )))))

	.dataa(\myprocessor|decode7|valB[21]~20_combout ),
	.datab(\myprocessor|decode7|valB[21]~9_combout ),
	.datac(\myprocessor|decode7|valB[4]~127_combout ),
	.datad(\myprocessor|decode7|valB[4]~131_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[4]~132_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[4]~132 .lut_mask = 16'hD9C8;
defparam \myprocessor|decode7|valB[4]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N12
cycloneive_lcell_comb \myprocessor|decode7|valB[4]~116 (
// Equation(s):
// \myprocessor|decode7|valB[4]~116_combout  = (\myprocessor|decode4|F [2] & (((\myprocessor|decode4|F[3]~0_combout )))) # (!\myprocessor|decode4|F [2] & ((\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|regs:24:reg_array|r|bits:4:r~q ))) # 
// (!\myprocessor|decode4|F[3]~0_combout  & (\myprocessor|decode7|regs:16:reg_array|r|bits:4:r~q ))))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode7|regs:16:reg_array|r|bits:4:r~q ),
	.datac(\myprocessor|decode7|regs:24:reg_array|r|bits:4:r~q ),
	.datad(\myprocessor|decode4|F[3]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[4]~116_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[4]~116 .lut_mask = 16'hFA44;
defparam \myprocessor|decode7|valB[4]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N4
cycloneive_lcell_comb \myprocessor|decode7|valB[4]~117 (
// Equation(s):
// \myprocessor|decode7|valB[4]~117_combout  = (\myprocessor|decode7|valB[4]~116_combout  & ((\myprocessor|decode7|regs:28:reg_array|r|bits:4:r~q ) # ((!\myprocessor|decode4|F [2])))) # (!\myprocessor|decode7|valB[4]~116_combout  & 
// (((\myprocessor|decode7|regs:20:reg_array|r|bits:4:r~q  & \myprocessor|decode4|F [2]))))

	.dataa(\myprocessor|decode7|regs:28:reg_array|r|bits:4:r~q ),
	.datab(\myprocessor|decode7|valB[4]~116_combout ),
	.datac(\myprocessor|decode7|regs:20:reg_array|r|bits:4:r~q ),
	.datad(\myprocessor|decode4|F [2]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[4]~117_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[4]~117 .lut_mask = 16'hB8CC;
defparam \myprocessor|decode7|valB[4]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N16
cycloneive_lcell_comb \myprocessor|decode7|valB[4]~120 (
// Equation(s):
// \myprocessor|decode7|valB[4]~120_combout  = (\myprocessor|decode4|F [2] & ((\myprocessor|decode7|regs:21:reg_array|r|bits:4:r~q ) # ((\myprocessor|decode4|F[3]~0_combout )))) # (!\myprocessor|decode4|F [2] & 
// (((\myprocessor|decode7|regs:17:reg_array|r|bits:4:r~q  & !\myprocessor|decode4|F[3]~0_combout ))))

	.dataa(\myprocessor|decode7|regs:21:reg_array|r|bits:4:r~q ),
	.datab(\myprocessor|decode4|F [2]),
	.datac(\myprocessor|decode7|regs:17:reg_array|r|bits:4:r~q ),
	.datad(\myprocessor|decode4|F[3]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[4]~120_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[4]~120 .lut_mask = 16'hCCB8;
defparam \myprocessor|decode7|valB[4]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N10
cycloneive_lcell_comb \myprocessor|decode7|valB[4]~121 (
// Equation(s):
// \myprocessor|decode7|valB[4]~121_combout  = (\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|valB[4]~120_combout  & ((\myprocessor|decode7|regs:29:reg_array|r|bits:4:r~q ))) # (!\myprocessor|decode7|valB[4]~120_combout  & 
// (\myprocessor|decode7|regs:25:reg_array|r|bits:4:r~q )))) # (!\myprocessor|decode4|F[3]~0_combout  & (((\myprocessor|decode7|valB[4]~120_combout ))))

	.dataa(\myprocessor|decode4|F[3]~0_combout ),
	.datab(\myprocessor|decode7|regs:25:reg_array|r|bits:4:r~q ),
	.datac(\myprocessor|decode7|regs:29:reg_array|r|bits:4:r~q ),
	.datad(\myprocessor|decode7|valB[4]~120_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[4]~121_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[4]~121 .lut_mask = 16'hF588;
defparam \myprocessor|decode7|valB[4]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N6
cycloneive_lcell_comb \myprocessor|decode7|valB[4]~118 (
// Equation(s):
// \myprocessor|decode7|valB[4]~118_combout  = (\myprocessor|decode4|F[3]~0_combout  & (((\myprocessor|decode4|F [2])))) # (!\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode4|F [2] & (\myprocessor|decode7|regs:23:reg_array|r|bits:4:r~q )) # 
// (!\myprocessor|decode4|F [2] & ((\myprocessor|decode7|regs:19:reg_array|r|bits:4:r~q )))))

	.dataa(\myprocessor|decode4|F[3]~0_combout ),
	.datab(\myprocessor|decode7|regs:23:reg_array|r|bits:4:r~q ),
	.datac(\myprocessor|decode7|regs:19:reg_array|r|bits:4:r~q ),
	.datad(\myprocessor|decode4|F [2]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[4]~118_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[4]~118 .lut_mask = 16'hEE50;
defparam \myprocessor|decode7|valB[4]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N18
cycloneive_lcell_comb \myprocessor|decode7|valB[4]~119 (
// Equation(s):
// \myprocessor|decode7|valB[4]~119_combout  = (\myprocessor|decode7|valB[4]~118_combout  & (((\myprocessor|decode7|regs:31:reg_array|r|bits:4:r~q ) # (!\myprocessor|decode4|F[3]~0_combout )))) # (!\myprocessor|decode7|valB[4]~118_combout  & 
// (\myprocessor|decode7|regs:27:reg_array|r|bits:4:r~q  & ((\myprocessor|decode4|F[3]~0_combout ))))

	.dataa(\myprocessor|decode7|valB[4]~118_combout ),
	.datab(\myprocessor|decode7|regs:27:reg_array|r|bits:4:r~q ),
	.datac(\myprocessor|decode7|regs:31:reg_array|r|bits:4:r~q ),
	.datad(\myprocessor|decode4|F[3]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[4]~119_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[4]~119 .lut_mask = 16'hE4AA;
defparam \myprocessor|decode7|valB[4]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N24
cycloneive_lcell_comb \myprocessor|decode7|valB[4]~122 (
// Equation(s):
// \myprocessor|decode7|valB[4]~122_combout  = (\myprocessor|decode7|valB[21]~5_combout  & (\myprocessor|decode7|valB[21]~6_combout )) # (!\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[21]~6_combout  & 
// ((\myprocessor|decode7|valB[4]~119_combout ))) # (!\myprocessor|decode7|valB[21]~6_combout  & (\myprocessor|decode7|valB[4]~121_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|valB[21]~6_combout ),
	.datac(\myprocessor|decode7|valB[4]~121_combout ),
	.datad(\myprocessor|decode7|valB[4]~119_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[4]~122_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[4]~122 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valB[4]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N18
cycloneive_lcell_comb \myprocessor|decode7|valB[4]~123 (
// Equation(s):
// \myprocessor|decode7|valB[4]~123_combout  = (\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode4|F [2]) # ((\myprocessor|decode7|regs:26:reg_array|r|bits:4:r~q )))) # (!\myprocessor|decode4|F[3]~0_combout  & (!\myprocessor|decode4|F [2] & 
// (\myprocessor|decode7|regs:18:reg_array|r|bits:4:r~q )))

	.dataa(\myprocessor|decode4|F[3]~0_combout ),
	.datab(\myprocessor|decode4|F [2]),
	.datac(\myprocessor|decode7|regs:18:reg_array|r|bits:4:r~q ),
	.datad(\myprocessor|decode7|regs:26:reg_array|r|bits:4:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[4]~123_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[4]~123 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valB[4]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N4
cycloneive_lcell_comb \myprocessor|decode7|valB[4]~124 (
// Equation(s):
// \myprocessor|decode7|valB[4]~124_combout  = (\myprocessor|decode4|F [2] & ((\myprocessor|decode7|valB[4]~123_combout  & ((\myprocessor|decode7|regs:30:reg_array|r|bits:4:r~q ))) # (!\myprocessor|decode7|valB[4]~123_combout  & 
// (\myprocessor|decode7|regs:22:reg_array|r|bits:4:r~q )))) # (!\myprocessor|decode4|F [2] & (((\myprocessor|decode7|valB[4]~123_combout ))))

	.dataa(\myprocessor|decode7|regs:22:reg_array|r|bits:4:r~q ),
	.datab(\myprocessor|decode4|F [2]),
	.datac(\myprocessor|decode7|regs:30:reg_array|r|bits:4:r~q ),
	.datad(\myprocessor|decode7|valB[4]~123_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[4]~124_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[4]~124 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valB[4]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N14
cycloneive_lcell_comb \myprocessor|decode7|valB[4]~125 (
// Equation(s):
// \myprocessor|decode7|valB[4]~125_combout  = (\myprocessor|decode7|valB[4]~122_combout  & (((\myprocessor|decode7|valB[4]~124_combout ) # (!\myprocessor|decode7|valB[21]~5_combout )))) # (!\myprocessor|decode7|valB[4]~122_combout  & 
// (\myprocessor|decode7|valB[4]~117_combout  & ((\myprocessor|decode7|valB[21]~5_combout ))))

	.dataa(\myprocessor|decode7|valB[4]~117_combout ),
	.datab(\myprocessor|decode7|valB[4]~122_combout ),
	.datac(\myprocessor|decode7|valB[4]~124_combout ),
	.datad(\myprocessor|decode7|valB[21]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[4]~125_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[4]~125 .lut_mask = 16'hE2CC;
defparam \myprocessor|decode7|valB[4]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N26
cycloneive_lcell_comb \myprocessor|decode7|valB[4]~133 (
// Equation(s):
// \myprocessor|decode7|valB[4]~133_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[21]~5_combout ) # ((\myprocessor|decode7|regs:15:reg_array|r|bits:4:r~q )))) # (!\myprocessor|decode7|valB[21]~6_combout  & 
// (!\myprocessor|decode7|valB[21]~5_combout  & (\myprocessor|decode7|regs:13:reg_array|r|bits:4:r~q )))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|valB[21]~5_combout ),
	.datac(\myprocessor|decode7|regs:13:reg_array|r|bits:4:r~q ),
	.datad(\myprocessor|decode7|regs:15:reg_array|r|bits:4:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[4]~133_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[4]~133 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valB[4]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N20
cycloneive_lcell_comb \myprocessor|decode7|valB[4]~134 (
// Equation(s):
// \myprocessor|decode7|valB[4]~134_combout  = (\myprocessor|decode7|valB[4]~133_combout  & ((\myprocessor|decode7|regs:14:reg_array|r|bits:4:r~q ) # ((!\myprocessor|decode7|valB[21]~5_combout )))) # (!\myprocessor|decode7|valB[4]~133_combout  & 
// (((\myprocessor|decode7|regs:12:reg_array|r|bits:4:r~q  & \myprocessor|decode7|valB[21]~5_combout ))))

	.dataa(\myprocessor|decode7|valB[4]~133_combout ),
	.datab(\myprocessor|decode7|regs:14:reg_array|r|bits:4:r~q ),
	.datac(\myprocessor|decode7|regs:12:reg_array|r|bits:4:r~q ),
	.datad(\myprocessor|decode7|valB[21]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[4]~134_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[4]~134 .lut_mask = 16'hD8AA;
defparam \myprocessor|decode7|valB[4]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N14
cycloneive_lcell_comb \myprocessor|decode7|valB[4]~135 (
// Equation(s):
// \myprocessor|decode7|valB[4]~135_combout  = (\myprocessor|decode7|valB[4]~132_combout  & (((\myprocessor|decode7|valB[4]~134_combout ) # (!\myprocessor|decode7|valB[21]~20_combout )))) # (!\myprocessor|decode7|valB[4]~132_combout  & 
// (\myprocessor|decode7|valB[4]~125_combout  & (\myprocessor|decode7|valB[21]~20_combout )))

	.dataa(\myprocessor|decode7|valB[4]~132_combout ),
	.datab(\myprocessor|decode7|valB[4]~125_combout ),
	.datac(\myprocessor|decode7|valB[21]~20_combout ),
	.datad(\myprocessor|decode7|valB[4]~134_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[4]~135_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[4]~135 .lut_mask = 16'hEA4A;
defparam \myprocessor|decode7|valB[4]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N14
cycloneive_lcell_comb \myprocessor|execute08|sum[4] (
// Equation(s):
// \myprocessor|execute08|sum [4] = \myprocessor|fetch4|carry~1_combout  $ (\myprocessor|execute08|carry[4]~2_combout  $ (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [4] $ (\myprocessor|fetch2|bits:4:r~q )))

	.dataa(\myprocessor|fetch4|carry~1_combout ),
	.datab(\myprocessor|execute08|carry[4]~2_combout ),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [4]),
	.datad(\myprocessor|fetch2|bits:4:r~q ),
	.cin(gnd),
	.combout(\myprocessor|execute08|sum [4]),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute08|sum[4] .lut_mask = 16'h6996;
defparam \myprocessor|execute08|sum[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N20
cycloneive_lcell_comb \myprocessor|execute11|F[4]~5 (
// Equation(s):
// \myprocessor|execute11|F[4]~5_combout  = (\myprocessor|execute11|F[1]~0_combout  & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [4]) # (\myprocessor|msimDummy9~combout )))) # (!\myprocessor|execute11|F[1]~0_combout  & 
// (\myprocessor|fetch4|sum_s~3_combout  & ((!\myprocessor|msimDummy9~combout ))))

	.dataa(\myprocessor|fetch4|sum_s~3_combout ),
	.datab(\myprocessor|execute11|F[1]~0_combout ),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [4]),
	.datad(\myprocessor|msimDummy9~combout ),
	.cin(gnd),
	.combout(\myprocessor|execute11|F[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute11|F[4]~5 .lut_mask = 16'hCCE2;
defparam \myprocessor|execute11|F[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N22
cycloneive_lcell_comb \myprocessor|execute11|F[4]~6 (
// Equation(s):
// \myprocessor|execute11|F[4]~6_combout  = (\myprocessor|msimDummy9~combout  & ((\myprocessor|execute11|F[4]~5_combout  & ((\myprocessor|execute08|sum [4]))) # (!\myprocessor|execute11|F[4]~5_combout  & (\myprocessor|decode7|valB[4]~135_combout )))) # 
// (!\myprocessor|msimDummy9~combout  & (((\myprocessor|execute11|F[4]~5_combout ))))

	.dataa(\myprocessor|msimDummy9~combout ),
	.datab(\myprocessor|decode7|valB[4]~135_combout ),
	.datac(\myprocessor|execute08|sum [4]),
	.datad(\myprocessor|execute11|F[4]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute11|F[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute11|F[4]~6 .lut_mask = 16'hF588;
defparam \myprocessor|execute11|F[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N0
cycloneive_lcell_comb \myprocessor|fetch1|F~7 (
// Equation(s):
// \myprocessor|fetch1|F~7_combout  = (\myprocessor|execute11|F[4]~6_combout  & \resetn~input_o )

	.dataa(\myprocessor|execute11|F[4]~6_combout ),
	.datab(gnd),
	.datac(\resetn~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|fetch1|F~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|fetch1|F~7 .lut_mask = 16'hA0A0;
defparam \myprocessor|fetch1|F~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y42_N0
cycloneive_ram_block \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\myprocessor|fetch1|F~22_combout ,\myprocessor|fetch1|F~19_combout ,\myprocessor|fetch1|F~18_combout ,\myprocessor|fetch1|F~15_combout ,\myprocessor|fetch1|F~14_combout ,\myprocessor|fetch1|F~11_combout ,\myprocessor|fetch1|F~10_combout ,
\myprocessor|fetch1|F~7_combout ,\myprocessor|fetch1|F~6_combout ,\myprocessor|fetch1|F~3_combout ,\myprocessor|fetch1|F~2_combout ,\myprocessor|fetch1|F~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a28 .init_file = "test-fibonacci-imem.hex";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ALTSYNCRAM";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 2;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 2;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|fetch3|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000B1F8FF80E0F6AEBB123BFB18F7C7CEF2C73800B6363E1BFFBEEEECB2BF;
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N16
cycloneive_lcell_comb \myprocessor|decode1|Equal10~0 (
// Equation(s):
// \myprocessor|decode1|Equal10~0_combout  = (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [28] & !\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [29])

	.dataa(gnd),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [28]),
	.datac(gnd),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\myprocessor|decode1|Equal10~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode1|Equal10~0 .lut_mask = 16'h0033;
defparam \myprocessor|decode1|Equal10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N26
cycloneive_lcell_comb \myprocessor|branch~0 (
// Equation(s):
// \myprocessor|branch~0_combout  = (\myprocessor|decode1|Equal8~0_combout  & (\myprocessor|decode1|Equal10~0_combout  & (\myprocessor|execute01|F[0]~1_combout  $ (!\myprocessor|decode7|valA[0]~26_combout ))))

	.dataa(\myprocessor|execute01|F[0]~1_combout ),
	.datab(\myprocessor|decode1|Equal8~0_combout ),
	.datac(\myprocessor|decode7|valA[0]~26_combout ),
	.datad(\myprocessor|decode1|Equal10~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|branch~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|branch~0 .lut_mask = 16'h8400;
defparam \myprocessor|branch~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N26
cycloneive_lcell_comb \myprocessor|branch~1 (
// Equation(s):
// \myprocessor|branch~1_combout  = (\myprocessor|execute01|F[17]~2_combout  & (\myprocessor|decode7|valA[17]~68_combout  & (\myprocessor|execute01|F[16]~3_combout  $ (!\myprocessor|decode7|valA[16]~47_combout )))) # (!\myprocessor|execute01|F[17]~2_combout  
// & (!\myprocessor|decode7|valA[17]~68_combout  & (\myprocessor|execute01|F[16]~3_combout  $ (!\myprocessor|decode7|valA[16]~47_combout ))))

	.dataa(\myprocessor|execute01|F[17]~2_combout ),
	.datab(\myprocessor|decode7|valA[17]~68_combout ),
	.datac(\myprocessor|execute01|F[16]~3_combout ),
	.datad(\myprocessor|decode7|valA[16]~47_combout ),
	.cin(gnd),
	.combout(\myprocessor|branch~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|branch~1 .lut_mask = 16'h9009;
defparam \myprocessor|branch~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N4
cycloneive_lcell_comb \myprocessor|branch~2 (
// Equation(s):
// \myprocessor|branch~2_combout  = (\myprocessor|branch~0_combout  & (\myprocessor|branch~1_combout  & (\myprocessor|execute01|F[1]~4_combout  $ (!\myprocessor|decode7|valA[1]~89_combout ))))

	.dataa(\myprocessor|branch~0_combout ),
	.datab(\myprocessor|execute01|F[1]~4_combout ),
	.datac(\myprocessor|decode7|valA[1]~89_combout ),
	.datad(\myprocessor|branch~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|branch~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|branch~2 .lut_mask = 16'h8200;
defparam \myprocessor|branch~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N14
cycloneive_lcell_comb \myprocessor|branch~7 (
// Equation(s):
// \myprocessor|branch~7_combout  = (\myprocessor|decode7|valA[10]~278_combout  & (\myprocessor|execute01|F[10]~14_combout  & (\myprocessor|decode7|valA[11]~299_combout  $ (!\myprocessor|execute01|F[11]~13_combout )))) # 
// (!\myprocessor|decode7|valA[10]~278_combout  & (!\myprocessor|execute01|F[10]~14_combout  & (\myprocessor|decode7|valA[11]~299_combout  $ (!\myprocessor|execute01|F[11]~13_combout ))))

	.dataa(\myprocessor|decode7|valA[10]~278_combout ),
	.datab(\myprocessor|execute01|F[10]~14_combout ),
	.datac(\myprocessor|decode7|valA[11]~299_combout ),
	.datad(\myprocessor|execute01|F[11]~13_combout ),
	.cin(gnd),
	.combout(\myprocessor|branch~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|branch~7 .lut_mask = 16'h9009;
defparam \myprocessor|branch~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N2
cycloneive_lcell_comb \myprocessor|branch~6 (
// Equation(s):
// \myprocessor|branch~6_combout  = (\myprocessor|execute01|F[9]~11_combout  & (\myprocessor|decode7|valA[9]~257_combout  & (\myprocessor|execute01|F[8]~12_combout  $ (!\myprocessor|decode7|valA[8]~236_combout )))) # (!\myprocessor|execute01|F[9]~11_combout  
// & (!\myprocessor|decode7|valA[9]~257_combout  & (\myprocessor|execute01|F[8]~12_combout  $ (!\myprocessor|decode7|valA[8]~236_combout ))))

	.dataa(\myprocessor|execute01|F[9]~11_combout ),
	.datab(\myprocessor|execute01|F[8]~12_combout ),
	.datac(\myprocessor|decode7|valA[9]~257_combout ),
	.datad(\myprocessor|decode7|valA[8]~236_combout ),
	.cin(gnd),
	.combout(\myprocessor|branch~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|branch~6 .lut_mask = 16'h8421;
defparam \myprocessor|branch~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N26
cycloneive_lcell_comb \myprocessor|branch~5 (
// Equation(s):
// \myprocessor|branch~5_combout  = (\myprocessor|decode7|valA[7]~215_combout  & (\myprocessor|execute01|F[7]~9_combout  & (\myprocessor|decode7|valA[6]~194_combout  $ (!\myprocessor|execute01|F[6]~10_combout )))) # (!\myprocessor|decode7|valA[7]~215_combout 
//  & (!\myprocessor|execute01|F[7]~9_combout  & (\myprocessor|decode7|valA[6]~194_combout  $ (!\myprocessor|execute01|F[6]~10_combout ))))

	.dataa(\myprocessor|decode7|valA[7]~215_combout ),
	.datab(\myprocessor|execute01|F[7]~9_combout ),
	.datac(\myprocessor|decode7|valA[6]~194_combout ),
	.datad(\myprocessor|execute01|F[6]~10_combout ),
	.cin(gnd),
	.combout(\myprocessor|branch~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|branch~5 .lut_mask = 16'h9009;
defparam \myprocessor|branch~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N12
cycloneive_lcell_comb \myprocessor|branch~8 (
// Equation(s):
// \myprocessor|branch~8_combout  = (\myprocessor|decode7|valA[12]~320_combout  & (\myprocessor|execute01|F[12]~16_combout  & (\myprocessor|execute01|F[13]~15_combout  $ (!\myprocessor|decode7|valA[13]~341_combout )))) # 
// (!\myprocessor|decode7|valA[12]~320_combout  & (!\myprocessor|execute01|F[12]~16_combout  & (\myprocessor|execute01|F[13]~15_combout  $ (!\myprocessor|decode7|valA[13]~341_combout ))))

	.dataa(\myprocessor|decode7|valA[12]~320_combout ),
	.datab(\myprocessor|execute01|F[13]~15_combout ),
	.datac(\myprocessor|execute01|F[12]~16_combout ),
	.datad(\myprocessor|decode7|valA[13]~341_combout ),
	.cin(gnd),
	.combout(\myprocessor|branch~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|branch~8 .lut_mask = 16'h8421;
defparam \myprocessor|branch~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N20
cycloneive_lcell_comb \myprocessor|branch~9 (
// Equation(s):
// \myprocessor|branch~9_combout  = (\myprocessor|branch~7_combout  & (\myprocessor|branch~6_combout  & (\myprocessor|branch~5_combout  & \myprocessor|branch~8_combout )))

	.dataa(\myprocessor|branch~7_combout ),
	.datab(\myprocessor|branch~6_combout ),
	.datac(\myprocessor|branch~5_combout ),
	.datad(\myprocessor|branch~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|branch~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|branch~9 .lut_mask = 16'h8000;
defparam \myprocessor|branch~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N16
cycloneive_lcell_comb \myprocessor|branch~4 (
// Equation(s):
// \myprocessor|branch~4_combout  = (\myprocessor|decode7|valA[4]~152_combout  & (\myprocessor|execute01|F[4]~8_combout  & (\myprocessor|execute01|F[3]~7_combout  $ (!\myprocessor|decode7|valA[3]~173_combout )))) # (!\myprocessor|decode7|valA[4]~152_combout  
// & (!\myprocessor|execute01|F[4]~8_combout  & (\myprocessor|execute01|F[3]~7_combout  $ (!\myprocessor|decode7|valA[3]~173_combout ))))

	.dataa(\myprocessor|decode7|valA[4]~152_combout ),
	.datab(\myprocessor|execute01|F[3]~7_combout ),
	.datac(\myprocessor|decode7|valA[3]~173_combout ),
	.datad(\myprocessor|execute01|F[4]~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|branch~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|branch~4 .lut_mask = 16'h8241;
defparam \myprocessor|branch~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N24
cycloneive_lcell_comb \myprocessor|branch~3 (
// Equation(s):
// \myprocessor|branch~3_combout  = (\myprocessor|execute01|F[5]~6_combout  & (\myprocessor|decode7|valA[5]~110_combout  & (\myprocessor|decode7|valA[2]~131_combout  $ (!\myprocessor|execute01|F[2]~5_combout )))) # (!\myprocessor|execute01|F[5]~6_combout  & 
// (!\myprocessor|decode7|valA[5]~110_combout  & (\myprocessor|decode7|valA[2]~131_combout  $ (!\myprocessor|execute01|F[2]~5_combout ))))

	.dataa(\myprocessor|execute01|F[5]~6_combout ),
	.datab(\myprocessor|decode7|valA[5]~110_combout ),
	.datac(\myprocessor|decode7|valA[2]~131_combout ),
	.datad(\myprocessor|execute01|F[2]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|branch~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|branch~3 .lut_mask = 16'h9009;
defparam \myprocessor|branch~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N30
cycloneive_lcell_comb \myprocessor|branch~10 (
// Equation(s):
// \myprocessor|branch~10_combout  = (\myprocessor|branch~2_combout  & (\myprocessor|branch~9_combout  & (\myprocessor|branch~4_combout  & \myprocessor|branch~3_combout )))

	.dataa(\myprocessor|branch~2_combout ),
	.datab(\myprocessor|branch~9_combout ),
	.datac(\myprocessor|branch~4_combout ),
	.datad(\myprocessor|branch~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|branch~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|branch~10 .lut_mask = 16'h8000;
defparam \myprocessor|branch~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N0
cycloneive_lcell_comb \myprocessor|branch~13 (
// Equation(s):
// \myprocessor|branch~13_combout  = (\myprocessor|execute01|F[20]~22_combout  & (\myprocessor|decode7|valA[20]~446_combout  & (\myprocessor|execute01|F[21]~21_combout  $ (!\myprocessor|decode7|valA[21]~467_combout )))) # 
// (!\myprocessor|execute01|F[20]~22_combout  & (!\myprocessor|decode7|valA[20]~446_combout  & (\myprocessor|execute01|F[21]~21_combout  $ (!\myprocessor|decode7|valA[21]~467_combout ))))

	.dataa(\myprocessor|execute01|F[20]~22_combout ),
	.datab(\myprocessor|execute01|F[21]~21_combout ),
	.datac(\myprocessor|decode7|valA[21]~467_combout ),
	.datad(\myprocessor|decode7|valA[20]~446_combout ),
	.cin(gnd),
	.combout(\myprocessor|branch~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|branch~13 .lut_mask = 16'h8241;
defparam \myprocessor|branch~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N2
cycloneive_lcell_comb \myprocessor|branch~14 (
// Equation(s):
// \myprocessor|branch~14_combout  = (\myprocessor|decode7|valA[22]~488_combout  & (\myprocessor|execute01|F[22]~24_combout  & (\myprocessor|decode7|valA[23]~509_combout  $ (!\myprocessor|execute01|F[23]~23_combout )))) # 
// (!\myprocessor|decode7|valA[22]~488_combout  & (!\myprocessor|execute01|F[22]~24_combout  & (\myprocessor|decode7|valA[23]~509_combout  $ (!\myprocessor|execute01|F[23]~23_combout ))))

	.dataa(\myprocessor|decode7|valA[22]~488_combout ),
	.datab(\myprocessor|execute01|F[22]~24_combout ),
	.datac(\myprocessor|decode7|valA[23]~509_combout ),
	.datad(\myprocessor|execute01|F[23]~23_combout ),
	.cin(gnd),
	.combout(\myprocessor|branch~14_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|branch~14 .lut_mask = 16'h9009;
defparam \myprocessor|branch~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N30
cycloneive_lcell_comb \myprocessor|branch~11 (
// Equation(s):
// \myprocessor|branch~11_combout  = (\myprocessor|execute01|F[14]~18_combout  & (\myprocessor|decode7|valA[14]~362_combout  & (\myprocessor|decode7|valA[15]~383_combout  $ (!\myprocessor|execute01|F[15]~17_combout )))) # 
// (!\myprocessor|execute01|F[14]~18_combout  & (!\myprocessor|decode7|valA[14]~362_combout  & (\myprocessor|decode7|valA[15]~383_combout  $ (!\myprocessor|execute01|F[15]~17_combout ))))

	.dataa(\myprocessor|execute01|F[14]~18_combout ),
	.datab(\myprocessor|decode7|valA[15]~383_combout ),
	.datac(\myprocessor|decode7|valA[14]~362_combout ),
	.datad(\myprocessor|execute01|F[15]~17_combout ),
	.cin(gnd),
	.combout(\myprocessor|branch~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|branch~11 .lut_mask = 16'h8421;
defparam \myprocessor|branch~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N18
cycloneive_lcell_comb \myprocessor|branch~12 (
// Equation(s):
// \myprocessor|branch~12_combout  = (\myprocessor|execute01|F[18]~20_combout  & (\myprocessor|decode7|valA[18]~404_combout  & (\myprocessor|decode7|valA[19]~425_combout  $ (!\myprocessor|execute01|F[19]~19_combout )))) # 
// (!\myprocessor|execute01|F[18]~20_combout  & (!\myprocessor|decode7|valA[18]~404_combout  & (\myprocessor|decode7|valA[19]~425_combout  $ (!\myprocessor|execute01|F[19]~19_combout ))))

	.dataa(\myprocessor|execute01|F[18]~20_combout ),
	.datab(\myprocessor|decode7|valA[18]~404_combout ),
	.datac(\myprocessor|decode7|valA[19]~425_combout ),
	.datad(\myprocessor|execute01|F[19]~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|branch~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|branch~12 .lut_mask = 16'h9009;
defparam \myprocessor|branch~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N0
cycloneive_lcell_comb \myprocessor|branch~15 (
// Equation(s):
// \myprocessor|branch~15_combout  = (\myprocessor|branch~13_combout  & (\myprocessor|branch~14_combout  & (\myprocessor|branch~11_combout  & \myprocessor|branch~12_combout )))

	.dataa(\myprocessor|branch~13_combout ),
	.datab(\myprocessor|branch~14_combout ),
	.datac(\myprocessor|branch~11_combout ),
	.datad(\myprocessor|branch~12_combout ),
	.cin(gnd),
	.combout(\myprocessor|branch~15_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|branch~15 .lut_mask = 16'h8000;
defparam \myprocessor|branch~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N0
cycloneive_lcell_comb \myprocessor|branch~17 (
// Equation(s):
// \myprocessor|branch~17_combout  = (\myprocessor|decode7|valA[27]~593_combout  & (\myprocessor|execute01|F[27]~27_combout  & (\myprocessor|decode7|valA[26]~572_combout  $ (!\myprocessor|execute01|F[26]~28_combout )))) # 
// (!\myprocessor|decode7|valA[27]~593_combout  & (!\myprocessor|execute01|F[27]~27_combout  & (\myprocessor|decode7|valA[26]~572_combout  $ (!\myprocessor|execute01|F[26]~28_combout ))))

	.dataa(\myprocessor|decode7|valA[27]~593_combout ),
	.datab(\myprocessor|decode7|valA[26]~572_combout ),
	.datac(\myprocessor|execute01|F[27]~27_combout ),
	.datad(\myprocessor|execute01|F[26]~28_combout ),
	.cin(gnd),
	.combout(\myprocessor|branch~17_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|branch~17 .lut_mask = 16'h8421;
defparam \myprocessor|branch~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N16
cycloneive_lcell_comb \myprocessor|branch~18 (
// Equation(s):
// \myprocessor|branch~18_combout  = (\myprocessor|decode7|valA[29]~635_combout  & (\myprocessor|execute01|F[29]~29_combout  & (\myprocessor|execute01|F[28]~30_combout  $ (!\myprocessor|decode7|valA[28]~614_combout )))) # 
// (!\myprocessor|decode7|valA[29]~635_combout  & (!\myprocessor|execute01|F[29]~29_combout  & (\myprocessor|execute01|F[28]~30_combout  $ (!\myprocessor|decode7|valA[28]~614_combout ))))

	.dataa(\myprocessor|decode7|valA[29]~635_combout ),
	.datab(\myprocessor|execute01|F[28]~30_combout ),
	.datac(\myprocessor|decode7|valA[28]~614_combout ),
	.datad(\myprocessor|execute01|F[29]~29_combout ),
	.cin(gnd),
	.combout(\myprocessor|branch~18_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|branch~18 .lut_mask = 16'h8241;
defparam \myprocessor|branch~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N30
cycloneive_lcell_comb \myprocessor|branch~16 (
// Equation(s):
// \myprocessor|branch~16_combout  = (\myprocessor|execute01|F[24]~26_combout  & (\myprocessor|decode7|valA[24]~530_combout  & (\myprocessor|decode7|valA[25]~551_combout  $ (!\myprocessor|execute01|F[25]~25_combout )))) # 
// (!\myprocessor|execute01|F[24]~26_combout  & (!\myprocessor|decode7|valA[24]~530_combout  & (\myprocessor|decode7|valA[25]~551_combout  $ (!\myprocessor|execute01|F[25]~25_combout ))))

	.dataa(\myprocessor|execute01|F[24]~26_combout ),
	.datab(\myprocessor|decode7|valA[25]~551_combout ),
	.datac(\myprocessor|decode7|valA[24]~530_combout ),
	.datad(\myprocessor|execute01|F[25]~25_combout ),
	.cin(gnd),
	.combout(\myprocessor|branch~16_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|branch~16 .lut_mask = 16'h8421;
defparam \myprocessor|branch~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N10
cycloneive_lcell_comb \myprocessor|branch~19 (
// Equation(s):
// \myprocessor|branch~19_combout  = (\myprocessor|execute01|F[31]~32_combout  & (\myprocessor|decode7|valA[31]~656_combout  & (\myprocessor|execute01|F[30]~31_combout  $ (!\myprocessor|decode7|valA[30]~677_combout )))) # 
// (!\myprocessor|execute01|F[31]~32_combout  & (!\myprocessor|decode7|valA[31]~656_combout  & (\myprocessor|execute01|F[30]~31_combout  $ (!\myprocessor|decode7|valA[30]~677_combout ))))

	.dataa(\myprocessor|execute01|F[31]~32_combout ),
	.datab(\myprocessor|execute01|F[30]~31_combout ),
	.datac(\myprocessor|decode7|valA[30]~677_combout ),
	.datad(\myprocessor|decode7|valA[31]~656_combout ),
	.cin(gnd),
	.combout(\myprocessor|branch~19_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|branch~19 .lut_mask = 16'h8241;
defparam \myprocessor|branch~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N28
cycloneive_lcell_comb \myprocessor|branch~20 (
// Equation(s):
// \myprocessor|branch~20_combout  = (\myprocessor|branch~17_combout  & (\myprocessor|branch~18_combout  & (\myprocessor|branch~16_combout  & \myprocessor|branch~19_combout )))

	.dataa(\myprocessor|branch~17_combout ),
	.datab(\myprocessor|branch~18_combout ),
	.datac(\myprocessor|branch~16_combout ),
	.datad(\myprocessor|branch~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|branch~20_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|branch~20 .lut_mask = 16'h8000;
defparam \myprocessor|branch~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N14
cycloneive_lcell_comb \myprocessor|branch~21 (
// Equation(s):
// \myprocessor|branch~21_combout  = (\myprocessor|branch~10_combout  & (\myprocessor|branch~15_combout  & \myprocessor|branch~20_combout ))

	.dataa(gnd),
	.datab(\myprocessor|branch~10_combout ),
	.datac(\myprocessor|branch~15_combout ),
	.datad(\myprocessor|branch~20_combout ),
	.cin(gnd),
	.combout(\myprocessor|branch~21_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|branch~21 .lut_mask = 16'hC000;
defparam \myprocessor|branch~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N28
cycloneive_lcell_comb \myprocessor|branch~22 (
// Equation(s):
// \myprocessor|branch~22_combout  = (\myprocessor|decode1|Equal8~1_combout  & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [28] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [27] & 
// !\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [29])))

	.dataa(\myprocessor|decode1|Equal8~1_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [28]),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [27]),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\myprocessor|branch~22_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|branch~22 .lut_mask = 16'h0008;
defparam \myprocessor|branch~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N6
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|signed_overflow~0 (
// Equation(s):
// \myprocessor|execute02|adder_inst|signed_overflow~0_combout  = (\myprocessor|execute02|adder_inst|lower|cout~0_combout  & (\myprocessor|execute02|adder_inst|upper1|carry[15]~13_combout )) # (!\myprocessor|execute02|adder_inst|lower|cout~0_combout  & 
// ((\myprocessor|execute02|adder_inst|upper0|carry[15]~13_combout )))

	.dataa(\myprocessor|execute02|adder_inst|upper1|carry[15]~13_combout ),
	.datab(gnd),
	.datac(\myprocessor|execute02|adder_inst|lower|cout~0_combout ),
	.datad(\myprocessor|execute02|adder_inst|upper0|carry[15]~13_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|signed_overflow~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|signed_overflow~0 .lut_mask = 16'hAFA0;
defparam \myprocessor|execute02|adder_inst|signed_overflow~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N8
cycloneive_lcell_comb \myprocessor|execute02|adder_inst|signed_overflow~1 (
// Equation(s):
// \myprocessor|execute02|adder_inst|signed_overflow~1_combout  = (\myprocessor|execute02|adder_inst|signed_overflow~0_combout  & (!\myprocessor|decode7|valA[31]~656_combout  & (\myprocessor|execute01|F[31]~32_combout  $ 
// (\myprocessor|decode1|ALUopcode[0]~1_combout )))) # (!\myprocessor|execute02|adder_inst|signed_overflow~0_combout  & (\myprocessor|decode7|valA[31]~656_combout  & (\myprocessor|execute01|F[31]~32_combout  $ (!\myprocessor|decode1|ALUopcode[0]~1_combout 
// ))))

	.dataa(\myprocessor|execute02|adder_inst|signed_overflow~0_combout ),
	.datab(\myprocessor|execute01|F[31]~32_combout ),
	.datac(\myprocessor|decode1|ALUopcode[0]~1_combout ),
	.datad(\myprocessor|decode7|valA[31]~656_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute02|adder_inst|signed_overflow~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute02|adder_inst|signed_overflow~1 .lut_mask = 16'h4128;
defparam \myprocessor|execute02|adder_inst|signed_overflow~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N20
cycloneive_lcell_comb \myprocessor|branch (
// Equation(s):
// \myprocessor|branch~combout  = (\myprocessor|branch~21_combout ) # ((\myprocessor|branch~22_combout  & (\myprocessor|execute02|adder_inst|signed_overflow~1_combout  $ (!\myprocessor|execute02|adder_inst|upper|F[15]~0_combout ))))

	.dataa(\myprocessor|branch~21_combout ),
	.datab(\myprocessor|branch~22_combout ),
	.datac(\myprocessor|execute02|adder_inst|signed_overflow~1_combout ),
	.datad(\myprocessor|execute02|adder_inst|upper|F[15]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|branch~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|branch .lut_mask = 16'hEAAE;
defparam \myprocessor|branch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N22
cycloneive_lcell_comb \myprocessor|execute11|F[1]~0 (
// Equation(s):
// \myprocessor|execute11|F[1]~0_combout  = (\myprocessor|branch~combout ) # ((!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [28] & (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [29] & \myprocessor|decode1|Equal8~1_combout )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [28]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [29]),
	.datac(\myprocessor|decode1|Equal8~1_combout ),
	.datad(\myprocessor|branch~combout ),
	.cin(gnd),
	.combout(\myprocessor|execute11|F[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute11|F[1]~0 .lut_mask = 16'hFF40;
defparam \myprocessor|execute11|F[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N14
cycloneive_lcell_comb \myprocessor|fetch1|F~5 (
// Equation(s):
// \myprocessor|fetch1|F~5_combout  = (\myprocessor|execute11|F[1]~0_combout  & (\myprocessor|msimDummy9~combout  & ((\myprocessor|fetch4|sum_s~2_combout )))) # (!\myprocessor|execute11|F[1]~0_combout  & ((\myprocessor|msimDummy9~combout  & 
// (\myprocessor|decode7|valB[3]~115_combout )) # (!\myprocessor|msimDummy9~combout  & ((\myprocessor|fetch4|sum_s~2_combout )))))

	.dataa(\myprocessor|execute11|F[1]~0_combout ),
	.datab(\myprocessor|msimDummy9~combout ),
	.datac(\myprocessor|decode7|valB[3]~115_combout ),
	.datad(\myprocessor|fetch4|sum_s~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|fetch1|F~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|fetch1|F~5 .lut_mask = 16'hD940;
defparam \myprocessor|fetch1|F~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N24
cycloneive_lcell_comb \myprocessor|fetch1|F~4 (
// Equation(s):
// \myprocessor|fetch1|F~4_combout  = \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [3] $ (((\myprocessor|msimDummy9~combout  & \myprocessor|execute08|carry[3]~1_combout )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [3]),
	.datab(gnd),
	.datac(\myprocessor|msimDummy9~combout ),
	.datad(\myprocessor|execute08|carry[3]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|fetch1|F~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|fetch1|F~4 .lut_mask = 16'h5AAA;
defparam \myprocessor|fetch1|F~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N18
cycloneive_lcell_comb \myprocessor|fetch1|F~6 (
// Equation(s):
// \myprocessor|fetch1|F~6_combout  = (\resetn~input_o  & (\myprocessor|fetch1|F~5_combout  $ (((\myprocessor|execute11|F[1]~0_combout  & \myprocessor|fetch1|F~4_combout )))))

	.dataa(\resetn~input_o ),
	.datab(\myprocessor|fetch1|F~5_combout ),
	.datac(\myprocessor|execute11|F[1]~0_combout ),
	.datad(\myprocessor|fetch1|F~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|fetch1|F~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|fetch1|F~6 .lut_mask = 16'h2888;
defparam \myprocessor|fetch1|F~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N16
cycloneive_lcell_comb \myprocessor|msimDummy9 (
// Equation(s):
// \myprocessor|msimDummy9~combout  = (\myprocessor|branch~combout ) # ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [28] & (!\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [29] & \myprocessor|decode1|Equal8~0_combout )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [28]),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [29]),
	.datac(\myprocessor|decode1|Equal8~0_combout ),
	.datad(\myprocessor|branch~combout ),
	.cin(gnd),
	.combout(\myprocessor|msimDummy9~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|msimDummy9 .lut_mask = 16'hFF20;
defparam \myprocessor|msimDummy9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y40_N22
cycloneive_lcell_comb \myprocessor|execute11|F[2]~3 (
// Equation(s):
// \myprocessor|execute11|F[2]~3_combout  = (\myprocessor|msimDummy9~combout  & (((\myprocessor|execute11|F[1]~0_combout )))) # (!\myprocessor|msimDummy9~combout  & ((\myprocessor|execute11|F[1]~0_combout  & 
// (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [2])) # (!\myprocessor|execute11|F[1]~0_combout  & ((\myprocessor|fetch4|sum_s~1_combout )))))

	.dataa(\myprocessor|msimDummy9~combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [2]),
	.datac(\myprocessor|fetch4|sum_s~1_combout ),
	.datad(\myprocessor|execute11|F[1]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute11|F[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute11|F[2]~3 .lut_mask = 16'hEE50;
defparam \myprocessor|execute11|F[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y40_N16
cycloneive_lcell_comb \myprocessor|execute08|sum[2] (
// Equation(s):
// \myprocessor|execute08|sum [2] = \myprocessor|fetch4|sum_s~1_combout  $ (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [2] $ (\myprocessor|execute08|carry[2]~0_combout ))

	.dataa(gnd),
	.datab(\myprocessor|fetch4|sum_s~1_combout ),
	.datac(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [2]),
	.datad(\myprocessor|execute08|carry[2]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute08|sum [2]),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute08|sum[2] .lut_mask = 16'hC33C;
defparam \myprocessor|execute08|sum[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y40_N10
cycloneive_lcell_comb \myprocessor|execute11|F[2]~4 (
// Equation(s):
// \myprocessor|execute11|F[2]~4_combout  = (\myprocessor|msimDummy9~combout  & ((\myprocessor|execute11|F[2]~3_combout  & ((\myprocessor|execute08|sum [2]))) # (!\myprocessor|execute11|F[2]~3_combout  & (\myprocessor|decode7|valB[2]~95_combout )))) # 
// (!\myprocessor|msimDummy9~combout  & (((\myprocessor|execute11|F[2]~3_combout ))))

	.dataa(\myprocessor|msimDummy9~combout ),
	.datab(\myprocessor|decode7|valB[2]~95_combout ),
	.datac(\myprocessor|execute11|F[2]~3_combout ),
	.datad(\myprocessor|execute08|sum [2]),
	.cin(gnd),
	.combout(\myprocessor|execute11|F[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute11|F[2]~4 .lut_mask = 16'hF858;
defparam \myprocessor|execute11|F[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y40_N20
cycloneive_lcell_comb \myprocessor|fetch1|F~3 (
// Equation(s):
// \myprocessor|fetch1|F~3_combout  = (\resetn~input_o  & \myprocessor|execute11|F[2]~4_combout )

	.dataa(gnd),
	.datab(\resetn~input_o ),
	.datac(gnd),
	.datad(\myprocessor|execute11|F[2]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|fetch1|F~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|fetch1|F~3 .lut_mask = 16'hCC00;
defparam \myprocessor|fetch1|F~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N2
cycloneive_lcell_comb \myprocessor|execute08|sum[1]~4 (
// Equation(s):
// \myprocessor|execute08|sum[1]~4_combout  = \myprocessor|fetch2|bits:1:r~q  $ (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [1] $ (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [0]) # (\myprocessor|fetch2|bits:0:r~q ))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [0]),
	.datab(\myprocessor|fetch2|bits:0:r~q ),
	.datac(\myprocessor|fetch2|bits:1:r~q ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\myprocessor|execute08|sum[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute08|sum[1]~4 .lut_mask = 16'hE11E;
defparam \myprocessor|execute08|sum[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N16
cycloneive_lcell_comb \myprocessor|execute11|F[1]~1 (
// Equation(s):
// \myprocessor|execute11|F[1]~1_combout  = (\myprocessor|execute11|F[1]~0_combout  & (((\myprocessor|msimDummy9~combout )))) # (!\myprocessor|execute11|F[1]~0_combout  & ((\myprocessor|msimDummy9~combout  & (\myprocessor|decode7|valB[1]~175_combout )) # 
// (!\myprocessor|msimDummy9~combout  & ((\myprocessor|fetch4|sum_s~0_combout )))))

	.dataa(\myprocessor|execute11|F[1]~0_combout ),
	.datab(\myprocessor|decode7|valB[1]~175_combout ),
	.datac(\myprocessor|msimDummy9~combout ),
	.datad(\myprocessor|fetch4|sum_s~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute11|F[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute11|F[1]~1 .lut_mask = 16'hE5E0;
defparam \myprocessor|execute11|F[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N28
cycloneive_lcell_comb \myprocessor|execute11|F[1]~2 (
// Equation(s):
// \myprocessor|execute11|F[1]~2_combout  = (\myprocessor|execute11|F[1]~0_combout  & ((\myprocessor|execute11|F[1]~1_combout  & (\myprocessor|execute08|sum[1]~4_combout )) # (!\myprocessor|execute11|F[1]~1_combout  & 
// ((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [1]))))) # (!\myprocessor|execute11|F[1]~0_combout  & (((\myprocessor|execute11|F[1]~1_combout ))))

	.dataa(\myprocessor|execute08|sum[1]~4_combout ),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [1]),
	.datac(\myprocessor|execute11|F[1]~0_combout ),
	.datad(\myprocessor|execute11|F[1]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|execute11|F[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|execute11|F[1]~2 .lut_mask = 16'hAFC0;
defparam \myprocessor|execute11|F[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N4
cycloneive_lcell_comb \myprocessor|fetch1|F~2 (
// Equation(s):
// \myprocessor|fetch1|F~2_combout  = (\resetn~input_o  & \myprocessor|execute11|F[1]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\resetn~input_o ),
	.datad(\myprocessor|execute11|F[1]~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|fetch1|F~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|fetch1|F~2 .lut_mask = 16'hF000;
defparam \myprocessor|fetch1|F~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N10
cycloneive_lcell_comb \myprocessor|fetch1|F~0 (
// Equation(s):
// \myprocessor|fetch1|F~0_combout  = (\myprocessor|execute11|F[1]~0_combout  & (\myprocessor|msimDummy9~combout  & ((!\myprocessor|fetch2|bits:0:r~q )))) # (!\myprocessor|execute11|F[1]~0_combout  & ((\myprocessor|msimDummy9~combout  & 
// (!\myprocessor|decode7|valB[0]~75_combout )) # (!\myprocessor|msimDummy9~combout  & ((\myprocessor|fetch2|bits:0:r~q )))))

	.dataa(\myprocessor|execute11|F[1]~0_combout ),
	.datab(\myprocessor|msimDummy9~combout ),
	.datac(\myprocessor|decode7|valB[0]~75_combout ),
	.datad(\myprocessor|fetch2|bits:0:r~q ),
	.cin(gnd),
	.combout(\myprocessor|fetch1|F~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|fetch1|F~0 .lut_mask = 16'h158C;
defparam \myprocessor|fetch1|F~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N0
cycloneive_lcell_comb \myprocessor|fetch1|F~1 (
// Equation(s):
// \myprocessor|fetch1|F~1_combout  = (\resetn~input_o  & (\myprocessor|fetch1|F~0_combout  $ (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [0]) # (!\myprocessor|execute11|F[1]~0_combout )))))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [0]),
	.datab(\myprocessor|execute11|F[1]~0_combout ),
	.datac(\resetn~input_o ),
	.datad(\myprocessor|fetch1|F~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|fetch1|F~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|fetch1|F~1 .lut_mask = 16'h40B0;
defparam \myprocessor|fetch1|F~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N0
cycloneive_lcell_comb \myprocessor|decode4|F[3]~0 (
// Equation(s):
// \myprocessor|decode4|F[3]~0_combout  = (\myprocessor|decode1|rd_to_rt~0_combout  & (((\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [25])))) # (!\myprocessor|decode1|rd_to_rt~0_combout  & 
// (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [15] & (!\myprocessor|decode1|rt_zero~0_combout )))

	.dataa(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [15]),
	.datab(\myprocessor|decode1|rd_to_rt~0_combout ),
	.datac(\myprocessor|decode1|rt_zero~0_combout ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\myprocessor|decode4|F[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode4|F[3]~0 .lut_mask = 16'hCE02;
defparam \myprocessor|decode4|F[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N10
cycloneive_lcell_comb \myprocessor|decode7|valB[21]~20 (
// Equation(s):
// \myprocessor|decode7|valB[21]~20_combout  = (\myprocessor|decode4|F[4]~1_combout ) # ((\myprocessor|decode4|F[3]~0_combout  & \myprocessor|decode4|F [2]))

	.dataa(gnd),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode4|F [2]),
	.datad(\myprocessor|decode4|F[4]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[21]~20_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[21]~20 .lut_mask = 16'hFFC0;
defparam \myprocessor|decode7|valB[21]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N8
cycloneive_lcell_comb \myprocessor|decode7|valB[6]~53 (
// Equation(s):
// \myprocessor|decode7|valB[6]~53_combout  = (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[21]~5_combout ) # ((\myprocessor|decode7|regs:15:reg_array|r|bits:6:r~q )))) # (!\myprocessor|decode7|valB[21]~6_combout  & 
// (!\myprocessor|decode7|valB[21]~5_combout  & (\myprocessor|decode7|regs:13:reg_array|r|bits:6:r~q )))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|valB[21]~5_combout ),
	.datac(\myprocessor|decode7|regs:13:reg_array|r|bits:6:r~q ),
	.datad(\myprocessor|decode7|regs:15:reg_array|r|bits:6:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[6]~53_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[6]~53 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valB[6]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N26
cycloneive_lcell_comb \myprocessor|decode7|valB[6]~54 (
// Equation(s):
// \myprocessor|decode7|valB[6]~54_combout  = (\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[6]~53_combout  & (\myprocessor|decode7|regs:14:reg_array|r|bits:6:r~q )) # (!\myprocessor|decode7|valB[6]~53_combout  & 
// ((\myprocessor|decode7|regs:12:reg_array|r|bits:6:r~q ))))) # (!\myprocessor|decode7|valB[21]~5_combout  & (((\myprocessor|decode7|valB[6]~53_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|regs:14:reg_array|r|bits:6:r~q ),
	.datac(\myprocessor|decode7|valB[6]~53_combout ),
	.datad(\myprocessor|decode7|regs:12:reg_array|r|bits:6:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[6]~54_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[6]~54 .lut_mask = 16'hDAD0;
defparam \myprocessor|decode7|valB[6]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N30
cycloneive_lcell_comb \myprocessor|decode7|valB[6]~38 (
// Equation(s):
// \myprocessor|decode7|valB[6]~38_combout  = (\myprocessor|decode4|F[3]~0_combout  & (\myprocessor|decode4|F [2])) # (!\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode4|F [2] & ((\myprocessor|decode7|regs:23:reg_array|r|bits:6:r~q ))) # 
// (!\myprocessor|decode4|F [2] & (\myprocessor|decode7|regs:19:reg_array|r|bits:6:r~q ))))

	.dataa(\myprocessor|decode4|F[3]~0_combout ),
	.datab(\myprocessor|decode4|F [2]),
	.datac(\myprocessor|decode7|regs:19:reg_array|r|bits:6:r~q ),
	.datad(\myprocessor|decode7|regs:23:reg_array|r|bits:6:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[6]~38 .lut_mask = 16'hDC98;
defparam \myprocessor|decode7|valB[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N6
cycloneive_lcell_comb \myprocessor|decode7|valB[6]~39 (
// Equation(s):
// \myprocessor|decode7|valB[6]~39_combout  = (\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|valB[6]~38_combout  & (\myprocessor|decode7|regs:31:reg_array|r|bits:6:r~q )) # (!\myprocessor|decode7|valB[6]~38_combout  & 
// ((\myprocessor|decode7|regs:27:reg_array|r|bits:6:r~q ))))) # (!\myprocessor|decode4|F[3]~0_combout  & (\myprocessor|decode7|valB[6]~38_combout ))

	.dataa(\myprocessor|decode4|F[3]~0_combout ),
	.datab(\myprocessor|decode7|valB[6]~38_combout ),
	.datac(\myprocessor|decode7|regs:31:reg_array|r|bits:6:r~q ),
	.datad(\myprocessor|decode7|regs:27:reg_array|r|bits:6:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[6]~39_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[6]~39 .lut_mask = 16'hE6C4;
defparam \myprocessor|decode7|valB[6]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N20
cycloneive_lcell_comb \myprocessor|decode7|valB[6]~40 (
// Equation(s):
// \myprocessor|decode7|valB[6]~40_combout  = (\myprocessor|decode4|F [2] & ((\myprocessor|decode4|F[3]~0_combout ) # ((\myprocessor|decode7|regs:21:reg_array|r|bits:6:r~q )))) # (!\myprocessor|decode4|F [2] & (!\myprocessor|decode4|F[3]~0_combout  & 
// (\myprocessor|decode7|regs:17:reg_array|r|bits:6:r~q )))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:17:reg_array|r|bits:6:r~q ),
	.datad(\myprocessor|decode7|regs:21:reg_array|r|bits:6:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[6]~40_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[6]~40 .lut_mask = 16'hBA98;
defparam \myprocessor|decode7|valB[6]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N14
cycloneive_lcell_comb \myprocessor|decode7|valB[6]~41 (
// Equation(s):
// \myprocessor|decode7|valB[6]~41_combout  = (\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|valB[6]~40_combout  & ((\myprocessor|decode7|regs:29:reg_array|r|bits:6:r~q ))) # (!\myprocessor|decode7|valB[6]~40_combout  & 
// (\myprocessor|decode7|regs:25:reg_array|r|bits:6:r~q )))) # (!\myprocessor|decode4|F[3]~0_combout  & (((\myprocessor|decode7|valB[6]~40_combout ))))

	.dataa(\myprocessor|decode7|regs:25:reg_array|r|bits:6:r~q ),
	.datab(\myprocessor|decode4|F[3]~0_combout ),
	.datac(\myprocessor|decode7|regs:29:reg_array|r|bits:6:r~q ),
	.datad(\myprocessor|decode7|valB[6]~40_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[6]~41_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[6]~41 .lut_mask = 16'hF388;
defparam \myprocessor|decode7|valB[6]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N0
cycloneive_lcell_comb \myprocessor|decode7|valB[6]~42 (
// Equation(s):
// \myprocessor|decode7|valB[6]~42_combout  = (\myprocessor|decode7|valB[21]~5_combout  & (((\myprocessor|decode7|valB[21]~6_combout )))) # (!\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[21]~6_combout  & 
// (\myprocessor|decode7|valB[6]~39_combout )) # (!\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[6]~41_combout )))))

	.dataa(\myprocessor|decode7|valB[6]~39_combout ),
	.datab(\myprocessor|decode7|valB[6]~41_combout ),
	.datac(\myprocessor|decode7|valB[21]~5_combout ),
	.datad(\myprocessor|decode7|valB[21]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[6]~42_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[6]~42 .lut_mask = 16'hFA0C;
defparam \myprocessor|decode7|valB[6]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N20
cycloneive_lcell_comb \myprocessor|decode7|valB[6]~36 (
// Equation(s):
// \myprocessor|decode7|valB[6]~36_combout  = (\myprocessor|decode4|F [2] & (((\myprocessor|decode4|F[3]~0_combout )))) # (!\myprocessor|decode4|F [2] & ((\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode7|regs:24:reg_array|r|bits:6:r~q ))) # 
// (!\myprocessor|decode4|F[3]~0_combout  & (\myprocessor|decode7|regs:16:reg_array|r|bits:6:r~q ))))

	.dataa(\myprocessor|decode7|regs:16:reg_array|r|bits:6:r~q ),
	.datab(\myprocessor|decode4|F [2]),
	.datac(\myprocessor|decode7|regs:24:reg_array|r|bits:6:r~q ),
	.datad(\myprocessor|decode4|F[3]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[6]~36 .lut_mask = 16'hFC22;
defparam \myprocessor|decode7|valB[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N28
cycloneive_lcell_comb \myprocessor|decode7|valB[6]~37 (
// Equation(s):
// \myprocessor|decode7|valB[6]~37_combout  = (\myprocessor|decode7|valB[6]~36_combout  & ((\myprocessor|decode7|regs:28:reg_array|r|bits:6:r~q ) # ((!\myprocessor|decode4|F [2])))) # (!\myprocessor|decode7|valB[6]~36_combout  & 
// (((\myprocessor|decode7|regs:20:reg_array|r|bits:6:r~q  & \myprocessor|decode4|F [2]))))

	.dataa(\myprocessor|decode7|valB[6]~36_combout ),
	.datab(\myprocessor|decode7|regs:28:reg_array|r|bits:6:r~q ),
	.datac(\myprocessor|decode7|regs:20:reg_array|r|bits:6:r~q ),
	.datad(\myprocessor|decode4|F [2]),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[6]~37 .lut_mask = 16'hD8AA;
defparam \myprocessor|decode7|valB[6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N6
cycloneive_lcell_comb \myprocessor|decode7|valB[6]~43 (
// Equation(s):
// \myprocessor|decode7|valB[6]~43_combout  = (\myprocessor|decode4|F[3]~0_combout  & ((\myprocessor|decode4|F [2]) # ((\myprocessor|decode7|regs:26:reg_array|r|bits:6:r~q )))) # (!\myprocessor|decode4|F[3]~0_combout  & (!\myprocessor|decode4|F [2] & 
// ((\myprocessor|decode7|regs:18:reg_array|r|bits:6:r~q ))))

	.dataa(\myprocessor|decode4|F[3]~0_combout ),
	.datab(\myprocessor|decode4|F [2]),
	.datac(\myprocessor|decode7|regs:26:reg_array|r|bits:6:r~q ),
	.datad(\myprocessor|decode7|regs:18:reg_array|r|bits:6:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[6]~43_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[6]~43 .lut_mask = 16'hB9A8;
defparam \myprocessor|decode7|valB[6]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N10
cycloneive_lcell_comb \myprocessor|decode7|valB[6]~44 (
// Equation(s):
// \myprocessor|decode7|valB[6]~44_combout  = (\myprocessor|decode4|F [2] & ((\myprocessor|decode7|valB[6]~43_combout  & (\myprocessor|decode7|regs:30:reg_array|r|bits:6:r~q )) # (!\myprocessor|decode7|valB[6]~43_combout  & 
// ((\myprocessor|decode7|regs:22:reg_array|r|bits:6:r~q ))))) # (!\myprocessor|decode4|F [2] & (\myprocessor|decode7|valB[6]~43_combout ))

	.dataa(\myprocessor|decode4|F [2]),
	.datab(\myprocessor|decode7|valB[6]~43_combout ),
	.datac(\myprocessor|decode7|regs:30:reg_array|r|bits:6:r~q ),
	.datad(\myprocessor|decode7|regs:22:reg_array|r|bits:6:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[6]~44_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[6]~44 .lut_mask = 16'hE6C4;
defparam \myprocessor|decode7|valB[6]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N4
cycloneive_lcell_comb \myprocessor|decode7|valB[6]~45 (
// Equation(s):
// \myprocessor|decode7|valB[6]~45_combout  = (\myprocessor|decode7|valB[6]~42_combout  & (((\myprocessor|decode7|valB[6]~44_combout )) # (!\myprocessor|decode7|valB[21]~5_combout ))) # (!\myprocessor|decode7|valB[6]~42_combout  & 
// (\myprocessor|decode7|valB[21]~5_combout  & (\myprocessor|decode7|valB[6]~37_combout )))

	.dataa(\myprocessor|decode7|valB[6]~42_combout ),
	.datab(\myprocessor|decode7|valB[21]~5_combout ),
	.datac(\myprocessor|decode7|valB[6]~37_combout ),
	.datad(\myprocessor|decode7|valB[6]~44_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[6]~45_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[6]~45 .lut_mask = 16'hEA62;
defparam \myprocessor|decode7|valB[6]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N22
cycloneive_lcell_comb \myprocessor|decode7|valB[6]~46 (
// Equation(s):
// \myprocessor|decode7|valB[6]~46_combout  = (\myprocessor|decode7|valB[21]~6_combout  & (((\myprocessor|decode7|valB[21]~5_combout )))) # (!\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|valB[21]~5_combout  & 
// (\myprocessor|decode7|regs:8:reg_array|r|bits:6:r~q )) # (!\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|regs:9:reg_array|r|bits:6:r~q )))))

	.dataa(\myprocessor|decode7|valB[21]~6_combout ),
	.datab(\myprocessor|decode7|regs:8:reg_array|r|bits:6:r~q ),
	.datac(\myprocessor|decode7|regs:9:reg_array|r|bits:6:r~q ),
	.datad(\myprocessor|decode7|valB[21]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[6]~46_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[6]~46 .lut_mask = 16'hEE50;
defparam \myprocessor|decode7|valB[6]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N8
cycloneive_lcell_comb \myprocessor|decode7|valB[6]~47 (
// Equation(s):
// \myprocessor|decode7|valB[6]~47_combout  = (\myprocessor|decode7|valB[6]~46_combout  & (((\myprocessor|decode7|regs:10:reg_array|r|bits:6:r~q )) # (!\myprocessor|decode7|valB[21]~6_combout ))) # (!\myprocessor|decode7|valB[6]~46_combout  & 
// (\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|regs:11:reg_array|r|bits:6:r~q ))))

	.dataa(\myprocessor|decode7|valB[6]~46_combout ),
	.datab(\myprocessor|decode7|valB[21]~6_combout ),
	.datac(\myprocessor|decode7|regs:10:reg_array|r|bits:6:r~q ),
	.datad(\myprocessor|decode7|regs:11:reg_array|r|bits:6:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[6]~47_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[6]~47 .lut_mask = 16'hE6A2;
defparam \myprocessor|decode7|valB[6]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N8
cycloneive_lcell_comb \myprocessor|decode7|valB[6]~48 (
// Equation(s):
// \myprocessor|decode7|valB[6]~48_combout  = (\myprocessor|decode7|valB[21]~5_combout  & (((\myprocessor|decode7|valB[21]~6_combout )))) # (!\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[21]~6_combout  & 
// (\myprocessor|decode7|regs:7:reg_array|r|bits:6:r~q )) # (!\myprocessor|decode7|valB[21]~6_combout  & ((\myprocessor|decode7|regs:5:reg_array|r|bits:6:r~q )))))

	.dataa(\myprocessor|decode7|regs:7:reg_array|r|bits:6:r~q ),
	.datab(\myprocessor|decode7|valB[21]~5_combout ),
	.datac(\myprocessor|decode7|regs:5:reg_array|r|bits:6:r~q ),
	.datad(\myprocessor|decode7|valB[21]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[6]~48_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[6]~48 .lut_mask = 16'hEE30;
defparam \myprocessor|decode7|valB[6]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N4
cycloneive_lcell_comb \myprocessor|decode7|valB[6]~49 (
// Equation(s):
// \myprocessor|decode7|valB[6]~49_combout  = (\myprocessor|decode7|valB[21]~5_combout  & ((\myprocessor|decode7|valB[6]~48_combout  & ((\myprocessor|decode7|regs:6:reg_array|r|bits:6:r~q ))) # (!\myprocessor|decode7|valB[6]~48_combout  & 
// (\myprocessor|decode7|regs:4:reg_array|r|bits:6:r~q )))) # (!\myprocessor|decode7|valB[21]~5_combout  & (((\myprocessor|decode7|valB[6]~48_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~5_combout ),
	.datab(\myprocessor|decode7|regs:4:reg_array|r|bits:6:r~q ),
	.datac(\myprocessor|decode7|regs:6:reg_array|r|bits:6:r~q ),
	.datad(\myprocessor|decode7|valB[6]~48_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[6]~49_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[6]~49 .lut_mask = 16'hF588;
defparam \myprocessor|decode7|valB[6]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N16
cycloneive_lcell_comb \myprocessor|decode7|valB[6]~50 (
// Equation(s):
// \myprocessor|decode7|valB[6]~50_combout  = (\myprocessor|decode7|valB[21]~26_combout  & (((\myprocessor|decode7|valB[6]~49_combout ) # (\myprocessor|decode7|valB[21]~23_combout )))) # (!\myprocessor|decode7|valB[21]~26_combout  & 
// (\myprocessor|decode7|regs:1:reg_array|r|bits:6:r~q  & ((!\myprocessor|decode7|valB[21]~23_combout ))))

	.dataa(\myprocessor|decode7|regs:1:reg_array|r|bits:6:r~q ),
	.datab(\myprocessor|decode7|valB[6]~49_combout ),
	.datac(\myprocessor|decode7|valB[21]~26_combout ),
	.datad(\myprocessor|decode7|valB[21]~23_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[6]~50_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[6]~50 .lut_mask = 16'hF0CA;
defparam \myprocessor|decode7|valB[6]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N4
cycloneive_lcell_comb \myprocessor|decode7|valB[6]~51 (
// Equation(s):
// \myprocessor|decode7|valB[6]~51_combout  = (\myprocessor|decode7|valB[21]~656_combout  & ((\myprocessor|decode7|valB[6]~50_combout  & ((\myprocessor|decode7|regs:2:reg_array|r|bits:6:r~q ))) # (!\myprocessor|decode7|valB[6]~50_combout  & 
// (\myprocessor|decode7|regs:3:reg_array|r|bits:6:r~q )))) # (!\myprocessor|decode7|valB[21]~656_combout  & (\myprocessor|decode7|valB[6]~50_combout ))

	.dataa(\myprocessor|decode7|valB[21]~656_combout ),
	.datab(\myprocessor|decode7|valB[6]~50_combout ),
	.datac(\myprocessor|decode7|regs:3:reg_array|r|bits:6:r~q ),
	.datad(\myprocessor|decode7|regs:2:reg_array|r|bits:6:r~q ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[6]~51_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[6]~51 .lut_mask = 16'hEC64;
defparam \myprocessor|decode7|valB[6]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N10
cycloneive_lcell_comb \myprocessor|decode7|valB[6]~52 (
// Equation(s):
// \myprocessor|decode7|valB[6]~52_combout  = (\myprocessor|decode7|valB[21]~20_combout  & (((\myprocessor|decode7|valB[21]~9_combout )))) # (!\myprocessor|decode7|valB[21]~20_combout  & ((\myprocessor|decode7|valB[21]~9_combout  & 
// (\myprocessor|decode7|valB[6]~47_combout )) # (!\myprocessor|decode7|valB[21]~9_combout  & ((\myprocessor|decode7|valB[6]~51_combout )))))

	.dataa(\myprocessor|decode7|valB[21]~20_combout ),
	.datab(\myprocessor|decode7|valB[6]~47_combout ),
	.datac(\myprocessor|decode7|valB[21]~9_combout ),
	.datad(\myprocessor|decode7|valB[6]~51_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[6]~52_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[6]~52 .lut_mask = 16'hE5E0;
defparam \myprocessor|decode7|valB[6]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N12
cycloneive_lcell_comb \myprocessor|decode7|valB[6]~55 (
// Equation(s):
// \myprocessor|decode7|valB[6]~55_combout  = (\myprocessor|decode7|valB[21]~20_combout  & ((\myprocessor|decode7|valB[6]~52_combout  & (\myprocessor|decode7|valB[6]~54_combout )) # (!\myprocessor|decode7|valB[6]~52_combout  & 
// ((\myprocessor|decode7|valB[6]~45_combout ))))) # (!\myprocessor|decode7|valB[21]~20_combout  & (((\myprocessor|decode7|valB[6]~52_combout ))))

	.dataa(\myprocessor|decode7|valB[21]~20_combout ),
	.datab(\myprocessor|decode7|valB[6]~54_combout ),
	.datac(\myprocessor|decode7|valB[6]~45_combout ),
	.datad(\myprocessor|decode7|valB[6]~52_combout ),
	.cin(gnd),
	.combout(\myprocessor|decode7|valB[6]~55_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode7|valB[6]~55 .lut_mask = 16'hDDA0;
defparam \myprocessor|decode7|valB[6]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N0
cycloneive_lcell_comb \mylcd|Equal0~0 (
// Equation(s):
// \mylcd|Equal0~0_combout  = (!\myprocessor|decode7|valB[6]~55_combout  & !\myprocessor|decode7|valB[5]~35_combout )

	.dataa(\myprocessor|decode7|valB[6]~55_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|decode7|valB[5]~35_combout ),
	.cin(gnd),
	.combout(\mylcd|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Equal0~0 .lut_mask = 16'h0055;
defparam \mylcd|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N24
cycloneive_lcell_comb \mylcd|Equal0~1 (
// Equation(s):
// \mylcd|Equal0~1_combout  = (\myprocessor|decode7|valB[3]~115_combout  & (\myprocessor|decode7|valB[2]~95_combout  & (!\myprocessor|decode7|valB[7]~155_combout  & !\myprocessor|decode7|valB[4]~135_combout )))

	.dataa(\myprocessor|decode7|valB[3]~115_combout ),
	.datab(\myprocessor|decode7|valB[2]~95_combout ),
	.datac(\myprocessor|decode7|valB[7]~155_combout ),
	.datad(\myprocessor|decode7|valB[4]~135_combout ),
	.cin(gnd),
	.combout(\mylcd|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Equal0~1 .lut_mask = 16'h0008;
defparam \mylcd|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N18
cycloneive_lcell_comb \mylcd|Equal0~2 (
// Equation(s):
// \mylcd|Equal0~2_combout  = (\mylcd|Equal0~0_combout  & (!\myprocessor|decode7|valB[1]~175_combout  & (\myprocessor|decode7|valB[0]~75_combout  & \mylcd|Equal0~1_combout )))

	.dataa(\mylcd|Equal0~0_combout ),
	.datab(\myprocessor|decode7|valB[1]~175_combout ),
	.datac(\myprocessor|decode7|valB[0]~75_combout ),
	.datad(\mylcd|Equal0~1_combout ),
	.cin(gnd),
	.combout(\mylcd|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Equal0~2 .lut_mask = 16'h2000;
defparam \mylcd|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N14
cycloneive_lcell_comb \myprocessor|decode1|Equal13~0 (
// Equation(s):
// \myprocessor|decode1|Equal13~0_combout  = (\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [29] & (\myprocessor|decode1|Equal8~0_combout  & \myprocessor|fetch3|altsyncram_component|auto_generated|q_a [28]))

	.dataa(gnd),
	.datab(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [29]),
	.datac(\myprocessor|decode1|Equal8~0_combout ),
	.datad(\myprocessor|fetch3|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\myprocessor|decode1|Equal13~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decode1|Equal13~0 .lut_mask = 16'hC000;
defparam \myprocessor|decode1|Equal13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N18
cycloneive_lcell_comb \mylcd|ptr[3]~0 (
// Equation(s):
// \mylcd|ptr[3]~0_combout  = (\myprocessor|decode1|Equal13~0_combout  & ((\mylcd|Equal0~2_combout ) # ((!\myprocessor|decode7|valB[7]~155_combout  & !\mylcd|Equal0~0_combout ))))

	.dataa(\mylcd|Equal0~2_combout ),
	.datab(\myprocessor|decode1|Equal13~0_combout ),
	.datac(\myprocessor|decode7|valB[7]~155_combout ),
	.datad(\mylcd|Equal0~0_combout ),
	.cin(gnd),
	.combout(\mylcd|ptr[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|ptr[3]~0 .lut_mask = 16'h888C;
defparam \mylcd|ptr[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N20
cycloneive_lcell_comb \mylcd|Add4~6 (
// Equation(s):
// \mylcd|Add4~6_combout  = (\mylcd|index [3] & (!\mylcd|Add4~5 )) # (!\mylcd|index [3] & ((\mylcd|Add4~5 ) # (GND)))
// \mylcd|Add4~7  = CARRY((!\mylcd|Add4~5 ) # (!\mylcd|index [3]))

	.dataa(\mylcd|index [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|Add4~5 ),
	.combout(\mylcd|Add4~6_combout ),
	.cout(\mylcd|Add4~7 ));
// synopsys translate_off
defparam \mylcd|Add4~6 .lut_mask = 16'h5A5F;
defparam \mylcd|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N22
cycloneive_lcell_comb \mylcd|Add4~8 (
// Equation(s):
// \mylcd|Add4~8_combout  = (\mylcd|index [4] & (\mylcd|Add4~7  $ (GND))) # (!\mylcd|index [4] & (!\mylcd|Add4~7  & VCC))
// \mylcd|Add4~9  = CARRY((\mylcd|index [4] & !\mylcd|Add4~7 ))

	.dataa(gnd),
	.datab(\mylcd|index [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|Add4~7 ),
	.combout(\mylcd|Add4~8_combout ),
	.cout(\mylcd|Add4~9 ));
// synopsys translate_off
defparam \mylcd|Add4~8 .lut_mask = 16'hC30C;
defparam \mylcd|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N4
cycloneive_lcell_comb \mylcd|index[4]~7 (
// Equation(s):
// \mylcd|index[4]~7_combout  = (\mylcd|index~2_combout  & (\mylcd|Add4~8_combout  & ((\mylcd|LessThan3~1_combout )))) # (!\mylcd|index~2_combout  & (((\mylcd|index [4]))))

	.dataa(\mylcd|Add4~8_combout ),
	.datab(\mylcd|index~2_combout ),
	.datac(\mylcd|index [4]),
	.datad(\mylcd|LessThan3~1_combout ),
	.cin(gnd),
	.combout(\mylcd|index[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|index[4]~7 .lut_mask = 16'hB830;
defparam \mylcd|index[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y47_N5
dffeas \mylcd|index[4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|index[4]~7_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|index [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|index[4] .is_wysiwyg = "true";
defparam \mylcd|index[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N24
cycloneive_lcell_comb \mylcd|Add4~10 (
// Equation(s):
// \mylcd|Add4~10_combout  = \mylcd|Add4~9  $ (\mylcd|index [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|index [5]),
	.cin(\mylcd|Add4~9 ),
	.combout(\mylcd|Add4~10_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Add4~10 .lut_mask = 16'h0FF0;
defparam \mylcd|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y47_N24
cycloneive_lcell_comb \mylcd|index[5]~8 (
// Equation(s):
// \mylcd|index[5]~8_combout  = (\mylcd|index~2_combout  & (\mylcd|Add4~10_combout  & ((!\mylcd|index [5]) # (!\mylcd|LessThan3~0_combout )))) # (!\mylcd|index~2_combout  & (((\mylcd|index [5]))))

	.dataa(\mylcd|LessThan3~0_combout ),
	.datab(\mylcd|Add4~10_combout ),
	.datac(\mylcd|index [5]),
	.datad(\mylcd|index~2_combout ),
	.cin(gnd),
	.combout(\mylcd|index[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|index[5]~8 .lut_mask = 16'h4CF0;
defparam \mylcd|index[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y47_N25
dffeas \mylcd|index[5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|index[5]~8_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|index [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|index[5] .is_wysiwyg = "true";
defparam \mylcd|index[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y47_N2
cycloneive_lcell_comb \mylcd|buf_changed_ack~0 (
// Equation(s):
// \mylcd|buf_changed_ack~0_combout  = (\mylcd|index [5] & (\mylcd|LessThan3~0_combout  & ((\mylcd|buf_changed~q ) # (\mylcd|buf_changed_ack~q ))))

	.dataa(\mylcd|buf_changed~q ),
	.datab(\mylcd|index [5]),
	.datac(\mylcd|buf_changed_ack~q ),
	.datad(\mylcd|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\mylcd|buf_changed_ack~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|buf_changed_ack~0 .lut_mask = 16'hC800;
defparam \mylcd|buf_changed_ack~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y47_N3
dffeas \mylcd|buf_changed_ack (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|buf_changed_ack~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|buf_changed_ack~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|buf_changed_ack .is_wysiwyg = "true";
defparam \mylcd|buf_changed_ack .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y47_N6
cycloneive_lcell_comb \mylcd|buf_changed~0 (
// Equation(s):
// \mylcd|buf_changed~0_combout  = (\mylcd|ptr[3]~0_combout ) # ((\mylcd|buf_changed~q  & !\mylcd|buf_changed_ack~q ))

	.dataa(gnd),
	.datab(\mylcd|ptr[3]~0_combout ),
	.datac(\mylcd|buf_changed~q ),
	.datad(\mylcd|buf_changed_ack~q ),
	.cin(gnd),
	.combout(\mylcd|buf_changed~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|buf_changed~0 .lut_mask = 16'hCCFC;
defparam \mylcd|buf_changed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y47_N7
dffeas \mylcd|buf_changed (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|buf_changed~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|buf_changed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|buf_changed .is_wysiwyg = "true";
defparam \mylcd|buf_changed .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N14
cycloneive_lcell_comb \mylcd|delay[0]~18 (
// Equation(s):
// \mylcd|delay[0]~18_combout  = \mylcd|delay [0] $ (VCC)
// \mylcd|delay[0]~19  = CARRY(\mylcd|delay [0])

	.dataa(gnd),
	.datab(\mylcd|delay [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mylcd|delay[0]~18_combout ),
	.cout(\mylcd|delay[0]~19 ));
// synopsys translate_off
defparam \mylcd|delay[0]~18 .lut_mask = 16'h33CC;
defparam \mylcd|delay[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y47_N26
cycloneive_lcell_comb \mylcd|state1~12 (
// Equation(s):
// \mylcd|state1~12_combout  = (!\mylcd|cdone~q  & \mylcd|state1.B~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mylcd|cdone~q ),
	.datad(\mylcd|state1.B~q ),
	.cin(gnd),
	.combout(\mylcd|state1~12_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|state1~12 .lut_mask = 16'h0F00;
defparam \mylcd|state1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y47_N14
cycloneive_lcell_comb \mylcd|state1~13 (
// Equation(s):
// \mylcd|state1~13_combout  = (\mylcd|state1~12_combout ) # (((!\mylcd|LessThan4~5_combout  & \mylcd|state1.C~q )) # (!\mylcd|LessThan3~1_combout ))

	.dataa(\mylcd|state1~12_combout ),
	.datab(\mylcd|LessThan4~5_combout ),
	.datac(\mylcd|LessThan3~1_combout ),
	.datad(\mylcd|state1.C~q ),
	.cin(gnd),
	.combout(\mylcd|state1~13_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|state1~13 .lut_mask = 16'hBFAF;
defparam \mylcd|state1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y47_N16
cycloneive_lcell_comb \mylcd|state1.B~3 (
// Equation(s):
// \mylcd|state1.B~3_combout  = (\mylcd|state1~13_combout  & (((\mylcd|state1.B~q )))) # (!\mylcd|state1~13_combout  & (!\mylcd|state1.D~q  & (!\mylcd|state1.B~q  & !\mylcd|state1.C~q )))

	.dataa(\mylcd|state1~13_combout ),
	.datab(\mylcd|state1.D~q ),
	.datac(\mylcd|state1.B~q ),
	.datad(\mylcd|state1.C~q ),
	.cin(gnd),
	.combout(\mylcd|state1.B~3_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|state1.B~3 .lut_mask = 16'hA0A1;
defparam \mylcd|state1.B~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y47_N17
dffeas \mylcd|state1.B (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|state1.B~3_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|state1.B~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|state1.B .is_wysiwyg = "true";
defparam \mylcd|state1.B .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y47_N20
cycloneive_lcell_comb \mylcd|state1.B~2 (
// Equation(s):
// \mylcd|state1.B~2_combout  = (!\mylcd|state1.D~q  & (!\mylcd|state1.B~q  & !\mylcd|state1.C~q ))

	.dataa(gnd),
	.datab(\mylcd|state1.D~q ),
	.datac(\mylcd|state1.B~q ),
	.datad(\mylcd|state1.C~q ),
	.cin(gnd),
	.combout(\mylcd|state1.B~2_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|state1.B~2 .lut_mask = 16'h0003;
defparam \mylcd|state1.B~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y47_N8
cycloneive_lcell_comb \mylcd|Selector0~0 (
// Equation(s):
// \mylcd|Selector0~0_combout  = (\mylcd|state1.B~2_combout ) # ((\mylcd|cstart~q  & ((!\mylcd|state1.B~q ) # (!\mylcd|cdone~q ))))

	.dataa(\mylcd|cdone~q ),
	.datab(\mylcd|state1.B~q ),
	.datac(\mylcd|cstart~q ),
	.datad(\mylcd|state1.B~2_combout ),
	.cin(gnd),
	.combout(\mylcd|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector0~0 .lut_mask = 16'hFF70;
defparam \mylcd|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y47_N9
dffeas \mylcd|cstart (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|LessThan3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|cstart~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|cstart .is_wysiwyg = "true";
defparam \mylcd|cstart .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y42_N11
dffeas \mylcd|prestart (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|cstart~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|prestart~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|prestart .is_wysiwyg = "true";
defparam \mylcd|prestart .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N2
cycloneive_lcell_comb \mylcd|state2.A~0 (
// Equation(s):
// \mylcd|state2.A~0_combout  = !\mylcd|state2.D~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|state2.D~q ),
	.cin(gnd),
	.combout(\mylcd|state2.A~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|state2.A~0 .lut_mask = 16'h00FF;
defparam \mylcd|state2.A~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N4
cycloneive_lcell_comb \mylcd|mstart~0 (
// Equation(s):
// \mylcd|mstart~0_combout  = (\mylcd|mstart~q  & (((!\mylcd|state2.D~q )))) # (!\mylcd|mstart~q  & (\mylcd|cstart~q  & ((!\mylcd|prestart~q ))))

	.dataa(\mylcd|cstart~q ),
	.datab(\mylcd|state2.D~q ),
	.datac(\mylcd|mstart~q ),
	.datad(\mylcd|prestart~q ),
	.cin(gnd),
	.combout(\mylcd|mstart~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|mstart~0 .lut_mask = 16'h303A;
defparam \mylcd|mstart~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y42_N5
dffeas \mylcd|mstart (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|mstart~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|mstart~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|mstart .is_wysiwyg = "true";
defparam \mylcd|mstart .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y42_N3
dffeas \mylcd|state2.A (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|state2.A~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|mstart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|state2.A~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|state2.A .is_wysiwyg = "true";
defparam \mylcd|state2.A .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N16
cycloneive_lcell_comb \mylcd|state2.B~0 (
// Equation(s):
// \mylcd|state2.B~0_combout  = !\mylcd|state2.A~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|state2.A~q ),
	.cin(gnd),
	.combout(\mylcd|state2.B~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|state2.B~0 .lut_mask = 16'h00FF;
defparam \mylcd|state2.B~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y42_N17
dffeas \mylcd|state2.B (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|state2.B~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|mstart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|state2.B~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|state2.B .is_wysiwyg = "true";
defparam \mylcd|state2.B .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N10
cycloneive_lcell_comb \mylcd|Selector7~0 (
// Equation(s):
// \mylcd|Selector7~0_combout  = (\mylcd|state2.B~q ) # ((!\mylcd|count [4] & \mylcd|state2.C~q ))

	.dataa(\mylcd|count [4]),
	.datab(\mylcd|state2.B~q ),
	.datac(\mylcd|state2.C~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector7~0 .lut_mask = 16'hDCDC;
defparam \mylcd|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y44_N11
dffeas \mylcd|state2.C (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|mstart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|state2.C~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|state2.C .is_wysiwyg = "true";
defparam \mylcd|state2.C .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N30
cycloneive_lcell_comb \mylcd|Selector10~0 (
// Equation(s):
// \mylcd|Selector10~0_combout  = (\mylcd|state2.B~q ) # (((\mylcd|count [4] & \mylcd|state2.C~q )) # (!\mylcd|state2.A~q ))

	.dataa(\mylcd|count [4]),
	.datab(\mylcd|state2.B~q ),
	.datac(\mylcd|state2.A~q ),
	.datad(\mylcd|state2.C~q ),
	.cin(gnd),
	.combout(\mylcd|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector10~0 .lut_mask = 16'hEFCF;
defparam \mylcd|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N4
cycloneive_lcell_comb \mylcd|Selector7~1 (
// Equation(s):
// \mylcd|Selector7~1_combout  = (!\mylcd|count [4] & \mylcd|state2.C~q )

	.dataa(\mylcd|count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|state2.C~q ),
	.cin(gnd),
	.combout(\mylcd|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector7~1 .lut_mask = 16'h5500;
defparam \mylcd|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N14
cycloneive_lcell_comb \mylcd|Add5~0 (
// Equation(s):
// \mylcd|Add5~0_combout  = \mylcd|count [0] $ (VCC)
// \mylcd|Add5~1  = CARRY(\mylcd|count [0])

	.dataa(gnd),
	.datab(\mylcd|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mylcd|Add5~0_combout ),
	.cout(\mylcd|Add5~1 ));
// synopsys translate_off
defparam \mylcd|Add5~0 .lut_mask = 16'h33CC;
defparam \mylcd|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N2
cycloneive_lcell_comb \mylcd|Selector13~0 (
// Equation(s):
// \mylcd|Selector13~0_combout  = (\mylcd|Selector10~0_combout  & ((\mylcd|count [0]) # ((\mylcd|Add5~0_combout  & \mylcd|Selector7~1_combout )))) # (!\mylcd|Selector10~0_combout  & (\mylcd|Add5~0_combout  & ((\mylcd|Selector7~1_combout ))))

	.dataa(\mylcd|Selector10~0_combout ),
	.datab(\mylcd|Add5~0_combout ),
	.datac(\mylcd|count [0]),
	.datad(\mylcd|Selector7~1_combout ),
	.cin(gnd),
	.combout(\mylcd|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector13~0 .lut_mask = 16'hECA0;
defparam \mylcd|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y44_N3
dffeas \mylcd|count[0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|mstart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|count[0] .is_wysiwyg = "true";
defparam \mylcd|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N16
cycloneive_lcell_comb \mylcd|Add5~2 (
// Equation(s):
// \mylcd|Add5~2_combout  = (\mylcd|count [1] & (!\mylcd|Add5~1 )) # (!\mylcd|count [1] & ((\mylcd|Add5~1 ) # (GND)))
// \mylcd|Add5~3  = CARRY((!\mylcd|Add5~1 ) # (!\mylcd|count [1]))

	.dataa(gnd),
	.datab(\mylcd|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|Add5~1 ),
	.combout(\mylcd|Add5~2_combout ),
	.cout(\mylcd|Add5~3 ));
// synopsys translate_off
defparam \mylcd|Add5~2 .lut_mask = 16'h3C3F;
defparam \mylcd|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N8
cycloneive_lcell_comb \mylcd|Selector12~0 (
// Equation(s):
// \mylcd|Selector12~0_combout  = (\mylcd|Selector10~0_combout  & ((\mylcd|count [1]) # ((\mylcd|Selector7~1_combout  & \mylcd|Add5~2_combout )))) # (!\mylcd|Selector10~0_combout  & (\mylcd|Selector7~1_combout  & ((\mylcd|Add5~2_combout ))))

	.dataa(\mylcd|Selector10~0_combout ),
	.datab(\mylcd|Selector7~1_combout ),
	.datac(\mylcd|count [1]),
	.datad(\mylcd|Add5~2_combout ),
	.cin(gnd),
	.combout(\mylcd|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector12~0 .lut_mask = 16'hECA0;
defparam \mylcd|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y44_N9
dffeas \mylcd|count[1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|mstart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|count[1] .is_wysiwyg = "true";
defparam \mylcd|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N18
cycloneive_lcell_comb \mylcd|Add5~4 (
// Equation(s):
// \mylcd|Add5~4_combout  = (\mylcd|count [2] & (\mylcd|Add5~3  $ (GND))) # (!\mylcd|count [2] & (!\mylcd|Add5~3  & VCC))
// \mylcd|Add5~5  = CARRY((\mylcd|count [2] & !\mylcd|Add5~3 ))

	.dataa(gnd),
	.datab(\mylcd|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|Add5~3 ),
	.combout(\mylcd|Add5~4_combout ),
	.cout(\mylcd|Add5~5 ));
// synopsys translate_off
defparam \mylcd|Add5~4 .lut_mask = 16'hC30C;
defparam \mylcd|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N28
cycloneive_lcell_comb \mylcd|Selector11~0 (
// Equation(s):
// \mylcd|Selector11~0_combout  = (\mylcd|Selector10~0_combout  & ((\mylcd|count [2]) # ((\mylcd|Selector7~1_combout  & \mylcd|Add5~4_combout )))) # (!\mylcd|Selector10~0_combout  & (\mylcd|Selector7~1_combout  & ((\mylcd|Add5~4_combout ))))

	.dataa(\mylcd|Selector10~0_combout ),
	.datab(\mylcd|Selector7~1_combout ),
	.datac(\mylcd|count [2]),
	.datad(\mylcd|Add5~4_combout ),
	.cin(gnd),
	.combout(\mylcd|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector11~0 .lut_mask = 16'hECA0;
defparam \mylcd|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y44_N29
dffeas \mylcd|count[2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|mstart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|count[2] .is_wysiwyg = "true";
defparam \mylcd|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N20
cycloneive_lcell_comb \mylcd|Add5~6 (
// Equation(s):
// \mylcd|Add5~6_combout  = (\mylcd|count [3] & (!\mylcd|Add5~5 )) # (!\mylcd|count [3] & ((\mylcd|Add5~5 ) # (GND)))
// \mylcd|Add5~7  = CARRY((!\mylcd|Add5~5 ) # (!\mylcd|count [3]))

	.dataa(\mylcd|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|Add5~5 ),
	.combout(\mylcd|Add5~6_combout ),
	.cout(\mylcd|Add5~7 ));
// synopsys translate_off
defparam \mylcd|Add5~6 .lut_mask = 16'h5A5F;
defparam \mylcd|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N26
cycloneive_lcell_comb \mylcd|Selector10~1 (
// Equation(s):
// \mylcd|Selector10~1_combout  = (\mylcd|Selector10~0_combout  & ((\mylcd|count [3]) # ((\mylcd|Selector7~1_combout  & \mylcd|Add5~6_combout )))) # (!\mylcd|Selector10~0_combout  & (\mylcd|Selector7~1_combout  & ((\mylcd|Add5~6_combout ))))

	.dataa(\mylcd|Selector10~0_combout ),
	.datab(\mylcd|Selector7~1_combout ),
	.datac(\mylcd|count [3]),
	.datad(\mylcd|Add5~6_combout ),
	.cin(gnd),
	.combout(\mylcd|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector10~1 .lut_mask = 16'hECA0;
defparam \mylcd|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y44_N27
dffeas \mylcd|count[3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|Selector10~1_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|mstart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|count[3] .is_wysiwyg = "true";
defparam \mylcd|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N22
cycloneive_lcell_comb \mylcd|Add5~8 (
// Equation(s):
// \mylcd|Add5~8_combout  = \mylcd|Add5~7  $ (!\mylcd|count [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|count [4]),
	.cin(\mylcd|Add5~7 ),
	.combout(\mylcd|Add5~8_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Add5~8 .lut_mask = 16'hF00F;
defparam \mylcd|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N24
cycloneive_lcell_comb \mylcd|Selector9~0 (
// Equation(s):
// \mylcd|Selector9~0_combout  = (\mylcd|count [4] & ((\mylcd|state2.B~q ) # ((\mylcd|state2.C~q ) # (!\mylcd|state2.A~q ))))

	.dataa(\mylcd|count [4]),
	.datab(\mylcd|state2.B~q ),
	.datac(\mylcd|state2.A~q ),
	.datad(\mylcd|state2.C~q ),
	.cin(gnd),
	.combout(\mylcd|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector9~0 .lut_mask = 16'hAA8A;
defparam \mylcd|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N12
cycloneive_lcell_comb \mylcd|Selector9~1 (
// Equation(s):
// \mylcd|Selector9~1_combout  = (\mylcd|Selector9~0_combout ) # ((\mylcd|state2.C~q  & \mylcd|Add5~8_combout ))

	.dataa(\mylcd|state2.C~q ),
	.datab(gnd),
	.datac(\mylcd|Add5~8_combout ),
	.datad(\mylcd|Selector9~0_combout ),
	.cin(gnd),
	.combout(\mylcd|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector9~1 .lut_mask = 16'hFFA0;
defparam \mylcd|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y44_N13
dffeas \mylcd|count[4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|Selector9~1_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|mstart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|count[4] .is_wysiwyg = "true";
defparam \mylcd|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N6
cycloneive_lcell_comb \mylcd|state2~12 (
// Equation(s):
// \mylcd|state2~12_combout  = (\mylcd|count [4] & \mylcd|state2.C~q )

	.dataa(\mylcd|count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|state2.C~q ),
	.cin(gnd),
	.combout(\mylcd|state2~12_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|state2~12 .lut_mask = 16'hAA00;
defparam \mylcd|state2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y44_N7
dffeas \mylcd|state2.D (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|state2~12_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|mstart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|state2.D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|state2.D .is_wysiwyg = "true";
defparam \mylcd|state2.D .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N12
cycloneive_lcell_comb \mylcd|mstart~1 (
// Equation(s):
// \mylcd|mstart~1_combout  = (\mylcd|state2.D~q  & \mylcd|mstart~q )

	.dataa(gnd),
	.datab(\mylcd|state2.D~q ),
	.datac(\mylcd|mstart~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|mstart~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|mstart~1 .lut_mask = 16'hC0C0;
defparam \mylcd|mstart~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N0
cycloneive_lcell_comb \mylcd|cdone~0 (
// Equation(s):
// \mylcd|cdone~0_combout  = (\mylcd|mstart~1_combout ) # ((\mylcd|cdone~q  & ((\mylcd|prestart~q ) # (!\mylcd|cstart~q ))))

	.dataa(\mylcd|cstart~q ),
	.datab(\mylcd|prestart~q ),
	.datac(\mylcd|cdone~q ),
	.datad(\mylcd|mstart~1_combout ),
	.cin(gnd),
	.combout(\mylcd|cdone~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|cdone~0 .lut_mask = 16'hFFD0;
defparam \mylcd|cdone~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y42_N1
dffeas \mylcd|cdone (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|cdone~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|cdone~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|cdone .is_wysiwyg = "true";
defparam \mylcd|cdone .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y47_N28
cycloneive_lcell_comb \mylcd|Selector3~0 (
// Equation(s):
// \mylcd|Selector3~0_combout  = (\mylcd|cdone~q  & ((\mylcd|state1.B~q ) # ((!\mylcd|LessThan4~5_combout  & \mylcd|state1.C~q )))) # (!\mylcd|cdone~q  & (!\mylcd|LessThan4~5_combout  & (\mylcd|state1.C~q )))

	.dataa(\mylcd|cdone~q ),
	.datab(\mylcd|LessThan4~5_combout ),
	.datac(\mylcd|state1.C~q ),
	.datad(\mylcd|state1.B~q ),
	.cin(gnd),
	.combout(\mylcd|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector3~0 .lut_mask = 16'hBA30;
defparam \mylcd|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y47_N29
dffeas \mylcd|state1.C (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|LessThan3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|state1.C~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|state1.C .is_wysiwyg = "true";
defparam \mylcd|state1.C .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y47_N22
cycloneive_lcell_comb \mylcd|delay[17]~26 (
// Equation(s):
// \mylcd|delay[17]~26_combout  = (\mylcd|state1.C~q  & ((!\mylcd|index [5]) # (!\mylcd|LessThan3~0_combout )))

	.dataa(\mylcd|LessThan3~0_combout ),
	.datab(\mylcd|state1.C~q ),
	.datac(gnd),
	.datad(\mylcd|index [5]),
	.cin(gnd),
	.combout(\mylcd|delay[17]~26_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|delay[17]~26 .lut_mask = 16'h44CC;
defparam \mylcd|delay[17]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y45_N15
dffeas \mylcd|delay[0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|delay[0]~18_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[0] .is_wysiwyg = "true";
defparam \mylcd|delay[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N16
cycloneive_lcell_comb \mylcd|delay[1]~20 (
// Equation(s):
// \mylcd|delay[1]~20_combout  = (\mylcd|delay [1] & (!\mylcd|delay[0]~19 )) # (!\mylcd|delay [1] & ((\mylcd|delay[0]~19 ) # (GND)))
// \mylcd|delay[1]~21  = CARRY((!\mylcd|delay[0]~19 ) # (!\mylcd|delay [1]))

	.dataa(gnd),
	.datab(\mylcd|delay [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[0]~19 ),
	.combout(\mylcd|delay[1]~20_combout ),
	.cout(\mylcd|delay[1]~21 ));
// synopsys translate_off
defparam \mylcd|delay[1]~20 .lut_mask = 16'h3C3F;
defparam \mylcd|delay[1]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y45_N17
dffeas \mylcd|delay[1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|delay[1]~20_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[1] .is_wysiwyg = "true";
defparam \mylcd|delay[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N18
cycloneive_lcell_comb \mylcd|delay[2]~22 (
// Equation(s):
// \mylcd|delay[2]~22_combout  = (\mylcd|delay [2] & (\mylcd|delay[1]~21  $ (GND))) # (!\mylcd|delay [2] & (!\mylcd|delay[1]~21  & VCC))
// \mylcd|delay[2]~23  = CARRY((\mylcd|delay [2] & !\mylcd|delay[1]~21 ))

	.dataa(gnd),
	.datab(\mylcd|delay [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[1]~21 ),
	.combout(\mylcd|delay[2]~22_combout ),
	.cout(\mylcd|delay[2]~23 ));
// synopsys translate_off
defparam \mylcd|delay[2]~22 .lut_mask = 16'hC30C;
defparam \mylcd|delay[2]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y45_N19
dffeas \mylcd|delay[2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|delay[2]~22_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[2] .is_wysiwyg = "true";
defparam \mylcd|delay[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N20
cycloneive_lcell_comb \mylcd|delay[3]~24 (
// Equation(s):
// \mylcd|delay[3]~24_combout  = (\mylcd|delay [3] & (!\mylcd|delay[2]~23 )) # (!\mylcd|delay [3] & ((\mylcd|delay[2]~23 ) # (GND)))
// \mylcd|delay[3]~25  = CARRY((!\mylcd|delay[2]~23 ) # (!\mylcd|delay [3]))

	.dataa(gnd),
	.datab(\mylcd|delay [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[2]~23 ),
	.combout(\mylcd|delay[3]~24_combout ),
	.cout(\mylcd|delay[3]~25 ));
// synopsys translate_off
defparam \mylcd|delay[3]~24 .lut_mask = 16'h3C3F;
defparam \mylcd|delay[3]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y45_N21
dffeas \mylcd|delay[3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|delay[3]~24_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[3] .is_wysiwyg = "true";
defparam \mylcd|delay[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N22
cycloneive_lcell_comb \mylcd|delay[4]~27 (
// Equation(s):
// \mylcd|delay[4]~27_combout  = (\mylcd|delay [4] & (\mylcd|delay[3]~25  $ (GND))) # (!\mylcd|delay [4] & (!\mylcd|delay[3]~25  & VCC))
// \mylcd|delay[4]~28  = CARRY((\mylcd|delay [4] & !\mylcd|delay[3]~25 ))

	.dataa(\mylcd|delay [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[3]~25 ),
	.combout(\mylcd|delay[4]~27_combout ),
	.cout(\mylcd|delay[4]~28 ));
// synopsys translate_off
defparam \mylcd|delay[4]~27 .lut_mask = 16'hA50A;
defparam \mylcd|delay[4]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y45_N23
dffeas \mylcd|delay[4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|delay[4]~27_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[4] .is_wysiwyg = "true";
defparam \mylcd|delay[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N24
cycloneive_lcell_comb \mylcd|delay[5]~29 (
// Equation(s):
// \mylcd|delay[5]~29_combout  = (\mylcd|delay [5] & (!\mylcd|delay[4]~28 )) # (!\mylcd|delay [5] & ((\mylcd|delay[4]~28 ) # (GND)))
// \mylcd|delay[5]~30  = CARRY((!\mylcd|delay[4]~28 ) # (!\mylcd|delay [5]))

	.dataa(gnd),
	.datab(\mylcd|delay [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[4]~28 ),
	.combout(\mylcd|delay[5]~29_combout ),
	.cout(\mylcd|delay[5]~30 ));
// synopsys translate_off
defparam \mylcd|delay[5]~29 .lut_mask = 16'h3C3F;
defparam \mylcd|delay[5]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y45_N25
dffeas \mylcd|delay[5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|delay[5]~29_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[5] .is_wysiwyg = "true";
defparam \mylcd|delay[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N26
cycloneive_lcell_comb \mylcd|delay[6]~31 (
// Equation(s):
// \mylcd|delay[6]~31_combout  = (\mylcd|delay [6] & (\mylcd|delay[5]~30  $ (GND))) # (!\mylcd|delay [6] & (!\mylcd|delay[5]~30  & VCC))
// \mylcd|delay[6]~32  = CARRY((\mylcd|delay [6] & !\mylcd|delay[5]~30 ))

	.dataa(\mylcd|delay [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[5]~30 ),
	.combout(\mylcd|delay[6]~31_combout ),
	.cout(\mylcd|delay[6]~32 ));
// synopsys translate_off
defparam \mylcd|delay[6]~31 .lut_mask = 16'hA50A;
defparam \mylcd|delay[6]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y45_N27
dffeas \mylcd|delay[6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|delay[6]~31_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[6] .is_wysiwyg = "true";
defparam \mylcd|delay[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N28
cycloneive_lcell_comb \mylcd|delay[7]~33 (
// Equation(s):
// \mylcd|delay[7]~33_combout  = (\mylcd|delay [7] & (!\mylcd|delay[6]~32 )) # (!\mylcd|delay [7] & ((\mylcd|delay[6]~32 ) # (GND)))
// \mylcd|delay[7]~34  = CARRY((!\mylcd|delay[6]~32 ) # (!\mylcd|delay [7]))

	.dataa(gnd),
	.datab(\mylcd|delay [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[6]~32 ),
	.combout(\mylcd|delay[7]~33_combout ),
	.cout(\mylcd|delay[7]~34 ));
// synopsys translate_off
defparam \mylcd|delay[7]~33 .lut_mask = 16'h3C3F;
defparam \mylcd|delay[7]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y45_N29
dffeas \mylcd|delay[7] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|delay[7]~33_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[7] .is_wysiwyg = "true";
defparam \mylcd|delay[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N30
cycloneive_lcell_comb \mylcd|delay[8]~35 (
// Equation(s):
// \mylcd|delay[8]~35_combout  = (\mylcd|delay [8] & (\mylcd|delay[7]~34  $ (GND))) # (!\mylcd|delay [8] & (!\mylcd|delay[7]~34  & VCC))
// \mylcd|delay[8]~36  = CARRY((\mylcd|delay [8] & !\mylcd|delay[7]~34 ))

	.dataa(\mylcd|delay [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[7]~34 ),
	.combout(\mylcd|delay[8]~35_combout ),
	.cout(\mylcd|delay[8]~36 ));
// synopsys translate_off
defparam \mylcd|delay[8]~35 .lut_mask = 16'hA50A;
defparam \mylcd|delay[8]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y45_N31
dffeas \mylcd|delay[8] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|delay[8]~35_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[8] .is_wysiwyg = "true";
defparam \mylcd|delay[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N10
cycloneive_lcell_comb \mylcd|LessThan4~1 (
// Equation(s):
// \mylcd|LessThan4~1_combout  = (((!\mylcd|delay [7]) # (!\mylcd|delay [6])) # (!\mylcd|delay [5])) # (!\mylcd|delay [8])

	.dataa(\mylcd|delay [8]),
	.datab(\mylcd|delay [5]),
	.datac(\mylcd|delay [6]),
	.datad(\mylcd|delay [7]),
	.cin(gnd),
	.combout(\mylcd|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|LessThan4~1 .lut_mask = 16'h7FFF;
defparam \mylcd|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N0
cycloneive_lcell_comb \mylcd|LessThan4~0 (
// Equation(s):
// \mylcd|LessThan4~0_combout  = (!\mylcd|delay [3]) # (!\mylcd|delay [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mylcd|delay [4]),
	.datad(\mylcd|delay [3]),
	.cin(gnd),
	.combout(\mylcd|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|LessThan4~0 .lut_mask = 16'h0FFF;
defparam \mylcd|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N4
cycloneive_lcell_comb \mylcd|LessThan4~2 (
// Equation(s):
// \mylcd|LessThan4~2_combout  = (\mylcd|LessThan4~1_combout ) # (((\mylcd|LessThan4~0_combout ) # (!\mylcd|delay [2])) # (!\mylcd|delay [1]))

	.dataa(\mylcd|LessThan4~1_combout ),
	.datab(\mylcd|delay [1]),
	.datac(\mylcd|LessThan4~0_combout ),
	.datad(\mylcd|delay [2]),
	.cin(gnd),
	.combout(\mylcd|LessThan4~2_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|LessThan4~2 .lut_mask = 16'hFBFF;
defparam \mylcd|LessThan4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N0
cycloneive_lcell_comb \mylcd|delay[9]~37 (
// Equation(s):
// \mylcd|delay[9]~37_combout  = (\mylcd|delay [9] & (!\mylcd|delay[8]~36 )) # (!\mylcd|delay [9] & ((\mylcd|delay[8]~36 ) # (GND)))
// \mylcd|delay[9]~38  = CARRY((!\mylcd|delay[8]~36 ) # (!\mylcd|delay [9]))

	.dataa(gnd),
	.datab(\mylcd|delay [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[8]~36 ),
	.combout(\mylcd|delay[9]~37_combout ),
	.cout(\mylcd|delay[9]~38 ));
// synopsys translate_off
defparam \mylcd|delay[9]~37 .lut_mask = 16'h3C3F;
defparam \mylcd|delay[9]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y44_N1
dffeas \mylcd|delay[9] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|delay[9]~37_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[9] .is_wysiwyg = "true";
defparam \mylcd|delay[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N2
cycloneive_lcell_comb \mylcd|delay[10]~39 (
// Equation(s):
// \mylcd|delay[10]~39_combout  = (\mylcd|delay [10] & (\mylcd|delay[9]~38  $ (GND))) # (!\mylcd|delay [10] & (!\mylcd|delay[9]~38  & VCC))
// \mylcd|delay[10]~40  = CARRY((\mylcd|delay [10] & !\mylcd|delay[9]~38 ))

	.dataa(gnd),
	.datab(\mylcd|delay [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[9]~38 ),
	.combout(\mylcd|delay[10]~39_combout ),
	.cout(\mylcd|delay[10]~40 ));
// synopsys translate_off
defparam \mylcd|delay[10]~39 .lut_mask = 16'hC30C;
defparam \mylcd|delay[10]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y44_N3
dffeas \mylcd|delay[10] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|delay[10]~39_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[10] .is_wysiwyg = "true";
defparam \mylcd|delay[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N4
cycloneive_lcell_comb \mylcd|delay[11]~41 (
// Equation(s):
// \mylcd|delay[11]~41_combout  = (\mylcd|delay [11] & (!\mylcd|delay[10]~40 )) # (!\mylcd|delay [11] & ((\mylcd|delay[10]~40 ) # (GND)))
// \mylcd|delay[11]~42  = CARRY((!\mylcd|delay[10]~40 ) # (!\mylcd|delay [11]))

	.dataa(gnd),
	.datab(\mylcd|delay [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[10]~40 ),
	.combout(\mylcd|delay[11]~41_combout ),
	.cout(\mylcd|delay[11]~42 ));
// synopsys translate_off
defparam \mylcd|delay[11]~41 .lut_mask = 16'h3C3F;
defparam \mylcd|delay[11]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y44_N5
dffeas \mylcd|delay[11] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|delay[11]~41_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[11] .is_wysiwyg = "true";
defparam \mylcd|delay[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N6
cycloneive_lcell_comb \mylcd|delay[12]~43 (
// Equation(s):
// \mylcd|delay[12]~43_combout  = (\mylcd|delay [12] & (\mylcd|delay[11]~42  $ (GND))) # (!\mylcd|delay [12] & (!\mylcd|delay[11]~42  & VCC))
// \mylcd|delay[12]~44  = CARRY((\mylcd|delay [12] & !\mylcd|delay[11]~42 ))

	.dataa(\mylcd|delay [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[11]~42 ),
	.combout(\mylcd|delay[12]~43_combout ),
	.cout(\mylcd|delay[12]~44 ));
// synopsys translate_off
defparam \mylcd|delay[12]~43 .lut_mask = 16'hA50A;
defparam \mylcd|delay[12]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y44_N7
dffeas \mylcd|delay[12] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|delay[12]~43_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[12] .is_wysiwyg = "true";
defparam \mylcd|delay[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N8
cycloneive_lcell_comb \mylcd|delay[13]~45 (
// Equation(s):
// \mylcd|delay[13]~45_combout  = (\mylcd|delay [13] & (!\mylcd|delay[12]~44 )) # (!\mylcd|delay [13] & ((\mylcd|delay[12]~44 ) # (GND)))
// \mylcd|delay[13]~46  = CARRY((!\mylcd|delay[12]~44 ) # (!\mylcd|delay [13]))

	.dataa(gnd),
	.datab(\mylcd|delay [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[12]~44 ),
	.combout(\mylcd|delay[13]~45_combout ),
	.cout(\mylcd|delay[13]~46 ));
// synopsys translate_off
defparam \mylcd|delay[13]~45 .lut_mask = 16'h3C3F;
defparam \mylcd|delay[13]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y44_N9
dffeas \mylcd|delay[13] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|delay[13]~45_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[13] .is_wysiwyg = "true";
defparam \mylcd|delay[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N10
cycloneive_lcell_comb \mylcd|delay[14]~47 (
// Equation(s):
// \mylcd|delay[14]~47_combout  = (\mylcd|delay [14] & (\mylcd|delay[13]~46  $ (GND))) # (!\mylcd|delay [14] & (!\mylcd|delay[13]~46  & VCC))
// \mylcd|delay[14]~48  = CARRY((\mylcd|delay [14] & !\mylcd|delay[13]~46 ))

	.dataa(\mylcd|delay [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[13]~46 ),
	.combout(\mylcd|delay[14]~47_combout ),
	.cout(\mylcd|delay[14]~48 ));
// synopsys translate_off
defparam \mylcd|delay[14]~47 .lut_mask = 16'hA50A;
defparam \mylcd|delay[14]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y44_N11
dffeas \mylcd|delay[14] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|delay[14]~47_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[14] .is_wysiwyg = "true";
defparam \mylcd|delay[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N12
cycloneive_lcell_comb \mylcd|delay[15]~49 (
// Equation(s):
// \mylcd|delay[15]~49_combout  = (\mylcd|delay [15] & (!\mylcd|delay[14]~48 )) # (!\mylcd|delay [15] & ((\mylcd|delay[14]~48 ) # (GND)))
// \mylcd|delay[15]~50  = CARRY((!\mylcd|delay[14]~48 ) # (!\mylcd|delay [15]))

	.dataa(\mylcd|delay [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[14]~48 ),
	.combout(\mylcd|delay[15]~49_combout ),
	.cout(\mylcd|delay[15]~50 ));
// synopsys translate_off
defparam \mylcd|delay[15]~49 .lut_mask = 16'h5A5F;
defparam \mylcd|delay[15]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y44_N13
dffeas \mylcd|delay[15] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|delay[15]~49_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[15] .is_wysiwyg = "true";
defparam \mylcd|delay[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N14
cycloneive_lcell_comb \mylcd|delay[16]~51 (
// Equation(s):
// \mylcd|delay[16]~51_combout  = (\mylcd|delay [16] & (\mylcd|delay[15]~50  $ (GND))) # (!\mylcd|delay [16] & (!\mylcd|delay[15]~50  & VCC))
// \mylcd|delay[16]~52  = CARRY((\mylcd|delay [16] & !\mylcd|delay[15]~50 ))

	.dataa(gnd),
	.datab(\mylcd|delay [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[15]~50 ),
	.combout(\mylcd|delay[16]~51_combout ),
	.cout(\mylcd|delay[16]~52 ));
// synopsys translate_off
defparam \mylcd|delay[16]~51 .lut_mask = 16'hC30C;
defparam \mylcd|delay[16]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y44_N15
dffeas \mylcd|delay[16] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|delay[16]~51_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [16]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[16] .is_wysiwyg = "true";
defparam \mylcd|delay[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N28
cycloneive_lcell_comb \mylcd|LessThan4~4 (
// Equation(s):
// \mylcd|LessThan4~4_combout  = (((!\mylcd|delay [14]) # (!\mylcd|delay [13])) # (!\mylcd|delay [16])) # (!\mylcd|delay [15])

	.dataa(\mylcd|delay [15]),
	.datab(\mylcd|delay [16]),
	.datac(\mylcd|delay [13]),
	.datad(\mylcd|delay [14]),
	.cin(gnd),
	.combout(\mylcd|LessThan4~4_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|LessThan4~4 .lut_mask = 16'h7FFF;
defparam \mylcd|LessThan4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N26
cycloneive_lcell_comb \mylcd|LessThan4~3 (
// Equation(s):
// \mylcd|LessThan4~3_combout  = (((!\mylcd|delay [10]) # (!\mylcd|delay [11])) # (!\mylcd|delay [9])) # (!\mylcd|delay [12])

	.dataa(\mylcd|delay [12]),
	.datab(\mylcd|delay [9]),
	.datac(\mylcd|delay [11]),
	.datad(\mylcd|delay [10]),
	.cin(gnd),
	.combout(\mylcd|LessThan4~3_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|LessThan4~3 .lut_mask = 16'h7FFF;
defparam \mylcd|LessThan4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N16
cycloneive_lcell_comb \mylcd|delay[17]~53 (
// Equation(s):
// \mylcd|delay[17]~53_combout  = \mylcd|delay[16]~52  $ (\mylcd|delay [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|delay [17]),
	.cin(\mylcd|delay[16]~52 ),
	.combout(\mylcd|delay[17]~53_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|delay[17]~53 .lut_mask = 16'h0FF0;
defparam \mylcd|delay[17]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y44_N17
dffeas \mylcd|delay[17] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|delay[17]~53_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [17]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[17] .is_wysiwyg = "true";
defparam \mylcd|delay[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N22
cycloneive_lcell_comb \mylcd|LessThan4~5 (
// Equation(s):
// \mylcd|LessThan4~5_combout  = (!\mylcd|LessThan4~2_combout  & (!\mylcd|LessThan4~4_combout  & (!\mylcd|LessThan4~3_combout  & \mylcd|delay [17])))

	.dataa(\mylcd|LessThan4~2_combout ),
	.datab(\mylcd|LessThan4~4_combout ),
	.datac(\mylcd|LessThan4~3_combout ),
	.datad(\mylcd|delay [17]),
	.cin(gnd),
	.combout(\mylcd|LessThan4~5_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|LessThan4~5 .lut_mask = 16'h0100;
defparam \mylcd|LessThan4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y47_N0
cycloneive_lcell_comb \mylcd|Selector4~0 (
// Equation(s):
// \mylcd|Selector4~0_combout  = (\mylcd|LessThan4~5_combout  & \mylcd|state1.C~q )

	.dataa(gnd),
	.datab(\mylcd|LessThan4~5_combout ),
	.datac(gnd),
	.datad(\mylcd|state1.C~q ),
	.cin(gnd),
	.combout(\mylcd|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector4~0 .lut_mask = 16'hCC00;
defparam \mylcd|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y47_N1
dffeas \mylcd|state1.D (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|LessThan3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|state1.D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|state1.D .is_wysiwyg = "true";
defparam \mylcd|state1.D .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y47_N18
cycloneive_lcell_comb \mylcd|index~2 (
// Equation(s):
// \mylcd|index~2_combout  = (\mylcd|LessThan3~0_combout  & ((\mylcd|index [5] & (\mylcd|buf_changed~q )) # (!\mylcd|index [5] & ((\mylcd|state1.D~q ))))) # (!\mylcd|LessThan3~0_combout  & (((\mylcd|state1.D~q ))))

	.dataa(\mylcd|buf_changed~q ),
	.datab(\mylcd|state1.D~q ),
	.datac(\mylcd|LessThan3~0_combout ),
	.datad(\mylcd|index [5]),
	.cin(gnd),
	.combout(\mylcd|index~2_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|index~2 .lut_mask = 16'hACCC;
defparam \mylcd|index~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N26
cycloneive_lcell_comb \mylcd|index[0]~4 (
// Equation(s):
// \mylcd|index[0]~4_combout  = (\mylcd|index~2_combout  & (\mylcd|LessThan3~1_combout  & (\mylcd|Add4~0_combout ))) # (!\mylcd|index~2_combout  & (((\mylcd|index [0]))))

	.dataa(\mylcd|LessThan3~1_combout ),
	.datab(\mylcd|Add4~0_combout ),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|index~2_combout ),
	.cin(gnd),
	.combout(\mylcd|index[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|index[0]~4 .lut_mask = 16'h88F0;
defparam \mylcd|index[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y47_N27
dffeas \mylcd|index[0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|index[0]~4_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|index [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|index[0] .is_wysiwyg = "true";
defparam \mylcd|index[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N16
cycloneive_lcell_comb \mylcd|Add4~2 (
// Equation(s):
// \mylcd|Add4~2_combout  = (\mylcd|index [1] & (!\mylcd|Add4~1 )) # (!\mylcd|index [1] & ((\mylcd|Add4~1 ) # (GND)))
// \mylcd|Add4~3  = CARRY((!\mylcd|Add4~1 ) # (!\mylcd|index [1]))

	.dataa(gnd),
	.datab(\mylcd|index [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|Add4~1 ),
	.combout(\mylcd|Add4~2_combout ),
	.cout(\mylcd|Add4~3 ));
// synopsys translate_off
defparam \mylcd|Add4~2 .lut_mask = 16'h3C3F;
defparam \mylcd|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N0
cycloneive_lcell_comb \mylcd|index[1]~3 (
// Equation(s):
// \mylcd|index[1]~3_combout  = (\mylcd|index~2_combout  & (\mylcd|LessThan3~1_combout  & (\mylcd|Add4~2_combout ))) # (!\mylcd|index~2_combout  & (((\mylcd|index [1]))))

	.dataa(\mylcd|LessThan3~1_combout ),
	.datab(\mylcd|Add4~2_combout ),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|index~2_combout ),
	.cin(gnd),
	.combout(\mylcd|index[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|index[1]~3 .lut_mask = 16'h88F0;
defparam \mylcd|index[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y47_N1
dffeas \mylcd|index[1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|index[1]~3_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|index [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|index[1] .is_wysiwyg = "true";
defparam \mylcd|index[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N6
cycloneive_lcell_comb \mylcd|LessThan3~0 (
// Equation(s):
// \mylcd|LessThan3~0_combout  = (\mylcd|index [3]) # ((\mylcd|index [4]) # ((\mylcd|index [1] & \mylcd|index [2])))

	.dataa(\mylcd|index [3]),
	.datab(\mylcd|index [1]),
	.datac(\mylcd|index [4]),
	.datad(\mylcd|index [2]),
	.cin(gnd),
	.combout(\mylcd|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|LessThan3~0 .lut_mask = 16'hFEFA;
defparam \mylcd|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y47_N4
cycloneive_lcell_comb \mylcd|LessThan3~1 (
// Equation(s):
// \mylcd|LessThan3~1_combout  = (!\mylcd|index [5]) # (!\mylcd|LessThan3~0_combout )

	.dataa(\mylcd|LessThan3~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|index [5]),
	.cin(gnd),
	.combout(\mylcd|LessThan3~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|LessThan3~1 .lut_mask = 16'h55FF;
defparam \mylcd|LessThan3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N18
cycloneive_lcell_comb \mylcd|Add4~4 (
// Equation(s):
// \mylcd|Add4~4_combout  = (\mylcd|index [2] & (\mylcd|Add4~3  $ (GND))) # (!\mylcd|index [2] & (!\mylcd|Add4~3  & VCC))
// \mylcd|Add4~5  = CARRY((\mylcd|index [2] & !\mylcd|Add4~3 ))

	.dataa(\mylcd|index [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|Add4~3 ),
	.combout(\mylcd|Add4~4_combout ),
	.cout(\mylcd|Add4~5 ));
// synopsys translate_off
defparam \mylcd|Add4~4 .lut_mask = 16'hA50A;
defparam \mylcd|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N12
cycloneive_lcell_comb \mylcd|index[2]~5 (
// Equation(s):
// \mylcd|index[2]~5_combout  = (\mylcd|index~2_combout  & (\mylcd|LessThan3~1_combout  & (\mylcd|Add4~4_combout ))) # (!\mylcd|index~2_combout  & (((\mylcd|index [2]))))

	.dataa(\mylcd|LessThan3~1_combout ),
	.datab(\mylcd|Add4~4_combout ),
	.datac(\mylcd|index [2]),
	.datad(\mylcd|index~2_combout ),
	.cin(gnd),
	.combout(\mylcd|index[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|index[2]~5 .lut_mask = 16'h88F0;
defparam \mylcd|index[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y47_N13
dffeas \mylcd|index[2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|index[2]~5_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|index [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|index[2] .is_wysiwyg = "true";
defparam \mylcd|index[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y47_N30
cycloneive_lcell_comb \mylcd|index[3]~6 (
// Equation(s):
// \mylcd|index[3]~6_combout  = (\mylcd|index~2_combout  & (\mylcd|Add4~6_combout  & ((\mylcd|LessThan3~1_combout )))) # (!\mylcd|index~2_combout  & (((\mylcd|index [3]))))

	.dataa(\mylcd|Add4~6_combout ),
	.datab(\mylcd|index [3]),
	.datac(\mylcd|LessThan3~1_combout ),
	.datad(\mylcd|index~2_combout ),
	.cin(gnd),
	.combout(\mylcd|index[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|index[3]~6 .lut_mask = 16'hA0CC;
defparam \mylcd|index[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y47_N31
dffeas \mylcd|index[3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|index[3]~6_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|index [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|index[3] .is_wysiwyg = "true";
defparam \mylcd|index[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N8
cycloneive_lcell_comb \mylcd|Add1~2 (
// Equation(s):
// \mylcd|Add1~2_combout  = \mylcd|index [3] $ (((\mylcd|index [2] & ((\mylcd|index [1]) # (\mylcd|index [0])))))

	.dataa(\mylcd|index [3]),
	.datab(\mylcd|index [1]),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|index [2]),
	.cin(gnd),
	.combout(\mylcd|Add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Add1~2 .lut_mask = 16'h56AA;
defparam \mylcd|Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N8
cycloneive_lcell_comb \mylcd|Add1~0 (
// Equation(s):
// \mylcd|Add1~0_combout  = \mylcd|index [0] $ (\mylcd|index [1])

	.dataa(\mylcd|index [0]),
	.datab(gnd),
	.datac(\mylcd|index [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Add1~0 .lut_mask = 16'h5A5A;
defparam \mylcd|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N16
cycloneive_lcell_comb \mylcd|Add1~1 (
// Equation(s):
// \mylcd|Add1~1_combout  = \mylcd|index [2] $ (((\mylcd|index [0]) # (\mylcd|index [1])))

	.dataa(\mylcd|index [0]),
	.datab(gnd),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|index [2]),
	.cin(gnd),
	.combout(\mylcd|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Add1~1 .lut_mask = 16'h05FA;
defparam \mylcd|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N0
cycloneive_lcell_comb \mylcd|Decoder0~2 (
// Equation(s):
// \mylcd|Decoder0~2_combout  = (!\mylcd|ptr [0] & (!\mylcd|Equal0~0_combout  & (!\myprocessor|decode7|valB[7]~155_combout  & !\mylcd|Equal0~2_combout )))

	.dataa(\mylcd|ptr [0]),
	.datab(\mylcd|Equal0~0_combout ),
	.datac(\myprocessor|decode7|valB[7]~155_combout ),
	.datad(\mylcd|Equal0~2_combout ),
	.cin(gnd),
	.combout(\mylcd|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~2 .lut_mask = 16'h0001;
defparam \mylcd|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N10
cycloneive_lcell_comb \mylcd|ptr[0]~4 (
// Equation(s):
// \mylcd|ptr[0]~4_combout  = (\mylcd|ptr[3]~0_combout  & ((\mylcd|Decoder0~2_combout ))) # (!\mylcd|ptr[3]~0_combout  & (\mylcd|ptr [0]))

	.dataa(gnd),
	.datab(\mylcd|ptr[3]~0_combout ),
	.datac(\mylcd|ptr [0]),
	.datad(\mylcd|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\mylcd|ptr[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|ptr[0]~4 .lut_mask = 16'hFC30;
defparam \mylcd|ptr[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y44_N11
dffeas \mylcd|ptr[0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|ptr[0]~4_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|ptr[0] .is_wysiwyg = "true";
defparam \mylcd|ptr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N6
cycloneive_lcell_comb \mylcd|Decoder0~21 (
// Equation(s):
// \mylcd|Decoder0~21_combout  = (!\myprocessor|decode7|valB[7]~155_combout  & (!\mylcd|Equal0~2_combout  & ((\myprocessor|decode7|valB[6]~55_combout ) # (\myprocessor|decode7|valB[5]~35_combout ))))

	.dataa(\myprocessor|decode7|valB[6]~55_combout ),
	.datab(\myprocessor|decode7|valB[7]~155_combout ),
	.datac(\myprocessor|decode7|valB[5]~35_combout ),
	.datad(\mylcd|Equal0~2_combout ),
	.cin(gnd),
	.combout(\mylcd|Decoder0~21_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~21 .lut_mask = 16'h0032;
defparam \mylcd|Decoder0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N22
cycloneive_lcell_comb \mylcd|ptr[1]~2 (
// Equation(s):
// \mylcd|ptr[1]~2_combout  = (\mylcd|ptr[3]~0_combout  & (\mylcd|Decoder0~21_combout  & (\mylcd|ptr [0] $ (\mylcd|ptr [1])))) # (!\mylcd|ptr[3]~0_combout  & (((\mylcd|ptr [1]))))

	.dataa(\mylcd|ptr [0]),
	.datab(\mylcd|ptr[3]~0_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|Decoder0~21_combout ),
	.cin(gnd),
	.combout(\mylcd|ptr[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|ptr[1]~2 .lut_mask = 16'h7830;
defparam \mylcd|ptr[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y44_N23
dffeas \mylcd|ptr[1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|ptr[1]~2_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|ptr[1] .is_wysiwyg = "true";
defparam \mylcd|ptr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N24
cycloneive_lcell_comb \mylcd|Add0~0 (
// Equation(s):
// \mylcd|Add0~0_combout  = \mylcd|ptr [2] $ (((\mylcd|ptr [1] & \mylcd|ptr [0])))

	.dataa(gnd),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|ptr [0]),
	.cin(gnd),
	.combout(\mylcd|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Add0~0 .lut_mask = 16'h3CCC;
defparam \mylcd|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N4
cycloneive_lcell_comb \mylcd|ptr[2]~1 (
// Equation(s):
// \mylcd|ptr[2]~1_combout  = (\mylcd|ptr[3]~0_combout  & (\mylcd|Decoder0~21_combout  & ((\mylcd|Add0~0_combout )))) # (!\mylcd|ptr[3]~0_combout  & (((\mylcd|ptr [2]))))

	.dataa(\mylcd|Decoder0~21_combout ),
	.datab(\mylcd|ptr[3]~0_combout ),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|Add0~0_combout ),
	.cin(gnd),
	.combout(\mylcd|ptr[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|ptr[2]~1 .lut_mask = 16'hB830;
defparam \mylcd|ptr[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y44_N5
dffeas \mylcd|ptr[2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|ptr[2]~1_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|ptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|ptr[2] .is_wysiwyg = "true";
defparam \mylcd|ptr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N12
cycloneive_lcell_comb \mylcd|Add0~1 (
// Equation(s):
// \mylcd|Add0~1_combout  = \mylcd|ptr [3] $ (((\mylcd|ptr [0] & (\mylcd|ptr [2] & \mylcd|ptr [1]))))

	.dataa(\mylcd|ptr [0]),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|ptr [3]),
	.cin(gnd),
	.combout(\mylcd|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Add0~1 .lut_mask = 16'h7F80;
defparam \mylcd|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N8
cycloneive_lcell_comb \mylcd|ptr[3]~3 (
// Equation(s):
// \mylcd|ptr[3]~3_combout  = (\mylcd|ptr[3]~0_combout  & (\mylcd|Add0~1_combout  & ((\mylcd|Decoder0~21_combout )))) # (!\mylcd|ptr[3]~0_combout  & (((\mylcd|ptr [3]))))

	.dataa(\mylcd|Add0~1_combout ),
	.datab(\mylcd|ptr[3]~0_combout ),
	.datac(\mylcd|ptr [3]),
	.datad(\mylcd|Decoder0~21_combout ),
	.cin(gnd),
	.combout(\mylcd|ptr[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|ptr[3]~3 .lut_mask = 16'hB830;
defparam \mylcd|ptr[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y44_N9
dffeas \mylcd|ptr[3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|ptr[3]~3_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|ptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|ptr[3] .is_wysiwyg = "true";
defparam \mylcd|ptr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y46_N24
cycloneive_lcell_comb \mylcd|Decoder0~13 (
// Equation(s):
// \mylcd|Decoder0~13_combout  = (\mylcd|ptr [1] & (!\mylcd|ptr [3] & (!\mylcd|ptr [2] & \mylcd|Decoder0~2_combout )))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|ptr [3]),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\mylcd|Decoder0~13_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~13 .lut_mask = 16'h0200;
defparam \mylcd|Decoder0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N6
cycloneive_lcell_comb \mylcd|line2~16 (
// Equation(s):
// \mylcd|line2~16_combout  = (\mylcd|Decoder0~13_combout  & \myprocessor|decode7|valB[0]~75_combout )

	.dataa(\mylcd|Decoder0~13_combout ),
	.datab(gnd),
	.datac(\myprocessor|decode7|valB[0]~75_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~16_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~16 .lut_mask = 16'hA0A0;
defparam \mylcd|line2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N28
cycloneive_lcell_comb \mylcd|process_0~1 (
// Equation(s):
// \mylcd|process_0~1_combout  = (!\mylcd|ptr [0] & (!\mylcd|ptr [2] & (!\mylcd|ptr [1] & !\mylcd|ptr [3])))

	.dataa(\mylcd|ptr [0]),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|ptr [3]),
	.cin(gnd),
	.combout(\mylcd|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|process_0~1 .lut_mask = 16'h0001;
defparam \mylcd|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N16
cycloneive_lcell_comb \mylcd|printed_crlf~0 (
// Equation(s):
// \mylcd|printed_crlf~0_combout  = (\mylcd|Equal0~2_combout ) # ((\mylcd|printed_crlf~q  & ((\myprocessor|decode7|valB[7]~155_combout ) # (\mylcd|Equal0~0_combout ))))

	.dataa(\mylcd|Equal0~2_combout ),
	.datab(\myprocessor|decode7|valB[7]~155_combout ),
	.datac(\mylcd|printed_crlf~q ),
	.datad(\mylcd|Equal0~0_combout ),
	.cin(gnd),
	.combout(\mylcd|printed_crlf~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|printed_crlf~0 .lut_mask = 16'hFAEA;
defparam \mylcd|printed_crlf~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y44_N17
dffeas \mylcd|printed_crlf (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|printed_crlf~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|decode1|Equal13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|printed_crlf~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|printed_crlf .is_wysiwyg = "true";
defparam \mylcd|printed_crlf .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N2
cycloneive_lcell_comb \mylcd|process_0~0 (
// Equation(s):
// \mylcd|process_0~0_combout  = (!\myprocessor|decode7|valB[7]~155_combout  & (!\mylcd|printed_crlf~q  & ((\myprocessor|decode7|valB[6]~55_combout ) # (\myprocessor|decode7|valB[5]~35_combout ))))

	.dataa(\myprocessor|decode7|valB[6]~55_combout ),
	.datab(\myprocessor|decode7|valB[7]~155_combout ),
	.datac(\myprocessor|decode7|valB[5]~35_combout ),
	.datad(\mylcd|printed_crlf~q ),
	.cin(gnd),
	.combout(\mylcd|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|process_0~0 .lut_mask = 16'h0032;
defparam \mylcd|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N26
cycloneive_lcell_comb \mylcd|process_0~2 (
// Equation(s):
// \mylcd|process_0~2_combout  = (\mylcd|Equal0~2_combout ) # ((\mylcd|process_0~1_combout  & \mylcd|process_0~0_combout ))

	.dataa(\mylcd|Equal0~2_combout ),
	.datab(\mylcd|process_0~1_combout ),
	.datac(gnd),
	.datad(\mylcd|process_0~0_combout ),
	.cin(gnd),
	.combout(\mylcd|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|process_0~2 .lut_mask = 16'hEEAA;
defparam \mylcd|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N12
cycloneive_lcell_comb \mylcd|line2[2][0]~17 (
// Equation(s):
// \mylcd|line2[2][0]~17_combout  = (\myprocessor|decode1|Equal13~0_combout  & ((\mylcd|Decoder0~13_combout ) # (\mylcd|process_0~2_combout )))

	.dataa(\mylcd|Decoder0~13_combout ),
	.datab(\mylcd|process_0~2_combout ),
	.datac(gnd),
	.datad(\myprocessor|decode1|Equal13~0_combout ),
	.cin(gnd),
	.combout(\mylcd|line2[2][0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[2][0]~17 .lut_mask = 16'hEE00;
defparam \mylcd|line2[2][0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y46_N7
dffeas \mylcd|line2[2][0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~16_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[2][0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[2][0] .is_wysiwyg = "true";
defparam \mylcd|line2[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N30
cycloneive_lcell_comb \mylcd|line1[1][0]~0 (
// Equation(s):
// \mylcd|line1[1][0]~0_combout  = (\myprocessor|decode1|Equal13~0_combout  & ((\mylcd|Equal0~2_combout ) # ((\mylcd|process_0~1_combout  & \mylcd|process_0~0_combout ))))

	.dataa(\mylcd|Equal0~2_combout ),
	.datab(\mylcd|process_0~1_combout ),
	.datac(\myprocessor|decode1|Equal13~0_combout ),
	.datad(\mylcd|process_0~0_combout ),
	.cin(gnd),
	.combout(\mylcd|line1[1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[1][0]~0 .lut_mask = 16'hE0A0;
defparam \mylcd|line1[1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y44_N31
dffeas \mylcd|line1[2][0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[2][0]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[2][0] .is_wysiwyg = "true";
defparam \mylcd|line1[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y46_N14
cycloneive_lcell_comb \mylcd|Decoder0~16 (
// Equation(s):
// \mylcd|Decoder0~16_combout  = (\mylcd|ptr [1] & (!\mylcd|ptr [3] & (\mylcd|ptr [2] & \mylcd|Decoder0~2_combout )))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|ptr [3]),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\mylcd|Decoder0~16_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~16 .lut_mask = 16'h2000;
defparam \mylcd|Decoder0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N26
cycloneive_lcell_comb \mylcd|line2~22 (
// Equation(s):
// \mylcd|line2~22_combout  = (\myprocessor|decode7|valB[0]~75_combout  & \mylcd|Decoder0~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|decode7|valB[0]~75_combout ),
	.datad(\mylcd|Decoder0~16_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~22_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~22 .lut_mask = 16'hF000;
defparam \mylcd|line2~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N6
cycloneive_lcell_comb \mylcd|line2[6][0]~23 (
// Equation(s):
// \mylcd|line2[6][0]~23_combout  = (\myprocessor|decode1|Equal13~0_combout  & ((\mylcd|process_0~2_combout ) # (\mylcd|Decoder0~16_combout )))

	.dataa(gnd),
	.datab(\mylcd|process_0~2_combout ),
	.datac(\myprocessor|decode1|Equal13~0_combout ),
	.datad(\mylcd|Decoder0~16_combout ),
	.cin(gnd),
	.combout(\mylcd|line2[6][0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[6][0]~23 .lut_mask = 16'hF0C0;
defparam \mylcd|line2[6][0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y46_N27
dffeas \mylcd|line2[6][0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~22_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[6][0] .is_wysiwyg = "true";
defparam \mylcd|line2[6][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y44_N13
dffeas \mylcd|line1[6][0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[6][0]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[6][0] .is_wysiwyg = "true";
defparam \mylcd|line1[6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N30
cycloneive_lcell_comb \mylcd|curbuf[0]~7 (
// Equation(s):
// \mylcd|curbuf[0]~7_combout  = (\mylcd|Add1~0_combout  & (\mylcd|Add1~1_combout )) # (!\mylcd|Add1~0_combout  & ((\mylcd|Add1~1_combout  & ((\mylcd|line1[6][0]~q ))) # (!\mylcd|Add1~1_combout  & (\mylcd|line1[2][0]~q ))))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|line1[2][0]~q ),
	.datad(\mylcd|line1[6][0]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~7 .lut_mask = 16'hDC98;
defparam \mylcd|curbuf[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y46_N2
cycloneive_lcell_comb \mylcd|Decoder0~4 (
// Equation(s):
// \mylcd|Decoder0~4_combout  = (!\mylcd|ptr [1] & (!\mylcd|ptr [3] & (!\mylcd|ptr [2] & \mylcd|Decoder0~2_combout )))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|ptr [3]),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\mylcd|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~4 .lut_mask = 16'h0100;
defparam \mylcd|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y46_N28
cycloneive_lcell_comb \mylcd|line2~2 (
// Equation(s):
// \mylcd|line2~2_combout  = (\myprocessor|decode7|valB[0]~75_combout  & \mylcd|Decoder0~4_combout )

	.dataa(gnd),
	.datab(\myprocessor|decode7|valB[0]~75_combout ),
	.datac(\mylcd|Decoder0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~2_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~2 .lut_mask = 16'hC0C0;
defparam \mylcd|line2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y47_N18
cycloneive_lcell_comb \mylcd|line2[0][0]~3 (
// Equation(s):
// \mylcd|line2[0][0]~3_combout  = (\myprocessor|decode1|Equal13~0_combout  & ((\mylcd|process_0~2_combout ) # (\mylcd|Decoder0~4_combout )))

	.dataa(\mylcd|process_0~2_combout ),
	.datab(\mylcd|Decoder0~4_combout ),
	.datac(gnd),
	.datad(\myprocessor|decode1|Equal13~0_combout ),
	.cin(gnd),
	.combout(\mylcd|line2[0][0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[0][0]~3 .lut_mask = 16'hEE00;
defparam \mylcd|line2[0][0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y46_N29
dffeas \mylcd|line2[0][0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~2_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[0][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[0][0] .is_wysiwyg = "true";
defparam \mylcd|line2[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N10
cycloneive_lcell_comb \mylcd|line1[0][0]~feeder (
// Equation(s):
// \mylcd|line1[0][0]~feeder_combout  = \mylcd|line2[0][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[0][0]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[0][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[0][0]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[0][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y44_N11
dffeas \mylcd|line1[0][0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line1[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[0][0] .is_wysiwyg = "true";
defparam \mylcd|line1[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y46_N22
cycloneive_lcell_comb \mylcd|Decoder0~6 (
// Equation(s):
// \mylcd|Decoder0~6_combout  = (!\mylcd|ptr [1] & (!\mylcd|ptr [3] & (\mylcd|ptr [2] & \mylcd|Decoder0~2_combout )))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|ptr [3]),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\mylcd|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~6 .lut_mask = 16'h1000;
defparam \mylcd|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N16
cycloneive_lcell_comb \mylcd|line2~6 (
// Equation(s):
// \mylcd|line2~6_combout  = (\myprocessor|decode7|valB[0]~75_combout  & \mylcd|Decoder0~6_combout )

	.dataa(\myprocessor|decode7|valB[0]~75_combout ),
	.datab(gnd),
	.datac(\mylcd|Decoder0~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~6_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~6 .lut_mask = 16'hA0A0;
defparam \mylcd|line2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N8
cycloneive_lcell_comb \mylcd|line2[4][0]~7 (
// Equation(s):
// \mylcd|line2[4][0]~7_combout  = (\myprocessor|decode1|Equal13~0_combout  & ((\mylcd|Decoder0~6_combout ) # (\mylcd|process_0~2_combout )))

	.dataa(\mylcd|Decoder0~6_combout ),
	.datab(gnd),
	.datac(\mylcd|process_0~2_combout ),
	.datad(\myprocessor|decode1|Equal13~0_combout ),
	.cin(gnd),
	.combout(\mylcd|line2[4][0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[4][0]~7 .lut_mask = 16'hFA00;
defparam \mylcd|line2[4][0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y46_N17
dffeas \mylcd|line2[4][0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~6_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[4][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[4][0] .is_wysiwyg = "true";
defparam \mylcd|line2[4][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y44_N17
dffeas \mylcd|line1[4][0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[4][0]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[4][0] .is_wysiwyg = "true";
defparam \mylcd|line1[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N16
cycloneive_lcell_comb \mylcd|curbuf[0]~8 (
// Equation(s):
// \mylcd|curbuf[0]~8_combout  = (\mylcd|curbuf[0]~7_combout  & (((\mylcd|line1[4][0]~q ) # (!\mylcd|Add1~0_combout )))) # (!\mylcd|curbuf[0]~7_combout  & (\mylcd|line1[0][0]~q  & ((\mylcd|Add1~0_combout ))))

	.dataa(\mylcd|curbuf[0]~7_combout ),
	.datab(\mylcd|line1[0][0]~q ),
	.datac(\mylcd|line1[4][0]~q ),
	.datad(\mylcd|Add1~0_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~8 .lut_mask = 16'hE4AA;
defparam \mylcd|curbuf[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y46_N4
cycloneive_lcell_comb \mylcd|Decoder0~5 (
// Equation(s):
// \mylcd|Decoder0~5_combout  = (!\mylcd|ptr [1] & (\mylcd|ptr [3] & (!\mylcd|ptr [2] & \mylcd|Decoder0~2_combout )))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|ptr [3]),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\mylcd|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~5 .lut_mask = 16'h0400;
defparam \mylcd|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N12
cycloneive_lcell_comb \mylcd|line2~4 (
// Equation(s):
// \mylcd|line2~4_combout  = (\mylcd|Decoder0~5_combout  & \myprocessor|decode7|valB[0]~75_combout )

	.dataa(\mylcd|Decoder0~5_combout ),
	.datab(gnd),
	.datac(\myprocessor|decode7|valB[0]~75_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~4_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~4 .lut_mask = 16'hA0A0;
defparam \mylcd|line2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N4
cycloneive_lcell_comb \mylcd|line2[8][0]~5 (
// Equation(s):
// \mylcd|line2[8][0]~5_combout  = (\myprocessor|decode1|Equal13~0_combout  & ((\mylcd|Decoder0~5_combout ) # (\mylcd|process_0~2_combout )))

	.dataa(\mylcd|Decoder0~5_combout ),
	.datab(\mylcd|process_0~2_combout ),
	.datac(gnd),
	.datad(\myprocessor|decode1|Equal13~0_combout ),
	.cin(gnd),
	.combout(\mylcd|line2[8][0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[8][0]~5 .lut_mask = 16'hEE00;
defparam \mylcd|line2[8][0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y47_N13
dffeas \mylcd|line2[8][0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~4_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[8][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[8][0] .is_wysiwyg = "true";
defparam \mylcd|line2[8][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y44_N27
dffeas \mylcd|line1[8][0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[8][0]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[8][0] .is_wysiwyg = "true";
defparam \mylcd|line1[8][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y46_N20
cycloneive_lcell_comb \mylcd|Decoder0~15 (
// Equation(s):
// \mylcd|Decoder0~15_combout  = (\mylcd|ptr [1] & (\mylcd|ptr [3] & (!\mylcd|ptr [2] & \mylcd|Decoder0~2_combout )))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|ptr [3]),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\mylcd|Decoder0~15_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~15 .lut_mask = 16'h0800;
defparam \mylcd|Decoder0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N18
cycloneive_lcell_comb \mylcd|line2~20 (
// Equation(s):
// \mylcd|line2~20_combout  = (\myprocessor|decode7|valB[0]~75_combout  & \mylcd|Decoder0~15_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|decode7|valB[0]~75_combout ),
	.datad(\mylcd|Decoder0~15_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~20_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~20 .lut_mask = 16'hF000;
defparam \mylcd|line2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N28
cycloneive_lcell_comb \mylcd|line2[10][0]~21 (
// Equation(s):
// \mylcd|line2[10][0]~21_combout  = (\myprocessor|decode1|Equal13~0_combout  & ((\mylcd|Decoder0~15_combout ) # (\mylcd|process_0~2_combout )))

	.dataa(\mylcd|Decoder0~15_combout ),
	.datab(gnd),
	.datac(\mylcd|process_0~2_combout ),
	.datad(\myprocessor|decode1|Equal13~0_combout ),
	.cin(gnd),
	.combout(\mylcd|line2[10][0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[10][0]~21 .lut_mask = 16'hFA00;
defparam \mylcd|line2[10][0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y43_N19
dffeas \mylcd|line2[10][0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~20_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[10][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[10][0] .is_wysiwyg = "true";
defparam \mylcd|line2[10][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y44_N5
dffeas \mylcd|line1[10][0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[10][0]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[10][0] .is_wysiwyg = "true";
defparam \mylcd|line1[10][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N4
cycloneive_lcell_comb \mylcd|curbuf[0]~2 (
// Equation(s):
// \mylcd|curbuf[0]~2_combout  = (\mylcd|Add1~1_combout  & (((\mylcd|Add1~0_combout )))) # (!\mylcd|Add1~1_combout  & ((\mylcd|Add1~0_combout  & (\mylcd|line1[8][0]~q )) # (!\mylcd|Add1~0_combout  & ((\mylcd|line1[10][0]~q )))))

	.dataa(\mylcd|line1[8][0]~q ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|line1[10][0]~q ),
	.datad(\mylcd|Add1~0_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~2 .lut_mask = 16'hEE30;
defparam \mylcd|curbuf[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y46_N8
cycloneive_lcell_comb \mylcd|Decoder0~3 (
// Equation(s):
// \mylcd|Decoder0~3_combout  = (!\mylcd|ptr [1] & (\mylcd|ptr [3] & (\mylcd|ptr [2] & \mylcd|Decoder0~2_combout )))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|ptr [3]),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\mylcd|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~3 .lut_mask = 16'h4000;
defparam \mylcd|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N0
cycloneive_lcell_comb \mylcd|line2~0 (
// Equation(s):
// \mylcd|line2~0_combout  = (\myprocessor|decode7|valB[0]~75_combout  & \mylcd|Decoder0~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|decode7|valB[0]~75_combout ),
	.datad(\mylcd|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~0 .lut_mask = 16'hF000;
defparam \mylcd|line2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N20
cycloneive_lcell_comb \mylcd|line2[12][0]~1 (
// Equation(s):
// \mylcd|line2[12][0]~1_combout  = (\myprocessor|decode1|Equal13~0_combout  & ((\mylcd|process_0~2_combout ) # (\mylcd|Decoder0~3_combout )))

	.dataa(gnd),
	.datab(\mylcd|process_0~2_combout ),
	.datac(\myprocessor|decode1|Equal13~0_combout ),
	.datad(\mylcd|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\mylcd|line2[12][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[12][0]~1 .lut_mask = 16'hF0C0;
defparam \mylcd|line2[12][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y46_N1
dffeas \mylcd|line2[12][0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[12][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[12][0] .is_wysiwyg = "true";
defparam \mylcd|line2[12][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y44_N23
dffeas \mylcd|line1[12][0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[12][0]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[12][0] .is_wysiwyg = "true";
defparam \mylcd|line1[12][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y46_N18
cycloneive_lcell_comb \mylcd|Decoder0~14 (
// Equation(s):
// \mylcd|Decoder0~14_combout  = (\mylcd|ptr [1] & (\mylcd|ptr [3] & (\mylcd|ptr [2] & \mylcd|Decoder0~2_combout )))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|ptr [3]),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\mylcd|Decoder0~14_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~14 .lut_mask = 16'h8000;
defparam \mylcd|Decoder0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N26
cycloneive_lcell_comb \mylcd|line2~18 (
// Equation(s):
// \mylcd|line2~18_combout  = (\myprocessor|decode7|valB[0]~75_combout  & \mylcd|Decoder0~14_combout )

	.dataa(\myprocessor|decode7|valB[0]~75_combout ),
	.datab(gnd),
	.datac(\mylcd|Decoder0~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~18_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~18 .lut_mask = 16'hA0A0;
defparam \mylcd|line2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N18
cycloneive_lcell_comb \mylcd|line2[14][0]~19 (
// Equation(s):
// \mylcd|line2[14][0]~19_combout  = (\myprocessor|decode1|Equal13~0_combout  & ((\mylcd|Decoder0~14_combout ) # (\mylcd|process_0~2_combout )))

	.dataa(\mylcd|Decoder0~14_combout ),
	.datab(gnd),
	.datac(\mylcd|process_0~2_combout ),
	.datad(\myprocessor|decode1|Equal13~0_combout ),
	.cin(gnd),
	.combout(\mylcd|line2[14][0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[14][0]~19 .lut_mask = 16'hFA00;
defparam \mylcd|line2[14][0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y46_N27
dffeas \mylcd|line2[14][0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~18_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[14][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[14][0] .is_wysiwyg = "true";
defparam \mylcd|line2[14][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N24
cycloneive_lcell_comb \mylcd|line1[14][0]~feeder (
// Equation(s):
// \mylcd|line1[14][0]~feeder_combout  = \mylcd|line2[14][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[14][0]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[14][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[14][0]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[14][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y44_N25
dffeas \mylcd|line1[14][0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line1[14][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[14][0] .is_wysiwyg = "true";
defparam \mylcd|line1[14][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N22
cycloneive_lcell_comb \mylcd|curbuf[0]~3 (
// Equation(s):
// \mylcd|curbuf[0]~3_combout  = (\mylcd|curbuf[0]~2_combout  & (((\mylcd|line1[12][0]~q )) # (!\mylcd|Add1~1_combout ))) # (!\mylcd|curbuf[0]~2_combout  & (\mylcd|Add1~1_combout  & ((\mylcd|line1[14][0]~q ))))

	.dataa(\mylcd|curbuf[0]~2_combout ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|line1[12][0]~q ),
	.datad(\mylcd|line1[14][0]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~3 .lut_mask = 16'hE6A2;
defparam \mylcd|curbuf[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N14
cycloneive_lcell_comb \mylcd|Decoder0~9 (
// Equation(s):
// \mylcd|Decoder0~9_combout  = (\mylcd|Decoder0~21_combout  & (\mylcd|ptr [3] & \mylcd|ptr [0]))

	.dataa(\mylcd|Decoder0~21_combout ),
	.datab(gnd),
	.datac(\mylcd|ptr [3]),
	.datad(\mylcd|ptr [0]),
	.cin(gnd),
	.combout(\mylcd|Decoder0~9_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~9 .lut_mask = 16'hA000;
defparam \mylcd|Decoder0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N26
cycloneive_lcell_comb \mylcd|line2~28 (
// Equation(s):
// \mylcd|line2~28_combout  = (\mylcd|Decoder0~9_combout  & (\myprocessor|decode7|valB[0]~75_combout  & (!\mylcd|ptr [1] & !\mylcd|ptr [2])))

	.dataa(\mylcd|Decoder0~9_combout ),
	.datab(\myprocessor|decode7|valB[0]~75_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~28_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~28 .lut_mask = 16'h0008;
defparam \mylcd|line2~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N10
cycloneive_lcell_comb \mylcd|Decoder0~19 (
// Equation(s):
// \mylcd|Decoder0~19_combout  = (!\mylcd|ptr [1] & (!\mylcd|ptr [2] & \mylcd|Decoder0~9_combout ))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|ptr [2]),
	.datac(gnd),
	.datad(\mylcd|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\mylcd|Decoder0~19_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~19 .lut_mask = 16'h1100;
defparam \mylcd|Decoder0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N14
cycloneive_lcell_comb \mylcd|line2[9][0]~29 (
// Equation(s):
// \mylcd|line2[9][0]~29_combout  = (\myprocessor|decode1|Equal13~0_combout  & ((\mylcd|process_0~2_combout ) # (\mylcd|Decoder0~19_combout )))

	.dataa(gnd),
	.datab(\myprocessor|decode1|Equal13~0_combout ),
	.datac(\mylcd|process_0~2_combout ),
	.datad(\mylcd|Decoder0~19_combout ),
	.cin(gnd),
	.combout(\mylcd|line2[9][0]~29_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[9][0]~29 .lut_mask = 16'hCCC0;
defparam \mylcd|line2[9][0]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y45_N27
dffeas \mylcd|line2[9][0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~28_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[9][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[9][0] .is_wysiwyg = "true";
defparam \mylcd|line2[9][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y43_N9
dffeas \mylcd|line1[9][0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[9][0]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[9][0] .is_wysiwyg = "true";
defparam \mylcd|line1[9][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N0
cycloneive_lcell_comb \mylcd|line2~12 (
// Equation(s):
// \mylcd|line2~12_combout  = (!\mylcd|ptr [2] & (\myprocessor|decode7|valB[0]~75_combout  & (\mylcd|ptr [1] & \mylcd|Decoder0~9_combout )))

	.dataa(\mylcd|ptr [2]),
	.datab(\myprocessor|decode7|valB[0]~75_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~12_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~12 .lut_mask = 16'h4000;
defparam \mylcd|line2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N26
cycloneive_lcell_comb \mylcd|Decoder0~11 (
// Equation(s):
// \mylcd|Decoder0~11_combout  = (\mylcd|ptr [1] & (!\mylcd|ptr [2] & \mylcd|Decoder0~9_combout ))

	.dataa(gnd),
	.datab(\mylcd|ptr [1]),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\mylcd|Decoder0~11_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~11 .lut_mask = 16'h0C00;
defparam \mylcd|Decoder0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N4
cycloneive_lcell_comb \mylcd|line2[11][0]~13 (
// Equation(s):
// \mylcd|line2[11][0]~13_combout  = (\myprocessor|decode1|Equal13~0_combout  & ((\mylcd|Decoder0~11_combout ) # (\mylcd|process_0~2_combout )))

	.dataa(\mylcd|Decoder0~11_combout ),
	.datab(\myprocessor|decode1|Equal13~0_combout ),
	.datac(\mylcd|process_0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2[11][0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[11][0]~13 .lut_mask = 16'hC8C8;
defparam \mylcd|line2[11][0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y45_N1
dffeas \mylcd|line2[11][0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~12_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[11][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[11][0] .is_wysiwyg = "true";
defparam \mylcd|line2[11][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y46_N11
dffeas \mylcd|line1[11][0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[11][0]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[11][0] .is_wysiwyg = "true";
defparam \mylcd|line1[11][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N10
cycloneive_lcell_comb \mylcd|curbuf[0]~4 (
// Equation(s):
// \mylcd|curbuf[0]~4_combout  = (\mylcd|Add1~1_combout  & (((\mylcd|Add1~0_combout )))) # (!\mylcd|Add1~1_combout  & ((\mylcd|Add1~0_combout  & (\mylcd|line1[9][0]~q )) # (!\mylcd|Add1~0_combout  & ((\mylcd|line1[11][0]~q )))))

	.dataa(\mylcd|line1[9][0]~q ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|line1[11][0]~q ),
	.datad(\mylcd|Add1~0_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~4 .lut_mask = 16'hEE30;
defparam \mylcd|curbuf[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N18
cycloneive_lcell_comb \mylcd|line2~24 (
// Equation(s):
// \mylcd|line2~24_combout  = (\mylcd|ptr [2] & (\myprocessor|decode7|valB[0]~75_combout  & (!\mylcd|ptr [1] & \mylcd|Decoder0~9_combout )))

	.dataa(\mylcd|ptr [2]),
	.datab(\myprocessor|decode7|valB[0]~75_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~24_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~24 .lut_mask = 16'h0800;
defparam \mylcd|line2~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N8
cycloneive_lcell_comb \mylcd|Decoder0~17 (
// Equation(s):
// \mylcd|Decoder0~17_combout  = (\mylcd|ptr [2] & (!\mylcd|ptr [1] & \mylcd|Decoder0~9_combout ))

	.dataa(\mylcd|ptr [2]),
	.datab(gnd),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\mylcd|Decoder0~17_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~17 .lut_mask = 16'h0A00;
defparam \mylcd|Decoder0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N2
cycloneive_lcell_comb \mylcd|line2[13][0]~25 (
// Equation(s):
// \mylcd|line2[13][0]~25_combout  = (\myprocessor|decode1|Equal13~0_combout  & ((\mylcd|process_0~2_combout ) # (\mylcd|Decoder0~17_combout )))

	.dataa(\myprocessor|decode1|Equal13~0_combout ),
	.datab(\mylcd|process_0~2_combout ),
	.datac(\mylcd|Decoder0~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2[13][0]~25_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[13][0]~25 .lut_mask = 16'hA8A8;
defparam \mylcd|line2[13][0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y45_N19
dffeas \mylcd|line2[13][0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~24_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[13][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[13][0] .is_wysiwyg = "true";
defparam \mylcd|line2[13][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y46_N5
dffeas \mylcd|line1[13][0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[13][0]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[13][0] .is_wysiwyg = "true";
defparam \mylcd|line1[13][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N8
cycloneive_lcell_comb \mylcd|line2~10 (
// Equation(s):
// \mylcd|line2~10_combout  = (\mylcd|ptr [2] & (\mylcd|ptr [1] & (\myprocessor|decode7|valB[0]~75_combout  & \mylcd|Decoder0~9_combout )))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|ptr [1]),
	.datac(\myprocessor|decode7|valB[0]~75_combout ),
	.datad(\mylcd|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~10_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~10 .lut_mask = 16'h8000;
defparam \mylcd|line2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N6
cycloneive_lcell_comb \mylcd|Decoder0~10 (
// Equation(s):
// \mylcd|Decoder0~10_combout  = (\mylcd|ptr [1] & (\mylcd|ptr [2] & \mylcd|Decoder0~9_combout ))

	.dataa(gnd),
	.datab(\mylcd|ptr [1]),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\mylcd|Decoder0~10_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~10 .lut_mask = 16'hC000;
defparam \mylcd|Decoder0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N24
cycloneive_lcell_comb \mylcd|line2[15][0]~11 (
// Equation(s):
// \mylcd|line2[15][0]~11_combout  = (\myprocessor|decode1|Equal13~0_combout  & ((\mylcd|process_0~2_combout ) # (\mylcd|Decoder0~10_combout )))

	.dataa(gnd),
	.datab(\myprocessor|decode1|Equal13~0_combout ),
	.datac(\mylcd|process_0~2_combout ),
	.datad(\mylcd|Decoder0~10_combout ),
	.cin(gnd),
	.combout(\mylcd|line2[15][0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[15][0]~11 .lut_mask = 16'hCCC0;
defparam \mylcd|line2[15][0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y43_N9
dffeas \mylcd|line2[15][0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~10_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[15][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[15][0] .is_wysiwyg = "true";
defparam \mylcd|line2[15][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y46_N9
dffeas \mylcd|line1[15][0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[15][0]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[15][0] .is_wysiwyg = "true";
defparam \mylcd|line1[15][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N4
cycloneive_lcell_comb \mylcd|curbuf[0]~5 (
// Equation(s):
// \mylcd|curbuf[0]~5_combout  = (\mylcd|curbuf[0]~4_combout  & (((\mylcd|line1[13][0]~q )) # (!\mylcd|Add1~1_combout ))) # (!\mylcd|curbuf[0]~4_combout  & (\mylcd|Add1~1_combout  & ((\mylcd|line1[15][0]~q ))))

	.dataa(\mylcd|curbuf[0]~4_combout ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|line1[13][0]~q ),
	.datad(\mylcd|line1[15][0]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~5 .lut_mask = 16'hE6A2;
defparam \mylcd|curbuf[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N8
cycloneive_lcell_comb \mylcd|curbuf[0]~6 (
// Equation(s):
// \mylcd|curbuf[0]~6_combout  = (\mylcd|Add1~2_combout  & (\mylcd|index [0])) # (!\mylcd|Add1~2_combout  & ((\mylcd|index [0] & (\mylcd|curbuf[0]~3_combout )) # (!\mylcd|index [0] & ((\mylcd|curbuf[0]~5_combout )))))

	.dataa(\mylcd|Add1~2_combout ),
	.datab(\mylcd|index [0]),
	.datac(\mylcd|curbuf[0]~3_combout ),
	.datad(\mylcd|curbuf[0]~5_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~6 .lut_mask = 16'hD9C8;
defparam \mylcd|curbuf[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N20
cycloneive_lcell_comb \mylcd|Decoder0~7 (
// Equation(s):
// \mylcd|Decoder0~7_combout  = (\mylcd|Decoder0~21_combout  & (!\mylcd|ptr [3] & \mylcd|ptr [0]))

	.dataa(\mylcd|Decoder0~21_combout ),
	.datab(gnd),
	.datac(\mylcd|ptr [3]),
	.datad(\mylcd|ptr [0]),
	.cin(gnd),
	.combout(\mylcd|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~7 .lut_mask = 16'h0A00;
defparam \mylcd|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N20
cycloneive_lcell_comb \mylcd|line2~30 (
// Equation(s):
// \mylcd|line2~30_combout  = (\mylcd|ptr [2] & (!\mylcd|ptr [1] & (\myprocessor|decode7|valB[0]~75_combout  & \mylcd|Decoder0~7_combout )))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|ptr [1]),
	.datac(\myprocessor|decode7|valB[0]~75_combout ),
	.datad(\mylcd|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~30_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~30 .lut_mask = 16'h2000;
defparam \mylcd|line2~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N14
cycloneive_lcell_comb \mylcd|Decoder0~20 (
// Equation(s):
// \mylcd|Decoder0~20_combout  = (!\mylcd|ptr [1] & (\mylcd|Decoder0~7_combout  & \mylcd|ptr [2]))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|Decoder0~7_combout ),
	.datac(gnd),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|Decoder0~20_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~20 .lut_mask = 16'h4400;
defparam \mylcd|Decoder0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N12
cycloneive_lcell_comb \mylcd|line2[5][0]~31 (
// Equation(s):
// \mylcd|line2[5][0]~31_combout  = (\myprocessor|decode1|Equal13~0_combout  & ((\mylcd|process_0~2_combout ) # (\mylcd|Decoder0~20_combout )))

	.dataa(\myprocessor|decode1|Equal13~0_combout ),
	.datab(gnd),
	.datac(\mylcd|process_0~2_combout ),
	.datad(\mylcd|Decoder0~20_combout ),
	.cin(gnd),
	.combout(\mylcd|line2[5][0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[5][0]~31 .lut_mask = 16'hAAA0;
defparam \mylcd|line2[5][0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y44_N21
dffeas \mylcd|line2[5][0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~30_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[5][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[5][0] .is_wysiwyg = "true";
defparam \mylcd|line2[5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N6
cycloneive_lcell_comb \mylcd|line1[5][0]~feeder (
// Equation(s):
// \mylcd|line1[5][0]~feeder_combout  = \mylcd|line2[5][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[5][0]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[5][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[5][0]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[5][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y44_N7
dffeas \mylcd|line1[5][0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line1[5][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[5][0] .is_wysiwyg = "true";
defparam \mylcd|line1[5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N26
cycloneive_lcell_comb \mylcd|line2~26 (
// Equation(s):
// \mylcd|line2~26_combout  = (\mylcd|Decoder0~7_combout  & (\myprocessor|decode7|valB[0]~75_combout  & (!\mylcd|ptr [1] & !\mylcd|ptr [2])))

	.dataa(\mylcd|Decoder0~7_combout ),
	.datab(\myprocessor|decode7|valB[0]~75_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~26_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~26 .lut_mask = 16'h0008;
defparam \mylcd|line2~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N2
cycloneive_lcell_comb \mylcd|Decoder0~18 (
// Equation(s):
// \mylcd|Decoder0~18_combout  = (\mylcd|Decoder0~7_combout  & (!\mylcd|ptr [1] & !\mylcd|ptr [2]))

	.dataa(\mylcd|Decoder0~7_combout ),
	.datab(gnd),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|Decoder0~18_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~18 .lut_mask = 16'h000A;
defparam \mylcd|Decoder0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N28
cycloneive_lcell_comb \mylcd|line2[1][0]~27 (
// Equation(s):
// \mylcd|line2[1][0]~27_combout  = (\myprocessor|decode1|Equal13~0_combout  & ((\mylcd|process_0~2_combout ) # (\mylcd|Decoder0~18_combout )))

	.dataa(gnd),
	.datab(\myprocessor|decode1|Equal13~0_combout ),
	.datac(\mylcd|process_0~2_combout ),
	.datad(\mylcd|Decoder0~18_combout ),
	.cin(gnd),
	.combout(\mylcd|line2[1][0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[1][0]~27 .lut_mask = 16'hCCC0;
defparam \mylcd|line2[1][0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y43_N27
dffeas \mylcd|line2[1][0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~26_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[1][0] .is_wysiwyg = "true";
defparam \mylcd|line2[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y44_N25
dffeas \mylcd|line1[1][0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[1][0]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[1][0] .is_wysiwyg = "true";
defparam \mylcd|line1[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N8
cycloneive_lcell_comb \mylcd|line2~8 (
// Equation(s):
// \mylcd|line2~8_combout  = (\mylcd|Decoder0~7_combout  & (\myprocessor|decode7|valB[0]~75_combout  & (\mylcd|ptr [1] & !\mylcd|ptr [2])))

	.dataa(\mylcd|Decoder0~7_combout ),
	.datab(\myprocessor|decode7|valB[0]~75_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~8_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~8 .lut_mask = 16'h0080;
defparam \mylcd|line2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N2
cycloneive_lcell_comb \mylcd|Decoder0~8 (
// Equation(s):
// \mylcd|Decoder0~8_combout  = (\mylcd|Decoder0~7_combout  & (\mylcd|ptr [1] & !\mylcd|ptr [2]))

	.dataa(\mylcd|Decoder0~7_combout ),
	.datab(gnd),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~8 .lut_mask = 16'h00A0;
defparam \mylcd|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N28
cycloneive_lcell_comb \mylcd|line2[3][0]~9 (
// Equation(s):
// \mylcd|line2[3][0]~9_combout  = (\myprocessor|decode1|Equal13~0_combout  & ((\mylcd|process_0~2_combout ) # (\mylcd|Decoder0~8_combout )))

	.dataa(gnd),
	.datab(\mylcd|process_0~2_combout ),
	.datac(\myprocessor|decode1|Equal13~0_combout ),
	.datad(\mylcd|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\mylcd|line2[3][0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[3][0]~9 .lut_mask = 16'hF0C0;
defparam \mylcd|line2[3][0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y45_N9
dffeas \mylcd|line2[3][0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~8_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[3][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[3][0] .is_wysiwyg = "true";
defparam \mylcd|line2[3][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y44_N13
dffeas \mylcd|line1[3][0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[3][0]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[3][0] .is_wysiwyg = "true";
defparam \mylcd|line1[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N0
cycloneive_lcell_comb \mylcd|line2~14 (
// Equation(s):
// \mylcd|line2~14_combout  = (\mylcd|Decoder0~7_combout  & (\myprocessor|decode7|valB[0]~75_combout  & (\mylcd|ptr [1] & \mylcd|ptr [2])))

	.dataa(\mylcd|Decoder0~7_combout ),
	.datab(\myprocessor|decode7|valB[0]~75_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~14_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~14 .lut_mask = 16'h8000;
defparam \mylcd|line2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N20
cycloneive_lcell_comb \mylcd|Decoder0~12 (
// Equation(s):
// \mylcd|Decoder0~12_combout  = (\mylcd|ptr [1] & (\mylcd|Decoder0~7_combout  & \mylcd|ptr [2]))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|Decoder0~7_combout ),
	.datac(gnd),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|Decoder0~12_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~12 .lut_mask = 16'h8800;
defparam \mylcd|Decoder0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N8
cycloneive_lcell_comb \mylcd|line2[7][0]~15 (
// Equation(s):
// \mylcd|line2[7][0]~15_combout  = (\myprocessor|decode1|Equal13~0_combout  & ((\mylcd|process_0~2_combout ) # (\mylcd|Decoder0~12_combout )))

	.dataa(gnd),
	.datab(\myprocessor|decode1|Equal13~0_combout ),
	.datac(\mylcd|process_0~2_combout ),
	.datad(\mylcd|Decoder0~12_combout ),
	.cin(gnd),
	.combout(\mylcd|line2[7][0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[7][0]~15 .lut_mask = 16'hCCC0;
defparam \mylcd|line2[7][0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y43_N1
dffeas \mylcd|line2[7][0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~14_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[7][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[7][0] .is_wysiwyg = "true";
defparam \mylcd|line2[7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N2
cycloneive_lcell_comb \mylcd|line1[7][0]~feeder (
// Equation(s):
// \mylcd|line1[7][0]~feeder_combout  = \mylcd|line2[7][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[7][0]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[7][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[7][0]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[7][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y44_N3
dffeas \mylcd|line1[7][0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line1[7][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[7][0] .is_wysiwyg = "true";
defparam \mylcd|line1[7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N12
cycloneive_lcell_comb \mylcd|curbuf[0]~0 (
// Equation(s):
// \mylcd|curbuf[0]~0_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|Add1~0_combout ) # ((\mylcd|line1[7][0]~q )))) # (!\mylcd|Add1~1_combout  & (!\mylcd|Add1~0_combout  & (\mylcd|line1[3][0]~q )))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|Add1~0_combout ),
	.datac(\mylcd|line1[3][0]~q ),
	.datad(\mylcd|line1[7][0]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~0 .lut_mask = 16'hBA98;
defparam \mylcd|curbuf[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N24
cycloneive_lcell_comb \mylcd|curbuf[0]~1 (
// Equation(s):
// \mylcd|curbuf[0]~1_combout  = (\mylcd|Add1~0_combout  & ((\mylcd|curbuf[0]~0_combout  & (\mylcd|line1[5][0]~q )) # (!\mylcd|curbuf[0]~0_combout  & ((\mylcd|line1[1][0]~q ))))) # (!\mylcd|Add1~0_combout  & (((\mylcd|curbuf[0]~0_combout ))))

	.dataa(\mylcd|line1[5][0]~q ),
	.datab(\mylcd|Add1~0_combout ),
	.datac(\mylcd|line1[1][0]~q ),
	.datad(\mylcd|curbuf[0]~0_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~1 .lut_mask = 16'hBBC0;
defparam \mylcd|curbuf[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N2
cycloneive_lcell_comb \mylcd|curbuf[0]~9 (
// Equation(s):
// \mylcd|curbuf[0]~9_combout  = (\mylcd|Add1~2_combout  & ((\mylcd|curbuf[0]~6_combout  & (\mylcd|curbuf[0]~8_combout )) # (!\mylcd|curbuf[0]~6_combout  & ((\mylcd|curbuf[0]~1_combout ))))) # (!\mylcd|Add1~2_combout  & (((\mylcd|curbuf[0]~6_combout ))))

	.dataa(\mylcd|Add1~2_combout ),
	.datab(\mylcd|curbuf[0]~8_combout ),
	.datac(\mylcd|curbuf[0]~6_combout ),
	.datad(\mylcd|curbuf[0]~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~9 .lut_mask = 16'hDAD0;
defparam \mylcd|curbuf[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y47_N24
cycloneive_lcell_comb \mylcd|Add2~1 (
// Equation(s):
// \mylcd|Add2~1_combout  = \mylcd|index [3] $ (((\mylcd|index [1] & \mylcd|index [2])))

	.dataa(\mylcd|index [3]),
	.datab(\mylcd|index [1]),
	.datac(gnd),
	.datad(\mylcd|index [2]),
	.cin(gnd),
	.combout(\mylcd|Add2~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Add2~1 .lut_mask = 16'h66AA;
defparam \mylcd|Add2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N2
cycloneive_lcell_comb \mylcd|Add2~0 (
// Equation(s):
// \mylcd|Add2~0_combout  = \mylcd|index [1] $ (\mylcd|index [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|index [2]),
	.cin(gnd),
	.combout(\mylcd|Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Add2~0 .lut_mask = 16'h0FF0;
defparam \mylcd|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N0
cycloneive_lcell_comb \mylcd|curbuf[0]~14 (
// Equation(s):
// \mylcd|curbuf[0]~14_combout  = (\mylcd|Add2~1_combout  & (\mylcd|Add2~0_combout )) # (!\mylcd|Add2~1_combout  & ((\mylcd|Add2~0_combout  & ((\mylcd|line2[14][0]~q ))) # (!\mylcd|Add2~0_combout  & (\mylcd|line2[10][0]~q ))))

	.dataa(\mylcd|Add2~1_combout ),
	.datab(\mylcd|Add2~0_combout ),
	.datac(\mylcd|line2[10][0]~q ),
	.datad(\mylcd|line2[14][0]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~14 .lut_mask = 16'hDC98;
defparam \mylcd|curbuf[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N18
cycloneive_lcell_comb \mylcd|curbuf[0]~15 (
// Equation(s):
// \mylcd|curbuf[0]~15_combout  = (\mylcd|Add2~1_combout  & ((\mylcd|curbuf[0]~14_combout  & ((\mylcd|line2[6][0]~q ))) # (!\mylcd|curbuf[0]~14_combout  & (\mylcd|line2[2][0]~q )))) # (!\mylcd|Add2~1_combout  & (((\mylcd|curbuf[0]~14_combout ))))

	.dataa(\mylcd|line2[2][0]~q ),
	.datab(\mylcd|line2[6][0]~q ),
	.datac(\mylcd|Add2~1_combout ),
	.datad(\mylcd|curbuf[0]~14_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~15 .lut_mask = 16'hCFA0;
defparam \mylcd|curbuf[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N8
cycloneive_lcell_comb \mylcd|curbuf[0]~12 (
// Equation(s):
// \mylcd|curbuf[0]~12_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|Add2~1_combout ) # ((\mylcd|line2[15][0]~q )))) # (!\mylcd|Add2~0_combout  & (!\mylcd|Add2~1_combout  & ((\mylcd|line2[11][0]~q ))))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|Add2~1_combout ),
	.datac(\mylcd|line2[15][0]~q ),
	.datad(\mylcd|line2[11][0]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~12 .lut_mask = 16'hB9A8;
defparam \mylcd|curbuf[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N8
cycloneive_lcell_comb \mylcd|curbuf[0]~13 (
// Equation(s):
// \mylcd|curbuf[0]~13_combout  = (\mylcd|Add2~1_combout  & ((\mylcd|curbuf[0]~12_combout  & (\mylcd|line2[7][0]~q )) # (!\mylcd|curbuf[0]~12_combout  & ((\mylcd|line2[3][0]~q ))))) # (!\mylcd|Add2~1_combout  & (((\mylcd|curbuf[0]~12_combout ))))

	.dataa(\mylcd|line2[7][0]~q ),
	.datab(\mylcd|Add2~1_combout ),
	.datac(\mylcd|line2[3][0]~q ),
	.datad(\mylcd|curbuf[0]~12_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~13 .lut_mask = 16'hBBC0;
defparam \mylcd|curbuf[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N28
cycloneive_lcell_comb \mylcd|curbuf[0]~16 (
// Equation(s):
// \mylcd|curbuf[0]~16_combout  = (\mylcd|index [0] & (((\mylcd|curbuf[0]~13_combout ) # (\mylcd|index [1])))) # (!\mylcd|index [0] & (\mylcd|curbuf[0]~15_combout  & ((!\mylcd|index [1]))))

	.dataa(\mylcd|curbuf[0]~15_combout ),
	.datab(\mylcd|index [0]),
	.datac(\mylcd|curbuf[0]~13_combout ),
	.datad(\mylcd|index [1]),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~16 .lut_mask = 16'hCCE2;
defparam \mylcd|curbuf[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N20
cycloneive_lcell_comb \mylcd|curbuf[0]~10 (
// Equation(s):
// \mylcd|curbuf[0]~10_combout  = (\mylcd|Add2~1_combout  & ((\mylcd|Add2~0_combout ) # ((\mylcd|line2[0][0]~q )))) # (!\mylcd|Add2~1_combout  & (!\mylcd|Add2~0_combout  & (\mylcd|line2[8][0]~q )))

	.dataa(\mylcd|Add2~1_combout ),
	.datab(\mylcd|Add2~0_combout ),
	.datac(\mylcd|line2[8][0]~q ),
	.datad(\mylcd|line2[0][0]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~10 .lut_mask = 16'hBA98;
defparam \mylcd|curbuf[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N14
cycloneive_lcell_comb \mylcd|curbuf[0]~11 (
// Equation(s):
// \mylcd|curbuf[0]~11_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|curbuf[0]~10_combout  & ((\mylcd|line2[4][0]~q ))) # (!\mylcd|curbuf[0]~10_combout  & (\mylcd|line2[12][0]~q )))) # (!\mylcd|Add2~0_combout  & (((\mylcd|curbuf[0]~10_combout ))))

	.dataa(\mylcd|line2[12][0]~q ),
	.datab(\mylcd|Add2~0_combout ),
	.datac(\mylcd|line2[4][0]~q ),
	.datad(\mylcd|curbuf[0]~10_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~11 .lut_mask = 16'hF388;
defparam \mylcd|curbuf[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N26
cycloneive_lcell_comb \mylcd|curbuf[0]~17 (
// Equation(s):
// \mylcd|curbuf[0]~17_combout  = (\mylcd|Add2~0_combout  & (((\mylcd|Add2~1_combout )))) # (!\mylcd|Add2~0_combout  & ((\mylcd|Add2~1_combout  & (\mylcd|line2[1][0]~q )) # (!\mylcd|Add2~1_combout  & ((\mylcd|line2[9][0]~q )))))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|line2[1][0]~q ),
	.datac(\mylcd|line2[9][0]~q ),
	.datad(\mylcd|Add2~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~17 .lut_mask = 16'hEE50;
defparam \mylcd|curbuf[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N22
cycloneive_lcell_comb \mylcd|curbuf[0]~18 (
// Equation(s):
// \mylcd|curbuf[0]~18_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|curbuf[0]~17_combout  & ((\mylcd|line2[5][0]~q ))) # (!\mylcd|curbuf[0]~17_combout  & (\mylcd|line2[13][0]~q )))) # (!\mylcd|Add2~0_combout  & (((\mylcd|curbuf[0]~17_combout ))))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|line2[13][0]~q ),
	.datac(\mylcd|curbuf[0]~17_combout ),
	.datad(\mylcd|line2[5][0]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~18 .lut_mask = 16'hF858;
defparam \mylcd|curbuf[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N6
cycloneive_lcell_comb \mylcd|curbuf[0]~19 (
// Equation(s):
// \mylcd|curbuf[0]~19_combout  = (\mylcd|index [1] & ((\mylcd|curbuf[0]~16_combout  & ((\mylcd|curbuf[0]~18_combout ))) # (!\mylcd|curbuf[0]~16_combout  & (\mylcd|curbuf[0]~11_combout )))) # (!\mylcd|index [1] & (\mylcd|curbuf[0]~16_combout ))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|curbuf[0]~16_combout ),
	.datac(\mylcd|curbuf[0]~11_combout ),
	.datad(\mylcd|curbuf[0]~18_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~19 .lut_mask = 16'hEC64;
defparam \mylcd|curbuf[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N10
cycloneive_lcell_comb \mylcd|LessThan2~0 (
// Equation(s):
// \mylcd|LessThan2~0_combout  = (!\mylcd|index [3] & (((!\mylcd|index [1] & !\mylcd|index [0])) # (!\mylcd|index [2])))

	.dataa(\mylcd|index [3]),
	.datab(\mylcd|index [1]),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|index [2]),
	.cin(gnd),
	.combout(\mylcd|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|LessThan2~0 .lut_mask = 16'h0155;
defparam \mylcd|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N30
cycloneive_lcell_comb \mylcd|LessThan2~1 (
// Equation(s):
// \mylcd|LessThan2~1_combout  = (!\mylcd|index [5] & ((\mylcd|LessThan2~0_combout ) # (!\mylcd|index [4])))

	.dataa(\mylcd|LessThan2~0_combout ),
	.datab(\mylcd|index [4]),
	.datac(gnd),
	.datad(\mylcd|index [5]),
	.cin(gnd),
	.combout(\mylcd|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|LessThan2~1 .lut_mask = 16'h00BB;
defparam \mylcd|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N2
cycloneive_lcell_comb \mylcd|Equal6~0 (
// Equation(s):
// \mylcd|Equal6~0_combout  = (!\mylcd|index [3] & (!\mylcd|index [1] & (\mylcd|index [2] & !\mylcd|index [5])))

	.dataa(\mylcd|index [3]),
	.datab(\mylcd|index [1]),
	.datac(\mylcd|index [2]),
	.datad(\mylcd|index [5]),
	.cin(gnd),
	.combout(\mylcd|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Equal6~0 .lut_mask = 16'h0010;
defparam \mylcd|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N28
cycloneive_lcell_comb \mylcd|Equal2~0 (
// Equation(s):
// \mylcd|Equal2~0_combout  = (!\mylcd|index [3] & (!\mylcd|index [5] & (!\mylcd|index [4] & !\mylcd|index [2])))

	.dataa(\mylcd|index [3]),
	.datab(\mylcd|index [5]),
	.datac(\mylcd|index [4]),
	.datad(\mylcd|index [2]),
	.cin(gnd),
	.combout(\mylcd|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Equal2~0 .lut_mask = 16'h0001;
defparam \mylcd|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y47_N4
cycloneive_lcell_comb \mylcd|lcd_data[6]~0 (
// Equation(s):
// \mylcd|lcd_data[6]~0_combout  = ((!\mylcd|index [1] & !\mylcd|index [0])) # (!\mylcd|Equal2~0_combout )

	.dataa(gnd),
	.datab(\mylcd|Equal2~0_combout ),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|index [0]),
	.cin(gnd),
	.combout(\mylcd|lcd_data[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|lcd_data[6]~0 .lut_mask = 16'h333F;
defparam \mylcd|lcd_data[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y47_N30
cycloneive_lcell_comb \mylcd|lcd_data[6]~1 (
// Equation(s):
// \mylcd|lcd_data[6]~1_combout  = ((\mylcd|Equal6~0_combout  & (\mylcd|index [0] $ (!\mylcd|index [4])))) # (!\mylcd|lcd_data[6]~0_combout )

	.dataa(\mylcd|Equal6~0_combout ),
	.datab(\mylcd|index [0]),
	.datac(\mylcd|lcd_data[6]~0_combout ),
	.datad(\mylcd|index [4]),
	.cin(gnd),
	.combout(\mylcd|lcd_data[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|lcd_data[6]~1 .lut_mask = 16'h8F2F;
defparam \mylcd|lcd_data[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y47_N8
cycloneive_lcell_comb \mylcd|lcd_data[6]~2 (
// Equation(s):
// \mylcd|lcd_data[6]~2_combout  = (!\mylcd|lcd_data[6]~1_combout  & (((\mylcd|index [1]) # (\mylcd|index [0])) # (!\mylcd|Equal2~0_combout )))

	.dataa(\mylcd|lcd_data[6]~1_combout ),
	.datab(\mylcd|Equal2~0_combout ),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|index [0]),
	.cin(gnd),
	.combout(\mylcd|lcd_data[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|lcd_data[6]~2 .lut_mask = 16'h5551;
defparam \mylcd|lcd_data[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y47_N10
cycloneive_lcell_comb \mylcd|curbuf[0]~20 (
// Equation(s):
// \mylcd|curbuf[0]~20_combout  = (\mylcd|lcd_data[6]~2_combout  & ((\mylcd|LessThan2~1_combout  & (\mylcd|curbuf[0]~9_combout )) # (!\mylcd|LessThan2~1_combout  & ((\mylcd|curbuf[0]~19_combout )))))

	.dataa(\mylcd|curbuf[0]~9_combout ),
	.datab(\mylcd|curbuf[0]~19_combout ),
	.datac(\mylcd|LessThan2~1_combout ),
	.datad(\mylcd|lcd_data[6]~2_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~20 .lut_mask = 16'hAC00;
defparam \mylcd|curbuf[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y47_N0
cycloneive_lcell_comb \mylcd|curbuf[0]~21 (
// Equation(s):
// \mylcd|curbuf[0]~21_combout  = (\mylcd|curbuf[0]~20_combout ) # ((\mylcd|Equal2~0_combout  & (\mylcd|index [1] & !\mylcd|index [0])))

	.dataa(\mylcd|curbuf[0]~20_combout ),
	.datab(\mylcd|Equal2~0_combout ),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|index [0]),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~21 .lut_mask = 16'hAAEA;
defparam \mylcd|curbuf[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y47_N10
cycloneive_lcell_comb \mylcd|state1.A~0 (
// Equation(s):
// \mylcd|state1.A~0_combout  = (\mylcd|state1~13_combout  & (\mylcd|state1.A~q )) # (!\mylcd|state1~13_combout  & ((!\mylcd|state1.D~q )))

	.dataa(gnd),
	.datab(\mylcd|state1~13_combout ),
	.datac(\mylcd|state1.A~q ),
	.datad(\mylcd|state1.D~q ),
	.cin(gnd),
	.combout(\mylcd|state1.A~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|state1.A~0 .lut_mask = 16'hC0F3;
defparam \mylcd|state1.A~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y47_N11
dffeas \mylcd|state1.A (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|state1.A~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|state1.A~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|state1.A .is_wysiwyg = "true";
defparam \mylcd|state1.A .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y47_N12
cycloneive_lcell_comb \mylcd|lcd_data[0]~3 (
// Equation(s):
// \mylcd|lcd_data[0]~3_combout  = (!\mylcd|state1.A~q  & ((!\mylcd|LessThan3~0_combout ) # (!\mylcd|index [5])))

	.dataa(\mylcd|state1.A~q ),
	.datab(\mylcd|index [5]),
	.datac(gnd),
	.datad(\mylcd|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\mylcd|lcd_data[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|lcd_data[0]~3 .lut_mask = 16'h1155;
defparam \mylcd|lcd_data[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y47_N1
dffeas \mylcd|lcd_data[0] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|curbuf[0]~21_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|lcd_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_data[0] .is_wysiwyg = "true";
defparam \mylcd|lcd_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N28
cycloneive_lcell_comb \mylcd|line2~32 (
// Equation(s):
// \mylcd|line2~32_combout  = (\myprocessor|decode7|valB[1]~175_combout  & \mylcd|Decoder0~3_combout )

	.dataa(gnd),
	.datab(\myprocessor|decode7|valB[1]~175_combout ),
	.datac(gnd),
	.datad(\mylcd|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~32_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~32 .lut_mask = 16'hCC00;
defparam \mylcd|line2~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y46_N29
dffeas \mylcd|line2[12][1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~32_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[12][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[12][1] .is_wysiwyg = "true";
defparam \mylcd|line2[12][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y47_N13
dffeas \mylcd|line1[12][1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[12][1]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[12][1] .is_wysiwyg = "true";
defparam \mylcd|line1[12][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N24
cycloneive_lcell_comb \mylcd|line2~34 (
// Equation(s):
// \mylcd|line2~34_combout  = (\mylcd|Decoder0~5_combout  & \myprocessor|decode7|valB[1]~175_combout )

	.dataa(\mylcd|Decoder0~5_combout ),
	.datab(gnd),
	.datac(\myprocessor|decode7|valB[1]~175_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~34_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~34 .lut_mask = 16'hA0A0;
defparam \mylcd|line2~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y47_N25
dffeas \mylcd|line2[8][1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~34_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[8][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[8][1] .is_wysiwyg = "true";
defparam \mylcd|line2[8][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y47_N31
dffeas \mylcd|line1[8][1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[8][1]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[8][1] .is_wysiwyg = "true";
defparam \mylcd|line1[8][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y47_N30
cycloneive_lcell_comb \mylcd|curbuf[1]~29 (
// Equation(s):
// \mylcd|curbuf[1]~29_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|line1[12][1]~q ) # ((\mylcd|Add1~2_combout )))) # (!\mylcd|Add1~1_combout  & (((\mylcd|line1[8][1]~q  & !\mylcd|Add1~2_combout ))))

	.dataa(\mylcd|line1[12][1]~q ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|line1[8][1]~q ),
	.datad(\mylcd|Add1~2_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~29_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~29 .lut_mask = 16'hCCB8;
defparam \mylcd|curbuf[1]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N28
cycloneive_lcell_comb \mylcd|line2~35 (
// Equation(s):
// \mylcd|line2~35_combout  = (\myprocessor|decode7|valB[1]~175_combout  & \mylcd|Decoder0~6_combout )

	.dataa(gnd),
	.datab(\myprocessor|decode7|valB[1]~175_combout ),
	.datac(\mylcd|Decoder0~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~35_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~35 .lut_mask = 16'hC0C0;
defparam \mylcd|line2~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y46_N29
dffeas \mylcd|line2[4][1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~35_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[4][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[4][1] .is_wysiwyg = "true";
defparam \mylcd|line2[4][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y47_N3
dffeas \mylcd|line1[4][1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[4][1]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[4][1] .is_wysiwyg = "true";
defparam \mylcd|line1[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y47_N4
cycloneive_lcell_comb \mylcd|line2~33 (
// Equation(s):
// \mylcd|line2~33_combout  = (\myprocessor|decode7|valB[1]~175_combout  & \mylcd|Decoder0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|decode7|valB[1]~175_combout ),
	.datad(\mylcd|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~33_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~33 .lut_mask = 16'hF000;
defparam \mylcd|line2~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y47_N5
dffeas \mylcd|line2[0][1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~33_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[0][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[0][1] .is_wysiwyg = "true";
defparam \mylcd|line2[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y47_N25
dffeas \mylcd|line1[0][1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[0][1]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[0][1] .is_wysiwyg = "true";
defparam \mylcd|line1[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y47_N2
cycloneive_lcell_comb \mylcd|curbuf[1]~30 (
// Equation(s):
// \mylcd|curbuf[1]~30_combout  = (\mylcd|curbuf[1]~29_combout  & (((\mylcd|line1[4][1]~q )) # (!\mylcd|Add1~2_combout ))) # (!\mylcd|curbuf[1]~29_combout  & (\mylcd|Add1~2_combout  & ((\mylcd|line1[0][1]~q ))))

	.dataa(\mylcd|curbuf[1]~29_combout ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[4][1]~q ),
	.datad(\mylcd|line1[0][1]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~30 .lut_mask = 16'hE6A2;
defparam \mylcd|curbuf[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N16
cycloneive_lcell_comb \mylcd|line2~47 (
// Equation(s):
// \mylcd|line2~47_combout  = (\myprocessor|decode7|valB[1]~175_combout  & (\mylcd|Decoder0~7_combout  & (!\mylcd|ptr [1] & \mylcd|ptr [2])))

	.dataa(\myprocessor|decode7|valB[1]~175_combout ),
	.datab(\mylcd|Decoder0~7_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~47_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~47 .lut_mask = 16'h0800;
defparam \mylcd|line2~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y44_N17
dffeas \mylcd|line2[5][1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~47_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[5][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[5][1] .is_wysiwyg = "true";
defparam \mylcd|line2[5][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y47_N6
cycloneive_lcell_comb \mylcd|line1[5][1]~feeder (
// Equation(s):
// \mylcd|line1[5][1]~feeder_combout  = \mylcd|line2[5][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[5][1]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[5][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[5][1]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[5][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y47_N7
dffeas \mylcd|line1[5][1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line1[5][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[5][1] .is_wysiwyg = "true";
defparam \mylcd|line1[5][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N14
cycloneive_lcell_comb \mylcd|line2~45 (
// Equation(s):
// \mylcd|line2~45_combout  = (\mylcd|Decoder0~7_combout  & (\myprocessor|decode7|valB[1]~175_combout  & (!\mylcd|ptr [1] & !\mylcd|ptr [2])))

	.dataa(\mylcd|Decoder0~7_combout ),
	.datab(\myprocessor|decode7|valB[1]~175_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~45_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~45 .lut_mask = 16'h0008;
defparam \mylcd|line2~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y43_N15
dffeas \mylcd|line2[1][1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~45_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[1][1] .is_wysiwyg = "true";
defparam \mylcd|line2[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y47_N27
dffeas \mylcd|line1[1][1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[1][1]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[1][1] .is_wysiwyg = "true";
defparam \mylcd|line1[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N22
cycloneive_lcell_comb \mylcd|line2~44 (
// Equation(s):
// \mylcd|line2~44_combout  = (\mylcd|Decoder0~9_combout  & (\myprocessor|decode7|valB[1]~175_combout  & (\mylcd|ptr [2] & !\mylcd|ptr [1])))

	.dataa(\mylcd|Decoder0~9_combout ),
	.datab(\myprocessor|decode7|valB[1]~175_combout ),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~44_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~44 .lut_mask = 16'h0080;
defparam \mylcd|line2~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y45_N23
dffeas \mylcd|line2[13][1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~44_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[13][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[13][1] .is_wysiwyg = "true";
defparam \mylcd|line2[13][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y47_N23
dffeas \mylcd|line1[13][1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[13][1]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[13][1] .is_wysiwyg = "true";
defparam \mylcd|line1[13][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N22
cycloneive_lcell_comb \mylcd|line2~46 (
// Equation(s):
// \mylcd|line2~46_combout  = (\myprocessor|decode7|valB[1]~175_combout  & (!\mylcd|ptr [2] & (!\mylcd|ptr [1] & \mylcd|Decoder0~9_combout )))

	.dataa(\myprocessor|decode7|valB[1]~175_combout ),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~46_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~46 .lut_mask = 16'h0200;
defparam \mylcd|line2~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y45_N23
dffeas \mylcd|line2[9][1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~46_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[9][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[9][1] .is_wysiwyg = "true";
defparam \mylcd|line2[9][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y47_N29
dffeas \mylcd|line1[9][1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[9][1]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[9][1] .is_wysiwyg = "true";
defparam \mylcd|line1[9][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y47_N28
cycloneive_lcell_comb \mylcd|curbuf[1]~22 (
// Equation(s):
// \mylcd|curbuf[1]~22_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|line1[13][1]~q ) # ((\mylcd|Add1~2_combout )))) # (!\mylcd|Add1~1_combout  & (((\mylcd|line1[9][1]~q  & !\mylcd|Add1~2_combout ))))

	.dataa(\mylcd|line1[13][1]~q ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|line1[9][1]~q ),
	.datad(\mylcd|Add1~2_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~22 .lut_mask = 16'hCCB8;
defparam \mylcd|curbuf[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y47_N26
cycloneive_lcell_comb \mylcd|curbuf[1]~23 (
// Equation(s):
// \mylcd|curbuf[1]~23_combout  = (\mylcd|Add1~2_combout  & ((\mylcd|curbuf[1]~22_combout  & (\mylcd|line1[5][1]~q )) # (!\mylcd|curbuf[1]~22_combout  & ((\mylcd|line1[1][1]~q ))))) # (!\mylcd|Add1~2_combout  & (((\mylcd|curbuf[1]~22_combout ))))

	.dataa(\mylcd|line1[5][1]~q ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[1][1]~q ),
	.datad(\mylcd|curbuf[1]~22_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~23 .lut_mask = 16'hBBC0;
defparam \mylcd|curbuf[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N22
cycloneive_lcell_comb \mylcd|line2~40 (
// Equation(s):
// \mylcd|line2~40_combout  = (\mylcd|Decoder0~13_combout  & \myprocessor|decode7|valB[1]~175_combout )

	.dataa(\mylcd|Decoder0~13_combout ),
	.datab(gnd),
	.datac(\myprocessor|decode7|valB[1]~175_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~40_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~40 .lut_mask = 16'hA0A0;
defparam \mylcd|line2~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y46_N23
dffeas \mylcd|line2[2][1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~40_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[2][0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[2][1] .is_wysiwyg = "true";
defparam \mylcd|line2[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y46_N13
dffeas \mylcd|line1[2][1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[2][1]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[2][1] .is_wysiwyg = "true";
defparam \mylcd|line1[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N30
cycloneive_lcell_comb \mylcd|line2~43 (
// Equation(s):
// \mylcd|line2~43_combout  = (\myprocessor|decode7|valB[1]~175_combout  & \mylcd|Decoder0~16_combout )

	.dataa(gnd),
	.datab(\myprocessor|decode7|valB[1]~175_combout ),
	.datac(gnd),
	.datad(\mylcd|Decoder0~16_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~43_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~43 .lut_mask = 16'hCC00;
defparam \mylcd|line2~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y46_N31
dffeas \mylcd|line2[6][1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~43_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[6][1] .is_wysiwyg = "true";
defparam \mylcd|line2[6][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y46_N31
dffeas \mylcd|line1[6][1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[6][1]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[6][1] .is_wysiwyg = "true";
defparam \mylcd|line1[6][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N16
cycloneive_lcell_comb \mylcd|line2~42 (
// Equation(s):
// \mylcd|line2~42_combout  = (\myprocessor|decode7|valB[1]~175_combout  & \mylcd|Decoder0~15_combout )

	.dataa(\myprocessor|decode7|valB[1]~175_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|Decoder0~15_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~42_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~42 .lut_mask = 16'hAA00;
defparam \mylcd|line2~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y43_N17
dffeas \mylcd|line2[10][1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~42_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[10][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[10][1] .is_wysiwyg = "true";
defparam \mylcd|line2[10][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y46_N29
dffeas \mylcd|line1[10][1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[10][1]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[10][1] .is_wysiwyg = "true";
defparam \mylcd|line1[10][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N30
cycloneive_lcell_comb \mylcd|line2~41 (
// Equation(s):
// \mylcd|line2~41_combout  = (\myprocessor|decode7|valB[1]~175_combout  & \mylcd|Decoder0~14_combout )

	.dataa(gnd),
	.datab(\myprocessor|decode7|valB[1]~175_combout ),
	.datac(\mylcd|Decoder0~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~41_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~41 .lut_mask = 16'hC0C0;
defparam \mylcd|line2~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y46_N31
dffeas \mylcd|line2[14][1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~41_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[14][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[14][1] .is_wysiwyg = "true";
defparam \mylcd|line2[14][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N20
cycloneive_lcell_comb \mylcd|line1[14][1]~feeder (
// Equation(s):
// \mylcd|line1[14][1]~feeder_combout  = \mylcd|line2[14][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[14][1]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[14][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[14][1]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[14][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y46_N21
dffeas \mylcd|line1[14][1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line1[14][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[14][1] .is_wysiwyg = "true";
defparam \mylcd|line1[14][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N28
cycloneive_lcell_comb \mylcd|curbuf[1]~26 (
// Equation(s):
// \mylcd|curbuf[1]~26_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|Add1~2_combout ) # ((\mylcd|line1[14][1]~q )))) # (!\mylcd|Add1~1_combout  & (!\mylcd|Add1~2_combout  & (\mylcd|line1[10][1]~q )))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[10][1]~q ),
	.datad(\mylcd|line1[14][1]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~26 .lut_mask = 16'hBA98;
defparam \mylcd|curbuf[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N30
cycloneive_lcell_comb \mylcd|curbuf[1]~27 (
// Equation(s):
// \mylcd|curbuf[1]~27_combout  = (\mylcd|Add1~2_combout  & ((\mylcd|curbuf[1]~26_combout  & ((\mylcd|line1[6][1]~q ))) # (!\mylcd|curbuf[1]~26_combout  & (\mylcd|line1[2][1]~q )))) # (!\mylcd|Add1~2_combout  & (((\mylcd|curbuf[1]~26_combout ))))

	.dataa(\mylcd|line1[2][1]~q ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[6][1]~q ),
	.datad(\mylcd|curbuf[1]~26_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~27 .lut_mask = 16'hF388;
defparam \mylcd|curbuf[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N20
cycloneive_lcell_comb \mylcd|line2~36 (
// Equation(s):
// \mylcd|line2~36_combout  = (\myprocessor|decode7|valB[1]~175_combout  & (!\mylcd|ptr [2] & (\mylcd|ptr [1] & \mylcd|Decoder0~7_combout )))

	.dataa(\myprocessor|decode7|valB[1]~175_combout ),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~36_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~36 .lut_mask = 16'h2000;
defparam \mylcd|line2~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y45_N21
dffeas \mylcd|line2[3][1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~36_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[3][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[3][1] .is_wysiwyg = "true";
defparam \mylcd|line2[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y43_N13
dffeas \mylcd|line1[3][1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[3][1]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[3][1] .is_wysiwyg = "true";
defparam \mylcd|line1[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N12
cycloneive_lcell_comb \mylcd|line2~39 (
// Equation(s):
// \mylcd|line2~39_combout  = (\mylcd|Decoder0~7_combout  & (\myprocessor|decode7|valB[1]~175_combout  & (\mylcd|ptr [1] & \mylcd|ptr [2])))

	.dataa(\mylcd|Decoder0~7_combout ),
	.datab(\myprocessor|decode7|valB[1]~175_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~39_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~39 .lut_mask = 16'h8000;
defparam \mylcd|line2~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y43_N13
dffeas \mylcd|line2[7][1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~39_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[7][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[7][1] .is_wysiwyg = "true";
defparam \mylcd|line2[7][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y43_N3
dffeas \mylcd|line1[7][1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[7][1]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[7][1] .is_wysiwyg = "true";
defparam \mylcd|line1[7][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N4
cycloneive_lcell_comb \mylcd|line2~38 (
// Equation(s):
// \mylcd|line2~38_combout  = (\mylcd|Decoder0~9_combout  & (\myprocessor|decode7|valB[1]~175_combout  & (!\mylcd|ptr [2] & \mylcd|ptr [1])))

	.dataa(\mylcd|Decoder0~9_combout ),
	.datab(\myprocessor|decode7|valB[1]~175_combout ),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~38_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~38 .lut_mask = 16'h0800;
defparam \mylcd|line2~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y45_N5
dffeas \mylcd|line2[11][1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~38_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[11][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[11][1] .is_wysiwyg = "true";
defparam \mylcd|line2[11][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y43_N25
dffeas \mylcd|line1[11][1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[11][1]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[11][1] .is_wysiwyg = "true";
defparam \mylcd|line1[11][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N18
cycloneive_lcell_comb \mylcd|line2~37 (
// Equation(s):
// \mylcd|line2~37_combout  = (\myprocessor|decode7|valB[1]~175_combout  & (\mylcd|ptr [1] & (\mylcd|ptr [2] & \mylcd|Decoder0~9_combout )))

	.dataa(\myprocessor|decode7|valB[1]~175_combout ),
	.datab(\mylcd|ptr [1]),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~37_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~37 .lut_mask = 16'h8000;
defparam \mylcd|line2~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y43_N19
dffeas \mylcd|line2[15][1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~37_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[15][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[15][1] .is_wysiwyg = "true";
defparam \mylcd|line2[15][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N6
cycloneive_lcell_comb \mylcd|line1[15][1]~feeder (
// Equation(s):
// \mylcd|line1[15][1]~feeder_combout  = \mylcd|line2[15][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[15][1]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[15][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[15][1]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[15][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y43_N7
dffeas \mylcd|line1[15][1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line1[15][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[15][1] .is_wysiwyg = "true";
defparam \mylcd|line1[15][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N24
cycloneive_lcell_comb \mylcd|curbuf[1]~24 (
// Equation(s):
// \mylcd|curbuf[1]~24_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|Add1~2_combout ) # ((\mylcd|line1[15][1]~q )))) # (!\mylcd|Add1~1_combout  & (!\mylcd|Add1~2_combout  & (\mylcd|line1[11][1]~q )))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[11][1]~q ),
	.datad(\mylcd|line1[15][1]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~24_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~24 .lut_mask = 16'hBA98;
defparam \mylcd|curbuf[1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N2
cycloneive_lcell_comb \mylcd|curbuf[1]~25 (
// Equation(s):
// \mylcd|curbuf[1]~25_combout  = (\mylcd|Add1~2_combout  & ((\mylcd|curbuf[1]~24_combout  & ((\mylcd|line1[7][1]~q ))) # (!\mylcd|curbuf[1]~24_combout  & (\mylcd|line1[3][1]~q )))) # (!\mylcd|Add1~2_combout  & (((\mylcd|curbuf[1]~24_combout ))))

	.dataa(\mylcd|line1[3][1]~q ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[7][1]~q ),
	.datad(\mylcd|curbuf[1]~24_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~25 .lut_mask = 16'hF388;
defparam \mylcd|curbuf[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N12
cycloneive_lcell_comb \mylcd|curbuf[1]~28 (
// Equation(s):
// \mylcd|curbuf[1]~28_combout  = (\mylcd|index [0] & (((\mylcd|curbuf[1]~27_combout )) # (!\mylcd|index [1]))) # (!\mylcd|index [0] & (!\mylcd|index [1] & ((\mylcd|curbuf[1]~25_combout ))))

	.dataa(\mylcd|index [0]),
	.datab(\mylcd|index [1]),
	.datac(\mylcd|curbuf[1]~27_combout ),
	.datad(\mylcd|curbuf[1]~25_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~28 .lut_mask = 16'hB3A2;
defparam \mylcd|curbuf[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y47_N14
cycloneive_lcell_comb \mylcd|curbuf[1]~31 (
// Equation(s):
// \mylcd|curbuf[1]~31_combout  = (\mylcd|Add1~0_combout  & ((\mylcd|curbuf[1]~28_combout  & (\mylcd|curbuf[1]~30_combout )) # (!\mylcd|curbuf[1]~28_combout  & ((\mylcd|curbuf[1]~23_combout ))))) # (!\mylcd|Add1~0_combout  & (((\mylcd|curbuf[1]~28_combout 
// ))))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|curbuf[1]~30_combout ),
	.datac(\mylcd|curbuf[1]~23_combout ),
	.datad(\mylcd|curbuf[1]~28_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~31 .lut_mask = 16'hDDA0;
defparam \mylcd|curbuf[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y47_N16
cycloneive_lcell_comb \mylcd|curbuf[1]~39 (
// Equation(s):
// \mylcd|curbuf[1]~39_combout  = (\mylcd|Add2~0_combout  & (((\mylcd|Add2~1_combout )))) # (!\mylcd|Add2~0_combout  & ((\mylcd|Add2~1_combout  & ((\mylcd|line2[1][1]~q ))) # (!\mylcd|Add2~1_combout  & (\mylcd|line2[9][1]~q ))))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|line2[9][1]~q ),
	.datac(\mylcd|line2[1][1]~q ),
	.datad(\mylcd|Add2~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~39_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~39 .lut_mask = 16'hFA44;
defparam \mylcd|curbuf[1]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y47_N10
cycloneive_lcell_comb \mylcd|curbuf[1]~40 (
// Equation(s):
// \mylcd|curbuf[1]~40_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|curbuf[1]~39_combout  & (\mylcd|line2[5][1]~q )) # (!\mylcd|curbuf[1]~39_combout  & ((\mylcd|line2[13][1]~q ))))) # (!\mylcd|Add2~0_combout  & (((\mylcd|curbuf[1]~39_combout ))))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|line2[5][1]~q ),
	.datac(\mylcd|line2[13][1]~q ),
	.datad(\mylcd|curbuf[1]~39_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~40_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~40 .lut_mask = 16'hDDA0;
defparam \mylcd|curbuf[1]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y47_N20
cycloneive_lcell_comb \mylcd|curbuf[1]~32 (
// Equation(s):
// \mylcd|curbuf[1]~32_combout  = (\mylcd|Add2~0_combout  & (((\mylcd|Add2~1_combout )))) # (!\mylcd|Add2~0_combout  & ((\mylcd|Add2~1_combout  & (\mylcd|line2[0][1]~q )) # (!\mylcd|Add2~1_combout  & ((\mylcd|line2[8][1]~q )))))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|line2[0][1]~q ),
	.datac(\mylcd|line2[8][1]~q ),
	.datad(\mylcd|Add2~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~32_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~32 .lut_mask = 16'hEE50;
defparam \mylcd|curbuf[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y47_N8
cycloneive_lcell_comb \mylcd|curbuf[1]~33 (
// Equation(s):
// \mylcd|curbuf[1]~33_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|curbuf[1]~32_combout  & ((\mylcd|line2[4][1]~q ))) # (!\mylcd|curbuf[1]~32_combout  & (\mylcd|line2[12][1]~q )))) # (!\mylcd|Add2~0_combout  & (((\mylcd|curbuf[1]~32_combout ))))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|line2[12][1]~q ),
	.datac(\mylcd|line2[4][1]~q ),
	.datad(\mylcd|curbuf[1]~32_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~33_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~33 .lut_mask = 16'hF588;
defparam \mylcd|curbuf[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N4
cycloneive_lcell_comb \mylcd|curbuf[1]~34 (
// Equation(s):
// \mylcd|curbuf[1]~34_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|line2[15][1]~q ) # ((\mylcd|Add2~1_combout )))) # (!\mylcd|Add2~0_combout  & (((\mylcd|line2[11][1]~q  & !\mylcd|Add2~1_combout ))))

	.dataa(\mylcd|line2[15][1]~q ),
	.datab(\mylcd|Add2~0_combout ),
	.datac(\mylcd|line2[11][1]~q ),
	.datad(\mylcd|Add2~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~34_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~34 .lut_mask = 16'hCCB8;
defparam \mylcd|curbuf[1]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N14
cycloneive_lcell_comb \mylcd|curbuf[1]~35 (
// Equation(s):
// \mylcd|curbuf[1]~35_combout  = (\mylcd|Add2~1_combout  & ((\mylcd|curbuf[1]~34_combout  & ((\mylcd|line2[7][1]~q ))) # (!\mylcd|curbuf[1]~34_combout  & (\mylcd|line2[3][1]~q )))) # (!\mylcd|Add2~1_combout  & (((\mylcd|curbuf[1]~34_combout ))))

	.dataa(\mylcd|line2[3][1]~q ),
	.datab(\mylcd|Add2~1_combout ),
	.datac(\mylcd|curbuf[1]~34_combout ),
	.datad(\mylcd|line2[7][1]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~35_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~35 .lut_mask = 16'hF838;
defparam \mylcd|curbuf[1]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N18
cycloneive_lcell_comb \mylcd|curbuf[1]~36 (
// Equation(s):
// \mylcd|curbuf[1]~36_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|Add2~1_combout ) # ((\mylcd|line2[14][1]~q )))) # (!\mylcd|Add2~0_combout  & (!\mylcd|Add2~1_combout  & (\mylcd|line2[10][1]~q )))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|Add2~1_combout ),
	.datac(\mylcd|line2[10][1]~q ),
	.datad(\mylcd|line2[14][1]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~36_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~36 .lut_mask = 16'hBA98;
defparam \mylcd|curbuf[1]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N0
cycloneive_lcell_comb \mylcd|curbuf[1]~37 (
// Equation(s):
// \mylcd|curbuf[1]~37_combout  = (\mylcd|Add2~1_combout  & ((\mylcd|curbuf[1]~36_combout  & (\mylcd|line2[6][1]~q )) # (!\mylcd|curbuf[1]~36_combout  & ((\mylcd|line2[2][1]~q ))))) # (!\mylcd|Add2~1_combout  & (((\mylcd|curbuf[1]~36_combout ))))

	.dataa(\mylcd|line2[6][1]~q ),
	.datab(\mylcd|Add2~1_combout ),
	.datac(\mylcd|line2[2][1]~q ),
	.datad(\mylcd|curbuf[1]~36_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~37_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~37 .lut_mask = 16'hBBC0;
defparam \mylcd|curbuf[1]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y47_N0
cycloneive_lcell_comb \mylcd|curbuf[1]~38 (
// Equation(s):
// \mylcd|curbuf[1]~38_combout  = (\mylcd|index [0] & ((\mylcd|curbuf[1]~35_combout ) # ((\mylcd|index [1])))) # (!\mylcd|index [0] & (((!\mylcd|index [1] & \mylcd|curbuf[1]~37_combout ))))

	.dataa(\mylcd|curbuf[1]~35_combout ),
	.datab(\mylcd|index [0]),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|curbuf[1]~37_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~38_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~38 .lut_mask = 16'hCBC8;
defparam \mylcd|curbuf[1]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y47_N18
cycloneive_lcell_comb \mylcd|curbuf[1]~41 (
// Equation(s):
// \mylcd|curbuf[1]~41_combout  = (\mylcd|index [1] & ((\mylcd|curbuf[1]~38_combout  & (\mylcd|curbuf[1]~40_combout )) # (!\mylcd|curbuf[1]~38_combout  & ((\mylcd|curbuf[1]~33_combout ))))) # (!\mylcd|index [1] & (((\mylcd|curbuf[1]~38_combout ))))

	.dataa(\mylcd|curbuf[1]~40_combout ),
	.datab(\mylcd|index [1]),
	.datac(\mylcd|curbuf[1]~33_combout ),
	.datad(\mylcd|curbuf[1]~38_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~41_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~41 .lut_mask = 16'hBBC0;
defparam \mylcd|curbuf[1]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y47_N28
cycloneive_lcell_comb \mylcd|curbuf[1]~42 (
// Equation(s):
// \mylcd|curbuf[1]~42_combout  = (\mylcd|lcd_data[6]~2_combout  & ((\mylcd|LessThan2~1_combout  & (\mylcd|curbuf[1]~31_combout )) # (!\mylcd|LessThan2~1_combout  & ((\mylcd|curbuf[1]~41_combout )))))

	.dataa(\mylcd|curbuf[1]~31_combout ),
	.datab(\mylcd|curbuf[1]~41_combout ),
	.datac(\mylcd|LessThan2~1_combout ),
	.datad(\mylcd|lcd_data[6]~2_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~42_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~42 .lut_mask = 16'hAC00;
defparam \mylcd|curbuf[1]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N0
cycloneive_lcell_comb \mylcd|curbuf[1]~43 (
// Equation(s):
// \mylcd|curbuf[1]~43_combout  = (\mylcd|curbuf[1]~42_combout ) # ((\mylcd|index [0] & (\mylcd|Equal2~0_combout  & \mylcd|index [1])))

	.dataa(\mylcd|index [0]),
	.datab(\mylcd|Equal2~0_combout ),
	.datac(\mylcd|curbuf[1]~42_combout ),
	.datad(\mylcd|index [1]),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~43_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~43 .lut_mask = 16'hF8F0;
defparam \mylcd|curbuf[1]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y47_N1
dffeas \mylcd|lcd_data[1] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|curbuf[1]~43_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|lcd_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_data[1] .is_wysiwyg = "true";
defparam \mylcd|lcd_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N26
cycloneive_lcell_comb \mylcd|line2~58 (
// Equation(s):
// \mylcd|line2~58_combout  = (\myprocessor|decode7|valB[2]~95_combout  & \mylcd|Decoder0~15_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|decode7|valB[2]~95_combout ),
	.datad(\mylcd|Decoder0~15_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~58_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~58 .lut_mask = 16'hF000;
defparam \mylcd|line2~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y43_N27
dffeas \mylcd|line2[10][2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~58_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[10][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[10][2] .is_wysiwyg = "true";
defparam \mylcd|line2[10][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y46_N7
dffeas \mylcd|line1[10][2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[10][2]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[10][2] .is_wysiwyg = "true";
defparam \mylcd|line1[10][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N16
cycloneive_lcell_comb \mylcd|line2~50 (
// Equation(s):
// \mylcd|line2~50_combout  = (\myprocessor|decode7|valB[2]~95_combout  & \mylcd|Decoder0~5_combout )

	.dataa(gnd),
	.datab(\myprocessor|decode7|valB[2]~95_combout ),
	.datac(\mylcd|Decoder0~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~50_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~50 .lut_mask = 16'hC0C0;
defparam \mylcd|line2~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y47_N17
dffeas \mylcd|line2[8][2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~50_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[8][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[8][2] .is_wysiwyg = "true";
defparam \mylcd|line2[8][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y46_N12
cycloneive_lcell_comb \mylcd|line1[8][2]~feeder (
// Equation(s):
// \mylcd|line1[8][2]~feeder_combout  = \mylcd|line2[8][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[8][2]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[8][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[8][2]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[8][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y46_N13
dffeas \mylcd|line1[8][2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line1[8][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[8][2] .is_wysiwyg = "true";
defparam \mylcd|line1[8][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y46_N6
cycloneive_lcell_comb \mylcd|curbuf[2]~46 (
// Equation(s):
// \mylcd|curbuf[2]~46_combout  = (\mylcd|Add1~0_combout  & ((\mylcd|Add1~2_combout ) # ((\mylcd|line1[8][2]~q )))) # (!\mylcd|Add1~0_combout  & (!\mylcd|Add1~2_combout  & (\mylcd|line1[10][2]~q )))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[10][2]~q ),
	.datad(\mylcd|line1[8][2]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~46_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~46 .lut_mask = 16'hBA98;
defparam \mylcd|curbuf[2]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y46_N4
cycloneive_lcell_comb \mylcd|line2~49 (
// Equation(s):
// \mylcd|line2~49_combout  = (\mylcd|Decoder0~4_combout  & \myprocessor|decode7|valB[2]~95_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mylcd|Decoder0~4_combout ),
	.datad(\myprocessor|decode7|valB[2]~95_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~49_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~49 .lut_mask = 16'hF000;
defparam \mylcd|line2~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y46_N5
dffeas \mylcd|line2[0][2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~49_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[0][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[0][2] .is_wysiwyg = "true";
defparam \mylcd|line2[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y46_N21
dffeas \mylcd|line1[0][2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[0][2]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[0][2] .is_wysiwyg = "true";
defparam \mylcd|line1[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N26
cycloneive_lcell_comb \mylcd|line2~56 (
// Equation(s):
// \mylcd|line2~56_combout  = (\mylcd|Decoder0~13_combout  & \myprocessor|decode7|valB[2]~95_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mylcd|Decoder0~13_combout ),
	.datad(\myprocessor|decode7|valB[2]~95_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~56_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~56 .lut_mask = 16'hF000;
defparam \mylcd|line2~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y46_N27
dffeas \mylcd|line2[2][2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~56_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[2][0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[2][2] .is_wysiwyg = "true";
defparam \mylcd|line2[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y46_N19
dffeas \mylcd|line1[2][2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[2][2]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[2][2] .is_wysiwyg = "true";
defparam \mylcd|line1[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y46_N20
cycloneive_lcell_comb \mylcd|curbuf[2]~47 (
// Equation(s):
// \mylcd|curbuf[2]~47_combout  = (\mylcd|curbuf[2]~46_combout  & (((\mylcd|line1[0][2]~q )) # (!\mylcd|Add1~2_combout ))) # (!\mylcd|curbuf[2]~46_combout  & (\mylcd|Add1~2_combout  & ((\mylcd|line1[2][2]~q ))))

	.dataa(\mylcd|curbuf[2]~46_combout ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[0][2]~q ),
	.datad(\mylcd|line1[2][2]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~47_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~47 .lut_mask = 16'hE6A2;
defparam \mylcd|curbuf[2]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N16
cycloneive_lcell_comb \mylcd|line2~52 (
// Equation(s):
// \mylcd|line2~52_combout  = (\mylcd|ptr [1] & (!\mylcd|ptr [2] & (\myprocessor|decode7|valB[2]~95_combout  & \mylcd|Decoder0~7_combout )))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|ptr [2]),
	.datac(\myprocessor|decode7|valB[2]~95_combout ),
	.datad(\mylcd|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~52_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~52 .lut_mask = 16'h2000;
defparam \mylcd|line2~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y45_N17
dffeas \mylcd|line2[3][2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~52_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[3][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[3][2] .is_wysiwyg = "true";
defparam \mylcd|line2[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N2
cycloneive_lcell_comb \mylcd|line1[3][2]~feeder (
// Equation(s):
// \mylcd|line1[3][2]~feeder_combout  = \mylcd|line2[3][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[3][2]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[3][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[3][2]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[3][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y45_N3
dffeas \mylcd|line1[3][2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line1[3][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[3][2] .is_wysiwyg = "true";
defparam \mylcd|line1[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N10
cycloneive_lcell_comb \mylcd|line2~61 (
// Equation(s):
// \mylcd|line2~61_combout  = (\mylcd|Decoder0~7_combout  & (\myprocessor|decode7|valB[2]~95_combout  & (!\mylcd|ptr [1] & !\mylcd|ptr [2])))

	.dataa(\mylcd|Decoder0~7_combout ),
	.datab(\myprocessor|decode7|valB[2]~95_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~61_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~61 .lut_mask = 16'h0008;
defparam \mylcd|line2~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y43_N11
dffeas \mylcd|line2[1][2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~61_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[1][2] .is_wysiwyg = "true";
defparam \mylcd|line2[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y45_N3
dffeas \mylcd|line1[1][2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[1][2]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[1][2] .is_wysiwyg = "true";
defparam \mylcd|line1[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N16
cycloneive_lcell_comb \mylcd|line2~54 (
// Equation(s):
// \mylcd|line2~54_combout  = (!\mylcd|ptr [2] & (\myprocessor|decode7|valB[2]~95_combout  & (\mylcd|ptr [1] & \mylcd|Decoder0~9_combout )))

	.dataa(\mylcd|ptr [2]),
	.datab(\myprocessor|decode7|valB[2]~95_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~54_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~54 .lut_mask = 16'h4000;
defparam \mylcd|line2~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y45_N17
dffeas \mylcd|line2[11][2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~54_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[11][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[11][2] .is_wysiwyg = "true";
defparam \mylcd|line2[11][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y45_N5
dffeas \mylcd|line1[11][2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[11][2]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[11][2] .is_wysiwyg = "true";
defparam \mylcd|line1[11][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N18
cycloneive_lcell_comb \mylcd|line2~62 (
// Equation(s):
// \mylcd|line2~62_combout  = (!\mylcd|ptr [1] & (!\mylcd|ptr [2] & (\myprocessor|decode7|valB[2]~95_combout  & \mylcd|Decoder0~9_combout )))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|ptr [2]),
	.datac(\myprocessor|decode7|valB[2]~95_combout ),
	.datad(\mylcd|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~62_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~62 .lut_mask = 16'h1000;
defparam \mylcd|line2~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y45_N19
dffeas \mylcd|line2[9][2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~62_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[9][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[9][2] .is_wysiwyg = "true";
defparam \mylcd|line2[9][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y45_N8
cycloneive_lcell_comb \mylcd|line1[9][2]~feeder (
// Equation(s):
// \mylcd|line1[9][2]~feeder_combout  = \mylcd|line2[9][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[9][2]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[9][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[9][2]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[9][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y45_N9
dffeas \mylcd|line1[9][2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line1[9][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[9][2] .is_wysiwyg = "true";
defparam \mylcd|line1[9][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N4
cycloneive_lcell_comb \mylcd|curbuf[2]~48 (
// Equation(s):
// \mylcd|curbuf[2]~48_combout  = (\mylcd|Add1~2_combout  & (\mylcd|Add1~0_combout )) # (!\mylcd|Add1~2_combout  & ((\mylcd|Add1~0_combout  & ((\mylcd|line1[9][2]~q ))) # (!\mylcd|Add1~0_combout  & (\mylcd|line1[11][2]~q ))))

	.dataa(\mylcd|Add1~2_combout ),
	.datab(\mylcd|Add1~0_combout ),
	.datac(\mylcd|line1[11][2]~q ),
	.datad(\mylcd|line1[9][2]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~48_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~48 .lut_mask = 16'hDC98;
defparam \mylcd|curbuf[2]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y45_N2
cycloneive_lcell_comb \mylcd|curbuf[2]~49 (
// Equation(s):
// \mylcd|curbuf[2]~49_combout  = (\mylcd|Add1~2_combout  & ((\mylcd|curbuf[2]~48_combout  & ((\mylcd|line1[1][2]~q ))) # (!\mylcd|curbuf[2]~48_combout  & (\mylcd|line1[3][2]~q )))) # (!\mylcd|Add1~2_combout  & (((\mylcd|curbuf[2]~48_combout ))))

	.dataa(\mylcd|line1[3][2]~q ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[1][2]~q ),
	.datad(\mylcd|curbuf[2]~48_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~49_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~49 .lut_mask = 16'hF388;
defparam \mylcd|curbuf[2]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N30
cycloneive_lcell_comb \mylcd|curbuf[2]~50 (
// Equation(s):
// \mylcd|curbuf[2]~50_combout  = (\mylcd|index [0] & ((\mylcd|Add1~1_combout ) # ((\mylcd|curbuf[2]~47_combout )))) # (!\mylcd|index [0] & (!\mylcd|Add1~1_combout  & ((\mylcd|curbuf[2]~49_combout ))))

	.dataa(\mylcd|index [0]),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|curbuf[2]~47_combout ),
	.datad(\mylcd|curbuf[2]~49_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~50_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~50 .lut_mask = 16'hB9A8;
defparam \mylcd|curbuf[2]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N10
cycloneive_lcell_comb \mylcd|line2~57 (
// Equation(s):
// \mylcd|line2~57_combout  = (\mylcd|Decoder0~14_combout  & \myprocessor|decode7|valB[2]~95_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mylcd|Decoder0~14_combout ),
	.datad(\myprocessor|decode7|valB[2]~95_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~57_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~57 .lut_mask = 16'hF000;
defparam \mylcd|line2~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y46_N11
dffeas \mylcd|line2[14][2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~57_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[14][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[14][2] .is_wysiwyg = "true";
defparam \mylcd|line2[14][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y46_N25
dffeas \mylcd|line1[14][2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[14][2]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[14][2] .is_wysiwyg = "true";
defparam \mylcd|line1[14][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N10
cycloneive_lcell_comb \mylcd|line2~59 (
// Equation(s):
// \mylcd|line2~59_combout  = (\myprocessor|decode7|valB[2]~95_combout  & \mylcd|Decoder0~16_combout )

	.dataa(gnd),
	.datab(\myprocessor|decode7|valB[2]~95_combout ),
	.datac(gnd),
	.datad(\mylcd|Decoder0~16_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~59_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~59 .lut_mask = 16'hCC00;
defparam \mylcd|line2~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y46_N11
dffeas \mylcd|line2[6][2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~59_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[6][2] .is_wysiwyg = "true";
defparam \mylcd|line2[6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y46_N11
dffeas \mylcd|line1[6][2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[6][2]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[6][2] .is_wysiwyg = "true";
defparam \mylcd|line1[6][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y46_N24
cycloneive_lcell_comb \mylcd|curbuf[2]~51 (
// Equation(s):
// \mylcd|curbuf[2]~51_combout  = (\mylcd|Add1~0_combout  & (\mylcd|Add1~2_combout )) # (!\mylcd|Add1~0_combout  & ((\mylcd|Add1~2_combout  & ((\mylcd|line1[6][2]~q ))) # (!\mylcd|Add1~2_combout  & (\mylcd|line1[14][2]~q ))))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[14][2]~q ),
	.datad(\mylcd|line1[6][2]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~51_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~51 .lut_mask = 16'hDC98;
defparam \mylcd|curbuf[2]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N24
cycloneive_lcell_comb \mylcd|line2~51 (
// Equation(s):
// \mylcd|line2~51_combout  = (\mylcd|Decoder0~6_combout  & \myprocessor|decode7|valB[2]~95_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mylcd|Decoder0~6_combout ),
	.datad(\myprocessor|decode7|valB[2]~95_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~51_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~51 .lut_mask = 16'hF000;
defparam \mylcd|line2~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y46_N25
dffeas \mylcd|line2[4][2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~51_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[4][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[4][2] .is_wysiwyg = "true";
defparam \mylcd|line2[4][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y46_N27
dffeas \mylcd|line1[4][2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[4][2]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[4][2] .is_wysiwyg = "true";
defparam \mylcd|line1[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N8
cycloneive_lcell_comb \mylcd|line2~48 (
// Equation(s):
// \mylcd|line2~48_combout  = (\myprocessor|decode7|valB[2]~95_combout  & \mylcd|Decoder0~3_combout )

	.dataa(gnd),
	.datab(\myprocessor|decode7|valB[2]~95_combout ),
	.datac(gnd),
	.datad(\mylcd|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~48_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~48 .lut_mask = 16'hCC00;
defparam \mylcd|line2~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y46_N9
dffeas \mylcd|line2[12][2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~48_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[12][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[12][2] .is_wysiwyg = "true";
defparam \mylcd|line2[12][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y46_N16
cycloneive_lcell_comb \mylcd|line1[12][2]~feeder (
// Equation(s):
// \mylcd|line1[12][2]~feeder_combout  = \mylcd|line2[12][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[12][2]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[12][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[12][2]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[12][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y46_N17
dffeas \mylcd|line1[12][2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line1[12][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[12][2] .is_wysiwyg = "true";
defparam \mylcd|line1[12][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y46_N26
cycloneive_lcell_comb \mylcd|curbuf[2]~52 (
// Equation(s):
// \mylcd|curbuf[2]~52_combout  = (\mylcd|Add1~0_combout  & ((\mylcd|curbuf[2]~51_combout  & (\mylcd|line1[4][2]~q )) # (!\mylcd|curbuf[2]~51_combout  & ((\mylcd|line1[12][2]~q ))))) # (!\mylcd|Add1~0_combout  & (\mylcd|curbuf[2]~51_combout ))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|curbuf[2]~51_combout ),
	.datac(\mylcd|line1[4][2]~q ),
	.datad(\mylcd|line1[12][2]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~52_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~52 .lut_mask = 16'hE6C4;
defparam \mylcd|curbuf[2]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N12
cycloneive_lcell_comb \mylcd|line2~53 (
// Equation(s):
// \mylcd|line2~53_combout  = (\mylcd|ptr [2] & (\mylcd|ptr [1] & (\myprocessor|decode7|valB[2]~95_combout  & \mylcd|Decoder0~9_combout )))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|ptr [1]),
	.datac(\myprocessor|decode7|valB[2]~95_combout ),
	.datad(\mylcd|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~53_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~53 .lut_mask = 16'h8000;
defparam \mylcd|line2~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y43_N13
dffeas \mylcd|line2[15][2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~53_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[15][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[15][2] .is_wysiwyg = "true";
defparam \mylcd|line2[15][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y45_N7
dffeas \mylcd|line1[15][2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[15][2]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[15][2] .is_wysiwyg = "true";
defparam \mylcd|line1[15][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N24
cycloneive_lcell_comb \mylcd|line2~55 (
// Equation(s):
// \mylcd|line2~55_combout  = (\mylcd|Decoder0~7_combout  & (\myprocessor|decode7|valB[2]~95_combout  & (\mylcd|ptr [1] & \mylcd|ptr [2])))

	.dataa(\mylcd|Decoder0~7_combout ),
	.datab(\myprocessor|decode7|valB[2]~95_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~55_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~55 .lut_mask = 16'h8000;
defparam \mylcd|line2~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y43_N25
dffeas \mylcd|line2[7][2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~55_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[7][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[7][2] .is_wysiwyg = "true";
defparam \mylcd|line2[7][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N20
cycloneive_lcell_comb \mylcd|line1[7][2]~feeder (
// Equation(s):
// \mylcd|line1[7][2]~feeder_combout  = \mylcd|line2[7][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[7][2]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[7][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[7][2]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[7][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y45_N21
dffeas \mylcd|line1[7][2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line1[7][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[7][2] .is_wysiwyg = "true";
defparam \mylcd|line1[7][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N6
cycloneive_lcell_comb \mylcd|curbuf[2]~44 (
// Equation(s):
// \mylcd|curbuf[2]~44_combout  = (\mylcd|Add1~2_combout  & ((\mylcd|Add1~0_combout ) # ((\mylcd|line1[7][2]~q )))) # (!\mylcd|Add1~2_combout  & (!\mylcd|Add1~0_combout  & (\mylcd|line1[15][2]~q )))

	.dataa(\mylcd|Add1~2_combout ),
	.datab(\mylcd|Add1~0_combout ),
	.datac(\mylcd|line1[15][2]~q ),
	.datad(\mylcd|line1[7][2]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~44_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~44 .lut_mask = 16'hBA98;
defparam \mylcd|curbuf[2]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N26
cycloneive_lcell_comb \mylcd|line2~60 (
// Equation(s):
// \mylcd|line2~60_combout  = (\mylcd|ptr [2] & (\myprocessor|decode7|valB[2]~95_combout  & (!\mylcd|ptr [1] & \mylcd|Decoder0~9_combout )))

	.dataa(\mylcd|ptr [2]),
	.datab(\myprocessor|decode7|valB[2]~95_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~60_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~60 .lut_mask = 16'h0800;
defparam \mylcd|line2~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y45_N27
dffeas \mylcd|line2[13][2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~60_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[13][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[13][2] .is_wysiwyg = "true";
defparam \mylcd|line2[13][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y45_N11
dffeas \mylcd|line1[13][2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[13][2]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[13][2] .is_wysiwyg = "true";
defparam \mylcd|line1[13][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N18
cycloneive_lcell_comb \mylcd|line2~63 (
// Equation(s):
// \mylcd|line2~63_combout  = (\mylcd|ptr [2] & (\myprocessor|decode7|valB[2]~95_combout  & (!\mylcd|ptr [1] & \mylcd|Decoder0~7_combout )))

	.dataa(\mylcd|ptr [2]),
	.datab(\myprocessor|decode7|valB[2]~95_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~63_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~63 .lut_mask = 16'h0800;
defparam \mylcd|line2~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y44_N19
dffeas \mylcd|line2[5][2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~63_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[5][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[5][2] .is_wysiwyg = "true";
defparam \mylcd|line2[5][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N16
cycloneive_lcell_comb \mylcd|line1[5][2]~feeder (
// Equation(s):
// \mylcd|line1[5][2]~feeder_combout  = \mylcd|line2[5][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[5][2]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[5][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[5][2]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[5][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y45_N17
dffeas \mylcd|line1[5][2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line1[5][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[5][2] .is_wysiwyg = "true";
defparam \mylcd|line1[5][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N10
cycloneive_lcell_comb \mylcd|curbuf[2]~45 (
// Equation(s):
// \mylcd|curbuf[2]~45_combout  = (\mylcd|curbuf[2]~44_combout  & (((\mylcd|line1[5][2]~q )) # (!\mylcd|Add1~0_combout ))) # (!\mylcd|curbuf[2]~44_combout  & (\mylcd|Add1~0_combout  & (\mylcd|line1[13][2]~q )))

	.dataa(\mylcd|curbuf[2]~44_combout ),
	.datab(\mylcd|Add1~0_combout ),
	.datac(\mylcd|line1[13][2]~q ),
	.datad(\mylcd|line1[5][2]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~45_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~45 .lut_mask = 16'hEA62;
defparam \mylcd|curbuf[2]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N0
cycloneive_lcell_comb \mylcd|curbuf[2]~53 (
// Equation(s):
// \mylcd|curbuf[2]~53_combout  = (\mylcd|curbuf[2]~50_combout  & (((\mylcd|curbuf[2]~52_combout )) # (!\mylcd|Add1~1_combout ))) # (!\mylcd|curbuf[2]~50_combout  & (\mylcd|Add1~1_combout  & ((\mylcd|curbuf[2]~45_combout ))))

	.dataa(\mylcd|curbuf[2]~50_combout ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|curbuf[2]~52_combout ),
	.datad(\mylcd|curbuf[2]~45_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~53_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~53 .lut_mask = 16'hE6A2;
defparam \mylcd|curbuf[2]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y46_N0
cycloneive_lcell_comb \mylcd|curbuf[2]~58 (
// Equation(s):
// \mylcd|curbuf[2]~58_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|line2[14][2]~q ) # ((\mylcd|Add2~1_combout )))) # (!\mylcd|Add2~0_combout  & (((\mylcd|line2[10][2]~q  & !\mylcd|Add2~1_combout ))))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|line2[14][2]~q ),
	.datac(\mylcd|line2[10][2]~q ),
	.datad(\mylcd|Add2~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~58_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~58 .lut_mask = 16'hAAD8;
defparam \mylcd|curbuf[2]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y46_N18
cycloneive_lcell_comb \mylcd|curbuf[2]~59 (
// Equation(s):
// \mylcd|curbuf[2]~59_combout  = (\mylcd|Add2~1_combout  & ((\mylcd|curbuf[2]~58_combout  & (\mylcd|line2[6][2]~q )) # (!\mylcd|curbuf[2]~58_combout  & ((\mylcd|line2[2][2]~q ))))) # (!\mylcd|Add2~1_combout  & (((\mylcd|curbuf[2]~58_combout ))))

	.dataa(\mylcd|line2[6][2]~q ),
	.datab(\mylcd|Add2~1_combout ),
	.datac(\mylcd|line2[2][2]~q ),
	.datad(\mylcd|curbuf[2]~58_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~59_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~59 .lut_mask = 16'hBBC0;
defparam \mylcd|curbuf[2]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N26
cycloneive_lcell_comb \mylcd|curbuf[2]~56 (
// Equation(s):
// \mylcd|curbuf[2]~56_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|line2[15][2]~q ) # ((\mylcd|Add2~1_combout )))) # (!\mylcd|Add2~0_combout  & (((!\mylcd|Add2~1_combout  & \mylcd|line2[11][2]~q ))))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|line2[15][2]~q ),
	.datac(\mylcd|Add2~1_combout ),
	.datad(\mylcd|line2[11][2]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~56_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~56 .lut_mask = 16'hADA8;
defparam \mylcd|curbuf[2]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N28
cycloneive_lcell_comb \mylcd|curbuf[2]~57 (
// Equation(s):
// \mylcd|curbuf[2]~57_combout  = (\mylcd|Add2~1_combout  & ((\mylcd|curbuf[2]~56_combout  & ((\mylcd|line2[7][2]~q ))) # (!\mylcd|curbuf[2]~56_combout  & (\mylcd|line2[3][2]~q )))) # (!\mylcd|Add2~1_combout  & (((\mylcd|curbuf[2]~56_combout ))))

	.dataa(\mylcd|Add2~1_combout ),
	.datab(\mylcd|line2[3][2]~q ),
	.datac(\mylcd|curbuf[2]~56_combout ),
	.datad(\mylcd|line2[7][2]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~57_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~57 .lut_mask = 16'hF858;
defparam \mylcd|curbuf[2]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N14
cycloneive_lcell_comb \mylcd|curbuf[2]~60 (
// Equation(s):
// \mylcd|curbuf[2]~60_combout  = (\mylcd|index [1] & (((\mylcd|index [0])))) # (!\mylcd|index [1] & ((\mylcd|index [0] & ((\mylcd|curbuf[2]~57_combout ))) # (!\mylcd|index [0] & (\mylcd|curbuf[2]~59_combout ))))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|curbuf[2]~59_combout ),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|curbuf[2]~57_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~60_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~60 .lut_mask = 16'hF4A4;
defparam \mylcd|curbuf[2]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y46_N2
cycloneive_lcell_comb \mylcd|curbuf[2]~54 (
// Equation(s):
// \mylcd|curbuf[2]~54_combout  = (\mylcd|Add2~1_combout  & (((\mylcd|line2[0][2]~q ) # (\mylcd|Add2~0_combout )))) # (!\mylcd|Add2~1_combout  & (\mylcd|line2[8][2]~q  & ((!\mylcd|Add2~0_combout ))))

	.dataa(\mylcd|line2[8][2]~q ),
	.datab(\mylcd|line2[0][2]~q ),
	.datac(\mylcd|Add2~1_combout ),
	.datad(\mylcd|Add2~0_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~54_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~54 .lut_mask = 16'hF0CA;
defparam \mylcd|curbuf[2]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y46_N30
cycloneive_lcell_comb \mylcd|curbuf[2]~55 (
// Equation(s):
// \mylcd|curbuf[2]~55_combout  = (\mylcd|curbuf[2]~54_combout  & (((\mylcd|line2[4][2]~q ) # (!\mylcd|Add2~0_combout )))) # (!\mylcd|curbuf[2]~54_combout  & (\mylcd|line2[12][2]~q  & ((\mylcd|Add2~0_combout ))))

	.dataa(\mylcd|line2[12][2]~q ),
	.datab(\mylcd|curbuf[2]~54_combout ),
	.datac(\mylcd|line2[4][2]~q ),
	.datad(\mylcd|Add2~0_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~55_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~55 .lut_mask = 16'hE2CC;
defparam \mylcd|curbuf[2]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y45_N12
cycloneive_lcell_comb \mylcd|curbuf[2]~61 (
// Equation(s):
// \mylcd|curbuf[2]~61_combout  = (\mylcd|Add2~0_combout  & (((\mylcd|Add2~1_combout )))) # (!\mylcd|Add2~0_combout  & ((\mylcd|Add2~1_combout  & ((\mylcd|line2[1][2]~q ))) # (!\mylcd|Add2~1_combout  & (\mylcd|line2[9][2]~q ))))

	.dataa(\mylcd|line2[9][2]~q ),
	.datab(\mylcd|Add2~0_combout ),
	.datac(\mylcd|line2[1][2]~q ),
	.datad(\mylcd|Add2~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~61_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~61 .lut_mask = 16'hFC22;
defparam \mylcd|curbuf[2]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N24
cycloneive_lcell_comb \mylcd|curbuf[2]~62 (
// Equation(s):
// \mylcd|curbuf[2]~62_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|curbuf[2]~61_combout  & (\mylcd|line2[5][2]~q )) # (!\mylcd|curbuf[2]~61_combout  & ((\mylcd|line2[13][2]~q ))))) # (!\mylcd|Add2~0_combout  & (((\mylcd|curbuf[2]~61_combout ))))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|line2[5][2]~q ),
	.datac(\mylcd|line2[13][2]~q ),
	.datad(\mylcd|curbuf[2]~61_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~62_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~62 .lut_mask = 16'hDDA0;
defparam \mylcd|curbuf[2]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N18
cycloneive_lcell_comb \mylcd|curbuf[2]~63 (
// Equation(s):
// \mylcd|curbuf[2]~63_combout  = (\mylcd|index [1] & ((\mylcd|curbuf[2]~60_combout  & ((\mylcd|curbuf[2]~62_combout ))) # (!\mylcd|curbuf[2]~60_combout  & (\mylcd|curbuf[2]~55_combout )))) # (!\mylcd|index [1] & (\mylcd|curbuf[2]~60_combout ))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|curbuf[2]~60_combout ),
	.datac(\mylcd|curbuf[2]~55_combout ),
	.datad(\mylcd|curbuf[2]~62_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~63_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~63 .lut_mask = 16'hEC64;
defparam \mylcd|curbuf[2]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N12
cycloneive_lcell_comb \mylcd|curbuf[2]~64 (
// Equation(s):
// \mylcd|curbuf[2]~64_combout  = (\mylcd|lcd_data[6]~2_combout  & ((\mylcd|LessThan2~1_combout  & (\mylcd|curbuf[2]~53_combout )) # (!\mylcd|LessThan2~1_combout  & ((\mylcd|curbuf[2]~63_combout )))))

	.dataa(\mylcd|lcd_data[6]~2_combout ),
	.datab(\mylcd|curbuf[2]~53_combout ),
	.datac(\mylcd|LessThan2~1_combout ),
	.datad(\mylcd|curbuf[2]~63_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~64_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~64 .lut_mask = 16'h8A80;
defparam \mylcd|curbuf[2]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y47_N2
cycloneive_lcell_comb \mylcd|curbuf[2]~65 (
// Equation(s):
// \mylcd|curbuf[2]~65_combout  = (\mylcd|curbuf[2]~64_combout ) # ((\mylcd|Equal2~0_combout  & \mylcd|index [0]))

	.dataa(gnd),
	.datab(\mylcd|Equal2~0_combout ),
	.datac(\mylcd|curbuf[2]~64_combout ),
	.datad(\mylcd|index [0]),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~65_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~65 .lut_mask = 16'hFCF0;
defparam \mylcd|curbuf[2]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y47_N3
dffeas \mylcd|lcd_data[2] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|curbuf[2]~65_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|lcd_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_data[2] .is_wysiwyg = "true";
defparam \mylcd|lcd_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N22
cycloneive_lcell_comb \mylcd|line2~69 (
// Equation(s):
// \mylcd|line2~69_combout  = (\mylcd|ptr [2] & (\mylcd|ptr [1] & (\myprocessor|decode7|valB[3]~115_combout  & \mylcd|Decoder0~9_combout )))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|ptr [1]),
	.datac(\myprocessor|decode7|valB[3]~115_combout ),
	.datad(\mylcd|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~69_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~69 .lut_mask = 16'h8000;
defparam \mylcd|line2~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y43_N23
dffeas \mylcd|line2[15][3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~69_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[15][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[15][3] .is_wysiwyg = "true";
defparam \mylcd|line2[15][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N20
cycloneive_lcell_comb \mylcd|line2~70 (
// Equation(s):
// \mylcd|line2~70_combout  = (!\mylcd|ptr [2] & (\myprocessor|decode7|valB[3]~115_combout  & (\mylcd|ptr [1] & \mylcd|Decoder0~9_combout )))

	.dataa(\mylcd|ptr [2]),
	.datab(\myprocessor|decode7|valB[3]~115_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~70_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~70 .lut_mask = 16'h4000;
defparam \mylcd|line2~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y45_N21
dffeas \mylcd|line2[11][3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~70_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[11][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[11][3] .is_wysiwyg = "true";
defparam \mylcd|line2[11][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N4
cycloneive_lcell_comb \mylcd|curbuf[3]~78 (
// Equation(s):
// \mylcd|curbuf[3]~78_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|line2[15][3]~q ) # ((\mylcd|Add2~1_combout )))) # (!\mylcd|Add2~0_combout  & (((\mylcd|line2[11][3]~q  & !\mylcd|Add2~1_combout ))))

	.dataa(\mylcd|line2[15][3]~q ),
	.datab(\mylcd|line2[11][3]~q ),
	.datac(\mylcd|Add2~0_combout ),
	.datad(\mylcd|Add2~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~78_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~78 .lut_mask = 16'hF0AC;
defparam \mylcd|curbuf[3]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N4
cycloneive_lcell_comb \mylcd|line2~68 (
// Equation(s):
// \mylcd|line2~68_combout  = (\mylcd|ptr [1] & (!\mylcd|ptr [2] & (\myprocessor|decode7|valB[3]~115_combout  & \mylcd|Decoder0~7_combout )))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|ptr [2]),
	.datac(\myprocessor|decode7|valB[3]~115_combout ),
	.datad(\mylcd|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~68_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~68 .lut_mask = 16'h2000;
defparam \mylcd|line2~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y45_N5
dffeas \mylcd|line2[3][3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~68_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[3][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[3][3] .is_wysiwyg = "true";
defparam \mylcd|line2[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N4
cycloneive_lcell_comb \mylcd|line2~71 (
// Equation(s):
// \mylcd|line2~71_combout  = (\mylcd|ptr [1] & (\mylcd|ptr [2] & (\myprocessor|decode7|valB[3]~115_combout  & \mylcd|Decoder0~7_combout )))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|ptr [2]),
	.datac(\myprocessor|decode7|valB[3]~115_combout ),
	.datad(\mylcd|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~71_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~71 .lut_mask = 16'h8000;
defparam \mylcd|line2~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y43_N5
dffeas \mylcd|line2[7][3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~71_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[7][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[7][3] .is_wysiwyg = "true";
defparam \mylcd|line2[7][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N26
cycloneive_lcell_comb \mylcd|curbuf[3]~79 (
// Equation(s):
// \mylcd|curbuf[3]~79_combout  = (\mylcd|curbuf[3]~78_combout  & (((\mylcd|line2[7][3]~q )) # (!\mylcd|Add2~1_combout ))) # (!\mylcd|curbuf[3]~78_combout  & (\mylcd|Add2~1_combout  & (\mylcd|line2[3][3]~q )))

	.dataa(\mylcd|curbuf[3]~78_combout ),
	.datab(\mylcd|Add2~1_combout ),
	.datac(\mylcd|line2[3][3]~q ),
	.datad(\mylcd|line2[7][3]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~79_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~79 .lut_mask = 16'hEA62;
defparam \mylcd|curbuf[3]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N16
cycloneive_lcell_comb \mylcd|line2~72 (
// Equation(s):
// \mylcd|line2~72_combout  = (\mylcd|Decoder0~13_combout  & \myprocessor|decode7|valB[3]~115_combout )

	.dataa(\mylcd|Decoder0~13_combout ),
	.datab(gnd),
	.datac(\myprocessor|decode7|valB[3]~115_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~72_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~72 .lut_mask = 16'hA0A0;
defparam \mylcd|line2~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y46_N17
dffeas \mylcd|line2[2][3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~72_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[2][0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[2][3] .is_wysiwyg = "true";
defparam \mylcd|line2[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N22
cycloneive_lcell_comb \mylcd|line2~75 (
// Equation(s):
// \mylcd|line2~75_combout  = (\myprocessor|decode7|valB[3]~115_combout  & \mylcd|Decoder0~16_combout )

	.dataa(\myprocessor|decode7|valB[3]~115_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|Decoder0~16_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~75_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~75 .lut_mask = 16'hAA00;
defparam \mylcd|line2~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y46_N23
dffeas \mylcd|line2[6][3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~75_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[6][3] .is_wysiwyg = "true";
defparam \mylcd|line2[6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N30
cycloneive_lcell_comb \mylcd|line2~74 (
// Equation(s):
// \mylcd|line2~74_combout  = (\myprocessor|decode7|valB[3]~115_combout  & \mylcd|Decoder0~15_combout )

	.dataa(\myprocessor|decode7|valB[3]~115_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|Decoder0~15_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~74_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~74 .lut_mask = 16'hAA00;
defparam \mylcd|line2~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y43_N31
dffeas \mylcd|line2[10][3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~74_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[10][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[10][3] .is_wysiwyg = "true";
defparam \mylcd|line2[10][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N6
cycloneive_lcell_comb \mylcd|line2~73 (
// Equation(s):
// \mylcd|line2~73_combout  = (\mylcd|Decoder0~14_combout  & \myprocessor|decode7|valB[3]~115_combout )

	.dataa(\mylcd|Decoder0~14_combout ),
	.datab(gnd),
	.datac(\myprocessor|decode7|valB[3]~115_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~73_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~73 .lut_mask = 16'hA0A0;
defparam \mylcd|line2~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y46_N7
dffeas \mylcd|line2[14][3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~73_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[14][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[14][3] .is_wysiwyg = "true";
defparam \mylcd|line2[14][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N8
cycloneive_lcell_comb \mylcd|curbuf[3]~80 (
// Equation(s):
// \mylcd|curbuf[3]~80_combout  = (\mylcd|Add2~1_combout  & (((\mylcd|Add2~0_combout )))) # (!\mylcd|Add2~1_combout  & ((\mylcd|Add2~0_combout  & ((\mylcd|line2[14][3]~q ))) # (!\mylcd|Add2~0_combout  & (\mylcd|line2[10][3]~q ))))

	.dataa(\mylcd|Add2~1_combout ),
	.datab(\mylcd|line2[10][3]~q ),
	.datac(\mylcd|line2[14][3]~q ),
	.datad(\mylcd|Add2~0_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~80_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~80 .lut_mask = 16'hFA44;
defparam \mylcd|curbuf[3]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N28
cycloneive_lcell_comb \mylcd|curbuf[3]~81 (
// Equation(s):
// \mylcd|curbuf[3]~81_combout  = (\mylcd|Add2~1_combout  & ((\mylcd|curbuf[3]~80_combout  & ((\mylcd|line2[6][3]~q ))) # (!\mylcd|curbuf[3]~80_combout  & (\mylcd|line2[2][3]~q )))) # (!\mylcd|Add2~1_combout  & (((\mylcd|curbuf[3]~80_combout ))))

	.dataa(\mylcd|line2[2][3]~q ),
	.datab(\mylcd|line2[6][3]~q ),
	.datac(\mylcd|Add2~1_combout ),
	.datad(\mylcd|curbuf[3]~80_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~81_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~81 .lut_mask = 16'hCFA0;
defparam \mylcd|curbuf[3]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N22
cycloneive_lcell_comb \mylcd|curbuf[3]~82 (
// Equation(s):
// \mylcd|curbuf[3]~82_combout  = (\mylcd|index [0] & ((\mylcd|curbuf[3]~79_combout ) # ((\mylcd|index [1])))) # (!\mylcd|index [0] & (((!\mylcd|index [1] & \mylcd|curbuf[3]~81_combout ))))

	.dataa(\mylcd|curbuf[3]~79_combout ),
	.datab(\mylcd|index [0]),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|curbuf[3]~81_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~82_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~82 .lut_mask = 16'hCBC8;
defparam \mylcd|curbuf[3]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N14
cycloneive_lcell_comb \mylcd|line2~79 (
// Equation(s):
// \mylcd|line2~79_combout  = (\myprocessor|decode7|valB[3]~115_combout  & (\mylcd|Decoder0~7_combout  & (!\mylcd|ptr [1] & \mylcd|ptr [2])))

	.dataa(\myprocessor|decode7|valB[3]~115_combout ),
	.datab(\mylcd|Decoder0~7_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~79_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~79 .lut_mask = 16'h0800;
defparam \mylcd|line2~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y44_N15
dffeas \mylcd|line2[5][3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~79_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[5][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[5][3] .is_wysiwyg = "true";
defparam \mylcd|line2[5][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N6
cycloneive_lcell_comb \mylcd|line2~76 (
// Equation(s):
// \mylcd|line2~76_combout  = (\mylcd|ptr [2] & (\myprocessor|decode7|valB[3]~115_combout  & (!\mylcd|ptr [1] & \mylcd|Decoder0~9_combout )))

	.dataa(\mylcd|ptr [2]),
	.datab(\myprocessor|decode7|valB[3]~115_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~76_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~76 .lut_mask = 16'h0800;
defparam \mylcd|line2~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y45_N7
dffeas \mylcd|line2[13][3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~76_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[13][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[13][3] .is_wysiwyg = "true";
defparam \mylcd|line2[13][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N14
cycloneive_lcell_comb \mylcd|line2~78 (
// Equation(s):
// \mylcd|line2~78_combout  = (!\mylcd|ptr [1] & (!\mylcd|ptr [2] & (\myprocessor|decode7|valB[3]~115_combout  & \mylcd|Decoder0~9_combout )))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|ptr [2]),
	.datac(\myprocessor|decode7|valB[3]~115_combout ),
	.datad(\mylcd|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~78_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~78 .lut_mask = 16'h1000;
defparam \mylcd|line2~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y45_N15
dffeas \mylcd|line2[9][3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~78_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[9][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[9][3] .is_wysiwyg = "true";
defparam \mylcd|line2[9][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N30
cycloneive_lcell_comb \mylcd|line2~77 (
// Equation(s):
// \mylcd|line2~77_combout  = (!\mylcd|ptr [1] & (!\mylcd|ptr [2] & (\myprocessor|decode7|valB[3]~115_combout  & \mylcd|Decoder0~7_combout )))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|ptr [2]),
	.datac(\myprocessor|decode7|valB[3]~115_combout ),
	.datad(\mylcd|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~77_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~77 .lut_mask = 16'h1000;
defparam \mylcd|line2~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y43_N31
dffeas \mylcd|line2[1][3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~77_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[1][3] .is_wysiwyg = "true";
defparam \mylcd|line2[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N16
cycloneive_lcell_comb \mylcd|curbuf[3]~83 (
// Equation(s):
// \mylcd|curbuf[3]~83_combout  = (\mylcd|Add2~1_combout  & (((\mylcd|line2[1][3]~q ) # (\mylcd|Add2~0_combout )))) # (!\mylcd|Add2~1_combout  & (\mylcd|line2[9][3]~q  & ((!\mylcd|Add2~0_combout ))))

	.dataa(\mylcd|line2[9][3]~q ),
	.datab(\mylcd|line2[1][3]~q ),
	.datac(\mylcd|Add2~1_combout ),
	.datad(\mylcd|Add2~0_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~83_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~83 .lut_mask = 16'hF0CA;
defparam \mylcd|curbuf[3]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N18
cycloneive_lcell_comb \mylcd|curbuf[3]~84 (
// Equation(s):
// \mylcd|curbuf[3]~84_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|curbuf[3]~83_combout  & (\mylcd|line2[5][3]~q )) # (!\mylcd|curbuf[3]~83_combout  & ((\mylcd|line2[13][3]~q ))))) # (!\mylcd|Add2~0_combout  & (((\mylcd|curbuf[3]~83_combout ))))

	.dataa(\mylcd|line2[5][3]~q ),
	.datab(\mylcd|Add2~0_combout ),
	.datac(\mylcd|line2[13][3]~q ),
	.datad(\mylcd|curbuf[3]~83_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~84_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~84 .lut_mask = 16'hBBC0;
defparam \mylcd|curbuf[3]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N20
cycloneive_lcell_comb \mylcd|line2~67 (
// Equation(s):
// \mylcd|line2~67_combout  = (\mylcd|Decoder0~6_combout  & \myprocessor|decode7|valB[3]~115_combout )

	.dataa(\mylcd|Decoder0~6_combout ),
	.datab(gnd),
	.datac(\myprocessor|decode7|valB[3]~115_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~67_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~67 .lut_mask = 16'hA0A0;
defparam \mylcd|line2~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y46_N21
dffeas \mylcd|line2[4][3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~67_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[4][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[4][3] .is_wysiwyg = "true";
defparam \mylcd|line2[4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N4
cycloneive_lcell_comb \mylcd|line2~64 (
// Equation(s):
// \mylcd|line2~64_combout  = (\myprocessor|decode7|valB[3]~115_combout  & \mylcd|Decoder0~3_combout )

	.dataa(\myprocessor|decode7|valB[3]~115_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~64_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~64 .lut_mask = 16'hAA00;
defparam \mylcd|line2~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y46_N5
dffeas \mylcd|line2[12][3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~64_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[12][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[12][3] .is_wysiwyg = "true";
defparam \mylcd|line2[12][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N26
cycloneive_lcell_comb \mylcd|line2~66 (
// Equation(s):
// \mylcd|line2~66_combout  = (\mylcd|Decoder0~5_combout  & \myprocessor|decode7|valB[3]~115_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mylcd|Decoder0~5_combout ),
	.datad(\myprocessor|decode7|valB[3]~115_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~66_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~66 .lut_mask = 16'hF000;
defparam \mylcd|line2~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y47_N27
dffeas \mylcd|line2[8][3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~66_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[8][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[8][3] .is_wysiwyg = "true";
defparam \mylcd|line2[8][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y46_N14
cycloneive_lcell_comb \mylcd|line2~65 (
// Equation(s):
// \mylcd|line2~65_combout  = (\mylcd|Decoder0~4_combout  & \myprocessor|decode7|valB[3]~115_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mylcd|Decoder0~4_combout ),
	.datad(\myprocessor|decode7|valB[3]~115_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~65_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~65 .lut_mask = 16'hF000;
defparam \mylcd|line2~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y46_N15
dffeas \mylcd|line2[0][3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~65_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[0][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[0][3] .is_wysiwyg = "true";
defparam \mylcd|line2[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N10
cycloneive_lcell_comb \mylcd|curbuf[3]~76 (
// Equation(s):
// \mylcd|curbuf[3]~76_combout  = (\mylcd|Add2~0_combout  & (((\mylcd|Add2~1_combout )))) # (!\mylcd|Add2~0_combout  & ((\mylcd|Add2~1_combout  & ((\mylcd|line2[0][3]~q ))) # (!\mylcd|Add2~1_combout  & (\mylcd|line2[8][3]~q ))))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|line2[8][3]~q ),
	.datac(\mylcd|line2[0][3]~q ),
	.datad(\mylcd|Add2~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~76_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~76 .lut_mask = 16'hFA44;
defparam \mylcd|curbuf[3]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N18
cycloneive_lcell_comb \mylcd|curbuf[3]~77 (
// Equation(s):
// \mylcd|curbuf[3]~77_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|curbuf[3]~76_combout  & (\mylcd|line2[4][3]~q )) # (!\mylcd|curbuf[3]~76_combout  & ((\mylcd|line2[12][3]~q ))))) # (!\mylcd|Add2~0_combout  & (((\mylcd|curbuf[3]~76_combout ))))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|line2[4][3]~q ),
	.datac(\mylcd|line2[12][3]~q ),
	.datad(\mylcd|curbuf[3]~76_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~77_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~77 .lut_mask = 16'hDDA0;
defparam \mylcd|curbuf[3]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N20
cycloneive_lcell_comb \mylcd|curbuf[3]~85 (
// Equation(s):
// \mylcd|curbuf[3]~85_combout  = (\mylcd|curbuf[3]~82_combout  & ((\mylcd|curbuf[3]~84_combout ) # ((!\mylcd|index [1])))) # (!\mylcd|curbuf[3]~82_combout  & (((\mylcd|index [1] & \mylcd|curbuf[3]~77_combout ))))

	.dataa(\mylcd|curbuf[3]~82_combout ),
	.datab(\mylcd|curbuf[3]~84_combout ),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|curbuf[3]~77_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~85_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~85 .lut_mask = 16'hDA8A;
defparam \mylcd|curbuf[3]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N20
cycloneive_lcell_comb \mylcd|line1[15][3]~feeder (
// Equation(s):
// \mylcd|line1[15][3]~feeder_combout  = \mylcd|line2[15][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[15][3]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[15][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[15][3]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[15][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y43_N21
dffeas \mylcd|line1[15][3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line1[15][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[15][3] .is_wysiwyg = "true";
defparam \mylcd|line1[15][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N8
cycloneive_lcell_comb \mylcd|line1[9][3]~feeder (
// Equation(s):
// \mylcd|line1[9][3]~feeder_combout  = \mylcd|line2[9][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[9][3]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[9][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[9][3]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[9][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y45_N9
dffeas \mylcd|line1[9][3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line1[9][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[9][3] .is_wysiwyg = "true";
defparam \mylcd|line1[9][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y45_N3
dffeas \mylcd|line1[11][3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[11][3]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[11][3] .is_wysiwyg = "true";
defparam \mylcd|line1[11][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N2
cycloneive_lcell_comb \mylcd|curbuf[3]~70 (
// Equation(s):
// \mylcd|curbuf[3]~70_combout  = (\mylcd|Add1~1_combout  & (((\mylcd|Add1~0_combout )))) # (!\mylcd|Add1~1_combout  & ((\mylcd|Add1~0_combout  & (\mylcd|line1[9][3]~q )) # (!\mylcd|Add1~0_combout  & ((\mylcd|line1[11][3]~q )))))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|line1[9][3]~q ),
	.datac(\mylcd|line1[11][3]~q ),
	.datad(\mylcd|Add1~0_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~70_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~70 .lut_mask = 16'hEE50;
defparam \mylcd|curbuf[3]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y45_N5
dffeas \mylcd|line1[13][3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[13][3]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[13][3] .is_wysiwyg = "true";
defparam \mylcd|line1[13][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N4
cycloneive_lcell_comb \mylcd|curbuf[3]~71 (
// Equation(s):
// \mylcd|curbuf[3]~71_combout  = (\mylcd|curbuf[3]~70_combout  & (((\mylcd|line1[13][3]~q ) # (!\mylcd|Add1~1_combout )))) # (!\mylcd|curbuf[3]~70_combout  & (\mylcd|line1[15][3]~q  & ((\mylcd|Add1~1_combout ))))

	.dataa(\mylcd|line1[15][3]~q ),
	.datab(\mylcd|curbuf[3]~70_combout ),
	.datac(\mylcd|line1[13][3]~q ),
	.datad(\mylcd|Add1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~71_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~71 .lut_mask = 16'hE2CC;
defparam \mylcd|curbuf[3]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y47_N9
dffeas \mylcd|line1[14][3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[14][3]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[14][3] .is_wysiwyg = "true";
defparam \mylcd|line1[14][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y47_N21
dffeas \mylcd|line1[12][3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[12][3]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[12][3] .is_wysiwyg = "true";
defparam \mylcd|line1[12][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y47_N3
dffeas \mylcd|line1[10][3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[10][3]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[10][3] .is_wysiwyg = "true";
defparam \mylcd|line1[10][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y47_N5
dffeas \mylcd|line1[8][3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[8][3]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[8][3] .is_wysiwyg = "true";
defparam \mylcd|line1[8][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N2
cycloneive_lcell_comb \mylcd|curbuf[3]~68 (
// Equation(s):
// \mylcd|curbuf[3]~68_combout  = (\mylcd|Add1~1_combout  & (\mylcd|Add1~0_combout )) # (!\mylcd|Add1~1_combout  & ((\mylcd|Add1~0_combout  & ((\mylcd|line1[8][3]~q ))) # (!\mylcd|Add1~0_combout  & (\mylcd|line1[10][3]~q ))))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|Add1~0_combout ),
	.datac(\mylcd|line1[10][3]~q ),
	.datad(\mylcd|line1[8][3]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~68_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~68 .lut_mask = 16'hDC98;
defparam \mylcd|curbuf[3]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N20
cycloneive_lcell_comb \mylcd|curbuf[3]~69 (
// Equation(s):
// \mylcd|curbuf[3]~69_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|curbuf[3]~68_combout  & ((\mylcd|line1[12][3]~q ))) # (!\mylcd|curbuf[3]~68_combout  & (\mylcd|line1[14][3]~q )))) # (!\mylcd|Add1~1_combout  & (((\mylcd|curbuf[3]~68_combout ))))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|line1[14][3]~q ),
	.datac(\mylcd|line1[12][3]~q ),
	.datad(\mylcd|curbuf[3]~68_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~69_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~69 .lut_mask = 16'hF588;
defparam \mylcd|curbuf[3]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N6
cycloneive_lcell_comb \mylcd|curbuf[3]~72 (
// Equation(s):
// \mylcd|curbuf[3]~72_combout  = (\mylcd|index [0] & (((\mylcd|Add1~2_combout ) # (\mylcd|curbuf[3]~69_combout )))) # (!\mylcd|index [0] & (\mylcd|curbuf[3]~71_combout  & (!\mylcd|Add1~2_combout )))

	.dataa(\mylcd|curbuf[3]~71_combout ),
	.datab(\mylcd|index [0]),
	.datac(\mylcd|Add1~2_combout ),
	.datad(\mylcd|curbuf[3]~69_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~72_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~72 .lut_mask = 16'hCEC2;
defparam \mylcd|curbuf[3]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N14
cycloneive_lcell_comb \mylcd|line1[5][3]~feeder (
// Equation(s):
// \mylcd|line1[5][3]~feeder_combout  = \mylcd|line2[5][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[5][3]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[5][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[5][3]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[5][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y45_N15
dffeas \mylcd|line1[5][3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line1[5][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[5][3] .is_wysiwyg = "true";
defparam \mylcd|line1[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y45_N25
dffeas \mylcd|line1[7][3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[7][3]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[7][3] .is_wysiwyg = "true";
defparam \mylcd|line1[7][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y45_N11
dffeas \mylcd|line1[1][3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[1][3]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[1][3] .is_wysiwyg = "true";
defparam \mylcd|line1[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y45_N13
dffeas \mylcd|line1[3][3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[3][3]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[3][3] .is_wysiwyg = "true";
defparam \mylcd|line1[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N12
cycloneive_lcell_comb \mylcd|curbuf[3]~66 (
// Equation(s):
// \mylcd|curbuf[3]~66_combout  = (\mylcd|Add1~0_combout  & ((\mylcd|line1[1][3]~q ) # ((\mylcd|Add1~1_combout )))) # (!\mylcd|Add1~0_combout  & (((\mylcd|line1[3][3]~q  & !\mylcd|Add1~1_combout ))))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|line1[1][3]~q ),
	.datac(\mylcd|line1[3][3]~q ),
	.datad(\mylcd|Add1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~66_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~66 .lut_mask = 16'hAAD8;
defparam \mylcd|curbuf[3]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N24
cycloneive_lcell_comb \mylcd|curbuf[3]~67 (
// Equation(s):
// \mylcd|curbuf[3]~67_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|curbuf[3]~66_combout  & (\mylcd|line1[5][3]~q )) # (!\mylcd|curbuf[3]~66_combout  & ((\mylcd|line1[7][3]~q ))))) # (!\mylcd|Add1~1_combout  & (((\mylcd|curbuf[3]~66_combout ))))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|line1[5][3]~q ),
	.datac(\mylcd|line1[7][3]~q ),
	.datad(\mylcd|curbuf[3]~66_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~67_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~67 .lut_mask = 16'hDDA0;
defparam \mylcd|curbuf[3]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y47_N23
dffeas \mylcd|line1[2][3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[2][3]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[2][3] .is_wysiwyg = "true";
defparam \mylcd|line1[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N0
cycloneive_lcell_comb \mylcd|line1[6][3]~feeder (
// Equation(s):
// \mylcd|line1[6][3]~feeder_combout  = \mylcd|line2[6][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[6][3]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[6][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[6][3]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[6][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y47_N1
dffeas \mylcd|line1[6][3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line1[6][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[6][3] .is_wysiwyg = "true";
defparam \mylcd|line1[6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N22
cycloneive_lcell_comb \mylcd|curbuf[3]~73 (
// Equation(s):
// \mylcd|curbuf[3]~73_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|Add1~0_combout ) # ((\mylcd|line1[6][3]~q )))) # (!\mylcd|Add1~1_combout  & (!\mylcd|Add1~0_combout  & (\mylcd|line1[2][3]~q )))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|Add1~0_combout ),
	.datac(\mylcd|line1[2][3]~q ),
	.datad(\mylcd|line1[6][3]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~73_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~73 .lut_mask = 16'hBA98;
defparam \mylcd|curbuf[3]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y47_N15
dffeas \mylcd|line1[4][3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[4][3]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[4][3] .is_wysiwyg = "true";
defparam \mylcd|line1[4][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y47_N7
dffeas \mylcd|line1[0][3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[0][3]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[0][3] .is_wysiwyg = "true";
defparam \mylcd|line1[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N14
cycloneive_lcell_comb \mylcd|curbuf[3]~74 (
// Equation(s):
// \mylcd|curbuf[3]~74_combout  = (\mylcd|curbuf[3]~73_combout  & (((\mylcd|line1[4][3]~q )) # (!\mylcd|Add1~0_combout ))) # (!\mylcd|curbuf[3]~73_combout  & (\mylcd|Add1~0_combout  & ((\mylcd|line1[0][3]~q ))))

	.dataa(\mylcd|curbuf[3]~73_combout ),
	.datab(\mylcd|Add1~0_combout ),
	.datac(\mylcd|line1[4][3]~q ),
	.datad(\mylcd|line1[0][3]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~74_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~74 .lut_mask = 16'hE6A2;
defparam \mylcd|curbuf[3]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N0
cycloneive_lcell_comb \mylcd|curbuf[3]~75 (
// Equation(s):
// \mylcd|curbuf[3]~75_combout  = (\mylcd|curbuf[3]~72_combout  & (((\mylcd|curbuf[3]~74_combout ) # (!\mylcd|Add1~2_combout )))) # (!\mylcd|curbuf[3]~72_combout  & (\mylcd|curbuf[3]~67_combout  & (\mylcd|Add1~2_combout )))

	.dataa(\mylcd|curbuf[3]~72_combout ),
	.datab(\mylcd|curbuf[3]~67_combout ),
	.datac(\mylcd|Add1~2_combout ),
	.datad(\mylcd|curbuf[3]~74_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~75_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~75 .lut_mask = 16'hEA4A;
defparam \mylcd|curbuf[3]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N30
cycloneive_lcell_comb \mylcd|curbuf[3]~86 (
// Equation(s):
// \mylcd|curbuf[3]~86_combout  = ((\mylcd|LessThan2~1_combout  & ((\mylcd|curbuf[3]~75_combout ))) # (!\mylcd|LessThan2~1_combout  & (\mylcd|curbuf[3]~85_combout ))) # (!\mylcd|lcd_data[6]~2_combout )

	.dataa(\mylcd|LessThan2~1_combout ),
	.datab(\mylcd|curbuf[3]~85_combout ),
	.datac(\mylcd|lcd_data[6]~2_combout ),
	.datad(\mylcd|curbuf[3]~75_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~86_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~86 .lut_mask = 16'hEF4F;
defparam \mylcd|curbuf[3]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N26
cycloneive_lcell_comb \mylcd|curbuf[3]~87 (
// Equation(s):
// \mylcd|curbuf[3]~87_combout  = (\mylcd|curbuf[3]~86_combout  & (((!\mylcd|index [1] & \mylcd|Equal2~0_combout )) # (!\mylcd|lcd_data[6]~1_combout )))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|Equal2~0_combout ),
	.datac(\mylcd|lcd_data[6]~1_combout ),
	.datad(\mylcd|curbuf[3]~86_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~87_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~87 .lut_mask = 16'h4F00;
defparam \mylcd|curbuf[3]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y47_N27
dffeas \mylcd|lcd_data[3] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|curbuf[3]~87_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|lcd_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_data[3] .is_wysiwyg = "true";
defparam \mylcd|lcd_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N0
cycloneive_lcell_comb \mylcd|line2~90 (
// Equation(s):
// \mylcd|line2~90_combout  = (\myprocessor|decode7|valB[4]~135_combout  & \mylcd|Decoder0~15_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|decode7|valB[4]~135_combout ),
	.datad(\mylcd|Decoder0~15_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~90_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~90 .lut_mask = 16'hF000;
defparam \mylcd|line2~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y43_N1
dffeas \mylcd|line2[10][4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~90_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[10][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[10][4] .is_wysiwyg = "true";
defparam \mylcd|line2[10][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y44_N3
dffeas \mylcd|line1[10][4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[10][4]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[10][4] .is_wysiwyg = "true";
defparam \mylcd|line1[10][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N2
cycloneive_lcell_comb \mylcd|line2~89 (
// Equation(s):
// \mylcd|line2~89_combout  = (\myprocessor|decode7|valB[4]~135_combout  & \mylcd|Decoder0~14_combout )

	.dataa(gnd),
	.datab(\myprocessor|decode7|valB[4]~135_combout ),
	.datac(\mylcd|Decoder0~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~89_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~89 .lut_mask = 16'hC0C0;
defparam \mylcd|line2~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y46_N3
dffeas \mylcd|line2[14][4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~89_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[14][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[14][4] .is_wysiwyg = "true";
defparam \mylcd|line2[14][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y44_N25
dffeas \mylcd|line1[14][4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[14][4]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[14][4] .is_wysiwyg = "true";
defparam \mylcd|line1[14][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N2
cycloneive_lcell_comb \mylcd|curbuf[4]~92 (
// Equation(s):
// \mylcd|curbuf[4]~92_combout  = (\mylcd|Add1~2_combout  & (\mylcd|Add1~1_combout )) # (!\mylcd|Add1~2_combout  & ((\mylcd|Add1~1_combout  & ((\mylcd|line1[14][4]~q ))) # (!\mylcd|Add1~1_combout  & (\mylcd|line1[10][4]~q ))))

	.dataa(\mylcd|Add1~2_combout ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|line1[10][4]~q ),
	.datad(\mylcd|line1[14][4]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~92_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~92 .lut_mask = 16'hDC98;
defparam \mylcd|curbuf[4]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N2
cycloneive_lcell_comb \mylcd|line2~88 (
// Equation(s):
// \mylcd|line2~88_combout  = (\mylcd|Decoder0~13_combout  & \myprocessor|decode7|valB[4]~135_combout )

	.dataa(\mylcd|Decoder0~13_combout ),
	.datab(gnd),
	.datac(\myprocessor|decode7|valB[4]~135_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~88_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~88 .lut_mask = 16'hA0A0;
defparam \mylcd|line2~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y46_N3
dffeas \mylcd|line2[2][4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~88_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[2][0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[2][4] .is_wysiwyg = "true";
defparam \mylcd|line2[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N4
cycloneive_lcell_comb \mylcd|line1[2][4]~feeder (
// Equation(s):
// \mylcd|line1[2][4]~feeder_combout  = \mylcd|line2[2][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[2][4]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[2][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[2][4]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[2][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y46_N5
dffeas \mylcd|line1[2][4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line1[2][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[2][4] .is_wysiwyg = "true";
defparam \mylcd|line1[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N2
cycloneive_lcell_comb \mylcd|line2~91 (
// Equation(s):
// \mylcd|line2~91_combout  = (\myprocessor|decode7|valB[4]~135_combout  & \mylcd|Decoder0~16_combout )

	.dataa(gnd),
	.datab(\myprocessor|decode7|valB[4]~135_combout ),
	.datac(gnd),
	.datad(\mylcd|Decoder0~16_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~91_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~91 .lut_mask = 16'hCC00;
defparam \mylcd|line2~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y46_N3
dffeas \mylcd|line2[6][4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~91_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[6][4] .is_wysiwyg = "true";
defparam \mylcd|line2[6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y46_N9
dffeas \mylcd|line1[6][4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[6][4]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[6][4] .is_wysiwyg = "true";
defparam \mylcd|line1[6][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N8
cycloneive_lcell_comb \mylcd|curbuf[4]~93 (
// Equation(s):
// \mylcd|curbuf[4]~93_combout  = (\mylcd|curbuf[4]~92_combout  & (((\mylcd|line1[6][4]~q ) # (!\mylcd|Add1~2_combout )))) # (!\mylcd|curbuf[4]~92_combout  & (\mylcd|line1[2][4]~q  & ((\mylcd|Add1~2_combout ))))

	.dataa(\mylcd|curbuf[4]~92_combout ),
	.datab(\mylcd|line1[2][4]~q ),
	.datac(\mylcd|line1[6][4]~q ),
	.datad(\mylcd|Add1~2_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~93_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~93 .lut_mask = 16'hE4AA;
defparam \mylcd|curbuf[4]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N24
cycloneive_lcell_comb \mylcd|line2~86 (
// Equation(s):
// \mylcd|line2~86_combout  = (\mylcd|Decoder0~9_combout  & (\myprocessor|decode7|valB[4]~135_combout  & (!\mylcd|ptr [2] & \mylcd|ptr [1])))

	.dataa(\mylcd|Decoder0~9_combout ),
	.datab(\myprocessor|decode7|valB[4]~135_combout ),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~86_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~86 .lut_mask = 16'h0800;
defparam \mylcd|line2~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y45_N25
dffeas \mylcd|line2[11][4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~86_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[11][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[11][4] .is_wysiwyg = "true";
defparam \mylcd|line2[11][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y45_N27
dffeas \mylcd|line1[11][4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[11][4]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[11][4] .is_wysiwyg = "true";
defparam \mylcd|line1[11][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N16
cycloneive_lcell_comb \mylcd|line2~85 (
// Equation(s):
// \mylcd|line2~85_combout  = (\mylcd|ptr [2] & (\mylcd|ptr [1] & (\myprocessor|decode7|valB[4]~135_combout  & \mylcd|Decoder0~9_combout )))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|ptr [1]),
	.datac(\myprocessor|decode7|valB[4]~135_combout ),
	.datad(\mylcd|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~85_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~85 .lut_mask = 16'h8000;
defparam \mylcd|line2~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y43_N17
dffeas \mylcd|line2[15][4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~85_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[15][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[15][4] .is_wysiwyg = "true";
defparam \mylcd|line2[15][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N8
cycloneive_lcell_comb \mylcd|line1[15][4]~feeder (
// Equation(s):
// \mylcd|line1[15][4]~feeder_combout  = \mylcd|line2[15][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[15][4]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[15][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[15][4]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[15][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y45_N9
dffeas \mylcd|line1[15][4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line1[15][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[15][4] .is_wysiwyg = "true";
defparam \mylcd|line1[15][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N26
cycloneive_lcell_comb \mylcd|curbuf[4]~90 (
// Equation(s):
// \mylcd|curbuf[4]~90_combout  = (\mylcd|Add1~2_combout  & (\mylcd|Add1~1_combout )) # (!\mylcd|Add1~2_combout  & ((\mylcd|Add1~1_combout  & ((\mylcd|line1[15][4]~q ))) # (!\mylcd|Add1~1_combout  & (\mylcd|line1[11][4]~q ))))

	.dataa(\mylcd|Add1~2_combout ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|line1[11][4]~q ),
	.datad(\mylcd|line1[15][4]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~90_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~90 .lut_mask = 16'hDC98;
defparam \mylcd|curbuf[4]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N24
cycloneive_lcell_comb \mylcd|line2~84 (
// Equation(s):
// \mylcd|line2~84_combout  = (\mylcd|Decoder0~7_combout  & (!\mylcd|ptr [2] & (\mylcd|ptr [1] & \myprocessor|decode7|valB[4]~135_combout )))

	.dataa(\mylcd|Decoder0~7_combout ),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|ptr [1]),
	.datad(\myprocessor|decode7|valB[4]~135_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~84_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~84 .lut_mask = 16'h2000;
defparam \mylcd|line2~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y45_N25
dffeas \mylcd|line2[3][4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~84_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[3][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[3][4] .is_wysiwyg = "true";
defparam \mylcd|line2[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y45_N7
dffeas \mylcd|line1[3][4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[3][4]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[3][4] .is_wysiwyg = "true";
defparam \mylcd|line1[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N16
cycloneive_lcell_comb \mylcd|line2~87 (
// Equation(s):
// \mylcd|line2~87_combout  = (\mylcd|ptr [1] & (\mylcd|ptr [2] & (\myprocessor|decode7|valB[4]~135_combout  & \mylcd|Decoder0~7_combout )))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|ptr [2]),
	.datac(\myprocessor|decode7|valB[4]~135_combout ),
	.datad(\mylcd|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~87_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~87 .lut_mask = 16'h8000;
defparam \mylcd|line2~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y43_N17
dffeas \mylcd|line2[7][4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~87_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[7][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[7][4] .is_wysiwyg = "true";
defparam \mylcd|line2[7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y45_N29
dffeas \mylcd|line1[7][4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[7][4]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[7][4] .is_wysiwyg = "true";
defparam \mylcd|line1[7][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N28
cycloneive_lcell_comb \mylcd|curbuf[4]~91 (
// Equation(s):
// \mylcd|curbuf[4]~91_combout  = (\mylcd|curbuf[4]~90_combout  & (((\mylcd|line1[7][4]~q ) # (!\mylcd|Add1~2_combout )))) # (!\mylcd|curbuf[4]~90_combout  & (\mylcd|line1[3][4]~q  & ((\mylcd|Add1~2_combout ))))

	.dataa(\mylcd|curbuf[4]~90_combout ),
	.datab(\mylcd|line1[3][4]~q ),
	.datac(\mylcd|line1[7][4]~q ),
	.datad(\mylcd|Add1~2_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~91_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~91 .lut_mask = 16'hE4AA;
defparam \mylcd|curbuf[4]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N14
cycloneive_lcell_comb \mylcd|curbuf[4]~94 (
// Equation(s):
// \mylcd|curbuf[4]~94_combout  = (\mylcd|index [0] & (((\mylcd|curbuf[4]~93_combout )) # (!\mylcd|index [1]))) # (!\mylcd|index [0] & (!\mylcd|index [1] & ((\mylcd|curbuf[4]~91_combout ))))

	.dataa(\mylcd|index [0]),
	.datab(\mylcd|index [1]),
	.datac(\mylcd|curbuf[4]~93_combout ),
	.datad(\mylcd|curbuf[4]~91_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~94_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~94 .lut_mask = 16'hB3A2;
defparam \mylcd|curbuf[4]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N10
cycloneive_lcell_comb \mylcd|line2~94 (
// Equation(s):
// \mylcd|line2~94_combout  = (\mylcd|Decoder0~9_combout  & (!\mylcd|ptr [2] & (!\mylcd|ptr [1] & \myprocessor|decode7|valB[4]~135_combout )))

	.dataa(\mylcd|Decoder0~9_combout ),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|ptr [1]),
	.datad(\myprocessor|decode7|valB[4]~135_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~94_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~94 .lut_mask = 16'h0200;
defparam \mylcd|line2~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y45_N11
dffeas \mylcd|line2[9][4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~94_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[9][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[9][4] .is_wysiwyg = "true";
defparam \mylcd|line2[9][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y45_N11
dffeas \mylcd|line1[9][4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[9][4]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[9][4] .is_wysiwyg = "true";
defparam \mylcd|line1[9][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N10
cycloneive_lcell_comb \mylcd|line2~92 (
// Equation(s):
// \mylcd|line2~92_combout  = (\mylcd|Decoder0~9_combout  & (\myprocessor|decode7|valB[4]~135_combout  & (\mylcd|ptr [2] & !\mylcd|ptr [1])))

	.dataa(\mylcd|Decoder0~9_combout ),
	.datab(\myprocessor|decode7|valB[4]~135_combout ),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~92_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~92 .lut_mask = 16'h0080;
defparam \mylcd|line2~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y45_N11
dffeas \mylcd|line2[13][4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~92_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[13][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[13][4] .is_wysiwyg = "true";
defparam \mylcd|line2[13][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y45_N24
cycloneive_lcell_comb \mylcd|line1[13][4]~feeder (
// Equation(s):
// \mylcd|line1[13][4]~feeder_combout  = \mylcd|line2[13][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[13][4]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[13][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[13][4]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[13][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y45_N25
dffeas \mylcd|line1[13][4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line1[13][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[13][4] .is_wysiwyg = "true";
defparam \mylcd|line1[13][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y45_N10
cycloneive_lcell_comb \mylcd|curbuf[4]~88 (
// Equation(s):
// \mylcd|curbuf[4]~88_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|Add1~2_combout ) # ((\mylcd|line1[13][4]~q )))) # (!\mylcd|Add1~1_combout  & (!\mylcd|Add1~2_combout  & (\mylcd|line1[9][4]~q )))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[9][4]~q ),
	.datad(\mylcd|line1[13][4]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~88_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~88 .lut_mask = 16'hBA98;
defparam \mylcd|curbuf[4]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N18
cycloneive_lcell_comb \mylcd|line2~93 (
// Equation(s):
// \mylcd|line2~93_combout  = (!\mylcd|ptr [1] & (!\mylcd|ptr [2] & (\myprocessor|decode7|valB[4]~135_combout  & \mylcd|Decoder0~7_combout )))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|ptr [2]),
	.datac(\myprocessor|decode7|valB[4]~135_combout ),
	.datad(\mylcd|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~93_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~93 .lut_mask = 16'h1000;
defparam \mylcd|line2~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y43_N19
dffeas \mylcd|line2[1][4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~93_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[1][4] .is_wysiwyg = "true";
defparam \mylcd|line2[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y45_N31
dffeas \mylcd|line1[1][4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[1][4]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[1][4] .is_wysiwyg = "true";
defparam \mylcd|line1[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N0
cycloneive_lcell_comb \mylcd|line2~95 (
// Equation(s):
// \mylcd|line2~95_combout  = (\mylcd|ptr [2] & (\myprocessor|decode7|valB[4]~135_combout  & (!\mylcd|ptr [1] & \mylcd|Decoder0~7_combout )))

	.dataa(\mylcd|ptr [2]),
	.datab(\myprocessor|decode7|valB[4]~135_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~95_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~95 .lut_mask = 16'h0800;
defparam \mylcd|line2~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y44_N1
dffeas \mylcd|line2[5][4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~95_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[5][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[5][4] .is_wysiwyg = "true";
defparam \mylcd|line2[5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y45_N20
cycloneive_lcell_comb \mylcd|line1[5][4]~feeder (
// Equation(s):
// \mylcd|line1[5][4]~feeder_combout  = \mylcd|line2[5][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[5][4]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[5][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[5][4]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[5][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y45_N21
dffeas \mylcd|line1[5][4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line1[5][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[5][4] .is_wysiwyg = "true";
defparam \mylcd|line1[5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y45_N30
cycloneive_lcell_comb \mylcd|curbuf[4]~89 (
// Equation(s):
// \mylcd|curbuf[4]~89_combout  = (\mylcd|curbuf[4]~88_combout  & (((\mylcd|line1[5][4]~q )) # (!\mylcd|Add1~2_combout ))) # (!\mylcd|curbuf[4]~88_combout  & (\mylcd|Add1~2_combout  & (\mylcd|line1[1][4]~q )))

	.dataa(\mylcd|curbuf[4]~88_combout ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[1][4]~q ),
	.datad(\mylcd|line1[5][4]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~89_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~89 .lut_mask = 16'hEA62;
defparam \mylcd|curbuf[4]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N28
cycloneive_lcell_comb \mylcd|line2~82 (
// Equation(s):
// \mylcd|line2~82_combout  = (\mylcd|Decoder0~5_combout  & \myprocessor|decode7|valB[4]~135_combout )

	.dataa(\mylcd|Decoder0~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|decode7|valB[4]~135_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~82_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~82 .lut_mask = 16'hAA00;
defparam \mylcd|line2~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y47_N29
dffeas \mylcd|line2[8][4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~82_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[8][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[8][4] .is_wysiwyg = "true";
defparam \mylcd|line2[8][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y45_N27
dffeas \mylcd|line1[8][4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[8][4]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[8][4] .is_wysiwyg = "true";
defparam \mylcd|line1[8][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N16
cycloneive_lcell_comb \mylcd|line2~80 (
// Equation(s):
// \mylcd|line2~80_combout  = (\myprocessor|decode7|valB[4]~135_combout  & \mylcd|Decoder0~3_combout )

	.dataa(gnd),
	.datab(\myprocessor|decode7|valB[4]~135_combout ),
	.datac(gnd),
	.datad(\mylcd|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~80_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~80 .lut_mask = 16'hCC00;
defparam \mylcd|line2~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y46_N17
dffeas \mylcd|line2[12][4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~80_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[12][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[12][4] .is_wysiwyg = "true";
defparam \mylcd|line2[12][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y45_N16
cycloneive_lcell_comb \mylcd|line1[12][4]~feeder (
// Equation(s):
// \mylcd|line1[12][4]~feeder_combout  = \mylcd|line2[12][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[12][4]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[12][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[12][4]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[12][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y45_N17
dffeas \mylcd|line1[12][4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line1[12][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[12][4] .is_wysiwyg = "true";
defparam \mylcd|line1[12][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y45_N26
cycloneive_lcell_comb \mylcd|curbuf[4]~95 (
// Equation(s):
// \mylcd|curbuf[4]~95_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|Add1~2_combout ) # ((\mylcd|line1[12][4]~q )))) # (!\mylcd|Add1~1_combout  & (!\mylcd|Add1~2_combout  & (\mylcd|line1[8][4]~q )))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[8][4]~q ),
	.datad(\mylcd|line1[12][4]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~95_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~95 .lut_mask = 16'hBA98;
defparam \mylcd|curbuf[4]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N0
cycloneive_lcell_comb \mylcd|line2~83 (
// Equation(s):
// \mylcd|line2~83_combout  = (\myprocessor|decode7|valB[4]~135_combout  & \mylcd|Decoder0~6_combout )

	.dataa(gnd),
	.datab(\myprocessor|decode7|valB[4]~135_combout ),
	.datac(\mylcd|Decoder0~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~83_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~83 .lut_mask = 16'hC0C0;
defparam \mylcd|line2~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y46_N1
dffeas \mylcd|line2[4][4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~83_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[4][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[4][4] .is_wysiwyg = "true";
defparam \mylcd|line2[4][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y45_N29
dffeas \mylcd|line1[4][4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[4][4]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[4][4] .is_wysiwyg = "true";
defparam \mylcd|line1[4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y46_N22
cycloneive_lcell_comb \mylcd|line2~81 (
// Equation(s):
// \mylcd|line2~81_combout  = (\myprocessor|decode7|valB[4]~135_combout  & \mylcd|Decoder0~4_combout )

	.dataa(\myprocessor|decode7|valB[4]~135_combout ),
	.datab(gnd),
	.datac(\mylcd|Decoder0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~81_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~81 .lut_mask = 16'hA0A0;
defparam \mylcd|line2~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y46_N23
dffeas \mylcd|line2[0][4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~81_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[0][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[0][4] .is_wysiwyg = "true";
defparam \mylcd|line2[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y45_N15
dffeas \mylcd|line1[0][4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[0][4]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[0][4] .is_wysiwyg = "true";
defparam \mylcd|line1[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y45_N28
cycloneive_lcell_comb \mylcd|curbuf[4]~96 (
// Equation(s):
// \mylcd|curbuf[4]~96_combout  = (\mylcd|curbuf[4]~95_combout  & (((\mylcd|line1[4][4]~q )) # (!\mylcd|Add1~2_combout ))) # (!\mylcd|curbuf[4]~95_combout  & (\mylcd|Add1~2_combout  & ((\mylcd|line1[0][4]~q ))))

	.dataa(\mylcd|curbuf[4]~95_combout ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[4][4]~q ),
	.datad(\mylcd|line1[0][4]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~96_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~96 .lut_mask = 16'hE6A2;
defparam \mylcd|curbuf[4]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y45_N22
cycloneive_lcell_comb \mylcd|curbuf[4]~97 (
// Equation(s):
// \mylcd|curbuf[4]~97_combout  = (\mylcd|curbuf[4]~94_combout  & (((\mylcd|curbuf[4]~96_combout )) # (!\mylcd|Add1~0_combout ))) # (!\mylcd|curbuf[4]~94_combout  & (\mylcd|Add1~0_combout  & (\mylcd|curbuf[4]~89_combout )))

	.dataa(\mylcd|curbuf[4]~94_combout ),
	.datab(\mylcd|Add1~0_combout ),
	.datac(\mylcd|curbuf[4]~89_combout ),
	.datad(\mylcd|curbuf[4]~96_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~97_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~97 .lut_mask = 16'hEA62;
defparam \mylcd|curbuf[4]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y45_N4
cycloneive_lcell_comb \mylcd|curbuf[4]~105 (
// Equation(s):
// \mylcd|curbuf[4]~105_combout  = (\mylcd|Add2~0_combout  & (((\mylcd|Add2~1_combout )))) # (!\mylcd|Add2~0_combout  & ((\mylcd|Add2~1_combout  & ((\mylcd|line2[1][4]~q ))) # (!\mylcd|Add2~1_combout  & (\mylcd|line2[9][4]~q ))))

	.dataa(\mylcd|line2[9][4]~q ),
	.datab(\mylcd|Add2~0_combout ),
	.datac(\mylcd|line2[1][4]~q ),
	.datad(\mylcd|Add2~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~105_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~105 .lut_mask = 16'hFC22;
defparam \mylcd|curbuf[4]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y45_N6
cycloneive_lcell_comb \mylcd|curbuf[4]~106 (
// Equation(s):
// \mylcd|curbuf[4]~106_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|curbuf[4]~105_combout  & ((\mylcd|line2[5][4]~q ))) # (!\mylcd|curbuf[4]~105_combout  & (\mylcd|line2[13][4]~q )))) # (!\mylcd|Add2~0_combout  & (((\mylcd|curbuf[4]~105_combout ))))

	.dataa(\mylcd|line2[13][4]~q ),
	.datab(\mylcd|Add2~0_combout ),
	.datac(\mylcd|curbuf[4]~105_combout ),
	.datad(\mylcd|line2[5][4]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~106_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~106 .lut_mask = 16'hF838;
defparam \mylcd|curbuf[4]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N10
cycloneive_lcell_comb \mylcd|curbuf[4]~102 (
// Equation(s):
// \mylcd|curbuf[4]~102_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|Add2~1_combout ) # ((\mylcd|line2[14][4]~q )))) # (!\mylcd|Add2~0_combout  & (!\mylcd|Add2~1_combout  & (\mylcd|line2[10][4]~q )))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|Add2~1_combout ),
	.datac(\mylcd|line2[10][4]~q ),
	.datad(\mylcd|line2[14][4]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~102_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~102 .lut_mask = 16'hBA98;
defparam \mylcd|curbuf[4]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N14
cycloneive_lcell_comb \mylcd|curbuf[4]~103 (
// Equation(s):
// \mylcd|curbuf[4]~103_combout  = (\mylcd|curbuf[4]~102_combout  & (((\mylcd|line2[6][4]~q )) # (!\mylcd|Add2~1_combout ))) # (!\mylcd|curbuf[4]~102_combout  & (\mylcd|Add2~1_combout  & ((\mylcd|line2[2][4]~q ))))

	.dataa(\mylcd|curbuf[4]~102_combout ),
	.datab(\mylcd|Add2~1_combout ),
	.datac(\mylcd|line2[6][4]~q ),
	.datad(\mylcd|line2[2][4]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~103_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~103 .lut_mask = 16'hE6A2;
defparam \mylcd|curbuf[4]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N0
cycloneive_lcell_comb \mylcd|curbuf[4]~100 (
// Equation(s):
// \mylcd|curbuf[4]~100_combout  = (\mylcd|Add2~0_combout  & (((\mylcd|Add2~1_combout ) # (\mylcd|line2[15][4]~q )))) # (!\mylcd|Add2~0_combout  & (\mylcd|line2[11][4]~q  & (!\mylcd|Add2~1_combout )))

	.dataa(\mylcd|line2[11][4]~q ),
	.datab(\mylcd|Add2~0_combout ),
	.datac(\mylcd|Add2~1_combout ),
	.datad(\mylcd|line2[15][4]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~100_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~100 .lut_mask = 16'hCEC2;
defparam \mylcd|curbuf[4]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N10
cycloneive_lcell_comb \mylcd|curbuf[4]~101 (
// Equation(s):
// \mylcd|curbuf[4]~101_combout  = (\mylcd|Add2~1_combout  & ((\mylcd|curbuf[4]~100_combout  & ((\mylcd|line2[7][4]~q ))) # (!\mylcd|curbuf[4]~100_combout  & (\mylcd|line2[3][4]~q )))) # (!\mylcd|Add2~1_combout  & (((\mylcd|curbuf[4]~100_combout ))))

	.dataa(\mylcd|line2[3][4]~q ),
	.datab(\mylcd|Add2~1_combout ),
	.datac(\mylcd|line2[7][4]~q ),
	.datad(\mylcd|curbuf[4]~100_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~101_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~101 .lut_mask = 16'hF388;
defparam \mylcd|curbuf[4]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N20
cycloneive_lcell_comb \mylcd|curbuf[4]~104 (
// Equation(s):
// \mylcd|curbuf[4]~104_combout  = (\mylcd|index [0] & ((\mylcd|index [1]) # ((\mylcd|curbuf[4]~101_combout )))) # (!\mylcd|index [0] & (!\mylcd|index [1] & (\mylcd|curbuf[4]~103_combout )))

	.dataa(\mylcd|index [0]),
	.datab(\mylcd|index [1]),
	.datac(\mylcd|curbuf[4]~103_combout ),
	.datad(\mylcd|curbuf[4]~101_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~104_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~104 .lut_mask = 16'hBA98;
defparam \mylcd|curbuf[4]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y45_N0
cycloneive_lcell_comb \mylcd|curbuf[4]~98 (
// Equation(s):
// \mylcd|curbuf[4]~98_combout  = (\mylcd|Add2~0_combout  & (((\mylcd|Add2~1_combout )))) # (!\mylcd|Add2~0_combout  & ((\mylcd|Add2~1_combout  & ((\mylcd|line2[0][4]~q ))) # (!\mylcd|Add2~1_combout  & (\mylcd|line2[8][4]~q ))))

	.dataa(\mylcd|line2[8][4]~q ),
	.datab(\mylcd|Add2~0_combout ),
	.datac(\mylcd|line2[0][4]~q ),
	.datad(\mylcd|Add2~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~98_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~98 .lut_mask = 16'hFC22;
defparam \mylcd|curbuf[4]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y45_N18
cycloneive_lcell_comb \mylcd|curbuf[4]~99 (
// Equation(s):
// \mylcd|curbuf[4]~99_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|curbuf[4]~98_combout  & (\mylcd|line2[4][4]~q )) # (!\mylcd|curbuf[4]~98_combout  & ((\mylcd|line2[12][4]~q ))))) # (!\mylcd|Add2~0_combout  & (((\mylcd|curbuf[4]~98_combout ))))

	.dataa(\mylcd|line2[4][4]~q ),
	.datab(\mylcd|line2[12][4]~q ),
	.datac(\mylcd|Add2~0_combout ),
	.datad(\mylcd|curbuf[4]~98_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~99_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~99 .lut_mask = 16'hAFC0;
defparam \mylcd|curbuf[4]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N22
cycloneive_lcell_comb \mylcd|curbuf[4]~107 (
// Equation(s):
// \mylcd|curbuf[4]~107_combout  = (\mylcd|curbuf[4]~104_combout  & ((\mylcd|curbuf[4]~106_combout ) # ((!\mylcd|index [1])))) # (!\mylcd|curbuf[4]~104_combout  & (((\mylcd|index [1] & \mylcd|curbuf[4]~99_combout ))))

	.dataa(\mylcd|curbuf[4]~106_combout ),
	.datab(\mylcd|curbuf[4]~104_combout ),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|curbuf[4]~99_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~107_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~107 .lut_mask = 16'hBC8C;
defparam \mylcd|curbuf[4]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N24
cycloneive_lcell_comb \mylcd|curbuf[4]~108 (
// Equation(s):
// \mylcd|curbuf[4]~108_combout  = (!\mylcd|lcd_data[6]~1_combout  & ((\mylcd|LessThan2~1_combout  & (\mylcd|curbuf[4]~97_combout )) # (!\mylcd|LessThan2~1_combout  & ((\mylcd|curbuf[4]~107_combout )))))

	.dataa(\mylcd|curbuf[4]~97_combout ),
	.datab(\mylcd|LessThan2~1_combout ),
	.datac(\mylcd|curbuf[4]~107_combout ),
	.datad(\mylcd|lcd_data[6]~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~108_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~108 .lut_mask = 16'h00B8;
defparam \mylcd|curbuf[4]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N28
cycloneive_lcell_comb \mylcd|curbuf[4]~109 (
// Equation(s):
// \mylcd|curbuf[4]~109_combout  = (\mylcd|curbuf[4]~108_combout ) # ((!\mylcd|index [1] & (\mylcd|Equal2~0_combout  & !\mylcd|index [0])))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|Equal2~0_combout ),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|curbuf[4]~108_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~109_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~109 .lut_mask = 16'hFF04;
defparam \mylcd|curbuf[4]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y47_N29
dffeas \mylcd|lcd_data[4] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|curbuf[4]~109_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|lcd_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_data[4] .is_wysiwyg = "true";
defparam \mylcd|lcd_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N10
cycloneive_lcell_comb \mylcd|line2~96 (
// Equation(s):
// \mylcd|line2~96_combout  = (\mylcd|Decoder0~19_combout  & (((!\myprocessor|decode7|valB[5]~35_combout )))) # (!\mylcd|Decoder0~19_combout  & (!\mylcd|process_0~2_combout  & ((\mylcd|line2[9][5]~q ))))

	.dataa(\mylcd|process_0~2_combout ),
	.datab(\myprocessor|decode7|valB[5]~35_combout ),
	.datac(\mylcd|line2[9][5]~q ),
	.datad(\mylcd|Decoder0~19_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~96_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~96 .lut_mask = 16'h3350;
defparam \mylcd|line2~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y43_N11
dffeas \mylcd|line2[9][5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~96_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|decode1|Equal13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[9][5] .is_wysiwyg = "true";
defparam \mylcd|line2[9][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N30
cycloneive_lcell_comb \mylcd|line2~98 (
// Equation(s):
// \mylcd|line2~98_combout  = (\mylcd|Decoder0~10_combout  & (((!\myprocessor|decode7|valB[5]~35_combout )))) # (!\mylcd|Decoder0~10_combout  & (!\mylcd|process_0~2_combout  & ((\mylcd|line2[15][5]~q ))))

	.dataa(\mylcd|process_0~2_combout ),
	.datab(\myprocessor|decode7|valB[5]~35_combout ),
	.datac(\mylcd|line2[15][5]~q ),
	.datad(\mylcd|Decoder0~10_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~98_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~98 .lut_mask = 16'h3350;
defparam \mylcd|line2~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y43_N31
dffeas \mylcd|line2[15][5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~98_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|decode1|Equal13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[15][5] .is_wysiwyg = "true";
defparam \mylcd|line2[15][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N20
cycloneive_lcell_comb \mylcd|line2~97 (
// Equation(s):
// \mylcd|line2~97_combout  = (\mylcd|Decoder0~11_combout  & (((!\myprocessor|decode7|valB[5]~35_combout )))) # (!\mylcd|Decoder0~11_combout  & (!\mylcd|process_0~2_combout  & ((\mylcd|line2[11][5]~q ))))

	.dataa(\mylcd|process_0~2_combout ),
	.datab(\myprocessor|decode7|valB[5]~35_combout ),
	.datac(\mylcd|line2[11][5]~q ),
	.datad(\mylcd|Decoder0~11_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~97_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~97 .lut_mask = 16'h3350;
defparam \mylcd|line2~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y43_N21
dffeas \mylcd|line2[11][5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~97_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|decode1|Equal13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[11][5] .is_wysiwyg = "true";
defparam \mylcd|line2[11][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N0
cycloneive_lcell_comb \mylcd|curbuf[5]~120 (
// Equation(s):
// \mylcd|curbuf[5]~120_combout  = (\mylcd|index [1] & (((!\mylcd|index [2])))) # (!\mylcd|index [1] & ((\mylcd|index [2] & (!\mylcd|line2[15][5]~q )) # (!\mylcd|index [2] & ((!\mylcd|line2[11][5]~q )))))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|line2[15][5]~q ),
	.datac(\mylcd|index [2]),
	.datad(\mylcd|line2[11][5]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~120_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~120 .lut_mask = 16'h1A1F;
defparam \mylcd|curbuf[5]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N4
cycloneive_lcell_comb \mylcd|line2~99 (
// Equation(s):
// \mylcd|line2~99_combout  = (\mylcd|Decoder0~17_combout  & (((!\myprocessor|decode7|valB[5]~35_combout )))) # (!\mylcd|Decoder0~17_combout  & (!\mylcd|process_0~2_combout  & (\mylcd|line2[13][5]~q )))

	.dataa(\mylcd|process_0~2_combout ),
	.datab(\mylcd|Decoder0~17_combout ),
	.datac(\mylcd|line2[13][5]~q ),
	.datad(\myprocessor|decode7|valB[5]~35_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~99_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~99 .lut_mask = 16'h10DC;
defparam \mylcd|line2~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y43_N5
dffeas \mylcd|line2[13][5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~99_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|decode1|Equal13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[13][5] .is_wysiwyg = "true";
defparam \mylcd|line2[13][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N2
cycloneive_lcell_comb \mylcd|curbuf[5]~121 (
// Equation(s):
// \mylcd|curbuf[5]~121_combout  = (\mylcd|curbuf[5]~120_combout  & (((!\mylcd|index [1]) # (!\mylcd|line2[13][5]~q )))) # (!\mylcd|curbuf[5]~120_combout  & (!\mylcd|line2[9][5]~q  & ((\mylcd|index [1]))))

	.dataa(\mylcd|line2[9][5]~q ),
	.datab(\mylcd|curbuf[5]~120_combout ),
	.datac(\mylcd|line2[13][5]~q ),
	.datad(\mylcd|index [1]),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~121_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~121 .lut_mask = 16'h1DCC;
defparam \mylcd|curbuf[5]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N26
cycloneive_lcell_comb \mylcd|line2~109 (
// Equation(s):
// \mylcd|line2~109_combout  = (\mylcd|Decoder0~8_combout  & (((!\myprocessor|decode7|valB[5]~35_combout )))) # (!\mylcd|Decoder0~8_combout  & (!\mylcd|process_0~2_combout  & (\mylcd|line2[3][5]~q )))

	.dataa(\mylcd|process_0~2_combout ),
	.datab(\mylcd|Decoder0~8_combout ),
	.datac(\mylcd|line2[3][5]~q ),
	.datad(\myprocessor|decode7|valB[5]~35_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~109_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~109 .lut_mask = 16'h10DC;
defparam \mylcd|line2~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y43_N27
dffeas \mylcd|line2[3][5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~109_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|decode1|Equal13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[3][5] .is_wysiwyg = "true";
defparam \mylcd|line2[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N8
cycloneive_lcell_comb \mylcd|line2~110 (
// Equation(s):
// \mylcd|line2~110_combout  = (\mylcd|Decoder0~12_combout  & (((!\myprocessor|decode7|valB[5]~35_combout )))) # (!\mylcd|Decoder0~12_combout  & (!\mylcd|process_0~2_combout  & (\mylcd|line2[7][5]~q )))

	.dataa(\mylcd|process_0~2_combout ),
	.datab(\mylcd|Decoder0~12_combout ),
	.datac(\mylcd|line2[7][5]~q ),
	.datad(\myprocessor|decode7|valB[5]~35_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~110_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~110 .lut_mask = 16'h10DC;
defparam \mylcd|line2~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y43_N9
dffeas \mylcd|line2[7][5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~110_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|decode1|Equal13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[7][5] .is_wysiwyg = "true";
defparam \mylcd|line2[7][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N28
cycloneive_lcell_comb \mylcd|curbuf[5]~127 (
// Equation(s):
// \mylcd|curbuf[5]~127_combout  = (\mylcd|index [2] & (((!\mylcd|line2[7][5]~q  & !\mylcd|index [1])))) # (!\mylcd|index [2] & (((\mylcd|index [1])) # (!\mylcd|line2[3][5]~q )))

	.dataa(\mylcd|line2[3][5]~q ),
	.datab(\mylcd|index [2]),
	.datac(\mylcd|line2[7][5]~q ),
	.datad(\mylcd|index [1]),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~127_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~127 .lut_mask = 16'h331D;
defparam \mylcd|curbuf[5]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N22
cycloneive_lcell_comb \mylcd|line2~111 (
// Equation(s):
// \mylcd|line2~111_combout  = (\mylcd|Decoder0~20_combout  & (((!\myprocessor|decode7|valB[5]~35_combout )))) # (!\mylcd|Decoder0~20_combout  & (!\mylcd|process_0~2_combout  & (\mylcd|line2[5][5]~q )))

	.dataa(\mylcd|process_0~2_combout ),
	.datab(\mylcd|Decoder0~20_combout ),
	.datac(\mylcd|line2[5][5]~q ),
	.datad(\myprocessor|decode7|valB[5]~35_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~111_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~111 .lut_mask = 16'h10DC;
defparam \mylcd|line2~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y43_N23
dffeas \mylcd|line2[5][5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~111_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|decode1|Equal13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[5][5] .is_wysiwyg = "true";
defparam \mylcd|line2[5][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N30
cycloneive_lcell_comb \mylcd|line2~108 (
// Equation(s):
// \mylcd|line2~108_combout  = (\mylcd|Decoder0~18_combout  & (((!\myprocessor|decode7|valB[5]~35_combout )))) # (!\mylcd|Decoder0~18_combout  & (!\mylcd|process_0~2_combout  & ((\mylcd|line2[1][5]~q ))))

	.dataa(\mylcd|process_0~2_combout ),
	.datab(\myprocessor|decode7|valB[5]~35_combout ),
	.datac(\mylcd|line2[1][5]~q ),
	.datad(\mylcd|Decoder0~18_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~108_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~108 .lut_mask = 16'h3350;
defparam \mylcd|line2~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y43_N31
dffeas \mylcd|line2[1][5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~108_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|decode1|Equal13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[1][5] .is_wysiwyg = "true";
defparam \mylcd|line2[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N2
cycloneive_lcell_comb \mylcd|curbuf[5]~128 (
// Equation(s):
// \mylcd|curbuf[5]~128_combout  = (\mylcd|curbuf[5]~127_combout  & (((!\mylcd|index [1])) # (!\mylcd|line2[5][5]~q ))) # (!\mylcd|curbuf[5]~127_combout  & (((!\mylcd|line2[1][5]~q  & \mylcd|index [1]))))

	.dataa(\mylcd|curbuf[5]~127_combout ),
	.datab(\mylcd|line2[5][5]~q ),
	.datac(\mylcd|line2[1][5]~q ),
	.datad(\mylcd|index [1]),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~128_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~128 .lut_mask = 16'h27AA;
defparam \mylcd|curbuf[5]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y47_N20
cycloneive_lcell_comb \mylcd|line2~107 (
// Equation(s):
// \mylcd|line2~107_combout  = (\mylcd|Decoder0~3_combout  & (((!\myprocessor|decode7|valB[5]~35_combout )))) # (!\mylcd|Decoder0~3_combout  & (!\mylcd|process_0~2_combout  & ((\mylcd|line2[12][5]~q ))))

	.dataa(\mylcd|process_0~2_combout ),
	.datab(\myprocessor|decode7|valB[5]~35_combout ),
	.datac(\mylcd|line2[12][5]~q ),
	.datad(\mylcd|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~107_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~107 .lut_mask = 16'h3350;
defparam \mylcd|line2~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y47_N21
dffeas \mylcd|line2[12][5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~107_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|decode1|Equal13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[12][5] .is_wysiwyg = "true";
defparam \mylcd|line2[12][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y47_N0
cycloneive_lcell_comb \mylcd|line2~106 (
// Equation(s):
// \mylcd|line2~106_combout  = (\mylcd|Decoder0~14_combout  & (((!\myprocessor|decode7|valB[5]~35_combout )))) # (!\mylcd|Decoder0~14_combout  & (!\mylcd|process_0~2_combout  & ((\mylcd|line2[14][5]~q ))))

	.dataa(\mylcd|process_0~2_combout ),
	.datab(\myprocessor|decode7|valB[5]~35_combout ),
	.datac(\mylcd|line2[14][5]~q ),
	.datad(\mylcd|Decoder0~14_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~106_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~106 .lut_mask = 16'h3350;
defparam \mylcd|line2~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y47_N1
dffeas \mylcd|line2[14][5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~106_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|decode1|Equal13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[14][5] .is_wysiwyg = "true";
defparam \mylcd|line2[14][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y47_N6
cycloneive_lcell_comb \mylcd|line2~105 (
// Equation(s):
// \mylcd|line2~105_combout  = (\mylcd|Decoder0~15_combout  & (((!\myprocessor|decode7|valB[5]~35_combout )))) # (!\mylcd|Decoder0~15_combout  & (!\mylcd|process_0~2_combout  & ((\mylcd|line2[10][5]~q ))))

	.dataa(\mylcd|process_0~2_combout ),
	.datab(\myprocessor|decode7|valB[5]~35_combout ),
	.datac(\mylcd|line2[10][5]~q ),
	.datad(\mylcd|Decoder0~15_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~105_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~105 .lut_mask = 16'h3350;
defparam \mylcd|line2~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y47_N7
dffeas \mylcd|line2[10][5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~105_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|decode1|Equal13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[10][5] .is_wysiwyg = "true";
defparam \mylcd|line2[10][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y47_N26
cycloneive_lcell_comb \mylcd|curbuf[5]~124 (
// Equation(s):
// \mylcd|curbuf[5]~124_combout  = (\mylcd|index [1] & (((!\mylcd|index [2])))) # (!\mylcd|index [1] & ((\mylcd|index [2] & (!\mylcd|line2[14][5]~q )) # (!\mylcd|index [2] & ((!\mylcd|line2[10][5]~q )))))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|line2[14][5]~q ),
	.datac(\mylcd|index [2]),
	.datad(\mylcd|line2[10][5]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~124_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~124 .lut_mask = 16'h1A1F;
defparam \mylcd|curbuf[5]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y47_N12
cycloneive_lcell_comb \mylcd|line2~104 (
// Equation(s):
// \mylcd|line2~104_combout  = (\mylcd|Decoder0~5_combout  & (((!\myprocessor|decode7|valB[5]~35_combout )))) # (!\mylcd|Decoder0~5_combout  & (!\mylcd|process_0~2_combout  & ((\mylcd|line2[8][5]~q ))))

	.dataa(\mylcd|process_0~2_combout ),
	.datab(\myprocessor|decode7|valB[5]~35_combout ),
	.datac(\mylcd|line2[8][5]~q ),
	.datad(\mylcd|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~104_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~104 .lut_mask = 16'h3350;
defparam \mylcd|line2~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y47_N13
dffeas \mylcd|line2[8][5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~104_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|decode1|Equal13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[8][5] .is_wysiwyg = "true";
defparam \mylcd|line2[8][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y47_N14
cycloneive_lcell_comb \mylcd|curbuf[5]~125 (
// Equation(s):
// \mylcd|curbuf[5]~125_combout  = (\mylcd|index [1] & ((\mylcd|curbuf[5]~124_combout  & (!\mylcd|line2[12][5]~q )) # (!\mylcd|curbuf[5]~124_combout  & ((!\mylcd|line2[8][5]~q ))))) # (!\mylcd|index [1] & (((\mylcd|curbuf[5]~124_combout ))))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|line2[12][5]~q ),
	.datac(\mylcd|curbuf[5]~124_combout ),
	.datad(\mylcd|line2[8][5]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~125_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~125 .lut_mask = 16'h707A;
defparam \mylcd|curbuf[5]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y47_N24
cycloneive_lcell_comb \mylcd|line2~103 (
// Equation(s):
// \mylcd|line2~103_combout  = (\mylcd|Decoder0~6_combout  & (((!\myprocessor|decode7|valB[5]~35_combout )))) # (!\mylcd|Decoder0~6_combout  & (!\mylcd|process_0~2_combout  & ((\mylcd|line2[4][5]~q ))))

	.dataa(\mylcd|process_0~2_combout ),
	.datab(\myprocessor|decode7|valB[5]~35_combout ),
	.datac(\mylcd|line2[4][5]~q ),
	.datad(\mylcd|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~103_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~103 .lut_mask = 16'h3350;
defparam \mylcd|line2~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y47_N25
dffeas \mylcd|line2[4][5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~103_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|decode1|Equal13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[4][5] .is_wysiwyg = "true";
defparam \mylcd|line2[4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y47_N4
cycloneive_lcell_comb \mylcd|line2~102 (
// Equation(s):
// \mylcd|line2~102_combout  = (\mylcd|Decoder0~16_combout  & (((!\myprocessor|decode7|valB[5]~35_combout )))) # (!\mylcd|Decoder0~16_combout  & (!\mylcd|process_0~2_combout  & ((\mylcd|line2[6][5]~q ))))

	.dataa(\mylcd|process_0~2_combout ),
	.datab(\myprocessor|decode7|valB[5]~35_combout ),
	.datac(\mylcd|line2[6][5]~q ),
	.datad(\mylcd|Decoder0~16_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~102_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~102 .lut_mask = 16'h3350;
defparam \mylcd|line2~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y47_N5
dffeas \mylcd|line2[6][5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~102_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|decode1|Equal13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[6][5] .is_wysiwyg = "true";
defparam \mylcd|line2[6][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y47_N10
cycloneive_lcell_comb \mylcd|line2~101 (
// Equation(s):
// \mylcd|line2~101_combout  = (\mylcd|Decoder0~13_combout  & (((!\myprocessor|decode7|valB[5]~35_combout )))) # (!\mylcd|Decoder0~13_combout  & (!\mylcd|process_0~2_combout  & ((\mylcd|line2[2][5]~q ))))

	.dataa(\mylcd|process_0~2_combout ),
	.datab(\myprocessor|decode7|valB[5]~35_combout ),
	.datac(\mylcd|line2[2][5]~q ),
	.datad(\mylcd|Decoder0~13_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~101_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~101 .lut_mask = 16'h3350;
defparam \mylcd|line2~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y47_N11
dffeas \mylcd|line2[2][5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~101_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|decode1|Equal13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[2][5] .is_wysiwyg = "true";
defparam \mylcd|line2[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y47_N22
cycloneive_lcell_comb \mylcd|curbuf[5]~122 (
// Equation(s):
// \mylcd|curbuf[5]~122_combout  = (\mylcd|index [1] & (!\mylcd|index [2])) # (!\mylcd|index [1] & ((\mylcd|index [2] & (!\mylcd|line2[6][5]~q )) # (!\mylcd|index [2] & ((!\mylcd|line2[2][5]~q )))))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|index [2]),
	.datac(\mylcd|line2[6][5]~q ),
	.datad(\mylcd|line2[2][5]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~122_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~122 .lut_mask = 16'h2637;
defparam \mylcd|curbuf[5]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y47_N16
cycloneive_lcell_comb \mylcd|line2~100 (
// Equation(s):
// \mylcd|line2~100_combout  = (\mylcd|Decoder0~4_combout  & (((!\myprocessor|decode7|valB[5]~35_combout )))) # (!\mylcd|Decoder0~4_combout  & (!\mylcd|process_0~2_combout  & ((\mylcd|line2[0][5]~q ))))

	.dataa(\mylcd|process_0~2_combout ),
	.datab(\myprocessor|decode7|valB[5]~35_combout ),
	.datac(\mylcd|line2[0][5]~q ),
	.datad(\mylcd|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~100_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~100 .lut_mask = 16'h3350;
defparam \mylcd|line2~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y47_N17
dffeas \mylcd|line2[0][5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~100_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|decode1|Equal13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[0][5] .is_wysiwyg = "true";
defparam \mylcd|line2[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y47_N2
cycloneive_lcell_comb \mylcd|curbuf[5]~123 (
// Equation(s):
// \mylcd|curbuf[5]~123_combout  = (\mylcd|index [1] & ((\mylcd|curbuf[5]~122_combout  & (!\mylcd|line2[4][5]~q )) # (!\mylcd|curbuf[5]~122_combout  & ((!\mylcd|line2[0][5]~q ))))) # (!\mylcd|index [1] & (((\mylcd|curbuf[5]~122_combout ))))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|line2[4][5]~q ),
	.datac(\mylcd|curbuf[5]~122_combout ),
	.datad(\mylcd|line2[0][5]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~123_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~123 .lut_mask = 16'h707A;
defparam \mylcd|curbuf[5]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N18
cycloneive_lcell_comb \mylcd|curbuf[5]~126 (
// Equation(s):
// \mylcd|curbuf[5]~126_combout  = (\mylcd|Add2~1_combout  & (((\mylcd|index [0]) # (\mylcd|curbuf[5]~123_combout )))) # (!\mylcd|Add2~1_combout  & (\mylcd|curbuf[5]~125_combout  & (!\mylcd|index [0])))

	.dataa(\mylcd|curbuf[5]~125_combout ),
	.datab(\mylcd|Add2~1_combout ),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|curbuf[5]~123_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~126_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~126 .lut_mask = 16'hCEC2;
defparam \mylcd|curbuf[5]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N20
cycloneive_lcell_comb \mylcd|curbuf[5]~129 (
// Equation(s):
// \mylcd|curbuf[5]~129_combout  = (\mylcd|index [0] & ((\mylcd|curbuf[5]~126_combout  & ((\mylcd|curbuf[5]~128_combout ))) # (!\mylcd|curbuf[5]~126_combout  & (\mylcd|curbuf[5]~121_combout )))) # (!\mylcd|index [0] & (((\mylcd|curbuf[5]~126_combout ))))

	.dataa(\mylcd|curbuf[5]~121_combout ),
	.datab(\mylcd|curbuf[5]~128_combout ),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|curbuf[5]~126_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~129_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~129 .lut_mask = 16'hCFA0;
defparam \mylcd|curbuf[5]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y43_N7
dffeas \mylcd|line1[11][5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[11][5]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[11][5] .is_wysiwyg = "true";
defparam \mylcd|line1[11][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y43_N21
dffeas \mylcd|line1[3][5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[3][5]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[3][5] .is_wysiwyg = "true";
defparam \mylcd|line1[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N6
cycloneive_lcell_comb \mylcd|curbuf[5]~114 (
// Equation(s):
// \mylcd|curbuf[5]~114_combout  = (\mylcd|Add1~2_combout  & ((\mylcd|Add1~0_combout ) # ((!\mylcd|line1[3][5]~q )))) # (!\mylcd|Add1~2_combout  & (!\mylcd|Add1~0_combout  & (!\mylcd|line1[11][5]~q )))

	.dataa(\mylcd|Add1~2_combout ),
	.datab(\mylcd|Add1~0_combout ),
	.datac(\mylcd|line1[11][5]~q ),
	.datad(\mylcd|line1[3][5]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~114_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~114 .lut_mask = 16'h89AB;
defparam \mylcd|curbuf[5]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y43_N17
dffeas \mylcd|line1[1][5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[1][5]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[1][5] .is_wysiwyg = "true";
defparam \mylcd|line1[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y43_N1
dffeas \mylcd|line1[9][5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[9][5]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[9][5] .is_wysiwyg = "true";
defparam \mylcd|line1[9][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N16
cycloneive_lcell_comb \mylcd|curbuf[5]~115 (
// Equation(s):
// \mylcd|curbuf[5]~115_combout  = (\mylcd|curbuf[5]~114_combout  & (((!\mylcd|line1[1][5]~q )) # (!\mylcd|Add1~0_combout ))) # (!\mylcd|curbuf[5]~114_combout  & (\mylcd|Add1~0_combout  & ((!\mylcd|line1[9][5]~q ))))

	.dataa(\mylcd|curbuf[5]~114_combout ),
	.datab(\mylcd|Add1~0_combout ),
	.datac(\mylcd|line1[1][5]~q ),
	.datad(\mylcd|line1[9][5]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~115_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~115 .lut_mask = 16'h2A6E;
defparam \mylcd|curbuf[5]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N8
cycloneive_lcell_comb \mylcd|line1[2][5]~feeder (
// Equation(s):
// \mylcd|line1[2][5]~feeder_combout  = \mylcd|line2[2][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[2][5]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[2][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[2][5]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[2][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y47_N9
dffeas \mylcd|line1[2][5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line1[2][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[2][5] .is_wysiwyg = "true";
defparam \mylcd|line1[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y47_N3
dffeas \mylcd|line1[10][5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[10][5]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[10][5] .is_wysiwyg = "true";
defparam \mylcd|line1[10][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N2
cycloneive_lcell_comb \mylcd|curbuf[5]~112 (
// Equation(s):
// \mylcd|curbuf[5]~112_combout  = (\mylcd|Add1~0_combout  & (((\mylcd|Add1~2_combout )))) # (!\mylcd|Add1~0_combout  & ((\mylcd|Add1~2_combout  & (!\mylcd|line1[2][5]~q )) # (!\mylcd|Add1~2_combout  & ((!\mylcd|line1[10][5]~q )))))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|line1[2][5]~q ),
	.datac(\mylcd|line1[10][5]~q ),
	.datad(\mylcd|Add1~2_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~112_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~112 .lut_mask = 16'hBB05;
defparam \mylcd|curbuf[5]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y47_N13
dffeas \mylcd|line1[0][5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[0][5]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[0][5] .is_wysiwyg = "true";
defparam \mylcd|line1[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N6
cycloneive_lcell_comb \mylcd|line1[8][5]~feeder (
// Equation(s):
// \mylcd|line1[8][5]~feeder_combout  = \mylcd|line2[8][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[8][5]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[8][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[8][5]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[8][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y47_N7
dffeas \mylcd|line1[8][5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line1[8][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[8][5] .is_wysiwyg = "true";
defparam \mylcd|line1[8][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N12
cycloneive_lcell_comb \mylcd|curbuf[5]~113 (
// Equation(s):
// \mylcd|curbuf[5]~113_combout  = (\mylcd|Add1~0_combout  & ((\mylcd|curbuf[5]~112_combout  & (!\mylcd|line1[0][5]~q )) # (!\mylcd|curbuf[5]~112_combout  & ((!\mylcd|line1[8][5]~q ))))) # (!\mylcd|Add1~0_combout  & (\mylcd|curbuf[5]~112_combout ))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|curbuf[5]~112_combout ),
	.datac(\mylcd|line1[0][5]~q ),
	.datad(\mylcd|line1[8][5]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~113_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~113 .lut_mask = 16'h4C6E;
defparam \mylcd|curbuf[5]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N30
cycloneive_lcell_comb \mylcd|curbuf[5]~116 (
// Equation(s):
// \mylcd|curbuf[5]~116_combout  = (\mylcd|index [0] & (((\mylcd|Add1~1_combout ) # (\mylcd|curbuf[5]~113_combout )))) # (!\mylcd|index [0] & (\mylcd|curbuf[5]~115_combout  & (!\mylcd|Add1~1_combout )))

	.dataa(\mylcd|index [0]),
	.datab(\mylcd|curbuf[5]~115_combout ),
	.datac(\mylcd|Add1~1_combout ),
	.datad(\mylcd|curbuf[5]~113_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~116_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~116 .lut_mask = 16'hAEA4;
defparam \mylcd|curbuf[5]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y47_N25
dffeas \mylcd|line1[6][5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[6][5]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[6][5] .is_wysiwyg = "true";
defparam \mylcd|line1[6][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y47_N5
dffeas \mylcd|line1[14][5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[14][5]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[14][5] .is_wysiwyg = "true";
defparam \mylcd|line1[14][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N10
cycloneive_lcell_comb \mylcd|line1[12][5]~feeder (
// Equation(s):
// \mylcd|line1[12][5]~feeder_combout  = \mylcd|line2[12][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[12][5]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[12][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[12][5]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[12][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y47_N11
dffeas \mylcd|line1[12][5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line1[12][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[12][5] .is_wysiwyg = "true";
defparam \mylcd|line1[12][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N4
cycloneive_lcell_comb \mylcd|curbuf[5]~117 (
// Equation(s):
// \mylcd|curbuf[5]~117_combout  = (\mylcd|Add1~0_combout  & ((\mylcd|Add1~2_combout ) # ((!\mylcd|line1[12][5]~q )))) # (!\mylcd|Add1~0_combout  & (!\mylcd|Add1~2_combout  & (!\mylcd|line1[14][5]~q )))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[14][5]~q ),
	.datad(\mylcd|line1[12][5]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~117_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~117 .lut_mask = 16'h89AB;
defparam \mylcd|curbuf[5]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y47_N15
dffeas \mylcd|line1[4][5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[4][5]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[4][5] .is_wysiwyg = "true";
defparam \mylcd|line1[4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N14
cycloneive_lcell_comb \mylcd|curbuf[5]~118 (
// Equation(s):
// \mylcd|curbuf[5]~118_combout  = (\mylcd|curbuf[5]~117_combout  & (((!\mylcd|Add1~2_combout ) # (!\mylcd|line1[4][5]~q )))) # (!\mylcd|curbuf[5]~117_combout  & (!\mylcd|line1[6][5]~q  & ((\mylcd|Add1~2_combout ))))

	.dataa(\mylcd|line1[6][5]~q ),
	.datab(\mylcd|curbuf[5]~117_combout ),
	.datac(\mylcd|line1[4][5]~q ),
	.datad(\mylcd|Add1~2_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~118_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~118 .lut_mask = 16'h1DCC;
defparam \mylcd|curbuf[5]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y43_N11
dffeas \mylcd|line1[5][5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[5][5]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[5][5] .is_wysiwyg = "true";
defparam \mylcd|line1[5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y43_N19
dffeas \mylcd|line1[13][5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[13][5]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[13][5] .is_wysiwyg = "true";
defparam \mylcd|line1[13][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y43_N15
dffeas \mylcd|line1[7][5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[7][5]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[7][5] .is_wysiwyg = "true";
defparam \mylcd|line1[7][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y43_N25
dffeas \mylcd|line1[15][5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[15][5]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[15][5] .is_wysiwyg = "true";
defparam \mylcd|line1[15][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N24
cycloneive_lcell_comb \mylcd|curbuf[5]~110 (
// Equation(s):
// \mylcd|curbuf[5]~110_combout  = (\mylcd|Add1~2_combout  & (((\mylcd|Add1~0_combout )) # (!\mylcd|line1[7][5]~q ))) # (!\mylcd|Add1~2_combout  & (((!\mylcd|line1[15][5]~q  & !\mylcd|Add1~0_combout ))))

	.dataa(\mylcd|Add1~2_combout ),
	.datab(\mylcd|line1[7][5]~q ),
	.datac(\mylcd|line1[15][5]~q ),
	.datad(\mylcd|Add1~0_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~110_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~110 .lut_mask = 16'hAA27;
defparam \mylcd|curbuf[5]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N18
cycloneive_lcell_comb \mylcd|curbuf[5]~111 (
// Equation(s):
// \mylcd|curbuf[5]~111_combout  = (\mylcd|Add1~0_combout  & ((\mylcd|curbuf[5]~110_combout  & (!\mylcd|line1[5][5]~q )) # (!\mylcd|curbuf[5]~110_combout  & ((!\mylcd|line1[13][5]~q ))))) # (!\mylcd|Add1~0_combout  & (((\mylcd|curbuf[5]~110_combout ))))

	.dataa(\mylcd|line1[5][5]~q ),
	.datab(\mylcd|Add1~0_combout ),
	.datac(\mylcd|line1[13][5]~q ),
	.datad(\mylcd|curbuf[5]~110_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~111_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~111 .lut_mask = 16'h770C;
defparam \mylcd|curbuf[5]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N16
cycloneive_lcell_comb \mylcd|curbuf[5]~119 (
// Equation(s):
// \mylcd|curbuf[5]~119_combout  = (\mylcd|curbuf[5]~116_combout  & ((\mylcd|curbuf[5]~118_combout ) # ((!\mylcd|Add1~1_combout )))) # (!\mylcd|curbuf[5]~116_combout  & (((\mylcd|Add1~1_combout  & \mylcd|curbuf[5]~111_combout ))))

	.dataa(\mylcd|curbuf[5]~116_combout ),
	.datab(\mylcd|curbuf[5]~118_combout ),
	.datac(\mylcd|Add1~1_combout ),
	.datad(\mylcd|curbuf[5]~111_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~119_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~119 .lut_mask = 16'hDA8A;
defparam \mylcd|curbuf[5]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y47_N6
cycloneive_lcell_comb \mylcd|curbuf[5]~130 (
// Equation(s):
// \mylcd|curbuf[5]~130_combout  = (!\mylcd|lcd_data[6]~1_combout  & ((\mylcd|LessThan2~1_combout  & ((\mylcd|curbuf[5]~119_combout ))) # (!\mylcd|LessThan2~1_combout  & (\mylcd|curbuf[5]~129_combout ))))

	.dataa(\mylcd|lcd_data[6]~1_combout ),
	.datab(\mylcd|curbuf[5]~129_combout ),
	.datac(\mylcd|LessThan2~1_combout ),
	.datad(\mylcd|curbuf[5]~119_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~130_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~130 .lut_mask = 16'h5404;
defparam \mylcd|curbuf[5]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y47_N12
cycloneive_lcell_comb \mylcd|curbuf[5]~131 (
// Equation(s):
// \mylcd|curbuf[5]~131_combout  = (\mylcd|curbuf[5]~130_combout ) # ((\mylcd|Equal2~0_combout  & (!\mylcd|index [1] & !\mylcd|index [0])))

	.dataa(\mylcd|curbuf[5]~130_combout ),
	.datab(\mylcd|Equal2~0_combout ),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|index [0]),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~131_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~131 .lut_mask = 16'hAAAE;
defparam \mylcd|curbuf[5]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y47_N13
dffeas \mylcd|lcd_data[5] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|curbuf[5]~131_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|lcd_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_data[5] .is_wysiwyg = "true";
defparam \mylcd|lcd_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y47_N16
cycloneive_lcell_comb \mylcd|curbuf[0]~153 (
// Equation(s):
// \mylcd|curbuf[0]~153_combout  = (\mylcd|lcd_data[6]~1_combout  & !\mylcd|Equal2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mylcd|lcd_data[6]~1_combout ),
	.datad(\mylcd|Equal2~0_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~153_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~153 .lut_mask = 16'h00F0;
defparam \mylcd|curbuf[0]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y47_N26
cycloneive_lcell_comb \mylcd|Equal6~1 (
// Equation(s):
// \mylcd|Equal6~1_combout  = (!\mylcd|index [0] & !\mylcd|index [4])

	.dataa(gnd),
	.datab(\mylcd|index [0]),
	.datac(gnd),
	.datad(\mylcd|index [4]),
	.cin(gnd),
	.combout(\mylcd|Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Equal6~1 .lut_mask = 16'h0033;
defparam \mylcd|Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N22
cycloneive_lcell_comb \mylcd|line2~125 (
// Equation(s):
// \mylcd|line2~125_combout  = (\mylcd|Decoder0~7_combout  & (\mylcd|ptr [2] & (\mylcd|ptr [1] & \myprocessor|decode7|valB[6]~55_combout )))

	.dataa(\mylcd|Decoder0~7_combout ),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|ptr [1]),
	.datad(\myprocessor|decode7|valB[6]~55_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~125_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~125 .lut_mask = 16'h8000;
defparam \mylcd|line2~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y43_N23
dffeas \mylcd|line2[7][6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~125_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[7][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[7][6] .is_wysiwyg = "true";
defparam \mylcd|line2[7][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N4
cycloneive_lcell_comb \mylcd|line1[7][6]~feeder (
// Equation(s):
// \mylcd|line1[7][6]~feeder_combout  = \mylcd|line2[7][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[7][6]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[7][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[7][6]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[7][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y44_N5
dffeas \mylcd|line1[7][6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line1[7][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[7][6] .is_wysiwyg = "true";
defparam \mylcd|line1[7][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N10
cycloneive_lcell_comb \mylcd|line2~127 (
// Equation(s):
// \mylcd|line2~127_combout  = (!\mylcd|ptr [1] & (\mylcd|Decoder0~7_combout  & (\myprocessor|decode7|valB[6]~55_combout  & \mylcd|ptr [2])))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|Decoder0~7_combout ),
	.datac(\myprocessor|decode7|valB[6]~55_combout ),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~127_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~127 .lut_mask = 16'h4000;
defparam \mylcd|line2~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y44_N11
dffeas \mylcd|line2[5][6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~127_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[5][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[5][6] .is_wysiwyg = "true";
defparam \mylcd|line2[5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y44_N11
dffeas \mylcd|line1[5][6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[5][6]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[5][6] .is_wysiwyg = "true";
defparam \mylcd|line1[5][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N20
cycloneive_lcell_comb \mylcd|line2~115 (
// Equation(s):
// \mylcd|line2~115_combout  = (\mylcd|Decoder0~7_combout  & (!\mylcd|ptr [2] & (!\mylcd|ptr [1] & \myprocessor|decode7|valB[6]~55_combout )))

	.dataa(\mylcd|Decoder0~7_combout ),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|ptr [1]),
	.datad(\myprocessor|decode7|valB[6]~55_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~115_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~115 .lut_mask = 16'h0200;
defparam \mylcd|line2~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y43_N21
dffeas \mylcd|line2[1][6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~115_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[1][6] .is_wysiwyg = "true";
defparam \mylcd|line2[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N22
cycloneive_lcell_comb \mylcd|line1[1][6]~feeder (
// Equation(s):
// \mylcd|line1[1][6]~feeder_combout  = \mylcd|line2[1][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[1][6]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[1][6]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y44_N23
dffeas \mylcd|line1[1][6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line1[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[1][6] .is_wysiwyg = "true";
defparam \mylcd|line1[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N30
cycloneive_lcell_comb \mylcd|line2~113 (
// Equation(s):
// \mylcd|line2~113_combout  = (\mylcd|Decoder0~7_combout  & (\myprocessor|decode7|valB[6]~55_combout  & (\mylcd|ptr [1] & !\mylcd|ptr [2])))

	.dataa(\mylcd|Decoder0~7_combout ),
	.datab(\myprocessor|decode7|valB[6]~55_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~113_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~113 .lut_mask = 16'h0080;
defparam \mylcd|line2~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y45_N31
dffeas \mylcd|line2[3][6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~113_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[3][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[3][6] .is_wysiwyg = "true";
defparam \mylcd|line2[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y44_N1
dffeas \mylcd|line1[3][6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[3][6]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[3][6] .is_wysiwyg = "true";
defparam \mylcd|line1[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N0
cycloneive_lcell_comb \mylcd|curbuf[6]~134 (
// Equation(s):
// \mylcd|curbuf[6]~134_combout  = (\mylcd|Add1~1_combout  & (((\mylcd|Add1~0_combout )))) # (!\mylcd|Add1~1_combout  & ((\mylcd|Add1~0_combout  & (\mylcd|line1[1][6]~q )) # (!\mylcd|Add1~0_combout  & ((\mylcd|line1[3][6]~q )))))

	.dataa(\mylcd|line1[1][6]~q ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|line1[3][6]~q ),
	.datad(\mylcd|Add1~0_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~134_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~134 .lut_mask = 16'hEE30;
defparam \mylcd|curbuf[6]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N10
cycloneive_lcell_comb \mylcd|curbuf[6]~135 (
// Equation(s):
// \mylcd|curbuf[6]~135_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|curbuf[6]~134_combout  & ((\mylcd|line1[5][6]~q ))) # (!\mylcd|curbuf[6]~134_combout  & (\mylcd|line1[7][6]~q )))) # (!\mylcd|Add1~1_combout  & (((\mylcd|curbuf[6]~134_combout ))))

	.dataa(\mylcd|line1[7][6]~q ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|line1[5][6]~q ),
	.datad(\mylcd|curbuf[6]~134_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~135_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~135 .lut_mask = 16'hF388;
defparam \mylcd|curbuf[6]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N12
cycloneive_lcell_comb \mylcd|line2~112 (
// Equation(s):
// \mylcd|line2~112_combout  = (\mylcd|Decoder0~9_combout  & (\myprocessor|decode7|valB[6]~55_combout  & (!\mylcd|ptr [1] & !\mylcd|ptr [2])))

	.dataa(\mylcd|Decoder0~9_combout ),
	.datab(\myprocessor|decode7|valB[6]~55_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~112_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~112 .lut_mask = 16'h0008;
defparam \mylcd|line2~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y45_N13
dffeas \mylcd|line2[9][6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~112_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[9][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[9][6] .is_wysiwyg = "true";
defparam \mylcd|line2[9][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y44_N31
dffeas \mylcd|line1[9][6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[9][6]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[9][6] .is_wysiwyg = "true";
defparam \mylcd|line1[9][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N28
cycloneive_lcell_comb \mylcd|line2~114 (
// Equation(s):
// \mylcd|line2~114_combout  = (\mylcd|Decoder0~9_combout  & (\myprocessor|decode7|valB[6]~55_combout  & (!\mylcd|ptr [2] & \mylcd|ptr [1])))

	.dataa(\mylcd|Decoder0~9_combout ),
	.datab(\myprocessor|decode7|valB[6]~55_combout ),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~114_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~114 .lut_mask = 16'h0800;
defparam \mylcd|line2~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y45_N29
dffeas \mylcd|line2[11][6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~114_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[11][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[11][6] .is_wysiwyg = "true";
defparam \mylcd|line2[11][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y44_N9
dffeas \mylcd|line1[11][6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[11][6]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[11][6] .is_wysiwyg = "true";
defparam \mylcd|line1[11][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N8
cycloneive_lcell_comb \mylcd|curbuf[6]~136 (
// Equation(s):
// \mylcd|curbuf[6]~136_combout  = (\mylcd|Add1~1_combout  & (((\mylcd|Add1~0_combout )))) # (!\mylcd|Add1~1_combout  & ((\mylcd|Add1~0_combout  & (\mylcd|line1[9][6]~q )) # (!\mylcd|Add1~0_combout  & ((\mylcd|line1[11][6]~q )))))

	.dataa(\mylcd|line1[9][6]~q ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|line1[11][6]~q ),
	.datad(\mylcd|Add1~0_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~136_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~136 .lut_mask = 16'hEE30;
defparam \mylcd|curbuf[6]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N30
cycloneive_lcell_comb \mylcd|line2~124 (
// Equation(s):
// \mylcd|line2~124_combout  = (\mylcd|Decoder0~9_combout  & (\myprocessor|decode7|valB[6]~55_combout  & (\mylcd|ptr [2] & !\mylcd|ptr [1])))

	.dataa(\mylcd|Decoder0~9_combout ),
	.datab(\myprocessor|decode7|valB[6]~55_combout ),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~124_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~124 .lut_mask = 16'h0080;
defparam \mylcd|line2~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y45_N31
dffeas \mylcd|line2[13][6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~124_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[13][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[13][6] .is_wysiwyg = "true";
defparam \mylcd|line2[13][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y44_N19
dffeas \mylcd|line1[13][6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[13][6]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[13][6] .is_wysiwyg = "true";
defparam \mylcd|line1[13][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N28
cycloneive_lcell_comb \mylcd|line2~126 (
// Equation(s):
// \mylcd|line2~126_combout  = (\mylcd|ptr [2] & (\mylcd|ptr [1] & (\myprocessor|decode7|valB[6]~55_combout  & \mylcd|Decoder0~9_combout )))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|ptr [1]),
	.datac(\myprocessor|decode7|valB[6]~55_combout ),
	.datad(\mylcd|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~126_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~126 .lut_mask = 16'h8000;
defparam \mylcd|line2~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y43_N29
dffeas \mylcd|line2[15][6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~126_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[15][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[15][6] .is_wysiwyg = "true";
defparam \mylcd|line2[15][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N28
cycloneive_lcell_comb \mylcd|line1[15][6]~feeder (
// Equation(s):
// \mylcd|line1[15][6]~feeder_combout  = \mylcd|line2[15][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[15][6]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[15][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[15][6]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[15][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y44_N29
dffeas \mylcd|line1[15][6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line1[15][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[15][6] .is_wysiwyg = "true";
defparam \mylcd|line1[15][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N18
cycloneive_lcell_comb \mylcd|curbuf[6]~137 (
// Equation(s):
// \mylcd|curbuf[6]~137_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|curbuf[6]~136_combout  & (\mylcd|line1[13][6]~q )) # (!\mylcd|curbuf[6]~136_combout  & ((\mylcd|line1[15][6]~q ))))) # (!\mylcd|Add1~1_combout  & (\mylcd|curbuf[6]~136_combout ))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|curbuf[6]~136_combout ),
	.datac(\mylcd|line1[13][6]~q ),
	.datad(\mylcd|line1[15][6]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~137_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~137 .lut_mask = 16'hE6C4;
defparam \mylcd|curbuf[6]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N12
cycloneive_lcell_comb \mylcd|curbuf[6]~138 (
// Equation(s):
// \mylcd|curbuf[6]~138_combout  = (\mylcd|index [0] & (((\mylcd|Add1~2_combout )))) # (!\mylcd|index [0] & ((\mylcd|Add1~2_combout  & (\mylcd|curbuf[6]~135_combout )) # (!\mylcd|Add1~2_combout  & ((\mylcd|curbuf[6]~137_combout )))))

	.dataa(\mylcd|curbuf[6]~135_combout ),
	.datab(\mylcd|index [0]),
	.datac(\mylcd|Add1~2_combout ),
	.datad(\mylcd|curbuf[6]~137_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~138_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~138 .lut_mask = 16'hE3E0;
defparam \mylcd|curbuf[6]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N14
cycloneive_lcell_comb \mylcd|line2~117 (
// Equation(s):
// \mylcd|line2~117_combout  = (\myprocessor|decode7|valB[6]~55_combout  & \mylcd|Decoder0~16_combout )

	.dataa(gnd),
	.datab(\myprocessor|decode7|valB[6]~55_combout ),
	.datac(gnd),
	.datad(\mylcd|Decoder0~16_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~117_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~117 .lut_mask = 16'hCC00;
defparam \mylcd|line2~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y46_N15
dffeas \mylcd|line2[6][6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~117_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[6][6] .is_wysiwyg = "true";
defparam \mylcd|line2[6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N6
cycloneive_lcell_comb \mylcd|line1[6][6]~feeder (
// Equation(s):
// \mylcd|line1[6][6]~feeder_combout  = \mylcd|line2[6][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[6][6]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[6][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[6][6]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[6][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y46_N7
dffeas \mylcd|line1[6][6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line1[6][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[6][6] .is_wysiwyg = "true";
defparam \mylcd|line1[6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N22
cycloneive_lcell_comb \mylcd|line2~119 (
// Equation(s):
// \mylcd|line2~119_combout  = (\mylcd|Decoder0~6_combout  & \myprocessor|decode7|valB[6]~55_combout )

	.dataa(\mylcd|Decoder0~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|decode7|valB[6]~55_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~119_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~119 .lut_mask = 16'hAA00;
defparam \mylcd|line2~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y46_N23
dffeas \mylcd|line2[4][6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~119_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[4][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[4][6] .is_wysiwyg = "true";
defparam \mylcd|line2[4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y46_N29
dffeas \mylcd|line1[4][6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[4][6]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[4][6] .is_wysiwyg = "true";
defparam \mylcd|line1[4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N24
cycloneive_lcell_comb \mylcd|line2~121 (
// Equation(s):
// \mylcd|line2~121_combout  = (\mylcd|Decoder0~13_combout  & \myprocessor|decode7|valB[6]~55_combout )

	.dataa(\mylcd|Decoder0~13_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|decode7|valB[6]~55_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~121_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~121 .lut_mask = 16'hAA00;
defparam \mylcd|line2~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y46_N25
dffeas \mylcd|line2[2][6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~121_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[2][0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[2][6] .is_wysiwyg = "true";
defparam \mylcd|line2[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y46_N3
dffeas \mylcd|line1[2][6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[2][6]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[2][6] .is_wysiwyg = "true";
defparam \mylcd|line1[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y46_N8
cycloneive_lcell_comb \mylcd|line2~123 (
// Equation(s):
// \mylcd|line2~123_combout  = (\mylcd|Decoder0~4_combout  & \myprocessor|decode7|valB[6]~55_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mylcd|Decoder0~4_combout ),
	.datad(\myprocessor|decode7|valB[6]~55_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~123_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~123 .lut_mask = 16'hF000;
defparam \mylcd|line2~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y46_N9
dffeas \mylcd|line2[0][6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~123_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[0][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[0][6] .is_wysiwyg = "true";
defparam \mylcd|line2[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y46_N1
dffeas \mylcd|line1[0][6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[0][6]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[0][6] .is_wysiwyg = "true";
defparam \mylcd|line1[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N2
cycloneive_lcell_comb \mylcd|curbuf[6]~139 (
// Equation(s):
// \mylcd|curbuf[6]~139_combout  = (\mylcd|Add1~0_combout  & ((\mylcd|Add1~1_combout ) # ((\mylcd|line1[0][6]~q )))) # (!\mylcd|Add1~0_combout  & (!\mylcd|Add1~1_combout  & (\mylcd|line1[2][6]~q )))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|line1[2][6]~q ),
	.datad(\mylcd|line1[0][6]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~139_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~139 .lut_mask = 16'hBA98;
defparam \mylcd|curbuf[6]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N28
cycloneive_lcell_comb \mylcd|curbuf[6]~140 (
// Equation(s):
// \mylcd|curbuf[6]~140_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|curbuf[6]~139_combout  & ((\mylcd|line1[4][6]~q ))) # (!\mylcd|curbuf[6]~139_combout  & (\mylcd|line1[6][6]~q )))) # (!\mylcd|Add1~1_combout  & (((\mylcd|curbuf[6]~139_combout ))))

	.dataa(\mylcd|line1[6][6]~q ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|line1[4][6]~q ),
	.datad(\mylcd|curbuf[6]~139_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~140_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~140 .lut_mask = 16'hF388;
defparam \mylcd|curbuf[6]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N12
cycloneive_lcell_comb \mylcd|line2~116 (
// Equation(s):
// \mylcd|line2~116_combout  = (\myprocessor|decode7|valB[6]~55_combout  & \mylcd|Decoder0~3_combout )

	.dataa(gnd),
	.datab(\myprocessor|decode7|valB[6]~55_combout ),
	.datac(gnd),
	.datad(\mylcd|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~116_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~116 .lut_mask = 16'hCC00;
defparam \mylcd|line2~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y46_N13
dffeas \mylcd|line2[12][6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~116_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[12][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[12][6] .is_wysiwyg = "true";
defparam \mylcd|line2[12][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N12
cycloneive_lcell_comb \mylcd|line1[12][6]~feeder (
// Equation(s):
// \mylcd|line1[12][6]~feeder_combout  = \mylcd|line2[12][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[12][6]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[12][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[12][6]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[12][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y46_N13
dffeas \mylcd|line1[12][6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line1[12][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[12][6] .is_wysiwyg = "true";
defparam \mylcd|line1[12][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N4
cycloneive_lcell_comb \mylcd|line2~118 (
// Equation(s):
// \mylcd|line2~118_combout  = (\mylcd|Decoder0~14_combout  & \myprocessor|decode7|valB[6]~55_combout )

	.dataa(\mylcd|Decoder0~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|decode7|valB[6]~55_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~118_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~118 .lut_mask = 16'hAA00;
defparam \mylcd|line2~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y46_N5
dffeas \mylcd|line2[14][6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~118_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[14][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[14][6] .is_wysiwyg = "true";
defparam \mylcd|line2[14][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y46_N31
dffeas \mylcd|line1[14][6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[14][6]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[14][6] .is_wysiwyg = "true";
defparam \mylcd|line1[14][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N10
cycloneive_lcell_comb \mylcd|line2~122 (
// Equation(s):
// \mylcd|line2~122_combout  = (\myprocessor|decode7|valB[6]~55_combout  & \mylcd|Decoder0~15_combout )

	.dataa(gnd),
	.datab(\myprocessor|decode7|valB[6]~55_combout ),
	.datac(gnd),
	.datad(\mylcd|Decoder0~15_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~122_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~122 .lut_mask = 16'hCC00;
defparam \mylcd|line2~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y43_N11
dffeas \mylcd|line2[10][6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~122_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[10][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[10][6] .is_wysiwyg = "true";
defparam \mylcd|line2[10][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y46_N19
dffeas \mylcd|line1[10][6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[10][6]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[10][6] .is_wysiwyg = "true";
defparam \mylcd|line1[10][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N30
cycloneive_lcell_comb \mylcd|line2~120 (
// Equation(s):
// \mylcd|line2~120_combout  = (\mylcd|Decoder0~5_combout  & \myprocessor|decode7|valB[6]~55_combout )

	.dataa(\mylcd|Decoder0~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|decode7|valB[6]~55_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~120_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~120 .lut_mask = 16'hAA00;
defparam \mylcd|line2~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y47_N31
dffeas \mylcd|line2[8][6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|line2~120_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[8][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[8][6] .is_wysiwyg = "true";
defparam \mylcd|line2[8][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y46_N25
dffeas \mylcd|line1[8][6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[8][6]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[8][6] .is_wysiwyg = "true";
defparam \mylcd|line1[8][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N18
cycloneive_lcell_comb \mylcd|curbuf[6]~132 (
// Equation(s):
// \mylcd|curbuf[6]~132_combout  = (\mylcd|Add1~0_combout  & ((\mylcd|Add1~1_combout ) # ((\mylcd|line1[8][6]~q )))) # (!\mylcd|Add1~0_combout  & (!\mylcd|Add1~1_combout  & (\mylcd|line1[10][6]~q )))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|line1[10][6]~q ),
	.datad(\mylcd|line1[8][6]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~132_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~132 .lut_mask = 16'hBA98;
defparam \mylcd|curbuf[6]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N30
cycloneive_lcell_comb \mylcd|curbuf[6]~133 (
// Equation(s):
// \mylcd|curbuf[6]~133_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|curbuf[6]~132_combout  & (\mylcd|line1[12][6]~q )) # (!\mylcd|curbuf[6]~132_combout  & ((\mylcd|line1[14][6]~q ))))) # (!\mylcd|Add1~1_combout  & (((\mylcd|curbuf[6]~132_combout ))))

	.dataa(\mylcd|line1[12][6]~q ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|line1[14][6]~q ),
	.datad(\mylcd|curbuf[6]~132_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~133_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~133 .lut_mask = 16'hBBC0;
defparam \mylcd|curbuf[6]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N14
cycloneive_lcell_comb \mylcd|curbuf[6]~141 (
// Equation(s):
// \mylcd|curbuf[6]~141_combout  = (\mylcd|curbuf[6]~138_combout  & (((\mylcd|curbuf[6]~140_combout )) # (!\mylcd|index [0]))) # (!\mylcd|curbuf[6]~138_combout  & (\mylcd|index [0] & ((\mylcd|curbuf[6]~133_combout ))))

	.dataa(\mylcd|curbuf[6]~138_combout ),
	.datab(\mylcd|index [0]),
	.datac(\mylcd|curbuf[6]~140_combout ),
	.datad(\mylcd|curbuf[6]~133_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~141_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~141 .lut_mask = 16'hE6A2;
defparam \mylcd|curbuf[6]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N0
cycloneive_lcell_comb \mylcd|curbuf[6]~142 (
// Equation(s):
// \mylcd|curbuf[6]~142_combout  = (\mylcd|index [1] & (((\mylcd|Add2~1_combout )))) # (!\mylcd|index [1] & ((\mylcd|Add2~1_combout  & ((\mylcd|line2[3][6]~q ))) # (!\mylcd|Add2~1_combout  & (\mylcd|line2[11][6]~q ))))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|line2[11][6]~q ),
	.datac(\mylcd|Add2~1_combout ),
	.datad(\mylcd|line2[3][6]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~142_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~142 .lut_mask = 16'hF4A4;
defparam \mylcd|curbuf[6]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N30
cycloneive_lcell_comb \mylcd|curbuf[6]~143 (
// Equation(s):
// \mylcd|curbuf[6]~143_combout  = (\mylcd|curbuf[6]~142_combout  & ((\mylcd|line2[1][6]~q ) # ((!\mylcd|index [1])))) # (!\mylcd|curbuf[6]~142_combout  & (((\mylcd|line2[9][6]~q  & \mylcd|index [1]))))

	.dataa(\mylcd|curbuf[6]~142_combout ),
	.datab(\mylcd|line2[1][6]~q ),
	.datac(\mylcd|line2[9][6]~q ),
	.datad(\mylcd|index [1]),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~143_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~143 .lut_mask = 16'hD8AA;
defparam \mylcd|curbuf[6]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N16
cycloneive_lcell_comb \mylcd|curbuf[6]~149 (
// Equation(s):
// \mylcd|curbuf[6]~149_combout  = (\mylcd|index [1] & (((\mylcd|Add2~1_combout )))) # (!\mylcd|index [1] & ((\mylcd|Add2~1_combout  & (\mylcd|line2[7][6]~q )) # (!\mylcd|Add2~1_combout  & ((\mylcd|line2[15][6]~q )))))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|line2[7][6]~q ),
	.datac(\mylcd|Add2~1_combout ),
	.datad(\mylcd|line2[15][6]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~149_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~149 .lut_mask = 16'hE5E0;
defparam \mylcd|curbuf[6]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N26
cycloneive_lcell_comb \mylcd|curbuf[6]~150 (
// Equation(s):
// \mylcd|curbuf[6]~150_combout  = (\mylcd|index [1] & ((\mylcd|curbuf[6]~149_combout  & ((\mylcd|line2[5][6]~q ))) # (!\mylcd|curbuf[6]~149_combout  & (\mylcd|line2[13][6]~q )))) # (!\mylcd|index [1] & (((\mylcd|curbuf[6]~149_combout ))))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|line2[13][6]~q ),
	.datac(\mylcd|line2[5][6]~q ),
	.datad(\mylcd|curbuf[6]~149_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~150_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~150 .lut_mask = 16'hF588;
defparam \mylcd|curbuf[6]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N26
cycloneive_lcell_comb \mylcd|curbuf[6]~146 (
// Equation(s):
// \mylcd|curbuf[6]~146_combout  = (\mylcd|Add2~1_combout  & ((\mylcd|line2[2][6]~q ) # ((\mylcd|index [1])))) # (!\mylcd|Add2~1_combout  & (((\mylcd|line2[10][6]~q  & !\mylcd|index [1]))))

	.dataa(\mylcd|line2[2][6]~q ),
	.datab(\mylcd|Add2~1_combout ),
	.datac(\mylcd|line2[10][6]~q ),
	.datad(\mylcd|index [1]),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~146_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~146 .lut_mask = 16'hCCB8;
defparam \mylcd|curbuf[6]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N20
cycloneive_lcell_comb \mylcd|curbuf[6]~147 (
// Equation(s):
// \mylcd|curbuf[6]~147_combout  = (\mylcd|curbuf[6]~146_combout  & ((\mylcd|line2[0][6]~q ) # ((!\mylcd|index [1])))) # (!\mylcd|curbuf[6]~146_combout  & (((\mylcd|line2[8][6]~q  & \mylcd|index [1]))))

	.dataa(\mylcd|curbuf[6]~146_combout ),
	.datab(\mylcd|line2[0][6]~q ),
	.datac(\mylcd|line2[8][6]~q ),
	.datad(\mylcd|index [1]),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~147_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~147 .lut_mask = 16'hD8AA;
defparam \mylcd|curbuf[6]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N22
cycloneive_lcell_comb \mylcd|curbuf[6]~144 (
// Equation(s):
// \mylcd|curbuf[6]~144_combout  = (\mylcd|Add2~1_combout  & ((\mylcd|line2[6][6]~q ) # ((\mylcd|index [1])))) # (!\mylcd|Add2~1_combout  & (((\mylcd|line2[14][6]~q  & !\mylcd|index [1]))))

	.dataa(\mylcd|line2[6][6]~q ),
	.datab(\mylcd|line2[14][6]~q ),
	.datac(\mylcd|Add2~1_combout ),
	.datad(\mylcd|index [1]),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~144_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~144 .lut_mask = 16'hF0AC;
defparam \mylcd|curbuf[6]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N16
cycloneive_lcell_comb \mylcd|curbuf[6]~145 (
// Equation(s):
// \mylcd|curbuf[6]~145_combout  = (\mylcd|curbuf[6]~144_combout  & (((\mylcd|line2[4][6]~q )) # (!\mylcd|index [1]))) # (!\mylcd|curbuf[6]~144_combout  & (\mylcd|index [1] & ((\mylcd|line2[12][6]~q ))))

	.dataa(\mylcd|curbuf[6]~144_combout ),
	.datab(\mylcd|index [1]),
	.datac(\mylcd|line2[4][6]~q ),
	.datad(\mylcd|line2[12][6]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~145_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~145 .lut_mask = 16'hE6A2;
defparam \mylcd|curbuf[6]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N14
cycloneive_lcell_comb \mylcd|curbuf[6]~148 (
// Equation(s):
// \mylcd|curbuf[6]~148_combout  = (\mylcd|index [0] & (((\mylcd|Add2~0_combout )))) # (!\mylcd|index [0] & ((\mylcd|Add2~0_combout  & ((\mylcd|curbuf[6]~145_combout ))) # (!\mylcd|Add2~0_combout  & (\mylcd|curbuf[6]~147_combout ))))

	.dataa(\mylcd|index [0]),
	.datab(\mylcd|curbuf[6]~147_combout ),
	.datac(\mylcd|Add2~0_combout ),
	.datad(\mylcd|curbuf[6]~145_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~148_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~148 .lut_mask = 16'hF4A4;
defparam \mylcd|curbuf[6]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N20
cycloneive_lcell_comb \mylcd|curbuf[6]~151 (
// Equation(s):
// \mylcd|curbuf[6]~151_combout  = (\mylcd|index [0] & ((\mylcd|curbuf[6]~148_combout  & ((\mylcd|curbuf[6]~150_combout ))) # (!\mylcd|curbuf[6]~148_combout  & (\mylcd|curbuf[6]~143_combout )))) # (!\mylcd|index [0] & (((\mylcd|curbuf[6]~148_combout ))))

	.dataa(\mylcd|curbuf[6]~143_combout ),
	.datab(\mylcd|index [0]),
	.datac(\mylcd|curbuf[6]~150_combout ),
	.datad(\mylcd|curbuf[6]~148_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~151_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~151 .lut_mask = 16'hF388;
defparam \mylcd|curbuf[6]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y47_N24
cycloneive_lcell_comb \mylcd|curbuf[6]~152 (
// Equation(s):
// \mylcd|curbuf[6]~152_combout  = (\mylcd|lcd_data[6]~2_combout  & ((\mylcd|LessThan2~1_combout  & (\mylcd|curbuf[6]~141_combout )) # (!\mylcd|LessThan2~1_combout  & ((\mylcd|curbuf[6]~151_combout )))))

	.dataa(\mylcd|LessThan2~1_combout ),
	.datab(\mylcd|curbuf[6]~141_combout ),
	.datac(\mylcd|lcd_data[6]~2_combout ),
	.datad(\mylcd|curbuf[6]~151_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~152_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~152 .lut_mask = 16'hD080;
defparam \mylcd|curbuf[6]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y47_N22
cycloneive_lcell_comb \mylcd|curbuf[6]~154 (
// Equation(s):
// \mylcd|curbuf[6]~154_combout  = (\mylcd|curbuf[6]~152_combout ) # ((\mylcd|curbuf[0]~153_combout  & ((!\mylcd|Equal6~1_combout ) # (!\mylcd|Equal6~0_combout ))))

	.dataa(\mylcd|Equal6~0_combout ),
	.datab(\mylcd|curbuf[0]~153_combout ),
	.datac(\mylcd|Equal6~1_combout ),
	.datad(\mylcd|curbuf[6]~152_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~154_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~154 .lut_mask = 16'hFF4C;
defparam \mylcd|curbuf[6]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y47_N23
dffeas \mylcd|lcd_data[6] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|curbuf[6]~154_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|lcd_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_data[6] .is_wysiwyg = "true";
defparam \mylcd|lcd_data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y47_N17
dffeas \mylcd|lcd_data[7] (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|curbuf[0]~153_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|lcd_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_data[7] .is_wysiwyg = "true";
defparam \mylcd|lcd_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N0
cycloneive_lcell_comb \mylcd|Selector8~0 (
// Equation(s):
// \mylcd|Selector8~0_combout  = (\mylcd|state2.B~q ) # ((\mylcd|lcd_en~q  & ((\mylcd|state2.C~q ) # (!\mylcd|state2.A~q ))))

	.dataa(\mylcd|state2.A~q ),
	.datab(\mylcd|state2.B~q ),
	.datac(\mylcd|lcd_en~q ),
	.datad(\mylcd|state2.C~q ),
	.cin(gnd),
	.combout(\mylcd|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector8~0 .lut_mask = 16'hFCDC;
defparam \mylcd|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y44_N1
dffeas \mylcd|lcd_en (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mylcd|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|mstart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_en .is_wysiwyg = "true";
defparam \mylcd|lcd_en .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y47_N19
dffeas \mylcd|lcd_rs (
	.clk(\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|lcd_data[6]~2_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|lcd_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_rs~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_rs .is_wysiwyg = "true";
defparam \mylcd|lcd_rs .power_up = "low";
// synopsys translate_on

endmodule
