(function() {var implementors = {};
implementors["aligned"] = [{"text":"impl&lt;A, T&gt; Deref for Aligned&lt;A, T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;A: Alignment,<br>&nbsp;&nbsp;&nbsp;&nbsp;T: ?Sized,&nbsp;</span>","synthetic":false,"types":[]}];
implementors["bxcan"] = [{"text":"impl Deref for Data","synthetic":false,"types":[]}];
implementors["cortex_m"] = [{"text":"impl Deref for CBP","synthetic":false,"types":[]},{"text":"impl Deref for MPU","synthetic":false,"types":[]},{"text":"impl Deref for NVIC","synthetic":false,"types":[]},{"text":"impl Deref for SCB","synthetic":false,"types":[]}];
implementors["generic_array"] = [{"text":"impl&lt;T, N&gt; Deref for GenericArray&lt;T, N&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;N: ArrayLength&lt;T&gt;,&nbsp;</span>","synthetic":false,"types":[]}];
implementors["heapless"] = [{"text":"impl&lt;N&gt; Deref for String&lt;N&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;N: ArrayLength&lt;u8&gt;,&nbsp;</span>","synthetic":false,"types":[]},{"text":"impl&lt;T, N&gt; Deref for Vec&lt;T, N&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;N: ArrayLength&lt;T&gt;,&nbsp;</span>","synthetic":false,"types":[]},{"text":"impl&lt;T, N, K, '_&gt; Deref for PeekMut&lt;'_, T, N, K&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Ord,<br>&nbsp;&nbsp;&nbsp;&nbsp;N: ArrayLength&lt;T&gt;,<br>&nbsp;&nbsp;&nbsp;&nbsp;K: Kind,&nbsp;</span>","synthetic":false,"types":[]},{"text":"impl&lt;P&gt; Deref for Box&lt;P&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;P: Pool,&nbsp;</span>","synthetic":false,"types":[]},{"text":"impl&lt;T&gt; Deref for Box&lt;T&gt;","synthetic":false,"types":[]}];
implementors["rtic_core"] = [{"text":"impl&lt;'a, T&gt; Deref for Exclusive&lt;'a, T&gt;","synthetic":false,"types":[]}];
implementors["stm32f4"] = [{"text":"impl Deref for RNG","synthetic":false,"types":[]},{"text":"impl Deref for DCMI","synthetic":false,"types":[]},{"text":"impl Deref for FSMC","synthetic":false,"types":[]},{"text":"impl Deref for DBGMCU","synthetic":false,"types":[]},{"text":"impl Deref for DMA2","synthetic":false,"types":[]},{"text":"impl Deref for DMA1","synthetic":false,"types":[]},{"text":"impl Deref for RCC","synthetic":false,"types":[]},{"text":"impl Deref for GPIOI","synthetic":false,"types":[]},{"text":"impl Deref for GPIOH","synthetic":false,"types":[]},{"text":"impl Deref for GPIOG","synthetic":false,"types":[]},{"text":"impl Deref for GPIOF","synthetic":false,"types":[]},{"text":"impl Deref for GPIOE","synthetic":false,"types":[]},{"text":"impl Deref for GPIOD","synthetic":false,"types":[]},{"text":"impl Deref for GPIOC","synthetic":false,"types":[]},{"text":"impl Deref for GPIOJ","synthetic":false,"types":[]},{"text":"impl Deref for GPIOK","synthetic":false,"types":[]},{"text":"impl Deref for GPIOB","synthetic":false,"types":[]},{"text":"impl Deref for GPIOA","synthetic":false,"types":[]},{"text":"impl Deref for SYSCFG","synthetic":false,"types":[]},{"text":"impl Deref for SPI1","synthetic":false,"types":[]},{"text":"impl Deref for SPI2","synthetic":false,"types":[]},{"text":"impl Deref for SPI3","synthetic":false,"types":[]},{"text":"impl Deref for I2S2EXT","synthetic":false,"types":[]},{"text":"impl Deref for I2S3EXT","synthetic":false,"types":[]},{"text":"impl Deref for SPI4","synthetic":false,"types":[]},{"text":"impl Deref for SPI5","synthetic":false,"types":[]},{"text":"impl Deref for SPI6","synthetic":false,"types":[]},{"text":"impl Deref for SDIO","synthetic":false,"types":[]},{"text":"impl Deref for ADC1","synthetic":false,"types":[]},{"text":"impl Deref for ADC2","synthetic":false,"types":[]},{"text":"impl Deref for ADC3","synthetic":false,"types":[]},{"text":"impl Deref for USART6","synthetic":false,"types":[]},{"text":"impl Deref for USART1","synthetic":false,"types":[]},{"text":"impl Deref for USART2","synthetic":false,"types":[]},{"text":"impl Deref for USART3","synthetic":false,"types":[]},{"text":"impl Deref for DAC","synthetic":false,"types":[]},{"text":"impl Deref for PWR","synthetic":false,"types":[]},{"text":"impl Deref for I2C3","synthetic":false,"types":[]},{"text":"impl Deref for I2C2","synthetic":false,"types":[]},{"text":"impl Deref for I2C1","synthetic":false,"types":[]},{"text":"impl Deref for IWDG","synthetic":false,"types":[]},{"text":"impl Deref for WWDG","synthetic":false,"types":[]},{"text":"impl Deref for RTC","synthetic":false,"types":[]},{"text":"impl Deref for UART4","synthetic":false,"types":[]},{"text":"impl Deref for UART5","synthetic":false,"types":[]},{"text":"impl Deref for UART7","synthetic":false,"types":[]},{"text":"impl Deref for UART8","synthetic":false,"types":[]},{"text":"impl Deref for ADC_COMMON","synthetic":false,"types":[]},{"text":"impl Deref for TIM1","synthetic":false,"types":[]},{"text":"impl Deref for TIM8","synthetic":false,"types":[]},{"text":"impl Deref for TIM2","synthetic":false,"types":[]},{"text":"impl Deref for TIM3","synthetic":false,"types":[]},{"text":"impl Deref for TIM4","synthetic":false,"types":[]},{"text":"impl Deref for TIM5","synthetic":false,"types":[]},{"text":"impl Deref for TIM9","synthetic":false,"types":[]},{"text":"impl Deref for TIM12","synthetic":false,"types":[]},{"text":"impl Deref for TIM10","synthetic":false,"types":[]},{"text":"impl Deref for TIM13","synthetic":false,"types":[]},{"text":"impl Deref for TIM14","synthetic":false,"types":[]},{"text":"impl Deref for TIM11","synthetic":false,"types":[]},{"text":"impl Deref for TIM6","synthetic":false,"types":[]},{"text":"impl Deref for TIM7","synthetic":false,"types":[]},{"text":"impl Deref for ETHERNET_MAC","synthetic":false,"types":[]},{"text":"impl Deref for ETHERNET_MMC","synthetic":false,"types":[]},{"text":"impl Deref for ETHERNET_PTP","synthetic":false,"types":[]},{"text":"impl Deref for ETHERNET_DMA","synthetic":false,"types":[]},{"text":"impl Deref for CRC","synthetic":false,"types":[]},{"text":"impl Deref for OTG_FS_GLOBAL","synthetic":false,"types":[]},{"text":"impl Deref for OTG_FS_HOST","synthetic":false,"types":[]},{"text":"impl Deref for OTG_FS_DEVICE","synthetic":false,"types":[]},{"text":"impl Deref for OTG_FS_PWRCLK","synthetic":false,"types":[]},{"text":"impl Deref for CAN1","synthetic":false,"types":[]},{"text":"impl Deref for CAN2","synthetic":false,"types":[]},{"text":"impl Deref for FLASH","synthetic":false,"types":[]},{"text":"impl Deref for EXTI","synthetic":false,"types":[]},{"text":"impl Deref for OTG_HS_GLOBAL","synthetic":false,"types":[]},{"text":"impl Deref for OTG_HS_HOST","synthetic":false,"types":[]},{"text":"impl Deref for OTG_HS_DEVICE","synthetic":false,"types":[]},{"text":"impl Deref for OTG_HS_PWRCLK","synthetic":false,"types":[]},{"text":"impl Deref for SAI1","synthetic":false,"types":[]},{"text":"impl Deref for LTDC","synthetic":false,"types":[]},{"text":"impl Deref for HASH","synthetic":false,"types":[]},{"text":"impl Deref for CRYP","synthetic":false,"types":[]},{"text":"impl Deref for FPU","synthetic":false,"types":[]},{"text":"impl Deref for STK","synthetic":false,"types":[]},{"text":"impl Deref for NVIC_STIR","synthetic":false,"types":[]},{"text":"impl Deref for FPU_CPACR","synthetic":false,"types":[]},{"text":"impl Deref for SCB_ACTRL","synthetic":false,"types":[]}];
implementors["stm32f4xx_hal"] = [{"text":"impl&lt;T&gt; Deref for CCR1&lt;T&gt;","synthetic":false,"types":[]},{"text":"impl&lt;T&gt; Deref for CCR2&lt;T&gt;","synthetic":false,"types":[]},{"text":"impl&lt;T&gt; Deref for CCR3&lt;T&gt;","synthetic":false,"types":[]},{"text":"impl&lt;T&gt; Deref for CCR4&lt;T&gt;","synthetic":false,"types":[]},{"text":"impl&lt;T&gt; Deref for DMAR&lt;T&gt;","synthetic":false,"types":[]},{"text":"impl&lt;T&gt; Deref for ARR&lt;T&gt;","synthetic":false,"types":[]},{"text":"impl Deref for SysCfg","synthetic":false,"types":[]}];
if (window.register_implementors) {window.register_implementors(implementors);} else {window.pending_implementors = implementors;}})()