// Seed: 1056281690
program module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  assign module_1.id_3 = 0;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  parameter id_15 = 1;
  parameter id_16 = 1'b0;
  wire \id_17 ;
  ;
  wire id_18;
  wire id_19;
endprogram
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    input supply0 id_2,
    output uwire id_3,
    input tri1 id_4,
    output wire id_5,
    output tri1 id_6,
    input wire id_7,
    output logic id_8,
    input wand id_9,
    input tri1 id_10,
    inout wor id_11,
    input tri id_12,
    input supply1 id_13
);
  wire  id_15 = 1;
  logic id_16;
  always id_8 <= id_13;
  wire id_17;
  parameter id_18 = "";
  logic id_19;
  ;
  assign id_3 = id_11;
  always disable id_20;
  wire ["" : (  1  )] id_21;
  module_0 modCall_1 (
      id_21,
      id_19,
      id_15,
      id_17,
      id_18,
      id_19,
      id_15,
      id_19,
      id_15,
      id_17,
      id_15,
      id_21,
      id_19,
      id_17
  );
  assign id_20 = id_10;
  always @(negedge id_13) begin : LABEL_0
    id_16 <= 1'b0;
    #1 $unsigned(32);
    ;
  end
endmodule
