_svd: ../svd/stm32l4x1.svd

_derive:
  USART3: USART1
  TIM4: TIM3

_modify:
  # The SVD calls ADC1 ADC.
  ADC:
    name: ADC1
  DAC1:
    name: DAC

# TIM3 is 16-bit, whilst TIM2 is 32-bit
_copy:
  TIM3:
    from: TIM2

ADC_Common:
  _include:
    - patches/adc/l4+common.yaml
    - fields/adc/adc_v3_common.yaml
    - fields/adc/adc_v3_common_l4+.yaml

ADC123_Common:
  _include: fields/adc/adc_v3_common.yaml

ADC1:
  _modify:
    _interrupts:
      ADC1:
        name: ADC1_2
  _include:
    - patches/adc/split.yaml
    - patches/adc/offset_en.yaml
    - patches/adc/l4+.yaml
    - patches/adc/dr_rdata.yaml
    - fields/adc/adc_v3.yaml
    - fields/adc/adc_v3_l4.yaml
    - fields/adc/awd0_18.yaml
    - collect/adc/v3.yaml
  SQR?:
    SQ*: [0, 18]

ADC[1]:
  _include: collect/adc/derive_sq.yaml

AES:
  _include:
    - patches/aes/fields.yaml
    - patches/aes/l4.yaml
    - fields/aes/v2.yaml

CAN1:
  _include:
    - fields/can/can.yaml
    - collect/can/can.yaml
    - collect/can/filter_bank.yaml

COMP: {}

CRC:
  _include:
    - patches/crc/crc_rename_init.yaml
    - patches/crc/crc_rename_pol.yaml
    - fields/crc/crc_advanced.yaml
    - fields/crc/crc_idr_8bit.yaml
    - fields/crc/crc_pol.yaml

CRS: {}

DAC:
  _include:
    - fields/dac/l4.yaml
    - collect/dac/v3.yaml

DBGMCU: {}

DFSDM:
  _strip: DFSDM_
  _modify:
    FLT1CHGR:
      name: FLT1JCHGR
  _include: collect/dfsdm/l4.yaml

DMA1:
  _include:
    - fields/dma/dma_v1_with_remapping.yaml
    - collect/dma/v1.yaml

EXTI:
  _include:
    - patches/exti/add_fpu_interrupt.yaml
    - fields/exti/common.yaml

FIREWALL:
  _include:
    - fields/fw/fw_l0_l4.yaml

FLASH:
  _include:
    - patches/flash/flash_boot0s.yaml

GPIO[ABC]:
  _include:
    - patches/gpio/l4_brr.yaml
    - fields/gpio/v2/common.yaml
    - collect/gpio/v2.yaml

GPIO[A]:
  _include: collect/gpio/gpioa_afr.yaml
GPIO[BC]:
  _include: collect/gpio/v2_derive.yaml

I2C1:
  _include:
    - fields/i2c/v2.yaml

IWDG:
  _include:
    - patches/16bit.yaml
    - fields/iwdg/iwdg_with_WINR.yaml

LCD:
  _delete: RAM_COM*
  _include:
    - patches/lcd/ram_segment_40.yaml

LPTIM1: {}

LPUART1:
  _include:
    - patches/usart/merge_CR1_DEATx_fields.yaml
    - patches/usart/merge_CR1_DEDTx_fields.yaml
    - patches/usart/merge_CR2_ADDx_fields.yaml
    - patches/usart/rename_CR2_DATAINV_field.yaml
    - fields/usart/v3/lp_A.yaml

OPAMP: {}

PWR: {}

QUADSPI:
  _include:
    - patches/quadspi/dr_multi_access.yaml
    - fields/quadspi/quadspi_v1_dual_flash.yaml

# SVD incorrectly labels APB1ENR1 bit 18 as USART1EN instead of USART3EN.
# SVD incorrectly labels APB1ENR1 bit 14 as SPI1EN instead of SPI2EN.
# SVD incorrectly shifts CRCRST 11 bits instead of 12
# SVD incorrectly labels APB1SMENR1 bit 17 as USART1SMEN instead of USART2SMEN
# SVD incorrectly labels APB1SMENR1 bit 18 as USART2SMEN instead of USART3SMEN
# SVD is missing label APB1SMENR1 bit 19 as UART4SMEN
RCC:
  APB1ENR1:
    _modify:
      USART1EN:
        name: USART3EN
        description: USART3 clock enable
      SPI1EN:
        name: SPI2EN
        description: SPI peripheral 2 clock enable
  APB1RSTR1:
    _modify:
      USART1RST:
        name: USART3RST
        description: USART3 reset
  AHB1RSTR:
    _modify:
      CRCRST:
        bitOffset: 12
  APB1SMENR1:
    _delete:
      - USART1SMEN
    _modify:
      USART2SMEN:
        bitOffset: 17
    _add:
      USART3SMEN:
        description: USART3 clocks enable during Sleep and Stop modes
        bitOffset: 18
        bitWidth: 1
        access: read-write
      UART4SMEN:
        description: UART4 clocks enable during Sleep and Stop modes
        bitOffset: 19
        bitWidth: 1
        access: read-write
  _include:
    - fields/rcc/rcc_l4.yaml
    - fields/rcc/rcc_l4_usart2_3.yaml
    - fields/rcc/rcc_l4_uart4.yaml

RNG: {}

RTC:
  _include:
    - patches/rtc/alarm.yaml
    - patches/rtc/rtc_cr.yaml
    - fields/rtc/v2/common.yaml
    - collect/rtc/alarm.yaml
    - collect/rtc/bkpr.yaml

SAI1:
  _include:
    - patches/sai/sai_v1.yaml
    - fields/sai/sai.yaml
    - collect/sai/ch.yaml

SDMMC: {}

SPI1:
  _include:
    - patches/16bit.yaml
    - patches/spi/dr8.yaml
    - patches/spi/rename_dff_tifrfe.yaml
    - fields/spi/spi_common.yaml
    - fields/spi/spi_FRF_FRE.yaml
    - fields/spi/spi_v2_spi.yaml

SWPMI1: {}

SYSCFG: {}

TIM[18]:
  _include:
    - patches/tim/v2/oc5m_bit3.yaml
    - patches/tim/v2/ocm_bit3.yaml
    - patches/tim/dmab_32.yaml
    - fields/tim/tim_mms_ts_sms.yaml
    - fields/tim/v2/tim1.yaml
    - collect/tim/ccr.yaml
  CCMR1_Input:
    _modify:
      IC2PCS:
        name: IC2PSC

TIM8:
  _include: collect/tim/tim8_derive.yaml

TIM2:
  CNT:
    _modify:
      CNT_H:
        bitWidth: 16
  _include:
    - patches/tim/v2/ocm_bit3.yaml
    - patches/tim/tim2_common_32bit.yaml
    - fields/tim/tim_mms_ts_sms.yaml
    - fields/tim/v2/tim2.yaml
    - collect/tim/ccr.yaml

TIM3:
  _include:
    - patches/tim/v2/ocm_bit3.yaml
    - patches/tim/tim_ch_16bit_l.yaml
    - fields/tim/tim_mms_ts_sms.yaml
    - fields/tim/v2/tim3.yaml
    - collect/tim/ccr.yaml

TIM6:
  _include:
    - fields/tim/v2/tim6.yaml

TIM15:
  _include:
    - fields/tim/v2/tim15.yaml
    - collect/tim/ccr.yaml

TIM16:
  _include:
    - fields/tim/v2/tim16.yaml
    - collect/tim/ccr.yaml
  CCMR1_Output:
    _modify:
      OC1M_2:
        name: OC1M_3

TSC:
  _include:
    - collect/tsc/iogcr.yaml

USART1:
  _include:
    - patches/usart/merge_CR1_DEDTx_fields.yaml
    - patches/usart/merge_CR1_DEATx_fields.yaml
    - patches/usart/merge_CR2_ADDx_fields.yaml
    - patches/usart/merge_CR2_ABRMODx_fields.yaml
    - patches/usart/rename_CR2_DATAINV_field.yaml
    - patches/usart/merge_BRR_fields.yaml
    - fields/usart/v3/B.yaml

USB_SRAM:
  _include:
    - collect/usb/epxr.yaml

VREFBUF: {}

WWDG:
  _include:
    - patches/16bit.yaml
    - fields/wwdg/wwdg.yaml

_include:
  - patches/tim/group.yaml
  - patches/adc/l4_adc_common.yaml
  - patches/comp/l4xx_comp_reg_rename.yaml
  - fields/comp/comp_l4x1.yaml
  - fields/opamp/opamp_l4.yaml
