#! /usr/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xa8fba0 .scope module, "TestBench" "TestBench" 2 4;
 .timescale -9 -12;
v0xac3db0_0 .net "data", 63 0, v0xac17c0_0; 1 drivers
v0xac3e50_0 .net "fifo_empty", 0 0, v0xac3700_0; 1 drivers
v0xac40d0_0 .net "fifo_full", 0 0, v0xac3630_0; 1 drivers
v0xac4150_0 .net "q", 63 0, v0xac3780_0; 1 drivers
v0xac41d0_0 .net "read_clock", 0 0, v0xac1cd0_0; 1 drivers
v0xac4250_0 .net "read_enable", 0 0, v0xa8be20_0; 1 drivers
v0xac42d0_0 .net "reset", 0 0, v0xac1970_0; 1 drivers
v0xac4350_0 .net "write_clock", 0 0, v0xac1b20_0; 1 drivers
v0xac4420_0 .net "write_enable", 0 0, v0xac1610_0; 1 drivers
S_0xac2210 .scope module, "fifo1" "fifo" 2 20, 3 1, S_0xa8fba0;
 .timescale -9 -12;
P_0xac2308 .param/l "DATA_WIDTH" 3 1, +C4<01000000>;
P_0xac2330 .param/l "FIFO_SIZE" 3 1, +C4<01000>;
P_0xac2358 .param/l "SIZE_BITS" 3 1, +C4<011>;
v0xac24e0_0 .net *"_s0", 4 0, L_0xac44a0; 1 drivers
v0xac25a0_0 .net *"_s11", 1 0, C4<00>; 1 drivers
v0xac2640_0 .net *"_s12", 31 0, L_0xac47c0; 1 drivers
v0xac26e0_0 .net *"_s15", 26 0, C4<000000000000000000000000000>; 1 drivers
v0xac2790_0 .net *"_s16", 31 0, L_0xac4970; 1 drivers
v0xac2830_0 .net *"_s18", 31 0, C4<00000000000000000000000000000001>; 1 drivers
v0xac2910_0 .net *"_s20", 31 0, L_0xac4b80; 1 drivers
v0xac29b0_0 .net *"_s24", 4 0, L_0xac4e20; 1 drivers
v0xac2aa0_0 .net *"_s27", 1 0, C4<00>; 1 drivers
v0xac2b40_0 .net *"_s28", 31 0, L_0xac4ff0; 1 drivers
v0xac2c40_0 .net *"_s3", 1 0, C4<00>; 1 drivers
v0xac2ce0_0 .net *"_s31", 26 0, C4<000000000000000000000000000>; 1 drivers
v0xac2df0_0 .net *"_s32", 4 0, L_0xac5170; 1 drivers
v0xac2e90_0 .net *"_s35", 1 0, C4<00>; 1 drivers
v0xac2fb0_0 .net *"_s36", 31 0, L_0xac52f0; 1 drivers
v0xac3050_0 .net *"_s39", 26 0, C4<000000000000000000000000000>; 1 drivers
v0xac2f10_0 .net *"_s4", 31 0, L_0xac4590; 1 drivers
v0xac31a0_0 .net *"_s40", 31 0, L_0xac5430; 1 drivers
v0xac32c0_0 .net *"_s42", 31 0, C4<00000000000000000000000000000001>; 1 drivers
v0xac3340_0 .net *"_s44", 31 0, L_0xac55b0; 1 drivers
v0xac3220_0 .net *"_s7", 26 0, C4<000000000000000000000000000>; 1 drivers
v0xac3470_0 .net *"_s8", 4 0, L_0xac46d0; 1 drivers
v0xac33c0_0 .net "almost_empty", 2 0, L_0xac4d30; 1 drivers
v0xac35b0_0 .net "almost_full", 2 0, L_0xac5710; 1 drivers
v0xac3510_0 .alias "data", 63 0, v0xac3db0_0;
v0xac3700_0 .var "fifo_empty", 0 0;
v0xac3630_0 .var "fifo_full", 0 0;
v0xac3860 .array "fifo_mem", 0 7, 63 0;
v0xac3780_0 .var "q", 63 0;
v0xac39d0_0 .alias "read_clock", 0 0, v0xac41d0_0;
v0xac3930_0 .alias "read_enable", 0 0, v0xac4250_0;
v0xac3ba0_0 .var "read_pointer", 2 0;
v0xac3a50_0 .alias "reset", 0 0, v0xac42d0_0;
v0xac3d30_0 .alias "write_clock", 0 0, v0xac4350_0;
v0xac3c70_0 .alias "write_enable", 0 0, v0xac4420_0;
v0xac3f20_0 .var "write_pointer", 2 0;
E_0xac23d0 .event edge, v0xac1970_0;
E_0xac2480 .event posedge, v0xac1cd0_0;
E_0xac24b0 .event posedge, v0xac1b20_0;
L_0xac44a0 .concat [ 3 2 0 0], v0xac3f20_0, C4<00>;
L_0xac4590 .concat [ 5 27 0 0], L_0xac44a0, C4<000000000000000000000000000>;
L_0xac46d0 .concat [ 3 2 0 0], v0xac3ba0_0, C4<00>;
L_0xac47c0 .concat [ 5 27 0 0], L_0xac46d0, C4<000000000000000000000000000>;
L_0xac4970 .arith/sub 32, L_0xac4590, L_0xac47c0;
L_0xac4b80 .arith/sub 32, L_0xac4970, C4<00000000000000000000000000000001>;
L_0xac4d30 .part L_0xac4b80, 0, 3;
L_0xac4e20 .concat [ 3 2 0 0], v0xac3ba0_0, C4<00>;
L_0xac4ff0 .concat [ 5 27 0 0], L_0xac4e20, C4<000000000000000000000000000>;
L_0xac5170 .concat [ 3 2 0 0], v0xac3f20_0, C4<00>;
L_0xac52f0 .concat [ 5 27 0 0], L_0xac5170, C4<000000000000000000000000000>;
L_0xac5430 .arith/sub 32, L_0xac4ff0, L_0xac52f0;
L_0xac55b0 .arith/sub 32, L_0xac5430, C4<00000000000000000000000000000001>;
L_0xac5710 .part L_0xac55b0, 0, 3;
S_0xa8d7f0 .scope module, "gen_fifo" "generator_fifo" 2 33, 4 1, S_0xa8fba0;
 .timescale -9 -12;
v0xac1d90_0 .alias "data", 63 0, v0xac3db0_0;
v0xac1e60_0 .alias "read_clock", 0 0, v0xac41d0_0;
v0xac1f10_0 .alias "read_enable", 0 0, v0xac4250_0;
v0xac1fc0_0 .alias "reset", 0 0, v0xac42d0_0;
v0xac20a0_0 .alias "write_clock", 0 0, v0xac4350_0;
v0xac2150_0 .alias "write_enable", 0 0, v0xac4420_0;
S_0xac1be0 .scope module, "rcg" "read_clock_gen" 4 10, 4 19, S_0xa8d7f0;
 .timescale -9 -12;
v0xac1cd0_0 .var "clock", 0 0;
S_0xac1a30 .scope module, "wcg" "write_clock_gen" 4 11, 4 34, S_0xa8d7f0;
 .timescale -9 -12;
v0xac1b20_0 .var "clock", 0 0;
S_0xac1880 .scope module, "resg" "reset_gen" 4 12, 4 49, S_0xa8d7f0;
 .timescale -9 -12;
v0xac1970_0 .var "reset", 0 0;
S_0xac16d0 .scope module, "datg" "data_gen" 4 13, 4 61, S_0xa8d7f0;
 .timescale -9 -12;
v0xac17c0_0 .var "data", 63 0;
S_0xac1520 .scope module, "weng" "write_enable_gen" 4 14, 4 74, S_0xa8d7f0;
 .timescale -9 -12;
v0xac1610_0 .var "we", 0 0;
S_0xaa7aa0 .scope module, "reng" "read_enable_gen" 4 15, 4 89, S_0xa8d7f0;
 .timescale -9 -12;
v0xa8be20_0 .var "re", 0 0;
    .scope S_0xac2210;
T_0 ;
    %wait E_0xac24b0;
    %load/v 8, v0xac3c70_0, 1;
    %load/v 9, v0xac3630_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_0.0, 8;
    %set/v v0xac3700_0, 0, 1;
    %load/v 8, v0xac35b0_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 0, 4;
    %mov 8, 4, 1;
    %set/v v0xac3630_0, 8, 1;
    %load/v 8, v0xac3510_0, 64;
    %ix/getv 3, v0xac3f20_0;
   %jmp/1 t_0, 4;
   %ix/load 1, 0, 0;
   %set/av v0xac3860, 8, 64;
t_0 ;
    %ix/load 0, 1, 0;
    %load/vp0 8, v0xac3f20_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0xac3f20_0, 0, 8;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0xac2210;
T_1 ;
    %wait E_0xac2480;
    %load/v 8, v0xac3930_0, 1;
    %load/v 9, v0xac3700_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_1.0, 8;
    %load/v 8, v0xac33c0_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 0, 4;
    %mov 8, 4, 1;
    %set/v v0xac3700_0, 8, 1;
    %ix/getv 3, v0xac3ba0_0;
    %load/av 8, v0xac3860, 64;
    %set/v v0xac3780_0, 8, 64;
    %ix/load 0, 1, 0;
    %load/vp0 8, v0xac3ba0_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0xac3ba0_0, 0, 8;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0xac2210;
T_2 ;
    %wait E_0xac23d0;
    %load/v 8, v0xac3a50_0, 1;
    %jmp/0xz  T_2.0, 8;
    %set/v v0xac3ba0_0, 0, 3;
    %set/v v0xac3f20_0, 0, 3;
    %set/v v0xac3630_0, 0, 1;
    %set/v v0xac3700_0, 1, 1;
    %set/v v0xac3780_0, 0, 64;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0xac1be0;
T_3 ;
    %set/v v0xac1cd0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0xac1be0;
T_4 ;
    %delay 20000, 0;
    %set/v v0xac1cd0_0, 0, 1;
    %delay 20000, 0;
    %set/v v0xac1cd0_0, 1, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0xac1a30;
T_5 ;
    %set/v v0xac1b20_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0xac1a30;
T_6 ;
    %delay 20000, 0;
    %set/v v0xac1b20_0, 0, 1;
    %delay 20000, 0;
    %set/v v0xac1b20_0, 1, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0xac1880;
T_7 ;
    %set/v v0xac1970_0, 0, 1;
    %delay 50000, 0;
    %set/v v0xac1970_0, 1, 1;
    %delay 50000, 0;
    %set/v v0xac1970_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0xac16d0;
T_8 ;
    %set/v v0xac17c0_0, 0, 64;
    %end;
    .thread T_8;
    .scope S_0xac16d0;
T_9 ;
    %delay 40000, 0;
    %ix/load 0, 1, 0;
    %load/vp0 8, v0xac17c0_0, 64;
    %set/v v0xac17c0_0, 8, 64;
    %jmp T_9;
    .thread T_9;
    .scope S_0xac1520;
T_10 ;
    %set/v v0xac1610_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0xac1520;
T_11 ;
    %delay 320000, 0;
    %set/v v0xac1610_0, 1, 1;
    %delay 80000, 0;
    %set/v v0xac1610_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0xaa7aa0;
T_12 ;
    %set/v v0xa8be20_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0xaa7aa0;
T_13 ;
    %delay 480000, 0;
    %set/v v0xa8be20_0, 1, 1;
    %delay 500000, 0;
    %set/v v0xa8be20_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0xa8fba0;
T_14 ;
    %vpi_call 2 43 "$dumpfile", "signalsFifo2.vcd";
    %vpi_call 2 44 "$dumpvars";
    %delay 1100000, 0;
    %vpi_call 2 46 "$display", "test finished";
    %vpi_call 2 47 "$finish";
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "fifo_tb2.v";
    "./../code/fifo2.v";
    "./generator_fifo.v";
