#[doc = "Register `ADADS0` reader"]
pub type R = crate::R<ADADS0_SPEC>;
#[doc = "Register `ADADS0` writer"]
pub type W = crate::W<ADADS0_SPEC>;
#[doc = "Field `ADS00` reader - A/D-Converted Value Addition/Average Channel AN000 Select"]
pub type ADS00_R = crate::BitReader<ADS00_A>;
#[doc = "A/D-Converted Value Addition/Average Channel AN000 Select\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum ADS00_A {
    #[doc = "0: AN000 is not selected."]
    _0 = 0,
    #[doc = "1: AN000 is selected."]
    _1 = 1,
}
impl From<ADS00_A> for bool {
    #[inline(always)]
    fn from(variant: ADS00_A) -> Self {
        variant as u8 != 0
    }
}
impl ADS00_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> ADS00_A {
        match self.bits {
            false => ADS00_A::_0,
            true => ADS00_A::_1,
        }
    }
    #[doc = "AN000 is not selected."]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == ADS00_A::_0
    }
    #[doc = "AN000 is selected."]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == ADS00_A::_1
    }
}
#[doc = "Field `ADS00` writer - A/D-Converted Value Addition/Average Channel AN000 Select"]
pub type ADS00_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O, ADS00_A>;
impl<'a, REG, const O: u8> ADS00_W<'a, REG, O>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "AN000 is not selected."]
    #[inline(always)]
    pub fn _0(self) -> &'a mut crate::W<REG> {
        self.variant(ADS00_A::_0)
    }
    #[doc = "AN000 is selected."]
    #[inline(always)]
    pub fn _1(self) -> &'a mut crate::W<REG> {
        self.variant(ADS00_A::_1)
    }
}
#[doc = "Field `ADS01` reader - A/D-Converted Value Addition/Average Channel AN001 Select"]
pub type ADS01_R = crate::BitReader<ADS01_A>;
#[doc = "A/D-Converted Value Addition/Average Channel AN001 Select\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum ADS01_A {
    #[doc = "0: AN001 is not selected."]
    _0 = 0,
    #[doc = "1: AN001 is selected."]
    _1 = 1,
}
impl From<ADS01_A> for bool {
    #[inline(always)]
    fn from(variant: ADS01_A) -> Self {
        variant as u8 != 0
    }
}
impl ADS01_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> ADS01_A {
        match self.bits {
            false => ADS01_A::_0,
            true => ADS01_A::_1,
        }
    }
    #[doc = "AN001 is not selected."]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == ADS01_A::_0
    }
    #[doc = "AN001 is selected."]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == ADS01_A::_1
    }
}
#[doc = "Field `ADS01` writer - A/D-Converted Value Addition/Average Channel AN001 Select"]
pub type ADS01_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O, ADS01_A>;
impl<'a, REG, const O: u8> ADS01_W<'a, REG, O>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "AN001 is not selected."]
    #[inline(always)]
    pub fn _0(self) -> &'a mut crate::W<REG> {
        self.variant(ADS01_A::_0)
    }
    #[doc = "AN001 is selected."]
    #[inline(always)]
    pub fn _1(self) -> &'a mut crate::W<REG> {
        self.variant(ADS01_A::_1)
    }
}
#[doc = "Field `ADS02` reader - A/D-Converted Value Addition/Average Channel AN002 Select"]
pub type ADS02_R = crate::BitReader<ADS02_A>;
#[doc = "A/D-Converted Value Addition/Average Channel AN002 Select\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum ADS02_A {
    #[doc = "0: AN002 is not selected."]
    _0 = 0,
    #[doc = "1: AN002 is selected."]
    _1 = 1,
}
impl From<ADS02_A> for bool {
    #[inline(always)]
    fn from(variant: ADS02_A) -> Self {
        variant as u8 != 0
    }
}
impl ADS02_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> ADS02_A {
        match self.bits {
            false => ADS02_A::_0,
            true => ADS02_A::_1,
        }
    }
    #[doc = "AN002 is not selected."]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == ADS02_A::_0
    }
    #[doc = "AN002 is selected."]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == ADS02_A::_1
    }
}
#[doc = "Field `ADS02` writer - A/D-Converted Value Addition/Average Channel AN002 Select"]
pub type ADS02_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O, ADS02_A>;
impl<'a, REG, const O: u8> ADS02_W<'a, REG, O>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "AN002 is not selected."]
    #[inline(always)]
    pub fn _0(self) -> &'a mut crate::W<REG> {
        self.variant(ADS02_A::_0)
    }
    #[doc = "AN002 is selected."]
    #[inline(always)]
    pub fn _1(self) -> &'a mut crate::W<REG> {
        self.variant(ADS02_A::_1)
    }
}
#[doc = "Field `ADS03` reader - A/D-Converted Value Addition/Average Channel AN003 Select"]
pub type ADS03_R = crate::BitReader<ADS03_A>;
#[doc = "A/D-Converted Value Addition/Average Channel AN003 Select\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum ADS03_A {
    #[doc = "0: AN003 is not selected."]
    _0 = 0,
    #[doc = "1: AN003 is selected."]
    _1 = 1,
}
impl From<ADS03_A> for bool {
    #[inline(always)]
    fn from(variant: ADS03_A) -> Self {
        variant as u8 != 0
    }
}
impl ADS03_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> ADS03_A {
        match self.bits {
            false => ADS03_A::_0,
            true => ADS03_A::_1,
        }
    }
    #[doc = "AN003 is not selected."]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == ADS03_A::_0
    }
    #[doc = "AN003 is selected."]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == ADS03_A::_1
    }
}
#[doc = "Field `ADS03` writer - A/D-Converted Value Addition/Average Channel AN003 Select"]
pub type ADS03_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O, ADS03_A>;
impl<'a, REG, const O: u8> ADS03_W<'a, REG, O>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "AN003 is not selected."]
    #[inline(always)]
    pub fn _0(self) -> &'a mut crate::W<REG> {
        self.variant(ADS03_A::_0)
    }
    #[doc = "AN003 is selected."]
    #[inline(always)]
    pub fn _1(self) -> &'a mut crate::W<REG> {
        self.variant(ADS03_A::_1)
    }
}
#[doc = "Field `ADS04` reader - A/D-Converted Value Addition/Average Channel AN004 Select"]
pub type ADS04_R = crate::BitReader<ADS04_A>;
#[doc = "A/D-Converted Value Addition/Average Channel AN004 Select\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum ADS04_A {
    #[doc = "0: AN004 is not selected."]
    _0 = 0,
    #[doc = "1: AN004 is selected."]
    _1 = 1,
}
impl From<ADS04_A> for bool {
    #[inline(always)]
    fn from(variant: ADS04_A) -> Self {
        variant as u8 != 0
    }
}
impl ADS04_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> ADS04_A {
        match self.bits {
            false => ADS04_A::_0,
            true => ADS04_A::_1,
        }
    }
    #[doc = "AN004 is not selected."]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == ADS04_A::_0
    }
    #[doc = "AN004 is selected."]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == ADS04_A::_1
    }
}
#[doc = "Field `ADS04` writer - A/D-Converted Value Addition/Average Channel AN004 Select"]
pub type ADS04_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O, ADS04_A>;
impl<'a, REG, const O: u8> ADS04_W<'a, REG, O>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "AN004 is not selected."]
    #[inline(always)]
    pub fn _0(self) -> &'a mut crate::W<REG> {
        self.variant(ADS04_A::_0)
    }
    #[doc = "AN004 is selected."]
    #[inline(always)]
    pub fn _1(self) -> &'a mut crate::W<REG> {
        self.variant(ADS04_A::_1)
    }
}
#[doc = "Field `ADS05` reader - A/D-Converted Value Addition/Average Channel AN005 Select"]
pub type ADS05_R = crate::BitReader<ADS05_A>;
#[doc = "A/D-Converted Value Addition/Average Channel AN005 Select\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum ADS05_A {
    #[doc = "0: AN005 is not selected."]
    _0 = 0,
    #[doc = "1: AN005 is selected."]
    _1 = 1,
}
impl From<ADS05_A> for bool {
    #[inline(always)]
    fn from(variant: ADS05_A) -> Self {
        variant as u8 != 0
    }
}
impl ADS05_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> ADS05_A {
        match self.bits {
            false => ADS05_A::_0,
            true => ADS05_A::_1,
        }
    }
    #[doc = "AN005 is not selected."]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == ADS05_A::_0
    }
    #[doc = "AN005 is selected."]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == ADS05_A::_1
    }
}
#[doc = "Field `ADS05` writer - A/D-Converted Value Addition/Average Channel AN005 Select"]
pub type ADS05_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O, ADS05_A>;
impl<'a, REG, const O: u8> ADS05_W<'a, REG, O>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "AN005 is not selected."]
    #[inline(always)]
    pub fn _0(self) -> &'a mut crate::W<REG> {
        self.variant(ADS05_A::_0)
    }
    #[doc = "AN005 is selected."]
    #[inline(always)]
    pub fn _1(self) -> &'a mut crate::W<REG> {
        self.variant(ADS05_A::_1)
    }
}
#[doc = "Field `ADS06` reader - A/D-Converted Value Addition/Average Channel AN006 Select"]
pub type ADS06_R = crate::BitReader<ADS06_A>;
#[doc = "A/D-Converted Value Addition/Average Channel AN006 Select\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum ADS06_A {
    #[doc = "0: AN006 is not selected."]
    _0 = 0,
    #[doc = "1: AN006 is selected."]
    _1 = 1,
}
impl From<ADS06_A> for bool {
    #[inline(always)]
    fn from(variant: ADS06_A) -> Self {
        variant as u8 != 0
    }
}
impl ADS06_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> ADS06_A {
        match self.bits {
            false => ADS06_A::_0,
            true => ADS06_A::_1,
        }
    }
    #[doc = "AN006 is not selected."]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == ADS06_A::_0
    }
    #[doc = "AN006 is selected."]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == ADS06_A::_1
    }
}
#[doc = "Field `ADS06` writer - A/D-Converted Value Addition/Average Channel AN006 Select"]
pub type ADS06_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O, ADS06_A>;
impl<'a, REG, const O: u8> ADS06_W<'a, REG, O>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "AN006 is not selected."]
    #[inline(always)]
    pub fn _0(self) -> &'a mut crate::W<REG> {
        self.variant(ADS06_A::_0)
    }
    #[doc = "AN006 is selected."]
    #[inline(always)]
    pub fn _1(self) -> &'a mut crate::W<REG> {
        self.variant(ADS06_A::_1)
    }
}
#[doc = "Field `ADS07` reader - A/D-Converted Value Addition/Average Channel AN007 Select"]
pub type ADS07_R = crate::BitReader<ADS07_A>;
#[doc = "A/D-Converted Value Addition/Average Channel AN007 Select\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum ADS07_A {
    #[doc = "0: AN007 is not selected."]
    _0 = 0,
    #[doc = "1: AN007 is selected."]
    _1 = 1,
}
impl From<ADS07_A> for bool {
    #[inline(always)]
    fn from(variant: ADS07_A) -> Self {
        variant as u8 != 0
    }
}
impl ADS07_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> ADS07_A {
        match self.bits {
            false => ADS07_A::_0,
            true => ADS07_A::_1,
        }
    }
    #[doc = "AN007 is not selected."]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == ADS07_A::_0
    }
    #[doc = "AN007 is selected."]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == ADS07_A::_1
    }
}
#[doc = "Field `ADS07` writer - A/D-Converted Value Addition/Average Channel AN007 Select"]
pub type ADS07_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O, ADS07_A>;
impl<'a, REG, const O: u8> ADS07_W<'a, REG, O>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "AN007 is not selected."]
    #[inline(always)]
    pub fn _0(self) -> &'a mut crate::W<REG> {
        self.variant(ADS07_A::_0)
    }
    #[doc = "AN007 is selected."]
    #[inline(always)]
    pub fn _1(self) -> &'a mut crate::W<REG> {
        self.variant(ADS07_A::_1)
    }
}
#[doc = "Field `ADS08` reader - A/D-Converted Value Addition/Average Channel AN008 Select"]
pub type ADS08_R = crate::BitReader<ADS08_A>;
#[doc = "A/D-Converted Value Addition/Average Channel AN008 Select\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum ADS08_A {
    #[doc = "0: AN008 is not selected."]
    _0 = 0,
    #[doc = "1: AN008 is selected."]
    _1 = 1,
}
impl From<ADS08_A> for bool {
    #[inline(always)]
    fn from(variant: ADS08_A) -> Self {
        variant as u8 != 0
    }
}
impl ADS08_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> ADS08_A {
        match self.bits {
            false => ADS08_A::_0,
            true => ADS08_A::_1,
        }
    }
    #[doc = "AN008 is not selected."]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == ADS08_A::_0
    }
    #[doc = "AN008 is selected."]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == ADS08_A::_1
    }
}
#[doc = "Field `ADS08` writer - A/D-Converted Value Addition/Average Channel AN008 Select"]
pub type ADS08_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O, ADS08_A>;
impl<'a, REG, const O: u8> ADS08_W<'a, REG, O>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "AN008 is not selected."]
    #[inline(always)]
    pub fn _0(self) -> &'a mut crate::W<REG> {
        self.variant(ADS08_A::_0)
    }
    #[doc = "AN008 is selected."]
    #[inline(always)]
    pub fn _1(self) -> &'a mut crate::W<REG> {
        self.variant(ADS08_A::_1)
    }
}
#[doc = "Field `ADS09` reader - A/D-Converted Value Addition/Average Channel AN009 Select"]
pub type ADS09_R = crate::BitReader<ADS09_A>;
#[doc = "A/D-Converted Value Addition/Average Channel AN009 Select\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum ADS09_A {
    #[doc = "0: AN009 is not selected."]
    _0 = 0,
    #[doc = "1: AN009 is selected."]
    _1 = 1,
}
impl From<ADS09_A> for bool {
    #[inline(always)]
    fn from(variant: ADS09_A) -> Self {
        variant as u8 != 0
    }
}
impl ADS09_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> ADS09_A {
        match self.bits {
            false => ADS09_A::_0,
            true => ADS09_A::_1,
        }
    }
    #[doc = "AN009 is not selected."]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == ADS09_A::_0
    }
    #[doc = "AN009 is selected."]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == ADS09_A::_1
    }
}
#[doc = "Field `ADS09` writer - A/D-Converted Value Addition/Average Channel AN009 Select"]
pub type ADS09_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O, ADS09_A>;
impl<'a, REG, const O: u8> ADS09_W<'a, REG, O>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "AN009 is not selected."]
    #[inline(always)]
    pub fn _0(self) -> &'a mut crate::W<REG> {
        self.variant(ADS09_A::_0)
    }
    #[doc = "AN009 is selected."]
    #[inline(always)]
    pub fn _1(self) -> &'a mut crate::W<REG> {
        self.variant(ADS09_A::_1)
    }
}
#[doc = "Field `ADS10` reader - A/D-Converted Value Addition/Average Channel AN010 Select"]
pub type ADS10_R = crate::BitReader<ADS10_A>;
#[doc = "A/D-Converted Value Addition/Average Channel AN010 Select\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum ADS10_A {
    #[doc = "0: AN010 is not selected."]
    _0 = 0,
    #[doc = "1: AN010 is selected."]
    _1 = 1,
}
impl From<ADS10_A> for bool {
    #[inline(always)]
    fn from(variant: ADS10_A) -> Self {
        variant as u8 != 0
    }
}
impl ADS10_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> ADS10_A {
        match self.bits {
            false => ADS10_A::_0,
            true => ADS10_A::_1,
        }
    }
    #[doc = "AN010 is not selected."]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == ADS10_A::_0
    }
    #[doc = "AN010 is selected."]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == ADS10_A::_1
    }
}
#[doc = "Field `ADS10` writer - A/D-Converted Value Addition/Average Channel AN010 Select"]
pub type ADS10_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O, ADS10_A>;
impl<'a, REG, const O: u8> ADS10_W<'a, REG, O>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "AN010 is not selected."]
    #[inline(always)]
    pub fn _0(self) -> &'a mut crate::W<REG> {
        self.variant(ADS10_A::_0)
    }
    #[doc = "AN010 is selected."]
    #[inline(always)]
    pub fn _1(self) -> &'a mut crate::W<REG> {
        self.variant(ADS10_A::_1)
    }
}
#[doc = "Field `ADS11` reader - A/D-Converted Value Addition/Average Channel AN011 Select"]
pub type ADS11_R = crate::BitReader<ADS11_A>;
#[doc = "A/D-Converted Value Addition/Average Channel AN011 Select\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum ADS11_A {
    #[doc = "0: AN011 is not selected."]
    _0 = 0,
    #[doc = "1: AN011 is selected."]
    _1 = 1,
}
impl From<ADS11_A> for bool {
    #[inline(always)]
    fn from(variant: ADS11_A) -> Self {
        variant as u8 != 0
    }
}
impl ADS11_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> ADS11_A {
        match self.bits {
            false => ADS11_A::_0,
            true => ADS11_A::_1,
        }
    }
    #[doc = "AN011 is not selected."]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == ADS11_A::_0
    }
    #[doc = "AN011 is selected."]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == ADS11_A::_1
    }
}
#[doc = "Field `ADS11` writer - A/D-Converted Value Addition/Average Channel AN011 Select"]
pub type ADS11_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O, ADS11_A>;
impl<'a, REG, const O: u8> ADS11_W<'a, REG, O>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "AN011 is not selected."]
    #[inline(always)]
    pub fn _0(self) -> &'a mut crate::W<REG> {
        self.variant(ADS11_A::_0)
    }
    #[doc = "AN011 is selected."]
    #[inline(always)]
    pub fn _1(self) -> &'a mut crate::W<REG> {
        self.variant(ADS11_A::_1)
    }
}
#[doc = "Field `ADS12` reader - A/D-Converted Value Addition/Average Channel AN012 Select"]
pub type ADS12_R = crate::BitReader<ADS12_A>;
#[doc = "A/D-Converted Value Addition/Average Channel AN012 Select\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum ADS12_A {
    #[doc = "0: AN012 is not selected."]
    _0 = 0,
    #[doc = "1: AN012 is selected."]
    _1 = 1,
}
impl From<ADS12_A> for bool {
    #[inline(always)]
    fn from(variant: ADS12_A) -> Self {
        variant as u8 != 0
    }
}
impl ADS12_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> ADS12_A {
        match self.bits {
            false => ADS12_A::_0,
            true => ADS12_A::_1,
        }
    }
    #[doc = "AN012 is not selected."]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == ADS12_A::_0
    }
    #[doc = "AN012 is selected."]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == ADS12_A::_1
    }
}
#[doc = "Field `ADS12` writer - A/D-Converted Value Addition/Average Channel AN012 Select"]
pub type ADS12_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O, ADS12_A>;
impl<'a, REG, const O: u8> ADS12_W<'a, REG, O>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "AN012 is not selected."]
    #[inline(always)]
    pub fn _0(self) -> &'a mut crate::W<REG> {
        self.variant(ADS12_A::_0)
    }
    #[doc = "AN012 is selected."]
    #[inline(always)]
    pub fn _1(self) -> &'a mut crate::W<REG> {
        self.variant(ADS12_A::_1)
    }
}
#[doc = "Field `ADS13` reader - A/D-Converted Value Addition/Average Channel AN013 Select"]
pub type ADS13_R = crate::BitReader<ADS13_A>;
#[doc = "A/D-Converted Value Addition/Average Channel AN013 Select\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum ADS13_A {
    #[doc = "0: AN013 is not selected."]
    _0 = 0,
    #[doc = "1: AN013 is selected."]
    _1 = 1,
}
impl From<ADS13_A> for bool {
    #[inline(always)]
    fn from(variant: ADS13_A) -> Self {
        variant as u8 != 0
    }
}
impl ADS13_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> ADS13_A {
        match self.bits {
            false => ADS13_A::_0,
            true => ADS13_A::_1,
        }
    }
    #[doc = "AN013 is not selected."]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == ADS13_A::_0
    }
    #[doc = "AN013 is selected."]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == ADS13_A::_1
    }
}
#[doc = "Field `ADS13` writer - A/D-Converted Value Addition/Average Channel AN013 Select"]
pub type ADS13_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O, ADS13_A>;
impl<'a, REG, const O: u8> ADS13_W<'a, REG, O>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "AN013 is not selected."]
    #[inline(always)]
    pub fn _0(self) -> &'a mut crate::W<REG> {
        self.variant(ADS13_A::_0)
    }
    #[doc = "AN013 is selected."]
    #[inline(always)]
    pub fn _1(self) -> &'a mut crate::W<REG> {
        self.variant(ADS13_A::_1)
    }
}
#[doc = "Field `ADS14` reader - A/D-Converted Value Addition/Average Channel AN014 Select"]
pub type ADS14_R = crate::BitReader<ADS14_A>;
#[doc = "A/D-Converted Value Addition/Average Channel AN014 Select\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum ADS14_A {
    #[doc = "0: AN014 is not selected."]
    _0 = 0,
    #[doc = "1: AN014 is selected."]
    _1 = 1,
}
impl From<ADS14_A> for bool {
    #[inline(always)]
    fn from(variant: ADS14_A) -> Self {
        variant as u8 != 0
    }
}
impl ADS14_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> ADS14_A {
        match self.bits {
            false => ADS14_A::_0,
            true => ADS14_A::_1,
        }
    }
    #[doc = "AN014 is not selected."]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == ADS14_A::_0
    }
    #[doc = "AN014 is selected."]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == ADS14_A::_1
    }
}
#[doc = "Field `ADS14` writer - A/D-Converted Value Addition/Average Channel AN014 Select"]
pub type ADS14_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O, ADS14_A>;
impl<'a, REG, const O: u8> ADS14_W<'a, REG, O>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "AN014 is not selected."]
    #[inline(always)]
    pub fn _0(self) -> &'a mut crate::W<REG> {
        self.variant(ADS14_A::_0)
    }
    #[doc = "AN014 is selected."]
    #[inline(always)]
    pub fn _1(self) -> &'a mut crate::W<REG> {
        self.variant(ADS14_A::_1)
    }
}
impl R {
    #[doc = "Bit 0 - A/D-Converted Value Addition/Average Channel AN000 Select"]
    #[inline(always)]
    pub fn ads00(&self) -> ADS00_R {
        ADS00_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - A/D-Converted Value Addition/Average Channel AN001 Select"]
    #[inline(always)]
    pub fn ads01(&self) -> ADS01_R {
        ADS01_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - A/D-Converted Value Addition/Average Channel AN002 Select"]
    #[inline(always)]
    pub fn ads02(&self) -> ADS02_R {
        ADS02_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - A/D-Converted Value Addition/Average Channel AN003 Select"]
    #[inline(always)]
    pub fn ads03(&self) -> ADS03_R {
        ADS03_R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - A/D-Converted Value Addition/Average Channel AN004 Select"]
    #[inline(always)]
    pub fn ads04(&self) -> ADS04_R {
        ADS04_R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - A/D-Converted Value Addition/Average Channel AN005 Select"]
    #[inline(always)]
    pub fn ads05(&self) -> ADS05_R {
        ADS05_R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - A/D-Converted Value Addition/Average Channel AN006 Select"]
    #[inline(always)]
    pub fn ads06(&self) -> ADS06_R {
        ADS06_R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - A/D-Converted Value Addition/Average Channel AN007 Select"]
    #[inline(always)]
    pub fn ads07(&self) -> ADS07_R {
        ADS07_R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - A/D-Converted Value Addition/Average Channel AN008 Select"]
    #[inline(always)]
    pub fn ads08(&self) -> ADS08_R {
        ADS08_R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - A/D-Converted Value Addition/Average Channel AN009 Select"]
    #[inline(always)]
    pub fn ads09(&self) -> ADS09_R {
        ADS09_R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - A/D-Converted Value Addition/Average Channel AN010 Select"]
    #[inline(always)]
    pub fn ads10(&self) -> ADS10_R {
        ADS10_R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - A/D-Converted Value Addition/Average Channel AN011 Select"]
    #[inline(always)]
    pub fn ads11(&self) -> ADS11_R {
        ADS11_R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - A/D-Converted Value Addition/Average Channel AN012 Select"]
    #[inline(always)]
    pub fn ads12(&self) -> ADS12_R {
        ADS12_R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - A/D-Converted Value Addition/Average Channel AN013 Select"]
    #[inline(always)]
    pub fn ads13(&self) -> ADS13_R {
        ADS13_R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - A/D-Converted Value Addition/Average Channel AN014 Select"]
    #[inline(always)]
    pub fn ads14(&self) -> ADS14_R {
        ADS14_R::new(((self.bits >> 14) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - A/D-Converted Value Addition/Average Channel AN000 Select"]
    #[inline(always)]
    #[must_use]
    pub fn ads00(&mut self) -> ADS00_W<ADADS0_SPEC, 0> {
        ADS00_W::new(self)
    }
    #[doc = "Bit 1 - A/D-Converted Value Addition/Average Channel AN001 Select"]
    #[inline(always)]
    #[must_use]
    pub fn ads01(&mut self) -> ADS01_W<ADADS0_SPEC, 1> {
        ADS01_W::new(self)
    }
    #[doc = "Bit 2 - A/D-Converted Value Addition/Average Channel AN002 Select"]
    #[inline(always)]
    #[must_use]
    pub fn ads02(&mut self) -> ADS02_W<ADADS0_SPEC, 2> {
        ADS02_W::new(self)
    }
    #[doc = "Bit 3 - A/D-Converted Value Addition/Average Channel AN003 Select"]
    #[inline(always)]
    #[must_use]
    pub fn ads03(&mut self) -> ADS03_W<ADADS0_SPEC, 3> {
        ADS03_W::new(self)
    }
    #[doc = "Bit 4 - A/D-Converted Value Addition/Average Channel AN004 Select"]
    #[inline(always)]
    #[must_use]
    pub fn ads04(&mut self) -> ADS04_W<ADADS0_SPEC, 4> {
        ADS04_W::new(self)
    }
    #[doc = "Bit 5 - A/D-Converted Value Addition/Average Channel AN005 Select"]
    #[inline(always)]
    #[must_use]
    pub fn ads05(&mut self) -> ADS05_W<ADADS0_SPEC, 5> {
        ADS05_W::new(self)
    }
    #[doc = "Bit 6 - A/D-Converted Value Addition/Average Channel AN006 Select"]
    #[inline(always)]
    #[must_use]
    pub fn ads06(&mut self) -> ADS06_W<ADADS0_SPEC, 6> {
        ADS06_W::new(self)
    }
    #[doc = "Bit 7 - A/D-Converted Value Addition/Average Channel AN007 Select"]
    #[inline(always)]
    #[must_use]
    pub fn ads07(&mut self) -> ADS07_W<ADADS0_SPEC, 7> {
        ADS07_W::new(self)
    }
    #[doc = "Bit 8 - A/D-Converted Value Addition/Average Channel AN008 Select"]
    #[inline(always)]
    #[must_use]
    pub fn ads08(&mut self) -> ADS08_W<ADADS0_SPEC, 8> {
        ADS08_W::new(self)
    }
    #[doc = "Bit 9 - A/D-Converted Value Addition/Average Channel AN009 Select"]
    #[inline(always)]
    #[must_use]
    pub fn ads09(&mut self) -> ADS09_W<ADADS0_SPEC, 9> {
        ADS09_W::new(self)
    }
    #[doc = "Bit 10 - A/D-Converted Value Addition/Average Channel AN010 Select"]
    #[inline(always)]
    #[must_use]
    pub fn ads10(&mut self) -> ADS10_W<ADADS0_SPEC, 10> {
        ADS10_W::new(self)
    }
    #[doc = "Bit 11 - A/D-Converted Value Addition/Average Channel AN011 Select"]
    #[inline(always)]
    #[must_use]
    pub fn ads11(&mut self) -> ADS11_W<ADADS0_SPEC, 11> {
        ADS11_W::new(self)
    }
    #[doc = "Bit 12 - A/D-Converted Value Addition/Average Channel AN012 Select"]
    #[inline(always)]
    #[must_use]
    pub fn ads12(&mut self) -> ADS12_W<ADADS0_SPEC, 12> {
        ADS12_W::new(self)
    }
    #[doc = "Bit 13 - A/D-Converted Value Addition/Average Channel AN013 Select"]
    #[inline(always)]
    #[must_use]
    pub fn ads13(&mut self) -> ADS13_W<ADADS0_SPEC, 13> {
        ADS13_W::new(self)
    }
    #[doc = "Bit 14 - A/D-Converted Value Addition/Average Channel AN014 Select"]
    #[inline(always)]
    #[must_use]
    pub fn ads14(&mut self) -> ADS14_W<ADADS0_SPEC, 14> {
        ADS14_W::new(self)
    }
    #[doc = r" Writes raw bits to the register."]
    #[doc = r""]
    #[doc = r" # Safety"]
    #[doc = r""]
    #[doc = r" Passing incorrect value can cause undefined behaviour. See reference manual"]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u16) -> &mut Self {
        self.bits = bits;
        self
    }
}
#[doc = "A/D-Converted Value Addition/Average Channel Select Register 0\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`adads0::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`adads0::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct ADADS0_SPEC;
impl crate::RegisterSpec for ADADS0_SPEC {
    type Ux = u16;
}
#[doc = "`read()` method returns [`adads0::R`](R) reader structure"]
impl crate::Readable for ADADS0_SPEC {}
#[doc = "`write(|w| ..)` method takes [`adads0::W`](W) writer structure"]
impl crate::Writable for ADADS0_SPEC {
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets ADADS0 to value 0"]
impl crate::Resettable for ADADS0_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}
