# **Counter_LED**

**GÃ¶rev TanÄ±mÄ±:**  
FPGA Ã¼zerinde LED dizisini **ileri-geri chase (kayma)** efektinde kontrol etmek. Default modda LEDâ€™ler **1 saniye arayla** yanÄ±p sÃ¶ner. Push-button ile debounce IP core kullanÄ±larak hÄ±z modlarÄ± deÄŸiÅŸtirilir:

- **1 saniye**
- **1. BasÄ±ÅŸ â†’ 0.5 saniye**
- **2. BasÄ±ÅŸ â†’ 0.25 saniye**
- **3. BasÄ±ÅŸ â†’ tekrar 1 saniye**
    

---

## ğŸ¯ **AmaÃ§**

- Clock divider (clock bÃ¶lÃ¼cÃ¼) mantÄ±ÄŸÄ±nÄ± Ã¶ÄŸrenmek
- LED dizisinde ileri-geri chase efekti uygulamak
- Butonla **Ã§oklu hÄ±z kontrolÃ¼** saÄŸlamak
- Debounce IP core ile buton gÃ¼rÃ¼ltÃ¼sÃ¼nÃ¼ temizlemek
- Tek pulse Ã¼retip kontrol iÅŸlevi saÄŸlamak

---

## Algoritma AdÄ±mlarÄ±

1. **Debounce IP Core**
    
    - Butonun mekanik sÄ±Ã§ramalarÄ±nÄ± engellemek iÃ§in debounce modÃ¼lÃ¼ kullanÄ±ldÄ±.
        
    - `out_valid` sinyali ile her butona basÄ±ÅŸta tek pulse Ã¼retilir.
        
2. **HÄ±z Modu (Speed Mode)**
    
    - 0 â†’ 1 saniye
    - 1 â†’ 0.5 saniye
    - 2 â†’ 0.25 saniye
    - Butona her basÄ±ldÄ±ÄŸÄ±nda mod 0 â†’ 1 â†’ 2 â†’ 0 olarak dÃ¶ngÃ¼ yapar.
    
3. **Clock Divider**
    
    - SayaÃ§ ile seÃ§ilen moda gÃ¶re clock pulse Ã¼retilir.
    - Pulse geldiÄŸinde LED kayma iÅŸlemi yapÄ±lÄ±r.
    
4. **LED Chase Ä°leri-Geri**
    
    - `led_index` aktif LED konumunu belirler.
    - `dir` yÃ¶n bilgisini tutar (0=ileri, 1=geri).
    - LED en saÄŸa ulaÅŸtÄ±ÄŸÄ±nda geri dÃ¶ner, en sola geldiÄŸinde tekrar ileri gider.

---

## ğŸ“‚ Proje YapÄ±sÄ±

counter_led/  
â”‚â”€â”€ log/ # Log kayÄ±tlarÄ±  
â”‚â”€â”€ net/ # Sentez sonucu netlist dosyalarÄ±  
â”‚â”€â”€ sim/ # Testbench dosyalarÄ± (Icarus Verilog / iverilog iÃ§in)  
â”‚â”€â”€ src/ # Kaynak kodlar (.v / .vhd) + .ccf constraints dosyalarÄ±  
â”‚â”€â”€ Makefile # Build ayarlarÄ±  
â”‚â”€â”€ run.bat # Ã‡alÄ±ÅŸtÄ±rma scripti

**Not:**

- `Makefile` iÃ§indeki `TOP` deÄŸiÅŸkeni **top modul** ismiyle aynÄ± olmalÄ±dÄ±r.
- `.ccf` dosyasÄ± da top modul ismiyle birebir aynÄ± olmalÄ±dÄ±r.

---

## âš™ï¸ Makefile Ä°Ã§eriÄŸi

include ../config.mk

TOP = Counter_led

PRFLAGS += -ccf src/$(TOP).ccf -cCP


---

## âš¡ Run.bat Ä°Ã§eriÄŸi

:: toolchain
set YOSYS=../../bin/yosys/yosys.exe
set PR=../../bin/p_r/p_r.exe
set OFL=../../bin/openFPGALoader/openFPGALoader.exe

:: project name and sources
set TOP=Counter_led
set SRC=src/Counter_led.v src/debounce_ip_core.v
set VHDL_SRC=
set LOG=0


---

## ğŸ’¡ Ã–rnek Kod: Counter_led

`timescale 1ns / 1ps
// DEMSAY ELEKTRONÄ°K - ARGE
// Salih Tekin Ayvaci - FIELD APPLICATION ENGINEER
// 12.06.2025

module Counter_led (
    input  wire clk,           // 10 MHz sistem clock giriÅŸi
    input  wire rst,           // reset (aktif dÃ¼ÅŸÃ¼k) sinyali
    input  wire push_button,   // hÄ±z deÄŸiÅŸtirmek iÃ§in buton giriÅŸi
    output reg  [7:0] led_out  // 8-bit LED Ã§Ä±kÄ±ÅŸÄ± (aktif dÃ¼ÅŸÃ¼k LEDâ€™ler)
);
    ...
endmodule


![[Counter_led.v]]

---

## ğŸ“Œ Constraints DosyasÄ± (`.ccf`)

**Clock input (e.g., 10 MHz from onboard oscillator)**
Net "clk"         Loc = "IO_SB_A8";      # Clock pin

**Push-button input (SW3)**
Net "push_button" Loc = "IO_EB_B0";      # Active-low mechanical button

**8-bit active-low LED outputs**
Net "led_out[0]"  Loc = "IO_EB_B1";      # D1
Net "led_out[1]"  Loc = "IO_EB_B2";      # D2
Net "led_out[2]"  Loc = "IO_EB_B3";      # D3
Net "led_out[3]"  Loc = "IO_EB_B4";      # D4
Net "led_out[4]"  Loc = "IO_EB_B5";      # D5
Net "led_out[5]"  Loc = "IO_EB_B6";      # D6
Net "led_out[6]"  Loc = "IO_EB_B7";      # D7
Net "led_out[7]"  Loc = "IO_EB_B8";      # D8

![[Counter_led.ccf]]