
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                Version O-2018.06-SP4 for linux64 - Nov 27, 2018

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/s281316/.synopsys_dv_prefs.tcl
set ROOT_PATH                    ../..
../..
set RISCV_PATH              	$ROOT_PATH
../..
set FPUNEW                      $ROOT_PATH/tb/core/fpnew
../../tb/core/fpnew
set GATE_PATH			../standalone
../standalone
set LOG_PATH			../log
../log
set TECH NangateOpenCell
NangateOpenCell
set search_path [ join "$RISCV_PATH/rtl/include $search_path" ]
../../rtl/include . /eda/synopsys/2018-19/RHELx86/SYN_2018.06-SP4/libraries/syn /eda/synopsys/2018-19/RHELx86/SYN_2018.06-SP4/minpower/syn /eda/synopsys/2018-19/RHELx86/SYN_2018.06-SP4/dw/syn_ver /eda/synopsys/2018-19/RHELx86/SYN_2018.06-SP4/dw/sim_ver
set search_path [ join "/data/libraries/LIB065 $search_path" ]
/data/libraries/LIB065 ../../rtl/include . /eda/synopsys/2018-19/RHELx86/SYN_2018.06-SP4/libraries/syn /eda/synopsys/2018-19/RHELx86/SYN_2018.06-SP4/minpower/syn /eda/synopsys/2018-19/RHELx86/SYN_2018.06-SP4/dw/syn_ver /eda/synopsys/2018-19/RHELx86/SYN_2018.06-SP4/dw/sim_ver
set search_path [ join "/data/libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/fix_scan $search_path" ]
/data/libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/fix_scan /data/libraries/LIB065 ../../rtl/include . /eda/synopsys/2018-19/RHELx86/SYN_2018.06-SP4/libraries/syn /eda/synopsys/2018-19/RHELx86/SYN_2018.06-SP4/minpower/syn /eda/synopsys/2018-19/RHELx86/SYN_2018.06-SP4/dw/syn_ver /eda/synopsys/2018-19/RHELx86/SYN_2018.06-SP4/dw/sim_ver
set search_path [ join "/data/libraries/pdt2002 $search_path" ]
/data/libraries/pdt2002 /data/libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/fix_scan /data/libraries/LIB065 ../../rtl/include . /eda/synopsys/2018-19/RHELx86/SYN_2018.06-SP4/libraries/syn /eda/synopsys/2018-19/RHELx86/SYN_2018.06-SP4/minpower/syn /eda/synopsys/2018-19/RHELx86/SYN_2018.06-SP4/dw/syn_ver /eda/synopsys/2018-19/RHELx86/SYN_2018.06-SP4/dw/sim_ver
set search_path [ join "../techlib/ $search_path" ]
../techlib/ /data/libraries/pdt2002 /data/libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/fix_scan /data/libraries/LIB065 ../../rtl/include . /eda/synopsys/2018-19/RHELx86/SYN_2018.06-SP4/libraries/syn /eda/synopsys/2018-19/RHELx86/SYN_2018.06-SP4/minpower/syn /eda/synopsys/2018-19/RHELx86/SYN_2018.06-SP4/dw/syn_ver /eda/synopsys/2018-19/RHELx86/SYN_2018.06-SP4/dw/sim_ver
#set search_path [ join "[getenv 'SYNOPSYS'] $search_path" ]
set synthetic_library dw_foundation.sldb
dw_foundation.sldb
source ../bin/$TECH.dc_setup_synthesis.tcl
typical
## if you want to use clock gating
#set_clock_gating_style -sequential_cell latch -positive_edge_logic {and} -negative_edge_logic {or} -control_point before -control_signal scan_enable
analyze -format sverilog  -work work ${FPUNEW}/src/fpnew_pkg.sv
Running PRESTO HDLC
Compiling source file ../../tb/core/fpnew/src/fpnew_pkg.sv
Warning:  ../../tb/core/fpnew/src/fpnew_pkg.sv:348: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../tb/core/fpnew/src/fpnew_pkg.sv:349: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Loading db file '/home/s281316/testing_fault_tolerance/RISCV_LBIST/syn/techlib/NangateOpenCellLibrary_typical_ccs_scan.db'
Information: Using CCS timing libraries. (TIM-024)
Loading db file '/eda/synopsys/2018-19/RHELx86/SYN_2018.06-SP4/libraries/syn/dw_foundation.sldb'
1
analyze -format sverilog  -work work ${RISCV_PATH}/rtl/include/apu_core_package.sv
Running PRESTO HDLC
Compiling source file ../../rtl/include/apu_core_package.sv
Warning:  ../../rtl/include/apu_core_package.sv:31: Parameter keyword used in local parameter declaration. (VER-329)
Presto compilation completed successfully.
1
analyze -format sverilog  -work work ${RISCV_PATH}/rtl/include/riscv_defines.sv
Running PRESTO HDLC
Compiling source file ../../rtl/include/riscv_defines.sv
Warning:  ../../rtl/include/riscv_defines.sv:37: Parameter keyword used in local parameter declaration. (VER-329)
Presto compilation completed successfully.
1
#analyze -format sverilog  -work work ${RISCV_PATH}/rtl/include/riscv_tracer_defines.sv
analyze -format sverilog  -work work ${RISCV_PATH}/rtl/include/apu_macros.sv
Running PRESTO HDLC
Compiling source file ../../rtl/include/apu_macros.sv
Presto compilation completed successfully.
1
analyze -format sverilog  -work work ${RISCV_PATH}/rtl/include/riscv_config.sv
Running PRESTO HDLC
Compiling source file ../../rtl/include/riscv_config.sv
Presto compilation completed successfully.
1
analyze -format sverilog  -work work ${RISCV_PATH}/rtl/riscv_alu.sv
Running PRESTO HDLC
Compiling source file ../../rtl/riscv_alu.sv
Presto compilation completed successfully.
1
analyze -format sverilog  -work work ${RISCV_PATH}/rtl/riscv_alu_basic.sv
Running PRESTO HDLC
Compiling source file ../../rtl/riscv_alu_basic.sv
Presto compilation completed successfully.
1
analyze -format sverilog  -work work ${RISCV_PATH}/rtl/riscv_alu_div.sv
Running PRESTO HDLC
Compiling source file ../../rtl/riscv_alu_div.sv
Presto compilation completed successfully.
1
analyze -format sverilog  -work work ${RISCV_PATH}/rtl/riscv_apu_disp.sv
Running PRESTO HDLC
Compiling source file ../../rtl/riscv_apu_disp.sv
Opening include file ../../rtl/include/apu_macros.sv
Warning:  ../../rtl/riscv_apu_disp.sv:243: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
1
analyze -format sverilog  -work work ${RISCV_PATH}/rtl/riscv_compressed_decoder.sv
Running PRESTO HDLC
Compiling source file ../../rtl/riscv_compressed_decoder.sv
Presto compilation completed successfully.
1
analyze -format sverilog  -work work ${RISCV_PATH}/rtl/riscv_controller.sv
Running PRESTO HDLC
Compiling source file ../../rtl/riscv_controller.sv
Warning:  ../../rtl/riscv_controller.sv:1105: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  ../../rtl/riscv_controller.sv:1107: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
1
analyze -format sverilog  -work work ${RISCV_PATH}/rtl/riscv_cs_registers.sv
Running PRESTO HDLC
Compiling source file ../../rtl/riscv_cs_registers.sv
Presto compilation completed successfully.
1
analyze -format sverilog  -work work ${RISCV_PATH}/rtl/riscv_core.sv
Running PRESTO HDLC
Compiling source file ../../rtl/riscv_core.sv
Opening include file ../../rtl/include/riscv_config.sv
Warning:  ../../rtl/riscv_core.sv:645: the undeclared symbol 'mult_is_clpx_ex' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ../../rtl/riscv_core.sv:1192: The statements in initial blocks are ignored. (VER-281)
Presto compilation completed successfully.
1
#analyze -format sverilog  -work work ${RISCV_PATH}/rtl/riscv_debug_unit.sv
analyze -format sverilog  -work work ${RISCV_PATH}/rtl/riscv_decoder.sv
Running PRESTO HDLC
Compiling source file ../../rtl/riscv_decoder.sv
Opening include file ../../rtl/include/apu_macros.sv
Presto compilation completed successfully.
1
analyze -format sverilog  -work work ${RISCV_PATH}/rtl/riscv_int_controller.sv
Running PRESTO HDLC
Compiling source file ../../rtl/riscv_int_controller.sv
Presto compilation completed successfully.
1
analyze -format sverilog  -work work ${RISCV_PATH}/rtl/riscv_ex_stage.sv
Running PRESTO HDLC
Compiling source file ../../rtl/riscv_ex_stage.sv
Opening include file ../../rtl/include/apu_macros.sv
Presto compilation completed successfully.
1
analyze -format sverilog  -work work ${RISCV_PATH}/rtl/riscv_hwloop_controller.sv
Running PRESTO HDLC
Compiling source file ../../rtl/riscv_hwloop_controller.sv
Presto compilation completed successfully.
1
analyze -format sverilog  -work work ${RISCV_PATH}/rtl/riscv_hwloop_regs.sv
Running PRESTO HDLC
Compiling source file ../../rtl/riscv_hwloop_regs.sv
Warning:  ../../rtl/riscv_hwloop_regs.sv:131: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
1
analyze -format sverilog  -work work ${RISCV_PATH}/rtl/riscv_id_stage.sv
Running PRESTO HDLC
Compiling source file ../../rtl/riscv_id_stage.sv
Warning:  ../../rtl/riscv_id_stage.sv:1623: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  ../../rtl/riscv_id_stage.sv:1627: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
1
analyze -format sverilog  -work work ${RISCV_PATH}/rtl/riscv_if_stage.sv
Running PRESTO HDLC
Compiling source file ../../rtl/riscv_if_stage.sv
Warning:  ../../rtl/riscv_if_stage.sv:414: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
1
analyze -format sverilog  -work work ${RISCV_PATH}/rtl/riscv_load_store_unit.sv
Running PRESTO HDLC
Compiling source file ../../rtl/riscv_load_store_unit.sv
Warning:  ../../rtl/riscv_load_store_unit.sv:491: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  ../../rtl/riscv_load_store_unit.sv:494: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  ../../rtl/riscv_load_store_unit.sv:498: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
1
analyze -format sverilog  -work work ${RISCV_PATH}/rtl/riscv_mult.sv
Running PRESTO HDLC
Compiling source file ../../rtl/riscv_mult.sv
Warning:  ../../rtl/riscv_mult.sv:348: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  ../../rtl/riscv_mult.sv:354: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  ../../rtl/riscv_mult.sv:360: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
1
analyze -format sverilog  -work work ${RISCV_PATH}/rtl/riscv_prefetch_buffer.sv
Running PRESTO HDLC
Compiling source file ../../rtl/riscv_prefetch_buffer.sv
Presto compilation completed successfully.
1
analyze -format sverilog  -work work ${RISCV_PATH}/rtl/riscv_prefetch_L0_buffer.sv
Running PRESTO HDLC
Compiling source file ../../rtl/riscv_prefetch_L0_buffer.sv
Warning:  ../../rtl/riscv_prefetch_L0_buffer.sv:569: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  ../../rtl/riscv_prefetch_L0_buffer.sv:573: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  ../../rtl/riscv_prefetch_L0_buffer.sv:575: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
1
analyze -format sverilog  -work work ${RISCV_PATH}/rtl/riscv_fetch_fifo.sv
Running PRESTO HDLC
Compiling source file ../../rtl/riscv_fetch_fifo.sv
Presto compilation completed successfully.
1
analyze -format sverilog  -work work ${RISCV_PATH}/rtl/riscv_L0_buffer.sv
Running PRESTO HDLC
Compiling source file ../../rtl/riscv_L0_buffer.sv
Presto compilation completed successfully.
1
analyze -format sverilog  -work work ${RISCV_PATH}/rtl/riscv_pmp.sv
Running PRESTO HDLC
Compiling source file ../../rtl/riscv_pmp.sv
Presto compilation completed successfully.
1
analyze -format sverilog  -work work ${RISCV_PATH}/rtl/riscv_register_file.sv
Running PRESTO HDLC
Compiling source file ../../rtl/riscv_register_file.sv
Presto compilation completed successfully.
1
#analyze -format sverilog  -work work ${RISCV_PATH}/rtl/riscv_register_file_latch.sv
analyze -format sverilog  -work work ${RISCV_PATH}/rtl/register_file_test_wrap.sv
Running PRESTO HDLC
Compiling source file ../../rtl/register_file_test_wrap.sv
Presto compilation completed successfully.
1
#analyze -format sverilog  -work work ${RISCV_PATH}/rtl/riscv_tracer.sv
analyze -format sverilog  -work work cluster_clock_gating_nangate.sv
Running PRESTO HDLC
Compiling source file ../techlib/cluster_clock_gating_nangate.sv
Presto compilation completed successfully.
1
#PARAMETERS
set  N_EXT_PERF_COUNTERS   0
0
set  INSTR_RDATA_WIDTH    128
128
set  PULP_SECURE           1
1
set  N_PMP_ENTRIES        16
16
set  USE_PMP               1
1
set  PULP_CLUSTER          1
1
set  FPU                   0
0
set  Zfinx                 0
0
set  FP_DIVSQRT            0
0
set  SHARED_FP             0
0
set  SHARED_DSP_MULT       0
0
set  SHARED_INT_MULT       0
0
set  SHARED_INT_DIV        0
0
set  SHARED_FP_DIVSQRT     0
0
set  WAPUTYPE              0
0
set  APU_NARGS_CPU         3
3
set  APU_WOP_CPU           6
6
set  APU_NDSFLAGS_CPU     15
15
set  APU_NUSFLAGS_CPU      5
5
set  DM_HaltAddress       32'h1A110800
32'h1A110800
#set  N_HWLP                 2
#set  N_HWLP_BITS            1
#set  APU                    0
set TOPLEVEL		riscv_core
riscv_core
set PARAMETERS "N_EXT_PERF_COUNTERS=${N_EXT_PERF_COUNTERS}, INSTR_RDATA_WIDTH=${INSTR_RDATA_WIDTH}, PULP_SECURE=${PULP_SECURE}, N_PMP_ENTRIES=${N_PMP_ENTRIES}, USE_PMP=${USE_PMP}, PULP_CLUSTER=${PULP_CLUSTER}, FPU=${FPU}, Zfinx=${Zfinx}, FP_DIVSQRT=${FP_DIVSQRT}, SHARED_FP=${SHARED_FP}, SHARED_DSP_MULT=${SHARED_DSP_MULT}, SHARED_INT_MULT=${SHARED_INT_MULT}, SHARED_INT_DIV=${SHARED_INT_DIV}, SHARED_FP_DIVSQRT=${SHARED_FP_DIVSQRT}, WAPUTYPE=${WAPUTYPE}, APU_NARGS_CPU=${APU_NARGS_CPU}, APU_WOP_CPU=${APU_WOP_CPU}, APU_NDSFLAGS_CPU=${APU_NDSFLAGS_CPU}, APU_NUSFLAGS_CPU=${APU_NUSFLAGS_CPU}, DM_HaltAddress=${DM_HaltAddress}"
N_EXT_PERF_COUNTERS=0, INSTR_RDATA_WIDTH=128, PULP_SECURE=1, N_PMP_ENTRIES=16, USE_PMP=1, PULP_CLUSTER=1, FPU=0, Zfinx=0, FP_DIVSQRT=0, SHARED_FP=0, SHARED_DSP_MULT=0, SHARED_INT_MULT=0, SHARED_INT_DIV=0, SHARED_FP_DIVSQRT=0, WAPUTYPE=0, APU_NARGS_CPU=3, APU_WOP_CPU=6, APU_NDSFLAGS_CPU=15, APU_NUSFLAGS_CPU=5, DM_HaltAddress=32'h1A110800
elaborate $TOPLEVEL -work work -parameters $PARAMETERS
Loading db file '/eda/synopsys/2018-19/RHELx86/SYN_2018.06-SP4/libraries/syn/gtech.db'
Loading db file '/eda/synopsys/2018-19/RHELx86/SYN_2018.06-SP4/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800 line 429 in file
		'../../rtl/riscv_core.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   core_busy_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800'.
Information: Building the design 'cluster_clock_gating'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'riscv_if_stage' instantiated from design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800' with
	the parameters "N_HWLP=2,RDATA_WIDTH=128,FPU=0,DM_HaltAddress=32'h1a110800". (HDL-193)
Warning:  ../../rtl/riscv_if_stage.sv:134: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../rtl/riscv_if_stage.sv:153: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../rtl/riscv_if_stage.sv:258: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 130 in file
	'../../rtl/riscv_if_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           134            |    user/user     |
|           140            |    user/user     |
===============================================

Statistics for case statements in always block at line 149 in file
	'../../rtl/riscv_if_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           153            |    user/user     |
===============================================

Statistics for case statements in always block at line 250 in file
	'../../rtl/riscv_if_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           258            |    user/user     |
===============================================

Inferred memory devices in process
	in routine riscv_if_stage_2_128_0_1a110800 line 240 in file
		'../../rtl/riscv_if_stage.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  offset_fsm_cs_reg  | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine riscv_if_stage_2_128_0_1a110800 line 352 in file
		'../../rtl/riscv_if_stage.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| hwlp_dec_cnt_if_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine riscv_if_stage_2_128_0_1a110800 line 366 in file
		'../../rtl/riscv_if_stage.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|  is_fetch_failed_o_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  instr_valid_id_o_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  instr_rdata_id_o_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| illegal_c_insn_id_o_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| is_compressed_id_o_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       pc_id_o_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    is_hwlp_id_q_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  hwlp_dec_cnt_id_o_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================
Presto compilation completed successfully.
Information: Building the design 'riscv_id_stage' instantiated from design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800' with
	the parameters "N_HWLP=2,PULP_SECURE=1,APU=0,FPU=0,Zfinx=0,FP_DIVSQRT=0,SHARED_FP=0,SHARED_DSP_MULT=0,SHARED_INT_MULT=0,SHARED_INT_DIV=0,SHARED_FP_DIVSQRT=0,WAPUTYPE=0,APU_NARGS_CPU=3,APU_WOP_CPU=6,APU_NDSFLAGS_CPU=15,APU_NUSFLAGS_CPU=5". (HDL-193)
Warning:  ../../rtl/riscv_id_stage.sv:503: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../rtl/riscv_id_stage.sv:633: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../rtl/riscv_id_stage.sv:772: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../rtl/riscv_id_stage.sv:779: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../rtl/riscv_id_stage.sv:789: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../rtl/riscv_id_stage.sv:796: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../rtl/riscv_id_stage.sv:807: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 502 in file
	'../../rtl/riscv_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           503            |    user/user     |
===============================================

Statistics for case statements in always block at line 556 in file
	'../../rtl/riscv_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           557            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 564 in file
	'../../rtl/riscv_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           565            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 573 in file
	'../../rtl/riscv_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           574            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 597 in file
	'../../rtl/riscv_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           598            |    user/user     |
===============================================

Statistics for case statements in always block at line 621 in file
	'../../rtl/riscv_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           622            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 632 in file
	'../../rtl/riscv_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           633            |    user/user     |
===============================================

Statistics for case statements in always block at line 641 in file
	'../../rtl/riscv_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           642            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 662 in file
	'../../rtl/riscv_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           663            |    user/user     |
===============================================

Statistics for case statements in always block at line 680 in file
	'../../rtl/riscv_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           681            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 708 in file
	'../../rtl/riscv_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           709            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 728 in file
	'../../rtl/riscv_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           729            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 752 in file
	'../../rtl/riscv_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           753            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 771 in file
	'../../rtl/riscv_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           772            |    user/user     |
===============================================

Statistics for case statements in always block at line 778 in file
	'../../rtl/riscv_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           779            |    user/user     |
===============================================

Statistics for case statements in always block at line 788 in file
	'../../rtl/riscv_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           789            |    user/user     |
===============================================

Statistics for case statements in always block at line 795 in file
	'../../rtl/riscv_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           796            |    user/user     |
===============================================

Statistics for case statements in always block at line 806 in file
	'../../rtl/riscv_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           807            |    user/user     |
===============================================

Inferred memory devices in process
	in routine riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5 line 1395 in file
		'../../rtl/riscv_id_stage.sv'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
|     branch_in_ex_o_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      alu_en_ex_o_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   alu_operator_ex_o_reg    | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|   alu_operator_ex_o_reg    | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
|   alu_operand_a_ex_o_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   alu_operand_b_ex_o_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   alu_operand_c_ex_o_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      bmask_a_ex_o_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|      bmask_b_ex_o_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|    imm_vec_ext_ex_o_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   alu_vec_mode_ex_o_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  alu_clpx_shift_ex_o_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|    alu_is_clpx_ex_o_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   alu_is_subrot_ex_o_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   mult_operator_ex_o_reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|  mult_operand_a_ex_o_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  mult_operand_b_ex_o_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  mult_operand_c_ex_o_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      mult_en_ex_o_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| mult_sel_subword_ex_o_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| mult_signed_mode_ex_o_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     mult_imm_ex_o_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|   mult_dot_op_a_ex_o_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   mult_dot_op_b_ex_o_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   mult_dot_op_c_ex_o_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  mult_dot_signed_ex_o_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   mult_is_clpx_ex_o_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  mult_clpx_shift_ex_o_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   mult_clpx_img_ex_o_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      apu_en_ex_o_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     apu_type_ex_o_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|      apu_op_ex_o_reg       | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|      apu_lat_ex_o_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   apu_operands_ex_o_reg    | Flip-flop |  96   |  Y  | N  | Y  | N  | N  | N  | N  |
|     apu_flags_ex_o_reg     | Flip-flop |  15   |  Y  | N  | Y  | N  | N  | N  | N  |
|     apu_waddr_ex_o_reg     | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|   regfile_waddr_ex_o_reg   | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|    regfile_we_ex_o_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| regfile_alu_waddr_ex_o_reg | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|  regfile_alu_we_ex_o_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  prepost_useincr_ex_o_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    csr_access_ex_o_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      csr_op_ex_o_reg       | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|      data_we_ex_o_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     data_type_ex_o_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   data_sign_ext_ex_o_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  data_reg_offset_ex_o_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     data_req_ex_o_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  data_load_event_ex_o_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  data_misaligned_ex_o_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        pc_ex_o_reg         | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
======================================================================================
Presto compilation completed successfully.
Information: Building the design 'riscv_ex_stage' instantiated from design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800' with
	the parameters "FPU=0,FP_DIVSQRT=0,SHARED_FP=0,SHARED_DSP_MULT=0,SHARED_INT_DIV=0,APU_NARGS_CPU=3,APU_WOP_CPU=6,APU_NDSFLAGS_CPU=15,APU_NUSFLAGS_CPU=5". (HDL-193)

Inferred memory devices in process
	in routine riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5 line 530 in file
		'../../rtl/riscv_ex_stage.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
|  regfile_we_lsu_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| regfile_waddr_lsu_reg | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
=================================================================================
Presto compilation completed successfully.
Information: Building the design 'riscv_load_store_unit'. (HDL-193)
Warning:  ../../rtl/riscv_load_store_unit.sv:354: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 89 in file
	'../../rtl/riscv_load_store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            91            |    auto/auto     |
|            96            |    auto/auto     |
|           105            |    auto/auto     |
|           118            |    auto/auto     |
|           133            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 147 in file
	'../../rtl/riscv_load_store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           149            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 194 in file
	'../../rtl/riscv_load_store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           196            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 205 in file
	'../../rtl/riscv_load_store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           207            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 251 in file
	'../../rtl/riscv_load_store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           253            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 296 in file
	'../../rtl/riscv_load_store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           298            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 345 in file
	'../../rtl/riscv_load_store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           354            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 458 in file
	'../../rtl/riscv_load_store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           464            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine riscv_load_store_unit line 159 in file
		'../../rtl/riscv_load_store_unit.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_we_q_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   data_type_q_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| rdata_offset_q_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| data_sign_ext_q_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine riscv_load_store_unit line 307 in file
		'../../rtl/riscv_load_store_unit.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rdata_q_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       CS_reg        | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'riscv_cs_registers' instantiated from design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800' with
	the parameters "N_EXT_CNT=0,FPU=0,APU=0,PULP_SECURE=1,USE_PMP=1,N_PMP_ENTRIES=16". (HDL-193)
Warning:  ../../rtl/riscv_cs_registers.sv:191: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../rtl/riscv_cs_registers.sv:309: Comparison against '?', 'x', or 'z' values is always false. It may cause simulation/synthesis mismatch.  (ELAB-310)
Warning:  ../../rtl/riscv_cs_registers.sv:484: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../rtl/riscv_cs_registers.sv:991: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../rtl/riscv_cs_registers.sv:1017: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../rtl/riscv_cs_registers.sv:872: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../rtl/riscv_cs_registers.sv:366: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Statistics for case statements in always block at line 307 in file
	'../../rtl/riscv_cs_registers.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           309            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 457 in file
	'../../rtl/riscv_cs_registers.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           486            |     no/auto      |
|           597            |    user/user     |
|           601            |    user/user     |
|           611            |    user/user     |
|           688            |    user/user     |
===============================================

Statistics for case statements in always block at line 867 in file
	'../../rtl/riscv_cs_registers.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           872            |    user/user     |
===============================================

Statistics for case statements in always block at line 1084 in file
	'../../rtl/riscv_cs_registers.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1095           |    user/user     |
===============================================

Statistics for case statements in always block at line 1131 in file
	'../../rtl/riscv_cs_registers.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1139           |    user/user     |
===============================================

Statistics for case statements in always block at line 1172 in file
	'../../rtl/riscv_cs_registers.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1178           |    user/user     |
|           1187           |    user/user     |
===============================================

Inferred memory devices in process
	in routine riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16 line 935 in file
		'../../rtl/riscv_cs_registers.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    pmp_reg_q_reg    | Flip-flop |  640  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16 line 952 in file
		'../../rtl/riscv_cs_registers.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   priv_lvl_q_reg    | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
|     uepc_q_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    ucause_q_reg     | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|     mtvec_q_reg     | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
|     utvec_q_reg     | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16 line 987 in file
		'../../rtl/riscv_cs_registers.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   mscratch_q_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    mstatus_q_reg    | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|    mstatus_q_reg    | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
|     mepc_q_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    mcause_q_reg     | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|     depc_q_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     dcsr_q_reg      | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|     dcsr_q_reg      | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
|   dscratch0_q_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   dscratch1_q_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16 line 1197 in file
		'../../rtl/riscv_cs_registers.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     PCCR_q_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   id_valid_q_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     PCER_q_reg      | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
|     PCMR_q_reg      | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
|   PCCR_inc_q_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'riscv_pmp' instantiated from design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800' with
	the parameters "N_PMP_ENTRIES=16". (HDL-193)
Warning:  ../../rtl/riscv_pmp.sv:187: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../rtl/riscv_pmp.sv:187: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../rtl/riscv_pmp.sv:187: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../rtl/riscv_pmp.sv:187: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../rtl/riscv_pmp.sv:187: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../rtl/riscv_pmp.sv:187: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../rtl/riscv_pmp.sv:187: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../rtl/riscv_pmp.sv:187: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../rtl/riscv_pmp.sv:187: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../rtl/riscv_pmp.sv:187: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../rtl/riscv_pmp.sv:187: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../rtl/riscv_pmp.sv:187: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../rtl/riscv_pmp.sv:187: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../rtl/riscv_pmp.sv:187: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../rtl/riscv_pmp.sv:187: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../rtl/riscv_pmp.sv:187: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 181 in file
	'../../rtl/riscv_pmp.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           187            |    auto/auto     |
|           231            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 575 in file
	'../../rtl/riscv_pmp.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           582            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 673 in file
	'../../rtl/riscv_pmp.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           677            |    user/user     |
===============================================

Statistics for case statements in always block at line 704 in file
	'../../rtl/riscv_pmp.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           712            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine riscv_pmp_N_PMP_ENTRIES16 line 695 in file
		'../../rtl/riscv_pmp.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| data_err_state_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully.
Information: Building the design 'riscv_prefetch_L0_buffer'. (HDL-193)

Statistics for case statements in always block at line 141 in file
	'../../rtl/riscv_prefetch_L0_buffer.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           145            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 204 in file
	'../../rtl/riscv_prefetch_L0_buffer.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           221            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine riscv_prefetch_L0_buffer line 517 in file
		'../../rtl/riscv_prefetch_L0_buffer.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  rdata_last_q_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     addr_q_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    is_hwlp_q_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       CS_reg        | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
==================================================================
|       block name/line        | Inputs | Outputs | # sel inputs |
==================================================================
| riscv_prefetch_L0_buffer/136 |   4    |   32    |      2       |
==================================================================
Presto compilation completed successfully.
Information: Building the design 'riscv_hwloop_controller' instantiated from design 'riscv_if_stage_2_128_0_1a110800' with
	the parameters "N_REGS=2". (HDL-193)

Statistics for case statements in always block at line 60 in file
	'../../rtl/riscv_hwloop_controller.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            69            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'riscv_compressed_decoder' instantiated from design 'riscv_if_stage_2_128_0_1a110800' with
	the parameters "FPU=0". (HDL-193)

Statistics for case statements in always block at line 52 in file
	'../../rtl/riscv_compressed_decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            57            |    user/user     |
|            60            |    user/user     |
|           117            |    user/user     |
|           151            |    user/user     |
|           167            |    user/user     |
|           211            |    user/user     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'register_file_test_wrap' instantiated from design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' with
	the parameters "ADDR_WIDTH=6,FPU=0,Zfinx=0". (HDL-193)

Inferred memory devices in process
	in routine register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0 line 114 in file
		'../../rtl/register_file_test_wrap.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| TestReadAddr_Q_reg  | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'riscv_decoder' instantiated from design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' with
	the parameters "FPU=0,FP_DIVSQRT=0,PULP_SECURE=1,SHARED_FP=0,SHARED_DSP_MULT=0,SHARED_INT_MULT=0,SHARED_INT_DIV=0,SHARED_FP_DIVSQRT=0,WAPUTYPE=0,APU_WOP_CPU=6". (HDL-193)
Warning:  ../../rtl/riscv_decoder.sv:1259: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../rtl/riscv_decoder.sv:1750: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../rtl/riscv_decoder.sv:878: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../rtl/riscv_decoder.sv:1000: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../rtl/riscv_decoder.sv:1372: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../rtl/riscv_decoder.sv:1352: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../rtl/riscv_decoder.sv:1408: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../rtl/riscv_decoder.sv:1391: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../rtl/riscv_decoder.sv:1445: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../rtl/riscv_decoder.sv:1427: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../rtl/riscv_decoder.sv:1513: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../rtl/riscv_decoder.sv:1492: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../rtl/riscv_decoder.sv:1542: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../rtl/riscv_decoder.sv:1583: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../rtl/riscv_decoder.sv:1638: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../rtl/riscv_decoder.sv:1675: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../rtl/riscv_decoder.sv:1253: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../rtl/riscv_decoder.sv:1810: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../rtl/riscv_decoder.sv:1745: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../rtl/riscv_decoder.sv:1883: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../rtl/riscv_decoder.sv:1886: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../rtl/riscv_decoder.sv:1892: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../rtl/riscv_decoder.sv:1864: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../rtl/riscv_decoder.sv:1927: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../rtl/riscv_decoder.sv:1930: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../rtl/riscv_decoder.sv:1936: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../rtl/riscv_decoder.sv:1909: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../rtl/riscv_decoder.sv:674: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Statistics for case statements in always block at line 210 in file
	'../../rtl/riscv_decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           305            |    user/user     |
|           354            |    user/user     |
|           416            |    user/user     |
|           451            |    user/user     |
|           468            |    user/user     |
|           523            |    user/user     |
|           567            |    user/user     |
|           619            |    user/user     |
|           1083           |    user/user     |
|           1951           |    auto/auto     |
|           1992           |    auto/auto     |
|           2016           |    auto/auto     |
|           2070           |    user/user     |
|           2255           |    user/user     |
|           2278           |    user/user     |
|           2342           |    user/user     |
|           2379           |    user/user     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'riscv_controller' instantiated from design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' with
	the parameters "FPU=0". (HDL-193)

Statistics for case statements in always block at line 231 in file
	'../../rtl/riscv_controller.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           298            |    user/user     |
|           440            |    user/user     |
|           481            |    user/user     |
|           568            |    user/user     |
|           769            |    user/user     |
|           829            |    user/user     |
===============================================

Inferred memory devices in process
	in routine riscv_controller_FPU0 line 1058 in file
		'../../rtl/riscv_controller.sv'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
| instr_valid_irq_flush_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       ctrl_fsm_cs_reg       | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|       jump_done_q_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       data_err_q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      debug_mode_q_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     illegal_insn_q_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=======================================================================================
Presto compilation completed successfully.
Information: Building the design 'riscv_int_controller' instantiated from design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' with
	the parameters "PULP_SECURE=1". (HDL-193)
Warning:  ../../rtl/riscv_int_controller.sv:79: Case statement marked unique does not cover all possible conditions. (VER-504)
Warning:  ../../rtl/riscv_int_controller.sv:79: Case statement marked unique does not cover all possible conditions. (VER-504)

Statistics for case statements in always block at line 69 in file
	'../../rtl/riscv_int_controller.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            79            |    user/user     |
|            92            |    user/user     |
===============================================

Inferred memory devices in process
	in routine riscv_int_controller_PULP_SECURE1 line 69 in file
		'../../rtl/riscv_int_controller.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   exc_ctrl_cs_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|    irq_id_q_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|    irq_sec_q_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'riscv_hwloop_regs' instantiated from design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' with
	the parameters "N_REGS=2". (HDL-193)

Inferred memory devices in process
	in routine riscv_hwloop_regs_N_REGS2 line 69 in file
		'../../rtl/riscv_hwloop_regs.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  hwlp_start_q_reg   | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine riscv_hwloop_regs_N_REGS2 line 85 in file
		'../../rtl/riscv_hwloop_regs.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   hwlp_end_q_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine riscv_hwloop_regs_N_REGS2 line 106 in file
		'../../rtl/riscv_hwloop_regs.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| hwlp_counter_q_reg  | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'riscv_alu' instantiated from design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' with
	the parameters "SHARED_INT_DIV=0,FPU=0". (HDL-193)
Warning:  ../../rtl/riscv_alu.sv:173: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../rtl/riscv_alu.sv:270: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../rtl/riscv_alu.sv:277: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../rtl/riscv_alu.sv:278: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../rtl/riscv_alu.sv:283: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../rtl/riscv_alu.sv:284: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../rtl/riscv_alu.sv:285: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../rtl/riscv_alu.sv:286: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../rtl/riscv_alu.sv:669: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 120 in file
	'../../rtl/riscv_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           144            |    auto/auto     |
|           158            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 217 in file
	'../../rtl/riscv_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           219            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 272 in file
	'../../rtl/riscv_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           274            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 341 in file
	'../../rtl/riscv_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           345            |    user/user     |
|           361            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 387 in file
	'../../rtl/riscv_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           395            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 424 in file
	'../../rtl/riscv_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           428            |    user/user     |
===============================================

Statistics for case statements in always block at line 603 in file
	'../../rtl/riscv_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           610            |    user/user     |
|           647            |    user/user     |
|           666            |    user/user     |
|           669            |    user/user     |
===============================================

Statistics for case statements in always block at line 700 in file
	'../../rtl/riscv_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           705            |    user/user     |
|           708            |    user/user     |
|           728            |    user/user     |
|           748            |    user/user     |
|           769            |    user/user     |
===============================================

Statistics for case statements in always block at line 866 in file
	'../../rtl/riscv_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           870            |     no/auto      |
===============================================

Statistics for case statements in always block at line 900 in file
	'../../rtl/riscv_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           903            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 991 in file
	'../../rtl/riscv_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           995            |    user/user     |
===============================================

Statistics for case statements in always block at line 1074 in file
	'../../rtl/riscv_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1078           |    user/user     |
===============================================
Statistics for MUX_OPs
========================================================================
|          block name/line           | Inputs | Outputs | # sel inputs |
========================================================================
| riscv_alu_SHARED_INT_DIV0_FPU0/947 |   32   |    1    |      5       |
========================================================================
Presto compilation completed successfully.
Information: Building the design 'riscv_mult' instantiated from design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' with
	the parameters "SHARED_DSP_MULT=0". (HDL-193)
Warning:  ../../rtl/riscv_mult.sv:114: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../rtl/riscv_mult.sv:116: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../rtl/riscv_mult.sv:117: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../rtl/riscv_mult.sv:120: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../rtl/riscv_mult.sv:233: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../rtl/riscv_mult.sv:271: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../rtl/riscv_mult.sv:272: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../rtl/riscv_mult.sv:273: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../rtl/riscv_mult.sv:274: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../rtl/riscv_mult.sv:276: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../rtl/riscv_mult.sv:288: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../rtl/riscv_mult.sv:289: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../rtl/riscv_mult.sv:291: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../rtl/riscv_mult.sv:292: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../rtl/riscv_mult.sv:294: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../rtl/riscv_mult.sv:295: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 132 in file
	'../../rtl/riscv_mult.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           145            |     no/auto      |
===============================================

Statistics for case statements in always block at line 312 in file
	'../../rtl/riscv_mult.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           316            |    user/user     |
===============================================

Inferred memory devices in process
	in routine riscv_mult_SHARED_DSP_MULT0 line 205 in file
		'../../rtl/riscv_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  mulh_carry_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     mulh_CS_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'riscv_L0_buffer' instantiated from design 'riscv_prefetch_L0_buffer' with
	the parameters "RDATA_IN_WIDTH=128". (HDL-193)

Statistics for case statements in always block at line 58 in file
	'../../rtl/riscv_L0_buffer.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            68            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine riscv_L0_buffer_RDATA_IN_WIDTH128 line 241 in file
		'../../rtl/riscv_L0_buffer.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_q_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       CS_reg        | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|    L0_buffer_reg    | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'riscv_register_file' instantiated from design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0' with
	the parameters "ADDR_WIDTH=6,DATA_WIDTH=32,FPU=0,Zfinx=0". (HDL-193)
Warning:  ../../rtl/riscv_register_file.sv:112: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../rtl/riscv_register_file.sv:122: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0 line 136 in file
		'../../rtl/riscv_register_file.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0 line 150 in file
		'../../rtl/riscv_register_file.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  992  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
=================================================================================================
|                      block name/line                        | Inputs | Outputs | # sel inputs |
=================================================================================================
| riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0/96 |   32   |   32    |      5       |
| riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0/97 |   32   |   32    |      5       |
| riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0/98 |   32   |   32    |      5       |
=================================================================================================
Presto compilation completed successfully.
Information: Building the design 'alu_popcnt'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'alu_ff'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'riscv_alu_div'. (HDL-193)
Warning:  ../../rtl/riscv_alu_div.sv:100: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../rtl/riscv_alu_div.sv:107: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 122 in file
	'../../rtl/riscv_alu_div.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           135            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine riscv_alu_div line 190 in file
		'../../rtl/riscv_alu_div.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ResInv_SP_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    State_SP_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     AReg_DP_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     BReg_DP_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    ResReg_DP_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Cnt_DP_reg      | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|    RemSel_SP_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   CompInv_SP_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
link

  Linking design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  NangateOpenCellLibrary (library) /home/s281316/testing_fault_tolerance/RISCV_LBIST/syn/techlib/NangateOpenCellLibrary_typical_ccs_scan.db
  dw_foundation.sldb (library) /eda/synopsys/2018-19/RHELx86/SYN_2018.06-SP4/libraries/syn/dw_foundation.sldb

1
uniquify
1
check_design 
 
****************************************
check_design summary:
Version:     O-2018.06-SP4
Date:        Fri Dec 24 12:05:35 2021
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    871
    Unconnected ports (LINT-28)                                   314
    Feedthrough (LINT-29)                                         104
    Shorted outputs (LINT-31)                                     240
    Constant outputs (LINT-52)                                    213

Cells                                                             198
    Cells do not drive (LINT-1)                                   115
    Connected to power or ground (LINT-32)                          3
    Leaf pins connected to undriven nets (LINT-58)                 40
    Cells have undriven hier pins (LINT-59)                        39
    Hier pins without driver and load (LINT-60)                     1

Nets                                                               47
    Unloaded nets (LINT-2)                                         47
--------------------------------------------------------------------------------

Warning: In design 'riscv_if_stage_2_128_0_1a110800', cell 'B_29' does not drive any nets. (LINT-1)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', cell 'B_91' does not drive any nets. (LINT-1)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', cell 'B_92' does not drive any nets. (LINT-1)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', cell 'B_93' does not drive any nets. (LINT-1)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', cell 'B_94' does not drive any nets. (LINT-1)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', cell 'B_95' does not drive any nets. (LINT-1)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', cell 'B_96' does not drive any nets. (LINT-1)
Warning: In design 'riscv_load_store_unit', cell 'C1367' does not drive any nets. (LINT-1)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16', cell 'B_154' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C12830' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C12833' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C12835' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C12875' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C12878' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C12880' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C12920' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C12923' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C12925' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C12965' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C12968' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C12970' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C13010' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C13013' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C13015' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C13055' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C13058' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C13060' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C13100' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C13103' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C13105' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C13145' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C13148' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C13150' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C13190' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C13193' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C13195' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C13235' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C13238' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C13240' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C13280' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C13283' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C13285' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C13325' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C13328' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C13330' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C13370' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C13373' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C13375' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C13415' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C13418' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C13420' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C13460' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C13463' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C13465' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C13505' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C13508' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C13510' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C13582' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C13585' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C13587' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C13631' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C13634' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C13636' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C13680' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C13683' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C13685' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C13729' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C13732' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C13734' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C13778' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C13781' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C13783' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C13827' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C13830' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C13832' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C13876' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C13879' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C13881' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C13925' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C13928' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C13930' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C13974' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C13977' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C13979' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C14023' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C14026' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C14028' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C14072' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C14075' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C14077' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C14121' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C14124' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C14126' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C14170' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C14173' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C14175' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C14219' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C14222' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C14224' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C14268' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C14271' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C14273' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C14317' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C14320' does not drive any nets. (LINT-1)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', cell 'C14322' does not drive any nets. (LINT-1)
Warning: In design 'riscv_prefetch_L0_buffer', cell 'B_40' does not drive any nets. (LINT-1)
Warning: In design 'riscv_prefetch_L0_buffer', cell 'B_41' does not drive any nets. (LINT-1)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', cell 'C3450' does not drive any nets. (LINT-1)
Warning: In design 'riscv_alu_SHARED_INT_DIV0_FPU0', cell 'B_124' does not drive any nets. (LINT-1)
Warning: In design 'riscv_alu_SHARED_INT_DIV0_FPU0', cell 'B_125' does not drive any nets. (LINT-1)
Warning: In design 'riscv_alu_SHARED_INT_DIV0_FPU0', cell 'B_126' does not drive any nets. (LINT-1)
Warning: In design 'riscv_alu_div', cell 'B_12' does not drive any nets. (LINT-1)
Warning: In design 'riscv_alu_div', cell 'B_13' does not drive any nets. (LINT-1)
Warning: In design 'riscv_alu_div', cell 'B_14' does not drive any nets. (LINT-1)
Warning: In design 'riscv_alu_div', cell 'C823' does not drive any nets. (LINT-1)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', net 'apu_ready_wb' driven by pin 'ex_stage_i/apu_ready_wb_o' has no loads. (LINT-2)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', net 'apu_type_ex[0]' driven by pin 'id_stage_i/apu_type_ex_o[0]' has no loads. (LINT-2)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', net 'apu_type_ex[-1]' driven by pin 'id_stage_i/apu_type_ex_o[-1]' has no loads. (LINT-2)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', net 'exc_cause[5]' driven by pin 'id_stage_i/exc_cause_o[5]' has no loads. (LINT-2)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', net 'id_stage_i/fp_rnd_mode[0]' driven by pin 'id_stage_i/decoder_i/fp_rnd_mode_o[0]' has no loads. (LINT-2)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', net 'id_stage_i/fp_rnd_mode[1]' driven by pin 'id_stage_i/decoder_i/fp_rnd_mode_o[1]' has no loads. (LINT-2)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', net 'id_stage_i/fp_rnd_mode[2]' driven by pin 'id_stage_i/decoder_i/fp_rnd_mode_o[2]' has no loads. (LINT-2)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', net 'id_stage_i/apu_flags_src[0]' driven by pin 'id_stage_i/decoder_i/apu_flags_src_o[0]' has no loads. (LINT-2)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', net 'id_stage_i/apu_flags_src[-1]' driven by pin 'id_stage_i/decoder_i/apu_flags_src_o[-1]' has no loads. (LINT-2)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', net 'id_stage_i/fpu_int_fmt[0]' driven by pin 'id_stage_i/decoder_i/fpu_int_fmt_o[0]' has no loads. (LINT-2)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', net 'id_stage_i/fpu_src_fmt[0]' driven by pin 'id_stage_i/decoder_i/fpu_src_fmt_o[0]' has no loads. (LINT-2)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', net 'id_stage_i/fpu_src_fmt[1]' driven by pin 'id_stage_i/decoder_i/fpu_src_fmt_o[1]' has no loads. (LINT-2)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', net 'id_stage_i/fpu_src_fmt[2]' driven by pin 'id_stage_i/decoder_i/fpu_src_fmt_o[2]' has no loads. (LINT-2)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', net 'id_stage_i/fpu_dst_fmt[0]' driven by pin 'id_stage_i/decoder_i/fpu_dst_fmt_o[0]' has no loads. (LINT-2)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', net 'id_stage_i/fpu_dst_fmt[1]' driven by pin 'id_stage_i/decoder_i/fpu_dst_fmt_o[1]' has no loads. (LINT-2)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', net 'id_stage_i/fpu_dst_fmt[2]' driven by pin 'id_stage_i/decoder_i/fpu_dst_fmt_o[2]' has no loads. (LINT-2)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', net 'id_stage_i/fpu_int_fmt[1]' driven by pin 'id_stage_i/decoder_i/fpu_int_fmt_o[1]' has no loads. (LINT-2)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', net 'if_stage_i/prefetch_128.prefetch_buffer_i/addr_L0[0]' driven by pin 'if_stage_i/prefetch_128.prefetch_buffer_i/L0_buffer_i/addr_o[0]' has no loads. (LINT-2)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', net 'if_stage_i/prefetch_128.prefetch_buffer_i/addr_L0[4]' driven by pin 'if_stage_i/prefetch_128.prefetch_buffer_i/L0_buffer_i/addr_o[4]' has no loads. (LINT-2)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', net 'if_stage_i/prefetch_128.prefetch_buffer_i/addr_L0[5]' driven by pin 'if_stage_i/prefetch_128.prefetch_buffer_i/L0_buffer_i/addr_o[5]' has no loads. (LINT-2)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', net 'if_stage_i/prefetch_128.prefetch_buffer_i/addr_L0[6]' driven by pin 'if_stage_i/prefetch_128.prefetch_buffer_i/L0_buffer_i/addr_o[6]' has no loads. (LINT-2)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', net 'if_stage_i/prefetch_128.prefetch_buffer_i/addr_L0[7]' driven by pin 'if_stage_i/prefetch_128.prefetch_buffer_i/L0_buffer_i/addr_o[7]' has no loads. (LINT-2)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', net 'if_stage_i/prefetch_128.prefetch_buffer_i/addr_L0[8]' driven by pin 'if_stage_i/prefetch_128.prefetch_buffer_i/L0_buffer_i/addr_o[8]' has no loads. (LINT-2)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', net 'if_stage_i/prefetch_128.prefetch_buffer_i/addr_L0[9]' driven by pin 'if_stage_i/prefetch_128.prefetch_buffer_i/L0_buffer_i/addr_o[9]' has no loads. (LINT-2)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', net 'if_stage_i/prefetch_128.prefetch_buffer_i/addr_L0[10]' driven by pin 'if_stage_i/prefetch_128.prefetch_buffer_i/L0_buffer_i/addr_o[10]' has no loads. (LINT-2)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', net 'if_stage_i/prefetch_128.prefetch_buffer_i/addr_L0[11]' driven by pin 'if_stage_i/prefetch_128.prefetch_buffer_i/L0_buffer_i/addr_o[11]' has no loads. (LINT-2)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', net 'if_stage_i/prefetch_128.prefetch_buffer_i/addr_L0[12]' driven by pin 'if_stage_i/prefetch_128.prefetch_buffer_i/L0_buffer_i/addr_o[12]' has no loads. (LINT-2)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', net 'if_stage_i/prefetch_128.prefetch_buffer_i/addr_L0[13]' driven by pin 'if_stage_i/prefetch_128.prefetch_buffer_i/L0_buffer_i/addr_o[13]' has no loads. (LINT-2)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', net 'if_stage_i/prefetch_128.prefetch_buffer_i/addr_L0[14]' driven by pin 'if_stage_i/prefetch_128.prefetch_buffer_i/L0_buffer_i/addr_o[14]' has no loads. (LINT-2)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', net 'if_stage_i/prefetch_128.prefetch_buffer_i/addr_L0[15]' driven by pin 'if_stage_i/prefetch_128.prefetch_buffer_i/L0_buffer_i/addr_o[15]' has no loads. (LINT-2)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', net 'if_stage_i/prefetch_128.prefetch_buffer_i/addr_L0[16]' driven by pin 'if_stage_i/prefetch_128.prefetch_buffer_i/L0_buffer_i/addr_o[16]' has no loads. (LINT-2)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', net 'if_stage_i/prefetch_128.prefetch_buffer_i/addr_L0[17]' driven by pin 'if_stage_i/prefetch_128.prefetch_buffer_i/L0_buffer_i/addr_o[17]' has no loads. (LINT-2)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', net 'if_stage_i/prefetch_128.prefetch_buffer_i/addr_L0[18]' driven by pin 'if_stage_i/prefetch_128.prefetch_buffer_i/L0_buffer_i/addr_o[18]' has no loads. (LINT-2)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', net 'if_stage_i/prefetch_128.prefetch_buffer_i/addr_L0[19]' driven by pin 'if_stage_i/prefetch_128.prefetch_buffer_i/L0_buffer_i/addr_o[19]' has no loads. (LINT-2)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', net 'if_stage_i/prefetch_128.prefetch_buffer_i/addr_L0[20]' driven by pin 'if_stage_i/prefetch_128.prefetch_buffer_i/L0_buffer_i/addr_o[20]' has no loads. (LINT-2)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', net 'if_stage_i/prefetch_128.prefetch_buffer_i/addr_L0[21]' driven by pin 'if_stage_i/prefetch_128.prefetch_buffer_i/L0_buffer_i/addr_o[21]' has no loads. (LINT-2)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', net 'if_stage_i/prefetch_128.prefetch_buffer_i/addr_L0[22]' driven by pin 'if_stage_i/prefetch_128.prefetch_buffer_i/L0_buffer_i/addr_o[22]' has no loads. (LINT-2)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', net 'if_stage_i/prefetch_128.prefetch_buffer_i/addr_L0[23]' driven by pin 'if_stage_i/prefetch_128.prefetch_buffer_i/L0_buffer_i/addr_o[23]' has no loads. (LINT-2)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', net 'if_stage_i/prefetch_128.prefetch_buffer_i/addr_L0[24]' driven by pin 'if_stage_i/prefetch_128.prefetch_buffer_i/L0_buffer_i/addr_o[24]' has no loads. (LINT-2)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', net 'if_stage_i/prefetch_128.prefetch_buffer_i/addr_L0[25]' driven by pin 'if_stage_i/prefetch_128.prefetch_buffer_i/L0_buffer_i/addr_o[25]' has no loads. (LINT-2)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', net 'if_stage_i/prefetch_128.prefetch_buffer_i/addr_L0[26]' driven by pin 'if_stage_i/prefetch_128.prefetch_buffer_i/L0_buffer_i/addr_o[26]' has no loads. (LINT-2)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', net 'if_stage_i/prefetch_128.prefetch_buffer_i/addr_L0[27]' driven by pin 'if_stage_i/prefetch_128.prefetch_buffer_i/L0_buffer_i/addr_o[27]' has no loads. (LINT-2)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', net 'if_stage_i/prefetch_128.prefetch_buffer_i/addr_L0[28]' driven by pin 'if_stage_i/prefetch_128.prefetch_buffer_i/L0_buffer_i/addr_o[28]' has no loads. (LINT-2)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', net 'if_stage_i/prefetch_128.prefetch_buffer_i/addr_L0[29]' driven by pin 'if_stage_i/prefetch_128.prefetch_buffer_i/L0_buffer_i/addr_o[29]' has no loads. (LINT-2)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', net 'if_stage_i/prefetch_128.prefetch_buffer_i/addr_L0[30]' driven by pin 'if_stage_i/prefetch_128.prefetch_buffer_i/L0_buffer_i/addr_o[30]' has no loads. (LINT-2)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', net 'if_stage_i/prefetch_128.prefetch_buffer_i/addr_L0[31]' driven by pin 'if_stage_i/prefetch_128.prefetch_buffer_i/L0_buffer_i/addr_o[31]' has no loads. (LINT-2)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', net 'if_stage_i/prefetch_128.prefetch_buffer_i/valid_L0' driven by pin 'if_stage_i/prefetch_128.prefetch_buffer_i/L0_buffer_i/valid_o' has no loads. (LINT-2)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'boot_addr_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_flags_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_flags_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_flags_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_flags_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_flags_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_if_stage_2_128_0_1a110800', port 'instr_err_pmp_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_if_stage_2_128_0_1a110800', port 'mepc_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_if_stage_2_128_0_1a110800', port 'uepc_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_if_stage_2_128_0_1a110800', port 'depc_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_if_stage_2_128_0_1a110800', port 'jump_target_id_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_if_stage_2_128_0_1a110800', port 'jump_target_ex_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'fregfile_disable_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'fpu_prec_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'fpu_prec_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'fpu_prec_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'fpu_prec_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'fpu_prec_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_op_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_op_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_op_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_op_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_op_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_op_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_lat_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_lat_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[2][31]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[2][30]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[2][29]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[2][28]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[2][27]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[2][26]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[2][25]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[2][24]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[2][23]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[2][22]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[2][21]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[2][20]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[2][19]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[2][18]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[2][17]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[2][16]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[2][15]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[2][14]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[2][13]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[2][12]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[2][11]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[2][10]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[2][9]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[2][8]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[2][7]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[2][6]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[2][5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[2][4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[2][3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[2][2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[2][1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[2][0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[1][31]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[1][30]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[1][29]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[1][28]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[1][27]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[1][26]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[1][25]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[1][24]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[1][23]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[1][22]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[1][21]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[1][20]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[1][19]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[1][18]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[1][17]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[1][16]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[1][15]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[1][14]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[1][13]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[1][12]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[1][11]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[1][10]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[1][9]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[1][8]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[1][7]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[1][6]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[1][5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[1][4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[1][3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[1][2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[1][1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[1][0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[0][31]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[0][30]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[0][29]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[0][28]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[0][27]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[0][26]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[0][25]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[0][24]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[0][23]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[0][22]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[0][21]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[0][20]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[0][19]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[0][18]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[0][17]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[0][16]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[0][15]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[0][14]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[0][13]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[0][12]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[0][11]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[0][10]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[0][9]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[0][8]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[0][7]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[0][6]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[0][5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[0][4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[0][3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[0][2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[0][1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[0][0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_waddr_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_waddr_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_waddr_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_waddr_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_waddr_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_waddr_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_flags_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_flags_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_flags_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_flags_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_flags_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_flags_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_flags_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_flags_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_flags_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_flags_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_flags_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_flags_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_flags_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_flags_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_flags_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_read_regs_i[2][5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_read_regs_i[2][4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_read_regs_i[2][3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_read_regs_i[2][2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_read_regs_i[2][1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_read_regs_i[2][0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_read_regs_i[1][5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_read_regs_i[1][4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_read_regs_i[1][3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_read_regs_i[1][2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_read_regs_i[1][1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_read_regs_i[1][0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_read_regs_i[0][5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_read_regs_i[0][4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_read_regs_i[0][3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_read_regs_i[0][2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_read_regs_i[0][1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_read_regs_i[0][0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_read_regs_valid_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_read_regs_valid_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_read_regs_valid_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_write_regs_i[1][5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_write_regs_i[1][4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_write_regs_i[1][3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_write_regs_i[1][2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_write_regs_i[1][1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_write_regs_i[1][0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_write_regs_i[0][5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_write_regs_i[0][4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_write_regs_i[0][3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_write_regs_i[0][2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_write_regs_i[0][1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_write_regs_i[0][0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_write_regs_valid_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_write_regs_valid_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_master_gnt_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_master_valid_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_master_result_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_master_result_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_master_result_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_master_result_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_master_result_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_master_result_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_master_result_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_master_result_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_master_result_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_master_result_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_master_result_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_master_result_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_master_result_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_master_result_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_master_result_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_master_result_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_master_result_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_master_result_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_master_result_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_master_result_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_master_result_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_master_result_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_master_result_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_master_result_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_master_result_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_master_result_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_master_result_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_master_result_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_master_result_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_master_result_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_master_result_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_master_result_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16', port 'boot_addr_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16', port 'boot_addr_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16', port 'boot_addr_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16', port 'boot_addr_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16', port 'boot_addr_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16', port 'boot_addr_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16', port 'boot_addr_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16', port 'boot_addr_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16', port 'boot_addr_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16', port 'boot_addr_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16', port 'boot_addr_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16', port 'boot_addr_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16', port 'boot_addr_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16', port 'boot_addr_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16', port 'boot_addr_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16', port 'boot_addr_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16', port 'boot_addr_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16', port 'boot_addr_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16', port 'boot_addr_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16', port 'boot_addr_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16', port 'boot_addr_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16', port 'boot_addr_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16', port 'boot_addr_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16', port 'boot_addr_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16', port 'boot_addr_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16', port 'boot_addr_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16', port 'boot_addr_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16', port 'boot_addr_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16', port 'boot_addr_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16', port 'boot_addr_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16', port 'boot_addr_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16', port 'fflags_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16', port 'fflags_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16', port 'fflags_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16', port 'fflags_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16', port 'fflags_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16', port 'fflags_we_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16', port 'debug_mode_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16', port 'apu_typeconflict_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16', port 'apu_contention_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16', port 'apu_dep_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16', port 'apu_wb_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16', port 'ext_counters_i[-1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16', port 'ext_counters_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', port 'pmp_cfg_i[15][7]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', port 'pmp_cfg_i[15][6]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', port 'pmp_cfg_i[15][5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', port 'pmp_cfg_i[14][7]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', port 'pmp_cfg_i[14][6]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', port 'pmp_cfg_i[14][5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', port 'pmp_cfg_i[13][7]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', port 'pmp_cfg_i[13][6]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', port 'pmp_cfg_i[13][5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', port 'pmp_cfg_i[12][7]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', port 'pmp_cfg_i[12][6]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', port 'pmp_cfg_i[12][5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', port 'pmp_cfg_i[11][7]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', port 'pmp_cfg_i[11][6]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', port 'pmp_cfg_i[11][5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', port 'pmp_cfg_i[10][7]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', port 'pmp_cfg_i[10][6]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', port 'pmp_cfg_i[10][5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', port 'pmp_cfg_i[9][7]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', port 'pmp_cfg_i[9][6]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', port 'pmp_cfg_i[9][5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', port 'pmp_cfg_i[8][7]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', port 'pmp_cfg_i[8][6]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', port 'pmp_cfg_i[8][5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', port 'pmp_cfg_i[7][7]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', port 'pmp_cfg_i[7][6]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', port 'pmp_cfg_i[7][5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', port 'pmp_cfg_i[6][7]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', port 'pmp_cfg_i[6][6]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', port 'pmp_cfg_i[6][5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', port 'pmp_cfg_i[5][7]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', port 'pmp_cfg_i[5][6]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', port 'pmp_cfg_i[5][5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', port 'pmp_cfg_i[4][7]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', port 'pmp_cfg_i[4][6]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', port 'pmp_cfg_i[4][5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', port 'pmp_cfg_i[3][7]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', port 'pmp_cfg_i[3][6]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', port 'pmp_cfg_i[3][5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', port 'pmp_cfg_i[2][7]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', port 'pmp_cfg_i[2][6]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', port 'pmp_cfg_i[2][5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', port 'pmp_cfg_i[1][7]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', port 'pmp_cfg_i[1][6]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', port 'pmp_cfg_i[1][5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', port 'pmp_cfg_i[0][7]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', port 'pmp_cfg_i[0][6]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', port 'pmp_cfg_i[0][5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_prefetch_L0_buffer', port 'req_i' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', port 'A_T[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', port 'frm_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', port 'frm_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', port 'frm_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_controller_FPU0', port 'instr_multicycle_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0', port 'test_en_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0', port 'raddr_a_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0', port 'raddr_b_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0', port 'raddr_c_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input port 'alu_operand_c_i[31]' is connected directly to output port 'jump_target_o[31]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input port 'alu_operand_c_i[30]' is connected directly to output port 'jump_target_o[30]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input port 'alu_operand_c_i[29]' is connected directly to output port 'jump_target_o[29]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input port 'alu_operand_c_i[28]' is connected directly to output port 'jump_target_o[28]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input port 'alu_operand_c_i[27]' is connected directly to output port 'jump_target_o[27]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input port 'alu_operand_c_i[26]' is connected directly to output port 'jump_target_o[26]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input port 'alu_operand_c_i[25]' is connected directly to output port 'jump_target_o[25]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input port 'alu_operand_c_i[24]' is connected directly to output port 'jump_target_o[24]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input port 'alu_operand_c_i[23]' is connected directly to output port 'jump_target_o[23]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input port 'alu_operand_c_i[22]' is connected directly to output port 'jump_target_o[22]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input port 'alu_operand_c_i[21]' is connected directly to output port 'jump_target_o[21]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input port 'alu_operand_c_i[20]' is connected directly to output port 'jump_target_o[20]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input port 'alu_operand_c_i[19]' is connected directly to output port 'jump_target_o[19]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input port 'alu_operand_c_i[18]' is connected directly to output port 'jump_target_o[18]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input port 'alu_operand_c_i[17]' is connected directly to output port 'jump_target_o[17]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input port 'alu_operand_c_i[16]' is connected directly to output port 'jump_target_o[16]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input port 'alu_operand_c_i[15]' is connected directly to output port 'jump_target_o[15]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input port 'alu_operand_c_i[14]' is connected directly to output port 'jump_target_o[14]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input port 'alu_operand_c_i[13]' is connected directly to output port 'jump_target_o[13]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input port 'alu_operand_c_i[12]' is connected directly to output port 'jump_target_o[12]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input port 'alu_operand_c_i[11]' is connected directly to output port 'jump_target_o[11]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input port 'alu_operand_c_i[10]' is connected directly to output port 'jump_target_o[10]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input port 'alu_operand_c_i[9]' is connected directly to output port 'jump_target_o[9]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input port 'alu_operand_c_i[8]' is connected directly to output port 'jump_target_o[8]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input port 'alu_operand_c_i[7]' is connected directly to output port 'jump_target_o[7]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input port 'alu_operand_c_i[6]' is connected directly to output port 'jump_target_o[6]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input port 'alu_operand_c_i[5]' is connected directly to output port 'jump_target_o[5]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input port 'alu_operand_c_i[4]' is connected directly to output port 'jump_target_o[4]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input port 'alu_operand_c_i[3]' is connected directly to output port 'jump_target_o[3]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input port 'alu_operand_c_i[2]' is connected directly to output port 'jump_target_o[2]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input port 'alu_operand_c_i[1]' is connected directly to output port 'jump_target_o[1]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input port 'alu_operand_c_i[0]' is connected directly to output port 'jump_target_o[0]'. (LINT-29)
Warning: In design 'riscv_load_store_unit', input port 'data_we_ex_i' is connected directly to output port 'data_we_o'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', input port 'data_addr_i[31]' is connected directly to output port 'data_addr_o[31]'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', input port 'data_addr_i[30]' is connected directly to output port 'data_addr_o[30]'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', input port 'data_addr_i[29]' is connected directly to output port 'data_addr_o[29]'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', input port 'data_addr_i[28]' is connected directly to output port 'data_addr_o[28]'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', input port 'data_addr_i[27]' is connected directly to output port 'data_addr_o[27]'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', input port 'data_addr_i[26]' is connected directly to output port 'data_addr_o[26]'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', input port 'data_addr_i[25]' is connected directly to output port 'data_addr_o[25]'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', input port 'data_addr_i[24]' is connected directly to output port 'data_addr_o[24]'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', input port 'data_addr_i[23]' is connected directly to output port 'data_addr_o[23]'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', input port 'data_addr_i[22]' is connected directly to output port 'data_addr_o[22]'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', input port 'data_addr_i[21]' is connected directly to output port 'data_addr_o[21]'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', input port 'data_addr_i[20]' is connected directly to output port 'data_addr_o[20]'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', input port 'data_addr_i[19]' is connected directly to output port 'data_addr_o[19]'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', input port 'data_addr_i[18]' is connected directly to output port 'data_addr_o[18]'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', input port 'data_addr_i[17]' is connected directly to output port 'data_addr_o[17]'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', input port 'data_addr_i[16]' is connected directly to output port 'data_addr_o[16]'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', input port 'data_addr_i[15]' is connected directly to output port 'data_addr_o[15]'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', input port 'data_addr_i[14]' is connected directly to output port 'data_addr_o[14]'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', input port 'data_addr_i[13]' is connected directly to output port 'data_addr_o[13]'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', input port 'data_addr_i[12]' is connected directly to output port 'data_addr_o[12]'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', input port 'data_addr_i[11]' is connected directly to output port 'data_addr_o[11]'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', input port 'data_addr_i[10]' is connected directly to output port 'data_addr_o[10]'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', input port 'data_addr_i[9]' is connected directly to output port 'data_addr_o[9]'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', input port 'data_addr_i[8]' is connected directly to output port 'data_addr_o[8]'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', input port 'data_addr_i[7]' is connected directly to output port 'data_addr_o[7]'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', input port 'data_addr_i[6]' is connected directly to output port 'data_addr_o[6]'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', input port 'data_addr_i[5]' is connected directly to output port 'data_addr_o[5]'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', input port 'data_addr_i[4]' is connected directly to output port 'data_addr_o[4]'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', input port 'data_addr_i[3]' is connected directly to output port 'data_addr_o[3]'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', input port 'data_addr_i[2]' is connected directly to output port 'data_addr_o[2]'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', input port 'data_addr_i[1]' is connected directly to output port 'data_addr_o[1]'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', input port 'data_addr_i[0]' is connected directly to output port 'data_addr_o[0]'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', input port 'instr_addr_i[31]' is connected directly to output port 'instr_addr_o[31]'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', input port 'instr_addr_i[30]' is connected directly to output port 'instr_addr_o[30]'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', input port 'instr_addr_i[29]' is connected directly to output port 'instr_addr_o[29]'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', input port 'instr_addr_i[28]' is connected directly to output port 'instr_addr_o[28]'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', input port 'instr_addr_i[27]' is connected directly to output port 'instr_addr_o[27]'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', input port 'instr_addr_i[26]' is connected directly to output port 'instr_addr_o[26]'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', input port 'instr_addr_i[25]' is connected directly to output port 'instr_addr_o[25]'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', input port 'instr_addr_i[24]' is connected directly to output port 'instr_addr_o[24]'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', input port 'instr_addr_i[23]' is connected directly to output port 'instr_addr_o[23]'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', input port 'instr_addr_i[22]' is connected directly to output port 'instr_addr_o[22]'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', input port 'instr_addr_i[21]' is connected directly to output port 'instr_addr_o[21]'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', input port 'instr_addr_i[20]' is connected directly to output port 'instr_addr_o[20]'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', input port 'instr_addr_i[19]' is connected directly to output port 'instr_addr_o[19]'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', input port 'instr_addr_i[18]' is connected directly to output port 'instr_addr_o[18]'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', input port 'instr_addr_i[17]' is connected directly to output port 'instr_addr_o[17]'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', input port 'instr_addr_i[16]' is connected directly to output port 'instr_addr_o[16]'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', input port 'instr_addr_i[15]' is connected directly to output port 'instr_addr_o[15]'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', input port 'instr_addr_i[14]' is connected directly to output port 'instr_addr_o[14]'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', input port 'instr_addr_i[13]' is connected directly to output port 'instr_addr_o[13]'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', input port 'instr_addr_i[12]' is connected directly to output port 'instr_addr_o[12]'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', input port 'instr_addr_i[11]' is connected directly to output port 'instr_addr_o[11]'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', input port 'instr_addr_i[10]' is connected directly to output port 'instr_addr_o[10]'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', input port 'instr_addr_i[9]' is connected directly to output port 'instr_addr_o[9]'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', input port 'instr_addr_i[8]' is connected directly to output port 'instr_addr_o[8]'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', input port 'instr_addr_i[7]' is connected directly to output port 'instr_addr_o[7]'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', input port 'instr_addr_i[6]' is connected directly to output port 'instr_addr_o[6]'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', input port 'instr_addr_i[5]' is connected directly to output port 'instr_addr_o[5]'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', input port 'instr_addr_i[4]' is connected directly to output port 'instr_addr_o[4]'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', input port 'instr_addr_i[3]' is connected directly to output port 'instr_addr_o[3]'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', input port 'instr_addr_i[2]' is connected directly to output port 'instr_addr_o[2]'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', input port 'instr_addr_i[1]' is connected directly to output port 'instr_addr_o[1]'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16', input port 'instr_addr_i[0]' is connected directly to output port 'instr_addr_o[0]'. (LINT-29)
Warning: In design 'riscv_controller_FPU0', input port 'data_misaligned_i' is connected directly to output port 'misaligned_stall_o'. (LINT-29)
Warning: In design 'riscv_controller_FPU0', input port 'irq_id_ctrl_i[4]' is connected directly to output port 'irq_id_o[4]'. (LINT-29)
Warning: In design 'riscv_controller_FPU0', input port 'irq_id_ctrl_i[3]' is connected directly to output port 'irq_id_o[3]'. (LINT-29)
Warning: In design 'riscv_controller_FPU0', input port 'irq_id_ctrl_i[2]' is connected directly to output port 'irq_id_o[2]'. (LINT-29)
Warning: In design 'riscv_controller_FPU0', input port 'irq_id_ctrl_i[1]' is connected directly to output port 'irq_id_o[1]'. (LINT-29)
Warning: In design 'riscv_controller_FPU0', input port 'irq_id_ctrl_i[0]' is connected directly to output port 'irq_id_o[0]'. (LINT-29)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128', input port 'instr_gnt_i' is connected directly to output port 'fetch_gnt_o'. (LINT-29)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_type_o[-1]' is connected directly to output port 'apu_master_flags_o[0]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_type_o[-1]' is connected directly to output port 'apu_master_flags_o[1]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_type_o[-1]' is connected directly to output port 'apu_master_flags_o[2]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_type_o[-1]' is connected directly to output port 'apu_master_flags_o[3]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_type_o[-1]' is connected directly to output port 'apu_master_flags_o[4]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_type_o[-1]' is connected directly to output port 'apu_master_flags_o[5]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_type_o[-1]' is connected directly to output port 'apu_master_flags_o[6]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_type_o[-1]' is connected directly to output port 'apu_master_flags_o[7]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_type_o[-1]' is connected directly to output port 'apu_master_flags_o[8]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_type_o[-1]' is connected directly to output port 'apu_master_flags_o[9]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_type_o[-1]' is connected directly to output port 'apu_master_flags_o[10]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_type_o[-1]' is connected directly to output port 'apu_master_flags_o[11]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_type_o[-1]' is connected directly to output port 'apu_master_flags_o[12]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_type_o[-1]' is connected directly to output port 'apu_master_flags_o[13]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_type_o[-1]' is connected directly to output port 'apu_master_flags_o[14]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_type_o[-1]' is connected directly to output port 'apu_master_type_o[0]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_read_regs_valid_o[0]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_read_regs_valid_o[1]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_read_regs_valid_o[2]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_write_regs_valid_o[0]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_write_regs_valid_o[1]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_read_regs_o[0][0]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_read_regs_o[0][1]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_read_regs_o[0][2]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_read_regs_o[0][3]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_read_regs_o[0][4]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_read_regs_o[0][5]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_read_regs_o[1][0]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_read_regs_o[1][1]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_read_regs_o[1][2]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_read_regs_o[1][3]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_read_regs_o[1][4]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_read_regs_o[1][5]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_read_regs_o[2][0]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_read_regs_o[2][1]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_read_regs_o[2][2]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_read_regs_o[2][3]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_read_regs_o[2][4]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_write_regs_o[0][0]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_write_regs_o[0][1]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_write_regs_o[0][2]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_write_regs_o[0][3]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_write_regs_o[0][4]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_write_regs_o[0][5]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_write_regs_o[1][0]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_write_regs_o[1][1]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_write_regs_o[1][2]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_write_regs_o[1][3]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_write_regs_o[1][4]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_write_regs_o[1][5]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_busy_o'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'fpu_fflags_o[0]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'fpu_fflags_o[1]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'fpu_fflags_o[2]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'fpu_fflags_o[3]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'fpu_fflags_we_o'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_write_dep_o'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_read_dep_o'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_perf_type_o'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_perf_cont_o'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_perf_wb_o'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_op_o[0]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_op_o[1]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_op_o[2]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_op_o[3]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_op_o[4]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_op_o[5]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[2][0]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[2][1]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[2][2]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[2][3]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[2][4]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[2][5]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[2][6]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[2][7]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[2][8]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[2][9]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[2][10]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[2][11]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[2][12]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[2][13]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[2][14]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[2][15]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[2][16]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[2][17]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[2][18]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[2][19]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[2][20]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[2][21]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[2][22]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[2][23]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[2][24]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[2][25]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[2][26]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[2][27]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[2][28]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[2][29]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[2][30]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[2][31]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[1][0]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[1][1]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[1][2]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[1][3]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[1][4]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[1][5]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[1][6]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[1][7]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[1][8]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[1][9]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[1][10]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[1][11]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[1][12]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[1][13]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[1][14]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[1][15]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[1][16]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[1][17]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[1][18]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[1][19]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[1][20]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[1][21]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[1][22]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[1][23]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[1][24]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[1][25]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[1][26]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[1][27]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[1][28]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[1][29]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[1][30]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[1][31]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[0][0]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[0][1]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[0][2]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[0][3]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[0][4]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[0][5]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[0][6]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[0][7]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[0][8]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[0][9]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[0][10]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[0][11]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[0][12]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[0][13]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[0][14]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[0][15]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[0][16]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[0][17]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[0][18]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[0][19]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[0][20]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[0][21]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[0][22]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[0][23]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[0][24]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[0][25]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[0][26]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[0][27]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[0][28]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[0][29]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[0][30]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[0][31]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_req_o'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_ready_wb_o' is connected directly to output port 'apu_master_ready_o'. (LINT-31)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16', output port 'frm_o[2]' is connected directly to output port 'fprec_o[0]'. (LINT-31)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16', output port 'frm_o[2]' is connected directly to output port 'fprec_o[1]'. (LINT-31)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16', output port 'frm_o[2]' is connected directly to output port 'fprec_o[2]'. (LINT-31)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16', output port 'frm_o[2]' is connected directly to output port 'fprec_o[3]'. (LINT-31)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16', output port 'frm_o[2]' is connected directly to output port 'fprec_o[4]'. (LINT-31)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16', output port 'frm_o[2]' is connected directly to output port 'frm_o[0]'. (LINT-31)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16', output port 'frm_o[2]' is connected directly to output port 'frm_o[1]'. (LINT-31)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16', output port 'sec_lvl_o' is connected directly to output port 'priv_lvl_o[0]'. (LINT-31)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', output port 'rdata_a_o[31]' is connected directly to output port 'Q_T[31]'. (LINT-31)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', output port 'rdata_a_o[30]' is connected directly to output port 'Q_T[30]'. (LINT-31)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', output port 'rdata_a_o[29]' is connected directly to output port 'Q_T[29]'. (LINT-31)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', output port 'rdata_a_o[28]' is connected directly to output port 'Q_T[28]'. (LINT-31)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', output port 'rdata_a_o[27]' is connected directly to output port 'Q_T[27]'. (LINT-31)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', output port 'rdata_a_o[26]' is connected directly to output port 'Q_T[26]'. (LINT-31)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', output port 'rdata_a_o[25]' is connected directly to output port 'Q_T[25]'. (LINT-31)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', output port 'rdata_a_o[24]' is connected directly to output port 'Q_T[24]'. (LINT-31)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', output port 'rdata_a_o[23]' is connected directly to output port 'Q_T[23]'. (LINT-31)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', output port 'rdata_a_o[22]' is connected directly to output port 'Q_T[22]'. (LINT-31)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', output port 'rdata_a_o[21]' is connected directly to output port 'Q_T[21]'. (LINT-31)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', output port 'rdata_a_o[20]' is connected directly to output port 'Q_T[20]'. (LINT-31)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', output port 'rdata_a_o[19]' is connected directly to output port 'Q_T[19]'. (LINT-31)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', output port 'rdata_a_o[18]' is connected directly to output port 'Q_T[18]'. (LINT-31)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', output port 'rdata_a_o[17]' is connected directly to output port 'Q_T[17]'. (LINT-31)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', output port 'rdata_a_o[16]' is connected directly to output port 'Q_T[16]'. (LINT-31)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', output port 'rdata_a_o[15]' is connected directly to output port 'Q_T[15]'. (LINT-31)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', output port 'rdata_a_o[14]' is connected directly to output port 'Q_T[14]'. (LINT-31)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', output port 'rdata_a_o[13]' is connected directly to output port 'Q_T[13]'. (LINT-31)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', output port 'rdata_a_o[12]' is connected directly to output port 'Q_T[12]'. (LINT-31)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', output port 'rdata_a_o[11]' is connected directly to output port 'Q_T[11]'. (LINT-31)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', output port 'rdata_a_o[10]' is connected directly to output port 'Q_T[10]'. (LINT-31)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', output port 'rdata_a_o[9]' is connected directly to output port 'Q_T[9]'. (LINT-31)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', output port 'rdata_a_o[8]' is connected directly to output port 'Q_T[8]'. (LINT-31)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', output port 'rdata_a_o[7]' is connected directly to output port 'Q_T[7]'. (LINT-31)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', output port 'rdata_a_o[6]' is connected directly to output port 'Q_T[6]'. (LINT-31)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', output port 'rdata_a_o[5]' is connected directly to output port 'Q_T[5]'. (LINT-31)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', output port 'rdata_a_o[4]' is connected directly to output port 'Q_T[4]'. (LINT-31)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', output port 'rdata_a_o[3]' is connected directly to output port 'Q_T[3]'. (LINT-31)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', output port 'rdata_a_o[2]' is connected directly to output port 'Q_T[2]'. (LINT-31)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', output port 'rdata_a_o[1]' is connected directly to output port 'Q_T[1]'. (LINT-31)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', output port 'rdata_a_o[0]' is connected directly to output port 'Q_T[0]'. (LINT-31)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'reg_fp_a_o' is connected directly to output port 'apu_en_o'. (LINT-31)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'reg_fp_a_o' is connected directly to output port 'reg_fp_d_o'. (LINT-31)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'reg_fp_a_o' is connected directly to output port 'reg_fp_c_o'. (LINT-31)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'reg_fp_a_o' is connected directly to output port 'reg_fp_b_o'. (LINT-31)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'reg_fp_a_o' is connected directly to output port 'data_reg_offset_o[0]'. (LINT-31)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'reg_fp_a_o' is connected directly to output port 'data_reg_offset_o[1]'. (LINT-31)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'reg_fp_a_o' is connected directly to output port 'data_sign_extension_o[1]'. (LINT-31)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'reg_fp_a_o' is connected directly to output port 'fpu_int_fmt_o[0]'. (LINT-31)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'reg_fp_a_o' is connected directly to output port 'fpu_src_fmt_o[0]'. (LINT-31)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'reg_fp_a_o' is connected directly to output port 'fpu_src_fmt_o[1]'. (LINT-31)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'reg_fp_a_o' is connected directly to output port 'fpu_src_fmt_o[2]'. (LINT-31)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'reg_fp_a_o' is connected directly to output port 'fpu_dst_fmt_o[0]'. (LINT-31)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'reg_fp_a_o' is connected directly to output port 'fpu_dst_fmt_o[1]'. (LINT-31)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'reg_fp_a_o' is connected directly to output port 'fpu_dst_fmt_o[2]'. (LINT-31)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'reg_fp_a_o' is connected directly to output port 'fp_rnd_mode_o[0]'. (LINT-31)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'reg_fp_a_o' is connected directly to output port 'fp_rnd_mode_o[1]'. (LINT-31)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'reg_fp_a_o' is connected directly to output port 'fp_rnd_mode_o[2]'. (LINT-31)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'reg_fp_a_o' is connected directly to output port 'apu_flags_src_o[0]'. (LINT-31)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'reg_fp_a_o' is connected directly to output port 'apu_flags_src_o[-1]'. (LINT-31)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'reg_fp_a_o' is connected directly to output port 'apu_lat_o[0]'. (LINT-31)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'reg_fp_a_o' is connected directly to output port 'apu_lat_o[1]'. (LINT-31)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'reg_fp_a_o' is connected directly to output port 'apu_op_o[0]'. (LINT-31)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'reg_fp_a_o' is connected directly to output port 'apu_op_o[1]'. (LINT-31)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'reg_fp_a_o' is connected directly to output port 'apu_op_o[2]'. (LINT-31)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'reg_fp_a_o' is connected directly to output port 'apu_op_o[3]'. (LINT-31)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'reg_fp_a_o' is connected directly to output port 'apu_op_o[4]'. (LINT-31)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'reg_fp_a_o' is connected directly to output port 'apu_op_o[5]'. (LINT-31)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'reg_fp_a_o' is connected directly to output port 'apu_type_o[0]'. (LINT-31)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'reg_fp_a_o' is connected directly to output port 'apu_type_o[-1]'. (LINT-31)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'reg_fp_a_o' is connected directly to output port 'scalar_replication_c_o'. (LINT-31)
Warning: In design 'riscv_controller_FPU0', output port 'jr_stall_o' is connected directly to output port 'perf_jr_stall_o'. (LINT-31)
Warning: In design 'riscv_controller_FPU0', output port 'load_stall_o' is connected directly to output port 'perf_ld_stall_o'. (LINT-31)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128', output port 'instr_addr_o[3]' is connected directly to output port 'instr_addr_o[0]'. (LINT-31)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128', output port 'instr_addr_o[3]' is connected directly to output port 'instr_addr_o[1]'. (LINT-31)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128', output port 'instr_addr_o[3]' is connected directly to output port 'instr_addr_o[2]'. (LINT-31)
Warning: In design 'riscv_if_stage_2_128_0_1a110800', a pin on submodule 'prefetch_128.prefetch_buffer_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'req_i' is connected to logic 1. 
Warning: In design 'riscv_if_stage_2_128_0_1a110800', a pin on submodule 'prefetch_128.prefetch_buffer_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr_i[0]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BIST' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_type_o[-1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_type_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_flags_o[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_flags_o[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_flags_o[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_flags_o[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_flags_o[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_flags_o[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_flags_o[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_flags_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_flags_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_flags_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_flags_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_flags_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_flags_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_flags_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_flags_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[1][5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[1][4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[1][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[1][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[1][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[1][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[0][5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[0][4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[0][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[0][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[0][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[0][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_valid_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_valid_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_valid_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_write_regs_o[1][5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_write_regs_o[1][4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_write_regs_o[1][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_write_regs_o[1][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_write_regs_o[1][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_write_regs_o[1][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_write_regs_o[0][5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_write_regs_o[0][4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_write_regs_o[0][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_write_regs_o[0][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_write_regs_o[0][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_write_regs_o[0][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_write_regs_valid_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_write_regs_valid_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_we_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_dep_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_write_dep_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_perf_type_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_perf_cont_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_perf_wb_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_busy_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_ready_wb_o' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_req_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_ready_o' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[2][31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[2][30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[2][29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[2][28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[2][27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[2][26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[2][25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[2][24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[2][23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[2][22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[2][21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[2][20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[2][19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[2][18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[2][17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[2][16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[2][15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[2][14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[2][13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[2][12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[2][11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[2][10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[2][9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[2][8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[2][7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[2][6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[2][5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[2][4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[2][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[2][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[2][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[2][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[1][31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[1][30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[1][29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[1][28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[1][27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[1][26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[1][25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[1][24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[1][23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[1][22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[1][21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[1][20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[1][19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[1][18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[1][17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[1][16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[1][15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[1][14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[1][13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[1][12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[1][11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[1][10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[1][9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[1][8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[1][7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[1][6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[1][5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[1][4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[1][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[1][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[1][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[1][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[0][31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[0][30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[0][29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[0][28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[0][27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[0][26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[0][25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[0][24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[0][23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[0][22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[0][21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[0][20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[0][19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[0][18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[0][17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[0][16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[0][15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[0][14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[0][13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[0][12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[0][11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[0][10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[0][9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[0][8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[0][7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[0][6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[0][5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[0][4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[0][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[0][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[0][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[0][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_op_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_op_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_op_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_op_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_op_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_op_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16', output port 'frm_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16', output port 'frm_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16', output port 'frm_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16', output port 'fprec_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16', output port 'fprec_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16', output port 'fprec_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16', output port 'fprec_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16', output port 'fprec_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'reg_fp_a_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'reg_fp_b_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'reg_fp_c_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'reg_fp_d_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'scalar_replication_c_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'fpu_dst_fmt_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'fpu_dst_fmt_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'fpu_dst_fmt_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'fpu_src_fmt_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'fpu_src_fmt_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'fpu_src_fmt_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'fpu_int_fmt_o[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'fpu_int_fmt_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'apu_en_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'apu_type_o[-1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'apu_type_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'apu_op_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'apu_op_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'apu_op_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'apu_op_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'apu_op_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'apu_op_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'apu_lat_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'apu_lat_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'apu_flags_src_o[-1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'apu_flags_src_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'fp_rnd_mode_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'fp_rnd_mode_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'fp_rnd_mode_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'data_sign_extension_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'data_reg_offset_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'data_reg_offset_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128', output port 'instr_addr_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128', output port 'instr_addr_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128', output port 'instr_addr_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128', output port 'instr_addr_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', input pin 'A' of leaf cell 'I_0' is connected to undriven net 'WEN_T'.  (LINT-58)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', input pin 'A' of leaf cell 'I_1' is connected to undriven net 'CSN_T'.  (LINT-58)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', input pin 'DATA1_31' of leaf cell 'C177' is connected to undriven net 'D_T[31]'.  (LINT-58)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', input pin 'DATA1_30' of leaf cell 'C177' is connected to undriven net 'D_T[30]'.  (LINT-58)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', input pin 'DATA1_29' of leaf cell 'C177' is connected to undriven net 'D_T[29]'.  (LINT-58)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', input pin 'DATA1_28' of leaf cell 'C177' is connected to undriven net 'D_T[28]'.  (LINT-58)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', input pin 'DATA1_27' of leaf cell 'C177' is connected to undriven net 'D_T[27]'.  (LINT-58)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', input pin 'DATA1_26' of leaf cell 'C177' is connected to undriven net 'D_T[26]'.  (LINT-58)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', input pin 'DATA1_25' of leaf cell 'C177' is connected to undriven net 'D_T[25]'.  (LINT-58)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', input pin 'DATA1_24' of leaf cell 'C177' is connected to undriven net 'D_T[24]'.  (LINT-58)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', input pin 'DATA1_23' of leaf cell 'C177' is connected to undriven net 'D_T[23]'.  (LINT-58)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', input pin 'DATA1_22' of leaf cell 'C177' is connected to undriven net 'D_T[22]'.  (LINT-58)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', input pin 'DATA1_21' of leaf cell 'C177' is connected to undriven net 'D_T[21]'.  (LINT-58)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', input pin 'DATA1_20' of leaf cell 'C177' is connected to undriven net 'D_T[20]'.  (LINT-58)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', input pin 'DATA1_19' of leaf cell 'C177' is connected to undriven net 'D_T[19]'.  (LINT-58)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', input pin 'DATA1_18' of leaf cell 'C177' is connected to undriven net 'D_T[18]'.  (LINT-58)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', input pin 'DATA1_17' of leaf cell 'C177' is connected to undriven net 'D_T[17]'.  (LINT-58)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', input pin 'DATA1_16' of leaf cell 'C177' is connected to undriven net 'D_T[16]'.  (LINT-58)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', input pin 'DATA1_15' of leaf cell 'C177' is connected to undriven net 'D_T[15]'.  (LINT-58)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', input pin 'DATA1_14' of leaf cell 'C177' is connected to undriven net 'D_T[14]'.  (LINT-58)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', input pin 'DATA1_13' of leaf cell 'C177' is connected to undriven net 'D_T[13]'.  (LINT-58)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', input pin 'DATA1_12' of leaf cell 'C177' is connected to undriven net 'D_T[12]'.  (LINT-58)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', input pin 'DATA1_11' of leaf cell 'C177' is connected to undriven net 'D_T[11]'.  (LINT-58)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', input pin 'DATA1_10' of leaf cell 'C177' is connected to undriven net 'D_T[10]'.  (LINT-58)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', input pin 'DATA1_9' of leaf cell 'C177' is connected to undriven net 'D_T[9]'.  (LINT-58)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', input pin 'DATA1_8' of leaf cell 'C177' is connected to undriven net 'D_T[8]'.  (LINT-58)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', input pin 'DATA1_7' of leaf cell 'C177' is connected to undriven net 'D_T[7]'.  (LINT-58)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', input pin 'DATA1_6' of leaf cell 'C177' is connected to undriven net 'D_T[6]'.  (LINT-58)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', input pin 'DATA1_5' of leaf cell 'C177' is connected to undriven net 'D_T[5]'.  (LINT-58)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', input pin 'DATA1_4' of leaf cell 'C177' is connected to undriven net 'D_T[4]'.  (LINT-58)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', input pin 'DATA1_3' of leaf cell 'C177' is connected to undriven net 'D_T[3]'.  (LINT-58)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', input pin 'DATA1_2' of leaf cell 'C177' is connected to undriven net 'D_T[2]'.  (LINT-58)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', input pin 'DATA1_1' of leaf cell 'C177' is connected to undriven net 'D_T[1]'.  (LINT-58)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', input pin 'DATA1_0' of leaf cell 'C177' is connected to undriven net 'D_T[0]'.  (LINT-58)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', input pin 'B' of leaf cell 'C209' is connected to undriven net 'WEN_T'.  (LINT-58)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', input pin 'A' of leaf cell 'I_4' is connected to undriven net 'A_T[4]'.  (LINT-58)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', input pin 'A' of leaf cell 'I_5' is connected to undriven net 'A_T[3]'.  (LINT-58)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', input pin 'A' of leaf cell 'I_6' is connected to undriven net 'A_T[2]'.  (LINT-58)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', input pin 'A' of leaf cell 'I_7' is connected to undriven net 'A_T[1]'.  (LINT-58)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', input pin 'A' of leaf cell 'I_8' is connected to undriven net 'A_T[0]'.  (LINT-58)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input pin 'CSN_T' of hierarchical cell 'registers_i' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input pin 'WEN_T' of hierarchical cell 'registers_i' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input pin 'A_T[4]' of hierarchical cell 'registers_i' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input pin 'A_T[3]' of hierarchical cell 'registers_i' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input pin 'A_T[2]' of hierarchical cell 'registers_i' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input pin 'A_T[1]' of hierarchical cell 'registers_i' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input pin 'A_T[0]' of hierarchical cell 'registers_i' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input pin 'D_T[31]' of hierarchical cell 'registers_i' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input pin 'D_T[30]' of hierarchical cell 'registers_i' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input pin 'D_T[29]' of hierarchical cell 'registers_i' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input pin 'D_T[28]' of hierarchical cell 'registers_i' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input pin 'D_T[27]' of hierarchical cell 'registers_i' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input pin 'D_T[26]' of hierarchical cell 'registers_i' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input pin 'D_T[25]' of hierarchical cell 'registers_i' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input pin 'D_T[24]' of hierarchical cell 'registers_i' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input pin 'D_T[23]' of hierarchical cell 'registers_i' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input pin 'D_T[22]' of hierarchical cell 'registers_i' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input pin 'D_T[21]' of hierarchical cell 'registers_i' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input pin 'D_T[20]' of hierarchical cell 'registers_i' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input pin 'D_T[19]' of hierarchical cell 'registers_i' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input pin 'D_T[18]' of hierarchical cell 'registers_i' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input pin 'D_T[17]' of hierarchical cell 'registers_i' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input pin 'D_T[16]' of hierarchical cell 'registers_i' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input pin 'D_T[15]' of hierarchical cell 'registers_i' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input pin 'D_T[14]' of hierarchical cell 'registers_i' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input pin 'D_T[13]' of hierarchical cell 'registers_i' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input pin 'D_T[12]' of hierarchical cell 'registers_i' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input pin 'D_T[11]' of hierarchical cell 'registers_i' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input pin 'D_T[10]' of hierarchical cell 'registers_i' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input pin 'D_T[9]' of hierarchical cell 'registers_i' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input pin 'D_T[8]' of hierarchical cell 'registers_i' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input pin 'D_T[7]' of hierarchical cell 'registers_i' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input pin 'D_T[6]' of hierarchical cell 'registers_i' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input pin 'D_T[5]' of hierarchical cell 'registers_i' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input pin 'D_T[4]' of hierarchical cell 'registers_i' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input pin 'D_T[3]' of hierarchical cell 'registers_i' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input pin 'D_T[2]' of hierarchical cell 'registers_i' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input pin 'D_T[1]' of hierarchical cell 'registers_i' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input pin 'D_T[0]' of hierarchical cell 'registers_i' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input pin 'A_T[5]' of hierarchical cell 'registers_i' has no internal loads and is not connected to any nets. (LINT-60)
1
set_multicycle_path 2 -setup -through [get_pins id_stage_i/registers_i/riscv_register_file_i/mem_reg*/Q]
1
set_multicycle_path 1 -hold  -through [get_pins id_stage_i/registers_i/riscv_register_file_i/mem_reg*/Q]
1
set CLOCK_SPEED 2
2
create_clock      [get_ports clk_i] -period $CLOCK_SPEED -name REF_CLK
1
set_ideal_network [get_ports clk_i]
1
set core_outputs [all_outputs]
{instr_req_o instr_addr_o[31] instr_addr_o[30] instr_addr_o[29] instr_addr_o[28] instr_addr_o[27] instr_addr_o[26] instr_addr_o[25] instr_addr_o[24] instr_addr_o[23] instr_addr_o[22] instr_addr_o[21] instr_addr_o[20] instr_addr_o[19] instr_addr_o[18] instr_addr_o[17] instr_addr_o[16] instr_addr_o[15] instr_addr_o[14] instr_addr_o[13] instr_addr_o[12] instr_addr_o[11] instr_addr_o[10] instr_addr_o[9] instr_addr_o[8] instr_addr_o[7] instr_addr_o[6] instr_addr_o[5] instr_addr_o[4] instr_addr_o[3] instr_addr_o[2] instr_addr_o[1] instr_addr_o[0] data_req_o data_we_o data_be_o[3] data_be_o[2] data_be_o[1] data_be_o[0] data_addr_o[31] data_addr_o[30] data_addr_o[29] data_addr_o[28] data_addr_o[27] data_addr_o[26] data_addr_o[25] data_addr_o[24] data_addr_o[23] data_addr_o[22] data_addr_o[21] data_addr_o[20] data_addr_o[19] data_addr_o[18] data_addr_o[17] data_addr_o[16] data_addr_o[15] data_addr_o[14] data_addr_o[13] data_addr_o[12] data_addr_o[11] data_addr_o[10] data_addr_o[9] data_addr_o[8] data_addr_o[7] data_addr_o[6] data_addr_o[5] data_addr_o[4] data_addr_o[3] data_addr_o[2] data_addr_o[1] data_addr_o[0] data_wdata_o[31] data_wdata_o[30] data_wdata_o[29] data_wdata_o[28] data_wdata_o[27] data_wdata_o[26] data_wdata_o[25] data_wdata_o[24] data_wdata_o[23] data_wdata_o[22] data_wdata_o[21] data_wdata_o[20] data_wdata_o[19] data_wdata_o[18] data_wdata_o[17] data_wdata_o[16] data_wdata_o[15] data_wdata_o[14] data_wdata_o[13] data_wdata_o[12] data_wdata_o[11] data_wdata_o[10] data_wdata_o[9] data_wdata_o[8] data_wdata_o[7] data_wdata_o[6] data_wdata_o[5] data_wdata_o[4] data_wdata_o[3] ...}
set core_inputs  [remove_from_collection [all_inputs] [get_ports clk_i]]
{rst_ni clock_en_i test_en_i fregfile_disable_i boot_addr_i[31] boot_addr_i[30] boot_addr_i[29] boot_addr_i[28] boot_addr_i[27] boot_addr_i[26] boot_addr_i[25] boot_addr_i[24] boot_addr_i[23] boot_addr_i[22] boot_addr_i[21] boot_addr_i[20] boot_addr_i[19] boot_addr_i[18] boot_addr_i[17] boot_addr_i[16] boot_addr_i[15] boot_addr_i[14] boot_addr_i[13] boot_addr_i[12] boot_addr_i[11] boot_addr_i[10] boot_addr_i[9] boot_addr_i[8] boot_addr_i[7] boot_addr_i[6] boot_addr_i[5] boot_addr_i[4] boot_addr_i[3] boot_addr_i[2] boot_addr_i[1] boot_addr_i[0] core_id_i[3] core_id_i[2] core_id_i[1] core_id_i[0] cluster_id_i[5] cluster_id_i[4] cluster_id_i[3] cluster_id_i[2] cluster_id_i[1] cluster_id_i[0] instr_gnt_i instr_rvalid_i instr_rdata_i[127] instr_rdata_i[126] instr_rdata_i[125] instr_rdata_i[124] instr_rdata_i[123] instr_rdata_i[122] instr_rdata_i[121] instr_rdata_i[120] instr_rdata_i[119] instr_rdata_i[118] instr_rdata_i[117] instr_rdata_i[116] instr_rdata_i[115] instr_rdata_i[114] instr_rdata_i[113] instr_rdata_i[112] instr_rdata_i[111] instr_rdata_i[110] instr_rdata_i[109] instr_rdata_i[108] instr_rdata_i[107] instr_rdata_i[106] instr_rdata_i[105] instr_rdata_i[104] instr_rdata_i[103] instr_rdata_i[102] instr_rdata_i[101] instr_rdata_i[100] instr_rdata_i[99] instr_rdata_i[98] instr_rdata_i[97] instr_rdata_i[96] instr_rdata_i[95] instr_rdata_i[94] instr_rdata_i[93] instr_rdata_i[92] instr_rdata_i[91] instr_rdata_i[90] instr_rdata_i[89] instr_rdata_i[88] instr_rdata_i[87] instr_rdata_i[86] instr_rdata_i[85] instr_rdata_i[84] instr_rdata_i[83] instr_rdata_i[82] instr_rdata_i[81] instr_rdata_i[80] instr_rdata_i[79] instr_rdata_i[78] instr_rdata_i[77] instr_rdata_i[76] ...}
set core_inputs  [remove_from_collection $core_inputs [get_ports rst_ni]]
{clock_en_i test_en_i fregfile_disable_i boot_addr_i[31] boot_addr_i[30] boot_addr_i[29] boot_addr_i[28] boot_addr_i[27] boot_addr_i[26] boot_addr_i[25] boot_addr_i[24] boot_addr_i[23] boot_addr_i[22] boot_addr_i[21] boot_addr_i[20] boot_addr_i[19] boot_addr_i[18] boot_addr_i[17] boot_addr_i[16] boot_addr_i[15] boot_addr_i[14] boot_addr_i[13] boot_addr_i[12] boot_addr_i[11] boot_addr_i[10] boot_addr_i[9] boot_addr_i[8] boot_addr_i[7] boot_addr_i[6] boot_addr_i[5] boot_addr_i[4] boot_addr_i[3] boot_addr_i[2] boot_addr_i[1] boot_addr_i[0] core_id_i[3] core_id_i[2] core_id_i[1] core_id_i[0] cluster_id_i[5] cluster_id_i[4] cluster_id_i[3] cluster_id_i[2] cluster_id_i[1] cluster_id_i[0] instr_gnt_i instr_rvalid_i instr_rdata_i[127] instr_rdata_i[126] instr_rdata_i[125] instr_rdata_i[124] instr_rdata_i[123] instr_rdata_i[122] instr_rdata_i[121] instr_rdata_i[120] instr_rdata_i[119] instr_rdata_i[118] instr_rdata_i[117] instr_rdata_i[116] instr_rdata_i[115] instr_rdata_i[114] instr_rdata_i[113] instr_rdata_i[112] instr_rdata_i[111] instr_rdata_i[110] instr_rdata_i[109] instr_rdata_i[108] instr_rdata_i[107] instr_rdata_i[106] instr_rdata_i[105] instr_rdata_i[104] instr_rdata_i[103] instr_rdata_i[102] instr_rdata_i[101] instr_rdata_i[100] instr_rdata_i[99] instr_rdata_i[98] instr_rdata_i[97] instr_rdata_i[96] instr_rdata_i[95] instr_rdata_i[94] instr_rdata_i[93] instr_rdata_i[92] instr_rdata_i[91] instr_rdata_i[90] instr_rdata_i[89] instr_rdata_i[88] instr_rdata_i[87] instr_rdata_i[86] instr_rdata_i[85] instr_rdata_i[84] instr_rdata_i[83] instr_rdata_i[82] instr_rdata_i[81] instr_rdata_i[80] instr_rdata_i[79] instr_rdata_i[78] instr_rdata_i[77] instr_rdata_i[76] instr_rdata_i[75] ...}
set INPUT_DELAY  [expr 0.4*$CLOCK_SPEED]
0.8
set OUTPUT_DELAY [expr 0.4*$CLOCK_SPEED]
0.8
set_input_delay  $INPUT_DELAY  $core_inputs  -clock [get_clock]
1
set_output_delay $OUTPUT_DELAY [all_outputs] -clock [get_clock]
1
set_ideal_network       -no_propagate    [all_connected  [get_ports rst_ni]]
Warning: Transferring ideal_net attribute onto the driver pin rst_ni of net rst_ni. (UID-606)
1
set_ideal_network       -no_propagate    [get_nets rst_ni]
Warning: Transferring ideal_net attribute onto the driver pin rst_ni of net rst_ni. (UID-606)
1
set_dont_touch_network  -no_propagate    [get_ports rst_ni]
1
set_multicycle_path 2   -from            [get_ports   rst_ni]
1
# If you want to set some pins to a fixed value
#set_case_analysis   0                    [get_ports test_en_i]
#set_case_analysis   1                    [get_ports clock_en_i]
set_operating_conditions $OPER_COND
Using operating conditions 'typical' found in library 'NangateOpenCellLibrary'.
1
#compile_ultra -gate_clock -no_autoungroup
compile_ultra -no_autoungroup
Information: Performing power optimization. (PWR-850)
Analyzing: "/home/s281316/testing_fault_tolerance/RISCV_LBIST/syn/techlib/NangateOpenCellLibrary_typical_ccs_scan.db"
Library analysis succeeded.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | O-2018.06-DWBB_201806.4 |     *     |
| Licensed DW Building Blocks        | O-2018.06-DWBB_201806.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 1116 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800'
Information: The register 'id_stage_i/registers_i/TestReadAddr_Q_reg[0]' will be removed. (OPT-1207)
Information: The register 'id_stage_i/registers_i/TestReadAddr_Q_reg[1]' will be removed. (OPT-1207)
Information: The register 'id_stage_i/registers_i/TestReadAddr_Q_reg[2]' will be removed. (OPT-1207)
Information: The register 'id_stage_i/registers_i/TestReadAddr_Q_reg[3]' will be removed. (OPT-1207)
Information: The register 'id_stage_i/registers_i/TestReadAddr_Q_reg[4]' will be removed. (OPT-1207)
Information: The register 'id_stage_i/registers_i/TestReadAddr_Q_reg[5]' will be removed. (OPT-1207)

Loaded alib file './alib-52/NangateOpenCellLibrary_typical_ccs_scan.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'riscv_pmp_N_PMP_ENTRIES16'
Information: Added key list 'DesignWare' to design 'riscv_pmp_N_PMP_ENTRIES16'. (DDB-72)
 Implement Synthetic for 'riscv_pmp_N_PMP_ENTRIES16'.
  Processing 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16'
 Implement Synthetic for 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16'.
  Processing 'riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0'
Information: The register 'mem_reg[0][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][22]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][24]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][26]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][27]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][28]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][29]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][30]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][31]' is a constant and will be removed. (OPT-1206)
  Processing 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5'
Information: Added key list 'DesignWare' to design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5'. (DDB-72)
Information: The register 'apu_lat_ex_o_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_en_ex_o_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'regfile_waddr_ex_o_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'regfile_alu_waddr_ex_o_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_reg_offset_ex_o_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_reg_offset_ex_o_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_sign_ext_ex_o_reg[1]' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5'.
  Processing 'riscv_alu_SHARED_INT_DIV0_FPU0'
Information: Added key list 'DesignWare' to design 'riscv_alu_SHARED_INT_DIV0_FPU0'. (DDB-72)
 Implement Synthetic for 'riscv_alu_SHARED_INT_DIV0_FPU0'.
  Processing 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6'
Information: Added key list 'DesignWare' to design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6'. (DDB-72)
  Processing 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800'
  Processing 'riscv_prefetch_L0_buffer'
 Implement Synthetic for 'riscv_prefetch_L0_buffer'.
  Processing 'riscv_controller_FPU0'
Information: Added key list 'DesignWare' to design 'riscv_controller_FPU0'. (DDB-72)
  Processing 'riscv_hwloop_controller_N_REGS2'
Information: Added key list 'DesignWare' to design 'riscv_hwloop_controller_N_REGS2'. (DDB-72)
  Processing 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0'
  Processing 'riscv_int_controller_PULP_SECURE1'
  Processing 'riscv_hwloop_regs_N_REGS2'
 Implement Synthetic for 'riscv_hwloop_regs_N_REGS2'.
  Processing 'riscv_if_stage_2_128_0_1a110800'
Information: The register 'is_fetch_failed_o_reg' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'riscv_if_stage_2_128_0_1a110800'.
  Processing 'riscv_mult_SHARED_DSP_MULT0'
 Implement Synthetic for 'riscv_mult_SHARED_DSP_MULT0'.
Information: Added key list 'DesignWare' to design 'riscv_mult_SHARED_DSP_MULT0'. (DDB-72)
  Processing 'riscv_compressed_decoder_FPU0'
  Processing 'alu_popcnt'
 Implement Synthetic for 'alu_popcnt'.
  Processing 'riscv_alu_div'
Information: Added key list 'DesignWare' to design 'riscv_alu_div'. (DDB-72)
 Implement Synthetic for 'riscv_alu_div'.
  Processing 'riscv_load_store_unit'
 Implement Synthetic for 'riscv_load_store_unit'.
  Processing 'riscv_L0_buffer_RDATA_IN_WIDTH128'
  Processing 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5'
  Processing 'alu_ff'
  Processing 'cluster_clock_gating'
Warning: 'set_multicycle_path' constraint made a reference 'through id_stage_i/registers_i/riscv_register_file_i/mem_reg[0][31]/Q' which no longer exists.  (TIM-179)
Warning: 'set_multicycle_path' constraint made a reference 'through id_stage_i/registers_i/riscv_register_file_i/mem_reg[0][30]/Q' which no longer exists.  (TIM-179)
Warning: 'set_multicycle_path' constraint made a reference 'through id_stage_i/registers_i/riscv_register_file_i/mem_reg[0][29]/Q' which no longer exists.  (TIM-179)
Warning: 'set_multicycle_path' constraint made a reference 'through id_stage_i/registers_i/riscv_register_file_i/mem_reg[0][28]/Q' which no longer exists.  (TIM-179)
Warning: 'set_multicycle_path' constraint made a reference 'through id_stage_i/registers_i/riscv_register_file_i/mem_reg[0][27]/Q' which no longer exists.  (TIM-179)
Warning: 'set_multicycle_path' constraint made a reference 'through id_stage_i/registers_i/riscv_register_file_i/mem_reg[0][26]/Q' which no longer exists.  (TIM-179)
Warning: 'set_multicycle_path' constraint made a reference 'through id_stage_i/registers_i/riscv_register_file_i/mem_reg[0][25]/Q' which no longer exists.  (TIM-179)
Warning: 'set_multicycle_path' constraint made a reference 'through id_stage_i/registers_i/riscv_register_file_i/mem_reg[0][24]/Q' which no longer exists.  (TIM-179)
Warning: 'set_multicycle_path' constraint made a reference 'through id_stage_i/registers_i/riscv_register_file_i/mem_reg[0][23]/Q' which no longer exists.  (TIM-179)
Warning: 'set_multicycle_path' constraint made a reference 'through id_stage_i/registers_i/riscv_register_file_i/mem_reg[0][22]/Q' which no longer exists.  (TIM-179)
Warning: 'set_multicycle_path' constraint made a reference 'through id_stage_i/registers_i/riscv_register_file_i/mem_reg[0][21]/Q' which no longer exists.  (TIM-179)
Warning: 'set_multicycle_path' constraint made a reference 'through id_stage_i/registers_i/riscv_register_file_i/mem_reg[0][20]/Q' which no longer exists.  (TIM-179)
Warning: 'set_multicycle_path' constraint made a reference 'through id_stage_i/registers_i/riscv_register_file_i/mem_reg[0][19]/Q' which no longer exists.  (TIM-179)
Warning: 'set_multicycle_path' constraint made a reference 'through id_stage_i/registers_i/riscv_register_file_i/mem_reg[0][18]/Q' which no longer exists.  (TIM-179)
Warning: 'set_multicycle_path' constraint made a reference 'through id_stage_i/registers_i/riscv_register_file_i/mem_reg[0][17]/Q' which no longer exists.  (TIM-179)
Warning: 'set_multicycle_path' constraint made a reference 'through id_stage_i/registers_i/riscv_register_file_i/mem_reg[0][16]/Q' which no longer exists.  (TIM-179)
Warning: 'set_multicycle_path' constraint made a reference 'through id_stage_i/registers_i/riscv_register_file_i/mem_reg[0][15]/Q' which no longer exists.  (TIM-179)
Warning: 'set_multicycle_path' constraint made a reference 'through id_stage_i/registers_i/riscv_register_file_i/mem_reg[0][14]/Q' which no longer exists.  (TIM-179)
Warning: 'set_multicycle_path' constraint made a reference 'through id_stage_i/registers_i/riscv_register_file_i/mem_reg[0][13]/Q' which no longer exists.  (TIM-179)
Warning: 'set_multicycle_path' constraint made a reference 'through id_stage_i/registers_i/riscv_register_file_i/mem_reg[0][12]/Q' which no longer exists.  (TIM-179)
Warning: 'set_multicycle_path' constraint made a reference 'through id_stage_i/registers_i/riscv_register_file_i/mem_reg[0][11]/Q' which no longer exists.  (TIM-179)
Warning: 'set_multicycle_path' constraint made a reference 'through id_stage_i/registers_i/riscv_register_file_i/mem_reg[0][10]/Q' which no longer exists.  (TIM-179)
Warning: 'set_multicycle_path' constraint made a reference 'through id_stage_i/registers_i/riscv_register_file_i/mem_reg[0][9]/Q' which no longer exists.  (TIM-179)
Warning: 'set_multicycle_path' constraint made a reference 'through id_stage_i/registers_i/riscv_register_file_i/mem_reg[0][8]/Q' which no longer exists.  (TIM-179)
Warning: 'set_multicycle_path' constraint made a reference 'through id_stage_i/registers_i/riscv_register_file_i/mem_reg[0][7]/Q' which no longer exists.  (TIM-179)
Warning: 'set_multicycle_path' constraint made a reference 'through id_stage_i/registers_i/riscv_register_file_i/mem_reg[0][6]/Q' which no longer exists.  (TIM-179)
Warning: 'set_multicycle_path' constraint made a reference 'through id_stage_i/registers_i/riscv_register_file_i/mem_reg[0][5]/Q' which no longer exists.  (TIM-179)
Warning: 'set_multicycle_path' constraint made a reference 'through id_stage_i/registers_i/riscv_register_file_i/mem_reg[0][4]/Q' which no longer exists.  (TIM-179)
Warning: 'set_multicycle_path' constraint made a reference 'through id_stage_i/registers_i/riscv_register_file_i/mem_reg[0][3]/Q' which no longer exists.  (TIM-179)
Warning: 'set_multicycle_path' constraint made a reference 'through id_stage_i/registers_i/riscv_register_file_i/mem_reg[0][2]/Q' which no longer exists.  (TIM-179)
Warning: 'set_multicycle_path' constraint made a reference 'through id_stage_i/registers_i/riscv_register_file_i/mem_reg[0][1]/Q' which no longer exists.  (TIM-179)
Warning: 'set_multicycle_path' constraint made a reference 'through id_stage_i/registers_i/riscv_register_file_i/mem_reg[0][0]/Q' which no longer exists.  (TIM-179)
Warning: 'set_multicycle_path' constraint made a reference 'through id_stage_i/registers_i/riscv_register_file_i/mem_reg[0][31]/Q' which no longer exists.  (TIM-179)
Warning: 'set_multicycle_path' constraint made a reference 'through id_stage_i/registers_i/riscv_register_file_i/mem_reg[0][30]/Q' which no longer exists.  (TIM-179)
Warning: 'set_multicycle_path' constraint made a reference 'through id_stage_i/registers_i/riscv_register_file_i/mem_reg[0][29]/Q' which no longer exists.  (TIM-179)
Warning: 'set_multicycle_path' constraint made a reference 'through id_stage_i/registers_i/riscv_register_file_i/mem_reg[0][28]/Q' which no longer exists.  (TIM-179)
Warning: 'set_multicycle_path' constraint made a reference 'through id_stage_i/registers_i/riscv_register_file_i/mem_reg[0][27]/Q' which no longer exists.  (TIM-179)
Warning: 'set_multicycle_path' constraint made a reference 'through id_stage_i/registers_i/riscv_register_file_i/mem_reg[0][26]/Q' which no longer exists.  (TIM-179)
Warning: 'set_multicycle_path' constraint made a reference 'through id_stage_i/registers_i/riscv_register_file_i/mem_reg[0][25]/Q' which no longer exists.  (TIM-179)
Warning: 'set_multicycle_path' constraint made a reference 'through id_stage_i/registers_i/riscv_register_file_i/mem_reg[0][24]/Q' which no longer exists.  (TIM-179)
Warning: 'set_multicycle_path' constraint made a reference 'through id_stage_i/registers_i/riscv_register_file_i/mem_reg[0][23]/Q' which no longer exists.  (TIM-179)
Warning: 'set_multicycle_path' constraint made a reference 'through id_stage_i/registers_i/riscv_register_file_i/mem_reg[0][22]/Q' which no longer exists.  (TIM-179)
Warning: 'set_multicycle_path' constraint made a reference 'through id_stage_i/registers_i/riscv_register_file_i/mem_reg[0][21]/Q' which no longer exists.  (TIM-179)
Warning: 'set_multicycle_path' constraint made a reference 'through id_stage_i/registers_i/riscv_register_file_i/mem_reg[0][20]/Q' which no longer exists.  (TIM-179)
Warning: 'set_multicycle_path' constraint made a reference 'through id_stage_i/registers_i/riscv_register_file_i/mem_reg[0][19]/Q' which no longer exists.  (TIM-179)
Warning: 'set_multicycle_path' constraint made a reference 'through id_stage_i/registers_i/riscv_register_file_i/mem_reg[0][18]/Q' which no longer exists.  (TIM-179)
Warning: 'set_multicycle_path' constraint made a reference 'through id_stage_i/registers_i/riscv_register_file_i/mem_reg[0][17]/Q' which no longer exists.  (TIM-179)
Warning: 'set_multicycle_path' constraint made a reference 'through id_stage_i/registers_i/riscv_register_file_i/mem_reg[0][16]/Q' which no longer exists.  (TIM-179)
Warning: 'set_multicycle_path' constraint made a reference 'through id_stage_i/registers_i/riscv_register_file_i/mem_reg[0][15]/Q' which no longer exists.  (TIM-179)
Warning: 'set_multicycle_path' constraint made a reference 'through id_stage_i/registers_i/riscv_register_file_i/mem_reg[0][14]/Q' which no longer exists.  (TIM-179)
Warning: 'set_multicycle_path' constraint made a reference 'through id_stage_i/registers_i/riscv_register_file_i/mem_reg[0][13]/Q' which no longer exists.  (TIM-179)
Warning: 'set_multicycle_path' constraint made a reference 'through id_stage_i/registers_i/riscv_register_file_i/mem_reg[0][12]/Q' which no longer exists.  (TIM-179)
Warning: 'set_multicycle_path' constraint made a reference 'through id_stage_i/registers_i/riscv_register_file_i/mem_reg[0][11]/Q' which no longer exists.  (TIM-179)
Warning: 'set_multicycle_path' constraint made a reference 'through id_stage_i/registers_i/riscv_register_file_i/mem_reg[0][10]/Q' which no longer exists.  (TIM-179)
Warning: 'set_multicycle_path' constraint made a reference 'through id_stage_i/registers_i/riscv_register_file_i/mem_reg[0][9]/Q' which no longer exists.  (TIM-179)
Warning: 'set_multicycle_path' constraint made a reference 'through id_stage_i/registers_i/riscv_register_file_i/mem_reg[0][8]/Q' which no longer exists.  (TIM-179)
Warning: 'set_multicycle_path' constraint made a reference 'through id_stage_i/registers_i/riscv_register_file_i/mem_reg[0][7]/Q' which no longer exists.  (TIM-179)
Warning: 'set_multicycle_path' constraint made a reference 'through id_stage_i/registers_i/riscv_register_file_i/mem_reg[0][6]/Q' which no longer exists.  (TIM-179)
Warning: 'set_multicycle_path' constraint made a reference 'through id_stage_i/registers_i/riscv_register_file_i/mem_reg[0][5]/Q' which no longer exists.  (TIM-179)
Warning: 'set_multicycle_path' constraint made a reference 'through id_stage_i/registers_i/riscv_register_file_i/mem_reg[0][4]/Q' which no longer exists.  (TIM-179)
Warning: 'set_multicycle_path' constraint made a reference 'through id_stage_i/registers_i/riscv_register_file_i/mem_reg[0][3]/Q' which no longer exists.  (TIM-179)
Warning: 'set_multicycle_path' constraint made a reference 'through id_stage_i/registers_i/riscv_register_file_i/mem_reg[0][2]/Q' which no longer exists.  (TIM-179)
Warning: 'set_multicycle_path' constraint made a reference 'through id_stage_i/registers_i/riscv_register_file_i/mem_reg[0][1]/Q' which no longer exists.  (TIM-179)
Warning: 'set_multicycle_path' constraint made a reference 'through id_stage_i/registers_i/riscv_register_file_i/mem_reg[0][0]/Q' which no longer exists.  (TIM-179)

  Updating timing information
Information: Updating design information... (UID-85)
Information: Complementing port 'irq_ack_o' in design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5'.
	 The new name of the port is 'irq_ack_o_BAR'. (OPT-319)
Information: Complementing port 'irq_ack_o' in design 'riscv_controller_FPU0'.
	 The new name of the port is 'irq_ack_o_BAR'. (OPT-319)
Information: Complementing port 'exc_ack_o' in design 'riscv_controller_FPU0'.
	 The new name of the port is 'exc_ack_o_BAR'. (OPT-319)
Information: Complementing port 'csr_cause_o[5]' in design 'riscv_controller_FPU0'.
	 The new name of the port is 'csr_cause_o[5]_BAR'. (OPT-319)
Information: Complementing port 'ctrl_ack_i' in design 'riscv_int_controller_PULP_SECURE1'.
	 The new name of the port is 'ctrl_ack_i_BAR'. (OPT-319)
Information: Complementing port 'csr_cause_i[5]' in design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16'.
	 The new name of the port is 'csr_cause_i[5]_BAR'. (OPT-319)
Information: Complementing port 'csr_cause_o[5]' in design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5'.
	 The new name of the port is 'csr_cause_o[5]_BAR'. (OPT-319)
Information: Complementing port 'id_ready_i' in design 'riscv_if_stage_2_128_0_1a110800'.
	 The new name of the port is 'id_ready_i_BAR'. (OPT-319)
Information: Complementing port 'id_ready_o' in design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5'.
	 The new name of the port is 'id_ready_o_BAR'. (OPT-319)
Information: Complementing port 'id_ready_i' in design 'riscv_controller_FPU0'.
	 The new name of the port is 'id_ready_i_BAR'. (OPT-319)
Information: Complementing port 'regfile_alu_we_i' in design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5'.
	 The new name of the port is 'regfile_alu_we_i_BAR'. (OPT-319)
Information: Complementing port 'regfile_alu_we_ex_o' in design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5'.
	 The new name of the port is 'regfile_alu_we_ex_o_BAR'. (OPT-319)
Information: Complementing port 'data_err_ack_i' in design 'riscv_pmp_N_PMP_ENTRIES16'.
	 The new name of the port is 'data_err_ack_i_BAR'. (OPT-319)
Information: Complementing port 'data_err_ack_o' in design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5'.
	 The new name of the port is 'data_err_ack_o_BAR'. (OPT-319)
Information: Complementing port 'data_err_ack_o' in design 'riscv_controller_FPU0'.
	 The new name of the port is 'data_err_ack_o_BAR'. (OPT-319)
Information: Complementing port 'csr_save_ex_o' in design 'riscv_controller_FPU0'.
	 The new name of the port is 'csr_save_ex_o_BAR'. (OPT-319)
Information: Complementing port 'csr_save_ex_i' in design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16'.
	 The new name of the port is 'csr_save_ex_i_BAR'. (OPT-319)
Information: Complementing port 'csr_save_ex_o' in design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5'.
	 The new name of the port is 'csr_save_ex_o_BAR'. (OPT-319)
Information: Complementing port 'data_err_i' in design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5'.
	 The new name of the port is 'data_err_i_BAR'. (OPT-319)
Information: Complementing port 'lsu_err_i' in design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5'.
	 The new name of the port is 'lsu_err_i_BAR'. (OPT-319)
Information: Complementing port 'data_err_i' in design 'riscv_load_store_unit'.
	 The new name of the port is 'data_err_i_BAR'. (OPT-319)
Information: Complementing port 'data_err_i' in design 'riscv_controller_FPU0'.
	 The new name of the port is 'data_err_i_BAR'. (OPT-319)
Information: Complementing port 'data_err_o' in design 'riscv_pmp_N_PMP_ENTRIES16'.
	 The new name of the port is 'data_err_o_BAR'. (OPT-319)
Information: Complementing port 'hwlp_dec_cnt_o[0]' in design 'riscv_hwloop_controller_N_REGS2'.
	 The new name of the port is 'hwlp_dec_cnt_o[0]_BAR'. (OPT-319)
Information: Complementing port 'regfile_alu_we_i_BAR' in design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5'.
	 The new name of the port is 'regfile_alu_we_i'. (OPT-319)
Information: Complementing port 'regfile_alu_we_ex_o_BAR' in design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5'.
	 The new name of the port is 'regfile_alu_we_ex_o'. (OPT-319)
Information: The register 'load_store_unit_i/data_sign_ext_q_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/regfile_waddr_lsu_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'cs_registers_i/dcsr_q_reg[xdebugver][31]' is a constant and will be removed. (OPT-1206)
Information: The register 'cs_registers_i/dcsr_q_reg[xdebugver][29]' is a constant and will be removed. (OPT-1206)
Information: The register 'cs_registers_i/dcsr_q_reg[xdebugver][28]' is a constant and will be removed. (OPT-1206)
Information: The register 'cs_registers_i/dcsr_q_reg[stopcount]' is a constant and will be removed. (OPT-1206)
Information: The register 'cs_registers_i/dcsr_q_reg[stoptime]' is a constant and will be removed. (OPT-1206)
Information: The register 'cs_registers_i/dcsr_q_reg[mprven]' is a constant and will be removed. (OPT-1206)
Information: The register 'cs_registers_i/dcsr_q_reg[nmip]' is a constant and will be removed. (OPT-1206)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'riscv_hwloop_regs_N_REGS2'. (DDB-72)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)
  Mapping Optimization (Phase 14)
  Mapping Optimization (Phase 15)
  Mapping Optimization (Phase 16)
  Mapping Optimization (Phase 17)
  Mapping Optimization (Phase 18)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Mapping 'riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_4'
  Mapping 'riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_5'
Information: Added key list 'DesignWare' to design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16'. (DDB-72)
Information: Added key list 'DesignWare' to design 'alu_popcnt'. (DDB-72)
Information: Added key list 'DesignWare' to design 'riscv_if_stage_2_128_0_1a110800'. (DDB-72)
Information: Added key list 'DesignWare' to design 'riscv_prefetch_L0_buffer'. (DDB-72)
Information: Added key list 'DesignWare' to design 'riscv_load_store_unit'. (DDB-72)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:05:09   59956.1      1.58    2171.3    2240.3                           1253337.3750
    0:05:39   60818.8      0.90    1328.8    1822.1                           1287979.1250
    0:05:39   60818.8      0.90    1328.8    1822.1                           1287979.1250
    0:05:41   60824.6      0.90    1331.3    1822.1                           1288191.2500

  Beginning WLM Backend Optimization
  --------------------------------------
    0:06:31   59350.5      0.90    1303.3    1721.2                           1246580.6250
    0:06:35   58897.2      0.90    1304.6    1713.8                           1233757.8750
    0:06:38   58532.2      0.90    1286.2    1712.1                           1222852.0000
    0:06:41   58553.0      0.90    1272.7    1633.8                           1224012.2500
    0:06:46   58460.2      0.90    1266.6    1442.6                           1219007.5000
    0:06:46   58460.2      0.90    1266.6    1442.6                           1219007.5000
    0:07:01   58809.7      0.86    1213.5    1447.5                           1231044.7500
    0:07:01   58809.7      0.86    1213.5    1447.5                           1231044.7500
    0:07:01   58810.2      0.86    1213.3    1447.5                           1231077.1250
    0:07:01   58810.2      0.86    1213.3    1447.5                           1231077.1250
    0:07:02   58814.7      0.86    1213.1    1447.5                           1231247.0000
    0:07:02   58814.7      0.86    1213.1    1447.5                           1231247.0000
    0:07:20   58953.3      0.80    1135.9    1425.0                           1237106.1250
    0:07:20   58953.3      0.80    1135.9    1425.0                           1237106.1250
    0:07:21   58953.3      0.80    1135.9    1425.0                           1237106.1250
    0:07:21   58953.3      0.80    1135.9    1425.0                           1237106.1250
    0:07:21   58953.3      0.80    1135.9    1425.0                           1237106.1250
    0:07:21   58953.3      0.80    1135.9    1425.0                           1237106.1250
    0:07:22   58953.3      0.80    1135.9    1425.0                           1237106.1250
    0:07:22   58953.3      0.80    1135.9    1425.0                           1237106.1250
    0:07:22   58953.3      0.80    1135.9    1425.0                           1237106.1250
    0:07:22   58953.3      0.80    1135.9    1425.0                           1237106.1250
    0:07:23   58953.3      0.80    1135.9    1425.0                           1237106.1250


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:07:23   58953.3      0.80    1135.9    1425.0                           1237106.1250
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:07:27   59094.8      0.80    1124.5       0.0 id_stage_i/mult_dot_op_b_ex_o_reg[28]/D 1242154.8750
    0:07:29   59110.5      0.79    1116.3       0.0                           1242598.0000
    0:07:33   59144.8      0.79    1113.4       0.0                           1244022.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:07:33   59144.8      0.79    1113.4       0.0                           1244022.0000
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
Information: Complementing port 'instr_addr_o[18]' in design 'riscv_pmp_N_PMP_ENTRIES16'.
	 The new name of the port is 'instr_addr_o[18]_BAR'. (OPT-319)
Information: Complementing port 'instr_addr_o[14]' in design 'riscv_pmp_N_PMP_ENTRIES16'.
	 The new name of the port is 'instr_addr_o[14]_BAR'. (OPT-319)
Information: Complementing port 'instr_addr_o[4]' in design 'riscv_pmp_N_PMP_ENTRIES16'.
	 The new name of the port is 'instr_addr_o[4]_BAR'. (OPT-319)
Information: Complementing port 'data_addr_o[31]' in design 'riscv_pmp_N_PMP_ENTRIES16'.
	 The new name of the port is 'data_addr_o[31]_BAR'. (OPT-319)
Information: Complementing port 'is_decoding_i' in design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16'.
	 The new name of the port is 'is_decoding_i_BAR'. (OPT-319)
Information: Complementing port 'is_decoding_o' in design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5'.
	 The new name of the port is 'is_decoding_o_BAR'. (OPT-319)
Information: Complementing port 'is_decoding_o' in design 'riscv_controller_FPU0'.
	 The new name of the port is 'is_decoding_o_BAR'. (OPT-319)
Information: Complementing port 'enable_i' in design 'riscv_alu_SHARED_INT_DIV0_FPU0'.
	 The new name of the port is 'enable_i_BAR'. (OPT-319)
Information: Complementing port 'alu_en_i' in design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5'.
	 The new name of the port is 'alu_en_i_BAR'. (OPT-319)
Information: Complementing port 'alu_en_ex_o' in design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5'.
	 The new name of the port is 'alu_en_ex_o_BAR'. (OPT-319)
Information: Complementing port 'short_subword_i' in design 'riscv_mult_SHARED_DSP_MULT0'.
	 The new name of the port is 'short_subword_i_BAR'. (OPT-319)
Information: Complementing port 'mult_sel_subword_i' in design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5'.
	 The new name of the port is 'mult_sel_subword_i_BAR'. (OPT-319)
Information: Complementing port 'mult_sel_subword_ex_o' in design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5'.
	 The new name of the port is 'mult_sel_subword_ex_o_BAR'. (OPT-319)
Information: Complementing port 'csr_cause_i[1]' in design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16'.
	 The new name of the port is 'csr_cause_i[1]_BAR'. (OPT-319)
Information: Complementing port 'csr_cause_o[1]' in design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5'.
	 The new name of the port is 'csr_cause_o[1]_BAR'. (OPT-319)
Information: Complementing port 'csr_cause_o[1]' in design 'riscv_controller_FPU0'.
	 The new name of the port is 'csr_cause_o[1]_BAR'. (OPT-319)
Information: Complementing port 'hwlp_dec_cnt_o[0]_BAR' in design 'riscv_hwloop_controller_N_REGS2'.
	 The new name of the port is 'hwlp_dec_cnt_o[0]'. (OPT-319)
Information: Complementing port 'halt_id_o' in design 'riscv_controller_FPU0'.
	 The new name of the port is 'halt_id_o_BAR'. (OPT-319)
Information: Complementing port 'operand_c_fw_mux_sel_o[0]' in design 'riscv_controller_FPU0'.
	 The new name of the port is 'operand_c_fw_mux_sel_o[0]_BAR'. (OPT-319)
    0:07:45   58504.8      0.78    1087.4       0.0 instr_req_o               1218851.1250
    0:07:47   58528.2      0.77    1067.5       0.0 instr_req_o               1219617.5000
    0:07:49   58542.3      0.76    1065.5       0.0                           1220025.2500
    0:07:53   58591.0      0.76    1059.7       0.0                           1221696.8750
    0:07:53   58591.0      0.76    1059.7       0.0                           1221696.8750
    0:07:57   58592.9      0.76    1059.3       0.0                           1221800.2500
    0:07:57   58592.9      0.76    1059.3       0.0                           1221800.2500
    0:07:57   58592.9      0.76    1059.3       0.0                           1221800.2500
    0:07:58   58592.9      0.76    1059.3       0.0                           1221800.2500
    0:07:58   58592.9      0.76    1059.3       0.0                           1221800.2500
    0:07:58   58592.9      0.76    1059.3       0.0                           1221800.2500
    0:07:58   58592.9      0.76    1059.3       0.0                           1221800.2500
    0:07:58   58592.9      0.76    1059.3       0.0                           1221800.2500
    0:08:13   58749.0      0.74    1042.0     112.7                           1229191.5000
    0:08:13   58749.0      0.74    1042.0     112.7                           1229191.5000
    0:08:14   58753.0      0.74    1042.0     112.7                           1229331.6250
    0:08:14   58753.0      0.74    1042.0     112.7                           1229331.6250
    0:08:18   58761.5      0.74    1041.9     115.4                           1229726.2500
    0:08:18   58761.5      0.74    1041.9     115.4                           1229726.2500
    0:08:19   58761.5      0.74    1041.9     115.4                           1229726.2500
    0:08:19   58761.5      0.74    1041.9     115.4                           1229726.2500
    0:08:19   58761.5      0.74    1041.9     115.4                           1229726.2500
    0:08:19   58761.5      0.74    1041.9     115.4                           1229726.2500
    0:08:20   58761.5      0.74    1041.9     115.4                           1229726.2500

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:08:22   58761.5      0.74    1041.9     115.4                           1229726.2500
    0:08:27   58331.1      0.78    1110.5     115.4                           1210727.1250
    0:08:30   58366.0      0.75    1086.7     115.4                           1212210.1250
    0:08:32   58359.3      0.75    1086.2     115.4                           1212126.8750
    0:08:33   58352.7      0.75    1086.0     115.4                           1212020.8750
    0:08:33   58352.7      0.75    1086.0     115.4                           1212020.8750
    0:08:36   58371.3      0.75    1079.8     115.4                           1213216.5000
    0:08:39   58326.4      0.75    1079.4      50.7                           1211596.1250
    0:08:42   58309.1      0.74    1072.2       0.0 instr_req_o               1210649.5000
    0:08:45   58346.3      0.73    1058.5       0.0 instr_req_o               1212147.8750
    0:08:47   58367.3      0.73    1053.4       0.0                           1212969.5000
    0:08:55   58410.4      0.72    1038.4       0.0                           1214739.2500
    0:08:59   58434.3      0.72    1024.1       0.0                           1216170.0000
    0:08:59   58434.3      0.72    1024.1       0.0                           1216170.0000
    0:09:04   58395.5      0.72    1023.9       0.0                           1213830.1250
Loading db file '/home/s281316/testing_fault_tolerance/RISCV_LBIST/syn/techlib/NangateOpenCellLibrary_typical_ccs_scan.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'ex_stage_i/alu_i/int_div.div_i/Clk_CI': 3026 load(s), 1 driver(s)
     Net 'ex_stage_i/alu_i/int_div.div_i/Rst_RBI': 3031 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
change_names -hierarchy -rules verilog
Shift port bus (apu_master_type_o) on (riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800) from [-1:0] to [1:2].
Shift port bus (ext_perf_counters_i) on (riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800) from [-1:0] to [1:2].
Shift port bus (apu_type_ex_o) on (riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5) from [-1:0] to [1:2].
Shift port bus (ext_counters_i) on (riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16) from [-1:0] to [1:2].
Shift port bus (apu_type_o) on (riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6) from [-1:0] to [1:2].
Shift port bus (apu_flags_src_o) on (riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6) from [-1:0] to [1:2].
Warning: In the design riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800, net '*Logic0*' is connecting multiple ports. (UCN-1)
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
Warning: In the design riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'exc_pc_mux_o[2]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[31]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[30]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[29]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[28]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[27]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[26]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[25]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[24]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[23]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[22]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[21]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[20]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[19]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[18]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[17]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[16]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[15]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[14]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[13]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[12]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[11]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[10]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[9]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[8]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[7]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[6]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[5]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[4]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[3]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[2]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[1]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[31]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[30]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[29]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[28]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[27]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[26]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[25]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[24]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[23]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[22]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[21]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[20]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[19]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[18]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[17]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[16]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[15]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[14]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[13]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[12]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[11]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[10]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[9]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[8]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[7]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[6]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[5]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[4]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[3]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[2]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[1]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[0]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'regfile_alu_waddr_i[4]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'regfile_alu_waddr_i[3]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'regfile_alu_waddr_i[2]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'regfile_alu_waddr_i[1]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'regfile_alu_waddr_i[0]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'regfile_alu_we_i' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_load_store_unit, net 'data_we_ex_i' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16, net 'sec_lvl_o' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_pmp_N_PMP_ENTRIES16, net 'data_addr_i[28]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_pmp_N_PMP_ENTRIES16, net 'data_addr_i[27]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_pmp_N_PMP_ENTRIES16, net 'data_addr_i[24]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_pmp_N_PMP_ENTRIES16, net 'data_addr_i[22]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_pmp_N_PMP_ENTRIES16, net 'data_addr_i[21]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_pmp_N_PMP_ENTRIES16, net 'data_addr_i[19]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_pmp_N_PMP_ENTRIES16, net 'data_addr_i[8]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_pmp_N_PMP_ENTRIES16, net 'data_addr_i[1]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_pmp_N_PMP_ENTRIES16, net 'data_addr_i[0]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0, net 'irq_id_ctrl_i[4]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0, net 'irq_id_ctrl_i[3]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0, net 'irq_id_ctrl_i[2]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0, net 'irq_id_ctrl_i[1]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0, net 'irq_id_ctrl_i[0]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0, net 'csr_cause_o[4]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0, net 'data_misaligned_i' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0, net 'N425' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0, net 'perf_ld_stall_o' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0, net 'csr_cause_o[5]_BAR' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0, net 'data_err_ack_o_BAR' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_L0_buffer_RDATA_IN_WIDTH128, net 'instr_gnt_i' is connecting multiple ports. (UCN-1)
1
write -hierarchy -format verilog -output "${GATE_PATH}/${TOPLEVEL}.v"
Writing verilog file '/home/s281316/testing_fault_tolerance/RISCV_LBIST/syn/standalone/riscv_core.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write -hierarchy -format ddc -output "${GATE_PATH}/${TOPLEVEL}.ddc"
Writing ddc file '../standalone/riscv_core.ddc'.
1
#write_sdf -version 3.0 "${GATE_PATH}/${TOPLEVEL}.sdf"
write_sdc "${GATE_PATH}/${TOPLEVEL}.sdc"
1
#write_test_protocol -output "${GATE_PATH}/${TOPLEVEL}.spf"
write_tmax_library -path "${GATE_PATH}"
Current library: NangateOpenCellLibrary:
Warning: Cannot convert FILLCELL_X32 to tlib format.
Warning: Cannot convert FILLCELL_X16 to tlib format.
Warning: Cannot convert FILLCELL_X8 to tlib format.
Warning: Cannot convert FILLCELL_X4 to tlib format.
Warning: Cannot convert FILLCELL_X2 to tlib format.
Warning: Cannot convert FILLCELL_X1 to tlib format.
Warning: Cannot convert ANTENNA_X1 to tlib format.
Information: Wrote out tmax lib file(s)1
1
dc_shell> quitqqqqq[K[K[K[K[K

Thank you...
