Cycle description: 

Cycle 1: $s0 = 000003e8
Cycle 2: $s1 = 00000400
Cycle 3: $t0 = 00000001
Cycle 4: $t1 = 00000002
Cycle 5: DRAM request issued
Cycle 6-12: Memory address from 1000-1003 = 1
Cycle 13: DRAM request issued
Cycle 14-18: $t2 = 00000001
Cycle 19: DRAM request issued
Cycle 20-28: Memory address from 1024-1027 = 2
Cycle 29: DRAM request issued
Cycle 30-34: $t3 = 00000002
Cycle 30: $t0 = 00000001
Cycle 31: $s2 = 00000404
Cycle 32: No change in value of register
Cycle 33: No change in value of register
Cycle 34: No change in value of register
Cycle 35: No change in value of register
Cycle 36: DRAM request issued
Cycle 37-41: Memory address from 1024-1027 = 2
Cycle 42: DRAM request issued
Cycle 43-47: No change in value of register
Cycle 48: DRAM request issued
Cycle 49-57: Memory address from 1000-1003 = 1
Cycle 58: DRAM request issued
Cycle 59-63: No change in value of register
Cycle 64: No change in value of register
Cycle 65: No change in value of register
Cycle 66: DRAM request issued
Cycle 67-75: Memory address from 1028-1031 = 2

Memory content at the end of execution: 

1000-1003 : 1
1024-1027 : 2
1028-1031 : 2

Total number of clock cycles: 75
Total number of row buffer updates/row activations: 4
Row access delay considered to be: 2
Column access delay considered to be: 5