/*
   SIC LABORATORY, LG ELECTRONICS INC., SEOUL, KOREA
   Copyright(c) 2013 by LG Electronics Inc.

   This program is free software; you can redistribute it and/or 
   modify it under the terms of the GNU General Public License
   version 2 as published by the Free Software Foundation.

   This program is distributed in the hope that it will be useful,
   but WITHOUT ANY WARRANTY; without even the implied warranty of 
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the 
   GNU General Public License for more details.
   */ 


/* LG_SIC_I2C_HEADER_MAKER SCRIPT VER : 0.40 */ 
/* Author : won.hur(won.hur@lge.com) */ 

/* RESETB_PDB_ALL_M14C0  */
#define resetb_pdb_all_M14C0_SLAVE_ADDR	0x38
#define resetb_pdb_all_M14C0_REG_ADDR	0x01

/* RESET_PDB_SEL_M14C0  */
#define reset_pdb_sel_M14C0_SLAVE_ADDR	0x38
#define reset_pdb_sel_M14C0_REG_ADDR	0x02

/* CR_PLL_RESETB_PDB_M14C0  */
#define cr_pll_resetb_pdb_M14C0_SLAVE_ADDR	0x38
#define cr_pll_resetb_pdb_M14C0_REG_ADDR	0x03

/* CR_LDO_PDB_M14C0  */
#define cr_ldo_pdb_M14C0_SLAVE_ADDR	0x38
#define cr_ldo_pdb_M14C0_REG_ADDR	0x04

/* CR_MODE_SEL_RESETB_M14C0  */
#define cr_mode_sel_resetb_M14C0_SLAVE_ADDR	0x38
#define cr_mode_sel_resetb_M14C0_REG_ADDR	0x05

/* EQ_PDB_M14C0  */
#define eq_pdb_M14C0_SLAVE_ADDR	0x38
#define eq_pdb_M14C0_REG_ADDR	0x06

/* DR_RESETB_PDB_M14C0  */
#define dr_resetb_pdb_M14C0_SLAVE_ADDR	0x38
#define dr_resetb_pdb_M14C0_REG_ADDR	0x07

/* BERT_DTB_RESETB_M14C0  */
#define bert_dtb_resetb_M14C0_SLAVE_ADDR	0x38
#define bert_dtb_resetb_M14C0_REG_ADDR	0x08

/* PIX_GEN_RESETB_M14C0  */
#define pix_gen_resetb_M14C0_SLAVE_ADDR	0x38
#define pix_gen_resetb_M14C0_REG_ADDR	0x09

/* CBUS_NORMAL_V1_PDB_M14C0  */
#define cbus_normal_v1_pdb_M14C0_SLAVE_ADDR	0x38
#define cbus_normal_v1_pdb_M14C0_REG_ADDR	0x0A

/* CR_I2C_LPF_RST_M14C0  */
#define cr_i2c_lpf_rst_M14C0_SLAVE_ADDR	0x38
#define cr_i2c_lpf_rst_M14C0_REG_ADDR	0x0B

/* CR_REF_CLK_MODE_1_M14C0  */
#define cr_ref_clk_mode_1_M14C0_SLAVE_ADDR	0x38
#define cr_ref_clk_mode_1_M14C0_REG_ADDR	0x10

/* CR_REF_CLK_MODE_2_M14C0  */
#define cr_ref_clk_mode_2_M14C0_SLAVE_ADDR	0x38
#define cr_ref_clk_mode_2_M14C0_REG_ADDR	0x11

/* CR_MAN_RUN_TEST_M14C0  */
#define cr_man_run_test_M14C0_SLAVE_ADDR	0x38
#define cr_man_run_test_M14C0_REG_ADDR	0x12

/* CR_TMR_SCALE_M14C0  */
#define cr_tmr_scale_M14C0_SLAVE_ADDR	0x38
#define cr_tmr_scale_M14C0_REG_ADDR	0x13

/* CR_ICP_ADJ_M14C0  */
#define cr_icp_adj_M14C0_SLAVE_ADDR	0x38
#define cr_icp_adj_M14C0_REG_ADDR	0x14

/* CR_I2C_PLL_MODE_M14C0  */
#define cr_i2c_pll_mode_M14C0_SLAVE_ADDR	0x38
#define cr_i2c_pll_mode_M14C0_REG_ADDR	0x15

/* CR_I2C_PLL_MODE_N_M14C0  */
#define cr_i2c_pll_mode_n_M14C0_SLAVE_ADDR	0x38
#define cr_i2c_pll_mode_n_M14C0_REG_ADDR	0x16

/* CR_I2C_OFFSET_M14C0  */
#define cr_i2c_offset_M14C0_SLAVE_ADDR	0x38
#define cr_i2c_offset_M14C0_REG_ADDR	0x17

/* CR_VBGR_CTRL_M14C0  */
#define cr_vbgr_ctrl_M14C0_SLAVE_ADDR	0x38
#define cr_vbgr_ctrl_M14C0_REG_ADDR	0x18

/* CR_DIG_VBGR_CTRL_M14C0  */
#define cr_dig_vbgr_ctrl_M14C0_SLAVE_ADDR	0x38
#define cr_dig_vbgr_ctrl_M14C0_REG_ADDR	0x19

/* IDR_ADJ_M14C0  */
#define idr_adj_M14C0_SLAVE_ADDR	0x38
#define idr_adj_M14C0_REG_ADDR	0x1A

/* CR_REF_CLK_SEL_M14C0  */
#define cr_ref_clk_sel_M14C0_SLAVE_ADDR	0x38
#define cr_ref_clk_sel_M14C0_REG_ADDR	0x1B

/* FREQ_ERROR_MAN_M14C0  */
#define freq_error_man_M14C0_SLAVE_ADDR	0x38
#define freq_error_man_M14C0_REG_ADDR	0x1C

/* MODE_SEL_THRES_M14C0  */
#define mode_sel_thres_M14C0_SLAVE_ADDR	0x38
#define mode_sel_thres_M14C0_REG_ADDR	0x1D

/* PIXCLK_LOCKING_MODE_M14C0  */
#define pixclk_locking_mode_M14C0_SLAVE_ADDR	0x38
#define pixclk_locking_mode_M14C0_REG_ADDR	0x1E

/* CR_I2C_MHL_MODE_M14C0  */
#define cr_i2c_mhl_mode_M14C0_SLAVE_ADDR	0x38
#define cr_i2c_mhl_mode_M14C0_REG_ADDR	0x20

/* CR_MHL_MODE_M14C0  */
#define cr_mhl_mode_M14C0_SLAVE_ADDR	0x38
#define cr_mhl_mode_M14C0_REG_ADDR	0x21

/* PIX_I2C_DEPTH_M14C0  */
#define pix_i2c_depth_M14C0_SLAVE_ADDR	0x38
#define pix_i2c_depth_M14C0_REG_ADDR	0x22

/* PIX_LINK_DEPTH_M14C0  */
#define pix_link_depth_M14C0_SLAVE_ADDR	0x38
#define pix_link_depth_M14C0_REG_ADDR	0x23

/* MAN_CON_SEL_M14C0  */
#define man_con_sel_M14C0_SLAVE_ADDR	0x38
#define man_con_sel_M14C0_REG_ADDR	0x24

/* SELECTED_MODE_M14C0  */
#define selected_mode_M14C0_SLAVE_ADDR	0x38
#define selected_mode_M14C0_REG_ADDR	0x30

/* TMDS_FREQ_1_M14C0  */
#define tmds_freq_1_M14C0_SLAVE_ADDR	0x38
#define tmds_freq_1_M14C0_REG_ADDR	0x31

/* TMDS_FREQ_2_M14C0  */
#define tmds_freq_2_M14C0_SLAVE_ADDR	0x38
#define tmds_freq_2_M14C0_REG_ADDR	0x32

/* CR_PLL_MODE_OFFSET_M14C0  */
#define cr_pll_mode_offset_M14C0_SLAVE_ADDR	0x38
#define cr_pll_mode_offset_M14C0_REG_ADDR	0x33

/* CR_HT_LT_M14C0  */
#define cr_ht_lt_M14C0_SLAVE_ADDR	0x38
#define cr_ht_lt_M14C0_REG_ADDR	0x34

/* CR_LOCK_DONE_M14C0  */
#define cr_lock_done_M14C0_SLAVE_ADDR	0x38
#define cr_lock_done_M14C0_REG_ADDR	0x35

/* MODE_SEL_ST_M14C0  */
#define mode_sel_st_M14C0_SLAVE_ADDR	0x38
#define mode_sel_st_M14C0_REG_ADDR	0x36

/* TMR_MEASURE_S4_DONE_M14C0  */
#define tmr_measure_s4_done_M14C0_SLAVE_ADDR	0x38
#define tmr_measure_s4_done_M14C0_REG_ADDR	0x37

/* CR_OFFSET_MAX_MIN_M14C0  */
#define cr_offset_max_min_M14C0_SLAVE_ADDR	0x38
#define cr_offset_max_min_M14C0_REG_ADDR	0x38

/* PLL_MODE_CR_M14C0  */
#define pll_mode_cr_M14C0_SLAVE_ADDR	0x38
#define pll_mode_cr_M14C0_REG_ADDR	0x39

/* PLL_MODE_DR_PIX_M14C0  */
#define pll_mode_dr_pix_M14C0_SLAVE_ADDR	0x38
#define pll_mode_dr_pix_M14C0_REG_ADDR	0x3A

/* PLL_MODE_PPLL_M14C0  */
#define pll_mode_ppll_M14C0_SLAVE_ADDR	0x38
#define pll_mode_ppll_M14C0_REG_ADDR	0x3B

/* EQ_CAL_MODE_M14C0  */
#define eq_cal_mode_M14C0_SLAVE_ADDR	0x38
#define eq_cal_mode_M14C0_REG_ADDR	0x40

/* EQ_I2C_CAL_DONE_M14C0  */
#define eq_i2c_cal_done_M14C0_SLAVE_ADDR	0x38
#define eq_i2c_cal_done_M14C0_REG_ADDR	0x41

/* EQ_CAL_DONE_M14C0  */
#define eq_cal_done_M14C0_SLAVE_ADDR	0x38
#define eq_cal_done_M14C0_REG_ADDR	0x42

/* EQ_WIDE_CKEX_BW_M14C0  */
#define eq_wide_ckex_bw_M14C0_SLAVE_ADDR	0x38
#define eq_wide_ckex_bw_M14C0_REG_ADDR	0x43

/* EQ_I2C_ODT_PDB_M14C0  */
#define eq_i2c_odt_pdb_M14C0_SLAVE_ADDR	0x38
#define eq_i2c_odt_pdb_M14C0_REG_ADDR	0x44

/* EQ_ODT_CTRL_M14C0  */
#define eq_odt_ctrl_M14C0_SLAVE_ADDR	0x38
#define eq_odt_ctrl_M14C0_REG_ADDR	0x45

/* EQ_ICTRL_M14C0  */
#define eq_ictrl_M14C0_SLAVE_ADDR	0x38
#define eq_ictrl_M14C0_REG_ADDR	0x46

/* EQ_I2C_MHL_M14C0  */
#define eq_i2c_mhl_M14C0_SLAVE_ADDR	0x38
#define eq_i2c_mhl_M14C0_REG_ADDR	0x47

/* EQ_I2C_PDB_D0_M14C0  */
#define eq_i2c_pdb_d0_M14C0_SLAVE_ADDR	0x38
#define eq_i2c_pdb_d0_M14C0_REG_ADDR	0x48

/* EQ_I2C_PDB_DCK_M14C0  */
#define eq_i2c_pdb_dck_M14C0_SLAVE_ADDR	0x38
#define eq_i2c_pdb_dck_M14C0_REG_ADDR	0x49

/* EQ_M_PDB_D0_DCK_M14C0  */
#define eq_m_pdb_d0_dck_M14C0_SLAVE_ADDR	0x38
#define eq_m_pdb_d0_dck_M14C0_REG_ADDR	0x4A

/* EQ_M_ODT_PDB_M14C0  */
#define eq_m_odt_pdb_M14C0_SLAVE_ADDR	0x38
#define eq_m_odt_pdb_M14C0_REG_ADDR	0x4B

/* EQ_FILTER_M14C0  */
#define eq_filter_M14C0_SLAVE_ADDR	0x38
#define eq_filter_M14C0_REG_ADDR	0x51

/* EQ_EVAL_TIME_1_M14C0  */
#define eq_eval_time_1_M14C0_SLAVE_ADDR	0x38
#define eq_eval_time_1_M14C0_REG_ADDR	0x52

/* EQ_EVAL_TIME_2_M14C0  */
#define eq_eval_time_2_M14C0_SLAVE_ADDR	0x38
#define eq_eval_time_2_M14C0_REG_ADDR	0x53

/* EQ_FRZ_M14C0  */
#define eq_frz_M14C0_SLAVE_ADDR	0x38
#define eq_frz_M14C0_REG_ADDR	0x54

/* CK_MODE_RS_MAN_00_M14C0  */
#define ck_mode_rs_man_00_M14C0_SLAVE_ADDR	0x38
#define ck_mode_rs_man_00_M14C0_REG_ADDR	0x55

/* CK_MODE_RS_MAN_01_M14C0  */
#define ck_mode_rs_man_01_M14C0_SLAVE_ADDR	0x38
#define ck_mode_rs_man_01_M14C0_REG_ADDR	0x56

/* CK_MODE_RS_MAN_10_M14C0  */
#define ck_mode_rs_man_10_M14C0_SLAVE_ADDR	0x38
#define ck_mode_rs_man_10_M14C0_REG_ADDR	0x57

/* CK_MODE_RS_MAN_11_M14C0  */
#define ck_mode_rs_man_11_M14C0_SLAVE_ADDR	0x38
#define ck_mode_rs_man_11_M14C0_REG_ADDR	0x58

/* CK_MODE_CS_MAN_00_M14C0  */
#define ck_mode_cs_man_00_M14C0_SLAVE_ADDR	0x38
#define ck_mode_cs_man_00_M14C0_REG_ADDR	0x59

/* CK_MODE_CS_MAN_01_M14C0  */
#define ck_mode_cs_man_01_M14C0_SLAVE_ADDR	0x38
#define ck_mode_cs_man_01_M14C0_REG_ADDR	0x5A

/* CK_MODE_CS_MAN_10_M14C0  */
#define ck_mode_cs_man_10_M14C0_SLAVE_ADDR	0x38
#define ck_mode_cs_man_10_M14C0_REG_ADDR	0x5B

/* CK_MODE_CS_MAN_11_M14C0  */
#define ck_mode_cs_man_11_M14C0_SLAVE_ADDR	0x38
#define ck_mode_cs_man_11_M14C0_REG_ADDR	0x5C

/* EQ_RS_MAN_M14C0  */
#define eq_rs_man_M14C0_SLAVE_ADDR	0x38
#define eq_rs_man_M14C0_REG_ADDR	0x5D

/* EQ_CS_MAN_CH0_M14C0  */
#define eq_cs_man_ch0_M14C0_SLAVE_ADDR	0x38
#define eq_cs_man_ch0_M14C0_REG_ADDR	0x5E

/* EQ_CS_MAN_CH1_M14C0  */
#define eq_cs_man_ch1_M14C0_SLAVE_ADDR	0x38
#define eq_cs_man_ch1_M14C0_REG_ADDR	0x5F

/* EQ_CS_MAN_CH2_M14C0  */
#define eq_cs_man_ch2_M14C0_SLAVE_ADDR	0x38
#define eq_cs_man_ch2_M14C0_REG_ADDR	0x60

/* TCS_RS_MODE_SEL_M14C0  */
#define tcs_rs_mode_sel_M14C0_SLAVE_ADDR	0x38
#define tcs_rs_mode_sel_M14C0_REG_ADDR	0x61

/* EQ_RS_OUT_M14C0  */
#define eq_rs_out_M14C0_SLAVE_ADDR	0x38
#define eq_rs_out_M14C0_REG_ADDR	0x62

/* TCS_CH0_M14C0  */
#define tcs_ch0_M14C0_SLAVE_ADDR	0x38
#define tcs_ch0_M14C0_REG_ADDR	0x63

/* TCS_CH1_M14C0  */
#define tcs_ch1_M14C0_SLAVE_ADDR	0x38
#define tcs_ch1_M14C0_REG_ADDR	0x64

/* TCS_CH2_M14C0  */
#define tcs_ch2_M14C0_SLAVE_ADDR	0x38
#define tcs_ch2_M14C0_REG_ADDR	0x65

/* TCS_DONE_M14C0  */
#define tcs_done_M14C0_SLAVE_ADDR	0x38
#define tcs_done_M14C0_REG_ADDR	0x66

/* TCS_MIN_CH0_M14C0  */
#define tcs_min_ch0_M14C0_SLAVE_ADDR	0x38
#define tcs_min_ch0_M14C0_REG_ADDR	0x67

/* TCS_MAX_CH0_M14C0  */
#define tcs_max_ch0_M14C0_SLAVE_ADDR	0x38
#define tcs_max_ch0_M14C0_REG_ADDR	0x68

/* TCS_MIN_CH1_M14C0  */
#define tcs_min_ch1_M14C0_SLAVE_ADDR	0x38
#define tcs_min_ch1_M14C0_REG_ADDR	0x69

/* TCS_MAX_CH1_M14C0  */
#define tcs_max_ch1_M14C0_SLAVE_ADDR	0x38
#define tcs_max_ch1_M14C0_REG_ADDR	0x6A

/* TCS_MIN_CH2_M14C0  */
#define tcs_min_ch2_M14C0_SLAVE_ADDR	0x38
#define tcs_min_ch2_M14C0_REG_ADDR	0x6B

/* TCS_MAX_CH2_M14C0  */
#define tcs_max_ch2_M14C0_SLAVE_ADDR	0x38
#define tcs_max_ch2_M14C0_REG_ADDR	0x6C

/* TCS_RESULT_CH_SEL_M14C0  */
#define tcs_result_ch_sel_M14C0_SLAVE_ADDR	0x38
#define tcs_result_ch_sel_M14C0_REG_ADDR	0x6D

/* TCS_RESULT_3_M14C0  */
#define tcs_result_3_M14C0_SLAVE_ADDR	0x38
#define tcs_result_3_M14C0_REG_ADDR	0x70

/* TCS_RESULT_4_M14C0  */
#define tcs_result_4_M14C0_SLAVE_ADDR	0x38
#define tcs_result_4_M14C0_REG_ADDR	0x71

/* TOT_TMDS_ERROR_CH0_M14C0  */
#define tot_tmds_error_ch0_M14C0_SLAVE_ADDR	0x38
#define tot_tmds_error_ch0_M14C0_REG_ADDR	0x72

/* TOT_TMDS_ERROR_CH1_M14C0  */
#define tot_tmds_error_ch1_M14C0_SLAVE_ADDR	0x38
#define tot_tmds_error_ch1_M14C0_REG_ADDR	0x73

/* TOT_TMDS_ERROR_CH2_M14C0  */
#define tot_tmds_error_ch2_M14C0_SLAVE_ADDR	0x38
#define tot_tmds_error_ch2_M14C0_REG_ADDR	0x74

/* TMDS_ERREC_DETECT_M14C0  */
#define tmds_errec_detect_M14C0_SLAVE_ADDR	0x38
#define tmds_errec_detect_M14C0_REG_ADDR	0x75

/* BERT_TMDS_SEL_M14C0  */
#define bert_tmds_sel_M14C0_SLAVE_ADDR	0x38
#define bert_tmds_sel_M14C0_REG_ADDR	0x76

/* TCS_SCOPE_M14C0  */
#define tcs_scope_M14C0_SLAVE_ADDR	0x38
#define tcs_scope_M14C0_REG_ADDR	0x77

/* REG_TCS_MAN_PRE_M14C0  */
#define reg_tcs_man_pre_M14C0_SLAVE_ADDR	0x38
#define reg_tcs_man_pre_M14C0_REG_ADDR	0x78

/* REG_TCS_MAN_MEA_1_M14C0  */
#define reg_tcs_man_mea_1_M14C0_SLAVE_ADDR	0x38
#define reg_tcs_man_mea_1_M14C0_REG_ADDR	0x79

/* REG_TCS_MAN_MEA_2_M14C0  */
#define reg_tcs_man_mea_2_M14C0_SLAVE_ADDR	0x38
#define reg_tcs_man_mea_2_M14C0_REG_ADDR	0x7A

/* TCS_SCDT_M14C0  */
#define tcs_scdt_M14C0_SLAVE_ADDR	0x38
#define tcs_scdt_M14C0_REG_ADDR	0x7B

/* TCS_BOUNDARY_M14C0  */
#define tcs_boundary_M14C0_SLAVE_ADDR	0x38
#define tcs_boundary_M14C0_REG_ADDR	0x7C

/* TCS_REPEAT_OFF_DIVIDE_METHOD_M14C0  */
#define tcs_repeat_off_divide_method_M14C0_SLAVE_ADDR	0x38
#define tcs_repeat_off_divide_method_M14C0_REG_ADDR	0x7D

/* TCS_ADDITIONAL_VALUE_M14C0  */
#define tcs_additional_value_M14C0_SLAVE_ADDR	0x38
#define tcs_additional_value_M14C0_REG_ADDR	0x7E

/* TCS_MAN_VAL_M14C0  */
#define tcs_man_val_M14C0_SLAVE_ADDR	0x38
#define tcs_man_val_M14C0_REG_ADDR	0x7F

/* TCS_ERR_SEL_M14C0  */
#define tcs_err_sel_M14C0_SLAVE_ADDR	0x38
#define tcs_err_sel_M14C0_REG_ADDR	0x80

/* TCS_BCS_CH_SEL_M14C0  */
#define tcs_bcs_ch_sel_M14C0_SLAVE_ADDR	0x38
#define tcs_bcs_ch_sel_M14C0_REG_ADDR	0x81

/* SCDT_CH_SEL_M14C0  */
#define scdt_ch_sel_M14C0_SLAVE_ADDR	0x38
#define scdt_ch_sel_M14C0_REG_ADDR	0x83

/* TMDS_CLK_REF_INV_MUXED_CLK_SEL_M14C0  */
#define tmds_clk_ref_inv_muxed_clk_sel_M14C0_SLAVE_ADDR	0x38
#define tmds_clk_ref_inv_muxed_clk_sel_M14C0_REG_ADDR	0x90

/* DR_CLK_INV_CH_M14C0  */
#define dr_clk_inv_ch_M14C0_SLAVE_ADDR	0x38
#define dr_clk_inv_ch_M14C0_REG_ADDR	0x91

/* DR_MAN_MOD_SEL_M14C0  */
#define dr_man_mod_sel_M14C0_SLAVE_ADDR	0x38
#define dr_man_mod_sel_M14C0_REG_ADDR	0x92

/* DR_N1_M14C0  */
#define dr_n1_M14C0_SLAVE_ADDR	0x38
#define dr_n1_M14C0_REG_ADDR	0x93

/* DR_FILTER_CH0_M14C0  */
#define dr_filter_ch0_M14C0_SLAVE_ADDR	0x38
#define dr_filter_ch0_M14C0_REG_ADDR	0x94

/* DR_FILTER_CH1_M14C0  */
#define dr_filter_ch1_M14C0_SLAVE_ADDR	0x38
#define dr_filter_ch1_M14C0_REG_ADDR	0x95

/* DR_FILTER_CH2_M14C0  */
#define dr_filter_ch2_M14C0_SLAVE_ADDR	0x38
#define dr_filter_ch2_M14C0_REG_ADDR	0x96

/* DR_PHSEL_C_F_CH0_M14C0  */
#define dr_phsel_c_f_ch0_M14C0_SLAVE_ADDR	0x38
#define dr_phsel_c_f_ch0_M14C0_REG_ADDR	0x97

/* DR_PHSEL_C_F_CH1_M14C0  */
#define dr_phsel_c_f_ch1_M14C0_SLAVE_ADDR	0x38
#define dr_phsel_c_f_ch1_M14C0_REG_ADDR	0x98

/* DR_PHSEL_C_F_CH2_M14C0  */
#define dr_phsel_c_f_ch2_M14C0_SLAVE_ADDR	0x38
#define dr_phsel_c_f_ch2_M14C0_REG_ADDR	0x99

/* DR_PHSEL_EN_CH0_M14C0  */
#define dr_phsel_en_ch0_M14C0_SLAVE_ADDR	0x38
#define dr_phsel_en_ch0_M14C0_REG_ADDR	0x9A

/* DR_PHSEL_EN_CH1_M14C0  */
#define dr_phsel_en_ch1_M14C0_SLAVE_ADDR	0x38
#define dr_phsel_en_ch1_M14C0_REG_ADDR	0x9B

/* DR_PHSEL_EN_CH2_M14C0  */
#define dr_phsel_en_ch2_M14C0_SLAVE_ADDR	0x38
#define dr_phsel_en_ch2_M14C0_REG_ADDR	0x9C

/* DR_PH_C_F_CH0_M14C0  */
#define dr_ph_c_f_ch0_M14C0_SLAVE_ADDR	0x38
#define dr_ph_c_f_ch0_M14C0_REG_ADDR	0x9D

/* DR_PH_C_F_CH1_M14C0  */
#define dr_ph_c_f_ch1_M14C0_SLAVE_ADDR	0x38
#define dr_ph_c_f_ch1_M14C0_REG_ADDR	0x9E

/* DR_PH_C_F_CH2_M14C0  */
#define dr_ph_c_f_ch2_M14C0_SLAVE_ADDR	0x38
#define dr_ph_c_f_ch2_M14C0_REG_ADDR	0x9F

/* DR_MONITOR_UI_EN_CH_M14C0  */
#define dr_monitor_ui_en_ch_M14C0_SLAVE_ADDR	0x38
#define dr_monitor_ui_en_ch_M14C0_REG_ADDR	0xA0

/* DR_MONITOR_UI_CH2_M14C0  */
#define dr_monitor_ui_ch2_M14C0_SLAVE_ADDR	0x38
#define dr_monitor_ui_ch2_M14C0_REG_ADDR	0xA1

/* DR_MONITOR_UI_CH1_M14C0  */
#define dr_monitor_ui_ch1_M14C0_SLAVE_ADDR	0x38
#define dr_monitor_ui_ch1_M14C0_REG_ADDR	0xA2

/* DR_MONITOR_UI_CH0_M14C0  */
#define dr_monitor_ui_ch0_M14C0_SLAVE_ADDR	0x38
#define dr_monitor_ui_ch0_M14C0_REG_ADDR	0xA3

/* ADD_DIFF_CH0_M14C0  */
#define add_diff_ch0_M14C0_SLAVE_ADDR	0x38
#define add_diff_ch0_M14C0_REG_ADDR	0xA4

/* ADD_DIFF_CH1_M14C0  */
#define add_diff_ch1_M14C0_SLAVE_ADDR	0x38
#define add_diff_ch1_M14C0_REG_ADDR	0xA5

/* ADD_DIFF_CH2_M14C0  */
#define add_diff_ch2_M14C0_SLAVE_ADDR	0x38
#define add_diff_ch2_M14C0_REG_ADDR	0xA6

/* FIFO_INIT_BYTE_VALUE_M14C0  */
#define fifo_init_byte_value_M14C0_SLAVE_ADDR	0x38
#define fifo_init_byte_value_M14C0_REG_ADDR	0xA7

/* FIFO_MODE_M14C0  */
#define fifo_mode_M14C0_SLAVE_ADDR	0x38
#define fifo_mode_M14C0_REG_ADDR	0xA8

/* FIFO_RESET_RELEASE_M14C0  */
#define fifo_reset_release_M14C0_SLAVE_ADDR	0x38
#define fifo_reset_release_M14C0_REG_ADDR	0xA9

/* DR_HDMI_MHL_SEL_M14C0  */
#define dr_hdmi_mhl_sel_M14C0_SLAVE_ADDR	0x38
#define dr_hdmi_mhl_sel_M14C0_REG_ADDR	0xB1

/* TMDS_HDMI_MHL_PP_SEL_M14C0  */
#define tmds_hdmi_mhl_pp_sel_M14C0_SLAVE_ADDR	0x38
#define tmds_hdmi_mhl_pp_sel_M14C0_REG_ADDR	0xB2

/* TMDS_SYNC_RECOVER_CLK_INV_BYPASS_M14C0  */
#define tmds_sync_recover_clk_inv_bypass_M14C0_SLAVE_ADDR	0x38
#define tmds_sync_recover_clk_inv_bypass_M14C0_REG_ADDR	0xB3

/* TOT_VIDEO_DE_1_M14C0  */
#define tot_video_de_1_M14C0_SLAVE_ADDR	0x38
#define tot_video_de_1_M14C0_REG_ADDR	0xB7

/* TOT_VIDEO_DE_2_M14C0  */
#define tot_video_de_2_M14C0_SLAVE_ADDR	0x38
#define tot_video_de_2_M14C0_REG_ADDR	0xB8

/* BERT_CH_SEL_EXRUN_CH_M14C0  */
#define bert_ch_sel_exrun_ch_M14C0_SLAVE_ADDR	0x38
#define bert_ch_sel_exrun_ch_M14C0_REG_ADDR	0xC0

/* BERT_NUM_ERR_1_M14C0  */
#define bert_num_err_1_M14C0_SLAVE_ADDR	0x38
#define bert_num_err_1_M14C0_REG_ADDR	0xC1

/* BERT_NUM_ERR_2_M14C0  */
#define bert_num_err_2_M14C0_SLAVE_ADDR	0x38
#define bert_num_err_2_M14C0_REG_ADDR	0xC2

/* BERT_SYNC_DONE_BIT_ERR_THRES_M14C0  */
#define bert_sync_done_bit_err_thres_M14C0_SLAVE_ADDR	0x38
#define bert_sync_done_bit_err_thres_M14C0_REG_ADDR	0xC3

/* BERT_INDICATOR_TEST_RES_CH0_M14C0  */
#define bert_indicator_test_res_ch0_M14C0_SLAVE_ADDR	0x38
#define bert_indicator_test_res_ch0_M14C0_REG_ADDR	0xC4

/* BERT_INDICATOR_TEST_RES_CH1_M14C0  */
#define bert_indicator_test_res_ch1_M14C0_SLAVE_ADDR	0x38
#define bert_indicator_test_res_ch1_M14C0_REG_ADDR	0xC5

/* BERT_INDICATOR_TEST_RES_CH2_M14C0  */
#define bert_indicator_test_res_ch2_M14C0_SLAVE_ADDR	0x38
#define bert_indicator_test_res_ch2_M14C0_REG_ADDR	0xC6

/* EQ_CAL_START_MODE_M14C0  */
#define eq_cal_start_mode_M14C0_SLAVE_ADDR	0x38
#define eq_cal_start_mode_M14C0_REG_ADDR	0xD0

/* EQ_FREQ_DIV_CH0_M14C0  */
#define eq_freq_div_ch0_M14C0_SLAVE_ADDR	0x38
#define eq_freq_div_ch0_M14C0_REG_ADDR	0xD1

/* EQ_FREQ_DIV_CH1_M14C0  */
#define eq_freq_div_ch1_M14C0_SLAVE_ADDR	0x38
#define eq_freq_div_ch1_M14C0_REG_ADDR	0xD2

/* EQ_FREQ_DIV_CH2_M14C0  */
#define eq_freq_div_ch2_M14C0_SLAVE_ADDR	0x38
#define eq_freq_div_ch2_M14C0_REG_ADDR	0xD3

/* EQ_OS_MAN_CH0_M14C0  */
#define eq_os_man_ch0_M14C0_SLAVE_ADDR	0x38
#define eq_os_man_ch0_M14C0_REG_ADDR	0xD4

/* EQ_OS_MAN_CH1_M14C0  */
#define eq_os_man_ch1_M14C0_SLAVE_ADDR	0x38
#define eq_os_man_ch1_M14C0_REG_ADDR	0xD5

/* EQ_OS_MAN_CH2_M14C0  */
#define eq_os_man_ch2_M14C0_SLAVE_ADDR	0x38
#define eq_os_man_ch2_M14C0_REG_ADDR	0xD6

/* EQ_DT_RANGE_CH0_M14C0  */
#define eq_dt_range_ch0_M14C0_SLAVE_ADDR	0x38
#define eq_dt_range_ch0_M14C0_REG_ADDR	0xD7

/* EQ_DT_RANGE_CH1_M14C0  */
#define eq_dt_range_ch1_M14C0_SLAVE_ADDR	0x38
#define eq_dt_range_ch1_M14C0_REG_ADDR	0xD8

/* EQ_DT_RANGE_CH2_M14C0  */
#define eq_dt_range_ch2_M14C0_SLAVE_ADDR	0x38
#define eq_dt_range_ch2_M14C0_REG_ADDR	0xD9

/* PDB_IBCAL_M14C0  */
#define pdb_ibcal_M14C0_SLAVE_ADDR	0x38
#define pdb_ibcal_M14C0_REG_ADDR	0xDA

/* EQ_OS_VALID_CH0_M14C0  */
#define eq_os_valid_ch0_M14C0_SLAVE_ADDR	0x38
#define eq_os_valid_ch0_M14C0_REG_ADDR	0xDB

/* EQ_OS_VALID_CH1_M14C0  */
#define eq_os_valid_ch1_M14C0_SLAVE_ADDR	0x38
#define eq_os_valid_ch1_M14C0_REG_ADDR	0xDC

/* EQ_OS_VALID_CH2_M14C0  */
#define eq_os_valid_ch2_M14C0_SLAVE_ADDR	0x38
#define eq_os_valid_ch2_M14C0_REG_ADDR	0xDD

/* EQ_OF_HALF_CH0_M14C0  */
#define eq_of_half_ch0_M14C0_SLAVE_ADDR	0x38
#define eq_of_half_ch0_M14C0_REG_ADDR	0xDE

/* EQ_OS_MAX_CH0_M14C0  */
#define eq_os_max_ch0_M14C0_SLAVE_ADDR	0x38
#define eq_os_max_ch0_M14C0_REG_ADDR	0xDF

/* EQ_OS_MIN_CH0_M14C0  */
#define eq_os_min_ch0_M14C0_SLAVE_ADDR	0x38
#define eq_os_min_ch0_M14C0_REG_ADDR	0xE0

/* EQ_OF_HALF_CH1_M14C0  */
#define eq_of_half_ch1_M14C0_SLAVE_ADDR	0x38
#define eq_of_half_ch1_M14C0_REG_ADDR	0xE1

/* EQ_OS_MAX_CH1_M14C0  */
#define eq_os_max_ch1_M14C0_SLAVE_ADDR	0x38
#define eq_os_max_ch1_M14C0_REG_ADDR	0xE2

/* EQ_OS_MIN_CH1_M14C0  */
#define eq_os_min_ch1_M14C0_SLAVE_ADDR	0x38
#define eq_os_min_ch1_M14C0_REG_ADDR	0xE3

/* EQ_OF_HALF_CH2_M14C0  */
#define eq_of_half_ch2_M14C0_SLAVE_ADDR	0x38
#define eq_of_half_ch2_M14C0_REG_ADDR	0xE4

/* EQ_OS_MAX_CH2_M14C0  */
#define eq_os_max_ch2_M14C0_SLAVE_ADDR	0x38
#define eq_os_max_ch2_M14C0_REG_ADDR	0xE5

/* EQ_OS_MIN_CH2_M14C0  */
#define eq_os_min_ch2_M14C0_SLAVE_ADDR	0x38
#define eq_os_min_ch2_M14C0_REG_ADDR	0xE6

/* EQ_OS_RESULT_CH0_1_M14C0  */
#define eq_os_result_ch0_1_M14C0_SLAVE_ADDR	0x38
#define eq_os_result_ch0_1_M14C0_REG_ADDR	0xE7

/* EQ_OS_RESULT_CH0_2_M14C0  */
#define eq_os_result_ch0_2_M14C0_SLAVE_ADDR	0x38
#define eq_os_result_ch0_2_M14C0_REG_ADDR	0xE8

/* EQ_OS_RESULT_CH0_3_M14C0  */
#define eq_os_result_ch0_3_M14C0_SLAVE_ADDR	0x38
#define eq_os_result_ch0_3_M14C0_REG_ADDR	0xE9

/* EQ_OS_RESULT_CH0_4_M14C0  */
#define eq_os_result_ch0_4_M14C0_SLAVE_ADDR	0x38
#define eq_os_result_ch0_4_M14C0_REG_ADDR	0xEA

/* EQ_OS_RESULT_CH1_1_M14C0  */
#define eq_os_result_ch1_1_M14C0_SLAVE_ADDR	0x38
#define eq_os_result_ch1_1_M14C0_REG_ADDR	0xEB

/* EQ_OS_RESULT_CH1_2_M14C0  */
#define eq_os_result_ch1_2_M14C0_SLAVE_ADDR	0x38
#define eq_os_result_ch1_2_M14C0_REG_ADDR	0xEC

/* EQ_OS_RESULT_CH1_3_M14C0  */
#define eq_os_result_ch1_3_M14C0_SLAVE_ADDR	0x38
#define eq_os_result_ch1_3_M14C0_REG_ADDR	0xED

/* EQ_OS_RESULT_CH1_4_M14C0  */
#define eq_os_result_ch1_4_M14C0_SLAVE_ADDR	0x38
#define eq_os_result_ch1_4_M14C0_REG_ADDR	0xEE

/* EQ_OS_RESULT_CH2_1_M14C0  */
#define eq_os_result_ch2_1_M14C0_SLAVE_ADDR	0x38
#define eq_os_result_ch2_1_M14C0_REG_ADDR	0xEF

/* EQ_OS_RESULT_CH2_2_M14C0  */
#define eq_os_result_ch2_2_M14C0_SLAVE_ADDR	0x38
#define eq_os_result_ch2_2_M14C0_REG_ADDR	0xF0

/* EQ_OS_RESULT_CH2_3_M14C0  */
#define eq_os_result_ch2_3_M14C0_SLAVE_ADDR	0x38
#define eq_os_result_ch2_3_M14C0_REG_ADDR	0xF1

/* EQ_OS_RESULT_CH2_4_M14C0  */
#define eq_os_result_ch2_4_M14C0_SLAVE_ADDR	0x38
#define eq_os_result_ch2_4_M14C0_REG_ADDR	0xF2

/* EQ_OS_OUT_CH0_M14C0  */
#define eq_os_out_ch0_M14C0_SLAVE_ADDR	0x38
#define eq_os_out_ch0_M14C0_REG_ADDR	0xF3

/* EQ_OS_OUT_CH1_M14C0  */
#define eq_os_out_ch1_M14C0_SLAVE_ADDR	0x38
#define eq_os_out_ch1_M14C0_REG_ADDR	0xF4

/* EQ_OS_OUT_CH2_M14C0  */
#define eq_os_out_ch2_M14C0_SLAVE_ADDR	0x38
#define eq_os_out_ch2_M14C0_REG_ADDR	0xF5

/* EQ_CAL_DONE_M14C0  */
#define eq_cal_done2_M14C0_SLAVE_ADDR	0x38
#define eq_cal_done2_M14C0_REG_ADDR	0xF6


/* END OF ADDR DEFINITION */

typedef struct
{
	UINT8
		pdb_all:1,		// 0,0
		bm_rsvd1:3,
		resetb_all:1,
		b_rsvd1:3;

} RESETB_PDB_ALL_M14C0_T;

typedef struct
{
	UINT8
		pdb_sel:1,		// 0,0
		bm_rsvd1:3,
		resetb_sel:1,
		b_rsvd1:3;

} RESET_PDB_SEL_M14C0_T;

typedef struct
{
	UINT8
		cr_pll_pdb:1,		// 0,0
		bm_rsvd1:3,
		cr_pll_resetb:1,
		b_rsvd1:3;

} CR_PLL_RESETB_PDB_M14C0_T;

typedef struct
{
	UINT8
		cr_dig_ldo_pdb:1,		// 0,0
		bm_rsvd1:3,
		cr_ldo_pdb:1,
		b_rsvd1:3;

} CR_LDO_PDB_M14C0_T;

typedef struct
{
	UINT8
		cr_mode_sel_resetb:1,
		b_rsvd1:7;

} CR_MODE_SEL_RESETB_M14C0_T;

typedef struct
{
	UINT8
		eq_pdb:1,
		b_rsvd1:7;

} EQ_PDB_M14C0_T;

typedef struct
{
	UINT8
		dr_pdb:1,		// 0,0
		bm_rsvd1:3,
		dr_resetb:1,
		b_rsvd1:3;

} DR_RESETB_PDB_M14C0_T;

typedef struct
{
	UINT8
		dtb_resetb:1,		// 0,0
		bm_rsvd1:3,
		bert_resetb:1,
		b_rsvd1:3;

} BERT_DTB_RESETB_M14C0_T;

typedef struct
{
	UINT8
		pix_gen_resetb:1,
		b_rsvd1:7;

} PIX_GEN_RESETB_M14C0_T;

typedef struct
{
	UINT8
		cbus_pdb:1,		// 0,0
		bm_rsvd1:3,
		cbus_normal_v1:1,
		b_rsvd1:3;

} CBUS_NORMAL_V1_PDB_M14C0_T;

typedef struct
{
	UINT8
		cr_man_lpf_rst:1,		// 0,0
		bm_rsvd1:3,
		cr_i2c_lpf_rst:1,
		b_rsvd1:3;

} CR_I2C_LPF_RST_M14C0_T;

typedef struct
{
	UINT8
		cr_ref_clk_mode:6,
		b_rsvd1:2;

} CR_REF_CLK_MODE_1_M14C0_T;

typedef struct
{
	UINT8
		cr_ref_clk_mode:8;

} CR_REF_CLK_MODE_2_M14C0_T;

typedef struct
{
	UINT8
		cr_test:1,		// 0,0
		bm_rsvd1:3,
		cr_man_run:1,
		b_rsvd1:3;

} CR_MAN_RUN_TEST_M14C0_T;

typedef struct
{
	UINT8
		cr_tmr_scale:2,
		b_rsvd1:6;

} CR_TMR_SCALE_M14C0_T;

typedef struct
{
	UINT8
		cr_icp_adj:3,		// 2,0
		bm_rsvd1:1,
		cr_mhl_icp_adj:3,
		b_rsvd1:1;

} CR_ICP_ADJ_M14C0_T;

typedef struct
{
	UINT8
		cr_man_pll_mode:2,		// 1,0
		bm_rsvd1:2,
		cr_i2c_pll_mode:1,
		b_rsvd1:3;

} CR_I2C_PLL_MODE_M14C0_T;

typedef struct
{
	UINT8
		cr_man_pll_mode_n:2,		// 1,0
		bm_rsvd1:2,
		cr_i2c_pll_mode_n:1,
		b_rsvd1:3;

} CR_I2C_PLL_MODE_N_M14C0_T;

typedef struct
{
	UINT8
		cr_man_offset:3,		// 2,0
		bm_rsvd1:1,
		cr_i2c_offset_mode:1,
		b_rsvd1:3;

} CR_I2C_OFFSET_M14C0_T;

typedef struct
{
	UINT8
		cr_vbgr_ctrl:3,
		b_rsvd1:5;

} CR_VBGR_CTRL_M14C0_T;

typedef struct
{
	UINT8
		cr_dig_vbgr_ctrl:3,
		b_rsvd1:5;

} CR_DIG_VBGR_CTRL_M14C0_T;

typedef struct
{
	UINT8
		idr_adj:2,
		b_rsvd1:6;

} IDR_ADJ_M14C0_T;

typedef struct
{
	UINT8
		cr_test_clk_en:1,		// 0,0
		bm_rsvd1:3,
		cr_ref_clk_sel:1,
		b_rsvd1:3;

} CR_REF_CLK_SEL_M14C0_T;

typedef struct
{
	UINT8
		freq_error_man:1,
		b_rsvd1:7;

} FREQ_ERROR_MAN_M14C0_T;

typedef struct
{
	UINT8
		mode_sel_thres:8;

} MODE_SEL_THRES_M14C0_T;

typedef struct
{
	UINT8
		pixclk_locking_mode:1,
		b_rsvd1:7;

} PIXCLK_LOCKING_MODE_M14C0_T;

typedef struct
{
	UINT8
		cr_man_mhl_pp:1,		// 0,0
		cr_man_mhl_mode:1,		// 1,1
		bm_rsvd2:2,
		cr_i2c_mhl_mode:1,
		b_rsvd1:3;

} CR_I2C_MHL_MODE_M14C0_T;

typedef struct
{
	UINT8
		cr_mhl_pp:1,		// 0,0
		cr_mhl_24bit:1,		// 1,1
		bm_rsvd2:2,
		cr_mhl_mode:1,
		b_rsvd1:3;

} CR_MHL_MODE_M14C0_T;

typedef struct
{
	UINT8
		pix_man_depth:2,		// 1,0
		bm_rsvd1:2,
		pix_i2c_depth_mode:1,
		b_rsvd1:3;

} PIX_I2C_DEPTH_M14C0_T;

typedef struct
{
	UINT8
		pix_selected_depth:2,		// 1,0
		bm_rsvd1:2,
		pix_link_depth:2,
		b_rsvd1:2;

} PIX_LINK_DEPTH_M14C0_T;

typedef struct
{
	UINT8
		man_con_sel:1,
		b_rsvd1:7;

} MAN_CON_SEL_M14C0_T;

typedef struct
{
	UINT8
		selected_mode:2,
		b_rsvd1:6;

} SELECTED_MODE_M14C0_T;

typedef struct
{
	UINT8
		tmds_freq:8;

} TMDS_FREQ_1_M14C0_T;

typedef struct
{
	UINT8
		tmds_freq:8;

} TMDS_FREQ_2_M14C0_T;

typedef struct
{
	UINT8
		cr_pll_offset:3,		// 2,0
		bm_rsvd1:1,
		cr_pll_mode:2,
		b_rsvd1:2;

} CR_PLL_MODE_OFFSET_M14C0_T;

typedef struct
{
	UINT8
		cr_lt:1,		// 0,0
		bm_rsvd1:3,
		cr_ht:1,
		b_rsvd1:3;

} CR_HT_LT_M14C0_T;

typedef struct
{
	UINT8
		cr_done:1,		// 0,0
		bm_rsvd1:3,
		cr_lock:1,
		b_rsvd1:3;

} CR_LOCK_DONE_M14C0_T;

typedef struct
{
	UINT8
		mode_sel_st:3,
		b_rsvd1:5;

} MODE_SEL_ST_M14C0_T;

typedef struct
{
	UINT8
		measure_done_s4:1,		// 0,0
		bm_rsvd1:3,
		tmr_done:1,
		b_rsvd1:3;

} TMR_MEASURE_S4_DONE_M14C0_T;

typedef struct
{
	UINT8
		cr_offset_min:3,		// 2,0
		bm_rsvd1:1,
		cr_offset_max:3,
		b_rsvd1:1;

} CR_OFFSET_MAX_MIN_M14C0_T;

typedef struct
{
	UINT8
		pll_mode_cr:2,
		b_rsvd1:6;

} PLL_MODE_CR_M14C0_T;

typedef struct
{
	UINT8
		pll_mode_pix:2,		// 1,0
		bm_rsvd1:2,
		pll_mode_dr:2,
		b_rsvd1:2;

} PLL_MODE_DR_PIX_M14C0_T;

typedef struct
{
	UINT8
		pll_mode_ppll:2,
		b_rsvd1:6;

} PLL_MODE_PPLL_M14C0_T;

typedef struct
{
	UINT8
		eq_cal_mode:1,
		b_rsvd1:7;

} EQ_CAL_MODE_M14C0_T;

typedef struct
{
	UINT8
		eq_man_cal_done:1,		// 0,0
		bm_rsvd1:3,
		eq_i2c_cal_done_mode:1,
		b_rsvd1:3;

} EQ_I2C_CAL_DONE_M14C0_T;

typedef struct
{
	UINT8
		eq_cal_done:1,		// 0,0
		bm_rsvd1:3,
		le_cal:1,
		b_rsvd1:3;

} EQ_CAL_DONE_M14C0_T;

typedef struct
{
	UINT8
		eq_wide_ckex_bw:1,
		b_rsvd1:7;

} EQ_WIDE_CKEX_BW_M14C0_T;

typedef struct
{
	UINT8
		eq_man_odt_pdb:1,		// 0,0
		bm_rsvd1:3,
		eq_i2c_odt_pdb_mode:1,
		b_rsvd1:3;

} EQ_I2C_ODT_PDB_M14C0_T;

typedef struct
{
	UINT8
		eq_odt_ctrl:2,
		b_rsvd1:6;

} EQ_ODT_CTRL_M14C0_T;

typedef struct
{
	UINT8
		eq_ictrl:3,
		b_rsvd1:5;

} EQ_ICTRL_M14C0_T;

typedef struct
{
	UINT8
		eq_man_mhl:1,		// 0,0
		bm_rsvd1:3,
		eq_i2c_mhl_mode:1,
		b_rsvd1:3;

} EQ_I2C_MHL_M14C0_T;

typedef struct
{
	UINT8
		eq_man_pdb_d0:1,		// 0,0
		bm_rsvd1:3,
		eq_i2c_pdb_d0_mode:1,
		b_rsvd1:3;

} EQ_I2C_PDB_D0_M14C0_T;

typedef struct
{
	UINT8
		eq_man_pdb_dck:1,		// 0,0
		bm_rsvd1:3,
		eq_i2c_pdb_dck_mode:1,
		b_rsvd1:3;

} EQ_I2C_PDB_DCK_M14C0_T;

typedef struct
{
	UINT8
		eq_m_pdb_dck:1,		// 0,0
		bm_rsvd1:3,
		eq_m_pdb_d0:1,
		b_rsvd1:3;

} EQ_M_PDB_D0_DCK_M14C0_T;

typedef struct
{
	UINT8
		eq_m_odt_pdb:1,
		b_rsvd1:7;

} EQ_M_ODT_PDB_M14C0_T;

typedef struct
{
	UINT8
		eq_filter:6,
		b_rsvd1:2;

} EQ_FILTER_M14C0_T;

typedef struct
{
	UINT8
		eq_eval_time_1:8;

} EQ_EVAL_TIME_1_M14C0_T;

typedef struct
{
	UINT8
		eq_eval_time_2:8;

} EQ_EVAL_TIME_2_M14C0_T;

typedef struct
{
	UINT8
		eq_frz:1,
		b_rsvd1:7;

} EQ_FRZ_M14C0_T;

typedef struct
{
	UINT8
		ck_mode_rs_man_00:5,
		b_rsvd1:3;

} CK_MODE_RS_MAN_00_M14C0_T;

typedef struct
{
	UINT8
		ck_mode_rs_man_01:5,
		b_rsvd1:3;

} CK_MODE_RS_MAN_01_M14C0_T;

typedef struct
{
	UINT8
		ck_mode_rs_man_10:5,
		b_rsvd1:3;

} CK_MODE_RS_MAN_10_M14C0_T;

typedef struct
{
	UINT8
		ck_mode_rs_man_11:5,
		b_rsvd1:3;

} CK_MODE_RS_MAN_11_M14C0_T;

typedef struct
{
	UINT8
		ck_mode_cs_man_00:5,
		b_rsvd1:3;

} CK_MODE_CS_MAN_00_M14C0_T;

typedef struct
{
	UINT8
		ck_mode_cs_man_01:5,
		b_rsvd1:3;

} CK_MODE_CS_MAN_01_M14C0_T;

typedef struct
{
	UINT8
		ck_mode_cs_man_10:5,
		b_rsvd1:3;

} CK_MODE_CS_MAN_10_M14C0_T;

typedef struct
{
	UINT8
		ck_mode_cs_man_11:5,
		b_rsvd1:3;

} CK_MODE_CS_MAN_11_M14C0_T;

typedef struct
{
	UINT8
		eq_rs_man:5,
		b_rsvd1:3;

} EQ_RS_MAN_M14C0_T;

typedef struct
{
	UINT8
		eq_cs_man_ch0:5,
		b_rsvd1:3;

} EQ_CS_MAN_CH0_M14C0_T;

typedef struct
{
	UINT8
		eq_cs_man_ch1:5,
		b_rsvd1:3;

} EQ_CS_MAN_CH1_M14C0_T;

typedef struct
{
	UINT8
		eq_cs_man_ch2:5,
		b_rsvd1:3;

} EQ_CS_MAN_CH2_M14C0_T;

typedef struct
{
	UINT8
		eq_rs_mode_sel:1,		// 0,0
		bm_rsvd1:3,
		tcs_mode_sel:2,
		b_rsvd1:2;

} TCS_RS_MODE_SEL_M14C0_T;

typedef struct
{
	UINT8
		eq_rs_out:5,
		b_rsvd1:3;

} EQ_RS_OUT_M14C0_T;

typedef struct
{
	UINT8
		tcs_ch0:5,
		b_rsvd1:3;

} TCS_CH0_M14C0_T;

typedef struct
{
	UINT8
		tcs_ch1:5,
		b_rsvd1:3;

} TCS_CH1_M14C0_T;

typedef struct
{
	UINT8
		tcs_ch2:5,
		b_rsvd1:3;

} TCS_CH2_M14C0_T;

typedef struct
{
	UINT8
		tcs_done:1,		// 0,0
		tcs_pass_ch2:1,		// 1,1
		tcs_pass_ch1:1,		// 2,2
		tcs_pass_ch0:1,
		b_rsvd1:4;

} TCS_DONE_M14C0_T;

typedef struct
{
	UINT8
		tcs_min_ch0:5,
		b_rsvd1:3;

} TCS_MIN_CH0_M14C0_T;

typedef struct
{
	UINT8
		tcs_max_ch0:5,
		b_rsvd1:3;

} TCS_MAX_CH0_M14C0_T;

typedef struct
{
	UINT8
		tcs_min_ch1:5,
		b_rsvd1:3;

} TCS_MIN_CH1_M14C0_T;

typedef struct
{
	UINT8
		tcs_max_ch1:5,
		b_rsvd1:3;

} TCS_MAX_CH1_M14C0_T;

typedef struct
{
	UINT8
		tcs_min_ch2:5,
		b_rsvd1:3;

} TCS_MIN_CH2_M14C0_T;

typedef struct
{
	UINT8
		tcs_max_ch2:5,
		b_rsvd1:3;

} TCS_MAX_CH2_M14C0_T;

typedef struct
{
	UINT8
		tcs_result_ch_sel:2,
		b_rsvd1:6;

} TCS_RESULT_CH_SEL_M14C0_T;

typedef struct
{
	UINT8
		tcs_result:8;

} TCS_RESULT_3_M14C0_T;

typedef struct
{
	UINT8
		tcs_result:8;

} TCS_RESULT_4_M14C0_T;

typedef struct
{
	UINT8
		tot_tmds_error_ch0:4,		// 3,0
		tot_sync_recover_ch0:4;

} TOT_TMDS_ERROR_CH0_M14C0_T;

typedef struct
{
	UINT8
		tot_tmds_error_ch1:4,		// 3,0
		tot_sync_recover_ch1:4;

} TOT_TMDS_ERROR_CH1_M14C0_T;

typedef struct
{
	UINT8
		tot_tmds_error_ch2:4,		// 3,0
		tot_sync_recover_ch2:4;

} TOT_TMDS_ERROR_CH2_M14C0_T;

typedef struct
{
	UINT8
		tmds_errec_detect:1,
		b_rsvd1:7;

} TMDS_ERREC_DETECT_M14C0_T;

typedef struct
{
	UINT8
		tcs_en:1,		// 0,0
		bm_rsvd1:3,
		bert_tmds_sel:1,
		b_rsvd1:3;

} BERT_TMDS_SEL_M14C0_T;

typedef struct
{
	UINT8
		tcs_scope:5,
		b_rsvd1:3;

} TCS_SCOPE_M14C0_T;

typedef struct
{
	UINT8
		reg_tcs_man_pre:8;

} REG_TCS_MAN_PRE_M14C0_T;

typedef struct
{
	UINT8
		reg_tcs_man_mea:7,
		b_rsvd1:1;

} REG_TCS_MAN_MEA_1_M14C0_T;

typedef struct
{
	UINT8
		reg_tcs_man_mea:8;

} REG_TCS_MAN_MEA_2_M14C0_T;

typedef struct
{
	UINT8
		reg_scdt:1,		// 0,0
		bm_rsvd1:3,
		tcs_scdt:1,
		b_rsvd1:3;

} TCS_SCDT_M14C0_T;

typedef struct
{
	UINT8
		tcs_boundary:6,
		b_rsvd1:2;

} TCS_BOUNDARY_M14C0_T;

typedef struct
{
	UINT8
		tcs_divide_method:2,		// 1,0
		bm_rsvd1:2,
		tcs_repeat_off:1,
		b_rsvd1:3;

} TCS_REPEAT_OFF_DIVIDE_METHOD_M14C0_T;

typedef struct
{
	UINT8
		tcs_additional_value:5,
		b_rsvd1:3;

} TCS_ADDITIONAL_VALUE_M14C0_T;

typedef struct
{
	UINT8
		tcs_man_val:5,
		b_rsvd1:3;

} TCS_MAN_VAL_M14C0_T;

typedef struct
{
	UINT8
		tcs_err_sel:2,
		b_rsvd1:6;

} TCS_ERR_SEL_M14C0_T;

typedef struct
{
	UINT8
		bcs_ch_sel:1,		// 0,0
		bm_rsvd1:3,
		tcs_ch_sel:2,
		b_rsvd1:2;

} TCS_BCS_CH_SEL_M14C0_T;

typedef struct
{
	UINT8
		scdt_ch_sel:2,
		b_rsvd1:6;

} SCDT_CH_SEL_M14C0_T;

typedef struct
{
	UINT8
		muxed_clk_sel:1,		// 0,0
		bm_rsvd1:3,
		tmds_clk_ref_inv:1,
		b_rsvd1:3;

} TMDS_CLK_REF_INV_MUXED_CLK_SEL_M14C0_T;

typedef struct
{
	UINT8
		dr_clk_inv_ch0:1,		// 0,0
		dr_clk_inv_ch1:1,		// 1,1
		dr_clk_inv_ch2:1,
		b_rsvd1:5;

} DR_CLK_INV_CH_M14C0_T;

typedef struct
{
	UINT8
		dr_man_mode:2,		// 1,0
		bm_rsvd1:2,
		dr_man_mod_sel:1,
		b_rsvd1:3;

} DR_MAN_MOD_SEL_M14C0_T;

typedef struct
{
	UINT8
		dr_n1:3,
		b_rsvd1:5;

} DR_N1_M14C0_T;

typedef struct
{
	UINT8
		dr_filter_ch0:6,
		b_rsvd1:2;

} DR_FILTER_CH0_M14C0_T;

typedef struct
{
	UINT8
		dr_filter_ch1:6,
		b_rsvd1:2;

} DR_FILTER_CH1_M14C0_T;

typedef struct
{
	UINT8
		dr_filter_ch2:6,
		b_rsvd1:2;

} DR_FILTER_CH2_M14C0_T;

typedef struct
{
	UINT8
		dr_phsel_f_ch0:4,		// 3,0
		dr_phsel_c_ch0:4;

} DR_PHSEL_C_F_CH0_M14C0_T;

typedef struct
{
	UINT8
		dr_phsel_f_ch1:4,		// 3,0
		dr_phsel_c_ch1:4;

} DR_PHSEL_C_F_CH1_M14C0_T;

typedef struct
{
	UINT8
		dr_phsel_f_ch2:4,		// 3,0
		dr_phsel_c_ch2:4;

} DR_PHSEL_C_F_CH2_M14C0_T;

typedef struct
{
	UINT8
		dr_phsel_en_ch0:2,
		b_rsvd1:6;

} DR_PHSEL_EN_CH0_M14C0_T;

typedef struct
{
	UINT8
		dr_phsel_en_ch1:2,
		b_rsvd1:6;

} DR_PHSEL_EN_CH1_M14C0_T;

typedef struct
{
	UINT8
		dr_phsel_en_ch2:2,
		b_rsvd1:6;

} DR_PHSEL_EN_CH2_M14C0_T;

typedef struct
{
	UINT8
		dr_ph_f_ch0:4,		// 3,0
		dr_ph_c_ch0:4;

} DR_PH_C_F_CH0_M14C0_T;

typedef struct
{
	UINT8
		dr_ph_f_ch1:4,		// 3,0
		dr_ph_c_ch1:4;

} DR_PH_C_F_CH1_M14C0_T;

typedef struct
{
	UINT8
		dr_ph_f_ch2:4,		// 3,0
		dr_ph_c_ch2:4;

} DR_PH_C_F_CH2_M14C0_T;

typedef struct
{
	UINT8
		dr_monitor_ui_en_ch0:1,		// 0,0
		dr_monitor_ui_en_ch1:1,		// 1,1
		dr_monitor_ui_en_ch2:1,
		b_rsvd1:5;

} DR_MONITOR_UI_EN_CH_M14C0_T;

typedef struct
{
	UINT8
		dr_monitor_ui_ch2:8;

} DR_MONITOR_UI_CH2_M14C0_T;

typedef struct
{
	UINT8
		dr_monitor_ui_ch1:8;

} DR_MONITOR_UI_CH1_M14C0_T;

typedef struct
{
	UINT8
		dr_monitor_ui_ch0:8;

} DR_MONITOR_UI_CH0_M14C0_T;

typedef struct
{
	UINT8
		add_diff_ch0:5,
		b_rsvd1:3;

} ADD_DIFF_CH0_M14C0_T;

typedef struct
{
	UINT8
		add_diff_ch1:5,
		b_rsvd1:3;

} ADD_DIFF_CH1_M14C0_T;

typedef struct
{
	UINT8
		add_diff_ch2:5,
		b_rsvd1:3;

} ADD_DIFF_CH2_M14C0_T;

typedef struct
{
	UINT8
		fifo_init_value:4,		// 3,0
		fifo_init_byte:1,
		b_rsvd1:3;

} FIFO_INIT_BYTE_VALUE_M14C0_T;

typedef struct
{
	UINT8
		fifo_mode:3,
		b_rsvd1:5;

} FIFO_MODE_M14C0_T;

typedef struct
{
	UINT8
		fifo_reset_release:8;

} FIFO_RESET_RELEASE_M14C0_T;

typedef struct
{
	UINT8
		dr_pdb_ch12:1,		// 0,0
		tmds_chg_chnl:1,		// 2,1
		bm_rsvd2:1,
		tmds_sync_sel:1,		// 3,3
		dr_mhl_man_mode:1,		// 4,4
		dr_mhl_man_sel:1,		// 5,5
		dr_hdmi_mhl_mode:1,
		b_rsvd1:1;

} DR_HDMI_MHL_SEL_M14C0_T;

typedef struct
{
	UINT8
		tmds_man_hdmi_mhl_mode:1,		// 0,0
		tmds_man_hdmi_mhl_sel:1,		// 1,1
		tmds_hdmi_mhl_mode:1,		// 2,2
		bm_rsvd3:1,
		tmds_man_packed_mode:1,		// 4,4
		tmds_man_packed_sel:1,		// 5,5
		tmds_mhl_packed_mode:1,
		b_rsvd1:1;

} TMDS_HDMI_MHL_PP_SEL_M14C0_T;

typedef struct
{
	UINT8
		data_on:1,		// 0,0
		tmds_bypass:1,		// 1,1
		bm_rsvd2:2,
		tmds_clk_inv:1,		// 4,4
		tmds_sync_recover:1,
		b_rsvd1:2;

} TMDS_SYNC_RECOVER_CLK_INV_BYPASS_M14C0_T;

typedef struct
{
	UINT8
		tot_video_de:8;

} TOT_VIDEO_DE_1_M14C0_T;

typedef struct
{
	UINT8
		tot_video_de:8;

} TOT_VIDEO_DE_2_M14C0_T;

typedef struct
{
	UINT8
		bert_run_ch0:1,		// 0,0
		bert_run_ch1:1,		// 1,1
		bert_run_ch2:1,		// 2,2
		bert_ex_run:1,		// 3,3
		bert_ch_sel:2,
		b_rsvd1:2;

} BERT_CH_SEL_EXRUN_CH_M14C0_T;

typedef struct
{
	UINT8
		bert_num_err:8;

} BERT_NUM_ERR_1_M14C0_T;

typedef struct
{
	UINT8
		bert_num_err:8;

} BERT_NUM_ERR_2_M14C0_T;

typedef struct
{
	UINT8
		err_thres:2,		// 1,0
		bit_thres:2,		// 3,2
		bert_sync_done:3,
		b_rsvd1:1;

} BERT_SYNC_DONE_BIT_ERR_THRES_M14C0_T;

typedef struct
{
	UINT8
		bert_test_res_ch0:2,		// 1,0
		bm_rsvd1:2,
		bert_indicator_ch0:2,
		b_rsvd1:2;

} BERT_INDICATOR_TEST_RES_CH0_M14C0_T;

typedef struct
{
	UINT8
		bert_test_res_ch1:2,		// 1,0
		bm_rsvd1:2,
		bert_indicator_ch1:2,
		b_rsvd1:2;

} BERT_INDICATOR_TEST_RES_CH1_M14C0_T;

typedef struct
{
	UINT8
		bert_test_res_ch2:2,		// 1,0
		bm_rsvd1:2,
		bert_indicator_ch2:2,
		b_rsvd1:2;

} BERT_INDICATOR_TEST_RES_CH2_M14C0_T;

typedef struct
{
	UINT8
		eq_cal_start_mode:1,
		b_rsvd1:7;

} EQ_CAL_START_MODE_M14C0_T;

typedef struct
{
	UINT8
		eq_freq_div_ch0:4,
		b_rsvd1:4;

} EQ_FREQ_DIV_CH0_M14C0_T;

typedef struct
{
	UINT8
		eq_freq_div_ch1:4,
		b_rsvd1:4;

} EQ_FREQ_DIV_CH1_M14C0_T;

typedef struct
{
	UINT8
		eq_freq_div_ch2:4,
		b_rsvd1:4;

} EQ_FREQ_DIV_CH2_M14C0_T;

typedef struct
{
	UINT8
		eq_os_man_val_ch0:5,		// 4,0
		bm_rsvd1:1,
		eq_os_man_sel_ch0:1,
		b_rsvd1:1;

} EQ_OS_MAN_CH0_M14C0_T;

typedef struct
{
	UINT8
		eq_os_man_val_ch1:5,		// 4,0
		bm_rsvd1:1,
		eq_os_man_sel_ch1:1,
		b_rsvd1:1;

} EQ_OS_MAN_CH1_M14C0_T;

typedef struct
{
	UINT8
		eq_os_man_val_ch2:5,		// 4,0
		bm_rsvd1:1,
		eq_os_man_sel_ch2:1,
		b_rsvd1:1;

} EQ_OS_MAN_CH2_M14C0_T;

typedef struct
{
	UINT8
		eq_dt_range_ch0:2,
		b_rsvd1:6;

} EQ_DT_RANGE_CH0_M14C0_T;

typedef struct
{
	UINT8
		eq_dt_range_ch1:2,
		b_rsvd1:6;

} EQ_DT_RANGE_CH1_M14C0_T;

typedef struct
{
	UINT8
		eq_dt_range_ch2:2,
		b_rsvd1:6;

} EQ_DT_RANGE_CH2_M14C0_T;

typedef struct
{
	UINT8
		pdb_ibcal_ch0:1,		// 0,0
		pdb_ibcal_ch1:1,		// 1,1
		pdb_ibcal_ch2:1,
		b_rsvd1:5;

} PDB_IBCAL_M14C0_T;

typedef struct
{
	UINT8
		eq_os_min_valid_ch0:1,		// 0,0
		eq_os_max_valid_ch0:1,		// 1,1
		eq_os_half_valid_ch0:1,
		b_rsvd1:5;

} EQ_OS_VALID_CH0_M14C0_T;

typedef struct
{
	UINT8
		eq_os_min_valid_ch1:1,		// 0,0
		eq_os_max_valid_ch1:1,		// 1,1
		eq_os_half_valid_ch1:1,
		b_rsvd1:5;

} EQ_OS_VALID_CH1_M14C0_T;

typedef struct
{
	UINT8
		eq_os_min_valid_ch2:1,		// 0,0
		eq_os_max_valid_ch2:1,		// 1,1
		eq_os_half_valid_ch2:1,
		b_rsvd1:5;

} EQ_OS_VALID_CH2_M14C0_T;

typedef struct
{
	UINT8
		eq_of_half_ch0:5,
		b_rsvd1:3;

} EQ_OF_HALF_CH0_M14C0_T;

typedef struct
{
	UINT8
		eq_os_max_ch0:5,
		b_rsvd1:3;

} EQ_OS_MAX_CH0_M14C0_T;

typedef struct
{
	UINT8
		eq_os_min_ch0:5,
		b_rsvd1:3;

} EQ_OS_MIN_CH0_M14C0_T;

typedef struct
{
	UINT8
		eq_of_half_ch1:5,
		b_rsvd1:3;

} EQ_OF_HALF_CH1_M14C0_T;

typedef struct
{
	UINT8
		eq_os_max_ch1:5,
		b_rsvd1:3;

} EQ_OS_MAX_CH1_M14C0_T;

typedef struct
{
	UINT8
		eq_os_min_ch1:5,
		b_rsvd1:3;

} EQ_OS_MIN_CH1_M14C0_T;

typedef struct
{
	UINT8
		eq_of_half_ch2:5,
		b_rsvd1:3;

} EQ_OF_HALF_CH2_M14C0_T;

typedef struct
{
	UINT8
		eq_os_max_ch2:5,
		b_rsvd1:3;

} EQ_OS_MAX_CH2_M14C0_T;

typedef struct
{
	UINT8
		eq_os_min_ch2:5,
		b_rsvd1:3;

} EQ_OS_MIN_CH2_M14C0_T;

typedef struct
{
	UINT8
		eq_os_result_ch0:8;

} EQ_OS_RESULT_CH0_1_M14C0_T;

typedef struct
{
	UINT8
		eq_os_result_ch0:8;

} EQ_OS_RESULT_CH0_2_M14C0_T;

typedef struct
{
	UINT8
		eq_os_result_ch0:8;

} EQ_OS_RESULT_CH0_3_M14C0_T;

typedef struct
{
	UINT8
		eq_os_result_ch0:8;

} EQ_OS_RESULT_CH0_4_M14C0_T;

typedef struct
{
	UINT8
		eq_os_result_ch1:8;

} EQ_OS_RESULT_CH1_1_M14C0_T;

typedef struct
{
	UINT8
		eq_os_result_ch1:8;

} EQ_OS_RESULT_CH1_2_M14C0_T;

typedef struct
{
	UINT8
		eq_os_result_ch1:8;

} EQ_OS_RESULT_CH1_3_M14C0_T;

typedef struct
{
	UINT8
		eq_os_result_ch1:8;

} EQ_OS_RESULT_CH1_4_M14C0_T;

typedef struct
{
	UINT8
		eq_os_result_ch2:8;

} EQ_OS_RESULT_CH2_1_M14C0_T;

typedef struct
{
	UINT8
		eq_os_result_ch2:8;

} EQ_OS_RESULT_CH2_2_M14C0_T;

typedef struct
{
	UINT8
		eq_os_result_ch2:8;

} EQ_OS_RESULT_CH2_3_M14C0_T;

typedef struct
{
	UINT8
		eq_os_result_ch2:8;

} EQ_OS_RESULT_CH2_4_M14C0_T;

typedef struct
{
	UINT8
		eq_os_out_ch0:5,
		b_rsvd1:3;

} EQ_OS_OUT_CH0_M14C0_T;

typedef struct
{
	UINT8
		eq_os_out_ch1:5,
		b_rsvd1:3;

} EQ_OS_OUT_CH1_M14C0_T;

typedef struct
{
	UINT8
		eq_os_out_ch2:5,
		b_rsvd1:3;

} EQ_OS_OUT_CH2_M14C0_T;

typedef struct
{
	UINT8
		eq_cal_done_ch0:1,		// 0,0
		eq_cal_done_ch1:1,		// 1,1
		eq_cal_done_ch2:1,		// 2,2
		eq_cal_done_cr:1,
		b_rsvd1:4;

} EQ_CAL_DONE2_M14C0_T;


typedef struct {
	RESETB_PDB_ALL_M14C0_T			resetb_pdb_all;	 // slave/reg addr = 0x38/0x01
	RESET_PDB_SEL_M14C0_T			reset_pdb_sel;	 // slave/reg addr = 0x38/0x02
	CR_PLL_RESETB_PDB_M14C0_T			cr_pll_resetb_pdb;	 // slave/reg addr = 0x38/0x03
	CR_LDO_PDB_M14C0_T			cr_ldo_pdb;	 // slave/reg addr = 0x38/0x04
	CR_MODE_SEL_RESETB_M14C0_T			cr_mode_sel_resetb;	 // slave/reg addr = 0x38/0x05
	EQ_PDB_M14C0_T			eq_pdb;	 // slave/reg addr = 0x38/0x06
	DR_RESETB_PDB_M14C0_T			dr_resetb_pdb;	 // slave/reg addr = 0x38/0x07
	BERT_DTB_RESETB_M14C0_T			bert_dtb_resetb;	 // slave/reg addr = 0x38/0x08
	PIX_GEN_RESETB_M14C0_T			pix_gen_resetb;	 // slave/reg addr = 0x38/0x09
	CBUS_NORMAL_V1_PDB_M14C0_T			cbus_normal_v1_pdb;	 // slave/reg addr = 0x38/0x0A
	CR_I2C_LPF_RST_M14C0_T			cr_i2c_lpf_rst;	 // slave/reg addr = 0x38/0x0B
	CR_REF_CLK_MODE_1_M14C0_T			cr_ref_clk_mode_1;	 // slave/reg addr = 0x38/0x10
	CR_REF_CLK_MODE_2_M14C0_T			cr_ref_clk_mode_2;	 // slave/reg addr = 0x38/0x11
	CR_MAN_RUN_TEST_M14C0_T			cr_man_run_test;	 // slave/reg addr = 0x38/0x12
	CR_TMR_SCALE_M14C0_T			cr_tmr_scale;	 // slave/reg addr = 0x38/0x13
	CR_ICP_ADJ_M14C0_T			cr_icp_adj;	 // slave/reg addr = 0x38/0x14
	CR_I2C_PLL_MODE_M14C0_T			cr_i2c_pll_mode;	 // slave/reg addr = 0x38/0x15
	CR_I2C_PLL_MODE_N_M14C0_T			cr_i2c_pll_mode_n;	 // slave/reg addr = 0x38/0x16
	CR_I2C_OFFSET_M14C0_T			cr_i2c_offset;	 // slave/reg addr = 0x38/0x17
	CR_VBGR_CTRL_M14C0_T			cr_vbgr_ctrl;	 // slave/reg addr = 0x38/0x18
	CR_DIG_VBGR_CTRL_M14C0_T			cr_dig_vbgr_ctrl;	 // slave/reg addr = 0x38/0x19
	IDR_ADJ_M14C0_T			idr_adj;	 // slave/reg addr = 0x38/0x1A
	CR_REF_CLK_SEL_M14C0_T			cr_ref_clk_sel;	 // slave/reg addr = 0x38/0x1B
	FREQ_ERROR_MAN_M14C0_T			freq_error_man;	 // slave/reg addr = 0x38/0x1C
	MODE_SEL_THRES_M14C0_T			mode_sel_thres;	 // slave/reg addr = 0x38/0x1D
	PIXCLK_LOCKING_MODE_M14C0_T			pixclk_locking_mode;	 // slave/reg addr = 0x38/0x1E
	CR_I2C_MHL_MODE_M14C0_T			cr_i2c_mhl_mode;	 // slave/reg addr = 0x38/0x20
	CR_MHL_MODE_M14C0_T			cr_mhl_mode;	 // slave/reg addr = 0x38/0x21
	PIX_I2C_DEPTH_M14C0_T			pix_i2c_depth;	 // slave/reg addr = 0x38/0x22
	PIX_LINK_DEPTH_M14C0_T			pix_link_depth;	 // slave/reg addr = 0x38/0x23
	MAN_CON_SEL_M14C0_T			man_con_sel;	 // slave/reg addr = 0x38/0x24
	SELECTED_MODE_M14C0_T			selected_mode;	 // slave/reg addr = 0x38/0x30
	TMDS_FREQ_1_M14C0_T			tmds_freq_1;	 // slave/reg addr = 0x38/0x31
	TMDS_FREQ_2_M14C0_T			tmds_freq_2;	 // slave/reg addr = 0x38/0x32
	CR_PLL_MODE_OFFSET_M14C0_T			cr_pll_mode_offset;	 // slave/reg addr = 0x38/0x33
	CR_HT_LT_M14C0_T			cr_ht_lt;	 // slave/reg addr = 0x38/0x34
	CR_LOCK_DONE_M14C0_T			cr_lock_done;	 // slave/reg addr = 0x38/0x35
	MODE_SEL_ST_M14C0_T			mode_sel_st;	 // slave/reg addr = 0x38/0x36
	TMR_MEASURE_S4_DONE_M14C0_T			tmr_measure_s4_done;	 // slave/reg addr = 0x38/0x37
	CR_OFFSET_MAX_MIN_M14C0_T			cr_offset_max_min;	 // slave/reg addr = 0x38/0x38
	PLL_MODE_CR_M14C0_T			pll_mode_cr;	 // slave/reg addr = 0x38/0x39
	PLL_MODE_DR_PIX_M14C0_T			pll_mode_dr_pix;	 // slave/reg addr = 0x38/0x3A
	PLL_MODE_PPLL_M14C0_T			pll_mode_ppll;	 // slave/reg addr = 0x38/0x3B
	EQ_CAL_MODE_M14C0_T			eq_cal_mode;	 // slave/reg addr = 0x38/0x40
	EQ_I2C_CAL_DONE_M14C0_T			eq_i2c_cal_done;	 // slave/reg addr = 0x38/0x41
	EQ_CAL_DONE_M14C0_T			eq_cal_done;	 // slave/reg addr = 0x38/0x42
	EQ_WIDE_CKEX_BW_M14C0_T			eq_wide_ckex_bw;	 // slave/reg addr = 0x38/0x43
	EQ_I2C_ODT_PDB_M14C0_T			eq_i2c_odt_pdb;	 // slave/reg addr = 0x38/0x44
	EQ_ODT_CTRL_M14C0_T			eq_odt_ctrl;	 // slave/reg addr = 0x38/0x45
	EQ_ICTRL_M14C0_T			eq_ictrl;	 // slave/reg addr = 0x38/0x46
	EQ_I2C_MHL_M14C0_T			eq_i2c_mhl;	 // slave/reg addr = 0x38/0x47
	EQ_I2C_PDB_D0_M14C0_T			eq_i2c_pdb_d0;	 // slave/reg addr = 0x38/0x48
	EQ_I2C_PDB_DCK_M14C0_T			eq_i2c_pdb_dck;	 // slave/reg addr = 0x38/0x49
	EQ_M_PDB_D0_DCK_M14C0_T			eq_m_pdb_d0_dck;	 // slave/reg addr = 0x38/0x4A
	EQ_M_ODT_PDB_M14C0_T			eq_m_odt_pdb;	 // slave/reg addr = 0x38/0x4B
	EQ_FILTER_M14C0_T			eq_filter;	 // slave/reg addr = 0x38/0x51
	EQ_EVAL_TIME_1_M14C0_T			eq_eval_time_1;	 // slave/reg addr = 0x38/0x52
	EQ_EVAL_TIME_2_M14C0_T			eq_eval_time_2;	 // slave/reg addr = 0x38/0x53
	EQ_FRZ_M14C0_T			eq_frz;	 // slave/reg addr = 0x38/0x54
	CK_MODE_RS_MAN_00_M14C0_T			ck_mode_rs_man_00;	 // slave/reg addr = 0x38/0x55
	CK_MODE_RS_MAN_01_M14C0_T			ck_mode_rs_man_01;	 // slave/reg addr = 0x38/0x56
	CK_MODE_RS_MAN_10_M14C0_T			ck_mode_rs_man_10;	 // slave/reg addr = 0x38/0x57
	CK_MODE_RS_MAN_11_M14C0_T			ck_mode_rs_man_11;	 // slave/reg addr = 0x38/0x58
	CK_MODE_CS_MAN_00_M14C0_T			ck_mode_cs_man_00;	 // slave/reg addr = 0x38/0x59
	CK_MODE_CS_MAN_01_M14C0_T			ck_mode_cs_man_01;	 // slave/reg addr = 0x38/0x5A
	CK_MODE_CS_MAN_10_M14C0_T			ck_mode_cs_man_10;	 // slave/reg addr = 0x38/0x5B
	CK_MODE_CS_MAN_11_M14C0_T			ck_mode_cs_man_11;	 // slave/reg addr = 0x38/0x5C
	EQ_RS_MAN_M14C0_T			eq_rs_man;	 // slave/reg addr = 0x38/0x5D
	EQ_CS_MAN_CH0_M14C0_T			eq_cs_man_ch0;	 // slave/reg addr = 0x38/0x5E
	EQ_CS_MAN_CH1_M14C0_T			eq_cs_man_ch1;	 // slave/reg addr = 0x38/0x5F
	EQ_CS_MAN_CH2_M14C0_T			eq_cs_man_ch2;	 // slave/reg addr = 0x38/0x60
	TCS_RS_MODE_SEL_M14C0_T			tcs_rs_mode_sel;	 // slave/reg addr = 0x38/0x61
	EQ_RS_OUT_M14C0_T			eq_rs_out;	 // slave/reg addr = 0x38/0x62
	TCS_CH0_M14C0_T			tcs_ch0;	 // slave/reg addr = 0x38/0x63
	TCS_CH1_M14C0_T			tcs_ch1;	 // slave/reg addr = 0x38/0x64
	TCS_CH2_M14C0_T			tcs_ch2;	 // slave/reg addr = 0x38/0x65
	TCS_DONE_M14C0_T			tcs_done;	 // slave/reg addr = 0x38/0x66
	TCS_MIN_CH0_M14C0_T			tcs_min_ch0;	 // slave/reg addr = 0x38/0x67
	TCS_MAX_CH0_M14C0_T			tcs_max_ch0;	 // slave/reg addr = 0x38/0x68
	TCS_MIN_CH1_M14C0_T			tcs_min_ch1;	 // slave/reg addr = 0x38/0x69
	TCS_MAX_CH1_M14C0_T			tcs_max_ch1;	 // slave/reg addr = 0x38/0x6A
	TCS_MIN_CH2_M14C0_T			tcs_min_ch2;	 // slave/reg addr = 0x38/0x6B
	TCS_MAX_CH2_M14C0_T			tcs_max_ch2;	 // slave/reg addr = 0x38/0x6C
	TCS_RESULT_CH_SEL_M14C0_T			tcs_result_ch_sel;	 // slave/reg addr = 0x38/0x6D
	TCS_RESULT_3_M14C0_T			tcs_result_3;	 // slave/reg addr = 0x38/0x70
	TCS_RESULT_4_M14C0_T			tcs_result_4;	 // slave/reg addr = 0x38/0x71
	TOT_TMDS_ERROR_CH0_M14C0_T			tot_tmds_error_ch0;	 // slave/reg addr = 0x38/0x72
	TOT_TMDS_ERROR_CH1_M14C0_T			tot_tmds_error_ch1;	 // slave/reg addr = 0x38/0x73
	TOT_TMDS_ERROR_CH2_M14C0_T			tot_tmds_error_ch2;	 // slave/reg addr = 0x38/0x74
	TMDS_ERREC_DETECT_M14C0_T			tmds_errec_detect;	 // slave/reg addr = 0x38/0x75
	BERT_TMDS_SEL_M14C0_T			bert_tmds_sel;	 // slave/reg addr = 0x38/0x76
	TCS_SCOPE_M14C0_T			tcs_scope;	 // slave/reg addr = 0x38/0x77
	REG_TCS_MAN_PRE_M14C0_T			reg_tcs_man_pre;	 // slave/reg addr = 0x38/0x78
	REG_TCS_MAN_MEA_1_M14C0_T			reg_tcs_man_mea_1;	 // slave/reg addr = 0x38/0x79
	REG_TCS_MAN_MEA_2_M14C0_T			reg_tcs_man_mea_2;	 // slave/reg addr = 0x38/0x7A
	TCS_SCDT_M14C0_T			tcs_scdt;	 // slave/reg addr = 0x38/0x7B
	TCS_BOUNDARY_M14C0_T			tcs_boundary;	 // slave/reg addr = 0x38/0x7C
	TCS_REPEAT_OFF_DIVIDE_METHOD_M14C0_T			tcs_repeat_off_divide_method;	 // slave/reg addr = 0x38/0x7D
	TCS_ADDITIONAL_VALUE_M14C0_T			tcs_additional_value;	 // slave/reg addr = 0x38/0x7E
	TCS_MAN_VAL_M14C0_T			tcs_man_val;	 // slave/reg addr = 0x38/0x7F
	TCS_ERR_SEL_M14C0_T			tcs_err_sel;	 // slave/reg addr = 0x38/0x80
	TCS_BCS_CH_SEL_M14C0_T			tcs_bcs_ch_sel;	 // slave/reg addr = 0x38/0x81
	SCDT_CH_SEL_M14C0_T			scdt_ch_sel;	 // slave/reg addr = 0x38/0x83
	TMDS_CLK_REF_INV_MUXED_CLK_SEL_M14C0_T			tmds_clk_ref_inv_muxed_clk_sel;	 // slave/reg addr = 0x38/0x90
	DR_CLK_INV_CH_M14C0_T			dr_clk_inv_ch;	 // slave/reg addr = 0x38/0x91
	DR_MAN_MOD_SEL_M14C0_T			dr_man_mod_sel;	 // slave/reg addr = 0x38/0x92
	DR_N1_M14C0_T			dr_n1;	 // slave/reg addr = 0x38/0x93
	DR_FILTER_CH0_M14C0_T			dr_filter_ch0;	 // slave/reg addr = 0x38/0x94
	DR_FILTER_CH1_M14C0_T			dr_filter_ch1;	 // slave/reg addr = 0x38/0x95
	DR_FILTER_CH2_M14C0_T			dr_filter_ch2;	 // slave/reg addr = 0x38/0x96
	DR_PHSEL_C_F_CH0_M14C0_T			dr_phsel_c_f_ch0;	 // slave/reg addr = 0x38/0x97
	DR_PHSEL_C_F_CH1_M14C0_T			dr_phsel_c_f_ch1;	 // slave/reg addr = 0x38/0x98
	DR_PHSEL_C_F_CH2_M14C0_T			dr_phsel_c_f_ch2;	 // slave/reg addr = 0x38/0x99
	DR_PHSEL_EN_CH0_M14C0_T			dr_phsel_en_ch0;	 // slave/reg addr = 0x38/0x9A
	DR_PHSEL_EN_CH1_M14C0_T			dr_phsel_en_ch1;	 // slave/reg addr = 0x38/0x9B
	DR_PHSEL_EN_CH2_M14C0_T			dr_phsel_en_ch2;	 // slave/reg addr = 0x38/0x9C
	DR_PH_C_F_CH0_M14C0_T			dr_ph_c_f_ch0;	 // slave/reg addr = 0x38/0x9D
	DR_PH_C_F_CH1_M14C0_T			dr_ph_c_f_ch1;	 // slave/reg addr = 0x38/0x9E
	DR_PH_C_F_CH2_M14C0_T			dr_ph_c_f_ch2;	 // slave/reg addr = 0x38/0x9F
	DR_MONITOR_UI_EN_CH_M14C0_T			dr_monitor_ui_en_ch;	 // slave/reg addr = 0x38/0xA0
	DR_MONITOR_UI_CH2_M14C0_T			dr_monitor_ui_ch2;	 // slave/reg addr = 0x38/0xA1
	DR_MONITOR_UI_CH1_M14C0_T			dr_monitor_ui_ch1;	 // slave/reg addr = 0x38/0xA2
	DR_MONITOR_UI_CH0_M14C0_T			dr_monitor_ui_ch0;	 // slave/reg addr = 0x38/0xA3
	ADD_DIFF_CH0_M14C0_T			add_diff_ch0;	 // slave/reg addr = 0x38/0xA4
	ADD_DIFF_CH1_M14C0_T			add_diff_ch1;	 // slave/reg addr = 0x38/0xA5
	ADD_DIFF_CH2_M14C0_T			add_diff_ch2;	 // slave/reg addr = 0x38/0xA6
	FIFO_INIT_BYTE_VALUE_M14C0_T			fifo_init_byte_value;	 // slave/reg addr = 0x38/0xA7
	FIFO_MODE_M14C0_T			fifo_mode;	 // slave/reg addr = 0x38/0xA8
	FIFO_RESET_RELEASE_M14C0_T			fifo_reset_release;	 // slave/reg addr = 0x38/0xA9
	DR_HDMI_MHL_SEL_M14C0_T			dr_hdmi_mhl_sel;	 // slave/reg addr = 0x38/0xB1
	TMDS_HDMI_MHL_PP_SEL_M14C0_T			tmds_hdmi_mhl_pp_sel;	 // slave/reg addr = 0x38/0xB2
	TMDS_SYNC_RECOVER_CLK_INV_BYPASS_M14C0_T			tmds_sync_recover_clk_inv_bypass;	 // slave/reg addr = 0x38/0xB3
	TOT_VIDEO_DE_1_M14C0_T			tot_video_de_1;	 // slave/reg addr = 0x38/0xB7
	TOT_VIDEO_DE_2_M14C0_T			tot_video_de_2;	 // slave/reg addr = 0x38/0xB8
	BERT_CH_SEL_EXRUN_CH_M14C0_T			bert_ch_sel_exrun_ch;	 // slave/reg addr = 0x38/0xC0
	BERT_NUM_ERR_1_M14C0_T			bert_num_err_1;	 // slave/reg addr = 0x38/0xC1
	BERT_NUM_ERR_2_M14C0_T			bert_num_err_2;	 // slave/reg addr = 0x38/0xC2
	BERT_SYNC_DONE_BIT_ERR_THRES_M14C0_T			bert_sync_done_bit_err_thres;	 // slave/reg addr = 0x38/0xC3
	BERT_INDICATOR_TEST_RES_CH0_M14C0_T			bert_indicator_test_res_ch0;	 // slave/reg addr = 0x38/0xC4
	BERT_INDICATOR_TEST_RES_CH1_M14C0_T			bert_indicator_test_res_ch1;	 // slave/reg addr = 0x38/0xC5
	BERT_INDICATOR_TEST_RES_CH2_M14C0_T			bert_indicator_test_res_ch2;	 // slave/reg addr = 0x38/0xC6
	EQ_CAL_START_MODE_M14C0_T			eq_cal_start_mode;	 // slave/reg addr = 0x38/0xD0
	EQ_FREQ_DIV_CH0_M14C0_T			eq_freq_div_ch0;	 // slave/reg addr = 0x38/0xD1
	EQ_FREQ_DIV_CH1_M14C0_T			eq_freq_div_ch1;	 // slave/reg addr = 0x38/0xD2
	EQ_FREQ_DIV_CH2_M14C0_T			eq_freq_div_ch2;	 // slave/reg addr = 0x38/0xD3
	EQ_OS_MAN_CH0_M14C0_T			eq_os_man_ch0;	 // slave/reg addr = 0x38/0xD4
	EQ_OS_MAN_CH1_M14C0_T			eq_os_man_ch1;	 // slave/reg addr = 0x38/0xD5
	EQ_OS_MAN_CH2_M14C0_T			eq_os_man_ch2;	 // slave/reg addr = 0x38/0xD6
	EQ_DT_RANGE_CH0_M14C0_T			eq_dt_range_ch0;	 // slave/reg addr = 0x38/0xD7
	EQ_DT_RANGE_CH1_M14C0_T			eq_dt_range_ch1;	 // slave/reg addr = 0x38/0xD8
	EQ_DT_RANGE_CH2_M14C0_T			eq_dt_range_ch2;	 // slave/reg addr = 0x38/0xD9
	PDB_IBCAL_M14C0_T			pdb_ibcal;	 // slave/reg addr = 0x38/0xDA
	EQ_OS_VALID_CH0_M14C0_T			eq_os_valid_ch0;	 // slave/reg addr = 0x38/0xDB
	EQ_OS_VALID_CH1_M14C0_T			eq_os_valid_ch1;	 // slave/reg addr = 0x38/0xDC
	EQ_OS_VALID_CH2_M14C0_T			eq_os_valid_ch2;	 // slave/reg addr = 0x38/0xDD
	EQ_OF_HALF_CH0_M14C0_T			eq_of_half_ch0;	 // slave/reg addr = 0x38/0xDE
	EQ_OS_MAX_CH0_M14C0_T			eq_os_max_ch0;	 // slave/reg addr = 0x38/0xDF
	EQ_OS_MIN_CH0_M14C0_T			eq_os_min_ch0;	 // slave/reg addr = 0x38/0xE0
	EQ_OF_HALF_CH1_M14C0_T			eq_of_half_ch1;	 // slave/reg addr = 0x38/0xE1
	EQ_OS_MAX_CH1_M14C0_T			eq_os_max_ch1;	 // slave/reg addr = 0x38/0xE2
	EQ_OS_MIN_CH1_M14C0_T			eq_os_min_ch1;	 // slave/reg addr = 0x38/0xE3
	EQ_OF_HALF_CH2_M14C0_T			eq_of_half_ch2;	 // slave/reg addr = 0x38/0xE4
	EQ_OS_MAX_CH2_M14C0_T			eq_os_max_ch2;	 // slave/reg addr = 0x38/0xE5
	EQ_OS_MIN_CH2_M14C0_T			eq_os_min_ch2;	 // slave/reg addr = 0x38/0xE6
	EQ_OS_RESULT_CH0_1_M14C0_T			eq_os_result_ch0_1;	 // slave/reg addr = 0x38/0xE7
	EQ_OS_RESULT_CH0_2_M14C0_T			eq_os_result_ch0_2;	 // slave/reg addr = 0x38/0xE8
	EQ_OS_RESULT_CH0_3_M14C0_T			eq_os_result_ch0_3;	 // slave/reg addr = 0x38/0xE9
	EQ_OS_RESULT_CH0_4_M14C0_T			eq_os_result_ch0_4;	 // slave/reg addr = 0x38/0xEA
	EQ_OS_RESULT_CH1_1_M14C0_T			eq_os_result_ch1_1;	 // slave/reg addr = 0x38/0xEB
	EQ_OS_RESULT_CH1_2_M14C0_T			eq_os_result_ch1_2;	 // slave/reg addr = 0x38/0xEC
	EQ_OS_RESULT_CH1_3_M14C0_T			eq_os_result_ch1_3;	 // slave/reg addr = 0x38/0xED
	EQ_OS_RESULT_CH1_4_M14C0_T			eq_os_result_ch1_4;	 // slave/reg addr = 0x38/0xEE
	EQ_OS_RESULT_CH2_1_M14C0_T			eq_os_result_ch2_1;	 // slave/reg addr = 0x38/0xEF
	EQ_OS_RESULT_CH2_2_M14C0_T			eq_os_result_ch2_2;	 // slave/reg addr = 0x38/0xF0
	EQ_OS_RESULT_CH2_3_M14C0_T			eq_os_result_ch2_3;	 // slave/reg addr = 0x38/0xF1
	EQ_OS_RESULT_CH2_4_M14C0_T			eq_os_result_ch2_4;	 // slave/reg addr = 0x38/0xF2
	EQ_OS_OUT_CH0_M14C0_T			eq_os_out_ch0;	 // slave/reg addr = 0x38/0xF3
	EQ_OS_OUT_CH1_M14C0_T			eq_os_out_ch1;	 // slave/reg addr = 0x38/0xF4
	EQ_OS_OUT_CH2_M14C0_T			eq_os_out_ch2;	 // slave/reg addr = 0x38/0xF5
	EQ_CAL_DONE2_M14C0_T			eq_cal_done2;	 // slave/reg addr = 0x38/0xF6
} PHY_REG_M14C0_T;
