Timing Analyzer report for ads_bus_system
Tue Dec  2 10:29:20 2025
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'FPGA_CLK1_50'
 14. Slow 1200mV 85C Model Hold: 'FPGA_CLK1_50'
 15. Slow 1200mV 85C Model Recovery: 'FPGA_CLK1_50'
 16. Slow 1200mV 85C Model Removal: 'FPGA_CLK1_50'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'FPGA_CLK1_50'
 25. Slow 1200mV 0C Model Hold: 'FPGA_CLK1_50'
 26. Slow 1200mV 0C Model Recovery: 'FPGA_CLK1_50'
 27. Slow 1200mV 0C Model Removal: 'FPGA_CLK1_50'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'FPGA_CLK1_50'
 35. Fast 1200mV 0C Model Hold: 'FPGA_CLK1_50'
 36. Fast 1200mV 0C Model Recovery: 'FPGA_CLK1_50'
 37. Fast 1200mV 0C Model Removal: 'FPGA_CLK1_50'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths Summary
 52. Clock Status Summary
 53. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; ads_bus_system                                      ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.12        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.6%      ;
;     Processors 3-8         ;   1.3%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------+
; SDC File List                                                         ;
+-----------------------------------+--------+--------------------------+
; SDC File Path                     ; Status ; Read at                  ;
+-----------------------------------+--------+--------------------------+
; ../constraints/ads_bus_system.sdc ; OK     ; Tue Dec  2 10:29:19 2025 ;
+-----------------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                     ;
+--------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+
; Clock Name   ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets          ;
+--------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+
; FPGA_CLK1_50 ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FPGA_CLK1_50 } ;
+--------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+


+----------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                 ;
+------------+-----------------+--------------+------+
; Fmax       ; Restricted Fmax ; Clock Name   ; Note ;
+------------+-----------------+--------------+------+
; 107.61 MHz ; 107.61 MHz      ; FPGA_CLK1_50 ;      ;
+------------+-----------------+--------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------+
; Slow 1200mV 85C Model Setup Summary   ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; FPGA_CLK1_50 ; 10.707 ; 0.000         ;
+--------------+--------+---------------+


+--------------------------------------+
; Slow 1200mV 85C Model Hold Summary   ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 0.301 ; 0.000         ;
+--------------+-------+---------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+--------------+--------+----------------+
; Clock        ; Slack  ; End Point TNS  ;
+--------------+--------+----------------+
; FPGA_CLK1_50 ; 17.771 ; 0.000          ;
+--------------+--------+----------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+--------------+-------+----------------+
; Clock        ; Slack ; End Point TNS  ;
+--------------+-------+----------------+
; FPGA_CLK1_50 ; 1.028 ; 0.000          ;
+--------------+-------+----------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+--------------+-------+----------------------------+
; Clock        ; Slack ; End Point TNS              ;
+--------------+-------+----------------------------+
; FPGA_CLK1_50 ; 9.486 ; 0.000                      ;
+--------------+-------+----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'FPGA_CLK1_50'                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                     ; To Node                                    ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+--------------+--------------+------------+------------+
; 10.707 ; slave:slave1_inst|slave_port:sp|state.IDLE                                                                                    ; GPIO_M2_ACK                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.276     ; 4.997      ;
; 10.791 ; slave:slave2_inst|slave_port:sp|state.IDLE                                                                                    ; GPIO_M2_ACK                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.271     ; 4.918      ;
; 10.795 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_addr[1]                                                                         ; GPIO_M2_ACK                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.277     ; 4.908      ;
; 10.827 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_addr[0]                                                                         ; GPIO_M2_ACK                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.277     ; 4.876      ;
; 10.900 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]                                                                               ; GPIO_M2_SVALID                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.268     ; 4.812      ;
; 10.904 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]                                                                               ; GPIO_M1_SVALID                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.268     ; 4.808      ;
; 10.912 ; slave:slave3_inst|slave_port:sp|state.IDLE                                                                                    ; GPIO_M2_ACK                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.277     ; 4.791      ;
; 10.931 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]                                                                               ; GPIO_M2_SVALID                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.268     ; 4.781      ;
; 10.935 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]                                                                               ; GPIO_M1_SVALID                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.268     ; 4.777      ;
; 10.951 ; slave:slave2_inst|slave_port:sp|srdata                                                                                        ; GPIO_M1_RDATA                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.262     ; 4.767      ;
; 10.951 ; slave:slave2_inst|slave_port:sp|srdata                                                                                        ; GPIO_M2_RDATA                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.262     ; 4.767      ;
; 10.955 ; slave:slave1_inst|slave_port:sp|state.IDLE                                                                                    ; GPIO_M1_ACK                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.276     ; 4.749      ;
; 11.027 ; slave:slave2_inst|slave_port:sp|svalid                                                                                        ; GPIO_M2_SVALID                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.268     ; 4.685      ;
; 11.031 ; slave:slave2_inst|slave_port:sp|svalid                                                                                        ; GPIO_M1_SVALID                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.268     ; 4.681      ;
; 11.039 ; slave:slave2_inst|slave_port:sp|state.IDLE                                                                                    ; GPIO_M1_ACK                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.271     ; 4.670      ;
; 11.043 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_addr[1]                                                                         ; GPIO_M1_ACK                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.277     ; 4.660      ;
; 11.050 ; slave:slave3_inst|slave_port:sp|srdata                                                                                        ; GPIO_M1_RDATA                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.277     ; 4.653      ;
; 11.050 ; slave:slave3_inst|slave_port:sp|srdata                                                                                        ; GPIO_M2_RDATA                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.277     ; 4.653      ;
; 11.075 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_addr[0]                                                                         ; GPIO_M1_ACK                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.277     ; 4.628      ;
; 11.101 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]                                                                               ; GPIO_M1_RDATA                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.268     ; 4.611      ;
; 11.101 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]                                                                               ; GPIO_M2_RDATA                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.268     ; 4.611      ;
; 11.129 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]                                                                               ; GPIO_M1_RDATA                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.268     ; 4.583      ;
; 11.129 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]                                                                               ; GPIO_M2_RDATA                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.268     ; 4.583      ;
; 11.130 ; slave:slave3_inst|slave_port:sp|svalid                                                                                        ; GPIO_M2_SVALID                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.269     ; 4.581      ;
; 11.134 ; slave:slave3_inst|slave_port:sp|svalid                                                                                        ; GPIO_M1_SVALID                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.269     ; 4.577      ;
; 11.160 ; slave:slave3_inst|slave_port:sp|state.IDLE                                                                                    ; GPIO_M1_ACK                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.277     ; 4.543      ;
; 11.176 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_addr[3]                                                                         ; GPIO_M2_ACK                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.277     ; 4.527      ;
; 11.265 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_addr[2]                                                                         ; GPIO_M2_ACK                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.277     ; 4.438      ;
; 11.348 ; slave:slave1_inst|slave_port:sp|svalid                                                                                        ; GPIO_M2_SVALID                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.269     ; 4.363      ;
; 11.352 ; slave:slave1_inst|slave_port:sp|svalid                                                                                        ; GPIO_M1_SVALID                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.269     ; 4.359      ;
; 11.396 ; bus_m2_s3:bus_inst|addr_decoder:decoder|state.CONNECT                                                                         ; GPIO_M2_ACK                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.278     ; 4.306      ;
; 11.424 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_addr[3]                                                                         ; GPIO_M1_ACK                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.277     ; 4.279      ;
; 11.513 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_addr[2]                                                                         ; GPIO_M1_ACK                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.277     ; 4.190      ;
; 11.556 ; slave:slave1_inst|slave_port:sp|srdata                                                                                        ; GPIO_M1_RDATA                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.268     ; 4.156      ;
; 11.556 ; slave:slave1_inst|slave_port:sp|srdata                                                                                        ; GPIO_M2_RDATA                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.268     ; 4.156      ;
; 11.644 ; bus_m2_s3:bus_inst|addr_decoder:decoder|state.CONNECT                                                                         ; GPIO_M1_ACK                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.278     ; 4.058      ;
; 11.923 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|msplit2                                                                                ; GPIO_M2_SPLIT                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.273     ; 3.784      ;
; 12.100 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|msplit1                                                                                ; GPIO_M1_SPLIT                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.273     ; 3.607      ;
; 12.126 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                               ; GPIO_M2_BGRANT                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.273     ; 3.581      ;
; 12.347 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M1                                                                               ; GPIO_M1_BGRANT                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.273     ; 3.360      ;
; 14.399 ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a0~portb_address_reg0 ; slave:slave2_inst|slave_port:sp|srdata     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.316     ; 5.280      ;
; 14.412 ; slave:slave3_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a4~portb_address_reg0 ; slave:slave3_inst|slave_port:sp|srdata     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.313     ; 5.270      ;
; 14.506 ; slave:slave3_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a5~portb_address_reg0 ; slave:slave3_inst|slave_port:sp|srdata     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.316     ; 5.173      ;
; 14.541 ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a1~portb_address_reg0 ; slave:slave2_inst|slave_port:sp|srdata     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.313     ; 5.141      ;
; 14.632 ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a5~portb_address_reg0 ; slave:slave2_inst|slave_port:sp|srdata     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.311     ; 5.052      ;
; 14.646 ; slave:slave3_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a0~portb_address_reg0 ; slave:slave3_inst|slave_port:sp|srdata     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.315     ; 5.034      ;
; 14.723 ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~portb_address_reg0 ; slave:slave1_inst|slave_port:sp|srdata     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.314     ; 4.958      ;
; 14.797 ; slave:slave3_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a1~portb_address_reg0 ; slave:slave3_inst|slave_port:sp|srdata     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.314     ; 4.884      ;
; 14.819 ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a4~portb_address_reg0 ; slave:slave2_inst|slave_port:sp|srdata     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.308     ; 4.868      ;
; 14.870 ; master_port:master2_port|mvalid                                                                                               ; slave:slave2_inst|slave_port:sp|wdata[2]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.084     ; 5.041      ;
; 14.872 ; master_port:master2_port|mvalid                                                                                               ; slave:slave2_inst|slave_port:sp|wdata[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.084     ; 5.039      ;
; 14.951 ; master_port:master2_port|mvalid                                                                                               ; slave:slave2_inst|slave_port:sp|wdata[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.084     ; 4.960      ;
; 14.951 ; master_port:master2_port|mvalid                                                                                               ; slave:slave2_inst|slave_port:sp|wdata[6]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.084     ; 4.960      ;
; 14.953 ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~portb_address_reg0 ; slave:slave1_inst|slave_port:sp|srdata     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.313     ; 4.729      ;
; 14.989 ; master_port:master2_port|mvalid                                                                                               ; slave:slave2_inst|slave_port:sp|addr[3]    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.086     ; 4.920      ;
; 14.995 ; test_counter[3]                                                                                                               ; test_data[4]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.059     ; 4.941      ;
; 14.999 ; test_counter[0]                                                                                                               ; test_data[4]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.059     ; 4.937      ;
; 15.044 ; test_counter[3]                                                                                                               ; test_data[6]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.059     ; 4.892      ;
; 15.048 ; test_counter[0]                                                                                                               ; test_data[6]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.059     ; 4.888      ;
; 15.050 ; master_port:master2_port|mvalid                                                                                               ; slave:slave2_inst|slave_port:sp|counter[5] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.083     ; 4.862      ;
; 15.063 ; master_port:master2_port|mvalid                                                                                               ; slave:slave1_inst|slave_port:sp|wdata[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.079     ; 4.853      ;
; 15.066 ; master_port:master2_port|mvalid                                                                                               ; slave:slave1_inst|slave_port:sp|wdata[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.079     ; 4.850      ;
; 15.101 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                               ; slave:slave2_inst|slave_port:sp|wdata[2]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.089     ; 4.805      ;
; 15.103 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                               ; slave:slave2_inst|slave_port:sp|wdata[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.089     ; 4.803      ;
; 15.107 ; master_port:master2_port|mvalid                                                                                               ; slave:slave1_inst|slave_port:sp|counter[3] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.079     ; 4.809      ;
; 15.147 ; master_port:master2_port|mvalid                                                                                               ; slave:slave1_inst|slave_port:sp|wdata[2]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.079     ; 4.769      ;
; 15.147 ; master_port:master2_port|mvalid                                                                                               ; slave:slave1_inst|slave_port:sp|wdata[6]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.079     ; 4.769      ;
; 15.156 ; test_counter[6]                                                                                                               ; test_data[4]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.059     ; 4.780      ;
; 15.160 ; test_counter[1]                                                                                                               ; test_data[4]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.059     ; 4.776      ;
; 15.167 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                               ; slave:slave2_inst|slave_port:sp|counter[5] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.088     ; 4.740      ;
; 15.182 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                               ; slave:slave2_inst|slave_port:sp|wdata[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.089     ; 4.724      ;
; 15.182 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                               ; slave:slave2_inst|slave_port:sp|wdata[6]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.089     ; 4.724      ;
; 15.204 ; test_counter[6]                                                                                                               ; test_data[3]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.059     ; 4.732      ;
; 15.206 ; test_counter[6]                                                                                                               ; test_counter[8]                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.062     ; 4.727      ;
; 15.209 ; test_counter[1]                                                                                                               ; test_data[6]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.059     ; 4.727      ;
; 15.212 ; master_port:master2_port|mvalid                                                                                               ; slave:slave1_inst|slave_port:sp|counter[7] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.079     ; 4.704      ;
; 15.218 ; master_port:master2_port|mvalid                                                                                               ; slave:slave2_inst|slave_port:sp|addr[7]    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.086     ; 4.691      ;
; 15.219 ; master_port:master2_port|mvalid                                                                                               ; slave:slave2_inst|slave_port:sp|addr[8]    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.086     ; 4.690      ;
; 15.220 ; master_port:master2_port|mvalid                                                                                               ; slave:slave2_inst|slave_port:sp|addr[11]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.086     ; 4.689      ;
; 15.220 ; master_port:master2_port|mvalid                                                                                               ; slave:slave2_inst|slave_port:sp|addr[4]    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.086     ; 4.689      ;
; 15.220 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                               ; slave:slave2_inst|slave_port:sp|addr[3]    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.091     ; 4.684      ;
; 15.221 ; master_port:master2_port|mvalid                                                                                               ; slave:slave2_inst|slave_port:sp|addr[10]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.086     ; 4.688      ;
; 15.222 ; master_port:master2_port|mvalid                                                                                               ; slave:slave2_inst|slave_port:sp|addr[6]    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.086     ; 4.687      ;
; 15.240 ; test_counter[6]                                                                                                               ; test_counter[13]                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.063     ; 4.692      ;
; 15.240 ; test_counter[3]                                                                                                               ; test_counter[13]                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.063     ; 4.692      ;
; 15.241 ; test_counter[6]                                                                                                               ; test_counter[12]                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.063     ; 4.691      ;
; 15.241 ; test_counter[3]                                                                                                               ; test_counter[12]                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.063     ; 4.691      ;
; 15.244 ; test_counter[0]                                                                                                               ; test_counter[13]                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.063     ; 4.688      ;
; 15.245 ; test_counter[0]                                                                                                               ; test_counter[12]                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.063     ; 4.687      ;
; 15.249 ; master_port:master1_port|mvalid                                                                                               ; slave:slave2_inst|slave_port:sp|wdata[2]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.093     ; 4.653      ;
; 15.251 ; master_port:master1_port|mvalid                                                                                               ; slave:slave2_inst|slave_port:sp|wdata[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.093     ; 4.651      ;
; 15.254 ; master_port:master2_port|mvalid                                                                                               ; slave:slave2_inst|slave_port:sp|addr[9]    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.084     ; 4.657      ;
; 15.282 ; master_port:master2_port|mvalid                                                                                               ; slave:slave2_inst|slave_port:sp|addr[2]    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.084     ; 4.629      ;
; 15.282 ; master_port:master2_port|mvalid                                                                                               ; slave:slave2_inst|slave_port:sp|addr[0]    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.084     ; 4.629      ;
; 15.283 ; test_counter[3]                                                                                                               ; test_data[3]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.059     ; 4.653      ;
; 15.285 ; master_port:master2_port|mvalid                                                                                               ; slave:slave1_inst|slave_port:sp|wdata[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.078     ; 4.632      ;
; 15.285 ; master_port:master2_port|mvalid                                                                                               ; slave:slave1_inst|slave_port:sp|wdata[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.078     ; 4.632      ;
; 15.287 ; test_counter[0]                                                                                                               ; test_data[3]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.059     ; 4.649      ;
; 15.294 ; test_counter[2]                                                                                                               ; test_data[4]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.059     ; 4.642      ;
; 15.294 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                               ; slave:slave1_inst|slave_port:sp|wdata[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.084     ; 4.617      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+--------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'FPGA_CLK1_50'                                                                                                                                                                                                                  ;
+-------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                                                                                       ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.301 ; slave:slave2_inst|slave_port:sp|smemwdata[5] ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a5~porta_datain_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.379      ; 0.867      ;
; 0.302 ; slave:slave1_inst|slave_port:sp|smemwdata[5] ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~porta_datain_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.381      ; 0.870      ;
; 0.304 ; slave:slave1_inst|slave_port:sp|smemwdata[0] ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_datain_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.381      ; 0.872      ;
; 0.304 ; slave:slave1_inst|slave_port:sp|smemwdata[2] ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_datain_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.381      ; 0.872      ;
; 0.304 ; slave:slave1_inst|slave_port:sp|smemwdata[3] ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_datain_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.381      ; 0.872      ;
; 0.306 ; slave:slave1_inst|slave_port:sp|smemwdata[6] ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~porta_datain_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.381      ; 0.874      ;
; 0.306 ; slave:slave1_inst|slave_port:sp|smemaddr[2]  ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.377      ; 0.870      ;
; 0.307 ; slave:slave2_inst|slave_port:sp|smemaddr[3]  ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a5~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.377      ; 0.871      ;
; 0.308 ; slave:slave2_inst|slave_port:sp|smemwdata[1] ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a1~porta_datain_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.381      ; 0.876      ;
; 0.309 ; slave:slave2_inst|slave_port:sp|smemwdata[2] ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a1~porta_datain_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.381      ; 0.877      ;
; 0.311 ; slave:slave1_inst|slave_port:sp|smemaddr[1]  ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.377      ; 0.875      ;
; 0.311 ; slave:slave3_inst|slave_port:sp|smemwdata[2] ; slave:slave3_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a1~porta_datain_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.380      ; 0.878      ;
; 0.312 ; slave:slave3_inst|slave_port:sp|smemwdata[6] ; slave:slave3_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a5~porta_datain_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.382      ; 0.881      ;
; 0.314 ; slave:slave2_inst|slave_port:sp|smemwdata[3] ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a0~porta_datain_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.383      ; 0.884      ;
; 0.315 ; slave:slave3_inst|slave_port:sp|smemwdata[4] ; slave:slave3_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a4~porta_datain_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.379      ; 0.881      ;
; 0.316 ; slave:slave2_inst|slave_port:sp|smemwdata[0] ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a0~porta_datain_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.384      ; 0.887      ;
; 0.317 ; slave:slave1_inst|slave_port:sp|smemwdata[4] ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~porta_datain_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.382      ; 0.886      ;
; 0.319 ; slave:slave1_inst|slave_port:sp|smemaddr[0]  ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.377      ; 0.883      ;
; 0.320 ; slave:slave1_inst|slave_port:sp|smemaddr[8]  ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.376      ; 0.883      ;
; 0.321 ; slave:slave1_inst|slave_port:sp|smemaddr[10] ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.376      ; 0.884      ;
; 0.322 ; slave:slave1_inst|slave_port:sp|smemaddr[6]  ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.377      ; 0.886      ;
; 0.323 ; slave:slave1_inst|slave_port:sp|smemwdata[1] ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_datain_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.381      ; 0.891      ;
; 0.323 ; slave:slave3_inst|slave_port:sp|smemwdata[3] ; slave:slave3_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a0~porta_datain_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.381      ; 0.891      ;
; 0.327 ; slave:slave2_inst|slave_port:sp|smemaddr[6]  ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a5~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.377      ; 0.891      ;
; 0.329 ; slave:slave1_inst|slave_port:sp|smemwdata[7] ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~porta_datain_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.381      ; 0.897      ;
; 0.329 ; slave:slave1_inst|slave_port:sp|smemaddr[7]  ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.376      ; 0.892      ;
; 0.330 ; slave:slave2_inst|slave_port:sp|smemaddr[1]  ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a1~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.377      ; 0.894      ;
; 0.330 ; slave:slave2_inst|slave_port:sp|smemaddr[8]  ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.382      ; 0.899      ;
; 0.330 ; slave:slave3_inst|slave_port:sp|smemwdata[1] ; slave:slave3_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a1~porta_datain_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.380      ; 0.897      ;
; 0.331 ; slave:slave1_inst|slave_port:sp|smemaddr[5]  ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.376      ; 0.894      ;
; 0.331 ; slave:slave2_inst|slave_port:sp|smemaddr[10] ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a5~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.377      ; 0.895      ;
; 0.331 ; slave:slave2_inst|slave_port:sp|smemaddr[11] ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a5~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.377      ; 0.895      ;
; 0.333 ; slave:slave2_inst|slave_port:sp|smemaddr[10] ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a4~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.374      ; 0.894      ;
; 0.335 ; slave:slave2_inst|slave_port:sp|smemaddr[7]  ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a1~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.379      ; 0.901      ;
; 0.335 ; slave:slave2_inst|slave_port:sp|smemaddr[6]  ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a4~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.374      ; 0.896      ;
; 0.336 ; slave:slave2_inst|slave_port:sp|smemaddr[11] ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a1~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.379      ; 0.902      ;
; 0.336 ; slave:slave2_inst|slave_port:sp|smemaddr[4]  ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.382      ; 0.905      ;
; 0.337 ; slave:slave3_inst|slave_port:sp|smemwdata[0] ; slave:slave3_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a0~porta_datain_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.381      ; 0.905      ;
; 0.339 ; slave:slave2_inst|slave_port:sp|smemaddr[7]  ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.382      ; 0.908      ;
; 0.340 ; slave:slave1_inst|slave_port:sp|smemaddr[4]  ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.378      ; 0.905      ;
; 0.340 ; slave:slave1_inst|slave_port:sp|smemaddr[9]  ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.377      ; 0.904      ;
; 0.342 ; slave:slave2_inst|slave_port:sp|smemaddr[11] ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a4~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.374      ; 0.903      ;
; 0.342 ; slave:slave3_inst|slave_port:sp|smemwdata[7] ; slave:slave3_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a4~porta_datain_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.379      ; 0.908      ;
; 0.343 ; slave:slave3_inst|slave_port:sp|smemaddr[0]  ; slave:slave3_inst|slave_port:sp|smemaddr[0]                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; slave:slave3_inst|slave_port:sp|addr[0]      ; slave:slave3_inst|slave_port:sp|addr[0]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; slave:slave3_inst|slave_port:sp|addr[1]      ; slave:slave3_inst|slave_port:sp|addr[1]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; slave:slave3_inst|slave_port:sp|smemaddr[2]  ; slave:slave3_inst|slave_port:sp|smemaddr[2]                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; slave:slave3_inst|slave_port:sp|addr[2]      ; slave:slave3_inst|slave_port:sp|addr[2]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; slave:slave3_inst|slave_port:sp|addr[3]      ; slave:slave3_inst|slave_port:sp|addr[3]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; slave:slave3_inst|slave_port:sp|addr[6]      ; slave:slave3_inst|slave_port:sp|addr[6]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; slave:slave3_inst|slave_port:sp|addr[7]      ; slave:slave3_inst|slave_port:sp|addr[7]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; slave:slave3_inst|slave_port:sp|addr[8]      ; slave:slave3_inst|slave_port:sp|addr[8]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; slave:slave3_inst|slave_port:sp|addr[9]      ; slave:slave3_inst|slave_port:sp|addr[9]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; slave:slave3_inst|slave_port:sp|addr[10]     ; slave:slave3_inst|slave_port:sp|addr[10]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; slave:slave3_inst|slave_port:sp|addr[11]     ; slave:slave3_inst|slave_port:sp|addr[11]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 0.577      ;
; 0.344 ; slave:slave2_inst|slave_port:sp|smemaddr[11] ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.382      ; 0.913      ;
; 0.344 ; slave:slave3_inst|slave_port:sp|smemaddr[1]  ; slave:slave3_inst|slave_port:sp|smemaddr[1]                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; slave:slave3_inst|slave_port:sp|smemaddr[3]  ; slave:slave3_inst|slave_port:sp|smemaddr[3]                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; slave:slave3_inst|slave_port:sp|addr[4]      ; slave:slave3_inst|slave_port:sp|addr[4]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; slave:slave3_inst|slave_port:sp|addr[5]      ; slave:slave3_inst|slave_port:sp|addr[5]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; slave:slave3_inst|slave_port:sp|smemaddr[6]  ; slave:slave3_inst|slave_port:sp|smemaddr[6]                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; slave:slave3_inst|slave_port:sp|smemaddr[7]  ; slave:slave3_inst|slave_port:sp|smemaddr[7]                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; slave:slave3_inst|slave_port:sp|smemaddr[8]  ; slave:slave3_inst|slave_port:sp|smemaddr[8]                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; slave:slave3_inst|slave_port:sp|smemaddr[9]  ; slave:slave3_inst|slave_port:sp|smemaddr[9]                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; slave:slave3_inst|slave_port:sp|smemaddr[11] ; slave:slave3_inst|slave_port:sp|smemaddr[11]                                                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.076      ; 0.577      ;
; 0.349 ; slave:slave2_inst|slave_port:sp|smemaddr[9]  ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a5~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.375      ; 0.911      ;
; 0.355 ; slave:slave1_inst|slave_port:sp|smemaddr[9]  ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.376      ; 0.918      ;
; 0.356 ; slave:slave2_inst|slave_port:sp|smemaddr[2]  ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a1~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.377      ; 0.920      ;
; 0.357 ; slave:slave1_inst|slave_port:sp|smemaddr[6]  ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.378      ; 0.922      ;
; 0.357 ; slave:slave2_inst|slave_port:sp|smemaddr[10] ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a1~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.379      ; 0.923      ;
; 0.358 ; slave:slave1_inst|slave_port:sp|srdata       ; slave:slave1_inst|slave_port:sp|srdata                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; slave:slave1_inst|slave_port:sp|wdata[5]     ; slave:slave1_inst|slave_port:sp|wdata[5]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; slave:slave1_inst|slave_port:sp|wdata[7]     ; slave:slave1_inst|slave_port:sp|wdata[7]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; slave:slave1_inst|slave_port:sp|smemaddr[5]  ; slave:slave1_inst|slave_port:sp|smemaddr[5]                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; slave:slave1_inst|slave_port:sp|addr[5]      ; slave:slave1_inst|slave_port:sp|addr[5]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; slave:slave1_inst|slave_port:sp|smemaddr[7]  ; slave:slave1_inst|slave_port:sp|smemaddr[7]                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; slave:slave1_inst|slave_port:sp|addr[7]      ; slave:slave1_inst|slave_port:sp|addr[7]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; slave:slave1_inst|slave_port:sp|smemaddr[8]  ; slave:slave1_inst|slave_port:sp|smemaddr[8]                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; slave:slave1_inst|slave_port:sp|addr[8]      ; slave:slave1_inst|slave_port:sp|addr[8]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; slave:slave1_inst|slave_port:sp|smemaddr[9]  ; slave:slave1_inst|slave_port:sp|smemaddr[9]                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; slave:slave1_inst|slave_port:sp|addr[9]      ; slave:slave1_inst|slave_port:sp|addr[9]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; slave:slave1_inst|slave_port:sp|smemaddr[10] ; slave:slave1_inst|slave_port:sp|smemaddr[10]                                                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; slave:slave1_inst|slave_port:sp|addr[10]     ; slave:slave1_inst|slave_port:sp|addr[10]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; slave:slave2_inst|slave_port:sp|wdata[1]     ; slave:slave2_inst|slave_port:sp|wdata[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; slave:slave2_inst|slave_port:sp|wdata[2]     ; slave:slave2_inst|slave_port:sp|wdata[2]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; slave:slave2_inst|slave_port:sp|wdata[0]     ; slave:slave2_inst|slave_port:sp|wdata[0]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; slave:slave2_inst|slave_port:sp|wdata[5]     ; slave:slave2_inst|slave_port:sp|wdata[5]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; slave:slave2_inst|slave_port:sp|wdata[6]     ; slave:slave2_inst|slave_port:sp|wdata[6]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; slave:slave2_inst|slave_port:sp|wdata[4]     ; slave:slave2_inst|slave_port:sp|wdata[4]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; slave:slave2_inst|slave_port:sp|smemaddr[0]  ; slave:slave2_inst|slave_port:sp|smemaddr[0]                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; slave:slave2_inst|slave_port:sp|addr[0]      ; slave:slave2_inst|slave_port:sp|addr[0]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; slave:slave2_inst|slave_port:sp|smemaddr[1]  ; slave:slave2_inst|slave_port:sp|smemaddr[1]                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; slave:slave2_inst|slave_port:sp|addr[1]      ; slave:slave2_inst|slave_port:sp|addr[1]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; slave:slave2_inst|slave_port:sp|smemaddr[2]  ; slave:slave2_inst|slave_port:sp|smemaddr[2]                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; slave:slave2_inst|slave_port:sp|addr[2]      ; slave:slave2_inst|slave_port:sp|addr[2]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; slave:slave2_inst|slave_port:sp|addr[3]      ; slave:slave2_inst|slave_port:sp|addr[3]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; slave:slave2_inst|slave_port:sp|smemaddr[5]  ; slave:slave2_inst|slave_port:sp|smemaddr[5]                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; slave:slave2_inst|slave_port:sp|addr[5]      ; slave:slave2_inst|slave_port:sp|addr[5]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; slave:slave2_inst|slave_port:sp|smemaddr[9]  ; slave:slave2_inst|slave_port:sp|smemaddr[9]                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; slave:slave2_inst|slave_port:sp|addr[9]      ; slave:slave2_inst|slave_port:sp|addr[9]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
+-------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'FPGA_CLK1_50'                                                                         ;
+--------+---------------+------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node     ; To Node                ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------+------------------------+--------------+--------------+--------------+------------+------------+
; 17.771 ; reset_sync[2] ; test_data[5]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.073     ; 2.151      ;
; 17.771 ; reset_sync[2] ; test_data[7]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.073     ; 2.151      ;
; 17.771 ; reset_sync[2] ; test_data[2]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.073     ; 2.151      ;
; 17.771 ; reset_sync[2] ; test_data[0]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.073     ; 2.151      ;
; 17.771 ; reset_sync[2] ; test_state.TP_M1_WRITE ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.073     ; 2.151      ;
; 18.035 ; reset_sync[2] ; test_counter[8]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.065     ; 1.895      ;
; 18.035 ; reset_sync[2] ; test_counter[0]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.065     ; 1.895      ;
; 18.035 ; reset_sync[2] ; test_counter[9]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.065     ; 1.895      ;
; 18.035 ; reset_sync[2] ; test_counter[3]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.065     ; 1.895      ;
; 18.035 ; reset_sync[2] ; test_counter[6]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.065     ; 1.895      ;
; 18.035 ; reset_sync[2] ; test_counter[1]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.065     ; 1.895      ;
; 18.035 ; reset_sync[2] ; test_counter[4]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.065     ; 1.895      ;
; 18.035 ; reset_sync[2] ; test_counter[2]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.065     ; 1.895      ;
; 18.156 ; reset_sync[2] ; m2_dwdata[2]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.072     ; 1.767      ;
; 18.156 ; reset_sync[2] ; m2_dwdata[1]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.072     ; 1.767      ;
; 18.156 ; reset_sync[2] ; m2_dwdata[0]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.072     ; 1.767      ;
; 18.156 ; reset_sync[2] ; m2_dwdata[3]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.072     ; 1.767      ;
; 18.156 ; reset_sync[2] ; m2_dwdata[6]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.072     ; 1.767      ;
; 18.156 ; reset_sync[2] ; m2_dwdata[4]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.072     ; 1.767      ;
; 18.156 ; reset_sync[2] ; m2_dwdata[7]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.072     ; 1.767      ;
; 18.156 ; reset_sync[2] ; m2_dwdata[5]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.072     ; 1.767      ;
; 18.156 ; reset_sync[2] ; m1_dwdata[7]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.072     ; 1.767      ;
; 18.156 ; reset_sync[2] ; m1_dwdata[6]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.072     ; 1.767      ;
; 18.156 ; reset_sync[2] ; m1_dwdata[5]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.072     ; 1.767      ;
; 18.156 ; reset_sync[2] ; m1_dwdata[4]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.072     ; 1.767      ;
; 18.156 ; reset_sync[2] ; m1_dwdata[3]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.072     ; 1.767      ;
; 18.156 ; reset_sync[2] ; m1_dwdata[2]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.072     ; 1.767      ;
; 18.156 ; reset_sync[2] ; m1_dwdata[0]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.072     ; 1.767      ;
; 18.221 ; reset_sync[2] ; test_counter[5]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.066     ; 1.708      ;
; 18.221 ; reset_sync[2] ; test_counter[10]       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.066     ; 1.708      ;
; 18.221 ; reset_sync[2] ; test_counter[12]       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.066     ; 1.708      ;
; 18.221 ; reset_sync[2] ; test_counter[13]       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.066     ; 1.708      ;
; 18.221 ; reset_sync[2] ; test_counter[15]       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.066     ; 1.708      ;
; 18.221 ; reset_sync[2] ; test_counter[14]       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.066     ; 1.708      ;
; 18.221 ; reset_sync[2] ; test_counter[7]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.066     ; 1.708      ;
; 18.275 ; reset_sync[2] ; test_data[6]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.062     ; 1.658      ;
; 18.275 ; reset_sync[2] ; test_data[4]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.062     ; 1.658      ;
; 18.275 ; reset_sync[2] ; test_counter[11]       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.062     ; 1.658      ;
; 18.275 ; reset_sync[2] ; test_state.TP_M1_WAIT  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.062     ; 1.658      ;
; 18.275 ; reset_sync[2] ; test_state.TP_IDLE     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.062     ; 1.658      ;
; 18.478 ; reset_sync[2] ; m2_dmode               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.060     ; 1.457      ;
; 18.478 ; reset_sync[2] ; m2_dvalid              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.060     ; 1.457      ;
; 18.478 ; reset_sync[2] ; m1_daddr[4]            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.060     ; 1.457      ;
; 18.478 ; reset_sync[2] ; m1_dmode               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.060     ; 1.457      ;
; 18.478 ; reset_sync[2] ; m1_dvalid              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.060     ; 1.457      ;
; 18.556 ; reset_sync[2] ; m2_daddr[11]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.062     ; 1.377      ;
; 18.556 ; reset_sync[2] ; test_state.TP_M2_WAIT  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.062     ; 1.377      ;
; 18.556 ; reset_sync[2] ; test_data[3]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.062     ; 1.377      ;
; 18.556 ; reset_sync[2] ; test_data[1]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.062     ; 1.377      ;
; 18.556 ; reset_sync[2] ; test_state.TP_DONE     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.062     ; 1.377      ;
; 18.556 ; reset_sync[2] ; test_state.TP_M2_WRITE ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.062     ; 1.377      ;
; 18.556 ; reset_sync[2] ; test_state.TP_M1_RWAIT ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.062     ; 1.377      ;
; 18.556 ; reset_sync[2] ; test_state.TP_M1_READ  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.062     ; 1.377      ;
; 18.556 ; reset_sync[2] ; test_state.TP_M2_RWAIT ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.062     ; 1.377      ;
; 18.556 ; reset_sync[2] ; test_state.TP_M2_READ  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.062     ; 1.377      ;
; 18.556 ; reset_sync[2] ; m1_dwdata[1]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.062     ; 1.377      ;
+--------+---------------+------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'FPGA_CLK1_50'                                                                         ;
+-------+---------------+------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node     ; To Node                ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+------------------------+--------------+--------------+--------------+------------+------------+
; 1.028 ; reset_sync[2] ; m2_daddr[11]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.247      ;
; 1.028 ; reset_sync[2] ; test_state.TP_M2_WAIT  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.247      ;
; 1.028 ; reset_sync[2] ; test_data[3]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.247      ;
; 1.028 ; reset_sync[2] ; test_data[1]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.247      ;
; 1.028 ; reset_sync[2] ; test_state.TP_DONE     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.247      ;
; 1.028 ; reset_sync[2] ; test_state.TP_M2_WRITE ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.247      ;
; 1.028 ; reset_sync[2] ; test_state.TP_M1_RWAIT ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.247      ;
; 1.028 ; reset_sync[2] ; test_state.TP_M1_READ  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.247      ;
; 1.028 ; reset_sync[2] ; test_state.TP_M2_RWAIT ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.247      ;
; 1.028 ; reset_sync[2] ; test_state.TP_M2_READ  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.247      ;
; 1.028 ; reset_sync[2] ; m1_dwdata[1]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.247      ;
; 1.080 ; reset_sync[2] ; m2_dmode               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 1.300      ;
; 1.080 ; reset_sync[2] ; m2_dvalid              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 1.300      ;
; 1.080 ; reset_sync[2] ; m1_daddr[4]            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 1.300      ;
; 1.080 ; reset_sync[2] ; m1_dmode               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 1.300      ;
; 1.080 ; reset_sync[2] ; m1_dvalid              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 1.300      ;
; 1.290 ; reset_sync[2] ; test_data[6]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 1.508      ;
; 1.290 ; reset_sync[2] ; test_data[4]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 1.508      ;
; 1.290 ; reset_sync[2] ; test_counter[11]       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 1.508      ;
; 1.290 ; reset_sync[2] ; test_state.TP_M1_WAIT  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 1.508      ;
; 1.290 ; reset_sync[2] ; test_state.TP_IDLE     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 1.508      ;
; 1.326 ; reset_sync[2] ; test_counter[5]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.057      ; 1.540      ;
; 1.326 ; reset_sync[2] ; test_counter[10]       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.057      ; 1.540      ;
; 1.326 ; reset_sync[2] ; test_counter[12]       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.057      ; 1.540      ;
; 1.326 ; reset_sync[2] ; test_counter[13]       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.057      ; 1.540      ;
; 1.326 ; reset_sync[2] ; test_counter[15]       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.057      ; 1.540      ;
; 1.326 ; reset_sync[2] ; test_counter[14]       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.057      ; 1.540      ;
; 1.326 ; reset_sync[2] ; test_counter[7]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.057      ; 1.540      ;
; 1.388 ; reset_sync[2] ; m2_dwdata[2]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 1.596      ;
; 1.388 ; reset_sync[2] ; m2_dwdata[1]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 1.596      ;
; 1.388 ; reset_sync[2] ; m2_dwdata[0]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 1.596      ;
; 1.388 ; reset_sync[2] ; m2_dwdata[3]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 1.596      ;
; 1.388 ; reset_sync[2] ; m2_dwdata[6]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 1.596      ;
; 1.388 ; reset_sync[2] ; m2_dwdata[4]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 1.596      ;
; 1.388 ; reset_sync[2] ; m2_dwdata[7]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 1.596      ;
; 1.388 ; reset_sync[2] ; m2_dwdata[5]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 1.596      ;
; 1.388 ; reset_sync[2] ; m1_dwdata[7]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 1.596      ;
; 1.388 ; reset_sync[2] ; m1_dwdata[6]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 1.596      ;
; 1.388 ; reset_sync[2] ; m1_dwdata[5]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 1.596      ;
; 1.388 ; reset_sync[2] ; m1_dwdata[4]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 1.596      ;
; 1.388 ; reset_sync[2] ; m1_dwdata[3]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 1.596      ;
; 1.388 ; reset_sync[2] ; m1_dwdata[2]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 1.596      ;
; 1.388 ; reset_sync[2] ; m1_dwdata[0]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 1.596      ;
; 1.517 ; reset_sync[2] ; test_counter[8]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.059      ; 1.733      ;
; 1.517 ; reset_sync[2] ; test_counter[0]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.059      ; 1.733      ;
; 1.517 ; reset_sync[2] ; test_counter[9]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.059      ; 1.733      ;
; 1.517 ; reset_sync[2] ; test_counter[3]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.059      ; 1.733      ;
; 1.517 ; reset_sync[2] ; test_counter[6]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.059      ; 1.733      ;
; 1.517 ; reset_sync[2] ; test_counter[1]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.059      ; 1.733      ;
; 1.517 ; reset_sync[2] ; test_counter[4]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.059      ; 1.733      ;
; 1.517 ; reset_sync[2] ; test_counter[2]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.059      ; 1.733      ;
; 1.735 ; reset_sync[2] ; test_data[5]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 1.942      ;
; 1.735 ; reset_sync[2] ; test_data[7]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 1.942      ;
; 1.735 ; reset_sync[2] ; test_data[2]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 1.942      ;
; 1.735 ; reset_sync[2] ; test_data[0]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 1.942      ;
; 1.735 ; reset_sync[2] ; test_state.TP_M1_WRITE ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 1.942      ;
+-------+---------------+------------------------+--------------+--------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 54.228 ns




+----------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                  ;
+------------+-----------------+--------------+------+
; Fmax       ; Restricted Fmax ; Clock Name   ; Note ;
+------------+-----------------+--------------+------+
; 116.62 MHz ; 116.62 MHz      ; FPGA_CLK1_50 ;      ;
+------------+-----------------+--------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------+
; Slow 1200mV 0C Model Setup Summary    ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; FPGA_CLK1_50 ; 11.425 ; 0.000         ;
+--------------+--------+---------------+


+--------------------------------------+
; Slow 1200mV 0C Model Hold Summary    ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 0.298 ; 0.000         ;
+--------------+-------+---------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; FPGA_CLK1_50 ; 18.010 ; 0.000         ;
+--------------+--------+---------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 0.934 ; 0.000         ;
+--------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+--------------+-------+---------------------------+
; Clock        ; Slack ; End Point TNS             ;
+--------------+-------+---------------------------+
; FPGA_CLK1_50 ; 9.489 ; 0.000                     ;
+--------------+-------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'FPGA_CLK1_50'                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                     ; To Node                                    ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+--------------+--------------+------------+------------+
; 11.425 ; slave:slave1_inst|slave_port:sp|state.IDLE                                                                                    ; GPIO_M2_ACK                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.060     ; 4.495      ;
; 11.499 ; slave:slave2_inst|slave_port:sp|state.IDLE                                                                                    ; GPIO_M2_ACK                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.056     ; 4.425      ;
; 11.500 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_addr[1]                                                                         ; GPIO_M2_ACK                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.062     ; 4.418      ;
; 11.528 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_addr[0]                                                                         ; GPIO_M2_ACK                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.062     ; 4.390      ;
; 11.571 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]                                                                               ; GPIO_M2_SVALID                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.053     ; 4.356      ;
; 11.577 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]                                                                               ; GPIO_M1_SVALID                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.053     ; 4.350      ;
; 11.599 ; slave:slave3_inst|slave_port:sp|state.IDLE                                                                                    ; GPIO_M2_ACK                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.062     ; 4.319      ;
; 11.606 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]                                                                               ; GPIO_M2_SVALID                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.053     ; 4.321      ;
; 11.612 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]                                                                               ; GPIO_M1_SVALID                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.053     ; 4.315      ;
; 11.614 ; slave:slave2_inst|slave_port:sp|srdata                                                                                        ; GPIO_M1_RDATA                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.047     ; 4.319      ;
; 11.614 ; slave:slave2_inst|slave_port:sp|srdata                                                                                        ; GPIO_M2_RDATA                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.047     ; 4.319      ;
; 11.661 ; slave:slave1_inst|slave_port:sp|state.IDLE                                                                                    ; GPIO_M1_ACK                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.060     ; 4.259      ;
; 11.668 ; slave:slave2_inst|slave_port:sp|svalid                                                                                        ; GPIO_M2_SVALID                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.053     ; 4.259      ;
; 11.674 ; slave:slave2_inst|slave_port:sp|svalid                                                                                        ; GPIO_M1_SVALID                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.053     ; 4.253      ;
; 11.691 ; slave:slave3_inst|slave_port:sp|srdata                                                                                        ; GPIO_M1_RDATA                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.062     ; 4.227      ;
; 11.691 ; slave:slave3_inst|slave_port:sp|srdata                                                                                        ; GPIO_M2_RDATA                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.062     ; 4.227      ;
; 11.735 ; slave:slave2_inst|slave_port:sp|state.IDLE                                                                                    ; GPIO_M1_ACK                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.056     ; 4.189      ;
; 11.736 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_addr[1]                                                                         ; GPIO_M1_ACK                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.062     ; 4.182      ;
; 11.760 ; slave:slave3_inst|slave_port:sp|svalid                                                                                        ; GPIO_M2_SVALID                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.054     ; 4.166      ;
; 11.761 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]                                                                               ; GPIO_M1_RDATA                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.053     ; 4.166      ;
; 11.761 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]                                                                               ; GPIO_M2_RDATA                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.053     ; 4.166      ;
; 11.764 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_addr[0]                                                                         ; GPIO_M1_ACK                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.062     ; 4.154      ;
; 11.766 ; slave:slave3_inst|slave_port:sp|svalid                                                                                        ; GPIO_M1_SVALID                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.054     ; 4.160      ;
; 11.793 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]                                                                               ; GPIO_M1_RDATA                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.053     ; 4.134      ;
; 11.793 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]                                                                               ; GPIO_M2_RDATA                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.053     ; 4.134      ;
; 11.828 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_addr[3]                                                                         ; GPIO_M2_ACK                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.062     ; 4.090      ;
; 11.835 ; slave:slave3_inst|slave_port:sp|state.IDLE                                                                                    ; GPIO_M1_ACK                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.062     ; 4.083      ;
; 11.912 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_addr[2]                                                                         ; GPIO_M2_ACK                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.062     ; 4.006      ;
; 11.965 ; slave:slave1_inst|slave_port:sp|svalid                                                                                        ; GPIO_M2_SVALID                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.054     ; 3.961      ;
; 11.971 ; slave:slave1_inst|slave_port:sp|svalid                                                                                        ; GPIO_M1_SVALID                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.054     ; 3.955      ;
; 12.020 ; bus_m2_s3:bus_inst|addr_decoder:decoder|state.CONNECT                                                                         ; GPIO_M2_ACK                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.062     ; 3.898      ;
; 12.064 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_addr[3]                                                                         ; GPIO_M1_ACK                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.062     ; 3.854      ;
; 12.148 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_addr[2]                                                                         ; GPIO_M1_ACK                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.062     ; 3.770      ;
; 12.162 ; slave:slave1_inst|slave_port:sp|srdata                                                                                        ; GPIO_M1_RDATA                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.053     ; 3.765      ;
; 12.162 ; slave:slave1_inst|slave_port:sp|srdata                                                                                        ; GPIO_M2_RDATA                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.053     ; 3.765      ;
; 12.256 ; bus_m2_s3:bus_inst|addr_decoder:decoder|state.CONNECT                                                                         ; GPIO_M1_ACK                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.062     ; 3.662      ;
; 12.504 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|msplit2                                                                                ; GPIO_M2_SPLIT                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.057     ; 3.419      ;
; 12.673 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|msplit1                                                                                ; GPIO_M1_SPLIT                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.057     ; 3.250      ;
; 12.701 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                               ; GPIO_M2_BGRANT                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.058     ; 3.221      ;
; 12.902 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M1                                                                               ; GPIO_M1_BGRANT                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -2.058     ; 3.020      ;
; 14.963 ; slave:slave3_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a4~portb_address_reg0 ; slave:slave3_inst|slave_port:sp|srdata     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.275     ; 4.757      ;
; 14.990 ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a0~portb_address_reg0 ; slave:slave2_inst|slave_port:sp|srdata     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.279     ; 4.726      ;
; 15.043 ; slave:slave3_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a5~portb_address_reg0 ; slave:slave3_inst|slave_port:sp|srdata     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.278     ; 4.674      ;
; 15.115 ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a1~portb_address_reg0 ; slave:slave2_inst|slave_port:sp|srdata     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.276     ; 4.604      ;
; 15.139 ; slave:slave3_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a0~portb_address_reg0 ; slave:slave3_inst|slave_port:sp|srdata     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.277     ; 4.579      ;
; 15.178 ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a5~portb_address_reg0 ; slave:slave2_inst|slave_port:sp|srdata     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.274     ; 4.543      ;
; 15.269 ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~portb_address_reg0 ; slave:slave1_inst|slave_port:sp|srdata     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.277     ; 4.449      ;
; 15.296 ; slave:slave3_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a1~portb_address_reg0 ; slave:slave3_inst|slave_port:sp|srdata     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.277     ; 4.422      ;
; 15.338 ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a4~portb_address_reg0 ; slave:slave2_inst|slave_port:sp|srdata     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.269     ; 4.388      ;
; 15.446 ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~portb_address_reg0 ; slave:slave1_inst|slave_port:sp|srdata     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.276     ; 4.273      ;
; 15.457 ; master_port:master2_port|mvalid                                                                                               ; slave:slave2_inst|slave_port:sp|wdata[2]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.074     ; 4.464      ;
; 15.459 ; master_port:master2_port|mvalid                                                                                               ; slave:slave2_inst|slave_port:sp|wdata[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.074     ; 4.462      ;
; 15.530 ; master_port:master2_port|mvalid                                                                                               ; slave:slave2_inst|slave_port:sp|addr[3]    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.076     ; 4.389      ;
; 15.532 ; master_port:master2_port|mvalid                                                                                               ; slave:slave2_inst|slave_port:sp|wdata[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.074     ; 4.389      ;
; 15.532 ; master_port:master2_port|mvalid                                                                                               ; slave:slave2_inst|slave_port:sp|wdata[6]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.074     ; 4.389      ;
; 15.534 ; master_port:master2_port|mvalid                                                                                               ; slave:slave2_inst|slave_port:sp|counter[5] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.073     ; 4.388      ;
; 15.570 ; test_counter[3]                                                                                                               ; test_data[4]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.053     ; 4.372      ;
; 15.573 ; test_counter[0]                                                                                                               ; test_data[4]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.053     ; 4.369      ;
; 15.590 ; test_counter[3]                                                                                                               ; test_data[6]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.053     ; 4.352      ;
; 15.592 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                               ; slave:slave2_inst|slave_port:sp|wdata[2]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.080     ; 4.323      ;
; 15.593 ; test_counter[0]                                                                                                               ; test_data[6]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.053     ; 4.349      ;
; 15.597 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                               ; slave:slave2_inst|slave_port:sp|wdata[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.080     ; 4.318      ;
; 15.643 ; master_port:master2_port|mvalid                                                                                               ; slave:slave1_inst|slave_port:sp|wdata[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.069     ; 4.283      ;
; 15.645 ; test_counter[6]                                                                                                               ; test_data[4]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.053     ; 4.297      ;
; 15.646 ; master_port:master2_port|mvalid                                                                                               ; slave:slave1_inst|slave_port:sp|wdata[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.069     ; 4.280      ;
; 15.656 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                               ; slave:slave2_inst|slave_port:sp|addr[3]    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.082     ; 4.257      ;
; 15.660 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                               ; slave:slave2_inst|slave_port:sp|counter[5] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.079     ; 4.256      ;
; 15.663 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                               ; slave:slave2_inst|slave_port:sp|wdata[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.080     ; 4.252      ;
; 15.663 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                               ; slave:slave2_inst|slave_port:sp|wdata[6]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.080     ; 4.252      ;
; 15.675 ; master_port:master2_port|mvalid                                                                                               ; slave:slave1_inst|slave_port:sp|counter[3] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.069     ; 4.251      ;
; 15.709 ; test_counter[6]                                                                                                               ; test_data[3]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.052     ; 4.234      ;
; 15.710 ; master_port:master2_port|mvalid                                                                                               ; slave:slave1_inst|slave_port:sp|wdata[2]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.070     ; 4.215      ;
; 15.711 ; master_port:master2_port|mvalid                                                                                               ; slave:slave1_inst|slave_port:sp|wdata[6]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.070     ; 4.214      ;
; 15.711 ; test_counter[1]                                                                                                               ; test_data[4]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.053     ; 4.231      ;
; 15.716 ; master_port:master2_port|mvalid                                                                                               ; slave:slave2_inst|slave_port:sp|addr[7]    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.076     ; 4.203      ;
; 15.719 ; master_port:master2_port|mvalid                                                                                               ; slave:slave2_inst|slave_port:sp|addr[4]    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.076     ; 4.200      ;
; 15.722 ; master_port:master2_port|mvalid                                                                                               ; slave:slave2_inst|slave_port:sp|addr[6]    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.076     ; 4.197      ;
; 15.723 ; test_counter[3]                                                                                                               ; test_counter[13]                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.056     ; 4.216      ;
; 15.726 ; test_counter[3]                                                                                                               ; test_counter[12]                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.056     ; 4.213      ;
; 15.726 ; test_counter[0]                                                                                                               ; test_counter[13]                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.056     ; 4.213      ;
; 15.727 ; master_port:master2_port|mvalid                                                                                               ; slave:slave2_inst|slave_port:sp|addr[8]    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.076     ; 4.192      ;
; 15.729 ; master_port:master2_port|mvalid                                                                                               ; slave:slave2_inst|slave_port:sp|addr[10]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.076     ; 4.190      ;
; 15.729 ; test_counter[6]                                                                                                               ; test_counter[8]                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.055     ; 4.211      ;
; 15.729 ; test_counter[0]                                                                                                               ; test_counter[12]                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.056     ; 4.210      ;
; 15.730 ; master_port:master2_port|mvalid                                                                                               ; slave:slave2_inst|slave_port:sp|addr[11]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.076     ; 4.189      ;
; 15.731 ; test_counter[1]                                                                                                               ; test_data[6]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.053     ; 4.211      ;
; 15.746 ; test_counter[6]                                                                                                               ; test_counter[13]                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.056     ; 4.193      ;
; 15.750 ; test_counter[6]                                                                                                               ; test_counter[12]                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.056     ; 4.189      ;
; 15.770 ; master_port:master2_port|mvalid                                                                                               ; slave:slave1_inst|slave_port:sp|counter[7] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.069     ; 4.156      ;
; 15.772 ; test_counter[3]                                                                                                               ; test_data[3]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.052     ; 4.171      ;
; 15.772 ; test_counter[0]                                                                                                               ; test_data[3]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.052     ; 4.171      ;
; 15.777 ; master_port:master1_port|mvalid                                                                                               ; slave:slave2_inst|slave_port:sp|wdata[2]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.083     ; 4.135      ;
; 15.779 ; master_port:master1_port|mvalid                                                                                               ; slave:slave2_inst|slave_port:sp|wdata[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.083     ; 4.133      ;
; 15.781 ; test_counter[9]                                                                                                               ; test_counter[13]                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.056     ; 4.158      ;
; 15.784 ; test_counter[9]                                                                                                               ; test_counter[12]                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.056     ; 4.155      ;
; 15.786 ; slave:slave1_inst|slave_port:sp|counter[2]                                                                                    ; slave:slave1_inst|slave_port:sp|counter[3] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.077     ; 4.132      ;
; 15.794 ; master_port:master2_port|mvalid                                                                                               ; slave:slave2_inst|slave_port:sp|addr[9]    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.073     ; 4.128      ;
; 15.811 ; master_port:master2_port|mvalid                                                                                               ; slave:slave2_inst|slave_port:sp|addr[2]    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.073     ; 4.111      ;
; 15.811 ; master_port:master2_port|mvalid                                                                                               ; slave:slave2_inst|slave_port:sp|addr[0]    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.073     ; 4.111      ;
; 15.812 ; master_port:master2_port|mvalid                                                                                               ; slave:slave1_inst|slave_port:sp|wdata[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.068     ; 4.115      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'FPGA_CLK1_50'                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                                                                                                       ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.298 ; slave:slave1_inst|slave_port:sp|smemwdata[3]          ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_datain_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.342      ; 0.809      ;
; 0.299 ; slave:slave3_inst|slave_port:sp|smemaddr[0]           ; slave:slave3_inst|slave_port:sp|smemaddr[0]                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; slave:slave3_inst|slave_port:sp|addr[0]               ; slave:slave3_inst|slave_port:sp|addr[0]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; slave:slave3_inst|slave_port:sp|smemaddr[1]           ; slave:slave3_inst|slave_port:sp|smemaddr[1]                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; slave:slave3_inst|slave_port:sp|addr[1]               ; slave:slave3_inst|slave_port:sp|addr[1]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; slave:slave3_inst|slave_port:sp|smemaddr[2]           ; slave:slave3_inst|slave_port:sp|smemaddr[2]                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; slave:slave3_inst|slave_port:sp|addr[2]               ; slave:slave3_inst|slave_port:sp|addr[2]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; slave:slave3_inst|slave_port:sp|smemaddr[3]           ; slave:slave3_inst|slave_port:sp|smemaddr[3]                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; slave:slave3_inst|slave_port:sp|addr[3]               ; slave:slave3_inst|slave_port:sp|addr[3]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; slave:slave3_inst|slave_port:sp|addr[4]               ; slave:slave3_inst|slave_port:sp|addr[4]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; slave:slave3_inst|slave_port:sp|addr[5]               ; slave:slave3_inst|slave_port:sp|addr[5]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; slave:slave3_inst|slave_port:sp|smemaddr[6]           ; slave:slave3_inst|slave_port:sp|smemaddr[6]                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; slave:slave3_inst|slave_port:sp|addr[6]               ; slave:slave3_inst|slave_port:sp|addr[6]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; slave:slave3_inst|slave_port:sp|smemaddr[7]           ; slave:slave3_inst|slave_port:sp|smemaddr[7]                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; slave:slave3_inst|slave_port:sp|addr[7]               ; slave:slave3_inst|slave_port:sp|addr[7]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; slave:slave3_inst|slave_port:sp|smemaddr[8]           ; slave:slave3_inst|slave_port:sp|smemaddr[8]                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; slave:slave3_inst|slave_port:sp|addr[8]               ; slave:slave3_inst|slave_port:sp|addr[8]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; slave:slave3_inst|slave_port:sp|smemaddr[9]           ; slave:slave3_inst|slave_port:sp|smemaddr[9]                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; slave:slave3_inst|slave_port:sp|addr[9]               ; slave:slave3_inst|slave_port:sp|addr[9]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; slave:slave3_inst|slave_port:sp|addr[10]              ; slave:slave3_inst|slave_port:sp|addr[10]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; slave:slave3_inst|slave_port:sp|smemaddr[11]          ; slave:slave3_inst|slave_port:sp|smemaddr[11]                                                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; slave:slave3_inst|slave_port:sp|addr[11]              ; slave:slave3_inst|slave_port:sp|addr[11]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.068      ; 0.511      ;
; 0.300 ; slave:slave3_inst|slave_port:sp|smemwdata[6]          ; slave:slave3_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a5~porta_datain_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.342      ; 0.811      ;
; 0.301 ; slave:slave1_inst|slave_port:sp|smemwdata[5]          ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~porta_datain_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.341      ; 0.811      ;
; 0.301 ; slave:slave2_inst|slave_port:sp|smemwdata[5]          ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a5~porta_datain_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.339      ; 0.809      ;
; 0.302 ; slave:slave1_inst|slave_port:sp|smemwdata[0]          ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_datain_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.342      ; 0.813      ;
; 0.302 ; slave:slave1_inst|slave_port:sp|smemwdata[2]          ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_datain_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.342      ; 0.813      ;
; 0.302 ; slave:slave3_inst|slave_port:sp|smemwdata[2]          ; slave:slave3_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a1~porta_datain_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.341      ; 0.812      ;
; 0.303 ; slave:slave1_inst|slave_port:sp|smemaddr[2]           ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.338      ; 0.810      ;
; 0.305 ; slave:slave1_inst|slave_port:sp|smemwdata[6]          ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~porta_datain_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.341      ; 0.815      ;
; 0.305 ; slave:slave2_inst|slave_port:sp|smemaddr[3]           ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a5~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.337      ; 0.811      ;
; 0.306 ; slave:slave1_inst|slave_port:sp|smemaddr[1]           ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.338      ; 0.813      ;
; 0.306 ; slave:slave1_inst|slave_port:sp|smemaddr[8]           ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.336      ; 0.811      ;
; 0.306 ; slave:slave2_inst|slave_port:sp|smemwdata[1]          ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a1~porta_datain_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.341      ; 0.816      ;
; 0.307 ; slave:slave1_inst|slave_port:sp|smemaddr[10]          ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.336      ; 0.812      ;
; 0.307 ; slave:slave3_inst|slave_port:sp|smemwdata[4]          ; slave:slave3_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a4~porta_datain_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.339      ; 0.815      ;
; 0.308 ; slave:slave2_inst|slave_port:sp|smemwdata[2]          ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a1~porta_datain_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.341      ; 0.818      ;
; 0.312 ; slave:slave1_inst|slave_port:sp|srdata                ; slave:slave1_inst|slave_port:sp|srdata                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave1_inst|slave_port:sp|wdata[5]              ; slave:slave1_inst|slave_port:sp|wdata[5]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave1_inst|slave_port:sp|wdata[6]              ; slave:slave1_inst|slave_port:sp|wdata[6]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave1_inst|slave_port:sp|wdata[7]              ; slave:slave1_inst|slave_port:sp|wdata[7]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave1_inst|slave_port:sp|smemaddr[0]           ; slave:slave1_inst|slave_port:sp|smemaddr[0]                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave1_inst|slave_port:sp|smemaddr[1]           ; slave:slave1_inst|slave_port:sp|smemaddr[1]                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave1_inst|slave_port:sp|smemaddr[2]           ; slave:slave1_inst|slave_port:sp|smemaddr[2]                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave1_inst|slave_port:sp|addr[2]               ; slave:slave1_inst|slave_port:sp|addr[2]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave1_inst|slave_port:sp|smemaddr[5]           ; slave:slave1_inst|slave_port:sp|smemaddr[5]                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave1_inst|slave_port:sp|addr[5]               ; slave:slave1_inst|slave_port:sp|addr[5]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave1_inst|slave_port:sp|smemaddr[6]           ; slave:slave1_inst|slave_port:sp|smemaddr[6]                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave1_inst|slave_port:sp|addr[6]               ; slave:slave1_inst|slave_port:sp|addr[6]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave1_inst|slave_port:sp|smemaddr[7]           ; slave:slave1_inst|slave_port:sp|smemaddr[7]                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave1_inst|slave_port:sp|addr[7]               ; slave:slave1_inst|slave_port:sp|addr[7]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave1_inst|slave_port:sp|smemaddr[8]           ; slave:slave1_inst|slave_port:sp|smemaddr[8]                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave1_inst|slave_port:sp|addr[8]               ; slave:slave1_inst|slave_port:sp|addr[8]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave1_inst|slave_port:sp|smemaddr[9]           ; slave:slave1_inst|slave_port:sp|smemaddr[9]                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave1_inst|slave_port:sp|addr[9]               ; slave:slave1_inst|slave_port:sp|addr[9]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave1_inst|slave_port:sp|smemaddr[10]          ; slave:slave1_inst|slave_port:sp|smemaddr[10]                                                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave1_inst|slave_port:sp|addr[10]              ; slave:slave1_inst|slave_port:sp|addr[10]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave1_inst|slave_port:sp|wdata[2]              ; slave:slave1_inst|slave_port:sp|wdata[2]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave2_inst|slave_port:sp|wdata[2]              ; slave:slave2_inst|slave_port:sp|wdata[2]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave2_inst|slave_port:sp|smemwdata[3]          ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a0~porta_datain_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.343      ; 0.824      ;
; 0.312 ; slave:slave2_inst|slave_port:sp|wdata[0]              ; slave:slave2_inst|slave_port:sp|wdata[0]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave2_inst|slave_port:sp|wdata[6]              ; slave:slave2_inst|slave_port:sp|wdata[6]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave2_inst|slave_port:sp|wdata[4]              ; slave:slave2_inst|slave_port:sp|wdata[4]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave2_inst|slave_port:sp|smemaddr[0]           ; slave:slave2_inst|slave_port:sp|smemaddr[0]                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave2_inst|slave_port:sp|smemaddr[1]           ; slave:slave2_inst|slave_port:sp|smemaddr[1]                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave2_inst|slave_port:sp|smemaddr[2]           ; slave:slave2_inst|slave_port:sp|smemaddr[2]                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave2_inst|slave_port:sp|smemaddr[9]           ; slave:slave2_inst|slave_port:sp|smemaddr[9]                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave1_inst|slave_port:sp|svalid                ; slave:slave1_inst|slave_port:sp|svalid                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave3_inst|slave_port:sp|srdata                ; slave:slave3_inst|slave_port:sp|srdata                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave3_inst|slave_port:sp|wdata[4]              ; slave:slave3_inst|slave_port:sp|wdata[4]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave3_inst|slave_port:sp|wdata[7]              ; slave:slave3_inst|slave_port:sp|wdata[7]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave3_inst|slave_port:sp|wdata[5]              ; slave:slave3_inst|slave_port:sp|wdata[5]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave3_inst|slave_port:sp|wdata[6]              ; slave:slave3_inst|slave_port:sp|wdata[6]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave3_inst|slave_port:sp|wdata[1]              ; slave:slave3_inst|slave_port:sp|wdata[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave3_inst|slave_port:sp|wdata[2]              ; slave:slave3_inst|slave_port:sp|wdata[2]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave3_inst|slave_port:sp|wdata[0]              ; slave:slave3_inst|slave_port:sp|wdata[0]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave3_inst|slave_port:sp|smemaddr[4]           ; slave:slave3_inst|slave_port:sp|smemaddr[4]                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave3_inst|slave_port:sp|smemaddr[5]           ; slave:slave3_inst|slave_port:sp|smemaddr[5]                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave3_inst|slave_port:sp|smemaddr[10]          ; slave:slave3_inst|slave_port:sp|smemaddr[10]                                                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave3_inst|slave_port:sp|wdata[3]              ; slave:slave3_inst|slave_port:sp|wdata[3]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave1_inst|slave_port:sp|mode                  ; slave:slave1_inst|slave_port:sp|mode                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave3_inst|slave_port:sp|mode                  ; slave:slave3_inst|slave_port:sp|mode                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave2_inst|slave_port:sp|mode                  ; slave:slave2_inst|slave_port:sp|mode                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_addr[2] ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_addr[2]                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_addr[3] ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_addr[3]                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_addr[1] ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_addr[1]                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_m2_s3:bus_inst|addr_decoder:decoder|state.ADDR    ; bus_m2_s3:bus_inst|addr_decoder:decoder|state.ADDR                                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_m2_s3:bus_inst|addr_decoder:decoder|counter[0]    ; bus_m2_s3:bus_inst|addr_decoder:decoder|counter[0]                                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave2_inst|slave_port:sp|counter[2]            ; slave:slave2_inst|slave_port:sp|counter[2]                                                                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave2_inst|slave_port:sp|counter[3]            ; slave:slave2_inst|slave_port:sp|counter[3]                                                                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave2_inst|slave_port:sp|counter[7]            ; slave:slave2_inst|slave_port:sp|counter[7]                                                                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave2_inst|slave_port:sp|state.ADDR            ; slave:slave2_inst|slave_port:sp|state.ADDR                                                                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave1_inst|slave_port:sp|state.ADDR            ; slave:slave1_inst|slave_port:sp|state.ADDR                                                                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave3_inst|slave_port:sp|counter[7]            ; slave:slave3_inst|slave_port:sp|counter[7]                                                                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave2_inst|slave_port:sp|state.RVALID          ; slave:slave2_inst|slave_port:sp|state.RVALID                                                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave2_inst|slave_port:sp|state.WDATA           ; slave:slave2_inst|slave_port:sp|state.WDATA                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; master_port:master2_port|state.WDATA                  ; master_port:master2_port|state.WDATA                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; master_port:master2_port|counter[6]                   ; master_port:master2_port|counter[6]                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; master_port:master2_port|counter[4]                   ; master_port:master2_port|counter[4]                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; master_port:master2_port|counter[5]                   ; master_port:master2_port|counter[5]                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
+-------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'FPGA_CLK1_50'                                                                          ;
+--------+---------------+------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node     ; To Node                ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------+------------------------+--------------+--------------+--------------+------------+------------+
; 18.010 ; reset_sync[2] ; test_data[5]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.066     ; 1.919      ;
; 18.010 ; reset_sync[2] ; test_data[7]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.066     ; 1.919      ;
; 18.010 ; reset_sync[2] ; test_data[2]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.066     ; 1.919      ;
; 18.010 ; reset_sync[2] ; test_data[0]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.066     ; 1.919      ;
; 18.010 ; reset_sync[2] ; test_state.TP_M1_WRITE ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.066     ; 1.919      ;
; 18.254 ; reset_sync[2] ; test_counter[8]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.058     ; 1.683      ;
; 18.254 ; reset_sync[2] ; test_counter[0]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.058     ; 1.683      ;
; 18.254 ; reset_sync[2] ; test_counter[9]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.058     ; 1.683      ;
; 18.254 ; reset_sync[2] ; test_counter[3]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.058     ; 1.683      ;
; 18.254 ; reset_sync[2] ; test_counter[6]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.058     ; 1.683      ;
; 18.254 ; reset_sync[2] ; test_counter[1]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.058     ; 1.683      ;
; 18.254 ; reset_sync[2] ; test_counter[4]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.058     ; 1.683      ;
; 18.254 ; reset_sync[2] ; test_counter[2]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.058     ; 1.683      ;
; 18.356 ; reset_sync[2] ; m2_dwdata[2]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.066     ; 1.573      ;
; 18.356 ; reset_sync[2] ; m2_dwdata[1]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.066     ; 1.573      ;
; 18.356 ; reset_sync[2] ; m2_dwdata[0]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.066     ; 1.573      ;
; 18.356 ; reset_sync[2] ; m2_dwdata[3]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.066     ; 1.573      ;
; 18.356 ; reset_sync[2] ; m2_dwdata[6]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.066     ; 1.573      ;
; 18.356 ; reset_sync[2] ; m2_dwdata[4]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.066     ; 1.573      ;
; 18.356 ; reset_sync[2] ; m2_dwdata[7]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.066     ; 1.573      ;
; 18.356 ; reset_sync[2] ; m2_dwdata[5]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.066     ; 1.573      ;
; 18.356 ; reset_sync[2] ; m1_dwdata[7]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.066     ; 1.573      ;
; 18.356 ; reset_sync[2] ; m1_dwdata[6]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.066     ; 1.573      ;
; 18.356 ; reset_sync[2] ; m1_dwdata[5]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.066     ; 1.573      ;
; 18.356 ; reset_sync[2] ; m1_dwdata[4]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.066     ; 1.573      ;
; 18.356 ; reset_sync[2] ; m1_dwdata[3]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.066     ; 1.573      ;
; 18.356 ; reset_sync[2] ; m1_dwdata[2]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.066     ; 1.573      ;
; 18.356 ; reset_sync[2] ; m1_dwdata[0]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.066     ; 1.573      ;
; 18.426 ; reset_sync[2] ; test_counter[5]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.059     ; 1.510      ;
; 18.426 ; reset_sync[2] ; test_counter[10]       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.059     ; 1.510      ;
; 18.426 ; reset_sync[2] ; test_counter[12]       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.059     ; 1.510      ;
; 18.426 ; reset_sync[2] ; test_counter[13]       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.059     ; 1.510      ;
; 18.426 ; reset_sync[2] ; test_counter[15]       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.059     ; 1.510      ;
; 18.426 ; reset_sync[2] ; test_counter[14]       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.059     ; 1.510      ;
; 18.426 ; reset_sync[2] ; test_counter[7]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.059     ; 1.510      ;
; 18.467 ; reset_sync[2] ; test_data[6]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.056     ; 1.472      ;
; 18.467 ; reset_sync[2] ; test_data[4]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.056     ; 1.472      ;
; 18.467 ; reset_sync[2] ; test_counter[11]       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.056     ; 1.472      ;
; 18.467 ; reset_sync[2] ; test_state.TP_M1_WAIT  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.056     ; 1.472      ;
; 18.467 ; reset_sync[2] ; test_state.TP_IDLE     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.056     ; 1.472      ;
; 18.649 ; reset_sync[2] ; m2_dmode               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.053     ; 1.293      ;
; 18.649 ; reset_sync[2] ; m2_dvalid              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.053     ; 1.293      ;
; 18.649 ; reset_sync[2] ; m1_daddr[4]            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.053     ; 1.293      ;
; 18.649 ; reset_sync[2] ; m1_dmode               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.053     ; 1.293      ;
; 18.649 ; reset_sync[2] ; m1_dvalid              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.053     ; 1.293      ;
; 18.717 ; reset_sync[2] ; m2_daddr[11]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.055     ; 1.223      ;
; 18.717 ; reset_sync[2] ; test_state.TP_M2_WAIT  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.055     ; 1.223      ;
; 18.717 ; reset_sync[2] ; test_data[3]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.055     ; 1.223      ;
; 18.717 ; reset_sync[2] ; test_data[1]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.055     ; 1.223      ;
; 18.717 ; reset_sync[2] ; test_state.TP_DONE     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.055     ; 1.223      ;
; 18.717 ; reset_sync[2] ; test_state.TP_M2_WRITE ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.055     ; 1.223      ;
; 18.717 ; reset_sync[2] ; test_state.TP_M1_RWAIT ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.055     ; 1.223      ;
; 18.717 ; reset_sync[2] ; test_state.TP_M1_READ  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.055     ; 1.223      ;
; 18.717 ; reset_sync[2] ; test_state.TP_M2_RWAIT ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.055     ; 1.223      ;
; 18.717 ; reset_sync[2] ; test_state.TP_M2_READ  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.055     ; 1.223      ;
; 18.717 ; reset_sync[2] ; m1_dwdata[1]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.055     ; 1.223      ;
+--------+---------------+------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'FPGA_CLK1_50'                                                                          ;
+-------+---------------+------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node     ; To Node                ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+------------------------+--------------+--------------+--------------+------------+------------+
; 0.934 ; reset_sync[2] ; m2_daddr[11]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.133      ;
; 0.934 ; reset_sync[2] ; test_state.TP_M2_WAIT  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.133      ;
; 0.934 ; reset_sync[2] ; test_data[3]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.133      ;
; 0.934 ; reset_sync[2] ; test_data[1]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.133      ;
; 0.934 ; reset_sync[2] ; test_state.TP_DONE     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.133      ;
; 0.934 ; reset_sync[2] ; test_state.TP_M2_WRITE ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.133      ;
; 0.934 ; reset_sync[2] ; test_state.TP_M1_RWAIT ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.133      ;
; 0.934 ; reset_sync[2] ; test_state.TP_M1_READ  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.133      ;
; 0.934 ; reset_sync[2] ; test_state.TP_M2_RWAIT ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.133      ;
; 0.934 ; reset_sync[2] ; test_state.TP_M2_READ  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.133      ;
; 0.934 ; reset_sync[2] ; m1_dwdata[1]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.133      ;
; 0.983 ; reset_sync[2] ; m2_dmode               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 1.183      ;
; 0.983 ; reset_sync[2] ; m2_dvalid              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 1.183      ;
; 0.983 ; reset_sync[2] ; m1_daddr[4]            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 1.183      ;
; 0.983 ; reset_sync[2] ; m1_dmode               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 1.183      ;
; 0.983 ; reset_sync[2] ; m1_dvalid              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 1.183      ;
; 1.176 ; reset_sync[2] ; test_data[6]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 1.374      ;
; 1.176 ; reset_sync[2] ; test_data[4]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 1.374      ;
; 1.176 ; reset_sync[2] ; test_counter[11]       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 1.374      ;
; 1.176 ; reset_sync[2] ; test_state.TP_M1_WAIT  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 1.374      ;
; 1.176 ; reset_sync[2] ; test_state.TP_IDLE     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 1.374      ;
; 1.211 ; reset_sync[2] ; test_counter[5]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 1.405      ;
; 1.211 ; reset_sync[2] ; test_counter[10]       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 1.405      ;
; 1.211 ; reset_sync[2] ; test_counter[12]       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 1.405      ;
; 1.211 ; reset_sync[2] ; test_counter[13]       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 1.405      ;
; 1.211 ; reset_sync[2] ; test_counter[15]       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 1.405      ;
; 1.211 ; reset_sync[2] ; test_counter[14]       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 1.405      ;
; 1.211 ; reset_sync[2] ; test_counter[7]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 1.405      ;
; 1.257 ; reset_sync[2] ; m2_dwdata[2]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.043      ; 1.444      ;
; 1.257 ; reset_sync[2] ; m2_dwdata[1]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.043      ; 1.444      ;
; 1.257 ; reset_sync[2] ; m2_dwdata[0]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.043      ; 1.444      ;
; 1.257 ; reset_sync[2] ; m2_dwdata[3]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.043      ; 1.444      ;
; 1.257 ; reset_sync[2] ; m2_dwdata[6]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.043      ; 1.444      ;
; 1.257 ; reset_sync[2] ; m2_dwdata[4]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.043      ; 1.444      ;
; 1.257 ; reset_sync[2] ; m2_dwdata[7]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.043      ; 1.444      ;
; 1.257 ; reset_sync[2] ; m2_dwdata[5]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.043      ; 1.444      ;
; 1.257 ; reset_sync[2] ; m1_dwdata[7]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.043      ; 1.444      ;
; 1.257 ; reset_sync[2] ; m1_dwdata[6]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.043      ; 1.444      ;
; 1.257 ; reset_sync[2] ; m1_dwdata[5]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.043      ; 1.444      ;
; 1.257 ; reset_sync[2] ; m1_dwdata[4]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.043      ; 1.444      ;
; 1.257 ; reset_sync[2] ; m1_dwdata[3]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.043      ; 1.444      ;
; 1.257 ; reset_sync[2] ; m1_dwdata[2]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.043      ; 1.444      ;
; 1.257 ; reset_sync[2] ; m1_dwdata[0]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.043      ; 1.444      ;
; 1.385 ; reset_sync[2] ; test_counter[8]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 1.581      ;
; 1.385 ; reset_sync[2] ; test_counter[0]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 1.581      ;
; 1.385 ; reset_sync[2] ; test_counter[9]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 1.581      ;
; 1.385 ; reset_sync[2] ; test_counter[3]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 1.581      ;
; 1.385 ; reset_sync[2] ; test_counter[6]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 1.581      ;
; 1.385 ; reset_sync[2] ; test_counter[1]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 1.581      ;
; 1.385 ; reset_sync[2] ; test_counter[4]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 1.581      ;
; 1.385 ; reset_sync[2] ; test_counter[2]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 1.581      ;
; 1.588 ; reset_sync[2] ; test_data[5]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.043      ; 1.775      ;
; 1.588 ; reset_sync[2] ; test_data[7]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.043      ; 1.775      ;
; 1.588 ; reset_sync[2] ; test_data[2]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.043      ; 1.775      ;
; 1.588 ; reset_sync[2] ; test_data[0]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.043      ; 1.775      ;
; 1.588 ; reset_sync[2] ; test_state.TP_M1_WRITE ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.043      ; 1.775      ;
+-------+---------------+------------------------+--------------+--------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 54.827 ns




+---------------------------------------+
; Fast 1200mV 0C Model Setup Summary    ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; FPGA_CLK1_50 ; 13.710 ; 0.000         ;
+--------------+--------+---------------+


+--------------------------------------+
; Fast 1200mV 0C Model Hold Summary    ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 0.142 ; 0.000         ;
+--------------+-------+---------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; FPGA_CLK1_50 ; 18.665 ; 0.000         ;
+--------------+--------+---------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 0.555 ; 0.000         ;
+--------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+--------------+-------+---------------------------+
; Clock        ; Slack ; End Point TNS             ;
+--------------+-------+---------------------------+
; FPGA_CLK1_50 ; 9.206 ; 0.000                     ;
+--------------+-------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'FPGA_CLK1_50'                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                     ; To Node                                    ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+--------------+--------------+------------+------------+
; 13.710 ; slave:slave1_inst|slave_port:sp|state.IDLE                                                                                    ; GPIO_M2_ACK                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -1.270     ; 3.000      ;
; 13.741 ; slave:slave2_inst|slave_port:sp|state.IDLE                                                                                    ; GPIO_M2_ACK                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -1.266     ; 2.973      ;
; 13.766 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_addr[0]                                                                         ; GPIO_M2_ACK                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -1.271     ; 2.943      ;
; 13.771 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_addr[1]                                                                         ; GPIO_M2_ACK                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -1.271     ; 2.938      ;
; 13.772 ; slave:slave2_inst|slave_port:sp|srdata                                                                                        ; GPIO_M1_RDATA                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -1.260     ; 2.948      ;
; 13.772 ; slave:slave2_inst|slave_port:sp|srdata                                                                                        ; GPIO_M2_RDATA                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -1.260     ; 2.948      ;
; 13.808 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]                                                                               ; GPIO_M2_SVALID                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -1.266     ; 2.906      ;
; 13.810 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]                                                                               ; GPIO_M1_SVALID                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -1.266     ; 2.904      ;
; 13.821 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]                                                                               ; GPIO_M2_SVALID                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -1.266     ; 2.893      ;
; 13.827 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]                                                                               ; GPIO_M1_SVALID                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -1.266     ; 2.887      ;
; 13.838 ; slave:slave2_inst|slave_port:sp|svalid                                                                                        ; GPIO_M2_SVALID                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -1.265     ; 2.877      ;
; 13.839 ; slave:slave3_inst|slave_port:sp|state.IDLE                                                                                    ; GPIO_M2_ACK                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -1.271     ; 2.870      ;
; 13.841 ; slave:slave3_inst|slave_port:sp|srdata                                                                                        ; GPIO_M1_RDATA                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -1.271     ; 2.868      ;
; 13.841 ; slave:slave3_inst|slave_port:sp|srdata                                                                                        ; GPIO_M2_RDATA                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -1.271     ; 2.868      ;
; 13.841 ; slave:slave1_inst|slave_port:sp|state.IDLE                                                                                    ; GPIO_M1_ACK                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -1.270     ; 2.869      ;
; 13.844 ; slave:slave2_inst|slave_port:sp|svalid                                                                                        ; GPIO_M1_SVALID                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -1.265     ; 2.871      ;
; 13.872 ; slave:slave2_inst|slave_port:sp|state.IDLE                                                                                    ; GPIO_M1_ACK                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -1.266     ; 2.842      ;
; 13.899 ; slave:slave3_inst|slave_port:sp|svalid                                                                                        ; GPIO_M2_SVALID                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -1.266     ; 2.815      ;
; 13.902 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_addr[1]                                                                         ; GPIO_M1_ACK                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -1.271     ; 2.807      ;
; 13.905 ; slave:slave3_inst|slave_port:sp|svalid                                                                                        ; GPIO_M1_SVALID                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -1.266     ; 2.809      ;
; 13.914 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_addr[0]                                                                         ; GPIO_M1_ACK                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -1.271     ; 2.795      ;
; 13.920 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]                                                                               ; GPIO_M1_RDATA                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -1.266     ; 2.794      ;
; 13.920 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]                                                                               ; GPIO_M2_RDATA                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -1.266     ; 2.794      ;
; 13.937 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]                                                                               ; GPIO_M1_RDATA                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -1.266     ; 2.777      ;
; 13.937 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]                                                                               ; GPIO_M2_RDATA                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -1.266     ; 2.777      ;
; 13.970 ; slave:slave3_inst|slave_port:sp|state.IDLE                                                                                    ; GPIO_M1_ACK                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -1.271     ; 2.739      ;
; 13.994 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_addr[3]                                                                         ; GPIO_M2_ACK                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -1.271     ; 2.715      ;
; 14.012 ; slave:slave1_inst|slave_port:sp|svalid                                                                                        ; GPIO_M2_SVALID                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -1.266     ; 2.702      ;
; 14.018 ; slave:slave1_inst|slave_port:sp|svalid                                                                                        ; GPIO_M1_SVALID                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -1.266     ; 2.696      ;
; 14.038 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_addr[2]                                                                         ; GPIO_M2_ACK                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -1.271     ; 2.671      ;
; 14.054 ; bus_m2_s3:bus_inst|addr_decoder:decoder|state.CONNECT                                                                         ; GPIO_M2_ACK                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -1.272     ; 2.654      ;
; 14.125 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_addr[3]                                                                         ; GPIO_M1_ACK                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -1.271     ; 2.584      ;
; 14.137 ; slave:slave1_inst|slave_port:sp|srdata                                                                                        ; GPIO_M1_RDATA                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -1.265     ; 2.578      ;
; 14.137 ; slave:slave1_inst|slave_port:sp|srdata                                                                                        ; GPIO_M2_RDATA                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -1.265     ; 2.578      ;
; 14.169 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_addr[2]                                                                         ; GPIO_M1_ACK                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -1.271     ; 2.540      ;
; 14.202 ; bus_m2_s3:bus_inst|addr_decoder:decoder|state.CONNECT                                                                         ; GPIO_M1_ACK                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -1.272     ; 2.506      ;
; 14.375 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|msplit2                                                                                ; GPIO_M2_SPLIT                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -1.266     ; 2.339      ;
; 14.476 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|msplit1                                                                                ; GPIO_M1_SPLIT                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -1.266     ; 2.238      ;
; 14.488 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                               ; GPIO_M2_BGRANT                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -1.267     ; 2.225      ;
; 14.621 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M1                                                                               ; GPIO_M1_BGRANT                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -1.267     ; 2.092      ;
; 17.024 ; master_port:master2_port|mvalid                                                                                               ; slave:slave2_inst|slave_port:sp|wdata[2]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.049     ; 2.914      ;
; 17.026 ; master_port:master2_port|mvalid                                                                                               ; slave:slave2_inst|slave_port:sp|wdata[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.049     ; 2.912      ;
; 17.038 ; slave:slave3_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a4~portb_address_reg0 ; slave:slave3_inst|slave_port:sp|srdata     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.176     ; 2.773      ;
; 17.050 ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a0~portb_address_reg0 ; slave:slave2_inst|slave_port:sp|srdata     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.180     ; 2.757      ;
; 17.054 ; master_port:master2_port|mvalid                                                                                               ; slave:slave2_inst|slave_port:sp|addr[3]    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.051     ; 2.882      ;
; 17.069 ; master_port:master2_port|mvalid                                                                                               ; slave:slave2_inst|slave_port:sp|wdata[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.049     ; 2.869      ;
; 17.069 ; master_port:master2_port|mvalid                                                                                               ; slave:slave2_inst|slave_port:sp|wdata[6]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.049     ; 2.869      ;
; 17.079 ; slave:slave3_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a5~portb_address_reg0 ; slave:slave3_inst|slave_port:sp|srdata     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.180     ; 2.728      ;
; 17.086 ; master_port:master2_port|mvalid                                                                                               ; slave:slave1_inst|slave_port:sp|wdata[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.045     ; 2.856      ;
; 17.089 ; master_port:master2_port|mvalid                                                                                               ; slave:slave1_inst|slave_port:sp|wdata[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.045     ; 2.853      ;
; 17.132 ; master_port:master2_port|mvalid                                                                                               ; slave:slave1_inst|slave_port:sp|wdata[2]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.045     ; 2.810      ;
; 17.132 ; master_port:master2_port|mvalid                                                                                               ; slave:slave1_inst|slave_port:sp|wdata[6]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.045     ; 2.810      ;
; 17.141 ; test_counter[3]                                                                                                               ; test_data[4]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.034     ; 2.812      ;
; 17.142 ; test_counter[0]                                                                                                               ; test_data[4]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.034     ; 2.811      ;
; 17.143 ; master_port:master2_port|mvalid                                                                                               ; slave:slave1_inst|slave_port:sp|counter[3] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.045     ; 2.799      ;
; 17.149 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                               ; slave:slave2_inst|slave_port:sp|wdata[2]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.053     ; 2.785      ;
; 17.151 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                               ; slave:slave2_inst|slave_port:sp|wdata[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.053     ; 2.783      ;
; 17.156 ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a1~portb_address_reg0 ; slave:slave2_inst|slave_port:sp|srdata     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.178     ; 2.653      ;
; 17.160 ; slave:slave3_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a0~portb_address_reg0 ; slave:slave3_inst|slave_port:sp|srdata     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.179     ; 2.648      ;
; 17.168 ; test_counter[3]                                                                                                               ; test_data[6]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.034     ; 2.785      ;
; 17.169 ; test_counter[0]                                                                                                               ; test_data[6]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.034     ; 2.784      ;
; 17.179 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                               ; slave:slave2_inst|slave_port:sp|addr[3]    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.055     ; 2.753      ;
; 17.186 ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a5~portb_address_reg0 ; slave:slave2_inst|slave_port:sp|srdata     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.175     ; 2.626      ;
; 17.188 ; master_port:master2_port|mvalid                                                                                               ; slave:slave2_inst|slave_port:sp|addr[8]    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.051     ; 2.748      ;
; 17.190 ; master_port:master2_port|mvalid                                                                                               ; slave:slave2_inst|slave_port:sp|addr[11]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.051     ; 2.746      ;
; 17.190 ; master_port:master2_port|mvalid                                                                                               ; slave:slave2_inst|slave_port:sp|addr[10]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.051     ; 2.746      ;
; 17.194 ; master_port:master2_port|mvalid                                                                                               ; slave:slave1_inst|slave_port:sp|wdata[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.044     ; 2.749      ;
; 17.194 ; master_port:master2_port|mvalid                                                                                               ; slave:slave1_inst|slave_port:sp|wdata[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.044     ; 2.749      ;
; 17.194 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                               ; slave:slave2_inst|slave_port:sp|wdata[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.053     ; 2.740      ;
; 17.194 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                               ; slave:slave2_inst|slave_port:sp|wdata[6]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.053     ; 2.740      ;
; 17.196 ; master_port:master2_port|mvalid                                                                                               ; slave:slave1_inst|slave_port:sp|counter[7] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.045     ; 2.746      ;
; 17.197 ; master_port:master2_port|mvalid                                                                                               ; slave:slave2_inst|slave_port:sp|addr[7]    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.051     ; 2.739      ;
; 17.201 ; master_port:master2_port|mvalid                                                                                               ; slave:slave2_inst|slave_port:sp|addr[4]    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.051     ; 2.735      ;
; 17.202 ; master_port:master2_port|mvalid                                                                                               ; slave:slave2_inst|slave_port:sp|addr[6]    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.051     ; 2.734      ;
; 17.209 ; master_port:master2_port|mvalid                                                                                               ; slave:slave2_inst|slave_port:sp|counter[5] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.049     ; 2.729      ;
; 17.211 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                               ; slave:slave1_inst|slave_port:sp|wdata[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.049     ; 2.727      ;
; 17.214 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                               ; slave:slave1_inst|slave_port:sp|wdata[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.049     ; 2.724      ;
; 17.229 ; master_port:master2_port|mvalid                                                                                               ; slave:slave2_inst|slave_port:sp|addr[9]    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.049     ; 2.709      ;
; 17.235 ; test_counter[6]                                                                                                               ; test_data[4]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.034     ; 2.718      ;
; 17.239 ; test_counter[1]                                                                                                               ; test_data[4]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.034     ; 2.714      ;
; 17.241 ; master_port:master2_port|mvalid                                                                                               ; slave:slave1_inst|slave_port:sp|wdata[1]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.045     ; 2.701      ;
; 17.244 ; master_port:master2_port|mvalid                                                                                               ; slave:slave1_inst|slave_port:sp|wdata[3]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.045     ; 2.698      ;
; 17.251 ; master_port:master2_port|mvalid                                                                                               ; slave:slave3_inst|slave_port:sp|wdata[6]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.027     ; 2.709      ;
; 17.253 ; master_port:master2_port|mvalid                                                                                               ; slave:slave3_inst|slave_port:sp|wdata[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.027     ; 2.707      ;
; 17.253 ; master_port:master2_port|mvalid                                                                                               ; slave:slave3_inst|slave_port:sp|wdata[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.027     ; 2.707      ;
; 17.255 ; master_port:master2_port|mvalid                                                                                               ; slave:slave2_inst|slave_port:sp|addr[2]    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.049     ; 2.683      ;
; 17.255 ; master_port:master2_port|mvalid                                                                                               ; slave:slave2_inst|slave_port:sp|addr[0]    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.049     ; 2.683      ;
; 17.256 ; master_port:master2_port|mvalid                                                                                               ; slave:slave3_inst|slave_port:sp|wdata[2]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.027     ; 2.704      ;
; 17.257 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                               ; slave:slave1_inst|slave_port:sp|wdata[2]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.049     ; 2.681      ;
; 17.257 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                               ; slave:slave1_inst|slave_port:sp|wdata[6]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.049     ; 2.681      ;
; 17.258 ; test_counter[6]                                                                                                               ; test_counter[8]                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.036     ; 2.693      ;
; 17.259 ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~portb_address_reg0 ; slave:slave1_inst|slave_port:sp|srdata     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.178     ; 2.550      ;
; 17.262 ; master_port:master1_port|mvalid                                                                                               ; slave:slave2_inst|slave_port:sp|wdata[2]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.057     ; 2.668      ;
; 17.264 ; master_port:master1_port|mvalid                                                                                               ; slave:slave2_inst|slave_port:sp|wdata[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.057     ; 2.666      ;
; 17.266 ; test_counter[1]                                                                                                               ; test_data[6]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.034     ; 2.687      ;
; 17.268 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                               ; slave:slave1_inst|slave_port:sp|counter[3] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.049     ; 2.670      ;
; 17.274 ; master_port:master2_port|mvalid                                                                                               ; slave:slave1_inst|slave_port:sp|addr[10]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.044     ; 2.669      ;
; 17.274 ; master_port:master2_port|mvalid                                                                                               ; slave:slave1_inst|slave_port:sp|counter[1] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.045     ; 2.668      ;
; 17.274 ; slave:slave3_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a1~portb_address_reg0 ; slave:slave3_inst|slave_port:sp|srdata     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.178     ; 2.535      ;
; 17.276 ; master_port:master2_port|mvalid                                                                                               ; slave:slave1_inst|slave_port:sp|addr[8]    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.044     ; 2.667      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+--------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'FPGA_CLK1_50'                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                                                                                                       ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.142 ; slave:slave1_inst|slave_port:sp|smemwdata[5]       ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~porta_datain_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.221      ; 0.467      ;
; 0.142 ; slave:slave1_inst|slave_port:sp|smemwdata[2]       ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_datain_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.221      ; 0.467      ;
; 0.143 ; slave:slave2_inst|slave_port:sp|smemwdata[5]       ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a5~porta_datain_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.218      ; 0.465      ;
; 0.144 ; slave:slave1_inst|slave_port:sp|smemwdata[0]       ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_datain_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.221      ; 0.469      ;
; 0.145 ; slave:slave1_inst|slave_port:sp|smemwdata[6]       ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~porta_datain_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.221      ; 0.470      ;
; 0.146 ; slave:slave1_inst|slave_port:sp|smemwdata[3]       ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_datain_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.221      ; 0.471      ;
; 0.146 ; slave:slave2_inst|slave_port:sp|smemwdata[1]       ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a1~porta_datain_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.221      ; 0.471      ;
; 0.147 ; slave:slave2_inst|slave_port:sp|smemwdata[2]       ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a1~porta_datain_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.221      ; 0.472      ;
; 0.148 ; slave:slave1_inst|slave_port:sp|smemwdata[4]       ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~porta_datain_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.222      ; 0.474      ;
; 0.148 ; slave:slave2_inst|slave_port:sp|smemwdata[0]       ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a0~porta_datain_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.223      ; 0.475      ;
; 0.148 ; slave:slave2_inst|slave_port:sp|smemwdata[3]       ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a0~porta_datain_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.223      ; 0.475      ;
; 0.149 ; slave:slave1_inst|slave_port:sp|smemaddr[2]        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.219      ; 0.472      ;
; 0.149 ; slave:slave3_inst|slave_port:sp|smemwdata[2]       ; slave:slave3_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a1~porta_datain_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.220      ; 0.473      ;
; 0.151 ; slave:slave2_inst|slave_port:sp|smemaddr[3]        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a5~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.218      ; 0.473      ;
; 0.151 ; slave:slave3_inst|slave_port:sp|smemwdata[6]       ; slave:slave3_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a5~porta_datain_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.222      ; 0.477      ;
; 0.152 ; slave:slave1_inst|slave_port:sp|smemaddr[1]        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.219      ; 0.475      ;
; 0.153 ; slave:slave1_inst|slave_port:sp|smemwdata[1]       ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_datain_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.221      ; 0.478      ;
; 0.156 ; slave:slave1_inst|slave_port:sp|smemwdata[7]       ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~porta_datain_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.221      ; 0.481      ;
; 0.156 ; slave:slave3_inst|slave_port:sp|smemwdata[3]       ; slave:slave3_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a0~porta_datain_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.221      ; 0.481      ;
; 0.157 ; slave:slave1_inst|slave_port:sp|smemaddr[0]        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.219      ; 0.480      ;
; 0.157 ; slave:slave1_inst|slave_port:sp|smemaddr[6]        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.219      ; 0.480      ;
; 0.157 ; slave:slave1_inst|slave_port:sp|smemaddr[8]        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.218      ; 0.479      ;
; 0.157 ; slave:slave1_inst|slave_port:sp|smemaddr[10]       ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.218      ; 0.479      ;
; 0.158 ; slave:slave3_inst|slave_port:sp|smemwdata[1]       ; slave:slave3_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a1~porta_datain_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.220      ; 0.482      ;
; 0.159 ; slave:slave3_inst|slave_port:sp|smemwdata[4]       ; slave:slave3_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a4~porta_datain_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.218      ; 0.481      ;
; 0.161 ; slave:slave2_inst|slave_port:sp|smemaddr[6]        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a5~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.218      ; 0.483      ;
; 0.162 ; slave:slave1_inst|slave_port:sp|smemaddr[5]        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.218      ; 0.484      ;
; 0.162 ; slave:slave1_inst|slave_port:sp|smemaddr[7]        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.218      ; 0.484      ;
; 0.162 ; slave:slave2_inst|slave_port:sp|smemaddr[1]        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a1~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.219      ; 0.485      ;
; 0.163 ; slave:slave2_inst|slave_port:sp|smemaddr[10]       ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a5~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.218      ; 0.485      ;
; 0.163 ; slave:slave2_inst|slave_port:sp|smemaddr[11]       ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a5~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.218      ; 0.485      ;
; 0.163 ; slave:slave3_inst|slave_port:sp|smemwdata[0]       ; slave:slave3_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a0~porta_datain_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.221      ; 0.488      ;
; 0.165 ; slave:slave1_inst|slave_port:sp|smemaddr[4]        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.220      ; 0.489      ;
; 0.166 ; slave:slave2_inst|slave_port:sp|smemaddr[7]        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a1~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.221      ; 0.491      ;
; 0.166 ; slave:slave2_inst|slave_port:sp|smemaddr[10]       ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a4~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.215      ; 0.485      ;
; 0.167 ; slave:slave1_inst|slave_port:sp|smemaddr[9]        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.219      ; 0.490      ;
; 0.167 ; slave:slave2_inst|slave_port:sp|smemaddr[8]        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.223      ; 0.494      ;
; 0.169 ; slave:slave2_inst|slave_port:sp|smemaddr[11]       ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a1~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.221      ; 0.494      ;
; 0.169 ; slave:slave2_inst|slave_port:sp|smemaddr[6]        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a4~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.215      ; 0.488      ;
; 0.171 ; slave:slave2_inst|slave_port:sp|smemaddr[4]        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.223      ; 0.498      ;
; 0.172 ; slave:slave2_inst|slave_port:sp|smemaddr[11]       ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a4~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.215      ; 0.491      ;
; 0.174 ; slave:slave1_inst|slave_port:sp|smemaddr[6]        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.220      ; 0.498      ;
; 0.174 ; slave:slave2_inst|slave_port:sp|smemaddr[9]        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a5~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.216      ; 0.494      ;
; 0.174 ; slave:slave3_inst|slave_port:sp|smemwdata[7]       ; slave:slave3_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a4~porta_datain_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.218      ; 0.496      ;
; 0.175 ; slave:slave1_inst|slave_port:sp|smemaddr[9]        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.218      ; 0.497      ;
; 0.175 ; slave:slave2_inst|slave_port:sp|smemaddr[7]        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.223      ; 0.502      ;
; 0.176 ; slave:slave2_inst|slave_port:sp|smemaddr[4]        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a1~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.221      ; 0.501      ;
; 0.176 ; slave:slave2_inst|slave_port:sp|smemaddr[10]       ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a1~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.221      ; 0.501      ;
; 0.176 ; slave:slave2_inst|slave_port:sp|smemaddr[11]       ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.223      ; 0.503      ;
; 0.177 ; slave:slave2_inst|slave_port:sp|smemaddr[2]        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a1~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.219      ; 0.500      ;
; 0.177 ; slave:slave3_inst|slave_port:sp|smemaddr[5]        ; slave:slave3_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a1~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.220      ; 0.501      ;
; 0.178 ; slave:slave2_inst|slave_port:sp|smemaddr[6]        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a1~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.221      ; 0.503      ;
; 0.179 ; slave:slave3_inst|slave_port:sp|smemaddr[0]        ; slave:slave3_inst|slave_port:sp|smemaddr[0]                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; slave:slave3_inst|slave_port:sp|addr[0]            ; slave:slave3_inst|slave_port:sp|addr[0]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; slave:slave3_inst|slave_port:sp|smemaddr[1]        ; slave:slave3_inst|slave_port:sp|smemaddr[1]                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; slave:slave3_inst|slave_port:sp|addr[1]            ; slave:slave3_inst|slave_port:sp|addr[1]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; slave:slave3_inst|slave_port:sp|smemaddr[2]        ; slave:slave3_inst|slave_port:sp|smemaddr[2]                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; slave:slave3_inst|slave_port:sp|addr[2]            ; slave:slave3_inst|slave_port:sp|addr[2]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; slave:slave3_inst|slave_port:sp|smemaddr[3]        ; slave:slave3_inst|slave_port:sp|smemaddr[3]                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; slave:slave3_inst|slave_port:sp|addr[3]            ; slave:slave3_inst|slave_port:sp|addr[3]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; slave:slave3_inst|slave_port:sp|addr[4]            ; slave:slave3_inst|slave_port:sp|addr[4]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; slave:slave3_inst|slave_port:sp|addr[5]            ; slave:slave3_inst|slave_port:sp|addr[5]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; slave:slave3_inst|slave_port:sp|smemaddr[6]        ; slave:slave3_inst|slave_port:sp|smemaddr[6]                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; slave:slave3_inst|slave_port:sp|addr[6]            ; slave:slave3_inst|slave_port:sp|addr[6]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; slave:slave3_inst|slave_port:sp|smemaddr[7]        ; slave:slave3_inst|slave_port:sp|smemaddr[7]                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; slave:slave3_inst|slave_port:sp|addr[7]            ; slave:slave3_inst|slave_port:sp|addr[7]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; slave:slave3_inst|slave_port:sp|smemaddr[8]        ; slave:slave3_inst|slave_port:sp|smemaddr[8]                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; slave:slave3_inst|slave_port:sp|addr[8]            ; slave:slave3_inst|slave_port:sp|addr[8]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; slave:slave3_inst|slave_port:sp|smemaddr[9]        ; slave:slave3_inst|slave_port:sp|smemaddr[9]                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; slave:slave3_inst|slave_port:sp|addr[9]            ; slave:slave3_inst|slave_port:sp|addr[9]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; slave:slave3_inst|slave_port:sp|addr[10]           ; slave:slave3_inst|slave_port:sp|addr[10]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; slave:slave3_inst|slave_port:sp|smemaddr[11]       ; slave:slave3_inst|slave_port:sp|smemaddr[11]                                                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; slave:slave3_inst|slave_port:sp|addr[11]           ; slave:slave3_inst|slave_port:sp|addr[11]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.044      ; 0.307      ;
; 0.182 ; slave:slave2_inst|slave_port:sp|smemaddr[8]        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a4~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.215      ; 0.501      ;
; 0.184 ; slave:slave2_inst|slave_port:sp|smemaddr[6]        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.223      ; 0.511      ;
; 0.185 ; slave:slave2_inst|slave_port:sp|smemaddr[10]       ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.223      ; 0.512      ;
; 0.186 ; slave:slave1_inst|slave_port:sp|svalid             ; slave:slave1_inst|slave_port:sp|svalid                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; slave:slave3_inst|slave_port:sp|wdata[4]           ; slave:slave3_inst|slave_port:sp|wdata[4]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; slave:slave3_inst|slave_port:sp|wdata[7]           ; slave:slave3_inst|slave_port:sp|wdata[7]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; slave:slave3_inst|slave_port:sp|wdata[6]           ; slave:slave3_inst|slave_port:sp|wdata[6]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; slave:slave3_inst|slave_port:sp|wdata[2]           ; slave:slave3_inst|slave_port:sp|wdata[2]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; slave:slave3_inst|slave_port:sp|wdata[0]           ; slave:slave3_inst|slave_port:sp|wdata[0]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; slave:slave3_inst|slave_port:sp|smemaddr[4]        ; slave:slave3_inst|slave_port:sp|smemaddr[4]                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; slave:slave3_inst|slave_port:sp|smemaddr[5]        ; slave:slave3_inst|slave_port:sp|smemaddr[5]                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; slave:slave3_inst|slave_port:sp|smemaddr[10]       ; slave:slave3_inst|slave_port:sp|smemaddr[10]                                                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_m2_s3:bus_inst|addr_decoder:decoder|state.ADDR ; bus_m2_s3:bus_inst|addr_decoder:decoder|state.ADDR                                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_m2_s3:bus_inst|addr_decoder:decoder|counter[0] ; bus_m2_s3:bus_inst|addr_decoder:decoder|counter[0]                                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; slave:slave3_inst|slave_port:sp|counter[3]         ; slave:slave3_inst|slave_port:sp|counter[3]                                                                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; slave:slave3_inst|slave_port:sp|counter[2]         ; slave:slave3_inst|slave_port:sp|counter[2]                                                                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; slave:slave3_inst|slave_port:sp|counter[0]         ; slave:slave3_inst|slave_port:sp|counter[0]                                                                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; slave:slave3_inst|slave_port:sp|state.ADDR         ; slave:slave3_inst|slave_port:sp|state.ADDR                                                                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en   ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en                                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_m2_s3:bus_inst|addr_decoder:decoder|counter[2] ; bus_m2_s3:bus_inst|addr_decoder:decoder|counter[2]                                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_m2_s3:bus_inst|addr_decoder:decoder|counter[3] ; bus_m2_s3:bus_inst|addr_decoder:decoder|counter[3]                                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_m2_s3:bus_inst|addr_decoder:decoder|counter[1] ; bus_m2_s3:bus_inst|addr_decoder:decoder|counter[1]                                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; slave:slave1_inst|slave_port:sp|srdata             ; slave:slave1_inst|slave_port:sp|srdata                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; slave:slave1_inst|slave_port:sp|wdata[4]           ; slave:slave1_inst|slave_port:sp|wdata[4]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; slave:slave1_inst|slave_port:sp|wdata[5]           ; slave:slave1_inst|slave_port:sp|wdata[5]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; slave:slave1_inst|slave_port:sp|wdata[6]           ; slave:slave1_inst|slave_port:sp|wdata[6]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; slave:slave1_inst|slave_port:sp|wdata[7]           ; slave:slave1_inst|slave_port:sp|wdata[7]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
+-------+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'FPGA_CLK1_50'                                                                          ;
+--------+---------------+------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node     ; To Node                ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------+------------------------+--------------+--------------+--------------+------------+------------+
; 18.665 ; reset_sync[2] ; test_data[5]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.045     ; 1.277      ;
; 18.665 ; reset_sync[2] ; test_data[7]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.045     ; 1.277      ;
; 18.665 ; reset_sync[2] ; test_data[2]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.045     ; 1.277      ;
; 18.665 ; reset_sync[2] ; test_data[0]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.045     ; 1.277      ;
; 18.665 ; reset_sync[2] ; test_state.TP_M1_WRITE ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.045     ; 1.277      ;
; 18.848 ; reset_sync[2] ; test_counter[8]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.039     ; 1.100      ;
; 18.848 ; reset_sync[2] ; test_counter[0]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.039     ; 1.100      ;
; 18.848 ; reset_sync[2] ; test_counter[9]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.039     ; 1.100      ;
; 18.848 ; reset_sync[2] ; test_counter[3]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.039     ; 1.100      ;
; 18.848 ; reset_sync[2] ; test_counter[6]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.039     ; 1.100      ;
; 18.848 ; reset_sync[2] ; test_counter[1]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.039     ; 1.100      ;
; 18.848 ; reset_sync[2] ; test_counter[4]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.039     ; 1.100      ;
; 18.848 ; reset_sync[2] ; test_counter[2]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.039     ; 1.100      ;
; 18.912 ; reset_sync[2] ; m2_dwdata[2]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.044     ; 1.031      ;
; 18.912 ; reset_sync[2] ; m2_dwdata[1]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.044     ; 1.031      ;
; 18.912 ; reset_sync[2] ; m2_dwdata[0]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.044     ; 1.031      ;
; 18.912 ; reset_sync[2] ; m2_dwdata[3]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.044     ; 1.031      ;
; 18.912 ; reset_sync[2] ; m2_dwdata[6]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.044     ; 1.031      ;
; 18.912 ; reset_sync[2] ; m2_dwdata[4]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.044     ; 1.031      ;
; 18.912 ; reset_sync[2] ; m2_dwdata[7]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.044     ; 1.031      ;
; 18.912 ; reset_sync[2] ; m2_dwdata[5]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.044     ; 1.031      ;
; 18.912 ; reset_sync[2] ; m1_dwdata[7]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.044     ; 1.031      ;
; 18.912 ; reset_sync[2] ; m1_dwdata[6]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.044     ; 1.031      ;
; 18.912 ; reset_sync[2] ; m1_dwdata[5]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.044     ; 1.031      ;
; 18.912 ; reset_sync[2] ; m1_dwdata[4]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.044     ; 1.031      ;
; 18.912 ; reset_sync[2] ; m1_dwdata[3]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.044     ; 1.031      ;
; 18.912 ; reset_sync[2] ; m1_dwdata[2]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.044     ; 1.031      ;
; 18.912 ; reset_sync[2] ; m1_dwdata[0]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.044     ; 1.031      ;
; 18.958 ; reset_sync[2] ; test_counter[5]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.040     ; 0.989      ;
; 18.958 ; reset_sync[2] ; test_counter[10]       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.040     ; 0.989      ;
; 18.958 ; reset_sync[2] ; test_counter[12]       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.040     ; 0.989      ;
; 18.958 ; reset_sync[2] ; test_counter[13]       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.040     ; 0.989      ;
; 18.958 ; reset_sync[2] ; test_counter[15]       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.040     ; 0.989      ;
; 18.958 ; reset_sync[2] ; test_counter[14]       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.040     ; 0.989      ;
; 18.958 ; reset_sync[2] ; test_counter[7]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.040     ; 0.989      ;
; 19.000 ; reset_sync[2] ; test_data[6]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.037     ; 0.950      ;
; 19.000 ; reset_sync[2] ; test_data[4]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.037     ; 0.950      ;
; 19.000 ; reset_sync[2] ; test_counter[11]       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.037     ; 0.950      ;
; 19.000 ; reset_sync[2] ; test_state.TP_M1_WAIT  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.037     ; 0.950      ;
; 19.000 ; reset_sync[2] ; test_state.TP_IDLE     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.037     ; 0.950      ;
; 19.123 ; reset_sync[2] ; m2_dmode               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.036     ; 0.828      ;
; 19.123 ; reset_sync[2] ; m2_dvalid              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.036     ; 0.828      ;
; 19.123 ; reset_sync[2] ; m1_daddr[4]            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.036     ; 0.828      ;
; 19.123 ; reset_sync[2] ; m1_dmode               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.036     ; 0.828      ;
; 19.123 ; reset_sync[2] ; m1_dvalid              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.036     ; 0.828      ;
; 19.171 ; reset_sync[2] ; m2_daddr[11]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.036     ; 0.780      ;
; 19.171 ; reset_sync[2] ; test_state.TP_M2_WAIT  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.036     ; 0.780      ;
; 19.171 ; reset_sync[2] ; test_data[3]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.036     ; 0.780      ;
; 19.171 ; reset_sync[2] ; test_data[1]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.036     ; 0.780      ;
; 19.171 ; reset_sync[2] ; test_state.TP_DONE     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.036     ; 0.780      ;
; 19.171 ; reset_sync[2] ; test_state.TP_M2_WRITE ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.036     ; 0.780      ;
; 19.171 ; reset_sync[2] ; test_state.TP_M1_RWAIT ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.036     ; 0.780      ;
; 19.171 ; reset_sync[2] ; test_state.TP_M1_READ  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.036     ; 0.780      ;
; 19.171 ; reset_sync[2] ; test_state.TP_M2_RWAIT ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.036     ; 0.780      ;
; 19.171 ; reset_sync[2] ; test_state.TP_M2_READ  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.036     ; 0.780      ;
; 19.171 ; reset_sync[2] ; m1_dwdata[1]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.036     ; 0.780      ;
+--------+---------------+------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'FPGA_CLK1_50'                                                                          ;
+-------+---------------+------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node     ; To Node                ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+------------------------+--------------+--------------+--------------+------------+------------+
; 0.555 ; reset_sync[2] ; m2_daddr[11]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.675      ;
; 0.555 ; reset_sync[2] ; test_state.TP_M2_WAIT  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.675      ;
; 0.555 ; reset_sync[2] ; test_data[3]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.675      ;
; 0.555 ; reset_sync[2] ; test_data[1]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.675      ;
; 0.555 ; reset_sync[2] ; test_state.TP_DONE     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.675      ;
; 0.555 ; reset_sync[2] ; test_state.TP_M2_WRITE ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.675      ;
; 0.555 ; reset_sync[2] ; test_state.TP_M1_RWAIT ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.675      ;
; 0.555 ; reset_sync[2] ; test_state.TP_M1_READ  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.675      ;
; 0.555 ; reset_sync[2] ; test_state.TP_M2_RWAIT ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.675      ;
; 0.555 ; reset_sync[2] ; test_state.TP_M2_READ  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.675      ;
; 0.555 ; reset_sync[2] ; m1_dwdata[1]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.675      ;
; 0.583 ; reset_sync[2] ; m2_dmode               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.703      ;
; 0.583 ; reset_sync[2] ; m2_dvalid              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.703      ;
; 0.583 ; reset_sync[2] ; m1_daddr[4]            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.703      ;
; 0.583 ; reset_sync[2] ; m1_dmode               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.703      ;
; 0.583 ; reset_sync[2] ; m1_dvalid              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.703      ;
; 0.697 ; reset_sync[2] ; test_data[6]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.035      ; 0.816      ;
; 0.697 ; reset_sync[2] ; test_data[4]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.035      ; 0.816      ;
; 0.697 ; reset_sync[2] ; test_counter[11]       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.035      ; 0.816      ;
; 0.697 ; reset_sync[2] ; test_state.TP_M1_WAIT  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.035      ; 0.816      ;
; 0.697 ; reset_sync[2] ; test_state.TP_IDLE     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.035      ; 0.816      ;
; 0.727 ; reset_sync[2] ; test_counter[5]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.031      ; 0.842      ;
; 0.727 ; reset_sync[2] ; test_counter[10]       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.031      ; 0.842      ;
; 0.727 ; reset_sync[2] ; test_counter[12]       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.031      ; 0.842      ;
; 0.727 ; reset_sync[2] ; test_counter[13]       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.031      ; 0.842      ;
; 0.727 ; reset_sync[2] ; test_counter[15]       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.031      ; 0.842      ;
; 0.727 ; reset_sync[2] ; test_counter[14]       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.031      ; 0.842      ;
; 0.727 ; reset_sync[2] ; test_counter[7]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.031      ; 0.842      ;
; 0.757 ; reset_sync[2] ; m2_dwdata[2]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.027      ; 0.868      ;
; 0.757 ; reset_sync[2] ; m2_dwdata[1]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.027      ; 0.868      ;
; 0.757 ; reset_sync[2] ; m2_dwdata[0]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.027      ; 0.868      ;
; 0.757 ; reset_sync[2] ; m2_dwdata[3]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.027      ; 0.868      ;
; 0.757 ; reset_sync[2] ; m2_dwdata[6]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.027      ; 0.868      ;
; 0.757 ; reset_sync[2] ; m2_dwdata[4]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.027      ; 0.868      ;
; 0.757 ; reset_sync[2] ; m2_dwdata[7]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.027      ; 0.868      ;
; 0.757 ; reset_sync[2] ; m2_dwdata[5]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.027      ; 0.868      ;
; 0.757 ; reset_sync[2] ; m1_dwdata[7]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.027      ; 0.868      ;
; 0.757 ; reset_sync[2] ; m1_dwdata[6]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.027      ; 0.868      ;
; 0.757 ; reset_sync[2] ; m1_dwdata[5]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.027      ; 0.868      ;
; 0.757 ; reset_sync[2] ; m1_dwdata[4]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.027      ; 0.868      ;
; 0.757 ; reset_sync[2] ; m1_dwdata[3]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.027      ; 0.868      ;
; 0.757 ; reset_sync[2] ; m1_dwdata[2]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.027      ; 0.868      ;
; 0.757 ; reset_sync[2] ; m1_dwdata[0]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.027      ; 0.868      ;
; 0.824 ; reset_sync[2] ; test_counter[8]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.033      ; 0.941      ;
; 0.824 ; reset_sync[2] ; test_counter[0]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.033      ; 0.941      ;
; 0.824 ; reset_sync[2] ; test_counter[9]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.033      ; 0.941      ;
; 0.824 ; reset_sync[2] ; test_counter[3]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.033      ; 0.941      ;
; 0.824 ; reset_sync[2] ; test_counter[6]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.033      ; 0.941      ;
; 0.824 ; reset_sync[2] ; test_counter[1]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.033      ; 0.941      ;
; 0.824 ; reset_sync[2] ; test_counter[4]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.033      ; 0.941      ;
; 0.824 ; reset_sync[2] ; test_counter[2]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.033      ; 0.941      ;
; 0.964 ; reset_sync[2] ; test_data[5]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.027      ; 1.075      ;
; 0.964 ; reset_sync[2] ; test_data[7]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.027      ; 1.075      ;
; 0.964 ; reset_sync[2] ; test_data[2]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.027      ; 1.075      ;
; 0.964 ; reset_sync[2] ; test_data[0]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.027      ; 1.075      ;
; 0.964 ; reset_sync[2] ; test_state.TP_M1_WRITE ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.027      ; 1.075      ;
+-------+---------------+------------------------+--------------+--------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 56.697 ns




+------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                          ;
+------------------+--------+-------+----------+---------+---------------------+
; Clock            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack ; 10.707 ; 0.142 ; 17.771   ; 0.555   ; 9.206               ;
;  FPGA_CLK1_50    ; 10.707 ; 0.142 ; 17.771   ; 0.555   ; 9.206               ;
; Design-wide TNS  ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  FPGA_CLK1_50    ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------+--------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_M1_RDATA  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_M1_SVALID ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_M1_BGRANT ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_M1_ACK    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_M1_SPLIT  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_M2_RDATA  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_M2_SVALID ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_M2_BGRANT ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_M2_ACK    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_M2_SPLIT  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; GPIO_M1_WDATA           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_M1_MODE            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_M1_MVALID          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_M1_BREQ            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_M2_WDATA           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_M2_MODE            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_M2_MVALID          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_M2_BREQ            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FPGA_CLK1_50            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY0                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LED[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_M1_RDATA  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_M1_SVALID ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_M1_BGRANT ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_M1_ACK    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_M1_SPLIT  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_M2_RDATA  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_M2_SVALID ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_M2_BGRANT ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_M2_ACK    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_M2_SPLIT  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LED[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_M1_RDATA  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_M1_SVALID ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_M1_BGRANT ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_M1_ACK    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_M1_SPLIT  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_M2_RDATA  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_M2_SVALID ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_M2_BGRANT ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_M2_ACK    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_M2_SPLIT  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_M1_RDATA  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_M1_SVALID ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_M1_BGRANT ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_M1_ACK    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_M1_SPLIT  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_M2_RDATA  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_M2_SVALID ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_M2_BGRANT ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_M2_ACK    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_M2_SPLIT  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------+
; Setup Transfers                                                         ;
+--------------+--------------+----------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+----------+----------+----------+----------+
; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 7383     ; 0        ; 0        ; 0        ;
+--------------+--------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------+
; Hold Transfers                                                          ;
+--------------+--------------+----------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+----------+----------+----------+----------+
; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 7383     ; 0        ; 0        ; 0        ;
+--------------+--------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------+
; Recovery Transfers                                                      ;
+--------------+--------------+----------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+----------+----------+----------+----------+
; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 56       ; 0        ; 0        ; 0        ;
+--------------+--------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------+
; Removal Transfers                                                       ;
+--------------+--------------+----------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+----------+----------+----------+----------+
; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 56       ; 0        ; 0        ; 0        ;
+--------------+--------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+--------------------------------------------------+
; Clock Status Summary                             ;
+--------------+--------------+------+-------------+
; Target       ; Clock        ; Type ; Status      ;
+--------------+--------------+------+-------------+
; FPGA_CLK1_50 ; FPGA_CLK1_50 ; Base ; Constrained ;
+--------------+--------------+------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Tue Dec  2 10:29:19 2025
Info: Command: quartus_sta ads_bus_system -c ads_bus_system
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: '../constraints/ads_bus_system.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332054): Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(37): Positional argument <targets> with value [get_ports {GPIO_M1_*}]: Port GPIO_M1_RDATA is not an input port. File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 37
    Info (332050): set_input_delay -clock [get_clocks {FPGA_CLK1_50}] -min 1.000 [get_ports {GPIO_M1_*}] File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 37
Warning (332054): Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(37): Positional argument <targets> with value [get_ports {GPIO_M1_*}]: Port GPIO_M1_SVALID is not an input port. File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 37
Warning (332054): Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(37): Positional argument <targets> with value [get_ports {GPIO_M1_*}]: Port GPIO_M1_BGRANT is not an input port. File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 37
Warning (332054): Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(37): Positional argument <targets> with value [get_ports {GPIO_M1_*}]: Port GPIO_M1_ACK is not an input port. File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 37
Warning (332054): Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(37): Positional argument <targets> with value [get_ports {GPIO_M1_*}]: Port GPIO_M1_SPLIT is not an input port. File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 37
Warning (332054): Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(38): Positional argument <targets> with value [get_ports {GPIO_M1_*}]: Port GPIO_M1_RDATA is not an input port. File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 38
    Info (332050): set_input_delay -clock [get_clocks {FPGA_CLK1_50}] -max 3.000 [get_ports {GPIO_M1_*}] File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 38
Warning (332054): Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(38): Positional argument <targets> with value [get_ports {GPIO_M1_*}]: Port GPIO_M1_SVALID is not an input port. File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 38
Warning (332054): Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(38): Positional argument <targets> with value [get_ports {GPIO_M1_*}]: Port GPIO_M1_BGRANT is not an input port. File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 38
Warning (332054): Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(38): Positional argument <targets> with value [get_ports {GPIO_M1_*}]: Port GPIO_M1_ACK is not an input port. File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 38
Warning (332054): Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(38): Positional argument <targets> with value [get_ports {GPIO_M1_*}]: Port GPIO_M1_SPLIT is not an input port. File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 38
Warning (332054): Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(39): Positional argument <targets> with value [get_ports {GPIO_M2_*}]: Port GPIO_M2_RDATA is not an input port. File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 39
    Info (332050): set_input_delay -clock [get_clocks {FPGA_CLK1_50}] -min 1.000 [get_ports {GPIO_M2_*}] File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 39
Warning (332054): Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(39): Positional argument <targets> with value [get_ports {GPIO_M2_*}]: Port GPIO_M2_SVALID is not an input port. File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 39
Warning (332054): Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(39): Positional argument <targets> with value [get_ports {GPIO_M2_*}]: Port GPIO_M2_BGRANT is not an input port. File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 39
Warning (332054): Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(39): Positional argument <targets> with value [get_ports {GPIO_M2_*}]: Port GPIO_M2_ACK is not an input port. File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 39
Warning (332054): Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(39): Positional argument <targets> with value [get_ports {GPIO_M2_*}]: Port GPIO_M2_SPLIT is not an input port. File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 39
Warning (332054): Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(40): Positional argument <targets> with value [get_ports {GPIO_M2_*}]: Port GPIO_M2_RDATA is not an input port. File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 40
    Info (332050): set_input_delay -clock [get_clocks {FPGA_CLK1_50}] -max 3.000 [get_ports {GPIO_M2_*}] File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 40
Warning (332054): Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(40): Positional argument <targets> with value [get_ports {GPIO_M2_*}]: Port GPIO_M2_SVALID is not an input port. File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 40
Warning (332054): Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(40): Positional argument <targets> with value [get_ports {GPIO_M2_*}]: Port GPIO_M2_BGRANT is not an input port. File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 40
Warning (332054): Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(40): Positional argument <targets> with value [get_ports {GPIO_M2_*}]: Port GPIO_M2_ACK is not an input port. File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 40
Warning (332054): Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(40): Positional argument <targets> with value [get_ports {GPIO_M2_*}]: Port GPIO_M2_SPLIT is not an input port. File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 40
Warning (332054): Assignment set_output_delay is accepted but has some problems at ads_bus_system.sdc(49): Positional argument <targets> with value [get_ports {GPIO_M1_*}]: Port GPIO_M1_WDATA is not an output port. File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 49
    Info (332050): set_output_delay -clock [get_clocks {FPGA_CLK1_50}] -min 0.000 [get_ports {GPIO_M1_*}] File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 49
Warning (332054): Assignment set_output_delay is accepted but has some problems at ads_bus_system.sdc(49): Positional argument <targets> with value [get_ports {GPIO_M1_*}]: Port GPIO_M1_MODE is not an output port. File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 49
Warning (332054): Assignment set_output_delay is accepted but has some problems at ads_bus_system.sdc(49): Positional argument <targets> with value [get_ports {GPIO_M1_*}]: Port GPIO_M1_MVALID is not an output port. File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 49
Warning (332054): Assignment set_output_delay is accepted but has some problems at ads_bus_system.sdc(49): Positional argument <targets> with value [get_ports {GPIO_M1_*}]: Port GPIO_M1_BREQ is not an output port. File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 49
Warning (332054): Assignment set_output_delay is accepted but has some problems at ads_bus_system.sdc(50): Positional argument <targets> with value [get_ports {GPIO_M1_*}]: Port GPIO_M1_WDATA is not an output port. File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 50
    Info (332050): set_output_delay -clock [get_clocks {FPGA_CLK1_50}] -max 2.000 [get_ports {GPIO_M1_*}] File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 50
Warning (332054): Assignment set_output_delay is accepted but has some problems at ads_bus_system.sdc(50): Positional argument <targets> with value [get_ports {GPIO_M1_*}]: Port GPIO_M1_MODE is not an output port. File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 50
Warning (332054): Assignment set_output_delay is accepted but has some problems at ads_bus_system.sdc(50): Positional argument <targets> with value [get_ports {GPIO_M1_*}]: Port GPIO_M1_MVALID is not an output port. File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 50
Warning (332054): Assignment set_output_delay is accepted but has some problems at ads_bus_system.sdc(50): Positional argument <targets> with value [get_ports {GPIO_M1_*}]: Port GPIO_M1_BREQ is not an output port. File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 50
Warning (332054): Assignment set_output_delay is accepted but has some problems at ads_bus_system.sdc(51): Positional argument <targets> with value [get_ports {GPIO_M2_*}]: Port GPIO_M2_WDATA is not an output port. File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 51
    Info (332050): set_output_delay -clock [get_clocks {FPGA_CLK1_50}] -min 0.000 [get_ports {GPIO_M2_*}] File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 51
Warning (332054): Assignment set_output_delay is accepted but has some problems at ads_bus_system.sdc(51): Positional argument <targets> with value [get_ports {GPIO_M2_*}]: Port GPIO_M2_MODE is not an output port. File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 51
Warning (332054): Assignment set_output_delay is accepted but has some problems at ads_bus_system.sdc(51): Positional argument <targets> with value [get_ports {GPIO_M2_*}]: Port GPIO_M2_MVALID is not an output port. File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 51
Warning (332054): Assignment set_output_delay is accepted but has some problems at ads_bus_system.sdc(51): Positional argument <targets> with value [get_ports {GPIO_M2_*}]: Port GPIO_M2_BREQ is not an output port. File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 51
Warning (332054): Assignment set_output_delay is accepted but has some problems at ads_bus_system.sdc(52): Positional argument <targets> with value [get_ports {GPIO_M2_*}]: Port GPIO_M2_WDATA is not an output port. File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 52
    Info (332050): set_output_delay -clock [get_clocks {FPGA_CLK1_50}] -max 2.000 [get_ports {GPIO_M2_*}] File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 52
Warning (332054): Assignment set_output_delay is accepted but has some problems at ads_bus_system.sdc(52): Positional argument <targets> with value [get_ports {GPIO_M2_*}]: Port GPIO_M2_MODE is not an output port. File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 52
Warning (332054): Assignment set_output_delay is accepted but has some problems at ads_bus_system.sdc(52): Positional argument <targets> with value [get_ports {GPIO_M2_*}]: Port GPIO_M2_MVALID is not an output port. File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 52
Warning (332054): Assignment set_output_delay is accepted but has some problems at ads_bus_system.sdc(52): Positional argument <targets> with value [get_ports {GPIO_M2_*}]: Port GPIO_M2_BREQ is not an output port. File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 52
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 10.707
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.707               0.000 FPGA_CLK1_50 
Info (332146): Worst-case hold slack is 0.301
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.301               0.000 FPGA_CLK1_50 
Info (332146): Worst-case recovery slack is 17.771
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.771               0.000 FPGA_CLK1_50 
Info (332146): Worst-case removal slack is 1.028
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.028               0.000 FPGA_CLK1_50 
Info (332146): Worst-case minimum pulse width slack is 9.486
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.486               0.000 FPGA_CLK1_50 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 54.228 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 11.425
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    11.425               0.000 FPGA_CLK1_50 
Info (332146): Worst-case hold slack is 0.298
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.298               0.000 FPGA_CLK1_50 
Info (332146): Worst-case recovery slack is 18.010
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.010               0.000 FPGA_CLK1_50 
Info (332146): Worst-case removal slack is 0.934
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.934               0.000 FPGA_CLK1_50 
Info (332146): Worst-case minimum pulse width slack is 9.489
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.489               0.000 FPGA_CLK1_50 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 54.827 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 13.710
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.710               0.000 FPGA_CLK1_50 
Info (332146): Worst-case hold slack is 0.142
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.142               0.000 FPGA_CLK1_50 
Info (332146): Worst-case recovery slack is 18.665
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.665               0.000 FPGA_CLK1_50 
Info (332146): Worst-case removal slack is 0.555
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.555               0.000 FPGA_CLK1_50 
Info (332146): Worst-case minimum pulse width slack is 9.206
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.206               0.000 FPGA_CLK1_50 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 56.697 ns
    Info (332114): 
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 37 warnings
    Info: Peak virtual memory: 528 megabytes
    Info: Processing ended: Tue Dec  2 10:29:20 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


