|terasic_de10lite
serial_tx <= serial_tx~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_rx => builder_regs0.DATAIN
clk50 => main_crg_clkin.IN1


|terasic_de10lite|VexRiscv:VexRiscv
externalResetVector[0] => IBusCachedPlugin_fetchPc_pcReg.DATAB
externalResetVector[1] => IBusCachedPlugin_fetchPc_pcReg.DATAB
externalResetVector[2] => IBusCachedPlugin_fetchPc_pcReg.DATAB
externalResetVector[3] => IBusCachedPlugin_fetchPc_pcReg.DATAB
externalResetVector[4] => IBusCachedPlugin_fetchPc_pcReg.DATAB
externalResetVector[5] => IBusCachedPlugin_fetchPc_pcReg.DATAB
externalResetVector[6] => IBusCachedPlugin_fetchPc_pcReg.DATAB
externalResetVector[7] => IBusCachedPlugin_fetchPc_pcReg.DATAB
externalResetVector[8] => IBusCachedPlugin_fetchPc_pcReg.DATAB
externalResetVector[9] => IBusCachedPlugin_fetchPc_pcReg.DATAB
externalResetVector[10] => IBusCachedPlugin_fetchPc_pcReg.DATAB
externalResetVector[11] => IBusCachedPlugin_fetchPc_pcReg.DATAB
externalResetVector[12] => IBusCachedPlugin_fetchPc_pcReg.DATAB
externalResetVector[13] => IBusCachedPlugin_fetchPc_pcReg.DATAB
externalResetVector[14] => IBusCachedPlugin_fetchPc_pcReg.DATAB
externalResetVector[15] => IBusCachedPlugin_fetchPc_pcReg.DATAB
externalResetVector[16] => IBusCachedPlugin_fetchPc_pcReg.DATAB
externalResetVector[17] => IBusCachedPlugin_fetchPc_pcReg.DATAB
externalResetVector[18] => IBusCachedPlugin_fetchPc_pcReg.DATAB
externalResetVector[19] => IBusCachedPlugin_fetchPc_pcReg.DATAB
externalResetVector[20] => IBusCachedPlugin_fetchPc_pcReg.DATAB
externalResetVector[21] => IBusCachedPlugin_fetchPc_pcReg.DATAB
externalResetVector[22] => IBusCachedPlugin_fetchPc_pcReg.DATAB
externalResetVector[23] => IBusCachedPlugin_fetchPc_pcReg.DATAB
externalResetVector[24] => IBusCachedPlugin_fetchPc_pcReg.DATAB
externalResetVector[25] => IBusCachedPlugin_fetchPc_pcReg.DATAB
externalResetVector[26] => IBusCachedPlugin_fetchPc_pcReg.DATAB
externalResetVector[27] => IBusCachedPlugin_fetchPc_pcReg.DATAB
externalResetVector[28] => IBusCachedPlugin_fetchPc_pcReg.DATAB
externalResetVector[29] => IBusCachedPlugin_fetchPc_pcReg.DATAB
externalResetVector[30] => IBusCachedPlugin_fetchPc_pcReg.DATAB
externalResetVector[31] => IBusCachedPlugin_fetchPc_pcReg.DATAB
timerInterrupt => CsrPlugin_mip_MTIP.DATAIN
softwareInterrupt => CsrPlugin_mip_MSIP.DATAA
softwareInterrupt => CsrPlugin_mip_MSIP.DATAA
externalInterruptArray[0] => externalInterruptArray_regNext[0].DATAIN
externalInterruptArray[1] => externalInterruptArray_regNext[1].DATAIN
externalInterruptArray[2] => externalInterruptArray_regNext[2].DATAIN
externalInterruptArray[3] => externalInterruptArray_regNext[3].DATAIN
externalInterruptArray[4] => externalInterruptArray_regNext[4].DATAIN
externalInterruptArray[5] => externalInterruptArray_regNext[5].DATAIN
externalInterruptArray[6] => externalInterruptArray_regNext[6].DATAIN
externalInterruptArray[7] => externalInterruptArray_regNext[7].DATAIN
externalInterruptArray[8] => externalInterruptArray_regNext[8].DATAIN
externalInterruptArray[9] => externalInterruptArray_regNext[9].DATAIN
externalInterruptArray[10] => externalInterruptArray_regNext[10].DATAIN
externalInterruptArray[11] => externalInterruptArray_regNext[11].DATAIN
externalInterruptArray[12] => externalInterruptArray_regNext[12].DATAIN
externalInterruptArray[13] => externalInterruptArray_regNext[13].DATAIN
externalInterruptArray[14] => externalInterruptArray_regNext[14].DATAIN
externalInterruptArray[15] => externalInterruptArray_regNext[15].DATAIN
externalInterruptArray[16] => externalInterruptArray_regNext[16].DATAIN
externalInterruptArray[17] => externalInterruptArray_regNext[17].DATAIN
externalInterruptArray[18] => externalInterruptArray_regNext[18].DATAIN
externalInterruptArray[19] => externalInterruptArray_regNext[19].DATAIN
externalInterruptArray[20] => externalInterruptArray_regNext[20].DATAIN
externalInterruptArray[21] => externalInterruptArray_regNext[21].DATAIN
externalInterruptArray[22] => externalInterruptArray_regNext[22].DATAIN
externalInterruptArray[23] => externalInterruptArray_regNext[23].DATAIN
externalInterruptArray[24] => externalInterruptArray_regNext[24].DATAIN
externalInterruptArray[25] => externalInterruptArray_regNext[25].DATAIN
externalInterruptArray[26] => externalInterruptArray_regNext[26].DATAIN
externalInterruptArray[27] => externalInterruptArray_regNext[27].DATAIN
externalInterruptArray[28] => externalInterruptArray_regNext[28].DATAIN
externalInterruptArray[29] => externalInterruptArray_regNext[29].DATAIN
externalInterruptArray[30] => externalInterruptArray_regNext[30].DATAIN
externalInterruptArray[31] => externalInterruptArray_regNext[31].DATAIN
iBusWishbone_CYC <= _zz_269_.DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_STB <= _zz_269_.DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_ACK => iBus_cmd_ready.IN1
iBusWishbone_ACK => _zz_212_.OUTPUTSELECT
iBusWishbone_ACK => _zz_212_.OUTPUTSELECT
iBusWishbone_ACK => _zz_212_.OUTPUTSELECT
iBusWishbone_ACK => _zz_213_.IN1
iBusWishbone_WE <= <GND>
iBusWishbone_ADR[0] <= _zz_212_[0].DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_ADR[1] <= _zz_212_[1].DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_ADR[2] <= _zz_212_[2].DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_ADR[3] <= InstructionCache:IBusCachedPlugin_cache.io_mem_cmd_payload_address
iBusWishbone_ADR[4] <= InstructionCache:IBusCachedPlugin_cache.io_mem_cmd_payload_address
iBusWishbone_ADR[5] <= InstructionCache:IBusCachedPlugin_cache.io_mem_cmd_payload_address
iBusWishbone_ADR[6] <= InstructionCache:IBusCachedPlugin_cache.io_mem_cmd_payload_address
iBusWishbone_ADR[7] <= InstructionCache:IBusCachedPlugin_cache.io_mem_cmd_payload_address
iBusWishbone_ADR[8] <= InstructionCache:IBusCachedPlugin_cache.io_mem_cmd_payload_address
iBusWishbone_ADR[9] <= InstructionCache:IBusCachedPlugin_cache.io_mem_cmd_payload_address
iBusWishbone_ADR[10] <= InstructionCache:IBusCachedPlugin_cache.io_mem_cmd_payload_address
iBusWishbone_ADR[11] <= InstructionCache:IBusCachedPlugin_cache.io_mem_cmd_payload_address
iBusWishbone_ADR[12] <= InstructionCache:IBusCachedPlugin_cache.io_mem_cmd_payload_address
iBusWishbone_ADR[13] <= InstructionCache:IBusCachedPlugin_cache.io_mem_cmd_payload_address
iBusWishbone_ADR[14] <= InstructionCache:IBusCachedPlugin_cache.io_mem_cmd_payload_address
iBusWishbone_ADR[15] <= InstructionCache:IBusCachedPlugin_cache.io_mem_cmd_payload_address
iBusWishbone_ADR[16] <= InstructionCache:IBusCachedPlugin_cache.io_mem_cmd_payload_address
iBusWishbone_ADR[17] <= InstructionCache:IBusCachedPlugin_cache.io_mem_cmd_payload_address
iBusWishbone_ADR[18] <= InstructionCache:IBusCachedPlugin_cache.io_mem_cmd_payload_address
iBusWishbone_ADR[19] <= InstructionCache:IBusCachedPlugin_cache.io_mem_cmd_payload_address
iBusWishbone_ADR[20] <= InstructionCache:IBusCachedPlugin_cache.io_mem_cmd_payload_address
iBusWishbone_ADR[21] <= InstructionCache:IBusCachedPlugin_cache.io_mem_cmd_payload_address
iBusWishbone_ADR[22] <= InstructionCache:IBusCachedPlugin_cache.io_mem_cmd_payload_address
iBusWishbone_ADR[23] <= InstructionCache:IBusCachedPlugin_cache.io_mem_cmd_payload_address
iBusWishbone_ADR[24] <= InstructionCache:IBusCachedPlugin_cache.io_mem_cmd_payload_address
iBusWishbone_ADR[25] <= InstructionCache:IBusCachedPlugin_cache.io_mem_cmd_payload_address
iBusWishbone_ADR[26] <= InstructionCache:IBusCachedPlugin_cache.io_mem_cmd_payload_address
iBusWishbone_ADR[27] <= InstructionCache:IBusCachedPlugin_cache.io_mem_cmd_payload_address
iBusWishbone_ADR[28] <= InstructionCache:IBusCachedPlugin_cache.io_mem_cmd_payload_address
iBusWishbone_ADR[29] <= InstructionCache:IBusCachedPlugin_cache.io_mem_cmd_payload_address
iBusWishbone_DAT_MISO[0] => iBusWishbone_DAT_MISO_regNext[0].DATAIN
iBusWishbone_DAT_MISO[1] => iBusWishbone_DAT_MISO_regNext[1].DATAIN
iBusWishbone_DAT_MISO[2] => iBusWishbone_DAT_MISO_regNext[2].DATAIN
iBusWishbone_DAT_MISO[3] => iBusWishbone_DAT_MISO_regNext[3].DATAIN
iBusWishbone_DAT_MISO[4] => iBusWishbone_DAT_MISO_regNext[4].DATAIN
iBusWishbone_DAT_MISO[5] => iBusWishbone_DAT_MISO_regNext[5].DATAIN
iBusWishbone_DAT_MISO[6] => iBusWishbone_DAT_MISO_regNext[6].DATAIN
iBusWishbone_DAT_MISO[7] => iBusWishbone_DAT_MISO_regNext[7].DATAIN
iBusWishbone_DAT_MISO[8] => iBusWishbone_DAT_MISO_regNext[8].DATAIN
iBusWishbone_DAT_MISO[9] => iBusWishbone_DAT_MISO_regNext[9].DATAIN
iBusWishbone_DAT_MISO[10] => iBusWishbone_DAT_MISO_regNext[10].DATAIN
iBusWishbone_DAT_MISO[11] => iBusWishbone_DAT_MISO_regNext[11].DATAIN
iBusWishbone_DAT_MISO[12] => iBusWishbone_DAT_MISO_regNext[12].DATAIN
iBusWishbone_DAT_MISO[13] => iBusWishbone_DAT_MISO_regNext[13].DATAIN
iBusWishbone_DAT_MISO[14] => iBusWishbone_DAT_MISO_regNext[14].DATAIN
iBusWishbone_DAT_MISO[15] => iBusWishbone_DAT_MISO_regNext[15].DATAIN
iBusWishbone_DAT_MISO[16] => iBusWishbone_DAT_MISO_regNext[16].DATAIN
iBusWishbone_DAT_MISO[17] => iBusWishbone_DAT_MISO_regNext[17].DATAIN
iBusWishbone_DAT_MISO[18] => iBusWishbone_DAT_MISO_regNext[18].DATAIN
iBusWishbone_DAT_MISO[19] => iBusWishbone_DAT_MISO_regNext[19].DATAIN
iBusWishbone_DAT_MISO[20] => iBusWishbone_DAT_MISO_regNext[20].DATAIN
iBusWishbone_DAT_MISO[21] => iBusWishbone_DAT_MISO_regNext[21].DATAIN
iBusWishbone_DAT_MISO[22] => iBusWishbone_DAT_MISO_regNext[22].DATAIN
iBusWishbone_DAT_MISO[23] => iBusWishbone_DAT_MISO_regNext[23].DATAIN
iBusWishbone_DAT_MISO[24] => iBusWishbone_DAT_MISO_regNext[24].DATAIN
iBusWishbone_DAT_MISO[25] => iBusWishbone_DAT_MISO_regNext[25].DATAIN
iBusWishbone_DAT_MISO[26] => iBusWishbone_DAT_MISO_regNext[26].DATAIN
iBusWishbone_DAT_MISO[27] => iBusWishbone_DAT_MISO_regNext[27].DATAIN
iBusWishbone_DAT_MISO[28] => iBusWishbone_DAT_MISO_regNext[28].DATAIN
iBusWishbone_DAT_MISO[29] => iBusWishbone_DAT_MISO_regNext[29].DATAIN
iBusWishbone_DAT_MISO[30] => iBusWishbone_DAT_MISO_regNext[30].DATAIN
iBusWishbone_DAT_MISO[31] => iBusWishbone_DAT_MISO_regNext[31].DATAIN
iBusWishbone_DAT_MOSI[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_DAT_MOSI[1] <= iBusWishbone_DAT_MOSI[1].DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_DAT_MOSI[2] <= iBusWishbone_DAT_MOSI[2].DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_DAT_MOSI[3] <= iBusWishbone_DAT_MOSI[3].DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_DAT_MOSI[4] <= iBusWishbone_DAT_MOSI[4].DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_DAT_MOSI[5] <= iBusWishbone_DAT_MOSI[5].DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_DAT_MOSI[6] <= iBusWishbone_DAT_MOSI[6].DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_DAT_MOSI[7] <= iBusWishbone_DAT_MOSI[7].DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_DAT_MOSI[8] <= iBusWishbone_DAT_MOSI[8].DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_DAT_MOSI[9] <= iBusWishbone_DAT_MOSI[9].DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_DAT_MOSI[10] <= iBusWishbone_DAT_MOSI[10].DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_DAT_MOSI[11] <= iBusWishbone_DAT_MOSI[11].DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_DAT_MOSI[12] <= iBusWishbone_DAT_MOSI[12].DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_DAT_MOSI[13] <= iBusWishbone_DAT_MOSI[13].DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_DAT_MOSI[14] <= iBusWishbone_DAT_MOSI[14].DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_DAT_MOSI[15] <= iBusWishbone_DAT_MOSI[15].DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_DAT_MOSI[16] <= iBusWishbone_DAT_MOSI[16].DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_DAT_MOSI[17] <= iBusWishbone_DAT_MOSI[17].DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_DAT_MOSI[18] <= iBusWishbone_DAT_MOSI[18].DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_DAT_MOSI[19] <= iBusWishbone_DAT_MOSI[19].DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_DAT_MOSI[20] <= iBusWishbone_DAT_MOSI[20].DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_DAT_MOSI[21] <= iBusWishbone_DAT_MOSI[21].DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_DAT_MOSI[22] <= iBusWishbone_DAT_MOSI[22].DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_DAT_MOSI[23] <= iBusWishbone_DAT_MOSI[23].DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_DAT_MOSI[24] <= iBusWishbone_DAT_MOSI[24].DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_DAT_MOSI[25] <= iBusWishbone_DAT_MOSI[25].DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_DAT_MOSI[26] <= iBusWishbone_DAT_MOSI[26].DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_DAT_MOSI[27] <= iBusWishbone_DAT_MOSI[27].DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_DAT_MOSI[28] <= iBusWishbone_DAT_MOSI[28].DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_DAT_MOSI[29] <= iBusWishbone_DAT_MOSI[29].DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_DAT_MOSI[30] <= iBusWishbone_DAT_MOSI[30].DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_DAT_MOSI[31] <= iBusWishbone_DAT_MOSI[31].DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_SEL[0] <= <VCC>
iBusWishbone_SEL[1] <= <VCC>
iBusWishbone_SEL[2] <= <VCC>
iBusWishbone_SEL[3] <= <VCC>
iBusWishbone_ERR => ~NO_FANOUT~
iBusWishbone_BTE[0] <= <GND>
iBusWishbone_BTE[1] <= <GND>
iBusWishbone_CTI[0] <= Equal156.DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_CTI[1] <= <VCC>
iBusWishbone_CTI[2] <= Equal156.DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_CYC <= _zz_135_.DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_STB <= _zz_135_.DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_ACK => _zz_216_.IN1
dBusWishbone_ACK => _zz_220_.IN1
dBusWishbone_WE <= _zz_136_.DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_ADR[0] <= dBusWishbone_ADR.DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_ADR[1] <= dBusWishbone_ADR.DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_ADR[2] <= dBusWishbone_ADR.DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_ADR[3] <= _zz_137_[5].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_ADR[4] <= _zz_137_[6].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_ADR[5] <= _zz_137_[7].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_ADR[6] <= _zz_137_[8].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_ADR[7] <= _zz_137_[9].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_ADR[8] <= _zz_137_[10].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_ADR[9] <= _zz_137_[11].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_ADR[10] <= _zz_137_[12].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_ADR[11] <= _zz_137_[13].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_ADR[12] <= _zz_137_[14].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_ADR[13] <= _zz_137_[15].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_ADR[14] <= _zz_137_[16].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_ADR[15] <= _zz_137_[17].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_ADR[16] <= _zz_137_[18].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_ADR[17] <= _zz_137_[19].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_ADR[18] <= _zz_137_[20].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_ADR[19] <= _zz_137_[21].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_ADR[20] <= _zz_137_[22].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_ADR[21] <= _zz_137_[23].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_ADR[22] <= _zz_137_[24].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_ADR[23] <= _zz_137_[25].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_ADR[24] <= _zz_137_[26].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_ADR[25] <= _zz_137_[27].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_ADR[26] <= _zz_137_[28].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_ADR[27] <= _zz_137_[29].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_ADR[28] <= _zz_137_[30].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_ADR[29] <= _zz_137_[31].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_DAT_MISO[0] => dBusWishbone_DAT_MISO_regNext[0].DATAIN
dBusWishbone_DAT_MISO[1] => dBusWishbone_DAT_MISO_regNext[1].DATAIN
dBusWishbone_DAT_MISO[2] => dBusWishbone_DAT_MISO_regNext[2].DATAIN
dBusWishbone_DAT_MISO[3] => dBusWishbone_DAT_MISO_regNext[3].DATAIN
dBusWishbone_DAT_MISO[4] => dBusWishbone_DAT_MISO_regNext[4].DATAIN
dBusWishbone_DAT_MISO[5] => dBusWishbone_DAT_MISO_regNext[5].DATAIN
dBusWishbone_DAT_MISO[6] => dBusWishbone_DAT_MISO_regNext[6].DATAIN
dBusWishbone_DAT_MISO[7] => dBusWishbone_DAT_MISO_regNext[7].DATAIN
dBusWishbone_DAT_MISO[8] => dBusWishbone_DAT_MISO_regNext[8].DATAIN
dBusWishbone_DAT_MISO[9] => dBusWishbone_DAT_MISO_regNext[9].DATAIN
dBusWishbone_DAT_MISO[10] => dBusWishbone_DAT_MISO_regNext[10].DATAIN
dBusWishbone_DAT_MISO[11] => dBusWishbone_DAT_MISO_regNext[11].DATAIN
dBusWishbone_DAT_MISO[12] => dBusWishbone_DAT_MISO_regNext[12].DATAIN
dBusWishbone_DAT_MISO[13] => dBusWishbone_DAT_MISO_regNext[13].DATAIN
dBusWishbone_DAT_MISO[14] => dBusWishbone_DAT_MISO_regNext[14].DATAIN
dBusWishbone_DAT_MISO[15] => dBusWishbone_DAT_MISO_regNext[15].DATAIN
dBusWishbone_DAT_MISO[16] => dBusWishbone_DAT_MISO_regNext[16].DATAIN
dBusWishbone_DAT_MISO[17] => dBusWishbone_DAT_MISO_regNext[17].DATAIN
dBusWishbone_DAT_MISO[18] => dBusWishbone_DAT_MISO_regNext[18].DATAIN
dBusWishbone_DAT_MISO[19] => dBusWishbone_DAT_MISO_regNext[19].DATAIN
dBusWishbone_DAT_MISO[20] => dBusWishbone_DAT_MISO_regNext[20].DATAIN
dBusWishbone_DAT_MISO[21] => dBusWishbone_DAT_MISO_regNext[21].DATAIN
dBusWishbone_DAT_MISO[22] => dBusWishbone_DAT_MISO_regNext[22].DATAIN
dBusWishbone_DAT_MISO[23] => dBusWishbone_DAT_MISO_regNext[23].DATAIN
dBusWishbone_DAT_MISO[24] => dBusWishbone_DAT_MISO_regNext[24].DATAIN
dBusWishbone_DAT_MISO[25] => dBusWishbone_DAT_MISO_regNext[25].DATAIN
dBusWishbone_DAT_MISO[26] => dBusWishbone_DAT_MISO_regNext[26].DATAIN
dBusWishbone_DAT_MISO[27] => dBusWishbone_DAT_MISO_regNext[27].DATAIN
dBusWishbone_DAT_MISO[28] => dBusWishbone_DAT_MISO_regNext[28].DATAIN
dBusWishbone_DAT_MISO[29] => dBusWishbone_DAT_MISO_regNext[29].DATAIN
dBusWishbone_DAT_MISO[30] => dBusWishbone_DAT_MISO_regNext[30].DATAIN
dBusWishbone_DAT_MISO[31] => dBusWishbone_DAT_MISO_regNext[31].DATAIN
dBusWishbone_DAT_MOSI[0] <= _zz_138_[0].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_DAT_MOSI[1] <= _zz_138_[1].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_DAT_MOSI[2] <= _zz_138_[2].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_DAT_MOSI[3] <= _zz_138_[3].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_DAT_MOSI[4] <= _zz_138_[4].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_DAT_MOSI[5] <= _zz_138_[5].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_DAT_MOSI[6] <= _zz_138_[6].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_DAT_MOSI[7] <= _zz_138_[7].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_DAT_MOSI[8] <= _zz_138_[8].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_DAT_MOSI[9] <= _zz_138_[9].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_DAT_MOSI[10] <= _zz_138_[10].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_DAT_MOSI[11] <= _zz_138_[11].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_DAT_MOSI[12] <= _zz_138_[12].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_DAT_MOSI[13] <= _zz_138_[13].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_DAT_MOSI[14] <= _zz_138_[14].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_DAT_MOSI[15] <= _zz_138_[15].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_DAT_MOSI[16] <= _zz_138_[16].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_DAT_MOSI[17] <= _zz_138_[17].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_DAT_MOSI[18] <= _zz_138_[18].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_DAT_MOSI[19] <= _zz_138_[19].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_DAT_MOSI[20] <= _zz_138_[20].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_DAT_MOSI[21] <= _zz_138_[21].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_DAT_MOSI[22] <= _zz_138_[22].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_DAT_MOSI[23] <= _zz_138_[23].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_DAT_MOSI[24] <= _zz_138_[24].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_DAT_MOSI[25] <= _zz_138_[25].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_DAT_MOSI[26] <= _zz_138_[26].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_DAT_MOSI[27] <= _zz_138_[27].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_DAT_MOSI[28] <= _zz_138_[28].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_DAT_MOSI[29] <= _zz_138_[29].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_DAT_MOSI[30] <= _zz_138_[30].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_DAT_MOSI[31] <= _zz_138_[31].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_SEL[0] <= dBusWishbone_SEL.DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_SEL[1] <= dBusWishbone_SEL.DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_SEL[2] <= dBusWishbone_SEL.DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_SEL[3] <= dBusWishbone_SEL.DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_ERR => ~NO_FANOUT~
dBusWishbone_BTE[0] <= <GND>
dBusWishbone_BTE[1] <= <GND>
dBusWishbone_CTI[0] <= dBusWishbone_CTI.DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_CTI[1] <= Equal157.DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_CTI[2] <= dBusWishbone_CTI.DB_MAX_OUTPUT_PORT_TYPE
clk => clk.IN2
reset => reset.IN2


|terasic_de10lite|VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache
io_flush => io_cpu_prefetch_haltIt.OUTPUTSELECT
io_flush => lineLoader_flushPending.OUTPUTSELECT
io_cpu_prefetch_isValid => ~NO_FANOUT~
io_cpu_prefetch_haltIt <= io_cpu_prefetch_haltIt.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_prefetch_pc[0] => ~NO_FANOUT~
io_cpu_prefetch_pc[1] => ~NO_FANOUT~
io_cpu_prefetch_pc[2] => ways_0_datas.RADDR
io_cpu_prefetch_pc[3] => ways_0_datas.RADDR1
io_cpu_prefetch_pc[4] => ways_0_datas.RADDR2
io_cpu_prefetch_pc[5] => ways_0_tags.RADDR
io_cpu_prefetch_pc[5] => ways_0_datas.RADDR3
io_cpu_prefetch_pc[6] => ways_0_tags.RADDR1
io_cpu_prefetch_pc[6] => ways_0_datas.RADDR4
io_cpu_prefetch_pc[7] => ways_0_tags.RADDR2
io_cpu_prefetch_pc[7] => ways_0_datas.RADDR5
io_cpu_prefetch_pc[8] => ways_0_tags.RADDR3
io_cpu_prefetch_pc[8] => ways_0_datas.RADDR6
io_cpu_prefetch_pc[9] => ways_0_tags.RADDR4
io_cpu_prefetch_pc[9] => ways_0_datas.RADDR7
io_cpu_prefetch_pc[10] => ways_0_tags.RADDR5
io_cpu_prefetch_pc[10] => ways_0_datas.RADDR8
io_cpu_prefetch_pc[11] => ways_0_tags.RADDR6
io_cpu_prefetch_pc[11] => ways_0_datas.RADDR9
io_cpu_prefetch_pc[12] => ~NO_FANOUT~
io_cpu_prefetch_pc[13] => ~NO_FANOUT~
io_cpu_prefetch_pc[14] => ~NO_FANOUT~
io_cpu_prefetch_pc[15] => ~NO_FANOUT~
io_cpu_prefetch_pc[16] => ~NO_FANOUT~
io_cpu_prefetch_pc[17] => ~NO_FANOUT~
io_cpu_prefetch_pc[18] => ~NO_FANOUT~
io_cpu_prefetch_pc[19] => ~NO_FANOUT~
io_cpu_prefetch_pc[20] => ~NO_FANOUT~
io_cpu_prefetch_pc[21] => ~NO_FANOUT~
io_cpu_prefetch_pc[22] => ~NO_FANOUT~
io_cpu_prefetch_pc[23] => ~NO_FANOUT~
io_cpu_prefetch_pc[24] => ~NO_FANOUT~
io_cpu_prefetch_pc[25] => ~NO_FANOUT~
io_cpu_prefetch_pc[26] => ~NO_FANOUT~
io_cpu_prefetch_pc[27] => ~NO_FANOUT~
io_cpu_prefetch_pc[28] => ~NO_FANOUT~
io_cpu_prefetch_pc[29] => ~NO_FANOUT~
io_cpu_prefetch_pc[30] => ~NO_FANOUT~
io_cpu_prefetch_pc[31] => ~NO_FANOUT~
io_cpu_fetch_isValid => _zz_13_.IN1
io_cpu_fetch_isValid => io_cpu_fetch_mmuBus_cmd_isValid.DATAIN
io_cpu_fetch_isStuck => io_cpu_fetch_mmuBus_end.IN0
io_cpu_fetch_isStuck => _zz_10_[0].ENA
io_cpu_fetch_isStuck => _zz_11_[0].ENA
io_cpu_fetch_isStuck => _zz_11_[1].ENA
io_cpu_fetch_isStuck => _zz_11_[2].ENA
io_cpu_fetch_isStuck => _zz_11_[3].ENA
io_cpu_fetch_isStuck => _zz_11_[4].ENA
io_cpu_fetch_isStuck => _zz_11_[5].ENA
io_cpu_fetch_isStuck => _zz_11_[6].ENA
io_cpu_fetch_isStuck => _zz_11_[7].ENA
io_cpu_fetch_isStuck => _zz_11_[8].ENA
io_cpu_fetch_isStuck => _zz_11_[9].ENA
io_cpu_fetch_isStuck => _zz_11_[10].ENA
io_cpu_fetch_isStuck => _zz_11_[11].ENA
io_cpu_fetch_isStuck => _zz_11_[12].ENA
io_cpu_fetch_isStuck => _zz_11_[13].ENA
io_cpu_fetch_isStuck => _zz_11_[14].ENA
io_cpu_fetch_isStuck => _zz_11_[15].ENA
io_cpu_fetch_isStuck => _zz_11_[16].ENA
io_cpu_fetch_isStuck => _zz_11_[17].ENA
io_cpu_fetch_isStuck => _zz_11_[18].ENA
io_cpu_fetch_isStuck => _zz_11_[19].ENA
io_cpu_fetch_isStuck => _zz_11_[20].ENA
io_cpu_fetch_isStuck => _zz_11_[21].ENA
io_cpu_fetch_isStuck => _zz_11_[22].ENA
io_cpu_fetch_isStuck => _zz_11_[23].ENA
io_cpu_fetch_isStuck => _zz_11_[24].ENA
io_cpu_fetch_isStuck => _zz_11_[25].ENA
io_cpu_fetch_isStuck => _zz_11_[26].ENA
io_cpu_fetch_isStuck => _zz_11_[27].ENA
io_cpu_fetch_isStuck => _zz_11_[28].ENA
io_cpu_fetch_isStuck => _zz_11_[29].ENA
io_cpu_fetch_isStuck => _zz_11_[30].ENA
io_cpu_fetch_isStuck => _zz_11_[31].ENA
io_cpu_fetch_isStuck => _zz_10_[1].ENA
io_cpu_fetch_isStuck => _zz_10_[2].ENA
io_cpu_fetch_isStuck => _zz_10_[3].ENA
io_cpu_fetch_isStuck => _zz_10_[4].ENA
io_cpu_fetch_isStuck => _zz_10_[5].ENA
io_cpu_fetch_isStuck => _zz_10_[6].ENA
io_cpu_fetch_isStuck => _zz_10_[7].ENA
io_cpu_fetch_isStuck => _zz_10_[8].ENA
io_cpu_fetch_isStuck => _zz_10_[9].ENA
io_cpu_fetch_isStuck => _zz_10_[10].ENA
io_cpu_fetch_isStuck => _zz_10_[11].ENA
io_cpu_fetch_isStuck => _zz_10_[12].ENA
io_cpu_fetch_isStuck => _zz_10_[13].ENA
io_cpu_fetch_isStuck => _zz_10_[14].ENA
io_cpu_fetch_isStuck => _zz_10_[15].ENA
io_cpu_fetch_isStuck => _zz_10_[16].ENA
io_cpu_fetch_isStuck => _zz_10_[17].ENA
io_cpu_fetch_isStuck => _zz_10_[18].ENA
io_cpu_fetch_isStuck => _zz_10_[19].ENA
io_cpu_fetch_isStuck => _zz_10_[20].ENA
io_cpu_fetch_isStuck => _zz_10_[21].ENA
io_cpu_fetch_isRemoved => io_cpu_fetch_mmuBus_end.IN1
io_cpu_fetch_pc[0] => io_cpu_fetch_mmuBus_cmd_virtualAddress[0].DATAIN
io_cpu_fetch_pc[1] => io_cpu_fetch_mmuBus_cmd_virtualAddress[1].DATAIN
io_cpu_fetch_pc[2] => io_cpu_fetch_mmuBus_cmd_virtualAddress[2].DATAIN
io_cpu_fetch_pc[3] => io_cpu_fetch_mmuBus_cmd_virtualAddress[3].DATAIN
io_cpu_fetch_pc[4] => io_cpu_fetch_mmuBus_cmd_virtualAddress[4].DATAIN
io_cpu_fetch_pc[5] => io_cpu_fetch_mmuBus_cmd_virtualAddress[5].DATAIN
io_cpu_fetch_pc[6] => io_cpu_fetch_mmuBus_cmd_virtualAddress[6].DATAIN
io_cpu_fetch_pc[7] => io_cpu_fetch_mmuBus_cmd_virtualAddress[7].DATAIN
io_cpu_fetch_pc[8] => io_cpu_fetch_mmuBus_cmd_virtualAddress[8].DATAIN
io_cpu_fetch_pc[9] => io_cpu_fetch_mmuBus_cmd_virtualAddress[9].DATAIN
io_cpu_fetch_pc[10] => io_cpu_fetch_mmuBus_cmd_virtualAddress[10].DATAIN
io_cpu_fetch_pc[11] => io_cpu_fetch_mmuBus_cmd_virtualAddress[11].DATAIN
io_cpu_fetch_pc[12] => io_cpu_fetch_mmuBus_cmd_virtualAddress[12].DATAIN
io_cpu_fetch_pc[13] => io_cpu_fetch_mmuBus_cmd_virtualAddress[13].DATAIN
io_cpu_fetch_pc[14] => io_cpu_fetch_mmuBus_cmd_virtualAddress[14].DATAIN
io_cpu_fetch_pc[15] => io_cpu_fetch_mmuBus_cmd_virtualAddress[15].DATAIN
io_cpu_fetch_pc[16] => io_cpu_fetch_mmuBus_cmd_virtualAddress[16].DATAIN
io_cpu_fetch_pc[17] => io_cpu_fetch_mmuBus_cmd_virtualAddress[17].DATAIN
io_cpu_fetch_pc[18] => io_cpu_fetch_mmuBus_cmd_virtualAddress[18].DATAIN
io_cpu_fetch_pc[19] => io_cpu_fetch_mmuBus_cmd_virtualAddress[19].DATAIN
io_cpu_fetch_pc[20] => io_cpu_fetch_mmuBus_cmd_virtualAddress[20].DATAIN
io_cpu_fetch_pc[21] => io_cpu_fetch_mmuBus_cmd_virtualAddress[21].DATAIN
io_cpu_fetch_pc[22] => io_cpu_fetch_mmuBus_cmd_virtualAddress[22].DATAIN
io_cpu_fetch_pc[23] => io_cpu_fetch_mmuBus_cmd_virtualAddress[23].DATAIN
io_cpu_fetch_pc[24] => io_cpu_fetch_mmuBus_cmd_virtualAddress[24].DATAIN
io_cpu_fetch_pc[25] => io_cpu_fetch_mmuBus_cmd_virtualAddress[25].DATAIN
io_cpu_fetch_pc[26] => io_cpu_fetch_mmuBus_cmd_virtualAddress[26].DATAIN
io_cpu_fetch_pc[27] => io_cpu_fetch_mmuBus_cmd_virtualAddress[27].DATAIN
io_cpu_fetch_pc[28] => io_cpu_fetch_mmuBus_cmd_virtualAddress[28].DATAIN
io_cpu_fetch_pc[29] => io_cpu_fetch_mmuBus_cmd_virtualAddress[29].DATAIN
io_cpu_fetch_pc[30] => io_cpu_fetch_mmuBus_cmd_virtualAddress[30].DATAIN
io_cpu_fetch_pc[31] => io_cpu_fetch_mmuBus_cmd_virtualAddress[31].DATAIN
io_cpu_fetch_data[0] <= io_cpu_fetch_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_data[1] <= io_cpu_fetch_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_data[2] <= io_cpu_fetch_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_data[3] <= io_cpu_fetch_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_data[4] <= io_cpu_fetch_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_data[5] <= io_cpu_fetch_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_data[6] <= io_cpu_fetch_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_data[7] <= io_cpu_fetch_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_data[8] <= io_cpu_fetch_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_data[9] <= io_cpu_fetch_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_data[10] <= io_cpu_fetch_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_data[11] <= io_cpu_fetch_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_data[12] <= io_cpu_fetch_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_data[13] <= io_cpu_fetch_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_data[14] <= io_cpu_fetch_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_data[15] <= io_cpu_fetch_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_data[16] <= io_cpu_fetch_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_data[17] <= io_cpu_fetch_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_data[18] <= io_cpu_fetch_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_data[19] <= io_cpu_fetch_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_data[20] <= io_cpu_fetch_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_data[21] <= io_cpu_fetch_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_data[22] <= io_cpu_fetch_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_data[23] <= io_cpu_fetch_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_data[24] <= io_cpu_fetch_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_data[25] <= io_cpu_fetch_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_data[26] <= io_cpu_fetch_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_data[27] <= io_cpu_fetch_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_data[28] <= io_cpu_fetch_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_data[29] <= io_cpu_fetch_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_data[30] <= io_cpu_fetch_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_data[31] <= io_cpu_fetch_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_dataBypassValid => io_cpu_fetch_data.OUTPUTSELECT
io_cpu_fetch_dataBypassValid => io_cpu_fetch_data.OUTPUTSELECT
io_cpu_fetch_dataBypassValid => io_cpu_fetch_data.OUTPUTSELECT
io_cpu_fetch_dataBypassValid => io_cpu_fetch_data.OUTPUTSELECT
io_cpu_fetch_dataBypassValid => io_cpu_fetch_data.OUTPUTSELECT
io_cpu_fetch_dataBypassValid => io_cpu_fetch_data.OUTPUTSELECT
io_cpu_fetch_dataBypassValid => io_cpu_fetch_data.OUTPUTSELECT
io_cpu_fetch_dataBypassValid => io_cpu_fetch_data.OUTPUTSELECT
io_cpu_fetch_dataBypassValid => io_cpu_fetch_data.OUTPUTSELECT
io_cpu_fetch_dataBypassValid => io_cpu_fetch_data.OUTPUTSELECT
io_cpu_fetch_dataBypassValid => io_cpu_fetch_data.OUTPUTSELECT
io_cpu_fetch_dataBypassValid => io_cpu_fetch_data.OUTPUTSELECT
io_cpu_fetch_dataBypassValid => io_cpu_fetch_data.OUTPUTSELECT
io_cpu_fetch_dataBypassValid => io_cpu_fetch_data.OUTPUTSELECT
io_cpu_fetch_dataBypassValid => io_cpu_fetch_data.OUTPUTSELECT
io_cpu_fetch_dataBypassValid => io_cpu_fetch_data.OUTPUTSELECT
io_cpu_fetch_dataBypassValid => io_cpu_fetch_data.OUTPUTSELECT
io_cpu_fetch_dataBypassValid => io_cpu_fetch_data.OUTPUTSELECT
io_cpu_fetch_dataBypassValid => io_cpu_fetch_data.OUTPUTSELECT
io_cpu_fetch_dataBypassValid => io_cpu_fetch_data.OUTPUTSELECT
io_cpu_fetch_dataBypassValid => io_cpu_fetch_data.OUTPUTSELECT
io_cpu_fetch_dataBypassValid => io_cpu_fetch_data.OUTPUTSELECT
io_cpu_fetch_dataBypassValid => io_cpu_fetch_data.OUTPUTSELECT
io_cpu_fetch_dataBypassValid => io_cpu_fetch_data.OUTPUTSELECT
io_cpu_fetch_dataBypassValid => io_cpu_fetch_data.OUTPUTSELECT
io_cpu_fetch_dataBypassValid => io_cpu_fetch_data.OUTPUTSELECT
io_cpu_fetch_dataBypassValid => io_cpu_fetch_data.OUTPUTSELECT
io_cpu_fetch_dataBypassValid => io_cpu_fetch_data.OUTPUTSELECT
io_cpu_fetch_dataBypassValid => io_cpu_fetch_data.OUTPUTSELECT
io_cpu_fetch_dataBypassValid => io_cpu_fetch_data.OUTPUTSELECT
io_cpu_fetch_dataBypassValid => io_cpu_fetch_data.OUTPUTSELECT
io_cpu_fetch_dataBypassValid => io_cpu_fetch_data.OUTPUTSELECT
io_cpu_fetch_dataBypass[0] => io_cpu_fetch_data.DATAB
io_cpu_fetch_dataBypass[1] => io_cpu_fetch_data.DATAB
io_cpu_fetch_dataBypass[2] => io_cpu_fetch_data.DATAB
io_cpu_fetch_dataBypass[3] => io_cpu_fetch_data.DATAB
io_cpu_fetch_dataBypass[4] => io_cpu_fetch_data.DATAB
io_cpu_fetch_dataBypass[5] => io_cpu_fetch_data.DATAB
io_cpu_fetch_dataBypass[6] => io_cpu_fetch_data.DATAB
io_cpu_fetch_dataBypass[7] => io_cpu_fetch_data.DATAB
io_cpu_fetch_dataBypass[8] => io_cpu_fetch_data.DATAB
io_cpu_fetch_dataBypass[9] => io_cpu_fetch_data.DATAB
io_cpu_fetch_dataBypass[10] => io_cpu_fetch_data.DATAB
io_cpu_fetch_dataBypass[11] => io_cpu_fetch_data.DATAB
io_cpu_fetch_dataBypass[12] => io_cpu_fetch_data.DATAB
io_cpu_fetch_dataBypass[13] => io_cpu_fetch_data.DATAB
io_cpu_fetch_dataBypass[14] => io_cpu_fetch_data.DATAB
io_cpu_fetch_dataBypass[15] => io_cpu_fetch_data.DATAB
io_cpu_fetch_dataBypass[16] => io_cpu_fetch_data.DATAB
io_cpu_fetch_dataBypass[17] => io_cpu_fetch_data.DATAB
io_cpu_fetch_dataBypass[18] => io_cpu_fetch_data.DATAB
io_cpu_fetch_dataBypass[19] => io_cpu_fetch_data.DATAB
io_cpu_fetch_dataBypass[20] => io_cpu_fetch_data.DATAB
io_cpu_fetch_dataBypass[21] => io_cpu_fetch_data.DATAB
io_cpu_fetch_dataBypass[22] => io_cpu_fetch_data.DATAB
io_cpu_fetch_dataBypass[23] => io_cpu_fetch_data.DATAB
io_cpu_fetch_dataBypass[24] => io_cpu_fetch_data.DATAB
io_cpu_fetch_dataBypass[25] => io_cpu_fetch_data.DATAB
io_cpu_fetch_dataBypass[26] => io_cpu_fetch_data.DATAB
io_cpu_fetch_dataBypass[27] => io_cpu_fetch_data.DATAB
io_cpu_fetch_dataBypass[28] => io_cpu_fetch_data.DATAB
io_cpu_fetch_dataBypass[29] => io_cpu_fetch_data.DATAB
io_cpu_fetch_dataBypass[30] => io_cpu_fetch_data.DATAB
io_cpu_fetch_dataBypass[31] => io_cpu_fetch_data.DATAB
io_cpu_fetch_mmuBus_cmd_isValid <= io_cpu_fetch_isValid.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_mmuBus_cmd_virtualAddress[0] <= io_cpu_fetch_pc[0].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_mmuBus_cmd_virtualAddress[1] <= io_cpu_fetch_pc[1].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_mmuBus_cmd_virtualAddress[2] <= io_cpu_fetch_pc[2].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_mmuBus_cmd_virtualAddress[3] <= io_cpu_fetch_pc[3].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_mmuBus_cmd_virtualAddress[4] <= io_cpu_fetch_pc[4].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_mmuBus_cmd_virtualAddress[5] <= io_cpu_fetch_pc[5].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_mmuBus_cmd_virtualAddress[6] <= io_cpu_fetch_pc[6].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_mmuBus_cmd_virtualAddress[7] <= io_cpu_fetch_pc[7].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_mmuBus_cmd_virtualAddress[8] <= io_cpu_fetch_pc[8].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_mmuBus_cmd_virtualAddress[9] <= io_cpu_fetch_pc[9].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_mmuBus_cmd_virtualAddress[10] <= io_cpu_fetch_pc[10].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_mmuBus_cmd_virtualAddress[11] <= io_cpu_fetch_pc[11].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_mmuBus_cmd_virtualAddress[12] <= io_cpu_fetch_pc[12].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_mmuBus_cmd_virtualAddress[13] <= io_cpu_fetch_pc[13].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_mmuBus_cmd_virtualAddress[14] <= io_cpu_fetch_pc[14].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_mmuBus_cmd_virtualAddress[15] <= io_cpu_fetch_pc[15].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_mmuBus_cmd_virtualAddress[16] <= io_cpu_fetch_pc[16].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_mmuBus_cmd_virtualAddress[17] <= io_cpu_fetch_pc[17].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_mmuBus_cmd_virtualAddress[18] <= io_cpu_fetch_pc[18].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_mmuBus_cmd_virtualAddress[19] <= io_cpu_fetch_pc[19].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_mmuBus_cmd_virtualAddress[20] <= io_cpu_fetch_pc[20].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_mmuBus_cmd_virtualAddress[21] <= io_cpu_fetch_pc[21].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_mmuBus_cmd_virtualAddress[22] <= io_cpu_fetch_pc[22].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_mmuBus_cmd_virtualAddress[23] <= io_cpu_fetch_pc[23].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_mmuBus_cmd_virtualAddress[24] <= io_cpu_fetch_pc[24].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_mmuBus_cmd_virtualAddress[25] <= io_cpu_fetch_pc[25].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_mmuBus_cmd_virtualAddress[26] <= io_cpu_fetch_pc[26].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_mmuBus_cmd_virtualAddress[27] <= io_cpu_fetch_pc[27].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_mmuBus_cmd_virtualAddress[28] <= io_cpu_fetch_pc[28].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_mmuBus_cmd_virtualAddress[29] <= io_cpu_fetch_pc[29].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_mmuBus_cmd_virtualAddress[30] <= io_cpu_fetch_pc[30].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_mmuBus_cmd_virtualAddress[31] <= io_cpu_fetch_pc[31].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_mmuBus_cmd_bypassTranslation <= <GND>
io_cpu_fetch_mmuBus_rsp_physicalAddress[0] => io_cpu_fetch_physicalAddress[0].DATAIN
io_cpu_fetch_mmuBus_rsp_physicalAddress[0] => decodeStage_mmuRsp_physicalAddress[0].DATAIN
io_cpu_fetch_mmuBus_rsp_physicalAddress[1] => io_cpu_fetch_physicalAddress[1].DATAIN
io_cpu_fetch_mmuBus_rsp_physicalAddress[1] => decodeStage_mmuRsp_physicalAddress[1].DATAIN
io_cpu_fetch_mmuBus_rsp_physicalAddress[2] => io_cpu_fetch_physicalAddress[2].DATAIN
io_cpu_fetch_mmuBus_rsp_physicalAddress[2] => decodeStage_mmuRsp_physicalAddress[2].DATAIN
io_cpu_fetch_mmuBus_rsp_physicalAddress[3] => io_cpu_fetch_physicalAddress[3].DATAIN
io_cpu_fetch_mmuBus_rsp_physicalAddress[3] => decodeStage_mmuRsp_physicalAddress[3].DATAIN
io_cpu_fetch_mmuBus_rsp_physicalAddress[4] => io_cpu_fetch_physicalAddress[4].DATAIN
io_cpu_fetch_mmuBus_rsp_physicalAddress[4] => decodeStage_mmuRsp_physicalAddress[4].DATAIN
io_cpu_fetch_mmuBus_rsp_physicalAddress[5] => io_cpu_fetch_physicalAddress[5].DATAIN
io_cpu_fetch_mmuBus_rsp_physicalAddress[5] => decodeStage_mmuRsp_physicalAddress[5].DATAIN
io_cpu_fetch_mmuBus_rsp_physicalAddress[6] => io_cpu_fetch_physicalAddress[6].DATAIN
io_cpu_fetch_mmuBus_rsp_physicalAddress[6] => decodeStage_mmuRsp_physicalAddress[6].DATAIN
io_cpu_fetch_mmuBus_rsp_physicalAddress[7] => io_cpu_fetch_physicalAddress[7].DATAIN
io_cpu_fetch_mmuBus_rsp_physicalAddress[7] => decodeStage_mmuRsp_physicalAddress[7].DATAIN
io_cpu_fetch_mmuBus_rsp_physicalAddress[8] => io_cpu_fetch_physicalAddress[8].DATAIN
io_cpu_fetch_mmuBus_rsp_physicalAddress[8] => decodeStage_mmuRsp_physicalAddress[8].DATAIN
io_cpu_fetch_mmuBus_rsp_physicalAddress[9] => io_cpu_fetch_physicalAddress[9].DATAIN
io_cpu_fetch_mmuBus_rsp_physicalAddress[9] => decodeStage_mmuRsp_physicalAddress[9].DATAIN
io_cpu_fetch_mmuBus_rsp_physicalAddress[10] => io_cpu_fetch_physicalAddress[10].DATAIN
io_cpu_fetch_mmuBus_rsp_physicalAddress[10] => decodeStage_mmuRsp_physicalAddress[10].DATAIN
io_cpu_fetch_mmuBus_rsp_physicalAddress[11] => io_cpu_fetch_physicalAddress[11].DATAIN
io_cpu_fetch_mmuBus_rsp_physicalAddress[11] => decodeStage_mmuRsp_physicalAddress[11].DATAIN
io_cpu_fetch_mmuBus_rsp_physicalAddress[12] => Equal1.IN19
io_cpu_fetch_mmuBus_rsp_physicalAddress[12] => io_cpu_fetch_physicalAddress[12].DATAIN
io_cpu_fetch_mmuBus_rsp_physicalAddress[12] => decodeStage_mmuRsp_physicalAddress[12].DATAIN
io_cpu_fetch_mmuBus_rsp_physicalAddress[13] => Equal1.IN18
io_cpu_fetch_mmuBus_rsp_physicalAddress[13] => io_cpu_fetch_physicalAddress[13].DATAIN
io_cpu_fetch_mmuBus_rsp_physicalAddress[13] => decodeStage_mmuRsp_physicalAddress[13].DATAIN
io_cpu_fetch_mmuBus_rsp_physicalAddress[14] => Equal1.IN17
io_cpu_fetch_mmuBus_rsp_physicalAddress[14] => io_cpu_fetch_physicalAddress[14].DATAIN
io_cpu_fetch_mmuBus_rsp_physicalAddress[14] => decodeStage_mmuRsp_physicalAddress[14].DATAIN
io_cpu_fetch_mmuBus_rsp_physicalAddress[15] => Equal1.IN16
io_cpu_fetch_mmuBus_rsp_physicalAddress[15] => io_cpu_fetch_physicalAddress[15].DATAIN
io_cpu_fetch_mmuBus_rsp_physicalAddress[15] => decodeStage_mmuRsp_physicalAddress[15].DATAIN
io_cpu_fetch_mmuBus_rsp_physicalAddress[16] => Equal1.IN15
io_cpu_fetch_mmuBus_rsp_physicalAddress[16] => io_cpu_fetch_physicalAddress[16].DATAIN
io_cpu_fetch_mmuBus_rsp_physicalAddress[16] => decodeStage_mmuRsp_physicalAddress[16].DATAIN
io_cpu_fetch_mmuBus_rsp_physicalAddress[17] => Equal1.IN14
io_cpu_fetch_mmuBus_rsp_physicalAddress[17] => io_cpu_fetch_physicalAddress[17].DATAIN
io_cpu_fetch_mmuBus_rsp_physicalAddress[17] => decodeStage_mmuRsp_physicalAddress[17].DATAIN
io_cpu_fetch_mmuBus_rsp_physicalAddress[18] => Equal1.IN13
io_cpu_fetch_mmuBus_rsp_physicalAddress[18] => io_cpu_fetch_physicalAddress[18].DATAIN
io_cpu_fetch_mmuBus_rsp_physicalAddress[18] => decodeStage_mmuRsp_physicalAddress[18].DATAIN
io_cpu_fetch_mmuBus_rsp_physicalAddress[19] => Equal1.IN12
io_cpu_fetch_mmuBus_rsp_physicalAddress[19] => io_cpu_fetch_physicalAddress[19].DATAIN
io_cpu_fetch_mmuBus_rsp_physicalAddress[19] => decodeStage_mmuRsp_physicalAddress[19].DATAIN
io_cpu_fetch_mmuBus_rsp_physicalAddress[20] => Equal1.IN11
io_cpu_fetch_mmuBus_rsp_physicalAddress[20] => io_cpu_fetch_physicalAddress[20].DATAIN
io_cpu_fetch_mmuBus_rsp_physicalAddress[20] => decodeStage_mmuRsp_physicalAddress[20].DATAIN
io_cpu_fetch_mmuBus_rsp_physicalAddress[21] => Equal1.IN10
io_cpu_fetch_mmuBus_rsp_physicalAddress[21] => io_cpu_fetch_physicalAddress[21].DATAIN
io_cpu_fetch_mmuBus_rsp_physicalAddress[21] => decodeStage_mmuRsp_physicalAddress[21].DATAIN
io_cpu_fetch_mmuBus_rsp_physicalAddress[22] => Equal1.IN9
io_cpu_fetch_mmuBus_rsp_physicalAddress[22] => io_cpu_fetch_physicalAddress[22].DATAIN
io_cpu_fetch_mmuBus_rsp_physicalAddress[22] => decodeStage_mmuRsp_physicalAddress[22].DATAIN
io_cpu_fetch_mmuBus_rsp_physicalAddress[23] => Equal1.IN8
io_cpu_fetch_mmuBus_rsp_physicalAddress[23] => io_cpu_fetch_physicalAddress[23].DATAIN
io_cpu_fetch_mmuBus_rsp_physicalAddress[23] => decodeStage_mmuRsp_physicalAddress[23].DATAIN
io_cpu_fetch_mmuBus_rsp_physicalAddress[24] => Equal1.IN7
io_cpu_fetch_mmuBus_rsp_physicalAddress[24] => io_cpu_fetch_physicalAddress[24].DATAIN
io_cpu_fetch_mmuBus_rsp_physicalAddress[24] => decodeStage_mmuRsp_physicalAddress[24].DATAIN
io_cpu_fetch_mmuBus_rsp_physicalAddress[25] => Equal1.IN6
io_cpu_fetch_mmuBus_rsp_physicalAddress[25] => io_cpu_fetch_physicalAddress[25].DATAIN
io_cpu_fetch_mmuBus_rsp_physicalAddress[25] => decodeStage_mmuRsp_physicalAddress[25].DATAIN
io_cpu_fetch_mmuBus_rsp_physicalAddress[26] => Equal1.IN5
io_cpu_fetch_mmuBus_rsp_physicalAddress[26] => io_cpu_fetch_physicalAddress[26].DATAIN
io_cpu_fetch_mmuBus_rsp_physicalAddress[26] => decodeStage_mmuRsp_physicalAddress[26].DATAIN
io_cpu_fetch_mmuBus_rsp_physicalAddress[27] => Equal1.IN4
io_cpu_fetch_mmuBus_rsp_physicalAddress[27] => io_cpu_fetch_physicalAddress[27].DATAIN
io_cpu_fetch_mmuBus_rsp_physicalAddress[27] => decodeStage_mmuRsp_physicalAddress[27].DATAIN
io_cpu_fetch_mmuBus_rsp_physicalAddress[28] => Equal1.IN3
io_cpu_fetch_mmuBus_rsp_physicalAddress[28] => io_cpu_fetch_physicalAddress[28].DATAIN
io_cpu_fetch_mmuBus_rsp_physicalAddress[28] => decodeStage_mmuRsp_physicalAddress[28].DATAIN
io_cpu_fetch_mmuBus_rsp_physicalAddress[29] => Equal1.IN2
io_cpu_fetch_mmuBus_rsp_physicalAddress[29] => io_cpu_fetch_physicalAddress[29].DATAIN
io_cpu_fetch_mmuBus_rsp_physicalAddress[29] => decodeStage_mmuRsp_physicalAddress[29].DATAIN
io_cpu_fetch_mmuBus_rsp_physicalAddress[30] => Equal1.IN1
io_cpu_fetch_mmuBus_rsp_physicalAddress[30] => io_cpu_fetch_physicalAddress[30].DATAIN
io_cpu_fetch_mmuBus_rsp_physicalAddress[30] => decodeStage_mmuRsp_physicalAddress[30].DATAIN
io_cpu_fetch_mmuBus_rsp_physicalAddress[31] => Equal1.IN0
io_cpu_fetch_mmuBus_rsp_physicalAddress[31] => io_cpu_fetch_physicalAddress[31].DATAIN
io_cpu_fetch_mmuBus_rsp_physicalAddress[31] => decodeStage_mmuRsp_physicalAddress[31].DATAIN
io_cpu_fetch_mmuBus_rsp_isIoAccess => ~NO_FANOUT~
io_cpu_fetch_mmuBus_rsp_allowRead => ~NO_FANOUT~
io_cpu_fetch_mmuBus_rsp_allowWrite => ~NO_FANOUT~
io_cpu_fetch_mmuBus_rsp_allowExecute => decodeStage_mmuRsp_allowExecute.DATAIN
io_cpu_fetch_mmuBus_rsp_exception => decodeStage_mmuRsp_exception.DATAIN
io_cpu_fetch_mmuBus_rsp_refilling => decodeStage_mmuRsp_refilling.DATAIN
io_cpu_fetch_mmuBus_end <= io_cpu_fetch_mmuBus_end.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_mmuBus_busy => io_cpu_fetch_haltIt.DATAIN
io_cpu_fetch_physicalAddress[0] <= io_cpu_fetch_mmuBus_rsp_physicalAddress[0].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_physicalAddress[1] <= io_cpu_fetch_mmuBus_rsp_physicalAddress[1].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_physicalAddress[2] <= io_cpu_fetch_mmuBus_rsp_physicalAddress[2].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_physicalAddress[3] <= io_cpu_fetch_mmuBus_rsp_physicalAddress[3].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_physicalAddress[4] <= io_cpu_fetch_mmuBus_rsp_physicalAddress[4].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_physicalAddress[5] <= io_cpu_fetch_mmuBus_rsp_physicalAddress[5].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_physicalAddress[6] <= io_cpu_fetch_mmuBus_rsp_physicalAddress[6].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_physicalAddress[7] <= io_cpu_fetch_mmuBus_rsp_physicalAddress[7].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_physicalAddress[8] <= io_cpu_fetch_mmuBus_rsp_physicalAddress[8].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_physicalAddress[9] <= io_cpu_fetch_mmuBus_rsp_physicalAddress[9].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_physicalAddress[10] <= io_cpu_fetch_mmuBus_rsp_physicalAddress[10].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_physicalAddress[11] <= io_cpu_fetch_mmuBus_rsp_physicalAddress[11].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_physicalAddress[12] <= io_cpu_fetch_mmuBus_rsp_physicalAddress[12].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_physicalAddress[13] <= io_cpu_fetch_mmuBus_rsp_physicalAddress[13].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_physicalAddress[14] <= io_cpu_fetch_mmuBus_rsp_physicalAddress[14].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_physicalAddress[15] <= io_cpu_fetch_mmuBus_rsp_physicalAddress[15].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_physicalAddress[16] <= io_cpu_fetch_mmuBus_rsp_physicalAddress[16].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_physicalAddress[17] <= io_cpu_fetch_mmuBus_rsp_physicalAddress[17].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_physicalAddress[18] <= io_cpu_fetch_mmuBus_rsp_physicalAddress[18].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_physicalAddress[19] <= io_cpu_fetch_mmuBus_rsp_physicalAddress[19].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_physicalAddress[20] <= io_cpu_fetch_mmuBus_rsp_physicalAddress[20].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_physicalAddress[21] <= io_cpu_fetch_mmuBus_rsp_physicalAddress[21].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_physicalAddress[22] <= io_cpu_fetch_mmuBus_rsp_physicalAddress[22].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_physicalAddress[23] <= io_cpu_fetch_mmuBus_rsp_physicalAddress[23].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_physicalAddress[24] <= io_cpu_fetch_mmuBus_rsp_physicalAddress[24].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_physicalAddress[25] <= io_cpu_fetch_mmuBus_rsp_physicalAddress[25].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_physicalAddress[26] <= io_cpu_fetch_mmuBus_rsp_physicalAddress[26].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_physicalAddress[27] <= io_cpu_fetch_mmuBus_rsp_physicalAddress[27].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_physicalAddress[28] <= io_cpu_fetch_mmuBus_rsp_physicalAddress[28].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_physicalAddress[29] <= io_cpu_fetch_mmuBus_rsp_physicalAddress[29].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_physicalAddress[30] <= io_cpu_fetch_mmuBus_rsp_physicalAddress[30].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_physicalAddress[31] <= io_cpu_fetch_mmuBus_rsp_physicalAddress[31].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_haltIt <= io_cpu_fetch_mmuBus_busy.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_isValid => ~NO_FANOUT~
io_cpu_decode_isStuck => decodeStage_mmuRsp_physicalAddress[8].ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_physicalAddress[7].ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_physicalAddress[6].ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_physicalAddress[5].ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_physicalAddress[4].ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_physicalAddress[3].ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_physicalAddress[2].ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_physicalAddress[1].ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_physicalAddress[0].ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_allowExecute.ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_exception.ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_refilling.ENA
io_cpu_decode_isStuck => decodeStage_hit_valid.ENA
io_cpu_decode_isStuck => decodeStage_hit_error.ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_physicalAddress[9].ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_physicalAddress[10].ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_physicalAddress[11].ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_physicalAddress[12].ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_physicalAddress[13].ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_physicalAddress[14].ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_physicalAddress[15].ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_physicalAddress[16].ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_physicalAddress[17].ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_physicalAddress[18].ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_physicalAddress[19].ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_physicalAddress[20].ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_physicalAddress[21].ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_physicalAddress[22].ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_physicalAddress[23].ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_physicalAddress[24].ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_physicalAddress[25].ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_physicalAddress[26].ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_physicalAddress[27].ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_physicalAddress[28].ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_physicalAddress[29].ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_physicalAddress[30].ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_physicalAddress[31].ENA
io_cpu_decode_isStuck => io_cpu_fetch_data_regNextWhen[0].ENA
io_cpu_decode_isStuck => io_cpu_fetch_data_regNextWhen[1].ENA
io_cpu_decode_isStuck => io_cpu_fetch_data_regNextWhen[2].ENA
io_cpu_decode_isStuck => io_cpu_fetch_data_regNextWhen[3].ENA
io_cpu_decode_isStuck => io_cpu_fetch_data_regNextWhen[4].ENA
io_cpu_decode_isStuck => io_cpu_fetch_data_regNextWhen[5].ENA
io_cpu_decode_isStuck => io_cpu_fetch_data_regNextWhen[6].ENA
io_cpu_decode_isStuck => io_cpu_fetch_data_regNextWhen[7].ENA
io_cpu_decode_isStuck => io_cpu_fetch_data_regNextWhen[8].ENA
io_cpu_decode_isStuck => io_cpu_fetch_data_regNextWhen[9].ENA
io_cpu_decode_isStuck => io_cpu_fetch_data_regNextWhen[10].ENA
io_cpu_decode_isStuck => io_cpu_fetch_data_regNextWhen[11].ENA
io_cpu_decode_isStuck => io_cpu_fetch_data_regNextWhen[12].ENA
io_cpu_decode_isStuck => io_cpu_fetch_data_regNextWhen[13].ENA
io_cpu_decode_isStuck => io_cpu_fetch_data_regNextWhen[14].ENA
io_cpu_decode_isStuck => io_cpu_fetch_data_regNextWhen[15].ENA
io_cpu_decode_isStuck => io_cpu_fetch_data_regNextWhen[16].ENA
io_cpu_decode_isStuck => io_cpu_fetch_data_regNextWhen[17].ENA
io_cpu_decode_isStuck => io_cpu_fetch_data_regNextWhen[18].ENA
io_cpu_decode_isStuck => io_cpu_fetch_data_regNextWhen[19].ENA
io_cpu_decode_isStuck => io_cpu_fetch_data_regNextWhen[20].ENA
io_cpu_decode_isStuck => io_cpu_fetch_data_regNextWhen[21].ENA
io_cpu_decode_isStuck => io_cpu_fetch_data_regNextWhen[22].ENA
io_cpu_decode_isStuck => io_cpu_fetch_data_regNextWhen[23].ENA
io_cpu_decode_isStuck => io_cpu_fetch_data_regNextWhen[24].ENA
io_cpu_decode_isStuck => io_cpu_fetch_data_regNextWhen[25].ENA
io_cpu_decode_isStuck => io_cpu_fetch_data_regNextWhen[26].ENA
io_cpu_decode_isStuck => io_cpu_fetch_data_regNextWhen[27].ENA
io_cpu_decode_isStuck => io_cpu_fetch_data_regNextWhen[28].ENA
io_cpu_decode_isStuck => io_cpu_fetch_data_regNextWhen[29].ENA
io_cpu_decode_isStuck => io_cpu_fetch_data_regNextWhen[30].ENA
io_cpu_decode_isStuck => io_cpu_fetch_data_regNextWhen[31].ENA
io_cpu_decode_pc[0] => ~NO_FANOUT~
io_cpu_decode_pc[1] => ~NO_FANOUT~
io_cpu_decode_pc[2] => ~NO_FANOUT~
io_cpu_decode_pc[3] => ~NO_FANOUT~
io_cpu_decode_pc[4] => ~NO_FANOUT~
io_cpu_decode_pc[5] => ~NO_FANOUT~
io_cpu_decode_pc[6] => ~NO_FANOUT~
io_cpu_decode_pc[7] => ~NO_FANOUT~
io_cpu_decode_pc[8] => ~NO_FANOUT~
io_cpu_decode_pc[9] => ~NO_FANOUT~
io_cpu_decode_pc[10] => ~NO_FANOUT~
io_cpu_decode_pc[11] => ~NO_FANOUT~
io_cpu_decode_pc[12] => ~NO_FANOUT~
io_cpu_decode_pc[13] => ~NO_FANOUT~
io_cpu_decode_pc[14] => ~NO_FANOUT~
io_cpu_decode_pc[15] => ~NO_FANOUT~
io_cpu_decode_pc[16] => ~NO_FANOUT~
io_cpu_decode_pc[17] => ~NO_FANOUT~
io_cpu_decode_pc[18] => ~NO_FANOUT~
io_cpu_decode_pc[19] => ~NO_FANOUT~
io_cpu_decode_pc[20] => ~NO_FANOUT~
io_cpu_decode_pc[21] => ~NO_FANOUT~
io_cpu_decode_pc[22] => ~NO_FANOUT~
io_cpu_decode_pc[23] => ~NO_FANOUT~
io_cpu_decode_pc[24] => ~NO_FANOUT~
io_cpu_decode_pc[25] => ~NO_FANOUT~
io_cpu_decode_pc[26] => ~NO_FANOUT~
io_cpu_decode_pc[27] => ~NO_FANOUT~
io_cpu_decode_pc[28] => ~NO_FANOUT~
io_cpu_decode_pc[29] => ~NO_FANOUT~
io_cpu_decode_pc[30] => ~NO_FANOUT~
io_cpu_decode_pc[31] => ~NO_FANOUT~
io_cpu_decode_physicalAddress[0] <= decodeStage_mmuRsp_physicalAddress[0].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_physicalAddress[1] <= decodeStage_mmuRsp_physicalAddress[1].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_physicalAddress[2] <= decodeStage_mmuRsp_physicalAddress[2].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_physicalAddress[3] <= decodeStage_mmuRsp_physicalAddress[3].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_physicalAddress[4] <= decodeStage_mmuRsp_physicalAddress[4].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_physicalAddress[5] <= decodeStage_mmuRsp_physicalAddress[5].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_physicalAddress[6] <= decodeStage_mmuRsp_physicalAddress[6].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_physicalAddress[7] <= decodeStage_mmuRsp_physicalAddress[7].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_physicalAddress[8] <= decodeStage_mmuRsp_physicalAddress[8].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_physicalAddress[9] <= decodeStage_mmuRsp_physicalAddress[9].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_physicalAddress[10] <= decodeStage_mmuRsp_physicalAddress[10].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_physicalAddress[11] <= decodeStage_mmuRsp_physicalAddress[11].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_physicalAddress[12] <= decodeStage_mmuRsp_physicalAddress[12].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_physicalAddress[13] <= decodeStage_mmuRsp_physicalAddress[13].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_physicalAddress[14] <= decodeStage_mmuRsp_physicalAddress[14].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_physicalAddress[15] <= decodeStage_mmuRsp_physicalAddress[15].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_physicalAddress[16] <= decodeStage_mmuRsp_physicalAddress[16].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_physicalAddress[17] <= decodeStage_mmuRsp_physicalAddress[17].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_physicalAddress[18] <= decodeStage_mmuRsp_physicalAddress[18].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_physicalAddress[19] <= decodeStage_mmuRsp_physicalAddress[19].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_physicalAddress[20] <= decodeStage_mmuRsp_physicalAddress[20].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_physicalAddress[21] <= decodeStage_mmuRsp_physicalAddress[21].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_physicalAddress[22] <= decodeStage_mmuRsp_physicalAddress[22].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_physicalAddress[23] <= decodeStage_mmuRsp_physicalAddress[23].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_physicalAddress[24] <= decodeStage_mmuRsp_physicalAddress[24].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_physicalAddress[25] <= decodeStage_mmuRsp_physicalAddress[25].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_physicalAddress[26] <= decodeStage_mmuRsp_physicalAddress[26].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_physicalAddress[27] <= decodeStage_mmuRsp_physicalAddress[27].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_physicalAddress[28] <= decodeStage_mmuRsp_physicalAddress[28].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_physicalAddress[29] <= decodeStage_mmuRsp_physicalAddress[29].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_physicalAddress[30] <= decodeStage_mmuRsp_physicalAddress[30].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_physicalAddress[31] <= decodeStage_mmuRsp_physicalAddress[31].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_data[0] <= io_cpu_fetch_data_regNextWhen[0].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_data[1] <= io_cpu_fetch_data_regNextWhen[1].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_data[2] <= io_cpu_fetch_data_regNextWhen[2].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_data[3] <= io_cpu_fetch_data_regNextWhen[3].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_data[4] <= io_cpu_fetch_data_regNextWhen[4].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_data[5] <= io_cpu_fetch_data_regNextWhen[5].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_data[6] <= io_cpu_fetch_data_regNextWhen[6].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_data[7] <= io_cpu_fetch_data_regNextWhen[7].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_data[8] <= io_cpu_fetch_data_regNextWhen[8].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_data[9] <= io_cpu_fetch_data_regNextWhen[9].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_data[10] <= io_cpu_fetch_data_regNextWhen[10].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_data[11] <= io_cpu_fetch_data_regNextWhen[11].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_data[12] <= io_cpu_fetch_data_regNextWhen[12].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_data[13] <= io_cpu_fetch_data_regNextWhen[13].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_data[14] <= io_cpu_fetch_data_regNextWhen[14].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_data[15] <= io_cpu_fetch_data_regNextWhen[15].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_data[16] <= io_cpu_fetch_data_regNextWhen[16].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_data[17] <= io_cpu_fetch_data_regNextWhen[17].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_data[18] <= io_cpu_fetch_data_regNextWhen[18].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_data[19] <= io_cpu_fetch_data_regNextWhen[19].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_data[20] <= io_cpu_fetch_data_regNextWhen[20].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_data[21] <= io_cpu_fetch_data_regNextWhen[21].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_data[22] <= io_cpu_fetch_data_regNextWhen[22].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_data[23] <= io_cpu_fetch_data_regNextWhen[23].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_data[24] <= io_cpu_fetch_data_regNextWhen[24].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_data[25] <= io_cpu_fetch_data_regNextWhen[25].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_data[26] <= io_cpu_fetch_data_regNextWhen[26].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_data[27] <= io_cpu_fetch_data_regNextWhen[27].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_data[28] <= io_cpu_fetch_data_regNextWhen[28].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_data[29] <= io_cpu_fetch_data_regNextWhen[29].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_data[30] <= io_cpu_fetch_data_regNextWhen[30].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_data[31] <= io_cpu_fetch_data_regNextWhen[31].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_cacheMiss <= decodeStage_hit_valid.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_error <= decodeStage_hit_error.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_mmuRefilling <= decodeStage_mmuRsp_refilling.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_mmuException <= io_cpu_decode_mmuException.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_isUser => ~NO_FANOUT~
io_cpu_fill_valid => lineLoader_valid.OUTPUTSELECT
io_cpu_fill_valid => lineLoader_address[5].ENA
io_cpu_fill_valid => lineLoader_address[6].ENA
io_cpu_fill_valid => lineLoader_address[7].ENA
io_cpu_fill_valid => lineLoader_address[8].ENA
io_cpu_fill_valid => lineLoader_address[9].ENA
io_cpu_fill_valid => lineLoader_address[10].ENA
io_cpu_fill_valid => lineLoader_address[11].ENA
io_cpu_fill_valid => lineLoader_address[12].ENA
io_cpu_fill_valid => lineLoader_address[13].ENA
io_cpu_fill_valid => lineLoader_address[14].ENA
io_cpu_fill_valid => lineLoader_address[15].ENA
io_cpu_fill_valid => lineLoader_address[16].ENA
io_cpu_fill_valid => lineLoader_address[17].ENA
io_cpu_fill_valid => lineLoader_address[18].ENA
io_cpu_fill_valid => lineLoader_address[19].ENA
io_cpu_fill_valid => lineLoader_address[20].ENA
io_cpu_fill_valid => lineLoader_address[21].ENA
io_cpu_fill_valid => lineLoader_address[22].ENA
io_cpu_fill_valid => lineLoader_address[23].ENA
io_cpu_fill_valid => lineLoader_address[24].ENA
io_cpu_fill_valid => lineLoader_address[25].ENA
io_cpu_fill_valid => lineLoader_address[26].ENA
io_cpu_fill_valid => lineLoader_address[27].ENA
io_cpu_fill_valid => lineLoader_address[28].ENA
io_cpu_fill_valid => lineLoader_address[29].ENA
io_cpu_fill_valid => lineLoader_address[30].ENA
io_cpu_fill_valid => lineLoader_address[31].ENA
io_cpu_fill_payload[0] => ~NO_FANOUT~
io_cpu_fill_payload[1] => ~NO_FANOUT~
io_cpu_fill_payload[2] => ~NO_FANOUT~
io_cpu_fill_payload[3] => ~NO_FANOUT~
io_cpu_fill_payload[4] => ~NO_FANOUT~
io_cpu_fill_payload[5] => lineLoader_address[5].DATAIN
io_cpu_fill_payload[6] => lineLoader_address[6].DATAIN
io_cpu_fill_payload[7] => lineLoader_address[7].DATAIN
io_cpu_fill_payload[8] => lineLoader_address[8].DATAIN
io_cpu_fill_payload[9] => lineLoader_address[9].DATAIN
io_cpu_fill_payload[10] => lineLoader_address[10].DATAIN
io_cpu_fill_payload[11] => lineLoader_address[11].DATAIN
io_cpu_fill_payload[12] => lineLoader_address[12].DATAIN
io_cpu_fill_payload[13] => lineLoader_address[13].DATAIN
io_cpu_fill_payload[14] => lineLoader_address[14].DATAIN
io_cpu_fill_payload[15] => lineLoader_address[15].DATAIN
io_cpu_fill_payload[16] => lineLoader_address[16].DATAIN
io_cpu_fill_payload[17] => lineLoader_address[17].DATAIN
io_cpu_fill_payload[18] => lineLoader_address[18].DATAIN
io_cpu_fill_payload[19] => lineLoader_address[19].DATAIN
io_cpu_fill_payload[20] => lineLoader_address[20].DATAIN
io_cpu_fill_payload[21] => lineLoader_address[21].DATAIN
io_cpu_fill_payload[22] => lineLoader_address[22].DATAIN
io_cpu_fill_payload[23] => lineLoader_address[23].DATAIN
io_cpu_fill_payload[24] => lineLoader_address[24].DATAIN
io_cpu_fill_payload[25] => lineLoader_address[25].DATAIN
io_cpu_fill_payload[26] => lineLoader_address[26].DATAIN
io_cpu_fill_payload[27] => lineLoader_address[27].DATAIN
io_cpu_fill_payload[28] => lineLoader_address[28].DATAIN
io_cpu_fill_payload[29] => lineLoader_address[29].DATAIN
io_cpu_fill_payload[30] => lineLoader_address[30].DATAIN
io_cpu_fill_payload[31] => lineLoader_address[31].DATAIN
io_mem_cmd_valid <= io_mem_cmd_valid.DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_ready => always9.IN1
io_mem_cmd_payload_address[0] <= <GND>
io_mem_cmd_payload_address[1] <= <GND>
io_mem_cmd_payload_address[2] <= <GND>
io_mem_cmd_payload_address[3] <= <GND>
io_mem_cmd_payload_address[4] <= <GND>
io_mem_cmd_payload_address[5] <= lineLoader_address[5].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[6] <= lineLoader_address[6].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[7] <= lineLoader_address[7].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[8] <= lineLoader_address[8].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[9] <= lineLoader_address[9].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[10] <= lineLoader_address[10].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[11] <= lineLoader_address[11].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[12] <= lineLoader_address[12].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[13] <= lineLoader_address[13].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[14] <= lineLoader_address[14].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[15] <= lineLoader_address[15].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[16] <= lineLoader_address[16].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[17] <= lineLoader_address[17].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[18] <= lineLoader_address[18].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[19] <= lineLoader_address[19].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[20] <= lineLoader_address[20].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[21] <= lineLoader_address[21].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[22] <= lineLoader_address[22].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[23] <= lineLoader_address[23].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[24] <= lineLoader_address[24].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[25] <= lineLoader_address[25].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[26] <= lineLoader_address[26].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[27] <= lineLoader_address[27].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[28] <= lineLoader_address[28].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[29] <= lineLoader_address[29].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[30] <= lineLoader_address[30].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[31] <= lineLoader_address[31].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_size[0] <= <VCC>
io_mem_cmd_payload_size[1] <= <GND>
io_mem_cmd_payload_size[2] <= <VCC>
io_mem_rsp_valid => lineLoader_fire.OUTPUTSELECT
io_mem_rsp_valid => lineLoader_wordIndex.OUTPUTSELECT
io_mem_rsp_valid => lineLoader_wordIndex.OUTPUTSELECT
io_mem_rsp_valid => lineLoader_wordIndex.OUTPUTSELECT
io_mem_rsp_valid => lineLoader_hadError.OUTPUTSELECT
io_mem_rsp_valid => ways_0_datas.we_a.DATAIN
io_mem_rsp_valid => ways_0_datas.WE
io_mem_rsp_payload_data[0] => ways_0_datas.data_a[0].DATAIN
io_mem_rsp_payload_data[0] => ways_0_datas.DATAIN
io_mem_rsp_payload_data[1] => ways_0_datas.data_a[1].DATAIN
io_mem_rsp_payload_data[1] => ways_0_datas.DATAIN1
io_mem_rsp_payload_data[2] => ways_0_datas.data_a[2].DATAIN
io_mem_rsp_payload_data[2] => ways_0_datas.DATAIN2
io_mem_rsp_payload_data[3] => ways_0_datas.data_a[3].DATAIN
io_mem_rsp_payload_data[3] => ways_0_datas.DATAIN3
io_mem_rsp_payload_data[4] => ways_0_datas.data_a[4].DATAIN
io_mem_rsp_payload_data[4] => ways_0_datas.DATAIN4
io_mem_rsp_payload_data[5] => ways_0_datas.data_a[5].DATAIN
io_mem_rsp_payload_data[5] => ways_0_datas.DATAIN5
io_mem_rsp_payload_data[6] => ways_0_datas.data_a[6].DATAIN
io_mem_rsp_payload_data[6] => ways_0_datas.DATAIN6
io_mem_rsp_payload_data[7] => ways_0_datas.data_a[7].DATAIN
io_mem_rsp_payload_data[7] => ways_0_datas.DATAIN7
io_mem_rsp_payload_data[8] => ways_0_datas.data_a[8].DATAIN
io_mem_rsp_payload_data[8] => ways_0_datas.DATAIN8
io_mem_rsp_payload_data[9] => ways_0_datas.data_a[9].DATAIN
io_mem_rsp_payload_data[9] => ways_0_datas.DATAIN9
io_mem_rsp_payload_data[10] => ways_0_datas.data_a[10].DATAIN
io_mem_rsp_payload_data[10] => ways_0_datas.DATAIN10
io_mem_rsp_payload_data[11] => ways_0_datas.data_a[11].DATAIN
io_mem_rsp_payload_data[11] => ways_0_datas.DATAIN11
io_mem_rsp_payload_data[12] => ways_0_datas.data_a[12].DATAIN
io_mem_rsp_payload_data[12] => ways_0_datas.DATAIN12
io_mem_rsp_payload_data[13] => ways_0_datas.data_a[13].DATAIN
io_mem_rsp_payload_data[13] => ways_0_datas.DATAIN13
io_mem_rsp_payload_data[14] => ways_0_datas.data_a[14].DATAIN
io_mem_rsp_payload_data[14] => ways_0_datas.DATAIN14
io_mem_rsp_payload_data[15] => ways_0_datas.data_a[15].DATAIN
io_mem_rsp_payload_data[15] => ways_0_datas.DATAIN15
io_mem_rsp_payload_data[16] => ways_0_datas.data_a[16].DATAIN
io_mem_rsp_payload_data[16] => ways_0_datas.DATAIN16
io_mem_rsp_payload_data[17] => ways_0_datas.data_a[17].DATAIN
io_mem_rsp_payload_data[17] => ways_0_datas.DATAIN17
io_mem_rsp_payload_data[18] => ways_0_datas.data_a[18].DATAIN
io_mem_rsp_payload_data[18] => ways_0_datas.DATAIN18
io_mem_rsp_payload_data[19] => ways_0_datas.data_a[19].DATAIN
io_mem_rsp_payload_data[19] => ways_0_datas.DATAIN19
io_mem_rsp_payload_data[20] => ways_0_datas.data_a[20].DATAIN
io_mem_rsp_payload_data[20] => ways_0_datas.DATAIN20
io_mem_rsp_payload_data[21] => ways_0_datas.data_a[21].DATAIN
io_mem_rsp_payload_data[21] => ways_0_datas.DATAIN21
io_mem_rsp_payload_data[22] => ways_0_datas.data_a[22].DATAIN
io_mem_rsp_payload_data[22] => ways_0_datas.DATAIN22
io_mem_rsp_payload_data[23] => ways_0_datas.data_a[23].DATAIN
io_mem_rsp_payload_data[23] => ways_0_datas.DATAIN23
io_mem_rsp_payload_data[24] => ways_0_datas.data_a[24].DATAIN
io_mem_rsp_payload_data[24] => ways_0_datas.DATAIN24
io_mem_rsp_payload_data[25] => ways_0_datas.data_a[25].DATAIN
io_mem_rsp_payload_data[25] => ways_0_datas.DATAIN25
io_mem_rsp_payload_data[26] => ways_0_datas.data_a[26].DATAIN
io_mem_rsp_payload_data[26] => ways_0_datas.DATAIN26
io_mem_rsp_payload_data[27] => ways_0_datas.data_a[27].DATAIN
io_mem_rsp_payload_data[27] => ways_0_datas.DATAIN27
io_mem_rsp_payload_data[28] => ways_0_datas.data_a[28].DATAIN
io_mem_rsp_payload_data[28] => ways_0_datas.DATAIN28
io_mem_rsp_payload_data[29] => ways_0_datas.data_a[29].DATAIN
io_mem_rsp_payload_data[29] => ways_0_datas.DATAIN29
io_mem_rsp_payload_data[30] => ways_0_datas.data_a[30].DATAIN
io_mem_rsp_payload_data[30] => ways_0_datas.DATAIN30
io_mem_rsp_payload_data[31] => ways_0_datas.data_a[31].DATAIN
io_mem_rsp_payload_data[31] => ways_0_datas.DATAIN31
io_mem_rsp_payload_error => lineLoader_write_tag_0_payload_data_error.IN1
io_mem_rsp_payload_error => lineLoader_hadError.OUTPUTSELECT
clk => ways_0_tags.we_a.CLK
clk => ways_0_tags.waddr_a[6].CLK
clk => ways_0_tags.waddr_a[5].CLK
clk => ways_0_tags.waddr_a[4].CLK
clk => ways_0_tags.waddr_a[3].CLK
clk => ways_0_tags.waddr_a[2].CLK
clk => ways_0_tags.waddr_a[1].CLK
clk => ways_0_tags.waddr_a[0].CLK
clk => ways_0_tags.data_a[21].CLK
clk => ways_0_tags.data_a[20].CLK
clk => ways_0_tags.data_a[19].CLK
clk => ways_0_tags.data_a[18].CLK
clk => ways_0_tags.data_a[17].CLK
clk => ways_0_tags.data_a[16].CLK
clk => ways_0_tags.data_a[15].CLK
clk => ways_0_tags.data_a[14].CLK
clk => ways_0_tags.data_a[13].CLK
clk => ways_0_tags.data_a[12].CLK
clk => ways_0_tags.data_a[11].CLK
clk => ways_0_tags.data_a[10].CLK
clk => ways_0_tags.data_a[9].CLK
clk => ways_0_tags.data_a[8].CLK
clk => ways_0_tags.data_a[7].CLK
clk => ways_0_tags.data_a[6].CLK
clk => ways_0_tags.data_a[5].CLK
clk => ways_0_tags.data_a[4].CLK
clk => ways_0_tags.data_a[3].CLK
clk => ways_0_tags.data_a[2].CLK
clk => ways_0_tags.data_a[1].CLK
clk => ways_0_tags.data_a[0].CLK
clk => ways_0_datas.we_a.CLK
clk => ways_0_datas.waddr_a[9].CLK
clk => ways_0_datas.waddr_a[8].CLK
clk => ways_0_datas.waddr_a[7].CLK
clk => ways_0_datas.waddr_a[6].CLK
clk => ways_0_datas.waddr_a[5].CLK
clk => ways_0_datas.waddr_a[4].CLK
clk => ways_0_datas.waddr_a[3].CLK
clk => ways_0_datas.waddr_a[2].CLK
clk => ways_0_datas.waddr_a[1].CLK
clk => ways_0_datas.waddr_a[0].CLK
clk => ways_0_datas.data_a[31].CLK
clk => ways_0_datas.data_a[30].CLK
clk => ways_0_datas.data_a[29].CLK
clk => ways_0_datas.data_a[28].CLK
clk => ways_0_datas.data_a[27].CLK
clk => ways_0_datas.data_a[26].CLK
clk => ways_0_datas.data_a[25].CLK
clk => ways_0_datas.data_a[24].CLK
clk => ways_0_datas.data_a[23].CLK
clk => ways_0_datas.data_a[22].CLK
clk => ways_0_datas.data_a[21].CLK
clk => ways_0_datas.data_a[20].CLK
clk => ways_0_datas.data_a[19].CLK
clk => ways_0_datas.data_a[18].CLK
clk => ways_0_datas.data_a[17].CLK
clk => ways_0_datas.data_a[16].CLK
clk => ways_0_datas.data_a[15].CLK
clk => ways_0_datas.data_a[14].CLK
clk => ways_0_datas.data_a[13].CLK
clk => ways_0_datas.data_a[12].CLK
clk => ways_0_datas.data_a[11].CLK
clk => ways_0_datas.data_a[10].CLK
clk => ways_0_datas.data_a[9].CLK
clk => ways_0_datas.data_a[8].CLK
clk => ways_0_datas.data_a[7].CLK
clk => ways_0_datas.data_a[6].CLK
clk => ways_0_datas.data_a[5].CLK
clk => ways_0_datas.data_a[4].CLK
clk => ways_0_datas.data_a[3].CLK
clk => ways_0_datas.data_a[2].CLK
clk => ways_0_datas.data_a[1].CLK
clk => ways_0_datas.data_a[0].CLK
clk => decodeStage_hit_error.CLK
clk => decodeStage_hit_valid.CLK
clk => decodeStage_mmuRsp_refilling.CLK
clk => decodeStage_mmuRsp_exception.CLK
clk => decodeStage_mmuRsp_allowExecute.CLK
clk => decodeStage_mmuRsp_physicalAddress[0].CLK
clk => decodeStage_mmuRsp_physicalAddress[1].CLK
clk => decodeStage_mmuRsp_physicalAddress[2].CLK
clk => decodeStage_mmuRsp_physicalAddress[3].CLK
clk => decodeStage_mmuRsp_physicalAddress[4].CLK
clk => decodeStage_mmuRsp_physicalAddress[5].CLK
clk => decodeStage_mmuRsp_physicalAddress[6].CLK
clk => decodeStage_mmuRsp_physicalAddress[7].CLK
clk => decodeStage_mmuRsp_physicalAddress[8].CLK
clk => decodeStage_mmuRsp_physicalAddress[9].CLK
clk => decodeStage_mmuRsp_physicalAddress[10].CLK
clk => decodeStage_mmuRsp_physicalAddress[11].CLK
clk => decodeStage_mmuRsp_physicalAddress[12].CLK
clk => decodeStage_mmuRsp_physicalAddress[13].CLK
clk => decodeStage_mmuRsp_physicalAddress[14].CLK
clk => decodeStage_mmuRsp_physicalAddress[15].CLK
clk => decodeStage_mmuRsp_physicalAddress[16].CLK
clk => decodeStage_mmuRsp_physicalAddress[17].CLK
clk => decodeStage_mmuRsp_physicalAddress[18].CLK
clk => decodeStage_mmuRsp_physicalAddress[19].CLK
clk => decodeStage_mmuRsp_physicalAddress[20].CLK
clk => decodeStage_mmuRsp_physicalAddress[21].CLK
clk => decodeStage_mmuRsp_physicalAddress[22].CLK
clk => decodeStage_mmuRsp_physicalAddress[23].CLK
clk => decodeStage_mmuRsp_physicalAddress[24].CLK
clk => decodeStage_mmuRsp_physicalAddress[25].CLK
clk => decodeStage_mmuRsp_physicalAddress[26].CLK
clk => decodeStage_mmuRsp_physicalAddress[27].CLK
clk => decodeStage_mmuRsp_physicalAddress[28].CLK
clk => decodeStage_mmuRsp_physicalAddress[29].CLK
clk => decodeStage_mmuRsp_physicalAddress[30].CLK
clk => decodeStage_mmuRsp_physicalAddress[31].CLK
clk => io_cpu_fetch_data_regNextWhen[0].CLK
clk => io_cpu_fetch_data_regNextWhen[1].CLK
clk => io_cpu_fetch_data_regNextWhen[2].CLK
clk => io_cpu_fetch_data_regNextWhen[3].CLK
clk => io_cpu_fetch_data_regNextWhen[4].CLK
clk => io_cpu_fetch_data_regNextWhen[5].CLK
clk => io_cpu_fetch_data_regNextWhen[6].CLK
clk => io_cpu_fetch_data_regNextWhen[7].CLK
clk => io_cpu_fetch_data_regNextWhen[8].CLK
clk => io_cpu_fetch_data_regNextWhen[9].CLK
clk => io_cpu_fetch_data_regNextWhen[10].CLK
clk => io_cpu_fetch_data_regNextWhen[11].CLK
clk => io_cpu_fetch_data_regNextWhen[12].CLK
clk => io_cpu_fetch_data_regNextWhen[13].CLK
clk => io_cpu_fetch_data_regNextWhen[14].CLK
clk => io_cpu_fetch_data_regNextWhen[15].CLK
clk => io_cpu_fetch_data_regNextWhen[16].CLK
clk => io_cpu_fetch_data_regNextWhen[17].CLK
clk => io_cpu_fetch_data_regNextWhen[18].CLK
clk => io_cpu_fetch_data_regNextWhen[19].CLK
clk => io_cpu_fetch_data_regNextWhen[20].CLK
clk => io_cpu_fetch_data_regNextWhen[21].CLK
clk => io_cpu_fetch_data_regNextWhen[22].CLK
clk => io_cpu_fetch_data_regNextWhen[23].CLK
clk => io_cpu_fetch_data_regNextWhen[24].CLK
clk => io_cpu_fetch_data_regNextWhen[25].CLK
clk => io_cpu_fetch_data_regNextWhen[26].CLK
clk => io_cpu_fetch_data_regNextWhen[27].CLK
clk => io_cpu_fetch_data_regNextWhen[28].CLK
clk => io_cpu_fetch_data_regNextWhen[29].CLK
clk => io_cpu_fetch_data_regNextWhen[30].CLK
clk => io_cpu_fetch_data_regNextWhen[31].CLK
clk => _zz_3_.CLK
clk => lineLoader_flushCounter[0].CLK
clk => lineLoader_flushCounter[1].CLK
clk => lineLoader_flushCounter[2].CLK
clk => lineLoader_flushCounter[3].CLK
clk => lineLoader_flushCounter[4].CLK
clk => lineLoader_flushCounter[5].CLK
clk => lineLoader_flushCounter[6].CLK
clk => lineLoader_flushCounter[7].CLK
clk => lineLoader_address[5].CLK
clk => lineLoader_address[6].CLK
clk => lineLoader_address[7].CLK
clk => lineLoader_address[8].CLK
clk => lineLoader_address[9].CLK
clk => lineLoader_address[10].CLK
clk => lineLoader_address[11].CLK
clk => lineLoader_address[12].CLK
clk => lineLoader_address[13].CLK
clk => lineLoader_address[14].CLK
clk => lineLoader_address[15].CLK
clk => lineLoader_address[16].CLK
clk => lineLoader_address[17].CLK
clk => lineLoader_address[18].CLK
clk => lineLoader_address[19].CLK
clk => lineLoader_address[20].CLK
clk => lineLoader_address[21].CLK
clk => lineLoader_address[22].CLK
clk => lineLoader_address[23].CLK
clk => lineLoader_address[24].CLK
clk => lineLoader_address[25].CLK
clk => lineLoader_address[26].CLK
clk => lineLoader_address[27].CLK
clk => lineLoader_address[28].CLK
clk => lineLoader_address[29].CLK
clk => lineLoader_address[30].CLK
clk => lineLoader_address[31].CLK
clk => lineLoader_wordIndex[0].CLK
clk => lineLoader_wordIndex[1].CLK
clk => lineLoader_wordIndex[2].CLK
clk => lineLoader_cmdSent.CLK
clk => lineLoader_flushPending.CLK
clk => lineLoader_hadError.CLK
clk => lineLoader_valid.CLK
clk => _zz_11_[0].CLK
clk => _zz_11_[1].CLK
clk => _zz_11_[2].CLK
clk => _zz_11_[3].CLK
clk => _zz_11_[4].CLK
clk => _zz_11_[5].CLK
clk => _zz_11_[6].CLK
clk => _zz_11_[7].CLK
clk => _zz_11_[8].CLK
clk => _zz_11_[9].CLK
clk => _zz_11_[10].CLK
clk => _zz_11_[11].CLK
clk => _zz_11_[12].CLK
clk => _zz_11_[13].CLK
clk => _zz_11_[14].CLK
clk => _zz_11_[15].CLK
clk => _zz_11_[16].CLK
clk => _zz_11_[17].CLK
clk => _zz_11_[18].CLK
clk => _zz_11_[19].CLK
clk => _zz_11_[20].CLK
clk => _zz_11_[21].CLK
clk => _zz_11_[22].CLK
clk => _zz_11_[23].CLK
clk => _zz_11_[24].CLK
clk => _zz_11_[25].CLK
clk => _zz_11_[26].CLK
clk => _zz_11_[27].CLK
clk => _zz_11_[28].CLK
clk => _zz_11_[29].CLK
clk => _zz_11_[30].CLK
clk => _zz_11_[31].CLK
clk => _zz_10_[0].CLK
clk => _zz_10_[1].CLK
clk => _zz_10_[2].CLK
clk => _zz_10_[3].CLK
clk => _zz_10_[4].CLK
clk => _zz_10_[5].CLK
clk => _zz_10_[6].CLK
clk => _zz_10_[7].CLK
clk => _zz_10_[8].CLK
clk => _zz_10_[9].CLK
clk => _zz_10_[10].CLK
clk => _zz_10_[11].CLK
clk => _zz_10_[12].CLK
clk => _zz_10_[13].CLK
clk => _zz_10_[14].CLK
clk => _zz_10_[15].CLK
clk => _zz_10_[16].CLK
clk => _zz_10_[17].CLK
clk => _zz_10_[18].CLK
clk => _zz_10_[19].CLK
clk => _zz_10_[20].CLK
clk => _zz_10_[21].CLK
clk => ways_0_tags.CLK0
clk => ways_0_datas.CLK0
reset => lineLoader_valid.OUTPUTSELECT
reset => lineLoader_hadError.OUTPUTSELECT
reset => lineLoader_flushPending.OUTPUTSELECT
reset => lineLoader_cmdSent.OUTPUTSELECT
reset => lineLoader_wordIndex.OUTPUTSELECT
reset => lineLoader_wordIndex.OUTPUTSELECT
reset => lineLoader_wordIndex.OUTPUTSELECT


|terasic_de10lite|VexRiscv:VexRiscv|DataCache:dataCache_1_
io_cpu_execute_isValid => _zz_12_.IN0
io_cpu_execute_isValid => _zz_16_.IN0
io_cpu_execute_address[0] => ShiftLeft0.IN3
io_cpu_execute_address[1] => ShiftLeft0.IN2
io_cpu_execute_address[2] => Equal2.IN9
io_cpu_execute_address[2] => ways_0_data_symbol0.RADDR
io_cpu_execute_address[2] => ways_0_data_symbol1.RADDR
io_cpu_execute_address[2] => ways_0_data_symbol2.RADDR
io_cpu_execute_address[2] => ways_0_data_symbol3.RADDR
io_cpu_execute_address[3] => Equal2.IN8
io_cpu_execute_address[3] => ways_0_data_symbol0.RADDR1
io_cpu_execute_address[3] => ways_0_data_symbol1.RADDR1
io_cpu_execute_address[3] => ways_0_data_symbol2.RADDR1
io_cpu_execute_address[3] => ways_0_data_symbol3.RADDR1
io_cpu_execute_address[4] => Equal2.IN7
io_cpu_execute_address[4] => ways_0_data_symbol0.RADDR2
io_cpu_execute_address[4] => ways_0_data_symbol1.RADDR2
io_cpu_execute_address[4] => ways_0_data_symbol2.RADDR2
io_cpu_execute_address[4] => ways_0_data_symbol3.RADDR2
io_cpu_execute_address[5] => Equal2.IN6
io_cpu_execute_address[5] => ways_0_tags.RADDR
io_cpu_execute_address[5] => ways_0_data_symbol0.RADDR3
io_cpu_execute_address[5] => ways_0_data_symbol1.RADDR3
io_cpu_execute_address[5] => ways_0_data_symbol2.RADDR3
io_cpu_execute_address[5] => ways_0_data_symbol3.RADDR3
io_cpu_execute_address[6] => Equal2.IN5
io_cpu_execute_address[6] => ways_0_tags.RADDR1
io_cpu_execute_address[6] => ways_0_data_symbol0.RADDR4
io_cpu_execute_address[6] => ways_0_data_symbol1.RADDR4
io_cpu_execute_address[6] => ways_0_data_symbol2.RADDR4
io_cpu_execute_address[6] => ways_0_data_symbol3.RADDR4
io_cpu_execute_address[7] => Equal2.IN4
io_cpu_execute_address[7] => ways_0_tags.RADDR2
io_cpu_execute_address[7] => ways_0_data_symbol0.RADDR5
io_cpu_execute_address[7] => ways_0_data_symbol1.RADDR5
io_cpu_execute_address[7] => ways_0_data_symbol2.RADDR5
io_cpu_execute_address[7] => ways_0_data_symbol3.RADDR5
io_cpu_execute_address[8] => Equal2.IN3
io_cpu_execute_address[8] => ways_0_tags.RADDR3
io_cpu_execute_address[8] => ways_0_data_symbol0.RADDR6
io_cpu_execute_address[8] => ways_0_data_symbol1.RADDR6
io_cpu_execute_address[8] => ways_0_data_symbol2.RADDR6
io_cpu_execute_address[8] => ways_0_data_symbol3.RADDR6
io_cpu_execute_address[9] => Equal2.IN2
io_cpu_execute_address[9] => ways_0_tags.RADDR4
io_cpu_execute_address[9] => ways_0_data_symbol0.RADDR7
io_cpu_execute_address[9] => ways_0_data_symbol1.RADDR7
io_cpu_execute_address[9] => ways_0_data_symbol2.RADDR7
io_cpu_execute_address[9] => ways_0_data_symbol3.RADDR7
io_cpu_execute_address[10] => Equal2.IN1
io_cpu_execute_address[10] => ways_0_tags.RADDR5
io_cpu_execute_address[10] => ways_0_data_symbol0.RADDR8
io_cpu_execute_address[10] => ways_0_data_symbol1.RADDR8
io_cpu_execute_address[10] => ways_0_data_symbol2.RADDR8
io_cpu_execute_address[10] => ways_0_data_symbol3.RADDR8
io_cpu_execute_address[11] => Equal2.IN0
io_cpu_execute_address[11] => ways_0_tags.RADDR6
io_cpu_execute_address[11] => ways_0_data_symbol0.RADDR9
io_cpu_execute_address[11] => ways_0_data_symbol1.RADDR9
io_cpu_execute_address[11] => ways_0_data_symbol2.RADDR9
io_cpu_execute_address[11] => ways_0_data_symbol3.RADDR9
io_cpu_execute_address[12] => ~NO_FANOUT~
io_cpu_execute_address[13] => ~NO_FANOUT~
io_cpu_execute_address[14] => ~NO_FANOUT~
io_cpu_execute_address[15] => ~NO_FANOUT~
io_cpu_execute_address[16] => ~NO_FANOUT~
io_cpu_execute_address[17] => ~NO_FANOUT~
io_cpu_execute_address[18] => ~NO_FANOUT~
io_cpu_execute_address[19] => ~NO_FANOUT~
io_cpu_execute_address[20] => ~NO_FANOUT~
io_cpu_execute_address[21] => ~NO_FANOUT~
io_cpu_execute_address[22] => ~NO_FANOUT~
io_cpu_execute_address[23] => ~NO_FANOUT~
io_cpu_execute_address[24] => ~NO_FANOUT~
io_cpu_execute_address[25] => ~NO_FANOUT~
io_cpu_execute_address[26] => ~NO_FANOUT~
io_cpu_execute_address[27] => ~NO_FANOUT~
io_cpu_execute_address[28] => ~NO_FANOUT~
io_cpu_execute_address[29] => ~NO_FANOUT~
io_cpu_execute_address[30] => ~NO_FANOUT~
io_cpu_execute_address[31] => ~NO_FANOUT~
io_cpu_execute_args_wr => stageA_request_wr.DATAIN
io_cpu_execute_args_data[0] => stageA_request_data[0].DATAIN
io_cpu_execute_args_data[1] => stageA_request_data[1].DATAIN
io_cpu_execute_args_data[2] => stageA_request_data[2].DATAIN
io_cpu_execute_args_data[3] => stageA_request_data[3].DATAIN
io_cpu_execute_args_data[4] => stageA_request_data[4].DATAIN
io_cpu_execute_args_data[5] => stageA_request_data[5].DATAIN
io_cpu_execute_args_data[6] => stageA_request_data[6].DATAIN
io_cpu_execute_args_data[7] => stageA_request_data[7].DATAIN
io_cpu_execute_args_data[8] => stageA_request_data[8].DATAIN
io_cpu_execute_args_data[9] => stageA_request_data[9].DATAIN
io_cpu_execute_args_data[10] => stageA_request_data[10].DATAIN
io_cpu_execute_args_data[11] => stageA_request_data[11].DATAIN
io_cpu_execute_args_data[12] => stageA_request_data[12].DATAIN
io_cpu_execute_args_data[13] => stageA_request_data[13].DATAIN
io_cpu_execute_args_data[14] => stageA_request_data[14].DATAIN
io_cpu_execute_args_data[15] => stageA_request_data[15].DATAIN
io_cpu_execute_args_data[16] => stageA_request_data[16].DATAIN
io_cpu_execute_args_data[17] => stageA_request_data[17].DATAIN
io_cpu_execute_args_data[18] => stageA_request_data[18].DATAIN
io_cpu_execute_args_data[19] => stageA_request_data[19].DATAIN
io_cpu_execute_args_data[20] => stageA_request_data[20].DATAIN
io_cpu_execute_args_data[21] => stageA_request_data[21].DATAIN
io_cpu_execute_args_data[22] => stageA_request_data[22].DATAIN
io_cpu_execute_args_data[23] => stageA_request_data[23].DATAIN
io_cpu_execute_args_data[24] => stageA_request_data[24].DATAIN
io_cpu_execute_args_data[25] => stageA_request_data[25].DATAIN
io_cpu_execute_args_data[26] => stageA_request_data[26].DATAIN
io_cpu_execute_args_data[27] => stageA_request_data[27].DATAIN
io_cpu_execute_args_data[28] => stageA_request_data[28].DATAIN
io_cpu_execute_args_data[29] => stageA_request_data[29].DATAIN
io_cpu_execute_args_data[30] => stageA_request_data[30].DATAIN
io_cpu_execute_args_data[31] => stageA_request_data[31].DATAIN
io_cpu_execute_args_size[0] => Equal0.IN3
io_cpu_execute_args_size[0] => Equal1.IN3
io_cpu_execute_args_size[0] => stageA_request_size[0].DATAIN
io_cpu_execute_args_size[1] => Equal0.IN2
io_cpu_execute_args_size[1] => Equal1.IN2
io_cpu_execute_args_size[1] => stageA_request_size[1].DATAIN
io_cpu_memory_isValid => io_cpu_memory_mmuBus_cmd_isValid.DATAIN
io_cpu_memory_isValid => _zz_16_.IN1
io_cpu_memory_isStuck => io_cpu_memory_mmuBus_end.IN0
io_cpu_memory_isStuck => _zz_3_.IN1
io_cpu_memory_isStuck => _zz_12_.IN1
io_cpu_memory_isStuck => _zz_5_.IN1
io_cpu_memory_isStuck => stage0_colisions_regNextWhen[0].ENA
io_cpu_memory_isStuck => stageA_mask[0].ENA
io_cpu_memory_isStuck => stageA_mask[1].ENA
io_cpu_memory_isStuck => stageA_mask[2].ENA
io_cpu_memory_isStuck => stageA_mask[3].ENA
io_cpu_memory_isStuck => stageA_request_size[0].ENA
io_cpu_memory_isStuck => stageA_request_size[1].ENA
io_cpu_memory_isStuck => stageA_request_data[0].ENA
io_cpu_memory_isStuck => stageA_request_data[1].ENA
io_cpu_memory_isStuck => stageA_request_data[2].ENA
io_cpu_memory_isStuck => stageA_request_data[3].ENA
io_cpu_memory_isStuck => stageA_request_data[4].ENA
io_cpu_memory_isStuck => stageA_request_data[5].ENA
io_cpu_memory_isStuck => stageA_request_data[6].ENA
io_cpu_memory_isStuck => stageA_request_data[7].ENA
io_cpu_memory_isStuck => stageA_request_data[8].ENA
io_cpu_memory_isStuck => stageA_request_data[9].ENA
io_cpu_memory_isStuck => stageA_request_data[10].ENA
io_cpu_memory_isStuck => stageA_request_data[11].ENA
io_cpu_memory_isStuck => stageA_request_data[12].ENA
io_cpu_memory_isStuck => stageA_request_data[13].ENA
io_cpu_memory_isStuck => stageA_request_data[14].ENA
io_cpu_memory_isStuck => stageA_request_data[15].ENA
io_cpu_memory_isStuck => stageA_request_data[16].ENA
io_cpu_memory_isStuck => stageA_request_data[17].ENA
io_cpu_memory_isStuck => stageA_request_data[18].ENA
io_cpu_memory_isStuck => stageA_request_data[19].ENA
io_cpu_memory_isStuck => stageA_request_data[20].ENA
io_cpu_memory_isStuck => stageA_request_data[21].ENA
io_cpu_memory_isStuck => stageA_request_data[22].ENA
io_cpu_memory_isStuck => stageA_request_data[23].ENA
io_cpu_memory_isStuck => stageA_request_data[24].ENA
io_cpu_memory_isStuck => stageA_request_data[25].ENA
io_cpu_memory_isStuck => stageA_request_data[26].ENA
io_cpu_memory_isStuck => stageA_request_data[27].ENA
io_cpu_memory_isStuck => stageA_request_data[28].ENA
io_cpu_memory_isStuck => stageA_request_data[29].ENA
io_cpu_memory_isStuck => stageA_request_data[30].ENA
io_cpu_memory_isStuck => stageA_request_data[31].ENA
io_cpu_memory_isStuck => stageA_request_wr.ENA
io_cpu_memory_isRemoved => io_cpu_memory_mmuBus_end.IN1
io_cpu_memory_isWrite <= stageA_request_wr.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_memory_address[0] => io_cpu_memory_mmuBus_cmd_virtualAddress[0].DATAIN
io_cpu_memory_address[1] => io_cpu_memory_mmuBus_cmd_virtualAddress[1].DATAIN
io_cpu_memory_address[2] => Equal5.IN9
io_cpu_memory_address[2] => io_cpu_memory_mmuBus_cmd_virtualAddress[2].DATAIN
io_cpu_memory_address[3] => Equal5.IN8
io_cpu_memory_address[3] => io_cpu_memory_mmuBus_cmd_virtualAddress[3].DATAIN
io_cpu_memory_address[4] => Equal5.IN7
io_cpu_memory_address[4] => io_cpu_memory_mmuBus_cmd_virtualAddress[4].DATAIN
io_cpu_memory_address[5] => Equal5.IN6
io_cpu_memory_address[5] => io_cpu_memory_mmuBus_cmd_virtualAddress[5].DATAIN
io_cpu_memory_address[6] => Equal5.IN5
io_cpu_memory_address[6] => io_cpu_memory_mmuBus_cmd_virtualAddress[6].DATAIN
io_cpu_memory_address[7] => Equal5.IN4
io_cpu_memory_address[7] => io_cpu_memory_mmuBus_cmd_virtualAddress[7].DATAIN
io_cpu_memory_address[8] => Equal5.IN3
io_cpu_memory_address[8] => io_cpu_memory_mmuBus_cmd_virtualAddress[8].DATAIN
io_cpu_memory_address[9] => Equal5.IN2
io_cpu_memory_address[9] => io_cpu_memory_mmuBus_cmd_virtualAddress[9].DATAIN
io_cpu_memory_address[10] => Equal5.IN1
io_cpu_memory_address[10] => io_cpu_memory_mmuBus_cmd_virtualAddress[10].DATAIN
io_cpu_memory_address[11] => Equal5.IN0
io_cpu_memory_address[11] => io_cpu_memory_mmuBus_cmd_virtualAddress[11].DATAIN
io_cpu_memory_address[12] => io_cpu_memory_mmuBus_cmd_virtualAddress[12].DATAIN
io_cpu_memory_address[13] => io_cpu_memory_mmuBus_cmd_virtualAddress[13].DATAIN
io_cpu_memory_address[14] => io_cpu_memory_mmuBus_cmd_virtualAddress[14].DATAIN
io_cpu_memory_address[15] => io_cpu_memory_mmuBus_cmd_virtualAddress[15].DATAIN
io_cpu_memory_address[16] => io_cpu_memory_mmuBus_cmd_virtualAddress[16].DATAIN
io_cpu_memory_address[17] => io_cpu_memory_mmuBus_cmd_virtualAddress[17].DATAIN
io_cpu_memory_address[18] => io_cpu_memory_mmuBus_cmd_virtualAddress[18].DATAIN
io_cpu_memory_address[19] => io_cpu_memory_mmuBus_cmd_virtualAddress[19].DATAIN
io_cpu_memory_address[20] => io_cpu_memory_mmuBus_cmd_virtualAddress[20].DATAIN
io_cpu_memory_address[21] => io_cpu_memory_mmuBus_cmd_virtualAddress[21].DATAIN
io_cpu_memory_address[22] => io_cpu_memory_mmuBus_cmd_virtualAddress[22].DATAIN
io_cpu_memory_address[23] => io_cpu_memory_mmuBus_cmd_virtualAddress[23].DATAIN
io_cpu_memory_address[24] => io_cpu_memory_mmuBus_cmd_virtualAddress[24].DATAIN
io_cpu_memory_address[25] => io_cpu_memory_mmuBus_cmd_virtualAddress[25].DATAIN
io_cpu_memory_address[26] => io_cpu_memory_mmuBus_cmd_virtualAddress[26].DATAIN
io_cpu_memory_address[27] => io_cpu_memory_mmuBus_cmd_virtualAddress[27].DATAIN
io_cpu_memory_address[28] => io_cpu_memory_mmuBus_cmd_virtualAddress[28].DATAIN
io_cpu_memory_address[29] => io_cpu_memory_mmuBus_cmd_virtualAddress[29].DATAIN
io_cpu_memory_address[30] => io_cpu_memory_mmuBus_cmd_virtualAddress[30].DATAIN
io_cpu_memory_address[31] => io_cpu_memory_mmuBus_cmd_virtualAddress[31].DATAIN
io_cpu_memory_mmuBus_cmd_isValid <= io_cpu_memory_isValid.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_memory_mmuBus_cmd_virtualAddress[0] <= io_cpu_memory_address[0].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_memory_mmuBus_cmd_virtualAddress[1] <= io_cpu_memory_address[1].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_memory_mmuBus_cmd_virtualAddress[2] <= io_cpu_memory_address[2].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_memory_mmuBus_cmd_virtualAddress[3] <= io_cpu_memory_address[3].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_memory_mmuBus_cmd_virtualAddress[4] <= io_cpu_memory_address[4].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_memory_mmuBus_cmd_virtualAddress[5] <= io_cpu_memory_address[5].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_memory_mmuBus_cmd_virtualAddress[6] <= io_cpu_memory_address[6].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_memory_mmuBus_cmd_virtualAddress[7] <= io_cpu_memory_address[7].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_memory_mmuBus_cmd_virtualAddress[8] <= io_cpu_memory_address[8].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_memory_mmuBus_cmd_virtualAddress[9] <= io_cpu_memory_address[9].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_memory_mmuBus_cmd_virtualAddress[10] <= io_cpu_memory_address[10].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_memory_mmuBus_cmd_virtualAddress[11] <= io_cpu_memory_address[11].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_memory_mmuBus_cmd_virtualAddress[12] <= io_cpu_memory_address[12].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_memory_mmuBus_cmd_virtualAddress[13] <= io_cpu_memory_address[13].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_memory_mmuBus_cmd_virtualAddress[14] <= io_cpu_memory_address[14].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_memory_mmuBus_cmd_virtualAddress[15] <= io_cpu_memory_address[15].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_memory_mmuBus_cmd_virtualAddress[16] <= io_cpu_memory_address[16].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_memory_mmuBus_cmd_virtualAddress[17] <= io_cpu_memory_address[17].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_memory_mmuBus_cmd_virtualAddress[18] <= io_cpu_memory_address[18].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_memory_mmuBus_cmd_virtualAddress[19] <= io_cpu_memory_address[19].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_memory_mmuBus_cmd_virtualAddress[20] <= io_cpu_memory_address[20].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_memory_mmuBus_cmd_virtualAddress[21] <= io_cpu_memory_address[21].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_memory_mmuBus_cmd_virtualAddress[22] <= io_cpu_memory_address[22].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_memory_mmuBus_cmd_virtualAddress[23] <= io_cpu_memory_address[23].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_memory_mmuBus_cmd_virtualAddress[24] <= io_cpu_memory_address[24].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_memory_mmuBus_cmd_virtualAddress[25] <= io_cpu_memory_address[25].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_memory_mmuBus_cmd_virtualAddress[26] <= io_cpu_memory_address[26].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_memory_mmuBus_cmd_virtualAddress[27] <= io_cpu_memory_address[27].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_memory_mmuBus_cmd_virtualAddress[28] <= io_cpu_memory_address[28].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_memory_mmuBus_cmd_virtualAddress[29] <= io_cpu_memory_address[29].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_memory_mmuBus_cmd_virtualAddress[30] <= io_cpu_memory_address[30].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_memory_mmuBus_cmd_virtualAddress[31] <= io_cpu_memory_address[31].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_memory_mmuBus_cmd_bypassTranslation <= <GND>
io_cpu_memory_mmuBus_rsp_physicalAddress[0] => stageB_mmuRsp_physicalAddress.DATAB
io_cpu_memory_mmuBus_rsp_physicalAddress[1] => stageB_mmuRsp_physicalAddress.DATAB
io_cpu_memory_mmuBus_rsp_physicalAddress[2] => stageB_mmuRsp_physicalAddress.DATAB
io_cpu_memory_mmuBus_rsp_physicalAddress[3] => stageB_mmuRsp_physicalAddress.DATAB
io_cpu_memory_mmuBus_rsp_physicalAddress[4] => stageB_mmuRsp_physicalAddress.DATAB
io_cpu_memory_mmuBus_rsp_physicalAddress[5] => stageB_mmuRsp_physicalAddress.DATAB
io_cpu_memory_mmuBus_rsp_physicalAddress[6] => stageB_mmuRsp_physicalAddress.DATAB
io_cpu_memory_mmuBus_rsp_physicalAddress[7] => stageB_mmuRsp_physicalAddress.DATAB
io_cpu_memory_mmuBus_rsp_physicalAddress[8] => stageB_mmuRsp_physicalAddress.DATAB
io_cpu_memory_mmuBus_rsp_physicalAddress[9] => stageB_mmuRsp_physicalAddress.DATAB
io_cpu_memory_mmuBus_rsp_physicalAddress[10] => stageB_mmuRsp_physicalAddress.DATAB
io_cpu_memory_mmuBus_rsp_physicalAddress[11] => stageB_mmuRsp_physicalAddress.DATAB
io_cpu_memory_mmuBus_rsp_physicalAddress[12] => Equal4.IN19
io_cpu_memory_mmuBus_rsp_physicalAddress[12] => stageB_mmuRsp_physicalAddress.DATAB
io_cpu_memory_mmuBus_rsp_physicalAddress[13] => Equal4.IN18
io_cpu_memory_mmuBus_rsp_physicalAddress[13] => stageB_mmuRsp_physicalAddress.DATAB
io_cpu_memory_mmuBus_rsp_physicalAddress[14] => Equal4.IN17
io_cpu_memory_mmuBus_rsp_physicalAddress[14] => stageB_mmuRsp_physicalAddress.DATAB
io_cpu_memory_mmuBus_rsp_physicalAddress[15] => Equal4.IN16
io_cpu_memory_mmuBus_rsp_physicalAddress[15] => stageB_mmuRsp_physicalAddress.DATAB
io_cpu_memory_mmuBus_rsp_physicalAddress[16] => Equal4.IN15
io_cpu_memory_mmuBus_rsp_physicalAddress[16] => stageB_mmuRsp_physicalAddress.DATAB
io_cpu_memory_mmuBus_rsp_physicalAddress[17] => Equal4.IN14
io_cpu_memory_mmuBus_rsp_physicalAddress[17] => stageB_mmuRsp_physicalAddress.DATAB
io_cpu_memory_mmuBus_rsp_physicalAddress[18] => Equal4.IN13
io_cpu_memory_mmuBus_rsp_physicalAddress[18] => stageB_mmuRsp_physicalAddress.DATAB
io_cpu_memory_mmuBus_rsp_physicalAddress[19] => Equal4.IN12
io_cpu_memory_mmuBus_rsp_physicalAddress[19] => stageB_mmuRsp_physicalAddress.DATAB
io_cpu_memory_mmuBus_rsp_physicalAddress[20] => Equal4.IN11
io_cpu_memory_mmuBus_rsp_physicalAddress[20] => stageB_mmuRsp_physicalAddress.DATAB
io_cpu_memory_mmuBus_rsp_physicalAddress[21] => Equal4.IN10
io_cpu_memory_mmuBus_rsp_physicalAddress[21] => stageB_mmuRsp_physicalAddress.DATAB
io_cpu_memory_mmuBus_rsp_physicalAddress[22] => Equal4.IN9
io_cpu_memory_mmuBus_rsp_physicalAddress[22] => stageB_mmuRsp_physicalAddress.DATAB
io_cpu_memory_mmuBus_rsp_physicalAddress[23] => Equal4.IN8
io_cpu_memory_mmuBus_rsp_physicalAddress[23] => stageB_mmuRsp_physicalAddress.DATAB
io_cpu_memory_mmuBus_rsp_physicalAddress[24] => Equal4.IN7
io_cpu_memory_mmuBus_rsp_physicalAddress[24] => stageB_mmuRsp_physicalAddress.DATAB
io_cpu_memory_mmuBus_rsp_physicalAddress[25] => Equal4.IN6
io_cpu_memory_mmuBus_rsp_physicalAddress[25] => stageB_mmuRsp_physicalAddress.DATAB
io_cpu_memory_mmuBus_rsp_physicalAddress[26] => Equal4.IN5
io_cpu_memory_mmuBus_rsp_physicalAddress[26] => stageB_mmuRsp_physicalAddress.DATAB
io_cpu_memory_mmuBus_rsp_physicalAddress[27] => Equal4.IN4
io_cpu_memory_mmuBus_rsp_physicalAddress[27] => stageB_mmuRsp_physicalAddress.DATAB
io_cpu_memory_mmuBus_rsp_physicalAddress[28] => Equal4.IN3
io_cpu_memory_mmuBus_rsp_physicalAddress[28] => stageB_mmuRsp_physicalAddress.DATAB
io_cpu_memory_mmuBus_rsp_physicalAddress[29] => Equal4.IN2
io_cpu_memory_mmuBus_rsp_physicalAddress[29] => stageB_mmuRsp_physicalAddress.DATAB
io_cpu_memory_mmuBus_rsp_physicalAddress[30] => Equal4.IN1
io_cpu_memory_mmuBus_rsp_physicalAddress[30] => stageB_mmuRsp_physicalAddress.DATAB
io_cpu_memory_mmuBus_rsp_physicalAddress[31] => Equal4.IN0
io_cpu_memory_mmuBus_rsp_physicalAddress[31] => stageB_mmuRsp_physicalAddress.DATAB
io_cpu_memory_mmuBus_rsp_isIoAccess => stageB_mmuRsp_isIoAccess.DATAIN
io_cpu_memory_mmuBus_rsp_allowRead => stageB_mmuRsp_allowRead.DATAIN
io_cpu_memory_mmuBus_rsp_allowWrite => stageB_mmuRsp_allowWrite.DATAIN
io_cpu_memory_mmuBus_rsp_allowExecute => ~NO_FANOUT~
io_cpu_memory_mmuBus_rsp_exception => stageB_mmuRsp_exception.DATAIN
io_cpu_memory_mmuBus_rsp_refilling => stageB_mmuRsp_refilling.DATAIN
io_cpu_memory_mmuBus_end <= io_cpu_memory_mmuBus_end.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_memory_mmuBus_busy => ~NO_FANOUT~
io_cpu_writeBack_isValid => dataWriteCmd_valid.OUTPUTSELECT
io_cpu_writeBack_isValid => stageB_loaderValid.OUTPUTSELECT
io_cpu_writeBack_isValid => io_cpu_writeBack_haltIt.DATAA
io_cpu_writeBack_isValid => io_cpu_writeBack_haltIt.OUTPUTSELECT
io_cpu_writeBack_isValid => io_cpu_redo.OUTPUTSELECT
io_cpu_writeBack_isValid => always27.IN1
io_cpu_writeBack_isValid => io_cpu_writeBack_mmuException.IN1
io_cpu_writeBack_isValid => io_cpu_writeBack_unalignedAccess.IN1
io_cpu_writeBack_isValid => io_mem_cmd_valid.OUTPUTSELECT
io_cpu_writeBack_isValid => io_mem_cmd_payload_wr.OUTPUTSELECT
io_cpu_writeBack_isValid => _zz_16_.IN1
io_cpu_writeBack_isStuck => stageB_memCmdSent.OUTPUTSELECT
io_cpu_writeBack_isStuck => _zz_17_.IN1
io_cpu_writeBack_isStuck => stageB_colisions[0].ENA
io_cpu_writeBack_isStuck => stageB_mask[0].ENA
io_cpu_writeBack_isStuck => stageB_mask[1].ENA
io_cpu_writeBack_isStuck => stageB_mask[2].ENA
io_cpu_writeBack_isStuck => stageB_mask[3].ENA
io_cpu_writeBack_isStuck => stageB_waysHits[0].ENA
io_cpu_writeBack_isStuck => stageB_dataReadRsp_0[0].ENA
io_cpu_writeBack_isStuck => stageB_dataReadRsp_0[1].ENA
io_cpu_writeBack_isStuck => stageB_dataReadRsp_0[2].ENA
io_cpu_writeBack_isStuck => stageB_dataReadRsp_0[3].ENA
io_cpu_writeBack_isStuck => stageB_dataReadRsp_0[4].ENA
io_cpu_writeBack_isStuck => stageB_dataReadRsp_0[5].ENA
io_cpu_writeBack_isStuck => stageB_dataReadRsp_0[6].ENA
io_cpu_writeBack_isStuck => stageB_dataReadRsp_0[7].ENA
io_cpu_writeBack_isStuck => stageB_dataReadRsp_0[8].ENA
io_cpu_writeBack_isStuck => stageB_dataReadRsp_0[9].ENA
io_cpu_writeBack_isStuck => stageB_dataReadRsp_0[10].ENA
io_cpu_writeBack_isStuck => stageB_dataReadRsp_0[11].ENA
io_cpu_writeBack_isStuck => stageB_dataReadRsp_0[12].ENA
io_cpu_writeBack_isStuck => stageB_dataReadRsp_0[13].ENA
io_cpu_writeBack_isStuck => stageB_dataReadRsp_0[14].ENA
io_cpu_writeBack_isStuck => stageB_dataReadRsp_0[15].ENA
io_cpu_writeBack_isStuck => stageB_dataReadRsp_0[16].ENA
io_cpu_writeBack_isStuck => stageB_dataReadRsp_0[17].ENA
io_cpu_writeBack_isStuck => stageB_dataReadRsp_0[18].ENA
io_cpu_writeBack_isStuck => stageB_dataReadRsp_0[19].ENA
io_cpu_writeBack_isStuck => stageB_dataReadRsp_0[20].ENA
io_cpu_writeBack_isStuck => stageB_dataReadRsp_0[21].ENA
io_cpu_writeBack_isStuck => stageB_dataReadRsp_0[22].ENA
io_cpu_writeBack_isStuck => stageB_dataReadRsp_0[23].ENA
io_cpu_writeBack_isStuck => stageB_dataReadRsp_0[24].ENA
io_cpu_writeBack_isStuck => stageB_dataReadRsp_0[25].ENA
io_cpu_writeBack_isStuck => stageB_dataReadRsp_0[26].ENA
io_cpu_writeBack_isStuck => stageB_dataReadRsp_0[27].ENA
io_cpu_writeBack_isStuck => stageB_dataReadRsp_0[28].ENA
io_cpu_writeBack_isStuck => stageB_dataReadRsp_0[29].ENA
io_cpu_writeBack_isStuck => stageB_dataReadRsp_0[30].ENA
io_cpu_writeBack_isStuck => stageB_dataReadRsp_0[31].ENA
io_cpu_writeBack_isStuck => stageB_tagsReadRsp_0_error.ENA
io_cpu_writeBack_isStuck => stageB_request_size[0].ENA
io_cpu_writeBack_isStuck => stageB_request_size[1].ENA
io_cpu_writeBack_isStuck => stageB_request_data[0].ENA
io_cpu_writeBack_isStuck => stageB_request_data[1].ENA
io_cpu_writeBack_isStuck => stageB_request_data[2].ENA
io_cpu_writeBack_isStuck => stageB_request_data[3].ENA
io_cpu_writeBack_isStuck => stageB_request_data[4].ENA
io_cpu_writeBack_isStuck => stageB_request_data[5].ENA
io_cpu_writeBack_isStuck => stageB_request_data[6].ENA
io_cpu_writeBack_isStuck => stageB_request_data[7].ENA
io_cpu_writeBack_isStuck => stageB_request_data[8].ENA
io_cpu_writeBack_isStuck => stageB_request_data[9].ENA
io_cpu_writeBack_isStuck => stageB_request_data[10].ENA
io_cpu_writeBack_isStuck => stageB_request_data[11].ENA
io_cpu_writeBack_isStuck => stageB_request_data[12].ENA
io_cpu_writeBack_isStuck => stageB_request_data[13].ENA
io_cpu_writeBack_isStuck => stageB_request_data[14].ENA
io_cpu_writeBack_isStuck => stageB_request_data[15].ENA
io_cpu_writeBack_isStuck => stageB_request_data[16].ENA
io_cpu_writeBack_isStuck => stageB_request_data[17].ENA
io_cpu_writeBack_isStuck => stageB_request_data[18].ENA
io_cpu_writeBack_isStuck => stageB_request_data[19].ENA
io_cpu_writeBack_isStuck => stageB_request_data[20].ENA
io_cpu_writeBack_isStuck => stageB_request_data[21].ENA
io_cpu_writeBack_isStuck => stageB_request_data[22].ENA
io_cpu_writeBack_isStuck => stageB_request_data[23].ENA
io_cpu_writeBack_isStuck => stageB_request_data[24].ENA
io_cpu_writeBack_isStuck => stageB_request_data[25].ENA
io_cpu_writeBack_isStuck => stageB_request_data[26].ENA
io_cpu_writeBack_isStuck => stageB_request_data[27].ENA
io_cpu_writeBack_isStuck => stageB_request_data[28].ENA
io_cpu_writeBack_isStuck => stageB_request_data[29].ENA
io_cpu_writeBack_isStuck => stageB_request_data[30].ENA
io_cpu_writeBack_isStuck => stageB_request_data[31].ENA
io_cpu_writeBack_isStuck => stageB_request_wr.ENA
io_cpu_writeBack_isUser => ~NO_FANOUT~
io_cpu_writeBack_haltIt <= io_cpu_writeBack_haltIt.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_isWrite <= stageB_request_wr.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_data[0] <= io_cpu_writeBack_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_data[1] <= io_cpu_writeBack_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_data[2] <= io_cpu_writeBack_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_data[3] <= io_cpu_writeBack_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_data[4] <= io_cpu_writeBack_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_data[5] <= io_cpu_writeBack_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_data[6] <= io_cpu_writeBack_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_data[7] <= io_cpu_writeBack_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_data[8] <= io_cpu_writeBack_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_data[9] <= io_cpu_writeBack_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_data[10] <= io_cpu_writeBack_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_data[11] <= io_cpu_writeBack_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_data[12] <= io_cpu_writeBack_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_data[13] <= io_cpu_writeBack_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_data[14] <= io_cpu_writeBack_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_data[15] <= io_cpu_writeBack_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_data[16] <= io_cpu_writeBack_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_data[17] <= io_cpu_writeBack_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_data[18] <= io_cpu_writeBack_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_data[19] <= io_cpu_writeBack_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_data[20] <= io_cpu_writeBack_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_data[21] <= io_cpu_writeBack_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_data[22] <= io_cpu_writeBack_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_data[23] <= io_cpu_writeBack_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_data[24] <= io_cpu_writeBack_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_data[25] <= io_cpu_writeBack_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_data[26] <= io_cpu_writeBack_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_data[27] <= io_cpu_writeBack_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_data[28] <= io_cpu_writeBack_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_data[29] <= io_cpu_writeBack_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_data[30] <= io_cpu_writeBack_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_data[31] <= io_cpu_writeBack_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_address[0] => ~NO_FANOUT~
io_cpu_writeBack_address[1] => ~NO_FANOUT~
io_cpu_writeBack_address[2] => ~NO_FANOUT~
io_cpu_writeBack_address[3] => ~NO_FANOUT~
io_cpu_writeBack_address[4] => ~NO_FANOUT~
io_cpu_writeBack_address[5] => ~NO_FANOUT~
io_cpu_writeBack_address[6] => ~NO_FANOUT~
io_cpu_writeBack_address[7] => ~NO_FANOUT~
io_cpu_writeBack_address[8] => ~NO_FANOUT~
io_cpu_writeBack_address[9] => ~NO_FANOUT~
io_cpu_writeBack_address[10] => ~NO_FANOUT~
io_cpu_writeBack_address[11] => ~NO_FANOUT~
io_cpu_writeBack_address[12] => ~NO_FANOUT~
io_cpu_writeBack_address[13] => ~NO_FANOUT~
io_cpu_writeBack_address[14] => ~NO_FANOUT~
io_cpu_writeBack_address[15] => ~NO_FANOUT~
io_cpu_writeBack_address[16] => ~NO_FANOUT~
io_cpu_writeBack_address[17] => ~NO_FANOUT~
io_cpu_writeBack_address[18] => ~NO_FANOUT~
io_cpu_writeBack_address[19] => ~NO_FANOUT~
io_cpu_writeBack_address[20] => ~NO_FANOUT~
io_cpu_writeBack_address[21] => ~NO_FANOUT~
io_cpu_writeBack_address[22] => ~NO_FANOUT~
io_cpu_writeBack_address[23] => ~NO_FANOUT~
io_cpu_writeBack_address[24] => ~NO_FANOUT~
io_cpu_writeBack_address[25] => ~NO_FANOUT~
io_cpu_writeBack_address[26] => ~NO_FANOUT~
io_cpu_writeBack_address[27] => ~NO_FANOUT~
io_cpu_writeBack_address[28] => ~NO_FANOUT~
io_cpu_writeBack_address[29] => ~NO_FANOUT~
io_cpu_writeBack_address[30] => ~NO_FANOUT~
io_cpu_writeBack_address[31] => ~NO_FANOUT~
io_cpu_writeBack_mmuException <= io_cpu_writeBack_mmuException.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_unalignedAccess <= io_cpu_writeBack_unalignedAccess.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_accessError <= io_cpu_writeBack_accessError.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_redo <= io_cpu_redo.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_flush_valid => _zz_16_.IN1
io_cpu_flush_ready <= _zz_16_.DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_valid <= io_mem_cmd_valid.DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_ready => always25.DATAB
io_mem_cmd_ready => always25.IN1
io_mem_cmd_ready => stageB_memCmdSent.OUTPUTSELECT
io_mem_cmd_ready => stageB_loaderValid.DATAA
io_mem_cmd_payload_wr <= io_mem_cmd_payload_wr.DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[0] <= <GND>
io_mem_cmd_payload_address[1] <= <GND>
io_mem_cmd_payload_address[2] <= io_mem_cmd_payload_address.DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[3] <= io_mem_cmd_payload_address.DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[4] <= io_mem_cmd_payload_address.DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[5] <= stageB_mmuRsp_physicalAddress[5].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[6] <= stageB_mmuRsp_physicalAddress[6].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[7] <= stageB_mmuRsp_physicalAddress[7].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[8] <= stageB_mmuRsp_physicalAddress[8].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[9] <= stageB_mmuRsp_physicalAddress[9].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[10] <= stageB_mmuRsp_physicalAddress[10].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[11] <= stageB_mmuRsp_physicalAddress[11].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[12] <= stageB_mmuRsp_physicalAddress[12].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[13] <= stageB_mmuRsp_physicalAddress[13].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[14] <= stageB_mmuRsp_physicalAddress[14].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[15] <= stageB_mmuRsp_physicalAddress[15].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[16] <= stageB_mmuRsp_physicalAddress[16].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[17] <= stageB_mmuRsp_physicalAddress[17].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[18] <= stageB_mmuRsp_physicalAddress[18].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[19] <= stageB_mmuRsp_physicalAddress[19].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[20] <= stageB_mmuRsp_physicalAddress[20].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[21] <= stageB_mmuRsp_physicalAddress[21].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[22] <= stageB_mmuRsp_physicalAddress[22].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[23] <= stageB_mmuRsp_physicalAddress[23].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[24] <= stageB_mmuRsp_physicalAddress[24].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[25] <= stageB_mmuRsp_physicalAddress[25].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[26] <= stageB_mmuRsp_physicalAddress[26].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[27] <= stageB_mmuRsp_physicalAddress[27].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[28] <= stageB_mmuRsp_physicalAddress[28].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[29] <= stageB_mmuRsp_physicalAddress[29].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[30] <= stageB_mmuRsp_physicalAddress[30].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[31] <= stageB_mmuRsp_physicalAddress[31].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_data[0] <= stageB_request_data[0].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_data[1] <= stageB_request_data[1].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_data[2] <= stageB_request_data[2].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_data[3] <= stageB_request_data[3].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_data[4] <= stageB_request_data[4].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_data[5] <= stageB_request_data[5].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_data[6] <= stageB_request_data[6].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_data[7] <= stageB_request_data[7].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_data[8] <= stageB_request_data[8].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_data[9] <= stageB_request_data[9].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_data[10] <= stageB_request_data[10].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_data[11] <= stageB_request_data[11].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_data[12] <= stageB_request_data[12].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_data[13] <= stageB_request_data[13].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_data[14] <= stageB_request_data[14].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_data[15] <= stageB_request_data[15].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_data[16] <= stageB_request_data[16].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_data[17] <= stageB_request_data[17].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_data[18] <= stageB_request_data[18].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_data[19] <= stageB_request_data[19].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_data[20] <= stageB_request_data[20].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_data[21] <= stageB_request_data[21].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_data[22] <= stageB_request_data[22].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_data[23] <= stageB_request_data[23].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_data[24] <= stageB_request_data[24].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_data[25] <= stageB_request_data[25].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_data[26] <= stageB_request_data[26].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_data[27] <= stageB_request_data[27].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_data[28] <= stageB_request_data[28].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_data[29] <= stageB_request_data[29].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_data[30] <= stageB_request_data[30].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_data[31] <= stageB_request_data[31].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_mask[0] <= stageB_mask[0].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_mask[1] <= stageB_mask[1].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_mask[2] <= stageB_mask[2].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_mask[3] <= stageB_mask[3].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_length[0] <= io_mem_cmd_payload_length.DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_length[1] <= io_mem_cmd_payload_length.DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_length[2] <= io_mem_cmd_payload_length.DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_last <= <VCC>
io_mem_rsp_valid => _zz_15_.IN1
io_mem_rsp_valid => always25.DATAA
io_mem_rsp_valid => io_cpu_writeBack_accessError.IN0
io_mem_rsp_payload_data[0] => dataWriteCmd_payload_data[0].DATAB
io_mem_rsp_payload_data[0] => io_cpu_writeBack_data.DATAB
io_mem_rsp_payload_data[1] => dataWriteCmd_payload_data[1].DATAB
io_mem_rsp_payload_data[1] => io_cpu_writeBack_data.DATAB
io_mem_rsp_payload_data[2] => dataWriteCmd_payload_data[2].DATAB
io_mem_rsp_payload_data[2] => io_cpu_writeBack_data.DATAB
io_mem_rsp_payload_data[3] => dataWriteCmd_payload_data[3].DATAB
io_mem_rsp_payload_data[3] => io_cpu_writeBack_data.DATAB
io_mem_rsp_payload_data[4] => dataWriteCmd_payload_data[4].DATAB
io_mem_rsp_payload_data[4] => io_cpu_writeBack_data.DATAB
io_mem_rsp_payload_data[5] => dataWriteCmd_payload_data[5].DATAB
io_mem_rsp_payload_data[5] => io_cpu_writeBack_data.DATAB
io_mem_rsp_payload_data[6] => dataWriteCmd_payload_data[6].DATAB
io_mem_rsp_payload_data[6] => io_cpu_writeBack_data.DATAB
io_mem_rsp_payload_data[7] => dataWriteCmd_payload_data[7].DATAB
io_mem_rsp_payload_data[7] => io_cpu_writeBack_data.DATAB
io_mem_rsp_payload_data[8] => dataWriteCmd_payload_data[8].DATAB
io_mem_rsp_payload_data[8] => io_cpu_writeBack_data.DATAB
io_mem_rsp_payload_data[9] => dataWriteCmd_payload_data[9].DATAB
io_mem_rsp_payload_data[9] => io_cpu_writeBack_data.DATAB
io_mem_rsp_payload_data[10] => dataWriteCmd_payload_data[10].DATAB
io_mem_rsp_payload_data[10] => io_cpu_writeBack_data.DATAB
io_mem_rsp_payload_data[11] => dataWriteCmd_payload_data[11].DATAB
io_mem_rsp_payload_data[11] => io_cpu_writeBack_data.DATAB
io_mem_rsp_payload_data[12] => dataWriteCmd_payload_data[12].DATAB
io_mem_rsp_payload_data[12] => io_cpu_writeBack_data.DATAB
io_mem_rsp_payload_data[13] => dataWriteCmd_payload_data[13].DATAB
io_mem_rsp_payload_data[13] => io_cpu_writeBack_data.DATAB
io_mem_rsp_payload_data[14] => dataWriteCmd_payload_data[14].DATAB
io_mem_rsp_payload_data[14] => io_cpu_writeBack_data.DATAB
io_mem_rsp_payload_data[15] => dataWriteCmd_payload_data[15].DATAB
io_mem_rsp_payload_data[15] => io_cpu_writeBack_data.DATAB
io_mem_rsp_payload_data[16] => dataWriteCmd_payload_data[16].DATAB
io_mem_rsp_payload_data[16] => io_cpu_writeBack_data.DATAB
io_mem_rsp_payload_data[17] => dataWriteCmd_payload_data[17].DATAB
io_mem_rsp_payload_data[17] => io_cpu_writeBack_data.DATAB
io_mem_rsp_payload_data[18] => dataWriteCmd_payload_data[18].DATAB
io_mem_rsp_payload_data[18] => io_cpu_writeBack_data.DATAB
io_mem_rsp_payload_data[19] => dataWriteCmd_payload_data[19].DATAB
io_mem_rsp_payload_data[19] => io_cpu_writeBack_data.DATAB
io_mem_rsp_payload_data[20] => dataWriteCmd_payload_data[20].DATAB
io_mem_rsp_payload_data[20] => io_cpu_writeBack_data.DATAB
io_mem_rsp_payload_data[21] => dataWriteCmd_payload_data[21].DATAB
io_mem_rsp_payload_data[21] => io_cpu_writeBack_data.DATAB
io_mem_rsp_payload_data[22] => dataWriteCmd_payload_data[22].DATAB
io_mem_rsp_payload_data[22] => io_cpu_writeBack_data.DATAB
io_mem_rsp_payload_data[23] => dataWriteCmd_payload_data[23].DATAB
io_mem_rsp_payload_data[23] => io_cpu_writeBack_data.DATAB
io_mem_rsp_payload_data[24] => dataWriteCmd_payload_data[24].DATAB
io_mem_rsp_payload_data[24] => io_cpu_writeBack_data.DATAB
io_mem_rsp_payload_data[25] => dataWriteCmd_payload_data[25].DATAB
io_mem_rsp_payload_data[25] => io_cpu_writeBack_data.DATAB
io_mem_rsp_payload_data[26] => dataWriteCmd_payload_data[26].DATAB
io_mem_rsp_payload_data[26] => io_cpu_writeBack_data.DATAB
io_mem_rsp_payload_data[27] => dataWriteCmd_payload_data[27].DATAB
io_mem_rsp_payload_data[27] => io_cpu_writeBack_data.DATAB
io_mem_rsp_payload_data[28] => dataWriteCmd_payload_data[28].DATAB
io_mem_rsp_payload_data[28] => io_cpu_writeBack_data.DATAB
io_mem_rsp_payload_data[29] => dataWriteCmd_payload_data[29].DATAB
io_mem_rsp_payload_data[29] => io_cpu_writeBack_data.DATAB
io_mem_rsp_payload_data[30] => dataWriteCmd_payload_data[30].DATAB
io_mem_rsp_payload_data[30] => io_cpu_writeBack_data.DATAB
io_mem_rsp_payload_data[31] => dataWriteCmd_payload_data[31].DATAB
io_mem_rsp_payload_data[31] => io_cpu_writeBack_data.DATAB
io_mem_rsp_payload_error => tagsWriteCmd_payload_data_error.IN1
io_mem_rsp_payload_error => io_cpu_writeBack_accessError.IN1
clk => ways_0_tags.we_a.CLK
clk => ways_0_tags.waddr_a[6].CLK
clk => ways_0_tags.waddr_a[5].CLK
clk => ways_0_tags.waddr_a[4].CLK
clk => ways_0_tags.waddr_a[3].CLK
clk => ways_0_tags.waddr_a[2].CLK
clk => ways_0_tags.waddr_a[1].CLK
clk => ways_0_tags.waddr_a[0].CLK
clk => ways_0_tags.data_a[21].CLK
clk => ways_0_tags.data_a[20].CLK
clk => ways_0_tags.data_a[19].CLK
clk => ways_0_tags.data_a[18].CLK
clk => ways_0_tags.data_a[17].CLK
clk => ways_0_tags.data_a[16].CLK
clk => ways_0_tags.data_a[15].CLK
clk => ways_0_tags.data_a[14].CLK
clk => ways_0_tags.data_a[13].CLK
clk => ways_0_tags.data_a[12].CLK
clk => ways_0_tags.data_a[11].CLK
clk => ways_0_tags.data_a[10].CLK
clk => ways_0_tags.data_a[9].CLK
clk => ways_0_tags.data_a[8].CLK
clk => ways_0_tags.data_a[7].CLK
clk => ways_0_tags.data_a[6].CLK
clk => ways_0_tags.data_a[5].CLK
clk => ways_0_tags.data_a[4].CLK
clk => ways_0_tags.data_a[3].CLK
clk => ways_0_tags.data_a[2].CLK
clk => ways_0_tags.data_a[1].CLK
clk => ways_0_tags.data_a[0].CLK
clk => ways_0_data_symbol0.we_a.CLK
clk => ways_0_data_symbol0.waddr_a[9].CLK
clk => ways_0_data_symbol0.waddr_a[8].CLK
clk => ways_0_data_symbol0.waddr_a[7].CLK
clk => ways_0_data_symbol0.waddr_a[6].CLK
clk => ways_0_data_symbol0.waddr_a[5].CLK
clk => ways_0_data_symbol0.waddr_a[4].CLK
clk => ways_0_data_symbol0.waddr_a[3].CLK
clk => ways_0_data_symbol0.waddr_a[2].CLK
clk => ways_0_data_symbol0.waddr_a[1].CLK
clk => ways_0_data_symbol0.waddr_a[0].CLK
clk => ways_0_data_symbol0.data_a[7].CLK
clk => ways_0_data_symbol0.data_a[6].CLK
clk => ways_0_data_symbol0.data_a[5].CLK
clk => ways_0_data_symbol0.data_a[4].CLK
clk => ways_0_data_symbol0.data_a[3].CLK
clk => ways_0_data_symbol0.data_a[2].CLK
clk => ways_0_data_symbol0.data_a[1].CLK
clk => ways_0_data_symbol0.data_a[0].CLK
clk => ways_0_data_symbol1.we_a.CLK
clk => ways_0_data_symbol1.waddr_a[9].CLK
clk => ways_0_data_symbol1.waddr_a[8].CLK
clk => ways_0_data_symbol1.waddr_a[7].CLK
clk => ways_0_data_symbol1.waddr_a[6].CLK
clk => ways_0_data_symbol1.waddr_a[5].CLK
clk => ways_0_data_symbol1.waddr_a[4].CLK
clk => ways_0_data_symbol1.waddr_a[3].CLK
clk => ways_0_data_symbol1.waddr_a[2].CLK
clk => ways_0_data_symbol1.waddr_a[1].CLK
clk => ways_0_data_symbol1.waddr_a[0].CLK
clk => ways_0_data_symbol1.data_a[7].CLK
clk => ways_0_data_symbol1.data_a[6].CLK
clk => ways_0_data_symbol1.data_a[5].CLK
clk => ways_0_data_symbol1.data_a[4].CLK
clk => ways_0_data_symbol1.data_a[3].CLK
clk => ways_0_data_symbol1.data_a[2].CLK
clk => ways_0_data_symbol1.data_a[1].CLK
clk => ways_0_data_symbol1.data_a[0].CLK
clk => ways_0_data_symbol2.we_a.CLK
clk => ways_0_data_symbol2.waddr_a[9].CLK
clk => ways_0_data_symbol2.waddr_a[8].CLK
clk => ways_0_data_symbol2.waddr_a[7].CLK
clk => ways_0_data_symbol2.waddr_a[6].CLK
clk => ways_0_data_symbol2.waddr_a[5].CLK
clk => ways_0_data_symbol2.waddr_a[4].CLK
clk => ways_0_data_symbol2.waddr_a[3].CLK
clk => ways_0_data_symbol2.waddr_a[2].CLK
clk => ways_0_data_symbol2.waddr_a[1].CLK
clk => ways_0_data_symbol2.waddr_a[0].CLK
clk => ways_0_data_symbol2.data_a[7].CLK
clk => ways_0_data_symbol2.data_a[6].CLK
clk => ways_0_data_symbol2.data_a[5].CLK
clk => ways_0_data_symbol2.data_a[4].CLK
clk => ways_0_data_symbol2.data_a[3].CLK
clk => ways_0_data_symbol2.data_a[2].CLK
clk => ways_0_data_symbol2.data_a[1].CLK
clk => ways_0_data_symbol2.data_a[0].CLK
clk => ways_0_data_symbol3.we_a.CLK
clk => ways_0_data_symbol3.waddr_a[9].CLK
clk => ways_0_data_symbol3.waddr_a[8].CLK
clk => ways_0_data_symbol3.waddr_a[7].CLK
clk => ways_0_data_symbol3.waddr_a[6].CLK
clk => ways_0_data_symbol3.waddr_a[5].CLK
clk => ways_0_data_symbol3.waddr_a[4].CLK
clk => ways_0_data_symbol3.waddr_a[3].CLK
clk => ways_0_data_symbol3.waddr_a[2].CLK
clk => ways_0_data_symbol3.waddr_a[1].CLK
clk => ways_0_data_symbol3.waddr_a[0].CLK
clk => ways_0_data_symbol3.data_a[7].CLK
clk => ways_0_data_symbol3.data_a[6].CLK
clk => ways_0_data_symbol3.data_a[5].CLK
clk => ways_0_data_symbol3.data_a[4].CLK
clk => ways_0_data_symbol3.data_a[3].CLK
clk => ways_0_data_symbol3.data_a[2].CLK
clk => ways_0_data_symbol3.data_a[1].CLK
clk => ways_0_data_symbol3.data_a[0].CLK
clk => loader_error.CLK
clk => loader_waysAllocator[0].CLK
clk => loader_counter_value[0].CLK
clk => loader_counter_value[1].CLK
clk => loader_counter_value[2].CLK
clk => loader_valid.CLK
clk => stageB_memCmdSent.CLK
clk => stageB_mmuRsp_physicalAddress[0].CLK
clk => stageB_mmuRsp_physicalAddress[1].CLK
clk => stageB_mmuRsp_physicalAddress[2].CLK
clk => stageB_mmuRsp_physicalAddress[3].CLK
clk => stageB_mmuRsp_physicalAddress[4].CLK
clk => stageB_mmuRsp_physicalAddress[5].CLK
clk => stageB_mmuRsp_physicalAddress[6].CLK
clk => stageB_mmuRsp_physicalAddress[7].CLK
clk => stageB_mmuRsp_physicalAddress[8].CLK
clk => stageB_mmuRsp_physicalAddress[9].CLK
clk => stageB_mmuRsp_physicalAddress[10].CLK
clk => stageB_mmuRsp_physicalAddress[11].CLK
clk => stageB_mmuRsp_physicalAddress[12].CLK
clk => stageB_mmuRsp_physicalAddress[13].CLK
clk => stageB_mmuRsp_physicalAddress[14].CLK
clk => stageB_mmuRsp_physicalAddress[15].CLK
clk => stageB_mmuRsp_physicalAddress[16].CLK
clk => stageB_mmuRsp_physicalAddress[17].CLK
clk => stageB_mmuRsp_physicalAddress[18].CLK
clk => stageB_mmuRsp_physicalAddress[19].CLK
clk => stageB_mmuRsp_physicalAddress[20].CLK
clk => stageB_mmuRsp_physicalAddress[21].CLK
clk => stageB_mmuRsp_physicalAddress[22].CLK
clk => stageB_mmuRsp_physicalAddress[23].CLK
clk => stageB_mmuRsp_physicalAddress[24].CLK
clk => stageB_mmuRsp_physicalAddress[25].CLK
clk => stageB_mmuRsp_physicalAddress[26].CLK
clk => stageB_mmuRsp_physicalAddress[27].CLK
clk => stageB_mmuRsp_physicalAddress[28].CLK
clk => stageB_mmuRsp_physicalAddress[29].CLK
clk => stageB_mmuRsp_physicalAddress[30].CLK
clk => stageB_mmuRsp_physicalAddress[31].CLK
clk => stageB_flusher_valid.CLK
clk => stageB_colisions[0].CLK
clk => stageB_mask[0].CLK
clk => stageB_mask[1].CLK
clk => stageB_mask[2].CLK
clk => stageB_mask[3].CLK
clk => stageB_waysHits[0].CLK
clk => stageB_dataReadRsp_0[0].CLK
clk => stageB_dataReadRsp_0[1].CLK
clk => stageB_dataReadRsp_0[2].CLK
clk => stageB_dataReadRsp_0[3].CLK
clk => stageB_dataReadRsp_0[4].CLK
clk => stageB_dataReadRsp_0[5].CLK
clk => stageB_dataReadRsp_0[6].CLK
clk => stageB_dataReadRsp_0[7].CLK
clk => stageB_dataReadRsp_0[8].CLK
clk => stageB_dataReadRsp_0[9].CLK
clk => stageB_dataReadRsp_0[10].CLK
clk => stageB_dataReadRsp_0[11].CLK
clk => stageB_dataReadRsp_0[12].CLK
clk => stageB_dataReadRsp_0[13].CLK
clk => stageB_dataReadRsp_0[14].CLK
clk => stageB_dataReadRsp_0[15].CLK
clk => stageB_dataReadRsp_0[16].CLK
clk => stageB_dataReadRsp_0[17].CLK
clk => stageB_dataReadRsp_0[18].CLK
clk => stageB_dataReadRsp_0[19].CLK
clk => stageB_dataReadRsp_0[20].CLK
clk => stageB_dataReadRsp_0[21].CLK
clk => stageB_dataReadRsp_0[22].CLK
clk => stageB_dataReadRsp_0[23].CLK
clk => stageB_dataReadRsp_0[24].CLK
clk => stageB_dataReadRsp_0[25].CLK
clk => stageB_dataReadRsp_0[26].CLK
clk => stageB_dataReadRsp_0[27].CLK
clk => stageB_dataReadRsp_0[28].CLK
clk => stageB_dataReadRsp_0[29].CLK
clk => stageB_dataReadRsp_0[30].CLK
clk => stageB_dataReadRsp_0[31].CLK
clk => stageB_tagsReadRsp_0_error.CLK
clk => stageB_mmuRsp_refilling.CLK
clk => stageB_mmuRsp_exception.CLK
clk => stageB_mmuRsp_allowWrite.CLK
clk => stageB_mmuRsp_allowRead.CLK
clk => stageB_mmuRsp_isIoAccess.CLK
clk => stageB_request_size[0].CLK
clk => stageB_request_size[1].CLK
clk => stageB_request_data[0].CLK
clk => stageB_request_data[1].CLK
clk => stageB_request_data[2].CLK
clk => stageB_request_data[3].CLK
clk => stageB_request_data[4].CLK
clk => stageB_request_data[5].CLK
clk => stageB_request_data[6].CLK
clk => stageB_request_data[7].CLK
clk => stageB_request_data[8].CLK
clk => stageB_request_data[9].CLK
clk => stageB_request_data[10].CLK
clk => stageB_request_data[11].CLK
clk => stageB_request_data[12].CLK
clk => stageB_request_data[13].CLK
clk => stageB_request_data[14].CLK
clk => stageB_request_data[15].CLK
clk => stageB_request_data[16].CLK
clk => stageB_request_data[17].CLK
clk => stageB_request_data[18].CLK
clk => stageB_request_data[19].CLK
clk => stageB_request_data[20].CLK
clk => stageB_request_data[21].CLK
clk => stageB_request_data[22].CLK
clk => stageB_request_data[23].CLK
clk => stageB_request_data[24].CLK
clk => stageB_request_data[25].CLK
clk => stageB_request_data[26].CLK
clk => stageB_request_data[27].CLK
clk => stageB_request_data[28].CLK
clk => stageB_request_data[29].CLK
clk => stageB_request_data[30].CLK
clk => stageB_request_data[31].CLK
clk => stageB_request_wr.CLK
clk => stage0_colisions_regNextWhen[0].CLK
clk => stageA_mask[0].CLK
clk => stageA_mask[1].CLK
clk => stageA_mask[2].CLK
clk => stageA_mask[3].CLK
clk => stageA_request_size[0].CLK
clk => stageA_request_size[1].CLK
clk => stageA_request_data[0].CLK
clk => stageA_request_data[1].CLK
clk => stageA_request_data[2].CLK
clk => stageA_request_data[3].CLK
clk => stageA_request_data[4].CLK
clk => stageA_request_data[5].CLK
clk => stageA_request_data[6].CLK
clk => stageA_request_data[7].CLK
clk => stageA_request_data[8].CLK
clk => stageA_request_data[9].CLK
clk => stageA_request_data[10].CLK
clk => stageA_request_data[11].CLK
clk => stageA_request_data[12].CLK
clk => stageA_request_data[13].CLK
clk => stageA_request_data[14].CLK
clk => stageA_request_data[15].CLK
clk => stageA_request_data[16].CLK
clk => stageA_request_data[17].CLK
clk => stageA_request_data[18].CLK
clk => stageA_request_data[19].CLK
clk => stageA_request_data[20].CLK
clk => stageA_request_data[21].CLK
clk => stageA_request_data[22].CLK
clk => stageA_request_data[23].CLK
clk => stageA_request_data[24].CLK
clk => stageA_request_data[25].CLK
clk => stageA_request_data[26].CLK
clk => stageA_request_data[27].CLK
clk => stageA_request_data[28].CLK
clk => stageA_request_data[29].CLK
clk => stageA_request_data[30].CLK
clk => stageA_request_data[31].CLK
clk => stageA_request_wr.CLK
clk => _zz_27_[0].CLK
clk => _zz_27_[1].CLK
clk => _zz_27_[2].CLK
clk => _zz_27_[3].CLK
clk => _zz_27_[4].CLK
clk => _zz_27_[5].CLK
clk => _zz_27_[6].CLK
clk => _zz_27_[7].CLK
clk => _zz_26_[0].CLK
clk => _zz_26_[1].CLK
clk => _zz_26_[2].CLK
clk => _zz_26_[3].CLK
clk => _zz_26_[4].CLK
clk => _zz_26_[5].CLK
clk => _zz_26_[6].CLK
clk => _zz_26_[7].CLK
clk => _zz_25_[0].CLK
clk => _zz_25_[1].CLK
clk => _zz_25_[2].CLK
clk => _zz_25_[3].CLK
clk => _zz_25_[4].CLK
clk => _zz_25_[5].CLK
clk => _zz_25_[6].CLK
clk => _zz_25_[7].CLK
clk => _zz_24_[0].CLK
clk => _zz_24_[1].CLK
clk => _zz_24_[2].CLK
clk => _zz_24_[3].CLK
clk => _zz_24_[4].CLK
clk => _zz_24_[5].CLK
clk => _zz_24_[6].CLK
clk => _zz_24_[7].CLK
clk => _zz_10_[0].CLK
clk => _zz_10_[1].CLK
clk => _zz_10_[2].CLK
clk => _zz_10_[3].CLK
clk => _zz_10_[4].CLK
clk => _zz_10_[5].CLK
clk => _zz_10_[6].CLK
clk => _zz_10_[7].CLK
clk => _zz_10_[8].CLK
clk => _zz_10_[9].CLK
clk => _zz_10_[10].CLK
clk => _zz_10_[11].CLK
clk => _zz_10_[12].CLK
clk => _zz_10_[13].CLK
clk => _zz_10_[14].CLK
clk => _zz_10_[15].CLK
clk => _zz_10_[16].CLK
clk => _zz_10_[17].CLK
clk => _zz_10_[18].CLK
clk => _zz_10_[19].CLK
clk => _zz_10_[20].CLK
clk => _zz_10_[21].CLK
clk => ways_0_tags.CLK0
clk => ways_0_data_symbol0.CLK0
clk => ways_0_data_symbol1.CLK0
clk => ways_0_data_symbol2.CLK0
clk => ways_0_data_symbol3.CLK0
reset => stageB_flusher_valid.OUTPUTSELECT
reset => stageB_mmuRsp_physicalAddress.OUTPUTSELECT
reset => stageB_mmuRsp_physicalAddress.OUTPUTSELECT
reset => stageB_mmuRsp_physicalAddress.OUTPUTSELECT
reset => stageB_mmuRsp_physicalAddress.OUTPUTSELECT
reset => stageB_mmuRsp_physicalAddress.OUTPUTSELECT
reset => stageB_mmuRsp_physicalAddress.OUTPUTSELECT
reset => stageB_mmuRsp_physicalAddress.OUTPUTSELECT
reset => stageB_mmuRsp_physicalAddress.OUTPUTSELECT
reset => stageB_mmuRsp_physicalAddress.OUTPUTSELECT
reset => stageB_mmuRsp_physicalAddress.OUTPUTSELECT
reset => stageB_mmuRsp_physicalAddress.OUTPUTSELECT
reset => stageB_mmuRsp_physicalAddress.OUTPUTSELECT
reset => stageB_mmuRsp_physicalAddress.OUTPUTSELECT
reset => stageB_mmuRsp_physicalAddress.OUTPUTSELECT
reset => stageB_mmuRsp_physicalAddress.OUTPUTSELECT
reset => stageB_mmuRsp_physicalAddress.OUTPUTSELECT
reset => stageB_mmuRsp_physicalAddress.OUTPUTSELECT
reset => stageB_mmuRsp_physicalAddress.OUTPUTSELECT
reset => stageB_mmuRsp_physicalAddress.OUTPUTSELECT
reset => stageB_mmuRsp_physicalAddress.OUTPUTSELECT
reset => stageB_mmuRsp_physicalAddress.OUTPUTSELECT
reset => stageB_mmuRsp_physicalAddress.OUTPUTSELECT
reset => stageB_mmuRsp_physicalAddress.OUTPUTSELECT
reset => stageB_mmuRsp_physicalAddress.OUTPUTSELECT
reset => stageB_mmuRsp_physicalAddress.OUTPUTSELECT
reset => stageB_mmuRsp_physicalAddress.OUTPUTSELECT
reset => stageB_mmuRsp_physicalAddress.OUTPUTSELECT
reset => stageB_mmuRsp_physicalAddress.OUTPUTSELECT
reset => stageB_mmuRsp_physicalAddress.OUTPUTSELECT
reset => stageB_mmuRsp_physicalAddress.OUTPUTSELECT
reset => stageB_mmuRsp_physicalAddress.OUTPUTSELECT
reset => stageB_mmuRsp_physicalAddress.OUTPUTSELECT
reset => stageB_memCmdSent.OUTPUTSELECT
reset => loader_valid.OUTPUTSELECT
reset => loader_counter_value.OUTPUTSELECT
reset => loader_counter_value.OUTPUTSELECT
reset => loader_counter_value.OUTPUTSELECT
reset => loader_error.OUTPUTSELECT
reset => loader_waysAllocator[0].ENA


|terasic_de10lite|ALTPLL:ALTPLL
inclk[0] => altpll_8ir:auto_generated.inclk[0]
inclk[1] => altpll_8ir:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
clk[5] <= clk[5].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= altpll_8ir:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|terasic_de10lite|ALTPLL:ALTPLL|altpll_8ir:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
clk[5] <= <GND>
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= pll1.LOCKED


|terasic_de10lite|altsyncram:mem_1[0][31]__1
wren_a => altsyncram_mdg1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_mdg1:auto_generated.data_a[0]
data_a[1] => altsyncram_mdg1:auto_generated.data_a[1]
data_a[2] => altsyncram_mdg1:auto_generated.data_a[2]
data_a[3] => altsyncram_mdg1:auto_generated.data_a[3]
data_a[4] => altsyncram_mdg1:auto_generated.data_a[4]
data_a[5] => altsyncram_mdg1:auto_generated.data_a[5]
data_a[6] => altsyncram_mdg1:auto_generated.data_a[6]
data_a[7] => altsyncram_mdg1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_mdg1:auto_generated.address_a[0]
address_a[1] => altsyncram_mdg1:auto_generated.address_a[1]
address_a[2] => altsyncram_mdg1:auto_generated.address_a[2]
address_a[3] => altsyncram_mdg1:auto_generated.address_a[3]
address_a[4] => altsyncram_mdg1:auto_generated.address_a[4]
address_a[5] => altsyncram_mdg1:auto_generated.address_a[5]
address_a[6] => altsyncram_mdg1:auto_generated.address_a[6]
address_a[7] => altsyncram_mdg1:auto_generated.address_a[7]
address_a[8] => altsyncram_mdg1:auto_generated.address_a[8]
address_a[9] => altsyncram_mdg1:auto_generated.address_a[9]
address_a[10] => altsyncram_mdg1:auto_generated.address_a[10]
address_b[0] => altsyncram_mdg1:auto_generated.address_b[0]
address_b[1] => altsyncram_mdg1:auto_generated.address_b[1]
address_b[2] => altsyncram_mdg1:auto_generated.address_b[2]
address_b[3] => altsyncram_mdg1:auto_generated.address_b[3]
address_b[4] => altsyncram_mdg1:auto_generated.address_b[4]
address_b[5] => altsyncram_mdg1:auto_generated.address_b[5]
address_b[6] => altsyncram_mdg1:auto_generated.address_b[6]
address_b[7] => altsyncram_mdg1:auto_generated.address_b[7]
address_b[8] => altsyncram_mdg1:auto_generated.address_b[8]
address_b[9] => altsyncram_mdg1:auto_generated.address_b[9]
address_b[10] => altsyncram_mdg1:auto_generated.address_b[10]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_mdg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_mdg1:auto_generated.q_b[0]
q_b[1] <= altsyncram_mdg1:auto_generated.q_b[1]
q_b[2] <= altsyncram_mdg1:auto_generated.q_b[2]
q_b[3] <= altsyncram_mdg1:auto_generated.q_b[3]
q_b[4] <= altsyncram_mdg1:auto_generated.q_b[4]
q_b[5] <= altsyncram_mdg1:auto_generated.q_b[5]
q_b[6] <= altsyncram_mdg1:auto_generated.q_b[6]
q_b[7] <= altsyncram_mdg1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|terasic_de10lite|altsyncram:mem_1[0][31]__1|altsyncram_mdg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|terasic_de10lite|altsyncram:mem_1[0][23]__2
wren_a => altsyncram_mdg1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_mdg1:auto_generated.data_a[0]
data_a[1] => altsyncram_mdg1:auto_generated.data_a[1]
data_a[2] => altsyncram_mdg1:auto_generated.data_a[2]
data_a[3] => altsyncram_mdg1:auto_generated.data_a[3]
data_a[4] => altsyncram_mdg1:auto_generated.data_a[4]
data_a[5] => altsyncram_mdg1:auto_generated.data_a[5]
data_a[6] => altsyncram_mdg1:auto_generated.data_a[6]
data_a[7] => altsyncram_mdg1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_mdg1:auto_generated.address_a[0]
address_a[1] => altsyncram_mdg1:auto_generated.address_a[1]
address_a[2] => altsyncram_mdg1:auto_generated.address_a[2]
address_a[3] => altsyncram_mdg1:auto_generated.address_a[3]
address_a[4] => altsyncram_mdg1:auto_generated.address_a[4]
address_a[5] => altsyncram_mdg1:auto_generated.address_a[5]
address_a[6] => altsyncram_mdg1:auto_generated.address_a[6]
address_a[7] => altsyncram_mdg1:auto_generated.address_a[7]
address_a[8] => altsyncram_mdg1:auto_generated.address_a[8]
address_a[9] => altsyncram_mdg1:auto_generated.address_a[9]
address_a[10] => altsyncram_mdg1:auto_generated.address_a[10]
address_b[0] => altsyncram_mdg1:auto_generated.address_b[0]
address_b[1] => altsyncram_mdg1:auto_generated.address_b[1]
address_b[2] => altsyncram_mdg1:auto_generated.address_b[2]
address_b[3] => altsyncram_mdg1:auto_generated.address_b[3]
address_b[4] => altsyncram_mdg1:auto_generated.address_b[4]
address_b[5] => altsyncram_mdg1:auto_generated.address_b[5]
address_b[6] => altsyncram_mdg1:auto_generated.address_b[6]
address_b[7] => altsyncram_mdg1:auto_generated.address_b[7]
address_b[8] => altsyncram_mdg1:auto_generated.address_b[8]
address_b[9] => altsyncram_mdg1:auto_generated.address_b[9]
address_b[10] => altsyncram_mdg1:auto_generated.address_b[10]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_mdg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_mdg1:auto_generated.q_b[0]
q_b[1] <= altsyncram_mdg1:auto_generated.q_b[1]
q_b[2] <= altsyncram_mdg1:auto_generated.q_b[2]
q_b[3] <= altsyncram_mdg1:auto_generated.q_b[3]
q_b[4] <= altsyncram_mdg1:auto_generated.q_b[4]
q_b[5] <= altsyncram_mdg1:auto_generated.q_b[5]
q_b[6] <= altsyncram_mdg1:auto_generated.q_b[6]
q_b[7] <= altsyncram_mdg1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|terasic_de10lite|altsyncram:mem_1[0][23]__2|altsyncram_mdg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|terasic_de10lite|altsyncram:mem_1[0][15]__3
wren_a => altsyncram_mdg1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_mdg1:auto_generated.data_a[0]
data_a[1] => altsyncram_mdg1:auto_generated.data_a[1]
data_a[2] => altsyncram_mdg1:auto_generated.data_a[2]
data_a[3] => altsyncram_mdg1:auto_generated.data_a[3]
data_a[4] => altsyncram_mdg1:auto_generated.data_a[4]
data_a[5] => altsyncram_mdg1:auto_generated.data_a[5]
data_a[6] => altsyncram_mdg1:auto_generated.data_a[6]
data_a[7] => altsyncram_mdg1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_mdg1:auto_generated.address_a[0]
address_a[1] => altsyncram_mdg1:auto_generated.address_a[1]
address_a[2] => altsyncram_mdg1:auto_generated.address_a[2]
address_a[3] => altsyncram_mdg1:auto_generated.address_a[3]
address_a[4] => altsyncram_mdg1:auto_generated.address_a[4]
address_a[5] => altsyncram_mdg1:auto_generated.address_a[5]
address_a[6] => altsyncram_mdg1:auto_generated.address_a[6]
address_a[7] => altsyncram_mdg1:auto_generated.address_a[7]
address_a[8] => altsyncram_mdg1:auto_generated.address_a[8]
address_a[9] => altsyncram_mdg1:auto_generated.address_a[9]
address_a[10] => altsyncram_mdg1:auto_generated.address_a[10]
address_b[0] => altsyncram_mdg1:auto_generated.address_b[0]
address_b[1] => altsyncram_mdg1:auto_generated.address_b[1]
address_b[2] => altsyncram_mdg1:auto_generated.address_b[2]
address_b[3] => altsyncram_mdg1:auto_generated.address_b[3]
address_b[4] => altsyncram_mdg1:auto_generated.address_b[4]
address_b[5] => altsyncram_mdg1:auto_generated.address_b[5]
address_b[6] => altsyncram_mdg1:auto_generated.address_b[6]
address_b[7] => altsyncram_mdg1:auto_generated.address_b[7]
address_b[8] => altsyncram_mdg1:auto_generated.address_b[8]
address_b[9] => altsyncram_mdg1:auto_generated.address_b[9]
address_b[10] => altsyncram_mdg1:auto_generated.address_b[10]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_mdg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_mdg1:auto_generated.q_b[0]
q_b[1] <= altsyncram_mdg1:auto_generated.q_b[1]
q_b[2] <= altsyncram_mdg1:auto_generated.q_b[2]
q_b[3] <= altsyncram_mdg1:auto_generated.q_b[3]
q_b[4] <= altsyncram_mdg1:auto_generated.q_b[4]
q_b[5] <= altsyncram_mdg1:auto_generated.q_b[5]
q_b[6] <= altsyncram_mdg1:auto_generated.q_b[6]
q_b[7] <= altsyncram_mdg1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|terasic_de10lite|altsyncram:mem_1[0][15]__3|altsyncram_mdg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|terasic_de10lite|altsyncram:mem_1[0][7]__4
wren_a => altsyncram_mdg1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_mdg1:auto_generated.data_a[0]
data_a[1] => altsyncram_mdg1:auto_generated.data_a[1]
data_a[2] => altsyncram_mdg1:auto_generated.data_a[2]
data_a[3] => altsyncram_mdg1:auto_generated.data_a[3]
data_a[4] => altsyncram_mdg1:auto_generated.data_a[4]
data_a[5] => altsyncram_mdg1:auto_generated.data_a[5]
data_a[6] => altsyncram_mdg1:auto_generated.data_a[6]
data_a[7] => altsyncram_mdg1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_mdg1:auto_generated.address_a[0]
address_a[1] => altsyncram_mdg1:auto_generated.address_a[1]
address_a[2] => altsyncram_mdg1:auto_generated.address_a[2]
address_a[3] => altsyncram_mdg1:auto_generated.address_a[3]
address_a[4] => altsyncram_mdg1:auto_generated.address_a[4]
address_a[5] => altsyncram_mdg1:auto_generated.address_a[5]
address_a[6] => altsyncram_mdg1:auto_generated.address_a[6]
address_a[7] => altsyncram_mdg1:auto_generated.address_a[7]
address_a[8] => altsyncram_mdg1:auto_generated.address_a[8]
address_a[9] => altsyncram_mdg1:auto_generated.address_a[9]
address_a[10] => altsyncram_mdg1:auto_generated.address_a[10]
address_b[0] => altsyncram_mdg1:auto_generated.address_b[0]
address_b[1] => altsyncram_mdg1:auto_generated.address_b[1]
address_b[2] => altsyncram_mdg1:auto_generated.address_b[2]
address_b[3] => altsyncram_mdg1:auto_generated.address_b[3]
address_b[4] => altsyncram_mdg1:auto_generated.address_b[4]
address_b[5] => altsyncram_mdg1:auto_generated.address_b[5]
address_b[6] => altsyncram_mdg1:auto_generated.address_b[6]
address_b[7] => altsyncram_mdg1:auto_generated.address_b[7]
address_b[8] => altsyncram_mdg1:auto_generated.address_b[8]
address_b[9] => altsyncram_mdg1:auto_generated.address_b[9]
address_b[10] => altsyncram_mdg1:auto_generated.address_b[10]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_mdg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_mdg1:auto_generated.q_b[0]
q_b[1] <= altsyncram_mdg1:auto_generated.q_b[1]
q_b[2] <= altsyncram_mdg1:auto_generated.q_b[2]
q_b[3] <= altsyncram_mdg1:auto_generated.q_b[3]
q_b[4] <= altsyncram_mdg1:auto_generated.q_b[4]
q_b[5] <= altsyncram_mdg1:auto_generated.q_b[5]
q_b[6] <= altsyncram_mdg1:auto_generated.q_b[6]
q_b[7] <= altsyncram_mdg1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|terasic_de10lite|altsyncram:mem_1[0][7]__4|altsyncram_mdg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|terasic_de10lite|altsyncram:mem_2[0][31]__5
wren_a => altsyncram_6eg1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_6eg1:auto_generated.data_a[0]
data_a[1] => altsyncram_6eg1:auto_generated.data_a[1]
data_a[2] => altsyncram_6eg1:auto_generated.data_a[2]
data_a[3] => altsyncram_6eg1:auto_generated.data_a[3]
data_a[4] => altsyncram_6eg1:auto_generated.data_a[4]
data_a[5] => altsyncram_6eg1:auto_generated.data_a[5]
data_a[6] => altsyncram_6eg1:auto_generated.data_a[6]
data_a[7] => altsyncram_6eg1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_6eg1:auto_generated.address_a[0]
address_a[1] => altsyncram_6eg1:auto_generated.address_a[1]
address_a[2] => altsyncram_6eg1:auto_generated.address_a[2]
address_a[3] => altsyncram_6eg1:auto_generated.address_a[3]
address_a[4] => altsyncram_6eg1:auto_generated.address_a[4]
address_a[5] => altsyncram_6eg1:auto_generated.address_a[5]
address_a[6] => altsyncram_6eg1:auto_generated.address_a[6]
address_a[7] => altsyncram_6eg1:auto_generated.address_a[7]
address_a[8] => altsyncram_6eg1:auto_generated.address_a[8]
address_a[9] => altsyncram_6eg1:auto_generated.address_a[9]
address_a[10] => altsyncram_6eg1:auto_generated.address_a[10]
address_a[11] => altsyncram_6eg1:auto_generated.address_a[11]
address_a[12] => altsyncram_6eg1:auto_generated.address_a[12]
address_b[0] => altsyncram_6eg1:auto_generated.address_b[0]
address_b[1] => altsyncram_6eg1:auto_generated.address_b[1]
address_b[2] => altsyncram_6eg1:auto_generated.address_b[2]
address_b[3] => altsyncram_6eg1:auto_generated.address_b[3]
address_b[4] => altsyncram_6eg1:auto_generated.address_b[4]
address_b[5] => altsyncram_6eg1:auto_generated.address_b[5]
address_b[6] => altsyncram_6eg1:auto_generated.address_b[6]
address_b[7] => altsyncram_6eg1:auto_generated.address_b[7]
address_b[8] => altsyncram_6eg1:auto_generated.address_b[8]
address_b[9] => altsyncram_6eg1:auto_generated.address_b[9]
address_b[10] => altsyncram_6eg1:auto_generated.address_b[10]
address_b[11] => altsyncram_6eg1:auto_generated.address_b[11]
address_b[12] => altsyncram_6eg1:auto_generated.address_b[12]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_6eg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_6eg1:auto_generated.q_b[0]
q_b[1] <= altsyncram_6eg1:auto_generated.q_b[1]
q_b[2] <= altsyncram_6eg1:auto_generated.q_b[2]
q_b[3] <= altsyncram_6eg1:auto_generated.q_b[3]
q_b[4] <= altsyncram_6eg1:auto_generated.q_b[4]
q_b[5] <= altsyncram_6eg1:auto_generated.q_b[5]
q_b[6] <= altsyncram_6eg1:auto_generated.q_b[6]
q_b[7] <= altsyncram_6eg1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|terasic_de10lite|altsyncram:mem_2[0][31]__5|altsyncram_6eg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|terasic_de10lite|altsyncram:mem_2[0][23]__6
wren_a => altsyncram_6eg1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_6eg1:auto_generated.data_a[0]
data_a[1] => altsyncram_6eg1:auto_generated.data_a[1]
data_a[2] => altsyncram_6eg1:auto_generated.data_a[2]
data_a[3] => altsyncram_6eg1:auto_generated.data_a[3]
data_a[4] => altsyncram_6eg1:auto_generated.data_a[4]
data_a[5] => altsyncram_6eg1:auto_generated.data_a[5]
data_a[6] => altsyncram_6eg1:auto_generated.data_a[6]
data_a[7] => altsyncram_6eg1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_6eg1:auto_generated.address_a[0]
address_a[1] => altsyncram_6eg1:auto_generated.address_a[1]
address_a[2] => altsyncram_6eg1:auto_generated.address_a[2]
address_a[3] => altsyncram_6eg1:auto_generated.address_a[3]
address_a[4] => altsyncram_6eg1:auto_generated.address_a[4]
address_a[5] => altsyncram_6eg1:auto_generated.address_a[5]
address_a[6] => altsyncram_6eg1:auto_generated.address_a[6]
address_a[7] => altsyncram_6eg1:auto_generated.address_a[7]
address_a[8] => altsyncram_6eg1:auto_generated.address_a[8]
address_a[9] => altsyncram_6eg1:auto_generated.address_a[9]
address_a[10] => altsyncram_6eg1:auto_generated.address_a[10]
address_a[11] => altsyncram_6eg1:auto_generated.address_a[11]
address_a[12] => altsyncram_6eg1:auto_generated.address_a[12]
address_b[0] => altsyncram_6eg1:auto_generated.address_b[0]
address_b[1] => altsyncram_6eg1:auto_generated.address_b[1]
address_b[2] => altsyncram_6eg1:auto_generated.address_b[2]
address_b[3] => altsyncram_6eg1:auto_generated.address_b[3]
address_b[4] => altsyncram_6eg1:auto_generated.address_b[4]
address_b[5] => altsyncram_6eg1:auto_generated.address_b[5]
address_b[6] => altsyncram_6eg1:auto_generated.address_b[6]
address_b[7] => altsyncram_6eg1:auto_generated.address_b[7]
address_b[8] => altsyncram_6eg1:auto_generated.address_b[8]
address_b[9] => altsyncram_6eg1:auto_generated.address_b[9]
address_b[10] => altsyncram_6eg1:auto_generated.address_b[10]
address_b[11] => altsyncram_6eg1:auto_generated.address_b[11]
address_b[12] => altsyncram_6eg1:auto_generated.address_b[12]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_6eg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_6eg1:auto_generated.q_b[0]
q_b[1] <= altsyncram_6eg1:auto_generated.q_b[1]
q_b[2] <= altsyncram_6eg1:auto_generated.q_b[2]
q_b[3] <= altsyncram_6eg1:auto_generated.q_b[3]
q_b[4] <= altsyncram_6eg1:auto_generated.q_b[4]
q_b[5] <= altsyncram_6eg1:auto_generated.q_b[5]
q_b[6] <= altsyncram_6eg1:auto_generated.q_b[6]
q_b[7] <= altsyncram_6eg1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|terasic_de10lite|altsyncram:mem_2[0][23]__6|altsyncram_6eg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|terasic_de10lite|altsyncram:mem_2[0][15]__7
wren_a => altsyncram_6eg1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_6eg1:auto_generated.data_a[0]
data_a[1] => altsyncram_6eg1:auto_generated.data_a[1]
data_a[2] => altsyncram_6eg1:auto_generated.data_a[2]
data_a[3] => altsyncram_6eg1:auto_generated.data_a[3]
data_a[4] => altsyncram_6eg1:auto_generated.data_a[4]
data_a[5] => altsyncram_6eg1:auto_generated.data_a[5]
data_a[6] => altsyncram_6eg1:auto_generated.data_a[6]
data_a[7] => altsyncram_6eg1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_6eg1:auto_generated.address_a[0]
address_a[1] => altsyncram_6eg1:auto_generated.address_a[1]
address_a[2] => altsyncram_6eg1:auto_generated.address_a[2]
address_a[3] => altsyncram_6eg1:auto_generated.address_a[3]
address_a[4] => altsyncram_6eg1:auto_generated.address_a[4]
address_a[5] => altsyncram_6eg1:auto_generated.address_a[5]
address_a[6] => altsyncram_6eg1:auto_generated.address_a[6]
address_a[7] => altsyncram_6eg1:auto_generated.address_a[7]
address_a[8] => altsyncram_6eg1:auto_generated.address_a[8]
address_a[9] => altsyncram_6eg1:auto_generated.address_a[9]
address_a[10] => altsyncram_6eg1:auto_generated.address_a[10]
address_a[11] => altsyncram_6eg1:auto_generated.address_a[11]
address_a[12] => altsyncram_6eg1:auto_generated.address_a[12]
address_b[0] => altsyncram_6eg1:auto_generated.address_b[0]
address_b[1] => altsyncram_6eg1:auto_generated.address_b[1]
address_b[2] => altsyncram_6eg1:auto_generated.address_b[2]
address_b[3] => altsyncram_6eg1:auto_generated.address_b[3]
address_b[4] => altsyncram_6eg1:auto_generated.address_b[4]
address_b[5] => altsyncram_6eg1:auto_generated.address_b[5]
address_b[6] => altsyncram_6eg1:auto_generated.address_b[6]
address_b[7] => altsyncram_6eg1:auto_generated.address_b[7]
address_b[8] => altsyncram_6eg1:auto_generated.address_b[8]
address_b[9] => altsyncram_6eg1:auto_generated.address_b[9]
address_b[10] => altsyncram_6eg1:auto_generated.address_b[10]
address_b[11] => altsyncram_6eg1:auto_generated.address_b[11]
address_b[12] => altsyncram_6eg1:auto_generated.address_b[12]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_6eg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_6eg1:auto_generated.q_b[0]
q_b[1] <= altsyncram_6eg1:auto_generated.q_b[1]
q_b[2] <= altsyncram_6eg1:auto_generated.q_b[2]
q_b[3] <= altsyncram_6eg1:auto_generated.q_b[3]
q_b[4] <= altsyncram_6eg1:auto_generated.q_b[4]
q_b[5] <= altsyncram_6eg1:auto_generated.q_b[5]
q_b[6] <= altsyncram_6eg1:auto_generated.q_b[6]
q_b[7] <= altsyncram_6eg1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|terasic_de10lite|altsyncram:mem_2[0][15]__7|altsyncram_6eg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|terasic_de10lite|altsyncram:mem_2[0][7]__8
wren_a => altsyncram_6eg1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_6eg1:auto_generated.data_a[0]
data_a[1] => altsyncram_6eg1:auto_generated.data_a[1]
data_a[2] => altsyncram_6eg1:auto_generated.data_a[2]
data_a[3] => altsyncram_6eg1:auto_generated.data_a[3]
data_a[4] => altsyncram_6eg1:auto_generated.data_a[4]
data_a[5] => altsyncram_6eg1:auto_generated.data_a[5]
data_a[6] => altsyncram_6eg1:auto_generated.data_a[6]
data_a[7] => altsyncram_6eg1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_6eg1:auto_generated.address_a[0]
address_a[1] => altsyncram_6eg1:auto_generated.address_a[1]
address_a[2] => altsyncram_6eg1:auto_generated.address_a[2]
address_a[3] => altsyncram_6eg1:auto_generated.address_a[3]
address_a[4] => altsyncram_6eg1:auto_generated.address_a[4]
address_a[5] => altsyncram_6eg1:auto_generated.address_a[5]
address_a[6] => altsyncram_6eg1:auto_generated.address_a[6]
address_a[7] => altsyncram_6eg1:auto_generated.address_a[7]
address_a[8] => altsyncram_6eg1:auto_generated.address_a[8]
address_a[9] => altsyncram_6eg1:auto_generated.address_a[9]
address_a[10] => altsyncram_6eg1:auto_generated.address_a[10]
address_a[11] => altsyncram_6eg1:auto_generated.address_a[11]
address_a[12] => altsyncram_6eg1:auto_generated.address_a[12]
address_b[0] => altsyncram_6eg1:auto_generated.address_b[0]
address_b[1] => altsyncram_6eg1:auto_generated.address_b[1]
address_b[2] => altsyncram_6eg1:auto_generated.address_b[2]
address_b[3] => altsyncram_6eg1:auto_generated.address_b[3]
address_b[4] => altsyncram_6eg1:auto_generated.address_b[4]
address_b[5] => altsyncram_6eg1:auto_generated.address_b[5]
address_b[6] => altsyncram_6eg1:auto_generated.address_b[6]
address_b[7] => altsyncram_6eg1:auto_generated.address_b[7]
address_b[8] => altsyncram_6eg1:auto_generated.address_b[8]
address_b[9] => altsyncram_6eg1:auto_generated.address_b[9]
address_b[10] => altsyncram_6eg1:auto_generated.address_b[10]
address_b[11] => altsyncram_6eg1:auto_generated.address_b[11]
address_b[12] => altsyncram_6eg1:auto_generated.address_b[12]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_6eg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_6eg1:auto_generated.q_b[0]
q_b[1] <= altsyncram_6eg1:auto_generated.q_b[1]
q_b[2] <= altsyncram_6eg1:auto_generated.q_b[2]
q_b[3] <= altsyncram_6eg1:auto_generated.q_b[3]
q_b[4] <= altsyncram_6eg1:auto_generated.q_b[4]
q_b[5] <= altsyncram_6eg1:auto_generated.q_b[5]
q_b[6] <= altsyncram_6eg1:auto_generated.q_b[6]
q_b[7] <= altsyncram_6eg1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|terasic_de10lite|altsyncram:mem_2[0][7]__8|altsyncram_6eg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


