#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Wed May 29 23:31:03 2019
# Process ID: 9784
# Log file: F:/git/FPGA/Examination/MIAO/planAhead_run_1/planAhead.log
# Journal file: F:/git/FPGA/Examination/MIAO/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from G:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [G:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [G:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source F:/git/FPGA/Examination/MIAO/pa.fromNetlist.tcl
# create_project -name LLLL -dir "F:/git/FPGA/Examination/MIAO/planAhead_run_1" -part xc6slx16csg324-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "F:/git/FPGA/Examination/MIAO/main.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {F:/git/FPGA/Examination/MIAO} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "main.ucf" [current_fileset -constrset]
Adding file 'F:/git/FPGA/Examination/MIAO/main.ucf' to fileset 'constrs_1'
# add_files [list {main.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx16csg324-3
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design main.ngc ...
WARNING:NetListWriters:298 - No output is written to main.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file main.edif ...
ngc2edif: Total memory usage is 82488 kilobytes

Parsing EDIF File [./planAhead_run_1/LLLL.data/cache/main_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/LLLL.data/cache/main_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from G:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from G:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from G:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from G:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from G:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from G:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : G:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [F:/git/FPGA/Examination/MIAO/main.ucf]
Finished Parsing UCF File [F:/git/FPGA/Examination/MIAO/main.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances

Phase 0 | Netlist Checksum: 38e5938d
link_design: Time (s): elapsed = 00:00:13 . Memory (MB): peak = 639.301 ; gain = 170.227
startgroup
set_property package_pin P17 [get_ports {an[0]}]
endgroup
startgroup
set_property package_pin P18 [get_ports {an[1]}]
endgroup
startgroup
set_property package_pin N15 [get_ports {an[2]}]
endgroup
startgroup
set_property package_pin N16 [get_ports {an[3]}]
endgroup
set_property package_pin "" [get_ports [list  {seg[1]}]]
startgroup
set_property package_pin T17 [get_ports {seg[0]}]
endgroup
startgroup
set_property package_pin T18 [get_ports {seg[1]}]
endgroup
startgroup
set_property package_pin U17 [get_ports {seg[2]}]
endgroup
startgroup
set_property package_pin U18 [get_ports {seg[3]}]
endgroup
startgroup
set_property package_pin M14 [get_ports {seg[4]}]
endgroup
startgroup
set_property package_pin N14 [get_ports {seg[5]}]
endgroup
startgroup
set_property package_pin L14 [get_ports {seg[6]}]
endgroup
startgroup
set_property package_pin M13 [get_ports {seg[7]}]
endgroup
startgroup
set_property package_pin M14 [get_ports {seg[4]}]
endgroup
startgroup
set_property package_pin V10 [get_ports clk]
endgroup
set_property package_pin "" [get_ports [list  inc]]
startgroup
set_property package_pin T10 [get_ports dispen]
endgroup
startgroup
set_property package_pin D9 [get_ports inc]
endgroup
startgroup
set_property package_pin T5 [get_ports rst]
endgroup
startgroup
set_property package_pin C4 [get_ports start]
endgroup
startgroup
set_property package_pin C9 [get_ports stop]
endgroup
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
 (See F:/git/FPGA/Examination/MIAO\planAhead_pid9784.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed May 29 23:34:07 2019...
INFO: [Common 17-83] Releasing license: PlanAhead
