!!!!! DO NOT EDIT THIS FILE !!!!!
***** Section 0 *****
pins: 28
flash: 8192
ram: 352
eeprom: 256
config: 33C4
config2: -1
configmask: 3FFF
config2mask: 0000
simconf: 1
portbpullupsconf: 5
vrefconf: 6,0
compinoutconf: 3,0,2,1,a,4,a,5
compconf: 10
analogconf: 15
adcconf: 9
inonlyconf: e,3
portsconf: 6
portbintconf: 5
int0conf: 2,b,0
intconf: 4
tmr0conf: 2,a,4
tmr1conf: 2,c,5
tmr1gconf: 3,c,4
tmr2conf: 2
ccp1conf: 3,c,5
ccp2conf: 1,x,0
ccp3conf: 1,x,0
eeconf: 10
uartconf: 8
***** Section 1 *****
; bank0
000	000	XXXX	00	00
001	001	TMR0	00	FF
002	002	PCL	00	FF
003	003	STATUS	18	FF
004	004	FSR	00	FF
005	005	PORTA	00	FF
006	006	PORTB	00	FF
007	007	PORTC	00	FF
008	008	XXXX	00	00
009	009	PORTE	00	08
00A	00A	PCLATH	00	1F
00B	00B	INTCON	00	FF
00C	00C	PIR1	00	FF
00D	00D	PIR2	00	F4
00E	00E	TMR1L	00	FF
00F	00F	TMR1H	00	FF
010	010	T1CON	00	FF
011	011	TMR2	00	FF
012	012	T2CON	00	7F
013	013	SSPBUF	00	FF
014	014	SSPCON	00	FF
015	015	CCPR1L	00	FF
016	016	CCPR1H	00	FF
017	017	CCP1CON	00	3F
018	018	RCSTA	00	FF
019	019	TXREG	00	FF
01A	01A	RCREG	00	FF
01B	01B	XXXX	00	00
01C	01C	XXXX	00	00
01D	01D	XXXX	00	00
01E	01E	ADRESH	00	FF
01F	01F	ADCON0	00	FF
020	020	RAM	00	FF
021	021	RAM	00	FF
022	022	RAM	00	FF
023	023	RAM	00	FF
024	024	RAM	00	FF
025	025	RAM	00	FF
026	026	RAM	00	FF
027	027	RAM	00	FF
028	028	RAM	00	FF
029	029	RAM	00	FF
02A	02A	RAM	00	FF
02B	02B	RAM	00	FF
02C	02C	RAM	00	FF
02D	02D	RAM	00	FF
02E	02E	RAM	00	FF
02F	02F	RAM	00	FF
030	030	RAM	00	FF
031	031	RAM	00	FF
032	032	RAM	00	FF
033	033	RAM	00	FF
034	034	RAM	00	FF
035	035	RAM	00	FF
036	036	RAM	00	FF
037	037	RAM	00	FF
038	038	RAM	00	FF
039	039	RAM	00	FF
03A	03A	RAM	00	FF
03B	03B	RAM	00	FF
03C	03C	RAM	00	FF
03D	03D	RAM	00	FF
03E	03E	RAM	00	FF
03F	03F	RAM	00	FF
040	040	RAM	00	FF
041	041	RAM	00	FF
042	042	RAM	00	FF
043	043	RAM	00	FF
044	044	RAM	00	FF
045	045	RAM	00	FF
046	046	RAM	00	FF
047	047	RAM	00	FF
048	048	RAM	00	FF
049	049	RAM	00	FF
04A	04A	RAM	00	FF
04B	04B	RAM	00	FF
04C	04C	RAM	00	FF
04D	04D	RAM	00	FF
04E	04E	RAM	00	FF
04F	04F	RAM	00	FF
050	050	RAM	00	FF
051	051	RAM	00	FF
052	052	RAM	00	FF
053	053	RAM	00	FF
054	054	RAM	00	FF
055	055	RAM	00	FF
056	056	RAM	00	FF
057	057	RAM	00	FF
058	058	RAM	00	FF
059	059	RAM	00	FF
05A	05A	RAM	00	FF
05B	05B	RAM	00	FF
05C	05C	RAM	00	FF
05D	05D	RAM	00	FF
05E	05E	RAM	00	FF
05F	05F	RAM	00	FF
060	060	RAM	00	FF
061	061	RAM	00	FF
062	062	RAM	00	FF
063	063	RAM	00	FF
064	064	RAM	00	FF
065	065	RAM	00	FF
066	066	RAM	00	FF
067	067	RAM	00	FF
068	068	RAM	00	FF
069	069	RAM	00	FF
06A	06A	RAM	00	FF
06B	06B	RAM	00	FF
06C	06C	RAM	00	FF
06D	06D	RAM	00	FF
06E	06E	RAM	00	FF
06F	06F	RAM	00	FF
070	070	RAM	00	FF
071	071	RAM	00	FF
072	072	RAM	00	FF
073	073	RAM	00	FF
074	074	RAM	00	FF
075	075	RAM	00	FF
076	076	RAM	00	FF
077	077	RAM	00	FF
078	078	RAM	00	FF
079	079	RAM	00	FF
07A	07A	RAM	00	FF
07B	07B	RAM	00	FF
07C	07C	RAM	00	FF
07D	07D	RAM	00	FF
07E	07E	RAM	00	FF
07F	07F	RAM	00	FF
; bank1
080	000	XXXX	00	00
081	081	OPTION_REG	FF	FF
082	002	XXXX	00	00
083	003	XXXX	00	00
084	004	XXXX	00	00
085	085	TRISA	FF	FF
086	086	TRISB	FF	FF
087	087	TRISC	FF	FF
088	088	XXXX	00	00
089	089	TRISE	08	08
08A	00A	XXXX	00	00
08B	00B	XXXX	00	00
08C	08C	PIE1	00	FF
08D	08D	PIE2	00	F4
08E	08E	PCON	10	13
08F	08F	OSCCON	60	7F
090	090	OSCTUNE	00	1F
091	091	ANSEL	1F	1F
092	092	PR2	FF	FF
093	093	SSPADD	00	FF
094	094	SSPSTAT	00	FF
095	095	WPUB	FF	FF
096	096	IOCB	00	F0
097	097	CMCON1	02	03
098	098	TXSTA	02	F7
099	099	SPBRG	00	FF
09A	09A	XXXX	00	00
09B	09B	XXXX	00	00
09C	09C	CMCON0	00	FF
09D	09D	VRCON	00	AF
09E	09E	ADRESL	00	FF
09F	09F	ADCON1	00	70
0A0	0A0	RAM	00	FF
0A1	0A1	RAM	00	FF
0A2	0A2	RAM	00	FF
0A3	0A3	RAM	00	FF
0A4	0A4	RAM	00	FF
0A5	0A5	RAM	00	FF
0A6	0A6	RAM	00	FF
0A7	0A7	RAM	00	FF
0A8	0A8	RAM	00	FF
0A9	0A9	RAM	00	FF
0AA	0AA	RAM	00	FF
0AB	0AB	RAM	00	FF
0AC	0AC	RAM	00	FF
0AD	0AD	RAM	00	FF
0AE	0AE	RAM	00	FF
0AF	0AF	RAM	00	FF
0B0	0B0	RAM	00	FF
0B1	0B1	RAM	00	FF
0B2	0B2	RAM	00	FF
0B3	0B3	RAM	00	FF
0B4	0B4	RAM	00	FF
0B5	0B5	RAM	00	FF
0B6	0B6	RAM	00	FF
0B7	0B7	RAM	00	FF
0B8	0B8	RAM	00	FF
0B9	0B9	RAM	00	FF
0BA	0BA	RAM	00	FF
0BB	0BB	RAM	00	FF
0BC	0BC	RAM	00	FF
0BD	0BD	RAM	00	FF
0BE	0BE	RAM	00	FF
0BF	0BF	RAM	00	FF
0C0	0C0	RAM	00	FF
0C1	0C1	RAM	00	FF
0C2	0C2	RAM	00	FF
0C3	0C3	RAM	00	FF
0C4	0C4	RAM	00	FF
0C5	0C5	RAM	00	FF
0C6	0C6	RAM	00	FF
0C7	0C7	RAM	00	FF
0C8	0C8	RAM	00	FF
0C9	0C9	RAM	00	FF
0CA	0CA	RAM	00	FF
0CB	0CB	RAM	00	FF
0CC	0CC	RAM	00	FF
0CD	0CD	RAM	00	FF
0CE	0CE	RAM	00	FF
0CF	0CF	RAM	00	FF
0D0	0D0	RAM	00	FF
0D1	0D1	RAM	00	FF
0D2	0D2	RAM	00	FF
0D3	0D3	RAM	00	FF
0D4	0D4	RAM	00	FF
0D5	0D5	RAM	00	FF
0D6	0D6	RAM	00	FF
0D7	0D7	RAM	00	FF
0D8	0D8	RAM	00	FF
0D9	0D9	RAM	00	FF
0DA	0DA	RAM	00	FF
0DB	0DB	RAM	00	FF
0DC	0DC	RAM	00	FF
0DD	0DD	RAM	00	FF
0DE	0DE	RAM	00	FF
0DF	0DF	RAM	00	FF
0E0	0E0	RAM	00	FF
0E1	0E1	RAM	00	FF
0E2	0E2	RAM	00	FF
0E3	0E3	RAM	00	FF
0E4	0E4	RAM	00	FF
0E5	0E5	RAM	00	FF
0E6	0E6	RAM	00	FF
0E7	0E7	RAM	00	FF
0E8	0E8	RAM	00	FF
0E9	0E9	RAM	00	FF
0EA	0EA	RAM	00	FF
0EB	0EB	RAM	00	FF
0EC	0EC	RAM	00	FF
0ED	0ED	RAM	00	FF
0EE	0EE	RAM	00	FF
0EF	0EF	RAM	00	FF
0F0	070	XXXX	00	00
0F1	071	XXXX	00	00
0F2	072	XXXX	00	00
0F3	073	XXXX	00	00
0F4	074	XXXX	00	00
0F5	075	XXXX	00	00
0F6	076	XXXX	00	00
0F7	077	XXXX	00	00
0F8	078	XXXX	00	00
0F9	079	XXXX	00	00
0FA	07A	XXXX	00	00
0FB	07B	XXXX	00	00
0FC	07C	XXXX	00	00
0FD	07D	XXXX	00	00
0FE	07E	XXXX	00	00
0FF	07F	XXXX	00	00
; bank2
100	000	XXXX	00	00
101	001	XXXX	00	00
102	002	XXXX	00	00
103	003	XXXX	00	00
104	004	XXXX	00	00
105	105	WDTCON	08	1F
106	006	XXXX	00	00
107	107	LCDCON	13	FF
108	108	LCDPS	00	FF
109	109	LVDCON	04	37
10A	00A	XXXX	00	00
10B	00B	XXXX	00	00
10C	10C	EEDATL	00	FF
10D	10D	EEADRL	00	FF
10E	10E	EEDATH	00	3F
10F	10F	EEADRH	00	1F
110	110	LCDDATA0	00	FF
111	111	LCDDATA1	00	FF
112	112	XXXX	00	00
113	113	LCDDATA3	00	FF
114	114	LCDDATA4	00	FF
115	115	XXXX	00	00
116	116	LCDDATA6	00	FF
117	117	LCDDATA7	00	FF
118	118	XXXX	00	00
119	119	LCDDATA9	00	FF
11A	11A	LCDDATA10	00	FF
11B	11B	XXXX	00	00
11C	11C	LCDSE0	00	FF
11D	11D	LCDSE1	00	FF
11E	11E	XXXX	00	00
11F	11F	XXXX	00	00
120	120	RAM	00	FF
121	121	RAM	00	FF
122	122	RAM	00	FF
123	123	RAM	00	FF
124	124	RAM	00	FF
125	125	RAM	00	FF
126	126	RAM	00	FF
127	127	RAM	00	FF
128	128	RAM	00	FF
129	129	RAM	00	FF
12A	12A	RAM	00	FF
12B	12B	RAM	00	FF
12C	12C	RAM	00	FF
12D	12D	RAM	00	FF
12E	12E	RAM	00	FF
12F	12F	RAM	00	FF
130	130	RAM	00	FF
131	131	RAM	00	FF
132	132	RAM	00	FF
133	133	RAM	00	FF
134	134	RAM	00	FF
135	135	RAM	00	FF
136	136	RAM	00	FF
137	137	RAM	00	FF
138	138	RAM	00	FF
139	139	RAM	00	FF
13A	13A	RAM	00	FF
13B	13B	RAM	00	FF
13C	13C	RAM	00	FF
13D	13D	RAM	00	FF
13E	13E	RAM	00	FF
13F	13F	RAM	00	FF
140	140	RAM	00	FF
141	141	RAM	00	FF
142	142	RAM	00	FF
143	143	RAM	00	FF
144	144	RAM	00	FF
145	145	RAM	00	FF
146	146	RAM	00	FF
147	147	RAM	00	FF
148	148	RAM	00	FF
149	149	RAM	00	FF
14A	14A	RAM	00	FF
14B	14B	RAM	00	FF
14C	14C	RAM	00	FF
14D	14D	RAM	00	FF
14E	14E	RAM	00	FF
14F	14F	RAM	00	FF
150	150	RAM	00	FF
151	151	RAM	00	FF
152	152	RAM	00	FF
153	153	RAM	00	FF
154	154	RAM	00	FF
155	155	RAM	00	FF
156	156	RAM	00	FF
157	157	RAM	00	FF
158	158	RAM	00	FF
159	159	RAM	00	FF
15A	15A	RAM	00	FF
15B	15B	RAM	00	FF
15C	15C	RAM	00	FF
15D	15D	RAM	00	FF
15E	15E	RAM	00	FF
15F	15F	RAM	00	FF
160	160	RAM	00	FF
161	161	RAM	00	FF
162	162	RAM	00	FF
163	163	RAM	00	FF
164	164	RAM	00	FF
165	165	RAM	00	FF
166	166	RAM	00	FF
167	167	RAM	00	FF
168	168	RAM	00	FF
169	169	RAM	00	FF
16A	16A	RAM	00	FF
16B	16B	RAM	00	FF
16C	16C	RAM	00	FF
16D	16D	RAM	00	FF
16E	16E	RAM	00	FF
16F	16F	RAM	00	FF
170	070	XXXX	00	00
171	071	XXXX	00	00
172	072	XXXX	00	00
173	073	XXXX	00	00
174	074	XXXX	00	00
175	075	XXXX	00	00
176	076	XXXX	00	00
177	077	XXXX	00	00
178	078	XXXX	00	00
179	079	XXXX	00	00
17A	07A	XXXX	00	00
17B	07B	XXXX	00	00
17C	07C	XXXX	00	00
17D	07D	XXXX	00	00
17E	07E	XXXX	00	00
17F	07F	XXXX	00	00
; bank3
180	000	XXXX	00	00
181	081	XXXX	00	00
182	002	XXXX	00	00
183	003	XXXX	00	00
184	004	XXXX	00	00
185	185	XXXX	00	00
186	086	XXXX	00	00
187	187	XXXX	00	00
188	188	XXXX	00	00
189	189	XXXX	00	00
18A	00A	XXXX	00	00
18B	00B	XXXX	00	00
18C	18C	EECON1	00	8F
18D	18D	XXXX	00	00
18E	18E	XXXX	00	00
18F	18F	XXXX	00	00
190	190	RAM	00	FF
191	191	RAM	00	FF
192	192	RAM	00	FF
193	193	RAM	00	FF
194	194	RAM	00	FF
195	195	RAM	00	FF
196	196	RAM	00	FF
197	197	RAM	00	FF
198	198	RAM	00	FF
199	199	RAM	00	FF
19A	19A	RAM	00	FF
19B	19B	RAM	00	FF
19C	19C	RAM	00	FF
19D	19D	RAM	00	FF
19E	19E	RAM	00	FF
19F	19F	RAM	00	FF
1A0	1A0	RAM	00	FF
1A1	1A1	RAM	00	FF
1A2	1A2	RAM	00	FF
1A3	1A3	RAM	00	FF
1A4	1A4	RAM	00	FF
1A5	1A5	RAM	00	FF
1A6	1A6	RAM	00	FF
1A7	1A7	RAM	00	FF
1A8	1A8	RAM	00	FF
1A9	1A9	RAM	00	FF
1AA	1AA	RAM	00	FF
1AB	1AB	RAM	00	FF
1AC	1AC	RAM	00	FF
1AD	1AD	RAM	00	FF
1AE	1AE	RAM	00	FF
1AF	1AF	RAM	00	FF
1B0	1B0	RAM	00	FF
1B1	1B1	RAM	00	FF
1B2	1B2	RAM	00	FF
1B3	1B3	RAM	00	FF
1B4	1B4	RAM	00	FF
1B5	1B5	RAM	00	FF
1B6	1B6	RAM	00	FF
1B7	1B7	RAM	00	FF
1B8	1B8	RAM	00	FF
1B9	1B9	RAM	00	FF
1BA	1BA	RAM	00	FF
1BB	1BB	RAM	00	FF
1BC	1BC	RAM	00	FF
1BD	1BD	RAM	00	FF
1BE	1BE	RAM	00	FF
1BF	1BF	RAM	00	FF
1C0	1C0	RAM	00	FF
1C1	1C1	RAM	00	FF
1C2	1C2	RAM	00	FF
1C3	1C3	RAM	00	FF
1C4	1C4	RAM	00	FF
1C5	1C5	RAM	00	FF
1C6	1C6	RAM	00	FF
1C7	1C7	RAM	00	FF
1C8	1C8	RAM	00	FF
1C9	1C9	RAM	00	FF
1CA	1CA	RAM	00	FF
1CB	1CB	RAM	00	FF
1CC	1CC	RAM	00	FF
1CD	1CD	RAM	00	FF
1CE	1CE	RAM	00	FF
1CF	1CF	RAM	00	FF
1D0	1D0	RAM	00	FF
1D1	1D1	RAM	00	FF
1D2	1D2	RAM	00	FF
1D3	1D3	RAM	00	FF
1D4	1D4	RAM	00	FF
1D5	1D5	RAM	00	FF
1D6	1D6	RAM	00	FF
1D7	1D7	RAM	00	FF
1D8	1D8	RAM	00	FF
1D9	1D9	RAM	00	FF
1DA	1DA	RAM	00	FF
1DB	1DB	RAM	00	FF
1DC	1DC	RAM	00	FF
1DD	1DD	RAM	00	FF
1DE	1DE	RAM	00	FF
1DF	1DF	RAM	00	FF
1E0	1E0	RAM	00	FF
1E1	1E1	RAM	00	FF
1E2	1E2	RAM	00	FF
1E3	1E3	RAM	00	FF
1E4	1E4	RAM	00	FF
1E5	1E5	RAM	00	FF
1E6	1E6	RAM	00	FF
1E7	1E7	RAM	00	FF
1E8	1E8	RAM	00	FF
1E9	1E9	RAM	00	FF
1EA	1EA	RAM	00	FF
1EB	1EB	RAM	00	FF
1EC	1EC	RAM	00	FF
1ED	1ED	RAM	00	FF
1EE	1EE	RAM	00	FF
1EF	1EF	RAM	00	FF
1F0	070	XXXX	00	00
1F1	071	XXXX	00	00
1F2	072	XXXX	00	00
1F3	073	XXXX	00	00
1F4	074	XXXX	00	00
1F5	075	XXXX	00	00
1F6	076	XXXX	00	00
1F7	077	XXXX	00	00
1F8	078	XXXX	00	00
1F9	079	XXXX	00	00
1FA	07A	XXXX	00	00
1FB	07B	XXXX	00	00
1FC	07C	XXXX	00	00
1FD	07D	XXXX	00	00
1FE	07E	XXXX	00	00
1FF	07F	XXXX	00	00
***** Section 2 *****
; registers - bank0
	INDF EQU 0x0
	TMR0 EQU 0x1
	PCL EQU 0x2
	STATUS EQU 0x3
	FSR EQU 0x4
	PORTA EQU 0x5
	PORTB EQU 0x6
	PORTC EQU 0x7
	PORTE EQU 0x9
	PCLATH EQU 0xA
	INTCON EQU 0xB
	PIR1 EQU 0xC
	PIR2 EQU 0xD
	TMR1L EQU 0xE
	TMR1H EQU 0xF
	T1CON EQU 0x10
	TMR2 EQU 0x11
	T2CON EQU 0x12
	SSPBUF EQU 0x13
	SSPCON EQU 0x14
	CCPR1L EQU 0x15
	CCPR1H EQU 0x16
	CCP1CON EQU 0x17
	RCSTA EQU 0x18
	TXREG EQU 0x19
	RCREG EQU 0x1A
	ADRESH EQU 0x1E
	ADCON0 EQU 0x1F
; registers - bank1
	OPTION_REG EQU 0x81
	OPTION EQU 0x81
	TRISA EQU 0x85
	TRISB EQU 0x86
	TRISC EQU 0x87
	TRISE EQU 0x89
	PIE1 EQU 0x8C
	PIE2 EQU 0x8D
	PCON EQU 0x8E
	OSCCON EQU 0x8F
	OSCTUNE EQU 0x90
	ANSEL EQU 0x91
	PR2 EQU 0x92
	SSPADD EQU 0x93
	SSPSTAT EQU 0x94
	WPUB EQU 0x95
	WPU EQU 0x95
	IOCB EQU 0x96
	IOC EQU 0x96
	CMCON1 EQU 0x97
	TXSTA EQU 0x98
	SPBRG EQU 0x99
	CMCON0 EQU 0x9C
	VRCON EQU 0x9D
	ADRESL EQU 0x9E
	ADCON1 EQU 0x9F
; registers - bank2
	WDTCON EQU 0x105
	LCDCON EQU 0x107
	LCDPS EQU 0x108
	LVDCON EQU 0x109
	EEDATL EQU 0x10C
	EEDATA EQU 0x10C
	EEADRL EQU 0x10D
	EEADR EQU 0x10D
	EEDATH EQU 0x10E
	EEADRH EQU 0x10F
	LCDDATA0 EQU 0x110
	LCDDATA1 EQU 0x111
	LCDDATA3 EQU 0x113
	LCDDATA4 EQU 0x114
	LCDDATA6 EQU 0x116
	LCDDATA7 EQU 0x117
	LCDDATA9 EQU 0x119
	LCDDATA10 EQU 0x11A
	LCDSE0 EQU 0x11C
	LCDSE1 EQU 0x11D
; registers - bank3
	EECON1 EQU 0x18C
	EECON2 EQU 0x18D
***** Section 3 *****
; STATUS bits
	IRP EQU 0x7
	RP1 EQU 0x6
	RP0 EQU 0x5
	NOT_TO EQU 0x4
	NOT_PD EQU 0x3
	Z EQU 0x2
	DC EQU 0x1
	C EQU 0x0
; INTCON bits
	GIE EQU 0x7
	PEIE EQU 0x6
	T0IE EQU 0x5
	TMR0IE EQU 0x5
	INTE EQU 0x4
	RBIE EQU 0x3
	T0IF EQU 0x2
	TMR0IF EQU 0x2
	INTF EQU 0x1
	RBIF EQU 0x0
; PIR1 bits
	EEIF EQU 0x7
	ADIF EQU 0x6
	RCIF EQU 0x5
	TXIF EQU 0x4
	SSPIF EQU 0x3
	CCP1IF EQU 0x2
	TMR2IF EQU 0x1
	TMR1IF EQU 0x0
; PIR2 bits
	OSFIF EQU 0x7
	C2IF EQU 0x6
	C1IF EQU 0x5
	LCDIF EQU 0x4
	LVDIF EQU 0x2
; T1CON bits
	T1GINV EQU 0x7
	T1GE EQU 0x6
	T1CKPS1 EQU 0x5
	T1CKPS0 EQU 0x4
	T1OSCEN EQU 0x3
	NOT_T1SYNC EQU 0x2
	T1INSYNC EQU 0x2
	T1SYNC EQU 0x2
	TMR1CS EQU 0x1
	TMR1ON EQU 0x0
; T2CON bits
	TOUTPS3 EQU 0x6
	TOUTPS2 EQU 0x5
	TOUTPS1 EQU 0x4
	TOUTPS0 EQU 0x3
	TMR2ON EQU 0x2
	T2CKPS1 EQU 0x1
	T2CKPS0 EQU 0x0
; SSPCON bits
	WCOL EQU 0x7
	SSPOV EQU 0x6
	SSPEN EQU 0x5
	CKP EQU 0x4
	SSPM3 EQU 0x3
	SSPM2 EQU 0x2
	SSPM1 EQU 0x1
	SSPM0 EQU 0x0
; CCP1CON bits
	CCP1X EQU 0x5
	CCP1Y EQU 0x4
	CCP1M3 EQU 0x3
	CCP1M2 EQU 0x2
	CCP1M1 EQU 0x1
	CCP1M0 EQU 0x0
; RCSTA bits
	SPEN EQU 0x7
	RX9 EQU 0x6
	RC9 EQU 0x6
	NOT_RC8 EQU 0x6
	RC8_9 EQU 0x6
	SREN EQU 0x5
	CREN EQU 0x4
	ADDEN EQU 0x3
	FERR EQU 0x2
	OERR EQU 0x1
	RX9D EQU 0x0
	RCD8 EQU 0x0
; ADCON0 bits
	ADFM EQU 0x7
	VCFG1 EQU 0x6
	VCFG0 EQU 0x5
	CHS2 EQU 0x4
	CHS1 EQU 0x3
	CHS0 EQU 0x2
	NOT_DONE EQU 0x1
	GO_DONE EQU 0x1
	GO EQU 0x1
	ADON EQU 0x0
; OPTION_REG bits
	NOT_RBPU EQU 0x7
	INTEDG EQU 0x6
	T0CS EQU 0x5
	T0SE EQU 0x4
	PSA EQU 0x3
	PS2 EQU 0x2
	PS1 EQU 0x1
	PS0 EQU 0x0
; PIE1 bits
	EEIE EQU 0x7
	ADIE EQU 0x6
	RCIE EQU 0x5
	TXIE EQU 0x4
	SSPIE EQU 0x3
	CCP1IE EQU 0x2
	TMR2IE EQU 0x1
	TMR1IE EQU 0x0
; PIE2 bits
	OSFIE EQU 0x7
	C2IE EQU 0x6
	C1IE EQU 0x5
	LCDIE EQU 0x4
	LVDIE EQU 0x2
; PCON bits
	SBOREN EQU 0x4
	NOT_POR EQU 0x1
	NOT_BO EQU 0x0
	NOT_BOR EQU 0x0
; OSCCON bits
	IRCF2 EQU 0x6
	IRCF1 EQU 0x5
	IRCF0 EQU 0x4
	OSTS EQU 0x3
	HTS EQU 0x2
	LTS EQU 0x1
	SCS EQU 0x0
; OSCTUNE bits
	TUN4 EQU 0x4
	TUN3 EQU 0x3
	TUN2 EQU 0x2
	TUN1 EQU 0x1
	TUN0 EQU 0x0
; ANSEL bits
	ANS4 EQU 0x4
	AN4 EQU 0x4
	ANS3 EQU 0x3
	AN3 EQU 0x3
	ANS2 EQU 0x2
	AN2 EQU 0x2
	ANS1 EQU 0x1
	AN1 EQU 0x1
	ANS0 EQU 0x0
	AN0 EQU 0x0
; SSPSTAT bits
	SMP EQU 0x7
	CKE EQU 0x6
	D EQU 0x5
	I2C_DATA EQU 0x5
	NOT_A EQU 0x5
	NOT_ADDRESS EQU 0x5
	D_A EQU 0x5
	DATA_ADDRESS EQU 0x5
	P EQU 0x4
	I2C_STOP EQU 0x4
	S EQU 0x3
	I2C_START EQU 0x3
	R EQU 0x2
	I2C_READ EQU 0x2
	NOT_W EQU 0x2
	NOT_WRITE EQU 0x2
	R_W EQU 0x2
	READ_WRITE EQU 0x2
	UA EQU 0x1
	BF EQU 0x0
; WPUB bits
	WPUB7 EQU 0x7
	WPUB6 EQU 0x6
	WPUB5 EQU 0x5
	WPUB4 EQU 0x4
	WPUB3 EQU 0x3
	WPUB2 EQU 0x2
	WPUB1 EQU 0x1
	WPUB0 EQU 0x0
; WPU bits
	WPU7 EQU 0x7
	WPU6 EQU 0x6
	WPU5 EQU 0x5
	WPU4 EQU 0x4
	WPU3 EQU 0x3
	WPU2 EQU 0x2
	WPU1 EQU 0x1
	WPU0 EQU 0x0
; IOCB bits
	IOCB7 EQU 0x7
	IOCB6 EQU 0x6
	IOCB5 EQU 0x5
	IOCB4 EQU 0x4
; IOC bits
	IOC7 EQU 0x7
	IOC6 EQU 0x6
	IOC5 EQU 0x5
	IOC4 EQU 0x4
; CMCON1 bits
	T1GSS EQU 0x1
	C2SYNC EQU 0x0
; TXSTA bits
	CSRC EQU 0x7
	TX9 EQU 0x6
	NOT_TX8 EQU 0x6
	TX8_9 EQU 0x6
	TXEN EQU 0x5
	SYNC EQU 0x4
	BRGH EQU 0x2
	TRMT EQU 0x1
	TX9D EQU 0x0
	TXD8 EQU 0x0
; CMCON0 bits
	C2OUT EQU 0x7
	C1OUT EQU 0x6
	C2INV EQU 0x5
	C1INV EQU 0x4
	CIS EQU 0x3
	CM2 EQU 0x2
	CM1 EQU 0x1
	CM0 EQU 0x0
; VRCON bits
	VREN EQU 0x7
	VRR EQU 0x5
	VR3 EQU 0x3
	VR2 EQU 0x2
	VR1 EQU 0x1
	VR0 EQU 0x0
; ADCON1 bits
	ADCS2 EQU 0x6
	ADCS1 EQU 0x5
	ADCS0 EQU 0x4
; WDTCON bits
	WDTPS3 EQU 0x4
	WDTPS2 EQU 0x3
	WDTPS1 EQU 0x2
	WDTPS0 EQU 0x1
	SWDTEN EQU 0x0
	SWDTE EQU 0x0
; LCDCON bits
	LCDEN EQU 0x7
	SLPEN EQU 0x6
	WERR EQU 0x5
	VLCDEN EQU 0x4
	CS1 EQU 0x3
	CS0 EQU 0x2
	LMUX1 EQU 0x1
	LMUX0 EQU 0x0
; LCDPS bits
	WFT EQU 0x7
	BIASMD EQU 0x6
	LCDA EQU 0x5
	WA EQU 0x4
	LP3 EQU 0x3
	LP2 EQU 0x2
	LP1 EQU 0x1
	LP0 EQU 0x0
; LVDCON bits
	IRVST EQU 0x5
	LVDEN EQU 0x4
	LVDL2 EQU 0x2
	LVDL1 EQU 0x1
	LVDL0 EQU 0x0
; LCDDATA0 bits
	SEG7COM0 EQU 0x7
	SEG6COM0 EQU 0x6
	SEG5COM0 EQU 0x5
	SEG4COM0 EQU 0x4
	SEG3COM0 EQU 0x3
	SEG2COM0 EQU 0x2
	SEG1COM0 EQU 0x1
	SEG0COM0 EQU 0x0
	S7C0 EQU 0x7
	S6C0 EQU 0x6
	S5C0 EQU 0x5
	S4C0 EQU 0x4
	S3C0 EQU 0x3
	S2C0 EQU 0x2
	S1C0 EQU 0x1
	S0C0 EQU 0x0
; LCDDATA1 bits
	SEG15COM0 EQU 0x7
	SEG14COM0 EQU 0x6
	SEG13COM0 EQU 0x5
	SEG12COM0 EQU 0x4
	SEG11COM0 EQU 0x3
	SEG10COM0 EQU 0x2
	SEG9COM0 EQU 0x1
	SEG8COM0 EQU 0x0
	S15C0 EQU 0x7
	S14C0 EQU 0x6
	S13C0 EQU 0x5
	S12C0 EQU 0x4
	S11C0 EQU 0x3
	S10C0 EQU 0x2
	S9C0 EQU 0x1
	S8C0 EQU 0x0
; LCDDATA3 bits
	SEG7COM1 EQU 0x7
	SEG6COM1 EQU 0x6
	SEG5COM1 EQU 0x5
	SEG4COM1 EQU 0x4
	SEG3COM1 EQU 0x3
	SEG2COM1 EQU 0x2
	SEG1COM1 EQU 0x1
	SEG0COM1 EQU 0x0
	S7C1 EQU 0x7
	S6C1 EQU 0x6
	S5C1 EQU 0x5
	S4C1 EQU 0x4
	S3C1 EQU 0x3
	S2C1 EQU 0x2
	S1C1 EQU 0x1
	S0C1 EQU 0x0
; LCDDATA4 bits
	SEG15COM1 EQU 0x7
	SEG14COM1 EQU 0x6
	SEG13COM1 EQU 0x5
	SEG12COM1 EQU 0x4
	SEG11COM1 EQU 0x3
	SEG10COM1 EQU 0x2
	SEG9COM1 EQU 0x1
	SEG8COM1 EQU 0x0
	S15C1 EQU 0x7
	S14C1 EQU 0x6
	S13C1 EQU 0x5
	S12C1 EQU 0x4
	S11C1 EQU 0x3
	S10C1 EQU 0x2
	S9C1 EQU 0x1
	S8C1 EQU 0x0
; LCDDATA6 bits
	SEG7COM2 EQU 0x7
	SEG6COM2 EQU 0x6
	SEG5COM2 EQU 0x5
	SEG4COM2 EQU 0x4
	SEG3COM2 EQU 0x3
	SEG2COM2 EQU 0x2
	SEG1COM2 EQU 0x1
	SEG0COM2 EQU 0x0
	S7C2 EQU 0x7
	S6C2 EQU 0x6
	S5C2 EQU 0x5
	S4C2 EQU 0x4
	S3C2 EQU 0x3
	S2C2 EQU 0x2
	S1C2 EQU 0x1
	S0C2 EQU 0x0
; LCDDATA7 bits
	SEG15COM2 EQU 0x7
	SEG14COM2 EQU 0x6
	SEG13COM2 EQU 0x5
	SEG12COM2 EQU 0x4
	SEG11COM2 EQU 0x3
	SEG10COM2 EQU 0x2
	SEG9COM2 EQU 0x1
	SEG8COM2 EQU 0x0
	S15C2 EQU 0x7
	S14C2 EQU 0x6
	S13C2 EQU 0x5
	S12C2 EQU 0x4
	S11C2 EQU 0x3
	S10C2 EQU 0x2
	S9C2 EQU 0x1
	S8C2 EQU 0x0
; LCDDATA9 bits
	SEG7COM3 EQU 0x7
	SEG6COM3 EQU 0x6
	SEG5COM3 EQU 0x5
	SEG4COM3 EQU 0x4
	SEG3COM3 EQU 0x3
	SEG2COM3 EQU 0x2
	SEG1COM3 EQU 0x1
	SEG0COM3 EQU 0x0
	S7C3 EQU 0x7
	S6C3 EQU 0x6
	S5C3 EQU 0x5
	S4C3 EQU 0x4
	S3C3 EQU 0x3
	S2C3 EQU 0x2
	S1C3 EQU 0x1
	S0C3 EQU 0x0
; LCDDATA10 bits
	SEG15COM3 EQU 0x7
	SEG14COM3 EQU 0x6
	SEG13COM3 EQU 0x5
	SEG12COM3 EQU 0x4
	SEG11COM3 EQU 0x3
	SEG10COM3 EQU 0x2
	SEG9COM3 EQU 0x1
	SEG8COM3 EQU 0x0
	S15C3 EQU 0x7
	S14C3 EQU 0x6
	S13C3 EQU 0x5
	S12C3 EQU 0x4
	S11C3 EQU 0x3
	S10C3 EQU 0x2
	S9C3 EQU 0x1
	S8C3 EQU 0x0
; LCDSE0 bits
	SE7 EQU 0x7
	SE6 EQU 0x6
	SE5 EQU 0x5
	SE4 EQU 0x4
	SE3 EQU 0x3
	SE2 EQU 0x2
	SE1 EQU 0x1
	SE0 EQU 0x0
	SEGEN7 EQU 0x7
	SEGEN6 EQU 0x6
	SEGEN5 EQU 0x5
	SEGEN4 EQU 0x4
	SEGEN3 EQU 0x3
	SEGEN2 EQU 0x2
	SEGEN1 EQU 0x1
	SEGEN0 EQU 0x0
; LCDSE1 bits
	SE15 EQU 0x7
	SE14 EQU 0x6
	SE13 EQU 0x5
	SE12 EQU 0x4
	SE11 EQU 0x3
	SE10 EQU 0x2
	SE9 EQU 0x1
	SE8 EQU 0x0
	SEGEN15 EQU 0x7
	SEGEN14 EQU 0x6
	SEGEN13 EQU 0x5
	SEGEN12 EQU 0x4
	SEGEN11 EQU 0x3
	SEGEN10 EQU 0x2
	SEGEN9 EQU 0x1
	SEGEN8 EQU 0x0
; EECON1 bits
	EEPGD EQU 0x7
	WRERR EQU 0x3
	WREN EQU 0x2
	WR EQU 0x1
	EEWR EQU 0x1
	RD EQU 0x0
	EERD EQU 0x0
; EEADRH bits
	EEADRH4 EQU 0x4
	EEADRH3 EQU 0x3
	EEADRH2 EQU 0x2
	EEADRH1 EQU 0x1
	EEADRH0 EQU 0x0
; EEADRL bits
	EEADRL7 EQU 0x7
	EEADRL6 EQU 0x6
	EEADRL5 EQU 0x5
	EEADRL4 EQU 0x4
	EEADRL3 EQU 0x3
	EEADRL2 EQU 0x2
	EEADRL1 EQU 0x1
	EEADRL0 EQU 0x0
***** Section 4 *****
_DEBUG_ON,2FFF,1,In-Circuit Debugger,Enabled,
_DEBUG_OFF,3FFF,1,In-Circuit Debugger,Disabled,
_FCMEN_ON,3FFF,1,Fail-Safe Clock Monitor,Enabled,
_FCMEN_OFF,37FF,1,Fail-Safe Clock Monitor,Disabled,
_IESO_ON,3FFF,1,Internal/External Switchover Mode,Enabled,
_IESO_OFF,3BFF,1,Internal/External Switchover Mode,Disabled,
_BOD_ON,3FFF,1,Brown-out Reset,Enabled,
_BOD_NSLEEP,3EFF,1,Brown-out Reset,Disabled in SLEEP,
_BOD_SBODEN,3DFF,1,Brown-out Reset,Controlled by SBOREN bit,
_BOD_OFF,3CFF,1,Brown-out Reset,Disabled,
_CPD_ON,3F7F,1,Data EEPROM Memory Code Protection,ON,
_CPD_OFF,3FFF,1,Data EEPROM Memory Code Protection,OFF,
_CP_ON,3FBF,1,Flash Program Memory Code Protection,ON,
_CP_OFF,3FFF,1,Flash Program Memory Code Protection,OFF,
_MCLRE_ON,3FFF,1,RE3/\MCLR Pin Function Select,\MCLR,
_MCLRE_OFF,3FDF,1,RE3/\MCLR Pin Function Select,Digital input,
_PWRTE_ON,3FEF,1,Power-up Timer,Enabled,
_PWRTE_OFF,3FFF,1,Power-up Timer,Disabled,
_WDT_ON,3FFF,1,Watchdog Timer,Enabled,
_WDT_OFF,3FF7,1,Watchdog Timer,Disabled,
_LP_OSC,3FF8,1,Oscillator Selection,LP,
_XT_OSC,3FF9,1,Oscillator Selection,XT,
_HS_OSC,3FFA,1,Oscillator Selection,HS,
_EC_OSC,3FFB,1,Oscillator Selection,EC,
_INTRC_OSC_NOCLKOUT,3FFC,1,Oscillator Selection,INTOSC,
_INTRC_OSC_CLKOUT,3FFD,1,Oscillator Selection,INTOSC +ClkOut,
_EXTRC_OSC_NOCLKOUT,3FFE,1,Oscillator Selection,RC,
_EXTRC_OSC_CLKOUT,3FFF,1,Oscillator Selection,RC +ClkOut,
***** Section 5 *****
1,RE3/\MCLR/Vpp,e,3,x,1
2,RA0/AN0/C1-/SEG12,a,0,0,2
3,RA1/AN1/C2-/SEG7,a,1,1,2
4,RA2/AN2/C2+/Vref-/COM2,a,2,2,3
5,RA3/AN3/C1+/Vref+/COM3/SEG15,a,3,3,3
6,RA4/C1OUT/T0CKI/SEG4,a,4,x,1
7,RA5/AN4/C2OUT/\SS/SEG5,a,5,4,2
8,Vss,x,x,x,0
9,RA7/OSC1/CLKIN/T1OSI,a,7,x,1
10,RA6/OSC2/CLKOUT/T1OSO,a,6,x,1
11,RC0/VLCD1,c,0,x,1
12,RC1/VLCD2,c,1,x,1
13,RC2/VLCD3,c,2,x,1
14,RC3/SEG6,c,3,x,1
15,RC4/\T1G/SDO/SEG11,c,4,x,1
16,RC5/T1CKI/CCP1/SEG10,c,5,x,1
17,RC6/TX/CK/SCK/SCL/SEG9,c,6,x,1
18,RC7/RX/DT/SDI/SDA/SEG8,c,7,x,1
19,Vss,x,x,x,0
20,Vdd,x,x,x,0
21,RB0/INT/SEG0,b,0,x,1
22,RB1/SEG1,b,1,x,1
23,RB2/SEG2,b,2,x,1
24,RB3/SEG3,b,3,x,1
25,RB4/COM0,b,4,x,1
26,RB5/COM1,b,5,x,1
27,RB6/ICSPCLK/ICDCK/SEG14,b,6,x,1
28,RB7/ICSPDAT/ICDDAT/SEG13,b,7,x,1
