#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Jan 17 23:11:31 2019
# Process ID: 15564
# Current directory: D:/git/DMA-S2MM-and-MM2S/project/DMA_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12400 D:\git\DMA-S2MM-and-MM2S\project\DMA_test\DMA_test.xpr
# Log file: D:/git/DMA-S2MM-and-MM2S/project/DMA_test/vivado.log
# Journal file: D:/git/DMA-S2MM-and-MM2S/project/DMA_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/git/DMA-S2MM-and-MM2S/project/DMA_test/DMA_test.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/silead/Documents/GitHub/DMA-S2MM-and-MM2S/project/DMA_test' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/git/DMA-S2MM-and-MM2S/project/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2017.4/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
system_User_DMA_0_0

open_project: Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 867.398 ; gain = 155.383
update_compile_order -fileset sources_1
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs system_processing_system7_0_0_synth_1]
set_property needs_refresh false [get_runs system_rst_ps7_0_50M_0_synth_1]
set_property needs_refresh false [get_runs system_axi_smc_0_synth_1]
set_property needs_refresh false [get_runs system_axis_data_fifo_0_0_synth_1]
set_property needs_refresh false [get_runs system_xlconcat_0_0_synth_1]
set_property needs_refresh false [get_runs system_User_DMA_0_0_synth_1]
launch_sdk -workspace D:/git/DMA-S2MM-and-MM2S/project/DMA_test/DMA_test.sdk -hwspec D:/git/DMA-S2MM-and-MM2S/project/DMA_test/DMA_test.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/git/DMA-S2MM-and-MM2S/project/DMA_test/DMA_test.sdk -hwspec D:/git/DMA-S2MM-and-MM2S/project/DMA_test/DMA_test.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {D:/git/DMA-S2MM-and-MM2S/project/DMA_test/DMA_test.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- user.org:user:User_DMA:1.0 - User_DMA_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <D:/git/DMA-S2MM-and-MM2S/project/DMA_test/DMA_test.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 955.418 ; gain = 70.957
report_ip_status -name ip_status 
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jan 17 23:31:50 2019...
