

================================================================
== Vivado HLS Report for 'dense_array_array_ap_fixed_27_9_5_3_0_2u_config13_s'
================================================================
* Date:           Sat Aug  8 08:23:16 2020

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.157 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2| 10.000 ns | 10.000 ns |    2|    2|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                      |                                                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                               Instance                               |                         Module                        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |call_ret_dense_wrapper_ap_fixed_ap_fixed_27_9_5_3_0_config13_s_fu_90  |dense_wrapper_ap_fixed_ap_fixed_27_9_5_3_0_config13_s  |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
        +----------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        6|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        0|      966|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      165|     -|
|Register             |        -|      -|      248|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      248|     1137|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------+-------------------------------------------------------+---------+-------+---+-----+-----+
    |                               Instance                               |                         Module                        | BRAM_18K| DSP48E| FF| LUT | URAM|
    +----------------------------------------------------------------------+-------------------------------------------------------+---------+-------+---+-----+-----+
    |call_ret_dense_wrapper_ap_fixed_ap_fixed_27_9_5_3_0_config13_s_fu_90  |dense_wrapper_ap_fixed_ap_fixed_27_9_5_3_0_config13_s  |        0|      0|  0|  966|    0|
    +----------------------------------------------------------------------+-------------------------------------------------------+---------+-------+---+-----+-----+
    |Total                                                                 |                                                       |        0|      0|  0|  966|    0|
    +----------------------------------------------------------------------+-------------------------------------------------------+---------+-------+---+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |io_acc_block_signal_op31  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op4   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1           |    or    |      0|  0|   2|           1|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0|   6|           3|           3|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  21|          4|    1|          4|
    |ap_done                        |   9|          2|    1|          2|
    |data_stream_V_data_0_V_blk_n   |   9|          2|    1|          2|
    |data_stream_V_data_10_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_11_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_1_V_blk_n   |   9|          2|    1|          2|
    |data_stream_V_data_2_V_blk_n   |   9|          2|    1|          2|
    |data_stream_V_data_3_V_blk_n   |   9|          2|    1|          2|
    |data_stream_V_data_4_V_blk_n   |   9|          2|    1|          2|
    |data_stream_V_data_5_V_blk_n   |   9|          2|    1|          2|
    |data_stream_V_data_6_V_blk_n   |   9|          2|    1|          2|
    |data_stream_V_data_7_V_blk_n   |   9|          2|    1|          2|
    |data_stream_V_data_8_V_blk_n   |   9|          2|    1|          2|
    |data_stream_V_data_9_V_blk_n   |   9|          2|    1|          2|
    |real_start                     |   9|          2|    1|          2|
    |res_stream_V_data_0_V_blk_n    |   9|          2|    1|          2|
    |res_stream_V_data_1_V_blk_n    |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 165|         36|   17|         36|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   3|   0|    3|          0|
    |ap_done_reg        |   1|   0|    1|          0|
    |data_10_V_reg_167  |  27|   0|   27|          0|
    |data_2_V_reg_137   |  27|   0|   27|          0|
    |data_4_V_reg_142   |  27|   0|   27|          0|
    |data_6_V_reg_147   |  27|   0|   27|          0|
    |data_7_V_reg_152   |  27|   0|   27|          0|
    |data_8_V_reg_157   |  27|   0|   27|          0|
    |data_9_V_reg_162   |  27|   0|   27|          0|
    |res_0_V_reg_172    |  27|   0|   27|          0|
    |res_1_V_reg_177    |  27|   0|   27|          0|
    |start_once_reg     |   1|   0|    1|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 248|   0|  248|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+------------------------------------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+---------------------------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs | dense<array,array<ap_fixed<27,9,5,3,0>,2u>,config13> | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs | dense<array,array<ap_fixed<27,9,5,3,0>,2u>,config13> | return value |
|ap_start                         |  in |    1| ap_ctrl_hs | dense<array,array<ap_fixed<27,9,5,3,0>,2u>,config13> | return value |
|start_full_n                     |  in |    1| ap_ctrl_hs | dense<array,array<ap_fixed<27,9,5,3,0>,2u>,config13> | return value |
|ap_done                          | out |    1| ap_ctrl_hs | dense<array,array<ap_fixed<27,9,5,3,0>,2u>,config13> | return value |
|ap_continue                      |  in |    1| ap_ctrl_hs | dense<array,array<ap_fixed<27,9,5,3,0>,2u>,config13> | return value |
|ap_idle                          | out |    1| ap_ctrl_hs | dense<array,array<ap_fixed<27,9,5,3,0>,2u>,config13> | return value |
|ap_ready                         | out |    1| ap_ctrl_hs | dense<array,array<ap_fixed<27,9,5,3,0>,2u>,config13> | return value |
|start_out                        | out |    1| ap_ctrl_hs | dense<array,array<ap_fixed<27,9,5,3,0>,2u>,config13> | return value |
|start_write                      | out |    1| ap_ctrl_hs | dense<array,array<ap_fixed<27,9,5,3,0>,2u>,config13> | return value |
|data_stream_V_data_0_V_dout      |  in |   27|   ap_fifo  |                data_stream_V_data_0_V                |    pointer   |
|data_stream_V_data_0_V_empty_n   |  in |    1|   ap_fifo  |                data_stream_V_data_0_V                |    pointer   |
|data_stream_V_data_0_V_read      | out |    1|   ap_fifo  |                data_stream_V_data_0_V                |    pointer   |
|data_stream_V_data_1_V_dout      |  in |   27|   ap_fifo  |                data_stream_V_data_1_V                |    pointer   |
|data_stream_V_data_1_V_empty_n   |  in |    1|   ap_fifo  |                data_stream_V_data_1_V                |    pointer   |
|data_stream_V_data_1_V_read      | out |    1|   ap_fifo  |                data_stream_V_data_1_V                |    pointer   |
|data_stream_V_data_2_V_dout      |  in |   27|   ap_fifo  |                data_stream_V_data_2_V                |    pointer   |
|data_stream_V_data_2_V_empty_n   |  in |    1|   ap_fifo  |                data_stream_V_data_2_V                |    pointer   |
|data_stream_V_data_2_V_read      | out |    1|   ap_fifo  |                data_stream_V_data_2_V                |    pointer   |
|data_stream_V_data_3_V_dout      |  in |   27|   ap_fifo  |                data_stream_V_data_3_V                |    pointer   |
|data_stream_V_data_3_V_empty_n   |  in |    1|   ap_fifo  |                data_stream_V_data_3_V                |    pointer   |
|data_stream_V_data_3_V_read      | out |    1|   ap_fifo  |                data_stream_V_data_3_V                |    pointer   |
|data_stream_V_data_4_V_dout      |  in |   27|   ap_fifo  |                data_stream_V_data_4_V                |    pointer   |
|data_stream_V_data_4_V_empty_n   |  in |    1|   ap_fifo  |                data_stream_V_data_4_V                |    pointer   |
|data_stream_V_data_4_V_read      | out |    1|   ap_fifo  |                data_stream_V_data_4_V                |    pointer   |
|data_stream_V_data_5_V_dout      |  in |   27|   ap_fifo  |                data_stream_V_data_5_V                |    pointer   |
|data_stream_V_data_5_V_empty_n   |  in |    1|   ap_fifo  |                data_stream_V_data_5_V                |    pointer   |
|data_stream_V_data_5_V_read      | out |    1|   ap_fifo  |                data_stream_V_data_5_V                |    pointer   |
|data_stream_V_data_6_V_dout      |  in |   27|   ap_fifo  |                data_stream_V_data_6_V                |    pointer   |
|data_stream_V_data_6_V_empty_n   |  in |    1|   ap_fifo  |                data_stream_V_data_6_V                |    pointer   |
|data_stream_V_data_6_V_read      | out |    1|   ap_fifo  |                data_stream_V_data_6_V                |    pointer   |
|data_stream_V_data_7_V_dout      |  in |   27|   ap_fifo  |                data_stream_V_data_7_V                |    pointer   |
|data_stream_V_data_7_V_empty_n   |  in |    1|   ap_fifo  |                data_stream_V_data_7_V                |    pointer   |
|data_stream_V_data_7_V_read      | out |    1|   ap_fifo  |                data_stream_V_data_7_V                |    pointer   |
|data_stream_V_data_8_V_dout      |  in |   27|   ap_fifo  |                data_stream_V_data_8_V                |    pointer   |
|data_stream_V_data_8_V_empty_n   |  in |    1|   ap_fifo  |                data_stream_V_data_8_V                |    pointer   |
|data_stream_V_data_8_V_read      | out |    1|   ap_fifo  |                data_stream_V_data_8_V                |    pointer   |
|data_stream_V_data_9_V_dout      |  in |   27|   ap_fifo  |                data_stream_V_data_9_V                |    pointer   |
|data_stream_V_data_9_V_empty_n   |  in |    1|   ap_fifo  |                data_stream_V_data_9_V                |    pointer   |
|data_stream_V_data_9_V_read      | out |    1|   ap_fifo  |                data_stream_V_data_9_V                |    pointer   |
|data_stream_V_data_10_V_dout     |  in |   27|   ap_fifo  |                data_stream_V_data_10_V               |    pointer   |
|data_stream_V_data_10_V_empty_n  |  in |    1|   ap_fifo  |                data_stream_V_data_10_V               |    pointer   |
|data_stream_V_data_10_V_read     | out |    1|   ap_fifo  |                data_stream_V_data_10_V               |    pointer   |
|data_stream_V_data_11_V_dout     |  in |   27|   ap_fifo  |                data_stream_V_data_11_V               |    pointer   |
|data_stream_V_data_11_V_empty_n  |  in |    1|   ap_fifo  |                data_stream_V_data_11_V               |    pointer   |
|data_stream_V_data_11_V_read     | out |    1|   ap_fifo  |                data_stream_V_data_11_V               |    pointer   |
|res_stream_V_data_0_V_din        | out |   27|   ap_fifo  |                 res_stream_V_data_0_V                |    pointer   |
|res_stream_V_data_0_V_full_n     |  in |    1|   ap_fifo  |                 res_stream_V_data_0_V                |    pointer   |
|res_stream_V_data_0_V_write      | out |    1|   ap_fifo  |                 res_stream_V_data_0_V                |    pointer   |
|res_stream_V_data_1_V_din        | out |   27|   ap_fifo  |                 res_stream_V_data_1_V                |    pointer   |
|res_stream_V_data_1_V_full_n     |  in |    1|   ap_fifo  |                 res_stream_V_data_1_V                |    pointer   |
|res_stream_V_data_1_V_write      | out |    1|   ap_fifo  |                 res_stream_V_data_1_V                |    pointer   |
+---------------------------------+-----+-----+------------+------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.45>
ST_1 : Operation 4 [1/1] (1.45ns)   --->   "%empty = call { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } @_ssdm_op_Read.ap_fifo.volatile.i27P.i27P.i27P.i27P.i27P.i27P.i27P.i27P.i27P.i27P.i27P.i27P(i27* %data_stream_V_data_0_V, i27* %data_stream_V_data_1_V, i27* %data_stream_V_data_2_V, i27* %data_stream_V_data_3_V, i27* %data_stream_V_data_4_V, i27* %data_stream_V_data_5_V, i27* %data_stream_V_data_6_V, i27* %data_stream_V_data_7_V, i27* %data_stream_V_data_8_V, i27* %data_stream_V_data_9_V, i27* %data_stream_V_data_10_V, i27* %data_stream_V_data_11_V)" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 4 'read' 'empty' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 4> <FIFO>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_2_V = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %empty, 2" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 5 'extractvalue' 'data_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_4_V = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %empty, 4" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 6 'extractvalue' 'data_4_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_6_V = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %empty, 6" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 7 'extractvalue' 'data_6_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_7_V = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %empty, 7" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 8 'extractvalue' 'data_7_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_8_V = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %empty, 8" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 9 'extractvalue' 'data_8_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_9_V = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %empty, 9" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 10 'extractvalue' 'data_9_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_10_V = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %empty, 10" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 11 'extractvalue' 'data_10_V' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.15>
ST_2 : Operation 12 [1/1] (3.15ns)   --->   "%call_ret = call fastcc { i27, i27 } @"dense_wrapper<ap_fixed,ap_fixed<27,9,5,3,0>,config13>"(i27 %data_2_V, i27 %data_4_V, i27 %data_6_V, i27 %data_7_V, i27 %data_8_V, i27 %data_9_V, i27 %data_10_V)" [firmware/nnet_utils/nnet_dense_stream.h:52]   --->   Operation 12 'call' 'call_ret' <Predicate = true> <Delay = 3.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%res_0_V = extractvalue { i27, i27 } %call_ret, 0" [firmware/nnet_utils/nnet_dense_stream.h:52]   --->   Operation 13 'extractvalue' 'res_0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%res_1_V = extractvalue { i27, i27 } %call_ret, 1" [firmware/nnet_utils/nnet_dense_stream.h:52]   --->   Operation 14 'extractvalue' 'res_1_V' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.45>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %res_stream_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %res_stream_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %data_stream_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %data_stream_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %data_stream_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %data_stream_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %data_stream_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %data_stream_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %data_stream_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %data_stream_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %data_stream_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %data_stream_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %data_stream_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %data_stream_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str26) nounwind" [firmware/nnet_utils/nnet_dense_stream.h:41]   --->   Operation 29 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str28) nounwind" [firmware/nnet_utils/nnet_dense_stream.h:54]   --->   Operation 30 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i27P.i27P(i27* %res_stream_V_data_0_V, i27* %res_stream_V_data_1_V, i27 %res_0_V, i27 %res_1_V)" [firmware/nnet_utils/nnet_dense_stream.h:64]   --->   Operation 31 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 4> <FIFO>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_dense_stream.h:66]   --->   Operation 32 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_stream_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_10_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_11_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty             (read         ) [ 0000]
data_2_V          (extractvalue ) [ 0010]
data_4_V          (extractvalue ) [ 0010]
data_6_V          (extractvalue ) [ 0010]
data_7_V          (extractvalue ) [ 0010]
data_8_V          (extractvalue ) [ 0010]
data_9_V          (extractvalue ) [ 0010]
data_10_V         (extractvalue ) [ 0010]
call_ret          (call         ) [ 0000]
res_0_V           (extractvalue ) [ 0001]
res_1_V           (extractvalue ) [ 0001]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specloopname_ln41 (specloopname ) [ 0000]
specloopname_ln54 (specloopname ) [ 0000]
write_ln64        (write        ) [ 0000]
ret_ln66          (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_stream_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_stream_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_stream_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_stream_V_data_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_stream_V_data_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_stream_V_data_5_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_stream_V_data_6_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_stream_V_data_7_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data_stream_V_data_8_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_8_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data_stream_V_data_9_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_9_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="data_stream_V_data_10_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_10_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="data_stream_V_data_11_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_11_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="res_stream_V_data_0_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="res_stream_V_data_1_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i27P.i27P.i27P.i27P.i27P.i27P.i27P.i27P.i27P.i27P.i27P.i27P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_wrapper<ap_fixed,ap_fixed<27,9,5,3,0>,config13>"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str26"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i27P.i27P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="empty_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="324" slack="0"/>
<pin id="54" dir="0" index="1" bw="27" slack="0"/>
<pin id="55" dir="0" index="2" bw="27" slack="0"/>
<pin id="56" dir="0" index="3" bw="27" slack="0"/>
<pin id="57" dir="0" index="4" bw="27" slack="0"/>
<pin id="58" dir="0" index="5" bw="27" slack="0"/>
<pin id="59" dir="0" index="6" bw="27" slack="0"/>
<pin id="60" dir="0" index="7" bw="27" slack="0"/>
<pin id="61" dir="0" index="8" bw="27" slack="0"/>
<pin id="62" dir="0" index="9" bw="27" slack="0"/>
<pin id="63" dir="0" index="10" bw="27" slack="0"/>
<pin id="64" dir="0" index="11" bw="27" slack="0"/>
<pin id="65" dir="0" index="12" bw="27" slack="0"/>
<pin id="66" dir="1" index="13" bw="324" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="write_ln64_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="27" slack="0"/>
<pin id="83" dir="0" index="2" bw="27" slack="0"/>
<pin id="84" dir="0" index="3" bw="27" slack="1"/>
<pin id="85" dir="0" index="4" bw="27" slack="1"/>
<pin id="86" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln64/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="call_ret_dense_wrapper_ap_fixed_ap_fixed_27_9_5_3_0_config13_s_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="54" slack="0"/>
<pin id="92" dir="0" index="1" bw="27" slack="1"/>
<pin id="93" dir="0" index="2" bw="27" slack="1"/>
<pin id="94" dir="0" index="3" bw="27" slack="1"/>
<pin id="95" dir="0" index="4" bw="27" slack="1"/>
<pin id="96" dir="0" index="5" bw="27" slack="1"/>
<pin id="97" dir="0" index="6" bw="27" slack="1"/>
<pin id="98" dir="0" index="7" bw="27" slack="1"/>
<pin id="99" dir="1" index="8" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="data_2_V_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="324" slack="0"/>
<pin id="103" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_2_V/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="data_4_V_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="324" slack="0"/>
<pin id="107" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_4_V/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="data_6_V_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="324" slack="0"/>
<pin id="111" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_6_V/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="data_7_V_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="324" slack="0"/>
<pin id="115" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_7_V/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="data_8_V_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="324" slack="0"/>
<pin id="119" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_8_V/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="data_9_V_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="324" slack="0"/>
<pin id="123" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_9_V/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="data_10_V_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="324" slack="0"/>
<pin id="127" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_10_V/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="res_0_V_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="54" slack="0"/>
<pin id="131" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_0_V/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="res_1_V_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="54" slack="0"/>
<pin id="135" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_1_V/2 "/>
</bind>
</comp>

<comp id="137" class="1005" name="data_2_V_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="27" slack="1"/>
<pin id="139" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="data_2_V "/>
</bind>
</comp>

<comp id="142" class="1005" name="data_4_V_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="27" slack="1"/>
<pin id="144" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="data_4_V "/>
</bind>
</comp>

<comp id="147" class="1005" name="data_6_V_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="27" slack="1"/>
<pin id="149" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="data_6_V "/>
</bind>
</comp>

<comp id="152" class="1005" name="data_7_V_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="27" slack="1"/>
<pin id="154" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="data_7_V "/>
</bind>
</comp>

<comp id="157" class="1005" name="data_8_V_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="27" slack="1"/>
<pin id="159" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="data_8_V "/>
</bind>
</comp>

<comp id="162" class="1005" name="data_9_V_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="27" slack="1"/>
<pin id="164" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="data_9_V "/>
</bind>
</comp>

<comp id="167" class="1005" name="data_10_V_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="27" slack="1"/>
<pin id="169" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="data_10_V "/>
</bind>
</comp>

<comp id="172" class="1005" name="res_0_V_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="27" slack="1"/>
<pin id="174" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="res_0_V "/>
</bind>
</comp>

<comp id="177" class="1005" name="res_1_V_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="27" slack="1"/>
<pin id="179" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="res_1_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="28" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="68"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="52" pin=2"/></net>

<net id="70"><net_src comp="4" pin="0"/><net_sink comp="52" pin=3"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="52" pin=4"/></net>

<net id="72"><net_src comp="8" pin="0"/><net_sink comp="52" pin=5"/></net>

<net id="73"><net_src comp="10" pin="0"/><net_sink comp="52" pin=6"/></net>

<net id="74"><net_src comp="12" pin="0"/><net_sink comp="52" pin=7"/></net>

<net id="75"><net_src comp="14" pin="0"/><net_sink comp="52" pin=8"/></net>

<net id="76"><net_src comp="16" pin="0"/><net_sink comp="52" pin=9"/></net>

<net id="77"><net_src comp="18" pin="0"/><net_sink comp="52" pin=10"/></net>

<net id="78"><net_src comp="20" pin="0"/><net_sink comp="52" pin=11"/></net>

<net id="79"><net_src comp="22" pin="0"/><net_sink comp="52" pin=12"/></net>

<net id="87"><net_src comp="50" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="24" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="89"><net_src comp="26" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="100"><net_src comp="30" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="104"><net_src comp="52" pin="13"/><net_sink comp="101" pin=0"/></net>

<net id="108"><net_src comp="52" pin="13"/><net_sink comp="105" pin=0"/></net>

<net id="112"><net_src comp="52" pin="13"/><net_sink comp="109" pin=0"/></net>

<net id="116"><net_src comp="52" pin="13"/><net_sink comp="113" pin=0"/></net>

<net id="120"><net_src comp="52" pin="13"/><net_sink comp="117" pin=0"/></net>

<net id="124"><net_src comp="52" pin="13"/><net_sink comp="121" pin=0"/></net>

<net id="128"><net_src comp="52" pin="13"/><net_sink comp="125" pin=0"/></net>

<net id="132"><net_src comp="90" pin="8"/><net_sink comp="129" pin=0"/></net>

<net id="136"><net_src comp="90" pin="8"/><net_sink comp="133" pin=0"/></net>

<net id="140"><net_src comp="101" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="145"><net_src comp="105" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="150"><net_src comp="109" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="90" pin=3"/></net>

<net id="155"><net_src comp="113" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="90" pin=4"/></net>

<net id="160"><net_src comp="117" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="90" pin=5"/></net>

<net id="165"><net_src comp="121" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="90" pin=6"/></net>

<net id="170"><net_src comp="125" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="90" pin=7"/></net>

<net id="175"><net_src comp="129" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="80" pin=3"/></net>

<net id="180"><net_src comp="133" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="80" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_stream_V_data_0_V | {3 }
	Port: res_stream_V_data_1_V | {3 }
 - Input state : 
	Port: dense<array,array<ap_fixed<27,9,5,3,0>,2u>,config13> : data_stream_V_data_0_V | {1 }
	Port: dense<array,array<ap_fixed<27,9,5,3,0>,2u>,config13> : data_stream_V_data_1_V | {1 }
	Port: dense<array,array<ap_fixed<27,9,5,3,0>,2u>,config13> : data_stream_V_data_2_V | {1 }
	Port: dense<array,array<ap_fixed<27,9,5,3,0>,2u>,config13> : data_stream_V_data_3_V | {1 }
	Port: dense<array,array<ap_fixed<27,9,5,3,0>,2u>,config13> : data_stream_V_data_4_V | {1 }
	Port: dense<array,array<ap_fixed<27,9,5,3,0>,2u>,config13> : data_stream_V_data_5_V | {1 }
	Port: dense<array,array<ap_fixed<27,9,5,3,0>,2u>,config13> : data_stream_V_data_6_V | {1 }
	Port: dense<array,array<ap_fixed<27,9,5,3,0>,2u>,config13> : data_stream_V_data_7_V | {1 }
	Port: dense<array,array<ap_fixed<27,9,5,3,0>,2u>,config13> : data_stream_V_data_8_V | {1 }
	Port: dense<array,array<ap_fixed<27,9,5,3,0>,2u>,config13> : data_stream_V_data_9_V | {1 }
	Port: dense<array,array<ap_fixed<27,9,5,3,0>,2u>,config13> : data_stream_V_data_10_V | {1 }
	Port: dense<array,array<ap_fixed<27,9,5,3,0>,2u>,config13> : data_stream_V_data_11_V | {1 }
  - Chain level:
	State 1
	State 2
		res_0_V : 1
		res_1_V : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------|---------|---------|
| Operation|                            Functional Unit                           |    FF   |   LUT   |
|----------|----------------------------------------------------------------------|---------|---------|
|   call   | call_ret_dense_wrapper_ap_fixed_ap_fixed_27_9_5_3_0_config13_s_fu_90 |    0    |   966   |
|----------|----------------------------------------------------------------------|---------|---------|
|   read   |                           empty_read_fu_52                           |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|
|   write  |                        write_ln64_write_fu_80                        |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|
|          |                            data_2_V_fu_101                           |    0    |    0    |
|          |                            data_4_V_fu_105                           |    0    |    0    |
|          |                            data_6_V_fu_109                           |    0    |    0    |
|          |                            data_7_V_fu_113                           |    0    |    0    |
|extractvalue|                            data_8_V_fu_117                           |    0    |    0    |
|          |                            data_9_V_fu_121                           |    0    |    0    |
|          |                           data_10_V_fu_125                           |    0    |    0    |
|          |                            res_0_V_fu_129                            |    0    |    0    |
|          |                            res_1_V_fu_133                            |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|
|   Total  |                                                                      |    0    |   966   |
|----------|----------------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|data_10_V_reg_167|   27   |
| data_2_V_reg_137|   27   |
| data_4_V_reg_142|   27   |
| data_6_V_reg_147|   27   |
| data_7_V_reg_152|   27   |
| data_8_V_reg_157|   27   |
| data_9_V_reg_162|   27   |
| res_0_V_reg_172 |   27   |
| res_1_V_reg_177 |   27   |
+-----------------+--------+
|      Total      |   243  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   966  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   243  |    -   |
+-----------+--------+--------+
|   Total   |   243  |   966  |
+-----------+--------+--------+
