sv xilinx_vip --include "/opt/xilinx/Vivado/2020.1/data/xilinx_vip/include" --include "../../../ipstatic/hdl" \
"/opt/xilinx/Vivado/2020.1/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv" \
"/opt/xilinx/Vivado/2020.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv" \
"/opt/xilinx/Vivado/2020.1/data/xilinx_vip/hdl/xil_common_vip_pkg.sv" \
"/opt/xilinx/Vivado/2020.1/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" \
"/opt/xilinx/Vivado/2020.1/data/xilinx_vip/hdl/axi_vip_pkg.sv" \
"/opt/xilinx/Vivado/2020.1/data/xilinx_vip/hdl/axi4stream_vip_if.sv" \
"/opt/xilinx/Vivado/2020.1/data/xilinx_vip/hdl/axi_vip_if.sv" \
"/opt/xilinx/Vivado/2020.1/data/xilinx_vip/hdl/clk_vip_if.sv" \
"/opt/xilinx/Vivado/2020.1/data/xilinx_vip/hdl/rst_vip_if.sv" \

sv xpm --include "/opt/xilinx/Vivado/2020.1/data/xilinx_vip/include" --include "../../../ipstatic/hdl" \
"/opt/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
"/opt/xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" \
"/opt/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \

verilog axis_infrastructure_v1_1_0 --include "/opt/xilinx/Vivado/2020.1/data/xilinx_vip/include" --include "../../../ipstatic/hdl" \
"../../../ipstatic/hdl/axis_infrastructure_v1_1_vl_rfs.v" \

verilog axis_register_slice_v1_1_21 --include "/opt/xilinx/Vivado/2020.1/data/xilinx_vip/include" --include "../../../ipstatic/hdl" \
"../../../ipstatic/hdl/axis_register_slice_v1_1_vl_rfs.v" \

verilog axis_dwidth_converter_v1_1_20 --include "/opt/xilinx/Vivado/2020.1/data/xilinx_vip/include" --include "../../../ipstatic/hdl" \
"../../../ipstatic/hdl/axis_dwidth_converter_v1_1_vl_rfs.v" \

verilog xil_defaultlib --include "/opt/xilinx/Vivado/2020.1/data/xilinx_vip/include" --include "../../../ipstatic/hdl" \
"../../../../finn_rtl_krnl_final_ex.srcs/sources_1/ip/axis_dw_4_to_32_bytes/sim/axis_dw_4_to_32_bytes.v" \

verilog xil_defaultlib "glbl.v"

nosort
