

<!DOCTYPE html>


<html lang="zh-CN" >

  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="generator" content="Docutils 0.19: https://docutils.sourceforge.io/" />

    <title>开发板简介 &#8212; ZYNQ 7000开发平台FPGA教程 1.0 文档</title>
  
  
  
  <script data-cfasync="false">
    document.documentElement.dataset.mode = localStorage.getItem("mode") || "";
    document.documentElement.dataset.theme = localStorage.getItem("theme") || "light";
  </script>
  
  <!-- Loaded before other Sphinx assets -->
  <link href="../_static/styles/theme.css?digest=e353d410970836974a52" rel="stylesheet" />
<link href="../_static/styles/bootstrap.css?digest=e353d410970836974a52" rel="stylesheet" />
<link href="../_static/styles/pydata-sphinx-theme.css?digest=e353d410970836974a52" rel="stylesheet" />

  
  <link href="../_static/vendor/fontawesome/6.1.2/css/all.min.css?digest=e353d410970836974a52" rel="stylesheet" />
  <link rel="preload" as="font" type="font/woff2" crossorigin href="../_static/vendor/fontawesome/6.1.2/webfonts/fa-solid-900.woff2" />
<link rel="preload" as="font" type="font/woff2" crossorigin href="../_static/vendor/fontawesome/6.1.2/webfonts/fa-brands-400.woff2" />
<link rel="preload" as="font" type="font/woff2" crossorigin href="../_static/vendor/fontawesome/6.1.2/webfonts/fa-regular-400.woff2" />

    <link rel="stylesheet" type="text/css" href="../_static/pygments.css" />
    <link rel="stylesheet" href="../_static/styles/sphinx-book-theme.css?digest=14f4ca6b54d191a8c7657f6c759bf11a5fb86285" type="text/css" />
  
  <!-- Pre-loaded scripts that we'll load fully later -->
  <link rel="preload" as="script" href="../_static/scripts/bootstrap.js?digest=e353d410970836974a52" />
<link rel="preload" as="script" href="../_static/scripts/pydata-sphinx-theme.js?digest=e353d410970836974a52" />

    <script data-url_root="../" id="documentation_options" src="../_static/documentation_options.js"></script>
    <script src="../_static/doctools.js"></script>
    <script src="../_static/sphinx_highlight.js"></script>
    <script src="../_static/scripts/sphinx-book-theme.js?digest=5a5c038af52cf7bc1a1ec88eea08e6366ee68824"></script>
    <script src="../_static/translations.js"></script>
    <script>DOCUMENTATION_OPTIONS.pagename = 'AX7450B_UserManual_CN/AX7450B_UserManual';</script>
    <link rel="index" title="索引" href="../genindex.html" />
    <link rel="search" title="搜索" href="../search.html" />
    <link rel="next" title="开发板简介和检测" href="../7450B_S1_RSTdocument_CN/01_%E5%BC%80%E5%8F%91%E6%9D%BF%E7%AE%80%E4%BB%8B%E5%92%8C%E6%A3%80%E6%B5%8B_CN.html" />
    <link rel="prev" title="序" href="../7450B_S1_RSTdocument_CN/00_%E5%BA%8F_CN.html" />
  <meta name="viewport" content="width=device-width, initial-scale=1"/>
  <meta name="docsearch:language" content="zh-CN"/>
  </head>
  
  
  <body data-bs-spy="scroll" data-bs-target=".bd-toc-nav" data-offset="180" data-bs-root-margin="0px 0px -60%" data-default-mode="">

  
  
  <a class="skip-link" href="#main-content">Skip to main content</a>
  
  <input type="checkbox"
          class="sidebar-toggle"
          name="__primary"
          id="__primary"/>
  <label class="overlay overlay-primary" for="__primary"></label>
  
  <input type="checkbox"
          class="sidebar-toggle"
          name="__secondary"
          id="__secondary"/>
  <label class="overlay overlay-secondary" for="__secondary"></label>
  
  <div class="search-button__wrapper">
    <div class="search-button__overlay"></div>
    <div class="search-button__search-container">
<form class="bd-search d-flex align-items-center"
      action="../search.html"
      method="get">
  <i class="fa-solid fa-magnifying-glass"></i>
  <input type="search"
         class="form-control"
         name="q"
         id="search-input"
         placeholder="Search..."
         aria-label="Search..."
         autocomplete="off"
         autocorrect="off"
         autocapitalize="off"
         spellcheck="false"/>
  <span class="search-button__kbd-shortcut"><kbd class="kbd-shortcut__modifier">Ctrl</kbd>+<kbd>K</kbd></span>
</form></div>
  </div>
  
    <nav class="bd-header navbar navbar-expand-lg bd-navbar">
    </nav>
  
  <div class="bd-container">
    <div class="bd-container__inner bd-page-width">
      
      <div class="bd-sidebar-primary bd-sidebar">
        

  
  <div class="sidebar-header-items sidebar-primary__section">
    
    
    
    
  </div>
  
    <div class="sidebar-primary-items__start sidebar-primary__section">
        <div class="sidebar-primary-item">
  

<a class="navbar-brand logo" href="../index.html">
  
  
  
  
    
    
      
    
    
    <img src="../_static/8.png" class="logo__image only-light" alt="Logo image"/>
    <script>document.write(`<img src="../_static/8.png" class="logo__image only-dark" alt="Logo image"/>`);</script>
  
  
</a></div>
        <div class="sidebar-primary-item"><nav class="bd-links" id="bd-docs-nav" aria-label="Main">
    <div class="bd-toc-item navbar-nav active">
        
        <ul class="nav bd-sidenav bd-sidenav__home-link">
            <li class="toctree-l1">
                <a class="reference internal" href="../index.html">
                    ZYNQ 7000 开发平台
                </a>
            </li>
        </ul>
        <p aria-level="2" class="caption" role="heading"><span class="caption-text">公司简介</span></p>
<ul class="nav bd-sidenav">
<li class="toctree-l1"><a class="reference internal" href="../7450B_S1_RSTdocument_CN/00_%E5%85%B3%E4%BA%8EALINX_CN.html">关于ALINX</a></li>
<li class="toctree-l1"><a class="reference internal" href="../7450B_S1_RSTdocument_CN/00_%E5%BA%8F_CN.html">序</a></li>
</ul>
<p aria-level="2" class="caption" role="heading"><span class="caption-text">用户手册</span></p>
<ul class="current nav bd-sidenav">
<li class="toctree-l1 current active"><a class="current reference internal" href="#">开发板简介</a></li>



















</ul>
<p aria-level="2" class="caption" role="heading"><span class="caption-text">AX7450B型号板卡S1_FPGA教程</span></p>
<ul class="nav bd-sidenav">
<li class="toctree-l1"><a class="reference internal" href="../7450B_S1_RSTdocument_CN/01_%E5%BC%80%E5%8F%91%E6%9D%BF%E7%AE%80%E4%BB%8B%E5%92%8C%E6%A3%80%E6%B5%8B_CN.html">开发板简介和检测</a></li>
<li class="toctree-l1"><a class="reference internal" href="../7450B_S1_RSTdocument_CN/02_ZYNQ%E7%AE%80%E4%BB%8B_CN.html">ZYNQ简介</a></li>
<li class="toctree-l1"><a class="reference internal" href="../7450B_S1_RSTdocument_CN/03_Vivado%E5%BC%80%E5%8F%91%E7%8E%AF%E5%A2%83_CN.html">Vivado开发环境</a></li>
<li class="toctree-l1"><a class="reference internal" href="../7450B_S1_RSTdocument_CN/04_PL%E7%9A%84LED%E5%AE%9E%E9%AA%8C_CN.html">PL的”Hello World”LED实验</a></li>
<li class="toctree-l1"><a class="reference internal" href="../7450B_S1_RSTdocument_CN/05_FPGA%E7%89%87%E5%86%85RAM%E8%AF%BB%E5%86%99%E6%B5%8B%E8%AF%95%E5%AE%9E%E9%AA%8C_CN.html">FPGA片内RAM读写测试实验</a></li>
<li class="toctree-l1"><a class="reference internal" href="../7450B_S1_RSTdocument_CN/06_FPGA%E7%89%87%E5%86%85ROM%E8%AF%BB%E5%86%99%E6%B5%8B%E8%AF%95%E5%AE%9E%E9%AA%8C_CN.html">FPGA片内ROM读写测试实验</a></li>
<li class="toctree-l1"><a class="reference internal" href="../7450B_S1_RSTdocument_CN/07_FPGA%E7%89%87%E5%86%85FIFO%E8%AF%BB%E5%86%99%E6%B5%8B%E8%AF%95%E5%AE%9E%E9%AA%8C_CN.html">FPGA片内FIFO读写测试实验</a></li>
<li class="toctree-l1"><a class="reference internal" href="../7450B_S1_RSTdocument_CN/08_%E5%8F%AF%E7%BC%96%E7%A8%8B%E6%97%B6%E9%92%9FSI5338%E5%AE%9E%E9%AA%8C_CN.html">可编程时钟SI5338实验</a></li>
<li class="toctree-l1"><a class="reference internal" href="../7450B_S1_RSTdocument_CN/09_PL%E7%AB%AFDDR3%E8%AF%BB%E5%86%99%E6%B5%8B%E8%AF%95%E5%AE%9E%E9%AA%8C_CN.html">PL端DDR3读写测试实验</a></li>
<li class="toctree-l1"><a class="reference internal" href="../7450B_S1_RSTdocument_CN/10_%E4%BD%93%E9%AA%8CARM%E8%BE%93%E5%87%BAHello%20World_CN.html">体验ARM，裸机输出“Hello World”</a></li>
<li class="toctree-l1"><a class="reference internal" href="../7450B_S1_RSTdocument_CN/11_PS%E5%AE%9A%E6%97%B6%E5%99%A8%E4%B8%AD%E6%96%AD%E5%AE%9E%E9%AA%8C_CN.html">PS定时器中断实验</a></li>
<li class="toctree-l1"><a class="reference internal" href="../7450B_S1_RSTdocument_CN/12_PS%E7%AB%AFEMIO%E7%9A%84%E4%BD%BF%E7%94%A8_CN.html">PS端EMIO的使用</a></li>
<li class="toctree-l1"><a class="reference internal" href="../7450B_S1_RSTdocument_CN/13_PL%E7%AB%AFAXI%20GPIO%E7%9A%84%E4%BD%BF%E7%94%A8_CN.html">PL端AXI GPIO的使用</a></li>
<li class="toctree-l1"><a class="reference internal" href="../7450B_S1_RSTdocument_CN/14_%E4%BB%A5%E5%A4%AA%E7%BD%91%E5%AE%9E%E9%AA%8C_CN.html">以太网实验（LWIP）</a></li>
<li class="toctree-l1"><a class="reference internal" href="../7450B_S1_RSTdocument_CN/15_%E8%87%AA%E5%AE%9A%E4%B9%89IP%E5%AE%9E%E9%AA%8C_CN.html">自定义IP实验</a></li>
<li class="toctree-l1"><a class="reference internal" href="../7450B_S1_RSTdocument_CN/16_PCIe%E6%B5%8B%E8%AF%95_CN.html">PCIe测试</a></li>
<li class="toctree-l1"><a class="reference internal" href="../7450B_S1_RSTdocument_CN/17_%E5%AE%89%E8%A3%85%E8%99%9A%E6%8B%9F%E6%9C%BA%E5%92%8CUbuntu%E7%B3%BB%E7%BB%9F_CN.html">安装虚拟机和Ubuntu系统</a></li>
<li class="toctree-l1"><a class="reference internal" href="../7450B_S1_RSTdocument_CN/18_Ubuntu%E5%AE%89%E8%A3%85Linux%E7%89%88Vitis%E8%BD%AF%E4%BB%B6_CN.html">Ubuntu安装Linux版Vitis软件</a></li>
<li class="toctree-l1"><a class="reference internal" href="../7450B_S1_RSTdocument_CN/19_Petalinux%E5%B7%A5%E5%85%B7%E5%AE%89%E8%A3%85_CN.html">Petalinux工具安装</a></li>
<li class="toctree-l1"><a class="reference internal" href="../7450B_S1_RSTdocument_CN/20_NFS%E6%9C%8D%E5%8A%A1%E8%BD%AF%E4%BB%B6%E5%AE%89%E8%A3%85_CN.html">NFS服务软件安装</a></li>
<li class="toctree-l1"><a class="reference internal" href="../7450B_S1_RSTdocument_CN/21_%E4%BD%BF%E7%94%A8Petalinux%E5%AE%9A%E5%88%B6Linux%E7%B3%BB%E7%BB%9F_CN.html">使用Petalinux定制Linux系统</a></li>
<li class="toctree-l1"><a class="reference internal" href="../7450B_S1_RSTdocument_CN/22_%E4%BD%BF%E7%94%A8Vitis%E5%BC%80%E5%8F%91Linux%E7%A8%8B%E5%BA%8F_CN.html">使用Vitis开发Linux程序</a></li>
<li class="toctree-l1"><a class="reference internal" href="../7450B_S1_RSTdocument_CN/23_Linux%E4%B8%8BGPIO%E5%AE%9E%E9%AA%8C_CN.html">Linux下GPIO实验</a></li>
</ul>
<p aria-level="2" class="caption" role="heading"><span class="caption-text">Alinx版权</span></p>
<ul class="nav bd-sidenav">
<li class="toctree-l1"><a class="reference internal" href="../7450B_S1_RSTdocument_CN/00_%E8%B4%A3%E4%BB%BB%E5%A3%B0%E6%98%8E_CN.html">版权说明</a></li>
</ul>

    </div>
</nav></div>
    </div>
  
  
  <div class="sidebar-primary-items__end sidebar-primary__section">
  </div>
  
  <div id="rtd-footer-container"></div>


      </div>
      
      <main id="main-content" class="bd-main">
        
        

<div class="sbt-scroll-pixel-helper"></div>

          <div class="bd-content">
            <div class="bd-article-container">
              
              <div class="bd-header-article">
<div class="header-article-items header-article__inner">
  
    <div class="header-article-items__start">
      
        <div class="header-article-item"><label class="sidebar-toggle primary-toggle btn btn-sm" for="__primary" title="Toggle primary sidebar" data-bs-placement="bottom" data-bs-toggle="tooltip">
  <span class="fa-solid fa-bars"></span>
</label></div>
      
    </div>
  
  
    <div class="header-article-items__end">
      
        <div class="header-article-item">

<div class="article-header-buttons">


<a href="https://github.com/alinxalinx/AX7450B_2023.1" target="_blank"
   class="btn btn-sm btn-source-repository-button"
   title="源码库"
   data-bs-placement="bottom" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fab fa-github"></i>
  </span>

</a>






<div class="dropdown dropdown-download-buttons">
  <button class="btn dropdown-toggle" type="button" data-bs-toggle="dropdown" aria-expanded="false" aria-label="下载此页面">
    <i class="fas fa-download"></i>
  </button>
  <ul class="dropdown-menu">
      
      
      
      <li><a href="../_sources/AX7450B_UserManual_CN/AX7450B_UserManual.rst" target="_blank"
   class="btn btn-sm btn-download-source-button dropdown-item"
   title="下载源文件"
   data-bs-placement="left" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fas fa-file"></i>
  </span>
<span class="btn__text-container">.rst</span>
</a>
</li>
      
      
      
      
      <li>
<button onclick="window.print()"
  class="btn btn-sm btn-download-pdf-button dropdown-item"
  title="列印成 PDF"
  data-bs-placement="left" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fas fa-file-pdf"></i>
  </span>
<span class="btn__text-container">.pdf</span>
</button>
</li>
      
  </ul>
</div>




<button onclick="toggleFullScreen()"
  class="btn btn-sm btn-fullscreen-button"
  title="全屏模式"
  data-bs-placement="bottom" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fas fa-expand"></i>
  </span>

</button>


<script>
document.write(`
  <button class="theme-switch-button btn btn-sm btn-outline-primary navbar-btn rounded-circle" title="light/dark" aria-label="light/dark" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <span class="theme-switch" data-mode="light"><i class="fa-solid fa-sun"></i></span>
    <span class="theme-switch" data-mode="dark"><i class="fa-solid fa-moon"></i></span>
    <span class="theme-switch" data-mode="auto"><i class="fa-solid fa-circle-half-stroke"></i></span>
  </button>
`);
</script>

<script>
document.write(`
  <button class="btn btn-sm navbar-btn search-button search-button__button" title="搜索" aria-label="搜索" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <i class="fa-solid fa-magnifying-glass"></i>
  </button>
`);
</script>
<label class="sidebar-toggle secondary-toggle btn btn-sm" for="__secondary"title="Toggle secondary sidebar" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <span class="fa-solid fa-list"></span>
</label>
</div></div>
      
    </div>
  
</div>
</div>
              
              

<div id="jb-print-docs-body" class="onlyprint">
    <h1>开发板简介</h1>
    <!-- Table of contents -->
    <div id="print-main-content">
        <div id="jb-print-toc">
            
            <div>
                <h2> 目录 </h2>
            </div>
            <nav aria-label="Page">
                <ul class="visible nav section-nav flex-column">
<li class="toc-h1 nav-item toc-entry"><a class="reference internal nav-link" href="#">开发板简介</a></li>
<li class="toc-h1 nav-item toc-entry"><a class="reference internal nav-link" href="#zynq">ZYNQ芯片</a></li>
<li class="toc-h1 nav-item toc-entry"><a class="reference internal nav-link" href="#ddr3-dram">DDR3 DRAM</a></li>
<li class="toc-h1 nav-item toc-entry"><a class="reference internal nav-link" href="#qspi-flash">QSPI Flash</a></li>
<li class="toc-h1 nav-item toc-entry"><a class="reference internal nav-link" href="#emmc-flash">eMMC Flash</a></li>
<li class="toc-h1 nav-item toc-entry"><a class="reference internal nav-link" href="#id2">时钟配置</a></li>
<li class="toc-h1 nav-item toc-entry"><a class="reference internal nav-link" href="#usb">USB转串口</a></li>
<li class="toc-h1 nav-item toc-entry"><a class="reference internal nav-link" href="#id3">千兆以太网接口</a></li>
<li class="toc-h1 nav-item toc-entry"><a class="reference internal nav-link" href="#usb2-0-otg">USB2.0 OTG接口</a></li>
<li class="toc-h1 nav-item toc-entry"><a class="reference internal nav-link" href="#pcie">PCIe插槽</a></li>
<li class="toc-h1 nav-item toc-entry"><a class="reference internal nav-link" href="#tf">TF卡槽</a></li>
<li class="toc-h1 nav-item toc-entry"><a class="reference internal nav-link" href="#fmc">FMC连接器</a></li>
<li class="toc-h1 nav-item toc-entry"><a class="reference internal nav-link" href="#led">LED灯</a></li>
<li class="toc-h1 nav-item toc-entry"><a class="reference internal nav-link" href="#id4">复位按键和用户按键</a></li>
<li class="toc-h1 nav-item toc-entry"><a class="reference internal nav-link" href="#sma">SMA接口</a></li>
<li class="toc-h1 nav-item toc-entry"><a class="reference internal nav-link" href="#jtag">JTAG调试口</a></li>
<li class="toc-h1 nav-item toc-entry"><a class="reference internal nav-link" href="#id5">拨码开关配置</a></li>
<li class="toc-h1 nav-item toc-entry"><a class="reference internal nav-link" href="#id6">电源</a></li>
<li class="toc-h1 nav-item toc-entry"><a class="reference internal nav-link" href="#id7">风扇</a></li>
<li class="toc-h1 nav-item toc-entry"><a class="reference internal nav-link" href="#id8">结构尺寸图</a></li>
</ul>

            </nav>
        </div>
    </div>
</div>

              
                
<div id="searchbox"></div>
                <article class="bd-article" role="main">
                  
  <p> 芯驿电子科技（上海）有限公司 基于XILINX
ZYNQ7000开发平台的开发板（型号：AX7450B）2020款正式发布了正式发布了，为了让您对此开发平台可以快速了解，我们编写了此用户手册。</p>
<p>这款ZYNQ7000 FPGA开发平台使用XILINX的Zynq7000 SOC
芯片XC7Z100的解决方案，它采用ARM+FPGA SOC技术将双核ARM Cortex-A9 和FPGA
可编程逻辑集成在一颗芯片上。ZYNQ的PS端挂载了2片512MB的高速DDR3
SDRAM芯片, PL端挂载了4片512MB的高速DDR3
SDRAM芯片。另外PS端有1片8GB的eMMC存储芯片和2片256Mb的QSPI FLASH芯片。</p>
<p>外围电路方面我们为用户扩展了丰富的接口，比如1个PCIex8
接口、1路千兆以太网接口、1路USB2.0
OTG接口、1路HDMI输出接口、1路UART串口接口、1路SD卡接口、一个FMC
HPC扩展接口、2路SMA接口等等。满足用户各种高速数据交换，数据存储，视频传输处理以及工业控制的要求，是一款”专业级“的ZYNQ开发平台。为高速数据传输和交换，数据处理的前期验证和后期应用提供了可能。相信这样的一款产品非常适合从事ZYNQ开发的学生、工程师等群体。</p>
<img alt="../_images/image260.png" src="../_images/image260.png" />
<section id="id1">
<h1>开发板简介<a class="headerlink" href="#id1" title="此标题的永久链接">#</a></h1>
<p>在这里，对这款AX7450B ZYNQ开发平台进行简单的功能介绍。</p>
<p>开发板主要由ZYNQ7100主芯片，6片DDR3，1片eMMC，2个QSPI
FLASH和一些外设接口组成。ZYNQ7100采用Xilinx公司的Zynq7000系列的芯片，型号为XC7Z100-2FFG900。ZYNQ710芯片可分成处理器系统部分Processor
System（PS）和可编程逻辑部分Programmable
Logic（PL）。在ZYNQ7100芯片的PS端挂了2片DDR3，PL端挂了4片DDR3，每片DDR3容量高达512M字节，使得ARM系统和FPGA系统能独立处理和存储的数据的功能。PS端的8GB
eMMC FLASH存储芯片和2片256Mb的QSPI
FLASH用来静态存储ZYNQ的操作系统、文件系统及用户数据。</p>
<p>AX7450B开发板扩展了丰富的外围接口，其中包含1个PCIex8接口、1路千兆以太网接口、1路USB2.0
OTG接口、1路UART串口接口、1路SD卡接口、1个FMC
HPC扩展接口，2路SMA接口，和一些按键LED。</p>
<p>下图为整个开发系统的结构示意图：</p>
<img alt="../_images/image349.png" src="../_images/image349.png" />
<p>通过这个示意图，我们可以看到，我们这个开发平台所能含有的接口和功能。</p>
<ul class="simple">
<li><p>Xilinx ARM+FPGA芯片Zynq-7000 XC7Z100-2FFG900。</p></li>
<li><p>DDR3</p></li>
</ul>
<p>带有6片大容量的512M字节（共3GB）高速DDR3
SDRAM。其中2片挂载在PS端，组成32位的数据宽度，可作为ZYNQ芯片数据的缓存，也可以作为操作系统运行的内存;
另外4片挂在PL端，组成64位数据宽度，可作为FPGA的数据存储，图像分析缓存，数据处理。</p>
<ul class="simple">
<li><p>eMMC</p></li>
</ul>
<p>PS端挂载一片8GB eMMC
FLASH存储芯片，用户存储操作系统文件或者其他用户数据。</p>
<ul class="simple">
<li><p>QSPI FLASH</p></li>
</ul>
<p>2片256Mbit的QSPI FLASH存储芯片,
可用作ZYNQ芯片的Uboot文件，系统文件和用户数据的存储;</p>
<ul class="simple">
<li><p>PCIe接口</p></li>
</ul>
<p>支持PCI Express 2.0标准，提供标准的PCIe
x8高速数据传输接口，单通道通信速率可高达5GBaud。</p>
<ul class="simple">
<li><p>千兆以太网接口</p></li>
</ul>
<p>1路10/100M/1000M以太网RJ45接口，用于和电脑或其它网络设备进行以太网数据交换。网络接口芯片采用景略半导体的JL2121工业级GPHY芯片，以太网连接到ZYNQ芯片的PS端。</p>
<ul class="simple">
<li><p>USB2.0接口</p></li>
</ul>
<p>用于和PC或USB设备的OTG通信, 连接器采用MINI USB接口。</p>
<ul class="simple">
<li><p>USB Uart接口</p></li>
</ul>
<p>1路Uart转USB接口，用于和电脑通信，方便用户调试。USB接口采用MINI
USB接口。</p>
<ul class="simple">
<li><p>Micro SD卡座</p></li>
</ul>
<p>1路Micro SD卡座，用于存储操作系统镜像和文件系统。</p>
<ul class="simple">
<li><p>FMC HPC扩展口</p></li>
</ul>
<p>1个标准的FMC
HPC的扩展口，可以外接XILINX或者我们黑金的各种FMC模块（HDMI输入输出模块，双目摄像头模块，高速AD模块等等）。FMC扩展口包含84对差分IO信号和8路高速GTX收发信号。</p>
<ul class="simple">
<li><p>JTAG口</p></li>
</ul>
<p>1个USB JTAG口，通过下载器对ZYNQ系统进行调试和下载</p>
<ul class="simple">
<li><p>SMA口</p></li>
</ul>
<p>2路SMA接口，用户可以连接外部触发信号或者时钟信号。</p>
<ul class="simple">
<li><p>时钟</p></li>
</ul>
<p>板载一个33.333Mhz的有源晶振，给PS系统提供稳定的时钟源，一个50MHz的有源晶振，为PL逻辑提供额外的时钟；另外板上有一个可编程的时钟芯片给GTX提供时钟源，为PCIE，光纤和DDR工作提供参考时钟。</p>
<ul class="simple">
<li><p>LED灯</p></li>
</ul>
<p>1个电源指示灯，1个DONE指示灯，4个用户调试LED灯, 1个前面板双色LED灯。</p>
<ul class="simple">
<li><p>按键</p></li>
</ul>
<p>2个按键，1个复位按键，1个PL用户按键。</p>
</section>
<section id="zynq">
<h1>ZYNQ芯片<a class="headerlink" href="#zynq" title="此标题的永久链接">#</a></h1>
<p>开发板使用的是Xilinx公司的Zynq7000系列的芯片，型号为XC7Z100-2FFG900。芯片的PS系统集成了两个ARM
Cortex™-A9处理器，AMBA®互连，内部存储器，外部存储器接口和外设。这些外设主要包括USB总线接口，以太网接口，SD/SDIO接口，I2C总线接口，CAN总线接口，UART接口，GPIO等。PS可以独立运行并在上电或复位下启动。ZYNQ7000芯片的总体框图如图2-1所示</p>
<img alt="../_images/image446.png" src="../_images/image446.png" />
<p>图2-1 ZYNQ7000芯片的总体框图</p>
<p>其中PS系统部分的主要参数如下：</p>
<ul class="simple">
<li><p>基于ARM 双核CortexA9 的应用处理器，ARM-v7架构 高达800MHz</p></li>
<li><p>每个CPU 32KB 1级指令和数据缓存，512KB 2级缓存 2个CPU共享</p></li>
<li><p>片上boot ROM和256KB 片内RAM</p></li>
<li><p>外部存储接口，支持16/32 bit DDR2、DDR3接口</p></li>
<li><p>两个千兆网卡支持：发散-聚集DMA ，GMII，RGMII，SGMII接口</p></li>
<li><p>两个USB2.0 OTG接口，每个最多支持12节点</p></li>
<li><p>两个CAN2.0B总线接口</p></li>
<li><p>两个SD卡、SDIO、MMC兼容控制器</p></li>
<li><p>2个SPI，2个UARTs，2个I2C接口</p></li>
<li><p>54个多功能配置的IO，可以软件配置成普通IO或者外设控制接口</p></li>
<li><p>PS内和PS到PL的高带宽连接</p></li>
</ul>
<p>其中PL逻辑部分的主要参数如下：</p>
<ul class="simple">
<li><p>逻辑单元Logic Cells：444K；</p></li>
<li><p>查找表LUTs: 277400</p></li>
<li><p>触发器(flip-flops):554,800</p></li>
<li><p>乘法器18x25MACCs：2020;</p></li>
<li><p>Block RAM：26.5Mb；</p></li>
<li><p>16路高速GTX收发器，支持PCIE Gen2x8；</p></li>
<li><p>2个AD转换器,可以测量片上电压、温度感应和高达17外部差分输入通道，1MBPS</p></li>
</ul>
<p>XC7Z100-2FFG900I芯片的速度等级为-2，工业级，封装为FGG900，引脚间距为1.0mm，ZYNQ7000系列的具体的芯片型号定义如下图2-2所示。</p>
<img alt="../_images/image540.png" src="../_images/image540.png" />
<p>图2-2 ZYNQ型号命名规则定义</p>
<p>图2-3为开发板所用的XC7Z100芯片实物图。</p>
<p>。</p>
<img alt="../_images/image634.png" src="../_images/image634.png" />
<p>图2-3 XC7Z100芯片实物</p>
</section>
<section id="ddr3-dram">
<h1>DDR3 DRAM<a class="headerlink" href="#ddr3-dram" title="此标题的永久链接">#</a></h1>
<p>AX7450B开发板上配有6片Micron(美光）的512MB的DDR3芯片,型号为MT41J256M16HA-125(兼容MT41K256M16HA-125)。其中PS挂载2片，组成32位的数据宽度，PL端挂载4片，组成64位的数据宽度。PS端的DDR3
SDRAM的最高运行速度可达533MHz(数据速率1066Mbps)，2片DDR3存储系统直接连接到了ZYNQ处理系统（PS）的BANK
502的存储器接口上。PL端的DDR3
SDRAM的最高运行速度可达800MHz(数据速率1600Mbps)，4片DDR3存储系统连接到了FPGA的BANK33,
BANK34的接口上。DDR3 SDRAM的具体配置如下表3-1所示。</p>
<p>表3-1 DDR3 SDRAM配置</p>
<table class="table">
<tbody>
<tr class="row-odd"><td><p><strong>位号</strong></p></td>
<td><p><strong>芯片型号</strong></p></td>
<td><p><strong>容量</strong></p></td>
<td><p><strong>厂家</strong></p></td>
</tr>
<tr class="row-even"><td><p>U5,U6,U8,U9</p>
<p>U11,U12</p>
</td>
<td><p>MT41J256M16HA-125</p></td>
<td><p>256M x 16bit</p></td>
<td><p>Micron</p></td>
</tr>
</tbody>
</table>
<p>DDR3的硬件设计需要严格考虑信号完整性，我们在电路设计和PCB设计的时候已经充分考虑了匹配电阻/终端电阻,走线阻抗控制，走线等长控制，　保证DDR3的高速稳定的工作。</p>
<p>PS端的DDR3 DRAM的硬件连接方式如图3-1所示:</p>
<img alt="../_images/image733.png" src="../_images/image733.png" />
<p>图3-1 DDR3 DRAM原理图部分</p>
<p>PL端的DDR3 DRAM的硬件连接方式如图3-2所示:</p>
<img alt="../_images/image825.png" src="../_images/image825.png" />
<p><strong>PS端DDR3 DRAM引脚分配：</strong></p>
<table class="table">
<tbody>
<tr class="row-odd"><td><p><strong>信号名称</strong></p></td>
<td><p><strong>ZYNQ引脚名</strong></p></td>
<td><p><strong>ZYNQ引脚号</strong></p></td>
</tr>
<tr class="row-even"><td><p><strong>PS_DDR3_DQS0_P</strong></p></td>
<td><p>PS_DDR_DQS_P0_502</p></td>
<td><p>C26</p></td>
</tr>
<tr class="row-odd"><td><p><strong>PS_DDR3_DQS0_N</strong></p></td>
<td><p>PS_DDR_DQS_N0_502</p></td>
<td><p>B26</p></td>
</tr>
<tr class="row-even"><td><p><strong>PS_DDR3_DQS1_P</strong></p></td>
<td><p>PS_DDR_DQS_P1_502</p></td>
<td><p>C29</p></td>
</tr>
<tr class="row-odd"><td><p><strong>PS_DDR3_DQS1_N</strong></p></td>
<td><p>PS_DDR_DQS_N1_502</p></td>
<td><p>B29</p></td>
</tr>
<tr class="row-even"><td><p><strong>PS_DDR3_DQS2_P</strong></p></td>
<td><p>PS_DDR_DQS_P2_502</p></td>
<td><p>G29</p></td>
</tr>
<tr class="row-odd"><td><p><strong>PS_DDR3_DQS2_N</strong></p></td>
<td><p>PS_DDR_DQS_N2_502</p></td>
<td><p>F29</p></td>
</tr>
<tr class="row-even"><td><p><strong>PS_DDR3_DQS3_P</strong></p></td>
<td><p>PS_DDR_DQS_P3_502</p></td>
<td><p>L28</p></td>
</tr>
<tr class="row-odd"><td><p><strong>PS_DDR3_DQS4_N</strong></p></td>
<td><p>PS_DDR_DQS_N3_502</p></td>
<td><p>L29</p></td>
</tr>
<tr class="row-even"><td><p><strong>PS_DDR3_D0</strong></p></td>
<td><p>PS_DDR_DQ0_502</p></td>
<td><p>A25</p></td>
</tr>
<tr class="row-odd"><td><p><strong>PS_DDR3_D1</strong></p></td>
<td><p>PS_DDR_DQ1_502</p></td>
<td><p>E25</p></td>
</tr>
<tr class="row-even"><td><p><strong>PS_DDR3_D2</strong></p></td>
<td><p>PS_DDR_DQ2_502</p></td>
<td><p>B27</p></td>
</tr>
<tr class="row-odd"><td><p><strong>PS_DDR3_D3</strong></p></td>
<td><p>PS_DDR_DQ3_502</p></td>
<td><p>D25</p></td>
</tr>
<tr class="row-even"><td><p><strong>PS_DDR3_D4</strong></p></td>
<td><p>PS_DDR_DQ4_502</p></td>
<td><p>B25</p></td>
</tr>
<tr class="row-odd"><td><p><strong>PS_DDR3_D5</strong></p></td>
<td><p>PS_DDR_DQ5_502</p></td>
<td><p>E26</p></td>
</tr>
<tr class="row-even"><td><p><strong>PS_DDR3_D6</strong></p></td>
<td><p>PS_DDR_DQ6_502</p></td>
<td><p>D26</p></td>
</tr>
<tr class="row-odd"><td><p><strong>PS_DDR3_D7</strong></p></td>
<td><p>PS_DDR_DQ7_502</p></td>
<td><p>E27</p></td>
</tr>
<tr class="row-even"><td><p><strong>PS_DDR3_D8</strong></p></td>
<td><p>PS_DDR_DQ8_502</p></td>
<td><p>A29</p></td>
</tr>
<tr class="row-odd"><td><p><strong>PS_DDR3_D9</strong></p></td>
<td><p>PS_DDR_DQ9_502</p></td>
<td><p>A27</p></td>
</tr>
<tr class="row-even"><td><p><strong>PS_DDR3_D10</strong></p></td>
<td><p>PS_DDR_DQ10_502</p></td>
<td><p>A30</p></td>
</tr>
<tr class="row-odd"><td><p><strong>PS_DDR3_D11</strong></p></td>
<td><p>PS_DDR_DQ11_502</p></td>
<td><p>A28</p></td>
</tr>
<tr class="row-even"><td><p><strong>PS_DDR3_D12</strong></p></td>
<td><p>PS_DDR_DQ12_502</p></td>
<td><p>C28</p></td>
</tr>
<tr class="row-odd"><td><p><strong>PS_DDR3_D13</strong></p></td>
<td><p>PS_DDR_DQ13_502</p></td>
<td><p>D30</p></td>
</tr>
<tr class="row-even"><td><p><strong>PS_DDR3_D14</strong></p></td>
<td><p>PS_DDR_DQ14_502</p></td>
<td><p>D28</p></td>
</tr>
<tr class="row-odd"><td><p><strong>PS_DDR3_D15</strong></p></td>
<td><p>PS_DDR_DQ15_502</p></td>
<td><p>D29</p></td>
</tr>
<tr class="row-even"><td><p><strong>PS_DDR3_D16</strong></p></td>
<td><p>PS_DDR_DQ16_502</p></td>
<td><p>H27</p></td>
</tr>
<tr class="row-odd"><td><p><strong>PS_DDR3_D17</strong></p></td>
<td><p>PS_DDR_DQ17_502</p></td>
<td><p>G27</p></td>
</tr>
<tr class="row-even"><td><p><strong>PS_DDR3_D18</strong></p></td>
<td><p>PS_DDR_DQ18_502</p></td>
<td><p>H28</p></td>
</tr>
<tr class="row-odd"><td><p><strong>PS_DDR3_D19</strong></p></td>
<td><p>PS_DDR_DQ19_502</p></td>
<td><p>E28</p></td>
</tr>
<tr class="row-even"><td><p><strong>PS_DDR3_D20</strong></p></td>
<td><p>PS_DDR_DQ20_502</p></td>
<td><p>E30</p></td>
</tr>
<tr class="row-odd"><td><p><strong>PS_DDR3_D21</strong></p></td>
<td><p>PS_DDR_DQ21_502</p></td>
<td><p>F28</p></td>
</tr>
<tr class="row-even"><td><p><strong>PS_DDR3_D22</strong></p></td>
<td><p>PS_DDR_DQ22_502</p></td>
<td><p>G30</p></td>
</tr>
<tr class="row-odd"><td><p><strong>PS_DDR3_D23</strong></p></td>
<td><p>PS_DDR_DQ23_502</p></td>
<td><p>F30</p></td>
</tr>
<tr class="row-even"><td><p><strong>PS_DDR3_D24</strong></p></td>
<td><p>PS_DDR_DQ24_502</p></td>
<td><p>J29</p></td>
</tr>
<tr class="row-odd"><td><p><strong>PS_DDR3_D25</strong></p></td>
<td><p>PS_DDR_DQ25_502</p></td>
<td><p>K27</p></td>
</tr>
<tr class="row-even"><td><p><strong>PS_DDR3_D26</strong></p></td>
<td><p>PS_DDR_DQ26_502</p></td>
<td><p>J30</p></td>
</tr>
<tr class="row-odd"><td><p><strong>PS_DDR3_D27</strong></p></td>
<td><p>PS_DDR_DQ27_502</p></td>
<td><p>J28</p></td>
</tr>
<tr class="row-even"><td><p><strong>PS_DDR3_D28</strong></p></td>
<td><p>PS_DDR_DQ28_502</p></td>
<td><p>K30</p></td>
</tr>
<tr class="row-odd"><td><p><strong>PS_DDR3_D29</strong></p></td>
<td><p>PS_DDR_DQ29_502</p></td>
<td><p>M29</p></td>
</tr>
<tr class="row-even"><td><p><strong>PS_DDR3_D30</strong></p></td>
<td><p>PS_DDR_DQ30_502</p></td>
<td><p>L30</p></td>
</tr>
<tr class="row-odd"><td><p><strong>PS_DDR3_D31</strong></p></td>
<td><p>PS_DDR_DQ31_502</p></td>
<td><p>M30</p></td>
</tr>
<tr class="row-even"><td><p><strong>PS_DDR3_DM0</strong></p></td>
<td><p>PS_DDR_DM0_502</p></td>
<td><p>C27</p></td>
</tr>
<tr class="row-odd"><td><p><strong>PS_DDR3_DM1</strong></p></td>
<td><p>PS_DDR_DM1_502</p></td>
<td><p>B30</p></td>
</tr>
<tr class="row-even"><td><p><strong>PS_DDR3_DM2</strong></p></td>
<td><p>PS_DDR_DM2_502</p></td>
<td><p>H29</p></td>
</tr>
<tr class="row-odd"><td><p><strong>PS_DDR3_DM3</strong></p></td>
<td><p>PS_DDR_DM3_502</p></td>
<td><p>K28</p></td>
</tr>
<tr class="row-even"><td><p><strong>PS_DDR3_A0</strong></p></td>
<td><p>PS_DDR_A0_502</p></td>
<td><p>L25</p></td>
</tr>
<tr class="row-odd"><td><p><strong>PS_DDR3_A1</strong></p></td>
<td><p>PS_DDR_A1_502</p></td>
<td><p>K26</p></td>
</tr>
<tr class="row-even"><td><p><strong>PS_DDR3_A2</strong></p></td>
<td><p>PS_DDR_A2_502</p></td>
<td><p>L27</p></td>
</tr>
<tr class="row-odd"><td><p><strong>PS_DDR3_A3</strong></p></td>
<td><p>PS_DDR_A3_502</p></td>
<td><p>G25</p></td>
</tr>
<tr class="row-even"><td><p><strong>PS_DDR3_A4</strong></p></td>
<td><p>PS_DDR_A4_502</p></td>
<td><p>J26</p></td>
</tr>
<tr class="row-odd"><td><p><strong>PS_DDR3_A5</strong></p></td>
<td><p>PS_DDR_A5_502</p></td>
<td><p>G24</p></td>
</tr>
<tr class="row-even"><td><p><strong>PS_DDR3_A6</strong></p></td>
<td><p>PS_DDR_A6_502</p></td>
<td><p>H26</p></td>
</tr>
<tr class="row-odd"><td><p><strong>PS_DDR3_A7</strong></p></td>
<td><p>PS_DDR_A7_502</p></td>
<td><p>K22</p></td>
</tr>
<tr class="row-even"><td><p><strong>PS_DDR3_A8</strong></p></td>
<td><p>PS_DDR_A8_502</p></td>
<td><p>F27</p></td>
</tr>
<tr class="row-odd"><td><p><strong>PS_DDR3_A9</strong></p></td>
<td><p>PS_DDR_A9_502</p></td>
<td><p>J23</p></td>
</tr>
<tr class="row-even"><td><p><strong>PS_DDR3_A10</strong></p></td>
<td><p>PS_DDR_A10_502</p></td>
<td><p>G26</p></td>
</tr>
<tr class="row-odd"><td><p><strong>PS_DDR3_A11</strong></p></td>
<td><p>PS_DDR_A11_502</p></td>
<td><p>H24</p></td>
</tr>
<tr class="row-even"><td><p><strong>PS_DDR3_A12</strong></p></td>
<td><p>PS_DDR_A12_502</p></td>
<td><p>K23</p></td>
</tr>
<tr class="row-odd"><td><p><strong>PS_DDR3_A13</strong></p></td>
<td><p>PS_DDR_A13_502</p></td>
<td><p>H23</p></td>
</tr>
<tr class="row-even"><td><p><strong>PS_DDR3_A14</strong></p></td>
<td><p>PS_DDR_A14_502</p></td>
<td><p>J24</p></td>
</tr>
<tr class="row-odd"><td><p><strong>PS_DDR3_BA0</strong></p></td>
<td><p>PS_DDR_BA0_502</p></td>
<td><p>M27</p></td>
</tr>
<tr class="row-even"><td><p><strong>PS_DDR3_BA1</strong></p></td>
<td><p>PS_DDR_BA1_502</p></td>
<td><p>M26</p></td>
</tr>
<tr class="row-odd"><td><p><strong>PS_DDR3_BA2</strong></p></td>
<td><p>PS_DDR_BA2_502</p></td>
<td><p>M25</p></td>
</tr>
<tr class="row-even"><td><p><strong>PS_DDR3_S0</strong></p></td>
<td><p>PS_DDR_CS_B_502</p></td>
<td><p>N22</p></td>
</tr>
<tr class="row-odd"><td><p><strong>PS_DDR3_RAS</strong></p></td>
<td><p>PS_DDR_RAS_B_502</p></td>
<td><p>N24</p></td>
</tr>
<tr class="row-even"><td><p><strong>PS_DDR3_CAS</strong></p></td>
<td><p>PS_DDR_CAS_B_502</p></td>
<td><p>M24</p></td>
</tr>
<tr class="row-odd"><td><p><strong>PS_DDR3_WE</strong></p></td>
<td><p>PS_DDR_WE_B_502</p></td>
<td><p>N23</p></td>
</tr>
<tr class="row-even"><td><p><strong>PS_DDR3_ODT</strong></p></td>
<td><p>PS_DDR_ODT_502</p></td>
<td><p>L23</p></td>
</tr>
<tr class="row-odd"><td><p><strong>PS_DDR3_RESET</strong></p></td>
<td><p>PS_DDR_DRST_B_502</p></td>
<td><p>F25</p></td>
</tr>
<tr class="row-even"><td><p><strong>PS_DDR3_CLK0_P</strong></p></td>
<td><p>PS_DDR_CKP_502</p></td>
<td><p>K25</p></td>
</tr>
<tr class="row-odd"><td><p><strong>PS_DDR3_CLK0_N</strong></p></td>
<td><p>PS_DDR_CKN_502</p></td>
<td><p>J25</p></td>
</tr>
<tr class="row-even"><td><p><strong>PS_DDR3_CKE</strong></p></td>
<td><p>PS_DDR_CKE_502</p></td>
<td><p>M22</p></td>
</tr>
</tbody>
</table>
<p><strong>PL端DDR3 DRAM引脚分配：</strong></p>
<table class="table">
<tbody>
<tr class="row-odd"><td><p><strong>信号名称</strong></p></td>
<td><p><strong>ZYNQ引脚名</strong></p></td>
<td><p><strong>ZYNQ引脚号</strong></p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_DM0</p></td>
<td><p>IO_L4P_T0_35</p></td>
<td><p>J14</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_DQS0_N</p></td>
<td><p>IO_L3N_T0_DQS_AD1N_35</p></td>
<td><p>K13</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_DQS0_P</p></td>
<td><p>IO_L3P_T0_DQS_AD1P_35</p></td>
<td><p>L13</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_D0</p></td>
<td><p>IO_L5N_T0_AD9N_35</p></td>
<td><p>J15</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_D1</p></td>
<td><p>IO_L2N_T0_AD8N_35</p></td>
<td><p>H13</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_D2</p></td>
<td><p>IO_L1P_T0_AD0P_35</p></td>
<td><p>L15</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_D3</p></td>
<td><p>IO_L2P_T0_AD8P_35</p></td>
<td><p>J13</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_D4</p></td>
<td><p>IO_L5P_T0_AD9P_35</p></td>
<td><p>K15</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_D5</p></td>
<td><p>IO_L1N_T0_AD0N_35</p></td>
<td><p>L14</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_D6</p></td>
<td><p>IO_L6P_T0_35</p></td>
<td><p>J16</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_D7</p></td>
<td><p>IO_L4N_T0_35</p></td>
<td><p>H14</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_DM1</p></td>
<td><p>IO_L12N_T1_MRCC_35</p></td>
<td><p>F14</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_DQS1_N</p></td>
<td><p>IO_L9N_T1_DQS_AD3N_35</p></td>
<td><p>F12</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_DQS1_P</p></td>
<td><p>IO_L9P_T1_DQS_AD3P_35</p></td>
<td><p>G12</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_D8</p></td>
<td><p>IO_L8N_T1_AD10N_35</p></td>
<td><p>G14</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_D9</p></td>
<td><p>IO_L10N_T1_AD11N_35</p></td>
<td><p>E12</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_D10</p></td>
<td><p>IO_L7N_T1_AD2N_35</p></td>
<td><p>G16</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_D11</p></td>
<td><p>IO_L11N_T1_SRCC_35</p></td>
<td><p>D13</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_D12</p></td>
<td><p>IO_L10P_T1_AD11P_35</p></td>
<td><p>F13</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_D13</p></td>
<td><p>IO_L11P_T1_SRCC_35</p></td>
<td><p>E13</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_D14</p></td>
<td><p>IO_L8P_T1_AD10P_35</p></td>
<td><p>G15</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_D15</p></td>
<td><p>IO_L12P_T1_MRCC_35</p></td>
<td><p>F15</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_DM2</p></td>
<td><p>IO_L16N_T2_35</p></td>
<td><p>C16</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_DQS2_N</p></td>
<td><p>IO_L15N_T2_DQS_AD12N_35</p></td>
<td><p>E17</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_DQS2_P</p></td>
<td><p>IO_L15P_T2_DQS_AD12P_35</p></td>
<td><p>F17</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_D16</p></td>
<td><p>IO_L18N_T2_AD13N_35</p></td>
<td><p>A17</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_D17</p></td>
<td><p>IO_L16P_T2_35</p></td>
<td><p>D16</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_D18</p></td>
<td><p>IO_L17P_T2_AD5P_35</p></td>
<td><p>C17</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_D19</p></td>
<td><p>IO_L14P_T2_AD4P_SRCC_35</p></td>
<td><p>D15</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_D20</p></td>
<td><p>IO_L17N_T2_AD5N_35</p></td>
<td><p>B16</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_D21</p></td>
<td><p>IO_L13N_T2_MRCC_35</p></td>
<td><p>E15</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_D22</p></td>
<td><p>IO_L18P_T2_AD13P_35</p></td>
<td><p>B17</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_D23</p></td>
<td><p>IO_L14N_T2_AD4N_SRCC_35</p></td>
<td><p>D14</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_DM3</p></td>
<td><p>IO_L20P_T3_AD6P_35</p></td>
<td><p>C12</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_DQS3_N</p></td>
<td><p>IO_L21N_T3_DQS_AD14N_35</p></td>
<td><p>A15</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_DQS3_P</p></td>
<td><p>IO_L21P_T3_DQS_AD14P_35</p></td>
<td><p>B15</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_D24</p></td>
<td><p>IO_L22P_T3_AD7P_35</p></td>
<td><p>C11</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_D25</p></td>
<td><p>IO_L23P_T3_35</p></td>
<td><p>B14</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_D26</p></td>
<td><p>IO_L22N_T3_AD7N_35</p></td>
<td><p>B11</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_D27</p></td>
<td><p>IO_L24N_T3_AD15N_35</p></td>
<td><p>A12</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_D28</p></td>
<td><p>IO_L24P_T3_AD15P_35</p></td>
<td><p>A13</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_D29</p></td>
<td><p>IO_L19P_T3_35</p></td>
<td><p>C14</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_D30</p></td>
<td><p>IO_L20N_T3_AD6N_35</p></td>
<td><p>B12</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_D31</p></td>
<td><p>IO_L23N_T3_35</p></td>
<td><p>A14</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_DM4</p></td>
<td><p>IO_L2P_T0_33</p></td>
<td><p>L1</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_DQS4_N</p></td>
<td><p>IO_L3N_T0_DQS_33</p></td>
<td><p>K2</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_DQS4_P</p></td>
<td><p>IO_L3P_T0_DQS_33</p></td>
<td><p>K3</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_D32</p></td>
<td><p>IO_L1N_T0_33</p></td>
<td><p>J3</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_D33</p></td>
<td><p>IO_L4N_T0_33</p></td>
<td><p>L2</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_D34</p></td>
<td><p>IO_L1P_T0_33</p></td>
<td><p>J4</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_D35</p></td>
<td><p>IO_L4P_T0_33</p></td>
<td><p>L3</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_D36</p></td>
<td><p>IO_L2N_T0_33</p></td>
<td><p>K1</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_D37</p></td>
<td><p>IO_L6P_T0_33</p></td>
<td><p>K6</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_D38</p></td>
<td><p>IO_L5N_T0_33</p></td>
<td><p>J5</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_D39</p></td>
<td><p>IO_L5P_T0_33</p></td>
<td><p>K5</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_DM5</p></td>
<td><p>IO_L12P_T1_MRCC_33</p></td>
<td><p>G5</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_DQS5_N</p></td>
<td><p>IO_L9N_T1_DQS_33</p></td>
<td><p>H1</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_DQS5_P</p></td>
<td><p>IO_L9P_T1_DQS_33</p></td>
<td><p>J1</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_D40</p></td>
<td><p>IO_L11P_T1_SRCC_33</p></td>
<td><p>H4</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_D41</p></td>
<td><p>IO_L10N_T1_33</p></td>
<td><p>G1</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_D42</p></td>
<td><p>IO_L8P_T1_33</p></td>
<td><p>H6</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_D43</p></td>
<td><p>IO_L7N_T1_33</p></td>
<td><p>F2</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_D44</p></td>
<td><p>IO_L10P_T1_33</p></td>
<td><p>H2</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_D45</p></td>
<td><p>IO_L12N_T1_MRCC_33</p></td>
<td><p>G4</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_D46</p></td>
<td><p>IO_L8N_T1_33</p></td>
<td><p>G6</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_D47</p></td>
<td><p>IO_L11N_T1_SRCC_33</p></td>
<td><p>H3</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_DM6</p></td>
<td><p>IO_L14N_T2_SRCC_33</p></td>
<td><p>F3</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_DQS6_N</p></td>
<td><p>IO_L15N_T2_DQS_33</p></td>
<td><p>D5</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_DQS6_P</p></td>
<td><p>IO_L15P_T2_DQS_33</p></td>
<td><p>E6</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_D48</p></td>
<td><p>IO_L18P_T2_33</p></td>
<td><p>E1</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_D49</p></td>
<td><p>IO_L17P_T2_33</p></td>
<td><p>E3</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_D50</p></td>
<td><p>IO_L16N_T2_33</p></td>
<td><p>D3</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_D51</p></td>
<td><p>IO_L14P_T2_SRCC_33</p></td>
<td><p>F4</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_D52</p></td>
<td><p>IO_L18N_T2_33</p></td>
<td><p>D1</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_D53</p></td>
<td><p>IO_L13N_T2_MRCC_33</p></td>
<td><p>E5</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_D54</p></td>
<td><p>IO_L16P_T2_33</p></td>
<td><p>D4</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_D55</p></td>
<td><p>IO_L17N_T2_33</p></td>
<td><p>E2</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_DM7</p></td>
<td><p>IO_L23N_T3_33</p></td>
<td><p>B1</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_DQS7_N</p></td>
<td><p>IO_L21N_T3_DQS_33</p></td>
<td><p>A4</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_DQS7_P</p></td>
<td><p>IO_L21P_T3_DQS_33</p></td>
<td><p>A5</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_D56</p></td>
<td><p>IO_L22P_T3_33</p></td>
<td><p>C2</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_D57</p></td>
<td><p>IO_L24N_T3_33</p></td>
<td><p>A2</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_D58</p></td>
<td><p>IO_L20N_T3_33</p></td>
<td><p>B4</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_D59</p></td>
<td><p>IO_L20P_T3_33</p></td>
<td><p>B5</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_D60</p></td>
<td><p>IO_L22N_T3_33</p></td>
<td><p>C1</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_D61</p></td>
<td><p>IO_L24P_T3_33</p></td>
<td><p>A3</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_D62</p></td>
<td><p>IO_L19P_T3_33</p></td>
<td><p>C4</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_D63</p></td>
<td><p>IO_L23P_T3_33</p></td>
<td><p>B2</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_A14</p></td>
<td><p>IO_L22N_T3_34</p></td>
<td><p>K10</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_A13</p></td>
<td><p>IO_L7P_T1_34</p></td>
<td><p>J11</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_A12</p></td>
<td><p>IO_L13P_T2_MRCC_34</p></td>
<td><p>H9</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_A11</p></td>
<td><p>IO_L20N_T3_34</p></td>
<td><p>J9</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_A10</p></td>
<td><p>IO_L18N_T2_34</p></td>
<td><p>G7</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_A9</p></td>
<td><p>IO_L9P_T1_DQS_34</p></td>
<td><p>H12</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_A8</p></td>
<td><p>IO_L23P_T3_34</p></td>
<td><p>L10</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_A7</p></td>
<td><p>IO_L10P_T1_34</p></td>
<td><p>E10</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_A6</p></td>
<td><p>IO_L19P_T3_34</p></td>
<td><p>L7</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_A5</p></td>
<td><p>IO_L8N_T1_34</p></td>
<td><p>D11</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_A4</p></td>
<td><p>IO_L15N_T2_DQS_34</p></td>
<td><p>H8</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_A3</p></td>
<td><p>IO_L10N_T1_34</p></td>
<td><p>D10</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_A2</p></td>
<td><p>IO_L7N_T1_34</p></td>
<td><p>H11</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_A1</p></td>
<td><p>IO_L21P_T3_DQS_34</p></td>
<td><p>L8</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_A0</p></td>
<td><p>IO_L18P_T2_34</p></td>
<td><p>H7</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_BA2</p></td>
<td><p>IO_L9N_T1_DQS_34</p></td>
<td><p>G11</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_BA1</p></td>
<td><p>IO_L21N_T3_DQS_34</p></td>
<td><p>K8</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_BA0</p></td>
<td><p>IO_L22P_T3_34</p></td>
<td><p>K11</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_CLK0_P</p></td>
<td><p>IO_L12P_T1_MRCC_34</p></td>
<td><p>D9</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_CLK0_N</p></td>
<td><p>IO_L12N_T1_MRCC_34</p></td>
<td><p>D8</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_RAS</p></td>
<td><p>IO_L13N_T2_MRCC_34</p></td>
<td><p>G9</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_S0</p></td>
<td><p>IO_L16P_T2_34</p></td>
<td><p>F8</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_WE</p></td>
<td><p>IO_L16N_T2_34</p></td>
<td><p>F7</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_CAS</p></td>
<td><p>IO_L17P_T2_34</p></td>
<td><p>E7</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_CKE</p></td>
<td><p>IO_L17N_T2_34</p></td>
<td><p>D6</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_ODT</p></td>
<td><p>IO_L20P_T3_34</p></td>
<td><p>J10</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_RESET</p></td>
<td><p>IO_L8P_T1_34</p></td>
<td><p>E11</p></td>
</tr>
</tbody>
</table>
</section>
<section id="qspi-flash">
<h1>QSPI Flash<a class="headerlink" href="#qspi-flash" title="此标题的永久链接">#</a></h1>
<p>开发板配有2片256MBit大小的Quad-SPI
FLASH芯片，型号为W25Q256FVEI，它使用3.3V CMOS电压标准。由于QSPI
FLASH的非易失特性，在使用中，
它可以作为系统的启动设备来存储系统的启动镜像。这些镜像主要包括FPGA的bit文件、ARM的应用程序代码以及其它的用户数据文件。QSPI
FLASH的具体型号和相关参数见表4-1。</p>
<table class="table">
<tbody>
<tr class="row-odd"><td><p><strong>位号</strong></p></td>
<td><p><strong>芯片类型</strong></p></td>
<td><p><strong>容量</strong></p></td>
<td><p><strong>厂家</strong></p></td>
</tr>
<tr class="row-even"><td><p>U13，U14</p></td>
<td><p>W25Q256FVEI</p></td>
<td><p>32M Byte</p></td>
<td><p>Winbond</p></td>
</tr>
</tbody>
</table>
<p>表4-1 QSPI Flash的型号和参数</p>
<p>QSPI
FLASH连接到ZYNQ芯片的PS部分BANK500的GPIO口上，在系统设计中需要配置这些PS端的GPIO口功能为QSPI
FLASH接口。为图4-1为QSPI Flash在原理图中的部分。</p>
<img alt="../_images/image922.png" src="../_images/image922.png" />
<p>图4-1 QSPI Flash连接示意图</p>
<p><strong>配置芯片引脚分配：</strong></p>
<table class="table">
<tbody>
<tr class="row-odd"><td><p><strong>信号名称</strong></p></td>
<td><p><strong>ZYNQ引脚名</strong></p></td>
<td><p><strong>ZYNQ引脚号</strong></p></td>
</tr>
<tr class="row-even"><td><p><strong>QSPI0_SCK</strong></p></td>
<td><p>PS_MIO6_500</p></td>
<td><p>D24</p></td>
</tr>
<tr class="row-odd"><td><p><strong>QSPI0_CS</strong></p></td>
<td><p>PS_MIO1_500</p></td>
<td><p>D23</p></td>
</tr>
<tr class="row-even"><td><p><strong>QSPI0_D0</strong></p></td>
<td><p>PS_MIO2_500</p></td>
<td><p>F23</p></td>
</tr>
<tr class="row-odd"><td><p><strong>QSPI0_D1</strong></p></td>
<td><p>PS_MIO3_500</p></td>
<td><p>C23</p></td>
</tr>
<tr class="row-even"><td><p><strong>QSPI0_D2</strong></p></td>
<td><p>PS_MIO4_500</p></td>
<td><p>E23</p></td>
</tr>
<tr class="row-odd"><td><p><strong>QSPI0_D3</strong></p></td>
<td><p>PS_MIO5_500</p></td>
<td><p>C24</p></td>
</tr>
<tr class="row-even"><td><p><strong>QSPI1_SCK</strong></p></td>
<td><p>PS_MIO9_500</p></td>
<td><p>A24</p></td>
</tr>
<tr class="row-odd"><td><p><strong>QSPI1_CS</strong></p></td>
<td><p>PS_MIO0_500</p></td>
<td><p>F24</p></td>
</tr>
<tr class="row-even"><td><p><strong>QSPI1_D0</strong></p></td>
<td><p>PS_MIO10_500</p></td>
<td><p>E22</p></td>
</tr>
<tr class="row-odd"><td><p><strong>QSPI1_D1</strong></p></td>
<td><p>PS_MIO11_500</p></td>
<td><p>A23</p></td>
</tr>
<tr class="row-even"><td><p><strong>QSPI1_D2</strong></p></td>
<td><p>PS_MIO12_500</p></td>
<td><p>E21</p></td>
</tr>
<tr class="row-odd"><td><p><strong>QSPI1_D3</strong></p></td>
<td><p>PS_MIO13_500</p></td>
<td><p>F22</p></td>
</tr>
</tbody>
</table>
</section>
<section id="emmc-flash">
<h1>eMMC Flash<a class="headerlink" href="#emmc-flash" title="此标题的永久链接">#</a></h1>
<p>开发板配有一片大容量的8GB大小的eMMC
FLASH芯片，型号为THGBMFG6C1LBAIL，它支持JEDEC e-MMC
V5.0标准的HS-MMC接口，电平支持1.8V或者3.3V。eMMC
FLASH和ZYNQ连接的数据宽度为4bit。由于eMMC
FLASH的大容量和非易失特性，在ZYNQ系统使用中，它可以作为系统大容量的存储设备，比如存储ARM的应用程序、系统文件以及其它的用户数据文件。eMMC
FLASH的具体型号和相关参数见表5-1。</p>
<table class="table">
<tbody>
<tr class="row-odd"><td><p><strong>位号</strong></p></td>
<td><p><strong>芯片类型</strong></p></td>
<td><p><strong>容量</strong></p></td>
<td><p><strong>厂家</strong></p></td>
</tr>
<tr class="row-even"><td><p>U11</p></td>
<td><p>THGBMFG6C1LBAIL</p></td>
<td><p>8G Byte</p></td>
<td><p>TOSHIBA</p></td>
</tr>
</tbody>
</table>
<p>表5-1 eMMC Flash的型号和参数</p>
<p>eMMC
FLASH连接到ZYNQ芯片的PS部分BANK501的GPIO口上，在系统设计中需要配置这些PS端的GPIO口功能为SD接口。为图5-1为eMMC
Flash在原理图中的部分。</p>
<img alt="../_images/image1019.png" src="../_images/image1019.png" />
<p>图5-1 eMMC Flash连接示意图</p>
<p><strong>配置芯片引脚分配：</strong></p>
<table class="table">
<tbody>
<tr class="row-odd"><td><p><strong>信号名称</strong></p></td>
<td><p><strong>ZYNQ引脚名</strong></p></td>
<td><p><strong>ZYNQ引脚号</strong></p></td>
</tr>
<tr class="row-even"><td><p><strong>MMC_CCLK</strong></p></td>
<td><p>PS_MIO48_501</p></td>
<td><p>C19</p></td>
</tr>
<tr class="row-odd"><td><p><strong>MMC_CMD</strong></p></td>
<td><p>PS_MIO47_501</p></td>
<td><p>A18</p></td>
</tr>
<tr class="row-even"><td><p><strong>MMC_D0</strong></p></td>
<td><p>PS_MIO46_501</p></td>
<td><p>F20</p></td>
</tr>
<tr class="row-odd"><td><p><strong>MMC_D1</strong></p></td>
<td><p>PS_MIO49_501</p></td>
<td><p>D18</p></td>
</tr>
<tr class="row-even"><td><p><strong>MMC_D2</strong></p></td>
<td><p>PS_MIO50_501</p></td>
<td><p>A19</p></td>
</tr>
<tr class="row-odd"><td><p><strong>MMC_D3</strong></p></td>
<td><p>PS_MIO51_501</p></td>
<td><p>F19</p></td>
</tr>
</tbody>
</table>
</section>
<section id="id2">
<h1>时钟配置<a class="headerlink" href="#id2" title="此标题的永久链接">#</a></h1>
<p>AX7450B开发板上分别为PS系统和PL逻辑部分提供了单端和差分有源时钟，使PS系统和PL逻辑可以单独工作。另外板为高速收发器GTX提供差分时钟源。</p>
<p><strong>PS系统时钟源</strong></p>
<p>ZYNQ芯片通过开发板上的X4晶振为PS部分提供33.333MHz的时钟输入。时钟的输入连接到ZYNQ芯片的BANK500的PS_CLK_500的管脚上。其原理图如图6-1所示：</p>
<img alt="../_images/image1122.png" src="../_images/image1122.png" />
<p>图6-1 PS部分的有源晶振</p>
<p>时钟引脚分配：</p>
<table class="table">
<tbody>
<tr class="row-odd"><td><p>信号名称</p></td>
<td><p>ZYNQ引脚</p></td>
</tr>
<tr class="row-even"><td><p>PS_CLK</p></td>
<td><p>A22</p></td>
</tr>
</tbody>
</table>
<p><strong>PL系统时钟源</strong></p>
<p>板上提供了一个单端50MHz的PL系统时钟源，1.8V供电。晶振输出连接到FPGA
BANK9的局部时钟(SRCC)，这个时钟可以用来驱动FPGA内的用户逻辑电路。该时钟源的原理图如图6-3所示</p>
<img alt="../_images/image1219.png" src="../_images/image1219.png" />
<p>PL时钟引脚分配：</p>
<table class="table">
<tbody>
<tr class="row-odd"><td><p>信号名称</p></td>
<td><p>ZYNQ引脚</p></td>
</tr>
<tr class="row-even"><td><p>PL_CLK</p></td>
<td><p>AB19</p></td>
</tr>
</tbody>
</table>
<p><strong>DDR参考时钟</strong></p>
<p>一路200Mhz的差分晶振提供给BANK34，作为PL的DDR控制器的参考时钟；</p>
<img alt="../_images/image1315.png" src="../_images/image1315.png" />
<p>图 6-5 200Mhz时钟参考源</p>
<p>PL时钟引脚分配：</p>
<table class="table">
<tbody>
<tr class="row-odd"><td><p>信号名称</p></td>
<td><p>ZYNQ引脚</p></td>
</tr>
<tr class="row-even"><td><p>CLK0_P</p></td>
<td><p>F9</p></td>
</tr>
<tr class="row-odd"><td><p>CLK0_N</p></td>
<td><p>E9</p></td>
</tr>
</tbody>
</table>
<p><strong>收发器参考时钟</strong></p>
<p>一路156.25Mhz的差分晶振提供给BANK110，作为GTX收发器的SPF的参考时钟。</p>
<img alt="../_images/image1414.png" src="../_images/image1414.png" />
<p>收发器参考时钟引脚分配：</p>
<table class="table">
<tbody>
<tr class="row-odd"><td><p>信号名称</p></td>
<td><p>ZYNQ引脚</p></td>
</tr>
<tr class="row-even"><td><p>MGTREFCLK_P</p></td>
<td><p>AC8</p></td>
</tr>
<tr class="row-odd"><td><p>MGTREFCLK_N</p></td>
<td><p>AC7</p></td>
</tr>
</tbody>
</table>
</section>
<section id="usb">
<h1>USB转串口<a class="headerlink" href="#usb" title="此标题的永久链接">#</a></h1>
<p>开发板上配备了一个Uart转USB接口，用于核心板单独供电和调试。转换芯片采用Silicon
Labs CP2102GM的USB-UAR芯片, USB接口采用MINI
USB接口，可以用一根USB线将它连接到上PC的USB口进行核心板的单独供电和串口数据通信
。</p>
<p>USB Uart电路设计的示意图如下图所示:</p>
<img alt="../_images/image1514.png" src="../_images/image1514.png" />
<p>7-1 USB转串口示意图</p>
<p><strong>USB转串口的ZYNQ引脚分配：</strong></p>
<table class="table">
<tbody>
<tr class="row-odd"><td><p><strong>信号名称</strong></p></td>
<td><p><strong>ZY
NQ引脚名</strong></p></td>
<td><p><strong>ZY
NQ引脚号</strong></p></td>
<td><p><strong>备注</strong></p></td>
</tr>
<tr class="row-even"><td><p>UART_RXD</p></td>
<td><p>PS_MIO14_500</p></td>
<td><p>B22</p></td>
<td><p>Uart数据输入</p></td>
</tr>
<tr class="row-odd"><td><p>UART_TXD</p></td>
<td><p>PS_MIO15_500</p></td>
<td><p>C22</p></td>
<td><p>Uart数据输出</p></td>
</tr>
</tbody>
</table>
</section>
<section id="id3">
<h1>千兆以太网接口<a class="headerlink" href="#id3" title="此标题的永久链接">#</a></h1>
<p>AX7450B开发板上有1路千兆以太网接口，以太网接口是连接的PS系统端BANK501的MIO接口上。以太网芯片采用景略半导体的工业级以太网GPHY芯片（JL2121-N040I）为用户提供网络通信服务。JL2121芯片支持10/100/1000
Mbps网络传输速率，通过RGMII接口跟Zynq7000系统的MAC层进行数据通信。JL2121支持ＭDI/MDX自适应，各种速度自适应，Master/Slave自适应，支持MDIO总线进行PHY的寄存器管理。</p>
<p>JL2121上电会检测一些特定的IO的电平状态，从而确定自己的工作模式。表8-1
描述了GPHY芯片上电之后的默认设定信息。</p>
<table class="table">
<tbody>
<tr class="row-odd"><td><p><strong>配置Pin脚</strong></p></td>
<td><p><strong>说明</strong></p></td>
<td><p><strong>配置值</strong></p></td>
</tr>
<tr class="row-even"><td><p>RXD3_ADR0</p>
<p>RXC_ADR1</p>
<p>RXCTL_ADR2</p>
</td>
<td><p>MDIO/MDC 模式的PHY地址</p></td>
<td><p>PHY Address 为 001</p></td>
</tr>
<tr class="row-odd"><td><p>RXD1_TXDLY</p></td>
<td><p>TX时钟2ns延时</p></td>
<td><p>延时</p></td>
</tr>
<tr class="row-even"><td><p>RXD0_RXDLY</p></td>
<td><p>RX时钟2ns延时</p></td>
<td><p>延时</p></td>
</tr>
</tbody>
</table>
<p>表8-1PHY芯片默认配置值</p>
<p>当网络连接到千兆以太网时，ZYNQ和PHY芯片JL2121的数据传输时通过RGMII总线通信，传输时钟为125Mhz，数据在时钟的上升沿和下降样采样。</p>
<p>当网络连接到百兆以太网时，ZYNQ和PHY芯片JL2121的数据传输时通过MII总线通信，传输时钟为25Mhz。数据在时钟的上升沿和下降样采样。</p>
<p>图8-1为ZYNQ PS端以太网PHY芯片连接示意图:</p>
<p><img alt="image2" src="../_images/image1613.png" />　　　　　　　　　　　　　　　图8-1 ZYNQ PS系统与GPHY连接示意图</p>
<p><strong>PS端千兆以太网引脚分配如下：</strong></p>
<table class="table">
<tbody>
<tr class="row-odd"><td><p><strong>信号名称</strong></p></td>
<td><p><strong>ZYNQ引脚名</strong></p></td>
<td><p><strong>ZYNQ引脚号</strong></p></td>
<td><p><strong>备注</strong></p></td>
</tr>
<tr class="row-even"><td><p><strong>PHY1_TXCK</strong></p></td>
<td><p>PS_MIO16_501</p></td>
<td><p>L19</p></td>
<td><p>RGMII 发送时钟</p></td>
</tr>
<tr class="row-odd"><td><p><strong>PHY1_TXD0</strong></p></td>
<td><p>PS_MIO17_501</p></td>
<td><p>K21</p></td>
<td><p>发送数据bit０</p></td>
</tr>
<tr class="row-even"><td><p><strong>PHY1_TXD1</strong></p></td>
<td><p>PS_MIO18_501</p></td>
<td><p>K20</p></td>
<td><p>发送数据bit1</p></td>
</tr>
<tr class="row-odd"><td><p><strong>PHY1_TXD2</strong></p></td>
<td><p>PS_MIO19_501</p></td>
<td><p>J20</p></td>
<td><p>发送数据bit2</p></td>
</tr>
<tr class="row-even"><td><p><strong>PHY1_TXD3</strong></p></td>
<td><p>PS_MIO20_501</p></td>
<td><p>M20</p></td>
<td><p>发送数据bit3</p></td>
</tr>
<tr class="row-odd"><td><p><strong>PHY1_TXCTL</strong></p></td>
<td><p>PS_MIO21_501</p></td>
<td><p>J19</p></td>
<td><p>发送使能信号</p></td>
</tr>
<tr class="row-even"><td><p><strong>PHY1_RXCK</strong></p></td>
<td><p>PS_MIO22_501</p></td>
<td><p>L20</p></td>
<td><p>RGMII接收时钟</p></td>
</tr>
<tr class="row-odd"><td><p><strong>PHY1_RXD0</strong></p></td>
<td><p>PS_MIO23_501</p></td>
<td><p>J21</p></td>
<td><p>接收数据Bit0</p></td>
</tr>
<tr class="row-even"><td><p><strong>PHY1_RXD1</strong></p></td>
<td><p>PS_MIO24_501</p></td>
<td><p>M19</p></td>
<td><p>接收数据Bit1</p></td>
</tr>
<tr class="row-odd"><td><p><strong>PHY1_RXD2</strong></p></td>
<td><p>PS_MIO25_501</p></td>
<td><p>G19</p></td>
<td><p>接收数据Bit2</p></td>
</tr>
<tr class="row-even"><td><p><strong>PHY1_RXD3</strong></p></td>
<td><p>PS_MIO26_501</p></td>
<td><p>M17</p></td>
<td><p>接收数据Bit3</p></td>
</tr>
<tr class="row-odd"><td><p><strong>PHY1_RXCTL</strong></p></td>
<td><p>PS_MIO27_501</p></td>
<td><p>G20</p></td>
<td><p>接
收数据有效信号</p></td>
</tr>
<tr class="row-even"><td><p><strong>PHY1_MDC</strong></p></td>
<td><p>PS_MIO52_501</p></td>
<td><p>D19</p></td>
<td><p>MDIO管理时钟</p></td>
</tr>
<tr class="row-odd"><td><p><strong>PHY1_MDIO</strong></p></td>
<td><p>PS_MIO53_501</p></td>
<td><p>C18</p></td>
<td><p>MDIO管理数据</p></td>
</tr>
</tbody>
</table>
</section>
<section id="usb2-0-otg">
<h1>USB2.0 OTG接口<a class="headerlink" href="#usb2-0-otg" title="此标题的永久链接">#</a></h1>
<p>AX7450B开发板上有1个USB2.0
OTG接口，USB2.0收发器采用的是一个1.8V的，高速的支持ULPI标准接口的USB3320C-EZK芯片，实现高速的USB2.0
Host模式的数据通信。</p>
<p>USB3320C的USB的数据和控制信号连接到ZYNQ芯片PS端的BANK501的IO口上，USB接口差分信号(DP/DM)连接到USB2514芯片扩展出4个USB接口。1个24MHz的晶振为分别为USB3320C芯片提供时钟，USB接口为MINI
USB口。</p>
<p>ZYNQ处理器和USB3320C-EZK芯片USB口连接的示意图如9-1所示：</p>
<img alt="../_images/image1713.png" src="../_images/image1713.png" />
<p>图9-1 Zynq7000和USB芯片间连接示意图</p>
<p><strong>USB2.0引脚分配：</strong></p>
<table class="table">
<tbody>
<tr class="row-odd"><td><p><strong>信号名称</strong></p></td>
<td><p><strong>ZY
NQ引脚名</strong></p></td>
<td><p><strong>ZY
NQ引脚号</strong></p></td>
<td><p><strong>备注</strong></p></td>
</tr>
<tr class="row-even"><td><p>OTG_DATA4</p></td>
<td><p>PS_MIO28_501</p></td>
<td><p>L17</p></td>
<td><p>USB数据Bit4</p></td>
</tr>
<tr class="row-odd"><td><p>OTG_DIR</p></td>
<td><p>PS_MIO29_501</p></td>
<td><p>H22</p></td>
<td><p>USB数据方向信号</p></td>
</tr>
<tr class="row-even"><td><p>OTG_STP</p></td>
<td><p>PS_MIO30_501</p></td>
<td><p>L18</p></td>
<td><p>USB停止信号</p></td>
</tr>
<tr class="row-odd"><td><p>OTG_NXT</p></td>
<td><p>PS_MIO31_501</p></td>
<td><p>H21</p></td>
<td><p>USB下一数据信号</p></td>
</tr>
<tr class="row-even"><td><p>OTG_DATA0</p></td>
<td><p>PS_MIO32_501</p></td>
<td><p>K17</p></td>
<td><p>USB数据Bit0</p></td>
</tr>
<tr class="row-odd"><td><p>OTG_DATA1</p></td>
<td><p>PS_MIO33_501</p></td>
<td><p>G22</p></td>
<td><p>USB数据Bit1</p></td>
</tr>
<tr class="row-even"><td><p>OTG_DATA2</p></td>
<td><p>PS_MIO34_501</p></td>
<td><p>K18</p></td>
<td><p>USB数据Bit2</p></td>
</tr>
<tr class="row-odd"><td><p>OTG_DATA3</p></td>
<td><p>PS_MIO35_501</p></td>
<td><p>G21</p></td>
<td><p>USB数据Bit3</p></td>
</tr>
<tr class="row-even"><td><p>OTG_CLK</p></td>
<td><p>PS_MIO36_501</p></td>
<td><p>H17</p></td>
<td><p>USB时钟信号</p></td>
</tr>
<tr class="row-odd"><td><p>OTG_DATA5</p></td>
<td><p>PS_MIO37_501</p></td>
<td><p>B21</p></td>
<td><p>USB数据Bit5</p></td>
</tr>
<tr class="row-even"><td><p>OTG_DATA6</p></td>
<td><p>PS_MIO38_501</p></td>
<td><p>A20</p></td>
<td><p>USB数据Bit6</p></td>
</tr>
<tr class="row-odd"><td><p>OTG_DATA7</p></td>
<td><p>PS_MIO39_501</p></td>
<td><p>F18</p></td>
<td><p>USB数据Bit7</p></td>
</tr>
<tr class="row-even"><td><p>OTG_RST_N</p></td>
<td><p>PS_MIO7_500</p></td>
<td><p>B24</p></td>
<td><p>USB复位信号</p></td>
</tr>
</tbody>
</table>
</section>
<section id="pcie">
<h1>PCIe插槽<a class="headerlink" href="#pcie" title="此标题的永久链接">#</a></h1>
<p>AX7450B开发板上有一个PCIe x8的接口，
8对收发器连接到PCIEx8的金手指上，能实现PCIEex8,PCIEex4, PCIex2,
PCIex1的数据通信。</p>
<p>PCIe接口的收发信号直接跟ZYNQ BANK111,
BANK112的GTX收发器相连接，8路TX信号和RX信号都是以差分信号方式连接到ZYNQ的收发器上，单通道通信速率可高达5G
bit带宽。</p>
<p>开发板的PCIe接口的设计示意图如下图10-1所示,其中TX发送信号用AC耦合模式连接。</p>
<img alt="../_images/image1813.png" src="../_images/image1813.png" />
<p>图10-1 PCIe设计示意图</p>
<blockquote>
<div><p><strong>PCIe x8接口FPGA引脚分配</strong>如下：</p>
</div></blockquote>
<table class="table">
<tbody>
<tr class="row-odd"><td><p><strong>信号名称</strong></p></td>
<td><p><strong>ZYNQ引脚名</strong></p></td>
<td><p><strong>ZYN
Q引脚号</strong></p></td>
<td><p><strong>备注</strong></p></td>
</tr>
<tr class="row-even"><td><p>PCIE_RX0_P</p></td>
<td><p>BANK112_RX3_P</p></td>
<td><p>P6</p></td>
<td><p>PCIE通道0数据接收正</p></td>
</tr>
<tr class="row-odd"><td><p>PCIE_RX0_N</p></td>
<td><p>BANK112_RX3_N</p></td>
<td><p>P5</p></td>
<td><p>PCIE通道0数据接收负</p></td>
</tr>
<tr class="row-even"><td><p>PCIE_RX1_P</p></td>
<td><p>BANK112_RX2_P</p></td>
<td><p>T6</p></td>
<td><p>PCIE通道1数据接收正</p></td>
</tr>
<tr class="row-odd"><td><p>PCIE_RX1_N</p></td>
<td><p>BANK112_RX2_N</p></td>
<td><p>T5</p></td>
<td><p>PCIE通道1数据接收负</p></td>
</tr>
<tr class="row-even"><td><p>PCIE_RX2_P</p></td>
<td><p>BANK112_RX1_P</p></td>
<td><p>U4</p></td>
<td><p>PCIE通道2数据接收正</p></td>
</tr>
<tr class="row-odd"><td><p>PCIE_RX2_N</p></td>
<td><p>BANK112_RX1_N</p></td>
<td><p>U3</p></td>
<td><p>PCIE通道2数据接收负</p></td>
</tr>
<tr class="row-even"><td><p>PCIE_RX3_P</p></td>
<td><p>BANK112_RX0_P</p></td>
<td><p>V6</p></td>
<td><p>PCIE通道3数据接收正</p></td>
</tr>
<tr class="row-odd"><td><p>PCIE_RX3_N</p></td>
<td><p>BANK112_RX0_N</p></td>
<td><p>V5</p></td>
<td><p>PCIE通道3数据接收负</p></td>
</tr>
<tr class="row-even"><td><p>PCIE_RX4_P</p></td>
<td><p>BANK111_RX3_P</p></td>
<td><p>AA4</p></td>
<td><p>PCIE通道4数据接收正</p></td>
</tr>
<tr class="row-odd"><td><p>PCIE_RX4_N</p></td>
<td><p>BANK111_RX3_N</p></td>
<td><p>AA3</p></td>
<td><p>PCIE通道4数据接收负</p></td>
</tr>
<tr class="row-even"><td><p>PCIE_RX5_P</p></td>
<td><p>BANK111_RX2_P</p></td>
<td><p>Y6</p></td>
<td><p>PCIE通道5数据接收正</p></td>
</tr>
<tr class="row-odd"><td><p>PCIE_RX5_N</p></td>
<td><p>BANK111_RX2_N</p></td>
<td><p>Y5</p></td>
<td><p>PCIE通道5数据接收负</p></td>
</tr>
<tr class="row-even"><td><p>PCIE_RX6_P</p></td>
<td><p>BANK111_RX1_P</p></td>
<td><p>AB6</p></td>
<td><p>PCIE通道6数据接收正</p></td>
</tr>
<tr class="row-odd"><td><p>PCIE_RX6_N</p></td>
<td><p>BANK111_RX1_N</p></td>
<td><p>AB5</p></td>
<td><p>PCIE通道6数据接收负</p></td>
</tr>
<tr class="row-even"><td><p>PCIE_RX7_P</p></td>
<td><p>BANK111_RX0_P</p></td>
<td><p>AC4</p></td>
<td><p>PCIE通道7数据接收正</p></td>
</tr>
<tr class="row-odd"><td><p>PCIE_RX7_N</p></td>
<td><p>BANK111_RX0_N</p></td>
<td><p>AC3</p></td>
<td><p>PCIE通道7数据接收负</p></td>
</tr>
<tr class="row-even"><td><p>PCIE_TX0_P</p></td>
<td><p>BANK112_TX3_P</p></td>
<td><p>N4</p></td>
<td><p>PCIE通道0数据发送正</p></td>
</tr>
<tr class="row-odd"><td><p>PCIE_TX0_N</p></td>
<td><p>BANK112_TX3_N</p></td>
<td><p>N3</p></td>
<td><p>PCIE通道0数据发送负</p></td>
</tr>
<tr class="row-even"><td><p>PCIE_TX1_P</p></td>
<td><p>BANK112_TX2_P</p></td>
<td><p>P2</p></td>
<td><p>PCIE通道1数据发送正</p></td>
</tr>
<tr class="row-odd"><td><p>PCIE_TX1_N</p></td>
<td><p>BANK112_TX2_N</p></td>
<td><p>P1</p></td>
<td><p>PCIE通道1数据发送负</p></td>
</tr>
<tr class="row-even"><td><p>PCIE_TX2_P</p></td>
<td><p>BANK112_TX1_P</p></td>
<td><p>R4</p></td>
<td><p>PCIE通道2数据发送正</p></td>
</tr>
<tr class="row-odd"><td><p>PCIE_TX2_N</p></td>
<td><p>BANK112_TX1_N</p></td>
<td><p>R3</p></td>
<td><p>PCIE通道2数据发送负</p></td>
</tr>
<tr class="row-even"><td><p>PCIE_TX3_P</p></td>
<td><p>BANK112_TX0_P</p></td>
<td><p>T2</p></td>
<td><p>PCIE通道3数据发送正</p></td>
</tr>
<tr class="row-odd"><td><p>PCIE_TX3_N</p></td>
<td><p>BANK112_TX0_N</p></td>
<td><p>T1</p></td>
<td><p>PCIE通道3数据发送负</p></td>
</tr>
<tr class="row-even"><td><p>PCIE_TX4_P</p></td>
<td><p>BANK111_TX3_P</p></td>
<td><p>V2</p></td>
<td><p>PCIE通道4数据发送正</p></td>
</tr>
<tr class="row-odd"><td><p>PCIE_TX4_N</p></td>
<td><p>BANK111_TX3_N</p></td>
<td><p>V1</p></td>
<td><p>PCIE通道4数据发送负</p></td>
</tr>
<tr class="row-even"><td><p>PCIE_TX5_P</p></td>
<td><p>BANK111_TX2_P</p></td>
<td><p>W4</p></td>
<td><p>PCIE通道5数据发送正</p></td>
</tr>
<tr class="row-odd"><td><p>PCIE_TX5_N</p></td>
<td><p>BANK111_TX2_N</p></td>
<td><p>W3</p></td>
<td><p>PCIE通道5数据发送负</p></td>
</tr>
<tr class="row-even"><td><p>PCIE_TX6_P</p></td>
<td><p>BANK111_TX1_P</p></td>
<td><p>Y2</p></td>
<td><p>PCIE通道6数据发送正</p></td>
</tr>
<tr class="row-odd"><td><p>PCIE_TX6_N</p></td>
<td><p>BANK111_TX1_N</p></td>
<td><p>Y1</p></td>
<td><p>PCIE通道6数据发送负</p></td>
</tr>
<tr class="row-even"><td><p>PCIE_TX7_P</p></td>
<td><p>BANK111_TX0_P</p></td>
<td><p>AB2</p></td>
<td><p>PCIE通道7数据发送正</p></td>
</tr>
<tr class="row-odd"><td><p>PCIE_TX7_N</p></td>
<td><p>BANK111_TX0_N</p></td>
<td><p>AB1</p></td>
<td><p>PCIE通道7数据发送负</p></td>
</tr>
<tr class="row-even"><td><p>PCIE_PERST</p></td>
<td><p>I
O_L12N_T1_MRCC_9</p></td>
<td><p>AD19</p></td>
<td><p>PCIE板卡的复位信号</p></td>
</tr>
</tbody>
</table>
</section>
<section id="tf">
<h1>TF卡槽<a class="headerlink" href="#tf" title="此标题的永久链接">#</a></h1>
<p>AX7450B开发板包含了一个Micro型的TF卡接口，以提供用户访问TF卡存储器，用于存储ZYNQ芯片的BOOT程序，Linux操作系统内核,
文件系统以及其它的用户数据文件。</p>
<p>SDIO信号与ZYNQ的PS
BANK501的IO信号相连，因为该BANK的VCCIO设置为1.8V，但SD卡的数据电平为3.3V,
我们这里通过TXS02612电平转换器来连接。Zynq7000
PS和SD卡连接器的原理图如图11-1所示。</p>
<img alt="../_images/image1913.png" src="../_images/image1913.png" />
<p>图11-1 SD卡连接示意图</p>
<p><strong>SD卡槽引脚分配</strong></p>
<table class="table">
<tbody>
<tr class="row-odd"><td><p><strong>信号名称</strong></p></td>
<td><p><strong>ZY
NQ引脚名</strong></p></td>
<td><p><strong>ZY
NQ引脚号</strong></p></td>
<td><p><strong>备注</strong></p></td>
</tr>
<tr class="row-even"><td><p>SD_CLK</p></td>
<td><p>PS_MIO40</p></td>
<td><p>B20</p></td>
<td><p>SD时钟信号</p></td>
</tr>
<tr class="row-odd"><td><p>SD_CMD</p></td>
<td><p>PS_MIO41</p></td>
<td><p>J18</p></td>
<td><p>SD命令信号</p></td>
</tr>
<tr class="row-even"><td><p>SD_D0</p></td>
<td><p>PS_MIO42</p></td>
<td><p>D20</p></td>
<td><p>SD数据Data0</p></td>
</tr>
<tr class="row-odd"><td><p>SD_D1</p></td>
<td><p>PS_MIO43</p></td>
<td><p>E18</p></td>
<td><p>SD数据Data1</p></td>
</tr>
<tr class="row-even"><td><p>SD_D2</p></td>
<td><p>PS_MIO44</p></td>
<td><p>E20</p></td>
<td><p>SD数据Data2</p></td>
</tr>
<tr class="row-odd"><td><p>SD_D3</p></td>
<td><p>PS_MIO45</p></td>
<td><p>H18</p></td>
<td><p>SD数据Data3</p></td>
</tr>
</tbody>
</table>
</section>
<section id="fmc">
<h1>FMC连接器<a class="headerlink" href="#fmc" title="此标题的永久链接">#</a></h1>
<p>AX7450B开发板带有一个标准的FMC
HPC的扩展口，可以外接XILINX或者我们黑金的各种FMC模块（HDMI输入输出模块，双目摄像头模块，高速AD模块等等）。FMC扩展口包含84对差分IO信号和8路高速GTX收发信号。</p>
<p>FMC扩展口的84对差分信号连接到ZYNQ芯片的BANK10~13的IO上，IO电平标准是由BANK的电压VADJ和VIO_B决定的，这个2个电源可以通过程序配置PMIC芯片LP873220来改变输出电压。比如配置VADJ和VIO_B的电压为2.5V，使84对差分信号支持LVDS数据通信。另外8路GTX收发信号和参考时钟信号分别连接到ZYNQ
BANK109，BANK110的GTX收发器和时钟输入。Zynq7000和FMC连接器的原理图如图12-1所示。</p>
<img alt="../_images/image2011.png" src="../_images/image2011.png" />
<p>图12-1 FMC连接器连接示意图</p>
<p><strong>FMC连接器引脚分配</strong></p>
<table class="table">
<tbody>
<tr class="row-odd"><td><p><strong>FMC
引脚号</strong></p></td>
<td><p><strong>信号名</strong></p></td>
<td><p><strong>ZY
NQ引脚号</strong></p></td>
<td><p><strong>备注</strong></p></td>
</tr>
<tr class="row-even"><td><p>J2</p></td>
<td><p>FMC_CLK1_C2M_P</p></td>
<td><p>R25</p></td>
<td><p>FMC第1路输出参考时钟P</p></td>
</tr>
<tr class="row-odd"><td><p>J3</p></td>
<td><p>FMC_CLK1_C2M_N</p></td>
<td><p>R26</p></td>
<td><p>FMC第1路输出参考时钟N</p></td>
</tr>
<tr class="row-even"><td><p>H4</p></td>
<td><p>FMC_CLK0_M2C_P</p></td>
<td><p>AE13</p></td>
<td><p>FMC第0路输入参考时钟P</p></td>
</tr>
<tr class="row-odd"><td><p>H5</p></td>
<td><p>FMC_CLK0_M2C_N</p></td>
<td><p>AF13</p></td>
<td><p>FMC第0路输入参考时钟N</p></td>
</tr>
<tr class="row-even"><td><p>G2</p></td>
<td><p>FMC_CLK0_C2M_P</p></td>
<td><p>AF20</p></td>
<td><p>FMC第0路输入参考时钟P</p></td>
</tr>
<tr class="row-odd"><td><p>G3</p></td>
<td><p>FMC_CLK0_C2M_N</p></td>
<td><p>AG20</p></td>
<td><p>FMC第0路输入参考时钟N</p></td>
</tr>
<tr class="row-even"><td><p>G6</p></td>
<td><p>FMC_LA00_CC_P</p></td>
<td><p>AF15</p></td>
<td><p>FMC
LA第0路数据（时钟）P</p></td>
</tr>
<tr class="row-odd"><td><p>G7</p></td>
<td><p>FMC_LA00_CC_N</p></td>
<td><p>AG15</p></td>
<td><p>FMC
LA第0路数据（时钟）N</p></td>
</tr>
<tr class="row-even"><td><p>D8</p></td>
<td><p>FMC_LA01_CC_P</p></td>
<td><p>AG17</p></td>
<td><p>FMC
LA第1路数据（时钟）P</p></td>
</tr>
<tr class="row-odd"><td><p>D9</p></td>
<td><p>FMC_LA01_CC_N</p></td>
<td><p>AG16</p></td>
<td><p>FMC
LA第1路数据（时钟）N</p></td>
</tr>
<tr class="row-even"><td><p>H7</p></td>
<td><p>FMC_LA02_P</p></td>
<td><p>AA15</p></td>
<td><p>FMC LA第2路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>H8</p></td>
<td><p>FMC_LA02_N</p></td>
<td><p>AA14</p></td>
<td><p>FMC LA第2路数据N</p></td>
</tr>
<tr class="row-even"><td><p>G9</p></td>
<td><p>FMC_LA03_P</p></td>
<td><p>AC14</p></td>
<td><p>FMC LA第3路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>G10</p></td>
<td><p>FMC_LA03_N</p></td>
<td><p>AC13</p></td>
<td><p>FMC LA第3路数据N</p></td>
</tr>
<tr class="row-even"><td><p>H10</p></td>
<td><p>FMC_LA04_P</p></td>
<td><p>AD14</p></td>
<td><p>FMC LA第4路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>H11</p></td>
<td><p>FMC_LA04_N</p></td>
<td><p>AD13</p></td>
<td><p>FMC LA第4路数据N</p></td>
</tr>
<tr class="row-even"><td><p>D11</p></td>
<td><p>FMC_LA05_P</p></td>
<td><p>AG12</p></td>
<td><p>FMC LA第5路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>D12</p></td>
<td><p>FMC_LA05_N</p></td>
<td><p>AH12</p></td>
<td><p>FMC LA第5路数据N</p></td>
</tr>
<tr class="row-even"><td><p>C10</p></td>
<td><p>FMC_LA06_P</p></td>
<td><p>AD16</p></td>
<td><p>FMC LA第6路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>C11</p></td>
<td><p>FMC_LA06_N</p></td>
<td><p>AD15</p></td>
<td><p>FMC LA第6路数据N</p></td>
</tr>
<tr class="row-even"><td><p>H13</p></td>
<td><p>FMC_LA07_P</p></td>
<td><p>AH14</p></td>
<td><p>FMC LA第7路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>H14</p></td>
<td><p>FMC_LA07_N</p></td>
<td><p>AH13</p></td>
<td><p>FMC LA第7路数据N</p></td>
</tr>
<tr class="row-even"><td><p>G12</p></td>
<td><p>FMC_LA08_P</p></td>
<td><p>AE12</p></td>
<td><p>FMC LA第8路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>G13</p></td>
<td><p>FMC_LA08_N</p></td>
<td><p>AF12</p></td>
<td><p>FMC LA第8路数据N</p></td>
</tr>
<tr class="row-even"><td><p>D14</p></td>
<td><p>FMC_LA09_P</p></td>
<td><p>AJ14</p></td>
<td><p>FMC LA第9路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>D15</p></td>
<td><p>FMC_LA09_N</p></td>
<td><p>AJ13</p></td>
<td><p>FMC LA第9路数据N</p></td>
</tr>
<tr class="row-even"><td><p>C14</p></td>
<td><p>FMC_LA10_P</p></td>
<td><p>AJ15</p></td>
<td><p>FMC LA第10路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>C15</p></td>
<td><p>FMC_LA10_N</p></td>
<td><p>AK15</p></td>
<td><p>FMC LA第10路数据N</p></td>
</tr>
<tr class="row-even"><td><p>H16</p></td>
<td><p>FMC_LA11_P</p></td>
<td><p>AJ16</p></td>
<td><p>FMC LA第11路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>H17</p></td>
<td><p>FMC_LA11_N</p></td>
<td><p>AK16</p></td>
<td><p>FMC LA第11路数据N</p></td>
</tr>
<tr class="row-even"><td><p>G15</p></td>
<td><p>FMC_LA12_P</p></td>
<td><p>AE16</p></td>
<td><p>FMC LA第12路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>G16</p></td>
<td><p>FMC_LA12_N</p></td>
<td><p>AE15</p></td>
<td><p>FMC LA第12路数据N</p></td>
</tr>
<tr class="row-even"><td><p>D17</p></td>
<td><p>FMC_LA13_P</p></td>
<td><p>AH17</p></td>
<td><p>FMC LA第13路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>D18</p></td>
<td><p>FMC_LA13_N</p></td>
<td><p>AH16</p></td>
<td><p>FMC LA第13路数据N</p></td>
</tr>
<tr class="row-even"><td><p>C18</p></td>
<td><p>FMC_LA14_P</p></td>
<td><p>AF18</p></td>
<td><p>FMC LA第14路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>C19</p></td>
<td><p>FMC_LA14_N</p></td>
<td><p>AF17</p></td>
<td><p>FMC LA第14路数据N</p></td>
</tr>
<tr class="row-even"><td><p>H19</p></td>
<td><p>FMC_LA15_P</p></td>
<td><p>AE18</p></td>
<td><p>FMC LA第15路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>H20</p></td>
<td><p>FMC_LA15_N</p></td>
<td><p>AE17</p></td>
<td><p>FMC LA第15路数据N</p></td>
</tr>
<tr class="row-even"><td><p>G18</p></td>
<td><p>FMC_LA16_P</p></td>
<td><p>AH18</p></td>
<td><p>FMC LA第16路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>G19</p></td>
<td><p>FMC_LA16_N</p></td>
<td><p>AJ18</p></td>
<td><p>FMC LA第16路数据N</p></td>
</tr>
<tr class="row-even"><td><p>D20</p></td>
<td><p>FMC_LA17_CC_P</p></td>
<td><p>AG21</p></td>
<td><p>FMC
LA第17路数据（时钟）P</p></td>
</tr>
<tr class="row-odd"><td><p>D21</p></td>
<td><p>FMC_LA17_CC_N</p></td>
<td><p>AH21</p></td>
<td><p>FMC
LA第17路数据（时钟）N</p></td>
</tr>
<tr class="row-even"><td><p>C22</p></td>
<td><p>FMC_LA18_CC_P</p></td>
<td><p>AD23</p></td>
<td><p>FMC
LA第18路数据（时钟）P</p></td>
</tr>
<tr class="row-odd"><td><p>C23</p></td>
<td><p>FMC_LA18_CC_N</p></td>
<td><p>AE23</p></td>
<td><p>FMC
LA第18路数据（时钟）N</p></td>
</tr>
<tr class="row-even"><td><p>H22</p></td>
<td><p>FMC_LA19_P</p></td>
<td><p>AB21</p></td>
<td><p>FMC LA第19路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>H23</p></td>
<td><p>FMC_LA19_N</p></td>
<td><p>AB22</p></td>
<td><p>FMC LA第19路数据N</p></td>
</tr>
<tr class="row-even"><td><p>G21</p></td>
<td><p>FMC_LA20_P</p></td>
<td><p>W21</p></td>
<td><p>FMC LA第20路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>G22</p></td>
<td><p>FMC_LA20_N</p></td>
<td><p>Y21</p></td>
<td><p>FMC LA第20路数据N</p></td>
</tr>
<tr class="row-even"><td><p>H25</p></td>
<td><p>FMC_LA21_P</p></td>
<td><p>AK17</p></td>
<td><p>FMC LA第21路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>H26</p></td>
<td><p>FMC_LA21_N</p></td>
<td><p>AK18</p></td>
<td><p>FMC LA第21路数据N</p></td>
</tr>
<tr class="row-even"><td><p>G24</p></td>
<td><p>FMC_LA22_P</p></td>
<td><p>AD21</p></td>
<td><p>FMC LA第22路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>G25</p></td>
<td><p>FMC_LA22_N</p></td>
<td><p>AE21</p></td>
<td><p>FMC LA第22路数据N</p></td>
</tr>
<tr class="row-even"><td><p>D23</p></td>
<td><p>FMC_LA23_P</p></td>
<td><p>AF19</p></td>
<td><p>FMC LA第23路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>D24</p></td>
<td><p>FMC_LA23_N</p></td>
<td><p>AG19</p></td>
<td><p>FMC LA第23路数据N</p></td>
</tr>
<tr class="row-even"><td><p>H28</p></td>
<td><p>FMC_LA24_P</p></td>
<td><p>AG22</p></td>
<td><p>FMC LA第24路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>H29</p></td>
<td><p>FMC_LA24_N</p></td>
<td><p>AH22</p></td>
<td><p>FMC LA第24路数据N</p></td>
</tr>
<tr class="row-even"><td><p>G27</p></td>
<td><p>FMC_LA25_P</p></td>
<td><p>AJ21</p></td>
<td><p>FMC LA第25路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>G28</p></td>
<td><p>FMC_LA25_N</p></td>
<td><p>AK21</p></td>
<td><p>FMC LA第25路数据N</p></td>
</tr>
<tr class="row-even"><td><p>D26</p></td>
<td><p>FMC_LA26_P</p></td>
<td><p>AH19</p></td>
<td><p>FMC LA第26路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>D27</p></td>
<td><p>FMC_LA26_N</p></td>
<td><p>AJ19</p></td>
<td><p>FMC LA第26路数据N</p></td>
</tr>
<tr class="row-even"><td><p>C26</p></td>
<td><p>FMC_LA27_P</p></td>
<td><p>AJ20</p></td>
<td><p>FMC LA第27路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>C27</p></td>
<td><p>FMC_LA27_N</p></td>
<td><p>AK20</p></td>
<td><p>FMC LA第27路数据N</p></td>
</tr>
<tr class="row-even"><td><p>H31</p></td>
<td><p>FMC_LA28_P</p></td>
<td><p>AJ23</p></td>
<td><p>FMC LA第28路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>H32</p></td>
<td><p>FMC_LA28_N</p></td>
<td><p>AJ24</p></td>
<td><p>FMC LA第28路数据N</p></td>
</tr>
<tr class="row-even"><td><p>G30</p></td>
<td><p>FMC_LA29_P</p></td>
<td><p>AK22</p></td>
<td><p>FMC LA第29路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>G31</p></td>
<td><p>FMC_LA29_N</p></td>
<td><p>AK23</p></td>
<td><p>FMC LA第29路数据N</p></td>
</tr>
<tr class="row-even"><td><p>H34</p></td>
<td><p>FMC_LA30_P</p></td>
<td><p>AG24</p></td>
<td><p>FMC LA第30路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>H35</p></td>
<td><p>FMC_LA30_N</p></td>
<td><p>AG25</p></td>
<td><p>FMC LA第30路数据N</p></td>
</tr>
<tr class="row-even"><td><p>G33</p></td>
<td><p>FMC_LA31_P</p></td>
<td><p>AH23</p></td>
<td><p>FMC LA第31路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>G34</p></td>
<td><p>FMC_LA31_N</p></td>
<td><p>AH24</p></td>
<td><p>FMC LA第31路数据N</p></td>
</tr>
<tr class="row-even"><td><p>H37</p></td>
<td><p>FMC_LA32_P</p></td>
<td><p>AC24</p></td>
<td><p>FMC LA第32路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>H38</p></td>
<td><p>FMC_LA32_N</p></td>
<td><p>AD24</p></td>
<td><p>FMC LA第32路数据N</p></td>
</tr>
<tr class="row-even"><td><p>G36</p></td>
<td><p>FMC_LA33_P</p></td>
<td><p>AF23</p></td>
<td><p>FMC LA第33路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>G37</p></td>
<td><p>FMC_LA33_N</p></td>
<td><p>AF24</p></td>
<td><p>FMC LA第33路数据N</p></td>
</tr>
<tr class="row-even"><td><p>F4</p></td>
<td><p>FMC_HA00_CC_P</p></td>
<td><p>AC28</p></td>
<td><p>FMC
HA第0路数据（时钟）P</p></td>
</tr>
<tr class="row-odd"><td><p>F5</p></td>
<td><p>FMC_HA00_CC_N</p></td>
<td><p>AD28</p></td>
<td><p>FMC
HA第0路数据（时钟）N</p></td>
</tr>
<tr class="row-even"><td><p>E2</p></td>
<td><p>FMC_HA01_CC_P</p></td>
<td><p>AB27</p></td>
<td><p>FMC
HA第1路数据（时钟）P</p></td>
</tr>
<tr class="row-odd"><td><p>E3</p></td>
<td><p>FMC_HA01_CC_N</p></td>
<td><p>AC27</p></td>
<td><p>FMC
HA第1路数据（时钟）N</p></td>
</tr>
<tr class="row-even"><td><p>K7</p></td>
<td><p>FMC_HA02_P</p></td>
<td><p>AJ26</p></td>
<td><p>FMC HA第2路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>K8</p></td>
<td><p>FMC_HA02_N</p></td>
<td><p>AK26</p></td>
<td><p>FMC HA第2路数据N</p></td>
</tr>
<tr class="row-even"><td><p>J6</p></td>
<td><p>FMC_HA03_P</p></td>
<td><p>AE25</p></td>
<td><p>FMC HA第3路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>J7</p></td>
<td><p>FMC_HA03_N</p></td>
<td><p>AF25</p></td>
<td><p>FMC HA第3路数据N</p></td>
</tr>
<tr class="row-even"><td><p>F7</p></td>
<td><p>FMC_HA04_P</p></td>
<td><p>AB25</p></td>
<td><p>FMC HA第4路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>F8</p></td>
<td><p>FMC_HA04_N</p></td>
<td><p>AB26</p></td>
<td><p>FMC HA第4路数据N</p></td>
</tr>
<tr class="row-even"><td><p>E6</p></td>
<td><p>FMC_HA05_P</p></td>
<td><p>Y26</p></td>
<td><p>FMC HA第5路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>E7</p></td>
<td><p>FMC_HA05_N</p></td>
<td><p>Y27</p></td>
<td><p>FMC HA第5路数据N</p></td>
</tr>
<tr class="row-even"><td><p>K10</p></td>
<td><p>FMC_HA06_P</p></td>
<td><p>Y28</p></td>
<td><p>FMC HA第6路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>K11</p></td>
<td><p>FMC_HA06_N</p></td>
<td><p>AA29</p></td>
<td><p>FMC HA第6路数据N</p></td>
</tr>
<tr class="row-even"><td><p>J9</p></td>
<td><p>FMC_HA07_P</p></td>
<td><p>AJ28</p></td>
<td><p>FMC HA第7路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>J10</p></td>
<td><p>FMC_HA07_N</p></td>
<td><p>AJ29</p></td>
<td><p>FMC HA第7路数据N</p></td>
</tr>
<tr class="row-even"><td><p>F10</p></td>
<td><p>FMC_HA08_P</p></td>
<td><p>AD25</p></td>
<td><p>FMC HA第8路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>F11</p></td>
<td><p>FMC_HA08_N</p></td>
<td><p>AE26</p></td>
<td><p>FMC HA第8路数据N</p></td>
</tr>
<tr class="row-even"><td><p>E9</p></td>
<td><p>FMC_HA09_P</p></td>
<td><p>AC26</p></td>
<td><p>FMC HA第9路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>E10</p></td>
<td><p>FMC_HA09_N</p></td>
<td><p>AD26</p></td>
<td><p>FMC HA第9路数据N</p></td>
</tr>
<tr class="row-even"><td><p>K13</p></td>
<td><p>FMC_HA10_P</p></td>
<td><p>AA27</p></td>
<td><p>FMC HA第10路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>K14</p></td>
<td><p>FMC_HA10_N</p></td>
<td><p>AA28</p></td>
<td><p>FMC HA第10路数据N</p></td>
</tr>
<tr class="row-even"><td><p>J12</p></td>
<td><p>FMC_HA11_P</p></td>
<td><p>Y30</p></td>
<td><p>FMC HA第11路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>J13</p></td>
<td><p>FMC_HA11_N</p></td>
<td><p>AA30</p></td>
<td><p>FMC HA第11路数据N</p></td>
</tr>
<tr class="row-even"><td><p>F13</p></td>
<td><p>FMC_HA12_P</p></td>
<td><p>AG26</p></td>
<td><p>FMC HA第12路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>F14</p></td>
<td><p>FMC_HA12_N</p></td>
<td><p>AG27</p></td>
<td><p>FMC HA第12路数据N</p></td>
</tr>
<tr class="row-even"><td><p>E12</p></td>
<td><p>FMC_HA13_P</p></td>
<td><p>AE27</p></td>
<td><p>FMC HA第13路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>E13</p></td>
<td><p>FMC_HA13_N</p></td>
<td><p>AF27</p></td>
<td><p>FMC HA第13路数据N</p></td>
</tr>
<tr class="row-even"><td><p>J15</p></td>
<td><p>FMC_HA14_P</p></td>
<td><p>AF29</p></td>
<td><p>FMC HA第14路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>J16</p></td>
<td><p>FMC_HA14_N</p></td>
<td><p>AG29</p></td>
<td><p>FMC HA第14路数据N</p></td>
</tr>
<tr class="row-even"><td><p>F16</p></td>
<td><p>FMC_HA15_P</p></td>
<td><p>AK27</p></td>
<td><p>FMC HA第15路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>F17</p></td>
<td><p>FMC_HA15_N</p></td>
<td><p>AK28</p></td>
<td><p>FMC HA第15路数据N</p></td>
</tr>
<tr class="row-even"><td><p>E15</p></td>
<td><p>FMC_HA16_P</p></td>
<td><p>AH26</p></td>
<td><p>FMC HA第16路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>E16</p></td>
<td><p>FMC_HA16_N</p></td>
<td><p>AH27</p></td>
<td><p>FMC HA第16路数据N</p></td>
</tr>
<tr class="row-even"><td><p>K16</p></td>
<td><p>FMC_HA17_CC_P</p></td>
<td><p>AE28</p></td>
<td><p>FMC
HA第17路数据（时钟）P</p></td>
</tr>
<tr class="row-odd"><td><p>K17</p></td>
<td><p>FMC_HA17_CC_N</p></td>
<td><p>AF28</p></td>
<td><p>FMC
HA第17路数据（时钟）N</p></td>
</tr>
<tr class="row-even"><td><p>J18</p></td>
<td><p>FMC_HA18_P</p></td>
<td><p>AF30</p></td>
<td><p>FMC HA第18路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>J19</p></td>
<td><p>FMC_HA18_N</p></td>
<td><p>AG30</p></td>
<td><p>FMC HA第18路数据N</p></td>
</tr>
<tr class="row-even"><td><p>F19</p></td>
<td><p>FMC_HA19_P</p></td>
<td><p>AJ30</p></td>
<td><p>FMC HA第19路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>F20</p></td>
<td><p>FMC_HA19_N</p></td>
<td><p>AK30</p></td>
<td><p>FMC HA第19路数据N</p></td>
</tr>
<tr class="row-even"><td><p>E18</p></td>
<td><p>FMC_HA20_P</p></td>
<td><p>AH28</p></td>
<td><p>FMC HA第20路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>E19</p></td>
<td><p>FMC_HA20_N</p></td>
<td><p>AH29</p></td>
<td><p>FMC HA第20路数据N</p></td>
</tr>
<tr class="row-even"><td><p>K19</p></td>
<td><p>FMC_HA21_P</p></td>
<td><p>AB29</p></td>
<td><p>FMC HA第21路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>K20</p></td>
<td><p>FMC_HA21_N</p></td>
<td><p>AB30</p></td>
<td><p>FMC HA第21路数据N</p></td>
</tr>
<tr class="row-even"><td><p>J21</p></td>
<td><p>FMC_HA22_P</p></td>
<td><p>AD30</p></td>
<td><p>FMC HA第22路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>J22</p></td>
<td><p>FMC_HA22_N</p></td>
<td><p>AE30</p></td>
<td><p>FMC HA第22路数据N</p></td>
</tr>
<tr class="row-even"><td><p>K22</p></td>
<td><p>FMC_HA23_P</p></td>
<td><p>AC29</p></td>
<td><p>FMC HA第23路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>K23</p></td>
<td><p>FMC_HA23_N</p></td>
<td><p>AD29</p></td>
<td><p>FMC HA第23路数据N</p></td>
</tr>
<tr class="row-even"><td><p>K25</p></td>
<td><p>FMC_HB00_CC_P</p></td>
<td><p>U25</p></td>
<td><p>FMC
HB第0路数据（时钟）P</p></td>
</tr>
<tr class="row-odd"><td><p>K26</p></td>
<td><p>FMC_HB00_CC_N</p></td>
<td><p>V26</p></td>
<td><p>FMC
HB第0路数据（时钟）N</p></td>
</tr>
<tr class="row-even"><td><p>J24</p></td>
<td><p>FMC_HB01_P</p></td>
<td><p>P21</p></td>
<td><p>FMC HB第1路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>J25</p></td>
<td><p>FMC_HB01_N</p></td>
<td><p>R21</p></td>
<td><p>FMC HB第1路数据N</p></td>
</tr>
<tr class="row-even"><td><p>F22</p></td>
<td><p>FMC_HB02_P</p></td>
<td><p>U22</p></td>
<td><p>FMC HB第2路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>F23</p></td>
<td><p>FMC_HB02_N</p></td>
<td><p>V22</p></td>
<td><p>FMC HB第2路数据N</p></td>
</tr>
<tr class="row-even"><td><p>E21</p></td>
<td><p>FMC_HB03_P</p></td>
<td><p>R22</p></td>
<td><p>FMC HB第3路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>E22</p></td>
<td><p>FMC_HB03_N</p></td>
<td><p>R23</p></td>
<td><p>FMC HB第3路数据N</p></td>
</tr>
<tr class="row-even"><td><p>F25</p></td>
<td><p>FMC_HB04_P</p></td>
<td><p>W25</p></td>
<td><p>FMC HB第4路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>F26</p></td>
<td><p>FMC_HB04_N</p></td>
<td><p>W26</p></td>
<td><p>FMC HB第4路数据N</p></td>
</tr>
<tr class="row-even"><td><p>E24</p></td>
<td><p>FMC_HB05_P</p></td>
<td><p>U24</p></td>
<td><p>FMC HB第5路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>E25</p></td>
<td><p>FMC_HB05_N</p></td>
<td><p>V24</p></td>
<td><p>FMC HB第5路数据N</p></td>
</tr>
<tr class="row-even"><td><p>K28</p></td>
<td><p>FMC_HB06_CC_P</p></td>
<td><p>U26</p></td>
<td><p>FMC HB第6路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>K29</p></td>
<td><p>FMC_HB06_CC_N</p></td>
<td><p>U27</p></td>
<td><p>FMC HB第6路数据N</p></td>
</tr>
<tr class="row-even"><td><p>J27</p></td>
<td><p>FMC_HB07_P</p></td>
<td><p>T22</p></td>
<td><p>FMC HB第7路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>J28</p></td>
<td><p>FMC_HB07_N</p></td>
<td><p>T23</p></td>
<td><p>FMC HB第7路数据N</p></td>
</tr>
<tr class="row-even"><td><p>F28</p></td>
<td><p>FMC_HB08_P</p></td>
<td><p>V28</p></td>
<td><p>FMC HB第8路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>F29</p></td>
<td><p>FMC_HB08_N</p></td>
<td><p>V29</p></td>
<td><p>FMC HB第8路数据N</p></td>
</tr>
<tr class="row-even"><td><p>E27</p></td>
<td><p>FMC_HB09_P</p></td>
<td><p>V27</p></td>
<td><p>FMC HB第9路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>E28</p></td>
<td><p>FMC_HB09_N</p></td>
<td><p>W28</p></td>
<td><p>FMC HB第9路数据N</p></td>
</tr>
<tr class="row-even"><td><p>K31</p></td>
<td><p>FMC_HB10_P</p></td>
<td><p>W29</p></td>
<td><p>FMC HB第10路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>K32</p></td>
<td><p>FMC_HB10_N</p></td>
<td><p>W30</p></td>
<td><p>FMC HB第10路数据N</p></td>
</tr>
<tr class="row-even"><td><p>J30</p></td>
<td><p>FMC_HB11_P</p></td>
<td><p>T24</p></td>
<td><p>FMC HB第11路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>J31</p></td>
<td><p>FMC_HB11_N</p></td>
<td><p>T25</p></td>
<td><p>FMC HB第11路数据N</p></td>
</tr>
<tr class="row-even"><td><p>F31</p></td>
<td><p>FMC_HB12_P</p></td>
<td><p>T30</p></td>
<td><p>FMC HB第12路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>F32</p></td>
<td><p>FMC_HB12_N</p></td>
<td><p>U30</p></td>
<td><p>FMC HB第12路数据N</p></td>
</tr>
<tr class="row-even"><td><p>E30</p></td>
<td><p>FMC_HB13_P</p></td>
<td><p>T29</p></td>
<td><p>FMC HB第13路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>E31</p></td>
<td><p>FMC_HB13_N</p></td>
<td><p>U29</p></td>
<td><p>FMC HB第13路数据N</p></td>
</tr>
<tr class="row-even"><td><p>K34</p></td>
<td><p>FMC_HB14_P</p></td>
<td><p>N29</p></td>
<td><p>FMC HB第14路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>K35</p></td>
<td><p>FMC_HB14_N</p></td>
<td><p>P29</p></td>
<td><p>FMC HB第14路数据N</p></td>
</tr>
<tr class="row-even"><td><p>J33</p></td>
<td><p>FMC_HB15_P</p></td>
<td><p>R28</p></td>
<td><p>FMC HB第15路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>J34</p></td>
<td><p>FMC_HB15_N</p></td>
<td><p>T28</p></td>
<td><p>FMC HB第15路数据N</p></td>
</tr>
<tr class="row-even"><td><p>F34</p></td>
<td><p>FMC_HB16_P</p></td>
<td><p>P30</p></td>
<td><p>FMC HB第16路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>F35</p></td>
<td><p>FMC_HB16_N</p></td>
<td><p>R30</p></td>
<td><p>FMC HB第16路数据N</p></td>
</tr>
<tr class="row-even"><td><p>K37</p></td>
<td><p>FMC_HB17_CC_P</p></td>
<td><p>R27</p></td>
<td><p>FMC
HB第17路数据（时钟）P</p></td>
</tr>
<tr class="row-odd"><td><p>K38</p></td>
<td><p>FMC_HB17_CC_N</p></td>
<td><p>T27</p></td>
<td><p>FMC
HB第17路数据（时钟）N</p></td>
</tr>
<tr class="row-even"><td><p>J36</p></td>
<td><p>FMC_HB18_P</p></td>
<td><p>P23</p></td>
<td><p>FMC HB第18路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>J37</p></td>
<td><p>FMC_HB18_N</p></td>
<td><p>P24</p></td>
<td><p>FMC HB第18路数据N</p></td>
</tr>
<tr class="row-even"><td><p>E33</p></td>
<td><p>FMC_HB19_P</p></td>
<td><p>P25</p></td>
<td><p>FMC HB第19路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>E34</p></td>
<td><p>FMC_HB19_N</p></td>
<td><p>P26</p></td>
<td><p>FMC HB第19路数据N</p></td>
</tr>
<tr class="row-even"><td><p>F37</p></td>
<td><p>FMC_HB20_P</p></td>
<td><p>N26</p></td>
<td><p>FMC HB第20路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>F38</p></td>
<td><p>FMC_HB20_N</p></td>
<td><p>N27</p></td>
<td><p>FMC HB第20路数据N</p></td>
</tr>
<tr class="row-even"><td><p>E36</p></td>
<td><p>FMC_HB21_P</p></td>
<td><p>N28</p></td>
<td><p>FMC HB第21路数据P</p></td>
</tr>
<tr class="row-odd"><td><p>E37</p></td>
<td><p>FMC_HB21_N</p></td>
<td><p>P28</p></td>
<td><p>FMC HB第21路数据N</p></td>
</tr>
<tr class="row-even"><td><p>D4</p></td>
<td><p>FMC_GBTCLK0_M2C_P</p></td>
<td><p>AD10</p></td>
<td><p>收发器参考时钟0输入P</p></td>
</tr>
<tr class="row-odd"><td><p>D5</p></td>
<td><p>FMC_GBTCLK0_M2C_N</p></td>
<td><p>AD9</p></td>
<td><p>收发器参考时钟0输入N</p></td>
</tr>
<tr class="row-even"><td><p>B20</p></td>
<td><p>FMC_GBTCLK1_M2C_P</p></td>
<td><p>AA8</p></td>
<td><p>收发器参考时钟1输入P</p></td>
</tr>
<tr class="row-odd"><td><p>B21</p></td>
<td><p>FMC_GBTCLK1_M2C_N</p></td>
<td><p>AA7</p></td>
<td><p>收发器参考时钟1输入N</p></td>
</tr>
<tr class="row-even"><td><p>C6</p></td>
<td><p>FMC_DP0_M2C_P</p></td>
<td><p>AH10</p></td>
<td><p>收发器数据0输入P</p></td>
</tr>
<tr class="row-odd"><td><p>C7</p></td>
<td><p>FMC_DP0_M2C_N</p></td>
<td><p>AH9</p></td>
<td><p>收发器数据0输入N</p></td>
</tr>
<tr class="row-even"><td><p>A2</p></td>
<td><p>FMC_DP1_M2C_P</p></td>
<td><p>AJ8</p></td>
<td><p>收发器数据1输入P</p></td>
</tr>
<tr class="row-odd"><td><p>A3</p></td>
<td><p>FMC_DP1_M2C_N</p></td>
<td><p>AJ7</p></td>
<td><p>收发器数据1输入N</p></td>
</tr>
<tr class="row-even"><td><p>A6</p></td>
<td><p>FMC_DP2_M2C_P</p></td>
<td><p>AG8</p></td>
<td><p>收发器数据2输入P</p></td>
</tr>
<tr class="row-odd"><td><p>A7</p></td>
<td><p>FMC_DP2_M2C_N</p></td>
<td><p>AG7</p></td>
<td><p>收发器数据2输入N</p></td>
</tr>
<tr class="row-even"><td><p>A10</p></td>
<td><p>FMC_DP3_M2C_P</p></td>
<td><p>AE8</p></td>
<td><p>收发器数据3输入P</p></td>
</tr>
<tr class="row-odd"><td><p>A11</p></td>
<td><p>FMC_DP3_M2C_N</p></td>
<td><p>AE7</p></td>
<td><p>收发器数据3输入N</p></td>
</tr>
<tr class="row-even"><td><p>A14</p></td>
<td><p>FMC_DP4_M2C_P</p></td>
<td><p>AH6</p></td>
<td><p>收发器数据4输入P</p></td>
</tr>
<tr class="row-odd"><td><p>A15</p></td>
<td><p>FMC_DP4_M2C_N</p></td>
<td><p>AH5</p></td>
<td><p>收发器数据4输入N</p></td>
</tr>
<tr class="row-even"><td><p>A18</p></td>
<td><p>FMC_DP5_M2C_P</p></td>
<td><p>AG4</p></td>
<td><p>收发器数据5输入P</p></td>
</tr>
<tr class="row-odd"><td><p>A19</p></td>
<td><p>FMC_DP5_M2C_N</p></td>
<td><p>AG3</p></td>
<td><p>收发器数据5输入N</p></td>
</tr>
<tr class="row-even"><td><p>B16</p></td>
<td><p>FMC_DP6_M2C_P</p></td>
<td><p>AF6</p></td>
<td><p>收发器数据6输入P</p></td>
</tr>
<tr class="row-odd"><td><p>B17</p></td>
<td><p>FMC_DP6_M2C_N</p></td>
<td><p>AF5</p></td>
<td><p>收发器数据6输入N</p></td>
</tr>
<tr class="row-even"><td><p>B12</p></td>
<td><p>FMC_DP7_M2C_P</p></td>
<td><p>AD6</p></td>
<td><p>收发器数据7输入P</p></td>
</tr>
<tr class="row-odd"><td><p>B13</p></td>
<td><p>FMC_DP7_M2C_N</p></td>
<td><p>AD5</p></td>
<td><p>收发器数据7输入N</p></td>
</tr>
<tr class="row-even"><td><p>C2</p></td>
<td><p>FMC_DP0_C2M_P</p></td>
<td><p>AK10</p></td>
<td><p>收发器数据0输出P</p></td>
</tr>
<tr class="row-odd"><td><p>C3</p></td>
<td><p>FMC_DP0_C2M_N</p></td>
<td><p>AK9</p></td>
<td><p>收发器数据0输出N</p></td>
</tr>
<tr class="row-even"><td><p>A22</p></td>
<td><p>FMC_DP1_C2M_P</p></td>
<td><p>AK6</p></td>
<td><p>收发器数据1输出P</p></td>
</tr>
<tr class="row-odd"><td><p>A23</p></td>
<td><p>FMC_DP1_C2M_N</p></td>
<td><p>AK5</p></td>
<td><p>收发器数据1输出N</p></td>
</tr>
<tr class="row-even"><td><p>A26</p></td>
<td><p>FMC_DP2_C2M_P</p></td>
<td><p>AJ4</p></td>
<td><p>收发器数据2输出P</p></td>
</tr>
<tr class="row-odd"><td><p>A27</p></td>
<td><p>FMC_DP2_C2M_N</p></td>
<td><p>AJ3</p></td>
<td><p>收发器数据2输出N</p></td>
</tr>
<tr class="row-even"><td><p>A30</p></td>
<td><p>FMC_DP3_C2M_P</p></td>
<td><p>AK2</p></td>
<td><p>收发器数据3输出P</p></td>
</tr>
<tr class="row-odd"><td><p>A31</p></td>
<td><p>FMC_DP3_C2M_N</p></td>
<td><p>AK1</p></td>
<td><p>收发器数据3输出N</p></td>
</tr>
<tr class="row-even"><td><p>A34</p></td>
<td><p>FMC_DP4_C2M_P</p></td>
<td><p>AH2</p></td>
<td><p>收发器数据4输出P</p></td>
</tr>
<tr class="row-odd"><td><p>A35</p></td>
<td><p>FMC_DP4_C2M_N</p></td>
<td><p>AH1</p></td>
<td><p>收发器数据4输出N</p></td>
</tr>
<tr class="row-even"><td><p>A38</p></td>
<td><p>FMC_DP5_C2M_P</p></td>
<td><p>AF2</p></td>
<td><p>收发器数据5输出P</p></td>
</tr>
<tr class="row-odd"><td><p>A39</p></td>
<td><p>FMC_DP5_C2M_N</p></td>
<td><p>AF1</p></td>
<td><p>收发器数据5输出N</p></td>
</tr>
<tr class="row-even"><td><p>B36</p></td>
<td><p>FMC_DP6_C2M_P</p></td>
<td><p>AE4</p></td>
<td><p>收发器数据6输出P</p></td>
</tr>
<tr class="row-odd"><td><p>B37</p></td>
<td><p>FMC_DP6_C2M_N</p></td>
<td><p>AE3</p></td>
<td><p>收发器数据6输出N</p></td>
</tr>
<tr class="row-even"><td><p>B32</p></td>
<td><p>FMC_DP7_C2M_P</p></td>
<td><p>AD2</p></td>
<td><p>收发器数据7输出P</p></td>
</tr>
<tr class="row-odd"><td><p>B33</p></td>
<td><p>FMC_DP7_C2M_N</p></td>
<td><p>AD1</p></td>
<td><p>收发器数据7输出N</p></td>
</tr>
</tbody>
</table>
</section>
<section id="led">
<h1>LED灯<a class="headerlink" href="#led" title="此标题的永久链接">#</a></h1>
<p>AX7450B开发板上有9个单色LED灯和1个双色LED灯。单色LED灯包含1个电源指示灯；1个DONE配置指示灯；2个串口通信指示灯，4个PL控制指示灯。双色LED灯装配在板边，通过PL的IO控制。4个单色LED灯连接到BANK10的IO上，双色LED灯连接到BANK9的IO上。用户LED灯硬件连接的示意图如图13-1所示：</p>
<img alt="../_images/image2116.png" src="../_images/image2116.png" />
<p>图13-1用户LED灯硬件连接示意图</p>
<p><strong>用户LED灯的引脚分配</strong></p>
<table class="table">
<tbody>
<tr class="row-odd"><td><p><strong>信号名称</strong></p></td>
<td><p><strong>ZYNQ引脚名</strong></p></td>
<td><p><strong>ZY
NQ管脚号</strong></p></td>
<td><p><strong>备注</strong></p></td>
</tr>
<tr class="row-even"><td><p>PL_LED1</p></td>
<td><p>IO_L23P_T3_10</p></td>
<td><p>AC16</p></td>
<td><p>用户单色PL LED1灯</p></td>
</tr>
<tr class="row-odd"><td><p>PL_LED2</p></td>
<td><p>IO_L23N_T3_10</p></td>
<td><p>AB17</p></td>
<td><p>用户单色PL LED2灯</p></td>
</tr>
<tr class="row-even"><td><p>PL_LED3</p></td>
<td><p>IO_L24P_T3_10</p></td>
<td><p>AB16</p></td>
<td><p>用户单色PL LED3灯</p></td>
</tr>
<tr class="row-odd"><td><p>PL_LED4</p></td>
<td><p>IO_L24N_T3_10</p></td>
<td><p>AA17</p></td>
<td><p>用户单色PL LED4灯</p></td>
</tr>
<tr class="row-even"><td><p>TEST_LED1</p></td>
<td><p>I
O_L11N_T1_SRCC_9</p></td>
<td><p>AC19</p></td>
<td><p>用户双色PL LED1灯</p></td>
</tr>
<tr class="row-odd"><td><p>TEST_LED2</p></td>
<td><p>I
O_L12P_T1_MRCC_9</p></td>
<td><p>AD18</p></td>
<td><p>用户双色PL LED2灯</p></td>
</tr>
</tbody>
</table>
</section>
<section id="id4">
<h1>复位按键和用户按键<a class="headerlink" href="#id4" title="此标题的永久链接">#</a></h1>
<p>AX7450B开发板上有1个复位按键RESET和1个用户按键。复位信号连接到ZYNQ芯片PS复位管脚上，用户可以使用这个复位按键来复位ZYNQ系统，1个用户按键是连接到PL的IO上。复位按键和用户按键都是低电平有效，复位按键和用户按键的连接示意图如图14-1所示：</p>
<img alt="../_images/image2213.png" src="../_images/image2213.png" />
<p>图14-1 复位按键连接示意图</p>
<p><strong>按键的ZYNQ管脚分配</strong></p>
<table class="table">
<tbody>
<tr class="row-odd"><td><p><strong>信号名称</strong></p></td>
<td><p><strong>ZYNQ引脚名</strong></p></td>
<td><p><strong>ZY
NQ引脚号</strong></p></td>
<td><p><strong>备注</strong></p></td>
</tr>
<tr class="row-even"><td><p>PS_POR_B</p></td>
<td><p>PS_POR_B_500</p></td>
<td><p>D21</p></td>
<td><p>ZYNQ系统复位信号</p></td>
</tr>
<tr class="row-odd"><td><p>PL_KEY1</p></td>
<td><p>I
O_L21N_T3_DQS_10</p></td>
<td><p>AC12</p></td>
<td><p>PL按键1输入</p></td>
</tr>
</tbody>
</table>
</section>
<section id="sma">
<h1>SMA接口<a class="headerlink" href="#sma" title="此标题的永久链接">#</a></h1>
<p>AX7450B开发板上有2个SMA接口，便于用户通过SMA线输入或者输出差分时钟信号或者单独时钟信号，SMA接口的信号连接到BANK9的IO上，默认标准电平为3.3V。SMA连接示意图如图15-1所示：</p>
<p><img alt="image3" src="../_images/image2311.png" />图15-1 SMA连接示意图</p>
<p><strong>SMA接口的ZYNQ管脚分配</strong></p>
<table class="table">
<tbody>
<tr class="row-odd"><td><p><strong>信号名称</strong></p></td>
<td><p><strong>ZYNQ引脚名</strong></p></td>
<td><p><strong>ZY
NQ引脚号</strong></p></td>
<td><p><strong>备注</strong></p></td>
</tr>
<tr class="row-even"><td><p>SMA_IO13_P</p></td>
<td><p>I
O_L13P_T2_MRCC_9</p></td>
<td><p>AA18</p></td>
<td><p>SMA接口输入1</p></td>
</tr>
<tr class="row-odd"><td><p>SMA_IO13_N</p></td>
<td><p>I
O_L13N_T2_MRCC_9</p></td>
<td><p>AA19</p></td>
<td><p>SMA接口输入2</p></td>
</tr>
</tbody>
</table>
</section>
<section id="jtag">
<h1>JTAG调试口<a class="headerlink" href="#jtag" title="此标题的永久链接">#</a></h1>
<p>在AX7450B板上预留了一个JTAG接口，用于下载ZYNQ程序或者固化程序到FLASH。为了带电插拔造成对ZYNQ芯片的损坏，我们在JTAG信号上添加了保护二极管来保证信号的电压在FPGA接受的范围，避免ZYNQ芯片的损坏。</p>
<blockquote>
<div><img alt="../_images/image2411.png" src="../_images/image2411.png" />
<p>图16-1 原理图中JTAG接口部分</p>
</div></blockquote>
<p>下图为扩展板上JTAG接口实物图，用户可以通过我们提供的USB下载器连接PC和JTAG接口进行ZYNQ的系统调试
JTAG线插拔的时候注意不要热插拔。</p>
</section>
<section id="id5">
<h1>拨码开关配置<a class="headerlink" href="#id5" title="此标题的永久链接">#</a></h1>
<p>开发板上有一个2位的拨码开关SW1用来配置ZYNQ系统的启动模式。AX7450B系统开发平台支持三种启动模式。这三种启动模式分别是JTAG调试模式,
QSPI
FLASH和SD卡启动模式。XC7Z100芯片上电后会检测响应MIO口（MIO5和MIO4）的电平来决定那种启动模式。用户可以通过核心板上的拨码开关SW1来选择不同的启动模式。SW1启动模式配置如下表17-1所示。</p>
<table class="table">
<tbody>
<tr class="row-odd"><td><p><strong>SW1</strong></p></td>
<td><p><strong>拨码
位置（1，2）</strong></p></td>
<td><p><strong>M
IO5,MIO4电平</strong></p></td>
<td><p><strong>启动模式</strong></p></td>
</tr>
<tr class="row-even"><td><p><img alt="image4" src="../_images/image2510.png" /></p></td>
<td><p>ON、ON</p></td>
<td><p>0、0</p></td>
<td><p>JTAG</p></td>
</tr>
<tr class="row-odd"><td></td>
<td><p>OFF、OFF</p></td>
<td><p>1、1</p></td>
<td><p>SD卡</p></td>
</tr>
<tr class="row-even"><td></td>
<td><p>OFF、ON</p></td>
<td><p>1、0</p></td>
<td><p>QSPI FLASH</p></td>
</tr>
</tbody>
</table>
<p>表17-1 SW1启动模式配置</p>
</section>
<section id="id6">
<h1>电源<a class="headerlink" href="#id6" title="此标题的永久链接">#</a></h1>
<p>开发板的电源输入电压为DC12V，外接+12V电源或者通过PCIE给板子供电。外接电源供电时请使用开发板自带的电源,不要用其他规格的电源，以免损坏开发板。+12V输入电源通过DCDC电源芯片MYMGK1R820ERSR产生+1.0V的ZYNQ核心电源。另外+12V通过DC/DC电源芯片ETA1471FT2G产生+5V,
+3.3V，+1.8V,
MGTAVTT，VADJ和VIO_B六路电源。通过电源芯片ETA8156FT2G产生+1.5V和MGTAVCC两路电源。</p>
<p>板上的电源设计示意图如下图18-1所示:</p>
<img alt="../_images/image268.png" src="../_images/image268.png" />
<p>图18-1原理图中电源接口部分</p>
<p>各个电源分配的功能如下表所示：</p>
<table class="table">
<tbody>
<tr class="row-odd"><td><p><strong>电源</strong></p></td>
<td><p><strong>功能</strong></p></td>
</tr>
<tr class="row-even"><td><p>+1.0V</p></td>
<td><p>ZYNQ PS和PL部分的内核电压</p></td>
</tr>
<tr class="row-odd"><td><p>+1.8V</p></td>
<td><p>ZYNQ PS和PL部分辅助电压，BANK501
IO电压，eMMC，HDMI</p></td>
</tr>
<tr class="row-even"><td><p>+3.3V</p></td>
<td><p>ZYNQ Bank0,Bank500，QSIP FLASH, Clock晶振,
SD卡，SFP光模块</p></td>
</tr>
<tr class="row-odd"><td><p>+1.5V</p></td>
<td><p>DDR3, ZYNQ Bank501, Bank33,Bank34，Bank35</p></td>
</tr>
<tr class="row-even"><td><p>VADJ</p></td>
<td><p>ZYNQ Bank10, Bank11, Bank12, FMC</p></td>
</tr>
<tr class="row-odd"><td><p>VIO_B</p></td>
<td><p>ZYNQ Bank13, FMC</p></td>
</tr>
<tr class="row-even"><td><p>VREF, VTT（+0.75V）</p></td>
<td><p>PS DDR3，PL DDR3</p></td>
</tr>
<tr class="row-odd"><td><p>MGTAVCC(+1.0V)</p></td>
<td><p>ZYNQ Bank109,110，111, Bank112</p></td>
</tr>
<tr class="row-even"><td><p>MGTAVTT(+1.2V)</p></td>
<td><p>ZYNQ Bank109,110，111, Bank112</p></td>
</tr>
</tbody>
</table>
<p>因为ZYNQ FPGA的电源有上电顺序的要求，在电路设计中，我们已经按照
芯片的电源要求设计，上电依次为+1.0V-&gt;+1.8V-&gt;（+1.5
V、+3.3V、VCCIO）的电路设计，保证芯片的正常工作。</p>
</section>
<section id="id7">
<h1>风扇<a class="headerlink" href="#id7" title="此标题的永久链接">#</a></h1>
<p>因为ZYNQ7100正常工作时会产生大量的热量，我们在板上为芯片增加了一个散热片和风扇，防止芯片过热。风扇的控制由ZYNQ芯片来控制，控制管脚连接到BANK11的IO上，如果IO电平输出为高，MOSFET管导通，风扇工作，如果IO电平输出为低，风扇停止。板上的风扇设计图如下图19-1所示:</p>
<img alt="../_images/image278.png" src="../_images/image278.png" />
<p>图19-1 开发板原理图中风扇设计</p>
<p>风扇出厂前已经用螺丝固定在开发板上，风扇的电源连接到了J8的插座上，红色的为正极，黑色的为负极。</p>
</section>
<section id="id8">
<h1>结构尺寸图<a class="headerlink" href="#id8" title="此标题的永久链接">#</a></h1>
<img alt="../_images/image288.png" src="../_images/image288.png" />
<p>正面图（Top View）</p>
</section>


                </article>
              

              
              
                <footer class="bd-footer-article">
                  
<div class="footer-article-items footer-article__inner">
  
    <div class="footer-article-item"><!-- Previous / next buttons -->
<div class="prev-next-area">
    <a class="left-prev"
       href="../7450B_S1_RSTdocument_CN/00_%E5%BA%8F_CN.html"
       title="previous page">
      <i class="fa-solid fa-angle-left"></i>
      <div class="prev-next-info">
        <p class="prev-next-subtitle">上一页</p>
        <p class="prev-next-title">序</p>
      </div>
    </a>
    <a class="right-next"
       href="../7450B_S1_RSTdocument_CN/01_%E5%BC%80%E5%8F%91%E6%9D%BF%E7%AE%80%E4%BB%8B%E5%92%8C%E6%A3%80%E6%B5%8B_CN.html"
       title="next page">
      <div class="prev-next-info">
        <p class="prev-next-subtitle">下一页</p>
        <p class="prev-next-title">开发板简介和检测</p>
      </div>
      <i class="fa-solid fa-angle-right"></i>
    </a>
</div></div>
  
</div>

                </footer>
              
            </div>
            
            
              
                <div class="bd-sidebar-secondary bd-toc"><div class="sidebar-secondary-items sidebar-secondary__inner">

  <div class="sidebar-secondary-item">
  <div class="page-toc tocsection onthispage">
    <i class="fa-solid fa-list"></i> 目录
  </div>
  <nav class="bd-toc-nav page-toc">
    <ul class="visible nav section-nav flex-column">
<li class="toc-h1 nav-item toc-entry"><a class="reference internal nav-link" href="#">开发板简介</a></li>
<li class="toc-h1 nav-item toc-entry"><a class="reference internal nav-link" href="#zynq">ZYNQ芯片</a></li>
<li class="toc-h1 nav-item toc-entry"><a class="reference internal nav-link" href="#ddr3-dram">DDR3 DRAM</a></li>
<li class="toc-h1 nav-item toc-entry"><a class="reference internal nav-link" href="#qspi-flash">QSPI Flash</a></li>
<li class="toc-h1 nav-item toc-entry"><a class="reference internal nav-link" href="#emmc-flash">eMMC Flash</a></li>
<li class="toc-h1 nav-item toc-entry"><a class="reference internal nav-link" href="#id2">时钟配置</a></li>
<li class="toc-h1 nav-item toc-entry"><a class="reference internal nav-link" href="#usb">USB转串口</a></li>
<li class="toc-h1 nav-item toc-entry"><a class="reference internal nav-link" href="#id3">千兆以太网接口</a></li>
<li class="toc-h1 nav-item toc-entry"><a class="reference internal nav-link" href="#usb2-0-otg">USB2.0 OTG接口</a></li>
<li class="toc-h1 nav-item toc-entry"><a class="reference internal nav-link" href="#pcie">PCIe插槽</a></li>
<li class="toc-h1 nav-item toc-entry"><a class="reference internal nav-link" href="#tf">TF卡槽</a></li>
<li class="toc-h1 nav-item toc-entry"><a class="reference internal nav-link" href="#fmc">FMC连接器</a></li>
<li class="toc-h1 nav-item toc-entry"><a class="reference internal nav-link" href="#led">LED灯</a></li>
<li class="toc-h1 nav-item toc-entry"><a class="reference internal nav-link" href="#id4">复位按键和用户按键</a></li>
<li class="toc-h1 nav-item toc-entry"><a class="reference internal nav-link" href="#sma">SMA接口</a></li>
<li class="toc-h1 nav-item toc-entry"><a class="reference internal nav-link" href="#jtag">JTAG调试口</a></li>
<li class="toc-h1 nav-item toc-entry"><a class="reference internal nav-link" href="#id5">拨码开关配置</a></li>
<li class="toc-h1 nav-item toc-entry"><a class="reference internal nav-link" href="#id6">电源</a></li>
<li class="toc-h1 nav-item toc-entry"><a class="reference internal nav-link" href="#id7">风扇</a></li>
<li class="toc-h1 nav-item toc-entry"><a class="reference internal nav-link" href="#id8">结构尺寸图</a></li>
</ul>

  </nav></div>

</div></div>
              
            
          </div>
          <footer class="bd-footer-content">
            
<div class="bd-footer-content__inner container">
  
  <div class="footer-item">
    
<p class="component-author">
作者： JunFN
</p>

  </div>
  
  <div class="footer-item">
    
  <p class="copyright">
    
      © Copyright 2024 , ALINX .
      <br/>
    
  </p>

  </div>
  
  <div class="footer-item">
    
  </div>
  
  <div class="footer-item">
    
<div class="extra_footer">
  
        These engineering documents are copyrighted by
            <a
                href="https://www.alinx.com/"
            >ALINX official website</a>
            &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
            &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
            &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
            &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
            &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
            <a href="https://www.en.alinx.com/">English</a> | <a href="https://ax7450b-20231-v101.readthedocs.io/zh-cn/latest/7450B_S1_RSTdocument_CN/00_%E5%85%B3%E4%BA%8EALINX_CN.html">中文</a>
    
</div>
  </div>
  
</div>
          </footer>
        

      </main>
    </div>
  </div>
  
  <!-- Scripts loaded after <body> so the DOM is not blocked -->
  <script src="../_static/scripts/bootstrap.js?digest=e353d410970836974a52"></script>
<script src="../_static/scripts/pydata-sphinx-theme.js?digest=e353d410970836974a52"></script>

  <footer class="bd-footer">
  </footer>
  </body>
</html>