{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1511223503426 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511223503441 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 20 18:18:22 2017 " "Processing started: Mon Nov 20 18:18:22 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511223503441 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223503441 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE2Gen1x1If64 -c DE2Gen1x1If64 " "Command: quartus_sta DE2Gen1x1If64 -c DE2Gen1x1If64" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223503441 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1511223503613 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223504176 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223504176 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223504254 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223504254 ""}
{ "Info" "ISTA_SDC_FOUND" "../constr/DE2Gen1x1If64.sdc " "Reading SDC File: '../constr/DE2Gen1x1If64.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223505613 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2Gen1x1If64.sdc 16 *\|altpll_component\|auto_generated\|wire_pll1_clk\[2\] net " "Ignored filter at DE2Gen1x1If64.sdc(16): *\|altpll_component\|auto_generated\|wire_pll1_clk\[2\] could not be matched with a net" {  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223505817 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE2Gen1x1If64.sdc 16 Argument <targets> is an empty collection " "Ignored create_generated_clock at DE2Gen1x1If64.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name clk250 -multiply_by 5 -source \[get_ports \{CLK1_50\}\] \[get_nets \{*\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]\}\] " "create_generated_clock -name clk250 -multiply_by 5 -source \[get_ports \{CLK1_50\}\] \[get_nets \{*\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]\}\]" {  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1511223505817 ""}  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 16 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223505817 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pcs0\|hiptxclkout\} \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pcs0\|hiptxclkout\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pcs0\|hiptxclkout\} \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pcs0\|hiptxclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511223505817 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 2 -duty_cycle 50.00 -name \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 2 -duty_cycle 50.00 -name \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511223505817 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} -duty_cycle 50.00 -name \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} " "create_generated_clock -source \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} -duty_cycle 50.00 -name \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511223505817 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pma0\|clockout\} \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pma0\|clockout\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pma0\|clockout\} \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pma0\|clockout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511223505817 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|receive_pma0\|clockout\} \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|receive_pma0\|clockout\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|receive_pma0\|clockout\} \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|receive_pma0\|clockout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511223505817 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|icdrclk\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|icdrclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511223505817 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511223505817 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511223505817 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511223505817 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511223505817 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511223505817 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511223505817 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511223505817 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLEDPRIORESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLEDPRIORESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511223505817 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLEDPRIORESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLEDPRIORESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511223505817 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511223505817 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511223505817 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511223505817 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511223505817 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511223505817 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511223505817 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511223505817 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511223505817 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511223505817 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511223505817 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511223505817 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511223505817 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511223505817 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511223505817 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223505817 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "ALTPLL50I50O125O250O_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " " You called derive_pll_clocks. User-defined clock found on pll: ALTPLL50I50O125O250O_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223505817 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "ALTPLL50I50O125O250O_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " " You called derive_pll_clocks. User-defined clock found on pll: ALTPLL50I50O125O250O_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223505817 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223505817 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2Gen1x1If64.sdc 22 refclk*clkout clock " "Ignored filter at DE2Gen1x1If64.sdc(22): refclk*clkout could not be matched with a clock" {  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223505817 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2Gen1x1If64.sdc 22 *div0*coreclkout clock " "Ignored filter at DE2Gen1x1If64.sdc(22): *div0*coreclkout could not be matched with a clock" {  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223505817 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups DE2Gen1x1If64.sdc 22 Argument -group with value \[get_clocks \{ refclk*clkout \}\] contains zero elements " "Ignored set_clock_groups at DE2Gen1x1If64.sdc(22): Argument -group with value \[get_clocks \{ refclk*clkout \}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -exclusive -group \[get_clocks \{ refclk*clkout \}\] -group \[get_clocks \{ *div0*coreclkout\}\] " "set_clock_groups -exclusive -group \[get_clocks \{ refclk*clkout \}\] -group \[get_clocks \{ *div0*coreclkout\}\]" {  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1511223505817 ""}  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223505817 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups DE2Gen1x1If64.sdc 22 Argument -group with value \[get_clocks \{ *div0*coreclkout\}\] contains zero elements " "Ignored set_clock_groups at DE2Gen1x1If64.sdc(22): Argument -group with value \[get_clocks \{ *div0*coreclkout\}\] contains zero elements" {  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223505817 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2Gen1x1If64.sdc 23 *central_clk_div0* clock " "Ignored filter at DE2Gen1x1If64.sdc(23): *central_clk_div0* could not be matched with a clock" {  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223505817 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2Gen1x1If64.sdc 23 *central_clk_div1* clock " "Ignored filter at DE2Gen1x1If64.sdc(23): *central_clk_div1* could not be matched with a clock" {  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223505817 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups DE2Gen1x1If64.sdc 23 Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements " "Assignment set_clock_groups is accepted but has some problems at DE2Gen1x1If64.sdc(23): Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\] -group \[get_clocks \{ *central_clk_div1* \}\] " "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\] -group \[get_clocks \{ *central_clk_div1* \}\]" {  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1511223505832 ""}  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 23 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223505832 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups DE2Gen1x1If64.sdc 23 Argument -group with value \[get_clocks \{ *central_clk_div1* \}\] contains zero elements " "Assignment set_clock_groups is accepted but has some problems at DE2Gen1x1If64.sdc(23): Argument -group with value \[get_clocks \{ *central_clk_div1* \}\] contains zero elements" {  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 23 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223505832 ""}
{ "Info" "ISTA_SDC_FOUND" "../ip/PCIeGen1x1If64.sdc " "Reading SDC File: '../ip/PCIeGen1x1If64.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223505848 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIeGen1x1If64.sdc 3 refclk port or pin or register or keeper or net or combinational node or node " "Ignored filter at PCIeGen1x1If64.sdc(3): refclk could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223505863 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock PCIeGen1x1If64.sdc 3 Argument <targets> is not an object ID " "Ignored create_clock at PCIeGen1x1If64.sdc(3): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name \{refclk\} \{refclk\} " "create_clock -period \"100 MHz\" -name \{refclk\} \{refclk\}" {  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1511223505863 ""}  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223505863 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIeGen1x1If64.sdc 4 fixedclk_serdes port or pin or register or keeper or net or combinational node or node " "Ignored filter at PCIeGen1x1If64.sdc(4): fixedclk_serdes could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223505863 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock PCIeGen1x1If64.sdc 4 Argument <targets> is not an object ID " "Ignored create_clock at PCIeGen1x1If64.sdc(4): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name \{fixedclk_serdes\} \{fixedclk_serdes\} " "create_clock -period \"100 MHz\" -name \{fixedclk_serdes\} \{fixedclk_serdes\}" {  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1511223505863 ""}  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223505863 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIeGen1x1If64.sdc 6 *hssi_pcie_hip\|testin\[*\] pin " "Ignored filter at PCIeGen1x1If64.sdc(6): *hssi_pcie_hip\|testin\[*\] could not be matched with a pin" {  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223505879 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PCIeGen1x1If64.sdc 6 Argument <to> is an empty collection " "Ignored set_false_path at PCIeGen1x1If64.sdc(6): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_pins -hierarchical \{*hssi_pcie_hip\|testin\[*\]\} \] " "set_false_path -to \[get_pins -hierarchical \{*hssi_pcie_hip\|testin\[*\]\} \]" {  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1511223505879 ""}  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223505879 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIeGen1x1If64.sdc 8 *\|PCIeGen1x1If64:*map\|altpcie_rs_serdes:rs_serdes\|busy_altgxb_reconfig_r\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at PCIeGen1x1If64.sdc(8): *\|PCIeGen1x1If64:*map\|altpcie_rs_serdes:rs_serdes\|busy_altgxb_reconfig_r\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223505895 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PCIeGen1x1If64.sdc 8 Argument <to> is not an object ID " "Ignored set_false_path at PCIeGen1x1If64.sdc(8): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*\|PCIeGen1x1If64:*map\|altpcie_rs_serdes:rs_serdes\|busy_altgxb_reconfig_r\[0\]\} " "set_false_path -to \{*\|PCIeGen1x1If64:*map\|altpcie_rs_serdes:rs_serdes\|busy_altgxb_reconfig_r\[0\]\}" {  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1511223505895 ""}  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223505895 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIeGen1x1If64.sdc 16 *\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl_wr keeper " "Ignored filter at PCIeGen1x1If64.sdc(16): *\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl_wr could not be matched with a keeper" {  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223505895 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen1x1If64.sdc 16 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen1x1If64.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl_wr\}\] 2 " "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl_wr\}\] 2" {  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1511223505895 ""}  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223505895 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen1x1If64.sdc 17 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen1x1If64.sdc(17): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl_wr\}\] 1 " "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl_wr\}\] 1" {  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1511223505895 ""}  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223505895 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIeGen1x1If64.sdc 18 *\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl\[*\] keeper " "Ignored filter at PCIeGen1x1If64.sdc(18): *\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl\[*\] could not be matched with a keeper" {  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223505895 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen1x1If64.sdc 18 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen1x1If64.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl\[*\]\}\] 3 " "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl\[*\]\}\] 3" {  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1511223505895 ""}  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223505895 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen1x1If64.sdc 19 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen1x1If64.sdc(19): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl\[*\]\}\] 2 " "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl\[*\]\}\] 2" {  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1511223505895 ""}  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223505895 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIeGen1x1If64.sdc 21 *\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr keeper " "Ignored filter at PCIeGen1x1If64.sdc(21): *\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr could not be matched with a keeper" {  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223505910 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen1x1If64.sdc 21 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen1x1If64.sdc(21): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr\}\] 2 " "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr\}\] 2" {  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1511223505910 ""}  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223505910 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen1x1If64.sdc 22 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen1x1If64.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr\}\] 1 " "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr\}\] 1" {  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1511223505910 ""}  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223505910 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIeGen1x1If64.sdc 23 *\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\] keeper " "Ignored filter at PCIeGen1x1If64.sdc(23): *\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\] could not be matched with a keeper" {  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223505910 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen1x1If64.sdc 23 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen1x1If64.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\]\}\] 3 " "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\]\}\] 3" {  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1511223505910 ""}  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223505910 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen1x1If64.sdc 24 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen1x1If64.sdc(24): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\]\}\] 2 " "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\]\}\] 2" {  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1511223505910 ""}  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223505910 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] " "Node: riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] " "Register riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir is being clocked by riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1511223505957 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223505957 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] " "Node: riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] " "Register riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir is being clocked by riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1511223505957 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223505957 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0\|dpclk  to: PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|wire_cent_unit0_dprioout " "From: pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0\|dpclk  to: PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|wire_cent_unit0_dprioout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511223505989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511223505989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr_hip " "From: pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr_hip" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511223505989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|reset_status " "From: pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|reset_status" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511223505989 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223505989 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223506061 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1511223506066 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1511223506094 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.183 " "Worst-case setup slack is 0.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223506407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223506407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.183               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223506407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.079               0.000 clk125  " "    2.079               0.000 clk125 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223506407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.420               0.000 clk50  " "   13.420               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223506407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.586               0.000 n/a  " "   13.586               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223506407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.699               0.000 CLK1_50  " "   13.699               0.000 CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223506407 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223506407 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.211 " "Worst-case hold slack is 0.211" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223506485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223506485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.211               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.211               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223506485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 CLK1_50  " "    0.393               0.000 CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223506485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 clk50  " "    0.394               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223506485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 clk125  " "    0.399               0.000 clk125 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223506485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.187               0.000 n/a  " "    2.187               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223506485 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223506485 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.134 " "Worst-case recovery slack is 3.134" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223506516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223506516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.134               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    3.134               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223506516 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223506516 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.031 " "Worst-case removal slack is 1.031" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223506537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223506537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.031               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    1.031               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223506537 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223506537 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.000 " "Worst-case minimum pulse width slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223506548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223506548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 clk50  " "    0.000               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223506548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pcs0\|hiptxclkout  " "    2.000               0.000 pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pcs0\|hiptxclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223506548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pma0\|clockout  " "    2.000               0.000 pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pma0\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223506548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.562               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    3.562               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223506548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.623               0.000 clk125  " "    3.623               0.000 clk125 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223506548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.977               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  " "    3.977               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223506548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.813               0.000 refclk  " "    4.813               0.000 refclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223506548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.667               0.000 CLK1_50  " "    9.667               0.000 CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223506548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLK2_50  " "   16.000               0.000 CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223506548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLK3_50  " "   16.000               0.000 CLK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223506548 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223506548 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511223506860 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511223506860 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511223506860 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511223506860 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 20.027 ns " "Worst Case Available Settling Time: 20.027 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511223506860 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511223506860 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223506860 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1511223506875 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223506922 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223508970 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] " "Node: riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] " "Register riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir is being clocked by riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1511223509486 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223509486 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] " "Node: riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] " "Register riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir is being clocked by riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1511223509486 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223509486 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0\|dpclk  to: PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|wire_cent_unit0_dprioout " "From: pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0\|dpclk  to: PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|wire_cent_unit0_dprioout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511223509517 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511223509517 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr_hip " "From: pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr_hip" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511223509517 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|reset_status " "From: pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|reset_status" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511223509517 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223509517 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223509517 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.400 " "Worst-case setup slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223509705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223509705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.400               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223509705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.238               0.000 clk125  " "    2.238               0.000 clk125 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223509705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.492               0.000 clk50  " "   13.492               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223509705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.181               0.000 n/a  " "   14.181               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223509705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.219               0.000 CLK1_50  " "   14.219               0.000 CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223509705 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223509705 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.217 " "Worst-case hold slack is 0.217" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223509783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223509783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.217               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.217               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223509783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 CLK1_50  " "    0.345               0.000 CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223509783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.346               0.000 clk50  " "    0.346               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223509783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 clk125  " "    0.357               0.000 clk125 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223509783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.090               0.000 n/a  " "    2.090               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223509783 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223509783 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.544 " "Worst-case recovery slack is 3.544" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223509798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223509798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.544               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    3.544               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223509798 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223509798 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.937 " "Worst-case removal slack is 0.937" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223509814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223509814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.937               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.937               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223509814 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223509814 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.000 " "Worst-case minimum pulse width slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223509830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223509830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 clk50  " "    0.000               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223509830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pcs0\|hiptxclkout  " "    2.000               0.000 pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pcs0\|hiptxclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223509830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pma0\|clockout  " "    2.000               0.000 pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pma0\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223509830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.490               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    3.490               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223509830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.623               0.000 clk125  " "    3.623               0.000 clk125 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223509830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.971               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  " "    3.971               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223509830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.811               0.000 refclk  " "    4.811               0.000 refclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223509830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.654               0.000 CLK1_50  " "    9.654               0.000 CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223509830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLK2_50  " "   16.000               0.000 CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223509830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLK3_50  " "   16.000               0.000 CLK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223509830 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223509830 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511223510173 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511223510173 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511223510173 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511223510173 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 20.430 ns " "Worst Case Available Settling Time: 20.430 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511223510173 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511223510173 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223510173 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1511223510189 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] " "Node: riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] " "Register riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir is being clocked by riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1511223510580 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223510580 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] " "Node: riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] " "Register riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir is being clocked by riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1511223510580 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223510580 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0\|dpclk  to: PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|wire_cent_unit0_dprioout " "From: pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0\|dpclk  to: PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|wire_cent_unit0_dprioout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511223510611 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511223510611 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr_hip " "From: pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr_hip" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511223510611 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|reset_status " "From: pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|reset_status" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511223510611 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223510611 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223510611 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.136 " "Worst-case setup slack is 2.136" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223510689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223510689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.136               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    2.136               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223510689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.005               0.000 clk125  " "    3.005               0.000 clk125 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223510689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.167               0.000 n/a  " "   16.167               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223510689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.691               0.000 CLK1_50  " "   16.691               0.000 CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223510689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.785               0.000 clk50  " "   16.785               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223510689 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223510689 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.056 " "Worst-case hold slack is 0.056" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223510767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223510767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.056               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.056               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223510767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 CLK1_50  " "    0.176               0.000 CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223510767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 clk50  " "    0.176               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223510767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 clk125  " "    0.184               0.000 clk125 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223510767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.884               0.000 n/a  " "    0.884               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223510767 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223510767 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.414 " "Worst-case recovery slack is 5.414" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223510799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223510799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.414               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    5.414               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223510799 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223510799 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.490 " "Worst-case removal slack is 0.490" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223510814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223510814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.490               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.490               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223510814 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223510814 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.000 " "Worst-case minimum pulse width slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223510830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223510830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 clk50  " "    0.000               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223510830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pcs0\|hiptxclkout  " "    2.000               0.000 pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pcs0\|hiptxclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223510830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pma0\|clockout  " "    2.000               0.000 pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pma0\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223510830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.670               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    3.670               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223510830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.731               0.000 clk125  " "    3.731               0.000 clk125 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223510830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.994               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  " "    3.994               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223510830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.570               0.000 refclk  " "    4.570               0.000 refclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223510830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.252               0.000 CLK1_50  " "    9.252               0.000 CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223510830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLK2_50  " "   16.000               0.000 CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223510830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLK3_50  " "   16.000               0.000 CLK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511223510830 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223510830 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511223511236 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511223511236 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511223511236 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511223511236 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 22.058 ns " "Worst Case Available Settling Time: 22.058 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511223511236 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511223511236 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223511236 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223511799 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223511799 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 37 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "937 " "Peak virtual memory: 937 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511223512017 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 20 18:18:32 2017 " "Processing ended: Mon Nov 20 18:18:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511223512017 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511223512017 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511223512017 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511223512017 ""}
