<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/fermata/Development/Software/Gowin_V1.9.10.02_linux/IDE/ipcore/FPMULT/data/FP_Mult.v<br>
/home/fermata/Development/Software/Gowin_V1.9.10.02_linux/IDE/ipcore/FPMULT/data/FP_Mult_wrap.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25UG324C2/I1</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Oct 11 17:23:25 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>FP_Mult_Top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.139s, Elapsed time = 0h 0m 0.139s, Peak memory usage = 98.918MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.003s, Elapsed time = 0h 0m 0.003s, Peak memory usage = 98.918MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.01s, Elapsed time = 0h 0m 0.01s, Peak memory usage = 99.293MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.004s, Elapsed time = 0h 0m 0.004s, Peak memory usage = 99.293MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.017s, Elapsed time = 0h 0m 0.017s, Peak memory usage = 99.293MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.003s, Elapsed time = 0h 0m 0.003s, Peak memory usage = 99.480MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.002s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 99.668MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.001s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 99.855MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.001s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 99.855MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.024s, Elapsed time = 0h 0m 0.024s, Peak memory usage = 99.855MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.002s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 99.855MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.004s, Elapsed time = 0h 0m 0.004s, Peak memory usage = 99.855MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 10s, Elapsed time = 0h 0m 10s, Peak memory usage = 127.953MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.028s, Elapsed time = 0h 0m 0.028s, Peak memory usage = 127.953MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.14s, Elapsed time = 0h 0m 0.14s, Peak memory usage = 127.953MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 10s, Elapsed time = 0h 0m 10s, Peak memory usage = 127.953MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>102</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>102</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>66</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>36</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>134</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>130</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>1147</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>87</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>429</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>631</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>28</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>28</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>3</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td></td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULT27X36</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>1178(1150 LUT, 28 ALU) / 23040</td>
<td>6%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>134 / 23685</td>
<td><1%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 23685</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>134 / 23685</td>
<td><1%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>0 / 56</td>
<td>0%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.000(MHz)</td>
<td>83.098(MHz)</td>
<td>18</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.283</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.249</td>
</tr>
<tr>
<td class="label">From</td>
<td>FP_Mult_inst/mant_prod_r_35_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>FP_Mult_inst/round_mant_r_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.300</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/mant_prod_r_35_s0/CLK</td>
</tr>
<tr>
<td>0.606</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>FP_Mult_inst/mant_prod_r_35_s0/Q</td>
</tr>
<tr>
<td>0.906</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/P0/shift_num0_0_s6/I0</td>
</tr>
<tr>
<td>1.327</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/P0/shift_num0_0_s6/F</td>
</tr>
<tr>
<td>1.627</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/P0/shift_num0_0_s4/I0</td>
</tr>
<tr>
<td>2.048</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/P0/shift_num0_0_s4/F</td>
</tr>
<tr>
<td>2.348</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/P0/shift_num0_0_s1/I0</td>
</tr>
<tr>
<td>2.769</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>FP_Mult_inst/P0/shift_num0_0_s1/F</td>
</tr>
<tr>
<td>3.069</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/P0/shift_num0_0_s10/I3</td>
</tr>
<tr>
<td>3.279</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>FP_Mult_inst/P0/shift_num0_0_s10/F</td>
</tr>
<tr>
<td>3.579</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>FP_Mult_inst/n712_s/I1</td>
</tr>
<tr>
<td>4.029</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>FP_Mult_inst/n712_s/COUT</td>
</tr>
<tr>
<td>4.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>FP_Mult_inst/n711_s/CIN</td>
</tr>
<tr>
<td>4.224</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>FP_Mult_inst/n711_s/SUM</td>
</tr>
<tr>
<td>4.524</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1179_s8/I0</td>
</tr>
<tr>
<td>4.945</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1179_s8/F</td>
</tr>
<tr>
<td>5.245</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1179_s6/I0</td>
</tr>
<tr>
<td>5.666</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1179_s6/F</td>
</tr>
<tr>
<td>5.966</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1179_s3/I0</td>
</tr>
<tr>
<td>6.387</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>FP_Mult_inst/n1179_s3/F</td>
</tr>
<tr>
<td>6.687</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1191_s19/I2</td>
</tr>
<tr>
<td>7.056</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1191_s19/F</td>
</tr>
<tr>
<td>7.356</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1191_s11/I2</td>
</tr>
<tr>
<td>7.725</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1191_s11/F</td>
</tr>
<tr>
<td>8.025</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1191_s5/I0</td>
</tr>
<tr>
<td>8.446</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1191_s5/F</td>
</tr>
<tr>
<td>8.746</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1191_s2/I2</td>
</tr>
<tr>
<td>9.115</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>FP_Mult_inst/n1191_s2/F</td>
</tr>
<tr>
<td>9.415</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1190_s6/I0</td>
</tr>
<tr>
<td>9.836</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>FP_Mult_inst/n1190_s6/F</td>
</tr>
<tr>
<td>10.136</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1175_s11/I0</td>
</tr>
<tr>
<td>10.557</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>FP_Mult_inst/n1175_s11/F</td>
</tr>
<tr>
<td>10.857</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1188_s2/I1</td>
</tr>
<tr>
<td>11.270</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1188_s2/F</td>
</tr>
<tr>
<td>11.570</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1188_s1/I1</td>
</tr>
<tr>
<td>11.983</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1188_s1/F</td>
</tr>
<tr>
<td>12.283</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/round_mant_r_18_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.300</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/round_mant_r_18_s0/CLK</td>
</tr>
<tr>
<td>10.249</td>
<td>-0.051</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>FP_Mult_inst/round_mant_r_18_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.300, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.577, 54.886%; route: 5.100, 42.560%; tC2Q: 0.306, 2.554%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.300, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.990</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.239</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.249</td>
</tr>
<tr>
<td class="label">From</td>
<td>FP_Mult_inst/mant_prod_r_35_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>FP_Mult_inst/round_exp_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.300</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/mant_prod_r_35_s0/CLK</td>
</tr>
<tr>
<td>0.606</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>FP_Mult_inst/mant_prod_r_35_s0/Q</td>
</tr>
<tr>
<td>0.906</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/P0/shift_num0_0_s6/I0</td>
</tr>
<tr>
<td>1.327</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/P0/shift_num0_0_s6/F</td>
</tr>
<tr>
<td>1.627</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/P0/shift_num0_0_s4/I0</td>
</tr>
<tr>
<td>2.048</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/P0/shift_num0_0_s4/F</td>
</tr>
<tr>
<td>2.348</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/P0/shift_num0_0_s1/I0</td>
</tr>
<tr>
<td>2.769</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>FP_Mult_inst/P0/shift_num0_0_s1/F</td>
</tr>
<tr>
<td>3.069</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/P0/shift_num0_0_s10/I3</td>
</tr>
<tr>
<td>3.279</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>FP_Mult_inst/P0/shift_num0_0_s10/F</td>
</tr>
<tr>
<td>3.579</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>FP_Mult_inst/n712_s/I1</td>
</tr>
<tr>
<td>4.029</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>FP_Mult_inst/n712_s/COUT</td>
</tr>
<tr>
<td>4.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>FP_Mult_inst/n711_s/CIN</td>
</tr>
<tr>
<td>4.224</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>FP_Mult_inst/n711_s/SUM</td>
</tr>
<tr>
<td>4.524</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1179_s8/I0</td>
</tr>
<tr>
<td>4.945</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1179_s8/F</td>
</tr>
<tr>
<td>5.245</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1179_s6/I0</td>
</tr>
<tr>
<td>5.666</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1179_s6/F</td>
</tr>
<tr>
<td>5.966</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1179_s3/I0</td>
</tr>
<tr>
<td>6.387</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>FP_Mult_inst/n1179_s3/F</td>
</tr>
<tr>
<td>6.687</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1191_s19/I2</td>
</tr>
<tr>
<td>7.056</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1191_s19/F</td>
</tr>
<tr>
<td>7.356</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1191_s11/I2</td>
</tr>
<tr>
<td>7.725</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1191_s11/F</td>
</tr>
<tr>
<td>8.025</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1191_s5/I0</td>
</tr>
<tr>
<td>8.446</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1191_s5/F</td>
</tr>
<tr>
<td>8.746</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1191_s2/I2</td>
</tr>
<tr>
<td>9.115</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>FP_Mult_inst/n1191_s2/F</td>
</tr>
<tr>
<td>9.415</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1190_s6/I0</td>
</tr>
<tr>
<td>9.836</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>FP_Mult_inst/n1190_s6/F</td>
</tr>
<tr>
<td>10.136</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1175_s11/I0</td>
</tr>
<tr>
<td>10.557</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>FP_Mult_inst/n1175_s11/F</td>
</tr>
<tr>
<td>10.857</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1182_s2/I1</td>
</tr>
<tr>
<td>11.270</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1182_s2/F</td>
</tr>
<tr>
<td>11.570</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1182_s1/I2</td>
</tr>
<tr>
<td>11.939</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1182_s1/F</td>
</tr>
<tr>
<td>12.239</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/round_exp_r_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.300</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/round_exp_r_0_s0/CLK</td>
</tr>
<tr>
<td>10.249</td>
<td>-0.051</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>FP_Mult_inst/round_exp_r_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.300, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.533, 54.720%; route: 5.100, 42.717%; tC2Q: 0.306, 2.563%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.300, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.982</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.231</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.249</td>
</tr>
<tr>
<td class="label">From</td>
<td>FP_Mult_inst/mant_prod_r_35_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>FP_Mult_inst/round_mant_r_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.300</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/mant_prod_r_35_s0/CLK</td>
</tr>
<tr>
<td>0.606</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>FP_Mult_inst/mant_prod_r_35_s0/Q</td>
</tr>
<tr>
<td>0.906</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/P0/shift_num0_0_s6/I0</td>
</tr>
<tr>
<td>1.327</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/P0/shift_num0_0_s6/F</td>
</tr>
<tr>
<td>1.627</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/P0/shift_num0_0_s4/I0</td>
</tr>
<tr>
<td>2.048</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/P0/shift_num0_0_s4/F</td>
</tr>
<tr>
<td>2.348</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/P0/shift_num0_0_s1/I0</td>
</tr>
<tr>
<td>2.769</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>FP_Mult_inst/P0/shift_num0_0_s1/F</td>
</tr>
<tr>
<td>3.069</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/P0/shift_num0_0_s10/I3</td>
</tr>
<tr>
<td>3.279</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>FP_Mult_inst/P0/shift_num0_0_s10/F</td>
</tr>
<tr>
<td>3.579</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>FP_Mult_inst/n712_s/I1</td>
</tr>
<tr>
<td>4.029</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>FP_Mult_inst/n712_s/COUT</td>
</tr>
<tr>
<td>4.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>FP_Mult_inst/n711_s/CIN</td>
</tr>
<tr>
<td>4.224</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>FP_Mult_inst/n711_s/SUM</td>
</tr>
<tr>
<td>4.524</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1179_s8/I0</td>
</tr>
<tr>
<td>4.945</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1179_s8/F</td>
</tr>
<tr>
<td>5.245</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1179_s6/I0</td>
</tr>
<tr>
<td>5.666</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1179_s6/F</td>
</tr>
<tr>
<td>5.966</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1179_s3/I0</td>
</tr>
<tr>
<td>6.387</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>FP_Mult_inst/n1179_s3/F</td>
</tr>
<tr>
<td>6.687</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1191_s19/I2</td>
</tr>
<tr>
<td>7.056</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1191_s19/F</td>
</tr>
<tr>
<td>7.356</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1191_s11/I2</td>
</tr>
<tr>
<td>7.725</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1191_s11/F</td>
</tr>
<tr>
<td>8.025</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1191_s5/I0</td>
</tr>
<tr>
<td>8.446</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1191_s5/F</td>
</tr>
<tr>
<td>8.746</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1191_s2/I2</td>
</tr>
<tr>
<td>9.115</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>FP_Mult_inst/n1191_s2/F</td>
</tr>
<tr>
<td>9.415</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1190_s6/I0</td>
</tr>
<tr>
<td>9.836</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>FP_Mult_inst/n1190_s6/F</td>
</tr>
<tr>
<td>10.136</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1189_s10/I1</td>
</tr>
<tr>
<td>10.549</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1189_s10/F</td>
</tr>
<tr>
<td>10.849</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1189_s2/I2</td>
</tr>
<tr>
<td>11.218</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1189_s2/F</td>
</tr>
<tr>
<td>11.518</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1189_s1/I1</td>
</tr>
<tr>
<td>11.931</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1189_s1/F</td>
</tr>
<tr>
<td>12.231</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/round_mant_r_17_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.300</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/round_mant_r_17_s0/CLK</td>
</tr>
<tr>
<td>10.249</td>
<td>-0.051</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>FP_Mult_inst/round_mant_r_17_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.300, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.525, 54.689%; route: 5.100, 42.746%; tC2Q: 0.306, 2.565%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.300, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.195</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.249</td>
</tr>
<tr>
<td class="label">From</td>
<td>FP_Mult_inst/mant_prod_r_35_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>FP_Mult_inst/round_exp_r_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.300</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/mant_prod_r_35_s0/CLK</td>
</tr>
<tr>
<td>0.606</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>FP_Mult_inst/mant_prod_r_35_s0/Q</td>
</tr>
<tr>
<td>0.906</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/P0/shift_num0_0_s6/I0</td>
</tr>
<tr>
<td>1.327</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/P0/shift_num0_0_s6/F</td>
</tr>
<tr>
<td>1.627</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/P0/shift_num0_0_s4/I0</td>
</tr>
<tr>
<td>2.048</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/P0/shift_num0_0_s4/F</td>
</tr>
<tr>
<td>2.348</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/P0/shift_num0_0_s1/I0</td>
</tr>
<tr>
<td>2.769</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>FP_Mult_inst/P0/shift_num0_0_s1/F</td>
</tr>
<tr>
<td>3.069</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/P0/shift_num0_0_s10/I3</td>
</tr>
<tr>
<td>3.279</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>FP_Mult_inst/P0/shift_num0_0_s10/F</td>
</tr>
<tr>
<td>3.579</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>FP_Mult_inst/n712_s/I1</td>
</tr>
<tr>
<td>4.029</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>FP_Mult_inst/n712_s/COUT</td>
</tr>
<tr>
<td>4.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>FP_Mult_inst/n711_s/CIN</td>
</tr>
<tr>
<td>4.224</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>FP_Mult_inst/n711_s/SUM</td>
</tr>
<tr>
<td>4.524</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1179_s8/I0</td>
</tr>
<tr>
<td>4.945</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1179_s8/F</td>
</tr>
<tr>
<td>5.245</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1179_s6/I0</td>
</tr>
<tr>
<td>5.666</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1179_s6/F</td>
</tr>
<tr>
<td>5.966</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1179_s3/I0</td>
</tr>
<tr>
<td>6.387</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>FP_Mult_inst/n1179_s3/F</td>
</tr>
<tr>
<td>6.687</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1191_s19/I2</td>
</tr>
<tr>
<td>7.056</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1191_s19/F</td>
</tr>
<tr>
<td>7.356</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1191_s11/I2</td>
</tr>
<tr>
<td>7.725</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1191_s11/F</td>
</tr>
<tr>
<td>8.025</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1191_s5/I0</td>
</tr>
<tr>
<td>8.446</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1191_s5/F</td>
</tr>
<tr>
<td>8.746</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1191_s2/I2</td>
</tr>
<tr>
<td>9.115</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>FP_Mult_inst/n1191_s2/F</td>
</tr>
<tr>
<td>9.415</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1190_s6/I0</td>
</tr>
<tr>
<td>9.836</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>FP_Mult_inst/n1190_s6/F</td>
</tr>
<tr>
<td>10.136</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1175_s11/I0</td>
</tr>
<tr>
<td>10.557</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>FP_Mult_inst/n1175_s11/F</td>
</tr>
<tr>
<td>10.857</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1175_s2/I2</td>
</tr>
<tr>
<td>11.226</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>FP_Mult_inst/n1175_s2/F</td>
</tr>
<tr>
<td>11.526</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1175_s0/I2</td>
</tr>
<tr>
<td>11.895</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1175_s0/F</td>
</tr>
<tr>
<td>12.195</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/round_exp_r_7_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.300</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/round_exp_r_7_s0/CLK</td>
</tr>
<tr>
<td>10.249</td>
<td>-0.051</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>FP_Mult_inst/round_exp_r_7_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.300, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.489, 54.552%; route: 5.100, 42.875%; tC2Q: 0.306, 2.573%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.300, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.831</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.080</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.249</td>
</tr>
<tr>
<td class="label">From</td>
<td>FP_Mult_inst/mant_prod_r_35_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>FP_Mult_inst/round_mant_r_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.300</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/mant_prod_r_35_s0/CLK</td>
</tr>
<tr>
<td>0.606</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>FP_Mult_inst/mant_prod_r_35_s0/Q</td>
</tr>
<tr>
<td>0.906</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/P0/shift_num0_0_s6/I0</td>
</tr>
<tr>
<td>1.327</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/P0/shift_num0_0_s6/F</td>
</tr>
<tr>
<td>1.627</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/P0/shift_num0_0_s4/I0</td>
</tr>
<tr>
<td>2.048</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/P0/shift_num0_0_s4/F</td>
</tr>
<tr>
<td>2.348</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/P0/shift_num0_0_s1/I0</td>
</tr>
<tr>
<td>2.769</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>FP_Mult_inst/P0/shift_num0_0_s1/F</td>
</tr>
<tr>
<td>3.069</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/P0/shift_num0_0_s10/I3</td>
</tr>
<tr>
<td>3.279</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>FP_Mult_inst/P0/shift_num0_0_s10/F</td>
</tr>
<tr>
<td>3.579</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>FP_Mult_inst/n712_s/I1</td>
</tr>
<tr>
<td>4.029</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>FP_Mult_inst/n712_s/COUT</td>
</tr>
<tr>
<td>4.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>FP_Mult_inst/n711_s/CIN</td>
</tr>
<tr>
<td>4.224</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>FP_Mult_inst/n711_s/SUM</td>
</tr>
<tr>
<td>4.524</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1179_s8/I0</td>
</tr>
<tr>
<td>4.945</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1179_s8/F</td>
</tr>
<tr>
<td>5.245</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1179_s6/I0</td>
</tr>
<tr>
<td>5.666</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1179_s6/F</td>
</tr>
<tr>
<td>5.966</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1179_s3/I0</td>
</tr>
<tr>
<td>6.387</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>FP_Mult_inst/n1179_s3/F</td>
</tr>
<tr>
<td>6.687</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1191_s19/I2</td>
</tr>
<tr>
<td>7.056</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1191_s19/F</td>
</tr>
<tr>
<td>7.356</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1191_s11/I2</td>
</tr>
<tr>
<td>7.725</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1191_s11/F</td>
</tr>
<tr>
<td>8.025</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1191_s5/I0</td>
</tr>
<tr>
<td>8.446</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1191_s5/F</td>
</tr>
<tr>
<td>8.746</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1191_s2/I2</td>
</tr>
<tr>
<td>9.115</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>FP_Mult_inst/n1191_s2/F</td>
</tr>
<tr>
<td>9.415</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1190_s6/I0</td>
</tr>
<tr>
<td>9.836</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>FP_Mult_inst/n1190_s6/F</td>
</tr>
<tr>
<td>10.136</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1175_s11/I0</td>
</tr>
<tr>
<td>10.557</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>FP_Mult_inst/n1175_s11/F</td>
</tr>
<tr>
<td>10.857</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1186_s3/I1</td>
</tr>
<tr>
<td>11.270</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1186_s3/F</td>
</tr>
<tr>
<td>11.570</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1186_s1/I3</td>
</tr>
<tr>
<td>11.780</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/n1186_s1/F</td>
</tr>
<tr>
<td>12.080</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/round_mant_r_20_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.300</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>FP_Mult_inst/round_mant_r_20_s0/CLK</td>
</tr>
<tr>
<td>10.249</td>
<td>-0.051</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>FP_Mult_inst/round_mant_r_20_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.300, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.374, 54.108%; route: 5.100, 43.294%; tC2Q: 0.306, 2.598%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.300, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
