# -------------------------------------------------------------------------- #
#
# Copyright (C) 2016  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Intel and sold by Intel or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
# Date created = 09:56:10  May 04, 2017
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		top_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE40F23C8
set_global_assignment -name TOP_LEVEL_ENTITY top
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 16.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "09:56:10  MAY 04, 2017"
set_global_assignment -name LAST_QUARTUS_VERSION "16.1.0 Standard Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name DEVICE_FILTER_PACKAGE FBGA
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 8
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_location_assignment PIN_W21 -to ch1_cs_n
set_location_assignment PIN_U21 -to ch1_sclk
set_location_assignment PIN_W22 -to ch1_sdata
set_location_assignment PIN_U22 -to ch2_cs_n
set_location_assignment PIN_U20 -to ch2_sclk
set_location_assignment PIN_U19 -to ch2_sdata
set_location_assignment PIN_P21 -to ch3_cs_n
set_location_assignment PIN_M21 -to ch3_sclk
set_location_assignment PIN_P22 -to ch3_sdata
set_location_assignment PIN_M22 -to ch4_cs_n
set_location_assignment PIN_L22 -to ch4_sclk
set_location_assignment PIN_L21 -to ch4_sdata
set_location_assignment PIN_P15 -to ch5_cs_n
set_location_assignment PIN_V22 -to ch5_sclk
set_location_assignment PIN_P16 -to ch5_sdata
set_location_assignment PIN_V21 -to ch6_cs_n
set_location_assignment PIN_R19 -to ch6_sclk
set_location_assignment PIN_R18 -to ch6_sdata
set_location_assignment PIN_N20 -to ch7_cs_n
set_location_assignment PIN_N22 -to ch7_sclk
set_location_assignment PIN_N19 -to ch7_sdata
set_location_assignment PIN_N21 -to ch8_cs_n
set_location_assignment PIN_R21 -to ch8_sclk
set_location_assignment PIN_R22 -to ch8_sdata
set_location_assignment PIN_H17 -to uart_rx
set_location_assignment PIN_G18 -to uart_tx
set_location_assignment PIN_J7 -to ast_ctrl[0]
set_location_assignment PIN_K7 -to ast_ctrl[1]
set_location_assignment PIN_J6 -to ast_ctrl[3]
set_location_assignment PIN_G4 -to ast_ctrl[4]
set_location_assignment PIN_G3 -to ast_ctrl[5]
set_location_assignment PIN_G8 -to ast_ctrl[6]
set_location_assignment PIN_F8 -to ast_ctrl[7]
set_location_assignment PIN_K22 -to num[5]
set_global_assignment -name ENABLE_OCT_DONE OFF
set_global_assignment -name USE_CONFIGURATION_DEVICE OFF
set_global_assignment -name CRC_ERROR_OPEN_DRAIN OFF
set_global_assignment -name CYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall
set_location_assignment PIN_D13 -to led[0]
set_location_assignment PIN_A20 -to led[1]
set_location_assignment PIN_B20 -to led[2]
set_location_assignment PIN_G1 -to mclk0
set_location_assignment PIN_Y21 -to hrst_n
set_global_assignment -name ENABLE_SIGNALTAP OFF
set_global_assignment -name USE_SIGNALTAP_FILE stp1.stp
set_location_assignment PIN_H6 -to irq_n
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to hrst_n
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_global_assignment -name VERILOG_FILE ../src/ast_top/stu_check.v
set_global_assignment -name VERILOG_FILE ../src/ast_top/ast_top.v
set_global_assignment -name VERILOG_FILE ../src/ast_top/ast_send.v
set_global_assignment -name VERILOG_FILE ../src/ast_top/ast_regs.v
set_global_assignment -name VERILOG_FILE ../src/app_top/fracture.v
set_global_assignment -name VERILOG_FILE ../src/app_top/app_top.v
set_global_assignment -name VERILOG_FILE ../src/app_top/app_reg.v
set_global_assignment -name VERILOG_FILE ../src/dsp_top/dsp_top.v
set_global_assignment -name VERILOG_FILE ../src/dsp_top/dsp_regs.v
set_global_assignment -name VERILOG_FILE ../src/commu_top/urx_filter.v
set_global_assignment -name VERILOG_FILE ../src/commu_top/phy_utx.v
set_global_assignment -name VERILOG_FILE ../src/commu_top/phy_urx.v
set_global_assignment -name VERILOG_FILE ../src/commu_top/fx_master.v
set_global_assignment -name VERILOG_FILE ../src/commu_top/commu_top.v
set_global_assignment -name VERILOG_FILE ../src/control_top/control_top.v
set_global_assignment -name VERILOG_FILE ../src/control_top/cfg_reg.v
set_global_assignment -name VERILOG_FILE ../src/para_top/para_top.v
set_global_assignment -name VERILOG_FILE ../src/para_top/para_time.v
set_global_assignment -name VERILOG_FILE ../src/para_top/para_regs.v
set_global_assignment -name VERILOG_FILE ../src/para_top/para_hit.v
set_global_assignment -name VERILOG_FILE ../src/para_top/hit_main.v
set_global_assignment -name VERILOG_FILE ../src/para_top/hit_rms.v
set_global_assignment -name VERILOG_FILE ../src/para_top/hit_ring.v
set_global_assignment -name VERILOG_FILE ../src/fx_bus.v
set_global_assignment -name VERILOG_FILE ../ip/pll/sgpll.v
set_global_assignment -name VERILOG_FILE ../src/ad_top/ad_regs.v
set_global_assignment -name VERILOG_FILE ../src/ad_top/ad_filter.v
set_global_assignment -name VERILOG_FILE ../src/ad_top/sclk_gen.v
set_global_assignment -name VERILOG_FILE ../src/ad_top/csn_gen.v
set_global_assignment -name VERILOG_FILE ../src/ad_top/ad_top.v
set_global_assignment -name VERILOG_FILE ../src/ad_top/ad_s2p.v
set_global_assignment -name VERILOG_FILE ../src/clk_rst_top/pluse_us_gen.v
set_global_assignment -name VERILOG_FILE ../src/clk_rst_top/clk_rst_top.v
set_global_assignment -name VERILOG_FILE ../src/top.v
set_global_assignment -name SIGNALTAP_FILE stp1.stp
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top