

module cache #(
    parameter  LINE_ADDR_LEN = 3, // lineå†…åœ°å?é•¿åº¦ï¼Œå†³å®šäº†æ¯ä¸ªlineå…·æœ‰2^3ä¸ªword
    parameter  SET_ADDR_LEN  = 3, // ç»„åœ°å?é•¿åº¦ï¼Œå†³å®šäº†ä¸?å…±æœ‰2^3=8ç»?
    parameter  TAG_ADDR_LEN  = 6, // tagé•¿åº¦
    parameter  WAY_CNT       = 3  // ç»„ç›¸è¿åº¦ï¼Œå†³å®šäº†æ¯ç»„ä¸­æœ‰å¤šå°‘è·¯lineï¼Œè¿™é‡Œæ˜¯ç›´æ¥æ˜ å°„å‹cacheï¼Œå› æ­¤è¯¥å‚æ•°æ²¡ç”¨åˆ?
)(
    input  clk, rst,
    output miss,               // å¯¹CPUå‘å‡ºçš„missä¿¡å·
    input  [31:0] addr,        // è¯»å†™è¯·æ±‚åœ°å€
    input  rd_req,             // è¯»è¯·æ±‚ä¿¡å?
    output reg [31:0] rd_data, // è¯»å‡ºçš„æ•°æ®ï¼Œä¸?æ¬¡è¯»ä¸?ä¸ªword
    input  wr_req,             // å†™è¯·æ±‚ä¿¡å?
    input  [31:0] wr_data      // è¦å†™å…¥çš„æ•°æ®ï¼Œä¸€æ¬¡å†™ä¸?ä¸ªword
);

localparam MEM_ADDR_LEN    = TAG_ADDR_LEN + SET_ADDR_LEN ; // è®¡ç®—ä¸»å­˜åœ°å€é•¿åº¦ MEM_ADDR_LENï¼Œä¸»å­˜å¤§å°?=2^MEM_ADDR_LENä¸ªline
localparam UNUSED_ADDR_LEN = 32 - TAG_ADDR_LEN - SET_ADDR_LEN - LINE_ADDR_LEN - 2 ;       // è®¡ç®—æœªä½¿ç”¨çš„åœ°å€çš„é•¿åº?

localparam LINE_SIZE       = 1 << LINE_ADDR_LEN  ;         // è®¡ç®— line ä¸? word çš„æ•°é‡ï¼Œå? 2^LINE_ADDR_LEN ä¸ªword æ¯? line
localparam SET_SIZE        = 1 << SET_ADDR_LEN   ;         // è®¡ç®—ä¸?å…±æœ‰å¤šå°‘ç»„ï¼Œå? 2^SET_ADDR_LEN ä¸ªç»„

// TODO:
reg [            31:0] cache_mem    [SET_SIZE][WAY_CNT][LINE_SIZE]; // SET_SIZEä¸ªç»„ï¼Œæ¯ä¸ªç»„æœ‰WAY_CNTä¸ªline, æ¯ä¸ªlineæœ‰LINE_SIZEä¸ªword
reg [TAG_ADDR_LEN-1:0] cache_tags   [SET_SIZE][WAY_CNT];            // SET_SIZEä¸ªç»„, æ¯ä¸ªç»„æœ‰WAY_CNTä¸ªline, æ¯ä¸ªlineæœ‰ä¸€ä¸ªtag
reg                    valid        [SET_SIZE][WAY_CNT];            // SET_SIZEä¸ªç»„, æ¯ä¸ªç»„æœ‰WAY_CNTä¸ªline, æ¯ä¸ªlineæœ‰ä¸€ä¸ªvalid(æœ‰æ•ˆä½?)
reg                    dirty        [SET_SIZE][WAY_CNT];            // SET_SIZEä¸ªç»„, æ¯ä¸ªç»„æœ‰WAY_CNTä¸ªline, æ¯ä¸ªlineæœ‰ä¸€ä¸ªdirty(è„ä½)
/* ä¸ºå®ç°FIFOå’ŒLRUæ›¿æ¢ç®—æ³•, éœ?è¦è®°å½•æ¯ä¸ªlineçš„ä¸€äº›æ¢å…?/è®¿é—®æ—¶é—´ä¿¡æ¯ */
/* FIFOéœ?è¦è®°å½•æ¯ä¸ªlineè‡ªè¢«æ¢å…¥åˆ°ç°åœ¨çš„æ—¶é—´, LRUéœ?è¦è®°å½•æ¯ä¸ªlineè‡ªä¸Šä¸?æ¬¡è¢«è®¿é—®åˆ°ç°åœ¨çš„æ—¶é—´ */
localparam MODE = 1'b0; // å€¼ä¸º0æ—¶é‡‡ç”¨FIFOç­–ç•¥, ä¸?1æ—¶é‡‡ç”¨LRUç­–ç•¥
reg [63:0] time_info [SET_SIZE][WAY_CNT]; // æ—¶é—´åŒºé—´è¦è¶³å¤Ÿå¤§

wire [              2-1:0]   word_addr;                   // å°†è¾“å…¥åœ°å?addræ‹†åˆ†æˆè¿™5ä¸ªéƒ¨åˆ?
wire [  LINE_ADDR_LEN-1:0]   line_addr;
wire [   SET_ADDR_LEN-1:0]    set_addr;
wire [   TAG_ADDR_LEN-1:0]    tag_addr;
wire [UNUSED_ADDR_LEN-1:0] unused_addr;

enum  {IDLE, SWAP_OUT, SWAP_IN, SWAP_IN_OK} cache_stat;    // cache çŠ¶æ?æœºçš„çŠ¶æ€å®šä¹?
                                                           // IDLEä»£è¡¨å°±ç»ªï¼ŒSWAP_OUTä»£è¡¨æ­£åœ¨æ¢å‡ºï¼ŒSWAP_INä»£è¡¨æ­£åœ¨æ¢å…¥ï¼ŒSWAP_IN_OKä»£è¡¨æ¢å…¥åè¿›è¡Œä¸€å‘¨æœŸçš„å†™å…¥cacheæ“ä½œã€?

reg  [   SET_ADDR_LEN-1:0] mem_rd_set_addr = 0;
reg  [   TAG_ADDR_LEN-1:0] mem_rd_tag_addr = 0;
wire [   MEM_ADDR_LEN-1:0] mem_rd_addr = {mem_rd_tag_addr, mem_rd_set_addr};
reg  [   MEM_ADDR_LEN-1:0] mem_wr_addr = 0;

reg  [31:0] mem_wr_line [LINE_SIZE];
wire [31:0] mem_rd_line [LINE_SIZE];

wire mem_gnt;      // ä¸»å­˜å“åº”è¯»å†™çš„æ¡æ‰‹ä¿¡å?

assign {unused_addr, tag_addr, set_addr, line_addr, word_addr} = addr;  // æ‹†åˆ† 32bit ADDR

// TODO: å®ç°å¹¶è¡Œå‘½ä¸­åˆ¤æ–­
// éœ?è¦åˆ¤æ–­æ˜¯å¦å‘½ä¸?, è¿˜éœ€è¦è®°å½•æ˜¯è¯¥ç»„ä¸­å“ªä¸?ä¸ªlineå‘½ä¸­
// å®é™…ä¸Šæ˜¯ç»„å†…ä¸²è¡Œåˆ¤æ–­
reg cache_hit;
/* way_indexå‘½ä¸­æ—¶è¡¨ç¤ºcacheä¸­ç›®æ ‡lineçš„ç»„å†…åç§?, ç¼ºå¤±æ—¶è¡¨ç¤ºè¦æ¢å‡ºçš„line */
reg [WAY_CNT-1:0] way_index;// ä½å®½èƒ½è¡¨ç¤?0~WAY_CNT-1ä¹‹é—´çš„æ•°å³å¯
always @ (*) begin    // åˆ¤æ–­ è¾“å…¥çš„address æ˜¯å¦åœ? cache ä¸­å‘½ä¸?
    cache_hit = 1'b0; // å½“è¾“å…¥çš„addresså˜åŒ–æ—¶è¦é‡æ–°ç½?0
    way_index = {WAY_CNT{1'b0}};
    for (integer i = 0; i < WAY_CNT; i++) begin
        if (valid[set_addr][i] && cache_tags[set_addr][i] == tag_addr) begin
            cache_hit = 1'b1;
            way_index = i;
            break;
        end else begin
            cache_hit = 1'b0;
        end
    end
    if (cache_hit == 1'b0) begin // å‘ç”Ÿç¼ºå¤±, æ ¹æ®FIFO/LRUç¡®å®šè¦æ¢å‡ºçš„line
        // FIFO/LRUéƒ½æ˜¯time_infoå€¼æœ€å¤§çš„è¢«æ¢å‡?
        for (integer i = 0; i < WAY_CNT; i++) begin
            if (time_info[set_addr][way_index] < time_info[set_addr][i]) begin
                way_index = i;
            end
        end
    end
end


// TODO: ç»´æŠ¤lineæ¢å…¥/è®¿é—®çš„æ—¶é—´ä¿¡æ?
reg access_signal;
reg request; // å¼•å…¥è¯¥å˜é‡æ˜¯ä¸ºäº†æ§åˆ¶access_signalçš„é«˜ç”µå¹³æœ?å¤šåªç»´æŒä¸?ä¸ªå‘¨æœ?
always @(posedge clk or posedge rst) begin
    if ((rd_req | wr_req) & (!rst)) begin
        request <= 1'b1;
        if (request == 1'b0) begin
            access_signal <= 1'b1;
        end else begin
            access_signal <= 1'b0;
        end
    end else begin
        request <= 1'b0;
        access_signal <= 1'b0;
    end
end
always @(posedge clk or posedge rst) begin
    if (rst) begin
        for (integer i = 0; i < SET_SIZE; i++) begin
            for (integer j = 0; j < WAY_CNT; j++) begin
                time_info[i][j] <= 64'b0;
            end
        end
    end else begin
        if (MODE == 1'b0) begin // FIFO
            /* æ¢å…¥çš„lineçš„time_infoæ¸…é›¶, å…¶ä»–çš„time_info++ */
            for (integer i = 0; i < WAY_CNT; i++) begin
                if (i == way_index)
                    time_info[set_addr][i] <= 64'b0;
                else
                    time_info[set_addr][i] <= time_info[set_addr][i] + 1;
            end
        end else begin // LRU
            /* å…ˆçœ‹æ˜¯å¦æœ‰lineè¢«è®¿é—®äº†
             * è‹¥æœ‰ä¸”å‘½ä¸?, åˆ™è¢«è®¿é—®çš„lineçš„time_infoæ¸…é›¶, å…¶ä»–çš„time_info++
             * è‹¥å‘ç”Ÿç¼ºå¤?, åˆ™æ¢å…¥çš„lineçš„time_infoæ¸…é›¶, å…¶ä»–çš„time_info++
             * è‹¥æ²¡æœ‰lineè¢«è®¿é—?, åˆ™æ‰€æœ‰lineçš„time_info++
             * æ²¡æœ‰lineè¢«è®¿é—®æ—¶å¯ä»¥ä¿æŒæ‰?æœ‰lineçš„time_infoä¸å˜, ç›¸å¯¹å¤§å°ä¿æŒä¸å˜å³å¯, åŒæ—¶å¯å‡å°æº¢å‡ºçš„æœºä¼š
             */
            if (access_signal) begin
                /* å½“è®¿å­˜å‘ç”Ÿæ—¶
                 * è‹¥å‘½ä¸?, åˆ™æ›´æ–°å‘½ä¸­å—çš„time_info, å‘½ä¸­å—ç»„å†…ç´¢å¼•ä¸ºway_index
                 * è‹¥ç¼ºå¤?, åˆ™æ¢å‡ºä¸€ä¸ªæ—§å?, æ¢å…¥ä¸?ä¸ªæ–°å?, æ›´æ–°æ–°å—çš„time_info
                 * è€Œæ¢å‡ºæ¢å…¥è¿‡ç¨‹way_indexä¿æŒä¸å˜
                 * æ‰?ä»¥å®é™…ä¸Šæ˜¯åªè¦å‘ç”Ÿäº†ä¸?æ¬¡è®¿å­?, å°±è¦æ›´æ–°å¯¹åº”way_indexæ‰?æŒ‡çš„å—çš„time_info
                 * éœ?è¦æ³¨æ„çš„å°±æ˜¯å‘ç”Ÿäº†ä¸€æ¬¡è®¿å­˜æ‰æ›´æ–°ä¸?æ¬?, ä½†æ˜¯rd_req/wr_reqä¼šæŒç»­å¤šä¸ªæ—¶é’Ÿå‘¨æœ?
                 * éœ?è¦ä»¤access_signalä¿¡å·åªæŒç»­ä¸€ä¸ªæ—¶é’Ÿå‘¨æœ?
                 */
                for (integer i = 0; i < WAY_CNT; i++) begin
                    if (i == way_index)
                        time_info[set_addr][i] <= 64'b0;
                    else
                        time_info[set_addr][i] <= time_info[set_addr][i] + 1;
                end
            end
        end
    end
end


always @ (posedge clk or posedge rst) begin     // ?? cache ???
    if(rst) begin
        cache_stat <= IDLE;
        for (integer i = 0; i < SET_SIZE; i++) begin
            for (integer j = 0; j < WAY_CNT; j++) begin
                dirty[i][j] = 1'b0;
                valid[i][j] = 1'b0;
            end
        end
        
        for(integer k = 0; k < LINE_SIZE; k++)
            mem_wr_line[k] <= 0;
        mem_wr_addr <= 0;
        {mem_rd_tag_addr, mem_rd_set_addr} <= 0;
        rd_data <= 0;
    end else begin
        case(cache_stat)
        IDLE:       begin
                        if(cache_hit) begin
                            if(rd_req) begin    // å¦‚æœcacheå‘½ä¸­ï¼Œå¹¶ä¸”æ˜¯è¯»è¯·æ±‚ï¼Œ
                                rd_data <= cache_mem[set_addr][way_index][line_addr];   //åˆ™ç›´æ¥ä»cacheä¸­å–å‡ºè¦è¯»çš„æ•°æ®
                            end else if(wr_req) begin // å¦‚æœcacheå‘½ä¸­ï¼Œå¹¶ä¸”æ˜¯å†™è¯·æ±‚ï¼Œ
                                cache_mem[set_addr][way_index][line_addr] <= wr_data;   // åˆ™ç›´æ¥å‘cacheä¸­å†™å…¥æ•°æ?
                                dirty[set_addr][way_index] <= 1'b1;                     // å†™æ•°æ®çš„åŒæ—¶ç½®è„ä½?
                            end 
                        end else begin
                            if(wr_req | rd_req) begin   // å¦‚æœ cache æœªå‘½ä¸­ï¼Œå¹¶ä¸”æœ‰è¯»å†™è¯·æ±‚ï¼Œåˆ™éœ€è¦è¿›è¡Œæ¢å…?
                                if(valid[set_addr][way_index] & dirty[set_addr][way_index]) begin    // å¦‚æœ è¦æ¢å…¥çš„cache line æœ¬æ¥æœ‰æ•ˆï¼Œä¸”è„ï¼Œåˆ™éœ€è¦å…ˆå°†å®ƒæ¢å‡º
                                    cache_stat  <= SWAP_OUT;
                                    mem_wr_addr <= {cache_tags[set_addr][way_index], set_addr};
                                    mem_wr_line <= cache_mem[set_addr][way_index];
                                end else begin                                   // åä¹‹ï¼Œä¸éœ?è¦æ¢å‡ºï¼Œç›´æ¥æ¢å…¥
                                    cache_stat  <= SWAP_IN;
                                end
                                {mem_rd_tag_addr, mem_rd_set_addr} <= {tag_addr, set_addr};
                            end
                        end
                    end
        SWAP_OUT:   begin
                        if(mem_gnt) begin           // å¦‚æœä¸»å­˜æ¡æ‰‹ä¿¡å·æœ‰æ•ˆï¼Œè¯´æ˜æ¢å‡ºæˆåŠŸï¼Œè·³åˆ°ä¸‹ä¸€çŠ¶æ??
                            cache_stat <= SWAP_IN;
                        end
                    end
        SWAP_IN:    begin
                        if(mem_gnt) begin           // å¦‚æœä¸»å­˜æ¡æ‰‹ä¿¡å·æœ‰æ•ˆï¼Œè¯´æ˜æ¢å…¥æˆåŠŸï¼Œè·³åˆ°ä¸‹ä¸€çŠ¶æ??
                            cache_stat <= SWAP_IN_OK;
                        end
                    end
        SWAP_IN_OK: begin           // ä¸Šä¸€ä¸ªå‘¨æœŸæ¢å…¥æˆåŠŸï¼Œè¿™å‘¨æœŸå°†ä¸»å­˜è¯»å‡ºçš„lineå†™å…¥cacheï¼Œå¹¶æ›´æ–°tagï¼Œç½®é«˜validï¼Œç½®ä½dirty
                        for(integer i=0; i<LINE_SIZE; i++)  cache_mem[mem_rd_set_addr][way_index][i] <= mem_rd_line[i];
                        cache_tags[mem_rd_set_addr][way_index] <= mem_rd_tag_addr;
                        valid     [mem_rd_set_addr][way_index] <= 1'b1;
                        dirty     [mem_rd_set_addr][way_index] <= 1'b0;
                        cache_stat <= IDLE;        // å›åˆ°å°±ç»ªçŠ¶æ??
                    end
        endcase
    end
end

wire mem_rd_req = (cache_stat == SWAP_IN );
wire mem_wr_req = (cache_stat == SWAP_OUT);
wire [   MEM_ADDR_LEN-1 :0] mem_addr = mem_rd_req ? mem_rd_addr : ( mem_wr_req ? mem_wr_addr : 0);

assign miss = (rd_req | wr_req) & ~(cache_hit && cache_stat==IDLE) ;     // å½? æœ‰è¯»å†™è¯·æ±‚æ—¶ï¼Œå¦‚æœcacheä¸å¤„äºå°±ç»?(IDLE)çŠ¶æ?ï¼Œæˆ–è?…æœªå‘½ä¸­ï¼Œåˆ™miss=1

main_mem #(     // ä¸»å­˜ï¼Œæ¯æ¬¡è¯»å†™ä»¥line ä¸ºå•ä½?
    .LINE_ADDR_LEN  ( LINE_ADDR_LEN          ),
    .ADDR_LEN       ( MEM_ADDR_LEN           )
) main_mem_instance (
    .clk            ( clk                    ),
    .rst            ( rst                    ),
    .gnt            ( mem_gnt                ),
    .addr           ( mem_addr               ),
    .rd_req         ( mem_rd_req             ),
    .rd_line        ( mem_rd_line            ),
    .wr_req         ( mem_wr_req             ),
    .wr_line        ( mem_wr_line            )
);

endmodule





