Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Aug 11 21:01:43 2024
| Host         : DESKTOP-HONQQA2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                Violations  
---------  --------  -----------------------------------------  ----------  
HPDR-1     Warning   Port pin direction inconsistency           1           
TIMING-16  Warning   Large setup violation                      1000        
TIMING-18  Warning   Missing input or output delay              41          
TIMING-20  Warning   Non-clocked latch                          52          
ULMTCS-2   Warning   Control Sets use limits require reduction  1           
LATCH-1    Advisory  Existing latches in the design             1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (104)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (52)
5. checking no_input_delay (21)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (104)
--------------------------
 There are 52 register/latch pins with no clock driven by root clock pin: signal_generator/active_freq_reg[4]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: signal_generator/active_freq_reg[5]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (52)
-------------------------------------------------
 There are 52 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -19.718  -102559.633                  32554                33991        0.015        0.000                      0                33991        4.500        0.000                       0                 16914  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -19.718  -102559.633                  32554                33991        0.015        0.000                      0                33991        4.500        0.000                       0                 16914  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :        32554  Failing Endpoints,  Worst Slack      -19.718ns,  Total Violation  -102559.636ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -19.718ns  (required time - arrival time)
  Source:                 signal_generator/combined_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/combined_signal_unsigned_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.652ns  (logic 14.575ns (49.154%)  route 15.077ns (50.846%))
  Logic Levels:           50  (CARRY4=33 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=10 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.186ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       1.634     5.186    signal_generator/CLK_IBUF_BUFG
    SLICE_X4Y11          FDRE                                         r  signal_generator/combined_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDRE (Prop_fdre_C_Q)         0.456     5.642 f  signal_generator/combined_signal_reg[0]/Q
                         net (fo=5, routed)           0.166     5.808    signal_generator/combined_signal[0]
    SLICE_X5Y11          LUT1 (Prop_lut1_I0_O)        0.124     5.932 r  signal_generator/combined_signal_unsigned[0]_i_3/O
                         net (fo=1, routed)           0.338     6.270    signal_generator/combined_signal_unsigned[0]_i_3_n_1
    SLICE_X4Y13          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.850 r  signal_generator/combined_signal_unsigned_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.850    signal_generator/combined_signal_unsigned_reg[0]_i_2_n_1
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.964 r  signal_generator/combined_signal_unsigned_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.964    signal_generator/combined_signal_unsigned_reg[6]_i_10_n_1
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.078 r  signal_generator/L0__5_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.078    signal_generator/L0__5_carry_i_12_n_1
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.412 r  signal_generator/L0__5_carry_i_10/O[1]
                         net (fo=9, routed)           0.382     7.794    signal_generator/L3[14]
    SLICE_X6Y16          LUT6 (Prop_lut6_I2_O)        0.303     8.097 r  signal_generator/L0__5_carry_i_1/O
                         net (fo=5, routed)           0.417     8.514    signal_generator/L0__5_carry_i_1_n_1
    SLICE_X5Y16          LUT2 (Prop_lut2_I1_O)        0.124     8.638 r  signal_generator/L0__5_carry_i_2/O
                         net (fo=1, routed)           0.489     9.127    signal_generator/L0__5_carry_i_2_n_1
    SLICE_X3Y15          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.512 r  signal_generator/L0__5_carry/CO[3]
                         net (fo=1, routed)           0.000     9.512    signal_generator/L0__5_carry_n_1
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.740 r  signal_generator/L0__5_carry__0/CO[2]
                         net (fo=10, routed)          0.462    10.202    signal_generator/L0__5_carry__0_n_2
    SLICE_X0Y15          LUT5 (Prop_lut5_I0_O)        0.313    10.515 r  signal_generator/i__carry__0_i_89/O
                         net (fo=1, routed)           0.000    10.515    signal_generator/i__carry__0_i_89_n_1
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.065 r  signal_generator/i__carry__0_i_73/CO[3]
                         net (fo=1, routed)           0.000    11.065    signal_generator/i__carry__0_i_73_n_1
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.179 r  signal_generator/i__carry__0_i_72/CO[3]
                         net (fo=10, routed)          0.943    12.122    signal_generator/i__carry__0_i_72_n_1
    SLICE_X1Y14          LUT5 (Prop_lut5_I0_O)        0.124    12.246 r  signal_generator/i__carry__0_i_81/O
                         net (fo=1, routed)           0.000    12.246    signal_generator/i__carry__0_i_81_n_1
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.796 r  signal_generator/i__carry__0_i_63/CO[3]
                         net (fo=1, routed)           0.000    12.796    signal_generator/i__carry__0_i_63_n_1
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.910 r  signal_generator/i__carry__0_i_62/CO[3]
                         net (fo=10, routed)          1.071    13.981    signal_generator/i__carry__0_i_62_n_1
    SLICE_X1Y12          LUT5 (Prop_lut5_I0_O)        0.124    14.105 r  signal_generator/i__carry__0_i_71/O
                         net (fo=1, routed)           0.000    14.105    signal_generator/i__carry__0_i_71_n_1
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.655 r  signal_generator/i__carry__0_i_53/CO[3]
                         net (fo=1, routed)           0.000    14.655    signal_generator/i__carry__0_i_53_n_1
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.769 r  signal_generator/i__carry__0_i_52/CO[3]
                         net (fo=9, routed)           0.961    15.730    signal_generator/i__carry__0_i_52_n_1
    SLICE_X2Y12          LUT5 (Prop_lut5_I0_O)        0.124    15.854 r  signal_generator/i__carry__0_i_61/O
                         net (fo=1, routed)           0.000    15.854    signal_generator/i__carry__0_i_61_n_1
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.387 r  signal_generator/i__carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.387    signal_generator/i__carry__0_i_35_n_1
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.504 r  signal_generator/i__carry__0_i_34/CO[3]
                         net (fo=9, routed)           0.931    17.435    signal_generator/i__carry__0_i_34_n_1
    SLICE_X3Y12          LUT5 (Prop_lut5_I0_O)        0.124    17.559 r  signal_generator/i__carry__0_i_43/O
                         net (fo=1, routed)           0.000    17.559    signal_generator/i__carry__0_i_43_n_1
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.109 r  signal_generator/i__carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.109    signal_generator/i__carry__0_i_11_n_1
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.223 r  signal_generator/i__carry__0_i_10/CO[3]
                         net (fo=9, routed)           1.009    19.231    signal_generator/i__carry__0_i_10_n_1
    SLICE_X5Y13          LUT5 (Prop_lut5_I0_O)        0.124    19.355 r  signal_generator/i__carry__0_i_33/O
                         net (fo=1, routed)           0.000    19.355    signal_generator/i__carry__0_i_33_n_1
    SLICE_X5Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.905 r  signal_generator/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.905    signal_generator/i__carry__0_i_9_n_1
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.019 r  signal_generator/i__carry__0_i_5__0/CO[3]
                         net (fo=10, routed)          0.961    20.980    signal_generator/i__carry__0_i_5__0_n_1
    SLICE_X6Y13          LUT5 (Prop_lut5_I0_O)        0.124    21.104 r  signal_generator/i__carry__0_i_47/O
                         net (fo=1, routed)           0.000    21.104    signal_generator/i__carry__0_i_47_n_1
    SLICE_X6Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.637 r  signal_generator/i__carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.637    signal_generator/i__carry__0_i_16_n_1
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.754 r  signal_generator/i__carry__0_i_6__0/CO[3]
                         net (fo=10, routed)          0.948    22.703    signal_generator/i__carry__0_i_6__0_n_1
    SLICE_X7Y12          LUT5 (Prop_lut5_I0_O)        0.124    22.827 r  signal_generator/i__carry__0_i_51/O
                         net (fo=1, routed)           0.000    22.827    signal_generator/i__carry__0_i_51_n_1
    SLICE_X7Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.377 r  signal_generator/i__carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.377    signal_generator/i__carry__0_i_21_n_1
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.491 r  signal_generator/i__carry__0_i_7__0/CO[3]
                         net (fo=10, routed)          1.206    24.697    signal_generator/i__carry__0_i_7__0_n_1
    SLICE_X8Y11          LUT5 (Prop_lut5_I0_O)        0.124    24.821 r  signal_generator/i__carry_i_14/O
                         net (fo=1, routed)           0.000    24.821    signal_generator/i__carry_i_14_n_1
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.354 r  signal_generator/i__carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    25.354    signal_generator/i__carry_i_6__0_n_1
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.471 r  signal_generator/i__carry__0_i_8/CO[3]
                         net (fo=10, routed)          0.925    26.396    signal_generator/i__carry__0_i_8_n_1
    SLICE_X8Y14          LUT3 (Prop_lut3_I0_O)        0.124    26.520 r  signal_generator/i__carry_i_9/O
                         net (fo=1, routed)           0.000    26.520    signal_generator/i__carry_i_9_n_1
    SLICE_X8Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.053 r  signal_generator/i__carry_i_5__0/CO[3]
                         net (fo=10, routed)          0.929    27.982    signal_generator/i__carry_i_5__0_n_1
    SLICE_X9Y14          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    28.562 r  signal_generator/L0__343_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.562    signal_generator/L0__343_carry_i_8_n_1
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.676 r  signal_generator/L0__343_carry_i_7/CO[3]
                         net (fo=11, routed)          1.079    29.755    signal_generator/L0__343_carry_i_7_n_1
    SLICE_X9Y12          LUT5 (Prop_lut5_I0_O)        0.124    29.879 r  signal_generator/L0__343_carry_i_16/O
                         net (fo=1, routed)           0.000    29.879    signal_generator/L0__343_carry_i_16_n_1
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.429 r  signal_generator/L0__343_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.429    signal_generator/L0__343_carry_i_2_n_1
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.543 r  signal_generator/L0__343_carry_i_1/CO[3]
                         net (fo=10, routed)          0.930    31.474    signal_generator/L0__343_carry_i_1_n_1
    SLICE_X10Y12         LUT3 (Prop_lut3_I0_O)        0.124    31.598 r  signal_generator/L0__343_carry_i_6/O
                         net (fo=1, routed)           0.000    31.598    signal_generator/L0__343_carry_i_6_n_1
    SLICE_X10Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.111 r  signal_generator/L0__343_carry/CO[3]
                         net (fo=1, routed)           0.000    32.111    signal_generator/L0__343_carry_n_1
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.340 r  signal_generator/L0__343_carry__0/CO[2]
                         net (fo=1, routed)           0.450    32.790    signal_generator/L0__343_carry__0_n_2
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.823    33.613 r  signal_generator/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    33.613    signal_generator/plusOp_inferred__0/i__carry_n_1
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    33.928 r  signal_generator/plusOp_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.313    34.241    signal_generator/plusOp_inferred__0/i__carry__0_n_5
    SLICE_X8Y15          LUT6 (Prop_lut6_I4_O)        0.307    34.548 r  signal_generator/combined_signal_unsigned[7]_i_2/O
                         net (fo=1, routed)           0.165    34.713    signal_generator/combined_signal_unsigned[7]
    SLICE_X8Y15          LUT4 (Prop_lut4_I2_O)        0.124    34.837 r  signal_generator/combined_signal_unsigned[7]_i_1/O
                         net (fo=1, routed)           0.000    34.837    signal_generator/combined_signal_unsigned[7]_i_1_n_1
    SLICE_X8Y15          FDRE                                         r  signal_generator/combined_signal_unsigned_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       1.447    14.819    signal_generator/CLK_IBUF_BUFG
    SLICE_X8Y15          FDRE                                         r  signal_generator/combined_signal_unsigned_reg[7]/C
                         clock pessimism              0.259    15.078    
                         clock uncertainty           -0.035    15.042    
    SLICE_X8Y15          FDRE (Setup_fdre_C_D)        0.077    15.119    signal_generator/combined_signal_unsigned_reg[7]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                         -34.837    
  -------------------------------------------------------------------
                         slack                                -19.718    

Slack (VIOLATED) :        -19.575ns  (required time - arrival time)
  Source:                 signal_generator/combined_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/combined_signal_unsigned_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.464ns  (logic 14.458ns (49.069%)  route 15.006ns (50.931%))
  Logic Levels:           49  (CARRY4=33 LUT1=1 LUT2=1 LUT3=2 LUT5=11 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.186ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       1.634     5.186    signal_generator/CLK_IBUF_BUFG
    SLICE_X4Y11          FDRE                                         r  signal_generator/combined_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDRE (Prop_fdre_C_Q)         0.456     5.642 f  signal_generator/combined_signal_reg[0]/Q
                         net (fo=5, routed)           0.166     5.808    signal_generator/combined_signal[0]
    SLICE_X5Y11          LUT1 (Prop_lut1_I0_O)        0.124     5.932 r  signal_generator/combined_signal_unsigned[0]_i_3/O
                         net (fo=1, routed)           0.338     6.270    signal_generator/combined_signal_unsigned[0]_i_3_n_1
    SLICE_X4Y13          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.850 r  signal_generator/combined_signal_unsigned_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.850    signal_generator/combined_signal_unsigned_reg[0]_i_2_n_1
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.964 r  signal_generator/combined_signal_unsigned_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.964    signal_generator/combined_signal_unsigned_reg[6]_i_10_n_1
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.078 r  signal_generator/L0__5_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.078    signal_generator/L0__5_carry_i_12_n_1
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.412 r  signal_generator/L0__5_carry_i_10/O[1]
                         net (fo=9, routed)           0.382     7.794    signal_generator/L3[14]
    SLICE_X6Y16          LUT6 (Prop_lut6_I2_O)        0.303     8.097 r  signal_generator/L0__5_carry_i_1/O
                         net (fo=5, routed)           0.417     8.514    signal_generator/L0__5_carry_i_1_n_1
    SLICE_X5Y16          LUT2 (Prop_lut2_I1_O)        0.124     8.638 r  signal_generator/L0__5_carry_i_2/O
                         net (fo=1, routed)           0.489     9.127    signal_generator/L0__5_carry_i_2_n_1
    SLICE_X3Y15          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.512 r  signal_generator/L0__5_carry/CO[3]
                         net (fo=1, routed)           0.000     9.512    signal_generator/L0__5_carry_n_1
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.740 r  signal_generator/L0__5_carry__0/CO[2]
                         net (fo=10, routed)          0.462    10.202    signal_generator/L0__5_carry__0_n_2
    SLICE_X0Y15          LUT5 (Prop_lut5_I0_O)        0.313    10.515 r  signal_generator/i__carry__0_i_89/O
                         net (fo=1, routed)           0.000    10.515    signal_generator/i__carry__0_i_89_n_1
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.065 r  signal_generator/i__carry__0_i_73/CO[3]
                         net (fo=1, routed)           0.000    11.065    signal_generator/i__carry__0_i_73_n_1
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.179 r  signal_generator/i__carry__0_i_72/CO[3]
                         net (fo=10, routed)          0.943    12.122    signal_generator/i__carry__0_i_72_n_1
    SLICE_X1Y14          LUT5 (Prop_lut5_I0_O)        0.124    12.246 r  signal_generator/i__carry__0_i_81/O
                         net (fo=1, routed)           0.000    12.246    signal_generator/i__carry__0_i_81_n_1
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.796 r  signal_generator/i__carry__0_i_63/CO[3]
                         net (fo=1, routed)           0.000    12.796    signal_generator/i__carry__0_i_63_n_1
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.910 r  signal_generator/i__carry__0_i_62/CO[3]
                         net (fo=10, routed)          1.071    13.981    signal_generator/i__carry__0_i_62_n_1
    SLICE_X1Y12          LUT5 (Prop_lut5_I0_O)        0.124    14.105 r  signal_generator/i__carry__0_i_71/O
                         net (fo=1, routed)           0.000    14.105    signal_generator/i__carry__0_i_71_n_1
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.655 r  signal_generator/i__carry__0_i_53/CO[3]
                         net (fo=1, routed)           0.000    14.655    signal_generator/i__carry__0_i_53_n_1
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.769 r  signal_generator/i__carry__0_i_52/CO[3]
                         net (fo=9, routed)           0.961    15.730    signal_generator/i__carry__0_i_52_n_1
    SLICE_X2Y12          LUT5 (Prop_lut5_I0_O)        0.124    15.854 r  signal_generator/i__carry__0_i_61/O
                         net (fo=1, routed)           0.000    15.854    signal_generator/i__carry__0_i_61_n_1
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.387 r  signal_generator/i__carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.387    signal_generator/i__carry__0_i_35_n_1
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.504 r  signal_generator/i__carry__0_i_34/CO[3]
                         net (fo=9, routed)           0.931    17.435    signal_generator/i__carry__0_i_34_n_1
    SLICE_X3Y12          LUT5 (Prop_lut5_I0_O)        0.124    17.559 r  signal_generator/i__carry__0_i_43/O
                         net (fo=1, routed)           0.000    17.559    signal_generator/i__carry__0_i_43_n_1
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.109 r  signal_generator/i__carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.109    signal_generator/i__carry__0_i_11_n_1
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.223 r  signal_generator/i__carry__0_i_10/CO[3]
                         net (fo=9, routed)           1.009    19.231    signal_generator/i__carry__0_i_10_n_1
    SLICE_X5Y13          LUT5 (Prop_lut5_I0_O)        0.124    19.355 r  signal_generator/i__carry__0_i_33/O
                         net (fo=1, routed)           0.000    19.355    signal_generator/i__carry__0_i_33_n_1
    SLICE_X5Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.905 r  signal_generator/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.905    signal_generator/i__carry__0_i_9_n_1
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.019 r  signal_generator/i__carry__0_i_5__0/CO[3]
                         net (fo=10, routed)          0.961    20.980    signal_generator/i__carry__0_i_5__0_n_1
    SLICE_X6Y13          LUT5 (Prop_lut5_I0_O)        0.124    21.104 r  signal_generator/i__carry__0_i_47/O
                         net (fo=1, routed)           0.000    21.104    signal_generator/i__carry__0_i_47_n_1
    SLICE_X6Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.637 r  signal_generator/i__carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.637    signal_generator/i__carry__0_i_16_n_1
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.754 r  signal_generator/i__carry__0_i_6__0/CO[3]
                         net (fo=10, routed)          0.948    22.703    signal_generator/i__carry__0_i_6__0_n_1
    SLICE_X7Y12          LUT5 (Prop_lut5_I0_O)        0.124    22.827 r  signal_generator/i__carry__0_i_51/O
                         net (fo=1, routed)           0.000    22.827    signal_generator/i__carry__0_i_51_n_1
    SLICE_X7Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.377 r  signal_generator/i__carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.377    signal_generator/i__carry__0_i_21_n_1
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.491 r  signal_generator/i__carry__0_i_7__0/CO[3]
                         net (fo=10, routed)          1.206    24.697    signal_generator/i__carry__0_i_7__0_n_1
    SLICE_X8Y11          LUT5 (Prop_lut5_I0_O)        0.124    24.821 r  signal_generator/i__carry_i_14/O
                         net (fo=1, routed)           0.000    24.821    signal_generator/i__carry_i_14_n_1
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.354 r  signal_generator/i__carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    25.354    signal_generator/i__carry_i_6__0_n_1
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.471 r  signal_generator/i__carry__0_i_8/CO[3]
                         net (fo=10, routed)          0.925    26.396    signal_generator/i__carry__0_i_8_n_1
    SLICE_X8Y14          LUT3 (Prop_lut3_I0_O)        0.124    26.520 r  signal_generator/i__carry_i_9/O
                         net (fo=1, routed)           0.000    26.520    signal_generator/i__carry_i_9_n_1
    SLICE_X8Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.053 r  signal_generator/i__carry_i_5__0/CO[3]
                         net (fo=10, routed)          0.929    27.982    signal_generator/i__carry_i_5__0_n_1
    SLICE_X9Y14          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    28.562 r  signal_generator/L0__343_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.562    signal_generator/L0__343_carry_i_8_n_1
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.676 r  signal_generator/L0__343_carry_i_7/CO[3]
                         net (fo=11, routed)          1.079    29.755    signal_generator/L0__343_carry_i_7_n_1
    SLICE_X9Y12          LUT5 (Prop_lut5_I0_O)        0.124    29.879 r  signal_generator/L0__343_carry_i_16/O
                         net (fo=1, routed)           0.000    29.879    signal_generator/L0__343_carry_i_16_n_1
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.429 r  signal_generator/L0__343_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.429    signal_generator/L0__343_carry_i_2_n_1
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.543 r  signal_generator/L0__343_carry_i_1/CO[3]
                         net (fo=10, routed)          0.930    31.474    signal_generator/L0__343_carry_i_1_n_1
    SLICE_X10Y12         LUT3 (Prop_lut3_I0_O)        0.124    31.598 r  signal_generator/L0__343_carry_i_6/O
                         net (fo=1, routed)           0.000    31.598    signal_generator/L0__343_carry_i_6_n_1
    SLICE_X10Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.111 r  signal_generator/L0__343_carry/CO[3]
                         net (fo=1, routed)           0.000    32.111    signal_generator/L0__343_carry_n_1
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.340 r  signal_generator/L0__343_carry__0/CO[2]
                         net (fo=1, routed)           0.450    32.790    signal_generator/L0__343_carry__0_n_2
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.823    33.613 r  signal_generator/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    33.613    signal_generator/plusOp_inferred__0/i__carry_n_1
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.936 r  signal_generator/plusOp_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.408    34.344    signal_generator/plusOp_inferred__0/i__carry__0_n_7
    SLICE_X11Y14         LUT5 (Prop_lut5_I0_O)        0.306    34.650 r  signal_generator/combined_signal_unsigned[5]_i_1/O
                         net (fo=1, routed)           0.000    34.650    signal_generator/combined_signal_unsigned[5]_i_1_n_1
    SLICE_X11Y14         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       1.449    14.821    signal_generator/CLK_IBUF_BUFG
    SLICE_X11Y14         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[5]/C
                         clock pessimism              0.259    15.080    
                         clock uncertainty           -0.035    15.044    
    SLICE_X11Y14         FDRE (Setup_fdre_C_D)        0.031    15.075    signal_generator/combined_signal_unsigned_reg[5]
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                         -34.650    
  -------------------------------------------------------------------
                         slack                                -19.575    

Slack (VIOLATED) :        -19.531ns  (required time - arrival time)
  Source:                 signal_generator/combined_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/combined_signal_unsigned_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.422ns  (logic 14.369ns (48.838%)  route 15.053ns (51.162%))
  Logic Levels:           49  (CARRY4=33 LUT1=1 LUT2=1 LUT3=2 LUT5=11 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.186ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       1.634     5.186    signal_generator/CLK_IBUF_BUFG
    SLICE_X4Y11          FDRE                                         r  signal_generator/combined_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDRE (Prop_fdre_C_Q)         0.456     5.642 f  signal_generator/combined_signal_reg[0]/Q
                         net (fo=5, routed)           0.166     5.808    signal_generator/combined_signal[0]
    SLICE_X5Y11          LUT1 (Prop_lut1_I0_O)        0.124     5.932 r  signal_generator/combined_signal_unsigned[0]_i_3/O
                         net (fo=1, routed)           0.338     6.270    signal_generator/combined_signal_unsigned[0]_i_3_n_1
    SLICE_X4Y13          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.850 r  signal_generator/combined_signal_unsigned_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.850    signal_generator/combined_signal_unsigned_reg[0]_i_2_n_1
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.964 r  signal_generator/combined_signal_unsigned_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.964    signal_generator/combined_signal_unsigned_reg[6]_i_10_n_1
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.078 r  signal_generator/L0__5_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.078    signal_generator/L0__5_carry_i_12_n_1
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.412 r  signal_generator/L0__5_carry_i_10/O[1]
                         net (fo=9, routed)           0.382     7.794    signal_generator/L3[14]
    SLICE_X6Y16          LUT6 (Prop_lut6_I2_O)        0.303     8.097 r  signal_generator/L0__5_carry_i_1/O
                         net (fo=5, routed)           0.417     8.514    signal_generator/L0__5_carry_i_1_n_1
    SLICE_X5Y16          LUT2 (Prop_lut2_I1_O)        0.124     8.638 r  signal_generator/L0__5_carry_i_2/O
                         net (fo=1, routed)           0.489     9.127    signal_generator/L0__5_carry_i_2_n_1
    SLICE_X3Y15          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.512 r  signal_generator/L0__5_carry/CO[3]
                         net (fo=1, routed)           0.000     9.512    signal_generator/L0__5_carry_n_1
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.740 r  signal_generator/L0__5_carry__0/CO[2]
                         net (fo=10, routed)          0.462    10.202    signal_generator/L0__5_carry__0_n_2
    SLICE_X0Y15          LUT5 (Prop_lut5_I0_O)        0.313    10.515 r  signal_generator/i__carry__0_i_89/O
                         net (fo=1, routed)           0.000    10.515    signal_generator/i__carry__0_i_89_n_1
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.065 r  signal_generator/i__carry__0_i_73/CO[3]
                         net (fo=1, routed)           0.000    11.065    signal_generator/i__carry__0_i_73_n_1
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.179 r  signal_generator/i__carry__0_i_72/CO[3]
                         net (fo=10, routed)          0.943    12.122    signal_generator/i__carry__0_i_72_n_1
    SLICE_X1Y14          LUT5 (Prop_lut5_I0_O)        0.124    12.246 r  signal_generator/i__carry__0_i_81/O
                         net (fo=1, routed)           0.000    12.246    signal_generator/i__carry__0_i_81_n_1
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.796 r  signal_generator/i__carry__0_i_63/CO[3]
                         net (fo=1, routed)           0.000    12.796    signal_generator/i__carry__0_i_63_n_1
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.910 r  signal_generator/i__carry__0_i_62/CO[3]
                         net (fo=10, routed)          1.071    13.981    signal_generator/i__carry__0_i_62_n_1
    SLICE_X1Y12          LUT5 (Prop_lut5_I0_O)        0.124    14.105 r  signal_generator/i__carry__0_i_71/O
                         net (fo=1, routed)           0.000    14.105    signal_generator/i__carry__0_i_71_n_1
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.655 r  signal_generator/i__carry__0_i_53/CO[3]
                         net (fo=1, routed)           0.000    14.655    signal_generator/i__carry__0_i_53_n_1
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.769 r  signal_generator/i__carry__0_i_52/CO[3]
                         net (fo=9, routed)           0.961    15.730    signal_generator/i__carry__0_i_52_n_1
    SLICE_X2Y12          LUT5 (Prop_lut5_I0_O)        0.124    15.854 r  signal_generator/i__carry__0_i_61/O
                         net (fo=1, routed)           0.000    15.854    signal_generator/i__carry__0_i_61_n_1
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.387 r  signal_generator/i__carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.387    signal_generator/i__carry__0_i_35_n_1
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.504 r  signal_generator/i__carry__0_i_34/CO[3]
                         net (fo=9, routed)           0.931    17.435    signal_generator/i__carry__0_i_34_n_1
    SLICE_X3Y12          LUT5 (Prop_lut5_I0_O)        0.124    17.559 r  signal_generator/i__carry__0_i_43/O
                         net (fo=1, routed)           0.000    17.559    signal_generator/i__carry__0_i_43_n_1
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.109 r  signal_generator/i__carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.109    signal_generator/i__carry__0_i_11_n_1
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.223 r  signal_generator/i__carry__0_i_10/CO[3]
                         net (fo=9, routed)           1.009    19.231    signal_generator/i__carry__0_i_10_n_1
    SLICE_X5Y13          LUT5 (Prop_lut5_I0_O)        0.124    19.355 r  signal_generator/i__carry__0_i_33/O
                         net (fo=1, routed)           0.000    19.355    signal_generator/i__carry__0_i_33_n_1
    SLICE_X5Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.905 r  signal_generator/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.905    signal_generator/i__carry__0_i_9_n_1
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.019 r  signal_generator/i__carry__0_i_5__0/CO[3]
                         net (fo=10, routed)          0.961    20.980    signal_generator/i__carry__0_i_5__0_n_1
    SLICE_X6Y13          LUT5 (Prop_lut5_I0_O)        0.124    21.104 r  signal_generator/i__carry__0_i_47/O
                         net (fo=1, routed)           0.000    21.104    signal_generator/i__carry__0_i_47_n_1
    SLICE_X6Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.637 r  signal_generator/i__carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.637    signal_generator/i__carry__0_i_16_n_1
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.754 r  signal_generator/i__carry__0_i_6__0/CO[3]
                         net (fo=10, routed)          0.948    22.703    signal_generator/i__carry__0_i_6__0_n_1
    SLICE_X7Y12          LUT5 (Prop_lut5_I0_O)        0.124    22.827 r  signal_generator/i__carry__0_i_51/O
                         net (fo=1, routed)           0.000    22.827    signal_generator/i__carry__0_i_51_n_1
    SLICE_X7Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.377 r  signal_generator/i__carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.377    signal_generator/i__carry__0_i_21_n_1
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.491 r  signal_generator/i__carry__0_i_7__0/CO[3]
                         net (fo=10, routed)          1.206    24.697    signal_generator/i__carry__0_i_7__0_n_1
    SLICE_X8Y11          LUT5 (Prop_lut5_I0_O)        0.124    24.821 r  signal_generator/i__carry_i_14/O
                         net (fo=1, routed)           0.000    24.821    signal_generator/i__carry_i_14_n_1
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.354 r  signal_generator/i__carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    25.354    signal_generator/i__carry_i_6__0_n_1
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.471 r  signal_generator/i__carry__0_i_8/CO[3]
                         net (fo=10, routed)          0.925    26.396    signal_generator/i__carry__0_i_8_n_1
    SLICE_X8Y14          LUT3 (Prop_lut3_I0_O)        0.124    26.520 r  signal_generator/i__carry_i_9/O
                         net (fo=1, routed)           0.000    26.520    signal_generator/i__carry_i_9_n_1
    SLICE_X8Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.053 r  signal_generator/i__carry_i_5__0/CO[3]
                         net (fo=10, routed)          0.929    27.982    signal_generator/i__carry_i_5__0_n_1
    SLICE_X9Y14          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    28.562 r  signal_generator/L0__343_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.562    signal_generator/L0__343_carry_i_8_n_1
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.676 r  signal_generator/L0__343_carry_i_7/CO[3]
                         net (fo=11, routed)          1.079    29.755    signal_generator/L0__343_carry_i_7_n_1
    SLICE_X9Y12          LUT5 (Prop_lut5_I0_O)        0.124    29.879 r  signal_generator/L0__343_carry_i_16/O
                         net (fo=1, routed)           0.000    29.879    signal_generator/L0__343_carry_i_16_n_1
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.429 r  signal_generator/L0__343_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.429    signal_generator/L0__343_carry_i_2_n_1
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.543 r  signal_generator/L0__343_carry_i_1/CO[3]
                         net (fo=10, routed)          0.930    31.474    signal_generator/L0__343_carry_i_1_n_1
    SLICE_X10Y12         LUT3 (Prop_lut3_I0_O)        0.124    31.598 r  signal_generator/L0__343_carry_i_6/O
                         net (fo=1, routed)           0.000    31.598    signal_generator/L0__343_carry_i_6_n_1
    SLICE_X10Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.111 r  signal_generator/L0__343_carry/CO[3]
                         net (fo=1, routed)           0.000    32.111    signal_generator/L0__343_carry_n_1
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.340 r  signal_generator/L0__343_carry__0/CO[2]
                         net (fo=1, routed)           0.450    32.790    signal_generator/L0__343_carry__0_n_2
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.823    33.613 r  signal_generator/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    33.613    signal_generator/plusOp_inferred__0/i__carry_n_1
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    33.852 r  signal_generator/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.454    34.307    signal_generator/plusOp_inferred__0/i__carry__0_n_6
    SLICE_X11Y14         LUT5 (Prop_lut5_I0_O)        0.301    34.608 r  signal_generator/combined_signal_unsigned[6]_i_3/O
                         net (fo=1, routed)           0.000    34.608    signal_generator/combined_signal_unsigned[6]_i_3_n_1
    SLICE_X11Y14         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       1.449    14.821    signal_generator/CLK_IBUF_BUFG
    SLICE_X11Y14         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[6]/C
                         clock pessimism              0.259    15.080    
                         clock uncertainty           -0.035    15.044    
    SLICE_X11Y14         FDRE (Setup_fdre_C_D)        0.032    15.076    signal_generator/combined_signal_unsigned_reg[6]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                         -34.608    
  -------------------------------------------------------------------
                         slack                                -19.531    

Slack (VIOLATED) :        -19.347ns  (required time - arrival time)
  Source:                 signal_generator/combined_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/combined_signal_unsigned_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.237ns  (logic 14.343ns (49.058%)  route 14.894ns (50.942%))
  Logic Levels:           49  (CARRY4=33 LUT1=1 LUT2=1 LUT3=2 LUT5=11 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.186ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       1.634     5.186    signal_generator/CLK_IBUF_BUFG
    SLICE_X4Y11          FDRE                                         r  signal_generator/combined_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDRE (Prop_fdre_C_Q)         0.456     5.642 f  signal_generator/combined_signal_reg[0]/Q
                         net (fo=5, routed)           0.166     5.808    signal_generator/combined_signal[0]
    SLICE_X5Y11          LUT1 (Prop_lut1_I0_O)        0.124     5.932 r  signal_generator/combined_signal_unsigned[0]_i_3/O
                         net (fo=1, routed)           0.338     6.270    signal_generator/combined_signal_unsigned[0]_i_3_n_1
    SLICE_X4Y13          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.850 r  signal_generator/combined_signal_unsigned_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.850    signal_generator/combined_signal_unsigned_reg[0]_i_2_n_1
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.964 r  signal_generator/combined_signal_unsigned_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.964    signal_generator/combined_signal_unsigned_reg[6]_i_10_n_1
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.078 r  signal_generator/L0__5_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.078    signal_generator/L0__5_carry_i_12_n_1
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.412 r  signal_generator/L0__5_carry_i_10/O[1]
                         net (fo=9, routed)           0.382     7.794    signal_generator/L3[14]
    SLICE_X6Y16          LUT6 (Prop_lut6_I2_O)        0.303     8.097 r  signal_generator/L0__5_carry_i_1/O
                         net (fo=5, routed)           0.417     8.514    signal_generator/L0__5_carry_i_1_n_1
    SLICE_X5Y16          LUT2 (Prop_lut2_I1_O)        0.124     8.638 r  signal_generator/L0__5_carry_i_2/O
                         net (fo=1, routed)           0.489     9.127    signal_generator/L0__5_carry_i_2_n_1
    SLICE_X3Y15          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.512 r  signal_generator/L0__5_carry/CO[3]
                         net (fo=1, routed)           0.000     9.512    signal_generator/L0__5_carry_n_1
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.740 r  signal_generator/L0__5_carry__0/CO[2]
                         net (fo=10, routed)          0.462    10.202    signal_generator/L0__5_carry__0_n_2
    SLICE_X0Y15          LUT5 (Prop_lut5_I0_O)        0.313    10.515 r  signal_generator/i__carry__0_i_89/O
                         net (fo=1, routed)           0.000    10.515    signal_generator/i__carry__0_i_89_n_1
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.065 r  signal_generator/i__carry__0_i_73/CO[3]
                         net (fo=1, routed)           0.000    11.065    signal_generator/i__carry__0_i_73_n_1
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.179 r  signal_generator/i__carry__0_i_72/CO[3]
                         net (fo=10, routed)          0.943    12.122    signal_generator/i__carry__0_i_72_n_1
    SLICE_X1Y14          LUT5 (Prop_lut5_I0_O)        0.124    12.246 r  signal_generator/i__carry__0_i_81/O
                         net (fo=1, routed)           0.000    12.246    signal_generator/i__carry__0_i_81_n_1
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.796 r  signal_generator/i__carry__0_i_63/CO[3]
                         net (fo=1, routed)           0.000    12.796    signal_generator/i__carry__0_i_63_n_1
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.910 r  signal_generator/i__carry__0_i_62/CO[3]
                         net (fo=10, routed)          1.071    13.981    signal_generator/i__carry__0_i_62_n_1
    SLICE_X1Y12          LUT5 (Prop_lut5_I0_O)        0.124    14.105 r  signal_generator/i__carry__0_i_71/O
                         net (fo=1, routed)           0.000    14.105    signal_generator/i__carry__0_i_71_n_1
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.655 r  signal_generator/i__carry__0_i_53/CO[3]
                         net (fo=1, routed)           0.000    14.655    signal_generator/i__carry__0_i_53_n_1
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.769 r  signal_generator/i__carry__0_i_52/CO[3]
                         net (fo=9, routed)           0.961    15.730    signal_generator/i__carry__0_i_52_n_1
    SLICE_X2Y12          LUT5 (Prop_lut5_I0_O)        0.124    15.854 r  signal_generator/i__carry__0_i_61/O
                         net (fo=1, routed)           0.000    15.854    signal_generator/i__carry__0_i_61_n_1
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.387 r  signal_generator/i__carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.387    signal_generator/i__carry__0_i_35_n_1
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.504 r  signal_generator/i__carry__0_i_34/CO[3]
                         net (fo=9, routed)           0.931    17.435    signal_generator/i__carry__0_i_34_n_1
    SLICE_X3Y12          LUT5 (Prop_lut5_I0_O)        0.124    17.559 r  signal_generator/i__carry__0_i_43/O
                         net (fo=1, routed)           0.000    17.559    signal_generator/i__carry__0_i_43_n_1
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.109 r  signal_generator/i__carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.109    signal_generator/i__carry__0_i_11_n_1
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.223 r  signal_generator/i__carry__0_i_10/CO[3]
                         net (fo=9, routed)           1.009    19.231    signal_generator/i__carry__0_i_10_n_1
    SLICE_X5Y13          LUT5 (Prop_lut5_I0_O)        0.124    19.355 r  signal_generator/i__carry__0_i_33/O
                         net (fo=1, routed)           0.000    19.355    signal_generator/i__carry__0_i_33_n_1
    SLICE_X5Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.905 r  signal_generator/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.905    signal_generator/i__carry__0_i_9_n_1
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.019 r  signal_generator/i__carry__0_i_5__0/CO[3]
                         net (fo=10, routed)          0.961    20.980    signal_generator/i__carry__0_i_5__0_n_1
    SLICE_X6Y13          LUT5 (Prop_lut5_I0_O)        0.124    21.104 r  signal_generator/i__carry__0_i_47/O
                         net (fo=1, routed)           0.000    21.104    signal_generator/i__carry__0_i_47_n_1
    SLICE_X6Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.637 r  signal_generator/i__carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.637    signal_generator/i__carry__0_i_16_n_1
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.754 r  signal_generator/i__carry__0_i_6__0/CO[3]
                         net (fo=10, routed)          0.948    22.703    signal_generator/i__carry__0_i_6__0_n_1
    SLICE_X7Y12          LUT5 (Prop_lut5_I0_O)        0.124    22.827 r  signal_generator/i__carry__0_i_51/O
                         net (fo=1, routed)           0.000    22.827    signal_generator/i__carry__0_i_51_n_1
    SLICE_X7Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.377 r  signal_generator/i__carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.377    signal_generator/i__carry__0_i_21_n_1
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.491 r  signal_generator/i__carry__0_i_7__0/CO[3]
                         net (fo=10, routed)          1.206    24.697    signal_generator/i__carry__0_i_7__0_n_1
    SLICE_X8Y11          LUT5 (Prop_lut5_I0_O)        0.124    24.821 r  signal_generator/i__carry_i_14/O
                         net (fo=1, routed)           0.000    24.821    signal_generator/i__carry_i_14_n_1
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.354 r  signal_generator/i__carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    25.354    signal_generator/i__carry_i_6__0_n_1
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.471 r  signal_generator/i__carry__0_i_8/CO[3]
                         net (fo=10, routed)          0.925    26.396    signal_generator/i__carry__0_i_8_n_1
    SLICE_X8Y14          LUT3 (Prop_lut3_I0_O)        0.124    26.520 r  signal_generator/i__carry_i_9/O
                         net (fo=1, routed)           0.000    26.520    signal_generator/i__carry_i_9_n_1
    SLICE_X8Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.053 r  signal_generator/i__carry_i_5__0/CO[3]
                         net (fo=10, routed)          0.929    27.982    signal_generator/i__carry_i_5__0_n_1
    SLICE_X9Y14          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    28.562 r  signal_generator/L0__343_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.562    signal_generator/L0__343_carry_i_8_n_1
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.676 r  signal_generator/L0__343_carry_i_7/CO[3]
                         net (fo=11, routed)          1.079    29.755    signal_generator/L0__343_carry_i_7_n_1
    SLICE_X9Y12          LUT5 (Prop_lut5_I0_O)        0.124    29.879 r  signal_generator/L0__343_carry_i_16/O
                         net (fo=1, routed)           0.000    29.879    signal_generator/L0__343_carry_i_16_n_1
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.429 r  signal_generator/L0__343_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.429    signal_generator/L0__343_carry_i_2_n_1
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.543 r  signal_generator/L0__343_carry_i_1/CO[3]
                         net (fo=10, routed)          0.930    31.474    signal_generator/L0__343_carry_i_1_n_1
    SLICE_X10Y12         LUT3 (Prop_lut3_I0_O)        0.124    31.598 r  signal_generator/L0__343_carry_i_6/O
                         net (fo=1, routed)           0.000    31.598    signal_generator/L0__343_carry_i_6_n_1
    SLICE_X10Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.111 r  signal_generator/L0__343_carry/CO[3]
                         net (fo=1, routed)           0.000    32.111    signal_generator/L0__343_carry_n_1
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.340 r  signal_generator/L0__343_carry__0/CO[2]
                         net (fo=1, routed)           0.450    32.790    signal_generator/L0__343_carry__0_n_2
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.823    33.613 r  signal_generator/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    33.613    signal_generator/plusOp_inferred__0/i__carry_n_1
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.832 r  signal_generator/plusOp_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.296    34.128    signal_generator/plusOp_inferred__0/i__carry__0_n_8
    SLICE_X11Y14         LUT5 (Prop_lut5_I0_O)        0.295    34.423 r  signal_generator/combined_signal_unsigned[4]_i_1/O
                         net (fo=1, routed)           0.000    34.423    signal_generator/combined_signal_unsigned[4]_i_1_n_1
    SLICE_X11Y14         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       1.449    14.821    signal_generator/CLK_IBUF_BUFG
    SLICE_X11Y14         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[4]/C
                         clock pessimism              0.259    15.080    
                         clock uncertainty           -0.035    15.044    
    SLICE_X11Y14         FDRE (Setup_fdre_C_D)        0.031    15.075    signal_generator/combined_signal_unsigned_reg[4]
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                         -34.423    
  -------------------------------------------------------------------
                         slack                                -19.347    

Slack (VIOLATED) :        -19.323ns  (required time - arrival time)
  Source:                 signal_generator/combined_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/combined_signal_unsigned_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.214ns  (logic 14.161ns (48.474%)  route 15.053ns (51.526%))
  Logic Levels:           48  (CARRY4=32 LUT1=1 LUT2=1 LUT3=2 LUT5=11 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.186ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       1.634     5.186    signal_generator/CLK_IBUF_BUFG
    SLICE_X4Y11          FDRE                                         r  signal_generator/combined_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDRE (Prop_fdre_C_Q)         0.456     5.642 f  signal_generator/combined_signal_reg[0]/Q
                         net (fo=5, routed)           0.166     5.808    signal_generator/combined_signal[0]
    SLICE_X5Y11          LUT1 (Prop_lut1_I0_O)        0.124     5.932 r  signal_generator/combined_signal_unsigned[0]_i_3/O
                         net (fo=1, routed)           0.338     6.270    signal_generator/combined_signal_unsigned[0]_i_3_n_1
    SLICE_X4Y13          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.850 r  signal_generator/combined_signal_unsigned_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.850    signal_generator/combined_signal_unsigned_reg[0]_i_2_n_1
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.964 r  signal_generator/combined_signal_unsigned_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.964    signal_generator/combined_signal_unsigned_reg[6]_i_10_n_1
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.078 r  signal_generator/L0__5_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.078    signal_generator/L0__5_carry_i_12_n_1
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.412 r  signal_generator/L0__5_carry_i_10/O[1]
                         net (fo=9, routed)           0.382     7.794    signal_generator/L3[14]
    SLICE_X6Y16          LUT6 (Prop_lut6_I2_O)        0.303     8.097 r  signal_generator/L0__5_carry_i_1/O
                         net (fo=5, routed)           0.417     8.514    signal_generator/L0__5_carry_i_1_n_1
    SLICE_X5Y16          LUT2 (Prop_lut2_I1_O)        0.124     8.638 r  signal_generator/L0__5_carry_i_2/O
                         net (fo=1, routed)           0.489     9.127    signal_generator/L0__5_carry_i_2_n_1
    SLICE_X3Y15          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.512 r  signal_generator/L0__5_carry/CO[3]
                         net (fo=1, routed)           0.000     9.512    signal_generator/L0__5_carry_n_1
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.740 r  signal_generator/L0__5_carry__0/CO[2]
                         net (fo=10, routed)          0.462    10.202    signal_generator/L0__5_carry__0_n_2
    SLICE_X0Y15          LUT5 (Prop_lut5_I0_O)        0.313    10.515 r  signal_generator/i__carry__0_i_89/O
                         net (fo=1, routed)           0.000    10.515    signal_generator/i__carry__0_i_89_n_1
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.065 r  signal_generator/i__carry__0_i_73/CO[3]
                         net (fo=1, routed)           0.000    11.065    signal_generator/i__carry__0_i_73_n_1
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.179 r  signal_generator/i__carry__0_i_72/CO[3]
                         net (fo=10, routed)          0.943    12.122    signal_generator/i__carry__0_i_72_n_1
    SLICE_X1Y14          LUT5 (Prop_lut5_I0_O)        0.124    12.246 r  signal_generator/i__carry__0_i_81/O
                         net (fo=1, routed)           0.000    12.246    signal_generator/i__carry__0_i_81_n_1
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.796 r  signal_generator/i__carry__0_i_63/CO[3]
                         net (fo=1, routed)           0.000    12.796    signal_generator/i__carry__0_i_63_n_1
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.910 r  signal_generator/i__carry__0_i_62/CO[3]
                         net (fo=10, routed)          1.071    13.981    signal_generator/i__carry__0_i_62_n_1
    SLICE_X1Y12          LUT5 (Prop_lut5_I0_O)        0.124    14.105 r  signal_generator/i__carry__0_i_71/O
                         net (fo=1, routed)           0.000    14.105    signal_generator/i__carry__0_i_71_n_1
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.655 r  signal_generator/i__carry__0_i_53/CO[3]
                         net (fo=1, routed)           0.000    14.655    signal_generator/i__carry__0_i_53_n_1
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.769 r  signal_generator/i__carry__0_i_52/CO[3]
                         net (fo=9, routed)           0.961    15.730    signal_generator/i__carry__0_i_52_n_1
    SLICE_X2Y12          LUT5 (Prop_lut5_I0_O)        0.124    15.854 r  signal_generator/i__carry__0_i_61/O
                         net (fo=1, routed)           0.000    15.854    signal_generator/i__carry__0_i_61_n_1
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.387 r  signal_generator/i__carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.387    signal_generator/i__carry__0_i_35_n_1
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.504 r  signal_generator/i__carry__0_i_34/CO[3]
                         net (fo=9, routed)           0.931    17.435    signal_generator/i__carry__0_i_34_n_1
    SLICE_X3Y12          LUT5 (Prop_lut5_I0_O)        0.124    17.559 r  signal_generator/i__carry__0_i_43/O
                         net (fo=1, routed)           0.000    17.559    signal_generator/i__carry__0_i_43_n_1
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.109 r  signal_generator/i__carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.109    signal_generator/i__carry__0_i_11_n_1
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.223 r  signal_generator/i__carry__0_i_10/CO[3]
                         net (fo=9, routed)           1.009    19.231    signal_generator/i__carry__0_i_10_n_1
    SLICE_X5Y13          LUT5 (Prop_lut5_I0_O)        0.124    19.355 r  signal_generator/i__carry__0_i_33/O
                         net (fo=1, routed)           0.000    19.355    signal_generator/i__carry__0_i_33_n_1
    SLICE_X5Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.905 r  signal_generator/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.905    signal_generator/i__carry__0_i_9_n_1
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.019 r  signal_generator/i__carry__0_i_5__0/CO[3]
                         net (fo=10, routed)          0.961    20.980    signal_generator/i__carry__0_i_5__0_n_1
    SLICE_X6Y13          LUT5 (Prop_lut5_I0_O)        0.124    21.104 r  signal_generator/i__carry__0_i_47/O
                         net (fo=1, routed)           0.000    21.104    signal_generator/i__carry__0_i_47_n_1
    SLICE_X6Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.637 r  signal_generator/i__carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.637    signal_generator/i__carry__0_i_16_n_1
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.754 r  signal_generator/i__carry__0_i_6__0/CO[3]
                         net (fo=10, routed)          0.948    22.703    signal_generator/i__carry__0_i_6__0_n_1
    SLICE_X7Y12          LUT5 (Prop_lut5_I0_O)        0.124    22.827 r  signal_generator/i__carry__0_i_51/O
                         net (fo=1, routed)           0.000    22.827    signal_generator/i__carry__0_i_51_n_1
    SLICE_X7Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.377 r  signal_generator/i__carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.377    signal_generator/i__carry__0_i_21_n_1
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.491 r  signal_generator/i__carry__0_i_7__0/CO[3]
                         net (fo=10, routed)          1.206    24.697    signal_generator/i__carry__0_i_7__0_n_1
    SLICE_X8Y11          LUT5 (Prop_lut5_I0_O)        0.124    24.821 r  signal_generator/i__carry_i_14/O
                         net (fo=1, routed)           0.000    24.821    signal_generator/i__carry_i_14_n_1
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.354 r  signal_generator/i__carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    25.354    signal_generator/i__carry_i_6__0_n_1
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.471 r  signal_generator/i__carry__0_i_8/CO[3]
                         net (fo=10, routed)          0.925    26.396    signal_generator/i__carry__0_i_8_n_1
    SLICE_X8Y14          LUT3 (Prop_lut3_I0_O)        0.124    26.520 r  signal_generator/i__carry_i_9/O
                         net (fo=1, routed)           0.000    26.520    signal_generator/i__carry_i_9_n_1
    SLICE_X8Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.053 r  signal_generator/i__carry_i_5__0/CO[3]
                         net (fo=10, routed)          0.929    27.982    signal_generator/i__carry_i_5__0_n_1
    SLICE_X9Y14          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    28.562 r  signal_generator/L0__343_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.562    signal_generator/L0__343_carry_i_8_n_1
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.676 r  signal_generator/L0__343_carry_i_7/CO[3]
                         net (fo=11, routed)          1.079    29.755    signal_generator/L0__343_carry_i_7_n_1
    SLICE_X9Y12          LUT5 (Prop_lut5_I0_O)        0.124    29.879 r  signal_generator/L0__343_carry_i_16/O
                         net (fo=1, routed)           0.000    29.879    signal_generator/L0__343_carry_i_16_n_1
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.429 r  signal_generator/L0__343_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.429    signal_generator/L0__343_carry_i_2_n_1
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.543 r  signal_generator/L0__343_carry_i_1/CO[3]
                         net (fo=10, routed)          0.930    31.474    signal_generator/L0__343_carry_i_1_n_1
    SLICE_X10Y12         LUT3 (Prop_lut3_I0_O)        0.124    31.598 r  signal_generator/L0__343_carry_i_6/O
                         net (fo=1, routed)           0.000    31.598    signal_generator/L0__343_carry_i_6_n_1
    SLICE_X10Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.111 r  signal_generator/L0__343_carry/CO[3]
                         net (fo=1, routed)           0.000    32.111    signal_generator/L0__343_carry_n_1
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.340 r  signal_generator/L0__343_carry__0/CO[2]
                         net (fo=1, routed)           0.450    32.790    signal_generator/L0__343_carry__0_n_2
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.854    33.644 r  signal_generator/plusOp_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.454    34.099    signal_generator/plusOp_inferred__0/i__carry_n_6
    SLICE_X11Y13         LUT5 (Prop_lut5_I0_O)        0.301    34.400 r  signal_generator/combined_signal_unsigned[2]_i_1/O
                         net (fo=1, routed)           0.000    34.400    signal_generator/combined_signal_unsigned[2]_i_1_n_1
    SLICE_X11Y13         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       1.449    14.821    signal_generator/CLK_IBUF_BUFG
    SLICE_X11Y13         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[2]/C
                         clock pessimism              0.259    15.080    
                         clock uncertainty           -0.035    15.044    
    SLICE_X11Y13         FDRE (Setup_fdre_C_D)        0.032    15.076    signal_generator/combined_signal_unsigned_reg[2]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                         -34.400    
  -------------------------------------------------------------------
                         slack                                -19.323    

Slack (VIOLATED) :        -19.288ns  (required time - arrival time)
  Source:                 signal_generator/combined_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/combined_signal_unsigned_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.176ns  (logic 14.231ns (48.776%)  route 14.945ns (51.224%))
  Logic Levels:           48  (CARRY4=32 LUT1=1 LUT2=1 LUT3=2 LUT5=11 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.186ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       1.634     5.186    signal_generator/CLK_IBUF_BUFG
    SLICE_X4Y11          FDRE                                         r  signal_generator/combined_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDRE (Prop_fdre_C_Q)         0.456     5.642 f  signal_generator/combined_signal_reg[0]/Q
                         net (fo=5, routed)           0.166     5.808    signal_generator/combined_signal[0]
    SLICE_X5Y11          LUT1 (Prop_lut1_I0_O)        0.124     5.932 r  signal_generator/combined_signal_unsigned[0]_i_3/O
                         net (fo=1, routed)           0.338     6.270    signal_generator/combined_signal_unsigned[0]_i_3_n_1
    SLICE_X4Y13          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.850 r  signal_generator/combined_signal_unsigned_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.850    signal_generator/combined_signal_unsigned_reg[0]_i_2_n_1
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.964 r  signal_generator/combined_signal_unsigned_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.964    signal_generator/combined_signal_unsigned_reg[6]_i_10_n_1
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.078 r  signal_generator/L0__5_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.078    signal_generator/L0__5_carry_i_12_n_1
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.412 r  signal_generator/L0__5_carry_i_10/O[1]
                         net (fo=9, routed)           0.382     7.794    signal_generator/L3[14]
    SLICE_X6Y16          LUT6 (Prop_lut6_I2_O)        0.303     8.097 r  signal_generator/L0__5_carry_i_1/O
                         net (fo=5, routed)           0.417     8.514    signal_generator/L0__5_carry_i_1_n_1
    SLICE_X5Y16          LUT2 (Prop_lut2_I1_O)        0.124     8.638 r  signal_generator/L0__5_carry_i_2/O
                         net (fo=1, routed)           0.489     9.127    signal_generator/L0__5_carry_i_2_n_1
    SLICE_X3Y15          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.512 r  signal_generator/L0__5_carry/CO[3]
                         net (fo=1, routed)           0.000     9.512    signal_generator/L0__5_carry_n_1
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.740 r  signal_generator/L0__5_carry__0/CO[2]
                         net (fo=10, routed)          0.462    10.202    signal_generator/L0__5_carry__0_n_2
    SLICE_X0Y15          LUT5 (Prop_lut5_I0_O)        0.313    10.515 r  signal_generator/i__carry__0_i_89/O
                         net (fo=1, routed)           0.000    10.515    signal_generator/i__carry__0_i_89_n_1
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.065 r  signal_generator/i__carry__0_i_73/CO[3]
                         net (fo=1, routed)           0.000    11.065    signal_generator/i__carry__0_i_73_n_1
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.179 r  signal_generator/i__carry__0_i_72/CO[3]
                         net (fo=10, routed)          0.943    12.122    signal_generator/i__carry__0_i_72_n_1
    SLICE_X1Y14          LUT5 (Prop_lut5_I0_O)        0.124    12.246 r  signal_generator/i__carry__0_i_81/O
                         net (fo=1, routed)           0.000    12.246    signal_generator/i__carry__0_i_81_n_1
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.796 r  signal_generator/i__carry__0_i_63/CO[3]
                         net (fo=1, routed)           0.000    12.796    signal_generator/i__carry__0_i_63_n_1
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.910 r  signal_generator/i__carry__0_i_62/CO[3]
                         net (fo=10, routed)          1.071    13.981    signal_generator/i__carry__0_i_62_n_1
    SLICE_X1Y12          LUT5 (Prop_lut5_I0_O)        0.124    14.105 r  signal_generator/i__carry__0_i_71/O
                         net (fo=1, routed)           0.000    14.105    signal_generator/i__carry__0_i_71_n_1
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.655 r  signal_generator/i__carry__0_i_53/CO[3]
                         net (fo=1, routed)           0.000    14.655    signal_generator/i__carry__0_i_53_n_1
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.769 r  signal_generator/i__carry__0_i_52/CO[3]
                         net (fo=9, routed)           0.961    15.730    signal_generator/i__carry__0_i_52_n_1
    SLICE_X2Y12          LUT5 (Prop_lut5_I0_O)        0.124    15.854 r  signal_generator/i__carry__0_i_61/O
                         net (fo=1, routed)           0.000    15.854    signal_generator/i__carry__0_i_61_n_1
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.387 r  signal_generator/i__carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.387    signal_generator/i__carry__0_i_35_n_1
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.504 r  signal_generator/i__carry__0_i_34/CO[3]
                         net (fo=9, routed)           0.931    17.435    signal_generator/i__carry__0_i_34_n_1
    SLICE_X3Y12          LUT5 (Prop_lut5_I0_O)        0.124    17.559 r  signal_generator/i__carry__0_i_43/O
                         net (fo=1, routed)           0.000    17.559    signal_generator/i__carry__0_i_43_n_1
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.109 r  signal_generator/i__carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.109    signal_generator/i__carry__0_i_11_n_1
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.223 r  signal_generator/i__carry__0_i_10/CO[3]
                         net (fo=9, routed)           1.009    19.231    signal_generator/i__carry__0_i_10_n_1
    SLICE_X5Y13          LUT5 (Prop_lut5_I0_O)        0.124    19.355 r  signal_generator/i__carry__0_i_33/O
                         net (fo=1, routed)           0.000    19.355    signal_generator/i__carry__0_i_33_n_1
    SLICE_X5Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.905 r  signal_generator/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.905    signal_generator/i__carry__0_i_9_n_1
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.019 r  signal_generator/i__carry__0_i_5__0/CO[3]
                         net (fo=10, routed)          0.961    20.980    signal_generator/i__carry__0_i_5__0_n_1
    SLICE_X6Y13          LUT5 (Prop_lut5_I0_O)        0.124    21.104 r  signal_generator/i__carry__0_i_47/O
                         net (fo=1, routed)           0.000    21.104    signal_generator/i__carry__0_i_47_n_1
    SLICE_X6Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.637 r  signal_generator/i__carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.637    signal_generator/i__carry__0_i_16_n_1
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.754 r  signal_generator/i__carry__0_i_6__0/CO[3]
                         net (fo=10, routed)          0.948    22.703    signal_generator/i__carry__0_i_6__0_n_1
    SLICE_X7Y12          LUT5 (Prop_lut5_I0_O)        0.124    22.827 r  signal_generator/i__carry__0_i_51/O
                         net (fo=1, routed)           0.000    22.827    signal_generator/i__carry__0_i_51_n_1
    SLICE_X7Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.377 r  signal_generator/i__carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.377    signal_generator/i__carry__0_i_21_n_1
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.491 r  signal_generator/i__carry__0_i_7__0/CO[3]
                         net (fo=10, routed)          1.206    24.697    signal_generator/i__carry__0_i_7__0_n_1
    SLICE_X8Y11          LUT5 (Prop_lut5_I0_O)        0.124    24.821 r  signal_generator/i__carry_i_14/O
                         net (fo=1, routed)           0.000    24.821    signal_generator/i__carry_i_14_n_1
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.354 r  signal_generator/i__carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    25.354    signal_generator/i__carry_i_6__0_n_1
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.471 r  signal_generator/i__carry__0_i_8/CO[3]
                         net (fo=10, routed)          0.925    26.396    signal_generator/i__carry__0_i_8_n_1
    SLICE_X8Y14          LUT3 (Prop_lut3_I0_O)        0.124    26.520 r  signal_generator/i__carry_i_9/O
                         net (fo=1, routed)           0.000    26.520    signal_generator/i__carry_i_9_n_1
    SLICE_X8Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.053 r  signal_generator/i__carry_i_5__0/CO[3]
                         net (fo=10, routed)          0.929    27.982    signal_generator/i__carry_i_5__0_n_1
    SLICE_X9Y14          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    28.562 r  signal_generator/L0__343_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.562    signal_generator/L0__343_carry_i_8_n_1
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.676 r  signal_generator/L0__343_carry_i_7/CO[3]
                         net (fo=11, routed)          1.079    29.755    signal_generator/L0__343_carry_i_7_n_1
    SLICE_X9Y12          LUT5 (Prop_lut5_I0_O)        0.124    29.879 r  signal_generator/L0__343_carry_i_16/O
                         net (fo=1, routed)           0.000    29.879    signal_generator/L0__343_carry_i_16_n_1
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.429 r  signal_generator/L0__343_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.429    signal_generator/L0__343_carry_i_2_n_1
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.543 r  signal_generator/L0__343_carry_i_1/CO[3]
                         net (fo=10, routed)          0.930    31.474    signal_generator/L0__343_carry_i_1_n_1
    SLICE_X10Y12         LUT3 (Prop_lut3_I0_O)        0.124    31.598 r  signal_generator/L0__343_carry_i_6/O
                         net (fo=1, routed)           0.000    31.598    signal_generator/L0__343_carry_i_6_n_1
    SLICE_X10Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.111 r  signal_generator/L0__343_carry/CO[3]
                         net (fo=1, routed)           0.000    32.111    signal_generator/L0__343_carry_n_1
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.340 r  signal_generator/L0__343_carry__0/CO[2]
                         net (fo=1, routed)           0.450    32.790    signal_generator/L0__343_carry__0_n_2
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.918    33.708 r  signal_generator/plusOp_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.347    34.055    signal_generator/plusOp_inferred__0/i__carry_n_5
    SLICE_X11Y14         LUT5 (Prop_lut5_I0_O)        0.307    34.362 r  signal_generator/combined_signal_unsigned[3]_i_1/O
                         net (fo=1, routed)           0.000    34.362    signal_generator/combined_signal_unsigned[3]_i_1_n_1
    SLICE_X11Y14         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       1.449    14.821    signal_generator/CLK_IBUF_BUFG
    SLICE_X11Y14         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[3]/C
                         clock pessimism              0.259    15.080    
                         clock uncertainty           -0.035    15.044    
    SLICE_X11Y14         FDRE (Setup_fdre_C_D)        0.029    15.073    signal_generator/combined_signal_unsigned_reg[3]
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                         -34.362    
  -------------------------------------------------------------------
                         slack                                -19.288    

Slack (VIOLATED) :        -19.195ns  (required time - arrival time)
  Source:                 signal_generator/combined_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/combined_signal_unsigned_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.085ns  (logic 14.049ns (48.304%)  route 15.036ns (51.696%))
  Logic Levels:           48  (CARRY4=32 LUT1=1 LUT2=1 LUT3=2 LUT5=11 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.186ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       1.634     5.186    signal_generator/CLK_IBUF_BUFG
    SLICE_X4Y11          FDRE                                         r  signal_generator/combined_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDRE (Prop_fdre_C_Q)         0.456     5.642 f  signal_generator/combined_signal_reg[0]/Q
                         net (fo=5, routed)           0.166     5.808    signal_generator/combined_signal[0]
    SLICE_X5Y11          LUT1 (Prop_lut1_I0_O)        0.124     5.932 r  signal_generator/combined_signal_unsigned[0]_i_3/O
                         net (fo=1, routed)           0.338     6.270    signal_generator/combined_signal_unsigned[0]_i_3_n_1
    SLICE_X4Y13          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.850 r  signal_generator/combined_signal_unsigned_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.850    signal_generator/combined_signal_unsigned_reg[0]_i_2_n_1
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.964 r  signal_generator/combined_signal_unsigned_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.964    signal_generator/combined_signal_unsigned_reg[6]_i_10_n_1
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.078 r  signal_generator/L0__5_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.078    signal_generator/L0__5_carry_i_12_n_1
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.412 r  signal_generator/L0__5_carry_i_10/O[1]
                         net (fo=9, routed)           0.382     7.794    signal_generator/L3[14]
    SLICE_X6Y16          LUT6 (Prop_lut6_I2_O)        0.303     8.097 r  signal_generator/L0__5_carry_i_1/O
                         net (fo=5, routed)           0.417     8.514    signal_generator/L0__5_carry_i_1_n_1
    SLICE_X5Y16          LUT2 (Prop_lut2_I1_O)        0.124     8.638 r  signal_generator/L0__5_carry_i_2/O
                         net (fo=1, routed)           0.489     9.127    signal_generator/L0__5_carry_i_2_n_1
    SLICE_X3Y15          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.512 r  signal_generator/L0__5_carry/CO[3]
                         net (fo=1, routed)           0.000     9.512    signal_generator/L0__5_carry_n_1
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.740 r  signal_generator/L0__5_carry__0/CO[2]
                         net (fo=10, routed)          0.462    10.202    signal_generator/L0__5_carry__0_n_2
    SLICE_X0Y15          LUT5 (Prop_lut5_I0_O)        0.313    10.515 r  signal_generator/i__carry__0_i_89/O
                         net (fo=1, routed)           0.000    10.515    signal_generator/i__carry__0_i_89_n_1
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.065 r  signal_generator/i__carry__0_i_73/CO[3]
                         net (fo=1, routed)           0.000    11.065    signal_generator/i__carry__0_i_73_n_1
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.179 r  signal_generator/i__carry__0_i_72/CO[3]
                         net (fo=10, routed)          0.943    12.122    signal_generator/i__carry__0_i_72_n_1
    SLICE_X1Y14          LUT5 (Prop_lut5_I0_O)        0.124    12.246 r  signal_generator/i__carry__0_i_81/O
                         net (fo=1, routed)           0.000    12.246    signal_generator/i__carry__0_i_81_n_1
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.796 r  signal_generator/i__carry__0_i_63/CO[3]
                         net (fo=1, routed)           0.000    12.796    signal_generator/i__carry__0_i_63_n_1
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.910 r  signal_generator/i__carry__0_i_62/CO[3]
                         net (fo=10, routed)          1.071    13.981    signal_generator/i__carry__0_i_62_n_1
    SLICE_X1Y12          LUT5 (Prop_lut5_I0_O)        0.124    14.105 r  signal_generator/i__carry__0_i_71/O
                         net (fo=1, routed)           0.000    14.105    signal_generator/i__carry__0_i_71_n_1
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.655 r  signal_generator/i__carry__0_i_53/CO[3]
                         net (fo=1, routed)           0.000    14.655    signal_generator/i__carry__0_i_53_n_1
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.769 r  signal_generator/i__carry__0_i_52/CO[3]
                         net (fo=9, routed)           0.961    15.730    signal_generator/i__carry__0_i_52_n_1
    SLICE_X2Y12          LUT5 (Prop_lut5_I0_O)        0.124    15.854 r  signal_generator/i__carry__0_i_61/O
                         net (fo=1, routed)           0.000    15.854    signal_generator/i__carry__0_i_61_n_1
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.387 r  signal_generator/i__carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.387    signal_generator/i__carry__0_i_35_n_1
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.504 r  signal_generator/i__carry__0_i_34/CO[3]
                         net (fo=9, routed)           0.931    17.435    signal_generator/i__carry__0_i_34_n_1
    SLICE_X3Y12          LUT5 (Prop_lut5_I0_O)        0.124    17.559 r  signal_generator/i__carry__0_i_43/O
                         net (fo=1, routed)           0.000    17.559    signal_generator/i__carry__0_i_43_n_1
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.109 r  signal_generator/i__carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.109    signal_generator/i__carry__0_i_11_n_1
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.223 r  signal_generator/i__carry__0_i_10/CO[3]
                         net (fo=9, routed)           1.009    19.231    signal_generator/i__carry__0_i_10_n_1
    SLICE_X5Y13          LUT5 (Prop_lut5_I0_O)        0.124    19.355 r  signal_generator/i__carry__0_i_33/O
                         net (fo=1, routed)           0.000    19.355    signal_generator/i__carry__0_i_33_n_1
    SLICE_X5Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.905 r  signal_generator/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.905    signal_generator/i__carry__0_i_9_n_1
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.019 r  signal_generator/i__carry__0_i_5__0/CO[3]
                         net (fo=10, routed)          0.961    20.980    signal_generator/i__carry__0_i_5__0_n_1
    SLICE_X6Y13          LUT5 (Prop_lut5_I0_O)        0.124    21.104 r  signal_generator/i__carry__0_i_47/O
                         net (fo=1, routed)           0.000    21.104    signal_generator/i__carry__0_i_47_n_1
    SLICE_X6Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.637 r  signal_generator/i__carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.637    signal_generator/i__carry__0_i_16_n_1
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.754 r  signal_generator/i__carry__0_i_6__0/CO[3]
                         net (fo=10, routed)          0.948    22.703    signal_generator/i__carry__0_i_6__0_n_1
    SLICE_X7Y12          LUT5 (Prop_lut5_I0_O)        0.124    22.827 r  signal_generator/i__carry__0_i_51/O
                         net (fo=1, routed)           0.000    22.827    signal_generator/i__carry__0_i_51_n_1
    SLICE_X7Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.377 r  signal_generator/i__carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.377    signal_generator/i__carry__0_i_21_n_1
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.491 r  signal_generator/i__carry__0_i_7__0/CO[3]
                         net (fo=10, routed)          1.206    24.697    signal_generator/i__carry__0_i_7__0_n_1
    SLICE_X8Y11          LUT5 (Prop_lut5_I0_O)        0.124    24.821 r  signal_generator/i__carry_i_14/O
                         net (fo=1, routed)           0.000    24.821    signal_generator/i__carry_i_14_n_1
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.354 r  signal_generator/i__carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    25.354    signal_generator/i__carry_i_6__0_n_1
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.471 r  signal_generator/i__carry__0_i_8/CO[3]
                         net (fo=10, routed)          0.925    26.396    signal_generator/i__carry__0_i_8_n_1
    SLICE_X8Y14          LUT3 (Prop_lut3_I0_O)        0.124    26.520 r  signal_generator/i__carry_i_9/O
                         net (fo=1, routed)           0.000    26.520    signal_generator/i__carry_i_9_n_1
    SLICE_X8Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.053 r  signal_generator/i__carry_i_5__0/CO[3]
                         net (fo=10, routed)          0.929    27.982    signal_generator/i__carry_i_5__0_n_1
    SLICE_X9Y14          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    28.562 r  signal_generator/L0__343_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.562    signal_generator/L0__343_carry_i_8_n_1
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.676 r  signal_generator/L0__343_carry_i_7/CO[3]
                         net (fo=11, routed)          1.079    29.755    signal_generator/L0__343_carry_i_7_n_1
    SLICE_X9Y12          LUT5 (Prop_lut5_I0_O)        0.124    29.879 r  signal_generator/L0__343_carry_i_16/O
                         net (fo=1, routed)           0.000    29.879    signal_generator/L0__343_carry_i_16_n_1
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.429 r  signal_generator/L0__343_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.429    signal_generator/L0__343_carry_i_2_n_1
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.543 r  signal_generator/L0__343_carry_i_1/CO[3]
                         net (fo=10, routed)          0.930    31.474    signal_generator/L0__343_carry_i_1_n_1
    SLICE_X10Y12         LUT3 (Prop_lut3_I0_O)        0.124    31.598 r  signal_generator/L0__343_carry_i_6/O
                         net (fo=1, routed)           0.000    31.598    signal_generator/L0__343_carry_i_6_n_1
    SLICE_X10Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.111 r  signal_generator/L0__343_carry/CO[3]
                         net (fo=1, routed)           0.000    32.111    signal_generator/L0__343_carry_n_1
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.340 r  signal_generator/L0__343_carry__0/CO[2]
                         net (fo=1, routed)           0.450    32.790    signal_generator/L0__343_carry__0_n_2
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.737    33.527 r  signal_generator/plusOp_inferred__0/i__carry/O[1]
                         net (fo=1, routed)           0.437    33.964    signal_generator/plusOp_inferred__0/i__carry_n_7
    SLICE_X11Y13         LUT5 (Prop_lut5_I0_O)        0.306    34.270 r  signal_generator/combined_signal_unsigned[1]_i_1/O
                         net (fo=1, routed)           0.000    34.270    signal_generator/combined_signal_unsigned[1]_i_1_n_1
    SLICE_X11Y13         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       1.449    14.821    signal_generator/CLK_IBUF_BUFG
    SLICE_X11Y13         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[1]/C
                         clock pessimism              0.259    15.080    
                         clock uncertainty           -0.035    15.044    
    SLICE_X11Y13         FDRE (Setup_fdre_C_D)        0.031    15.075    signal_generator/combined_signal_unsigned_reg[1]
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                         -34.270    
  -------------------------------------------------------------------
                         slack                                -19.195    

Slack (VIOLATED) :        -19.005ns  (required time - arrival time)
  Source:                 signal_generator/combined_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/combined_signal_unsigned_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        28.895ns  (logic 13.863ns (47.977%)  route 15.032ns (52.023%))
  Logic Levels:           48  (CARRY4=32 LUT1=1 LUT2=1 LUT3=2 LUT5=11 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.186ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       1.634     5.186    signal_generator/CLK_IBUF_BUFG
    SLICE_X4Y11          FDRE                                         r  signal_generator/combined_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDRE (Prop_fdre_C_Q)         0.456     5.642 f  signal_generator/combined_signal_reg[0]/Q
                         net (fo=5, routed)           0.166     5.808    signal_generator/combined_signal[0]
    SLICE_X5Y11          LUT1 (Prop_lut1_I0_O)        0.124     5.932 r  signal_generator/combined_signal_unsigned[0]_i_3/O
                         net (fo=1, routed)           0.338     6.270    signal_generator/combined_signal_unsigned[0]_i_3_n_1
    SLICE_X4Y13          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.850 r  signal_generator/combined_signal_unsigned_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.850    signal_generator/combined_signal_unsigned_reg[0]_i_2_n_1
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.964 r  signal_generator/combined_signal_unsigned_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.964    signal_generator/combined_signal_unsigned_reg[6]_i_10_n_1
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.078 r  signal_generator/L0__5_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.078    signal_generator/L0__5_carry_i_12_n_1
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.412 r  signal_generator/L0__5_carry_i_10/O[1]
                         net (fo=9, routed)           0.382     7.794    signal_generator/L3[14]
    SLICE_X6Y16          LUT6 (Prop_lut6_I2_O)        0.303     8.097 r  signal_generator/L0__5_carry_i_1/O
                         net (fo=5, routed)           0.417     8.514    signal_generator/L0__5_carry_i_1_n_1
    SLICE_X5Y16          LUT2 (Prop_lut2_I1_O)        0.124     8.638 r  signal_generator/L0__5_carry_i_2/O
                         net (fo=1, routed)           0.489     9.127    signal_generator/L0__5_carry_i_2_n_1
    SLICE_X3Y15          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.512 r  signal_generator/L0__5_carry/CO[3]
                         net (fo=1, routed)           0.000     9.512    signal_generator/L0__5_carry_n_1
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.740 r  signal_generator/L0__5_carry__0/CO[2]
                         net (fo=10, routed)          0.462    10.202    signal_generator/L0__5_carry__0_n_2
    SLICE_X0Y15          LUT5 (Prop_lut5_I0_O)        0.313    10.515 r  signal_generator/i__carry__0_i_89/O
                         net (fo=1, routed)           0.000    10.515    signal_generator/i__carry__0_i_89_n_1
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.065 r  signal_generator/i__carry__0_i_73/CO[3]
                         net (fo=1, routed)           0.000    11.065    signal_generator/i__carry__0_i_73_n_1
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.179 r  signal_generator/i__carry__0_i_72/CO[3]
                         net (fo=10, routed)          0.943    12.122    signal_generator/i__carry__0_i_72_n_1
    SLICE_X1Y14          LUT5 (Prop_lut5_I0_O)        0.124    12.246 r  signal_generator/i__carry__0_i_81/O
                         net (fo=1, routed)           0.000    12.246    signal_generator/i__carry__0_i_81_n_1
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.796 r  signal_generator/i__carry__0_i_63/CO[3]
                         net (fo=1, routed)           0.000    12.796    signal_generator/i__carry__0_i_63_n_1
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.910 r  signal_generator/i__carry__0_i_62/CO[3]
                         net (fo=10, routed)          1.071    13.981    signal_generator/i__carry__0_i_62_n_1
    SLICE_X1Y12          LUT5 (Prop_lut5_I0_O)        0.124    14.105 r  signal_generator/i__carry__0_i_71/O
                         net (fo=1, routed)           0.000    14.105    signal_generator/i__carry__0_i_71_n_1
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.655 r  signal_generator/i__carry__0_i_53/CO[3]
                         net (fo=1, routed)           0.000    14.655    signal_generator/i__carry__0_i_53_n_1
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.769 r  signal_generator/i__carry__0_i_52/CO[3]
                         net (fo=9, routed)           0.961    15.730    signal_generator/i__carry__0_i_52_n_1
    SLICE_X2Y12          LUT5 (Prop_lut5_I0_O)        0.124    15.854 r  signal_generator/i__carry__0_i_61/O
                         net (fo=1, routed)           0.000    15.854    signal_generator/i__carry__0_i_61_n_1
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.387 r  signal_generator/i__carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.387    signal_generator/i__carry__0_i_35_n_1
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.504 r  signal_generator/i__carry__0_i_34/CO[3]
                         net (fo=9, routed)           0.931    17.435    signal_generator/i__carry__0_i_34_n_1
    SLICE_X3Y12          LUT5 (Prop_lut5_I0_O)        0.124    17.559 r  signal_generator/i__carry__0_i_43/O
                         net (fo=1, routed)           0.000    17.559    signal_generator/i__carry__0_i_43_n_1
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.109 r  signal_generator/i__carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.109    signal_generator/i__carry__0_i_11_n_1
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.223 r  signal_generator/i__carry__0_i_10/CO[3]
                         net (fo=9, routed)           1.009    19.231    signal_generator/i__carry__0_i_10_n_1
    SLICE_X5Y13          LUT5 (Prop_lut5_I0_O)        0.124    19.355 r  signal_generator/i__carry__0_i_33/O
                         net (fo=1, routed)           0.000    19.355    signal_generator/i__carry__0_i_33_n_1
    SLICE_X5Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.905 r  signal_generator/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.905    signal_generator/i__carry__0_i_9_n_1
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.019 r  signal_generator/i__carry__0_i_5__0/CO[3]
                         net (fo=10, routed)          0.961    20.980    signal_generator/i__carry__0_i_5__0_n_1
    SLICE_X6Y13          LUT5 (Prop_lut5_I0_O)        0.124    21.104 r  signal_generator/i__carry__0_i_47/O
                         net (fo=1, routed)           0.000    21.104    signal_generator/i__carry__0_i_47_n_1
    SLICE_X6Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.637 r  signal_generator/i__carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.637    signal_generator/i__carry__0_i_16_n_1
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.754 r  signal_generator/i__carry__0_i_6__0/CO[3]
                         net (fo=10, routed)          0.948    22.703    signal_generator/i__carry__0_i_6__0_n_1
    SLICE_X7Y12          LUT5 (Prop_lut5_I0_O)        0.124    22.827 r  signal_generator/i__carry__0_i_51/O
                         net (fo=1, routed)           0.000    22.827    signal_generator/i__carry__0_i_51_n_1
    SLICE_X7Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.377 r  signal_generator/i__carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.377    signal_generator/i__carry__0_i_21_n_1
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.491 r  signal_generator/i__carry__0_i_7__0/CO[3]
                         net (fo=10, routed)          1.206    24.697    signal_generator/i__carry__0_i_7__0_n_1
    SLICE_X8Y11          LUT5 (Prop_lut5_I0_O)        0.124    24.821 r  signal_generator/i__carry_i_14/O
                         net (fo=1, routed)           0.000    24.821    signal_generator/i__carry_i_14_n_1
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.354 r  signal_generator/i__carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    25.354    signal_generator/i__carry_i_6__0_n_1
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.471 r  signal_generator/i__carry__0_i_8/CO[3]
                         net (fo=10, routed)          0.925    26.396    signal_generator/i__carry__0_i_8_n_1
    SLICE_X8Y14          LUT3 (Prop_lut3_I0_O)        0.124    26.520 r  signal_generator/i__carry_i_9/O
                         net (fo=1, routed)           0.000    26.520    signal_generator/i__carry_i_9_n_1
    SLICE_X8Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.053 r  signal_generator/i__carry_i_5__0/CO[3]
                         net (fo=10, routed)          0.929    27.982    signal_generator/i__carry_i_5__0_n_1
    SLICE_X9Y14          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    28.562 r  signal_generator/L0__343_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.562    signal_generator/L0__343_carry_i_8_n_1
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.676 r  signal_generator/L0__343_carry_i_7/CO[3]
                         net (fo=11, routed)          1.079    29.755    signal_generator/L0__343_carry_i_7_n_1
    SLICE_X9Y12          LUT5 (Prop_lut5_I0_O)        0.124    29.879 r  signal_generator/L0__343_carry_i_16/O
                         net (fo=1, routed)           0.000    29.879    signal_generator/L0__343_carry_i_16_n_1
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.429 r  signal_generator/L0__343_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.429    signal_generator/L0__343_carry_i_2_n_1
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.543 r  signal_generator/L0__343_carry_i_1/CO[3]
                         net (fo=10, routed)          0.930    31.474    signal_generator/L0__343_carry_i_1_n_1
    SLICE_X10Y12         LUT3 (Prop_lut3_I0_O)        0.124    31.598 r  signal_generator/L0__343_carry_i_6/O
                         net (fo=1, routed)           0.000    31.598    signal_generator/L0__343_carry_i_6_n_1
    SLICE_X10Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.111 r  signal_generator/L0__343_carry/CO[3]
                         net (fo=1, routed)           0.000    32.111    signal_generator/L0__343_carry_n_1
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.340 r  signal_generator/L0__343_carry__0/CO[2]
                         net (fo=1, routed)           0.450    32.790    signal_generator/L0__343_carry__0_n_2
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.562    33.352 r  signal_generator/plusOp_inferred__0/i__carry/O[0]
                         net (fo=1, routed)           0.434    33.786    signal_generator/plusOp_inferred__0/i__carry_n_8
    SLICE_X11Y13         LUT5 (Prop_lut5_I0_O)        0.295    34.081 r  signal_generator/combined_signal_unsigned[0]_i_1/O
                         net (fo=1, routed)           0.000    34.081    signal_generator/combined_signal_unsigned[0]_i_1_n_1
    SLICE_X11Y13         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       1.449    14.821    signal_generator/CLK_IBUF_BUFG
    SLICE_X11Y13         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[0]/C
                         clock pessimism              0.259    15.080    
                         clock uncertainty           -0.035    15.044    
    SLICE_X11Y13         FDRE (Setup_fdre_C_D)        0.031    15.075    signal_generator/combined_signal_unsigned_reg[0]
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                         -34.081    
  -------------------------------------------------------------------
                         slack                                -19.005    

Slack (VIOLATED) :        -8.415ns  (required time - arrival time)
  Source:                 recorder/signal_buffer_in/current_size_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_in/buffer_array_reg[241][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.354ns  (logic 0.904ns (4.925%)  route 17.450ns (95.075%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       1.632     5.184    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  recorder/signal_buffer_in/current_size_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.456     5.640 f  recorder/signal_buffer_in/current_size_reg[1]/Q
                         net (fo=892, routed)        11.455    17.095    recorder/signal_buffer_in/b_in_data_size[1]
    SLICE_X60Y16         LUT4 (Prop_lut4_I1_O)        0.117    17.212 r  recorder/signal_buffer_in/buffer_array[9][4]_i_2__0/O
                         net (fo=55, routed)          5.994    23.206    recorder/signal_buffer_in/buffer_array[9][4]_i_2__0_n_1
    SLICE_X10Y34         LUT5 (Prop_lut5_I3_O)        0.331    23.537 r  recorder/signal_buffer_in/buffer_array[241][4]_i_1__0/O
                         net (fo=1, routed)           0.000    23.537    recorder/signal_buffer_in/buffer_array[241][4]_i_1__0_n_1
    SLICE_X10Y34         FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[241][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       1.448    14.820    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X10Y34         FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[241][4]/C
                         clock pessimism              0.259    15.079    
                         clock uncertainty           -0.035    15.043    
    SLICE_X10Y34         FDRE (Setup_fdre_C_D)        0.079    15.122    recorder/signal_buffer_in/buffer_array_reg[241][4]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                         -23.537    
  -------------------------------------------------------------------
                         slack                                 -8.415    

Slack (VIOLATED) :        -8.118ns  (required time - arrival time)
  Source:                 recorder/signal_buffer_in/current_size_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_in/buffer_array_reg[233][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.053ns  (logic 0.904ns (5.007%)  route 17.149ns (94.993%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       1.632     5.184    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  recorder/signal_buffer_in/current_size_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.456     5.640 f  recorder/signal_buffer_in/current_size_reg[1]/Q
                         net (fo=892, routed)        11.455    17.095    recorder/signal_buffer_in/b_in_data_size[1]
    SLICE_X60Y16         LUT4 (Prop_lut4_I1_O)        0.117    17.212 r  recorder/signal_buffer_in/buffer_array[9][4]_i_2__0/O
                         net (fo=55, routed)          5.694    22.906    recorder/signal_buffer_in/buffer_array[9][4]_i_2__0_n_1
    SLICE_X8Y32          LUT5 (Prop_lut5_I3_O)        0.331    23.237 r  recorder/signal_buffer_in/buffer_array[233][4]_i_1__0/O
                         net (fo=1, routed)           0.000    23.237    recorder/signal_buffer_in/buffer_array[233][4]_i_1__0_n_1
    SLICE_X8Y32          FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[233][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       1.445    14.817    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X8Y32          FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[233][4]/C
                         clock pessimism              0.259    15.076    
                         clock uncertainty           -0.035    15.040    
    SLICE_X8Y32          FDRE (Setup_fdre_C_D)        0.079    15.119    recorder/signal_buffer_in/buffer_array_reg[233][4]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                         -23.237    
  -------------------------------------------------------------------
                         slack                                 -8.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 recorder/signal_buffer_out/buffer_array_reg[800][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_out/buffer_array_reg[799][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.765%)  route 0.159ns (43.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       0.548     1.461    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X34Y77         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[800][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y77         FDRE (Prop_fdre_C_Q)         0.164     1.625 r  recorder/signal_buffer_out/buffer_array_reg[800][1]/Q
                         net (fo=1, routed)           0.159     1.785    recorder/signal_buffer_out/buffer_array_reg_n_1_[800][1]
    SLICE_X36Y77         LUT6 (Prop_lut6_I1_O)        0.045     1.830 r  recorder/signal_buffer_out/buffer_array[799][1]_i_1/O
                         net (fo=1, routed)           0.000     1.830    recorder/signal_buffer_out/buffer_array[799]1_out[1]
    SLICE_X36Y77         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[799][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       0.814     1.973    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X36Y77         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[799][1]/C
                         clock pessimism             -0.250     1.723    
    SLICE_X36Y77         FDRE (Hold_fdre_C_D)         0.091     1.814    recorder/signal_buffer_out/buffer_array_reg[799][1]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 recorder/signal_buffer_out/buffer_array_reg[544][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_out/buffer_array_reg[543][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.714%)  route 0.196ns (51.286%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       0.628     1.542    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X33Y125        FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[544][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y125        FDRE (Prop_fdre_C_Q)         0.141     1.683 r  recorder/signal_buffer_out/buffer_array_reg[544][6]/Q
                         net (fo=1, routed)           0.196     1.879    recorder/signal_buffer_out/buffer_array_reg_n_1_[544][6]
    SLICE_X37Y126        LUT5 (Prop_lut5_I1_O)        0.045     1.924 r  recorder/signal_buffer_out/buffer_array[543][6]_i_1/O
                         net (fo=1, routed)           0.000     1.924    recorder/signal_buffer_out/buffer_array[543]1_out[6]
    SLICE_X37Y126        FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[543][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       0.899     2.057    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X37Y126        FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[543][6]/C
                         clock pessimism             -0.254     1.804    
    SLICE_X37Y126        FDRE (Hold_fdre_C_D)         0.092     1.896    recorder/signal_buffer_out/buffer_array_reg[543][6]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 recorder/signal_buffer_in/buffer_array_reg[223][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_in/buffer_array_reg[222][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.748%)  route 0.204ns (52.252%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       0.557     1.470    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X35Y31         FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[223][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  recorder/signal_buffer_in/buffer_array_reg[223][0]/Q
                         net (fo=1, routed)           0.204     1.815    recorder/signal_buffer_in/buffer_array_reg_n_1_[223][0]
    SLICE_X37Y29         LUT6 (Prop_lut6_I1_O)        0.045     1.860 r  recorder/signal_buffer_in/buffer_array[222][0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.860    recorder/signal_buffer_in/buffer_array[222][0]_i_1__0_n_1
    SLICE_X37Y29         FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[222][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       0.823     1.981    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X37Y29         FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[222][0]/C
                         clock pessimism             -0.250     1.731    
    SLICE_X37Y29         FDRE (Hold_fdre_C_D)         0.092     1.823    recorder/signal_buffer_in/buffer_array_reg[222][0]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 recorder/signal_buffer_in/buffer_array_reg[396][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_in/buffer_array_reg[395][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.197%)  route 0.226ns (54.803%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       0.560     1.473    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[396][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  recorder/signal_buffer_in/buffer_array_reg[396][6]/Q
                         net (fo=1, routed)           0.226     1.840    recorder/signal_buffer_in/buffer_array_reg_n_1_[396][6]
    SLICE_X41Y49         LUT6 (Prop_lut6_I1_O)        0.045     1.885 r  recorder/signal_buffer_in/buffer_array[395][6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.885    recorder/signal_buffer_in/buffer_array[395]1_out[6]
    SLICE_X41Y49         FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[395][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       0.836     1.994    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[395][6]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X41Y49         FDRE (Hold_fdre_C_D)         0.092     1.841    recorder/signal_buffer_in/buffer_array_reg[395][6]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 recorder/signal_buffer_in/buffer_array_reg[384][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_in/buffer_array_reg[383][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.081%)  route 0.227ns (54.919%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       0.560     1.473    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X32Y51         FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[384][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  recorder/signal_buffer_in/buffer_array_reg[384][6]/Q
                         net (fo=1, routed)           0.227     1.841    recorder/signal_buffer_in/buffer_array_reg_n_1_[384][6]
    SLICE_X28Y49         LUT5 (Prop_lut5_I1_O)        0.045     1.886 r  recorder/signal_buffer_in/buffer_array[383][6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.886    recorder/signal_buffer_in/buffer_array[383]1_out[6]
    SLICE_X28Y49         FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[383][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       0.836     1.994    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[383][6]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X28Y49         FDRE (Hold_fdre_C_D)         0.092     1.841    recorder/signal_buffer_in/buffer_array_reg[383][6]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 recorder/signal_buffer_in/buffer_array_reg[442][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_in/buffer_array_reg[441][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.209ns (52.118%)  route 0.192ns (47.882%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       0.559     1.472    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[442][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  recorder/signal_buffer_in/buffer_array_reg[442][1]/Q
                         net (fo=1, routed)           0.192     1.828    recorder/signal_buffer_in/buffer_array_reg_n_1_[442][1]
    SLICE_X36Y50         LUT6 (Prop_lut6_I1_O)        0.045     1.873 r  recorder/signal_buffer_in/buffer_array[441][1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.873    recorder/signal_buffer_in/buffer_array[441]1_out[1]
    SLICE_X36Y50         FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[441][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       0.828     1.987    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[441][1]/C
                         clock pessimism             -0.250     1.737    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.091     1.828    recorder/signal_buffer_in/buffer_array_reg[441][1]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 recorder/signal_buffer_in/buffer_array_reg[254][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_in/buffer_array_reg[253][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.209ns (52.309%)  route 0.191ns (47.691%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       0.558     1.471    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X38Y31         FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[254][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  recorder/signal_buffer_in/buffer_array_reg[254][4]/Q
                         net (fo=1, routed)           0.191     1.826    recorder/signal_buffer_in/buffer_array_reg_n_1_[254][4]
    SLICE_X35Y32         LUT5 (Prop_lut5_I1_O)        0.045     1.871 r  recorder/signal_buffer_in/buffer_array[253][4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.871    recorder/signal_buffer_in/buffer_array[253][4]_i_1__0_n_1
    SLICE_X35Y32         FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[253][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       0.825     1.983    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X35Y32         FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[253][4]/C
                         clock pessimism             -0.250     1.733    
    SLICE_X35Y32         FDRE (Hold_fdre_C_D)         0.092     1.825    recorder/signal_buffer_in/buffer_array_reg[253][4]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 recorder/signal_buffer_in/buffer_array_reg[254][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_in/buffer_array_reg[253][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.209ns (52.178%)  route 0.192ns (47.822%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       0.558     1.471    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X38Y31         FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[254][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  recorder/signal_buffer_in/buffer_array_reg[254][6]/Q
                         net (fo=1, routed)           0.192     1.827    recorder/signal_buffer_in/buffer_array_reg_n_1_[254][6]
    SLICE_X35Y32         LUT5 (Prop_lut5_I1_O)        0.045     1.872 r  recorder/signal_buffer_in/buffer_array[253][6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.872    recorder/signal_buffer_in/buffer_array[253][6]_i_1__0_n_1
    SLICE_X35Y32         FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[253][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       0.825     1.983    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X35Y32         FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[253][6]/C
                         clock pessimism             -0.250     1.733    
    SLICE_X35Y32         FDRE (Hold_fdre_C_D)         0.092     1.825    recorder/signal_buffer_in/buffer_array_reg[253][6]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 recorder/signal_buffer_out/buffer_array_reg[632][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_out/buffer_array_reg[631][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.109%)  route 0.217ns (53.891%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       0.639     1.553    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X41Y139        FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[632][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y139        FDRE (Prop_fdre_C_Q)         0.141     1.694 r  recorder/signal_buffer_out/buffer_array_reg[632][2]/Q
                         net (fo=1, routed)           0.217     1.911    recorder/signal_buffer_out/buffer_array_reg[632]_7[2]
    SLICE_X33Y138        LUT4 (Prop_lut4_I3_O)        0.045     1.956 r  recorder/signal_buffer_out/buffer_array[631][2]_i_1/O
                         net (fo=1, routed)           0.000     1.956    recorder/signal_buffer_out/buffer_array[631][2]_i_1_n_1
    SLICE_X33Y138        FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[631][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       0.912     2.070    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X33Y138        FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[631][2]/C
                         clock pessimism             -0.254     1.817    
    SLICE_X33Y138        FDRE (Hold_fdre_C_D)         0.092     1.909    recorder/signal_buffer_out/buffer_array_reg[631][2]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 recorder/signal_buffer_out/buffer_array_reg[544][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_out/buffer_array_reg[543][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.860%)  route 0.220ns (54.140%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       0.628     1.542    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X32Y125        FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[544][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y125        FDRE (Prop_fdre_C_Q)         0.141     1.683 r  recorder/signal_buffer_out/buffer_array_reg[544][4]/Q
                         net (fo=1, routed)           0.220     1.902    recorder/signal_buffer_out/buffer_array_reg_n_1_[544][4]
    SLICE_X37Y127        LUT5 (Prop_lut5_I1_O)        0.045     1.947 r  recorder/signal_buffer_out/buffer_array[543][4]_i_1/O
                         net (fo=1, routed)           0.000     1.947    recorder/signal_buffer_out/buffer_array[543]1_out[4]
    SLICE_X37Y127        FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[543][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       0.901     2.059    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X37Y127        FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[543][4]/C
                         clock pessimism             -0.254     1.806    
    SLICE_X37Y127        FDRE (Hold_fdre_C_D)         0.092     1.898    recorder/signal_buffer_out/buffer_array_reg[543][4]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y70    AUD_PWM_OBUFT_inst_i_1/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y27     playback_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y36     recording_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y64    PWM/pwm_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y64    PWM/pwm_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y64    PWM/pwm_cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y64    PWM/pwm_cnt_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y64    PWM/pwm_cnt_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y64    PWM/pwm_cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y70    AUD_PWM_OBUFT_inst_i_1/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y70    AUD_PWM_OBUFT_inst_i_1/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y27     playback_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y27     playback_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y36     recording_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y36     recording_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y64    PWM/pwm_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y64    PWM/pwm_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y64    PWM/pwm_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y64    PWM/pwm_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y70    AUD_PWM_OBUFT_inst_i_1/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y70    AUD_PWM_OBUFT_inst_i_1/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y27     playback_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y27     playback_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y36     recording_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y36     recording_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y64    PWM/pwm_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y64    PWM/pwm_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y64    PWM/pwm_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y64    PWM/pwm_cnt_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            47 Endpoints
Min Delay            47 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_in_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/signal_val_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.183ns  (logic 9.912ns (29.871%)  route 23.271ns (70.129%))
  Logic Levels:           33  (CARRY4=14 LDCE=1 LUT1=1 LUT2=1 LUT3=1 LUT4=3 LUT5=6 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_in_reg[3]/G
    SLICE_X13Y3          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  signal_generator/sine_generator/sine_in_reg[3]/Q
                         net (fo=149, routed)         3.486     4.045    signal_generator/sine_generator/sine/Q[3]
    SLICE_X0Y5           LUT4 (Prop_lut4_I2_O)        0.150     4.195 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_170/O
                         net (fo=11, routed)          1.276     5.471    signal_generator/sine_generator/sine/signal_val3__0_carry_i_170_n_1
    SLICE_X4Y3           LUT5 (Prop_lut5_I0_O)        0.354     5.825 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_92/O
                         net (fo=1, routed)           0.637     6.462    signal_generator/sine_generator/sine/signal_val3__0_carry_i_92_n_1
    SLICE_X3Y3           LUT6 (Prop_lut6_I1_O)        0.326     6.788 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_35/O
                         net (fo=1, routed)           0.967     7.755    signal_generator/sine_generator/sine/signal_val3__0_carry_i_35_n_1
    SLICE_X5Y5           LUT6 (Prop_lut6_I5_O)        0.124     7.879 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_16/O
                         net (fo=3, routed)           0.853     8.732    signal_generator/sine_generator/sine/signal_val3__0_carry_i_35_0
    SLICE_X8Y6           LUT6 (Prop_lut6_I1_O)        0.124     8.856 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_9/O
                         net (fo=19, routed)          1.619    10.475    signal_generator/sine_generator/sine_n_2
    SLICE_X8Y10          LUT6 (Prop_lut6_I3_O)        0.124    10.599 r  signal_generator/sine_generator/signal_val3__33_carry_i_1/O
                         net (fo=1, routed)           0.619    11.218    signal_generator/sine_generator/signal_val3__33_carry_i_1_n_1
    SLICE_X11Y7          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.603 r  signal_generator/sine_generator/signal_val3__33_carry/CO[3]
                         net (fo=1, routed)           0.000    11.603    signal_generator/sine_generator/signal_val3__33_carry_n_1
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.717 r  signal_generator/sine_generator/signal_val3__33_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.717    signal_generator/sine_generator/signal_val3__33_carry__0_n_1
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.051 r  signal_generator/sine_generator/signal_val3__33_carry__1/O[1]
                         net (fo=4, routed)           1.006    13.057    signal_generator/sine_generator/signal_val3__33_carry__1_n_7
    SLICE_X8Y9           LUT5 (Prop_lut5_I1_O)        0.331    13.388 r  signal_generator/sine_generator/signal_val3__97_carry__1_i_3/O
                         net (fo=2, routed)           0.859    14.247    signal_generator/sine_generator/signal_val3__97_carry__1_i_3_n_1
    SLICE_X9Y9           LUT5 (Prop_lut5_I4_O)        0.348    14.595 r  signal_generator/sine_generator/signal_val3__97_carry__1_i_7/O
                         net (fo=1, routed)           0.000    14.595    signal_generator/sine_generator/signal_val3__97_carry__1_i_7_n_1
    SLICE_X9Y9           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.175 f  signal_generator/sine_generator/signal_val3__97_carry__1/O[2]
                         net (fo=7, routed)           1.128    16.303    signal_generator/sine_generator/signal_val3__0[14]
    SLICE_X6Y9           LUT1 (Prop_lut1_I0_O)        0.302    16.605 r  signal_generator/sine_generator/i__carry__2_i_2/O
                         net (fo=1, routed)           0.000    16.605    signal_generator/sine_generator/i__carry__2_i_2_n_1
    SLICE_X6Y9           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.985 r  signal_generator/sine_generator/signal_val2_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.985    signal_generator/sine_generator/signal_val2_inferred__0/i__carry__2_n_1
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.204 r  signal_generator/sine_generator/signal_val2_inferred__0/i__carry__3/O[0]
                         net (fo=6, routed)           1.419    18.623    signal_generator/sine_generator/aD2M4dsP[16]
    SLICE_X2Y8           LUT5 (Prop_lut5_I0_O)        0.295    18.918 r  signal_generator/sine_generator/signal_val1_carry__1_i_6/O
                         net (fo=1, routed)           0.000    18.918    signal_generator/sine_generator/signal_val1_carry__1_i_6_n_1
    SLICE_X2Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.451 r  signal_generator/sine_generator/signal_val1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.451    signal_generator/sine_generator/signal_val1_carry__1_n_1
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.568 r  signal_generator/sine_generator/signal_val1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.568    signal_generator/sine_generator/signal_val1_carry__2_n_1
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.807 r  signal_generator/sine_generator/signal_val1_carry__3/O[2]
                         net (fo=11, routed)          1.416    21.223    signal_generator/sine_generator/signal_val1_carry__3_n_6
    SLICE_X1Y10          LUT2 (Prop_lut2_I1_O)        0.301    21.524 r  signal_generator/sine_generator/signal_val1__38_carry__1_i_3/O
                         net (fo=1, routed)           0.000    21.524    signal_generator/sine_generator/signal_val1__38_carry__1_i_3_n_1
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    21.751 r  signal_generator/sine_generator/signal_val1__38_carry__1/O[1]
                         net (fo=3, routed)           1.113    22.864    signal_generator/sine_generator/signal_val1__38_carry__1_n_7
    SLICE_X7Y10          LUT3 (Prop_lut3_I2_O)        0.303    23.167 r  signal_generator/sine_generator/signal_val1__104_carry__0_i_9/O
                         net (fo=3, routed)           0.825    23.992    signal_generator/sine_generator/signal_val1__104_carry__0_i_9_n_1
    SLICE_X2Y11          LUT5 (Prop_lut5_I4_O)        0.150    24.142 r  signal_generator/sine_generator/signal_val1__104_carry__0_i_2/O
                         net (fo=1, routed)           0.665    24.807    signal_generator/sine_generator/signal_val1__104_carry__0_i_2_n_1
    SLICE_X3Y9           CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622    25.429 r  signal_generator/sine_generator/signal_val1__104_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.429    signal_generator/sine_generator/signal_val1__104_carry__0_n_1
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.651 r  signal_generator/sine_generator/signal_val1__104_carry__1/O[0]
                         net (fo=3, routed)           1.182    26.833    signal_generator/sine_generator/signal_val1__104_carry__1_n_8
    SLICE_X4Y8           LUT4 (Prop_lut4_I0_O)        0.327    27.160 r  signal_generator/sine_generator/signal_val1__148_carry__2_i_4/O
                         net (fo=1, routed)           0.529    27.689    signal_generator/sine_generator/signal_val1__148_carry__2_i_4_n_1
    SLICE_X5Y9           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    28.423 r  signal_generator/sine_generator/signal_val1__148_carry__2/CO[3]
                         net (fo=1, routed)           0.000    28.423    signal_generator/sine_generator/signal_val1__148_carry__2_n_1
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.580 r  signal_generator/sine_generator/signal_val1__148_carry__3/CO[1]
                         net (fo=2, routed)           0.810    29.390    signal_generator/sine_generator/signal_val1__148_carry__3_n_3
    SLICE_X5Y11          LUT4 (Prop_lut4_I0_O)        0.357    29.747 r  signal_generator/sine_generator/signal_val_reg[8]_i_3/O
                         net (fo=11, routed)          0.558    30.304    signal_generator/sine_generator/signal_val_reg[8]_i_3_n_1
    SLICE_X7Y11          LUT6 (Prop_lut6_I5_O)        0.326    30.630 r  signal_generator/sine_generator/signal_val_reg[6]_i_2/O
                         net (fo=3, routed)           0.176    30.806    signal_generator/sine_generator/signal_val_reg[6]_i_2_n_1
    SLICE_X7Y11          LUT5 (Prop_lut5_I0_O)        0.124    30.930 r  signal_generator/sine_generator/signal_val_reg[8]_i_2/O
                         net (fo=2, routed)           1.047    31.977    signal_generator/sine_generator/signal_val_reg[8]_i_2_n_1
    SLICE_X5Y12          LUT6 (Prop_lut6_I1_O)        0.124    32.101 r  signal_generator/sine_generator/signal_val_reg[8]_i_1/O
                         net (fo=1, routed)           1.081    33.183    signal_generator/sine_generator/signal_val_reg[8]_i_1_n_1
    SLICE_X1Y15          LDCE                                         r  signal_generator/sine_generator/signal_val_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_in_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/signal_val_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.554ns  (logic 9.912ns (30.448%)  route 22.642ns (69.552%))
  Logic Levels:           33  (CARRY4=14 LDCE=1 LUT1=1 LUT2=1 LUT3=1 LUT4=3 LUT5=6 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_in_reg[3]/G
    SLICE_X13Y3          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  signal_generator/sine_generator/sine_in_reg[3]/Q
                         net (fo=149, routed)         3.486     4.045    signal_generator/sine_generator/sine/Q[3]
    SLICE_X0Y5           LUT4 (Prop_lut4_I2_O)        0.150     4.195 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_170/O
                         net (fo=11, routed)          1.276     5.471    signal_generator/sine_generator/sine/signal_val3__0_carry_i_170_n_1
    SLICE_X4Y3           LUT5 (Prop_lut5_I0_O)        0.354     5.825 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_92/O
                         net (fo=1, routed)           0.637     6.462    signal_generator/sine_generator/sine/signal_val3__0_carry_i_92_n_1
    SLICE_X3Y3           LUT6 (Prop_lut6_I1_O)        0.326     6.788 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_35/O
                         net (fo=1, routed)           0.967     7.755    signal_generator/sine_generator/sine/signal_val3__0_carry_i_35_n_1
    SLICE_X5Y5           LUT6 (Prop_lut6_I5_O)        0.124     7.879 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_16/O
                         net (fo=3, routed)           0.853     8.732    signal_generator/sine_generator/sine/signal_val3__0_carry_i_35_0
    SLICE_X8Y6           LUT6 (Prop_lut6_I1_O)        0.124     8.856 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_9/O
                         net (fo=19, routed)          1.619    10.475    signal_generator/sine_generator/sine_n_2
    SLICE_X8Y10          LUT6 (Prop_lut6_I3_O)        0.124    10.599 r  signal_generator/sine_generator/signal_val3__33_carry_i_1/O
                         net (fo=1, routed)           0.619    11.218    signal_generator/sine_generator/signal_val3__33_carry_i_1_n_1
    SLICE_X11Y7          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.603 r  signal_generator/sine_generator/signal_val3__33_carry/CO[3]
                         net (fo=1, routed)           0.000    11.603    signal_generator/sine_generator/signal_val3__33_carry_n_1
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.717 r  signal_generator/sine_generator/signal_val3__33_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.717    signal_generator/sine_generator/signal_val3__33_carry__0_n_1
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.051 r  signal_generator/sine_generator/signal_val3__33_carry__1/O[1]
                         net (fo=4, routed)           1.006    13.057    signal_generator/sine_generator/signal_val3__33_carry__1_n_7
    SLICE_X8Y9           LUT5 (Prop_lut5_I1_O)        0.331    13.388 r  signal_generator/sine_generator/signal_val3__97_carry__1_i_3/O
                         net (fo=2, routed)           0.859    14.247    signal_generator/sine_generator/signal_val3__97_carry__1_i_3_n_1
    SLICE_X9Y9           LUT5 (Prop_lut5_I4_O)        0.348    14.595 r  signal_generator/sine_generator/signal_val3__97_carry__1_i_7/O
                         net (fo=1, routed)           0.000    14.595    signal_generator/sine_generator/signal_val3__97_carry__1_i_7_n_1
    SLICE_X9Y9           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.175 f  signal_generator/sine_generator/signal_val3__97_carry__1/O[2]
                         net (fo=7, routed)           1.128    16.303    signal_generator/sine_generator/signal_val3__0[14]
    SLICE_X6Y9           LUT1 (Prop_lut1_I0_O)        0.302    16.605 r  signal_generator/sine_generator/i__carry__2_i_2/O
                         net (fo=1, routed)           0.000    16.605    signal_generator/sine_generator/i__carry__2_i_2_n_1
    SLICE_X6Y9           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.985 r  signal_generator/sine_generator/signal_val2_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.985    signal_generator/sine_generator/signal_val2_inferred__0/i__carry__2_n_1
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.204 r  signal_generator/sine_generator/signal_val2_inferred__0/i__carry__3/O[0]
                         net (fo=6, routed)           1.419    18.623    signal_generator/sine_generator/aD2M4dsP[16]
    SLICE_X2Y8           LUT5 (Prop_lut5_I0_O)        0.295    18.918 r  signal_generator/sine_generator/signal_val1_carry__1_i_6/O
                         net (fo=1, routed)           0.000    18.918    signal_generator/sine_generator/signal_val1_carry__1_i_6_n_1
    SLICE_X2Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.451 r  signal_generator/sine_generator/signal_val1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.451    signal_generator/sine_generator/signal_val1_carry__1_n_1
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.568 r  signal_generator/sine_generator/signal_val1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.568    signal_generator/sine_generator/signal_val1_carry__2_n_1
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.807 r  signal_generator/sine_generator/signal_val1_carry__3/O[2]
                         net (fo=11, routed)          1.416    21.223    signal_generator/sine_generator/signal_val1_carry__3_n_6
    SLICE_X1Y10          LUT2 (Prop_lut2_I1_O)        0.301    21.524 r  signal_generator/sine_generator/signal_val1__38_carry__1_i_3/O
                         net (fo=1, routed)           0.000    21.524    signal_generator/sine_generator/signal_val1__38_carry__1_i_3_n_1
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    21.751 r  signal_generator/sine_generator/signal_val1__38_carry__1/O[1]
                         net (fo=3, routed)           1.113    22.864    signal_generator/sine_generator/signal_val1__38_carry__1_n_7
    SLICE_X7Y10          LUT3 (Prop_lut3_I2_O)        0.303    23.167 r  signal_generator/sine_generator/signal_val1__104_carry__0_i_9/O
                         net (fo=3, routed)           0.825    23.992    signal_generator/sine_generator/signal_val1__104_carry__0_i_9_n_1
    SLICE_X2Y11          LUT5 (Prop_lut5_I4_O)        0.150    24.142 r  signal_generator/sine_generator/signal_val1__104_carry__0_i_2/O
                         net (fo=1, routed)           0.665    24.807    signal_generator/sine_generator/signal_val1__104_carry__0_i_2_n_1
    SLICE_X3Y9           CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622    25.429 r  signal_generator/sine_generator/signal_val1__104_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.429    signal_generator/sine_generator/signal_val1__104_carry__0_n_1
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.651 r  signal_generator/sine_generator/signal_val1__104_carry__1/O[0]
                         net (fo=3, routed)           1.182    26.833    signal_generator/sine_generator/signal_val1__104_carry__1_n_8
    SLICE_X4Y8           LUT4 (Prop_lut4_I0_O)        0.327    27.160 r  signal_generator/sine_generator/signal_val1__148_carry__2_i_4/O
                         net (fo=1, routed)           0.529    27.689    signal_generator/sine_generator/signal_val1__148_carry__2_i_4_n_1
    SLICE_X5Y9           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    28.423 r  signal_generator/sine_generator/signal_val1__148_carry__2/CO[3]
                         net (fo=1, routed)           0.000    28.423    signal_generator/sine_generator/signal_val1__148_carry__2_n_1
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.580 r  signal_generator/sine_generator/signal_val1__148_carry__3/CO[1]
                         net (fo=2, routed)           0.810    29.390    signal_generator/sine_generator/signal_val1__148_carry__3_n_3
    SLICE_X5Y11          LUT4 (Prop_lut4_I0_O)        0.357    29.747 r  signal_generator/sine_generator/signal_val_reg[8]_i_3/O
                         net (fo=11, routed)          0.558    30.304    signal_generator/sine_generator/signal_val_reg[8]_i_3_n_1
    SLICE_X7Y11          LUT6 (Prop_lut6_I5_O)        0.326    30.630 r  signal_generator/sine_generator/signal_val_reg[6]_i_2/O
                         net (fo=3, routed)           0.176    30.806    signal_generator/sine_generator/signal_val_reg[6]_i_2_n_1
    SLICE_X7Y11          LUT5 (Prop_lut5_I0_O)        0.124    30.930 r  signal_generator/sine_generator/signal_val_reg[8]_i_2/O
                         net (fo=2, routed)           0.883    31.813    signal_generator/sine_generator/signal_val_reg[8]_i_2_n_1
    SLICE_X6Y11          LUT6 (Prop_lut6_I4_O)        0.124    31.937 r  signal_generator/sine_generator/signal_val_reg[7]_i_1/O
                         net (fo=1, routed)           0.617    32.554    signal_generator/sine_generator/signal_val_reg[7]_i_1_n_1
    SLICE_X1Y12          LDCE                                         r  signal_generator/sine_generator/signal_val_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_in_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/signal_val_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.261ns  (logic 9.814ns (30.421%)  route 22.447ns (69.579%))
  Logic Levels:           32  (CARRY4=14 LDCE=1 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=5 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_in_reg[3]/G
    SLICE_X13Y3          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  signal_generator/sine_generator/sine_in_reg[3]/Q
                         net (fo=149, routed)         3.486     4.045    signal_generator/sine_generator/sine/Q[3]
    SLICE_X0Y5           LUT4 (Prop_lut4_I2_O)        0.150     4.195 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_170/O
                         net (fo=11, routed)          1.276     5.471    signal_generator/sine_generator/sine/signal_val3__0_carry_i_170_n_1
    SLICE_X4Y3           LUT5 (Prop_lut5_I0_O)        0.354     5.825 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_92/O
                         net (fo=1, routed)           0.637     6.462    signal_generator/sine_generator/sine/signal_val3__0_carry_i_92_n_1
    SLICE_X3Y3           LUT6 (Prop_lut6_I1_O)        0.326     6.788 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_35/O
                         net (fo=1, routed)           0.967     7.755    signal_generator/sine_generator/sine/signal_val3__0_carry_i_35_n_1
    SLICE_X5Y5           LUT6 (Prop_lut6_I5_O)        0.124     7.879 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_16/O
                         net (fo=3, routed)           0.853     8.732    signal_generator/sine_generator/sine/signal_val3__0_carry_i_35_0
    SLICE_X8Y6           LUT6 (Prop_lut6_I1_O)        0.124     8.856 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_9/O
                         net (fo=19, routed)          1.619    10.475    signal_generator/sine_generator/sine_n_2
    SLICE_X8Y10          LUT6 (Prop_lut6_I3_O)        0.124    10.599 r  signal_generator/sine_generator/signal_val3__33_carry_i_1/O
                         net (fo=1, routed)           0.619    11.218    signal_generator/sine_generator/signal_val3__33_carry_i_1_n_1
    SLICE_X11Y7          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.603 r  signal_generator/sine_generator/signal_val3__33_carry/CO[3]
                         net (fo=1, routed)           0.000    11.603    signal_generator/sine_generator/signal_val3__33_carry_n_1
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.717 r  signal_generator/sine_generator/signal_val3__33_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.717    signal_generator/sine_generator/signal_val3__33_carry__0_n_1
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.051 r  signal_generator/sine_generator/signal_val3__33_carry__1/O[1]
                         net (fo=4, routed)           1.006    13.057    signal_generator/sine_generator/signal_val3__33_carry__1_n_7
    SLICE_X8Y9           LUT5 (Prop_lut5_I1_O)        0.331    13.388 r  signal_generator/sine_generator/signal_val3__97_carry__1_i_3/O
                         net (fo=2, routed)           0.859    14.247    signal_generator/sine_generator/signal_val3__97_carry__1_i_3_n_1
    SLICE_X9Y9           LUT5 (Prop_lut5_I4_O)        0.348    14.595 r  signal_generator/sine_generator/signal_val3__97_carry__1_i_7/O
                         net (fo=1, routed)           0.000    14.595    signal_generator/sine_generator/signal_val3__97_carry__1_i_7_n_1
    SLICE_X9Y9           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.175 f  signal_generator/sine_generator/signal_val3__97_carry__1/O[2]
                         net (fo=7, routed)           1.128    16.303    signal_generator/sine_generator/signal_val3__0[14]
    SLICE_X6Y9           LUT1 (Prop_lut1_I0_O)        0.302    16.605 r  signal_generator/sine_generator/i__carry__2_i_2/O
                         net (fo=1, routed)           0.000    16.605    signal_generator/sine_generator/i__carry__2_i_2_n_1
    SLICE_X6Y9           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.985 r  signal_generator/sine_generator/signal_val2_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.985    signal_generator/sine_generator/signal_val2_inferred__0/i__carry__2_n_1
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.204 r  signal_generator/sine_generator/signal_val2_inferred__0/i__carry__3/O[0]
                         net (fo=6, routed)           1.419    18.623    signal_generator/sine_generator/aD2M4dsP[16]
    SLICE_X2Y8           LUT5 (Prop_lut5_I0_O)        0.295    18.918 r  signal_generator/sine_generator/signal_val1_carry__1_i_6/O
                         net (fo=1, routed)           0.000    18.918    signal_generator/sine_generator/signal_val1_carry__1_i_6_n_1
    SLICE_X2Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.451 r  signal_generator/sine_generator/signal_val1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.451    signal_generator/sine_generator/signal_val1_carry__1_n_1
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.568 r  signal_generator/sine_generator/signal_val1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.568    signal_generator/sine_generator/signal_val1_carry__2_n_1
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.807 r  signal_generator/sine_generator/signal_val1_carry__3/O[2]
                         net (fo=11, routed)          1.416    21.223    signal_generator/sine_generator/signal_val1_carry__3_n_6
    SLICE_X1Y10          LUT2 (Prop_lut2_I1_O)        0.301    21.524 r  signal_generator/sine_generator/signal_val1__38_carry__1_i_3/O
                         net (fo=1, routed)           0.000    21.524    signal_generator/sine_generator/signal_val1__38_carry__1_i_3_n_1
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    21.751 r  signal_generator/sine_generator/signal_val1__38_carry__1/O[1]
                         net (fo=3, routed)           1.113    22.864    signal_generator/sine_generator/signal_val1__38_carry__1_n_7
    SLICE_X7Y10          LUT3 (Prop_lut3_I2_O)        0.303    23.167 r  signal_generator/sine_generator/signal_val1__104_carry__0_i_9/O
                         net (fo=3, routed)           0.825    23.992    signal_generator/sine_generator/signal_val1__104_carry__0_i_9_n_1
    SLICE_X2Y11          LUT5 (Prop_lut5_I4_O)        0.150    24.142 r  signal_generator/sine_generator/signal_val1__104_carry__0_i_2/O
                         net (fo=1, routed)           0.665    24.807    signal_generator/sine_generator/signal_val1__104_carry__0_i_2_n_1
    SLICE_X3Y9           CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622    25.429 r  signal_generator/sine_generator/signal_val1__104_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.429    signal_generator/sine_generator/signal_val1__104_carry__0_n_1
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.651 r  signal_generator/sine_generator/signal_val1__104_carry__1/O[0]
                         net (fo=3, routed)           1.182    26.833    signal_generator/sine_generator/signal_val1__104_carry__1_n_8
    SLICE_X4Y8           LUT4 (Prop_lut4_I0_O)        0.327    27.160 r  signal_generator/sine_generator/signal_val1__148_carry__2_i_4/O
                         net (fo=1, routed)           0.529    27.689    signal_generator/sine_generator/signal_val1__148_carry__2_i_4_n_1
    SLICE_X5Y9           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    28.423 r  signal_generator/sine_generator/signal_val1__148_carry__2/CO[3]
                         net (fo=1, routed)           0.000    28.423    signal_generator/sine_generator/signal_val1__148_carry__2_n_1
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.580 r  signal_generator/sine_generator/signal_val1__148_carry__3/CO[1]
                         net (fo=2, routed)           0.810    29.390    signal_generator/sine_generator/signal_val1__148_carry__3_n_3
    SLICE_X5Y11          LUT4 (Prop_lut4_I0_O)        0.357    29.747 r  signal_generator/sine_generator/signal_val_reg[8]_i_3/O
                         net (fo=11, routed)          0.894    30.640    signal_generator/sine_generator/signal_val_reg[8]_i_3_n_1
    SLICE_X7Y9           LUT6 (Prop_lut6_I0_O)        0.326    30.966 r  signal_generator/sine_generator/signal_val_reg[4]_i_3/O
                         net (fo=1, routed)           0.433    31.399    signal_generator/sine_generator/signal_val10_in[4]
    SLICE_X7Y9           LUT3 (Prop_lut3_I1_O)        0.150    31.549 r  signal_generator/sine_generator/signal_val_reg[4]_i_1/O
                         net (fo=1, routed)           0.712    32.261    signal_generator/sine_generator/signal_val_reg[4]_i_1_n_1
    SLICE_X6Y9           LDCE                                         r  signal_generator/sine_generator/signal_val_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_in_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/signal_val_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.919ns  (logic 9.692ns (30.364%)  route 22.227ns (69.636%))
  Logic Levels:           31  (CARRY4=14 LDCE=1 LUT1=1 LUT2=1 LUT3=1 LUT4=3 LUT5=6 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_in_reg[3]/G
    SLICE_X13Y3          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  signal_generator/sine_generator/sine_in_reg[3]/Q
                         net (fo=149, routed)         3.486     4.045    signal_generator/sine_generator/sine/Q[3]
    SLICE_X0Y5           LUT4 (Prop_lut4_I2_O)        0.150     4.195 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_170/O
                         net (fo=11, routed)          1.276     5.471    signal_generator/sine_generator/sine/signal_val3__0_carry_i_170_n_1
    SLICE_X4Y3           LUT5 (Prop_lut5_I0_O)        0.354     5.825 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_92/O
                         net (fo=1, routed)           0.637     6.462    signal_generator/sine_generator/sine/signal_val3__0_carry_i_92_n_1
    SLICE_X3Y3           LUT6 (Prop_lut6_I1_O)        0.326     6.788 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_35/O
                         net (fo=1, routed)           0.967     7.755    signal_generator/sine_generator/sine/signal_val3__0_carry_i_35_n_1
    SLICE_X5Y5           LUT6 (Prop_lut6_I5_O)        0.124     7.879 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_16/O
                         net (fo=3, routed)           0.853     8.732    signal_generator/sine_generator/sine/signal_val3__0_carry_i_35_0
    SLICE_X8Y6           LUT6 (Prop_lut6_I1_O)        0.124     8.856 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_9/O
                         net (fo=19, routed)          1.619    10.475    signal_generator/sine_generator/sine_n_2
    SLICE_X8Y10          LUT6 (Prop_lut6_I3_O)        0.124    10.599 r  signal_generator/sine_generator/signal_val3__33_carry_i_1/O
                         net (fo=1, routed)           0.619    11.218    signal_generator/sine_generator/signal_val3__33_carry_i_1_n_1
    SLICE_X11Y7          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.603 r  signal_generator/sine_generator/signal_val3__33_carry/CO[3]
                         net (fo=1, routed)           0.000    11.603    signal_generator/sine_generator/signal_val3__33_carry_n_1
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.717 r  signal_generator/sine_generator/signal_val3__33_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.717    signal_generator/sine_generator/signal_val3__33_carry__0_n_1
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.051 r  signal_generator/sine_generator/signal_val3__33_carry__1/O[1]
                         net (fo=4, routed)           1.006    13.057    signal_generator/sine_generator/signal_val3__33_carry__1_n_7
    SLICE_X8Y9           LUT5 (Prop_lut5_I1_O)        0.331    13.388 r  signal_generator/sine_generator/signal_val3__97_carry__1_i_3/O
                         net (fo=2, routed)           0.859    14.247    signal_generator/sine_generator/signal_val3__97_carry__1_i_3_n_1
    SLICE_X9Y9           LUT5 (Prop_lut5_I4_O)        0.348    14.595 r  signal_generator/sine_generator/signal_val3__97_carry__1_i_7/O
                         net (fo=1, routed)           0.000    14.595    signal_generator/sine_generator/signal_val3__97_carry__1_i_7_n_1
    SLICE_X9Y9           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.175 f  signal_generator/sine_generator/signal_val3__97_carry__1/O[2]
                         net (fo=7, routed)           1.128    16.303    signal_generator/sine_generator/signal_val3__0[14]
    SLICE_X6Y9           LUT1 (Prop_lut1_I0_O)        0.302    16.605 r  signal_generator/sine_generator/i__carry__2_i_2/O
                         net (fo=1, routed)           0.000    16.605    signal_generator/sine_generator/i__carry__2_i_2_n_1
    SLICE_X6Y9           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.985 r  signal_generator/sine_generator/signal_val2_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.985    signal_generator/sine_generator/signal_val2_inferred__0/i__carry__2_n_1
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.204 r  signal_generator/sine_generator/signal_val2_inferred__0/i__carry__3/O[0]
                         net (fo=6, routed)           1.419    18.623    signal_generator/sine_generator/aD2M4dsP[16]
    SLICE_X2Y8           LUT5 (Prop_lut5_I0_O)        0.295    18.918 r  signal_generator/sine_generator/signal_val1_carry__1_i_6/O
                         net (fo=1, routed)           0.000    18.918    signal_generator/sine_generator/signal_val1_carry__1_i_6_n_1
    SLICE_X2Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.451 r  signal_generator/sine_generator/signal_val1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.451    signal_generator/sine_generator/signal_val1_carry__1_n_1
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.568 r  signal_generator/sine_generator/signal_val1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.568    signal_generator/sine_generator/signal_val1_carry__2_n_1
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.807 r  signal_generator/sine_generator/signal_val1_carry__3/O[2]
                         net (fo=11, routed)          1.416    21.223    signal_generator/sine_generator/signal_val1_carry__3_n_6
    SLICE_X1Y10          LUT2 (Prop_lut2_I1_O)        0.301    21.524 r  signal_generator/sine_generator/signal_val1__38_carry__1_i_3/O
                         net (fo=1, routed)           0.000    21.524    signal_generator/sine_generator/signal_val1__38_carry__1_i_3_n_1
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    21.751 r  signal_generator/sine_generator/signal_val1__38_carry__1/O[1]
                         net (fo=3, routed)           1.113    22.864    signal_generator/sine_generator/signal_val1__38_carry__1_n_7
    SLICE_X7Y10          LUT3 (Prop_lut3_I2_O)        0.303    23.167 r  signal_generator/sine_generator/signal_val1__104_carry__0_i_9/O
                         net (fo=3, routed)           0.825    23.992    signal_generator/sine_generator/signal_val1__104_carry__0_i_9_n_1
    SLICE_X2Y11          LUT5 (Prop_lut5_I4_O)        0.150    24.142 r  signal_generator/sine_generator/signal_val1__104_carry__0_i_2/O
                         net (fo=1, routed)           0.665    24.807    signal_generator/sine_generator/signal_val1__104_carry__0_i_2_n_1
    SLICE_X3Y9           CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622    25.429 r  signal_generator/sine_generator/signal_val1__104_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.429    signal_generator/sine_generator/signal_val1__104_carry__0_n_1
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.651 r  signal_generator/sine_generator/signal_val1__104_carry__1/O[0]
                         net (fo=3, routed)           1.182    26.833    signal_generator/sine_generator/signal_val1__104_carry__1_n_8
    SLICE_X4Y8           LUT4 (Prop_lut4_I0_O)        0.327    27.160 r  signal_generator/sine_generator/signal_val1__148_carry__2_i_4/O
                         net (fo=1, routed)           0.529    27.689    signal_generator/sine_generator/signal_val1__148_carry__2_i_4_n_1
    SLICE_X5Y9           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    28.423 r  signal_generator/sine_generator/signal_val1__148_carry__2/CO[3]
                         net (fo=1, routed)           0.000    28.423    signal_generator/sine_generator/signal_val1__148_carry__2_n_1
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.580 r  signal_generator/sine_generator/signal_val1__148_carry__3/CO[1]
                         net (fo=2, routed)           0.810    29.390    signal_generator/sine_generator/signal_val1__148_carry__3_n_3
    SLICE_X5Y11          LUT4 (Prop_lut4_I0_O)        0.357    29.747 r  signal_generator/sine_generator/signal_val_reg[8]_i_3/O
                         net (fo=11, routed)          1.073    30.820    signal_generator/sine_generator/signal_val_reg[8]_i_3_n_1
    SLICE_X9Y11          LUT5 (Prop_lut5_I0_O)        0.354    31.174 r  signal_generator/sine_generator/signal_val_reg[2]_i_1/O
                         net (fo=1, routed)           0.745    31.919    signal_generator/sine_generator/signal_val_reg[2]_i_1_n_1
    SLICE_X9Y10          LDCE                                         r  signal_generator/sine_generator/signal_val_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_in_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/signal_val_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.915ns  (logic 9.788ns (30.669%)  route 22.127ns (69.331%))
  Logic Levels:           32  (CARRY4=14 LDCE=1 LUT1=1 LUT2=1 LUT3=1 LUT4=3 LUT5=5 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_in_reg[3]/G
    SLICE_X13Y3          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  signal_generator/sine_generator/sine_in_reg[3]/Q
                         net (fo=149, routed)         3.486     4.045    signal_generator/sine_generator/sine/Q[3]
    SLICE_X0Y5           LUT4 (Prop_lut4_I2_O)        0.150     4.195 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_170/O
                         net (fo=11, routed)          1.276     5.471    signal_generator/sine_generator/sine/signal_val3__0_carry_i_170_n_1
    SLICE_X4Y3           LUT5 (Prop_lut5_I0_O)        0.354     5.825 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_92/O
                         net (fo=1, routed)           0.637     6.462    signal_generator/sine_generator/sine/signal_val3__0_carry_i_92_n_1
    SLICE_X3Y3           LUT6 (Prop_lut6_I1_O)        0.326     6.788 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_35/O
                         net (fo=1, routed)           0.967     7.755    signal_generator/sine_generator/sine/signal_val3__0_carry_i_35_n_1
    SLICE_X5Y5           LUT6 (Prop_lut6_I5_O)        0.124     7.879 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_16/O
                         net (fo=3, routed)           0.853     8.732    signal_generator/sine_generator/sine/signal_val3__0_carry_i_35_0
    SLICE_X8Y6           LUT6 (Prop_lut6_I1_O)        0.124     8.856 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_9/O
                         net (fo=19, routed)          1.619    10.475    signal_generator/sine_generator/sine_n_2
    SLICE_X8Y10          LUT6 (Prop_lut6_I3_O)        0.124    10.599 r  signal_generator/sine_generator/signal_val3__33_carry_i_1/O
                         net (fo=1, routed)           0.619    11.218    signal_generator/sine_generator/signal_val3__33_carry_i_1_n_1
    SLICE_X11Y7          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.603 r  signal_generator/sine_generator/signal_val3__33_carry/CO[3]
                         net (fo=1, routed)           0.000    11.603    signal_generator/sine_generator/signal_val3__33_carry_n_1
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.717 r  signal_generator/sine_generator/signal_val3__33_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.717    signal_generator/sine_generator/signal_val3__33_carry__0_n_1
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.051 r  signal_generator/sine_generator/signal_val3__33_carry__1/O[1]
                         net (fo=4, routed)           1.006    13.057    signal_generator/sine_generator/signal_val3__33_carry__1_n_7
    SLICE_X8Y9           LUT5 (Prop_lut5_I1_O)        0.331    13.388 r  signal_generator/sine_generator/signal_val3__97_carry__1_i_3/O
                         net (fo=2, routed)           0.859    14.247    signal_generator/sine_generator/signal_val3__97_carry__1_i_3_n_1
    SLICE_X9Y9           LUT5 (Prop_lut5_I4_O)        0.348    14.595 r  signal_generator/sine_generator/signal_val3__97_carry__1_i_7/O
                         net (fo=1, routed)           0.000    14.595    signal_generator/sine_generator/signal_val3__97_carry__1_i_7_n_1
    SLICE_X9Y9           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.175 f  signal_generator/sine_generator/signal_val3__97_carry__1/O[2]
                         net (fo=7, routed)           1.128    16.303    signal_generator/sine_generator/signal_val3__0[14]
    SLICE_X6Y9           LUT1 (Prop_lut1_I0_O)        0.302    16.605 r  signal_generator/sine_generator/i__carry__2_i_2/O
                         net (fo=1, routed)           0.000    16.605    signal_generator/sine_generator/i__carry__2_i_2_n_1
    SLICE_X6Y9           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.985 r  signal_generator/sine_generator/signal_val2_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.985    signal_generator/sine_generator/signal_val2_inferred__0/i__carry__2_n_1
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.204 r  signal_generator/sine_generator/signal_val2_inferred__0/i__carry__3/O[0]
                         net (fo=6, routed)           1.419    18.623    signal_generator/sine_generator/aD2M4dsP[16]
    SLICE_X2Y8           LUT5 (Prop_lut5_I0_O)        0.295    18.918 r  signal_generator/sine_generator/signal_val1_carry__1_i_6/O
                         net (fo=1, routed)           0.000    18.918    signal_generator/sine_generator/signal_val1_carry__1_i_6_n_1
    SLICE_X2Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.451 r  signal_generator/sine_generator/signal_val1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.451    signal_generator/sine_generator/signal_val1_carry__1_n_1
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.568 r  signal_generator/sine_generator/signal_val1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.568    signal_generator/sine_generator/signal_val1_carry__2_n_1
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.807 r  signal_generator/sine_generator/signal_val1_carry__3/O[2]
                         net (fo=11, routed)          1.416    21.223    signal_generator/sine_generator/signal_val1_carry__3_n_6
    SLICE_X1Y10          LUT2 (Prop_lut2_I1_O)        0.301    21.524 r  signal_generator/sine_generator/signal_val1__38_carry__1_i_3/O
                         net (fo=1, routed)           0.000    21.524    signal_generator/sine_generator/signal_val1__38_carry__1_i_3_n_1
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    21.751 r  signal_generator/sine_generator/signal_val1__38_carry__1/O[1]
                         net (fo=3, routed)           1.113    22.864    signal_generator/sine_generator/signal_val1__38_carry__1_n_7
    SLICE_X7Y10          LUT3 (Prop_lut3_I2_O)        0.303    23.167 r  signal_generator/sine_generator/signal_val1__104_carry__0_i_9/O
                         net (fo=3, routed)           0.825    23.992    signal_generator/sine_generator/signal_val1__104_carry__0_i_9_n_1
    SLICE_X2Y11          LUT5 (Prop_lut5_I4_O)        0.150    24.142 r  signal_generator/sine_generator/signal_val1__104_carry__0_i_2/O
                         net (fo=1, routed)           0.665    24.807    signal_generator/sine_generator/signal_val1__104_carry__0_i_2_n_1
    SLICE_X3Y9           CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622    25.429 r  signal_generator/sine_generator/signal_val1__104_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.429    signal_generator/sine_generator/signal_val1__104_carry__0_n_1
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.651 r  signal_generator/sine_generator/signal_val1__104_carry__1/O[0]
                         net (fo=3, routed)           1.182    26.833    signal_generator/sine_generator/signal_val1__104_carry__1_n_8
    SLICE_X4Y8           LUT4 (Prop_lut4_I0_O)        0.327    27.160 r  signal_generator/sine_generator/signal_val1__148_carry__2_i_4/O
                         net (fo=1, routed)           0.529    27.689    signal_generator/sine_generator/signal_val1__148_carry__2_i_4_n_1
    SLICE_X5Y9           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    28.423 r  signal_generator/sine_generator/signal_val1__148_carry__2/CO[3]
                         net (fo=1, routed)           0.000    28.423    signal_generator/sine_generator/signal_val1__148_carry__2_n_1
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.580 r  signal_generator/sine_generator/signal_val1__148_carry__3/CO[1]
                         net (fo=2, routed)           0.810    29.390    signal_generator/sine_generator/signal_val1__148_carry__3_n_3
    SLICE_X5Y11          LUT4 (Prop_lut4_I0_O)        0.357    29.747 r  signal_generator/sine_generator/signal_val_reg[8]_i_3/O
                         net (fo=11, routed)          0.558    30.304    signal_generator/sine_generator/signal_val_reg[8]_i_3_n_1
    SLICE_X7Y11          LUT6 (Prop_lut6_I5_O)        0.326    30.630 r  signal_generator/sine_generator/signal_val_reg[6]_i_2/O
                         net (fo=3, routed)           0.455    31.085    signal_generator/sine_generator/signal_val_reg[6]_i_2_n_1
    SLICE_X7Y11          LUT6 (Prop_lut6_I1_O)        0.124    31.209 r  signal_generator/sine_generator/signal_val_reg[6]_i_1/O
                         net (fo=1, routed)           0.706    31.915    signal_generator/sine_generator/signal_val_reg[6]_i_1_n_1
    SLICE_X8Y9           LDCE                                         r  signal_generator/sine_generator/signal_val_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_in_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/signal_val_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.779ns  (logic 9.664ns (30.410%)  route 22.115ns (69.590%))
  Logic Levels:           31  (CARRY4=14 LDCE=1 LUT1=1 LUT2=1 LUT3=1 LUT4=4 LUT5=5 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_in_reg[3]/G
    SLICE_X13Y3          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  signal_generator/sine_generator/sine_in_reg[3]/Q
                         net (fo=149, routed)         3.486     4.045    signal_generator/sine_generator/sine/Q[3]
    SLICE_X0Y5           LUT4 (Prop_lut4_I2_O)        0.150     4.195 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_170/O
                         net (fo=11, routed)          1.276     5.471    signal_generator/sine_generator/sine/signal_val3__0_carry_i_170_n_1
    SLICE_X4Y3           LUT5 (Prop_lut5_I0_O)        0.354     5.825 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_92/O
                         net (fo=1, routed)           0.637     6.462    signal_generator/sine_generator/sine/signal_val3__0_carry_i_92_n_1
    SLICE_X3Y3           LUT6 (Prop_lut6_I1_O)        0.326     6.788 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_35/O
                         net (fo=1, routed)           0.967     7.755    signal_generator/sine_generator/sine/signal_val3__0_carry_i_35_n_1
    SLICE_X5Y5           LUT6 (Prop_lut6_I5_O)        0.124     7.879 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_16/O
                         net (fo=3, routed)           0.853     8.732    signal_generator/sine_generator/sine/signal_val3__0_carry_i_35_0
    SLICE_X8Y6           LUT6 (Prop_lut6_I1_O)        0.124     8.856 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_9/O
                         net (fo=19, routed)          1.619    10.475    signal_generator/sine_generator/sine_n_2
    SLICE_X8Y10          LUT6 (Prop_lut6_I3_O)        0.124    10.599 r  signal_generator/sine_generator/signal_val3__33_carry_i_1/O
                         net (fo=1, routed)           0.619    11.218    signal_generator/sine_generator/signal_val3__33_carry_i_1_n_1
    SLICE_X11Y7          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.603 r  signal_generator/sine_generator/signal_val3__33_carry/CO[3]
                         net (fo=1, routed)           0.000    11.603    signal_generator/sine_generator/signal_val3__33_carry_n_1
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.717 r  signal_generator/sine_generator/signal_val3__33_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.717    signal_generator/sine_generator/signal_val3__33_carry__0_n_1
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.051 r  signal_generator/sine_generator/signal_val3__33_carry__1/O[1]
                         net (fo=4, routed)           1.006    13.057    signal_generator/sine_generator/signal_val3__33_carry__1_n_7
    SLICE_X8Y9           LUT5 (Prop_lut5_I1_O)        0.331    13.388 r  signal_generator/sine_generator/signal_val3__97_carry__1_i_3/O
                         net (fo=2, routed)           0.859    14.247    signal_generator/sine_generator/signal_val3__97_carry__1_i_3_n_1
    SLICE_X9Y9           LUT5 (Prop_lut5_I4_O)        0.348    14.595 r  signal_generator/sine_generator/signal_val3__97_carry__1_i_7/O
                         net (fo=1, routed)           0.000    14.595    signal_generator/sine_generator/signal_val3__97_carry__1_i_7_n_1
    SLICE_X9Y9           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.175 f  signal_generator/sine_generator/signal_val3__97_carry__1/O[2]
                         net (fo=7, routed)           1.128    16.303    signal_generator/sine_generator/signal_val3__0[14]
    SLICE_X6Y9           LUT1 (Prop_lut1_I0_O)        0.302    16.605 r  signal_generator/sine_generator/i__carry__2_i_2/O
                         net (fo=1, routed)           0.000    16.605    signal_generator/sine_generator/i__carry__2_i_2_n_1
    SLICE_X6Y9           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.985 r  signal_generator/sine_generator/signal_val2_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.985    signal_generator/sine_generator/signal_val2_inferred__0/i__carry__2_n_1
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.204 r  signal_generator/sine_generator/signal_val2_inferred__0/i__carry__3/O[0]
                         net (fo=6, routed)           1.419    18.623    signal_generator/sine_generator/aD2M4dsP[16]
    SLICE_X2Y8           LUT5 (Prop_lut5_I0_O)        0.295    18.918 r  signal_generator/sine_generator/signal_val1_carry__1_i_6/O
                         net (fo=1, routed)           0.000    18.918    signal_generator/sine_generator/signal_val1_carry__1_i_6_n_1
    SLICE_X2Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.451 r  signal_generator/sine_generator/signal_val1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.451    signal_generator/sine_generator/signal_val1_carry__1_n_1
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.568 r  signal_generator/sine_generator/signal_val1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.568    signal_generator/sine_generator/signal_val1_carry__2_n_1
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.807 r  signal_generator/sine_generator/signal_val1_carry__3/O[2]
                         net (fo=11, routed)          1.416    21.223    signal_generator/sine_generator/signal_val1_carry__3_n_6
    SLICE_X1Y10          LUT2 (Prop_lut2_I1_O)        0.301    21.524 r  signal_generator/sine_generator/signal_val1__38_carry__1_i_3/O
                         net (fo=1, routed)           0.000    21.524    signal_generator/sine_generator/signal_val1__38_carry__1_i_3_n_1
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    21.751 r  signal_generator/sine_generator/signal_val1__38_carry__1/O[1]
                         net (fo=3, routed)           1.113    22.864    signal_generator/sine_generator/signal_val1__38_carry__1_n_7
    SLICE_X7Y10          LUT3 (Prop_lut3_I2_O)        0.303    23.167 r  signal_generator/sine_generator/signal_val1__104_carry__0_i_9/O
                         net (fo=3, routed)           0.825    23.992    signal_generator/sine_generator/signal_val1__104_carry__0_i_9_n_1
    SLICE_X2Y11          LUT5 (Prop_lut5_I4_O)        0.150    24.142 r  signal_generator/sine_generator/signal_val1__104_carry__0_i_2/O
                         net (fo=1, routed)           0.665    24.807    signal_generator/sine_generator/signal_val1__104_carry__0_i_2_n_1
    SLICE_X3Y9           CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622    25.429 r  signal_generator/sine_generator/signal_val1__104_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.429    signal_generator/sine_generator/signal_val1__104_carry__0_n_1
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.651 r  signal_generator/sine_generator/signal_val1__104_carry__1/O[0]
                         net (fo=3, routed)           1.182    26.833    signal_generator/sine_generator/signal_val1__104_carry__1_n_8
    SLICE_X4Y8           LUT4 (Prop_lut4_I0_O)        0.327    27.160 r  signal_generator/sine_generator/signal_val1__148_carry__2_i_4/O
                         net (fo=1, routed)           0.529    27.689    signal_generator/sine_generator/signal_val1__148_carry__2_i_4_n_1
    SLICE_X5Y9           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    28.423 r  signal_generator/sine_generator/signal_val1__148_carry__2/CO[3]
                         net (fo=1, routed)           0.000    28.423    signal_generator/sine_generator/signal_val1__148_carry__2_n_1
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.580 r  signal_generator/sine_generator/signal_val1__148_carry__3/CO[1]
                         net (fo=2, routed)           0.810    29.390    signal_generator/sine_generator/signal_val1__148_carry__3_n_3
    SLICE_X5Y11          LUT4 (Prop_lut4_I0_O)        0.357    29.747 r  signal_generator/sine_generator/signal_val_reg[8]_i_3/O
                         net (fo=11, routed)          1.073    30.820    signal_generator/sine_generator/signal_val_reg[8]_i_3_n_1
    SLICE_X9Y11          LUT4 (Prop_lut4_I0_O)        0.326    31.146 r  signal_generator/sine_generator/signal_val_reg[1]_i_1/O
                         net (fo=1, routed)           0.633    31.779    signal_generator/sine_generator/signal_val_reg[1]_i_1_n_1
    SLICE_X9Y10          LDCE                                         r  signal_generator/sine_generator/signal_val_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_in_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/signal_val_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.623ns  (logic 9.788ns (30.953%)  route 21.835ns (69.047%))
  Logic Levels:           32  (CARRY4=14 LDCE=1 LUT1=1 LUT2=1 LUT3=1 LUT4=3 LUT5=6 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_in_reg[3]/G
    SLICE_X13Y3          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  signal_generator/sine_generator/sine_in_reg[3]/Q
                         net (fo=149, routed)         3.486     4.045    signal_generator/sine_generator/sine/Q[3]
    SLICE_X0Y5           LUT4 (Prop_lut4_I2_O)        0.150     4.195 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_170/O
                         net (fo=11, routed)          1.276     5.471    signal_generator/sine_generator/sine/signal_val3__0_carry_i_170_n_1
    SLICE_X4Y3           LUT5 (Prop_lut5_I0_O)        0.354     5.825 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_92/O
                         net (fo=1, routed)           0.637     6.462    signal_generator/sine_generator/sine/signal_val3__0_carry_i_92_n_1
    SLICE_X3Y3           LUT6 (Prop_lut6_I1_O)        0.326     6.788 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_35/O
                         net (fo=1, routed)           0.967     7.755    signal_generator/sine_generator/sine/signal_val3__0_carry_i_35_n_1
    SLICE_X5Y5           LUT6 (Prop_lut6_I5_O)        0.124     7.879 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_16/O
                         net (fo=3, routed)           0.853     8.732    signal_generator/sine_generator/sine/signal_val3__0_carry_i_35_0
    SLICE_X8Y6           LUT6 (Prop_lut6_I1_O)        0.124     8.856 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_9/O
                         net (fo=19, routed)          1.619    10.475    signal_generator/sine_generator/sine_n_2
    SLICE_X8Y10          LUT6 (Prop_lut6_I3_O)        0.124    10.599 r  signal_generator/sine_generator/signal_val3__33_carry_i_1/O
                         net (fo=1, routed)           0.619    11.218    signal_generator/sine_generator/signal_val3__33_carry_i_1_n_1
    SLICE_X11Y7          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.603 r  signal_generator/sine_generator/signal_val3__33_carry/CO[3]
                         net (fo=1, routed)           0.000    11.603    signal_generator/sine_generator/signal_val3__33_carry_n_1
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.717 r  signal_generator/sine_generator/signal_val3__33_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.717    signal_generator/sine_generator/signal_val3__33_carry__0_n_1
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.051 r  signal_generator/sine_generator/signal_val3__33_carry__1/O[1]
                         net (fo=4, routed)           1.006    13.057    signal_generator/sine_generator/signal_val3__33_carry__1_n_7
    SLICE_X8Y9           LUT5 (Prop_lut5_I1_O)        0.331    13.388 r  signal_generator/sine_generator/signal_val3__97_carry__1_i_3/O
                         net (fo=2, routed)           0.859    14.247    signal_generator/sine_generator/signal_val3__97_carry__1_i_3_n_1
    SLICE_X9Y9           LUT5 (Prop_lut5_I4_O)        0.348    14.595 r  signal_generator/sine_generator/signal_val3__97_carry__1_i_7/O
                         net (fo=1, routed)           0.000    14.595    signal_generator/sine_generator/signal_val3__97_carry__1_i_7_n_1
    SLICE_X9Y9           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.175 f  signal_generator/sine_generator/signal_val3__97_carry__1/O[2]
                         net (fo=7, routed)           1.128    16.303    signal_generator/sine_generator/signal_val3__0[14]
    SLICE_X6Y9           LUT1 (Prop_lut1_I0_O)        0.302    16.605 r  signal_generator/sine_generator/i__carry__2_i_2/O
                         net (fo=1, routed)           0.000    16.605    signal_generator/sine_generator/i__carry__2_i_2_n_1
    SLICE_X6Y9           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.985 r  signal_generator/sine_generator/signal_val2_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.985    signal_generator/sine_generator/signal_val2_inferred__0/i__carry__2_n_1
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.204 r  signal_generator/sine_generator/signal_val2_inferred__0/i__carry__3/O[0]
                         net (fo=6, routed)           1.419    18.623    signal_generator/sine_generator/aD2M4dsP[16]
    SLICE_X2Y8           LUT5 (Prop_lut5_I0_O)        0.295    18.918 r  signal_generator/sine_generator/signal_val1_carry__1_i_6/O
                         net (fo=1, routed)           0.000    18.918    signal_generator/sine_generator/signal_val1_carry__1_i_6_n_1
    SLICE_X2Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.451 r  signal_generator/sine_generator/signal_val1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.451    signal_generator/sine_generator/signal_val1_carry__1_n_1
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.568 r  signal_generator/sine_generator/signal_val1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.568    signal_generator/sine_generator/signal_val1_carry__2_n_1
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.807 r  signal_generator/sine_generator/signal_val1_carry__3/O[2]
                         net (fo=11, routed)          1.416    21.223    signal_generator/sine_generator/signal_val1_carry__3_n_6
    SLICE_X1Y10          LUT2 (Prop_lut2_I1_O)        0.301    21.524 r  signal_generator/sine_generator/signal_val1__38_carry__1_i_3/O
                         net (fo=1, routed)           0.000    21.524    signal_generator/sine_generator/signal_val1__38_carry__1_i_3_n_1
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    21.751 r  signal_generator/sine_generator/signal_val1__38_carry__1/O[1]
                         net (fo=3, routed)           1.113    22.864    signal_generator/sine_generator/signal_val1__38_carry__1_n_7
    SLICE_X7Y10          LUT3 (Prop_lut3_I2_O)        0.303    23.167 r  signal_generator/sine_generator/signal_val1__104_carry__0_i_9/O
                         net (fo=3, routed)           0.825    23.992    signal_generator/sine_generator/signal_val1__104_carry__0_i_9_n_1
    SLICE_X2Y11          LUT5 (Prop_lut5_I4_O)        0.150    24.142 r  signal_generator/sine_generator/signal_val1__104_carry__0_i_2/O
                         net (fo=1, routed)           0.665    24.807    signal_generator/sine_generator/signal_val1__104_carry__0_i_2_n_1
    SLICE_X3Y9           CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622    25.429 r  signal_generator/sine_generator/signal_val1__104_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.429    signal_generator/sine_generator/signal_val1__104_carry__0_n_1
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.651 r  signal_generator/sine_generator/signal_val1__104_carry__1/O[0]
                         net (fo=3, routed)           1.182    26.833    signal_generator/sine_generator/signal_val1__104_carry__1_n_8
    SLICE_X4Y8           LUT4 (Prop_lut4_I0_O)        0.327    27.160 r  signal_generator/sine_generator/signal_val1__148_carry__2_i_4/O
                         net (fo=1, routed)           0.529    27.689    signal_generator/sine_generator/signal_val1__148_carry__2_i_4_n_1
    SLICE_X5Y9           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    28.423 r  signal_generator/sine_generator/signal_val1__148_carry__2/CO[3]
                         net (fo=1, routed)           0.000    28.423    signal_generator/sine_generator/signal_val1__148_carry__2_n_1
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.580 r  signal_generator/sine_generator/signal_val1__148_carry__3/CO[1]
                         net (fo=2, routed)           0.810    29.390    signal_generator/sine_generator/signal_val1__148_carry__3_n_3
    SLICE_X5Y11          LUT4 (Prop_lut4_I0_O)        0.357    29.747 r  signal_generator/sine_generator/signal_val_reg[8]_i_3/O
                         net (fo=11, routed)          0.558    30.304    signal_generator/sine_generator/signal_val_reg[8]_i_3_n_1
    SLICE_X7Y11          LUT6 (Prop_lut6_I5_O)        0.326    30.630 r  signal_generator/sine_generator/signal_val_reg[6]_i_2/O
                         net (fo=3, routed)           0.171    30.801    signal_generator/sine_generator/signal_val_reg[6]_i_2_n_1
    SLICE_X7Y11          LUT5 (Prop_lut5_I3_O)        0.124    30.925 r  signal_generator/sine_generator/signal_val_reg[5]_i_1/O
                         net (fo=1, routed)           0.697    31.622    signal_generator/sine_generator/signal_val_reg[5]_i_1_n_1
    SLICE_X8Y9           LDCE                                         r  signal_generator/sine_generator/signal_val_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_in_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/signal_val_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.541ns  (logic 9.664ns (30.639%)  route 21.877ns (69.361%))
  Logic Levels:           31  (CARRY4=14 LDCE=1 LUT1=1 LUT2=1 LUT3=1 LUT4=3 LUT5=5 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_in_reg[3]/G
    SLICE_X13Y3          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  signal_generator/sine_generator/sine_in_reg[3]/Q
                         net (fo=149, routed)         3.486     4.045    signal_generator/sine_generator/sine/Q[3]
    SLICE_X0Y5           LUT4 (Prop_lut4_I2_O)        0.150     4.195 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_170/O
                         net (fo=11, routed)          1.276     5.471    signal_generator/sine_generator/sine/signal_val3__0_carry_i_170_n_1
    SLICE_X4Y3           LUT5 (Prop_lut5_I0_O)        0.354     5.825 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_92/O
                         net (fo=1, routed)           0.637     6.462    signal_generator/sine_generator/sine/signal_val3__0_carry_i_92_n_1
    SLICE_X3Y3           LUT6 (Prop_lut6_I1_O)        0.326     6.788 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_35/O
                         net (fo=1, routed)           0.967     7.755    signal_generator/sine_generator/sine/signal_val3__0_carry_i_35_n_1
    SLICE_X5Y5           LUT6 (Prop_lut6_I5_O)        0.124     7.879 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_16/O
                         net (fo=3, routed)           0.853     8.732    signal_generator/sine_generator/sine/signal_val3__0_carry_i_35_0
    SLICE_X8Y6           LUT6 (Prop_lut6_I1_O)        0.124     8.856 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_9/O
                         net (fo=19, routed)          1.619    10.475    signal_generator/sine_generator/sine_n_2
    SLICE_X8Y10          LUT6 (Prop_lut6_I3_O)        0.124    10.599 r  signal_generator/sine_generator/signal_val3__33_carry_i_1/O
                         net (fo=1, routed)           0.619    11.218    signal_generator/sine_generator/signal_val3__33_carry_i_1_n_1
    SLICE_X11Y7          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.603 r  signal_generator/sine_generator/signal_val3__33_carry/CO[3]
                         net (fo=1, routed)           0.000    11.603    signal_generator/sine_generator/signal_val3__33_carry_n_1
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.717 r  signal_generator/sine_generator/signal_val3__33_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.717    signal_generator/sine_generator/signal_val3__33_carry__0_n_1
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.051 r  signal_generator/sine_generator/signal_val3__33_carry__1/O[1]
                         net (fo=4, routed)           1.006    13.057    signal_generator/sine_generator/signal_val3__33_carry__1_n_7
    SLICE_X8Y9           LUT5 (Prop_lut5_I1_O)        0.331    13.388 r  signal_generator/sine_generator/signal_val3__97_carry__1_i_3/O
                         net (fo=2, routed)           0.859    14.247    signal_generator/sine_generator/signal_val3__97_carry__1_i_3_n_1
    SLICE_X9Y9           LUT5 (Prop_lut5_I4_O)        0.348    14.595 r  signal_generator/sine_generator/signal_val3__97_carry__1_i_7/O
                         net (fo=1, routed)           0.000    14.595    signal_generator/sine_generator/signal_val3__97_carry__1_i_7_n_1
    SLICE_X9Y9           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.175 f  signal_generator/sine_generator/signal_val3__97_carry__1/O[2]
                         net (fo=7, routed)           1.128    16.303    signal_generator/sine_generator/signal_val3__0[14]
    SLICE_X6Y9           LUT1 (Prop_lut1_I0_O)        0.302    16.605 r  signal_generator/sine_generator/i__carry__2_i_2/O
                         net (fo=1, routed)           0.000    16.605    signal_generator/sine_generator/i__carry__2_i_2_n_1
    SLICE_X6Y9           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.985 r  signal_generator/sine_generator/signal_val2_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.985    signal_generator/sine_generator/signal_val2_inferred__0/i__carry__2_n_1
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.204 r  signal_generator/sine_generator/signal_val2_inferred__0/i__carry__3/O[0]
                         net (fo=6, routed)           1.419    18.623    signal_generator/sine_generator/aD2M4dsP[16]
    SLICE_X2Y8           LUT5 (Prop_lut5_I0_O)        0.295    18.918 r  signal_generator/sine_generator/signal_val1_carry__1_i_6/O
                         net (fo=1, routed)           0.000    18.918    signal_generator/sine_generator/signal_val1_carry__1_i_6_n_1
    SLICE_X2Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.451 r  signal_generator/sine_generator/signal_val1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.451    signal_generator/sine_generator/signal_val1_carry__1_n_1
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.568 r  signal_generator/sine_generator/signal_val1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.568    signal_generator/sine_generator/signal_val1_carry__2_n_1
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.807 r  signal_generator/sine_generator/signal_val1_carry__3/O[2]
                         net (fo=11, routed)          1.416    21.223    signal_generator/sine_generator/signal_val1_carry__3_n_6
    SLICE_X1Y10          LUT2 (Prop_lut2_I1_O)        0.301    21.524 r  signal_generator/sine_generator/signal_val1__38_carry__1_i_3/O
                         net (fo=1, routed)           0.000    21.524    signal_generator/sine_generator/signal_val1__38_carry__1_i_3_n_1
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    21.751 r  signal_generator/sine_generator/signal_val1__38_carry__1/O[1]
                         net (fo=3, routed)           1.113    22.864    signal_generator/sine_generator/signal_val1__38_carry__1_n_7
    SLICE_X7Y10          LUT3 (Prop_lut3_I2_O)        0.303    23.167 r  signal_generator/sine_generator/signal_val1__104_carry__0_i_9/O
                         net (fo=3, routed)           0.825    23.992    signal_generator/sine_generator/signal_val1__104_carry__0_i_9_n_1
    SLICE_X2Y11          LUT5 (Prop_lut5_I4_O)        0.150    24.142 r  signal_generator/sine_generator/signal_val1__104_carry__0_i_2/O
                         net (fo=1, routed)           0.665    24.807    signal_generator/sine_generator/signal_val1__104_carry__0_i_2_n_1
    SLICE_X3Y9           CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622    25.429 r  signal_generator/sine_generator/signal_val1__104_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.429    signal_generator/sine_generator/signal_val1__104_carry__0_n_1
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.651 r  signal_generator/sine_generator/signal_val1__104_carry__1/O[0]
                         net (fo=3, routed)           1.182    26.833    signal_generator/sine_generator/signal_val1__104_carry__1_n_8
    SLICE_X4Y8           LUT4 (Prop_lut4_I0_O)        0.327    27.160 r  signal_generator/sine_generator/signal_val1__148_carry__2_i_4/O
                         net (fo=1, routed)           0.529    27.689    signal_generator/sine_generator/signal_val1__148_carry__2_i_4_n_1
    SLICE_X5Y9           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    28.423 r  signal_generator/sine_generator/signal_val1__148_carry__2/CO[3]
                         net (fo=1, routed)           0.000    28.423    signal_generator/sine_generator/signal_val1__148_carry__2_n_1
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.580 r  signal_generator/sine_generator/signal_val1__148_carry__3/CO[1]
                         net (fo=2, routed)           0.810    29.390    signal_generator/sine_generator/signal_val1__148_carry__3_n_3
    SLICE_X5Y11          LUT4 (Prop_lut4_I0_O)        0.357    29.747 r  signal_generator/sine_generator/signal_val_reg[8]_i_3/O
                         net (fo=11, routed)          0.671    30.418    signal_generator/sine_generator/signal_val_reg[8]_i_3_n_1
    SLICE_X9Y11          LUT6 (Prop_lut6_I1_O)        0.326    30.744 r  signal_generator/sine_generator/signal_val_reg[3]_i_1/O
                         net (fo=1, routed)           0.797    31.541    signal_generator/sine_generator/signal_val_reg[3]_i_1_n_1
    SLICE_X9Y10          LDCE                                         r  signal_generator/sine_generator/signal_val_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_in_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/signal_val_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.448ns  (logic 9.310ns (30.577%)  route 21.138ns (69.423%))
  Logic Levels:           30  (CARRY4=14 LDCE=1 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT5=6 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_in_reg[3]/G
    SLICE_X13Y3          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  signal_generator/sine_generator/sine_in_reg[3]/Q
                         net (fo=149, routed)         3.486     4.045    signal_generator/sine_generator/sine/Q[3]
    SLICE_X0Y5           LUT4 (Prop_lut4_I2_O)        0.150     4.195 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_170/O
                         net (fo=11, routed)          1.276     5.471    signal_generator/sine_generator/sine/signal_val3__0_carry_i_170_n_1
    SLICE_X4Y3           LUT5 (Prop_lut5_I0_O)        0.354     5.825 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_92/O
                         net (fo=1, routed)           0.637     6.462    signal_generator/sine_generator/sine/signal_val3__0_carry_i_92_n_1
    SLICE_X3Y3           LUT6 (Prop_lut6_I1_O)        0.326     6.788 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_35/O
                         net (fo=1, routed)           0.967     7.755    signal_generator/sine_generator/sine/signal_val3__0_carry_i_35_n_1
    SLICE_X5Y5           LUT6 (Prop_lut6_I5_O)        0.124     7.879 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_16/O
                         net (fo=3, routed)           0.853     8.732    signal_generator/sine_generator/sine/signal_val3__0_carry_i_35_0
    SLICE_X8Y6           LUT6 (Prop_lut6_I1_O)        0.124     8.856 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_9/O
                         net (fo=19, routed)          1.619    10.475    signal_generator/sine_generator/sine_n_2
    SLICE_X8Y10          LUT6 (Prop_lut6_I3_O)        0.124    10.599 r  signal_generator/sine_generator/signal_val3__33_carry_i_1/O
                         net (fo=1, routed)           0.619    11.218    signal_generator/sine_generator/signal_val3__33_carry_i_1_n_1
    SLICE_X11Y7          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.603 r  signal_generator/sine_generator/signal_val3__33_carry/CO[3]
                         net (fo=1, routed)           0.000    11.603    signal_generator/sine_generator/signal_val3__33_carry_n_1
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.717 r  signal_generator/sine_generator/signal_val3__33_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.717    signal_generator/sine_generator/signal_val3__33_carry__0_n_1
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.051 r  signal_generator/sine_generator/signal_val3__33_carry__1/O[1]
                         net (fo=4, routed)           1.006    13.057    signal_generator/sine_generator/signal_val3__33_carry__1_n_7
    SLICE_X8Y9           LUT5 (Prop_lut5_I1_O)        0.331    13.388 r  signal_generator/sine_generator/signal_val3__97_carry__1_i_3/O
                         net (fo=2, routed)           0.859    14.247    signal_generator/sine_generator/signal_val3__97_carry__1_i_3_n_1
    SLICE_X9Y9           LUT5 (Prop_lut5_I4_O)        0.348    14.595 r  signal_generator/sine_generator/signal_val3__97_carry__1_i_7/O
                         net (fo=1, routed)           0.000    14.595    signal_generator/sine_generator/signal_val3__97_carry__1_i_7_n_1
    SLICE_X9Y9           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.175 f  signal_generator/sine_generator/signal_val3__97_carry__1/O[2]
                         net (fo=7, routed)           1.128    16.303    signal_generator/sine_generator/signal_val3__0[14]
    SLICE_X6Y9           LUT1 (Prop_lut1_I0_O)        0.302    16.605 r  signal_generator/sine_generator/i__carry__2_i_2/O
                         net (fo=1, routed)           0.000    16.605    signal_generator/sine_generator/i__carry__2_i_2_n_1
    SLICE_X6Y9           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.985 r  signal_generator/sine_generator/signal_val2_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.985    signal_generator/sine_generator/signal_val2_inferred__0/i__carry__2_n_1
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.204 r  signal_generator/sine_generator/signal_val2_inferred__0/i__carry__3/O[0]
                         net (fo=6, routed)           1.419    18.623    signal_generator/sine_generator/aD2M4dsP[16]
    SLICE_X2Y8           LUT5 (Prop_lut5_I0_O)        0.295    18.918 r  signal_generator/sine_generator/signal_val1_carry__1_i_6/O
                         net (fo=1, routed)           0.000    18.918    signal_generator/sine_generator/signal_val1_carry__1_i_6_n_1
    SLICE_X2Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.451 r  signal_generator/sine_generator/signal_val1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.451    signal_generator/sine_generator/signal_val1_carry__1_n_1
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.568 r  signal_generator/sine_generator/signal_val1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.568    signal_generator/sine_generator/signal_val1_carry__2_n_1
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.807 r  signal_generator/sine_generator/signal_val1_carry__3/O[2]
                         net (fo=11, routed)          1.416    21.223    signal_generator/sine_generator/signal_val1_carry__3_n_6
    SLICE_X1Y10          LUT2 (Prop_lut2_I1_O)        0.301    21.524 r  signal_generator/sine_generator/signal_val1__38_carry__1_i_3/O
                         net (fo=1, routed)           0.000    21.524    signal_generator/sine_generator/signal_val1__38_carry__1_i_3_n_1
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    21.751 r  signal_generator/sine_generator/signal_val1__38_carry__1/O[1]
                         net (fo=3, routed)           1.113    22.864    signal_generator/sine_generator/signal_val1__38_carry__1_n_7
    SLICE_X7Y10          LUT3 (Prop_lut3_I2_O)        0.303    23.167 r  signal_generator/sine_generator/signal_val1__104_carry__0_i_9/O
                         net (fo=3, routed)           0.825    23.992    signal_generator/sine_generator/signal_val1__104_carry__0_i_9_n_1
    SLICE_X2Y11          LUT5 (Prop_lut5_I4_O)        0.150    24.142 r  signal_generator/sine_generator/signal_val1__104_carry__0_i_2/O
                         net (fo=1, routed)           0.665    24.807    signal_generator/sine_generator/signal_val1__104_carry__0_i_2_n_1
    SLICE_X3Y9           CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622    25.429 r  signal_generator/sine_generator/signal_val1__104_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.429    signal_generator/sine_generator/signal_val1__104_carry__0_n_1
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.651 r  signal_generator/sine_generator/signal_val1__104_carry__1/O[0]
                         net (fo=3, routed)           1.182    26.833    signal_generator/sine_generator/signal_val1__104_carry__1_n_8
    SLICE_X4Y8           LUT4 (Prop_lut4_I0_O)        0.327    27.160 r  signal_generator/sine_generator/signal_val1__148_carry__2_i_4/O
                         net (fo=1, routed)           0.529    27.689    signal_generator/sine_generator/signal_val1__148_carry__2_i_4_n_1
    SLICE_X5Y9           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    28.423 r  signal_generator/sine_generator/signal_val1__148_carry__2/CO[3]
                         net (fo=1, routed)           0.000    28.423    signal_generator/sine_generator/signal_val1__148_carry__2_n_1
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.580 r  signal_generator/sine_generator/signal_val1__148_carry__3/CO[1]
                         net (fo=2, routed)           0.810    29.390    signal_generator/sine_generator/signal_val1__148_carry__3_n_3
    SLICE_X5Y11          LUT5 (Prop_lut5_I3_O)        0.329    29.719 r  signal_generator/sine_generator/signal_val_reg[0]_i_1/O
                         net (fo=1, routed)           0.729    30.448    signal_generator/sine_generator/signal_val_reg[0]_i_1_n_1
    SLICE_X6Y9           LDCE                                         r  signal_generator/sine_generator/signal_val_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SD_RESET
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.670ns  (logic 5.422ns (36.958%)  route 9.248ns (63.042%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  CPU_RESETN_IBUF_inst/O
                         net (fo=185, routed)         6.090     7.596    CPU_RESETN_IBUF
    SLICE_X5Y54          LUT1 (Prop_lut1_I0_O)        0.152     7.748 r  SD_RESET_OBUF_inst_i_1/O
                         net (fo=59, routed)          3.158    10.906    SD_RESET_OBUF
    E2                   OBUF (Prop_obuf_I_O)         3.764    14.670 r  SD_RESET_OBUF_inst/O
                         net (fo=0)                   0.000    14.670    SD_RESET
    E2                                                                r  SD_RESET (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_addr_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/sine_in_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.158ns (58.954%)  route 0.110ns (41.046%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_addr_reg[5]/G
    SLICE_X13Y3          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/sine_generator/sine_addr_reg[5]/Q
                         net (fo=1, routed)           0.110     0.268    signal_generator/sine_generator/sine_addr[5]
    SLICE_X13Y3          LDCE                                         r  signal_generator/sine_generator/sine_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_addr_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/sine_in_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.158ns (58.954%)  route 0.110ns (41.046%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_addr_reg[6]/G
    SLICE_X15Y4          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/sine_generator/sine_addr_reg[6]/Q
                         net (fo=1, routed)           0.110     0.268    signal_generator/sine_generator/sine_addr[6]
    SLICE_X15Y4          LDCE                                         r  signal_generator/sine_generator/sine_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_addr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/sine_in_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.178ns (61.805%)  route 0.110ns (38.195%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y2          LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_addr_reg[0]/G
    SLICE_X12Y2          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  signal_generator/sine_generator/sine_addr_reg[0]/Q
                         net (fo=1, routed)           0.110     0.288    signal_generator/sine_generator/sine_addr[0]
    SLICE_X12Y2          LDCE                                         r  signal_generator/sine_generator/sine_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/signal_val_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/sine_signal_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.178ns (61.805%)  route 0.110ns (38.195%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           LDCE                         0.000     0.000 r  signal_generator/sine_generator/signal_val_reg[5]/G
    SLICE_X8Y9           LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  signal_generator/sine_generator/signal_val_reg[5]/Q
                         net (fo=1, routed)           0.110     0.288    signal_generator/sine_generator/signal_val[5]
    SLICE_X8Y9           LDCE                                         r  signal_generator/sine_generator/sine_signal_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_addr_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/sine_in_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.178ns (61.378%)  route 0.112ns (38.622%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y1          LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_addr_reg[11]/G
    SLICE_X12Y1          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  signal_generator/sine_generator/sine_addr_reg[11]/Q
                         net (fo=1, routed)           0.112     0.290    signal_generator/sine_generator/sine_addr[11]
    SLICE_X13Y2          LDCE                                         r  signal_generator/sine_generator/sine_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_addr_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/sine_in_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.178ns (61.378%)  route 0.112ns (38.622%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y1          LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_addr_reg[12]/G
    SLICE_X12Y1          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  signal_generator/sine_generator/sine_addr_reg[12]/Q
                         net (fo=3, routed)           0.112     0.290    signal_generator/sine_generator/sine_addr[12]
    SLICE_X13Y2          LDCE                                         r  signal_generator/sine_generator/sine_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_addr_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/sine_in_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.178ns (60.701%)  route 0.115ns (39.299%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y0          LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_addr_reg[10]/G
    SLICE_X12Y0          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  signal_generator/sine_generator/sine_addr_reg[10]/Q
                         net (fo=1, routed)           0.115     0.293    signal_generator/sine_generator/sine_addr[10]
    SLICE_X13Y1          LDCE                                         r  signal_generator/sine_generator/sine_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_addr_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/sine_in_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.178ns (60.494%)  route 0.116ns (39.506%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y0          LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_addr_reg[8]/G
    SLICE_X12Y0          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  signal_generator/sine_generator/sine_addr_reg[8]/Q
                         net (fo=1, routed)           0.116     0.294    signal_generator/sine_generator/sine_addr[8]
    SLICE_X13Y1          LDCE                                         r  signal_generator/sine_generator/sine_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/signal_val_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/sine_signal_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.178ns (57.020%)  route 0.134ns (42.980%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           LDCE                         0.000     0.000 r  signal_generator/sine_generator/signal_val_reg[4]/G
    SLICE_X6Y9           LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  signal_generator/sine_generator/signal_val_reg[4]/Q
                         net (fo=1, routed)           0.134     0.312    signal_generator/sine_generator/signal_val[4]
    SLICE_X6Y9           LDCE                                         r  signal_generator/sine_generator/sine_signal_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/signal_val_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/sine_signal_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.158ns (49.984%)  route 0.158ns (50.016%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          LDCE                         0.000     0.000 r  signal_generator/sine_generator/signal_val_reg[8]/G
    SLICE_X1Y15          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/sine_generator/signal_val_reg[8]/Q
                         net (fo=1, routed)           0.158     0.316    signal_generator/sine_generator/signal_val[8]
    SLICE_X1Y15          LDCE                                         r  signal_generator/sine_generator/sine_signal_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 recorder/sd_card_controller/enable_SCLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SD_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.215ns  (logic 4.139ns (44.918%)  route 5.076ns (55.082%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       1.624     5.175    recorder/sd_card_controller/CLK_IBUF_BUFG
    SLICE_X3Y55          FDRE                                         r  recorder/sd_card_controller/enable_SCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  recorder/sd_card_controller/enable_SCLK_reg/Q
                         net (fo=2, routed)           0.914     6.545    recorder/sd_card_controller/SCLK_clock_divider/enable_SCLK
    SLICE_X2Y58          LUT2 (Prop_lut2_I1_O)        0.124     6.669 r  recorder/sd_card_controller/SCLK_clock_divider/SD_SCLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.162    10.831    SD_SCLK_OBUF
    B1                   OBUF (Prop_obuf_I_O)         3.559    14.390 r  SD_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000    14.390    SD_SCLK
    B1                                                                r  SD_SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recorder/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.455ns  (logic 4.529ns (53.565%)  route 3.926ns (46.435%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       1.571     5.123    recorder/CLK_IBUF_BUFG
    SLICE_X8Y45          FDRE                                         r  recorder/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDRE (Prop_fdre_C_Q)         0.478     5.601 r  recorder/FSM_sequential_state_reg[2]/Q
                         net (fo=60, routed)          1.666     7.267    recorder/state__0[2]
    SLICE_X6Y49          LUT4 (Prop_lut4_I0_O)        0.323     7.590 r  recorder/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.260     9.850    led_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.728    13.578 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.578    led[0]
    H17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recorder/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.226ns  (logic 4.312ns (52.418%)  route 3.914ns (47.582%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       1.571     5.123    recorder/CLK_IBUF_BUFG
    SLICE_X8Y45          FDRE                                         r  recorder/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDRE (Prop_fdre_C_Q)         0.478     5.601 r  recorder/FSM_sequential_state_reg[2]/Q
                         net (fo=60, routed)          1.666     7.267    recorder/state__0[2]
    SLICE_X6Y49          LUT4 (Prop_lut4_I0_O)        0.301     7.568 r  recorder/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.248     9.816    led_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.533    13.349 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.349    led[2]
    J13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recorder/sd_card_controller/SD_DI_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SD_DI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.078ns  (logic 4.021ns (49.775%)  route 4.057ns (50.225%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       1.638     5.190    recorder/sd_card_controller/CLK_IBUF_BUFG
    SLICE_X7Y48          FDRE                                         r  recorder/sd_card_controller/SD_DI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.456     5.646 r  recorder/sd_card_controller/SD_DI_reg/Q
                         net (fo=1, routed)           4.057     9.703    SD_DI_OBUF
    C1                   OBUF (Prop_obuf_I_O)         3.565    13.268 r  SD_DI_OBUF_inst/O
                         net (fo=0)                   0.000    13.268    SD_DI
    C1                                                                r  SD_DI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recorder/sd_card_controller/SD_CS_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SD_CS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.942ns  (logic 4.011ns (50.499%)  route 3.931ns (49.501%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       1.624     5.175    recorder/sd_card_controller/CLK_IBUF_BUFG
    SLICE_X3Y54          FDRE                                         r  recorder/sd_card_controller/SD_CS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  recorder/sd_card_controller/SD_CS_reg/Q
                         net (fo=1, routed)           3.931     9.563    SD_CS_OBUF
    D2                   OBUF (Prop_obuf_I_O)         3.555    13.117 r  SD_CS_OBUF_inst/O
                         net (fo=0)                   0.000    13.117    SD_CS
    D2                                                                r  SD_CS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recorder/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.810ns  (logic 4.529ns (57.991%)  route 3.281ns (42.009%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       1.571     5.123    recorder/CLK_IBUF_BUFG
    SLICE_X8Y45          FDRE                                         r  recorder/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDRE (Prop_fdre_C_Q)         0.478     5.601 r  recorder/FSM_sequential_state_reg[3]/Q
                         net (fo=26, routed)          1.185     6.786    recorder/state__0[3]
    SLICE_X6Y45          LUT4 (Prop_lut4_I0_O)        0.321     7.107 r  recorder/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.096     9.203    led_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.730    12.933 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.933    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recorder/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.537ns  (logic 4.316ns (57.261%)  route 3.221ns (42.739%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       1.571     5.123    recorder/CLK_IBUF_BUFG
    SLICE_X8Y45          FDRE                                         r  recorder/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDRE (Prop_fdre_C_Q)         0.478     5.601 r  recorder/FSM_sequential_state_reg[3]/Q
                         net (fo=26, routed)          1.185     6.786    recorder/state__0[3]
    SLICE_X6Y45          LUT4 (Prop_lut4_I3_O)        0.295     7.081 r  recorder/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.036     9.117    led_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.543    12.660 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.660    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recorder/sd_card_controller/busy_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.085ns  (logic 4.053ns (57.210%)  route 3.032ns (42.790%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       1.622     5.173    recorder/sd_card_controller/CLK_IBUF_BUFG
    SLICE_X6Y51          FDRE                                         r  recorder/sd_card_controller/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.518     5.691 r  recorder/sd_card_controller/busy_reg/Q
                         net (fo=9, routed)           3.032     8.723    led_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.535    12.258 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.258    led[5]
    V17                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AUD_PWM_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AUD_PWM
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.971ns  (logic 4.035ns (57.886%)  route 2.936ns (42.114%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       1.539     5.090    CLK_IBUF_BUFG
    SLICE_X28Y70         FDRE                                         r  AUD_PWM_OBUFT_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.456     5.546 f  AUD_PWM_OBUFT_inst_i_1/Q
                         net (fo=1, routed)           2.936     8.482    AUD_PWM_TRI
    A11                  OBUFT (TriStatE_obuft_T_O)
                                                      3.579    12.062 r  AUD_PWM_OBUFT_inst/O
                         net (fo=0)                   0.000    12.062    AUD_PWM
    A11                                                               r  AUD_PWM (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recorder/playback_time_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.852ns  (logic 4.052ns (59.140%)  route 2.800ns (40.860%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       1.636     5.188    recorder/CLK_IBUF_BUFG
    SLICE_X2Y37          FDRE                                         r  recorder/playback_time_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.518     5.706 r  recorder/playback_time_reg[5]/Q
                         net (fo=5, routed)           2.800     8.506    led_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.534    12.040 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.040    led[13]
    V14                                                               r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 signal_generator/active_freq_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/sine_generator/freq_in_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.148ns (48.480%)  route 0.157ns (51.520%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       0.566     1.479    signal_generator/CLK_IBUF_BUFG
    SLICE_X12Y10         FDRE                                         r  signal_generator/active_freq_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y10         FDRE (Prop_fdre_C_Q)         0.148     1.627 r  signal_generator/active_freq_reg[2]/Q
                         net (fo=9, routed)           0.157     1.785    signal_generator/sine_generator/sine_addr2_3
    SLICE_X13Y9          LDCE                                         r  signal_generator/sine_generator/freq_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/active_freq_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/sine_generator/freq_in_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.141ns (44.046%)  route 0.179ns (55.954%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       0.566     1.479    signal_generator/CLK_IBUF_BUFG
    SLICE_X13Y10         FDRE                                         r  signal_generator/active_freq_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  signal_generator/active_freq_reg[5]/Q
                         net (fo=6, routed)           0.179     1.799    signal_generator/sine_generator/sine_addr2_0
    SLICE_X14Y9          LDCE                                         r  signal_generator/sine_generator/freq_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/active_freq_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/sine_generator/freq_in_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.164ns (51.196%)  route 0.156ns (48.804%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       0.566     1.479    signal_generator/CLK_IBUF_BUFG
    SLICE_X12Y10         FDRE                                         r  signal_generator/active_freq_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y10         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  signal_generator/active_freq_reg[0]/Q
                         net (fo=13, routed)          0.156     1.800    signal_generator/sine_generator/sine_addr2_5
    SLICE_X13Y9          LDCE                                         r  signal_generator/sine_generator/freq_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/active_freq_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/sine_generator/freq_in_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.141ns (37.262%)  route 0.237ns (62.738%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       0.566     1.479    signal_generator/CLK_IBUF_BUFG
    SLICE_X13Y11         FDRE                                         r  signal_generator/active_freq_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y11         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  signal_generator/active_freq_reg[1]/Q
                         net (fo=12, routed)          0.237     1.858    signal_generator/sine_generator/sine_addr2_4
    SLICE_X13Y9          LDCE                                         r  signal_generator/sine_generator/freq_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/active_freq_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/sine_generator/freq_in_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.141ns (34.679%)  route 0.266ns (65.321%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       0.566     1.479    signal_generator/CLK_IBUF_BUFG
    SLICE_X13Y11         FDRE                                         r  signal_generator/active_freq_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y11         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  signal_generator/active_freq_reg[4]/Q
                         net (fo=6, routed)           0.266     1.886    signal_generator/sine_generator/sine_addr2_1
    SLICE_X14Y9          LDCE                                         r  signal_generator/sine_generator/freq_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/active_freq_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/sine_generator/freq_in_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.462ns  (logic 0.164ns (35.508%)  route 0.298ns (64.492%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       0.566     1.479    signal_generator/CLK_IBUF_BUFG
    SLICE_X12Y10         FDRE                                         r  signal_generator/active_freq_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y10         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  signal_generator/active_freq_reg[3]/Q
                         net (fo=7, routed)           0.298     1.941    signal_generator/sine_generator/sine_addr2_2
    SLICE_X13Y9          LDCE                                         r  signal_generator/sine_generator/freq_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_addr2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/sine_generator/sine_addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.819ns  (logic 0.630ns (76.940%)  route 0.189ns (23.060%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       0.658     1.572    signal_generator/sine_generator/CLK_IBUF_BUFG
    DSP48_X0Y0           DSP48E1                                      r  signal_generator/sine_generator/sine_addr2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      0.630     2.202 r  signal_generator/sine_generator/sine_addr2/P[10]
                         net (fo=1, routed)           0.189     2.391    signal_generator/sine_generator/sine_addr2_n_96
    SLICE_X12Y2          LDCE                                         r  signal_generator/sine_generator/sine_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_addr2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/sine_generator/sine_addr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.819ns  (logic 0.630ns (76.940%)  route 0.189ns (23.060%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       0.658     1.572    signal_generator/sine_generator/CLK_IBUF_BUFG
    DSP48_X0Y0           DSP48E1                                      r  signal_generator/sine_generator/sine_addr2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      0.630     2.202 r  signal_generator/sine_generator/sine_addr2/P[13]
                         net (fo=1, routed)           0.189     2.391    signal_generator/sine_generator/sine_addr2_n_93
    SLICE_X13Y3          LDCE                                         r  signal_generator/sine_generator/sine_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_addr2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/sine_generator/sine_addr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.821ns  (logic 0.630ns (76.711%)  route 0.191ns (23.289%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       0.658     1.572    signal_generator/sine_generator/CLK_IBUF_BUFG
    DSP48_X0Y0           DSP48E1                                      r  signal_generator/sine_generator/sine_addr2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.630     2.202 r  signal_generator/sine_generator/sine_addr2/P[11]
                         net (fo=1, routed)           0.191     2.393    signal_generator/sine_generator/sine_addr2_n_95
    SLICE_X12Y2          LDCE                                         r  signal_generator/sine_generator/sine_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_addr2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/sine_generator/sine_addr_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.821ns  (logic 0.630ns (76.711%)  route 0.191ns (23.289%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       0.658     1.572    signal_generator/sine_generator/CLK_IBUF_BUFG
    DSP48_X0Y0           DSP48E1                                      r  signal_generator/sine_generator/sine_addr2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.630     2.202 r  signal_generator/sine_generator/sine_addr2/P[15]
                         net (fo=1, routed)           0.191     2.393    signal_generator/sine_generator/sine_addr2_n_91
    SLICE_X13Y3          LDCE                                         r  signal_generator/sine_generator/sine_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay         17144 Endpoints
Min Delay         17144 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            recorder/signal_buffer_in/buffer_array_reg[1015][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.416ns  (logic 1.754ns (10.070%)  route 15.662ns (89.930%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  CPU_RESETN_IBUF_inst/O
                         net (fo=185, routed)        10.035    11.541    recorder/signal_buffer_in/SD_RESET_OBUF
    SLICE_X46Y33         LUT2 (Prop_lut2_I0_O)        0.124    11.665 r  recorder/signal_buffer_in/buffer_array[823][7]_i_3__0/O
                         net (fo=140, routed)         4.474    16.140    recorder/signal_buffer_in/buffer_array[823][7]_i_3__0_n_1
    SLICE_X7Y26          LUT6 (Prop_lut6_I0_O)        0.124    16.264 r  recorder/signal_buffer_in/buffer_array[1015][7]_i_1__0/O
                         net (fo=8, routed)           1.153    17.416    recorder/signal_buffer_in/buffer_array[1015][7]_i_1__0_n_1
    SLICE_X11Y19         FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[1015][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       1.443     4.815    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X11Y19         FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[1015][0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            recorder/signal_buffer_in/buffer_array_reg[796][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.190ns  (logic 1.754ns (10.203%)  route 15.436ns (89.797%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  CPU_RESETN_IBUF_inst/O
                         net (fo=185, routed)        10.035    11.541    recorder/signal_buffer_in/SD_RESET_OBUF
    SLICE_X46Y33         LUT2 (Prop_lut2_I0_O)        0.124    11.665 r  recorder/signal_buffer_in/buffer_array[823][7]_i_3__0/O
                         net (fo=140, routed)         4.769    16.435    recorder/signal_buffer_in/buffer_array[823][7]_i_3__0_n_1
    SLICE_X6Y27          LUT6 (Prop_lut6_I0_O)        0.124    16.559 r  recorder/signal_buffer_in/buffer_array[796][7]_i_1__0/O
                         net (fo=8, routed)           0.632    17.190    recorder/signal_buffer_in/buffer_array[796][7]_i_1__0_n_1
    SLICE_X3Y28          FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[796][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       1.510     4.882    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[796][1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            recorder/signal_buffer_in/buffer_array_reg[796][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.190ns  (logic 1.754ns (10.203%)  route 15.436ns (89.797%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  CPU_RESETN_IBUF_inst/O
                         net (fo=185, routed)        10.035    11.541    recorder/signal_buffer_in/SD_RESET_OBUF
    SLICE_X46Y33         LUT2 (Prop_lut2_I0_O)        0.124    11.665 r  recorder/signal_buffer_in/buffer_array[823][7]_i_3__0/O
                         net (fo=140, routed)         4.769    16.435    recorder/signal_buffer_in/buffer_array[823][7]_i_3__0_n_1
    SLICE_X6Y27          LUT6 (Prop_lut6_I0_O)        0.124    16.559 r  recorder/signal_buffer_in/buffer_array[796][7]_i_1__0/O
                         net (fo=8, routed)           0.632    17.190    recorder/signal_buffer_in/buffer_array[796][7]_i_1__0_n_1
    SLICE_X3Y28          FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[796][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       1.510     4.882    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[796][2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            recorder/signal_buffer_in/buffer_array_reg[796][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.190ns  (logic 1.754ns (10.203%)  route 15.436ns (89.797%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  CPU_RESETN_IBUF_inst/O
                         net (fo=185, routed)        10.035    11.541    recorder/signal_buffer_in/SD_RESET_OBUF
    SLICE_X46Y33         LUT2 (Prop_lut2_I0_O)        0.124    11.665 r  recorder/signal_buffer_in/buffer_array[823][7]_i_3__0/O
                         net (fo=140, routed)         4.769    16.435    recorder/signal_buffer_in/buffer_array[823][7]_i_3__0_n_1
    SLICE_X6Y27          LUT6 (Prop_lut6_I0_O)        0.124    16.559 r  recorder/signal_buffer_in/buffer_array[796][7]_i_1__0/O
                         net (fo=8, routed)           0.632    17.190    recorder/signal_buffer_in/buffer_array[796][7]_i_1__0_n_1
    SLICE_X3Y28          FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[796][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       1.510     4.882    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[796][3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            recorder/signal_buffer_in/buffer_array_reg[796][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.190ns  (logic 1.754ns (10.203%)  route 15.436ns (89.797%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  CPU_RESETN_IBUF_inst/O
                         net (fo=185, routed)        10.035    11.541    recorder/signal_buffer_in/SD_RESET_OBUF
    SLICE_X46Y33         LUT2 (Prop_lut2_I0_O)        0.124    11.665 r  recorder/signal_buffer_in/buffer_array[823][7]_i_3__0/O
                         net (fo=140, routed)         4.769    16.435    recorder/signal_buffer_in/buffer_array[823][7]_i_3__0_n_1
    SLICE_X6Y27          LUT6 (Prop_lut6_I0_O)        0.124    16.559 r  recorder/signal_buffer_in/buffer_array[796][7]_i_1__0/O
                         net (fo=8, routed)           0.632    17.190    recorder/signal_buffer_in/buffer_array[796][7]_i_1__0_n_1
    SLICE_X3Y28          FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[796][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       1.510     4.882    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[796][4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            recorder/signal_buffer_in/buffer_array_reg[789][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.156ns  (logic 1.754ns (10.223%)  route 15.402ns (89.777%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  CPU_RESETN_IBUF_inst/O
                         net (fo=185, routed)        10.035    11.541    recorder/signal_buffer_in/SD_RESET_OBUF
    SLICE_X46Y33         LUT2 (Prop_lut2_I0_O)        0.124    11.665 r  recorder/signal_buffer_in/buffer_array[823][7]_i_3__0/O
                         net (fo=140, routed)         4.532    16.197    recorder/signal_buffer_in/buffer_array[823][7]_i_3__0_n_1
    SLICE_X6Y29          LUT6 (Prop_lut6_I0_O)        0.124    16.321 r  recorder/signal_buffer_in/buffer_array[789][7]_i_1__0/O
                         net (fo=8, routed)           0.835    17.156    recorder/signal_buffer_in/buffer_array[789][7]_i_1__0_n_1
    SLICE_X3Y32          FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[789][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       1.514     4.886    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X3Y32          FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[789][2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            recorder/signal_buffer_in/buffer_array_reg[789][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.156ns  (logic 1.754ns (10.223%)  route 15.402ns (89.777%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  CPU_RESETN_IBUF_inst/O
                         net (fo=185, routed)        10.035    11.541    recorder/signal_buffer_in/SD_RESET_OBUF
    SLICE_X46Y33         LUT2 (Prop_lut2_I0_O)        0.124    11.665 r  recorder/signal_buffer_in/buffer_array[823][7]_i_3__0/O
                         net (fo=140, routed)         4.532    16.197    recorder/signal_buffer_in/buffer_array[823][7]_i_3__0_n_1
    SLICE_X6Y29          LUT6 (Prop_lut6_I0_O)        0.124    16.321 r  recorder/signal_buffer_in/buffer_array[789][7]_i_1__0/O
                         net (fo=8, routed)           0.835    17.156    recorder/signal_buffer_in/buffer_array[789][7]_i_1__0_n_1
    SLICE_X3Y32          FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[789][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       1.514     4.886    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X3Y32          FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[789][5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            recorder/signal_buffer_in/buffer_array_reg[789][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.156ns  (logic 1.754ns (10.223%)  route 15.402ns (89.777%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  CPU_RESETN_IBUF_inst/O
                         net (fo=185, routed)        10.035    11.541    recorder/signal_buffer_in/SD_RESET_OBUF
    SLICE_X46Y33         LUT2 (Prop_lut2_I0_O)        0.124    11.665 r  recorder/signal_buffer_in/buffer_array[823][7]_i_3__0/O
                         net (fo=140, routed)         4.532    16.197    recorder/signal_buffer_in/buffer_array[823][7]_i_3__0_n_1
    SLICE_X6Y29          LUT6 (Prop_lut6_I0_O)        0.124    16.321 r  recorder/signal_buffer_in/buffer_array[789][7]_i_1__0/O
                         net (fo=8, routed)           0.835    17.156    recorder/signal_buffer_in/buffer_array[789][7]_i_1__0_n_1
    SLICE_X3Y32          FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[789][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       1.514     4.886    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X3Y32          FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[789][6]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            recorder/signal_buffer_in/buffer_array_reg[789][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.139ns  (logic 1.754ns (10.233%)  route 15.385ns (89.767%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.887ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  CPU_RESETN_IBUF_inst/O
                         net (fo=185, routed)        10.035    11.541    recorder/signal_buffer_in/SD_RESET_OBUF
    SLICE_X46Y33         LUT2 (Prop_lut2_I0_O)        0.124    11.665 r  recorder/signal_buffer_in/buffer_array[823][7]_i_3__0/O
                         net (fo=140, routed)         4.532    16.197    recorder/signal_buffer_in/buffer_array[823][7]_i_3__0_n_1
    SLICE_X6Y29          LUT6 (Prop_lut6_I0_O)        0.124    16.321 r  recorder/signal_buffer_in/buffer_array[789][7]_i_1__0/O
                         net (fo=8, routed)           0.818    17.139    recorder/signal_buffer_in/buffer_array[789][7]_i_1__0_n_1
    SLICE_X2Y33          FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[789][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       1.515     4.887    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[789][0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            recorder/signal_buffer_in/buffer_array_reg[789][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.139ns  (logic 1.754ns (10.233%)  route 15.385ns (89.767%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.887ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  CPU_RESETN_IBUF_inst/O
                         net (fo=185, routed)        10.035    11.541    recorder/signal_buffer_in/SD_RESET_OBUF
    SLICE_X46Y33         LUT2 (Prop_lut2_I0_O)        0.124    11.665 r  recorder/signal_buffer_in/buffer_array[823][7]_i_3__0/O
                         net (fo=140, routed)         4.532    16.197    recorder/signal_buffer_in/buffer_array[823][7]_i_3__0_n_1
    SLICE_X6Y29          LUT6 (Prop_lut6_I0_O)        0.124    16.321 r  recorder/signal_buffer_in/buffer_array[789][7]_i_1__0/O
                         net (fo=8, routed)           0.818    17.139    recorder/signal_buffer_in/buffer_array[789][7]_i_1__0_n_1
    SLICE_X2Y33          FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[789][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       1.515     4.887    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[789][4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            button_sync/BTNR_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.593ns  (logic 0.232ns (39.226%)  route 0.360ns (60.774%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  BTNR_IBUF_inst/O
                         net (fo=1, routed)           0.360     0.593    button_sync/BTNR_IBUF
    SLICE_X0Y27          FDCE                                         r  button_sync/BTNR_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       0.855     2.013    button_sync/CLK_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  button_sync/BTNR_ff1_reg/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            button_sync/BTNU_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.607ns  (logic 0.247ns (40.679%)  route 0.360ns (59.321%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  BTNU_IBUF_inst/O
                         net (fo=1, routed)           0.360     0.607    button_sync/BTNU_IBUF
    SLICE_X0Y39          FDCE                                         r  button_sync/BTNU_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       0.866     2.024    button_sync/CLK_IBUF_BUFG
    SLICE_X0Y39          FDCE                                         r  button_sync/BTNU_ff1_reg/C

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_signal_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/combined_signal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.776ns  (logic 0.293ns (37.766%)  route 0.483ns (62.234%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_signal_reg[0]/G
    SLICE_X6Y9           LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  signal_generator/sine_generator/sine_signal_reg[0]/Q
                         net (fo=1, routed)           0.275     0.453    signal_generator/sine_generator/sine_signal[0]
    SLICE_X4Y9           LUT2 (Prop_lut2_I1_O)        0.045     0.498 r  signal_generator/sine_generator/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.498    signal_generator/sine_generator_n_15
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.568 r  signal_generator/combined_signal0_inferred__0/i__carry/O[0]
                         net (fo=1, routed)           0.207     0.776    signal_generator/in3[0]
    SLICE_X4Y11          FDRE                                         r  signal_generator/combined_signal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       0.864     2.022    signal_generator/CLK_IBUF_BUFG
    SLICE_X4Y11          FDRE                                         r  signal_generator/combined_signal_reg[0]/C

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_signal_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/combined_signal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.821ns  (logic 0.293ns (35.692%)  route 0.528ns (64.308%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_signal_reg[4]/G
    SLICE_X6Y9           LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  signal_generator/sine_generator/sine_signal_reg[4]/Q
                         net (fo=1, routed)           0.214     0.392    signal_generator/sine_generator/sine_signal[4]
    SLICE_X4Y10          LUT2 (Prop_lut2_I1_O)        0.045     0.437 r  signal_generator/sine_generator/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     0.437    signal_generator/sine_generator_n_19
    SLICE_X4Y10          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.507 r  signal_generator/combined_signal0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.314     0.821    signal_generator/in3[4]
    SLICE_X7Y13          FDRE                                         r  signal_generator/combined_signal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       0.861     2.019    signal_generator/CLK_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  signal_generator/combined_signal_reg[4]/C

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_signal_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/combined_signal_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.824ns  (logic 0.288ns (34.967%)  route 0.536ns (65.033%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_signal_reg[5]/G
    SLICE_X8Y9           LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  signal_generator/sine_generator/sine_signal_reg[5]/Q
                         net (fo=1, routed)           0.248     0.426    signal_generator/sine_generator/sine_signal[5]
    SLICE_X4Y10          LUT2 (Prop_lut2_I1_O)        0.045     0.471 r  signal_generator/sine_generator/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     0.471    signal_generator/sine_generator_n_18
    SLICE_X4Y10          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.536 r  signal_generator/combined_signal0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.288     0.824    signal_generator/in3[5]
    SLICE_X5Y14          FDRE                                         r  signal_generator/combined_signal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       0.861     2.019    signal_generator/CLK_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  signal_generator/combined_signal_reg[5]/C

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_signal_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/combined_signal_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.840ns  (logic 0.282ns (33.583%)  route 0.558ns (66.417%))
  Logic Levels:           2  (CARRY4=1 LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_signal_reg[8]/G
    SLICE_X1Y15          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/sine_generator/sine_signal_reg[8]/Q
                         net (fo=4, routed)           0.305     0.463    signal_generator/sine_signal[8]
    SLICE_X4Y11          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.587 r  signal_generator/combined_signal0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.252     0.840    signal_generator/in3[9]
    SLICE_X7Y15          FDRE                                         r  signal_generator/combined_signal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       0.860     2.018    signal_generator/CLK_IBUF_BUFG
    SLICE_X7Y15          FDRE                                         r  signal_generator/combined_signal_reg[9]/C

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_signal_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/combined_signal_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.868ns  (logic 0.266ns (30.643%)  route 0.602ns (69.357%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_signal_reg[7]/G
    SLICE_X1Y12          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/sine_generator/sine_signal_reg[7]/Q
                         net (fo=1, routed)           0.257     0.415    signal_generator/sine_generator/sine_signal[7]
    SLICE_X4Y10          LUT2 (Prop_lut2_I1_O)        0.045     0.460 r  signal_generator/sine_generator/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     0.460    signal_generator/sine_generator_n_16
    SLICE_X4Y10          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.523 r  signal_generator/combined_signal0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.346     0.868    signal_generator/in3[7]
    SLICE_X5Y14          FDRE                                         r  signal_generator/combined_signal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       0.861     2.019    signal_generator/CLK_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  signal_generator/combined_signal_reg[7]/C

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_signal_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/combined_signal_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.930ns  (logic 0.273ns (29.343%)  route 0.657ns (70.657%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_signal_reg[8]/G
    SLICE_X1Y15          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/sine_generator/sine_signal_reg[8]/Q
                         net (fo=4, routed)           0.329     0.487    signal_generator/sine_generator/sine_signal_reg[8]_0[0]
    SLICE_X4Y11          LUT2 (Prop_lut2_I0_O)        0.045     0.532 r  signal_generator/sine_generator/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000     0.532    signal_generator/sine_generator_n_21
    SLICE_X4Y11          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.602 r  signal_generator/combined_signal0_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.328     0.930    signal_generator/in3[8]
    SLICE_X7Y14          FDRE                                         r  signal_generator/combined_signal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       0.861     2.019    signal_generator/CLK_IBUF_BUFG
    SLICE_X7Y14          FDRE                                         r  signal_generator/combined_signal_reg[8]/C

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_signal_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/combined_signal_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.935ns  (logic 0.268ns (28.666%)  route 0.667ns (71.334%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_signal_reg[1]/G
    SLICE_X5Y10          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/sine_generator/sine_signal_reg[1]/Q
                         net (fo=1, routed)           0.277     0.435    signal_generator/sine_generator/sine_signal[1]
    SLICE_X4Y9           LUT2 (Prop_lut2_I1_O)        0.045     0.480 r  signal_generator/sine_generator/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000     0.480    signal_generator/sine_generator_n_14
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.545 r  signal_generator/combined_signal0_inferred__0/i__carry/O[1]
                         net (fo=1, routed)           0.390     0.935    signal_generator/in3[1]
    SLICE_X7Y13          FDRE                                         r  signal_generator/combined_signal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       0.861     2.019    signal_generator/CLK_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  signal_generator/combined_signal_reg[1]/C

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_signal_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/combined_signal_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.411ns (43.191%)  route 0.541ns (56.809%))
  Logic Levels:           5  (CARRY4=3 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_signal_reg[7]/G
    SLICE_X1Y12          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/sine_generator/sine_signal_reg[7]/Q
                         net (fo=1, routed)           0.257     0.415    signal_generator/sine_generator/sine_signal[7]
    SLICE_X4Y10          LUT2 (Prop_lut2_I1_O)        0.045     0.460 r  signal_generator/sine_generator/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     0.460    signal_generator/sine_generator_n_16
    SLICE_X4Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.575 r  signal_generator/combined_signal0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.575    signal_generator/combined_signal0_inferred__0/i__carry__0_n_1
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.614 r  signal_generator/combined_signal0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.614    signal_generator/combined_signal0_inferred__0/i__carry__1_n_1
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.668 r  signal_generator/combined_signal0_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.284     0.952    signal_generator/in3[12]
    SLICE_X5Y14          FDRE                                         r  signal_generator/combined_signal_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16914, routed)       0.861     2.019    signal_generator/CLK_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  signal_generator/combined_signal_reg[12]/C





