
---------- Begin Simulation Statistics ----------
final_tick                               110420861506                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 268666                       # Simulator instruction rate (inst/s)
host_mem_usage                                 672596                       # Number of bytes of host memory used
host_op_rate                                   269193                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   372.21                       # Real time elapsed on the host
host_tick_rate                              296663104                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.110421                       # Number of seconds simulated
sim_ticks                                110420861506                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.655485                       # CPI: cycles per instruction
system.cpu.discardedOps                        191031                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        33042128                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.604053                       # IPC: instructions per cycle
system.cpu.numCycles                        165548518                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526879     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690524     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958212     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132506390                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       203262                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        411059                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           75                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           19                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       461007                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        35258                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       923455                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          35277                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4486316                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3736017                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80999                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2104179                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2102118                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.902052                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65281                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 16                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             673                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                287                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              386                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          156                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51567917                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51567917                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51568518                       # number of overall hits
system.cpu.dcache.overall_hits::total        51568518                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       490183                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         490183                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       498001                       # number of overall misses
system.cpu.dcache.overall_misses::total        498001                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  28613259480                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  28613259480                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  28613259480                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  28613259480                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52058100                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52058100                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52066519                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52066519                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009416                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009416                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009565                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009565                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58372.606720                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58372.606720                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57456.228963                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57456.228963                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       402068                       # number of writebacks
system.cpu.dcache.writebacks::total            402068                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        32114                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        32114                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        32114                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        32114                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       458069                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       458069                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       462024                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       462024                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  25366126725                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  25366126725                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  25727618047                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  25727618047                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008799                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008799                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008874                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008874                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 55376.213463                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55376.213463                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 55684.592244                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55684.592244                       # average overall mshr miss latency
system.cpu.dcache.replacements                 461000                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40866244                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40866244                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       242785                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        242785                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10234652769                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10234652769                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41109029                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41109029                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005906                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005906                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 42155.210450                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42155.210450                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2566                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2566                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       240219                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       240219                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9782286032                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9782286032                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005843                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005843                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 40722.365974                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40722.365974                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10701673                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10701673                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       247398                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       247398                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  18378606711                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  18378606711                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949071                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949071                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.022595                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022595                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74287.612313                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74287.612313                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        29548                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        29548                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       217850                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       217850                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  15583840693                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  15583840693                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.019897                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019897                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71534.728910                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71534.728910                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          601                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           601                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7818                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7818                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.928614                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.928614                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    361491322                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    361491322                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 91401.092794                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 91401.092794                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 110420861506                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1009.093841                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52030618                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            462024                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            112.614535                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            203435                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1009.093841                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985443                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985443                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          663                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         208728404                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        208728404                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 110420861506                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 110420861506                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 110420861506                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42688140                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43477123                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11025996                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      8533707                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8533707                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8533707                       # number of overall hits
system.cpu.icache.overall_hits::total         8533707                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          426                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            426                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          426                       # number of overall misses
system.cpu.icache.overall_misses::total           426                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     39451716                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     39451716                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     39451716                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     39451716                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8534133                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8534133                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8534133                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8534133                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000050                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000050                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000050                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000050                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 92609.661972                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 92609.661972                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 92609.661972                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 92609.661972                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            5                       # number of writebacks
system.cpu.icache.writebacks::total                 5                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          426                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          426                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          426                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          426                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     38883432                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     38883432                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     38883432                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     38883432                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000050                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000050                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000050                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000050                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 91275.661972                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 91275.661972                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 91275.661972                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 91275.661972                       # average overall mshr miss latency
system.cpu.icache.replacements                      5                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8533707                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8533707                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          426                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           426                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     39451716                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     39451716                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8534133                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8534133                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000050                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000050                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 92609.661972                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 92609.661972                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          426                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          426                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     38883432                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     38883432                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000050                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000050                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 91275.661972                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 91275.661972                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 110420861506                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           356.615595                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8534133                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               426                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          20033.176056                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             99383                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   356.615595                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.348257                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.348257                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          421                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          369                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.411133                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          34136958                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         34136958                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 110420861506                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 110420861506                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 110420861506                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 110420861506                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       667                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   16                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               254611                       # number of demand (read+write) hits
system.l2.demand_hits::total                   254627                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  16                       # number of overall hits
system.l2.overall_hits::.cpu.data              254611                       # number of overall hits
system.l2.overall_hits::total                  254627                       # number of overall hits
system.l2.demand_misses::.cpu.inst                410                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             207413                       # number of demand (read+write) misses
system.l2.demand_misses::total                 207823                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               410                       # number of overall misses
system.l2.overall_misses::.cpu.data            207413                       # number of overall misses
system.l2.overall_misses::total                207823                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     37782215                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  21219429746                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      21257211961                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     37782215                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  21219429746                       # number of overall miss cycles
system.l2.overall_miss_latency::total     21257211961                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              426                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           462024                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               462450                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             426                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          462024                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              462450                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.962441                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.448923                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.449396                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.962441                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.448923                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.449396                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 92151.743902                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 102305.206260                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102285.175178                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 92151.743902                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 102305.206260                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102285.175178                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              154562                       # number of writebacks
system.l2.writebacks::total                    154562                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           410                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        207411                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            207821                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          410                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       207411                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           207821                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     32170729                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  18373319554                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  18405490283                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     32170729                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  18373319554                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  18405490283                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.962441                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.448918                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.449391                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.962441                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.448918                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.449391                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78465.192683                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 88584.113446                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88564.150317                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78465.192683                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 88584.113446                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88564.150317                       # average overall mshr miss latency
system.l2.replacements                         232143                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       402068                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           402068                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       402068                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       402068                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            5                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                5                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            5                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            5                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         6372                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          6372                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             83444                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 83444                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          134406                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              134406                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13973176430                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13973176430                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        217850                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            217850                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.616966                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.616966                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 103962.445352                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103962.445352                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       134406                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         134406                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  12129177345                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12129177345                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.616966                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.616966                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 90242.826548                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90242.826548                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          410                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              410                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     37782215                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     37782215                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          426                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            426                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.962441                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.962441                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 92151.743902                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 92151.743902                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          410                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          410                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     32170729                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     32170729                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.962441                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.962441                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78465.192683                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78465.192683                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        171167                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            171167                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        73007                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           73007                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   7246253316                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7246253316                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       244174                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        244174                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.298996                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.298996                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 99254.226526                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99254.226526                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        73005                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        73005                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   6244142209                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6244142209                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.298988                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.298988                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 85530.336402                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85530.336402                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 110420861506                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4029.773917                       # Cycle average of tags in use
system.l2.tags.total_refs                      917006                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    236239                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.881688                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     85000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     214.039571                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         9.277036                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3806.457309                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.052256                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002265                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.929311                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.983832                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          340                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2248                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1482                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           22                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2082999                       # Number of tag accesses
system.l2.tags.data_accesses                  2082999                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 110420861506                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    309124.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       820.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    413278.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004332002736                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        18060                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        18060                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              782652                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             291376                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      207821                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     154562                       # Number of write requests accepted
system.mem_ctrls.readBursts                    415642                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   309124                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1544                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.48                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                415642                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               309124                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  180389                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  183798                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   26677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   23220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  15235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  18275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  19262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  18813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  18909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  19269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  19417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  18614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  18387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  18257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  18086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  18067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  18063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        18060                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.929014                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.460728                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     27.378467                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          17807     98.60%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          101      0.56%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           90      0.50%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           27      0.15%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           21      0.12%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            3      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            5      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         18060                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        18060                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.115670                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.065752                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.335625                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             9594     53.12%     53.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              215      1.19%     54.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6538     36.20%     90.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              280      1.55%     92.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1271      7.04%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               56      0.31%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               97      0.54%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                5      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         18060                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   98816                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                26601088                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             19783936                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    240.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    179.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  110419975730                       # Total gap between requests
system.mem_ctrls.avgGap                     304705.18                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        52480                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     26449792                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     19782976                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 475272.509960886033                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 239536185.819042742252                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 179159768.635975003242                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          820                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       414822                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       309124                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     25450140                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  17021270138                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2608579139142                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     31036.76                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     41032.71                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   8438617.32                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        52480                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     26548608                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      26601088                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        52480                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        52480                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     19783936                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     19783936                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          410                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       207411                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         207821                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       154562                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        154562                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       475273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    240431089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        240906362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       475273                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       475273                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    179168463                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       179168463                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    179168463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       475273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    240431089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       420074824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               414098                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              309109                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        24483                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        25531                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        24399                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        24223                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        26771                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        24614                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        26458                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        28640                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        29078                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        26362                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        22680                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        27004                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        24561                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        26557                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        26388                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        26349                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        17672                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        18737                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        17770                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        17712                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        19986                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        18312                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        19842                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        22184                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        22670                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        20314                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        16328                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        20432                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        17810                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        19962                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        19652                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        19726                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              9282382778                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            2070490000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        17046720278                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                22415.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           41165.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              297647                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             209718                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            71.88                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           67.85                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       215835                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   214.442922                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   159.858650                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   241.532768                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        11230      5.20%      5.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       164263     76.11%     81.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        16704      7.74%     89.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3377      1.56%     90.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         2440      1.13%     91.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1033      0.48%     92.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          932      0.43%     92.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          789      0.37%     93.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        15067      6.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       215835                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              26502272                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           19782976                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              240.011458                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              179.159769                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.27                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.88                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.40                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               70.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 110420861506                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       755219220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       401400945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1464549660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     794562300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 8716209840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  26197866330                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  20340250080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   58670058375                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   531.331286                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  52592390018                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3687060000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  54141411488                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       785892660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       417692880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1492110060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     818986680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 8716209840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  26056115310                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  20459619360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   58746626790                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   532.024710                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  52905714892                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3687060000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  53828086614                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 110420861506                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              73415                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       154562                       # Transaction distribution
system.membus.trans_dist::CleanEvict            48676                       # Transaction distribution
system.membus.trans_dist::ReadExReq            134406                       # Transaction distribution
system.membus.trans_dist::ReadExResp           134406                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         73415                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       618880                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 618880                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     46385024                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                46385024                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            207821                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  207821    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              207821                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 110420861506                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1810919692                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1963795073                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            244600                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       556630                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            5                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          136513                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           217850                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          217850                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           426                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       244174                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          857                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1385048                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1385905                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        55168                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    110603776                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              110658944                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          232143                       # Total snoops (count)
system.tol2bus.snoopTraffic                  19783936                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           694593                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.050926                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.219972                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 659239     94.91%     94.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  35335      5.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     19      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             694593                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 110420861506                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1688675249                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1420710                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1540851372                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
