# ğŸ¯ Glass Break Sensing SoC - Project Dashboard

**Project ID**: nc-6934  
**Created**: 2025-11-05  
**Status**: ğŸ“‹ **Architecture & Planning Phase**  
**Completion**: â–ˆâ–ˆâ–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘ **20%**

---

## ğŸ“Š Executive Summary

### Project Overview
Custom System-on-Chip (SoC) for glass break detection, integrated with Efabless Caravel harness targeting Skywater 130nm process. The system detects acoustic signatures characteristic of breaking glass using a hybrid approach with off-chip analog conditioning and on-chip digital processing.

### Quick Status Assessment

| Category | Status | Score | Notes |
|----------|--------|-------|-------|
| **Requirements Analysis** | âœ… Complete | 100% | Comprehensive analysis done |
| **Architecture Design** | âœ… Complete | 100% | Detailed architecture documented |
| **IP Gap Analysis** | âœ… Complete | 100% | All gaps identified with solutions |
| **Off-Chip Component Selection** | âœ… Complete | 100% | Components specified |
| **RTL Development** | ğŸ”´ Not Started | 0% | Ready to begin |
| **Verification** | ğŸ”´ Not Started | 0% | Pending RTL completion |
| **Caravel Integration** | ğŸ”´ Not Started | 0% | Pending RTL completion |
| **Documentation** | ğŸŸ¡ In Progress | 80% | Core docs complete, examples pending |

**Overall Health**: ğŸŸ¢ **Healthy** - Strong foundation, ready for implementation

### Technology Stack
- **Process**: Skywater 130nm (via Caravel)
- **HDL**: Verilog/SystemVerilog
- **Verification**: Cocotb + PyUVM
- **Synthesis**: Yosys (via OpenLane 2)
- **PnR**: OpenLane 2
- **IPs Used**: CF_UART, CF_SPI, EF_GPIO8, EF_TMR32, CF_SRAM_1024x32

---

## ğŸ¯ Implementation Status Matrix

### Phase 1: Architecture & Planning âœ… **Complete**
| Task | Status | Deliverable | Notes |
|------|--------|-------------|-------|
| Requirements Analysis | âœ… Done | README.md | Comprehensive requirements captured |
| IP Gap Identification | âœ… Done | README.md, docs/ | All gaps documented with solutions |
| Off-Chip Component Selection | âœ… Done | README.md, interface_specs.md | ADC, amplifier, microphone specified |
| Architecture Documentation | âœ… Done | docs/architecture.md | Detailed block diagrams and module specs |
| Address Map Definition | âœ… Done | docs/address_map.md | Complete register and memory map |
| Interface Specifications | âœ… Done | docs/interface_specs.md | All external/internal interfaces defined |
| Project Structure | âœ… Done | Directory tree created | All folders in place |

### Phase 2: RTL Development ğŸ”´ **Not Started** (0%)
| Component | Status | Priority | Est. Effort | Notes |
|-----------|--------|----------|-------------|-------|
| SPI Master Controller | ğŸ”´ Todo | HIGH | 2-3 days | Interface to MCP3202 ADC |
| Sample Buffer Controller | ğŸ”´ Todo | HIGH | 2-3 days | Circular buffer, SRAM interface |
| Threshold Detector | ğŸ”´ Todo | HIGH | 1-2 days | Peak detection, validation |
| Detection Engine FSM | ğŸ”´ Todo | HIGH | 2 days | State machine coordination |
| Configuration Registers | ğŸ”´ Todo | HIGH | 1-2 days | Wishbone slave registers |
| Wishbone Interconnect | ğŸ”´ Todo | HIGH | 2-3 days | Multi-slave bus with arbiter |
| Top-Level Integration | ğŸ”´ Todo | HIGH | 1-2 days | Integrate all modules |
| IP Linking (ipm_linker) | ğŸ”´ Todo | HIGH | 0.5 days | Link CF_UART, GPIO, etc. |
| Wishbone Wrapper | ğŸ”´ Todo | MEDIUM | 1 day | Caravel integration wrapper |
| Lint and Review | ğŸ”´ Todo | HIGH | 1 day | Verilator lint all modules |

**Estimated Total**: 15-20 days of development

### Phase 3: Verification ğŸ”´ **Not Started** (0%)
| Test Bench | Status | Coverage Target | Notes |
|------------|--------|-----------------|-------|
| SPI Controller TB | ğŸ”´ Todo | 90% | Cocotb testbench |
| Buffer Controller TB | ğŸ”´ Todo | 90% | Test circular buffer logic |
| Threshold Detector TB | ğŸ”´ Todo | 95% | Test all detection scenarios |
| FSM TB | ğŸ”´ Todo | 100% | Cover all state transitions |
| Integration TB | ğŸ”´ Todo | 80% | Full system simulation |
| Caravel-Cocotb TB | ğŸ”´ Todo | 80% | Wishbone bus transactions |
| Coverage Analysis | ğŸ”´ Todo | - | Functional coverage report |

### Phase 4: Caravel Integration ğŸ”´ **Not Started** (0%)
| Task | Status | Notes |
|------|--------|-------|
| Copy Caravel Template | ğŸ”´ Todo | Use /nc/templates/caravel_user_project |
| Create Wishbone Wrapper | ğŸ”´ Todo | glass_break_wb_wrapper.v |
| Update user_project_wrapper | ğŸ”´ Todo | Instantiate wrapper |
| OpenLane Config (Macro) | ğŸ”´ Todo | openlane/glass_break_wb_wrapper/config.json |
| Run OpenLane (Macro) | ğŸ”´ Todo | Harden the wrapper macro |
| OpenLane Config (Wrapper) | ğŸ”´ Todo | openlane/user_project_wrapper/config.json |
| Run OpenLane (Wrapper) | ğŸ”´ Todo | Final integration |
| Verify GDS | ğŸ”´ Todo | DRC/LVS checks |

### Phase 5: Documentation & Delivery ğŸŸ¡ **Partial** (40%)
| Document | Status | Notes |
|----------|--------|-------|
| README.md | âœ… Done | Comprehensive overview |
| Architecture Doc | âœ… Done | Detailed design |
| Address Map | âœ… Done | Complete register map |
| Interface Specs | âœ… Done | All interfaces defined |
| Firmware Examples | ğŸ”´ Todo | C code for initialization and usage |
| Hardware Integration Guide | ğŸ”´ Todo | PCB layout, BOM, schematics |
| Test Results | ğŸ”´ Todo | Verification reports |
| OpenLane Metrics | ğŸ”´ Todo | Area, timing, power |
| User Manual | ğŸ”´ Todo | End-user documentation |
| Retrospective | ğŸ”´ Todo | Lessons learned |

---

## ğŸ—ï¸ Architecture Overview

### System Block Diagram
```
Off-Chip: Microphone â†’ Amplifier â†’ Filter â†’ ADC (MCP3202)
                                              â†“ SPI
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Caravel SoC (On-Chip)                                       â”‚
â”‚                                                             â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚
â”‚  â”‚ Glass Break Detection Core                        â”‚    â”‚
â”‚  â”‚                                                     â”‚    â”‚
â”‚  â”‚  SPI Master â†’ Buffer â†’ Threshold â†’ Detection FSM  â”‚    â”‚
â”‚  â”‚                â†“        Detector                   â”‚    â”‚
â”‚  â”‚              SRAM         â†“                        â”‚    â”‚
â”‚  â”‚                      Config Regs                   â”‚    â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚
â”‚                        â”‚ Wishbone Bus                      â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚
â”‚  â”‚  CF_UART | EF_GPIO8 | EF_TMR32 | CF_SRAM          â”‚    â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
     â†“           â†“            â†“
   UART      GPIO Alert    GPIO Status
```

### Key Design Decisions

#### âœ… Minimal On-Chip Processing (Selected Approach)
- **Rationale**: Fits within Caravel area, leverages available IPs, reasonable complexity
- **Strategy**: Simple threshold detection on-chip, optional streaming to external processor
- **Trade-off**: Requires external MCU for advanced processing, but more flexible

#### ğŸ”§ Custom RTL Modules Required
1. **SPI Master Controller** - Interface MCP3202 ADC
2. **Sample Buffer Controller** - Circular buffer management in SRAM
3. **Threshold Detector** - Peak detection with validation
4. **Detection Engine FSM** - Overall coordination
5. **Configuration Registers** - Wishbone-accessible config
6. **Wishbone Interconnect** - Multi-slave bus arbiter

---

## ğŸ” IP Analysis

### âœ… Available Pre-Installed IPs (NativeChips Verified)

| IP | Version | Purpose | Status |
|----|---------|---------|--------|
| **CF_UART** | v2.0.1 | Debug, configuration, data streaming | âœ… Verified, Ready |
| **CF_SPI** | v2.0.1 | Alternative ADC interface (evaluation needed) | âš ï¸ Needs review |
| **EF_GPIO8** | v1.1.0 | Alert output, status LED, enable input | âœ… Verified, Ready |
| **EF_TMR32** | v1.1.0 | Sampling timer, timeouts, validation windows | âœ… Verified, Ready |
| **CF_SRAM_1024x32** | v1.2.0 | 4KB sample buffer | âœ… Verified, Ready |

**Integration Method**: Use `ipm_linker` tool with `/nc/agent_tools/ipm_linker/link_IPs.json`

### ğŸ”´ IP Gaps - Require Off-Chip Solutions

#### 1. **ADC** âŒ Not Available
- **Solution**: External MCP3202 (12-bit, SPI, 100ksps)
- **Interface**: SPI (4 pins: CLK, MOSI, MISO, CS)
- **Cost**: ~$2-3 per unit
- **Alternatives**: ADS1115 (I2C, 16-bit, 860sps) for lower speed

#### 2. **Analog Front-End** âŒ Not Available
- **Solution**: External amplifier + filter circuit
- **Components**:
  - Electret microphone (e.g., CUI CMC-4015-42316)
  - Pre-amplifier: MAX4466 or MCP6022
  - Bandpass filter: 100Hz - 15kHz (RC or active)
- **Cost**: ~$5-8 per system

#### 3. **DSP/FFT Core** âŒ Not Available (Optional)
- **Solution A**: Custom RTL (area intensive, Phase 2 enhancement)
- **Solution B**: Stream samples to external processor via UART
- **Recommendation**: Use Solution B for initial version

### ğŸ”§ Custom RTL Gaps

| Module | Complexity | LOC Est. | Status |
|--------|------------|----------|--------|
| SPI Master | Medium | 300-400 | ğŸ”´ Todo |
| Buffer Controller | Medium | 400-500 | ğŸ”´ Todo |
| Threshold Detector | Low | 200-300 | ğŸ”´ Todo |
| Detection FSM | Medium | 300-400 | ğŸ”´ Todo |
| Config Registers | Low | 200-300 | ğŸ”´ Todo |
| WB Interconnect | Medium | 400-600 | ğŸ”´ Todo |
| **Total** | - | **~2000-2500** | **0% Complete** |

---

## ğŸ“Œ Off-Chip Component Recommendations

### Minimum Bill of Materials

| Component | Part Number | Purpose | Est. Cost | Quantity |
|-----------|-------------|---------|-----------|----------|
| ADC | MCP3202 | 12-bit SPI ADC | $2.50 | 1 |
| Microphone | CMC-4015-42316 | Electret mic | $1.50 | 1 |
| Amplifier | MAX4466 | Mic amp w/ AGC | $1.95 | 1 |
| Op-Amp | MCP6022 | Dual op-amp (filter) | $0.60 | 1 |
| Voltage Regulator | MCP1700-33 | 3.3V LDO | $0.40 | 1 |
| Passives | Resistors, caps | Biasing, filtering | $1.00 | - |
| PCB | Custom 2-layer | Integration board | $5.00 | 1 |
| **Total** | - | - | **~$13** | **per unit** |

### System Interface Pinout (Caravel GPIO)

| Caravel GPIO | Direction | Signal | Purpose |
|--------------|-----------|--------|---------|
| GPIO[0] | Output | SPI_CLK | ADC clock |
| GPIO[1] | Output | SPI_MOSI | ADC command |
| GPIO[2] | Input | SPI_MISO | ADC data |
| GPIO[3] | Output | SPI_CS_N | ADC chip select |
| GPIO[4] | Output | UART_TX | Debug/data out |
| GPIO[5] | Input | UART_RX | Configuration in |
| GPIO[6] | Output | GPIO_ALERT | Detection alert |
| GPIO[7] | Output | GPIO_STATUS | Status LED |
| GPIO[8] | Input | GPIO_ENABLE | HW enable |
| GPIO[9-37] | - | Reserved | Future expansion |

---

## ğŸ¯ Gap Analysis & Solutions

### Critical Path Items

#### ğŸš¨ HIGH PRIORITY

1. **SPI Controller Development** âš ï¸
   - **Gap**: Need custom SPI master for MCP3202 interface
   - **Solution**: Develop configurable SPI master or evaluate CF_SPI IP
   - **Decision Needed**: Custom vs. CF_SPI IP (need to check streaming support)
   - **Action**: Review CF_SPI IP documentation first
   - **Timeline**: 2-3 days

2. **Wishbone Interconnect** âš ï¸
   - **Gap**: Need multi-slave WB interconnect
   - **Solution**: Implement shared bus with address decoder
   - **Complexity**: Medium (5+ slaves)
   - **Action**: Design address map (âœ… done), implement arbiter
   - **Timeline**: 2-3 days

3. **Buffer Management** âš ï¸
   - **Gap**: Circular buffer logic for SRAM
   - **Solution**: Custom buffer controller with read/write pointers
   - **Features**: Wrap-around, freeze-on-trigger, software readout
   - **Action**: Design and implement controller
   - **Timeline**: 2-3 days

#### ğŸŸ¡ MEDIUM PRIORITY

4. **Detection Algorithm Tuning** ğŸ“Š
   - **Gap**: Unknown optimal thresholds and parameters
   - **Solution**: Make fully configurable via registers
   - **Action**: Implement flexible detection engine, test with real audio
   - **Timeline**: Iterative tuning phase after initial implementation

5. **Verification Strategy** ğŸ§ª
   - **Gap**: Need comprehensive testbenches
   - **Solution**: Cocotb testbenches for each module
   - **Action**: Create TB plan, implement tests
   - **Timeline**: 5-7 days (parallel with RTL dev)

#### ğŸŸ¢ LOW PRIORITY

6. **Firmware Examples** ğŸ’»
   - **Gap**: No example code for users
   - **Solution**: C firmware for initialization, detection, streaming
   - **Action**: Write examples after RTL stable
   - **Timeline**: 2-3 days

7. **Hardware Integration Guide** ğŸ“˜
   - **Gap**: No PCB design or assembly instructions
   - **Solution**: Schematic, layout guidelines, BOM
   - **Action**: Create reference design
   - **Timeline**: 3-5 days

---

## ğŸ—ºï¸ Development Roadmap

### Immediate Next Steps (Week 1-2)

#### ğŸ¯ Priority 1: RTL Development
```bash
# Action items in order:
1. âœ… Review CF_SPI IP documentation â†’ Decide custom vs IP
2. ğŸ”² Create ip/link_IPs.json and run ipm_linker
3. ğŸ”² Implement SPI master controller
4. ğŸ”² Implement configuration registers
5. ğŸ”² Implement buffer controller
6. ğŸ”² Implement threshold detector
7. ğŸ”² Implement detection FSM
8. ğŸ”² Implement Wishbone interconnect
9. ğŸ”² Create top-level integration
10. ğŸ”² Lint all modules with verilator
```

**Commands**:
```bash
# Step 1: Query CF_SPI documentation
query_docs_db("CF_SPI IP usage streaming mode continuous")

# Step 2: Setup IP linking
cd /workspace/nc-6934/glass_break_soc
mkdir -p ip
cp /nc/agent_tools/ipm_linker/link_IPs.json ip/
# Edit ip/link_IPs.json to include required IPs
python /nc/agent_tools/ipm_linker/ipm_linker.py \
  --file ip/link_IPs.json \
  --project-root /workspace/nc-6934/glass_break_soc

# Step 3-9: RTL development (detailed in architecture.md)

# Step 10: Lint modules
verilator --lint-only --Wno-EOFNEWLINE rtl/core/*.v
verilator --lint-only --Wno-EOFNEWLINE rtl/interconnect/*.v
verilator --lint-only --Wno-EOFNEWLINE rtl/top/*.v
```

### Short-Term (Week 3-4)

#### ğŸ§ª Priority 2: Verification
```bash
1. ğŸ”² Create cocotb testbench structure
2. ğŸ”² Write SPI controller testbench
3. ğŸ”² Write buffer controller testbench
4. ğŸ”² Write detection engine testbench
5. ğŸ”² Write integration testbench
6. ğŸ”² Run all tests and achieve >85% coverage
7. ğŸ”² Fix any bugs found
```

**Commands**:
```bash
cd /workspace/nc-6934/glass_break_soc/tb
# Create cocotb testbenches (examples in verification plan)
make sim MODULE=spi_controller
make sim MODULE=buffer_controller
make coverage
```

### Medium-Term (Week 5-6)

#### ğŸ—ï¸ Priority 3: Caravel Integration
```bash
1. ğŸ”² Copy Caravel template to project
2. ğŸ”² Create Wishbone wrapper module
3. ğŸ”² Update user_project_wrapper.v
4. ğŸ”² Configure OpenLane for wrapper
5. ğŸ”² Run OpenLane hardening (wrapper macro)
6. ğŸ”² Configure OpenLane for user_project_wrapper
7. ğŸ”² Run OpenLane hardening (full integration)
8. ğŸ”² Verify timing, area, power metrics
```

**Commands**:
```bash
# Copy template
cp -r /nc/templates/caravel_user_project/. /workspace/nc-6934/glass_break_soc/

# Create wrapper and configs (detailed in Caravel guide)

# Run OpenLane
openlane /workspace/nc-6934/glass_break_soc/openlane/glass_break_wb_wrapper/config.json \
  --ef-save-views-to /workspace/nc-6934/glass_break_soc

openlane /workspace/nc-6934/glass_break_soc/openlane/user_project_wrapper/config.json \
  --ef-save-views-to /workspace/nc-6934/glass_break_soc
```

### Long-Term (Week 7-8)

#### ğŸ“š Priority 4: Documentation & Examples
```bash
1. ğŸ”² Write firmware initialization example
2. ğŸ”² Write firmware detection handler example
3. ğŸ”² Create hardware integration schematic
4. ğŸ”² Write PCB layout guidelines
5. ğŸ”² Create user manual
6. ğŸ”² Write retrospective document
7. ğŸ”² Prepare final deliverables
```

---

## ğŸ“ˆ Quality Metrics Dashboard

### Project Health Score: ğŸŸ¢ 75/100

| Metric | Score | Status | Notes |
|--------|-------|--------|-------|
| **Requirements Clarity** | 95/100 | ğŸŸ¢ Excellent | Very detailed, comprehensive |
| **Architecture Completeness** | 90/100 | ğŸŸ¢ Excellent | Well-documented, clear design |
| **RTL Readiness** | 0/100 | ğŸ”´ Not Started | Ready to begin implementation |
| **Verification Plan** | 60/100 | ğŸŸ¡ Partial | Strategy defined, TBs needed |
| **Documentation Quality** | 85/100 | ğŸŸ¢ Good | Core docs done, examples pending |
| **Risk Management** | 70/100 | ğŸŸ¡ Moderate | Some unknowns (CF_SPI, tuning) |
| **Timeline Estimate** | 80/100 | ğŸŸ¢ Good | Realistic 6-8 week plan |

### Readiness Assessment

| Use Case | Readiness | Blockers | ETA |
|----------|-----------|----------|-----|
| **RTL Development** | ğŸŸ¢ Ready | None | Can start now |
| **Simulation** | ğŸŸ¡ Partial | Need RTL | +2 weeks |
| **FPGA Prototype** | ğŸ”´ Not Ready | Need RTL + TB | +4 weeks |
| **Caravel Integration** | ğŸŸ¡ Partial | Need verified RTL | +5 weeks |
| **Tape-Out** | ğŸ”´ Not Ready | Need full verification | +8 weeks |

### Risk Factors & Mitigation

| Risk | Probability | Impact | Mitigation |
|------|-------------|--------|------------|
| **CF_SPI IP incompatible** | Medium | Medium | Custom SPI controller (2-3 days extra) |
| **Area exceeds Caravel limit** | Low | High | Minimal design selected, should fit |
| **Detection false alarms** | Medium | Medium | Tunable parameters, validation logic |
| **Verification gaps** | Medium | High | Comprehensive cocotb test plan |
| **OpenLane timing closure** | Medium | Medium | Conservative clock (25 MHz), pipelining |
| **Off-chip ADC noise** | Low | Medium | Good PCB layout, filtering |

---

## âœ… Success Criteria

### Must Have (MVP)
- [ ] RTL lints clean (verilator)
- [ ] All modules simulated and verified (cocotb)
- [ ] Caravel integration compiles and passes DRC/LVS
- [ ] OpenLane achieves timing closure @ 25 MHz
- [ ] Area < 3000 x 3000 Âµm (fits in Caravel user area)
- [ ] Sample rate achieves 20 ksps
- [ ] Threshold detection functional
- [ ] UART communication working
- [ ] GPIO alert functional

### Should Have (Target)
- [ ] Functional coverage > 85%
- [ ] OpenLane timing @ 40 MHz
- [ ] Power < 2 mW (digital core)
- [ ] False alarm rate < 1% (with tuning)
- [ ] Detection latency < 200 Âµs
- [ ] Firmware examples complete
- [ ] User documentation complete

### Nice to Have (Stretch)
- [ ] Streaming mode functional
- [ ] Buffer capture with pre-trigger
- [ ] Dual-threshold detection
- [ ] Hardware integration guide with PCB design
- [ ] FPGA prototype demonstration
- [ ] ML-based enhancement (future phase)

---

## ğŸ“ Quick Reference

### Key Files
- **Main README**: `/workspace/nc-6934/README.md`
- **Architecture**: `/workspace/nc-6934/glass_break_soc/docs/architecture.md`
- **Address Map**: `/workspace/nc-6934/glass_break_soc/docs/address_map.md`
- **Interfaces**: `/workspace/nc-6934/glass_break_soc/docs/interface_specs.md`
- **This Dashboard**: `/workspace/nc-6934/PROJECT_DASHBOARD.md`

### Important Paths
- **RTL Source**: `/workspace/nc-6934/glass_break_soc/rtl/`
- **Testbenches**: `/workspace/nc-6934/glass_break_soc/tb/`
- **IP Integration**: `/workspace/nc-6934/glass_break_soc/ip/`
- **OpenLane Configs**: `/workspace/nc-6934/glass_break_soc/openlane/`
- **Caravel Files**: `/workspace/nc-6934/glass_break_soc/verilog/`

### Key Commands
```bash
# IP Linking
python /nc/agent_tools/ipm_linker/ipm_linker.py \
  --file glass_break_soc/ip/link_IPs.json \
  --project-root /workspace/nc-6934/glass_break_soc

# Linting
verilator --lint-only --Wno-EOFNEWLINE rtl/**/*.v

# Simulation (cocotb)
cd glass_break_soc/tb && make sim MODULE=<module_name>

# OpenLane
openlane glass_break_soc/openlane/<macro>/config.json --ef-save-views-to glass_break_soc
```

### Next User Action Required
ğŸ¯ **Review and approve architecture** before proceeding to RTL development.

**Questions to consider**:
1. Is Option 1 (Minimal On-Chip Processing) acceptable, or do you need more on-chip DSP?
2. Are the off-chip component selections (MCP3202 ADC, MAX4466 amp) acceptable?
3. Should we use CF_SPI IP or develop custom SPI controller?
4. Any specific detection algorithm requirements beyond threshold-based?
5. Any power or area constraints beyond Caravel limits?

---

**Dashboard Version**: 1.0  
**Last Updated**: 2025-11-05  
**Next Review**: After RTL development begins
