

================================================================
== Vitis HLS Report for 'shake_absorb_3_Pipeline_VITIS_LOOP_376_5'
================================================================
* Date:           Thu Dec 29 16:06:24 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution5 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.920 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|       26|  0.260 us|  0.260 us|   26|   26|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_376_5  |       24|       24|         5|          4|          1|     6|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      163|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      132|    -|
|Register             |        -|     -|      132|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      132|      295|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln13_fu_187_p2    |         +|   0|  0|  16|           9|           9|
    |i_14_fu_164_p2        |         +|   0|  0|  10|           3|           1|
    |icmp_ln376_fu_158_p2  |      icmp|   0|  0|   8|           3|           3|
    |or_ln13_1_fu_222_p2   |        or|   0|  0|   9|           2|           9|
    |or_ln13_2_fu_236_p2   |        or|   0|  0|   9|           2|           9|
    |or_ln13_3_fu_250_p2   |        or|   0|  0|   9|           3|           9|
    |or_ln13_4_fu_264_p2   |        or|   0|  0|   9|           3|           9|
    |or_ln13_5_fu_278_p2   |        or|   0|  0|   9|           3|           9|
    |or_ln13_6_fu_292_p2   |        or|   0|  0|   9|           3|           9|
    |or_ln13_fu_202_p2     |        or|   0|  0|   9|           1|           9|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    |this_s_d0             |       xor|   0|  0|  64|          64|          64|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 163|          97|         142|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  26|          5|    1|          5|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i           |   9|          2|    3|          6|
    |i_3_fu_56                    |   9|          2|    3|          6|
    |pk_address0                  |  26|          5|   11|         55|
    |pk_address1                  |  26|          5|   11|         55|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 132|         27|   33|        135|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln13_reg_337             |   6|   0|    9|          3|
    |ap_CS_fsm                    |   4|   0|    4|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_3_fu_56                    |   3|   0|    3|          0|
    |icmp_ln376_reg_333           |   1|   0|    1|          0|
    |pk_load_1_reg_368            |   8|   0|    8|          0|
    |pk_load_2_reg_388            |   8|   0|    8|          0|
    |pk_load_3_reg_393            |   8|   0|    8|          0|
    |pk_load_4_reg_408            |   8|   0|    8|          0|
    |pk_load_5_reg_413            |   8|   0|    8|          0|
    |pk_load_reg_363              |   8|   0|    8|          0|
    |this_s_addr_reg_357          |   3|   0|    5|          2|
    |this_s_load_reg_383          |  64|   0|   64|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 132|   0|  137|          5|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+-----------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  shake_absorb.3_Pipeline_VITIS_LOOP_376_5|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  shake_absorb.3_Pipeline_VITIS_LOOP_376_5|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  shake_absorb.3_Pipeline_VITIS_LOOP_376_5|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  shake_absorb.3_Pipeline_VITIS_LOOP_376_5|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  shake_absorb.3_Pipeline_VITIS_LOOP_376_5|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  shake_absorb.3_Pipeline_VITIS_LOOP_376_5|  return value|
|pk_address0      |  out|   11|   ap_memory|                                        pk|         array|
|pk_ce0           |  out|    1|   ap_memory|                                        pk|         array|
|pk_q0            |   in|    8|   ap_memory|                                        pk|         array|
|pk_address1      |  out|   11|   ap_memory|                                        pk|         array|
|pk_ce1           |  out|    1|   ap_memory|                                        pk|         array|
|pk_q1            |   in|    8|   ap_memory|                                        pk|         array|
|this_s_address0  |  out|    5|   ap_memory|                                    this_s|         array|
|this_s_ce0       |  out|    1|   ap_memory|                                    this_s|         array|
|this_s_we0       |  out|    1|   ap_memory|                                    this_s|         array|
|this_s_d0        |  out|   64|   ap_memory|                                    this_s|         array|
|this_s_address1  |  out|    5|   ap_memory|                                    this_s|         array|
|this_s_ce1       |  out|    1|   ap_memory|                                    this_s|         array|
|this_s_q1        |   in|   64|   ap_memory|                                    this_s|         array|
+-----------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 4, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.19>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1"   --->   Operation 8 'alloca' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pk, void @empty_68, i32 0, i32 0, void @empty_69, i32 4294967295, i32 0, void @empty_69, void @empty_69, void @empty_69, i32 0, i32 0, i32 0, i32 0, void @empty_69, void @empty_69, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.46ns)   --->   "%store_ln0 = store i3 0, i3 %i_3"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc81"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = load i3 %i_3" [HLS_Final_vitis_src/spu.cpp:376]   --->   Operation 12 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 14 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.56ns)   --->   "%icmp_ln376 = icmp_eq  i3 %i, i3 6" [HLS_Final_vitis_src/spu.cpp:376]   --->   Operation 15 'icmp' 'icmp_ln376' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.71ns)   --->   "%i_14 = add i3 %i, i3 1" [HLS_Final_vitis_src/spu.cpp:376]   --->   Operation 16 'add' 'i_14' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln376 = br i1 %icmp_ln376, void %for.inc81.split, void %if.end126.exitStub" [HLS_Final_vitis_src/spu.cpp:376]   --->   Operation 17 'br' 'br_ln376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln376 = zext i3 %i" [HLS_Final_vitis_src/spu.cpp:376]   --->   Operation 18 'zext' 'zext_ln376' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %i, i3 0" [HLS_Final_vitis_src/spu.cpp:377]   --->   Operation 19 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i6 %shl_ln1" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 20 'zext' 'zext_ln13' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.90ns)   --->   "%add_ln13 = add i9 %zext_ln13, i9 368" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 21 'add' 'add_ln13' <Predicate = (!icmp_ln376)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln13 = sext i9 %add_ln13" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 22 'sext' 'sext_ln13' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln13_3 = zext i11 %sext_ln13" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 23 'zext' 'zext_ln13_3' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%pk_addr = getelementptr i8 %pk, i64 0, i64 %zext_ln13_3" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 24 'getelementptr' 'pk_addr' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (1.29ns)   --->   "%pk_load = load i11 %pk_addr" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 25 'load' 'pk_load' <Predicate = (!icmp_ln376)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1952> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%or_ln13 = or i9 %add_ln13, i9 1" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 26 'or' 'or_ln13' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln13_1 = sext i9 %or_ln13" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 27 'sext' 'sext_ln13_1' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln13_4 = zext i11 %sext_ln13_1" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 28 'zext' 'zext_ln13_4' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%pk_addr_1 = getelementptr i8 %pk, i64 0, i64 %zext_ln13_4" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 29 'getelementptr' 'pk_addr_1' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (1.29ns)   --->   "%pk_load_1 = load i11 %pk_addr_1" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 30 'load' 'pk_load_1' <Predicate = (!icmp_ln376)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1952> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%this_s_addr = getelementptr i64 %this_s, i64 0, i64 %zext_ln376" [HLS_Final_vitis_src/spu.cpp:377]   --->   Operation 31 'getelementptr' 'this_s_addr' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (1.29ns)   --->   "%this_s_load = load i5 %this_s_addr" [HLS_Final_vitis_src/spu.cpp:377]   --->   Operation 32 'load' 'this_s_load' <Predicate = (!icmp_ln376)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_1 : Operation 33 [1/1] (0.46ns)   --->   "%store_ln376 = store i3 %i_14, i3 %i_3" [HLS_Final_vitis_src/spu.cpp:376]   --->   Operation 33 'store' 'store_ln376' <Predicate = (!icmp_ln376)> <Delay = 0.46>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 78 'ret' 'ret_ln0' <Predicate = (icmp_ln376)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.29>
ST_2 : Operation 34 [1/2] (1.29ns)   --->   "%pk_load = load i11 %pk_addr" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 34 'load' 'pk_load' <Predicate = (!icmp_ln376)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1952> <RAM>
ST_2 : Operation 35 [1/2] (1.29ns)   --->   "%pk_load_1 = load i11 %pk_addr_1" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 35 'load' 'pk_load_1' <Predicate = (!icmp_ln376)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1952> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%or_ln13_1 = or i9 %add_ln13, i9 2" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 36 'or' 'or_ln13_1' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln13_2 = sext i9 %or_ln13_1" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 37 'sext' 'sext_ln13_2' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln13_5 = zext i11 %sext_ln13_2" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 38 'zext' 'zext_ln13_5' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%pk_addr_2 = getelementptr i8 %pk, i64 0, i64 %zext_ln13_5" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 39 'getelementptr' 'pk_addr_2' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (1.29ns)   --->   "%pk_load_2 = load i11 %pk_addr_2" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 40 'load' 'pk_load_2' <Predicate = (!icmp_ln376)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1952> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%or_ln13_2 = or i9 %add_ln13, i9 3" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 41 'or' 'or_ln13_2' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln13_3 = sext i9 %or_ln13_2" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 42 'sext' 'sext_ln13_3' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln13_6 = zext i11 %sext_ln13_3" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 43 'zext' 'zext_ln13_6' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%pk_addr_3 = getelementptr i8 %pk, i64 0, i64 %zext_ln13_6" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 44 'getelementptr' 'pk_addr_3' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (1.29ns)   --->   "%pk_load_3 = load i11 %pk_addr_3" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 45 'load' 'pk_load_3' <Predicate = (!icmp_ln376)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1952> <RAM>
ST_2 : Operation 46 [1/2] (1.29ns)   --->   "%this_s_load = load i5 %this_s_addr" [HLS_Final_vitis_src/spu.cpp:377]   --->   Operation 46 'load' 'this_s_load' <Predicate = (!icmp_ln376)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 47 [1/2] (1.29ns)   --->   "%pk_load_2 = load i11 %pk_addr_2" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 47 'load' 'pk_load_2' <Predicate = (!icmp_ln376)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1952> <RAM>
ST_3 : Operation 48 [1/2] (1.29ns)   --->   "%pk_load_3 = load i11 %pk_addr_3" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 48 'load' 'pk_load_3' <Predicate = (!icmp_ln376)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1952> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%or_ln13_3 = or i9 %add_ln13, i9 4" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 49 'or' 'or_ln13_3' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln13_4 = sext i9 %or_ln13_3" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 50 'sext' 'sext_ln13_4' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln13_7 = zext i11 %sext_ln13_4" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 51 'zext' 'zext_ln13_7' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%pk_addr_4 = getelementptr i8 %pk, i64 0, i64 %zext_ln13_7" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 52 'getelementptr' 'pk_addr_4' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_3 : Operation 53 [2/2] (1.29ns)   --->   "%pk_load_4 = load i11 %pk_addr_4" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 53 'load' 'pk_load_4' <Predicate = (!icmp_ln376)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1952> <RAM>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%or_ln13_4 = or i9 %add_ln13, i9 5" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 54 'or' 'or_ln13_4' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln13_5 = sext i9 %or_ln13_4" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 55 'sext' 'sext_ln13_5' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln13_8 = zext i11 %sext_ln13_5" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 56 'zext' 'zext_ln13_8' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%pk_addr_5 = getelementptr i8 %pk, i64 0, i64 %zext_ln13_8" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 57 'getelementptr' 'pk_addr_5' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (1.29ns)   --->   "%pk_load_5 = load i11 %pk_addr_5" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 58 'load' 'pk_load_5' <Predicate = (!icmp_ln376)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1952> <RAM>

State 4 <SV = 3> <Delay = 1.29>
ST_4 : Operation 59 [1/2] (1.29ns)   --->   "%pk_load_4 = load i11 %pk_addr_4" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 59 'load' 'pk_load_4' <Predicate = (!icmp_ln376)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1952> <RAM>
ST_4 : Operation 60 [1/2] (1.29ns)   --->   "%pk_load_5 = load i11 %pk_addr_5" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 60 'load' 'pk_load_5' <Predicate = (!icmp_ln376)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1952> <RAM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%or_ln13_5 = or i9 %add_ln13, i9 6" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 61 'or' 'or_ln13_5' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln13_6 = sext i9 %or_ln13_5" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 62 'sext' 'sext_ln13_6' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln13_9 = zext i11 %sext_ln13_6" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 63 'zext' 'zext_ln13_9' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%pk_addr_6 = getelementptr i8 %pk, i64 0, i64 %zext_ln13_9" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 64 'getelementptr' 'pk_addr_6' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_4 : Operation 65 [2/2] (1.29ns)   --->   "%pk_load_6 = load i11 %pk_addr_6" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 65 'load' 'pk_load_6' <Predicate = (!icmp_ln376)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1952> <RAM>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%or_ln13_6 = or i9 %add_ln13, i9 7" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 66 'or' 'or_ln13_6' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln13_7 = sext i9 %or_ln13_6" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 67 'sext' 'sext_ln13_7' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln13_10 = zext i11 %sext_ln13_7" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 68 'zext' 'zext_ln13_10' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%pk_addr_7 = getelementptr i8 %pk, i64 0, i64 %zext_ln13_10" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 69 'getelementptr' 'pk_addr_7' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_4 : Operation 70 [2/2] (1.29ns)   --->   "%pk_load_7 = load i11 %pk_addr_7" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 70 'load' 'pk_load_7' <Predicate = (!icmp_ln376)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1952> <RAM>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%specloopname_ln342 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [HLS_Final_vitis_src/spu.cpp:342]   --->   Operation 71 'specloopname' 'specloopname_ln342' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/2] (1.29ns)   --->   "%pk_load_6 = load i11 %pk_addr_6" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 72 'load' 'pk_load_6' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1952> <RAM>
ST_5 : Operation 73 [1/2] (1.29ns)   --->   "%pk_load_7 = load i11 %pk_addr_7" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 73 'load' 'pk_load_7' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1952> <RAM>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%r_7_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %pk_load_7, i8 %pk_load_6, i8 %pk_load_5, i8 %pk_load_4, i8 %pk_load_3, i8 %pk_load_2, i8 %pk_load_1, i8 %pk_load" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 74 'bitconcatenate' 'r_7_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.32ns)   --->   "%xor_ln377 = xor i64 %this_s_load, i64 %r_7_7" [HLS_Final_vitis_src/spu.cpp:377]   --->   Operation 75 'xor' 'xor_ln377' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (1.29ns)   --->   "%store_ln377 = store i64 %xor_ln377, i5 %this_s_addr" [HLS_Final_vitis_src/spu.cpp:377]   --->   Operation 76 'store' 'store_ln377' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln376 = br void %for.inc81" [HLS_Final_vitis_src/spu.cpp:376]   --->   Operation 77 'br' 'br_ln376' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ pk]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ this_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_3                   (alloca           ) [ 010000]
specinterface_ln0     (specinterface    ) [ 000000]
store_ln0             (store            ) [ 000000]
br_ln0                (br               ) [ 000000]
i                     (load             ) [ 000000]
specpipeline_ln0      (specpipeline     ) [ 000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000]
icmp_ln376            (icmp             ) [ 011110]
i_14                  (add              ) [ 000000]
br_ln376              (br               ) [ 000000]
zext_ln376            (zext             ) [ 000000]
shl_ln1               (bitconcatenate   ) [ 000000]
zext_ln13             (zext             ) [ 000000]
add_ln13              (add              ) [ 001110]
sext_ln13             (sext             ) [ 000000]
zext_ln13_3           (zext             ) [ 000000]
pk_addr               (getelementptr    ) [ 001000]
or_ln13               (or               ) [ 000000]
sext_ln13_1           (sext             ) [ 000000]
zext_ln13_4           (zext             ) [ 000000]
pk_addr_1             (getelementptr    ) [ 001000]
this_s_addr           (getelementptr    ) [ 011111]
store_ln376           (store            ) [ 000000]
pk_load               (load             ) [ 010111]
pk_load_1             (load             ) [ 010111]
or_ln13_1             (or               ) [ 000000]
sext_ln13_2           (sext             ) [ 000000]
zext_ln13_5           (zext             ) [ 000000]
pk_addr_2             (getelementptr    ) [ 000100]
or_ln13_2             (or               ) [ 000000]
sext_ln13_3           (sext             ) [ 000000]
zext_ln13_6           (zext             ) [ 000000]
pk_addr_3             (getelementptr    ) [ 000100]
this_s_load           (load             ) [ 010111]
pk_load_2             (load             ) [ 010011]
pk_load_3             (load             ) [ 010011]
or_ln13_3             (or               ) [ 000000]
sext_ln13_4           (sext             ) [ 000000]
zext_ln13_7           (zext             ) [ 000000]
pk_addr_4             (getelementptr    ) [ 000010]
or_ln13_4             (or               ) [ 000000]
sext_ln13_5           (sext             ) [ 000000]
zext_ln13_8           (zext             ) [ 000000]
pk_addr_5             (getelementptr    ) [ 000010]
pk_load_4             (load             ) [ 010001]
pk_load_5             (load             ) [ 010001]
or_ln13_5             (or               ) [ 000000]
sext_ln13_6           (sext             ) [ 000000]
zext_ln13_9           (zext             ) [ 000000]
pk_addr_6             (getelementptr    ) [ 010001]
or_ln13_6             (or               ) [ 000000]
sext_ln13_7           (sext             ) [ 000000]
zext_ln13_10          (zext             ) [ 000000]
pk_addr_7             (getelementptr    ) [ 010001]
specloopname_ln342    (specloopname     ) [ 000000]
pk_load_6             (load             ) [ 000000]
pk_load_7             (load             ) [ 000000]
r_7_7                 (bitconcatenate   ) [ 000000]
xor_ln377             (xor              ) [ 000000]
store_ln377           (store            ) [ 000000]
br_ln376              (br               ) [ 000000]
ret_ln0               (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="pk">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pk"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="this_s">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_s"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_68"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_69"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="i_3_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="pk_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="8" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="11" slack="0"/>
<pin id="64" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pk_addr/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="11" slack="0"/>
<pin id="69" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="70" dir="0" index="2" bw="0" slack="0"/>
<pin id="72" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="73" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="74" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="3" bw="8" slack="0"/>
<pin id="75" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pk_load/1 pk_load_1/1 pk_load_2/2 pk_load_3/2 pk_load_4/3 pk_load_5/3 pk_load_6/4 pk_load_7/4 "/>
</bind>
</comp>

<comp id="77" class="1004" name="pk_addr_1_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="8" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="11" slack="0"/>
<pin id="81" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pk_addr_1/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="this_s_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="64" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="3" slack="0"/>
<pin id="89" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_s_addr/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="5" slack="4"/>
<pin id="94" dir="0" index="1" bw="64" slack="0"/>
<pin id="95" dir="0" index="2" bw="0" slack="0"/>
<pin id="97" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="98" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="99" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="100" dir="1" index="7" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="this_s_load/1 store_ln377/5 "/>
</bind>
</comp>

<comp id="102" class="1004" name="pk_addr_2_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="11" slack="0"/>
<pin id="106" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pk_addr_2/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="pk_addr_3_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="11" slack="0"/>
<pin id="114" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pk_addr_3/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="pk_addr_4_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="11" slack="0"/>
<pin id="122" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pk_addr_4/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="pk_addr_5_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="11" slack="0"/>
<pin id="130" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pk_addr_5/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="pk_addr_6_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="11" slack="0"/>
<pin id="138" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pk_addr_6/4 "/>
</bind>
</comp>

<comp id="142" class="1004" name="pk_addr_7_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="11" slack="0"/>
<pin id="146" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pk_addr_7/4 "/>
</bind>
</comp>

<comp id="150" class="1004" name="store_ln0_store_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="3" slack="0"/>
<pin id="153" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="i_load_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="3" slack="0"/>
<pin id="157" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="icmp_ln376_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="3" slack="0"/>
<pin id="160" dir="0" index="1" bw="3" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln376/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="i_14_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="3" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_14/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="zext_ln376_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="3" slack="0"/>
<pin id="172" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln376/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="shl_ln1_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="6" slack="0"/>
<pin id="177" dir="0" index="1" bw="3" slack="0"/>
<pin id="178" dir="0" index="2" bw="1" slack="0"/>
<pin id="179" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="zext_ln13_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="6" slack="0"/>
<pin id="185" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="add_ln13_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="6" slack="0"/>
<pin id="189" dir="0" index="1" bw="9" slack="0"/>
<pin id="190" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="sext_ln13_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="9" slack="0"/>
<pin id="195" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="zext_ln13_3_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="9" slack="0"/>
<pin id="199" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_3/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="or_ln13_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="9" slack="0"/>
<pin id="204" dir="0" index="1" bw="9" slack="0"/>
<pin id="205" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln13/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="sext_ln13_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="9" slack="0"/>
<pin id="210" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13_1/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="zext_ln13_4_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="9" slack="0"/>
<pin id="214" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_4/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln376_store_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="3" slack="0"/>
<pin id="219" dir="0" index="1" bw="3" slack="0"/>
<pin id="220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln376/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="or_ln13_1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="9" slack="1"/>
<pin id="224" dir="0" index="1" bw="9" slack="0"/>
<pin id="225" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln13_1/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="sext_ln13_2_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="9" slack="0"/>
<pin id="229" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13_2/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="zext_ln13_5_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="9" slack="0"/>
<pin id="233" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_5/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="or_ln13_2_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="9" slack="1"/>
<pin id="238" dir="0" index="1" bw="9" slack="0"/>
<pin id="239" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln13_2/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="sext_ln13_3_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="9" slack="0"/>
<pin id="243" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13_3/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="zext_ln13_6_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="9" slack="0"/>
<pin id="247" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_6/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="or_ln13_3_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="9" slack="2"/>
<pin id="252" dir="0" index="1" bw="9" slack="0"/>
<pin id="253" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln13_3/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="sext_ln13_4_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="9" slack="0"/>
<pin id="257" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13_4/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="zext_ln13_7_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="9" slack="0"/>
<pin id="261" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_7/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="or_ln13_4_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="9" slack="2"/>
<pin id="266" dir="0" index="1" bw="9" slack="0"/>
<pin id="267" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln13_4/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="sext_ln13_5_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="9" slack="0"/>
<pin id="271" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13_5/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="zext_ln13_8_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="9" slack="0"/>
<pin id="275" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_8/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="or_ln13_5_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="9" slack="3"/>
<pin id="280" dir="0" index="1" bw="9" slack="0"/>
<pin id="281" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln13_5/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="sext_ln13_6_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="9" slack="0"/>
<pin id="285" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13_6/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="zext_ln13_9_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="9" slack="0"/>
<pin id="289" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_9/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="or_ln13_6_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="9" slack="3"/>
<pin id="294" dir="0" index="1" bw="9" slack="0"/>
<pin id="295" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln13_6/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="sext_ln13_7_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="9" slack="0"/>
<pin id="299" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13_7/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="zext_ln13_10_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="9" slack="0"/>
<pin id="303" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_10/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="r_7_7_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="64" slack="0"/>
<pin id="308" dir="0" index="1" bw="8" slack="0"/>
<pin id="309" dir="0" index="2" bw="8" slack="0"/>
<pin id="310" dir="0" index="3" bw="8" slack="1"/>
<pin id="311" dir="0" index="4" bw="8" slack="1"/>
<pin id="312" dir="0" index="5" bw="8" slack="2"/>
<pin id="313" dir="0" index="6" bw="8" slack="2"/>
<pin id="314" dir="0" index="7" bw="8" slack="3"/>
<pin id="315" dir="0" index="8" bw="8" slack="3"/>
<pin id="316" dir="1" index="9" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_7_7/5 "/>
</bind>
</comp>

<comp id="320" class="1004" name="xor_ln377_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="64" slack="3"/>
<pin id="322" dir="0" index="1" bw="64" slack="0"/>
<pin id="323" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln377/5 "/>
</bind>
</comp>

<comp id="326" class="1005" name="i_3_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="3" slack="0"/>
<pin id="328" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="333" class="1005" name="icmp_ln376_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="1"/>
<pin id="335" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln376 "/>
</bind>
</comp>

<comp id="337" class="1005" name="add_ln13_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="9" slack="1"/>
<pin id="339" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln13 "/>
</bind>
</comp>

<comp id="347" class="1005" name="pk_addr_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="11" slack="1"/>
<pin id="349" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="pk_addr "/>
</bind>
</comp>

<comp id="352" class="1005" name="pk_addr_1_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="11" slack="1"/>
<pin id="354" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="pk_addr_1 "/>
</bind>
</comp>

<comp id="357" class="1005" name="this_s_addr_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="5" slack="1"/>
<pin id="359" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="this_s_addr "/>
</bind>
</comp>

<comp id="363" class="1005" name="pk_load_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="8" slack="3"/>
<pin id="365" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="pk_load "/>
</bind>
</comp>

<comp id="368" class="1005" name="pk_load_1_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="3"/>
<pin id="370" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="pk_load_1 "/>
</bind>
</comp>

<comp id="373" class="1005" name="pk_addr_2_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="11" slack="1"/>
<pin id="375" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="pk_addr_2 "/>
</bind>
</comp>

<comp id="378" class="1005" name="pk_addr_3_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="11" slack="1"/>
<pin id="380" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="pk_addr_3 "/>
</bind>
</comp>

<comp id="383" class="1005" name="this_s_load_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="64" slack="3"/>
<pin id="385" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="this_s_load "/>
</bind>
</comp>

<comp id="388" class="1005" name="pk_load_2_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="8" slack="2"/>
<pin id="390" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="pk_load_2 "/>
</bind>
</comp>

<comp id="393" class="1005" name="pk_load_3_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="8" slack="2"/>
<pin id="395" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="pk_load_3 "/>
</bind>
</comp>

<comp id="398" class="1005" name="pk_addr_4_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="11" slack="1"/>
<pin id="400" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="pk_addr_4 "/>
</bind>
</comp>

<comp id="403" class="1005" name="pk_addr_5_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="11" slack="1"/>
<pin id="405" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="pk_addr_5 "/>
</bind>
</comp>

<comp id="408" class="1005" name="pk_load_4_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="8" slack="1"/>
<pin id="410" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pk_load_4 "/>
</bind>
</comp>

<comp id="413" class="1005" name="pk_load_5_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="8" slack="1"/>
<pin id="415" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pk_load_5 "/>
</bind>
</comp>

<comp id="418" class="1005" name="pk_addr_6_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="11" slack="1"/>
<pin id="420" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="pk_addr_6 "/>
</bind>
</comp>

<comp id="423" class="1005" name="pk_addr_7_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="11" slack="1"/>
<pin id="425" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="pk_addr_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="34" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="76"><net_src comp="60" pin="3"/><net_sink comp="67" pin=2"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="34" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="84"><net_src comp="77" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="90"><net_src comp="2" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="34" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="101"><net_src comp="85" pin="3"/><net_sink comp="92" pin=2"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="34" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="102" pin="3"/><net_sink comp="67" pin=2"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="34" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="110" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="34" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="118" pin="3"/><net_sink comp="67" pin=2"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="34" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="126" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="139"><net_src comp="0" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="34" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="134" pin="3"/><net_sink comp="67" pin=2"/></net>

<net id="147"><net_src comp="0" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="34" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="142" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="154"><net_src comp="16" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="162"><net_src comp="155" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="26" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="155" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="28" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="173"><net_src comp="155" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="180"><net_src comp="30" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="155" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="182"><net_src comp="16" pin="0"/><net_sink comp="175" pin=2"/></net>

<net id="186"><net_src comp="175" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="191"><net_src comp="183" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="32" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="196"><net_src comp="187" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="193" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="206"><net_src comp="187" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="36" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="211"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="221"><net_src comp="164" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="226"><net_src comp="38" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="230"><net_src comp="222" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="227" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="240"><net_src comp="40" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="244"><net_src comp="236" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="241" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="254"><net_src comp="42" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="258"><net_src comp="250" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="255" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="268"><net_src comp="44" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="272"><net_src comp="264" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="269" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="282"><net_src comp="46" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="286"><net_src comp="278" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="283" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="296"><net_src comp="48" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="300"><net_src comp="292" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="297" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="317"><net_src comp="54" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="318"><net_src comp="67" pin="3"/><net_sink comp="306" pin=1"/></net>

<net id="319"><net_src comp="67" pin="7"/><net_sink comp="306" pin=2"/></net>

<net id="324"><net_src comp="306" pin="9"/><net_sink comp="320" pin=1"/></net>

<net id="325"><net_src comp="320" pin="2"/><net_sink comp="92" pin=1"/></net>

<net id="329"><net_src comp="56" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="331"><net_src comp="326" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="332"><net_src comp="326" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="336"><net_src comp="158" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="187" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="342"><net_src comp="337" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="343"><net_src comp="337" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="344"><net_src comp="337" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="345"><net_src comp="337" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="346"><net_src comp="337" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="350"><net_src comp="60" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="355"><net_src comp="77" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="360"><net_src comp="85" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="362"><net_src comp="357" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="366"><net_src comp="67" pin="7"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="306" pin=8"/></net>

<net id="371"><net_src comp="67" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="306" pin=7"/></net>

<net id="376"><net_src comp="102" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="381"><net_src comp="110" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="386"><net_src comp="92" pin="7"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="391"><net_src comp="67" pin="7"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="306" pin=6"/></net>

<net id="396"><net_src comp="67" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="306" pin=5"/></net>

<net id="401"><net_src comp="118" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="406"><net_src comp="126" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="411"><net_src comp="67" pin="7"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="306" pin=4"/></net>

<net id="416"><net_src comp="67" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="306" pin=3"/></net>

<net id="421"><net_src comp="134" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="426"><net_src comp="142" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="67" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pk | {}
	Port: this_s | {5 }
 - Input state : 
	Port: shake_absorb.3_Pipeline_VITIS_LOOP_376_5 : pk | {1 2 3 4 5 }
	Port: shake_absorb.3_Pipeline_VITIS_LOOP_376_5 : this_s | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln376 : 2
		i_14 : 2
		br_ln376 : 3
		zext_ln376 : 2
		shl_ln1 : 2
		zext_ln13 : 3
		add_ln13 : 4
		sext_ln13 : 5
		zext_ln13_3 : 6
		pk_addr : 7
		pk_load : 8
		or_ln13 : 5
		sext_ln13_1 : 5
		zext_ln13_4 : 6
		pk_addr_1 : 7
		pk_load_1 : 8
		this_s_addr : 3
		this_s_load : 4
		store_ln376 : 3
	State 2
		zext_ln13_5 : 1
		pk_addr_2 : 2
		pk_load_2 : 3
		zext_ln13_6 : 1
		pk_addr_3 : 2
		pk_load_3 : 3
	State 3
		zext_ln13_7 : 1
		pk_addr_4 : 2
		pk_load_4 : 3
		zext_ln13_8 : 1
		pk_addr_5 : 2
		pk_load_5 : 3
	State 4
		zext_ln13_9 : 1
		pk_addr_6 : 2
		pk_load_6 : 3
		zext_ln13_10 : 1
		pk_addr_7 : 2
		pk_load_7 : 3
	State 5
		r_7_7 : 1
		xor_ln377 : 2
		store_ln377 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|    xor   |   xor_ln377_fu_320  |    0    |    64   |
|----------|---------------------|---------|---------|
|    add   |     i_14_fu_164     |    0    |    10   |
|          |   add_ln13_fu_187   |    0    |    16   |
|----------|---------------------|---------|---------|
|   icmp   |  icmp_ln376_fu_158  |    0    |    8    |
|----------|---------------------|---------|---------|
|          |  zext_ln376_fu_170  |    0    |    0    |
|          |   zext_ln13_fu_183  |    0    |    0    |
|          |  zext_ln13_3_fu_197 |    0    |    0    |
|          |  zext_ln13_4_fu_212 |    0    |    0    |
|   zext   |  zext_ln13_5_fu_231 |    0    |    0    |
|          |  zext_ln13_6_fu_245 |    0    |    0    |
|          |  zext_ln13_7_fu_259 |    0    |    0    |
|          |  zext_ln13_8_fu_273 |    0    |    0    |
|          |  zext_ln13_9_fu_287 |    0    |    0    |
|          | zext_ln13_10_fu_301 |    0    |    0    |
|----------|---------------------|---------|---------|
|bitconcatenate|    shl_ln1_fu_175   |    0    |    0    |
|          |     r_7_7_fu_306    |    0    |    0    |
|----------|---------------------|---------|---------|
|          |   sext_ln13_fu_193  |    0    |    0    |
|          |  sext_ln13_1_fu_208 |    0    |    0    |
|          |  sext_ln13_2_fu_227 |    0    |    0    |
|   sext   |  sext_ln13_3_fu_241 |    0    |    0    |
|          |  sext_ln13_4_fu_255 |    0    |    0    |
|          |  sext_ln13_5_fu_269 |    0    |    0    |
|          |  sext_ln13_6_fu_283 |    0    |    0    |
|          |  sext_ln13_7_fu_297 |    0    |    0    |
|----------|---------------------|---------|---------|
|          |    or_ln13_fu_202   |    0    |    0    |
|          |   or_ln13_1_fu_222  |    0    |    0    |
|          |   or_ln13_2_fu_236  |    0    |    0    |
|    or    |   or_ln13_3_fu_250  |    0    |    0    |
|          |   or_ln13_4_fu_264  |    0    |    0    |
|          |   or_ln13_5_fu_278  |    0    |    0    |
|          |   or_ln13_6_fu_292  |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    98   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  add_ln13_reg_337 |    9   |
|    i_3_reg_326    |    3   |
| icmp_ln376_reg_333|    1   |
| pk_addr_1_reg_352 |   11   |
| pk_addr_2_reg_373 |   11   |
| pk_addr_3_reg_378 |   11   |
| pk_addr_4_reg_398 |   11   |
| pk_addr_5_reg_403 |   11   |
| pk_addr_6_reg_418 |   11   |
| pk_addr_7_reg_423 |   11   |
|  pk_addr_reg_347  |   11   |
| pk_load_1_reg_368 |    8   |
| pk_load_2_reg_388 |    8   |
| pk_load_3_reg_393 |    8   |
| pk_load_4_reg_408 |    8   |
| pk_load_5_reg_413 |    8   |
|  pk_load_reg_363  |    8   |
|this_s_addr_reg_357|    5   |
|this_s_load_reg_383|   64   |
+-------------------+--------+
|       Total       |   218  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_67 |  p0  |   8  |  11  |   88   ||    43   |
| grp_access_fu_67 |  p2  |   8  |   0  |    0   ||    43   |
| grp_access_fu_92 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   88   || 1.88571 ||    95   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   98   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   95   |
|  Register |    -   |   218  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   218  |   193  |
+-----------+--------+--------+--------+
