|mem_cof
clk => clk~0.IN1
rst_n => ~NO_FANOUT~
ram_wr => ram_wr~0.IN1
ram_addr[0] => ram_addr[0]~11.IN1
ram_addr[1] => ram_addr[1]~10.IN1
ram_addr[2] => ram_addr[2]~9.IN1
ram_addr[3] => ram_addr[3]~8.IN1
ram_addr[4] => ram_addr[4]~7.IN1
ram_addr[5] => ram_addr[5]~6.IN1
ram_addr[6] => ram_addr[6]~5.IN1
ram_addr[7] => ram_addr[7]~4.IN1
ram_addr[8] => ram_addr[8]~3.IN1
ram_addr[9] => ram_addr[9]~2.IN1
ram_addr[10] => ram_addr[10]~1.IN1
ram_addr[11] => ram_addr[11]~0.IN1
ram_din[0] => ram_din[0]~7.IN1
ram_din[1] => ram_din[1]~6.IN1
ram_din[2] => ram_din[2]~5.IN1
ram_din[3] => ram_din[3]~4.IN1
ram_din[4] => ram_din[4]~3.IN1
ram_din[5] => ram_din[5]~2.IN1
ram_din[6] => ram_din[6]~1.IN1
ram_din[7] => ram_din[7]~0.IN1
ram_dout[0] <= sys_ram:uut_ram.q
ram_dout[1] <= sys_ram:uut_ram.q
ram_dout[2] <= sys_ram:uut_ram.q
ram_dout[3] <= sys_ram:uut_ram.q
ram_dout[4] <= sys_ram:uut_ram.q
ram_dout[5] <= sys_ram:uut_ram.q
ram_dout[6] <= sys_ram:uut_ram.q
ram_dout[7] <= sys_ram:uut_ram.q


|mem_cof|sys_ram:uut_ram
address[0] => address[0]~11.IN1
address[1] => address[1]~10.IN1
address[2] => address[2]~9.IN1
address[3] => address[3]~8.IN1
address[4] => address[4]~7.IN1
address[5] => address[5]~6.IN1
address[6] => address[6]~5.IN1
address[7] => address[7]~4.IN1
address[8] => address[8]~3.IN1
address[9] => address[9]~2.IN1
address[10] => address[10]~1.IN1
address[11] => address[11]~0.IN1
clock => clock~0.IN1
data[0] => data[0]~7.IN1
data[1] => data[1]~6.IN1
data[2] => data[2]~5.IN1
data[3] => data[3]~4.IN1
data[4] => data[4]~3.IN1
data[5] => data[5]~2.IN1
data[6] => data[6]~1.IN1
data[7] => data[7]~0.IN1
wren => wren~0.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|mem_cof|sys_ram:uut_ram|altsyncram:altsyncram_component
wren_a => altsyncram_oaa1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_oaa1:auto_generated.data_a[0]
data_a[1] => altsyncram_oaa1:auto_generated.data_a[1]
data_a[2] => altsyncram_oaa1:auto_generated.data_a[2]
data_a[3] => altsyncram_oaa1:auto_generated.data_a[3]
data_a[4] => altsyncram_oaa1:auto_generated.data_a[4]
data_a[5] => altsyncram_oaa1:auto_generated.data_a[5]
data_a[6] => altsyncram_oaa1:auto_generated.data_a[6]
data_a[7] => altsyncram_oaa1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_oaa1:auto_generated.address_a[0]
address_a[1] => altsyncram_oaa1:auto_generated.address_a[1]
address_a[2] => altsyncram_oaa1:auto_generated.address_a[2]
address_a[3] => altsyncram_oaa1:auto_generated.address_a[3]
address_a[4] => altsyncram_oaa1:auto_generated.address_a[4]
address_a[5] => altsyncram_oaa1:auto_generated.address_a[5]
address_a[6] => altsyncram_oaa1:auto_generated.address_a[6]
address_a[7] => altsyncram_oaa1:auto_generated.address_a[7]
address_a[8] => altsyncram_oaa1:auto_generated.address_a[8]
address_a[9] => altsyncram_oaa1:auto_generated.address_a[9]
address_a[10] => altsyncram_oaa1:auto_generated.address_a[10]
address_a[11] => altsyncram_oaa1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_oaa1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_oaa1:auto_generated.q_a[0]
q_a[1] <= altsyncram_oaa1:auto_generated.q_a[1]
q_a[2] <= altsyncram_oaa1:auto_generated.q_a[2]
q_a[3] <= altsyncram_oaa1:auto_generated.q_a[3]
q_a[4] <= altsyncram_oaa1:auto_generated.q_a[4]
q_a[5] <= altsyncram_oaa1:auto_generated.q_a[5]
q_a[6] <= altsyncram_oaa1:auto_generated.q_a[6]
q_a[7] <= altsyncram_oaa1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|mem_cof|sys_ram:uut_ram|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


