# uvm-learner
This repository contains a basic example about how to implement a UVM testbench its python interface. UVM is a framework of System Verilog classes that help to bring up verification testbenches faster.
