<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="clock.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="clock.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="clock.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="clock.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="clock.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="clock.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="clock.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="clock.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="clock.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="clock.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="clock.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="clock.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="clock.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="clock.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="clock.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="clock.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="clock.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="clock.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="clock.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="clock.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="clock_beh.prj"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="clock_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="clock_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="clock_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="clock_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="clock_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="clock_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="clock_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="clock_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="clock_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="clock_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="clock_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="clock_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="clock_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="clock_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="clock_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="clock_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1675244040" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1675244040">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1675244040" xil_pn:in_ck="143984601074524" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1675244040">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="clock.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1675244040" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-1114161827453800497" xil_pn:start_ts="1675244040">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1675244040" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1538410697157378637" xil_pn:start_ts="1675244040">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1675244040" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-7606261442162422888" xil_pn:start_ts="1675244040">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1675244040" xil_pn:in_ck="143984601074524" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1675244040">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="clock.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1675244045" xil_pn:in_ck="143984601074524" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="418295657236505041" xil_pn:start_ts="1675244040">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="clock_beh.prj"/>
      <outfile xil_pn:name="clock_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1675244046" xil_pn:in_ck="1805650911818782651" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-2390084209097857250" xil_pn:start_ts="1675244045">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="clock_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1675243768" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1675243768">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1675243768" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3719280507816340723" xil_pn:start_ts="1675243768">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1675243768" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7606261442162422888" xil_pn:start_ts="1675243768">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1675243768" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1675243768">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1675243768" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1114161827453800497" xil_pn:start_ts="1675243768">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1675243768" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-5609353907947751920" xil_pn:start_ts="1675243768">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1675243768" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5405314670761214686" xil_pn:start_ts="1675243768">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1675243791" xil_pn:in_ck="143984601074524" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="751825334569265009" xil_pn:start_ts="1675243768">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="clock.lso"/>
      <outfile xil_pn:name="clock.ngc"/>
      <outfile xil_pn:name="clock.ngr"/>
      <outfile xil_pn:name="clock.prj"/>
      <outfile xil_pn:name="clock.stx"/>
      <outfile xil_pn:name="clock.syr"/>
      <outfile xil_pn:name="clock.xst"/>
      <outfile xil_pn:name="clock_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1675243792" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-7304699253844187868" xil_pn:start_ts="1675243791">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1675243799" xil_pn:in_ck="143984601065778" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="4113333432957788355" xil_pn:start_ts="1675243792">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="clock.bld"/>
      <outfile xil_pn:name="clock.ngd"/>
      <outfile xil_pn:name="clock_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1675243819" xil_pn:in_ck="143984601065779" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="304711778406361947" xil_pn:start_ts="1675243799">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="clock.pcf"/>
      <outfile xil_pn:name="clock_map.map"/>
      <outfile xil_pn:name="clock_map.mrp"/>
      <outfile xil_pn:name="clock_map.ncd"/>
      <outfile xil_pn:name="clock_map.ngm"/>
      <outfile xil_pn:name="clock_map.xrpt"/>
      <outfile xil_pn:name="clock_summary.xml"/>
      <outfile xil_pn:name="clock_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1675243836" xil_pn:in_ck="4733667503937165772" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="417176447551133118" xil_pn:start_ts="1675243819">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="clock.ncd"/>
      <outfile xil_pn:name="clock.pad"/>
      <outfile xil_pn:name="clock.par"/>
      <outfile xil_pn:name="clock.ptwx"/>
      <outfile xil_pn:name="clock.unroutes"/>
      <outfile xil_pn:name="clock.xpi"/>
      <outfile xil_pn:name="clock_pad.csv"/>
      <outfile xil_pn:name="clock_pad.txt"/>
      <outfile xil_pn:name="clock_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1675243836" xil_pn:in_ck="143984601065647" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1675243829">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="clock.twr"/>
      <outfile xil_pn:name="clock.twx"/>
    </transform>
  </transforms>

</generated_project>
