// Seed: 1567908268
`define pp_0 0
module module_0;
  always @(posedge id_0 == 1'd0) begin
    #id_1 @(posedge 1 or 1) id_0 <= id_0;
  end
  reg id_2 = id_0;
  assign id_0 = 1;
  type_6 id_3 (
      .id_0(1),
      .id_1(id_0)
  );
  logic   id_4;
  integer id_5 = id_3;
endmodule
