# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do lab6_toplevel_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:12 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 16:20:13 on Oct 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:13 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv 
# -- Compiling module internal_register
# 
# Top level modules:
# 	internal_register
# End time: 16:20:13 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:13 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv 
# -- Compiling module registerFile
# 
# Top level modules:
# 	registerFile
# End time: 16:20:13 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:13 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 16:20:13 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:13 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 16:20:13 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:13 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 16:20:13 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:13 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 16:20:13 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:13 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 16:20:14 on Oct 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:14 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 16:20:14 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:14 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv 
# -- Compiling module two_mux
# -- Compiling module four_mux
# 
# Top level modules:
# 	two_mux
# 	four_mux
# End time: 16:20:14 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:14 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:20:14 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:14 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 16:20:14 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:14 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv 
# -- Compiling module NZPlogic
# 
# Top level modules:
# 	NZPlogic
# End time: 16:20:14 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:14 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 16:20:15 on Oct 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:15 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 16:20:15 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:15 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv 
# -- Compiling module lab6_toplevel
# 
# Top level modules:
# 	lab6_toplevel
# End time: 16:20:15 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:15 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 16:20:15 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 16:20:16 on Oct 08,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab6_toplevel
# Loading work.sync
# Loading work.slc3
# Loading work.HexDriver
# Loading work.datapath
# Loading work.registerFile
# Loading work.four_mux
# Loading work.two_mux
# Loading work.alu
# Loading work.internal_register
# Loading work.NZPlogic
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
# Error opening C:/Users/finnn/Documents/385/385_FPGA/Lab6/simulation/modelsim/[PCDPC] - Port size (16) does not match connection size 
# Path name 'C:/Users/finnn/Documents/385/385_FPGA/Lab6/simulation/modelsim/[PCDPC] - Port size (16) does not match connection size ' doesn't exist.
restart -f; run 20000ns
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
#  77384196638308
#  77384196686208
#  77384196682667
#  77384196687411
#  77384196655334
do lab6_toplevel_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:26:45 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 16:26:46 on Oct 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:26:46 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv 
# -- Compiling module internal_register
# 
# Top level modules:
# 	internal_register
# End time: 16:26:46 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:26:46 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv 
# -- Compiling module registerFile
# 
# Top level modules:
# 	registerFile
# End time: 16:26:46 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:26:46 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 16:26:46 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:26:46 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 16:26:46 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:26:46 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 16:26:46 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:26:46 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 16:26:46 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:26:46 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 16:26:46 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:26:46 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 16:26:47 on Oct 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:26:47 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv 
# -- Compiling module two_mux
# -- Compiling module four_mux
# 
# Top level modules:
# 	two_mux
# 	four_mux
# End time: 16:26:47 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:26:47 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:26:47 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:26:47 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 16:26:47 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:26:47 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv 
# -- Compiling module NZPlogic
# 
# Top level modules:
# 	NZPlogic
# End time: 16:26:47 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:26:47 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 16:26:47 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:26:47 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 16:26:47 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:26:47 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv 
# -- Compiling module lab6_toplevel
# 
# Top level modules:
# 	lab6_toplevel
# End time: 16:26:48 on Oct 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:26:48 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 16:26:48 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 16:26:49 on Oct 08,2018, Elapsed time: 0:06:33
# Errors: 1, Warnings: 8
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 16:26:49 on Oct 08,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab6_toplevel
# Loading work.sync
# Loading work.slc3
# Loading work.HexDriver
# Loading work.datapath
# Loading work.registerFile
# Loading work.four_mux
# Loading work.two_mux
# Loading work.alu
# Loading work.internal_register
# Loading work.NZPlogic
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
restart -f; run 20000ns
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
# Fails 
#  2034
# 41266
# Fails 
# 28304
# 62896
# Fails 
# 59445
# 28214
# Fails 
# 52116
# 40287
# Fails 
# 44859
# 15467
do lab6_toplevel_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:45 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 16:27:45 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:45 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv 
# -- Compiling module internal_register
# 
# Top level modules:
# 	internal_register
# End time: 16:27:45 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:45 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv 
# -- Compiling module registerFile
# 
# Top level modules:
# 	registerFile
# End time: 16:27:45 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:45 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 16:27:45 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:45 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 16:27:45 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:45 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 16:27:46 on Oct 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:46 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 16:27:46 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:46 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 16:27:46 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:46 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 16:27:46 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:46 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv 
# -- Compiling module two_mux
# -- Compiling module four_mux
# 
# Top level modules:
# 	two_mux
# 	four_mux
# End time: 16:27:46 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:46 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:27:46 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:46 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 16:27:46 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:46 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv 
# -- Compiling module NZPlogic
# 
# Top level modules:
# 	NZPlogic
# End time: 16:27:46 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:46 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 16:27:47 on Oct 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:47 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 16:27:47 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:47 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv 
# -- Compiling module lab6_toplevel
# 
# Top level modules:
# 	lab6_toplevel
# End time: 16:27:47 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:47 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 16:27:47 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 16:27:48 on Oct 08,2018, Elapsed time: 0:00:59
# Errors: 0, Warnings: 8
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 16:27:48 on Oct 08,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab6_toplevel
# Loading work.sync
# Loading work.slc3
# Loading work.HexDriver
# Loading work.datapath
# Loading work.registerFile
# Loading work.four_mux
# Loading work.two_mux
# Loading work.alu
# Loading work.internal_register
# Loading work.NZPlogic
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
restart -f; run 200000ns
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
# Fails 
#   119
#   124
# Fails 
#    54
#    54
# Fails 
#    76
#    20
# Fails 
#    43
#    95
# Fails 
#    30
#    86
# Fails 
#    44
#    33
# Fails 
#    14
#    84
# Fails 
#    98
#    21
# Fails 
#   123
#    14
# Fails 
#    65
#   121
# Fails 
#     2
#   125
# Fails 
#    99
#    67
# Fails 
#    66
#    39
# Fails 
#    96
#    57
# Fails 
#    60
#    97
# Fails 
#    82
#    62
# Fails 
#    96
#    60
# Fails 
#    60
#    71
# Fails 
#    29
#    95
# Fails 
#    11
#    92
add wave -position insertpoint {sim:/testbench/tested/my_slc/d0/registers/internal_register_generate[7]/register/*}
add wave -position insertpoint {sim:/testbench/tested/my_slc/d0/registers/internal_register_generate[6]/register/*}
add wave -position insertpoint {sim:/testbench/tested/my_slc/d0/registers/internal_register_generate[5]/register/*}
restart -f; run 200000ns
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
# Fails 
#   119
#   124
# Fails 
#    54
#    54
# Fails 
#    76
#    20
# Fails 
#    43
#    95
# Fails 
#    30
#    86
# Fails 
#    44
#    33
# Fails 
#    14
#    84
# Fails 
#    98
#    21
# Fails 
#   123
#    14
# Fails 
#    65
#   121
# Fails 
#     2
#   125
# Fails 
#    99
#    67
# Fails 
#    66
#    39
# Fails 
#    96
#    57
# Fails 
#    60
#    97
# Fails 
#    82
#    62
# Fails 
#    96
#    60
# Fails 
#    60
#    71
# Fails 
#    29
#    95
# Fails 
#    11
#    92
add wave -position insertpoint sim:/testbench/tested/my_slc/d0/IRregister/*
restart -f; run 200000ns
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
# Fails 
#   119
#   124
# Fails 
#    54
#    54
# Fails 
#    76
#    20
# Fails 
#    43
#    95
# Fails 
#    30
#    86
# Fails 
#    44
#    33
# Fails 
#    14
#    84
# Fails 
#    98
#    21
# Fails 
#   123
#    14
# Fails 
#    65
#   121
# Fails 
#     2
#   125
# Fails 
#    99
#    67
# Fails 
#    66
#    39
# Fails 
#    96
#    57
# Fails 
#    60
#    97
# Fails 
#    82
#    62
# Fails 
#    96
#    60
# Fails 
#    60
#    71
# Fails 
#    29
#    95
# Fails 
#    11
#    92
add wave -position insertpoint sim:/testbench/tested/my_slc/d0/PCregister/*
restart -f; run 20000ns
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
# Fails 
#   119
#   124
# Fails 
#    54
#    54
# Fails 
#    76
#    20
# Fails 
#    43
#    95
# Fails 
#    30
#    86
add wave -position insertpoint {sim:/testbench/tested/my_slc/d0/registers/internal_register_generate[0]/*}
# (vish-4014) No objects found matching '/testbench/tested/my_slc/d0/registers/internal_register_generate[0]/*'.
add wave -position insertpoint {sim:/testbench/tested/my_slc/d0/registers/internal_register_generate[1]/*}
# (vish-4014) No objects found matching '/testbench/tested/my_slc/d0/registers/internal_register_generate[1]/*'.
add wave -position insertpoint {sim:/testbench/tested/my_slc/d0/registers/internal_register_generate[0]/register/*}
add wave -position insertpoint {sim:/testbench/tested/my_slc/d0/registers/internal_register_generate[1]/register/*}
add wave -position insertpoint {sim:/testbench/tested/my_slc/d0/registers/internal_register_generate[2]/register/*}
restart -f; run 20000ns
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
# Fails 
#   119
#   124
# Fails 
#    54
#    54
# Fails 
#    76
#    20
# Fails 
#    43
#    95
# Fails 
#    30
#    86
do lab6_toplevel_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:17 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 16:50:17 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:17 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv 
# -- Compiling module internal_register
# 
# Top level modules:
# 	internal_register
# End time: 16:50:17 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:17 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv 
# -- Compiling module registerFile
# 
# Top level modules:
# 	registerFile
# End time: 16:50:17 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:17 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 16:50:18 on Oct 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:18 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 16:50:18 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:18 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 16:50:18 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:18 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 16:50:18 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:18 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 16:50:18 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:18 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 16:50:18 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:18 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv 
# -- Compiling module two_mux
# -- Compiling module four_mux
# 
# Top level modules:
# 	two_mux
# 	four_mux
# End time: 16:50:18 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:18 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:50:18 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:18 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 16:50:19 on Oct 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:19 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv 
# -- Compiling module NZPlogic
# 
# Top level modules:
# 	NZPlogic
# End time: 16:50:19 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:19 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 16:50:19 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:19 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 16:50:19 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:19 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv 
# -- Compiling module lab6_toplevel
# 
# Top level modules:
# 	lab6_toplevel
# End time: 16:50:19 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:19 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 16:50:19 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 16:50:21 on Oct 08,2018, Elapsed time: 0:22:33
# Errors: 2, Warnings: 24
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 16:50:21 on Oct 08,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab6_toplevel
# Loading work.sync
# Loading work.slc3
# Loading work.HexDriver
# Loading work.datapath
# Loading work.registerFile
# Loading work.four_mux
# Loading work.two_mux
# Loading work.alu
# Loading work.internal_register
# Loading work.NZPlogic
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
restart -f; run 200000ns
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
# Fails 
#   119
#   124
# Fails 
#    54
#    54
# Fails 
#    76
#    20
# Fails 
#    43
#    95
# Fails 
#    30
#    86
# Fails 
#    44
#    33
# Fails 
#    14
#    84
# Fails 
#    98
#    21
# Fails 
#   123
#    14
# Fails 
#    65
#   121
# Fails 
#     2
#   125
# Fails 
#    99
#    67
# Fails 
#    66
#    39
# Fails 
#    96
#    57
# Fails 
#    60
#    97
# Fails 
#    82
#    62
# Fails 
#    96
#    60
# Fails 
#    60
#    71
# Fails 
#    29
#    95
# Fails 
#    11
#    92
add wave -position insertpoint {sim:/testbench/tested/my_slc/d0/registers/internal_register_generate[0]/register/*}
add wave -position insertpoint {sim:/testbench/tested/my_slc/d0/registers/internal_register_generate[1]/register/*}
add wave -position insertpoint {sim:/testbench/tested/my_slc/d0/registers/internal_register_generate[2]/register/*}
restart -f; run 200000ns
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
# Fails 
#   119
#   124
# Fails 
#    54
#    54
# Fails 
#    76
#    20
# Fails 
#    43
#    95
# Fails 
#    30
#    86
# Fails 
#    44
#    33
# Fails 
#    14
#    84
# Fails 
#    98
#    21
# Fails 
#   123
#    14
# Fails 
#    65
#   121
# Fails 
#     2
#   125
# Fails 
#    99
#    67
# Fails 
#    66
#    39
# Fails 
#    96
#    57
# Fails 
#    60
#    97
# Fails 
#    82
#    62
# Fails 
#    96
#    60
# Fails 
#    60
#    71
# Fails 
#    29
#    95
# Fails 
#    11
#    92
add wave -position 23  sim:/testbench/tested/my_slc/d0/PCregister/Q
restart -f; run 200000ns
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
# Fails 
#   119
#   124
# Fails 
#    54
#    54
# Fails 
#    76
#    20
# Fails 
#    43
#    95
# Fails 
#    30
#    86
# Fails 
#    44
#    33
# Fails 
#    14
#    84
# Fails 
#    98
#    21
# Fails 
#   123
#    14
# Fails 
#    65
#   121
# Fails 
#     2
#   125
# Fails 
#    99
#    67
# Fails 
#    66
#    39
# Fails 
#    96
#    57
# Fails 
#    60
#    97
# Fails 
#    82
#    62
# Fails 
#    96
#    60
# Fails 
#    60
#    71
# Fails 
#    29
#    95
# Fails 
#    11
#    92
do lab6_toplevel_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:46 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 16:55:46 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:46 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv 
# -- Compiling module internal_register
# 
# Top level modules:
# 	internal_register
# End time: 16:55:46 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:46 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv 
# -- Compiling module registerFile
# 
# Top level modules:
# 	registerFile
# End time: 16:55:46 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:46 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 16:55:47 on Oct 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:47 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 16:55:47 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:47 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 16:55:47 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:47 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 16:55:47 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:47 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 16:55:47 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:47 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 16:55:47 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:47 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv 
# -- Compiling module two_mux
# -- Compiling module four_mux
# 
# Top level modules:
# 	two_mux
# 	four_mux
# End time: 16:55:47 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:47 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:55:47 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:47 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 16:55:48 on Oct 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:48 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv 
# -- Compiling module NZPlogic
# 
# Top level modules:
# 	NZPlogic
# End time: 16:55:48 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:48 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 16:55:48 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:48 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 16:55:48 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:48 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv 
# -- Compiling module lab6_toplevel
# 
# Top level modules:
# 	lab6_toplevel
# End time: 16:55:48 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:48 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 16:55:48 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 16:55:50 on Oct 08,2018, Elapsed time: 0:05:29
# Errors: 0, Warnings: 16
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 16:55:50 on Oct 08,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab6_toplevel
# Loading work.sync
# Loading work.slc3
# Loading work.HexDriver
# Loading work.datapath
# Loading work.registerFile
# Loading work.four_mux
# Loading work.two_mux
# Loading work.alu
# Loading work.internal_register
# Loading work.NZPlogic
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
restart -f; run 200000ns
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
# Fails 
#   119
#   124
# Fails 
#    54
#    54
# Fails 
#    76
#    20
# Fails 
#    43
#    95
# Fails 
#    30
#    86
# Fails 
#    44
#    33
# Fails 
#    14
#    84
# Fails 
#    98
#    21
# Fails 
#   123
#    14
# Fails 
#    65
#   121
# Fails 
#     2
#   125
# Fails 
#    99
#    67
# Fails 
#    66
#    39
# Fails 
#    96
#    57
# Fails 
#    60
#    97
# Fails 
#    82
#    62
# Fails 
#    96
#    60
# Fails 
#    60
#    71
# Fails 
#    29
#    95
# Fails 
#    11
#    92
add wave -position end  sim:/testbench/tested/my_slc/d0/registers/internal_register_generate[2]/register/Q
add wave -position 23  sim:/testbench/tested/my_slc/d0/registers/internal_register_generate[1]/register/Q
restart -f; run 200000ns
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
# Fails 
#   119
#   124
# Fails 
#    54
#    54
# Fails 
#    76
#    20
# Fails 
#    43
#    95
# Fails 
#    30
#    86
# Fails 
#    44
#    33
# Fails 
#    14
#    84
# Fails 
#    98
#    21
# Fails 
#   123
#    14
# Fails 
#    65
#   121
# Fails 
#     2
#   125
# Fails 
#    99
#    67
# Fails 
#    66
#    39
# Fails 
#    96
#    57
# Fails 
#    60
#    97
# Fails 
#    82
#    62
# Fails 
#    96
#    60
# Fails 
#    60
#    71
# Fails 
#    29
#    95
# Fails 
#    11
#    92
add wave -position end  sim:/testbench/tested/my_slc/d0/PCregister/Q
restart -f; run 100000ns
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
# Fails 
#   119
#   124
# Fails 
#    54
#    54
# Fails 
#    76
#    20
# Fails 
#    43
#    95
# Fails 
#    30
#    86
# Fails 
#    44
#    33
# Fails 
#    14
#    84
# Fails 
#    98
#    21
# Fails 
#   123
#    14
# Fails 
#    65
#   121
# Fails 
#     2
#   125
# Fails 
#    99
#    67
# Fails 
#    66
#    39
# Fails 
#    96
#    57
# Fails 
#    60
#    97
# Fails 
#    82
#    62
# Fails 
#    96
#    60
# Fails 
#    60
#    71
# Fails 
#    29
#    95
# Fails 
#    11
#    92
restart -f; run 200000ns
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
# Fails 
#   119
#   124
# Fails 
#    54
#    54
# Fails 
#    76
#    20
# Fails 
#    43
#    95
# Fails 
#    30
#    86
# Fails 
#    44
#    33
# Fails 
#    14
#    84
# Fails 
#    98
#    21
# Fails 
#   123
#    14
# Fails 
#    65
#   121
# Fails 
#     2
#   125
# Fails 
#    99
#    67
# Fails 
#    66
#    39
# Fails 
#    96
#    57
# Fails 
#    60
#    97
# Fails 
#    82
#    62
# Fails 
#    96
#    60
# Fails 
#    60
#    71
# Fails 
#    29
#    95
# Fails 
#    11
#    92
do lab6_toplevel_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:01:46 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 17:01:46 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:01:46 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv 
# -- Compiling module internal_register
# 
# Top level modules:
# 	internal_register
# End time: 17:01:46 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:01:46 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv 
# -- Compiling module registerFile
# 
# Top level modules:
# 	registerFile
# End time: 17:01:46 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:01:47 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 17:01:47 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:01:47 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 17:01:47 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:01:47 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 17:01:47 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:01:47 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 17:01:47 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:01:47 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 17:01:47 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:01:47 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 17:01:47 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:01:47 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv 
# -- Compiling module two_mux
# -- Compiling module four_mux
# 
# Top level modules:
# 	two_mux
# 	four_mux
# End time: 17:01:47 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:01:47 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:01:47 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:01:48 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 17:01:48 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:01:48 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv 
# -- Compiling module NZPlogic
# 
# Top level modules:
# 	NZPlogic
# End time: 17:01:48 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:01:48 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 17:01:48 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:01:48 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 17:01:48 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:01:48 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv 
# -- Compiling module lab6_toplevel
# 
# Top level modules:
# 	lab6_toplevel
# End time: 17:01:48 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:01:48 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv 
# -- Compiling module testbench
# ** Error: (vlog-13069) C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv(69): near "#": syntax error, unexpected '#', expecting ';'.
# End time: 17:01:48 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./lab6_toplevel_run_msim_rtl_verilog.do line 25
# C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv}"
do lab6_toplevel_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:32 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 17:02:32 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:32 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv 
# -- Compiling module internal_register
# 
# Top level modules:
# 	internal_register
# End time: 17:02:32 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:32 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv 
# -- Compiling module registerFile
# 
# Top level modules:
# 	registerFile
# End time: 17:02:32 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:32 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 17:02:32 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:32 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 17:02:32 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:32 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 17:02:32 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:32 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 17:02:33 on Oct 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:33 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 17:02:33 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:33 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 17:02:33 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:33 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv 
# -- Compiling module two_mux
# -- Compiling module four_mux
# 
# Top level modules:
# 	two_mux
# 	four_mux
# End time: 17:02:33 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:33 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:02:33 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:33 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 17:02:33 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:33 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv 
# -- Compiling module NZPlogic
# 
# Top level modules:
# 	NZPlogic
# End time: 17:02:33 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:33 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 17:02:33 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:33 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 17:02:34 on Oct 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:34 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv 
# -- Compiling module lab6_toplevel
# 
# Top level modules:
# 	lab6_toplevel
# End time: 17:02:34 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:34 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 17:02:34 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 17:02:35 on Oct 08,2018, Elapsed time: 0:06:45
# Errors: 4, Warnings: 20
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 17:02:35 on Oct 08,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab6_toplevel
# Loading work.sync
# Loading work.slc3
# Loading work.HexDriver
# Loading work.datapath
# Loading work.registerFile
# Loading work.four_mux
# Loading work.two_mux
# Loading work.alu
# Loading work.internal_register
# Loading work.NZPlogic
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
restart -f; run 200000ns
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
# Fails 
#   119
#   124
# Fails 
#    54
#    54
# Fails 
#    76
#    20
# Fails 
#    43
#    95
# Fails 
#    30
#    86
# Fails 
#    44
#    33
# Fails 
#    14
#    84
# Fails 
#    98
#    21
# Fails 
#   123
#    14
# Fails 
#    65
#   121
# Fails 
#     2
#   125
# Fails 
#    99
#    67
# Fails 
#    66
#    39
# Fails 
#    96
#    57
# Fails 
#    60
#    97
# Fails 
#    82
#    62
# Fails 
#    96
#    60
# Fails 
#    60
#    71
# Fails 
#    29
#    95
# Fails 
#    11
#    92
add wave -position end  sim:/testbench/tested/my_slc/d0/registers/internal_register_generate[1]/register/Q
add wave -position end  sim:/testbench/tested/my_slc/d0/registers/internal_register_generate[2]/register/Q
restart -f; run 200000ns
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
# Fails 
#   119
#   124
# Fails 
#    54
#    54
# Fails 
#    76
#    20
# Fails 
#    43
#    95
# Fails 
#    30
#    86
# Fails 
#    44
#    33
# Fails 
#    14
#    84
# Fails 
#    98
#    21
# Fails 
#   123
#    14
# Fails 
#    65
#   121
# Fails 
#     2
#   125
# Fails 
#    99
#    67
# Fails 
#    66
#    39
# Fails 
#    96
#    57
# Fails 
#    60
#    97
# Fails 
#    82
#    62
# Fails 
#    96
#    60
# Fails 
#    60
#    71
# Fails 
#    29
#    95
# Fails 
#    11
#    92
do lab6_toplevel_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:04:26 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 17:04:26 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:04:26 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv 
# -- Compiling module internal_register
# 
# Top level modules:
# 	internal_register
# End time: 17:04:27 on Oct 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:04:27 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv 
# -- Compiling module registerFile
# 
# Top level modules:
# 	registerFile
# End time: 17:04:27 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:04:27 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 17:04:27 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:04:27 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 17:04:27 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:04:27 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 17:04:27 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:04:27 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 17:04:27 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:04:27 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 17:04:27 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:04:27 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 17:04:28 on Oct 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:04:28 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv 
# -- Compiling module two_mux
# -- Compiling module four_mux
# 
# Top level modules:
# 	two_mux
# 	four_mux
# End time: 17:04:28 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:04:28 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:04:28 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:04:28 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 17:04:28 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:04:28 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv 
# -- Compiling module NZPlogic
# 
# Top level modules:
# 	NZPlogic
# End time: 17:04:28 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:04:28 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 17:04:28 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:04:28 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 17:04:28 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:04:28 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv 
# -- Compiling module lab6_toplevel
# 
# Top level modules:
# 	lab6_toplevel
# End time: 17:04:28 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:04:29 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 17:04:29 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 17:04:30 on Oct 08,2018, Elapsed time: 0:01:55
# Errors: 0, Warnings: 12
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 17:04:30 on Oct 08,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab6_toplevel
# Loading work.sync
# Loading work.slc3
# Loading work.HexDriver
# Loading work.datapath
# Loading work.registerFile
# Loading work.four_mux
# Loading work.two_mux
# Loading work.alu
# Loading work.internal_register
# Loading work.NZPlogic
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
restart -f; run 200000ns
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
# Fails 
#   119
#   124
# Fails 
#    54
#    54
# Fails 
#    76
#    20
# Fails 
#    43
#    95
# Fails 
#    30
#    86
# Fails 
#    44
#    33
# Fails 
#    14
#    84
# Fails 
#    98
#    21
# Fails 
#   123
#    14
# Fails 
#    65
#   121
# Fails 
#     2
#   125
# Fails 
#    99
#    67
# Fails 
#    66
#    39
# Fails 
#    96
#    57
# Fails 
#    60
#    97
# Fails 
#    82
#    62
do lab6_toplevel_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:10:08 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 17:10:08 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:10:08 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv 
# -- Compiling module internal_register
# 
# Top level modules:
# 	internal_register
# End time: 17:10:08 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:10:08 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv 
# -- Compiling module registerFile
# 
# Top level modules:
# 	registerFile
# End time: 17:10:08 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:10:08 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 17:10:08 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:10:08 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 17:10:08 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:10:08 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 17:10:08 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:10:08 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 17:10:08 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:10:08 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 17:10:08 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:10:08 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 17:10:08 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:10:09 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv 
# -- Compiling module two_mux
# -- Compiling module four_mux
# 
# Top level modules:
# 	two_mux
# 	four_mux
# End time: 17:10:09 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:10:09 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:10:09 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:10:09 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 17:10:09 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:10:09 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv 
# -- Compiling module NZPlogic
# 
# Top level modules:
# 	NZPlogic
# End time: 17:10:09 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:10:09 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 17:10:09 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:10:09 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 17:10:09 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:10:09 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv 
# -- Compiling module lab6_toplevel
# 
# Top level modules:
# 	lab6_toplevel
# End time: 17:10:09 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:10:09 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 17:10:09 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 17:10:11 on Oct 08,2018, Elapsed time: 0:05:41
# Errors: 0, Warnings: 8
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 17:10:11 on Oct 08,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab6_toplevel
# Loading work.sync
# Loading work.slc3
# Loading work.HexDriver
# Loading work.datapath
# Loading work.registerFile
# Loading work.four_mux
# Loading work.two_mux
# Loading work.alu
# Loading work.internal_register
# Loading work.NZPlogic
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# ** Error: (vsim-3043) C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv(71): Unresolved reference to 'interal_register_generate' in tested.my_slc.d0.registers.interal_register_generate[5].register.Q.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./lab6_toplevel_run_msim_rtl_verilog.do PAUSED at line 27
add wave -position end  sim:/testbench/tested/my_slc/d0/registers/internal_register_generate[2]/register/Q
# invalid command name "2"
do lab6_toplevel_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:10:49 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 17:10:49 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:10:49 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv 
# -- Compiling module internal_register
# 
# Top level modules:
# 	internal_register
# End time: 17:10:50 on Oct 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:10:50 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv 
# -- Compiling module registerFile
# 
# Top level modules:
# 	registerFile
# End time: 17:10:50 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:10:50 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 17:10:50 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:10:50 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 17:10:50 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:10:50 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 17:10:50 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:10:50 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 17:10:50 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:10:50 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 17:10:50 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:10:50 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 17:10:50 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:10:50 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv 
# -- Compiling module two_mux
# -- Compiling module four_mux
# 
# Top level modules:
# 	two_mux
# 	four_mux
# End time: 17:10:50 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:10:50 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:10:51 on Oct 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:10:51 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 17:10:51 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:10:51 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv 
# -- Compiling module NZPlogic
# 
# Top level modules:
# 	NZPlogic
# End time: 17:10:51 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:10:51 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 17:10:51 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:10:51 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 17:10:51 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:10:51 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv 
# -- Compiling module lab6_toplevel
# 
# Top level modules:
# 	lab6_toplevel
# End time: 17:10:51 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:10:51 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 17:10:51 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 17:10:11 on Oct 08,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab6_toplevel
# Loading work.sync
# Loading work.slc3
# Loading work.HexDriver
# Loading work.datapath
# Loading work.registerFile
# Loading work.four_mux
# Loading work.two_mux
# Loading work.alu
# Loading work.internal_register
# Loading work.NZPlogic
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# ** Warning: (vsim-3008) C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv(71): [CNNODP] - Component name (interal_register_generate) is not on a downward path.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv
# ** Error: (vsim-3043) C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv(71): Unresolved reference to 'interal_register_generate' in tested.my_slc.d0.registers.interal_register_generate.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./lab6_toplevel_run_msim_rtl_verilog.do PAUSED at line 27
do lab6_toplevel_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:11:15 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 17:11:15 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:11:16 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv 
# -- Compiling module internal_register
# 
# Top level modules:
# 	internal_register
# End time: 17:11:16 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:11:16 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv 
# -- Compiling module registerFile
# 
# Top level modules:
# 	registerFile
# End time: 17:11:16 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:11:16 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 17:11:16 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:11:16 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 17:11:16 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:11:16 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 17:11:16 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:11:16 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 17:11:16 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:11:16 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 17:11:16 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:11:16 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 17:11:16 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:11:16 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv 
# -- Compiling module two_mux
# -- Compiling module four_mux
# 
# Top level modules:
# 	two_mux
# 	four_mux
# End time: 17:11:16 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:11:17 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:11:17 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:11:17 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 17:11:17 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:11:17 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv 
# -- Compiling module NZPlogic
# 
# Top level modules:
# 	NZPlogic
# End time: 17:11:17 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:11:17 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 17:11:17 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:11:17 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 17:11:17 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:11:17 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv 
# -- Compiling module lab6_toplevel
# 
# Top level modules:
# 	lab6_toplevel
# End time: 17:11:17 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:11:17 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 17:11:17 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 17:10:11 on Oct 08,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab6_toplevel
# Loading work.sync
# Loading work.slc3
# Loading work.HexDriver
# Loading work.datapath
# Loading work.registerFile
# Loading work.four_mux
# Loading work.two_mux
# Loading work.alu
# Loading work.internal_register
# Loading work.NZPlogic
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# ** Error: (vsim-3043) C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv(71): Unresolved reference to 'interal_register_generate' in tested.my_slc.d0.registers.interal_register_generate[5].Q.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./lab6_toplevel_run_msim_rtl_verilog.do PAUSED at line 27
add wave -position end  sim:/testbench/tested/my_slc/d0/registers/internal_register_generate[2]/register/Q
# invalid command name "2"
do lab6_toplevel_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:38 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 17:12:38 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:38 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv 
# -- Compiling module internal_register
# 
# Top level modules:
# 	internal_register
# End time: 17:12:38 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:38 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv 
# -- Compiling module registerFile
# 
# Top level modules:
# 	registerFile
# End time: 17:12:38 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:38 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 17:12:39 on Oct 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:39 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 17:12:39 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:39 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 17:12:39 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:39 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 17:12:39 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:39 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 17:12:39 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:39 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 17:12:39 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:39 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv 
# -- Compiling module two_mux
# -- Compiling module four_mux
# 
# Top level modules:
# 	two_mux
# 	four_mux
# End time: 17:12:39 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:39 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:12:39 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:39 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 17:12:39 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:39 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv 
# -- Compiling module NZPlogic
# 
# Top level modules:
# 	NZPlogic
# End time: 17:12:40 on Oct 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:40 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 17:12:40 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:40 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 17:12:40 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:40 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv 
# -- Compiling module lab6_toplevel
# 
# Top level modules:
# 	lab6_toplevel
# End time: 17:12:40 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:40 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 17:12:40 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 17:10:11 on Oct 08,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab6_toplevel
# Loading work.sync
# Loading work.slc3
# Loading work.HexDriver
# Loading work.datapath
# Loading work.registerFile
# Loading work.four_mux
# Loading work.two_mux
# Loading work.alu
# Loading work.internal_register
# Loading work.NZPlogic
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# ** Error: (vsim-3043) C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv(71): Unresolved reference to 'register' in tested.my_slc.d0.registers.register[5].Q.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./lab6_toplevel_run_msim_rtl_verilog.do PAUSED at line 27
do lab6_toplevel_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:13:44 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 17:13:44 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:13:44 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv 
# -- Compiling module internal_register
# 
# Top level modules:
# 	internal_register
# End time: 17:13:45 on Oct 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:13:45 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv 
# -- Compiling module registerFile
# 
# Top level modules:
# 	registerFile
# End time: 17:13:45 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:13:45 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 17:13:45 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:13:45 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 17:13:45 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:13:45 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 17:13:45 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:13:45 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 17:13:45 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:13:45 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 17:13:45 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:13:45 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 17:13:45 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:13:45 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv 
# -- Compiling module two_mux
# -- Compiling module four_mux
# 
# Top level modules:
# 	two_mux
# 	four_mux
# End time: 17:13:45 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:13:45 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:13:46 on Oct 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:13:46 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 17:13:46 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:13:46 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv 
# -- Compiling module NZPlogic
# 
# Top level modules:
# 	NZPlogic
# End time: 17:13:46 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:13:46 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 17:13:46 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:13:46 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 17:13:46 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:13:46 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv 
# -- Compiling module lab6_toplevel
# 
# Top level modules:
# 	lab6_toplevel
# End time: 17:13:46 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:13:46 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 17:13:46 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 17:10:11 on Oct 08,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab6_toplevel
# Loading work.sync
# Loading work.slc3
# Loading work.HexDriver
# Loading work.datapath
# Loading work.registerFile
# Loading work.four_mux
# Loading work.two_mux
# Loading work.alu
# Loading work.internal_register
# Loading work.NZPlogic
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# ** Error: (vsim-3043) C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv(71): Unresolved reference to 'interal_register_generate' in tested.my_slc.d0.registers.interal_register_generate.register[5].Q.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./lab6_toplevel_run_msim_rtl_verilog.do PAUSED at line 27
do lab6_toplevel_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:56 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 17:14:56 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:56 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv 
# -- Compiling module internal_register
# 
# Top level modules:
# 	internal_register
# End time: 17:14:56 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:56 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv 
# -- Compiling module registerFile
# 
# Top level modules:
# 	registerFile
# End time: 17:14:56 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:56 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 17:14:57 on Oct 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:57 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 17:14:57 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:57 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 17:14:57 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:57 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 17:14:57 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:57 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 17:14:57 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:57 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 17:14:57 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:57 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv 
# -- Compiling module two_mux
# -- Compiling module four_mux
# 
# Top level modules:
# 	two_mux
# 	four_mux
# End time: 17:14:57 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:57 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:14:57 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:57 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 17:14:57 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:57 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv 
# -- Compiling module NZPlogic
# 
# Top level modules:
# 	NZPlogic
# End time: 17:14:58 on Oct 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:58 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 17:14:58 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:58 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 17:14:58 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:58 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv 
# -- Compiling module lab6_toplevel
# 
# Top level modules:
# 	lab6_toplevel
# End time: 17:14:58 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:58 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 17:14:58 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 17:10:11 on Oct 08,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab6_toplevel
# Loading work.sync
# Loading work.slc3
# Loading work.HexDriver
# Loading work.datapath
# Loading work.registerFile
# Loading work.four_mux
# Loading work.two_mux
# Loading work.alu
# Loading work.internal_register
# Loading work.NZPlogic
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
restart -f; run 20000ns
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
# Fails 
#   119
#   124
add wave -position end  sim:/testbench/tested/my_slc/d0/registers/internal_register_generate[5]/register/Q
restart -f; run 200000ns
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
# Fails 
#   119
#   124
# Fails 
#    54
#    54
# Fails 
#    76
#    20
# Fails 
#    43
#    95
# Fails 
#    30
#    86
# Fails 
#    44
#    33
# Fails 
#    14
#    84
# Fails 
#    98
#    21
# Fails 
#   123
#    14
# Fails 
#    65
#   121
# Fails 
#     2
#   125
# Fails 
#    99
#    67
# Fails 
#    66
#    39
# Fails 
#    96
#    57
# Fails 
#    60
#    97
# Fails 
#    82
#    62
add wave -position 23  sim:/testbench/tested/my_slc/d0/registers/internal_register_generate[1]/register/Q
add wave -position 24  sim:/testbench/tested/my_slc/d0/registers/internal_register_generate[2]/register/Q
restart -f; run 200000ns
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
# Fails 
#   119
#   124
# Fails 
#    54
#    54
# Fails 
#    76
#    20
# Fails 
#    43
#    95
# Fails 
#    30
#    86
# Fails 
#    44
#    33
# Fails 
#    14
#    84
# Fails 
#    98
#    21
# Fails 
#   123
#    14
# Fails 
#    65
#   121
# Fails 
#     2
#   125
# Fails 
#    99
#    67
# Fails 
#    66
#    39
# Fails 
#    96
#    57
# Fails 
#    60
#    97
# Fails 
#    82
#    62
add wave -position end  sim:/testbench/tested/my_slc/d0/PCregister/Q
restart -f; run 200000ns
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
# Fails 
#   119
#   124
# Fails 
#    54
#    54
# Fails 
#    76
#    20
# Fails 
#    43
#    95
# Fails 
#    30
#    86
# Fails 
#    44
#    33
# Fails 
#    14
#    84
# Fails 
#    98
#    21
# Fails 
#   123
#    14
# Fails 
#    65
#   121
# Fails 
#     2
#   125
# Fails 
#    99
#    67
# Fails 
#    66
#    39
# Fails 
#    96
#    57
# Fails 
#    60
#    97
# Fails 
#    82
#    62
add wave -position 26  sim:/testbench/tested/my_slc/d0/PCregister/D
restart -f; run 200000ns
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
# Fails 
#   119
#   124
# Fails 
#    54
#    54
# Fails 
#    76
#    20
# Fails 
#    43
#    95
# Fails 
#    30
#    86
# Fails 
#    44
#    33
# Fails 
#    14
#    84
# Fails 
#    98
#    21
# Fails 
#   123
#    14
# Fails 
#    65
#   121
# Fails 
#     2
#   125
# Fails 
#    99
#    67
# Fails 
#    66
#    39
# Fails 
#    96
#    57
# Fails 
#    60
#    97
# Fails 
#    82
#    62
add wave -position end  sim:/testbench/tested/my_slc/d0/IRregister/D
add wave -position end  sim:/testbench/tested/my_slc/d0/IRregister/Q
restart -f; run 200000ns
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
# Fails 
#   119
#   124
# Fails 
#    54
#    54
# Fails 
#    76
#    20
# Fails 
#    43
#    95
# Fails 
#    30
#    86
# Fails 
#    44
#    33
# Fails 
#    14
#    84
# Fails 
#    98
#    21
# Fails 
#   123
#    14
# Fails 
#    65
#   121
# Fails 
#     2
#   125
# Fails 
#    99
#    67
# Fails 
#    66
#    39
# Fails 
#    96
#    57
# Fails 
#    60
#    97
# Fails 
#    82
#    62
add wave -position end  sim:/testbench/tested/my_slc/d0/registers/Q
restart -f; run 200000ns
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
# Fails 
#   119
#   124
# Fails 
#    54
#    54
# Fails 
#    76
#    20
# Fails 
#    43
#    95
# Fails 
#    30
#    86
# Fails 
#    44
#    33
# Fails 
#    14
#    84
# Fails 
#    98
#    21
# Fails 
#   123
#    14
# Fails 
#    65
#   121
# Fails 
#     2
#   125
# Fails 
#    99
#    67
# Fails 
#    66
#    39
# Fails 
#    96
#    57
# Fails 
#    60
#    97
# Fails 
#    82
#    62
add wave -position insertpoint sim:/testbench/tested/my_slc/d0/conditionalLogic/NZPregister/*
restart -f; run 200000ns
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
# Fails 
#   119
#   124
# Fails 
#    54
#    54
# Fails 
#    76
#    20
# Fails 
#    43
#    95
# Fails 
#    30
#    86
# Fails 
#    44
#    33
# Fails 
#    14
#    84
# Fails 
#    98
#    21
# Fails 
#   123
#    14
# Fails 
#    65
#   121
# Fails 
#     2
#   125
# Fails 
#    99
#    67
# Fails 
#    66
#    39
# Fails 
#    96
#    57
# Fails 
#    60
#    97
# Fails 
#    82
#    62
add wave -position end  sim:/testbench/tested/my_slc/state_controller/State
restart -f; run 200000ns
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
# Fails 
#   119
#   124
# Fails 
#    54
#    54
# Fails 
#    76
#    20
# Fails 
#    43
#    95
# Fails 
#    30
#    86
# Fails 
#    44
#    33
# Fails 
#    14
#    84
# Fails 
#    98
#    21
# Fails 
#   123
#    14
# Fails 
#    65
#   121
# Fails 
#     2
#   125
# Fails 
#    99
#    67
# Fails 
#    66
#    39
# Fails 
#    96
#    57
# Fails 
#    60
#    97
# Fails 
#    82
#    62
add wave -position end  sim:/testbench/tested/my_slc/state_controller/LD_BEN
restart -f; run 200000ns
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
# Fails 
#   119
#   124
# Fails 
#    54
#    54
# Fails 
#    76
#    20
# Fails 
#    43
#    95
# Fails 
#    30
#    86
# Fails 
#    44
#    33
# Fails 
#    14
#    84
# Fails 
#    98
#    21
# Fails 
#   123
#    14
# Fails 
#    65
#   121
# Fails 
#     2
#   125
# Fails 
#    99
#    67
# Fails 
#    66
#    39
# Fails 
#    96
#    57
# Fails 
#    60
#    97
# Fails 
#    82
#    62
add wave -position end  sim:/testbench/tested/my_slc/d0/conditionalLogic/BENregister/Q
restart -f; run 200000ns
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
# Fails 
#   119
#   124
# Fails 
#    54
#    54
# Fails 
#    76
#    20
# Fails 
#    43
#    95
# Fails 
#    30
#    86
# Fails 
#    44
#    33
# Fails 
#    14
#    84
# Fails 
#    98
#    21
# Fails 
#   123
#    14
# Fails 
#    65
#   121
# Fails 
#     2
#   125
# Fails 
#    99
#    67
# Fails 
#    66
#    39
# Fails 
#    96
#    57
# Fails 
#    60
#    97
# Fails 
#    82
#    62
add wave -position 28  sim:/testbench/tested/my_slc/d0/conditionalLogic/NZPregister/Load
add wave -position end  sim:/testbench/tested/my_slc/d0/conditionalLogic/N
add wave -position end  sim:/testbench/tested/my_slc/d0/conditionalLogic/Z
add wave -position end  sim:/testbench/tested/my_slc/d0/conditionalLogic/P
restart -f; run 200000ns
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
# Fails 
#   119
#   124
# Fails 
#    54
#    54
# Fails 
#    76
#    20
# Fails 
#    43
#    95
# Fails 
#    30
#    86
# Fails 
#    44
#    33
# Fails 
#    14
#    84
# Fails 
#    98
#    21
# Fails 
#   123
#    14
# Fails 
#    65
#   121
# Fails 
#     2
#   125
# Fails 
#    99
#    67
# Fails 
#    66
#    39
# Fails 
#    96
#    57
# Fails 
#    60
#    97
# Fails 
#    82
#    62
do lab6_toplevel_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:16 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 18:26:16 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:16 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv 
# -- Compiling module internal_register
# 
# Top level modules:
# 	internal_register
# End time: 18:26:16 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:16 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv 
# -- Compiling module registerFile
# 
# Top level modules:
# 	registerFile
# End time: 18:26:16 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:16 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 18:26:16 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:16 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 18:26:16 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:16 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 18:26:16 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:16 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 18:26:16 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:16 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 18:26:16 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:16 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 18:26:16 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:17 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv 
# -- Compiling module two_mux
# -- Compiling module four_mux
# 
# Top level modules:
# 	two_mux
# 	four_mux
# End time: 18:26:17 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:17 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 18:26:17 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:17 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 18:26:17 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:17 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv 
# -- Compiling module NZPlogic
# 
# Top level modules:
# 	NZPlogic
# End time: 18:26:17 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:17 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 18:26:17 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:17 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 18:26:17 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:17 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv 
# -- Compiling module lab6_toplevel
# 
# Top level modules:
# 	lab6_toplevel
# End time: 18:26:17 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:17 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:26:17 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 18:26:19 on Oct 08,2018, Elapsed time: 1:16:08
# Errors: 5, Warnings: 58
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 18:26:19 on Oct 08,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab6_toplevel
# Loading work.sync
# Loading work.slc3
# Loading work.HexDriver
# Loading work.datapath
# Loading work.registerFile
# Loading work.four_mux
# Loading work.two_mux
# Loading work.alu
# Loading work.internal_register
# Loading work.NZPlogic
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
restart -f; run 200000ns
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
# Fails 
#   119
#   124
# Fails 
#    54
#    54
# Fails 
#    76
#    20
# Fails 
#    43
#    95
# Fails 
#    30
#    86
# Fails 
#    44
#    33
# Fails 
#    14
#    84
# Fails 
#    98
#    21
# Fails 
#   123
#    14
# Fails 
#    65
#   121
# Fails 
#     2
#   125
# Fails 
#    99
#    67
# Fails 
#    66
#    39
# Fails 
#    96
#    57
# Fails 
#    60
#    97
# Fails 
#    82
#    62
add wave -position insertpoint sim:/testbench/tested/my_slc/d0/registers/*
add wave -position insertpoint  \
sim:/testbench/tested/my_slc/d0/registers/Q
add wave -position insertpoint  \
sim:/testbench/tested/my_slc/state_controller/State
restart -f; run 20000ns
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
# Fails 
#   119
#   124
restart -f; run 60000ns
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
# Fails 
#   119
#   124
# Fails 
#    54
#    54
# Fails 
#    76
#    20
# Fails 
#    43
#    95
# Fails 
#    30
#    86
add wave -position end  sim:/testbench/tested/my_slc/d0/PCregister/Q
add wave -position end  sim:/testbench/tested/my_slc/d0/IRregister/Q
restart -f; run 60000ns
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
# Fails 
#   119
#   124
# Fails 
#    54
#    54
# Fails 
#    76
#    20
# Fails 
#    43
#    95
# Fails 
#    30
#    86
restart -f; run 200000ns
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
# Fails 
#   119
#   124
# Fails 
#    54
#    54
# Fails 
#    76
#    20
# Fails 
#    43
#    95
# Fails 
#    30
#    86
# Fails 
#    44
#    33
# Fails 
#    14
#    84
# Fails 
#    98
#    21
# Fails 
#   123
#    14
# Fails 
#    65
#   121
# Fails 
#     2
#   125
# Fails 
#    99
#    67
# Fails 
#    66
#    39
# Fails 
#    96
#    57
# Fails 
#    60
#    97
# Fails 
#    82
#    62
do lab6_toplevel_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:12 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 18:32:12 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:12 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv 
# -- Compiling module internal_register
# 
# Top level modules:
# 	internal_register
# End time: 18:32:12 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:12 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv 
# -- Compiling module registerFile
# 
# Top level modules:
# 	registerFile
# End time: 18:32:12 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:12 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 18:32:12 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:12 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 18:32:12 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:12 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 18:32:12 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:12 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 18:32:12 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:12 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 18:32:13 on Oct 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:13 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 18:32:13 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:13 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv 
# -- Compiling module two_mux
# -- Compiling module four_mux
# 
# Top level modules:
# 	two_mux
# 	four_mux
# End time: 18:32:13 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:13 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 18:32:13 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:13 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 18:32:13 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:13 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv 
# -- Compiling module NZPlogic
# 
# Top level modules:
# 	NZPlogic
# End time: 18:32:13 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:13 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 18:32:13 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:13 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 18:32:13 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:13 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv 
# -- Compiling module lab6_toplevel
# 
# Top level modules:
# 	lab6_toplevel
# End time: 18:32:13 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:13 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:32:14 on Oct 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 18:32:15 on Oct 08,2018, Elapsed time: 0:05:56
# Errors: 0, Warnings: 24
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 18:32:15 on Oct 08,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab6_toplevel
# Loading work.sync
# Loading work.slc3
# Loading work.HexDriver
# Loading work.datapath
# Loading work.registerFile
# Loading work.four_mux
# Loading work.two_mux
# Loading work.alu
# Loading work.internal_register
# Loading work.NZPlogic
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
restart -f; run 2000000ns
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
# Passes 
#   119
#   124
# Passes 
#    54
#    54
# Passes 
#    76
#    20
# Passes 
#    43
#    95
# Passes 
#    30
#    86
# Passes 
#    44
#    33
# Passes 
#    14
#    84
# Passes 
#    98
#    21
# Passes 
#   123
#    14
# Passes 
#    65
#   121
# Passes 
#     2
#   125
# Passes 
#    99
#    67
# Passes 
#    66
#    39
# Passes 
#    96
#    57
# Passes 
#    60
#    97
# Passes 
#    82
#    62
# Passes 
#    96
#    60
# Passes 
#    60
#    71
# Passes 
#    29
#    95
# Passes 
#    11
#    92
do lab6_toplevel_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:39 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 18:33:39 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:39 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv 
# -- Compiling module internal_register
# 
# Top level modules:
# 	internal_register
# End time: 18:33:39 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:40 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv 
# -- Compiling module registerFile
# 
# Top level modules:
# 	registerFile
# End time: 18:33:40 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:40 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 18:33:40 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:40 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 18:33:40 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:40 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 18:33:40 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:40 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 18:33:40 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:40 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 18:33:40 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:40 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 18:33:40 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:40 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv 
# -- Compiling module two_mux
# -- Compiling module four_mux
# 
# Top level modules:
# 	two_mux
# 	four_mux
# End time: 18:33:40 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:41 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 18:33:41 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:41 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 18:33:41 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:41 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv 
# -- Compiling module NZPlogic
# 
# Top level modules:
# 	NZPlogic
# End time: 18:33:41 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:41 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 18:33:41 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:41 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 18:33:41 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:41 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv 
# -- Compiling module lab6_toplevel
# 
# Top level modules:
# 	lab6_toplevel
# End time: 18:33:41 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:41 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:33:41 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 18:33:43 on Oct 08,2018, Elapsed time: 0:01:28
# Errors: 0, Warnings: 8
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 18:33:43 on Oct 08,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab6_toplevel
# Loading work.sync
# Loading work.slc3
# Loading work.HexDriver
# Loading work.datapath
# Loading work.registerFile
# Loading work.four_mux
# Loading work.two_mux
# Loading work.alu
# Loading work.internal_register
# Loading work.NZPlogic
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
restart -f; run 2000000ns
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
# Fails 
#  2034
# 41266
# Fails 
# 28304
# 62896
# Fails 
# 59445
# 28214
# Fails 
# 52116
# 40287
# Fails 
# 44859
# 15467
# Fails 
# 17601
# 16576
# Fails 
# 61962
# 58243
# Fails 
# 22140
# 38109
# Fails 
# 49821
# 10986
# Fails 
# 45462
# 13759
# Fails 
# 30371
# 22056
# Fails 
# 44816
# 50341
# Fails 
# 53250
# 33243
# Fails 
# 57970
# 59313
# Fails 
# 27725
# 30436
# Fails 
# 59563
#  5994
# Fails 
#  2833
# 53878
# Fails 
#  9494
# 10453
# Fails 
#  8438
# 38712
# Fails 
#  3220
#  7169
do lab6_toplevel_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:55 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 18:34:55 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:55 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv 
# -- Compiling module internal_register
# 
# Top level modules:
# 	internal_register
# End time: 18:34:56 on Oct 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:56 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv 
# -- Compiling module registerFile
# 
# Top level modules:
# 	registerFile
# End time: 18:34:56 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:56 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 18:34:56 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:56 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 18:34:56 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:56 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 18:34:56 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:56 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 18:34:56 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:56 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 18:34:56 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:56 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 18:34:56 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:57 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv 
# -- Compiling module two_mux
# -- Compiling module four_mux
# 
# Top level modules:
# 	two_mux
# 	four_mux
# End time: 18:34:57 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:57 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 18:34:57 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:57 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 18:34:57 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:57 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv 
# -- Compiling module NZPlogic
# 
# Top level modules:
# 	NZPlogic
# End time: 18:34:57 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:57 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 18:34:57 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:57 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 18:34:57 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:57 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv 
# -- Compiling module lab6_toplevel
# 
# Top level modules:
# 	lab6_toplevel
# End time: 18:34:57 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:57 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:34:58 on Oct 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 18:34:59 on Oct 08,2018, Elapsed time: 0:01:16
# Errors: 0, Warnings: 8
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 18:34:59 on Oct 08,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab6_toplevel
# Loading work.sync
# Loading work.slc3
# Loading work.HexDriver
# Loading work.datapath
# Loading work.registerFile
# Loading work.four_mux
# Loading work.two_mux
# Loading work.alu
# Loading work.internal_register
# Loading work.NZPlogic
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
restart -f; run 2000000ns
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
# Fails 
#  2034
# 41266
# Fails 
# 28304
# 62896
# Fails 
# 59445
# 28214
# Fails 
# 52116
# 40287
# Fails 
# 44859
# 15467
# Fails 
# 17601
# 16576
# Fails 
# 61962
# 58243
# Fails 
# 22140
# 38109
# Fails 
# 49821
# 10986
# Fails 
# 45462
# 13759
# Fails 
# 30371
# 22056
# Fails 
# 44816
# 50341
# Fails 
# 53250
# 33243
# Fails 
# 57970
# 59313
# Fails 
# 27725
# 30436
# Fails 
# 59563
#  5994
# Fails 
#  2833
# 53878
# Fails 
#  9494
# 10453
# Fails 
#  8438
# 38712
# Fails 
#  3220
#  7169
restart -f; run 2000000ns
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
# Fails 
#  2034
# 41266
# Fails 
# 28304
# 62896
# Fails 
# 59445
# 28214
# Fails 
# 52116
# 40287
# Fails 
# 44859
# 15467
# Fails 
# 17601
# 16576
# Fails 
# 61962
# 58243
# Fails 
# 22140
# 38109
# Fails 
# 49821
# 10986
# Fails 
# 45462
# 13759
# Fails 
# 30371
# 22056
# Fails 
# 44816
# 50341
# Fails 
# 53250
# 33243
# Fails 
# 57970
# 59313
# Fails 
# 27725
# 30436
# Fails 
# 59563
#  5994
# Fails 
#  2833
# 53878
# Fails 
#  9494
# 10453
# Fails 
#  8438
# 38712
# Fails 
#  3220
#  7169
do lab6_toplevel_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:53 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 18:35:53 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:54 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv 
# -- Compiling module internal_register
# 
# Top level modules:
# 	internal_register
# End time: 18:35:54 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:54 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv 
# -- Compiling module registerFile
# 
# Top level modules:
# 	registerFile
# End time: 18:35:54 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:54 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 18:35:54 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:54 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 18:35:54 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:54 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 18:35:54 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:54 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 18:35:54 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:54 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 18:35:54 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:54 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 18:35:55 on Oct 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:55 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv 
# -- Compiling module two_mux
# -- Compiling module four_mux
# 
# Top level modules:
# 	two_mux
# 	four_mux
# End time: 18:35:55 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:55 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 18:35:55 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:55 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 18:35:55 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:55 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv 
# -- Compiling module NZPlogic
# 
# Top level modules:
# 	NZPlogic
# End time: 18:35:55 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:55 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 18:35:55 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:55 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 18:35:55 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:55 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv 
# -- Compiling module lab6_toplevel
# 
# Top level modules:
# 	lab6_toplevel
# End time: 18:35:55 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:55 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:35:56 on Oct 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 18:35:57 on Oct 08,2018, Elapsed time: 0:00:58
# Errors: 0, Warnings: 12
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 18:35:57 on Oct 08,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab6_toplevel
# Loading work.sync
# Loading work.slc3
# Loading work.HexDriver
# Loading work.datapath
# Loading work.registerFile
# Loading work.four_mux
# Loading work.two_mux
# Loading work.alu
# Loading work.internal_register
# Loading work.NZPlogic
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
restart -f; run 2000000ns
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
# Fails 
#   2034
# -24270
# Fails 
#  28304
#  -2640
# Fails 
#  -6091
#  28214
# Fails 
# -13420
# -25249
# Fails 
# -20677
#  15467
# Fails 
#  17601
#  16576
# Fails 
#  -3574
#  -7293
# Fails 
#  22140
# -27427
# Fails 
# -15715
#  10986
# Fails 
# -20074
#  13759
# Fails 
#  30371
#  22056
# Fails 
# -20720
# -15195
# Fails 
# -12286
# -32293
# Fails 
#  -7566
#  -6223
# Fails 
#  27725
#  30436
# Fails 
#  -5973
#   5994
# Fails 
#   2833
# -11658
# Fails 
#   9494
#  10453
# Fails 
#   8438
# -26824
# Fails 
#   3220
#   7169
do lab6_toplevel_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:14 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 18:37:14 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:14 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv 
# -- Compiling module internal_register
# 
# Top level modules:
# 	internal_register
# End time: 18:37:14 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:14 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv 
# -- Compiling module registerFile
# 
# Top level modules:
# 	registerFile
# End time: 18:37:14 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:14 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 18:37:14 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:15 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 18:37:15 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:15 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 18:37:15 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:15 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 18:37:15 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:15 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 18:37:15 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:15 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 18:37:15 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:15 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv 
# -- Compiling module two_mux
# -- Compiling module four_mux
# 
# Top level modules:
# 	two_mux
# 	four_mux
# End time: 18:37:15 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:15 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 18:37:15 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:15 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 18:37:15 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:16 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv 
# -- Compiling module NZPlogic
# 
# Top level modules:
# 	NZPlogic
# End time: 18:37:16 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:16 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 18:37:16 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:16 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 18:37:16 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:16 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv 
# -- Compiling module lab6_toplevel
# 
# Top level modules:
# 	lab6_toplevel
# End time: 18:37:16 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:16 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:37:16 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 18:37:17 on Oct 08,2018, Elapsed time: 0:01:20
# Errors: 0, Warnings: 8
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 18:37:17 on Oct 08,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab6_toplevel
# Loading work.sync
# Loading work.slc3
# Loading work.HexDriver
# Loading work.datapath
# Loading work.registerFile
# Loading work.four_mux
# Loading work.two_mux
# Loading work.alu
# Loading work.internal_register
# Loading work.NZPlogic
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
restart -f; run 2000000ns
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
# Fails 
#   2034
# -24270
# Fails 
#  28304
#  -2640
# Fails 
#  -6091
#  28214
# Fails 
# -13420
# -25249
# Fails 
# -20677
#  15467
# Fails 
#  17601
#  16576
# Fails 
#  -3574
#  -7293
# Fails 
#  22140
# -27427
# Fails 
# -15715
#  10986
# Fails 
# -20074
#  13759
# Fails 
#  30371
#  22056
# Fails 
# -20720
# -15195
# Fails 
# -12286
# -32293
# Fails 
#  -7566
#  -6223
# Fails 
#  27725
#  30436
# Fails 
#  -5973
#   5994
# Fails 
#   2833
# -11658
# Fails 
#   9494
#  10453
# Fails 
#   8438
# -26824
# Fails 
#   3220
#   7169
do lab6_toplevel_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:43:59 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 18:44:00 on Oct 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:00 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv 
# -- Compiling module internal_register
# 
# Top level modules:
# 	internal_register
# End time: 18:44:00 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:00 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv 
# -- Compiling module registerFile
# 
# Top level modules:
# 	registerFile
# End time: 18:44:00 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:00 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 18:44:00 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:00 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 18:44:00 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:00 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 18:44:00 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:00 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 18:44:00 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:01 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 18:44:01 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:01 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 18:44:01 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:01 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv 
# -- Compiling module two_mux
# -- Compiling module four_mux
# 
# Top level modules:
# 	two_mux
# 	four_mux
# End time: 18:44:01 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:01 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 18:44:01 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:01 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 18:44:01 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:01 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv 
# -- Compiling module NZPlogic
# 
# Top level modules:
# 	NZPlogic
# End time: 18:44:01 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:01 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 18:44:01 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:01 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 18:44:01 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:01 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv 
# -- Compiling module lab6_toplevel
# 
# Top level modules:
# 	lab6_toplevel
# End time: 18:44:02 on Oct 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:02 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:44:02 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 18:44:03 on Oct 08,2018, Elapsed time: 0:06:46
# Errors: 0, Warnings: 8
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 18:44:03 on Oct 08,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab6_toplevel
# Loading work.sync
# Loading work.slc3
# Loading work.HexDriver
# Loading work.datapath
# Loading work.registerFile
# Loading work.four_mux
# Loading work.two_mux
# Loading work.alu
# Loading work.internal_register
# Loading work.NZPlogic
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
restart -f; run 200000ns
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
# Passes 
#   -101
#    -70
# Passes 
#     69
#    -58
# Passes 
#     17
#     53
# Passes 
#    -61
#     76
# Passes 
#     96
#    -51
# Passes 
#     26
#    -93
# Passes 
#     79
#    -43
# Passes 
#    -49
#    -92
do lab6_toplevel_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:44 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 18:47:44 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:45 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv 
# -- Compiling module internal_register
# 
# Top level modules:
# 	internal_register
# End time: 18:47:45 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:45 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv 
# -- Compiling module registerFile
# 
# Top level modules:
# 	registerFile
# End time: 18:47:45 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:45 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 18:47:45 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:45 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 18:47:45 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:45 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 18:47:45 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:45 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 18:47:45 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:45 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 18:47:45 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:46 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 18:47:46 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:46 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv 
# -- Compiling module two_mux
# -- Compiling module four_mux
# 
# Top level modules:
# 	two_mux
# 	four_mux
# End time: 18:47:46 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:46 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 18:47:46 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:46 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 18:47:46 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:46 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv 
# -- Compiling module NZPlogic
# 
# Top level modules:
# 	NZPlogic
# End time: 18:47:46 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:46 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 18:47:46 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:46 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 18:47:46 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:46 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv 
# -- Compiling module lab6_toplevel
# 
# Top level modules:
# 	lab6_toplevel
# End time: 18:47:47 on Oct 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:47 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:47:47 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 18:47:48 on Oct 08,2018, Elapsed time: 0:03:45
# Errors: 0, Warnings: 8
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 18:47:48 on Oct 08,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab6_toplevel
# Loading work.sync
# Loading work.slc3
# Loading work.HexDriver
# Loading work.datapath
# Loading work.registerFile
# Loading work.four_mux
# Loading work.two_mux
# Loading work.alu
# Loading work.internal_register
# Loading work.NZPlogic
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
restart -f; run 500000
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
restart -f; run 500000000ns
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
# XOR Passes 
# 13604
# 24193
# XOR Passes 
# 54793
# 22115
# XOR Passes 
# 31501
# 39309
# XOR Passes 
# 33893
# 21010
# XOR Passes 
# 58113
# 52493
# XOR Passes 
# 61814
# 52541
# XOR Passes 
# 22509
# 63372
# XOR Passes 
# 59897
#  9414
# XOR Passes 
# 33989
# 53930
# XOR Passes 
# 63461
# 29303
# XOR Passes 
# 54802
# 56207
# XOR Passes 
# 27122
# 38606
# XOR Passes 
# 31464
# 20165
# XOR Passes 
# 18780
# 10429
# XOR Passes 
# 22573
#  9829
# XOR Passes 
# 25187
# 34570
# XOR Passes 
#  8832
#  8480
# XOR Passes 
# 17834
# 52381
# XOR Passes 
# 16022
# 47123
# XOR Passes 
# 14349
# 54867
# Multiply Passes 
#   -101
#    -70
# Multiply Passes 
#     69
#    -58
# Multiply Passes 
#     17
#     53
# Multiply Passes 
#    -61
#     76
# Multiply Passes 
#     96
#    -51
# Multiply Passes 
#     26
#    -93
# Multiply Passes 
#     79
#    -43
# Multiply Passes 
#    -49
#    -92
# Multiply Passes 
#     29
#    -81
# Multiply Passes 
#     65
#    -70
# Multiply Passes 
#     41
#    -28
# Multiply Passes 
#   -121
#    -73
# Multiply Passes 
#    -72
#    106
# Multiply Passes 
#     39
#     98
# Multiply Passes 
#    -11
#    -24
# Multiply Passes 
#    126
#    -16
# Multiply Passes 
#    -53
#     63
# Multiply Passes 
#    -42
#     20
# Multiply Passes 
#    -50
#     54
# Multiply Passes 
#    -25
#     -2
do lab6_toplevel_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:53:55 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 18:53:55 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:53:55 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv 
# -- Compiling module internal_register
# 
# Top level modules:
# 	internal_register
# End time: 18:53:55 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:53:55 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv 
# -- Compiling module registerFile
# 
# Top level modules:
# 	registerFile
# End time: 18:53:55 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:53:55 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 18:53:55 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:53:55 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 18:53:55 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:53:55 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 18:53:55 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:53:55 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 18:53:56 on Oct 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:53:56 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 18:53:56 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:53:56 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 18:53:56 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:53:56 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv 
# -- Compiling module two_mux
# -- Compiling module four_mux
# 
# Top level modules:
# 	two_mux
# 	four_mux
# End time: 18:53:56 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:53:56 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 18:53:56 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:53:56 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 18:53:56 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:53:56 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv 
# -- Compiling module NZPlogic
# 
# Top level modules:
# 	NZPlogic
# End time: 18:53:56 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:53:56 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 18:53:56 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:53:56 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 18:53:57 on Oct 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:53:57 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv 
# -- Compiling module lab6_toplevel
# 
# Top level modules:
# 	lab6_toplevel
# End time: 18:53:57 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:53:57 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:53:57 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 18:53:58 on Oct 08,2018, Elapsed time: 0:06:10
# Errors: 0, Warnings: 12
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 18:53:58 on Oct 08,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab6_toplevel
# Loading work.sync
# Loading work.slc3
# Loading work.HexDriver
# Loading work.datapath
# Loading work.registerFile
# Loading work.four_mux
# Loading work.two_mux
# Loading work.alu
# Loading work.internal_register
# Loading work.NZPlogic
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
restart -f; run 50000ns
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
# XOR Passes 
# 13604
# 24193
#  27557
# XOR Passes 
# 54793
# 22115
# -32662
do lab6_toplevel_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:56:00 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 18:56:00 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:56:00 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv 
# -- Compiling module internal_register
# 
# Top level modules:
# 	internal_register
# End time: 18:56:00 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:56:00 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv 
# -- Compiling module registerFile
# 
# Top level modules:
# 	registerFile
# End time: 18:56:00 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:56:00 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 18:56:00 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:56:01 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 18:56:01 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:56:01 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 18:56:01 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:56:01 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 18:56:01 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:56:01 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 18:56:01 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:56:01 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 18:56:01 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:56:01 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv 
# -- Compiling module two_mux
# -- Compiling module four_mux
# 
# Top level modules:
# 	two_mux
# 	four_mux
# End time: 18:56:01 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:56:01 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 18:56:01 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:56:01 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 18:56:01 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:56:01 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv 
# -- Compiling module NZPlogic
# 
# Top level modules:
# 	NZPlogic
# End time: 18:56:02 on Oct 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:56:02 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 18:56:02 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:56:02 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 18:56:02 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:56:02 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv 
# -- Compiling module lab6_toplevel
# 
# Top level modules:
# 	lab6_toplevel
# End time: 18:56:02 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:56:02 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:56:02 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 18:56:03 on Oct 08,2018, Elapsed time: 0:02:05
# Errors: 0, Warnings: 8
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 18:56:03 on Oct 08,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab6_toplevel
# Loading work.sync
# Loading work.slc3
# Loading work.HexDriver
# Loading work.datapath
# Loading work.registerFile
# Loading work.four_mux
# Loading work.two_mux
# Loading work.alu
# Loading work.internal_register
# Loading work.NZPlogic
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
restart -f; run 50000ns
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
# XOR Passes 
# 13604
# 24193
# 27557
# XOR Passes 
# 54793
# 22115
# 32874
do lab6_toplevel_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:56:54 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 18:56:54 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:56:54 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv 
# -- Compiling module internal_register
# 
# Top level modules:
# 	internal_register
# End time: 18:56:55 on Oct 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:56:55 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv 
# -- Compiling module registerFile
# 
# Top level modules:
# 	registerFile
# End time: 18:56:55 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:56:55 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 18:56:55 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:56:55 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 18:56:55 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:56:55 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 18:56:55 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:56:55 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 18:56:55 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:56:55 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 18:56:55 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:56:55 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 18:56:56 on Oct 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:56:56 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv 
# -- Compiling module two_mux
# -- Compiling module four_mux
# 
# Top level modules:
# 	two_mux
# 	four_mux
# End time: 18:56:56 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:56:56 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 18:56:56 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:56:56 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 18:56:56 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:56:56 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv 
# -- Compiling module NZPlogic
# 
# Top level modules:
# 	NZPlogic
# End time: 18:56:56 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:56:56 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 18:56:56 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:56:56 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 18:56:56 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:56:56 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv 
# -- Compiling module lab6_toplevel
# 
# Top level modules:
# 	lab6_toplevel
# End time: 18:56:56 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:56:56 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:56:57 on Oct 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 18:56:58 on Oct 08,2018, Elapsed time: 0:00:55
# Errors: 0, Warnings: 8
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 18:56:58 on Oct 08,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab6_toplevel
# Loading work.sync
# Loading work.slc3
# Loading work.HexDriver
# Loading work.datapath
# Loading work.registerFile
# Loading work.four_mux
# Loading work.two_mux
# Loading work.alu
# Loading work.internal_register
# Loading work.NZPlogic
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
restart -f; run 50000ns
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
# XOR Passes 
# 13604
# 24193
# 57051
# XOR Passes 
# 54793
# 22115
# 32759
do lab6_toplevel_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:23 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 18:59:23 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:23 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv 
# -- Compiling module internal_register
# 
# Top level modules:
# 	internal_register
# End time: 18:59:23 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:23 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv 
# -- Compiling module registerFile
# 
# Top level modules:
# 	registerFile
# End time: 18:59:23 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:23 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 18:59:23 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:23 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 18:59:24 on Oct 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:24 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 18:59:24 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:24 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 18:59:24 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:24 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 18:59:24 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:24 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 18:59:24 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:24 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv 
# -- Compiling module two_mux
# -- Compiling module four_mux
# 
# Top level modules:
# 	two_mux
# 	four_mux
# End time: 18:59:24 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:24 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 18:59:24 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:24 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 18:59:24 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:24 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv 
# -- Compiling module NZPlogic
# 
# Top level modules:
# 	NZPlogic
# End time: 18:59:25 on Oct 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:25 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 18:59:25 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:25 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 18:59:25 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:25 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv 
# -- Compiling module lab6_toplevel
# 
# Top level modules:
# 	lab6_toplevel
# End time: 18:59:25 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:25 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:59:25 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 18:59:26 on Oct 08,2018, Elapsed time: 0:02:28
# Errors: 0, Warnings: 8
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 18:59:26 on Oct 08,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab6_toplevel
# Loading work.sync
# Loading work.slc3
# Loading work.HexDriver
# Loading work.datapath
# Loading work.registerFile
# Loading work.four_mux
# Loading work.two_mux
# Loading work.alu
# Loading work.internal_register
# Loading work.NZPlogic
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
restart -f; run 50000ns
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
# XOR Passes 
# 13604
# 24193
# 24193
# XOR Passes 
# 54793
# 22115
# 22115
do lab6_toplevel_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:54 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 18:59:54 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:54 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv 
# -- Compiling module internal_register
# 
# Top level modules:
# 	internal_register
# End time: 18:59:54 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:55 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv 
# -- Compiling module registerFile
# 
# Top level modules:
# 	registerFile
# End time: 18:59:55 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:55 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 18:59:55 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:55 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 18:59:55 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:55 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 18:59:55 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:55 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 18:59:55 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:55 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 18:59:55 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:55 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 18:59:55 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:55 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv 
# -- Compiling module two_mux
# -- Compiling module four_mux
# 
# Top level modules:
# 	two_mux
# 	four_mux
# End time: 18:59:55 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:56 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 18:59:56 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:56 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 18:59:56 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:56 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv 
# -- Compiling module NZPlogic
# 
# Top level modules:
# 	NZPlogic
# End time: 18:59:56 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:56 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 18:59:56 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:56 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 18:59:56 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:56 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv 
# -- Compiling module lab6_toplevel
# 
# Top level modules:
# 	lab6_toplevel
# End time: 18:59:56 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:56 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:59:56 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 18:59:58 on Oct 08,2018, Elapsed time: 0:00:32
# Errors: 0, Warnings: 8
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 18:59:58 on Oct 08,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab6_toplevel
# Loading work.sync
# Loading work.slc3
# Loading work.HexDriver
# Loading work.datapath
# Loading work.registerFile
# Loading work.four_mux
# Loading work.two_mux
# Loading work.alu
# Loading work.internal_register
# Loading work.NZPlogic
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
restart -f; run 50000ns
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
# XOR Passes 
# 13604
# 24193
# 24193
# XOR Passes 
# 54793
# 22115
# 22115
do lab6_toplevel_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:00 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 19:01:00 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:00 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv 
# -- Compiling module internal_register
# 
# Top level modules:
# 	internal_register
# End time: 19:01:00 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:00 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv 
# -- Compiling module registerFile
# 
# Top level modules:
# 	registerFile
# End time: 19:01:00 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:00 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 19:01:01 on Oct 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:01 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 19:01:01 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:01 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 19:01:01 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:01 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 19:01:01 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:01 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 19:01:01 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:01 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 19:01:01 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:01 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv 
# -- Compiling module two_mux
# -- Compiling module four_mux
# 
# Top level modules:
# 	two_mux
# 	four_mux
# End time: 19:01:01 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:01 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 19:01:01 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:01 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 19:01:02 on Oct 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:02 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv 
# -- Compiling module NZPlogic
# 
# Top level modules:
# 	NZPlogic
# End time: 19:01:02 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:02 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 19:01:02 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:02 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 19:01:02 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:02 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv 
# -- Compiling module lab6_toplevel
# 
# Top level modules:
# 	lab6_toplevel
# End time: 19:01:02 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:02 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 19:01:02 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 19:01:03 on Oct 08,2018, Elapsed time: 0:01:05
# Errors: 0, Warnings: 8
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 19:01:04 on Oct 08,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab6_toplevel
# Loading work.sync
# Loading work.slc3
# Loading work.HexDriver
# Loading work.datapath
# Loading work.registerFile
# Loading work.four_mux
# Loading work.two_mux
# Loading work.alu
# Loading work.internal_register
# Loading work.NZPlogic
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
restart -f; run 50000ns
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
# XOR Passes 
# 13604
# 24193
# 24193
# 27557
# XOR Passes 
# 54793
# 22115
# 22115
# 32874
do lab6_toplevel_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:49 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 19:01:49 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:49 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv 
# -- Compiling module internal_register
# 
# Top level modules:
# 	internal_register
# End time: 19:01:49 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:49 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv 
# -- Compiling module registerFile
# 
# Top level modules:
# 	registerFile
# End time: 19:01:50 on Oct 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:50 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 19:01:50 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:50 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 19:01:50 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:50 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 19:01:50 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:50 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 19:01:50 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:50 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 19:01:50 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:50 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 19:01:50 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:50 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv 
# -- Compiling module two_mux
# -- Compiling module four_mux
# 
# Top level modules:
# 	two_mux
# 	four_mux
# End time: 19:01:50 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:50 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 19:01:51 on Oct 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:51 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 19:01:51 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:51 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv 
# -- Compiling module NZPlogic
# 
# Top level modules:
# 	NZPlogic
# End time: 19:01:51 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:51 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 19:01:51 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:51 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 19:01:51 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:51 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv 
# -- Compiling module lab6_toplevel
# 
# Top level modules:
# 	lab6_toplevel
# End time: 19:01:51 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:51 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 19:01:51 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 19:01:53 on Oct 08,2018, Elapsed time: 0:00:49
# Errors: 0, Warnings: 8
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 19:01:53 on Oct 08,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab6_toplevel
# Loading work.sync
# Loading work.slc3
# Loading work.HexDriver
# Loading work.datapath
# Loading work.registerFile
# Loading work.four_mux
# Loading work.two_mux
# Loading work.alu
# Loading work.internal_register
# Loading work.NZPlogic
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
restart -f; run 50000ns
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
# XOR Fails 
# 13604
# 24193
# 24193
# 27557
# XOR Fails 
# 54793
# 22115
# 22115
# 32874
do lab6_toplevel_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:12 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 19:02:12 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:13 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv 
# -- Compiling module internal_register
# 
# Top level modules:
# 	internal_register
# End time: 19:02:13 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:13 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv 
# -- Compiling module registerFile
# 
# Top level modules:
# 	registerFile
# End time: 19:02:13 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:13 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 19:02:13 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:13 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 19:02:13 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:13 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 19:02:13 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:13 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 19:02:13 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:13 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 19:02:13 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:13 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 19:02:14 on Oct 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:14 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv 
# -- Compiling module two_mux
# -- Compiling module four_mux
# 
# Top level modules:
# 	two_mux
# 	four_mux
# End time: 19:02:14 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:14 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 19:02:14 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:14 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 19:02:14 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:14 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv 
# -- Compiling module NZPlogic
# 
# Top level modules:
# 	NZPlogic
# End time: 19:02:14 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:14 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 19:02:14 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:14 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 19:02:14 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:14 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv 
# -- Compiling module lab6_toplevel
# 
# Top level modules:
# 	lab6_toplevel
# End time: 19:02:14 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:14 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 19:02:15 on Oct 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 19:02:16 on Oct 08,2018, Elapsed time: 0:00:23
# Errors: 0, Warnings: 8
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 19:02:16 on Oct 08,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab6_toplevel
# Loading work.sync
# Loading work.slc3
# Loading work.HexDriver
# Loading work.datapath
# Loading work.registerFile
# Loading work.four_mux
# Loading work.two_mux
# Loading work.alu
# Loading work.internal_register
# Loading work.NZPlogic
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
restart -f; run 50000ns
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
# XOR Fails 
# 13604
# 24193
# 24193
# 27557
# XOR Fails 
# 54793
# 22115
# 22115
# 32874
restart -f; run 500000ns
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
# XOR Fails 
# 13604
# 24193
# 24193
# 27557
# XOR Fails 
# 54793
# 22115
# 22115
# 32874
# XOR Fails 
# 31501
# 39309
# 39309
# 57984
# XOR Fails 
# 33893
# 21010
# 21010
# 54903
# XOR Fails 
# 58113
# 52493
# 52493
# 11788
# XOR Fails 
# 61814
# 52541
# 52541
# 15435
# XOR Fails 
# 22509
# 63372
# 63372
# 41057
# XOR Fails 
# 59897
#  9414
#  9414
# 52543
# XOR Fails 
# 33989
# 53930
# 53930
# 22127
# XOR Fails 
# 63461
# 29303
# 29303
# 34194
# XOR Fails 
# 54802
# 56207
# 56207
#  3485
# XOR Fails 
# 27122
# 38606
# 38606
# 65340
# XOR Fails 
# 31464
# 20165
# 20165
# 13357
# XOR Fails 
# 18780
# 10429
# 10429
# 25057
# XOR Fails 
# 22573
#  9829
#  9829
# 32328
# XOR Fails 
# 25187
# 34570
# 34570
# 58729
# XOR Fails 
#  8832
#  8480
#  8480
#   928
# XOR Fails 
# 17834
# 52381
# 52381
# 35127
# XOR Fails 
# 16022
# 47123
# 47123
# 34437
# XOR Fails 
# 14349
# 54867
# 54867
# 61022
# Multiply Passes 
#   -101
#    -70
#   7070
do lab6_toplevel_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:16 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 19:03:16 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:17 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv 
# -- Compiling module internal_register
# 
# Top level modules:
# 	internal_register
# End time: 19:03:17 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:17 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv 
# -- Compiling module registerFile
# 
# Top level modules:
# 	registerFile
# End time: 19:03:17 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:17 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 19:03:17 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:17 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 19:03:17 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:17 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 19:03:17 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:17 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 19:03:17 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:17 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 19:03:17 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:18 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 19:03:18 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:18 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv 
# -- Compiling module two_mux
# -- Compiling module four_mux
# 
# Top level modules:
# 	two_mux
# 	four_mux
# End time: 19:03:18 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:18 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 19:03:18 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:18 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 19:03:18 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:18 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv 
# -- Compiling module NZPlogic
# 
# Top level modules:
# 	NZPlogic
# End time: 19:03:18 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:18 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 19:03:18 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:18 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 19:03:18 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:19 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv 
# -- Compiling module lab6_toplevel
# 
# Top level modules:
# 	lab6_toplevel
# End time: 19:03:19 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:19 on Oct 08,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 19:03:19 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 19:03:20 on Oct 08,2018, Elapsed time: 0:01:04
# Errors: 0, Warnings: 12
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 19:03:20 on Oct 08,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab6_toplevel
# Loading work.sync
# Loading work.slc3
# Loading work.HexDriver
# Loading work.datapath
# Loading work.registerFile
# Loading work.four_mux
# Loading work.two_mux
# Loading work.alu
# Loading work.internal_register
# Loading work.NZPlogic
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
restart -f; run 500000ns
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
# XOR Passes 
# 13604
# 24193
# 27557
# 27557
# XOR Passes 
# 54793
# 22115
# 32874
# 32874
# XOR Passes 
# 31501
# 39309
# 57984
# 57984
# XOR Passes 
# 33893
# 21010
# 54903
# 54903
# XOR Passes 
# 58113
# 52493
# 11788
# 11788
# XOR Passes 
# 61814
# 52541
# 15435
# 15435
# XOR Passes 
# 22509
# 63372
# 41057
# 41057
# XOR Passes 
# 59897
#  9414
# 52543
# 52543
# XOR Passes 
# 33989
# 53930
# 22127
# 22127
# XOR Passes 
# 63461
# 29303
# 34194
# 34194
# XOR Passes 
# 54802
# 56207
#  3485
#  3485
# XOR Passes 
# 27122
# 38606
# 65340
# 65340
# XOR Passes 
# 31464
# 20165
# 13357
# 13357
# XOR Passes 
# 18780
# 10429
# 25057
# 25057
# XOR Passes 
# 22573
#  9829
# 32328
# 32328
# XOR Passes 
# 25187
# 34570
# 58729
# 58729
# XOR Passes 
#  8832
#  8480
#   928
#   928
# XOR Passes 
# 17834
# 52381
# 35127
# 35127
# XOR Passes 
# 16022
# 47123
# 34437
# 34437
# XOR Passes 
# 14349
# 54867
# 61022
# 61022
# Multiply Passes 
#   -101
#    -70
#   7070
restart -f; run 5000000ns
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(32): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ALU_Inst
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/ADDR2MUX_Mux
# ** Warning: (vsim-8315) C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/PCMux_Mux
# XOR Passes 
# 13604
# 24193
# 27557
# 27557
# XOR Passes 
# 54793
# 22115
# 32874
# 32874
# XOR Passes 
# 31501
# 39309
# 57984
# 57984
# XOR Passes 
# 33893
# 21010
# 54903
# 54903
# XOR Passes 
# 58113
# 52493
# 11788
# 11788
# XOR Passes 
# 61814
# 52541
# 15435
# 15435
# XOR Passes 
# 22509
# 63372
# 41057
# 41057
# XOR Passes 
# 59897
#  9414
# 52543
# 52543
# XOR Passes 
# 33989
# 53930
# 22127
# 22127
# XOR Passes 
# 63461
# 29303
# 34194
# 34194
# XOR Passes 
# 54802
# 56207
#  3485
#  3485
# XOR Passes 
# 27122
# 38606
# 65340
# 65340
# XOR Passes 
# 31464
# 20165
# 13357
# 13357
# XOR Passes 
# 18780
# 10429
# 25057
# 25057
# XOR Passes 
# 22573
#  9829
# 32328
# 32328
# XOR Passes 
# 25187
# 34570
# 58729
# 58729
# XOR Passes 
#  8832
#  8480
#   928
#   928
# XOR Passes 
# 17834
# 52381
# 35127
# 35127
# XOR Passes 
# 16022
# 47123
# 34437
# 34437
# XOR Passes 
# 14349
# 54867
# 61022
# 61022
# Multiply Passes 
#   -101
#    -70
#   7070
# Multiply Passes 
#     69
#    -58
#  -4002
# Multiply Passes 
#     17
#     53
#    901
# Multiply Passes 
#    -61
#     76
#  -4636
# Multiply Passes 
#     96
#    -51
#  -4896
# Multiply Passes 
#     26
#    -93
#  -2418
# Multiply Passes 
#     79
#    -43
#  -3397
# Multiply Passes 
#    -49
#    -92
#   4508
# Multiply Passes 
#     29
#    -81
#  -2349
# Multiply Passes 
#     65
#    -70
#  -4550
# Multiply Passes 
#     41
#    -28
#  -1148
# Multiply Passes 
#   -121
#    -73
#   8833
# Multiply Passes 
#    -72
#    106
#  -7632
# Multiply Passes 
#     39
#     98
#   3822
# Multiply Passes 
#    -11
#    -24
#    264
# Multiply Passes 
#    126
#    -16
#  -2016
# Multiply Passes 
#    -53
#     63
#  -3339
# Multiply Passes 
#    -42
#     20
#   -840
# Multiply Passes 
#    -50
#     54
#  -2700
# Multiply Passes 
#    -25
#     -2
#     50
# End time: 19:03:49 on Oct 08,2018, Elapsed time: 0:00:29
# Errors: 0, Warnings: 12
