

#ifndef _WDT_HW_H
#define _WDT_HW_H

#include <mach/mt6573_reg_base.h>
#define		MT6573_WDT_BASE				       AP_RGU_BASE                           

#define 	MT6573_WDT_MODE   	        (MT6573_WDT_BASE+0x0000)
#define 	MT6573_WDT_LENGTH 	        (MT6573_WDT_BASE+0x0004)
#define 	MT6573_WDT_RESTART 	        (MT6573_WDT_BASE+0x0008)
#define 	MT6573_WDT_STATUS  	        (MT6573_WDT_BASE+0x000C)
#define 	MT6573_SW_PERIPH_RSTN       (MT6573_WDT_BASE+0x0010)
#define 	MT6573_SW_DSP_RSTN    	    (MT6573_WDT_BASE+0x0014)
#define		MT6573_WDT_INTERNAL	  			(MT6573_WDT_BASE+0x0018)
#define		MT6573_WDT_SWRST		        (MT6573_WDT_BASE+0x001C)
#define   MT6573_WDT_DSP_MODE         (MT6573_WDT_BASE+0x0020)
#define   MT6573_WDT_DSP_LENGTH       (MT6573_WDT_BASE+0x0024)
#define   MT6573_WDT_DSP_RESTART      (MT6573_WDT_BASE+0x0028)
#define   MT6573_WDT_DSP_STA          (MT6573_WDT_BASE+0x002C)
#define   MT6573_WDT_MD_MODE          (MT6573_WDT_BASE+0x0030)
#define   MT6573_WDT_MD_LENGTH        (MT6573_WDT_BASE+0x0034)
#define   MT6573_WDT_MD_RESTART       (MT6573_WDT_BASE+0x0038)
#define   MT6573_WDT_MD_STA           (MT6573_WDT_BASE+0x003C)
#define		MT6573_MD_INTERNAL	  			(MT6573_WDT_BASE+0x0040)
#define		MT6573_MD_SWRST		          (MT6573_WDT_BASE+0x0044)


/*WDT_MODE*/
#define 	MT6573_WDT_MODE_KEYMASK	    0xff00
#define 	MT6573_WDT_MODE_KEY		      0x2200

//#define 	MT6573_WDT_PWR_KEY_DIS      0x0004
#define 	MT6573_WDT_MODE_AUTORST     0x0010
#define 	MT6573_WDT_RESET_IRQ        0x0008
#define   MT6573_WDT_MODE_EXTEN       0x0004
#define   MT6573_WDT_MODE_DEBUG       0x0002
#define 	MT6573_WDT_MODE_ENABLE		  0x0001


/*WDT_LENGTH*/
#define 	MT6573_WDT_LENGTH_TOUT		0xffe0
#define 	MT6573_WDT_LENGTH_KEYMASK	0x001f
#define 	MT6573_WDT_LENGTH_KEY		  0x0008

/*WDT_RESTART*/
#define 	MT6573_WDT_RESTART_KEY		0x1971

/*WDT_STATUS*/
#define 	MT6573_WDT_STATUS_HWWDT	    0x8000
#define 	MT6573_WDT_STATUS_SWWDT  	  0x4000

/*MT6573_SW_PERIPH_RSTN*/
#define   MT6573_SW_PERIPH_RSTN_KEY    0x37
#define   MT6573_SW_PERIPH_RSTN_MDRST  0x0800
#define   MT6573_SW_PERIPH_RSTN_DMARST 0x4000

/*MT6573_SW_DSP_RSTN*/
#define   MT6573_SW_DSP_RSTN_KEY    0x48
#define   MT6573_SW_DSP_RSTN_RST    0x8000

/*WDT_SWRST*/
#define     MT6573_WDT_SWRST_KEY        0x1209

/*WDT_DSP_MODE*/
#define MT6573_WDT_DSP_MODE_ENABLE      0x1
#define MT6573_WDT_DSP_MODE_IRQ         0x8
#define MT6573_WDT_DSP_MODE_KEY         0x2200

/*WDT_DSP_LENGTH*/
#define MT6573_WDT_DSP_LENGTH_KEY         0x8

/*WDT_DSP_RESTART*/
#define MT6573_WDT_DSP_RESTART_KEY        0x1971

/*WDT_DSP_STA*/
#define MT6573_WDT_DSP_STA_DSPWDT     0x8000

/*WDT_MD_MODE*/
#define MT6573_WDT_MD_MODE_EN       0x1
#define MT6573_WDT_MD_MODE_RSTEN    0x2
#define MT6573_WDT_MD_MODE_IRQ      0x8
#define MT6573_WDT_MD_MODE_KEY      0x2200

/*WDT_MD_LENGTH*/
#define MT6573_WDT_MD_LENGTH_KEY    0x8

/*WDT_MD_RESTART*/
#define MT6573_WDT_MD_RESTART_KEY   0x1971

/*WDT_MD_STA*/
#define MT6573_WDT_MD_STA_HW    0x8000
#define MT6573_WDT_MD_STA_SW    0x4000

/*WDT_MD_SWRST*/
#define WDT_MD_SWRST_KEY  0x1209

extern void WDT_arch_reset(char mode);

#endif   /*_WDT_HW_H*/
