infra_fifo.v,verilog,xil_defaultlib,../../../../regionizer.srcs/sources_1/ip/infra_fifo/sim/infra_fifo.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
