#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: E:\App\Professional\PDS_2022.2-SP6.4\bin
#Application name: pds.exe
#OS: Windows 10 10.0.26200
#Hostname: LAPTOP-BODHT30J
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Fri Nov 21 11:01:49 2025
File "E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/btn_deb_fix.v" has been added to project successfully. 
File "E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/i2c_eeprom_test.v" has been added to project successfully. 
File "E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/iic_dri.v" has been added to project successfully. 
Parse module hierarchy of project 'E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)


Process "Compile" started.
Current time: Fri Nov 21 11:07:03 2025
Compiling architecture definition.
Analyzing project file 'E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/07_i2c_eeprom_test.pds'.
License checkout: fabric_ads from E:\App\Professional\PDS_2022.2-SP6.4\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project} E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/btn_deb_fix.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/btn_deb_fix.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/btn_deb_fix.v(line number: 23)] Analyzing module btn_deb_fix (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project} E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/btn_deb_fix.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project} E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/i2c_eeprom_test.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/i2c_eeprom_test.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/i2c_eeprom_test.v(line number: 24)] Analyzing module i2c_eeprom_test (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project} E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/i2c_eeprom_test.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project} E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/iic_dri.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/iic_dri.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/iic_dri.v(line number: 23)] Analyzing module iic_dri (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project} E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/iic_dri.v successfully.
I: Module "i2c_eeprom_test" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.478s wall, 0.000s user + 0.016s system = 0.016s CPU (1.1%)

Start rtl-elaborate.
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/i2c_eeprom_test.v(line number: 24)] Elaborating module i2c_eeprom_test
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/i2c_eeprom_test.v(line number: 37)] Elaborating instance u_btn_deb
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/btn_deb_fix.v(line number: 23)] Elaborating module btn_deb_fix
I: Module instance {i2c_eeprom_test/u_btn_deb} parameter value:
    BTN_WIDTH = 4'b0011
    BTN_DELAY = 20'b01111111111111111111
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/i2c_eeprom_test.v(line number: 93)] Elaborating instance iic_dri
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/iic_dri.v(line number: 23)] Elaborating module iic_dri
I: Module instance {i2c_eeprom_test/iic_dri} parameter value:
    CLK_FRE = 27'b010111110101111000010000000
    IIC_FREQ = 20'b01100001101010000000
    T_WR = 10'b0000000101
    DEVICE_ID = 8'b10100000
    ADDR_BYTE = 2'b01
    LEN_WIDTH = 8'b00001000
    DATA_BYTE = 2'b01
W: Verilog-2019: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/i2c_eeprom_test.v(line number: 85)] Width mismatch between port byte_len and signal bound to it for instantiated module iic_dri
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/i2c_eeprom_test.v(line number: 119)] Elaborating instance iobuf
Executing : rtl-elaborate successfully. Time elapsed: 0.010s wall, 0.000s user + 0.016s system = 0.016s CPU (149.1%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.009s wall, 0.016s user + 0.000s system = 0.016s CPU (168.2%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.202s wall, 0.125s user + 0.062s system = 0.188s CPU (92.9%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.008s wall, 0.016s user + 0.000s system = 0.016s CPU (208.0%)

Start FSM inference.
I: FSM state_fsm[2:0] inferred.
FSM state_fsm[2:0] STG:
Number of reachable states: 7
Input nets: N133 N207 N234 N355 dsu start w_r_2d 
S0(000)-->S0(000): xxxxx0x
S0(000)-->S1(001): xxxxx1x
S1(001)-->S1(001): xxxx0xx
S1(001)-->S2(010): xxxx1xx
S2(010)-->S2(010): x0xxxxx
S2(010)-->S3(011): x1xxxxx
S3(011)-->S1(001): xx011x0
S3(011)-->S3(011): xxxx0xx
S3(011)-->S4(100): xx001x0
S3(011)-->S6(110): 0x0x1x1
S1(001)-->S2(010): xx1x1xx
S3(011)-->S2(010): xx1x1xx
S1(001)-->S2(010): 1xxx1x1
S3(011)-->S2(010): 1xxx1x1
S4(100)-->S4(100): x0xxxxx
S4(100)-->S5(101): x1xxxxx
S5(101)-->S4(100): 1xxx1xx
S5(101)-->S5(101): xxxx0xx
S5(101)-->S6(110): 0xxx1xx
S6(110)-->S6(110): xxxx0xx
S6(110)-->S0(000): xxxx1xx

Executing : FSM inference successfully. Time elapsed: 0.016s wall, 0.016s user + 0.000s system = 0.016s CPU (99.7%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N139 (bmsWIDEMUX).
C: DRC-2021: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/i2c_eeprom_test.v(line number: 79)] The net byteover is un-driven, tie it to 0.
Executing : sdm2adm successfully. Time elapsed: 0.012s wall, 0.016s user + 0.000s system = 0.016s CPU (134.7%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Fri Nov 21 11:07:06 2025
Action compile: Peak memory pool usage is 137 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:4s
Action from compile to compile: Total CPU time elapsed is 0h:0m:0s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:0s
Process "Compile" done.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Total time(hh:mm:ss) of open UCE: 00:00:06
Loading the device ...
W: ConstraintEditor-4019: Port Bus 'key' unspecified I/O constraint.
W: ConstraintEditor-4019: Port Bus 'led' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'clk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rstn' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'scl' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'sda' unspecified I/O constraint.
Open UCE successfully.
Current device : PG2L25H-6MBG325
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -name sys_clk [get_ports clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports clk] -period 20.000 -waveform {0.000 10.000} successfully.
File "E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/constraint/07_i2c_eeprom_test.fdc" has been added to project successfully.
Save Constraint in file E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/constraint/07_i2c_eeprom_test.fdc success.


Process "Compile" started.
Current time: Fri Nov 21 11:10:58 2025
Compiling architecture definition.
Analyzing project file 'E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/07_i2c_eeprom_test.pds'.
License checkout: fabric_ads from E:\App\Professional\PDS_2022.2-SP6.4\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project} E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/btn_deb_fix.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/btn_deb_fix.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/btn_deb_fix.v(line number: 23)] Analyzing module btn_deb_fix (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project} E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/btn_deb_fix.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project} E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/i2c_eeprom_test.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/i2c_eeprom_test.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/i2c_eeprom_test.v(line number: 24)] Analyzing module i2c_eeprom_test (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project} E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/i2c_eeprom_test.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project} E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/iic_dri.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/iic_dri.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/iic_dri.v(line number: 23)] Analyzing module iic_dri (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project} E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/iic_dri.v successfully.
I: Module "i2c_eeprom_test" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.395s wall, 0.016s user + 0.016s system = 0.031s CPU (2.2%)

Start rtl-elaborate.
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/i2c_eeprom_test.v(line number: 24)] Elaborating module i2c_eeprom_test
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/i2c_eeprom_test.v(line number: 37)] Elaborating instance u_btn_deb
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/btn_deb_fix.v(line number: 23)] Elaborating module btn_deb_fix
I: Module instance {i2c_eeprom_test/u_btn_deb} parameter value:
    BTN_WIDTH = 4'b0011
    BTN_DELAY = 20'b01111111111111111111
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/i2c_eeprom_test.v(line number: 93)] Elaborating instance iic_dri
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/iic_dri.v(line number: 23)] Elaborating module iic_dri
I: Module instance {i2c_eeprom_test/iic_dri} parameter value:
    CLK_FRE = 27'b010111110101111000010000000
    IIC_FREQ = 20'b01100001101010000000
    T_WR = 10'b0000000101
    DEVICE_ID = 8'b10100000
    ADDR_BYTE = 2'b01
    LEN_WIDTH = 8'b00001000
    DATA_BYTE = 2'b01
W: Verilog-2019: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/i2c_eeprom_test.v(line number: 85)] Width mismatch between port byte_len and signal bound to it for instantiated module iic_dri
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/i2c_eeprom_test.v(line number: 119)] Elaborating instance iobuf
Executing : rtl-elaborate successfully. Time elapsed: 0.010s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.188s wall, 0.141s user + 0.062s system = 0.203s CPU (107.9%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
I: FSM state_fsm[2:0] inferred.
FSM state_fsm[2:0] STG:
Number of reachable states: 7
Input nets: N133 N207 N234 N355 dsu start w_r_2d 
S0(000)-->S0(000): xxxxx0x
S0(000)-->S1(001): xxxxx1x
S1(001)-->S1(001): xxxx0xx
S1(001)-->S2(010): xxxx1xx
S2(010)-->S2(010): x0xxxxx
S2(010)-->S3(011): x1xxxxx
S3(011)-->S1(001): xx011x0
S3(011)-->S3(011): xxxx0xx
S3(011)-->S4(100): xx001x0
S3(011)-->S6(110): 0x0x1x1
S1(001)-->S2(010): xx1x1xx
S3(011)-->S2(010): xx1x1xx
S1(001)-->S2(010): 1xxx1x1
S3(011)-->S2(010): 1xxx1x1
S4(100)-->S4(100): x0xxxxx
S4(100)-->S5(101): x1xxxxx
S5(101)-->S4(100): 1xxx1xx
S5(101)-->S5(101): xxxx0xx
S5(101)-->S6(110): 0xxx1xx
S6(110)-->S6(110): xxxx0xx
S6(110)-->S0(000): xxxx1xx

Executing : FSM inference successfully. Time elapsed: 0.015s wall, 0.000s user + 0.016s system = 0.016s CPU (107.3%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N139 (bmsWIDEMUX).
C: DRC-2021: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/i2c_eeprom_test.v(line number: 79)] The net byteover is un-driven, tie it to 0.
Executing : sdm2adm successfully. Time elapsed: 0.011s wall, 0.000s user + 0.016s system = 0.016s CPU (138.0%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Fri Nov 21 11:11:01 2025
Action compile: Peak memory pool usage is 137 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:4s
Action from compile to compile: Total CPU time elapsed is 0h:0m:0s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:0s
Process "Compile" done.


Process "Synthesize" started.
Current time: Fri Nov 21 11:11:01 2025
Compiling architecture definition.
Analyzing project file 'E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/07_i2c_eeprom_test.pds'.
License checkout: fabric_ads from E:\App\Professional\PDS_2022.2-SP6.4\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 148538

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -name sys_clk [get_ports clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports clk] -period 20.000 -waveform {0.000 10.000} successfully.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/constraint/07_i2c_eeprom_test.fdc(line number: 3)] | Port led[3] has been placed at location E18, whose type is share pin.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/constraint/07_i2c_eeprom_test.fdc(line number: 10)] | Port led[2] has been placed at location F17, whose type is share pin.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/constraint/07_i2c_eeprom_test.fdc(line number: 17)] | Port led[1] has been placed at location H18, whose type is share pin.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/constraint/07_i2c_eeprom_test.fdc(line number: 31)] | Port key[2] has been placed at location H17, whose type is share pin.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/constraint/07_i2c_eeprom_test.fdc(line number: 41)] | Port key[0] has been placed at location F14, whose type is share pin.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/constraint/07_i2c_eeprom_test.fdc(line number: 46)] | Port sda has been placed at location K17, whose type is share pin.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/constraint/07_i2c_eeprom_test.fdc(line number: 53)] | Port scl has been placed at location L18, whose type is share pin.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/constraint/07_i2c_eeprom_test.fdc(line number: 65)] | Port rstn has been placed at location G14, whose type is share pin.
Constraint check end.

Start pre-mapping.
I: Constant propagation done on iic_dri/N391 (bmsWIDEINV).
I: Constant propagation done on iic_dri/N392 (bmsWIDEINV).
I: Constant propagation done on iic_dri/N393 (bmsWIDEINV).
I: Constant propagation done on iic_dri/N394 (bmsWIDEINV).
I: Constant propagation done on iic_dri/N395 (bmsWIDEINV).
I: Constant propagation done on iic_dri/N396 (bmsWIDEINV).
I: Constant propagation done on iic_dri/N397 (bmsWIDEINV).
I: Constant propagation done on iic_dri/N398 (bmsWIDEINV).
I: Constant propagation done on iic_dri/N399 (bmsWIDEINV).
I: Constant propagation done on iic_dri/N400 (bmsWIDEINV).
I: Encoding type of FSM 'state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[2:0]':
I: from  iic_dri/state[2] iic_dri/state[1] iic_dri/state[0]
I: to  iic_dri/state_reg[6] iic_dri/state_reg[5] iic_dri/state_reg[4] iic_dri/state_reg[3] iic_dri/state_reg[2] iic_dri/state_reg[1] iic_dri/state_reg[0]
I: 000 => 0000001
I: 001 => 0000010
I: 010 => 0000100
I: 011 => 0001000
I: 100 => 0010000
I: 101 => 0100000
I: 110 => 1000000
Executing : pre-mapping successfully. Time elapsed: 0.060s wall, 0.031s user + 0.047s system = 0.078s CPU (130.1%)

Start mod-gen.
W: Public-4008: Instance 'iic_dri/byte_over' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFPATRE inst iic_dri/send_data[7:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATRE inst iic_dri/send_data[7:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATRE inst iic_dri/send_data[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst iic_dri/fre_cnt[20:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst iic_dri/twr_cnt[26:0] at 18 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_btn_deb/cnt[0][19:0] at 19 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_btn_deb/cnt[1][19:0] at 19 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_btn_deb/cnt[2][19:0] at 19 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst iic_dri/trans_byte_max[8:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst iic_dri/trans_byte_max[8:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst iic_dri/trans_byte_max[8:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst iic_dri/trans_byte_max[8:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst iic_dri/trans_byte_max[8:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst iic_dri/trans_byte_max[8:0] at 8 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.053s wall, 0.047s user + 0.047s system = 0.094s CPU (177.9%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.103s wall, 0.109s user + 0.000s system = 0.109s CPU (106.5%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'iic_dri/twr_cnt[20]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[21]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[22]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[23]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[24]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[25]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[26]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_btn_deb/cnt[0][19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_btn_deb/cnt[1][19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_btn_deb/cnt[2][19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/fre_cnt[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/fre_cnt[8]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/fre_cnt[9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/fre_cnt[10]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/fre_cnt[11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/fre_cnt[12]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/fre_cnt[13]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/fre_cnt[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/fre_cnt[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/fre_cnt[16]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/fre_cnt[17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/fre_cnt[18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/fre_cnt[19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/fre_cnt[20]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/send_data[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/send_data[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/send_data[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/trans_byte_max[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/trans_byte_max[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/trans_byte_max[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/trans_byte_max[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/trans_byte_max[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/trans_byte_max[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/trans_byte_max[8]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
I: Removed GTP_DFF_SE inst iic_dri/send_data[7] that is redundant to iic_dri/send_data[5]
I: Removed GTP_DFF_RE inst iic_dri/send_data[3] that is redundant to iic_dri/send_data[1]
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.009s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.156s wall, 0.266s user + 0.062s system = 0.328s CPU (210.0%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.022s wall, 0.031s user + 0.000s system = 0.031s CPU (142.2%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

W: Unable to honor max fanout constraint for gtp_inv driven net N1_0
W: Unable to honor max fanout constraint for gtp_inv driven net N1_0
W: prevent name conflict by renaming net iic_dri/N80 to iic_dri/N80_rnmt

Cell Usage:
GTP_DFF                      15 uses
GTP_DFF_E                    23 uses
GTP_DFF_R                    76 uses
GTP_DFF_RE                   30 uses
GTP_DFF_S                     1 use
GTP_DFF_SE                    2 uses
GTP_GRS                       1 use
GTP_INV                       6 uses
GTP_LUT1                      5 uses
GTP_LUT2                     10 uses
GTP_LUT4                      7 uses
GTP_LUT5                      3 uses
GTP_LUT6                     36 uses
GTP_LUT6CARRY                71 uses
GTP_LUT6D                    17 uses

I/O ports: 11
GTP_INBUF                   5 uses
GTP_IOBUF                   1 use
GTP_OUTBUF                  5 uses

Mapping Summary:
Total LUTs: 149 of 17800 (0.84%)
	LUTs as dram: 0 of 5500 (0.00%)
	LUTs as logic: 149
Total Registers: 147 of 35600 (0.41%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 55 (0.00%)

APMs:
Total APMs = 0.00 of 80 (0.00%)

Total I/O ports = 11 of 150 (7.33%)


Overview of Control Sets:

Number of unique control sets : 17

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 4        | 4                 0
  [2, 4)      | 3        | 3                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 1        | 1                 0
  [8, 10)     | 3        | 3                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 1        | 1                 0
  [14, 16)    | 1        | 1                 0
  [16, Inf)   | 4        | 4                 0
--------------------------------------------------------------
  The maximum fanout: 19
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 15
  NO              NO                YES                0
  NO              YES               NO                 77
  YES             NO                NO                 23
  YES             NO                YES                0
  YES             YES               NO                 32
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'i2c_eeprom_test' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND9'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[7]'.
Saving design to i2c_eeprom_test_syn.vm
W: Public-4008: Instance 'iic_dri/busy' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/data_out_reg[4]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/data_out_reg[5]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/data_out_reg[6]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/data_out_reg[7]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/receiv_data[4]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/receiv_data[5]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/receiv_data[6]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/receiv_data[7]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[0]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[1]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[2]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[3]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[4]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[5]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[6]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[7]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[8]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[9]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[10]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[11]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[12]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[13]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[14]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[15]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[16]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[17]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_en' of 'GTP_DFF' unit is dangling and will be cleaned.
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4086: Port 'sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'sda' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'scl' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'key[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rstn' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:7s
Action synthesize: CPU time elapsed is 0h:0m:5s
Action synthesize: Process CPU time elapsed is 0h:0m:5s
Current time: Fri Nov 21 11:11:07 2025
Action synthesize: Peak memory pool usage is 291 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:11s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:5s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:5s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Fri Nov 21 11:11:07 2025
Compiling architecture definition.
Analyzing project file 'E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/07_i2c_eeprom_test.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 148538

Flattening design 'i2c_eeprom_test'
Device mapping started.
Optimizing circuit logic.
W: Public-4008: Instance 'iic_dri/busy' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/data_out_reg[4]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/data_out_reg[5]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/data_out_reg[6]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/data_out_reg[7]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/receiv_data[4]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/receiv_data[5]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/receiv_data[6]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/receiv_data[7]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[0]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[1]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[2]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[3]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[4]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[5]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[6]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[7]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[8]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[9]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[10]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[11]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[12]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[13]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[14]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[15]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[16]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[17]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_en' of 'GTP_DFF' unit is dangling and will be cleaned.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_clk in design, driver pin O(instance clk_ibuf) -> load pin CLK(instance btn_deb_reg[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: u_btn_deb/N13_1_1/gateop, insts:18.
I: Infer CARRY group, base inst: u_btn_deb/N35_1_1/gateop, insts:18.
I: Infer CARRY group, base inst: u_btn_deb/N57_1_1/gateop, insts:18.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 80            | 0                  
| FF                    | 119      | 35600         | 1                  
| LUT                   | 124      | 17800         | 1                  
| Distributed RAM       | 0        | 5500          | 0                  
| DRM                   | 0        | 55            | 0                  
| IO                    | 11       | 150           | 8                  
| RCKB                  | 0        | 12            | 0                  
| SCANCHAIN             | 0        | 1             | 0                  
| USCM                  | 1        | 32            | 4                  
| CCS                   | 1        | 1             | 100                
| ADC                   | 0        | 1             | 0                  
| DDR_PHY               | 0        | 12            | 0                  
| HSSTLP                | 0        | 1             | 0                  
| GPLL                  | 0        | 3             | 0                  
| PPLL                  | 0        | 3             | 0                  
| DDRPHY_CPD            | 0        | 6             | 0                  
| HCKB                  | 0        | 48            | 0                  
| IOCKB                 | 0        | 12            | 0                  
| MRCKB                 | 0        | 6             | 0                  
| PCIE                  | 0        | 1             | 0                  
| DDRPHY_IOCLK_DIV      | 0        | 3             | 0                  
| ANALOG                | 0        | 1             | 0                  
| TSERDES               | 0        | 24            | 0                  
| KEYRAM                | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.00 sec.

Design 'i2c_eeprom_test' has been successfully mapped to architecture-specific objects.
Saving design to DB.
Action dev_map: Real time elapsed is 0h:0m:8s
Action dev_map: CPU time elapsed is 0h:0m:6s
Action dev_map: Process CPU time elapsed is 0h:0m:6s
Current time: Fri Nov 21 11:11:14 2025
Action dev_map: Peak memory pool usage is 294 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:19s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:11s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:11s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Fri Nov 21 11:11:14 2025
Compiling architecture definition.
Analyzing project file 'E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/07_i2c_eeprom_test.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {sda} LOC=K17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/device_map/i2c_eeprom_test.pcf(line number: 3)] | Port sda has been placed at location K17, whose type is share pin.
Executing : def_port {sda} LOC=K17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[0]} LOC=H14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {led[0]} LOC=H14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[1]} LOC=H18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/device_map/i2c_eeprom_test.pcf(line number: 5)] | Port led[1] has been placed at location H18, whose type is share pin.
Executing : def_port {led[1]} LOC=H18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[2]} LOC=F17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/device_map/i2c_eeprom_test.pcf(line number: 6)] | Port led[2] has been placed at location F17, whose type is share pin.
Executing : def_port {led[2]} LOC=F17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[3]} LOC=E18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/device_map/i2c_eeprom_test.pcf(line number: 7)] | Port led[3] has been placed at location E18, whose type is share pin.
Executing : def_port {led[3]} LOC=E18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {scl} LOC=L18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/device_map/i2c_eeprom_test.pcf(line number: 8)] | Port scl has been placed at location L18, whose type is share pin.
Executing : def_port {scl} LOC=L18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {clk} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {clk} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key[0]} LOC=F14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/device_map/i2c_eeprom_test.pcf(line number: 10)] | Port key[0] has been placed at location F14, whose type is share pin.
Executing : def_port {key[0]} LOC=F14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key[1]} LOC=D10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {key[1]} LOC=D10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key[2]} LOC=H17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/device_map/i2c_eeprom_test.pcf(line number: 12)] | Port key[2] has been placed at location H17, whose type is share pin.
Executing : def_port {key[2]} LOC=H17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {rstn} LOC=G14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/device_map/i2c_eeprom_test.pcf(line number: 13)] | Port rstn has been placed at location G14, whose type is share pin.
Executing : def_port {rstn} LOC=G14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_75_10.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
First map gop timing takes 0.19 sec
Worst slack after clock region global placement is 18010
Wirelength after clock region global placement is 1073 and checksum is 366F3FFE064AA519.
1st GP placement takes 0.56 sec.

Phase 1.2 Clock placement started.
E: Place-0084: GLOBAL_CLOCK: the driver clk_ibuf/opit_1 fixed at IOLHR_268_156 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
You may use the PAP_CLOCK_DEDICATED_ROUTE constraint in the .fdc file to demote this message to a WARNING.
You can find the related information of the nets {clk nt_clk} to set the attribute.
These following examples can be referenced in the .fdc file to override this clock rule, or you can find the actual object in the UCE GUI.
define_attribute {n:clk} {PAP_CLOCK_DEDICATED_ROUTE} {FALSE}
Program Error Out.
Action pnr: Real time elapsed is 0h:0m:9s
Action pnr: CPU time elapsed is 0h:0m:7s
Action pnr: Process CPU time elapsed is 0h:0m:7s
Current time: Fri Nov 21 11:11:22 2025
Action pnr: Peak memory pool usage is 910 MB
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Total time(hh:mm:ss) of open UCE: 00:00:06
Loading the device ...
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -name sys_clk [get_ports clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports clk] -period 20.000 -waveform {0.000 10.000} successfully.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/constraint/07_i2c_eeprom_test.fdc(line number: 3)] | Port led[3] has been placed at location E18, whose type is share pin.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/constraint/07_i2c_eeprom_test.fdc(line number: 10)] | Port led[2] has been placed at location F17, whose type is share pin.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/constraint/07_i2c_eeprom_test.fdc(line number: 17)] | Port led[1] has been placed at location H18, whose type is share pin.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/constraint/07_i2c_eeprom_test.fdc(line number: 31)] | Port key[2] has been placed at location H17, whose type is share pin.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/constraint/07_i2c_eeprom_test.fdc(line number: 41)] | Port key[0] has been placed at location F14, whose type is share pin.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/constraint/07_i2c_eeprom_test.fdc(line number: 46)] | Port sda has been placed at location K17, whose type is share pin.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/constraint/07_i2c_eeprom_test.fdc(line number: 53)] | Port scl has been placed at location L18, whose type is share pin.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/constraint/07_i2c_eeprom_test.fdc(line number: 65)] | Port rstn has been placed at location G14, whose type is share pin.
Open UCE successfully.
Current device : PG2L25H-6MBG325


Process "Compile" started.
Current time: Fri Nov 21 11:11:50 2025
Compiling architecture definition.
Analyzing project file 'E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/07_i2c_eeprom_test.pds'.
License checkout: fabric_ads from E:\App\Professional\PDS_2022.2-SP6.4\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project} E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/btn_deb_fix.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/btn_deb_fix.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/btn_deb_fix.v(line number: 23)] Analyzing module btn_deb_fix (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project} E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/btn_deb_fix.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project} E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/i2c_eeprom_test.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/i2c_eeprom_test.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/i2c_eeprom_test.v(line number: 24)] Analyzing module i2c_eeprom_test (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project} E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/i2c_eeprom_test.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project} E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/iic_dri.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/iic_dri.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/iic_dri.v(line number: 23)] Analyzing module iic_dri (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project} E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/iic_dri.v successfully.
I: Module "i2c_eeprom_test" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.419s wall, 0.031s user + 0.000s system = 0.031s CPU (2.2%)

Start rtl-elaborate.
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/i2c_eeprom_test.v(line number: 24)] Elaborating module i2c_eeprom_test
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/i2c_eeprom_test.v(line number: 37)] Elaborating instance u_btn_deb
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/btn_deb_fix.v(line number: 23)] Elaborating module btn_deb_fix
I: Module instance {i2c_eeprom_test/u_btn_deb} parameter value:
    BTN_WIDTH = 4'b0011
    BTN_DELAY = 20'b01111111111111111111
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/i2c_eeprom_test.v(line number: 93)] Elaborating instance iic_dri
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/iic_dri.v(line number: 23)] Elaborating module iic_dri
I: Module instance {i2c_eeprom_test/iic_dri} parameter value:
    CLK_FRE = 27'b010111110101111000010000000
    IIC_FREQ = 20'b01100001101010000000
    T_WR = 10'b0000000101
    DEVICE_ID = 8'b10100000
    ADDR_BYTE = 2'b01
    LEN_WIDTH = 8'b00001000
    DATA_BYTE = 2'b01
W: Verilog-2019: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/i2c_eeprom_test.v(line number: 85)] Width mismatch between port byte_len and signal bound to it for instantiated module iic_dri
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/i2c_eeprom_test.v(line number: 119)] Elaborating instance iobuf
Executing : rtl-elaborate successfully. Time elapsed: 0.011s wall, 0.016s user + 0.000s system = 0.016s CPU (140.3%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.188s wall, 0.156s user + 0.016s system = 0.172s CPU (91.6%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.008s wall, 0.016s user + 0.000s system = 0.016s CPU (203.0%)

Start FSM inference.
I: FSM state_fsm[2:0] inferred.
FSM state_fsm[2:0] STG:
Number of reachable states: 7
Input nets: N133 N207 N234 N355 dsu start w_r_2d 
S0(000)-->S0(000): xxxxx0x
S0(000)-->S1(001): xxxxx1x
S1(001)-->S1(001): xxxx0xx
S1(001)-->S2(010): xxxx1xx
S2(010)-->S2(010): x0xxxxx
S2(010)-->S3(011): x1xxxxx
S3(011)-->S1(001): xx011x0
S3(011)-->S3(011): xxxx0xx
S3(011)-->S4(100): xx001x0
S3(011)-->S6(110): 0x0x1x1
S1(001)-->S2(010): xx1x1xx
S3(011)-->S2(010): xx1x1xx
S1(001)-->S2(010): 1xxx1x1
S3(011)-->S2(010): 1xxx1x1
S4(100)-->S4(100): x0xxxxx
S4(100)-->S5(101): x1xxxxx
S5(101)-->S4(100): 1xxx1xx
S5(101)-->S5(101): xxxx0xx
S5(101)-->S6(110): 0xxx1xx
S6(110)-->S6(110): xxxx0xx
S6(110)-->S0(000): xxxx1xx

Executing : FSM inference successfully. Time elapsed: 0.018s wall, 0.016s user + 0.000s system = 0.016s CPU (86.8%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N139 (bmsWIDEMUX).
C: DRC-2021: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/i2c_eeprom_test.v(line number: 79)] The net byteover is un-driven, tie it to 0.
Executing : sdm2adm successfully. Time elapsed: 0.012s wall, 0.016s user + 0.000s system = 0.016s CPU (135.4%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Fri Nov 21 11:11:53 2025
Action compile: Peak memory pool usage is 137 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:4s
Action from compile to compile: Total CPU time elapsed is 0h:0m:0s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:0s
Process "Compile" done.


Process "Synthesize" started.
Current time: Fri Nov 21 11:11:53 2025
Compiling architecture definition.
Analyzing project file 'E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/07_i2c_eeprom_test.pds'.
License checkout: fabric_ads from E:\App\Professional\PDS_2022.2-SP6.4\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 148538

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -name sys_clk [get_ports clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports clk] -period 20.000 -waveform {0.000 10.000} successfully.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/constraint/07_i2c_eeprom_test.fdc(line number: 3)] | Port led[3] has been placed at location E18, whose type is share pin.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/constraint/07_i2c_eeprom_test.fdc(line number: 10)] | Port led[2] has been placed at location F17, whose type is share pin.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/constraint/07_i2c_eeprom_test.fdc(line number: 17)] | Port led[1] has been placed at location H18, whose type is share pin.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/constraint/07_i2c_eeprom_test.fdc(line number: 31)] | Port key[2] has been placed at location H17, whose type is share pin.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/constraint/07_i2c_eeprom_test.fdc(line number: 41)] | Port key[0] has been placed at location F14, whose type is share pin.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/constraint/07_i2c_eeprom_test.fdc(line number: 46)] | Port sda has been placed at location K17, whose type is share pin.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/constraint/07_i2c_eeprom_test.fdc(line number: 53)] | Port scl has been placed at location L18, whose type is share pin.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/constraint/07_i2c_eeprom_test.fdc(line number: 65)] | Port rstn has been placed at location G14, whose type is share pin.
Constraint check end.

Start pre-mapping.
I: Constant propagation done on iic_dri/N391 (bmsWIDEINV).
I: Constant propagation done on iic_dri/N392 (bmsWIDEINV).
I: Constant propagation done on iic_dri/N393 (bmsWIDEINV).
I: Constant propagation done on iic_dri/N394 (bmsWIDEINV).
I: Constant propagation done on iic_dri/N395 (bmsWIDEINV).
I: Constant propagation done on iic_dri/N396 (bmsWIDEINV).
I: Constant propagation done on iic_dri/N397 (bmsWIDEINV).
I: Constant propagation done on iic_dri/N398 (bmsWIDEINV).
I: Constant propagation done on iic_dri/N399 (bmsWIDEINV).
I: Constant propagation done on iic_dri/N400 (bmsWIDEINV).
I: Encoding type of FSM 'state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[2:0]':
I: from  iic_dri/state[2] iic_dri/state[1] iic_dri/state[0]
I: to  iic_dri/state_reg[6] iic_dri/state_reg[5] iic_dri/state_reg[4] iic_dri/state_reg[3] iic_dri/state_reg[2] iic_dri/state_reg[1] iic_dri/state_reg[0]
I: 000 => 0000001
I: 001 => 0000010
I: 010 => 0000100
I: 011 => 0001000
I: 100 => 0010000
I: 101 => 0100000
I: 110 => 1000000
Executing : pre-mapping successfully. Time elapsed: 0.082s wall, 0.062s user + 0.016s system = 0.078s CPU (95.1%)

Start mod-gen.
W: Public-4008: Instance 'iic_dri/byte_over' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFPATRE inst iic_dri/send_data[7:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATRE inst iic_dri/send_data[7:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATRE inst iic_dri/send_data[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst iic_dri/fre_cnt[20:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst iic_dri/twr_cnt[26:0] at 18 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_btn_deb/cnt[0][19:0] at 19 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_btn_deb/cnt[1][19:0] at 19 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_btn_deb/cnt[2][19:0] at 19 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst iic_dri/trans_byte_max[8:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst iic_dri/trans_byte_max[8:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst iic_dri/trans_byte_max[8:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst iic_dri/trans_byte_max[8:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst iic_dri/trans_byte_max[8:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst iic_dri/trans_byte_max[8:0] at 8 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.064s wall, 0.062s user + 0.031s system = 0.094s CPU (145.8%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.114s wall, 0.109s user + 0.000s system = 0.109s CPU (95.5%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'iic_dri/twr_cnt[20]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[21]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[22]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[23]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[24]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[25]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[26]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_btn_deb/cnt[0][19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_btn_deb/cnt[1][19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_btn_deb/cnt[2][19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/fre_cnt[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/fre_cnt[8]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/fre_cnt[9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/fre_cnt[10]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/fre_cnt[11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/fre_cnt[12]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/fre_cnt[13]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/fre_cnt[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/fre_cnt[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/fre_cnt[16]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/fre_cnt[17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/fre_cnt[18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/fre_cnt[19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/fre_cnt[20]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/send_data[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/send_data[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/send_data[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/trans_byte_max[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/trans_byte_max[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/trans_byte_max[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/trans_byte_max[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/trans_byte_max[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/trans_byte_max[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/trans_byte_max[8]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
I: Removed GTP_DFF_SE inst iic_dri/send_data[7] that is redundant to iic_dri/send_data[5]
I: Removed GTP_DFF_RE inst iic_dri/send_data[3] that is redundant to iic_dri/send_data[1]
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.019s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.141s wall, 0.109s user + 0.031s system = 0.141s CPU (99.9%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.026s wall, 0.016s user + 0.000s system = 0.016s CPU (59.6%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

W: Unable to honor max fanout constraint for gtp_inv driven net N1_0
W: Unable to honor max fanout constraint for gtp_inv driven net N1_0
W: prevent name conflict by renaming net iic_dri/N80 to iic_dri/N80_rnmt

Cell Usage:
GTP_DFF                      15 uses
GTP_DFF_E                    23 uses
GTP_DFF_R                    76 uses
GTP_DFF_RE                   30 uses
GTP_DFF_S                     1 use
GTP_DFF_SE                    2 uses
GTP_GRS                       1 use
GTP_INV                       6 uses
GTP_LUT1                      5 uses
GTP_LUT2                     10 uses
GTP_LUT4                      7 uses
GTP_LUT5                      3 uses
GTP_LUT6                     36 uses
GTP_LUT6CARRY                71 uses
GTP_LUT6D                    17 uses

I/O ports: 11
GTP_INBUF                   5 uses
GTP_IOBUF                   1 use
GTP_OUTBUF                  5 uses

Mapping Summary:
Total LUTs: 149 of 17800 (0.84%)
	LUTs as dram: 0 of 5500 (0.00%)
	LUTs as logic: 149
Total Registers: 147 of 35600 (0.41%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 55 (0.00%)

APMs:
Total APMs = 0.00 of 80 (0.00%)

Total I/O ports = 11 of 150 (7.33%)


Overview of Control Sets:

Number of unique control sets : 17

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 4        | 4                 0
  [2, 4)      | 3        | 3                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 1        | 1                 0
  [8, 10)     | 3        | 3                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 1        | 1                 0
  [14, 16)    | 1        | 1                 0
  [16, Inf)   | 4        | 4                 0
--------------------------------------------------------------
  The maximum fanout: 19
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 15
  NO              NO                YES                0
  NO              YES               NO                 77
  YES             NO                NO                 23
  YES             NO                YES                0
  YES             YES               NO                 32
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'i2c_eeprom_test' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND9'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[7]'.
Saving design to i2c_eeprom_test_syn.vm
W: Public-4008: Instance 'iic_dri/busy' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/data_out_reg[4]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/data_out_reg[5]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/data_out_reg[6]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/data_out_reg[7]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/receiv_data[4]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/receiv_data[5]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/receiv_data[6]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/receiv_data[7]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[0]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[1]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[2]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[3]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[4]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[5]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[6]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[7]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[8]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[9]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[10]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[11]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[12]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[13]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[14]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[15]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[16]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[17]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_en' of 'GTP_DFF' unit is dangling and will be cleaned.
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4086: Port 'sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'sda' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'scl' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'key[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rstn' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:8s
Action synthesize: CPU time elapsed is 0h:0m:5s
Action synthesize: Process CPU time elapsed is 0h:0m:5s
Current time: Fri Nov 21 11:12:00 2025
Action synthesize: Peak memory pool usage is 288 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:12s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:5s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:5s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Fri Nov 21 11:12:00 2025
Compiling architecture definition.
Analyzing project file 'E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/07_i2c_eeprom_test.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 148538

Flattening design 'i2c_eeprom_test'
Device mapping started.
Optimizing circuit logic.
W: Public-4008: Instance 'iic_dri/busy' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/data_out_reg[4]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/data_out_reg[5]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/data_out_reg[6]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/data_out_reg[7]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/receiv_data[4]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/receiv_data[5]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/receiv_data[6]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/receiv_data[7]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[0]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[1]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[2]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[3]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[4]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[5]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[6]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[7]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[8]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[9]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[10]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[11]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[12]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[13]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[14]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[15]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[16]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[17]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_en' of 'GTP_DFF' unit is dangling and will be cleaned.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_clk in design, driver pin O(instance clk_ibuf) -> load pin CLK(instance btn_deb_reg[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: u_btn_deb/N13_1_1/gateop, insts:18.
I: Infer CARRY group, base inst: u_btn_deb/N35_1_1/gateop, insts:18.
I: Infer CARRY group, base inst: u_btn_deb/N57_1_1/gateop, insts:18.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 80            | 0                  
| FF                    | 119      | 35600         | 1                  
| LUT                   | 124      | 17800         | 1                  
| Distributed RAM       | 0        | 5500          | 0                  
| DRM                   | 0        | 55            | 0                  
| IO                    | 11       | 150           | 8                  
| RCKB                  | 0        | 12            | 0                  
| SCANCHAIN             | 0        | 1             | 0                  
| USCM                  | 1        | 32            | 4                  
| CCS                   | 1        | 1             | 100                
| ADC                   | 0        | 1             | 0                  
| DDR_PHY               | 0        | 12            | 0                  
| HSSTLP                | 0        | 1             | 0                  
| GPLL                  | 0        | 3             | 0                  
| PPLL                  | 0        | 3             | 0                  
| DDRPHY_CPD            | 0        | 6             | 0                  
| HCKB                  | 0        | 48            | 0                  
| IOCKB                 | 0        | 12            | 0                  
| MRCKB                 | 0        | 6             | 0                  
| PCIE                  | 0        | 1             | 0                  
| DDRPHY_IOCLK_DIV      | 0        | 3             | 0                  
| ANALOG                | 0        | 1             | 0                  
| TSERDES               | 0        | 24            | 0                  
| KEYRAM                | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.02 sec.

Design 'i2c_eeprom_test' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/device_map/i2c_eeprom_test.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:8s
Action dev_map: CPU time elapsed is 0h:0m:6s
Action dev_map: Process CPU time elapsed is 0h:0m:6s
Current time: Fri Nov 21 11:12:07 2025
Action dev_map: Peak memory pool usage is 294 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:20s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:11s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:11s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Fri Nov 21 11:12:07 2025
Compiling architecture definition.
Analyzing project file 'E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/07_i2c_eeprom_test.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {sda} LOC=K17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/device_map/i2c_eeprom_test.pcf(line number: 3)] | Port sda has been placed at location K17, whose type is share pin.
Executing : def_port {sda} LOC=K17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[0]} LOC=H14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {led[0]} LOC=H14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[1]} LOC=H18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/device_map/i2c_eeprom_test.pcf(line number: 5)] | Port led[1] has been placed at location H18, whose type is share pin.
Executing : def_port {led[1]} LOC=H18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[2]} LOC=F17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/device_map/i2c_eeprom_test.pcf(line number: 6)] | Port led[2] has been placed at location F17, whose type is share pin.
Executing : def_port {led[2]} LOC=F17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[3]} LOC=E18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/device_map/i2c_eeprom_test.pcf(line number: 7)] | Port led[3] has been placed at location E18, whose type is share pin.
Executing : def_port {led[3]} LOC=E18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {scl} LOC=L18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/device_map/i2c_eeprom_test.pcf(line number: 8)] | Port scl has been placed at location L18, whose type is share pin.
Executing : def_port {scl} LOC=L18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {clk} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {clk} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key[0]} LOC=F14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/device_map/i2c_eeprom_test.pcf(line number: 10)] | Port key[0] has been placed at location F14, whose type is share pin.
Executing : def_port {key[0]} LOC=F14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key[1]} LOC=D10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {key[1]} LOC=D10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key[2]} LOC=H17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/device_map/i2c_eeprom_test.pcf(line number: 12)] | Port key[2] has been placed at location H17, whose type is share pin.
Executing : def_port {key[2]} LOC=H17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {rstn} LOC=G14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/device_map/i2c_eeprom_test.pcf(line number: 13)] | Port rstn has been placed at location G14, whose type is share pin.
Executing : def_port {rstn} LOC=G14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_75_10.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
First map gop timing takes 0.19 sec
Worst slack after clock region global placement is 18010
Wirelength after clock region global placement is 1073 and checksum is 366F3FFE064AA519.
1st GP placement takes 0.58 sec.

Phase 1.2 Clock placement started.
E: Place-0084: GLOBAL_CLOCK: the driver clk_ibuf/opit_1 fixed at IOLHR_268_156 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
You may use the PAP_CLOCK_DEDICATED_ROUTE constraint in the .fdc file to demote this message to a WARNING.
You can find the related information of the nets {clk nt_clk} to set the attribute.
These following examples can be referenced in the .fdc file to override this clock rule, or you can find the actual object in the UCE GUI.
define_attribute {n:clk} {PAP_CLOCK_DEDICATED_ROUTE} {FALSE}
Program Error Out.
Action pnr: Real time elapsed is 0h:0m:10s
Action pnr: CPU time elapsed is 0h:0m:8s
Action pnr: Process CPU time elapsed is 0h:0m:8s
Current time: Fri Nov 21 11:12:16 2025
Action pnr: Peak memory pool usage is 911 MB
C: Flow-2004: Constraint file modified: "E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/constraint/07_i2c_eeprom_test.fdc". 


Process "Compile" started.
Current time: Fri Nov 21 11:12:24 2025
Compiling architecture definition.
Analyzing project file 'E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/07_i2c_eeprom_test.pds'.
License checkout: fabric_ads from E:\App\Professional\PDS_2022.2-SP6.4\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project} E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/btn_deb_fix.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/btn_deb_fix.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/btn_deb_fix.v(line number: 23)] Analyzing module btn_deb_fix (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project} E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/btn_deb_fix.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project} E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/i2c_eeprom_test.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/i2c_eeprom_test.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/i2c_eeprom_test.v(line number: 24)] Analyzing module i2c_eeprom_test (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project} E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/i2c_eeprom_test.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project} E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/iic_dri.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/iic_dri.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/iic_dri.v(line number: 23)] Analyzing module iic_dri (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project} E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/iic_dri.v successfully.
I: Module "i2c_eeprom_test" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.360s wall, 0.016s user + 0.016s system = 0.031s CPU (2.3%)

Start rtl-elaborate.
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/i2c_eeprom_test.v(line number: 24)] Elaborating module i2c_eeprom_test
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/i2c_eeprom_test.v(line number: 37)] Elaborating instance u_btn_deb
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/btn_deb_fix.v(line number: 23)] Elaborating module btn_deb_fix
I: Module instance {i2c_eeprom_test/u_btn_deb} parameter value:
    BTN_WIDTH = 4'b0011
    BTN_DELAY = 20'b01111111111111111111
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/i2c_eeprom_test.v(line number: 93)] Elaborating instance iic_dri
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/iic_dri.v(line number: 23)] Elaborating module iic_dri
I: Module instance {i2c_eeprom_test/iic_dri} parameter value:
    CLK_FRE = 27'b010111110101111000010000000
    IIC_FREQ = 20'b01100001101010000000
    T_WR = 10'b0000000101
    DEVICE_ID = 8'b10100000
    ADDR_BYTE = 2'b01
    LEN_WIDTH = 8'b00001000
    DATA_BYTE = 2'b01
W: Verilog-2019: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/i2c_eeprom_test.v(line number: 85)] Width mismatch between port byte_len and signal bound to it for instantiated module iic_dri
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/i2c_eeprom_test.v(line number: 119)] Elaborating instance iobuf
Executing : rtl-elaborate successfully. Time elapsed: 0.011s wall, 0.000s user + 0.016s system = 0.016s CPU (146.9%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.199s wall, 0.141s user + 0.062s system = 0.203s CPU (102.1%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.006s wall, 0.016s user + 0.000s system = 0.016s CPU (248.2%)

Start FSM inference.
I: FSM state_fsm[2:0] inferred.
FSM state_fsm[2:0] STG:
Number of reachable states: 7
Input nets: N133 N207 N234 N355 dsu start w_r_2d 
S0(000)-->S0(000): xxxxx0x
S0(000)-->S1(001): xxxxx1x
S1(001)-->S1(001): xxxx0xx
S1(001)-->S2(010): xxxx1xx
S2(010)-->S2(010): x0xxxxx
S2(010)-->S3(011): x1xxxxx
S3(011)-->S1(001): xx011x0
S3(011)-->S3(011): xxxx0xx
S3(011)-->S4(100): xx001x0
S3(011)-->S6(110): 0x0x1x1
S1(001)-->S2(010): xx1x1xx
S3(011)-->S2(010): xx1x1xx
S1(001)-->S2(010): 1xxx1x1
S3(011)-->S2(010): 1xxx1x1
S4(100)-->S4(100): x0xxxxx
S4(100)-->S5(101): x1xxxxx
S5(101)-->S4(100): 1xxx1xx
S5(101)-->S5(101): xxxx0xx
S5(101)-->S6(110): 0xxx1xx
S6(110)-->S6(110): xxxx0xx
S6(110)-->S0(000): xxxx1xx

Executing : FSM inference successfully. Time elapsed: 0.017s wall, 0.016s user + 0.000s system = 0.016s CPU (92.4%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N139 (bmsWIDEMUX).
C: DRC-2021: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/i2c_eeprom_test.v(line number: 79)] The net byteover is un-driven, tie it to 0.
Executing : sdm2adm successfully. Time elapsed: 0.010s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Fri Nov 21 11:12:26 2025
Action compile: Peak memory pool usage is 137 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:3s
Action from compile to compile: Total CPU time elapsed is 0h:0m:1s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:1s
Process "Compile" done.


Process "Synthesize" started.
Current time: Fri Nov 21 11:12:26 2025
Compiling architecture definition.
Analyzing project file 'E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/07_i2c_eeprom_test.pds'.
License checkout: fabric_ads from E:\App\Professional\PDS_2022.2-SP6.4\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 148538

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -name sys_clk [get_ports clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports clk] -period 20.000 -waveform {0.000 10.000} successfully.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/constraint/07_i2c_eeprom_test.fdc(line number: 3)] | Port led[3] has been placed at location E18, whose type is share pin.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/constraint/07_i2c_eeprom_test.fdc(line number: 10)] | Port led[2] has been placed at location F17, whose type is share pin.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/constraint/07_i2c_eeprom_test.fdc(line number: 17)] | Port led[1] has been placed at location H18, whose type is share pin.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/constraint/07_i2c_eeprom_test.fdc(line number: 31)] | Port key[2] has been placed at location H17, whose type is share pin.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/constraint/07_i2c_eeprom_test.fdc(line number: 41)] | Port key[0] has been placed at location F14, whose type is share pin.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/constraint/07_i2c_eeprom_test.fdc(line number: 46)] | Port sda has been placed at location K17, whose type is share pin.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/constraint/07_i2c_eeprom_test.fdc(line number: 53)] | Port scl has been placed at location L18, whose type is share pin.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/constraint/07_i2c_eeprom_test.fdc(line number: 66)] | Port rstn has been placed at location G14, whose type is share pin.
Constraint check end.

Start pre-mapping.
I: Constant propagation done on iic_dri/N391 (bmsWIDEINV).
I: Constant propagation done on iic_dri/N392 (bmsWIDEINV).
I: Constant propagation done on iic_dri/N393 (bmsWIDEINV).
I: Constant propagation done on iic_dri/N394 (bmsWIDEINV).
I: Constant propagation done on iic_dri/N395 (bmsWIDEINV).
I: Constant propagation done on iic_dri/N396 (bmsWIDEINV).
I: Constant propagation done on iic_dri/N397 (bmsWIDEINV).
I: Constant propagation done on iic_dri/N398 (bmsWIDEINV).
I: Constant propagation done on iic_dri/N399 (bmsWIDEINV).
I: Constant propagation done on iic_dri/N400 (bmsWIDEINV).
I: Encoding type of FSM 'state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[2:0]':
I: from  iic_dri/state[2] iic_dri/state[1] iic_dri/state[0]
I: to  iic_dri/state_reg[6] iic_dri/state_reg[5] iic_dri/state_reg[4] iic_dri/state_reg[3] iic_dri/state_reg[2] iic_dri/state_reg[1] iic_dri/state_reg[0]
I: 000 => 0000001
I: 001 => 0000010
I: 010 => 0000100
I: 011 => 0001000
I: 100 => 0010000
I: 101 => 0100000
I: 110 => 1000000
Executing : pre-mapping successfully. Time elapsed: 0.073s wall, 0.047s user + 0.000s system = 0.047s CPU (64.4%)

Start mod-gen.
W: Public-4008: Instance 'iic_dri/byte_over' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFPATRE inst iic_dri/send_data[7:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATRE inst iic_dri/send_data[7:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATRE inst iic_dri/send_data[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst iic_dri/fre_cnt[20:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst iic_dri/twr_cnt[26:0] at 18 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_btn_deb/cnt[0][19:0] at 19 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_btn_deb/cnt[1][19:0] at 19 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_btn_deb/cnt[2][19:0] at 19 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst iic_dri/trans_byte_max[8:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst iic_dri/trans_byte_max[8:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst iic_dri/trans_byte_max[8:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst iic_dri/trans_byte_max[8:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst iic_dri/trans_byte_max[8:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst iic_dri/trans_byte_max[8:0] at 8 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.056s wall, 0.109s user + 0.016s system = 0.125s CPU (223.5%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.105s wall, 0.109s user + 0.000s system = 0.109s CPU (103.7%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'iic_dri/twr_cnt[20]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[21]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[22]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[23]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[24]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[25]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[26]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_btn_deb/cnt[0][19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_btn_deb/cnt[1][19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_btn_deb/cnt[2][19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/fre_cnt[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/fre_cnt[8]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/fre_cnt[9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/fre_cnt[10]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/fre_cnt[11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/fre_cnt[12]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/fre_cnt[13]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/fre_cnt[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/fre_cnt[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/fre_cnt[16]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/fre_cnt[17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/fre_cnt[18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/fre_cnt[19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/fre_cnt[20]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/send_data[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/send_data[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/send_data[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/trans_byte_max[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/trans_byte_max[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/trans_byte_max[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/trans_byte_max[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/trans_byte_max[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/trans_byte_max[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/trans_byte_max[8]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
I: Removed GTP_DFF_SE inst iic_dri/send_data[7] that is redundant to iic_dri/send_data[5]
I: Removed GTP_DFF_RE inst iic_dri/send_data[3] that is redundant to iic_dri/send_data[1]
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.140s wall, 0.234s user + 0.078s system = 0.312s CPU (223.1%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.024s wall, 0.016s user + 0.016s system = 0.031s CPU (127.9%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

W: Unable to honor max fanout constraint for gtp_inv driven net N1_0
W: Unable to honor max fanout constraint for gtp_inv driven net N1_0
W: prevent name conflict by renaming net iic_dri/N80 to iic_dri/N80_rnmt

Cell Usage:
GTP_DFF                      15 uses
GTP_DFF_E                    23 uses
GTP_DFF_R                    76 uses
GTP_DFF_RE                   30 uses
GTP_DFF_S                     1 use
GTP_DFF_SE                    2 uses
GTP_GRS                       1 use
GTP_INV                       6 uses
GTP_LUT1                      5 uses
GTP_LUT2                     10 uses
GTP_LUT4                      7 uses
GTP_LUT5                      3 uses
GTP_LUT6                     36 uses
GTP_LUT6CARRY                71 uses
GTP_LUT6D                    17 uses

I/O ports: 11
GTP_INBUF                   5 uses
GTP_IOBUF                   1 use
GTP_OUTBUF                  5 uses

Mapping Summary:
Total LUTs: 149 of 17800 (0.84%)
	LUTs as dram: 0 of 5500 (0.00%)
	LUTs as logic: 149
Total Registers: 147 of 35600 (0.41%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 55 (0.00%)

APMs:
Total APMs = 0.00 of 80 (0.00%)

Total I/O ports = 11 of 150 (7.33%)


Overview of Control Sets:

Number of unique control sets : 17

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 4        | 4                 0
  [2, 4)      | 3        | 3                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 1        | 1                 0
  [8, 10)     | 3        | 3                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 1        | 1                 0
  [14, 16)    | 1        | 1                 0
  [16, Inf)   | 4        | 4                 0
--------------------------------------------------------------
  The maximum fanout: 19
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 15
  NO              NO                YES                0
  NO              YES               NO                 77
  YES             NO                NO                 23
  YES             NO                YES                0
  YES             YES               NO                 32
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'i2c_eeprom_test' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND9'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[7]'.
Saving design to i2c_eeprom_test_syn.vm
W: Public-4008: Instance 'iic_dri/busy' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/data_out_reg[4]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/data_out_reg[5]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/data_out_reg[6]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/data_out_reg[7]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/receiv_data[4]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/receiv_data[5]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/receiv_data[6]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/receiv_data[7]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[0]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[1]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[2]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[3]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[4]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[5]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[6]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[7]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[8]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[9]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[10]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[11]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[12]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[13]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[14]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[15]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[16]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[17]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_en' of 'GTP_DFF' unit is dangling and will be cleaned.
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4086: Port 'sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'sda' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'scl' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'key[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rstn' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:6s
Action synthesize: CPU time elapsed is 0h:0m:5s
Action synthesize: Process CPU time elapsed is 0h:0m:5s
Current time: Fri Nov 21 11:12:32 2025
Action synthesize: Peak memory pool usage is 289 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:9s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:6s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:6s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Fri Nov 21 11:12:32 2025
Compiling architecture definition.
Analyzing project file 'E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/07_i2c_eeprom_test.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 148538

Flattening design 'i2c_eeprom_test'
Device mapping started.
Optimizing circuit logic.
W: Public-4008: Instance 'iic_dri/busy' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/data_out_reg[4]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/data_out_reg[5]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/data_out_reg[6]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/data_out_reg[7]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/receiv_data[4]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/receiv_data[5]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/receiv_data[6]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/receiv_data[7]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[0]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[1]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[2]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[3]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[4]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[5]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[6]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[7]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[8]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[9]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[10]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[11]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[12]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[13]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[14]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[15]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[16]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[17]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_en' of 'GTP_DFF' unit is dangling and will be cleaned.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_clk in design, driver pin O(instance clk_ibuf) -> load pin CLK(instance btn_deb_reg[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: u_btn_deb/N13_1_1/gateop, insts:18.
I: Infer CARRY group, base inst: u_btn_deb/N35_1_1/gateop, insts:18.
I: Infer CARRY group, base inst: u_btn_deb/N57_1_1/gateop, insts:18.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 80            | 0                  
| FF                    | 119      | 35600         | 1                  
| LUT                   | 124      | 17800         | 1                  
| Distributed RAM       | 0        | 5500          | 0                  
| DRM                   | 0        | 55            | 0                  
| IO                    | 11       | 150           | 8                  
| RCKB                  | 0        | 12            | 0                  
| SCANCHAIN             | 0        | 1             | 0                  
| USCM                  | 1        | 32            | 4                  
| CCS                   | 1        | 1             | 100                
| ADC                   | 0        | 1             | 0                  
| DDR_PHY               | 0        | 12            | 0                  
| HSSTLP                | 0        | 1             | 0                  
| GPLL                  | 0        | 3             | 0                  
| PPLL                  | 0        | 3             | 0                  
| DDRPHY_CPD            | 0        | 6             | 0                  
| HCKB                  | 0        | 48            | 0                  
| IOCKB                 | 0        | 12            | 0                  
| MRCKB                 | 0        | 6             | 0                  
| PCIE                  | 0        | 1             | 0                  
| DDRPHY_IOCLK_DIV      | 0        | 3             | 0                  
| ANALOG                | 0        | 1             | 0                  
| TSERDES               | 0        | 24            | 0                  
| KEYRAM                | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.02 sec.

Design 'i2c_eeprom_test' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/device_map/i2c_eeprom_test.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:8s
Action dev_map: CPU time elapsed is 0h:0m:6s
Action dev_map: Process CPU time elapsed is 0h:0m:6s
Current time: Fri Nov 21 11:12:39 2025
Action dev_map: Peak memory pool usage is 295 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:17s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:12s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:12s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Fri Nov 21 11:12:39 2025
Compiling architecture definition.
Analyzing project file 'E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/07_i2c_eeprom_test.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {sda} LOC=K17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/device_map/i2c_eeprom_test.pcf(line number: 3)] | Port sda has been placed at location K17, whose type is share pin.
Executing : def_port {sda} LOC=K17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[0]} LOC=H14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {led[0]} LOC=H14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[1]} LOC=H18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/device_map/i2c_eeprom_test.pcf(line number: 5)] | Port led[1] has been placed at location H18, whose type is share pin.
Executing : def_port {led[1]} LOC=H18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[2]} LOC=F17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/device_map/i2c_eeprom_test.pcf(line number: 6)] | Port led[2] has been placed at location F17, whose type is share pin.
Executing : def_port {led[2]} LOC=F17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[3]} LOC=E18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/device_map/i2c_eeprom_test.pcf(line number: 7)] | Port led[3] has been placed at location E18, whose type is share pin.
Executing : def_port {led[3]} LOC=E18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {scl} LOC=L18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/device_map/i2c_eeprom_test.pcf(line number: 8)] | Port scl has been placed at location L18, whose type is share pin.
Executing : def_port {scl} LOC=L18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {clk} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {clk} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key[0]} LOC=F14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/device_map/i2c_eeprom_test.pcf(line number: 10)] | Port key[0] has been placed at location F14, whose type is share pin.
Executing : def_port {key[0]} LOC=F14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key[1]} LOC=D10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {key[1]} LOC=D10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key[2]} LOC=H17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/device_map/i2c_eeprom_test.pcf(line number: 12)] | Port key[2] has been placed at location H17, whose type is share pin.
Executing : def_port {key[2]} LOC=H17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {rstn} LOC=G14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/device_map/i2c_eeprom_test.pcf(line number: 13)] | Port rstn has been placed at location G14, whose type is share pin.
Executing : def_port {rstn} LOC=G14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_75_10.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
First map gop timing takes 0.17 sec
Worst slack after clock region global placement is 18010
Wirelength after clock region global placement is 1073 and checksum is 366F3FFE064AA519.
1st GP placement takes 0.55 sec.

Phase 1.2 Clock placement started.
C: Place-2028: GLOBAL_CLOCK: the driver clk_ibuf/opit_1 fixed at IOLHR_268_156 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_0/gopclkbufg to USCM_155_270.
Clock placement takes 0.02 sec.

Wirelength after Pre Global Placement is 1073 and checksum is 366F3FFE064AA519.
Pre global placement takes 0.67 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst clk_ibuf/opit_1 on IOLHR_268_156.
Placed fixed group with base inst iobuf/opit_1 on IOLHR_16_258.
Placed fixed group with base inst key_ibuf[0]/opit_1 on IOLHR_16_336.
Placed fixed group with base inst key_ibuf[1]/opit_1 on IOLHR_16_606.
Placed fixed group with base inst key_ibuf[2]/opit_1 on IOLHR_16_330.
Placed fixed group with base inst led_obuf[0]/opit_1 on IOLHR_16_306.
Placed fixed group with base inst led_obuf[1]/opit_1 on IOLHR_16_324.
Placed fixed group with base inst led_obuf[2]/opit_1 on IOLHR_16_318.
Placed fixed group with base inst led_obuf[3]/opit_1 on IOLHR_16_312.
Placed fixed group with base inst rstn_ibuf/opit_1 on IOLHR_16_342.
Placed fixed group with base inst scl_obuf/opit_1 on IOLHR_16_252.
Placed fixed instance GRS_INST/grs_ccs on CCS_75_10.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_155_270.
Placed fixed instance BKCL_auto_0 on BKCL_1_340.
Placed fixed instance BKCL_auto_1 on BKCL_1_34.
Placed fixed instance BKCL_auto_2 on BKCL_277_34.
Fixed placement takes 0.02 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 12913.
	2 iterations finished.
	Final slack 14072.
Super clustering done.
Design Utilization : 1%.
Worst slack after global placement is 18048
2nd GP placement takes 0.08 sec.

Wirelength after global placement is 572 and checksum is 63EA873EC8C69BF9.
Global placement takes 0.09 sec.

Phase 3 Post global placement started.
Packing LUT6D started.
I: LUT6D pack result: There are 55 LUT6 in collection, pack success:8
Packing LUT6D takes 0.02 sec.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 581 and checksum is 9EE2DC37BEA68281.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 12913.
	4 iterations finished.
	Final slack 15060.
Super clustering done.
Design Utilization : 1%.
Worst slack after post global placement is 17918
3rd GP placement takes 0.11 sec.

Wirelength after post global placement is 709 and checksum is 70FBC7BE80A66418.
Packing LUT6D started.
I: LUT6D pack result: There are 39 LUT6 in collection, pack success:0
Packing LUT6D takes 0.02 sec.
Post global placement takes 0.14 sec.

Phase 4 Legalization started.
The average distance in LP is 0.555556.
Wirelength after legalization is 921 and checksum is 413BA91D0740ADCC.
Legalization takes 0.02 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 17481.
Replication placement takes 0.03 sec.

Wirelength after replication placement is 921 and checksum is 413BA91D0740ADCC.
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is 17481, TNS before detailed placement is 0. 
Worst slack after detailed placement is 17481, TNS after detailed placement is 0. 
Swapping placement takes 0.00 sec.

Wirelength after detailed placement is 921 and checksum is 413BA91D0740ADCC.
Timing-driven detailed placement takes 0.03 sec.

Worst slack is 17481, TNS after placement is 0.
Placement done.
Total placement takes 1.03 sec.
Finished placement.

Routing started.
Enter timing driven router mode.
Route thread size: 2
Building routing graph takes 0.59 sec.
Setup STE netlist take 8 msec.
Dispose control chain take 2 msec.
Collect const net info take 9 msec.
Total nets for routing: 170.
Total loads for routing: 653.
Direct connect net size: 55
Build all design net take 3 msec.
Worst slack is 17481, TNS before route is 0.
Processing design graph takes 0.02 sec.
Delay table total memory: 0.23124313 MB
Route graph total memory: 43.76917076 MB
Route design total memory: 0.73552704 MB
Global routing takes 0.00 sec.
Total 168 subnets.
Unrouted clock nets at iteration 0 (0.004 sec): 0
Total route nets size: 167
Pre route takes 0.128 sec
Unrouted general nets at iteration 2 (MT total route time: 0.034 sec): 132(overused: 662)
Unrouted general nets at iteration 3 (MT total route time: 0.023 sec): 109(overused: 494)
Unrouted general nets at iteration 4 (MT total route time: 0.016 sec): 89(overused: 317)
Unrouted general nets at iteration 5 (MT total route time: 0.012 sec): 57(overused: 179)
Unrouted general nets at iteration 6 (MT total route time: 0.008 sec): 42(overused: 113)
Unrouted general nets at iteration 7 (MT total route time: 0.005 sec): 21(overused: 46)
Unrouted general nets at iteration 8 (MT total route time: 0.002 sec): 18(overused: 44)
Unrouted general nets at iteration 9 (MT total route time: 0.002 sec): 9(overused: 18)
Unrouted general nets at iteration 10 (MT total route time: 0.001 sec): 7(overused: 12)
Unrouted general nets at iteration 11 (MT total route time: 0.000 sec): 2(overused: 2)
Unrouted general nets at iteration 12 (MT total route time: 0.001 sec): 2(overused: 2)
Unrouted general nets at iteration 13 (MT total route time: 0.000 sec): 2(overused: 4)
Unrouted general nets at iteration 14 (MT total route time: 0.000 sec): 2(overused: 2)
Unrouted general nets at iteration 15 (MT total route time: 0.000 sec): 0(overused: 0)
----General net take 0.000 sec(route net take 0.000 sec, inc cost take 0.000 sec, iter times: 1)
----const net route take 0.000 sec
Unrouted nets at iteration 16 (0.001 sec): 0
Detailed routing takes 0.27 sec.
I: Design net nt_clk is routed by general path.
C: Route-2036: The clock path from clk_ibuf/opit_1:DI_TO_CLK to clkbufg_0/gopclkbufg:CLK is routed by SRB.
Fix violation Finished.
No hold violation.
Hold Violation Fix in router takes 0.10 sec.
Sort Original Nets take 0.000 sec
Build solution node for device pins which were mapped to more than one design pin take 0.000 sec
Total net: 170, route succeed net: 170
Generate routing result take 0.000 sec
Handle PERMUX permutation take 0.007 sec
Handle const net take 0.001 sec
Handle route through take 0.000 sec
Handle loads' routing node take 0.000 sec
Used SRB routing arc is 1352.
Finish routing takes 0.01 sec.
Total routing takes 1.11 sec.


Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 80            | 0                  
| Use of BKCL                 | 3        | 3             | 100                
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 34       | 3075          | 2                  
|   FF                        | 74       | 24600         | 1                  
|   LUT                       | 95       | 12300         | 1                  
|   LUT-FF pairs              | 56       | 12300         | 1                  
| Use of CLMS                 | 14       | 1375          | 2                  
|   FF                        | 45       | 11000         | 1                  
|   LUT                       | 46       | 5500          | 1                  
|   LUT-FF pairs              | 34       | 5500          | 1                  
|   Distributed RAM           | 0        | 5500          | 0                  
| Use of DDRPHY_CPD           | 0        | 6             | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 3             | 0                  
| Use of DDR_PHY              | 0        | 12            | 0                  
| Use of DRM                  | 0        | 55            | 0                  
| Use of GPLL                 | 0        | 3             | 0                  
| Use of GSEB                 | 0        | 67            | 0                  
| Use of HARD0                | 15       | 3150          | 1                  
| Use of HCKB                 | 2        | 48            | 5                  
|  HCKB dataused              | 0        | 48            | 0                  
| Use of HCKMUX_TEST          | 0        | 4             | 0                  
| Use of HSSTLP               | 0        | 1             | 0                  
| Use of IO                   | 11       | 150           | 8                  
|   IOBD                      | 4        | 72            | 6                  
|   IOBS                      | 7        | 78            | 9                  
| Use of IOCKB                | 0        | 12            | 0                  
| Use of IOCKMUX_TEST         | 0        | 3             | 0                  
| Use of IOLHR                | 11       | 150           | 8                  
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 6             | 0                  
| Use of MRCKMUX_TEST         | 0        | 3             | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 3             | 0                  
| Use of PCIE                 | 0        | 1             | 0                  
| Use of PCKMUX_TEST          | 0        | 6             | 0                  
| Use of PLLMRMUX_TEST        | 0        | 3             | 0                  
| Use of PLLREFMUX_TEST       | 0        | 3             | 0                  
| Use of PPLL                 | 0        | 3             | 0                  
| Use of PREGMUXC_TEST        | 0        | 2             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 3             | 0                  
| Use of RCKB                 | 0        | 12            | 0                  
|  RCKB dataused              | 0        | 12            | 0                  
| Use of RCKMUX_TEST          | 0        | 3             | 0                  
| Use of SCANCHAIN            | 0        | 1             | 0                  
| Use of SCKMUX_TEST          | 0        | 6             | 0                  
| Use of SFB                  | 0        | 925           | 0                  
| Use of SPAD                 | 0        | 4             | 0                  
| Use of TSERDES              | 0        | 24            | 0                  
| Use of USCM                 | 1        | 32            | 4                  
|  USCM dataused              | 0        | 32            | 0                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Finished routing.
Design 'i2c_eeprom_test' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:11s
Action pnr: CPU time elapsed is 0h:0m:9s
Action pnr: Process CPU time elapsed is 0h:0m:9s
Current time: Fri Nov 21 11:12:49 2025
Action pnr: Peak memory pool usage is 912 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:28s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:21s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:21s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Fri Nov 21 11:12:50 2025
Compiling architecture definition.
Analyzing project file 'E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/07_i2c_eeprom_test.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4086: Port 'sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'sda' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'scl' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'key[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rstn' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:9s
Action report_timing: CPU time elapsed is 0h:0m:7s
Action report_timing: Process CPU time elapsed is 0h:0m:7s
Current time: Fri Nov 21 11:12:58 2025
Action report_timing: Peak memory pool usage is 913 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:0m:37s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:28s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:28s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Fri Nov 21 11:12:58 2025
Compiling architecture definition.
Analyzing project file 'E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/07_i2c_eeprom_test.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.046875 sec.
Generating architecture configuration.
The bitstream file is "E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/generate_bitstream/i2c_eeprom_test.sbit"
Generate programming file takes 0.703125 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:8s
Action gen_bit_stream: CPU time elapsed is 0h:0m:6s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:6s
Current time: Fri Nov 21 11:13:05 2025
Action gen_bit_stream: Peak memory pool usage is 512 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:0m:45s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:34s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:34s
Process "Generate Bitstream" done.
Process exit normally.
Parse module hierarchy of project 'E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/i2c_eeprom_test.v". 


Process "Compile" started.
Current time: Fri Nov 21 11:15:53 2025
Compiling architecture definition.
Analyzing project file 'E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/07_i2c_eeprom_test.pds'.
License checkout: fabric_ads from E:\App\Professional\PDS_2022.2-SP6.4\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project} E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/btn_deb_fix.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/btn_deb_fix.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/btn_deb_fix.v(line number: 23)] Analyzing module btn_deb_fix (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project} E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/btn_deb_fix.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project} E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/i2c_eeprom_test.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/i2c_eeprom_test.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/i2c_eeprom_test.v(line number: 24)] Analyzing module i2c_eeprom_test (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project} E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/i2c_eeprom_test.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project} E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/iic_dri.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/iic_dri.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/iic_dri.v(line number: 23)] Analyzing module iic_dri (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project} E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/iic_dri.v successfully.
I: Module "i2c_eeprom_test" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.332s wall, 0.031s user + 0.000s system = 0.031s CPU (2.3%)

Start rtl-elaborate.
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/i2c_eeprom_test.v(line number: 24)] Elaborating module i2c_eeprom_test
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/i2c_eeprom_test.v(line number: 37)] Elaborating instance u_btn_deb
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/btn_deb_fix.v(line number: 23)] Elaborating module btn_deb_fix
I: Module instance {i2c_eeprom_test/u_btn_deb} parameter value:
    BTN_WIDTH = 4'b0011
    BTN_DELAY = 20'b01111111111111111111
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/i2c_eeprom_test.v(line number: 93)] Elaborating instance iic_dri
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/iic_dri.v(line number: 23)] Elaborating module iic_dri
I: Module instance {i2c_eeprom_test/iic_dri} parameter value:
    CLK_FRE = 27'b010111110101111000010000000
    IIC_FREQ = 20'b01100001101010000000
    T_WR = 10'b0000000101
    DEVICE_ID = 8'b10100000
    ADDR_BYTE = 2'b01
    LEN_WIDTH = 8'b00001000
    DATA_BYTE = 2'b01
W: Verilog-2019: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/i2c_eeprom_test.v(line number: 85)] Width mismatch between port byte_len and signal bound to it for instantiated module iic_dri
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/i2c_eeprom_test.v(line number: 119)] Elaborating instance iobuf
Executing : rtl-elaborate successfully. Time elapsed: 0.010s wall, 0.000s user + 0.016s system = 0.016s CPU (164.2%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.177s wall, 0.109s user + 0.062s system = 0.172s CPU (97.2%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.006s wall, 0.016s user + 0.000s system = 0.016s CPU (273.0%)

Start FSM inference.
I: FSM state_fsm[2:0] inferred.
FSM state_fsm[2:0] STG:
Number of reachable states: 7
Input nets: N133 N207 N234 N355 dsu start w_r_2d 
S0(000)-->S0(000): xxxxx0x
S0(000)-->S1(001): xxxxx1x
S1(001)-->S1(001): xxxx0xx
S1(001)-->S2(010): xxxx1xx
S2(010)-->S2(010): x0xxxxx
S2(010)-->S3(011): x1xxxxx
S3(011)-->S1(001): xx011x0
S3(011)-->S3(011): xxxx0xx
S3(011)-->S4(100): xx001x0
S3(011)-->S6(110): 0x0x1x1
S1(001)-->S2(010): xx1x1xx
S3(011)-->S2(010): xx1x1xx
S1(001)-->S2(010): 1xxx1x1
S3(011)-->S2(010): 1xxx1x1
S4(100)-->S4(100): x0xxxxx
S4(100)-->S5(101): x1xxxxx
S5(101)-->S4(100): 1xxx1xx
S5(101)-->S5(101): xxxx0xx
S5(101)-->S6(110): 0xxx1xx
S6(110)-->S6(110): xxxx0xx
S6(110)-->S0(000): xxxx1xx

Executing : FSM inference successfully. Time elapsed: 0.018s wall, 0.016s user + 0.000s system = 0.016s CPU (88.6%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N139 (bmsWIDEMUX).
C: DRC-2021: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/i2c_eeprom_test.v(line number: 79)] The net byteover is un-driven, tie it to 0.
Executing : sdm2adm successfully. Time elapsed: 0.013s wall, 0.016s user + 0.000s system = 0.016s CPU (120.1%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Fri Nov 21 11:15:56 2025
Action compile: Peak memory pool usage is 137 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:4s
Action from compile to compile: Total CPU time elapsed is 0h:0m:0s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:0s
Process "Compile" done.


Process "Synthesize" started.
Current time: Fri Nov 21 11:15:56 2025
Compiling architecture definition.
Analyzing project file 'E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/07_i2c_eeprom_test.pds'.
License checkout: fabric_ads from E:\App\Professional\PDS_2022.2-SP6.4\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 148538

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -name sys_clk [get_ports clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports clk] -period 20.000 -waveform {0.000 10.000} successfully.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/constraint/07_i2c_eeprom_test.fdc(line number: 3)] | Port led[3] has been placed at location E18, whose type is share pin.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/constraint/07_i2c_eeprom_test.fdc(line number: 10)] | Port led[2] has been placed at location F17, whose type is share pin.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/constraint/07_i2c_eeprom_test.fdc(line number: 17)] | Port led[1] has been placed at location H18, whose type is share pin.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/constraint/07_i2c_eeprom_test.fdc(line number: 31)] | Port key[2] has been placed at location H17, whose type is share pin.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/constraint/07_i2c_eeprom_test.fdc(line number: 41)] | Port key[0] has been placed at location F14, whose type is share pin.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/constraint/07_i2c_eeprom_test.fdc(line number: 46)] | Port sda has been placed at location K17, whose type is share pin.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/constraint/07_i2c_eeprom_test.fdc(line number: 53)] | Port scl has been placed at location L18, whose type is share pin.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/constraint/07_i2c_eeprom_test.fdc(line number: 66)] | Port rstn has been placed at location G14, whose type is share pin.
Constraint check end.

Start pre-mapping.
I: Constant propagation done on iic_dri/N391 (bmsWIDEINV).
I: Constant propagation done on iic_dri/N392 (bmsWIDEINV).
I: Constant propagation done on iic_dri/N393 (bmsWIDEINV).
I: Constant propagation done on iic_dri/N394 (bmsWIDEINV).
I: Constant propagation done on iic_dri/N395 (bmsWIDEINV).
I: Constant propagation done on iic_dri/N396 (bmsWIDEINV).
I: Constant propagation done on iic_dri/N397 (bmsWIDEINV).
I: Constant propagation done on iic_dri/N398 (bmsWIDEINV).
I: Constant propagation done on iic_dri/N399 (bmsWIDEINV).
I: Constant propagation done on iic_dri/N400 (bmsWIDEINV).
I: Encoding type of FSM 'state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[2:0]':
I: from  iic_dri/state[2] iic_dri/state[1] iic_dri/state[0]
I: to  iic_dri/state_reg[6] iic_dri/state_reg[5] iic_dri/state_reg[4] iic_dri/state_reg[3] iic_dri/state_reg[2] iic_dri/state_reg[1] iic_dri/state_reg[0]
I: 000 => 0000001
I: 001 => 0000010
I: 010 => 0000100
I: 011 => 0001000
I: 100 => 0010000
I: 101 => 0100000
I: 110 => 1000000
Executing : pre-mapping successfully. Time elapsed: 0.061s wall, 0.078s user + 0.016s system = 0.094s CPU (152.5%)

Start mod-gen.
W: Public-4008: Instance 'iic_dri/byte_over' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFPATRE inst iic_dri/send_data[7:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATRE inst iic_dri/send_data[7:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATRE inst iic_dri/send_data[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst iic_dri/fre_cnt[20:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst iic_dri/twr_cnt[26:0] at 18 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_btn_deb/cnt[0][19:0] at 19 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_btn_deb/cnt[1][19:0] at 19 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_btn_deb/cnt[2][19:0] at 19 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst iic_dri/trans_byte_max[8:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst iic_dri/trans_byte_max[8:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst iic_dri/trans_byte_max[8:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst iic_dri/trans_byte_max[8:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst iic_dri/trans_byte_max[8:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst iic_dri/trans_byte_max[8:0] at 8 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.054s wall, 0.047s user + 0.016s system = 0.062s CPU (116.6%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.101s wall, 0.094s user + 0.016s system = 0.109s CPU (108.2%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'iic_dri/twr_cnt[20]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[21]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[22]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[23]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[24]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[25]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[26]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_btn_deb/cnt[0][19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_btn_deb/cnt[1][19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_btn_deb/cnt[2][19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/fre_cnt[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/fre_cnt[8]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/fre_cnt[9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/fre_cnt[10]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/fre_cnt[11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/fre_cnt[12]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/fre_cnt[13]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/fre_cnt[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/fre_cnt[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/fre_cnt[16]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/fre_cnt[17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/fre_cnt[18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/fre_cnt[19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/fre_cnt[20]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/send_data[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/send_data[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/send_data[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/trans_byte_max[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/trans_byte_max[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/trans_byte_max[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/trans_byte_max[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/trans_byte_max[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/trans_byte_max[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/trans_byte_max[8]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
I: Removed GTP_DFF_SE inst iic_dri/send_data[7] that is redundant to iic_dri/send_data[5]
I: Removed GTP_DFF_RE inst iic_dri/send_data[3] that is redundant to iic_dri/send_data[1]
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.174s wall, 0.156s user + 0.172s system = 0.328s CPU (189.0%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.024s wall, 0.078s user + 0.016s system = 0.094s CPU (385.7%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

W: Unable to honor max fanout constraint for gtp_inv driven net N1_0
W: Unable to honor max fanout constraint for gtp_inv driven net N1_0
W: prevent name conflict by renaming net iic_dri/N80 to iic_dri/N80_rnmt

Cell Usage:
GTP_DFF                      15 uses
GTP_DFF_E                    23 uses
GTP_DFF_R                    76 uses
GTP_DFF_RE                   30 uses
GTP_DFF_S                     1 use
GTP_DFF_SE                    2 uses
GTP_GRS                       1 use
GTP_INV                       6 uses
GTP_LUT1                      9 uses
GTP_LUT2                     10 uses
GTP_LUT4                      7 uses
GTP_LUT5                      3 uses
GTP_LUT6                     36 uses
GTP_LUT6CARRY                71 uses
GTP_LUT6D                    17 uses

I/O ports: 11
GTP_INBUF                   5 uses
GTP_IOBUF                   1 use
GTP_OUTBUF                  5 uses

Mapping Summary:
Total LUTs: 153 of 17800 (0.86%)
	LUTs as dram: 0 of 5500 (0.00%)
	LUTs as logic: 153
Total Registers: 147 of 35600 (0.41%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 55 (0.00%)

APMs:
Total APMs = 0.00 of 80 (0.00%)

Total I/O ports = 11 of 150 (7.33%)


Overview of Control Sets:

Number of unique control sets : 17

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 4        | 4                 0
  [2, 4)      | 3        | 3                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 1        | 1                 0
  [8, 10)     | 3        | 3                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 1        | 1                 0
  [14, 16)    | 1        | 1                 0
  [16, Inf)   | 4        | 4                 0
--------------------------------------------------------------
  The maximum fanout: 19
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 15
  NO              NO                YES                0
  NO              YES               NO                 77
  YES             NO                NO                 23
  YES             NO                YES                0
  YES             YES               NO                 32
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'i2c_eeprom_test' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND9'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[7]'.
Saving design to i2c_eeprom_test_syn.vm
W: Public-4008: Instance 'iic_dri/busy' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/data_out_reg[4]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/data_out_reg[5]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/data_out_reg[6]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/data_out_reg[7]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/receiv_data[4]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/receiv_data[5]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/receiv_data[6]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/receiv_data[7]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[0]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[1]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[2]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[3]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[4]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[5]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[6]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[7]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[8]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[9]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[10]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[11]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[12]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[13]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[14]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[15]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[16]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[17]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_en' of 'GTP_DFF' unit is dangling and will be cleaned.
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4086: Port 'sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'sda' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'scl' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'key[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rstn' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:7s
Action synthesize: CPU time elapsed is 0h:0m:5s
Action synthesize: Process CPU time elapsed is 0h:0m:5s
Current time: Fri Nov 21 11:16:02 2025
Action synthesize: Peak memory pool usage is 285 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:11s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:5s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:5s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Fri Nov 21 11:16:02 2025
Compiling architecture definition.
Analyzing project file 'E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/07_i2c_eeprom_test.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 148538

Flattening design 'i2c_eeprom_test'
Device mapping started.
Optimizing circuit logic.
W: Public-4008: Instance 'iic_dri/busy' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/data_out_reg[4]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/data_out_reg[5]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/data_out_reg[6]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/data_out_reg[7]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/receiv_data[4]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/receiv_data[5]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/receiv_data[6]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/receiv_data[7]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[0]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[1]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[2]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[3]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[4]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[5]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[6]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[7]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[8]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[9]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[10]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[11]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[12]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[13]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[14]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[15]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[16]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_cnt[17]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'iic_dri/twr_en' of 'GTP_DFF' unit is dangling and will be cleaned.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_clk in design, driver pin O(instance clk_ibuf) -> load pin CLK(instance btn_deb_reg[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: u_btn_deb/N13_1_1/gateop, insts:18.
I: Infer CARRY group, base inst: u_btn_deb/N35_1_1/gateop, insts:18.
I: Infer CARRY group, base inst: u_btn_deb/N57_1_1/gateop, insts:18.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 80            | 0                  
| FF                    | 119      | 35600         | 1                  
| LUT                   | 128      | 17800         | 1                  
| Distributed RAM       | 0        | 5500          | 0                  
| DRM                   | 0        | 55            | 0                  
| IO                    | 11       | 150           | 8                  
| RCKB                  | 0        | 12            | 0                  
| SCANCHAIN             | 0        | 1             | 0                  
| USCM                  | 1        | 32            | 4                  
| CCS                   | 1        | 1             | 100                
| ADC                   | 0        | 1             | 0                  
| DDR_PHY               | 0        | 12            | 0                  
| HSSTLP                | 0        | 1             | 0                  
| GPLL                  | 0        | 3             | 0                  
| PPLL                  | 0        | 3             | 0                  
| DDRPHY_CPD            | 0        | 6             | 0                  
| HCKB                  | 0        | 48            | 0                  
| IOCKB                 | 0        | 12            | 0                  
| MRCKB                 | 0        | 6             | 0                  
| PCIE                  | 0        | 1             | 0                  
| DDRPHY_IOCLK_DIV      | 0        | 3             | 0                  
| ANALOG                | 0        | 1             | 0                  
| TSERDES               | 0        | 24            | 0                  
| KEYRAM                | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.02 sec.

Design 'i2c_eeprom_test' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/device_map/i2c_eeprom_test.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:7s
Action dev_map: CPU time elapsed is 0h:0m:5s
Action dev_map: Process CPU time elapsed is 0h:0m:5s
Current time: Fri Nov 21 11:16:08 2025
Action dev_map: Peak memory pool usage is 294 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:18s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:10s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:10s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Fri Nov 21 11:16:09 2025
Compiling architecture definition.
Analyzing project file 'E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/07_i2c_eeprom_test.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {sda} LOC=K17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/device_map/i2c_eeprom_test.pcf(line number: 3)] | Port sda has been placed at location K17, whose type is share pin.
Executing : def_port {sda} LOC=K17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[0]} LOC=H14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {led[0]} LOC=H14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[1]} LOC=H18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/device_map/i2c_eeprom_test.pcf(line number: 5)] | Port led[1] has been placed at location H18, whose type is share pin.
Executing : def_port {led[1]} LOC=H18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[2]} LOC=F17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/device_map/i2c_eeprom_test.pcf(line number: 6)] | Port led[2] has been placed at location F17, whose type is share pin.
Executing : def_port {led[2]} LOC=F17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[3]} LOC=E18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/device_map/i2c_eeprom_test.pcf(line number: 7)] | Port led[3] has been placed at location E18, whose type is share pin.
Executing : def_port {led[3]} LOC=E18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {scl} LOC=L18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/device_map/i2c_eeprom_test.pcf(line number: 8)] | Port scl has been placed at location L18, whose type is share pin.
Executing : def_port {scl} LOC=L18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {clk} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {clk} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key[0]} LOC=F14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/device_map/i2c_eeprom_test.pcf(line number: 10)] | Port key[0] has been placed at location F14, whose type is share pin.
Executing : def_port {key[0]} LOC=F14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key[1]} LOC=D10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {key[1]} LOC=D10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key[2]} LOC=H17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/device_map/i2c_eeprom_test.pcf(line number: 12)] | Port key[2] has been placed at location H17, whose type is share pin.
Executing : def_port {key[2]} LOC=H17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {rstn} LOC=G14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/device_map/i2c_eeprom_test.pcf(line number: 13)] | Port rstn has been placed at location G14, whose type is share pin.
Executing : def_port {rstn} LOC=G14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_75_10.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
First map gop timing takes 0.17 sec
Worst slack after clock region global placement is 18048
Wirelength after clock region global placement is 1080 and checksum is 2590CF46F9722961.
1st GP placement takes 0.53 sec.

Phase 1.2 Clock placement started.
C: Place-2028: GLOBAL_CLOCK: the driver clk_ibuf/opit_1 fixed at IOLHR_268_156 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_0/gopclkbufg to USCM_155_270.
Clock placement takes 0.02 sec.

Wirelength after Pre Global Placement is 1080 and checksum is 2590CF46F9722961.
Pre global placement takes 0.64 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst clk_ibuf/opit_1 on IOLHR_268_156.
Placed fixed group with base inst iobuf/opit_1 on IOLHR_16_258.
Placed fixed group with base inst key_ibuf[0]/opit_1 on IOLHR_16_336.
Placed fixed group with base inst key_ibuf[1]/opit_1 on IOLHR_16_606.
Placed fixed group with base inst key_ibuf[2]/opit_1 on IOLHR_16_330.
Placed fixed group with base inst led_obuf[0]/opit_1 on IOLHR_16_306.
Placed fixed group with base inst led_obuf[1]/opit_1 on IOLHR_16_324.
Placed fixed group with base inst led_obuf[2]/opit_1 on IOLHR_16_318.
Placed fixed group with base inst led_obuf[3]/opit_1 on IOLHR_16_312.
Placed fixed group with base inst rstn_ibuf/opit_1 on IOLHR_16_342.
Placed fixed group with base inst scl_obuf/opit_1 on IOLHR_16_252.
Placed fixed instance GRS_INST/grs_ccs on CCS_75_10.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_155_270.
Placed fixed instance BKCL_auto_0 on BKCL_1_340.
Placed fixed instance BKCL_auto_1 on BKCL_1_34.
Placed fixed instance BKCL_auto_2 on BKCL_277_34.
Fixed placement takes 0.02 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 12913.
	2 iterations finished.
	Final slack 14072.
Super clustering done.
Design Utilization : 1%.
Worst slack after global placement is 18048
2nd GP placement takes 0.06 sec.

Wirelength after global placement is 558 and checksum is DA697F3C19499CE2.
Global placement takes 0.09 sec.

Phase 3 Post global placement started.
Packing LUT6D started.
I: LUT6D pack result: There are 59 LUT6 in collection, pack success:10
Packing LUT6D takes 0.02 sec.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 611 and checksum is 710E7B80443C841C.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 12913.
	4 iterations finished.
	Final slack 15060.
Super clustering done.
Design Utilization : 1%.
Worst slack after post global placement is 17900
3rd GP placement takes 0.11 sec.

Wirelength after post global placement is 740 and checksum is C9B71FB72B2EB081.
Packing LUT6D started.
I: LUT6D pack result: There are 39 LUT6 in collection, pack success:0
Packing LUT6D takes 0.00 sec.
Post global placement takes 0.12 sec.

Phase 4 Legalization started.
The average distance in LP is 0.246212.
Wirelength after legalization is 804 and checksum is CBCDA04DC500F67F.
Legalization takes 0.02 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 17645.
Replication placement takes 0.03 sec.

Wirelength after replication placement is 804 and checksum is CBCDA04DC500F67F.
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is 17645, TNS before detailed placement is 0. 
Worst slack after detailed placement is 17645, TNS after detailed placement is 0. 
Swapping placement takes 0.00 sec.

Wirelength after detailed placement is 804 and checksum is CBCDA04DC500F67F.
Timing-driven detailed placement takes 0.03 sec.

Worst slack is 17645, TNS after placement is 0.
Placement done.
Total placement takes 0.98 sec.
Finished placement.

Routing started.
Enter timing driven router mode.
Route thread size: 2
Building routing graph takes 0.58 sec.
Setup STE netlist take 9 msec.
Dispose control chain take 2 msec.
Collect const net info take 9 msec.
Total nets for routing: 174.
Total loads for routing: 664.
Direct connect net size: 54
Build all design net take 2 msec.
Worst slack is 17645, TNS before route is 0.
Processing design graph takes 0.03 sec.
Delay table total memory: 0.23124313 MB
Route graph total memory: 43.77155113 MB
Route design total memory: 0.73636627 MB
Global routing takes 0.00 sec.
Total 172 subnets.
Unrouted clock nets at iteration 0 (0.003 sec): 0
Total route nets size: 171
Pre route takes 0.119 sec
Unrouted general nets at iteration 2 (MT total route time: 0.030 sec): 127(overused: 588)
Unrouted general nets at iteration 3 (MT total route time: 0.017 sec): 91(overused: 396)
Unrouted general nets at iteration 4 (MT total route time: 0.010 sec): 76(overused: 258)
Unrouted general nets at iteration 5 (MT total route time: 0.008 sec): 58(overused: 176)
Unrouted general nets at iteration 6 (MT total route time: 0.006 sec): 47(overused: 114)
Unrouted general nets at iteration 7 (MT total route time: 0.003 sec): 20(overused: 56)
Unrouted general nets at iteration 8 (MT total route time: 0.002 sec): 12(overused: 36)
Unrouted general nets at iteration 9 (MT total route time: 0.002 sec): 10(overused: 20)
Unrouted general nets at iteration 10 (MT total route time: 0.001 sec): 3(overused: 8)
Unrouted general nets at iteration 11 (MT total route time: 0.000 sec): 0(overused: 0)
----General net take 0.000 sec(route net take 0.000 sec, inc cost take 0.000 sec, iter times: 1)
----const net route take 0.001 sec
Unrouted nets at iteration 12 (0.001 sec): 0
Detailed routing takes 0.21 sec.
I: Design net nt_clk is routed by general path.
C: Route-2036: The clock path from clk_ibuf/opit_1:DI_TO_CLK to clkbufg_0/gopclkbufg:CLK is routed by SRB.
Fix violation Finished.
No hold violation.
Hold Violation Fix in router takes 0.10 sec.
Sort Original Nets take 0.000 sec
Build solution node for device pins which were mapped to more than one design pin take 0.000 sec
Total net: 174, route succeed net: 174
Generate routing result take 0.000 sec
Handle PERMUX permutation take 0.008 sec
Handle const net take 0.001 sec
Handle route through take 0.000 sec
Handle loads' routing node take 0.000 sec
Used SRB routing arc is 1319.
Finish routing takes 0.01 sec.
Total routing takes 1.04 sec.


Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 80            | 0                  
| Use of BKCL                 | 3        | 3             | 100                
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 41       | 3075          | 2                  
|   FF                        | 80       | 24600         | 1                  
|   LUT                       | 116      | 12300         | 1                  
|   LUT-FF pairs              | 67       | 12300         | 1                  
| Use of CLMS                 | 13       | 1375          | 1                  
|   FF                        | 39       | 11000         | 1                  
|   LUT                       | 30       | 5500          | 1                  
|   LUT-FF pairs              | 23       | 5500          | 1                  
|   Distributed RAM           | 0        | 5500          | 0                  
| Use of DDRPHY_CPD           | 0        | 6             | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 3             | 0                  
| Use of DDR_PHY              | 0        | 12            | 0                  
| Use of DRM                  | 0        | 55            | 0                  
| Use of GPLL                 | 0        | 3             | 0                  
| Use of GSEB                 | 0        | 67            | 0                  
| Use of HARD0                | 17       | 3150          | 1                  
| Use of HCKB                 | 2        | 48            | 5                  
|  HCKB dataused              | 0        | 48            | 0                  
| Use of HCKMUX_TEST          | 0        | 4             | 0                  
| Use of HSSTLP               | 0        | 1             | 0                  
| Use of IO                   | 11       | 150           | 8                  
|   IOBD                      | 4        | 72            | 6                  
|   IOBS                      | 7        | 78            | 9                  
| Use of IOCKB                | 0        | 12            | 0                  
| Use of IOCKMUX_TEST         | 0        | 3             | 0                  
| Use of IOLHR                | 11       | 150           | 8                  
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 6             | 0                  
| Use of MRCKMUX_TEST         | 0        | 3             | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 3             | 0                  
| Use of PCIE                 | 0        | 1             | 0                  
| Use of PCKMUX_TEST          | 0        | 6             | 0                  
| Use of PLLMRMUX_TEST        | 0        | 3             | 0                  
| Use of PLLREFMUX_TEST       | 0        | 3             | 0                  
| Use of PPLL                 | 0        | 3             | 0                  
| Use of PREGMUXC_TEST        | 0        | 2             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 3             | 0                  
| Use of RCKB                 | 0        | 12            | 0                  
|  RCKB dataused              | 0        | 12            | 0                  
| Use of RCKMUX_TEST          | 0        | 3             | 0                  
| Use of SCANCHAIN            | 0        | 1             | 0                  
| Use of SCKMUX_TEST          | 0        | 6             | 0                  
| Use of SFB                  | 0        | 925           | 0                  
| Use of SPAD                 | 0        | 4             | 0                  
| Use of TSERDES              | 0        | 24            | 0                  
| Use of USCM                 | 1        | 32            | 4                  
|  USCM dataused              | 0        | 32            | 0                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Finished routing.
Design 'i2c_eeprom_test' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:11s
Action pnr: CPU time elapsed is 0h:0m:9s
Action pnr: Process CPU time elapsed is 0h:0m:9s
Current time: Fri Nov 21 11:16:19 2025
Action pnr: Peak memory pool usage is 911 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:29s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:19s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:19s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Fri Nov 21 11:16:19 2025
Compiling architecture definition.
Analyzing project file 'E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/07_i2c_eeprom_test.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4086: Port 'sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'sda' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'scl' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'key[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rstn' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:9s
Action report_timing: CPU time elapsed is 0h:0m:7s
Action report_timing: Process CPU time elapsed is 0h:0m:7s
Current time: Fri Nov 21 11:16:27 2025
Action report_timing: Peak memory pool usage is 913 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:0m:38s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:26s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:26s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Fri Nov 21 11:16:28 2025
Compiling architecture definition.
Analyzing project file 'E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/07_i2c_eeprom_test.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.031250 sec.
Generating architecture configuration.
The bitstream file is "E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/generate_bitstream/i2c_eeprom_test.sbit"
Generate programming file takes 0.718750 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:8s
Action gen_bit_stream: CPU time elapsed is 0h:0m:6s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:6s
Current time: Fri Nov 21 11:16:35 2025
Action gen_bit_stream: Peak memory pool usage is 511 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:0m:46s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:32s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:32s
Process "Generate Bitstream" done.
Process exit normally.
W: UiCommand-4212: Editor "UCE" is not running, can not exit it.
