0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/benan/Desktop/Year4_Semester1/Digital_Circuit_Lab/nctu-digital-circuit-lab-1/lab1/lab1.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/benan/Desktop/Year4_Semester1/Digital_Circuit_Lab/nctu-digital-circuit-lab-1/lab1/lab1.srcs/sim_1/new/SeqMultiplier_tb.v,1600841556,verilog,,,,SeqMultiplier_tb,,,,,,,,
C:/Users/benan/Desktop/Year4_Semester1/Digital_Circuit_Lab/nctu-digital-circuit-lab-1/lab1/lab1.srcs/sources_1/new/SeqMultiplier.v,1600841356,verilog,,C:/Users/benan/Desktop/Year4_Semester1/Digital_Circuit_Lab/nctu-digital-circuit-lab-1/lab1/lab1.srcs/sim_1/new/SeqMultiplier_tb.v,,SeqMultiplier,,,,,,,,
