Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 08deeb49691b48cea773850ad0abb475 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_sccb1_behav xil_defaultlib.sim_sccb1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_div(DIVIDER=2)
Compiling module xil_defaultlib.cam_reg_config
Compiling module xil_defaultlib.camera_reg
Compiling module xil_defaultlib.sccb_interface
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.sim_sccb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_sccb1_behav
