# do Lab5.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:26:39 on Apr 01,2024
# vlog -work work Lab5.vo 
# -- Compiling module Divider
# -- Compiling module hard_block
# 
# Top level modules:
# 	Divider
# End time: 22:26:39 on Apr 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:26:40 on Apr 01,2024
# vlog -work work Waveform.vwf.vt 
# -- Compiling module Divider_vlg_vec_tst
# 
# Top level modules:
# 	Divider_vlg_vec_tst
# End time: 22:26:40 on Apr 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L fiftyfivenm_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.Divider_vlg_vec_tst 
# Start time: 22:26:40 on Apr 01,2024
# Loading work.Divider_vlg_vec_tst
# Loading work.Divider
# Loading work.hard_block
# Loading fiftyfivenm_ver.fiftyfivenm_lcell_comb
# Loading fiftyfivenm_ver.fiftyfivenm_io_obuf
# Loading fiftyfivenm_ver.fiftyfivenm_io_ibuf
# Loading fiftyfivenm_ver.fiftyfivenm_clkctrl
# Loading fiftyfivenm_ver.fiftyfivenm_mux41
# Loading fiftyfivenm_ver.fiftyfivenm_ena_reg
# Loading altera_ver.dffeas
# Loading fiftyfivenm_ver.fiftyfivenm_unvm
# Loading fiftyfivenm_ver.fiftyfivenm_adcblock
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for '\~QUARTUS_CREATED_ADC1~ '.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /Divider_vlg_vec_tst/i1/\~QUARTUS_CREATED_ADC1~  File: Lab5.vo Line: 2505
# ** Warning: (vsim-3722) Lab5.vo(2505): [TFMPC] - Missing connection for port 'clk_dft'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for '\~QUARTUS_CREATED_ADC2~ '.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /Divider_vlg_vec_tst/i1/\~QUARTUS_CREATED_ADC2~  File: Lab5.vo Line: 2528
# ** Warning: (vsim-3722) Lab5.vo(2528): [TFMPC] - Missing connection for port 'clk_dft'.
# after#26
# ** Note: $finish    : Waveform.vwf.vt(55)
#    Time: 1 us  Iteration: 0  Instance: /Divider_vlg_vec_tst
# End time: 22:26:40 on Apr 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
