// Seed: 3042707518
module module_0 (
    input logic id_0,
    input id_1
    , id_7,
    input id_2,
    input id_3,
    input logic id_4,
    input logic id_5,
    output id_6
);
  tri id_8;
  reg id_9;
  always @(posedge id_8) begin
    id_9 = 1;
  end
  logic id_10;
  always @* begin
    id_6 = 1'h0 / 1'b0;
    id_9 = 1;
    id_8["" : 1'b0] = id_3;
    if (id_10) begin
      id_6 = id_7 * 1;
      id_9 <= 1 && 1'b0;
      id_10 = id_2;
      SystemTFIdentifier;
    end
  end
  logic id_11 = id_3;
  reg   id_12;
  assign id_7  = 1;
  assign id_10 = 1;
  logic id_13;
  logic id_14;
  always @(1) begin
    id_7  = 1;
    id_11 = id_4;
    if (id_5)
      if (id_13)
        if (1) begin
          @(negedge id_9);
          SystemTFIdentifier(1, 1);
        end else id_12 <= 1;
  end
  type_27 id_15 (
      .id_0(!id_9),
      .id_1(1'b0 - id_13),
      .id_2(1'b0),
      .id_3(1),
      .id_4(1 - 1'b0),
      .id_5((1'b0))
  );
  type_28(
      1'b0, 1, id_4
  );
  logic id_16 = 1;
  timeunit 1ps;
endmodule
