Determining compilation order of HDL files
Analyzing Verilog file adder_1b.vf
Analyzing Verilog file adder_4b.vf
Analyzing Verilog file adder_8b.vf
Analyzing Verilog file adder_32b.vf
Analyzing Verilog file adder_32b_tb.v
Analyzing Verilog file C:/Xilinx/10.1/ISE/verilog/src/glbl.v
Saving Verilog parse-tree work.adder_1b into c:/documents and
settings/student/my documents/adder/isim/work/adder_1b.sdb
Saving Verilog parse-tree work.adder_4b into c:/documents and
settings/student/my documents/adder/isim/work/adder_4b.sdb
Saving Verilog parse-tree work.adder_8b into c:/documents and
settings/student/my documents/adder/isim/work/adder_8b.sdb
Saving Verilog parse-tree work.adder_32b into c:/documents and
settings/student/my documents/adder/isim/work/adder_32b.sdb
Saving Verilog parse-tree work.adder_32b_tb into c:/documents and
settings/student/my documents/adder/isim/work/adder_32b_tb.sdb
Saving Verilog parse-tree work.glbl into c:/documents and settings/student/my
documents/adder/isim/work/glbl.sdb
Starting static elaboration
Restoring Verilog parse-tree unisims_ver.XOR2 from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.AND2 from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.OR3 from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Completed static elaboration
Fuse Memory Usage: 54152 Kb
Fuse CPU Usage: 280 ms
Compiling module glbl
Compiling module XOR2
Compiling module AND2
Compiling module OR3
Compiling module adder_1b
Compiling module adder_4b
Compiling module adder_8b
Compiling module adder_32b
Compiling module adder_32b_tb
Compiled 9 Verilog Units
Built simulation executable adder_32b_tb_isim_beh.exe
Fuse Memory Usage: 55436 Kb
Fuse CPU Usage: 327 ms
