$date
	Sun Oct 23 02:55:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#788466
b1111 &
b1111 %
1$
b1111 !
1"
#788467
0"
#788470
b101110 &
b101110 %
#788474
b10111 &
b10111 %
#788478
b1000110 &
b1000110 %
#788482
b100011 &
b100011 %
#788486
b1101010 &
b1101010 %
#788490
b110101 &
b110101 %
#788494
b10100000 &
b10100000 %
#788498
b1010000 &
b1010000 %
#788502
b101000 &
b101000 %
#788506
b10100 &
b10100 %
#788510
b1010 &
b1010 %
#788514
b101 &
b101 %
#788518
b10000 &
b10000 %
#788522
b1000 &
b1000 %
#788526
b100 &
b100 %
#788530
b10 &
b10 %
#788534
b1 &
1#
b1 %
#788538
b0 &
b0 %
0#
0$
#1785406
b101 &
b101 %
1$
b101 !
1"
#1785407
0"
#1785410
b10000 &
b10000 %
#1785414
b1000 &
b1000 %
#1785418
b100 &
b100 %
#1785422
b10 &
b10 %
#1785426
b1 &
b1 %
1#
#1785430
b0 &
0#
b0 %
0$
#2765660
1"
#2765662
b101 &
b101 %
1$
#2765663
0"
#2765666
b10000 &
b10000 %
#2765670
b1000 &
b1000 %
#2765674
b100 &
b100 %
#2765678
b10 &
b10 %
#2765682
b1 &
b1 %
1#
#2765686
b0 &
0#
b0 %
0$
#4500012
