// Seed: 3785920457
module module_0 (
    input wor id_0,
    input supply1 id_1,
    input wor id_2,
    input wire id_3,
    input uwire id_4,
    input supply0 id_5,
    input tri0 id_6,
    output tri0 id_7,
    input tri1 id_8,
    input tri1 id_9,
    input supply0 id_10,
    input tri1 id_11,
    input wor id_12,
    input supply0 id_13,
    input tri0 id_14,
    output supply0 id_15
    , id_21,
    input wor id_16,
    output uwire id_17,
    input wire id_18,
    input wand id_19
);
  assign id_15 = 1'd0;
endmodule
module module_1 (
    output wand id_0,
    input wand id_1,
    output wor id_2,
    input tri1 id_3,
    input wor id_4,
    input supply0 id_5,
    output supply1 id_6,
    output wire id_7,
    output supply0 id_8,
    output tri0 id_9,
    input uwire id_10,
    output wor id_11
);
  wire id_13, id_14, id_15, id_16;
  and (id_7, id_13, id_1, id_10, id_16, id_14, id_15, id_3, id_5, id_4);
  module_0(
      id_5,
      id_10,
      id_10,
      id_5,
      id_1,
      id_3,
      id_5,
      id_9,
      id_5,
      id_3,
      id_3,
      id_1,
      id_10,
      id_10,
      id_1,
      id_11,
      id_3,
      id_6,
      id_1,
      id_1
  );
endmodule
