// Seed: 2981055100
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    input id_1
);
  assign id_2 = id_1;
  logic id_3 = id_2;
  assign id_3 = id_2;
endmodule
