Processor,Transistor count,Year,Designer,Process(nm),Area (mm2),Transistordensity(tr./mm2),Transistor_Count_C
"MP944(20-bit, 6-chip, 28 chips total)","74,442 (5,360 excl. ROM & RAM)[15][16]",1970,Garrett AiResearch,?,?,?,74442
"Intel 4004(4-bit, 16-pin)","2,250",1971,Intel,"10,000 nm",12 mm2,188,2250
"TMX 1795(?-bit, 24-pin)","3,078[17]",1971,Texas Instruments,?,30.64 mm2,100.5,3078
"Intel 8008(8-bit, 18-pin)","3,500",1972,Intel,"10,000 nm",14 mm2,250,3500
"NEC μCOM-4(4-bit, 42-pin)","2,500[18][19]",1973,NEC,"7,500 nm[20]",?,?,2500
Toshiba TLCS-12(12-bit),"11,000+[21]",1973,Toshiba,"6,000 nm",32 mm2,340+,11000
"Intel 4040(4-bit, 16-pin)","3,000",1974,Intel,"10,000 nm",12 mm2,250,3000
"Motorola 6800(8-bit, 40-pin)","4,100",1974,Motorola,"6,000 nm",16 mm2,256,4100
"Intel 8080(8-bit, 40-pin)","6,000",1974,Intel,"6,000 nm",20 mm2,300,6000
"TMS 1000(4-bit, 28-pin)","8,000[b]",1974,Texas Instruments,"8,000 nm",11 mm2,730,8000
"MOS Technology 6502(8-bit, 40-pin)","4,528[c][23]",1975,MOS Technology,"8,000 nm",21 mm2,216,4528
"Intersil IM6100(12-bit, 40-pin;clone ofPDP-8)","4,000",1975,Intersil,?,?,?,4000
"CDP 1801(8-bit, 2-chip, 40-pin)","5,000",1975,RCA,?,?,?,5000
"RCA 1802(8-bit, 40-pin)","5,000",1976,RCA,"5,000 nm",27 mm2,185,5000
"Zilog Z80(8-bit, 4-bitALU, 40-pin)","8,500[d]",1976,Zilog,"4,000 nm",18 mm2,470,8500
"Intel 8085(8-bit, 40-pin)","6,500",1976,Intel,"3,000 nm",20 mm2,325,6500
TMS9900(16-bit),"8,000",1976,Texas Instruments,?,?,?,8000
Bellmac-8 (8-bit),"7,000",1977,Bell Labs,"5,000 nm",?,?,7000
"Motorola 6809(8-bitwith some 16-bit features, 40-pin)","9,000",1978,Motorola,"5,000 nm",21 mm2,430,9000
"Intel 8086(16-bit, 40-pin)","29,000[24]",1978,Intel,"3,000 nm",33 mm2,880,29000
Zilog Z8000(16-bit),"17,500[25]",1979,Zilog,?,?,?,17500
"Intel 8088(16-bit, 8-bit data bus)","29,000",1979,Intel,"3,000 nm",33 mm2,880,29000
"Motorola 68000(16/32-bit,32-bit registers, 16-bitALU)","68,000[26]",1979,Motorola,"3,500 nm",44 mm2,"1,550",68000
"Intel 8051(8-bit, 40-pin)","50,000",1980,Intel,?,?,?,50000
WDC 65C02,"11,500[27]",1981,WDC,"3,000 nm",6 mm2,"1,920",11500
ROMP(32-bit),"45,000",1981,IBM,"2,000 nm",58.52 mm2,770,45000
"Intel 80186(16-bit, 68-pin)","55,000",1982,Intel,"3,000 nm",60 mm2,920,55000
"Intel 80286(16-bit, 68-pin)","134,000",1982,Intel,"1,500 nm",49 mm2,"2,730",134000
WDC 65C816(8/16-bit),"22,000[28]",1983,WDC,"3,000 nm[29]",9 mm2,"2,400",22000
NEC V20,"63,000",1984,NEC,?,?,?,63000
Motorola 68020(32-bit; 114 pins used),"190,000[30]",1984,Motorola,"2,000 nm",85 mm2,"2,200",190000
"Intel 80386(32-bit, 132-pin; no cache)","275,000",1985,Intel,"1,500 nm",104 mm2,"2,640",275000
ARM 1(32-bit; no cache),"25,000[30]",1985,Acorn,"3,000 nm",50 mm2,500,25000
Novix NC4016 (16-bit),"16,000[31]",1985,Harris Corporation,"3,000 nm[33]",?,?,16000
SPARC MB86900(32-bit; no cache),"110,000[34]",1986,Fujitsu,"1,200 nm",?,?,110000
NEC V60[35](32-bit; no cache),"375,000",1986,NEC,"1,500 nm",?,?,375000
"ARM 2(32-bit, 84-pin; no cache)","27,000[36][30]",1986,Acorn,"2,000 nm",30.25 mm2,890,27000
Z80000(32-bit; very small cache),"91,000",1986,Zilog,?,?,?,91000
NEC V70[35](32-bit; no cache),"385,000",1987,NEC,"1,500 nm",?,?,385000
Hitachi Gmicro/200[37],"730,000",1987,Hitachi,"1,000 nm",?,?,730000
"Motorola 68030(32-bit, very small caches)","273,000",1987,Motorola,800 nm,102 mm2,"2,680",273000
TI Explorer's 32-bitLispmachinechip,"553,000[38]",1987,Texas Instruments,"2,000 nm[39]",?,?,553000
DEC WRL MultiTitan,"180,000[40]",1988,DEC WRL,"1,500 nm",61 mm2,"2,950",180000
"Intel i960(32-bit,33-bit memory subsystem, no cache)","250,000[41]",1988,Intel,"1,500 nm[42]",?,?,250000
"Intel i960CA(32-bit, cache)","600,000[42]",1989,Intel,800 nm,143 mm2,"4,200",600000
"Intel i860(32/64-bit, 128-bitSIMD, cache,VLIW)","1,000,000[43]",1989,Intel,?,?,?,1000000
"Intel 80486(32-bit, 4 KB cache)","1,180,235",1989,Intel,"1,000 nm",173 mm2,"6,822",1180235
"ARM 3(32-bit, 4 KB cache)","310,000",1989,Acorn,"1,500 nm",87 mm2,"3,600",310000
"POWER1(9-chip module, 72 kB of cache)","6,900,000[44]",1990,IBM,"1,000 nm","1,283.61 mm2","5,375",6900000
"Motorola 68040(32-bit, 8 KB caches)","1,200,000",1990,Motorola,650 nm,152 mm2,"7,900",1200000
"R4000(64-bit, 16 KB of caches)","1,350,000",1991,MIPS,"1,000 nm",213 mm2,"6,340",1350000
"ARM 6(32-bit, no cache for this 60 variant)","35,000",1991,ARM,800 nm,?,?,35000
"Hitachi SH-1(32-bit, no cache)","600,000[45]",1992,Hitachi,800 nm,100 mm2,"6,000",600000
"Intel i960CF(32-bit, cache)","900,000[42]",1992,Intel,?,125 mm2,"7,200",900000
"Alpha 21064(64-bit, 290-pin; 16 KB of caches)","1,680,000",1992,DEC,750 nm,233.52 mm2,"7,190",1680000
"HitachiHARP-1 (32-bit, cache)","2,800,000[47]",1993,Hitachi,500 nm,267 mm2,"10,500",2800000
"Pentium(32-bit, 16 KB of caches)","3,100,000",1993,Intel,800 nm,294 mm2,"10,500",3100000
"POWER2(8-chip module, 288 kB of cache)","23,037,000[48]",1993,IBM,720 nm,"1,217.39 mm2","18,923",23037000
ARM700(32-bit; 8 KB cache),"578,977[49]",1994,ARM,700 nm,68.51 mm2,"8,451",578977
"MuP21 (21-bit,[50]40-pin; includesvideo)","7,000[51]",1994,Offete Enterprises,"1,200 nm",?,?,7000
"Motorola 68060(32-bit, 16 KB of caches)","2,500,000",1994,Motorola,600 nm,218 mm2,"11,500",2500000
"PowerPC 601(32-bit, 32 KB of caches)","2,800,000[52]",1994,"Apple, IBM, Motorola",600 nm,121 mm2,"23,000",2800000
"PowerPC 603(32-bit, 16 KB of caches)","1,600,000[53]",1994,"Apple, IBM, Motorola",500 nm,84.76 mm2,"18,900",1600000
"PowerPC 603e(32-bit, 32 KB of caches)","2,600,000[54]",1995,"Apple, IBM, Motorola",500 nm,98 mm2,"26,500",2600000
"Alpha 21164EV5 (64-bit, 112 kB cache)","9,300,000[55]",1995,DEC,500 nm,298.65 mm2,"31,140",9300000
"SA-110(32-bit, 32 KB of caches)","2,500,000[30]",1995,"Acorn, DEC,Apple",350 nm,50 mm2,"50,000",2500000
"Pentium Pro(32-bit, 16 KB of caches;[56]L2 cache on-package, but on separate die)","5,500,000[57]",1995,Intel,500 nm,307 mm2,"18,000",5500000
"PA-800064-bit, no cache","3,800,000[58]",1995,HP,500 nm,337.69 mm2,"11,300",3800000
"Alpha 21164AEV56 (64-bit, 112 kB cache)","9,660,000[59]",1996,DEC,350 nm,208.8 mm2,"46,260",9660000
"AMD K5(32-bit, caches)","4,300,000",1996,AMD,500 nm,251 mm2,"17,000",4300000
"Pentium IIKlamath (32-bit, 64-bitSIMD, caches)","7,500,000",1997,Intel,350 nm,195 mm2,"39,000",7500000
"AMD K6(32-bit, caches)","8,800,000",1997,AMD,350 nm,162 mm2,"54,000",8800000
F21 (21-bit; includes e.g.video),"15,000",1997,Offete Enterprises,?,?,?,15000
"AVR(8-bit, 40-pin; w/memory)","140,000 (48,000excl. memory[60])",1997,Nordic VLSI/Atmel,?,?,?,140000
"Pentium IIDeschutes (32-bit, large cache)","7,500,000",1998,Intel,250 nm,113 mm2,"66,000",7500000
Alpha 21264EV6 (64-bit),"15,200,000[61]",1998,DEC,350 nm,313.96 mm2,"48,400",15200000
"Alpha 21164PCPCA57 (64-bit, 48 kB cache)","5,700,000",1998,Samsung,280 nm,100.5 mm2,"56,700",5700000
"Hitachi SH-4(32-bit, caches)[62]","3,200,000[63]",1998,Hitachi,250 nm,57.76 mm2,"55,400",3200000
"ARM 9TDMI(32-bit, no cache)","111,000[30]",1999,Acorn,350 nm,4.8 mm2,"23,100",111000
"Pentium IIIKatmai (32-bit, 128-bit SIMD, caches)","9,500,000",1999,Intel,250 nm,128 mm2,"74,000",9500000
"Pentium IIMobile Dixon (32-bit, caches)","27,400,000",1999,Intel,180 nm,180 mm2,"152,000",27400000
"AMD K6-III(32-bit, caches)","21,300,000",1999,AMD,250 nm,118 mm2,"181,000",21300000
"AMD K7(32-bit, caches)","22,000,000",1999,AMD,250 nm,184 mm2,"120,000",22000000
"Gekko(32-bit, large cache)","21,000,000[66]",2000,"IBM,Nintendo",180 nm,43 mm2,"490,000 (check)",21000000
"Pentium IIICoppermine (32-bit, large cache)","21,000,000",2000,Intel,180 nm,80 mm2,"263,000",21000000
"Pentium 4Willamette (32-bit, large cache)","42,000,000",2000,Intel,180 nm,217 mm2,"194,000",42000000
"SPARC64 V(64-bit, large cache)","191,000,000[67]",2001,Fujitsu,130 nm[68],290 mm2,"659,000",191000000
"Pentium IIITualatin (32-bit, large cache)","45,000,000",2001,Intel,130 nm,81 mm2,"556,000",45000000
"Pentium 4Northwood (32-bit, large cache)","55,000,000",2002,Intel,130 nm,145 mm2,"379,000",55000000
"Itanium 2McKinley (64-bit, large cache)","220,000,000",2002,Intel,180 nm,421 mm2,"523,000",220000000
"Alpha 21364(64-bit, 946-pin, SIMD, very large caches)","152,000,000[14]",2003,DEC,180 nm,397 mm2,"383,000",152000000
"AMD K7Barton(32-bit, large cache)","54,300,000",2003,AMD,130 nm,101 mm2,"538,000",54300000
"AMD K8(64-bit, large cache)","105,900,000",2003,AMD,130 nm,193 mm2,"548,700",105900000
Pentium MBanias (32-bit),"77,000,000[69]",2003,Intel,130 nm,83 mm2,"928,000",77000000
Itanium 2Madison 6M (64-bit),"410,000,000",2003,Intel,130 nm,374 mm2,"1,096,000",410000000
PlayStation 2single chip (CPU + GPU),"53,500,000[70]",2003,"Sony, Toshiba",90 nm[72]130 nm[73][74],86 mm²,"622,100",53500000
"Pentium 4Prescott (32-bit, large cache)","112,000,000",2004,Intel,90 nm,110 mm2,"1,018,000",112000000
Pentium MDothan (32-bit),"144,000,000[75]",2004,Intel,90 nm,87 mm2,"1,655,000",144000000
"SPARC64 V+(64-bit, large cache)","400,000,000[76]",2004,Fujitsu,90 nm,294 mm2,"1,360,000",400000000
Itanium 2(64-bit;9MBcache),"592,000,000",2004,Intel,130 nm,432 mm2,"1,370,000",592000000
"Pentium 4Prescott-2M (32-bit, large cache)","169,000,000",2005,Intel,90 nm,143 mm2,"1,182,000",169000000
"Pentium DSmithfield (64-bit, large cache)","228,000,000",2005,Intel,90 nm,206 mm2,"1,107,000",228000000
"Xenon(64-bit, 128-bit SIMD, large cache)","165,000,000",2005,IBM,90 nm,?,?,165000000
"Cell(32-bit, cache)","250,000,000[77]",2005,"Sony, IBM, Toshiba",90 nm,221 mm2,"1,131,000",250000000
"Pentium 4Cedar Mill (32-bit, large cache)","184,000,000",2006,Intel,65 nm,90 mm2,"2,044,000",184000000
"Pentium DPresler (64-bit, large cache)","362,000,000[78]",2006,Intel,65 nm,162 mm2,"2,235,000",362000000
"Core 2 DuoConroe (dual-core 64-bit, large caches)","291,000,000",2006,Intel,65 nm,143 mm2,"2,035,000",291000000
"Dual-coreItanium 2(64-bit,SIMD, large caches)","1,700,000,000[79]",2006,Intel,90 nm,596 mm2,"2,852,000",1700000000
"AMD K10quad-core 2M L3 (64-bit, large caches)","463,000,000[80]",2007,AMD,65 nm,283 mm2,"1,636,000",463000000
"ARM Cortex-A9(32-bit, (optional)SIMD, caches)","26,000,000[81]",2007,ARM,45 nm,31 mm2,"839,000",26000000
"Core 2 DuoWolfdale (dual-core 64-bit,SIMD, caches)","411,000,000",2007,Intel,45 nm,107 mm2,"3,841,000",411000000
"POWER6(64-bit, large caches)","789,000,000",2007,IBM,65 nm,341 mm2,"2,314,000",789000000
"Core 2 DuoAllendale (dual-core 64-bit,SIMD, large caches)","169,000,000",2007,Intel,65 nm,111 mm2,"1,523,000",169000000
Uniphier,"250,000,000[82]",2007,Matsushita,45 nm,?,?,250000000
"SPARC64 VI(64-bit,SIMD, large caches)","540,000,000",2007,Fujitsu,90 nm,421 mm2,"1,283,000",540000000
"Core 2 DuoWolfdale 3M (dual-core 64-bit,SIMD, large caches)","230,000,000",2008,Intel,45 nm,83 mm2,"2,771,000",230000000
"Core i7(quad-core 64-bit,SIMD, large caches)","731,000,000",2008,Intel,45 nm,263 mm2,"2,779,000",731000000
"AMD K10quad-core 6M L3 (64-bit,SIMD, large caches)","758,000,000[80]",2008,AMD,45 nm,258 mm2,"2,938,000",758000000
"Atom(32-bit, large cache)","47,000,000",2008,Intel,45 nm,24 mm2,"1,958,000",47000000
"SPARC64 VII(64-bit,SIMD, large caches)","600,000,000",2008,Fujitsu,65 nm,445 mm2,"1,348,000",600000000
"Six-coreXeon7400 (64-bit,SIMD, large caches)","1,900,000,000",2008,Intel,45 nm,503 mm2,"3,777,000",1900000000
"Six-coreOpteron2400 (64-bit,SIMD, large caches)","904,000,000",2009,AMD,45 nm,346 mm2,"2,613,000",904000000
"SPARC64 VIIIfx(64-bit,SIMD, large caches)","760,000,000[85]",2009,Fujitsu,45 nm,513 mm2,"1,481,000",760000000
"Atom(Pineview) 64-bit, 1-core, 512 kB L2 cache","123,000,000[86]",2010,Intel,45 nm,66 mm²,"1,864,000",123000000
"Atom(Pineview) 64-bit, 2-core, 1 MB L2 cache","176,000,000[87]",2010,Intel,45 nm,87 mm²,"2,023,000",176000000
"SPARC T3(16-core 64-bit,SIMD, large caches)","1,000,000,000[88]",2010,Sun/Oracle,40 nm,377 mm2,"2,653,000",1000000000
Six-coreCore i7(Gulftown),"1,170,000,000",2010,Intel,32 nm,240 mm2,"4,875,000",1170000000
"POWER732M L3 (8-core 64-bit,SIMD, large caches)","1,200,000,000",2010,IBM,45 nm,567 mm2,"2,116,000",1200000000
"Quad-corez196[89](64-bit, very large caches)","1,400,000,000",2010,IBM,45 nm,512 mm2,"2,734,000",1400000000
"Quad-core ItaniumTukwila(64-bit,SIMD, large caches)","2,000,000,000[90]",2010,Intel,65 nm,699 mm2,"2,861,000",2000000000
"XeonNehalem-EX(8-core 64-bit,SIMD, large caches)","2,300,000,000[91]",2010,Intel,45 nm,684 mm2,"3,363,000",2300000000
"SPARC64 IXfx(64-bit,SIMD, large caches)","1,870,000,000[92]",2011,Fujitsu,40 nm,484 mm2,"3,864,000",1870000000
"Quad-core +GPUCore i7(64-bit,SIMD, large caches)","1,160,000,000",2011,Intel,32 nm,216 mm2,"5,370,000",1160000000
"Six-coreCore i7/8-core Xeon E5(Sandy Bridge-E/EP) (64-bit,SIMD, large caches)","2,270,000,000[93]",2011,Intel,32 nm,434 mm2,"5,230,000",2270000000
"XeonWestmere-EX(10-core 64-bit,SIMD, large caches)","2,600,000,000",2011,Intel,32 nm,512 mm2,"5,078,000",2600000000
"Atom""Medfield"" (64-bit)","432,000,000[94]",2012,Intel,32 nm,64 mm2,"6,750,000",432000000
"SPARC64 X(64-bit,SIMD, caches)","2,990,000,000[95]",2012,Fujitsu,28 nm,600 mm2,"4,983,000",2990000000
"AMD Bulldozer(8-core 64-bit,SIMD, caches)","1,200,000,000[96]",2012,AMD,32 nm,315 mm2,"3,810,000",1200000000
"Quad-core + GPUAMD Trinity(64-bit,SIMD, caches)","1,303,000,000",2012,AMD,32 nm,246 mm2,"5,297,000",1303000000
"Quad-core + GPUCore i7 Ivy Bridge(64-bit,SIMD, caches)","1,400,000,000",2012,Intel,22 nm,160 mm2,"8,750,000",1400000000
"POWER7+(8-core 64-bit,SIMD, 80 MB L3 cache)","2,100,000,000",2012,IBM,32 nm,567 mm2,"3,704,000",2100000000
"Six-corezEC12(64-bit,SIMD, large caches)","2,750,000,000",2012,IBM,32 nm,597 mm2,"4,606,000",2750000000
"ItaniumPoulson(8-core 64-bit,SIMD, caches)","3,100,000,000",2012,Intel,32 nm,544 mm2,"5,699,000",3100000000
"Xeon Phi(61-core 32-bit, 512-bitSIMD, caches)","5,000,000,000[97]",2012,Intel,22 nm,720 mm2,"6,944,000",5000000000
"Apple A7(dual-core 64/32-bitARM64, ""mobileSoC"",SIMD, caches)","1,000,000,000",2013,Apple,28 nm,102 mm2,"9,804,000",1000000000
"Six-coreCore i7 Ivy Bridge E(64-bit,SIMD, caches)","1,860,000,000",2013,Intel,22 nm,256 mm2,"7,266,000",1860000000
"POWER8(12-core 64-bit,SIMD, caches)","4,200,000,000",2013,IBM,22 nm,650 mm2,"6,462,000",4200000000
"Xbox Onemain SoC (64-bit,SIMD, caches)","5,000,000,000",2013,"Microsoft, AMD",28 nm,363 mm2,"13,770,000",5000000000
"Quad-core + GPUCore i7 Haswell(64-bit,SIMD, caches)","1,400,000,000[98]",2014,Intel,22 nm,177 mm2,"7,910,000",1400000000
"Apple A8(dual-core 64/32-bit ARM64 ""mobile SoC"",SIMD, caches)","2,000,000,000",2014,Apple,20 nm,89 mm2,"22,470,000",2000000000
"Core i7 Haswell-E(8-core 64-bit,SIMD, caches)","2,600,000,000[99]",2014,Intel,22 nm,355 mm2,"7,324,000",2600000000
"Apple A8X(tri-core 64/32-bit ARM64 ""mobile SoC"",SIMD, caches)","3,000,000,000[100]",2014,Apple,20 nm,128 mm2,"23,440,000",3000000000
"Xeon Ivy Bridge-EX (15-core 64-bit,SIMD, caches)","4,310,000,000[101]",2014,Intel,22 nm,541 mm2,"7,967,000",4310000000
"Xeon Haswell-E5(18-core 64-bit,SIMD, caches)","5,560,000,000[102]",2014,Intel,22 nm,661 mm2,"8,411,000",5560000000
"Quad-core + GPU GT2Core i7 Skylake K(64-bit,SIMD, caches)","1,750,000,000",2015,Intel,14 nm,122 mm2,"14,340,000",1750000000
"Dual-core + GPU IrisCore i7 Broadwell-U(64-bit,SIMD, caches)","1,900,000,000[103]",2015,Intel,14 nm,133 mm2,"14,290,000",1900000000
"Apple A9(dual-core 64/32-bit ARM64 ""mobile SoC"",SIMD, caches)","2,000,000,000+",2015,Apple,14 nm(Samsung),96 mm2(Samsung),"20,800,000+",2000000000
"Apple A9X(dual core 64/32-bit ARM64 ""mobile SoC"",SIMD, caches)","3,000,000,000+",2015,Apple,16 nm,143.9 mm2,"20,800,000+",3000000000
"IBM z13(64-bit, caches)","3,990,000,000",2015,IBM,22 nm,678 mm2,"5,885,000",3990000000
IBM z13 Storage Controller,"7,100,000,000",2015,IBM,22 nm,678 mm2,"10,472,000",7100000000
"SPARCM7 (32-core 64-bit,SIMD, caches)","10,000,000,000[104]",2015,Oracle,20 nm,?,?,10000000000
"Core i7 Broadwell-E(10-core 64-bit,SIMD, caches)","3,200,000,000[105]",2016,Intel,14 nm,246 mm2[106],"13,010,000",3200000000
"Apple A10 Fusion(quad-core 64/32-bit ARM64 ""mobile SoC"",SIMD, caches)","3,300,000,000",2016,Apple,16 nm,125 mm2,"26,400,000",3300000000
"HiSilicon Kirin 960 (octa-core 64/32-bit ARM64 ""mobile SoC"",SIMD, caches)","4,000,000,000[107]",2016,Huawei,16 nm,110.00 mm2,"36,360,000",4000000000
"Xeon Broadwell-E5(22-core 64-bit,SIMD, caches)","7,200,000,000[108]",2016,Intel,14 nm,456 mm2,"15,790,000",7200000000
"Xeon Phi(72-core 64-bit, 512-bitSIMD, caches)","8,000,000,000",2016,Intel,14 nm,683 mm2,"11,710,000",8000000000
"Qualcomm Snapdragon 835(octa-core 64/32-bit ARM64 ""mobile SoC"",SIMD, caches)","3,000,000,000[110][111]",2016,Qualcomm,10 nm,72.3 mm2,"41,490,000",3000000000
"Apple A11 Bionic(hexa-core 64/32-bit ARM64 ""mobile SoC"",SIMD, caches)","4,300,000,000",2017,Apple,10 nm,89.23 mm2,"48,190,000",4300000000
"AMDZenCCX (core complex unit: 4 cores, 8 MB L3 cache)","1,400,000,000[112]",2017,AMD,14 nm(GF 14LPP),44 mm²,"31,800,000",1400000000
"AMD Zeppelin SoCRyzen(64-bit,SIMD, caches)","4,800,000,000[113]",2017,AMD,14 nm,192 mm2,"25,000,000",4800000000
"AMD Ryzen 5 1600Ryzen(64-bit,SIMD, caches)","4,800,000,000[114]",2017,AMD,14 nm,213 mm2,"22,530,000",4800000000
"IBM z14(64-bit,SIMD, caches)","6,100,000,000",2017,IBM,14 nm,696 mm2,"8,764,000",6100000000
IBM z14 Storage Controller(64-bit),"9,700,000,000",2017,IBM,14 nm,696 mm2,"13,940,000",9700000000
"HiSilicon Kirin 970 (octa-core 64/32-bit ARM64 ""mobile SoC"",SIMD, caches)","5,500,000,000[115]",2017,Huawei,10 nm,96.72 mm2,"56,900,000",5500000000
"Xbox One X (Project Scorpio)main SoC (64-bit,SIMD, caches)","7,000,000,000[116]",2017,"Microsoft, AMD",16 nm,360 mm2[116],"19,440,000",7000000000
"Xeon Platinum 8180(28-core 64-bit,SIMD, caches)","8,000,000,000[117]",2017,Intel,14 nm,?,?,8000000000
Xeon (unspecified),"7,100,000,000[118]",2017,Intel,14 nm,672 mm²,"10,570,000",7100000000
"POWER9(64-bit,SIMD, caches)","8,000,000,000",2017,IBM,14 nm,695 mm2,"11,500,000",8000000000
"Freedom U500 Base Platform Chip (E51, 4×U54)RISC-V(64-bit, caches)","250,000,000[119]",2017,SiFive,28 nm,~30 mm2,"8,330,000",250000000
"SPARC64 XII(12-core 64-bit,SIMD, caches)","5,450,000,000[120]",2017,Fujitsu,20 nm,795 mm2,"6,850,000",5450000000
"Apple A10X Fusion(hexa-core 64/32-bit ARM64 ""mobile SoC"",SIMD, caches)","4,300,000,000[121]",2017,Apple,10 nm,96.40 mm2,"44,600,000",4300000000
"Centriq2400 (64/32-bit,SIMD, caches)","18,000,000,000[122]",2017,Qualcomm,10 nm,398 mm2,"45,200,000",18000000000
"AMDEpyc(32-core 64-bit,SIMD, caches)","19,200,000,000",2017,AMD,14 nm,768 mm2,"25,000,000",19200000000
"Qualcomm Snapdragon 845(octa-core 64/32-bit ARM64 ""mobile SoC"",SIMD, caches)","5,300,000,000[123]",2017,Qualcomm,10 nm,94 mm2,"56,400,000",5300000000
"Qualcomm Snapdragon 850(octa-core 64/32-bit ARM64 ""mobile SoC"",SIMD, caches)","5,300,000,000[124]",2017,Qualcomm,10 nm,94 mm2,"56,400,000",5300000000
"HiSilicon Kirin 710 (octa-core ARM64 ""mobile SoC"",SIMD, caches)","5,500,000,000[125]",2018,Huawei,12 nm,?,?,5500000000
"Apple A12 Bionic(hexa-core ARM64 ""mobile SoC"",SIMD, caches)","6,900,000,000[126][127]",2018,Apple,7 nm,83.27 mm2,"82,900,000",6900000000
"HiSilicon Kirin 980 (octa-core ARM64 ""mobile SoC"",SIMD, caches)","6,900,000,000[128]",2018,Huawei,7 nm,74.13 mm2,"93,100,000",6900000000
"Qualcomm Snapdragon 8cx / SCX8180(octa-core ARM64 ""mobile SoC"",SIMD, caches)","8,500,000,000[129]",2018,Qualcomm,7 nm,112 mm2,"75,900,000",8500000000
"Apple A12X Bionic(octa-core 64/32-bit ARM64 ""mobile SoC"",SIMD, caches)","10,000,000,000[130]",2018,Apple,7 nm,122 mm2,"82,000,000",10000000000
"FujitsuA64FX (64/32-bit,SIMD, caches)","8,786,000,000[131]",2018,Fujitsu,7 nm,?,?,8786000000
TegraXavier SoC (64/32-bit),"9,000,000,000[133]",2018,Nvidia,12 nm,350 mm2,"25,700,000",9000000000
"Qualcomm Snapdragon 855(octa-core 64/32-bit ARM64 ""mobile SoC"",SIMD, caches)","6,700,000,000[134]",2018,Qualcomm,7 nm,73 mm²,"91,800,000",6700000000
AMDZen 2core (0.5 MB L2 + 4 MB L3 cache),"475,000,000[135]",2019,AMD,7 nm,7.83 mm²,"60,664,000",475000000
"AMDZen 2CCX (core complex: 4 cores, 16 MB L3 cache)","1,900,000,000[135]",2019,AMD,7 nm,31.32 mm²,"60,664,000",1900000000
"AMDZen 2CCD (core complex die: 8 cores, 32 MB L3 cache)","3,800,000,000[135]",2019,AMD,7 nm,74 mm²,"51,350,000",3800000000
AMDZen 2client I/O die,"2,090,000,000[135]",2019,AMD,12 nm,125 mm²,"16,720,000",2090000000
AMDZen 2server I/O die,"8,340,000,000[135]",2019,AMD,12 nm,416 mm²,"20,050,000",8340000000
AMDZen 2Renoir die,"9,800,000,000[135]",2019,AMD,7 nm,156 mm²,"62,820,000",9800000000
"AMDRyzen7 3700X (64-bit,SIMD, caches, I/O die)","5,990,000,000[136][e]",2019,AMD,7 & 12 nm(TSMC),199(74+125) mm2,"30,100,000",5990000000
HiSilicon Kirin 990 4G,"8,000,000,000[137]",2019,Huawei,7 nm,90.00 mm2,"89,000,000",8000000000
"Apple A13(hexa-core 64-bit ARM64 ""mobile SoC"",SIMD, caches)","8,500,000,000[138][139]",2019,Apple,7 nm,98.48 mm2,"86,300,000",8500000000
"IBM z15 CP chip(12 cores, 256 MB L3 cache)","9,200,000,000[140]",2019,IBM,14 nm,696 mm2,"13,220,000",9200000000
IBM z15 SC chip(960 MB L4 cache),"12,200,000,000",2019,IBM,14 nm,696 mm2,"17,530,000",12200000000
"AMDRyzen9 3900X (64-bit,SIMD, caches, I/O die)","9,890,000,000[141][142]",2019,AMD,7 & 12 nm(TSMC),273 mm2,"36,230,000",9890000000
HiSilicon Kirin 990 5G,"10,300,000,000[143]",2019,Huawei,7 nm,113.31 mm2,"90,900,000",10300000000
"AWS Graviton2 (64-bit, 64-core ARM-based,SIMD, caches)[144][145]","30,000,000,000",2019,Amazon,7 nm,?,?,30000000000
"AMDEpycRome (64-bit,SIMD, caches)","39,540,000,000[141][142]",2019,AMD,7 & 12 nm(TSMC),"1,008 mm2","39,226,000",39540000000
"Qualcomm Snapdragon 865(octa-core 64/32-bit ARM64 ""mobile SoC"",SIMD, caches)","10,300,000,000[146]",2019,Qualcomm,7 nm,83.54 mm2[147],"123,300,000",10300000000
"TI Jacinto TDA4VM (ARM A72, DSP, SRAM)","3,500,000,000[148]",2020,Texas Instruments,16 nm,?,?,3500000000
"Apple A14 Bionic(hexa-core 64-bit ARM64 ""mobile SoC"",SIMD, caches)","11,800,000,000[149]",2020,Apple,5 nm,88 mm2,"134,100,000",11800000000
"Apple M1(octa-core 64-bit ARM64 SoC,SIMD, caches)","16,000,000,000[150]",2020,Apple,5 nm,119 mm2,"134,500,000",16000000000
HiSilicon Kirin 9000s,"9,510,000,000[151]",2023,Huawei,7 nm,107 mm2,"107,690,000",9510000000
HiSilicon Kirin 9000,"15,300,000,000[152][153]",2020,Huawei,5 nm,114 mm2,"134,200,000",15300000000
"AMDZen 3CCX (core complex unit: 8 cores, 32 MB L3 cache)","4,080,000,000[154]",2020,AMD,7 nm,68 mm²,"60,000,000",4080000000
AMDZen 3CCD (core complex die),"4,150,000,000[154]",2020,AMD,7 nm,81 mm²,"51,230,000",4150000000
"Core 11th genRocket Lake(8-core 64-bit,SIMD, large caches)","6,000,000,000+[155]",2021,Intel,14 nm +++14 nm,276 mm2[156],"37,500,000 or 21,800,000+[157]",6000000000
"AMD Ryzen 7 5800H(64-bit,SIMD, caches, I/O and GPU)","10,700,000,000[158]",2021,AMD,7 nm,180 mm2,"59,440,000",10700000000
Apple A15,"15,000,000,000[160][161]",2021,Apple,5 nm,107.68 mm2,"139,300,000",15000000000
Apple A17,"19,000,000,000[162]",2023,Apple,3 nm,103.8 mm²,"183,044,315",19000000000
"Apple M1 Pro(10-core, 64-bit)","33,700,000,000[163]",2021,Apple,5 nm,245 mm2[164],"137,600,000",33700000000
"Apple M1 Max(10-core, 64-bit)","57,000,000,000[165][163]",2021,Apple,5 nm,420.2 mm2[166],"135,600,000",57000000000
Power10dual-chip module (30 SMT8 cores or 60 SMT4 cores),"36,000,000,000[167]",2021,IBM,7 nm,"1,204 mm2","29,900,000",36000000000
Dimensity 9000(ARM64 SoC),"15,300,000,000[168][169]",2021,Mediatek,4 nm(TSMC N4),?,?,15300000000
"Apple M1 Ultra(dual-chip module, 2×10 cores)","114,000,000,000[170][171]",2022,Apple,5 nm,840.5 mm2[166],"135,600,000",114000000000
"IBM Telumdual-chip module (2×8 cores, 2×256 MB cache)","45,000,000,000[173][174]",2022,IBM,7 nm (Samsung),"1,060 mm2","42,450,000",45000000000
"Apple M2(deca-core 64-bit ARM64 SoC,SIMD, caches)","20,000,000,000[175]",2022,Apple,5 nm,?,?,20000000000
"Apple M3(octa-core 64-bit ARM64 SoC,SIMD, caches)","25,000,000,000[176]",2023,Apple,3 nm,?,?,25000000000
"Apple M3 Pro(dodeca-core 64-bit ARM64 SoC,SIMD, caches)","37,000,000,000[176]",2023,Apple,3 nm,?,?,37000000000
"Apple M3 Max(hexadeca-core 64-bit ARM64 SoC,SIMD, caches)","92,000,000,000[176]",2023,Apple,3 nm,?,?,92000000000
Apple A16(ARM64 SoC),"16,000,000,000[177][178][179]",2022,Apple,4 nm,?,?,16000000000
Dimensity 9200(ARM64 SoC),"17,000,000,000[180][181][182]",2022,Mediatek,4 nm(TSMC N4P),?,?,17000000000
"Qualcomm Snapdragon 8 Gen 2(octa-core ARM64 ""mobile SoC"",SIMD, caches)","16,000,000,000",2022,Qualcomm,4 nm,268 mm2,"59,701,492",16000000000
AMDEPYC Genoa (4th gen/9004 series)13-chip module (up to 96 cores and 384 MB (L3) + 96 MB (L2) cache)[183],"90,000,000,000[184][185][186]",2022,AMD,5 nm (CCD)6 nm (IOD),"1,263.34 mm²12×72.225 (CCD)396.64 (IOD)[187][188]","71,240,000",90000000000
"Apple M2 Pro(12-core 64-bit ARM64 SoC,SIMD, caches)","40,000,000,000[191]",2023,Apple,5 nm,?,?,40000000000
"Apple M2 Max(12-core 64-bit ARM64 SoC,SIMD, caches)","67,000,000,000[191]",2023,Apple,5 nm,?,?,67000000000
Apple M2 Ultra(two M2 Max dies),"134,000,000,000[7]",2023,Apple,5 nm,?,?,134000000000
AMDEPYC Bergamo (4th gen/97X4 series)9-chip module (up to 128 cores and 256 MB (L3) + 128 MB (L2) cache),"82,000,000,000[192]",2023,AMD,5 nm (CCD)6 nm (IOD),?,?,82000000000
