outputBuffer.v,verilog,xil_defaultlib,../../../../project_5.srcs/sources_1/ip/outputBuffer/sim/outputBuffer.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
