/*
 * for TCSS 372 Spring 2017
 *
 * by Mike Nickels and Carter
 *
 * cpu.c
 * Simulates an LC-3 CPU.
 */

#include "cpu.h"

unsigned short memory[MEMORY_SIZE];

int controller(CPU_p cpu) {

    unsigned int state;
    unsigned int ben, op2;
    ben = 0;
    op2 = 0;
    state = FETCH;

	for (;;) {
        switch (state) {
            case FETCH: // microstates 18, 33, 35 in the book
                printf("Here in FETCH\n");
                // get memory[PC] into IR - memory is a global array

                cpu->mar = cpu->pc;// PC TO MAR

                cpu ->mdr = memory[cpu->mar];// MAR TO MDR

                cpu->ir.ir = cpu->mdr;// MDR TO IR

                cpu->pc += 1;

                printf("contents of IR = %04X\n", cpu->ir.ir);

               state = DECODE;
                break;
            case DECODE: // microstate 32

                // get the fields out of the IR
                parseIR(cpu->ir);

                if (cpu->alu.R == 0) {
                    ben |= (BIT_1 & (cpu->ir.rd & BIT_1)) >> 1;
                } else if (cpu->alu.R & BIT_15 == 0) {
                    ben |= (BIT_0 & (cpu->ir.rd & BIT_0));
                } else {
                    ben |= (BIT_2 & (cpu->ir.rd & BIT_2)) >> 2;
                }

                switch (cpu->ir.opcode) {
                    case AND_OPCODE:
                    case ADD_OPCODE:
                        if (cpu->ir.immed6 & BIT_5) {
                            op2 = sext5(cpu->ir.immed6);
                        } else {
                            op2 = cpu->ir.rs2;
                        }
                        break;
                }


                state = EVAL_ADDR;
                break;
            case EVAL_ADDR: // Look at the LD instruction to see microstate 2 example

                switch (cpu->ir.opcode) {

                             case ST_OPCODE:
                             case LD_OPCODE:
                                cpu->mar =  cpu->pc + sext9(cpu->ir.off9); // state 2,3,10,11
                                   state = FETCH_OP;
                                   break;

                            case BR_OPCODE:
                               cpu->pc =  cpu->pc + sext9(cpu->ir.off9); // state 22
                               state = FETCH; // need to go back to fetch
                               break;

                             case TRAP_OPCODE:
                               cpu->mar = zext(cpu->ir.trapvector); //state 15
                              state = FETCH_OP;
                        break;
                }

                // different opcodes require different handling
                // compute effective address, e.g. add sext(immed7) to register

              //  state = FETCH_OP;
                break;
            case FETCH_OP: // Look at ST. Microstate 23   example of getting a value out of a register
                switch (cpu->ir.opcode) {

                      case ADD_OPCODE:
                      case AND_OPCODE:
                          cpu->alu.B = op2;
                          cpu->alu.A = cpu->ir.rs1;
                          break;
                    case NOT_OPCODE:
                        cpu->alu.A = cpu->ir.rs1;
                        break;

                     case ST_OPCODE:
                         cpu->mdr = cpu->reg_file[cpu->ir.rd];  //state 23
                           break;
                     case LD_OPCODE:
                        cpu->mdr = memory[cpu->mar]; // state 25
                            break;
                            case TRAP_OPCODE:
                                cpu->mdr = memory[cpu->mar];
                                cpu->reg_file[6] = cpu->pc; // pc to reg 7
                                //state 28
                        break;

                    // get operands out of registers into A, B of ALU
                    // or get memory for load instr.
                }
                state = EXECUTE;
                break;
            case EXECUTE: // Note that ST does not have an execute microstate
                switch (cpu->ir.opcode) {

                            case ADD_OPCODE:
                                 cpu->alu.R = cpu->alu.A + cpu->alu.B;
                                 break;
                            case AND_OPCODE:
                                cpu->alu.R = cpu->ir.rs1 & op2;
                                  break;
                            case NOT_OPCODE:
                               cpu->alu.R = ~cpu->alu.A;
                                 break;
                                case TRAP_OPCODE:
                                    cpu->pc = cpu->mdr;
                                //state 30
                        break;


                    // do what the opcode is for, e.g. ADD

                    // in case of TRAP: call trap(int trap_vector) routine, see below for TRAP x25 (HALT)
                }
                state = STORE;
                break;
            case STORE: // Look at ST. Microstate 16        and37?i s the store to memory
                switch (cpu->ir.opcode) {

                        case AND_OPCODE:
                             cpu->reg_file[cpu->ir.rd] = cpu->alu.R;
                            break;
                        case ADD_OPCODE:
                            cpu->reg_file[cpu->ir.rd] = cpu->alu.R;
                            break;
                        case ST_OPCODE:
                            memory[cpu->mar] =  cpu->mdr; //    state 16
                            break;
                        case LD_OPCODE:
                            cpu->reg_file[cpu->ir.rd] = cpu->mdr; // state 27
                            break;
                        case NOT_OPCODE:
                            cpu->reg_file[cpu->ir.rd] = cpu->alu.R;
                        break;
                    // write back to register or store MDR into memory
                }
                // do any clean up here in prep for the next complete cycle
                state = FETCH;
                break;
		}
        int i;
        for (i = 0; i < REGISTER_FILE_SIZE; i++) {
            printf("R[%d]=%4X", i, cpu->reg_file[i]);
        }
	}
}

int main(int argc, char* argv[]) {
	char* temp;
	memory[0] = strtol(argv[1], &temp, 16);
	printf("memory[0]: %4X = %d", memory[0], memory[0]);

    CPU_p cpu = malloc(sizeof(CPU_s));
    cpu->pc = 0;

    // initialize registers with data for testing
    cpu->reg_file[0] = 0xF;
    cpu->reg_file[1] = 0x1D;
    cpu->reg_file[2] = 0x0;
    cpu->reg_file[3] = 0xAA;

    controller(cpu);
}

unsigned short parseIR(INST_REG_s ir) {
    unsigned short mask = 3584 ;//  0b0000 1110 0000 0000
    unsigned short temp = 0; // to store masking result


    ir.opcode = ir.ir >>12;

    temp = mask & ir.ir;
    ir.rd = temp >> 9;

    mask = mask >> 3; // mask is 0b0000 0001 1100 0000
    temp = mask & ir.ir;
    ir.rs1 = temp >> 6;

    mask = mask >> 3; // mask is 0b0000 0000 0011 1000
    temp = mask & ir.ir;
    ir.rs2 = temp >> 3;

    mask =0x3F; //                0b0000 0000 0011 1111
    ir.immed6 = mask & ir.ir;

    mask = 0x1FF; //
    ir.off9 = mask & ir.ir;

     mask = 0xFF; //
    ir.trapvector = mask & ir.ir;



}
unsigned short sext5(unsigned short immed5) {
    unsigned short sext;
    sext = immed5 & IMMED_5_MASK;
    if (immed5 & BIT_4) {
        sext |= SEXT_5_MASK;
    }
    return sext;
}
unsigned short sext9(unsigned short immed9) {
    unsigned short sext;
    sext = immed9 & IMMED_9_MASK;
    if (immed9 & BIT_8) {
        sext |= SEXT_9_MASK;
    }
    return sext;
}
unsigned short zext(unsigned short trapvector) {
    return trapvector;
}