# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 29
attribute \cells_not_processed 1
attribute \src "dut.sv:7.1-16.10"
module \pcktest1
  attribute \src "dut.sv:8.19-8.22"
  wire input 1 \clk
  attribute \src "dut.sv:9.29-9.31"
  attribute \packed_elem_width 8
  attribute \packed_outer_left 0
  attribute \packed_outer_right 3
  wire width 32 input 2 \in
  attribute \src "dut.sv:10.24-10.26"
  wire width 2 input 3 \ix
  attribute \src "dut.sv:11.19-11.22"
  wire width 8 output 4 \out
  wire width 32 $auto$expression.cpp:3161:import_bit_select$2
  wire width 32 $auto$expression.cpp:3174:import_bit_select$4
  wire width 8 $auto$expression.cpp:3210:import_bit_select$6
  attribute \src "dut.sv:14.19-14.21"
  cell $sub $sub$dut.sv:14$3
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A 3
    connect \B { 30'000000000000000000000000000000 \ix }
    connect \Y $auto$expression.cpp:3161:import_bit_select$2
  end
  attribute \src "dut.sv:14.19-14.21"
  cell $mul $mul$dut.sv:14$5
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $auto$expression.cpp:3161:import_bit_select$2
    connect \B 8
    connect \Y $auto$expression.cpp:3174:import_bit_select$4
  end
  attribute \src "dut.sv:14.19-14.21"
  cell $shiftx $shiftx$dut.sv:14$7
    parameter \A_SIGNED 0
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 8
    connect \A \in
    connect \B $auto$expression.cpp:3174:import_bit_select$4
    connect \Y $auto$expression.cpp:3210:import_bit_select$6
  end
  attribute \src "dut.sv:13.5-15.8"
  attribute \always_ff 1
  process $proc$dut.sv:13$1
    sync posedge \clk
      update \out $auto$expression.cpp:3210:import_bit_select$6
  end
end
attribute \cells_not_processed 1
attribute \src "dut.sv:18.1-27.10"
module \pcktest2
  attribute \src "dut.sv:19.19-19.22"
  wire input 1 \clk
  attribute \src "dut.sv:20.25-20.27"
  attribute \packed_elem_width 8
  attribute \packed_outer_left 0
  attribute \packed_outer_right 3
  wire width 32 input 2 \in
  attribute \src "dut.sv:21.24-21.26"
  wire width 2 input 3 \ix
  attribute \src "dut.sv:22.19-22.22"
  wire width 8 output 4 \out
  wire width 32 $auto$expression.cpp:3161:import_bit_select$9
  wire width 32 $auto$expression.cpp:3174:import_bit_select$11
  wire width 8 $auto$expression.cpp:3210:import_bit_select$13
  attribute \src "dut.sv:25.19-25.21"
  cell $sub $sub$dut.sv:25$10
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A 3
    connect \B { 30'000000000000000000000000000000 \ix }
    connect \Y $auto$expression.cpp:3161:import_bit_select$9
  end
  attribute \src "dut.sv:25.19-25.21"
  cell $mul $mul$dut.sv:25$12
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $auto$expression.cpp:3161:import_bit_select$9
    connect \B 8
    connect \Y $auto$expression.cpp:3174:import_bit_select$11
  end
  attribute \src "dut.sv:25.19-25.21"
  cell $shiftx $shiftx$dut.sv:25$14
    parameter \A_SIGNED 0
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 8
    connect \A \in
    connect \B $auto$expression.cpp:3174:import_bit_select$11
    connect \Y $auto$expression.cpp:3210:import_bit_select$13
  end
  attribute \src "dut.sv:24.5-26.8"
  attribute \always_ff 1
  process $proc$dut.sv:24$8
    sync posedge \clk
      update \out $auto$expression.cpp:3210:import_bit_select$13
  end
end
attribute \cells_not_processed 1
attribute \src "dut.sv:29.1-38.10"
module \pcktest3
  attribute \src "dut.sv:30.19-30.22"
  wire input 1 \clk
  attribute \src "dut.sv:31.22-31.24"
  attribute \packed_elem_width 8
  attribute \packed_outer_left 0
  attribute \packed_outer_right 3
  wire width 32 input 2 \in
  attribute \src "dut.sv:32.24-32.26"
  wire width 2 input 3 \ix
  attribute \src "dut.sv:33.19-33.22"
  wire width 8 output 4 \out
  wire width 32 $auto$expression.cpp:3161:import_bit_select$16
  wire width 32 $auto$expression.cpp:3174:import_bit_select$18
  wire width 8 $auto$expression.cpp:3210:import_bit_select$20
  attribute \src "dut.sv:36.19-36.21"
  cell $sub $sub$dut.sv:36$17
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A 3
    connect \B { 30'000000000000000000000000000000 \ix }
    connect \Y $auto$expression.cpp:3161:import_bit_select$16
  end
  attribute \src "dut.sv:36.19-36.21"
  cell $mul $mul$dut.sv:36$19
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $auto$expression.cpp:3161:import_bit_select$16
    connect \B 8
    connect \Y $auto$expression.cpp:3174:import_bit_select$18
  end
  attribute \src "dut.sv:36.19-36.21"
  cell $shiftx $shiftx$dut.sv:36$21
    parameter \A_SIGNED 0
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 8
    connect \A \in
    connect \B $auto$expression.cpp:3174:import_bit_select$18
    connect \Y $auto$expression.cpp:3210:import_bit_select$20
  end
  attribute \src "dut.sv:35.5-37.8"
  attribute \always_ff 1
  process $proc$dut.sv:35$15
    sync posedge \clk
      update \out $auto$expression.cpp:3210:import_bit_select$20
  end
end
attribute \cells_not_processed 1
attribute \src "dut.sv:40.1-49.10"
module \pcktest4
  attribute \src "dut.sv:41.19-41.22"
  wire input 1 \clk
  attribute \src "dut.sv:42.23-42.25"
  attribute \packed_elem_width 8
  attribute \packed_outer_left 0
  attribute \packed_outer_right 3
  wire width 32 input 2 \in
  attribute \src "dut.sv:43.24-43.26"
  wire width 2 input 3 \ix
  attribute \src "dut.sv:44.19-44.22"
  wire width 8 output 4 \out
  wire width 32 $auto$expression.cpp:3161:import_bit_select$23
  wire width 32 $auto$expression.cpp:3174:import_bit_select$25
  wire width 8 $auto$expression.cpp:3210:import_bit_select$27
  attribute \src "dut.sv:47.19-47.21"
  cell $sub $sub$dut.sv:47$24
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A 3
    connect \B { 30'000000000000000000000000000000 \ix }
    connect \Y $auto$expression.cpp:3161:import_bit_select$23
  end
  attribute \src "dut.sv:47.19-47.21"
  cell $mul $mul$dut.sv:47$26
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $auto$expression.cpp:3161:import_bit_select$23
    connect \B 8
    connect \Y $auto$expression.cpp:3174:import_bit_select$25
  end
  attribute \src "dut.sv:47.19-47.21"
  cell $shiftx $shiftx$dut.sv:47$28
    parameter \A_SIGNED 0
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 8
    connect \A \in
    connect \B $auto$expression.cpp:3174:import_bit_select$25
    connect \Y $auto$expression.cpp:3210:import_bit_select$27
  end
  attribute \src "dut.sv:46.5-48.8"
  attribute \always_ff 1
  process $proc$dut.sv:46$22
    sync posedge \clk
      update \out $auto$expression.cpp:3210:import_bit_select$27
  end
end
