// Seed: 2742079714
module module_0 (
    input wor id_0,
    input wire id_1
    , id_7,
    input uwire id_2,
    output supply1 id_3,
    output wand id_4,
    output wor id_5
);
  always if (1 == 1) {id_7, -1} <= -1;
endmodule
module module_1 (
    input  wand  id_0,
    input  uwire id_1,
    output tri1  id_2,
    output logic id_3
);
  logic [1 : -1  &  -1] id_5;
  ;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.id_5 = 0;
  always @(posedge 1'b0, posedge id_0) id_3 <= 1'b0 == id_1;
endmodule
