// Seed: 3528658806
module module_0 (
    output supply1 id_0,
    input supply0 id_1,
    output wire id_2,
    output supply1 id_3,
    input supply0 id_4,
    output tri1 id_5,
    output uwire id_6,
    input wor id_7,
    output tri1 id_8
);
  assign id_0 = 1;
  wire id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18;
  timeunit 1ps;
endmodule
module module_1 #(
    parameter id_0 = 32'd90,
    parameter id_4 = 32'd82,
    parameter id_5 = 32'd40
) (
    input supply1 _id_0,
    output wire id_1,
    input tri0 id_2,
    input tri1 id_3,
    input uwire _id_4,
    output wire _id_5,
    output wor id_6,
    output wor id_7
);
  wire [id_0 : id_4] id_9;
  assign id_6 = id_4;
  logic [1 : id_5  !=?  -1] id_10;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_7,
      id_1,
      id_3,
      id_1,
      id_7,
      id_3,
      id_1
  );
  wire id_11;
  wire id_12;
endmodule
