Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: ALU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ALU.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ALU"
Output Format                      : NGC
Target Device                      : xc3s50-4-tq144

---- Source Options
Top Module Name                    : ALU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/GIT/Pracs_Microprocesadores/VHDL/Practica2/ALU.vhd" in Library work.
Entity <alu> compiled.
Entity <alu> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ALU> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ALU> in library <work> (Architecture <behavioral>).
Entity <ALU> analyzed. Unit <ALU> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ALU>.
    Related source file is "D:/GIT/Pracs_Microprocesadores/VHDL/Practica2/ALU.vhd".
WARNING:Xst:1306 - Output <RESULTADO> is never assigned.
WARNING:Xst:1306 - Output <SIGNO> is never assigned.
WARNING:Xst:1306 - Output <CERO> is never assigned.
    Found 32x2-bit ROM for signal <TipoOP>.
    Found 8-bit register for signal <LEDs>.
    Found 2-bit register for signal <TipoOP_out>.
    Found 8-bit register for signal <DatoA>.
    Found 8-bit register for signal <DatoB>.
    Found 5-bit register for signal <OP>.
    Found 8-bit addsub for signal <SALIDA_ALU$addsub0000>.
    Found 8-bit xor2 for signal <SALIDA_ALU$xor0000> created at line 125.
    Summary:
	inferred   1 ROM(s).
	inferred  31 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <ALU> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 32x2-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 8-bit addsub                                          : 1
# Registers                                            : 5
 2-bit register                                        : 1
 5-bit register                                        : 1
 8-bit register                                        : 3
# Xors                                                 : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 32x2-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 8-bit addsub                                          : 1
# Registers                                            : 31
 Flip-Flops                                            : 31
# Xors                                                 : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ALU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ALU, actual ratio is 7.
FlipFlop OP_3 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop OP_3 connected to a primary input has been replicated
FlipFlop OP_4 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop OP_4 connected to a primary input has been replicated
FlipFlop DatoB_7 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop DatoB_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop DatoB_5 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop DatoB_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop DatoB_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop DatoB_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop DatoB_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop DatoB_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop DatoA_7 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop DatoA_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop DatoA_5 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop DatoA_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop DatoA_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop DatoA_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop DatoA_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop DatoA_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 49
 Flip-Flops                                            : 49

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ALU.ngr
Top Level Output File Name         : ALU
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 60

Cell Usage :
# BELS                             : 103
#      LUT2                        : 1
#      LUT2_L                      : 2
#      LUT3                        : 13
#      LUT3_D                      : 3
#      LUT3_L                      : 8
#      LUT4                        : 47
#      LUT4_D                      : 3
#      LUT4_L                      : 10
#      MUXCY                       : 7
#      MUXF5                       : 1
#      XORCY                       : 8
# FlipFlops/Latches                : 49
#      FD                          : 2
#      FDC                         : 39
#      FDE                         : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 48
#      IBUF                        : 22
#      OBUF                        : 26
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50tq144-4 

 Number of Slices:                       46  out of    768     5%  
 Number of Slice Flip Flops:             33  out of   1536     2%  
 Number of 4 input LUTs:                 87  out of   1536     5%  
 Number of IOs:                          60
 Number of bonded IOBs:                  49  out of     97    50%  
    IOB Flip Flops:                      16
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 49    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 39    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.441ns (Maximum Frequency: 105.921MHz)
   Minimum input arrival time before clock: 1.901ns
   Maximum output required time after clock: 7.165ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 9.441ns (frequency: 105.921MHz)
  Total number of paths / destination ports: 1228 / 18
-------------------------------------------------------------------------
Delay:               9.441ns (Levels of Logic = 11)
  Source:            OP_1 (FF)
  Destination:       LEDs_7 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: OP_1 to LEDs_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             24   0.720   1.865  OP_1 (OP_1)
     LUT3_D:I2->O          6   0.551   1.029  SALIDA_ALU_mux0000<0>1_SW0 (N39)
     LUT4:I3->O            1   0.551   0.827  SALIDA_ALU_mux0000<1>1 (SALIDA_ALU_mux0000<1>)
     LUT4:I3->O            1   0.551   0.000  Maddsub_SALIDA_ALU_addsub0000_lut<1> (Maddsub_SALIDA_ALU_addsub0000_lut<1>)
     MUXCY:S->O            1   0.500   0.000  Maddsub_SALIDA_ALU_addsub0000_cy<1> (Maddsub_SALIDA_ALU_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_SALIDA_ALU_addsub0000_cy<2> (Maddsub_SALIDA_ALU_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_SALIDA_ALU_addsub0000_cy<3> (Maddsub_SALIDA_ALU_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_SALIDA_ALU_addsub0000_cy<4> (Maddsub_SALIDA_ALU_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_SALIDA_ALU_addsub0000_cy<5> (Maddsub_SALIDA_ALU_addsub0000_cy<5>)
     MUXCY:CI->O           0   0.064   0.000  Maddsub_SALIDA_ALU_addsub0000_cy<6> (Maddsub_SALIDA_ALU_addsub0000_cy<6>)
     XORCY:CI->O           1   0.904   0.869  Maddsub_SALIDA_ALU_addsub0000_xor<7> (SALIDA_ALU_addsub0000<7>)
     LUT3:I2->O            1   0.551   0.000  SALIDA_ALU<7>67 (SALIDA_ALU<7>)
     FDE:D                     0.203          LEDs_7
    ----------------------------------------
    Total                      9.441ns (4.851ns logic, 4.590ns route)
                                       (51.4% logic, 48.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 39 / 39
-------------------------------------------------------------------------
Offset:              1.901ns (Levels of Logic = 1)
  Source:            A_in<0> (PAD)
  Destination:       DatoA_0 (FF)
  Destination Clock: clk rising

  Data Path: A_in<0> to DatoA_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.821   0.877  A_in_0_IBUF (A_in_0_IBUF)
     FDC:D                     0.203          DatoA_0
    ----------------------------------------
    Total                      1.901ns (1.024ns logic, 0.877ns route)
                                       (53.9% logic, 46.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 26 / 26
-------------------------------------------------------------------------
Offset:              7.165ns (Levels of Logic = 1)
  Source:            DatoB_7_1 (FF)
  Destination:       B_out<7> (PAD)
  Source Clock:      clk rising

  Data Path: DatoB_7_1 to B_out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.720   0.801  DatoB_7_1 (DatoB_7_1)
     OBUF:I->O                 5.644          B_out_7_OBUF (B_out<7>)
    ----------------------------------------
    Total                      7.165ns (6.364ns logic, 0.801ns route)
                                       (88.8% logic, 11.2% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.55 secs
 
--> 

Total memory usage is 4550448 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    3 (   0 filtered)

