
*** Running vivado
    with args -log TETRIS.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TETRIS.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source TETRIS.tcl -notrace
Command: synth_design -top TETRIS -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11648 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 408.723 ; gain = 96.398
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TETRIS' [C:/Users/dppel/Projects/CPE 487/tetris_ex/tetris_ex.srcs/sources_1/new/tetris.vhd:20]
INFO: [Synth 8-3491] module 'CLOCK_GENERATOR' declared at 'C:/Users/dppel/Projects/CPE 487/tetris_ex/tetris_ex.srcs/sources_1/new/clock_generator.vhd:4' bound to instance 'U1' of component 'CLOCK_GENERATOR' [C:/Users/dppel/Projects/CPE 487/tetris_ex/tetris_ex.srcs/sources_1/new/tetris.vhd:177]
INFO: [Synth 8-638] synthesizing module 'CLOCK_GENERATOR' [C:/Users/dppel/Projects/CPE 487/tetris_ex/tetris_ex.srcs/sources_1/new/clock_generator.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'CLOCK_GENERATOR' (1#1) [C:/Users/dppel/Projects/CPE 487/tetris_ex/tetris_ex.srcs/sources_1/new/clock_generator.vhd:13]
INFO: [Synth 8-3491] module 'VGA_CONTROLLER' declared at 'C:/Users/dppel/Projects/CPE 487/tetris_ex/tetris_ex.srcs/sources_1/new/vga_controller.vhd:5' bound to instance 'U2' of component 'VGA_CONTROLLER' [C:/Users/dppel/Projects/CPE 487/tetris_ex/tetris_ex.srcs/sources_1/new/tetris.vhd:185]
INFO: [Synth 8-638] synthesizing module 'VGA_CONTROLLER' [C:/Users/dppel/Projects/CPE 487/tetris_ex/tetris_ex.srcs/sources_1/new/vga_controller.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'VGA_CONTROLLER' (2#1) [C:/Users/dppel/Projects/CPE 487/tetris_ex/tetris_ex.srcs/sources_1/new/vga_controller.vhd:17]
INFO: [Synth 8-3491] module 'IMAGE_SOURCE' declared at 'C:/Users/dppel/Projects/CPE 487/tetris_ex/tetris_ex.srcs/sources_1/new/image_source.vhd:7' bound to instance 'U3' of component 'IMAGE_SOURCE' [C:/Users/dppel/Projects/CPE 487/tetris_ex/tetris_ex.srcs/sources_1/new/tetris.vhd:196]
INFO: [Synth 8-638] synthesizing module 'IMAGE_SOURCE' [C:/Users/dppel/Projects/CPE 487/tetris_ex/tetris_ex.srcs/sources_1/new/image_source.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'IMAGE_SOURCE' (3#1) [C:/Users/dppel/Projects/CPE 487/tetris_ex/tetris_ex.srcs/sources_1/new/image_source.vhd:28]
INFO: [Synth 8-3491] module 'TETRIS_DATA' declared at 'C:/Users/dppel/Projects/CPE 487/tetris_ex/tetris_ex.srcs/sources_1/new/tetris_data.vhd:4' bound to instance 'U4' of component 'TETRIS_DATA' [C:/Users/dppel/Projects/CPE 487/tetris_ex/tetris_ex.srcs/sources_1/new/tetris.vhd:216]
INFO: [Synth 8-638] synthesizing module 'TETRIS_DATA' [C:/Users/dppel/Projects/CPE 487/tetris_ex/tetris_ex.srcs/sources_1/new/tetris_data.vhd:35]
WARNING: [Synth 8-6014] Unused sequential element line_complete_var_reg was removed.  [C:/Users/dppel/Projects/CPE 487/tetris_ex/tetris_ex.srcs/sources_1/new/tetris_data.vhd:265]
INFO: [Synth 8-256] done synthesizing module 'TETRIS_DATA' (4#1) [C:/Users/dppel/Projects/CPE 487/tetris_ex/tetris_ex.srcs/sources_1/new/tetris_data.vhd:35]
INFO: [Synth 8-3491] module 'TETRIS_CONTROLLER' declared at 'C:/Users/dppel/Projects/CPE 487/tetris_ex/tetris_ex.srcs/sources_1/new/tetris_controller.vhd:5' bound to instance 'U5' of component 'TETRIS_CONTROLLER' [C:/Users/dppel/Projects/CPE 487/tetris_ex/tetris_ex.srcs/sources_1/new/tetris.vhd:245]
INFO: [Synth 8-638] synthesizing module 'TETRIS_CONTROLLER' [C:/Users/dppel/Projects/CPE 487/tetris_ex/tetris_ex.srcs/sources_1/new/tetris_controller.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'TETRIS_CONTROLLER' (5#1) [C:/Users/dppel/Projects/CPE 487/tetris_ex/tetris_ex.srcs/sources_1/new/tetris_controller.vhd:42]
INFO: [Synth 8-3491] module 'RAND_NUM_GEN' declared at 'C:/Users/dppel/Projects/CPE 487/tetris_ex/tetris_ex.srcs/sources_1/new/rand_num_gen.vhd:6' bound to instance 'U6' of component 'RAND_NUM_GEN' [C:/Users/dppel/Projects/CPE 487/tetris_ex/tetris_ex.srcs/sources_1/new/tetris.vhd:280]
INFO: [Synth 8-638] synthesizing module 'RAND_NUM_GEN' [C:/Users/dppel/Projects/CPE 487/tetris_ex/tetris_ex.srcs/sources_1/new/rand_num_gen.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'RAND_NUM_GEN' (6#1) [C:/Users/dppel/Projects/CPE 487/tetris_ex/tetris_ex.srcs/sources_1/new/rand_num_gen.vhd:15]
WARNING: [Synth 8-3848] Net key in module/entity TETRIS does not have driver. [C:/Users/dppel/Projects/CPE 487/tetris_ex/tetris_ex.srcs/sources_1/new/tetris.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'TETRIS' (7#1) [C:/Users/dppel/Projects/CPE 487/tetris_ex/tetris_ex.srcs/sources_1/new/tetris.vhd:20]
WARNING: [Synth 8-3331] design TETRIS has unconnected port ps2_clk
WARNING: [Synth 8-3331] design TETRIS has unconnected port ps2_data
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 664.660 ; gain = 352.336
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin U5:key_enter to constant 0 [C:/Users/dppel/Projects/CPE 487/tetris_ex/tetris_ex.srcs/sources_1/new/tetris.vhd:245]
WARNING: [Synth 8-3295] tying undriven pin U5:key_left to constant 0 [C:/Users/dppel/Projects/CPE 487/tetris_ex/tetris_ex.srcs/sources_1/new/tetris.vhd:245]
WARNING: [Synth 8-3295] tying undriven pin U5:key_right to constant 0 [C:/Users/dppel/Projects/CPE 487/tetris_ex/tetris_ex.srcs/sources_1/new/tetris.vhd:245]
WARNING: [Synth 8-3295] tying undriven pin U5:key_up to constant 0 [C:/Users/dppel/Projects/CPE 487/tetris_ex/tetris_ex.srcs/sources_1/new/tetris.vhd:245]
WARNING: [Synth 8-3295] tying undriven pin U5:key_down to constant 0 [C:/Users/dppel/Projects/CPE 487/tetris_ex/tetris_ex.srcs/sources_1/new/tetris.vhd:245]
WARNING: [Synth 8-3295] tying undriven pin U5:key_space to constant 0 [C:/Users/dppel/Projects/CPE 487/tetris_ex/tetris_ex.srcs/sources_1/new/tetris.vhd:245]
WARNING: [Synth 8-3295] tying undriven pin U6:start to constant 0 [C:/Users/dppel/Projects/CPE 487/tetris_ex/tetris_ex.srcs/sources_1/new/tetris.vhd:280]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 664.660 ; gain = 352.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 664.660 ; gain = 352.336
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/dppel/Projects/CPE 487/tetris_ex/tetris_ex.srcs/constrs_1/new/tetris.xdc]
Finished Parsing XDC File [C:/Users/dppel/Projects/CPE 487/tetris_ex/tetris_ex.srcs/constrs_1/new/tetris.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/dppel/Projects/CPE 487/tetris_ex/tetris_ex.srcs/constrs_1/new/tetris.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TETRIS_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TETRIS_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 977.598 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 977.598 ; gain = 665.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 977.598 ; gain = 665.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 977.598 ; gain = 665.273
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "out_signal" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ten_signal" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tetrimino[tiles][1][y]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rotate_function[tiles][1][x]1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tetrimino[tiles][1][y]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rotate_function[tiles][1][x]1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/dppel/Projects/CPE 487/tetris_ex/tetris_ex.srcs/sources_1/new/tetris_controller.vhd:126]
INFO: [Synth 8-5546] ROM "fall_signal" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "move_signal" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stage_register" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tetrimino[shape]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tetrimino[tiles][0][y]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tetrimino[tiles][1][x]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tetrimino[tiles][1][y]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tetrimino[tiles][2][x]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tetrimino[tiles][2][y]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tetrimino[tiles][3][x]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tetrimino[tiles][3][y]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:02 ; elapsed = 00:01:13 . Memory (MB): peak = 977.598 ; gain = 665.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |TETRIS__GB0   |           1|     41107|
|2     |TETRIS__GB1   |           1|     12537|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     20 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 8     
	   3 Input      7 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 3     
	   3 Input      6 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 3     
	   4 Input      5 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 15    
	   3 Input      4 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 23    
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 204   
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 226   
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 25    
	   2 Input      4 Bit        Muxes := 82    
	   8 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1409  
	   7 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2112  
	   7 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 9     
	  10 Input      1 Bit        Muxes := 66    
	  11 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 2     
	  14 Input      1 Bit        Muxes := 2     
	  15 Input      1 Bit        Muxes := 4     
	  16 Input      1 Bit        Muxes := 18    
	  17 Input      1 Bit        Muxes := 2     
	  18 Input      1 Bit        Muxes := 2     
	  20 Input      1 Bit        Muxes := 4     
	  19 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RAND_NUM_GEN 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 5     
Module TETRIS_DATA 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      7 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 3     
	   3 Input      6 Bit       Adders := 3     
	   3 Input      5 Bit       Adders := 3     
	   4 Input      5 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 4     
	   3 Input      4 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 19    
+---Registers : 
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 202   
	                1 Bit    Registers := 205   
+---Muxes : 
	   2 Input      5 Bit        Muxes := 22    
	   2 Input      4 Bit        Muxes := 25    
	   2 Input      3 Bit        Muxes := 1393  
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2085  
	   5 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 2     
	  14 Input      1 Bit        Muxes := 2     
	  15 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 2     
	  17 Input      1 Bit        Muxes := 2     
	  18 Input      1 Bit        Muxes := 2     
	  20 Input      1 Bit        Muxes := 4     
	  19 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module IMAGE_SOURCE 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 9     
	   2 Input      4 Bit       Adders := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 57    
	   8 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 14    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	  10 Input      1 Bit        Muxes := 64    
	  16 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 9     
	   9 Input      1 Bit        Muxes := 7     
	  15 Input      1 Bit        Muxes := 2     
Module VGA_CONTROLLER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module TETRIS_CONTROLLER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 1     
Module CLOCK_GENERATOR 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element U5/play_music_reg was removed.  [C:/Users/dppel/Projects/CPE 487/tetris_ex/tetris_ex.srcs/sources_1/new/tetris_controller.vhd:187]
INFO: [Synth 8-5546] ROM "U1/ten_signal" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design TETRIS has unconnected port ps2_clk
WARNING: [Synth 8-3331] design TETRIS has unconnected port ps2_data
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_hold_reg[tiles][3][y][1]' (FDCE) to 'i_0/U4/tetrimino_hold_reg[tiles][3][y][2]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_hold_reg[tiles][3][y][2]' (FDCE) to 'i_0/U4/tetrimino_hold_reg[tiles][3][y][3]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_hold_reg[tiles][3][y][3]' (FDCE) to 'i_0/U4/tetrimino_hold_reg[tiles][3][y][4]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_hold_reg[tiles][3][y][4]' (FDCE) to 'i_0/U4/tetrimino_hold_reg[tiles][3][x][2]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_hold_reg[tiles][3][x][1]' (FDPE) to 'i_0/U4/tetrimino_hold_reg[tiles][0][x][0]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_hold_reg[tiles][3][x][2]' (FDCE) to 'i_0/U4/tetrimino_hold_reg[tiles][3][x][3]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_hold_reg[tiles][3][x][3]' (FDCE) to 'i_0/U4/tetrimino_hold_reg[tiles][2][y][1]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_hold_reg[tiles][2][y][1]' (FDCE) to 'i_0/U4/tetrimino_hold_reg[tiles][2][y][2]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_hold_reg[tiles][2][y][2]' (FDCE) to 'i_0/U4/tetrimino_hold_reg[tiles][2][y][3]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_hold_reg[tiles][2][y][3]' (FDCE) to 'i_0/U4/tetrimino_hold_reg[tiles][2][y][4]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_hold_reg[tiles][2][y][4]' (FDCE) to 'i_0/U4/tetrimino_hold_reg[tiles][2][x][2]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_hold_reg[tiles][2][x][2]' (FDCE) to 'i_0/U4/tetrimino_hold_reg[tiles][2][x][3]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_hold_reg[tiles][2][x][3]' (FDCE) to 'i_0/U4/tetrimino_hold_reg[tiles][1][y][1]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_hold_reg[tiles][1][y][1]' (FDCE) to 'i_0/U4/tetrimino_hold_reg[tiles][1][y][2]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_hold_reg[tiles][1][y][2]' (FDCE) to 'i_0/U4/tetrimino_hold_reg[tiles][1][y][3]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_hold_reg[tiles][1][y][3]' (FDCE) to 'i_0/U4/tetrimino_hold_reg[tiles][1][y][4]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_hold_reg[tiles][1][y][4]' (FDCE) to 'i_0/U4/tetrimino_hold_reg[tiles][1][x][1]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_hold_reg[tiles][1][x][1]' (FDCE) to 'i_0/U4/tetrimino_hold_reg[tiles][1][x][2]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_hold_reg[tiles][1][x][2]' (FDCE) to 'i_0/U4/tetrimino_hold_reg[tiles][1][x][3]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_hold_reg[tiles][1][x][3]' (FDCE) to 'i_0/U4/tetrimino_hold_reg[tiles][0][y][1]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_hold_reg[tiles][0][y][1]' (FDCE) to 'i_0/U4/tetrimino_hold_reg[tiles][0][y][2]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_hold_reg[tiles][0][y][2]' (FDCE) to 'i_0/U4/tetrimino_hold_reg[tiles][0][y][3]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_hold_reg[tiles][0][y][3]' (FDCE) to 'i_0/U4/tetrimino_hold_reg[tiles][0][y][4]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_hold_reg[tiles][0][y][4]' (FDCE) to 'i_0/U4/tetrimino_hold_reg[tiles][0][x][1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/U4/\tetrimino_hold_reg[tiles][0][x][0] )
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_hold_reg[tiles][0][x][1]' (FDCE) to 'i_0/U4/tetrimino_hold_reg[tiles][0][x][2]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_hold_reg[tiles][0][x][2]' (FDCE) to 'i_0/U4/tetrimino_hold_reg[tiles][0][x][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/U4/\tetrimino_hold_reg[tiles][0][x][3] )
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_next_reg[tiles][3][y][1]' (FDCE) to 'i_0/U4/tetrimino_next_reg[tiles][3][y][2]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_next_reg[tiles][3][y][2]' (FDCE) to 'i_0/U4/tetrimino_next_reg[tiles][3][y][3]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_next_reg[tiles][3][y][3]' (FDCE) to 'i_0/U4/tetrimino_next_reg[tiles][3][y][4]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_next_reg[tiles][3][y][4]' (FDCE) to 'i_0/U4/tetrimino_next_reg[tiles][3][x][2]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_next_reg[tiles][3][x][1]' (FDPE) to 'i_0/U4/tetrimino_next_reg[tiles][0][x][0]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_next_reg[tiles][3][x][2]' (FDCE) to 'i_0/U4/tetrimino_next_reg[tiles][3][x][3]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_next_reg[tiles][3][x][3]' (FDCE) to 'i_0/U4/tetrimino_next_reg[tiles][2][y][1]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_next_reg[tiles][2][y][1]' (FDCE) to 'i_0/U4/tetrimino_next_reg[tiles][2][y][2]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_next_reg[tiles][2][y][2]' (FDCE) to 'i_0/U4/tetrimino_next_reg[tiles][2][y][3]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_next_reg[tiles][2][y][3]' (FDCE) to 'i_0/U4/tetrimino_next_reg[tiles][2][y][4]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_next_reg[tiles][2][y][4]' (FDCE) to 'i_0/U4/tetrimino_next_reg[tiles][2][x][2]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_next_reg[tiles][2][x][2]' (FDCE) to 'i_0/U4/tetrimino_next_reg[tiles][2][x][3]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_next_reg[tiles][2][x][3]' (FDCE) to 'i_0/U4/tetrimino_next_reg[tiles][1][y][1]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_next_reg[tiles][1][y][1]' (FDCE) to 'i_0/U4/tetrimino_next_reg[tiles][1][y][2]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_next_reg[tiles][1][y][2]' (FDCE) to 'i_0/U4/tetrimino_next_reg[tiles][1][y][3]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_next_reg[tiles][1][y][3]' (FDCE) to 'i_0/U4/tetrimino_next_reg[tiles][1][y][4]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_next_reg[tiles][1][y][4]' (FDCE) to 'i_0/U4/tetrimino_next_reg[tiles][1][x][1]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_next_reg[tiles][1][x][1]' (FDCE) to 'i_0/U4/tetrimino_next_reg[tiles][1][x][2]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_next_reg[tiles][1][x][2]' (FDCE) to 'i_0/U4/tetrimino_next_reg[tiles][1][x][3]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_next_reg[tiles][1][x][3]' (FDCE) to 'i_0/U4/tetrimino_next_reg[tiles][0][y][1]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_next_reg[tiles][0][y][1]' (FDCE) to 'i_0/U4/tetrimino_next_reg[tiles][0][y][2]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_next_reg[tiles][0][y][2]' (FDCE) to 'i_0/U4/tetrimino_next_reg[tiles][0][y][3]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_next_reg[tiles][0][y][3]' (FDCE) to 'i_0/U4/tetrimino_next_reg[tiles][0][y][4]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_next_reg[tiles][0][y][4]' (FDCE) to 'i_0/U4/tetrimino_next_reg[tiles][0][x][1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/U4/\tetrimino_next_reg[tiles][0][x][0] )
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_next_reg[tiles][0][x][1]' (FDCE) to 'i_0/U4/tetrimino_next_reg[tiles][0][x][2]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_next_reg[tiles][0][x][2]' (FDCE) to 'i_0/U4/tetrimino_next_reg[tiles][0][x][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/U4/\tetrimino_next_reg[tiles][0][x][3] )
WARNING: [Synth 8-3332] Sequential element (tetrimino_hold_reg[tiles][0][x][0]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (tetrimino_hold_reg[tiles][0][x][3]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (tetrimino_next_reg[tiles][0][x][0]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (tetrimino_next_reg[tiles][0][x][3]) is unused and will be removed from module TETRIS_DATA.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\U5/start_flag_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\U6/start_flag_reg )
WARNING: [Synth 8-3332] Sequential element (can_hold_reg) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (line_complete_reg) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (tetrimino_next_reg[shape][2]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (tetrimino_next_reg[shape][1]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (tetrimino_next_reg[shape][0]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (tetrimino_next_reg[tiles][0][y][0]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (tetrimino_next_reg[tiles][1][x][0]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (tetrimino_next_reg[tiles][1][y][0]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (tetrimino_next_reg[tiles][2][x][1]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (tetrimino_next_reg[tiles][2][x][0]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (tetrimino_next_reg[tiles][2][y][0]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (tetrimino_next_reg[tiles][3][x][0]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (tetrimino_next_reg[tiles][3][y][0]) is unused and will be removed from module TETRIS_DATA.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/U4/tetrimino_hold_null_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/U4/\tetrimino_hold_reg[tiles][3][y][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/U4/\tetrimino_hold_reg[tiles][3][x][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/U4/\tetrimino_hold_reg[tiles][2][y][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/U4/\tetrimino_hold_reg[tiles][2][x][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/U4/\tetrimino_hold_reg[tiles][2][x][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/U4/\tetrimino_hold_reg[tiles][1][y][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/U4/\tetrimino_hold_reg[tiles][1][x][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/U4/\tetrimino_hold_reg[tiles][0][y][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/U4/\tetrimino_hold_reg[shape][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/U4/\tetrimino_hold_reg[shape][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/U4/\tetrimino_hold_reg[shape][2] )
INFO: [Synth 8-3886] merging instance 'i_0/U4/board_data_reg[9,0][state]' (FDCE) to 'i_0/U4/board_data_reg[1,0][state]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/U4/\board_data_reg[9,0][shape][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/U4/\board_data_reg[9,0][shape][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/U4/\board_data_reg[9,0][shape][2] )
INFO: [Synth 8-3886] merging instance 'i_0/U4/board_data_reg[8,0][state]' (FDCE) to 'i_0/U4/board_data_reg[1,0][state]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/U4/\board_data_reg[8,0][shape][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/U4/\board_data_reg[8,0][shape][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/U4/\board_data_reg[8,0][shape][2] )
INFO: [Synth 8-3886] merging instance 'i_0/U4/board_data_reg[7,0][state]' (FDCE) to 'i_0/U4/board_data_reg[1,0][state]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/U4/\board_data_reg[7,0][shape][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/U4/\board_data_reg[7,0][shape][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/U4/\board_data_reg[7,0][shape][2] )
INFO: [Synth 8-3886] merging instance 'i_0/U4/board_data_reg[6,0][state]' (FDCE) to 'i_0/U4/board_data_reg[1,0][state]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/U4/\board_data_reg[6,0][shape][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/U4/\board_data_reg[6,0][shape][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/U4/\board_data_reg[6,0][shape][2] )
INFO: [Synth 8-3886] merging instance 'i_0/U4/board_data_reg[5,0][state]' (FDCE) to 'i_0/U4/board_data_reg[1,0][state]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/U4/\board_data_reg[5,0][shape][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/U4/\board_data_reg[5,0][shape][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/U4/\board_data_reg[5,0][shape][2] )
INFO: [Synth 8-3886] merging instance 'i_0/U4/board_data_reg[4,0][state]' (FDCE) to 'i_0/U4/board_data_reg[1,0][state]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/U4/\board_data_reg[4,0][shape][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/U4/\board_data_reg[4,0][shape][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/U4/\board_data_reg[4,0][shape][2] )
INFO: [Synth 8-3886] merging instance 'i_0/U4/board_data_reg[3,0][state]' (FDCE) to 'i_0/U4/board_data_reg[1,0][state]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/U4/\board_data_reg[3,0][shape][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/U4/\board_data_reg[3,0][shape][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/U4/\board_data_reg[3,0][shape][2] )
INFO: [Synth 8-3886] merging instance 'i_0/U4/board_data_reg[2,0][state]' (FDCE) to 'i_0/U4/board_data_reg[1,0][state]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/U4/\board_data_reg[2,0][shape][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/U4/\board_data_reg[2,0][shape][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/U4/\board_data_reg[2,0][shape][2] )
INFO: [Synth 8-3886] merging instance 'i_0/U4/board_data_reg[1,1][state]' (FDCE) to 'i_0/U4/board_data_reg[2,1][state]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/board_data_reg[1,0][state]' (FDCE) to 'i_0/U4/board_data_reg[0,0][state]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/U4/\board_data_reg[1,0][shape][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/U4/\board_data_reg[1,0][shape][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/U4/\board_data_reg[1,0][shape][2] )
INFO: [Synth 8-3886] merging instance 'i_0/U4/board_data_reg[0,1][state]' (FDCE) to 'i_0/U4/board_data_reg[2,1][state]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/U4/\board_data_reg[0,0][state] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/U4/\tetrimino_data_reg[shape][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/U4/\board_data_reg[0,0][shape][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/U4/\board_data_reg[0,0][shape][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/U4/\tetrimino_data_reg[shape][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/U4/\tetrimino_data_reg[shape][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/U4/\board_data_reg[0,0][shape][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/U4/\tetrimino_data_reg[tiles][0][y][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/U4/\tetrimino_data_reg[tiles][0][y][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/U4/\tetrimino_data_reg[tiles][0][y][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/U4/\tetrimino_data_reg[tiles][0][y][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/U4/\tetrimino_data_reg[tiles][0][y][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/U4/\tetrimino_data_reg[tiles][0][x][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/U4/\tetrimino_data_reg[tiles][0][x][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/U4/\tetrimino_data_reg[tiles][0][x][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/U4/\tetrimino_data_reg[tiles][0][x][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/U4/\tetrimino_data_reg[tiles][2][y][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/U4/\tetrimino_data_reg[tiles][2][y][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/U4/\tetrimino_data_reg[tiles][2][y][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/U4/\tetrimino_data_reg[tiles][2][y][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/U4/\tetrimino_data_reg[tiles][2][y][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/U4/\tetrimino_data_reg[tiles][2][x][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/U4/\tetrimino_data_reg[tiles][2][x][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/U4/\tetrimino_data_reg[tiles][2][x][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/U4/\tetrimino_data_reg[tiles][2][x][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/U4/\tetrimino_data_reg[tiles][3][y][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/U4/\tetrimino_data_reg[tiles][3][y][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/U4/\tetrimino_data_reg[tiles][3][y][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/U4/\tetrimino_data_reg[tiles][3][y][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/U4/\tetrimino_data_reg[tiles][3][y][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/U4/\tetrimino_data_reg[tiles][3][x][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/U4/\tetrimino_data_reg[tiles][3][x][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/U4/\tetrimino_data_reg[tiles][3][x][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/U4/\tetrimino_data_reg[tiles][3][x][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/U4/\tetrimino_data_reg[tiles][1][y][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/U4/\tetrimino_data_reg[tiles][1][y][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/U4/\tetrimino_data_reg[tiles][1][y][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/U4/\tetrimino_data_reg[tiles][1][y][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/U4/\tetrimino_data_reg[tiles][1][y][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/U4/\tetrimino_data_reg[tiles][1][x][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/U4/\tetrimino_data_reg[tiles][1][x][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/U4/\tetrimino_data_reg[tiles][1][x][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/U4/\tetrimino_data_reg[tiles][1][x][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/U4/tetrimino_null_reg)
WARNING: [Synth 8-3332] Sequential element (tetrimino_data_reg[tiles][0][y][4]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (tetrimino_data_reg[tiles][0][y][3]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (tetrimino_data_reg[tiles][0][y][2]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (tetrimino_data_reg[tiles][0][y][1]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (tetrimino_data_reg[tiles][0][y][0]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (tetrimino_data_reg[tiles][1][y][4]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (tetrimino_data_reg[tiles][1][y][3]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (tetrimino_data_reg[tiles][1][y][2]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (tetrimino_data_reg[tiles][1][y][1]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (tetrimino_data_reg[tiles][1][y][0]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (tetrimino_data_reg[tiles][2][y][4]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (tetrimino_data_reg[tiles][2][y][3]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (tetrimino_data_reg[tiles][2][y][2]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (tetrimino_data_reg[tiles][2][y][1]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (tetrimino_data_reg[tiles][2][y][0]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (tetrimino_data_reg[tiles][3][y][4]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (tetrimino_data_reg[tiles][3][y][3]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (tetrimino_data_reg[tiles][3][y][2]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (tetrimino_data_reg[tiles][3][y][1]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (tetrimino_data_reg[tiles][3][y][0]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (tetrimino_data_reg[tiles][0][x][3]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (tetrimino_data_reg[tiles][0][x][2]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (tetrimino_data_reg[tiles][0][x][1]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (tetrimino_data_reg[tiles][0][x][0]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (tetrimino_data_reg[tiles][1][x][3]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (tetrimino_data_reg[tiles][1][x][2]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (tetrimino_data_reg[tiles][1][x][1]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (tetrimino_data_reg[tiles][1][x][0]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (tetrimino_data_reg[tiles][2][x][3]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (tetrimino_data_reg[tiles][2][x][2]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (tetrimino_data_reg[tiles][2][x][1]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (tetrimino_data_reg[tiles][2][x][0]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (tetrimino_data_reg[tiles][3][x][3]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (tetrimino_data_reg[tiles][3][x][2]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (tetrimino_data_reg[tiles][3][x][1]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (tetrimino_data_reg[tiles][3][x][0]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (tetrimino_data_reg[shape][2]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (tetrimino_data_reg[shape][1]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (tetrimino_data_reg[shape][0]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (tetrimino_null_reg) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (board_data_reg[0,0][state]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (check_line_reg) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (board_data_reg[1,19][state]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (board_data_reg[2,1][state]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (board_data_reg[2,2][state]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (board_data_reg[2,3][state]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (board_data_reg[2,4][state]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (board_data_reg[2,5][state]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (board_data_reg[2,6][state]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (board_data_reg[2,7][state]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (board_data_reg[2,8][state]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (board_data_reg[2,9][state]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (board_data_reg[2,10][state]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (board_data_reg[2,11][state]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (board_data_reg[2,12][state]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (board_data_reg[2,13][state]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (board_data_reg[2,14][state]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (board_data_reg[2,15][state]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (board_data_reg[2,16][state]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (board_data_reg[2,17][state]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (board_data_reg[2,18][state]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (board_data_reg[2,19][state]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (board_data_reg[3,1][state]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (board_data_reg[3,2][state]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (board_data_reg[3,3][state]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (board_data_reg[3,4][state]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (board_data_reg[3,5][state]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (board_data_reg[3,6][state]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (board_data_reg[3,7][state]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (board_data_reg[3,8][state]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (board_data_reg[3,9][state]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (board_data_reg[3,10][state]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (board_data_reg[3,11][state]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (board_data_reg[3,12][state]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (board_data_reg[3,13][state]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (board_data_reg[3,14][state]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (board_data_reg[3,15][state]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (board_data_reg[3,16][state]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (board_data_reg[3,17][state]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (board_data_reg[3,18][state]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (board_data_reg[3,19][state]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (board_data_reg[4,1][state]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (board_data_reg[4,2][state]) is unused and will be removed from module TETRIS_DATA.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:45 ; elapsed = 00:03:04 . Memory (MB): peak = 1012.777 ; gain = 700.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |TETRIS__GB1   |           1|       348|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:57 ; elapsed = 00:03:18 . Memory (MB): peak = 1012.777 ; gain = 700.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:57 ; elapsed = 00:03:18 . Memory (MB): peak = 1012.777 ; gain = 700.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |TETRIS__GB1   |           1|       348|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:57 ; elapsed = 00:03:18 . Memory (MB): peak = 1012.777 ; gain = 700.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:59 ; elapsed = 00:03:19 . Memory (MB): peak = 1012.777 ; gain = 700.453
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:59 ; elapsed = 00:03:19 . Memory (MB): peak = 1012.777 ; gain = 700.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:59 ; elapsed = 00:03:19 . Memory (MB): peak = 1012.777 ; gain = 700.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:59 ; elapsed = 00:03:19 . Memory (MB): peak = 1012.777 ; gain = 700.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:59 ; elapsed = 00:03:19 . Memory (MB): peak = 1012.777 ; gain = 700.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:59 ; elapsed = 00:03:19 . Memory (MB): peak = 1012.777 ; gain = 700.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     2|
|3     |LUT2 |     9|
|4     |LUT3 |    10|
|5     |LUT4 |     8|
|6     |LUT5 |    22|
|7     |LUT6 |    40|
|8     |FDCE |    23|
|9     |FDRE |     1|
|10    |IBUF |     2|
|11    |OBUF |    14|
+------+-----+------+

Report Instance Areas: 
+------+---------+----------------+------+
|      |Instance |Module          |Cells |
+------+---------+----------------+------+
|1     |top      |                |   132|
|2     |  U1     |CLOCK_GENERATOR |     6|
|3     |  U2     |VGA_CONTROLLER  |   109|
+------+---------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:59 ; elapsed = 00:03:19 . Memory (MB): peak = 1012.777 ; gain = 700.453
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 863 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:23 ; elapsed = 00:03:04 . Memory (MB): peak = 1012.777 ; gain = 387.516
Synthesis Optimization Complete : Time (s): cpu = 00:02:59 ; elapsed = 00:03:19 . Memory (MB): peak = 1012.777 ; gain = 700.453
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
204 Infos, 114 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:01 ; elapsed = 00:03:22 . Memory (MB): peak = 1012.777 ; gain = 713.090
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/dppel/Projects/CPE 487/tetris_ex/tetris_ex.runs/synth_1/TETRIS.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TETRIS_utilization_synth.rpt -pb TETRIS_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1012.777 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr 18 13:42:39 2019...
