Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.1 (lin64) Build 1215546 Mon Apr 27 19:07:21 MDT 2015
| Date             : Mon May 25 15:32:54 2015
| Host             : user-VirtualBox running 64-bit Ubuntu 14.04.2 LTS
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb
| Design           : design_1_wrapper
| Device           : xc7z010clg400-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.687 |
| Dynamic (W)              | 1.554 |
| Device Static (W)        | 0.133 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 65.5  |
| Junction Temperature (C) | 44.5  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.008 |        3 |       --- |             --- |
| Slice Logic              |     0.004 |     4744 |       --- |             --- |
|   LUT as Logic           |     0.003 |     1668 |     17600 |            9.48 |
|   CARRY4                 |    <0.001 |      102 |      4400 |            2.32 |
|   Register               |    <0.001 |     2043 |     35200 |            5.80 |
|   LUT as Shift Register  |    <0.001 |      215 |      6000 |            3.58 |
|   LUT as Distributed RAM |    <0.001 |        8 |      6000 |            0.13 |
|   F7/F8 Muxes            |    <0.001 |        1 |     17600 |           <0.01 |
|   Others                 |     0.000 |      315 |       --- |             --- |
| Signals                  |     0.005 |     3360 |       --- |             --- |
| Block RAM                |     0.002 |      1.5 |        60 |            2.50 |
| PS7                      |     1.534 |        1 |       --- |             --- |
| Static Power             |     0.133 |          |           |                 |
| Total                    |     1.687 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.027 |       0.020 |      0.007 |
| Vccaux    |       1.800 |     0.012 |       0.000 |      0.012 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.752 |       0.722 |      0.030 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-------------------------------------------------------------+-----------------+
| Clock      | Domain                                                      | Constraint (ns) |
+------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------+-----------+
| Name                                                                 | Power (W) |
+----------------------------------------------------------------------+-----------+
| design_1_wrapper                                                     |     1.554 |
|   design_1_i                                                         |     1.554 |
|     axi_mem_intercon                                                 |     0.005 |
|       s00_couplers                                                   |     0.005 |
|         auto_pc                                                      |     0.002 |
|           inst                                                       |     0.002 |
|             gen_axi4_axi3.axi3_conv_inst                             |     0.002 |
|               USE_READ.USE_SPLIT_R.read_addr_inst                    |    <0.001 |
|                 USE_R_CHANNEL.cmd_queue                              |    <0.001 |
|                   inst                                               |    <0.001 |
|                     fifo_gen_inst                                    |    <0.001 |
|                       inst_fifo_gen                                  |    <0.001 |
|                         gconvfifo.rf                                 |    <0.001 |
|                           grf.rf                                     |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                 |    <0.001 |
|                               gr1.rfwft                              |    <0.001 |
|                               grss.rsts                              |    <0.001 |
|                               rpntr                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                 |    <0.001 |
|                               gwss.wsts                              |    <0.001 |
|                               wpntr                                  |    <0.001 |
|                             rstblk                                   |    <0.001 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                  |    <0.001 |
|               USE_WRITE.write_addr_inst                              |     0.001 |
|                 USE_BURSTS.cmd_queue                                 |    <0.001 |
|                   inst                                               |    <0.001 |
|                     fifo_gen_inst                                    |    <0.001 |
|                       inst_fifo_gen                                  |    <0.001 |
|                         gconvfifo.rf                                 |    <0.001 |
|                           grf.rf                                     |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                 |    <0.001 |
|                               gr1.rfwft                              |    <0.001 |
|                               grss.rsts                              |    <0.001 |
|                               rpntr                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                 |    <0.001 |
|                               gwss.wsts                              |    <0.001 |
|                               wpntr                                  |    <0.001 |
|                             gntv_or_sync_fifo.mem                    |    <0.001 |
|                               gdm.dm                                 |    <0.001 |
|                                 RAM_reg_0_31_0_4                     |    <0.001 |
|                             rstblk                                   |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                            |    <0.001 |
|                   inst                                               |    <0.001 |
|                     fifo_gen_inst                                    |    <0.001 |
|                       inst_fifo_gen                                  |    <0.001 |
|                         gconvfifo.rf                                 |    <0.001 |
|                           grf.rf                                     |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                 |    <0.001 |
|                               gr1.rfwft                              |    <0.001 |
|                               grss.rsts                              |    <0.001 |
|                               rpntr                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                 |    <0.001 |
|                               gwss.wsts                              |    <0.001 |
|                               wpntr                                  |    <0.001 |
|                             gntv_or_sync_fifo.mem                    |    <0.001 |
|                               gdm.dm                                 |    <0.001 |
|                                 RAM_reg_0_31_0_4                     |    <0.001 |
|                             rstblk                                   |    <0.001 |
|               USE_WRITE.write_data_inst                              |    <0.001 |
|         auto_us                                                      |     0.003 |
|           inst                                                       |     0.003 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst            |     0.003 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst |    <0.001 |
|                 r_pipe                                               |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst         |    <0.001 |
|               USE_READ.read_addr_inst                                |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                              |    <0.001 |
|                 gen_id_queue.id_queue                                |    <0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst       |    <0.001 |
|               USE_WRITE.write_addr_inst                              |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                              |    <0.001 |
|                 gen_id_queue.id_queue                                |    <0.001 |
|               si_register_slice_inst                                 |    <0.001 |
|                 ar_pipe                                              |    <0.001 |
|                 aw_pipe                                              |    <0.001 |
|     axis_data_fifo_0                                                 |     0.002 |
|       inst                                                           |     0.002 |
|         gen_fifo_generator.fifo_generator_inst                       |     0.002 |
|           inst_fifo_gen                                              |     0.002 |
|             gaxis_fifo.gaxisf.axisf                                  |     0.002 |
|               grf.rf                                                 |     0.002 |
|                 gntv_or_sync_fifo.gcx.clkx                           |    <0.001 |
|                   gsync_stage[1].rd_stg_inst                         |    <0.001 |
|                   gsync_stage[1].wr_stg_inst                         |    <0.001 |
|                   gsync_stage[2].rd_stg_inst                         |    <0.001 |
|                   gsync_stage[2].wr_stg_inst                         |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                             |    <0.001 |
|                   gr1.rfwft                                          |    <0.001 |
|                   gras.rsts                                          |    <0.001 |
|                     c0                                               |    <0.001 |
|                     c1                                               |    <0.001 |
|                   rpntr                                              |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                             |    <0.001 |
|                   gwas.wsts                                          |    <0.001 |
|                     c1                                               |    <0.001 |
|                     c2                                               |    <0.001 |
|                   wpntr                                              |    <0.001 |
|                 gntv_or_sync_fifo.mem                                |     0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                           |     0.001 |
|                     inst_blk_mem_gen                                 |     0.001 |
|                       gnativebmg.native_blk_mem_gen                  |     0.001 |
|                         valid.cstr                                   |     0.001 |
|                           ramloop[0].ram.r                           |     0.001 |
|                             prim_noinit.ram                          |     0.001 |
|                 rstblk                                               |    <0.001 |
|     axis_dwidth_converter_0                                          |    <0.001 |
|       inst                                                           |    <0.001 |
|         gen_upsizer_conversion.axisc_upsizer_0                       |    <0.001 |
|     example_0                                                        |     0.006 |
|       inst                                                           |     0.006 |
|         example_MYAXIL_if_U                                          |    <0.001 |
|         example_U                                                    |     0.002 |
|           buff_U                                                     |    <0.001 |
|             example_buff_ram_U                                       |    <0.001 |
|         example_a_if_U                                               |     0.003 |
|           bus_read                                                   |    <0.001 |
|             data_align                                               |    <0.001 |
|               data_fifo                                              |    <0.001 |
|               rs0                                                    |    <0.001 |
|               rs1                                                    |    <0.001 |
|           bus_write                                                  |     0.001 |
|           request_preprocessor                                       |     0.001 |
|             req_fifo                                                 |     0.001 |
|     processing_system7_0                                             |     1.535 |
|       inst                                                           |     1.535 |
|     processing_system7_0_axi_periph                                  |     0.006 |
|       s00_couplers                                                   |     0.006 |
|         auto_pc                                                      |     0.006 |
|           inst                                                       |     0.006 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                     |     0.006 |
|               RD.ar_channel_0                                        |     0.001 |
|                 ar_cmd_fsm_0                                         |    <0.001 |
|                 cmd_translator_0                                     |    <0.001 |
|                   incr_cmd_0                                         |    <0.001 |
|                   wrap_cmd_0                                         |    <0.001 |
|               RD.r_channel_0                                         |     0.002 |
|                 rd_data_fifo_0                                       |     0.001 |
|                 transaction_fifo_0                                   |    <0.001 |
|               SI_REG                                                 |     0.001 |
|                 ar_pipe                                              |    <0.001 |
|                 aw_pipe                                              |    <0.001 |
|                 b_pipe                                               |    <0.001 |
|                 r_pipe                                               |    <0.001 |
|               WR.aw_channel_0                                        |     0.001 |
|                 aw_cmd_fsm_0                                         |    <0.001 |
|                 cmd_translator_0                                     |    <0.001 |
|                   incr_cmd_0                                         |    <0.001 |
|                   wrap_cmd_0                                         |    <0.001 |
|               WR.b_channel_0                                         |    <0.001 |
|                 bid_fifo_0                                           |    <0.001 |
|                 bresp_fifo_0                                         |    <0.001 |
|     rst_processing_system7_0_50M                                     |    <0.001 |
|       U0                                                             |    <0.001 |
|         EXT_LPF                                                      |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                  |    <0.001 |
|         SEQ                                                          |    <0.001 |
|           SEQ_COUNTER                                                |    <0.001 |
|     simple_and_0                                                     |    <0.001 |
|     xlconstant_0                                                     |     0.000 |
+----------------------------------------------------------------------+-----------+


