Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Feb 28 20:57:34 2022
| Host         : fedora running 64-bit Fedora release 35 (Thirty Five)
| Command      : report_timing_summary -max_paths 10 -file cora_wrapper_timing_summary_routed.rpt -pb cora_wrapper_timing_summary_routed.pb -rpx cora_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : cora_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.728        0.000                      0                  158        0.151        0.000                      0                  158        3.500        0.000                       0                   100  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.728        0.000                      0                  158        0.151        0.000                      0                  158        3.500        0.000                       0                   100  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.728ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.728ns  (required time - arrival time)
  Source:                 Inst_top_level/byteSel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/sda_int_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.203ns  (logic 1.371ns (26.349%)  route 3.832ns (73.651%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 12.915 - 8.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.733     5.367    Inst_top_level/CLK
    SLICE_X38Y64         FDRE                                         r  Inst_top_level/byteSel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDRE (Prop_fdre_C_Q)         0.518     5.885 f  Inst_top_level/byteSel_reg[4]/Q
                         net (fo=46, routed)          1.056     6.941    Inst_top_level/Inst_i2c_master/Q[4]
    SLICE_X40Y62         LUT5 (Prop_lut5_I1_O)        0.154     7.095 f  Inst_top_level/Inst_i2c_master/data_tx[5]_i_13/O
                         net (fo=1, routed)           0.674     7.769    Inst_top_level/Inst_i2c_master/data_tx[5]_i_13_n_0
    SLICE_X40Y62         LUT6 (Prop_lut6_I4_O)        0.327     8.096 f  Inst_top_level/Inst_i2c_master/data_tx[5]_i_4/O
                         net (fo=1, routed)           0.797     8.893    Inst_top_level/Inst_i2c_master/data_tx[5]_i_4_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I1_O)        0.124     9.017 r  Inst_top_level/Inst_i2c_master/data_tx[5]_i_2/O
                         net (fo=2, routed)           0.813     9.830    Inst_top_level/Inst_i2c_master/data_wr[5]
    SLICE_X40Y65         LUT6 (Prop_lut6_I1_O)        0.124     9.954 r  Inst_top_level/Inst_i2c_master/sda_int_i_4/O
                         net (fo=1, routed)           0.493    10.446    Inst_top_level/Inst_i2c_master/sda_int_i_4_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I2_O)        0.124    10.570 r  Inst_top_level/Inst_i2c_master/sda_int_i_1/O
                         net (fo=1, routed)           0.000    10.570    Inst_top_level/Inst_i2c_master/sda_int_i_1_n_0
    SLICE_X40Y65         FDPE                                         r  Inst_top_level/Inst_i2c_master/sda_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.557    12.915    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X40Y65         FDPE                                         r  Inst_top_level/Inst_i2c_master/sda_int_reg/C
                         clock pessimism              0.391    13.305    
                         clock uncertainty           -0.035    13.270    
    SLICE_X40Y65         FDPE (Setup_fdpe_C_D)        0.029    13.299    Inst_top_level/Inst_i2c_master/sda_int_reg
  -------------------------------------------------------------------
                         required time                         13.299    
                         arrival time                         -10.570    
  -------------------------------------------------------------------
                         slack                                  2.728    

Slack (MET) :             3.075ns  (required time - arrival time)
  Source:                 Inst_top_level/lcd_delay_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/byteSel_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.623ns  (logic 1.885ns (40.776%)  route 2.738ns (59.224%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 12.915 - 8.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.733     5.367    Inst_top_level/CLK
    SLICE_X37Y64         FDRE                                         r  Inst_top_level/lcd_delay_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDRE (Prop_fdre_C_Q)         0.419     5.786 r  Inst_top_level/lcd_delay_reg[7]/Q
                         net (fo=3, routed)           1.117     6.903    Inst_top_level/lcd_delay_reg_n_0_[7]
    SLICE_X37Y65         LUT3 (Prop_lut3_I1_O)        0.299     7.202 r  Inst_top_level/next_state1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.202    Inst_top_level/next_state1_carry_i_6_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.600 r  Inst_top_level/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.600    Inst_top_level/next_state1_carry_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.714 r  Inst_top_level/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.714    Inst_top_level/next_state1_carry__0_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.828 r  Inst_top_level/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.828    Inst_top_level/next_state1_carry__1_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.056 f  Inst_top_level/next_state1_carry__2/CO[2]
                         net (fo=36, routed)          1.032     9.088    Inst_top_level/next_state1_carry__2_n_1
    SLICE_X39Y64         LUT5 (Prop_lut5_I0_O)        0.313     9.401 r  Inst_top_level/byteSel[5]_i_1/O
                         net (fo=6, routed)           0.589     9.990    Inst_top_level/byteSel[5]_i_1_n_0
    SLICE_X41Y65         FDRE                                         r  Inst_top_level/byteSel_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.557    12.915    Inst_top_level/CLK
    SLICE_X41Y65         FDRE                                         r  Inst_top_level/byteSel_reg[0]/C
                         clock pessimism              0.391    13.305    
                         clock uncertainty           -0.035    13.270    
    SLICE_X41Y65         FDRE (Setup_fdre_C_CE)      -0.205    13.065    Inst_top_level/byteSel_reg[0]
  -------------------------------------------------------------------
                         required time                         13.065    
                         arrival time                          -9.990    
  -------------------------------------------------------------------
                         slack                                  3.075    

Slack (MET) :             3.075ns  (required time - arrival time)
  Source:                 Inst_top_level/lcd_delay_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/byteSel_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.623ns  (logic 1.885ns (40.776%)  route 2.738ns (59.224%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 12.915 - 8.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.733     5.367    Inst_top_level/CLK
    SLICE_X37Y64         FDRE                                         r  Inst_top_level/lcd_delay_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDRE (Prop_fdre_C_Q)         0.419     5.786 r  Inst_top_level/lcd_delay_reg[7]/Q
                         net (fo=3, routed)           1.117     6.903    Inst_top_level/lcd_delay_reg_n_0_[7]
    SLICE_X37Y65         LUT3 (Prop_lut3_I1_O)        0.299     7.202 r  Inst_top_level/next_state1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.202    Inst_top_level/next_state1_carry_i_6_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.600 r  Inst_top_level/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.600    Inst_top_level/next_state1_carry_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.714 r  Inst_top_level/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.714    Inst_top_level/next_state1_carry__0_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.828 r  Inst_top_level/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.828    Inst_top_level/next_state1_carry__1_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.056 f  Inst_top_level/next_state1_carry__2/CO[2]
                         net (fo=36, routed)          1.032     9.088    Inst_top_level/next_state1_carry__2_n_1
    SLICE_X39Y64         LUT5 (Prop_lut5_I0_O)        0.313     9.401 r  Inst_top_level/byteSel[5]_i_1/O
                         net (fo=6, routed)           0.589     9.990    Inst_top_level/byteSel[5]_i_1_n_0
    SLICE_X41Y65         FDRE                                         r  Inst_top_level/byteSel_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.557    12.915    Inst_top_level/CLK
    SLICE_X41Y65         FDRE                                         r  Inst_top_level/byteSel_reg[1]/C
                         clock pessimism              0.391    13.305    
                         clock uncertainty           -0.035    13.270    
    SLICE_X41Y65         FDRE (Setup_fdre_C_CE)      -0.205    13.065    Inst_top_level/byteSel_reg[1]
  -------------------------------------------------------------------
                         required time                         13.065    
                         arrival time                          -9.990    
  -------------------------------------------------------------------
                         slack                                  3.075    

Slack (MET) :             3.117ns  (required time - arrival time)
  Source:                 Inst_top_level/lcd_delay_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/byteSel_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.654ns  (logic 1.885ns (40.502%)  route 2.769ns (59.498%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 12.915 - 8.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.733     5.367    Inst_top_level/CLK
    SLICE_X37Y64         FDRE                                         r  Inst_top_level/lcd_delay_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDRE (Prop_fdre_C_Q)         0.419     5.786 r  Inst_top_level/lcd_delay_reg[7]/Q
                         net (fo=3, routed)           1.117     6.903    Inst_top_level/lcd_delay_reg_n_0_[7]
    SLICE_X37Y65         LUT3 (Prop_lut3_I1_O)        0.299     7.202 r  Inst_top_level/next_state1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.202    Inst_top_level/next_state1_carry_i_6_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.600 r  Inst_top_level/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.600    Inst_top_level/next_state1_carry_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.714 r  Inst_top_level/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.714    Inst_top_level/next_state1_carry__0_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.828 r  Inst_top_level/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.828    Inst_top_level/next_state1_carry__1_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.056 f  Inst_top_level/next_state1_carry__2/CO[2]
                         net (fo=36, routed)          1.032     9.088    Inst_top_level/next_state1_carry__2_n_1
    SLICE_X39Y64         LUT5 (Prop_lut5_I0_O)        0.313     9.401 r  Inst_top_level/byteSel[5]_i_1/O
                         net (fo=6, routed)           0.621    10.021    Inst_top_level/byteSel[5]_i_1_n_0
    SLICE_X38Y64         FDRE                                         r  Inst_top_level/byteSel_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.557    12.915    Inst_top_level/CLK
    SLICE_X38Y64         FDRE                                         r  Inst_top_level/byteSel_reg[3]/C
                         clock pessimism              0.428    13.342    
                         clock uncertainty           -0.035    13.307    
    SLICE_X38Y64         FDRE (Setup_fdre_C_CE)      -0.169    13.138    Inst_top_level/byteSel_reg[3]
  -------------------------------------------------------------------
                         required time                         13.138    
                         arrival time                         -10.021    
  -------------------------------------------------------------------
                         slack                                  3.117    

Slack (MET) :             3.117ns  (required time - arrival time)
  Source:                 Inst_top_level/lcd_delay_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/byteSel_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.654ns  (logic 1.885ns (40.502%)  route 2.769ns (59.498%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 12.915 - 8.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.733     5.367    Inst_top_level/CLK
    SLICE_X37Y64         FDRE                                         r  Inst_top_level/lcd_delay_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDRE (Prop_fdre_C_Q)         0.419     5.786 r  Inst_top_level/lcd_delay_reg[7]/Q
                         net (fo=3, routed)           1.117     6.903    Inst_top_level/lcd_delay_reg_n_0_[7]
    SLICE_X37Y65         LUT3 (Prop_lut3_I1_O)        0.299     7.202 r  Inst_top_level/next_state1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.202    Inst_top_level/next_state1_carry_i_6_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.600 r  Inst_top_level/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.600    Inst_top_level/next_state1_carry_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.714 r  Inst_top_level/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.714    Inst_top_level/next_state1_carry__0_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.828 r  Inst_top_level/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.828    Inst_top_level/next_state1_carry__1_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.056 f  Inst_top_level/next_state1_carry__2/CO[2]
                         net (fo=36, routed)          1.032     9.088    Inst_top_level/next_state1_carry__2_n_1
    SLICE_X39Y64         LUT5 (Prop_lut5_I0_O)        0.313     9.401 r  Inst_top_level/byteSel[5]_i_1/O
                         net (fo=6, routed)           0.621    10.021    Inst_top_level/byteSel[5]_i_1_n_0
    SLICE_X38Y64         FDRE                                         r  Inst_top_level/byteSel_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.557    12.915    Inst_top_level/CLK
    SLICE_X38Y64         FDRE                                         r  Inst_top_level/byteSel_reg[4]/C
                         clock pessimism              0.428    13.342    
                         clock uncertainty           -0.035    13.307    
    SLICE_X38Y64         FDRE (Setup_fdre_C_CE)      -0.169    13.138    Inst_top_level/byteSel_reg[4]
  -------------------------------------------------------------------
                         required time                         13.138    
                         arrival time                         -10.021    
  -------------------------------------------------------------------
                         slack                                  3.117    

Slack (MET) :             3.117ns  (required time - arrival time)
  Source:                 Inst_top_level/lcd_delay_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/byteSel_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.654ns  (logic 1.885ns (40.502%)  route 2.769ns (59.498%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 12.915 - 8.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.733     5.367    Inst_top_level/CLK
    SLICE_X37Y64         FDRE                                         r  Inst_top_level/lcd_delay_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDRE (Prop_fdre_C_Q)         0.419     5.786 r  Inst_top_level/lcd_delay_reg[7]/Q
                         net (fo=3, routed)           1.117     6.903    Inst_top_level/lcd_delay_reg_n_0_[7]
    SLICE_X37Y65         LUT3 (Prop_lut3_I1_O)        0.299     7.202 r  Inst_top_level/next_state1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.202    Inst_top_level/next_state1_carry_i_6_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.600 r  Inst_top_level/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.600    Inst_top_level/next_state1_carry_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.714 r  Inst_top_level/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.714    Inst_top_level/next_state1_carry__0_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.828 r  Inst_top_level/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.828    Inst_top_level/next_state1_carry__1_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.056 f  Inst_top_level/next_state1_carry__2/CO[2]
                         net (fo=36, routed)          1.032     9.088    Inst_top_level/next_state1_carry__2_n_1
    SLICE_X39Y64         LUT5 (Prop_lut5_I0_O)        0.313     9.401 r  Inst_top_level/byteSel[5]_i_1/O
                         net (fo=6, routed)           0.621    10.021    Inst_top_level/byteSel[5]_i_1_n_0
    SLICE_X38Y64         FDRE                                         r  Inst_top_level/byteSel_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.557    12.915    Inst_top_level/CLK
    SLICE_X38Y64         FDRE                                         r  Inst_top_level/byteSel_reg[5]/C
                         clock pessimism              0.428    13.342    
                         clock uncertainty           -0.035    13.307    
    SLICE_X38Y64         FDRE (Setup_fdre_C_CE)      -0.169    13.138    Inst_top_level/byteSel_reg[5]
  -------------------------------------------------------------------
                         required time                         13.138    
                         arrival time                         -10.021    
  -------------------------------------------------------------------
                         slack                                  3.117    

Slack (MET) :             3.287ns  (required time - arrival time)
  Source:                 Inst_top_level/lcd_delay_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/lcd_delay_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 1.885ns (40.249%)  route 2.798ns (59.751%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 12.915 - 8.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.733     5.367    Inst_top_level/CLK
    SLICE_X37Y64         FDRE                                         r  Inst_top_level/lcd_delay_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDRE (Prop_fdre_C_Q)         0.419     5.786 r  Inst_top_level/lcd_delay_reg[7]/Q
                         net (fo=3, routed)           1.117     6.903    Inst_top_level/lcd_delay_reg_n_0_[7]
    SLICE_X37Y65         LUT3 (Prop_lut3_I1_O)        0.299     7.202 r  Inst_top_level/next_state1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.202    Inst_top_level/next_state1_carry_i_6_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.600 r  Inst_top_level/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.600    Inst_top_level/next_state1_carry_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.714 r  Inst_top_level/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.714    Inst_top_level/next_state1_carry__0_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.828 r  Inst_top_level/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.828    Inst_top_level/next_state1_carry__1_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.056 r  Inst_top_level/next_state1_carry__2/CO[2]
                         net (fo=36, routed)          1.682     9.738    Inst_top_level/next_state1_carry__2_n_1
    SLICE_X37Y63         LUT2 (Prop_lut2_I0_O)        0.313    10.051 r  Inst_top_level/lcd_delay[2]_i_1/O
                         net (fo=1, routed)           0.000    10.051    Inst_top_level/lcd_delay[2]_i_1_n_0
    SLICE_X37Y63         FDRE                                         r  Inst_top_level/lcd_delay_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.557    12.915    Inst_top_level/CLK
    SLICE_X37Y63         FDRE                                         r  Inst_top_level/lcd_delay_reg[2]/C
                         clock pessimism              0.428    13.342    
                         clock uncertainty           -0.035    13.307    
    SLICE_X37Y63         FDRE (Setup_fdre_C_D)        0.031    13.338    Inst_top_level/lcd_delay_reg[2]
  -------------------------------------------------------------------
                         required time                         13.338    
                         arrival time                         -10.051    
  -------------------------------------------------------------------
                         slack                                  3.287    

Slack (MET) :             3.301ns  (required time - arrival time)
  Source:                 Inst_top_level/lcd_delay_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/lcd_delay_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.713ns  (logic 1.915ns (40.629%)  route 2.798ns (59.371%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 12.915 - 8.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.733     5.367    Inst_top_level/CLK
    SLICE_X37Y64         FDRE                                         r  Inst_top_level/lcd_delay_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDRE (Prop_fdre_C_Q)         0.419     5.786 r  Inst_top_level/lcd_delay_reg[7]/Q
                         net (fo=3, routed)           1.117     6.903    Inst_top_level/lcd_delay_reg_n_0_[7]
    SLICE_X37Y65         LUT3 (Prop_lut3_I1_O)        0.299     7.202 r  Inst_top_level/next_state1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.202    Inst_top_level/next_state1_carry_i_6_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.600 r  Inst_top_level/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.600    Inst_top_level/next_state1_carry_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.714 r  Inst_top_level/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.714    Inst_top_level/next_state1_carry__0_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.828 r  Inst_top_level/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.828    Inst_top_level/next_state1_carry__1_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.056 r  Inst_top_level/next_state1_carry__2/CO[2]
                         net (fo=36, routed)          1.682     9.738    Inst_top_level/next_state1_carry__2_n_1
    SLICE_X37Y63         LUT2 (Prop_lut2_I0_O)        0.343    10.081 r  Inst_top_level/lcd_delay[6]_i_1/O
                         net (fo=1, routed)           0.000    10.081    Inst_top_level/lcd_delay[6]_i_1_n_0
    SLICE_X37Y63         FDRE                                         r  Inst_top_level/lcd_delay_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.557    12.915    Inst_top_level/CLK
    SLICE_X37Y63         FDRE                                         r  Inst_top_level/lcd_delay_reg[6]/C
                         clock pessimism              0.428    13.342    
                         clock uncertainty           -0.035    13.307    
    SLICE_X37Y63         FDRE (Setup_fdre_C_D)        0.075    13.382    Inst_top_level/lcd_delay_reg[6]
  -------------------------------------------------------------------
                         required time                         13.382    
                         arrival time                         -10.081    
  -------------------------------------------------------------------
                         slack                                  3.301    

Slack (MET) :             3.331ns  (required time - arrival time)
  Source:                 Inst_top_level/lcd_delay_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/byteSel_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.368ns  (logic 1.885ns (43.154%)  route 2.483ns (56.846%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 12.916 - 8.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.733     5.367    Inst_top_level/CLK
    SLICE_X37Y64         FDRE                                         r  Inst_top_level/lcd_delay_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDRE (Prop_fdre_C_Q)         0.419     5.786 r  Inst_top_level/lcd_delay_reg[7]/Q
                         net (fo=3, routed)           1.117     6.903    Inst_top_level/lcd_delay_reg_n_0_[7]
    SLICE_X37Y65         LUT3 (Prop_lut3_I1_O)        0.299     7.202 r  Inst_top_level/next_state1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.202    Inst_top_level/next_state1_carry_i_6_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.600 r  Inst_top_level/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.600    Inst_top_level/next_state1_carry_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.714 r  Inst_top_level/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.714    Inst_top_level/next_state1_carry__0_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.828 r  Inst_top_level/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.828    Inst_top_level/next_state1_carry__1_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.056 f  Inst_top_level/next_state1_carry__2/CO[2]
                         net (fo=36, routed)          1.032     9.088    Inst_top_level/next_state1_carry__2_n_1
    SLICE_X39Y64         LUT5 (Prop_lut5_I0_O)        0.313     9.401 r  Inst_top_level/byteSel[5]_i_1/O
                         net (fo=6, routed)           0.335     9.735    Inst_top_level/byteSel[5]_i_1_n_0
    SLICE_X40Y64         FDRE                                         r  Inst_top_level/byteSel_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.558    12.916    Inst_top_level/CLK
    SLICE_X40Y64         FDRE                                         r  Inst_top_level/byteSel_reg[2]/C
                         clock pessimism              0.391    13.306    
                         clock uncertainty           -0.035    13.271    
    SLICE_X40Y64         FDRE (Setup_fdre_C_CE)      -0.205    13.066    Inst_top_level/byteSel_reg[2]
  -------------------------------------------------------------------
                         required time                         13.066    
                         arrival time                          -9.735    
  -------------------------------------------------------------------
                         slack                                  3.331    

Slack (MET) :             3.355ns  (required time - arrival time)
  Source:                 Inst_top_level/Inst_i2c_master/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.278ns  (logic 0.918ns (21.457%)  route 3.360ns (78.543%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 12.919 - 8.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.736     5.370    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X38Y59         FDCE                                         r  Inst_top_level/Inst_i2c_master/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y59         FDCE (Prop_fdce_C_Q)         0.518     5.888 f  Inst_top_level/Inst_i2c_master/count_reg[6]/Q
                         net (fo=2, routed)           0.842     6.731    Inst_top_level/Inst_i2c_master/count[6]
    SLICE_X38Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.855 r  Inst_top_level/Inst_i2c_master/count[10]_i_4/O
                         net (fo=1, routed)           0.491     7.346    Inst_top_level/Inst_i2c_master/count[10]_i_4_n_0
    SLICE_X38Y57         LUT5 (Prop_lut5_I3_O)        0.124     7.470 r  Inst_top_level/Inst_i2c_master/count[10]_i_2/O
                         net (fo=14, routed)          1.218     8.688    Inst_top_level/Inst_i2c_master/count[10]_i_2_n_0
    SLICE_X40Y58         LUT2 (Prop_lut2_I0_O)        0.152     8.840 r  Inst_top_level/Inst_i2c_master/count[10]_i_1/O
                         net (fo=1, routed)           0.808     9.649    Inst_top_level/Inst_i2c_master/count_0[10]
    SLICE_X39Y58         FDCE                                         r  Inst_top_level/Inst_i2c_master/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.561    12.919    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X39Y58         FDCE                                         r  Inst_top_level/Inst_i2c_master/count_reg[10]/C
                         clock pessimism              0.428    13.346    
                         clock uncertainty           -0.035    13.311    
    SLICE_X39Y58         FDCE (Setup_fdce_C_D)       -0.307    13.004    Inst_top_level/Inst_i2c_master/count_reg[10]
  -------------------------------------------------------------------
                         required time                         13.004    
                         arrival time                          -9.649    
  -------------------------------------------------------------------
                         slack                                  3.355    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Inst_top_level/next_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/i2c_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.170%)  route 0.099ns (34.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.584     1.462    Inst_top_level/CLK
    SLICE_X43Y64         FDRE                                         r  Inst_top_level/next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  Inst_top_level/next_state_reg[2]/Q
                         net (fo=13, routed)          0.099     1.702    Inst_top_level/Inst_i2c_master/state[2]
    SLICE_X42Y64         LUT6 (Prop_lut6_I2_O)        0.045     1.747 r  Inst_top_level/Inst_i2c_master/i2c_enable_i_1/O
                         net (fo=1, routed)           0.000     1.747    Inst_top_level/Inst_i2c_master_n_1
    SLICE_X42Y64         FDRE                                         r  Inst_top_level/i2c_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.853     1.978    Inst_top_level/CLK
    SLICE_X42Y64         FDRE                                         r  Inst_top_level/i2c_enable_reg/C
                         clock pessimism             -0.503     1.475    
    SLICE_X42Y64         FDRE (Hold_fdre_C_D)         0.121     1.596    Inst_top_level/i2c_enable_reg
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 r1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.745%)  route 0.093ns (33.255%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.586     1.464    clk_IBUF_BUFG
    SLICE_X41Y61         FDRE                                         r  r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  r1_reg/Q
                         net (fo=6, routed)           0.093     1.698    r1
    SLICE_X40Y61         LUT5 (Prop_lut5_I4_O)        0.045     1.743 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.743    count[0]_i_1_n_0
    SLICE_X40Y61         FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.856     1.981    clk_IBUF_BUFG
    SLICE_X40Y61         FDRE                                         r  count_reg[0]/C
                         clock pessimism             -0.504     1.477    
    SLICE_X40Y61         FDRE (Hold_fdre_C_D)         0.092     1.569    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 r1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            selectMode_test_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.470%)  route 0.094ns (33.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.586     1.464    clk_IBUF_BUFG
    SLICE_X41Y61         FDRE                                         r  r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  r1_reg/Q
                         net (fo=6, routed)           0.094     1.699    r1
    SLICE_X40Y61         LUT6 (Prop_lut6_I5_O)        0.045     1.744 r  selectMode_test[0]_i_1/O
                         net (fo=1, routed)           0.000     1.744    selectMode_test[0]_i_1_n_0
    SLICE_X40Y61         FDRE                                         r  selectMode_test_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.856     1.981    clk_IBUF_BUFG
    SLICE_X40Y61         FDRE                                         r  selectMode_test_reg[0]/C
                         clock pessimism             -0.504     1.477    
    SLICE_X40Y61         FDRE (Hold_fdre_C_D)         0.092     1.569    selectMode_test_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.584     1.462    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X43Y65         FDCE                                         r  Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDCE (Prop_fdce_C_Q)         0.141     1.603 r  Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[2]/Q
                         net (fo=8, routed)           0.133     1.736    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg_n_0_[2]
    SLICE_X42Y65         LUT6 (Prop_lut6_I4_O)        0.045     1.781 r  Inst_top_level/Inst_i2c_master/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.781    Inst_top_level/Inst_i2c_master/bit_cnt[2]_i_1_n_0
    SLICE_X42Y65         FDPE                                         r  Inst_top_level/Inst_i2c_master/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.852     1.977    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X42Y65         FDPE                                         r  Inst_top_level/Inst_i2c_master/bit_cnt_reg[2]/C
                         clock pessimism             -0.502     1.475    
    SLICE_X42Y65         FDPE (Hold_fdpe_C_D)         0.120     1.595    Inst_top_level/Inst_i2c_master/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/bit_cnt_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.584     1.462    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X43Y65         FDCE                                         r  Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDCE (Prop_fdce_C_Q)         0.141     1.603 r  Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[2]/Q
                         net (fo=8, routed)           0.137     1.740    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg_n_0_[2]
    SLICE_X42Y65         LUT5 (Prop_lut5_I0_O)        0.045     1.785 r  Inst_top_level/Inst_i2c_master/bit_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.785    Inst_top_level/Inst_i2c_master/bit_cnt[0]_i_1_n_0
    SLICE_X42Y65         FDPE                                         r  Inst_top_level/Inst_i2c_master/bit_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.852     1.977    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X42Y65         FDPE                                         r  Inst_top_level/Inst_i2c_master/bit_cnt_reg[0]/C
                         clock pessimism             -0.502     1.475    
    SLICE_X42Y65         FDPE (Hold_fdpe_C_D)         0.121     1.596    Inst_top_level/Inst_i2c_master/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Inst_top_level/Inst_i2c_master/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.212ns (66.791%)  route 0.105ns (33.209%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.584     1.462    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X42Y65         FDPE                                         r  Inst_top_level/Inst_i2c_master/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDPE (Prop_fdpe_C_Q)         0.164     1.626 f  Inst_top_level/Inst_i2c_master/bit_cnt_reg[2]/Q
                         net (fo=10, routed)          0.105     1.731    Inst_top_level/Inst_i2c_master/bit_cnt[2]
    SLICE_X43Y65         LUT4 (Prop_lut4_I0_O)        0.048     1.779 r  Inst_top_level/Inst_i2c_master/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.779    Inst_top_level/Inst_i2c_master/FSM_onehot_state[3]_i_1_n_0
    SLICE_X43Y65         FDCE                                         r  Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.852     1.977    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X43Y65         FDCE                                         r  Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.502     1.475    
    SLICE_X43Y65         FDCE (Hold_fdce_C_D)         0.107     1.582    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.156%)  route 0.073ns (22.844%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.582     1.460    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X42Y67         FDCE                                         r  Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDCE (Prop_fdce_C_Q)         0.148     1.608 r  Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[8]/Q
                         net (fo=5, routed)           0.073     1.681    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg_n_0_[8]
    SLICE_X42Y67         LUT3 (Prop_lut3_I0_O)        0.098     1.779 r  Inst_top_level/Inst_i2c_master/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.779    Inst_top_level/Inst_i2c_master/FSM_onehot_state[0]_i_1_n_0
    SLICE_X42Y67         FDPE                                         r  Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.850     1.975    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X42Y67         FDPE                                         r  Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.515     1.460    
    SLICE_X42Y67         FDPE (Hold_fdpe_C_D)         0.121     1.581    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 Inst_top_level/lcd_RS_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/data_tx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.303%)  route 0.145ns (50.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.583     1.461    Inst_top_level/CLK
    SLICE_X41Y66         FDRE                                         r  Inst_top_level/lcd_RS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.141     1.602 r  Inst_top_level/lcd_RS_reg/Q
                         net (fo=3, routed)           0.145     1.747    Inst_top_level/Inst_i2c_master/D[0]
    SLICE_X40Y66         FDRE                                         r  Inst_top_level/Inst_i2c_master/data_tx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.851     1.976    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X40Y66         FDRE                                         r  Inst_top_level/Inst_i2c_master/data_tx_reg[0]/C
                         clock pessimism             -0.502     1.474    
    SLICE_X40Y66         FDRE (Hold_fdre_C_D)         0.070     1.544    Inst_top_level/Inst_i2c_master/data_tx_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            selectMode_test_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.942%)  route 0.146ns (44.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.586     1.464    clk_IBUF_BUFG
    SLICE_X40Y61         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141     1.605 f  count_reg[1]/Q
                         net (fo=6, routed)           0.146     1.752    count_reg_n_0_[1]
    SLICE_X39Y61         LUT5 (Prop_lut5_I1_O)        0.045     1.797 r  selectMode_test[1]_i_1/O
                         net (fo=1, routed)           0.000     1.797    selectMode_test[1]_i_1_n_0
    SLICE_X39Y61         FDRE                                         r  selectMode_test_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.854     1.979    clk_IBUF_BUFG
    SLICE_X39Y61         FDRE                                         r  selectMode_test_reg[1]/C
                         clock pessimism             -0.481     1.498    
    SLICE_X39Y61         FDRE (Hold_fdre_C_D)         0.091     1.589    selectMode_test_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Inst_top_level/Inst_i2c_master/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.475%)  route 0.105ns (33.525%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.584     1.462    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X42Y65         FDPE                                         r  Inst_top_level/Inst_i2c_master/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDPE (Prop_fdpe_C_Q)         0.164     1.626 r  Inst_top_level/Inst_i2c_master/bit_cnt_reg[2]/Q
                         net (fo=10, routed)          0.105     1.731    Inst_top_level/Inst_i2c_master/bit_cnt[2]
    SLICE_X43Y65         LUT5 (Prop_lut5_I3_O)        0.045     1.776 r  Inst_top_level/Inst_i2c_master/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.776    Inst_top_level/Inst_i2c_master/FSM_onehot_state[2]_i_1_n_0
    SLICE_X43Y65         FDCE                                         r  Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.852     1.977    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X43Y65         FDCE                                         r  Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.502     1.475    
    SLICE_X43Y65         FDCE (Hold_fdce_C_D)         0.091     1.566    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X42Y67    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X42Y67    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X43Y65    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X43Y65    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X43Y67    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X43Y66    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X42Y67    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[8]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X42Y65    Inst_top_level/Inst_i2c_master/bit_cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X38Y57    Inst_top_level/Inst_i2c_master/count_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X42Y67    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y67    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y67    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y67    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y65    Inst_top_level/Inst_i2c_master/data_tx_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y65    Inst_top_level/Inst_i2c_master/data_tx_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y65    Inst_top_level/Inst_i2c_master/data_tx_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y66    Inst_top_level/lcd_delay_cnst_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y65    Inst_top_level/lcd_delay_cnst_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y66    Inst_top_level/lcd_delay_cnst_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y65    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y65    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y65    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y65    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y66    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[5]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X42Y65    Inst_top_level/Inst_i2c_master/bit_cnt_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X42Y65    Inst_top_level/Inst_i2c_master/bit_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y64    Inst_top_level/Inst_i2c_master/data_clk_prev_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y66    Inst_top_level/Inst_i2c_master/data_tx_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y64    Inst_top_level/Inst_i2c_master/data_tx_reg[7]/C



