Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Thu Feb 20 20:27:46 2025
| Host         : saman-HP-Pavilion-Laptop-15-eg2xxx running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_control_sets -verbose -file my_project_control_sets_placed.rpt
| Design       : my_project
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    23 |
|    Minimum number of control sets                        |    23 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    83 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    23 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |           17 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              37 |           11 |
| Yes          | No                    | No                     |              38 |           20 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             178 |           54 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+-------------------------------------------------+-------------------------------------+------------------+----------------+--------------+
|    Clock Signal    |                  Enable Signal                  |           Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------+-------------------------------------------------+-------------------------------------+------------------+----------------+--------------+
|  H16_clk_IBUF_BUFG | master_uint/spi_sck_i_1_n_0                     | master_uint/spi_sck0                |                1 |              1 |         1.00 |
|  H16_clk_IBUF_BUFG | ADC_uint/spi_cs_i_1_n_0                         |                                     |                1 |              1 |         1.00 |
|  H16_clk_IBUF_BUFG | master_uint/spi_ss_i_1_n_0                      |                                     |                1 |              1 |         1.00 |
|  H16_clk_IBUF_BUFG | master_uint/clk_counter[3]_i_1_n_0              | master_uint/spi_sck0                |                1 |              1 |         1.00 |
|  H16_clk_IBUF_BUFG | WE_i_2_n_0                                      | WE_i_1_n_0                          |                1 |              1 |         1.00 |
|  H16_clk_IBUF_BUFG | CE_i_1_n_0                                      | index_r                             |                2 |              2 |         1.00 |
|  H16_clk_IBUF_BUFG | master_uint/FSM_onehot_current_state[3]_i_1_n_0 |                                     |                1 |              4 |         4.00 |
|  H16_clk_IBUF_BUFG | ADC_uint/dataIndex                              |                                     |                2 |              4 |         2.00 |
|  H16_clk_IBUF_BUFG | master_uint/bit_index                           | master_uint/bit_index0              |                2 |              4 |         2.00 |
|  H16_clk_IBUF_BUFG | master_uint/clk_counter[3]_i_1_n_0              |                                     |                2 |              4 |         2.00 |
|  H16_clk_IBUF_BUFG |                                                 | ADC_uint/spi_clk_counter[7]_i_1_n_0 |                2 |              5 |         2.50 |
|  H16_clk_IBUF_BUFG | Data[6]_i_2_n_0                                 | Data[6]_i_1_n_0                     |                2 |              5 |         2.50 |
|  H16_clk_IBUF_BUFG | LED_data[3]_i_1_n_0                             |                                     |                3 |              7 |         2.33 |
|  H16_clk_IBUF_BUFG | ADC_uint/spi_data[7]_i_1_n_0                    |                                     |                4 |              8 |         2.00 |
|  H16_clk_IBUF_BUFG | SRAM_data_tristate_oe[7]_i_2_n_0                | ADC_uint/SR[0]                      |                5 |              9 |         1.80 |
|  H16_clk_IBUF_BUFG | ADC_uint/write1                                 |                                     |                6 |              9 |         1.50 |
|  H16_clk_IBUF_BUFG | index_w                                         | index_w[31]_i_1_n_0                 |                8 |             31 |         3.88 |
|  H16_clk_IBUF_BUFG | write_cnt[31]_i_2_n_0                           | write_cnt[31]_i_1_n_0               |                8 |             31 |         3.88 |
|  H16_clk_IBUF_BUFG | ADC_uint/write1                                 | ADC_uint/busy_reg_0                 |                8 |             31 |         3.88 |
|  H16_clk_IBUF_BUFG | FSM_onehot_read_reg_n_0_[2]                     | read_cnt[31]_i_1_n_0                |                8 |             31 |         3.88 |
|  H16_clk_IBUF_BUFG | index_r                                         | index_r[31]_i_1_n_0                 |                8 |             31 |         3.88 |
|  H16_clk_IBUF_BUFG |                                                 |                                     |               17 |             32 |         1.88 |
|  H16_clk_IBUF_BUFG |                                                 | ADC_uint/p_0_in                     |                9 |             32 |         3.56 |
+--------------------+-------------------------------------------------+-------------------------------------+------------------+----------------+--------------+


