{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1717676456608 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1717676456608 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 06 09:20:56 2024 " "Processing started: Thu Jun 06 09:20:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1717676456608 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1717676456608 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off topo -c topo " "Command: quartus_map --read_settings_files=on --write_settings_files=off topo -c topo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1717676456608 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1717676456968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtratornbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtratornbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtratornbits-rtl " "Found design unit 1: subtratornbits-rtl" {  } { { "subtratornbits.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/subtratornbits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717676457316 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtratornbits " "Found entity 1: subtratornbits" {  } { { "subtratornbits.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/subtratornbits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717676457316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717676457316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadornbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadornbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadornbits-rtl " "Found design unit 1: somadornbits-rtl" {  } { { "somadornbits.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/somadornbits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717676457319 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadornbits " "Found entity 1: somadornbits" {  } { { "somadornbits.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/somadornbits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717676457319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717676457319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador1bit-comportamento " "Found design unit 1: somador1bit-comportamento" {  } { { "somador1bit.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/somador1bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717676457322 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador1bit " "Found entity 1: somador1bit" {  } { { "somador1bit.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/somador1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717676457322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717676457322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sad_bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sad_bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sad_bo-arc " "Found design unit 1: sad_bo-arc" {  } { { "sad_bo.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/sad_bo.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717676457324 ""} { "Info" "ISGN_ENTITY_NAME" "1 sad_bo " "Found entity 1: sad_bo" {  } { { "sad_bo.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/sad_bo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717676457324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717676457324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sad_bc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sad_bc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sad_bc-arch " "Found design unit 1: sad_bc-arch" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/sad_bc.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717676457327 ""} { "Info" "ISGN_ENTITY_NAME" "1 sad_bc " "Found entity 1: sad_bc" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/sad_bc.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717676457327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717676457327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sad.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sad.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sad-arc " "Found design unit 1: sad-arc" {  } { { "sad.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/sad.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717676457329 ""} { "Info" "ISGN_ENTITY_NAME" "1 sad " "Found entity 1: sad" {  } { { "sad.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/sad.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717676457329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717676457329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-comportamento " "Found design unit 1: registrador-comportamento" {  } { { "registrador.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/registrador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717676457332 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/registrador.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717676457332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717676457332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2para1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2para1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2para1-comportamento " "Found design unit 1: mux2para1-comportamento" {  } { { "mux2para1.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/mux2para1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717676457334 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2para1 " "Found entity 1: mux2para1" {  } { { "mux2para1.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/mux2para1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717676457334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717676457334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "abst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file abst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 abst-comportamento " "Found design unit 1: abst-comportamento" {  } { { "abst.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/abst.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717676457336 ""} { "Info" "ISGN_ENTITY_NAME" "1 abst " "Found entity 1: abst" {  } { { "abst.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/abst.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717676457336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717676457336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench-tb " "Found design unit 1: testbench-tb" {  } { { "testbench.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/testbench.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717676457339 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/testbench.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717676457339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717676457339 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sad " "Elaborating entity \"sad\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1717676457370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sad_bo sad_bo:V1 " "Elaborating entity \"sad_bo\" for hierarchy \"sad_bo:V1\"" {  } { { "sad.vhd" "V1" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/sad.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717676457374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador sad_bo:V1\|registrador:pA " "Elaborating entity \"registrador\" for hierarchy \"sad_bo:V1\|registrador:pA\"" {  } { { "sad_bo.vhd" "pA" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/sad_bo.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717676457376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtratornbits sad_bo:V1\|subtratornbits:sub " "Elaborating entity \"subtratornbits\" for hierarchy \"sad_bo:V1\|subtratornbits:sub\"" {  } { { "sad_bo.vhd" "sub" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/sad_bo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717676457378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "abst sad_bo:V1\|abst:absto " "Elaborating entity \"abst\" for hierarchy \"sad_bo:V1\|abst:absto\"" {  } { { "sad_bo.vhd" "absto" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/sad_bo.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717676457380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadornbits sad_bo:V1\|somadornbits:som1 " "Elaborating entity \"somadornbits\" for hierarchy \"sad_bo:V1\|somadornbits:som1\"" {  } { { "sad_bo.vhd" "som1" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/sad_bo.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717676457381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2para1 sad_bo:V1\|mux2para1:mux1 " "Elaborating entity \"mux2para1\" for hierarchy \"sad_bo:V1\|mux2para1:mux1\"" {  } { { "sad_bo.vhd" "mux1" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/sad_bo.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717676457383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador sad_bo:V1\|registrador:soma_reg " "Elaborating entity \"registrador\" for hierarchy \"sad_bo:V1\|registrador:soma_reg\"" {  } { { "sad_bo.vhd" "soma_reg" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/sad_bo.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717676457386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2para1 sad_bo:V1\|mux2para1:mux2 " "Elaborating entity \"mux2para1\" for hierarchy \"sad_bo:V1\|mux2para1:mux2\"" {  } { { "sad_bo.vhd" "mux2" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/sad_bo.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717676457389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador sad_bo:V1\|registrador:regi " "Elaborating entity \"registrador\" for hierarchy \"sad_bo:V1\|registrador:regi\"" {  } { { "sad_bo.vhd" "regi" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/sad_bo.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717676457390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadornbits sad_bo:V1\|somadornbits:som2 " "Elaborating entity \"somadornbits\" for hierarchy \"sad_bo:V1\|somadornbits:som2\"" {  } { { "sad_bo.vhd" "som2" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/sad_bo.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717676457392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sad_bc sad_bc:V2 " "Elaborating entity \"sad_bc\" for hierarchy \"sad_bc:V2\"" {  } { { "sad.vhd" "V2" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/sad.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717676457394 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "menor sad_bc.vhd(83) " "VHDL Process Statement warning at sad_bc.vhd(83): signal \"menor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/sad_bc.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1717676457394 "|sad|sad_bc:V2"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1717676457986 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1717676458192 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717676458192 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "118 " "Implemented 118 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1717676458231 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1717676458231 ""} { "Info" "ICUT_CUT_TM_LCELLS" "77 " "Implemented 77 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1717676458231 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1717676458231 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4661 " "Peak virtual memory: 4661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1717676458248 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 06 09:20:58 2024 " "Processing ended: Thu Jun 06 09:20:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1717676458248 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1717676458248 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1717676458248 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1717676458248 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1717676459813 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1717676459814 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 06 09:20:59 2024 " "Processing started: Thu Jun 06 09:20:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1717676459814 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1717676459814 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off topo -c topo " "Command: quartus_fit --read_settings_files=off --write_settings_files=off topo -c topo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1717676459814 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1717676459908 ""}
{ "Info" "0" "" "Project  = topo" {  } {  } 0 0 "Project  = topo" 0 0 "Fitter" 0 0 1717676459909 ""}
{ "Info" "0" "" "Revision = topo" {  } {  } 0 0 "Revision = topo" 0 0 "Fitter" 0 0 1717676459909 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1717676459958 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "topo EP3C5E144C7 " "Selected device EP3C5E144C7 for design \"topo\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1717676459963 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1717676460001 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1717676460002 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1717676460076 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1717676460087 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C5E144I7 " "Device EP3C5E144I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1717676460286 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C10E144C7 " "Device EP3C10E144C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1717676460286 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C10E144I7 " "Device EP3C10E144I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1717676460286 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16E144C7 " "Device EP3C16E144C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1717676460286 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16E144I7 " "Device EP3C16E144I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1717676460286 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25E144C7 " "Device EP3C25E144C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1717676460286 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25E144I7 " "Device EP3C25E144I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1717676460286 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1717676460286 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/" { { 0 { 0 ""} 0 276 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1717676460290 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/" { { 0 { 0 ""} 0 278 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1717676460290 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/" { { 0 { 0 ""} 0 280 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1717676460290 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/" { { 0 { 0 ""} 0 282 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1717676460290 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/" { { 0 { 0 ""} 0 284 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1717676460290 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1717676460290 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1717676460292 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "41 41 " "No exact pin location assignment(s) for 41 pins of 41 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SAD_saida\[0\] " "Pin SAD_saida\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SAD_saida[0] } } } { "sad.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/sad.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SAD_saida[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717676460563 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SAD_saida\[1\] " "Pin SAD_saida\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SAD_saida[1] } } } { "sad.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/sad.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SAD_saida[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717676460563 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SAD_saida\[2\] " "Pin SAD_saida\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SAD_saida[2] } } } { "sad.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/sad.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SAD_saida[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717676460563 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SAD_saida\[3\] " "Pin SAD_saida\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SAD_saida[3] } } } { "sad.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/sad.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SAD_saida[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717676460563 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SAD_saida\[4\] " "Pin SAD_saida\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SAD_saida[4] } } } { "sad.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/sad.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SAD_saida[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717676460563 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SAD_saida\[5\] " "Pin SAD_saida\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SAD_saida[5] } } } { "sad.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/sad.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SAD_saida[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717676460563 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SAD_saida\[6\] " "Pin SAD_saida\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SAD_saida[6] } } } { "sad.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/sad.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SAD_saida[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717676460563 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SAD_saida\[7\] " "Pin SAD_saida\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SAD_saida[7] } } } { "sad.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/sad.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SAD_saida[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717676460563 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SAD_saida\[8\] " "Pin SAD_saida\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SAD_saida[8] } } } { "sad.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/sad.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SAD_saida[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717676460563 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SAD_saida\[9\] " "Pin SAD_saida\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SAD_saida[9] } } } { "sad.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/sad.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SAD_saida[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717676460563 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SAD_saida\[10\] " "Pin SAD_saida\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SAD_saida[10] } } } { "sad.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/sad.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SAD_saida[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717676460563 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SAD_saida\[11\] " "Pin SAD_saida\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SAD_saida[11] } } } { "sad.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/sad.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SAD_saida[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717676460563 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SAD_saida\[12\] " "Pin SAD_saida\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SAD_saida[12] } } } { "sad.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/sad.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SAD_saida[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717676460563 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SAD_saida\[13\] " "Pin SAD_saida\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SAD_saida[13] } } } { "sad.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/sad.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SAD_saida[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717676460563 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "end_sad\[0\] " "Pin end_sad\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { end_sad[0] } } } { "sad.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/sad.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { end_sad[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717676460563 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "end_sad\[1\] " "Pin end_sad\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { end_sad[1] } } } { "sad.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/sad.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { end_sad[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717676460563 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "end_sad\[2\] " "Pin end_sad\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { end_sad[2] } } } { "sad.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/sad.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { end_sad[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717676460563 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "end_sad\[3\] " "Pin end_sad\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { end_sad[3] } } } { "sad.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/sad.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { end_sad[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717676460563 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "end_sad\[4\] " "Pin end_sad\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { end_sad[4] } } } { "sad.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/sad.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { end_sad[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717676460563 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "end_sad\[5\] " "Pin end_sad\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { end_sad[5] } } } { "sad.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/sad.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { end_sad[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717676460563 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_sad " "Pin read_sad not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { read_sad } } } { "sad.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/sad.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_sad } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717676460563 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pronto " "Pin pronto not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { pronto } } } { "sad.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/sad.vhd" 19 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pronto } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717676460563 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLOCK " "Pin CLOCK not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { CLOCK } } } { "sad.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/sad.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717676460563 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { reset } } } { "sad.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/sad.vhd" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/" { { 0 { 0 ""} 0 58 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717676460563 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iniciar " "Pin iniciar not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { iniciar } } } { "sad.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/sad.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iniciar } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717676460563 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_can\[0\] " "Pin sample_can\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_can[0] } } } { "sad.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/sad.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_can[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717676460563 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_ori\[0\] " "Pin sample_ori\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_ori[0] } } } { "sad.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/sad.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_ori[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717676460563 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_can\[7\] " "Pin sample_can\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_can[7] } } } { "sad.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/sad.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_can[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717676460563 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_ori\[7\] " "Pin sample_ori\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_ori[7] } } } { "sad.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/sad.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_ori[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717676460563 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_can\[6\] " "Pin sample_can\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_can[6] } } } { "sad.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/sad.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_can[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717676460563 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_ori\[6\] " "Pin sample_ori\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_ori[6] } } } { "sad.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/sad.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_ori[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717676460563 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_can\[5\] " "Pin sample_can\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_can[5] } } } { "sad.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/sad.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_can[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717676460563 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_ori\[5\] " "Pin sample_ori\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_ori[5] } } } { "sad.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/sad.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_ori[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717676460563 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_can\[4\] " "Pin sample_can\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_can[4] } } } { "sad.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/sad.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_can[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717676460563 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_ori\[4\] " "Pin sample_ori\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_ori[4] } } } { "sad.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/sad.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_ori[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717676460563 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_can\[3\] " "Pin sample_can\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_can[3] } } } { "sad.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/sad.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_can[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717676460563 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_ori\[3\] " "Pin sample_ori\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_ori[3] } } } { "sad.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/sad.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_ori[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717676460563 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_can\[2\] " "Pin sample_can\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_can[2] } } } { "sad.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/sad.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_can[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717676460563 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_ori\[2\] " "Pin sample_ori\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_ori[2] } } } { "sad.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/sad.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_ori[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717676460563 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_can\[1\] " "Pin sample_can\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_can[1] } } } { "sad.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/sad.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_can[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717676460563 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_ori\[1\] " "Pin sample_ori\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sample_ori[1] } } } { "sad.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/sad.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_ori[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717676460563 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1717676460563 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "topo.sdc " "Synopsys Design Constraints File file not found: 'topo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1717676460726 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1717676460727 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1717676460728 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1717676460729 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1717676460729 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK~input (placed in PIN 22 (CLK0, DIFFCLK_0p)) " "Automatically promoted node CLOCK~input (placed in PIN 22 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1717676460739 ""}  } { { "sad.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/sad.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/" { { 0 { 0 ""} 0 253 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1717676460739 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node reset~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1717676460739 ""}  } { { "sad.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/sad.vhd" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/" { { 0 { 0 ""} 0 254 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1717676460739 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1717676460880 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1717676460880 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1717676460880 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1717676460881 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1717676460881 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1717676460882 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1717676460882 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1717676460882 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1717676460891 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1717676460891 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1717676460891 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "39 unused 2.5V 17 22 0 " "Number of I/O pins in group: 39 (unused VREF, 2.5V VCCIO, 17 input, 22 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1717676460893 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1717676460893 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1717676460893 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 6 7 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1717676460893 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1717676460893 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1717676460893 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1717676460893 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 14 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1717676460893 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1717676460893 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1717676460893 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1717676460893 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1717676460893 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1717676460893 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717676460916 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1717676461532 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717676461575 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1717676461580 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1717676462235 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717676462236 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1717676462402 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1717676462716 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1717676462716 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717676463114 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1717676463114 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1717676463114 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.13 " "Total time spent on timing analysis during the Fitter is 0.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1717676463122 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1717676463165 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1717676463391 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1717676463422 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1717676463500 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717676463797 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/topo.fit.smsg " "Generated suppressed messages file C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/topo.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1717676464064 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4954 " "Peak virtual memory: 4954 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1717676464262 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 06 09:21:04 2024 " "Processing ended: Thu Jun 06 09:21:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1717676464262 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1717676464262 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1717676464262 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1717676464262 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1717676465676 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1717676465677 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 06 09:21:05 2024 " "Processing started: Thu Jun 06 09:21:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1717676465677 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1717676465677 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off topo -c topo " "Command: quartus_asm --read_settings_files=off --write_settings_files=off topo -c topo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1717676465677 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1717676466295 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1717676466330 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4577 " "Peak virtual memory: 4577 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1717676466557 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 06 09:21:06 2024 " "Processing ended: Thu Jun 06 09:21:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1717676466557 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1717676466557 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1717676466557 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1717676466557 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1717676467163 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1717676468139 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1717676468139 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 06 09:21:07 2024 " "Processing started: Thu Jun 06 09:21:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1717676468139 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1717676468139 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta topo -c topo " "Command: quartus_sta topo -c topo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1717676468139 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1717676468243 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1717676468354 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1717676468394 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1717676468394 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "topo.sdc " "Synopsys Design Constraints File file not found: 'topo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1717676468562 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1717676468562 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK CLOCK " "create_clock -period 1.000 -name CLOCK CLOCK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1717676468563 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1717676468563 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1717676468641 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1717676468642 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1717676468643 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1717676468650 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1717676468661 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1717676468661 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.138 " "Worst-case setup slack is -5.138" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717676468664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717676468664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.138            -109.361 CLOCK  " "   -5.138            -109.361 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717676468664 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717676468664 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.412 " "Worst-case hold slack is 0.412" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717676468667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717676468667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.412               0.000 CLOCK  " "    0.412               0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717676468667 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717676468667 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1717676468669 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1717676468670 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717676468674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717676468674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -76.245 CLOCK  " "   -3.000             -76.245 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717676468674 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717676468674 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1717676468707 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1717676468723 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1717676469039 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1717676469062 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1717676469066 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1717676469066 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.500 " "Worst-case setup slack is -4.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717676469071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717676469071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.500             -94.603 CLOCK  " "   -4.500             -94.603 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717676469071 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717676469071 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.363 " "Worst-case hold slack is 0.363" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717676469077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717676469077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 CLOCK  " "    0.363               0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717676469077 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717676469077 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1717676469081 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1717676469085 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717676469092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717676469092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -76.245 CLOCK  " "   -3.000             -76.245 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717676469092 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717676469092 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1717676469128 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1717676469201 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1717676469201 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1717676469201 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.978 " "Worst-case setup slack is -1.978" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717676469204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717676469204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.978             -28.573 CLOCK  " "   -1.978             -28.573 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717676469204 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717676469204 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717676469209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717676469209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 CLOCK  " "    0.187               0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717676469209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717676469209 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1717676469212 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1717676469216 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717676469219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717676469219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -63.475 CLOCK  " "   -3.000             -63.475 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717676469219 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717676469219 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1717676469370 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1717676469370 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4619 " "Peak virtual memory: 4619 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1717676469424 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 06 09:21:09 2024 " "Processing ended: Thu Jun 06 09:21:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1717676469424 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1717676469424 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1717676469424 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1717676469424 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1717676470887 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1717676470887 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 06 09:21:10 2024 " "Processing started: Thu Jun 06 09:21:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1717676470887 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1717676470887 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off topo -c topo " "Command: quartus_eda --read_settings_files=off --write_settings_files=off topo -c topo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1717676470887 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "topo_7_1200mv_85c_slow.vho C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/simulation/modelsim/ simulation " "Generated file topo_7_1200mv_85c_slow.vho in folder \"C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1717676471233 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "topo_7_1200mv_0c_slow.vho C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/simulation/modelsim/ simulation " "Generated file topo_7_1200mv_0c_slow.vho in folder \"C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1717676471256 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "topo_min_1200mv_0c_fast.vho C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/simulation/modelsim/ simulation " "Generated file topo_min_1200mv_0c_fast.vho in folder \"C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1717676471279 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "topo.vho C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/simulation/modelsim/ simulation " "Generated file topo.vho in folder \"C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1717676471302 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "topo_7_1200mv_85c_vhd_slow.sdo C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/simulation/modelsim/ simulation " "Generated file topo_7_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1717676471323 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "topo_7_1200mv_0c_vhd_slow.sdo C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/simulation/modelsim/ simulation " "Generated file topo_7_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1717676471346 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "topo_min_1200mv_0c_vhd_fast.sdo C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/simulation/modelsim/ simulation " "Generated file topo_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1717676471366 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "topo_vhd.sdo C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/simulation/modelsim/ simulation " "Generated file topo_vhd.sdo in folder \"C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1717676471387 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4546 " "Peak virtual memory: 4546 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1717676471443 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 06 09:21:11 2024 " "Processing ended: Thu Jun 06 09:21:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1717676471443 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1717676471443 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1717676471443 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1717676471443 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1717676472881 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus II 64-Bit " "Running Quartus II 64-Bit Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1717676472881 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 06 09:21:12 2024 " "Processing started: Thu Jun 06 09:21:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1717676472881 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1717676472881 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/altera/13.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui topo topo " "Command: quartus_sh -t c:/altera/13.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui topo topo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1717676472881 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--block_on_gui topo topo " "Quartus(args): --block_on_gui topo topo" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Quartus II" 0 -1 1717676472881 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Quartus II" 0 0 1717676473002 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Quartus II" 0 0 1717676473086 ""}
{ "Warning" "0" "" "Warning: File topo_run_msim_gate_vhdl.do already exists - backing up current file as topo_run_msim_gate_vhdl.do.bak11" {  } {  } 0 0 "Warning: File topo_run_msim_gate_vhdl.do already exists - backing up current file as topo_run_msim_gate_vhdl.do.bak11" 0 0 "Quartus II" 0 0 1717676473192 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/simulation/modelsim/topo_run_msim_gate_vhdl.do" {  } { { "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/simulation/modelsim/topo_run_msim_gate_vhdl.do" "0" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/simulation/modelsim/topo_run_msim_gate_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/simulation/modelsim/topo_run_msim_gate_vhdl.do" 0 0 "Quartus II" 0 0 1717676473197 ""}
{ "Info" "0" "" "Probing transcript" {  } {  } 0 0 "Probing transcript" 0 0 "Quartus II" 0 0 1717677404311 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Reading C:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl " {  } {  } 0 0 "ModelSim-Altera Info: # Reading C:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl " 0 0 "Quartus II" 0 0 1717677404312 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # do topo_run_msim_gate_vhdl.do " {  } {  } 0 0 "ModelSim-Altera Info: # do topo_run_msim_gate_vhdl.do " 0 0 "Quartus II" 0 0 1717677404312 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" {  } {  } 0 0 "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" 0 0 "Quartus II" 0 0 1717677404312 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     vdel -lib gate_work -all" {  } {  } 0 0 "ModelSim-Altera Info: #     vdel -lib gate_work -all" 0 0 "Quartus II" 0 0 1717677404312 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # \}" {  } {  } 0 0 "ModelSim-Altera Info: # \}" 0 0 "Quartus II" 0 0 1717677404312 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlib gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vlib gate_work" 0 0 "Quartus II" 0 0 1717677404313 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vmap work gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work" 0 0 "Quartus II" 0 0 1717677404313 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Copying C:\\altera\\13.1\\modelsim_ase\\win32aloem/../modelsim.ini to modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Copying C:\\altera\\13.1\\modelsim_ase\\win32aloem/../modelsim.ini to modelsim.ini" 0 0 "Quartus II" 0 0 1717677404313 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Modifying modelsim.ini" 0 0 "Quartus II" 0 0 1717677404314 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: Copied C:\\altera\\13.1\\modelsim_ase\\win32aloem/../modelsim.ini to modelsim.ini." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: Copied C:\\altera\\13.1\\modelsim_ase\\win32aloem/../modelsim.ini to modelsim.ini." 0 0 "Quartus II" 0 0 1717677404314 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #          Updated modelsim.ini." {  } {  } 0 0 "ModelSim-Altera Info: #          Updated modelsim.ini." 0 0 "Quartus II" 0 0 1717677404314 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Quartus II" 0 0 1717677404314 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vcom -93 -work work \{topo.vho\}" {  } {  } 0 0 "ModelSim-Altera Info: # vcom -93 -work work \{topo.vho\}" 0 0 "Quartus II" 0 0 1717677404314 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012" 0 0 "Quartus II" 0 0 1717677404315 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package STANDARD" 0 0 "Quartus II" 0 0 1717677404315 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package TEXTIO" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package TEXTIO" 0 0 "Quartus II" 0 0 1717677404316 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package std_logic_1164" 0 0 "Quartus II" 0 0 1717677404316 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package VITAL_Timing" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package VITAL_Timing" 0 0 "Quartus II" 0 0 1717677404316 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package VITAL_Primitives" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package VITAL_Primitives" 0 0 "Quartus II" 0 0 1717677404316 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package dffeas_pack" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package dffeas_pack" 0 0 "Quartus II" 0 0 1717677404316 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package altera_primitives_components" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package altera_primitives_components" 0 0 "Quartus II" 0 0 1717677404316 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package cycloneiii_atom_pack" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package cycloneiii_atom_pack" 0 0 "Quartus II" 0 0 1717677404316 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package cycloneiii_components" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package cycloneiii_components" 0 0 "Quartus II" 0 0 1717677404316 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling entity sad" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling entity sad" 0 0 "Quartus II" 0 0 1717677404317 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling architecture structure of sad" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling architecture structure of sad" 0 0 "Quartus II" 0 0 1717677404317 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Quartus II" 0 0 1717677404317 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vcom -93 -work work \{C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/testbench.vhd\}" {  } {  } 0 0 "ModelSim-Altera Info: # vcom -93 -work work \{C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/testbench.vhd\}" 0 0 "Quartus II" 0 0 1717677404317 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012" 0 0 "Quartus II" 0 0 1717677404317 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package STANDARD" 0 0 "Quartus II" 0 0 1717677404317 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package TEXTIO" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package TEXTIO" 0 0 "Quartus II" 0 0 1717677404317 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package std_logic_1164" 0 0 "Quartus II" 0 0 1717677404317 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package MATH_REAL" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package MATH_REAL" 0 0 "Quartus II" 0 0 1717677404318 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package NUMERIC_STD" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package NUMERIC_STD" 0 0 "Quartus II" 0 0 1717677404318 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package std_logic_textio" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package std_logic_textio" 0 0 "Quartus II" 0 0 1717677404318 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling entity testbench" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling entity testbench" 0 0 "Quartus II" 0 0 1717677404318 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling architecture tb of testbench" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling architecture tb of testbench" 0 0 "Quartus II" 0 0 1717677404318 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package VITAL_Timing" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package VITAL_Timing" 0 0 "Quartus II" 0 0 1717677404318 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package VITAL_Primitives" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package VITAL_Primitives" 0 0 "Quartus II" 0 0 1717677404319 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package dffeas_pack" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package dffeas_pack" 0 0 "Quartus II" 0 0 1717677404319 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package altera_primitives_components" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package altera_primitives_components" 0 0 "Quartus II" 0 0 1717677404319 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package cycloneiii_atom_pack" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package cycloneiii_atom_pack" 0 0 "Quartus II" 0 0 1717677404319 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package cycloneiii_components" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package cycloneiii_components" 0 0 "Quartus II" 0 0 1717677404320 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading entity sad" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading entity sad" 0 0 "Quartus II" 0 0 1717677404320 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Quartus II" 0 0 1717677404321 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim -t 1ps +transport_int_delays +transport_path_delays -sdftyp /DUV=topo_vhd.sdo -L altera -L cycloneiii -L gate_work -L work -voptargs=\"+acc\"  testbench" {  } {  } 0 0 "ModelSim-Altera Info: # vsim -t 1ps +transport_int_delays +transport_path_delays -sdftyp /DUV=topo_vhd.sdo -L altera -L cycloneiii -L gate_work -L work -voptargs=\"+acc\"  testbench" 0 0 "Quartus II" 0 0 1717677404321 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim +transport_int_delays +transport_path_delays -L altera -L cycloneiii -L gate_work -L work -voptargs=\\\"+acc\\\" -sdftyp /DUV=topo_vhd.sdo -t 1ps testbench " {  } {  } 0 0 "ModelSim-Altera Info: # vsim +transport_int_delays +transport_path_delays -L altera -L cycloneiii -L gate_work -L work -voptargs=\\\"+acc\\\" -sdftyp /DUV=topo_vhd.sdo -t 1ps testbench " 0 0 "Quartus II" 0 0 1717677404321 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading std.standard" {  } {  } 0 0 "ModelSim-Altera Info: # Loading std.standard" 0 0 "Quartus II" 0 0 1717677404321 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading std.textio(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading std.textio(body)" 0 0 "Quartus II" 0 0 1717677404321 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading ieee.std_logic_1164(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.std_logic_1164(body)" 0 0 "Quartus II" 0 0 1717677404322 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading ieee.math_real(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.math_real(body)" 0 0 "Quartus II" 0 0 1717677404322 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading ieee.numeric_std(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.numeric_std(body)" 0 0 "Quartus II" 0 0 1717677404322 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading ieee.std_logic_textio(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.std_logic_textio(body)" 0 0 "Quartus II" 0 0 1717677404322 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading ieee.vital_timing(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.vital_timing(body)" 0 0 "Quartus II" 0 0 1717677404322 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading ieee.vital_primitives(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.vital_primitives(body)" 0 0 "Quartus II" 0 0 1717677404322 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading altera.dffeas_pack" {  } {  } 0 0 "ModelSim-Altera Info: # Loading altera.dffeas_pack" 0 0 "Quartus II" 0 0 1717677404323 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading altera.altera_primitives_components" {  } {  } 0 0 "ModelSim-Altera Info: # Loading altera.altera_primitives_components" 0 0 "Quartus II" 0 0 1717677404323 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneiii.cycloneiii_atom_pack(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneiii.cycloneiii_atom_pack(body)" 0 0 "Quartus II" 0 0 1717677404323 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneiii.cycloneiii_components" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneiii.cycloneiii_components" 0 0 "Quartus II" 0 0 1717677404323 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.testbench(tb)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.testbench(tb)" 0 0 "Quartus II" 0 0 1717677404323 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # SDF 10.1d Compiler 2012.11 Nov  2 2012" {  } {  } 0 0 "ModelSim-Altera Info: # SDF 10.1d Compiler 2012.11 Nov  2 2012" 0 0 "Quartus II" 0 0 1717677404323 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Quartus II" 0 0 1717677404323 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.sad(structure)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.sad(structure)" 0 0 "Quartus II" 0 0 1717677404323 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading ieee.std_logic_arith(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.std_logic_arith(body)" 0 0 "Quartus II" 0 0 1717677404324 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneiii.cycloneiii_io_obuf(arch)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneiii.cycloneiii_io_obuf(arch)" 0 0 "Quartus II" 0 0 1717677404324 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneiii.cycloneiii_io_ibuf(arch)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneiii.cycloneiii_io_ibuf(arch)" 0 0 "Quartus II" 0 0 1717677404324 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneiii.cycloneiii_clkctrl(vital_clkctrl)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneiii.cycloneiii_clkctrl(vital_clkctrl)" 0 0 "Quartus II" 0 0 1717677404324 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneiii.cycloneiii_ena_reg(behave)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneiii.cycloneiii_ena_reg(behave)" 0 0 "Quartus II" 0 0 1717677404324 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneiii.cycloneiii_lcell_comb(vital_lcell_comb)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneiii.cycloneiii_lcell_comb(vital_lcell_comb)" 0 0 "Quartus II" 0 0 1717677404325 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading altera.dffeas(vital_dffeas)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading altera.dffeas(vital_dffeas)" 0 0 "Quartus II" 0 0 1717677404325 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading instances from topo_vhd.sdo" {  } {  } 0 0 "ModelSim-Altera Info: # Loading instances from topo_vhd.sdo" 0 0 "Quartus II" 0 0 1717677404325 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading timing data from topo_vhd.sdo" {  } {  } 0 0 "ModelSim-Altera Info: # Loading timing data from topo_vhd.sdo" 0 0 "Quartus II" 0 0 1717677404325 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: Design size of 4 instances exceeds ModelSim ALTERA recommended capacity." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: Design size of 4 instances exceeds ModelSim ALTERA recommended capacity." 0 0 "Quartus II" 0 0 1717677404325 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # This may because you are loading cell libraries which are not recommended with" {  } {  } 0 0 "ModelSim-Altera Info: # This may because you are loading cell libraries which are not recommended with" 0 0 "Quartus II" 0 0 1717677404326 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # the ModelSim Altera version. Expect performance to be adversely affected." {  } {  } 0 0 "ModelSim-Altera Info: # the ModelSim Altera version. Expect performance to be adversely affected." 0 0 "Quartus II" 0 0 1717677404326 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ** Note: (vsim-3587) SDF Backannotation Successfully Completed." {  } {  } 0 0 "ModelSim-Altera Info: # ** Note: (vsim-3587) SDF Backannotation Successfully Completed." 0 0 "Quartus II" 0 0 1717677404327 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench File: C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/testbench.vhd" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench File: C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/testbench.vhd" 0 0 "Quartus II" 0 0 1717677404327 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Quartus II" 0 0 1717677404327 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # add wave *" {  } {  } 0 0 "ModelSim-Altera Info: # add wave *" 0 0 "Quartus II" 0 0 1717677404327 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # view structure" {  } {  } 0 0 "ModelSim-Altera Info: # view structure" 0 0 "Quartus II" 0 0 1717677404327 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct" {  } {  } 0 0 "ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct" 0 0 "Quartus II" 0 0 1717677404327 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # view signals" {  } {  } 0 0 "ModelSim-Altera Info: # view signals" 0 0 "Quartus II" 0 0 1717677404327 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree" {  } {  } 0 0 "ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree" 0 0 "Quartus II" 0 0 1717677404328 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # run 360 ns" {  } {  } 0 0 "ModelSim-Altera Info: # run 360 ns" 0 0 "Quartus II" 0 0 1717677404328 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: Fail 1" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: Fail 1" 0 0 "Quartus II" 0 0 1717677404328 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 40 ns  Iteration: 0  Instance: /testbench" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 40 ns  Iteration: 0  Instance: /testbench" 0 0 "Quartus II" 0 0 1717677404328 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ** Note: Test done." {  } {  } 0 0 "ModelSim-Altera Info: # ** Note: Test done." 0 0 "Quartus II" 0 0 1717677404328 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 60 ns  Iteration: 0  Instance: /testbench" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 60 ns  Iteration: 0  Instance: /testbench" 0 0 "Quartus II" 0 0 1717677404328 ""}
{ "Info" "0" "" "ModelSim-Altera Info: run" {  } {  } 0 0 "ModelSim-Altera Info: run" 0 0 "Quartus II" 0 0 1717677404328 ""}
{ "Info" "0" "" "ModelSim-Altera Info: run -all" {  } {  } 0 0 "ModelSim-Altera Info: run -all" 0 0 "Quartus II" 0 0 1717677404330 ""}
{ "Info" "0" "" "ModelSim-Altera Info: view -new wave" {  } {  } 0 0 "ModelSim-Altera Info: view -new wave" 0 0 "Quartus II" 0 0 1717677404330 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -new not supported on PE" {  } {  } 0 0 "ModelSim-Altera Info: # -new not supported on PE" 0 0 "Quartus II" 0 0 1717677404330 ""}
{ "Info" "0" "" "ModelSim-Altera Info: add wave -position insertpoint  \\" {  } {  } 0 0 "ModelSim-Altera Info: add wave -position insertpoint  \\" 0 0 "Quartus II" 0 0 1717677404330 ""}
{ "Info" "0" "" "ModelSim-Altera Info: sim:/testbench/CLOCK \\" {  } {  } 0 0 "ModelSim-Altera Info: sim:/testbench/CLOCK \\" 0 0 "Quartus II" 0 0 1717677404330 ""}
{ "Info" "0" "" "ModelSim-Altera Info: sim:/testbench/iniciar \\" {  } {  } 0 0 "ModelSim-Altera Info: sim:/testbench/iniciar \\" 0 0 "Quartus II" 0 0 1717677404330 ""}
{ "Info" "0" "" "ModelSim-Altera Info: sim:/testbench/reset \\" {  } {  } 0 0 "ModelSim-Altera Info: sim:/testbench/reset \\" 0 0 "Quartus II" 0 0 1717677404331 ""}
{ "Info" "0" "" "ModelSim-Altera Info: sim:/testbench/sample_ori \\" {  } {  } 0 0 "ModelSim-Altera Info: sim:/testbench/sample_ori \\" 0 0 "Quartus II" 0 0 1717677404331 ""}
{ "Info" "0" "" "ModelSim-Altera Info: sim:/testbench/sample_can \\" {  } {  } 0 0 "ModelSim-Altera Info: sim:/testbench/sample_can \\" 0 0 "Quartus II" 0 0 1717677404331 ""}
{ "Info" "0" "" "ModelSim-Altera Info: sim:/testbench/SAD_saida \\" {  } {  } 0 0 "ModelSim-Altera Info: sim:/testbench/SAD_saida \\" 0 0 "Quartus II" 0 0 1717677404332 ""}
{ "Info" "0" "" "ModelSim-Altera Info: sim:/testbench/end_sad \\" {  } {  } 0 0 "ModelSim-Altera Info: sim:/testbench/end_sad \\" 0 0 "Quartus II" 0 0 1717677404332 ""}
{ "Info" "0" "" "ModelSim-Altera Info: sim:/testbench/read_sad \\" {  } {  } 0 0 "ModelSim-Altera Info: sim:/testbench/read_sad \\" 0 0 "Quartus II" 0 0 1717677404332 ""}
{ "Info" "0" "" "ModelSim-Altera Info: sim:/testbench/pronto" {  } {  } 0 0 "ModelSim-Altera Info: sim:/testbench/pronto" 0 0 "Quartus II" 0 0 1717677404333 ""}
{ "Error" "0" "" "Errors encountered while running modelsim do file" {  } {  } 0 0 "Errors encountered while running modelsim do file" 0 0 "Quartus II" 0 0 1717677404436 ""}
{ "Error" "0" "" "Error: NativeLink simulation flow was NOT successful" {  } {  } 0 0 "Error: NativeLink simulation flow was NOT successful" 0 0 "Quartus II" 0 0 1717677404437 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/topo_nativelink_simulation.rpt" {  } { { "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/topo_nativelink_simulation.rpt" "0" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/topo_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406Lucas/sad-v1/topo_nativelink_simulation.rpt" 0 0 "Quartus II" 0 0 1717677404437 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 15 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 15 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1717677405031 ""}
