{C:/Users/Amytis/OneDrive/Desktop/SFU/2025/FALL 2025/ENSC350/Design_Projects/DP1/DP1-G12-350-1257/Simulation/TB_Adder_CSA.vhd} {1 {vcom -work work -2008 -explicit -stats=none {C:/Users/Amytis/OneDrive/Desktop/SFU/2025/FALL 2025/ENSC350/Design_Projects/DP1/DP1-G12-350-1257/Simulation/TB_Adder_CSA.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity TB_Adder_CSA
-- Compiling architecture behavior of TB_Adder_CSA
-- Loading entity EN_Adder

} {} {}} {C:/Users/Amytis/OneDrive/Desktop/SFU/2025/FALL 2025/ENSC350/Design_Projects/DP1/DP1-G12-350-1257/Simulation/TB_Adder_RIP.vhd} {1 {vcom -work work -2008 -explicit -stats=none {C:/Users/Amytis/OneDrive/Desktop/SFU/2025/FALL 2025/ENSC350/Design_Projects/DP1/DP1-G12-350-1257/Simulation/TB_Adder_RIP.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity TB_Adder_RIP
-- Compiling architecture behavior of TB_Adder_RIP
-- Loading entity EN_Adder

} {} {}} {C:/Users/Amytis/OneDrive/Desktop/SFU/2025/FALL 2025/ENSC350/Design_Projects/DP1/DP1-G12-350-1257/SourceCode/EN_Adder.vhd} {1 {vcom -work work -2008 -explicit -stats=none {C:/Users/Amytis/OneDrive/Desktop/SFU/2025/FALL 2025/ENSC350/Design_Projects/DP1/DP1-G12-350-1257/SourceCode/EN_Adder.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity EN_Adder
-- Compiling architecture ripple of EN_Adder
-- Compiling architecture FastRipple of EN_Adder
-- Loading entity EN_Adder
-- Compiling architecture CSA of EN_Adder
-- Loading entity EN_Adder

} {} {}}
