###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad49.sjsuad.sjsu.edu)
#  Generated on:      Thu Oct 27 05:31:26 2016
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix lc4_insn_cache_postRoutehold -outDir timingReports
###############################################################
Path 1: VIOLATED Hold Check with Pin \miss_addr_6d_reg[4] /CLK 
Endpoint:   \miss_addr_6d_reg[4] /D (^) checked with  leading edge of 'clk'
Beginpoint: \miss_addr_5d_reg[4] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.344
+ Hold                         -0.008
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.586
  Arrival Time                  1.525
  Slack Time                   -0.061
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |              |          |       |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+-------+---------+----------| 
     |                      | clk ^        |          | 0.000 |       |   0.000 |    0.061 | 
     | clk__L1_I0           | A ^ -> Y ^   | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.282 | 
     | clk__L2_I0           | A ^ -> Y ^   | CLKBUF1  | 0.053 | 0.250 |   0.472 |    0.532 | 
     | clk__L3_I0           | A ^ -> Y ^   | CLKBUF1  | 0.197 | 0.233 |   0.705 |    0.766 | 
     | clk__L4_I0           | A ^ -> Y ^   | CLKBUF1  | 0.312 | 0.359 |   1.064 |    1.125 | 
     | clk__L5_I3           | A ^ -> Y ^   | CLKBUF1  | 0.170 | 0.259 |   1.323 |    1.384 | 
     | \miss_addr_5d_reg[4] | CLK ^ -> Q ^ | DFFPOSX1 | 0.049 | 0.128 |   1.451 |    1.511 | 
     | U9640                | A ^ -> Y ^   | AND2X1   | 0.040 | 0.075 |   1.525 |    1.586 | 
     | \miss_addr_6d_reg[4] | D ^          | DFFPOSX1 | 0.040 | 0.000 |   1.525 |    1.586 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | clk ^      |          | 0.000 |       |   0.000 |   -0.061 | 
     | clk__L1_I0           | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.160 | 
     | clk__L2_I0           | A ^ -> Y ^ | CLKBUF1  | 0.053 | 0.250 |   0.472 |    0.411 | 
     | clk__L3_I0           | A ^ -> Y ^ | CLKBUF1  | 0.197 | 0.233 |   0.705 |    0.644 | 
     | clk__L4_I0           | A ^ -> Y ^ | CLKBUF1  | 0.312 | 0.359 |   1.064 |    1.003 | 
     | clk__L5_I2           | A ^ -> Y ^ | CLKBUF1  | 0.186 | 0.271 |   1.336 |    1.275 | 
     | \miss_addr_6d_reg[4] | CLK ^      | DFFPOSX1 | 0.188 | 0.008 |   1.344 |    1.283 | 
     +-----------------------------------------------------------------------------------+ 
Path 2: VIOLATED Hold Check with Pin \miss_addr_6d_reg[3] /CLK 
Endpoint:   \miss_addr_6d_reg[3] /D (^) checked with  leading edge of 'clk'
Beginpoint: \miss_addr_5d_reg[3] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.343
+ Hold                         -0.008
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.585
  Arrival Time                  1.525
  Slack Time                   -0.060
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |              |          |       |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+-------+---------+----------| 
     |                      | clk ^        |          | 0.000 |       |   0.000 |    0.060 | 
     | clk__L1_I0           | A ^ -> Y ^   | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.281 | 
     | clk__L2_I0           | A ^ -> Y ^   | CLKBUF1  | 0.053 | 0.250 |   0.472 |    0.532 | 
     | clk__L3_I0           | A ^ -> Y ^   | CLKBUF1  | 0.197 | 0.233 |   0.705 |    0.765 | 
     | clk__L4_I0           | A ^ -> Y ^   | CLKBUF1  | 0.312 | 0.359 |   1.064 |    1.124 | 
     | clk__L5_I3           | A ^ -> Y ^   | CLKBUF1  | 0.170 | 0.259 |   1.323 |    1.383 | 
     | \miss_addr_5d_reg[3] | CLK ^ -> Q ^ | DFFPOSX1 | 0.049 | 0.129 |   1.452 |    1.512 | 
     | U9639                | A ^ -> Y ^   | AND2X1   | 0.039 | 0.073 |   1.525 |    1.585 | 
     | \miss_addr_6d_reg[3] | D ^          | DFFPOSX1 | 0.039 | 0.000 |   1.525 |    1.585 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | clk ^      |          | 0.000 |       |   0.000 |   -0.060 | 
     | clk__L1_I0           | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.161 | 
     | clk__L2_I0           | A ^ -> Y ^ | CLKBUF1  | 0.053 | 0.250 |   0.472 |    0.412 | 
     | clk__L3_I0           | A ^ -> Y ^ | CLKBUF1  | 0.197 | 0.233 |   0.705 |    0.645 | 
     | clk__L4_I0           | A ^ -> Y ^ | CLKBUF1  | 0.312 | 0.359 |   1.064 |    1.004 | 
     | clk__L5_I2           | A ^ -> Y ^ | CLKBUF1  | 0.186 | 0.271 |   1.336 |    1.276 | 
     | \miss_addr_6d_reg[3] | CLK ^      | DFFPOSX1 | 0.188 | 0.007 |   1.343 |    1.283 | 
     +-----------------------------------------------------------------------------------+ 
Path 3: VIOLATED Hold Check with Pin \miss_addr_2d_reg[7] /CLK 
Endpoint:   \miss_addr_2d_reg[7] /D (^) checked with  leading edge of 'clk'
Beginpoint: \miss_addr_1d_reg[7] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.338
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.582
  Arrival Time                  1.524
  Slack Time                   -0.058
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |              |          |       |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+-------+---------+----------| 
     |                      | clk ^        |          | 0.000 |       |   0.000 |    0.058 | 
     | clk__L1_I0           | A ^ -> Y ^   | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.279 | 
     | clk__L2_I4           | A ^ -> Y ^   | CLKBUF1  | 0.102 | 0.271 |   0.492 |    0.550 | 
     | clk__L3_I8           | A ^ -> Y ^   | CLKBUF1  | 0.165 | 0.237 |   0.729 |    0.787 | 
     | clk__L4_I37          | A ^ -> Y ^   | CLKBUF1  | 0.298 | 0.324 |   1.053 |    1.110 | 
     | clk__L5_I390         | A ^ -> Y ^   | CLKBUF1  | 0.155 | 0.272 |   1.324 |    1.382 | 
     | \miss_addr_1d_reg[7] | CLK ^ -> Q ^ | DFFPOSX1 | 0.051 | 0.124 |   1.448 |    1.506 | 
     | U9707                | B ^ -> Y ^   | AND2X1   | 0.037 | 0.076 |   1.524 |    1.582 | 
     | \miss_addr_2d_reg[7] | D ^          | DFFPOSX1 | 0.037 | 0.000 |   1.524 |    1.582 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | clk ^      |          | 0.000 |       |   0.000 |   -0.058 | 
     | clk__L1_I0           | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.163 | 
     | clk__L2_I4           | A ^ -> Y ^ | CLKBUF1  | 0.102 | 0.271 |   0.492 |    0.434 | 
     | clk__L3_I8           | A ^ -> Y ^ | CLKBUF1  | 0.165 | 0.237 |   0.729 |    0.671 | 
     | clk__L4_I37          | A ^ -> Y ^ | CLKBUF1  | 0.298 | 0.324 |   1.053 |    0.995 | 
     | clk__L5_I392         | A ^ -> Y ^ | CLKBUF1  | 0.159 | 0.278 |   1.330 |    1.272 | 
     | \miss_addr_2d_reg[7] | CLK ^      | DFFPOSX1 | 0.159 | 0.008 |   1.338 |    1.280 | 
     +-----------------------------------------------------------------------------------+ 
Path 4: VIOLATED Hold Check with Pin \miss_addr_6d_reg[15] /CLK 
Endpoint:   \miss_addr_6d_reg[15] /D (^) checked with  leading edge of 'clk'
Beginpoint: \miss_addr_5d_reg[15] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.337
+ Hold                         -0.009
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.578
  Arrival Time                  1.521
  Slack Time                   -0.057
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                       |              |          |       |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+-------+---------+----------| 
     |                       | clk ^        |          | 0.000 |       |   0.000 |    0.057 | 
     | clk__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.279 | 
     | clk__L2_I4            | A ^ -> Y ^   | CLKBUF1  | 0.102 | 0.271 |   0.492 |    0.549 | 
     | clk__L3_I8            | A ^ -> Y ^   | CLKBUF1  | 0.165 | 0.237 |   0.729 |    0.786 | 
     | clk__L4_I37           | A ^ -> Y ^   | CLKBUF1  | 0.298 | 0.324 |   1.053 |    1.110 | 
     | clk__L5_I389          | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.270 |   1.323 |    1.380 | 
     | \miss_addr_5d_reg[15] | CLK ^ -> Q ^ | DFFPOSX1 | 0.048 | 0.125 |   1.448 |    1.505 | 
     | U9651                 | A ^ -> Y ^   | AND2X1   | 0.038 | 0.073 |   1.521 |    1.578 | 
     | \miss_addr_6d_reg[15] | D ^          | DFFPOSX1 | 0.038 | 0.000 |   1.521 |    1.578 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                       |            |          |       |       |  Time   |   Time   | 
     |-----------------------+------------+----------+-------+-------+---------+----------| 
     |                       | clk ^      |          | 0.000 |       |   0.000 |   -0.057 | 
     | clk__L1_I0            | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.164 | 
     | clk__L2_I4            | A ^ -> Y ^ | CLKBUF1  | 0.102 | 0.271 |   0.492 |    0.435 | 
     | clk__L3_I8            | A ^ -> Y ^ | CLKBUF1  | 0.165 | 0.237 |   0.729 |    0.672 | 
     | clk__L4_I36           | A ^ -> Y ^ | CLKBUF1  | 0.288 | 0.329 |   1.058 |    1.000 | 
     | clk__L5_I378          | A ^ -> Y ^ | CLKBUF1  | 0.200 | 0.261 |   1.319 |    1.261 | 
     | \miss_addr_6d_reg[15] | CLK ^      | DFFPOSX1 | 0.209 | 0.019 |   1.337 |    1.280 | 
     +------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Hold Check with Pin \miss_addr_7d_reg[7] /CLK 
Endpoint:   \miss_addr_7d_reg[7] /D (^) checked with  leading edge of 'clk'
Beginpoint: \miss_addr_6d_reg[7] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.335
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.579
  Arrival Time                  1.524
  Slack Time                   -0.055
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |              |          |       |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+-------+---------+----------| 
     |                      | clk ^        |          | 0.000 |       |   0.000 |    0.055 | 
     | clk__L1_I0           | A ^ -> Y ^   | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.276 | 
     | clk__L2_I4           | A ^ -> Y ^   | CLKBUF1  | 0.102 | 0.271 |   0.492 |    0.547 | 
     | clk__L3_I8           | A ^ -> Y ^   | CLKBUF1  | 0.165 | 0.237 |   0.729 |    0.784 | 
     | clk__L4_I37          | A ^ -> Y ^   | CLKBUF1  | 0.298 | 0.324 |   1.053 |    1.108 | 
     | clk__L5_I391         | A ^ -> Y ^   | CLKBUF1  | 0.155 | 0.279 |   1.332 |    1.387 | 
     | \miss_addr_6d_reg[7] | CLK ^ -> Q ^ | DFFPOSX1 | 0.048 | 0.120 |   1.452 |    1.507 | 
     | U9619                | A ^ -> Y ^   | AND2X1   | 0.038 | 0.072 |   1.524 |    1.579 | 
     | \miss_addr_7d_reg[7] | D ^          | DFFPOSX1 | 0.038 | 0.000 |   1.524 |    1.579 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | clk ^      |          | 0.000 |       |   0.000 |   -0.055 | 
     | clk__L1_I0           | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.166 | 
     | clk__L2_I4           | A ^ -> Y ^ | CLKBUF1  | 0.102 | 0.271 |   0.492 |    0.437 | 
     | clk__L3_I8           | A ^ -> Y ^ | CLKBUF1  | 0.165 | 0.237 |   0.729 |    0.674 | 
     | clk__L4_I37          | A ^ -> Y ^ | CLKBUF1  | 0.298 | 0.324 |   1.053 |    0.997 | 
     | clk__L5_I392         | A ^ -> Y ^ | CLKBUF1  | 0.159 | 0.278 |   1.330 |    1.275 | 
     | \miss_addr_7d_reg[7] | CLK ^      | DFFPOSX1 | 0.159 | 0.005 |   1.335 |    1.280 | 
     +-----------------------------------------------------------------------------------+ 
Path 6: VIOLATED Hold Check with Pin \miss_addr_4d_reg[5] /CLK 
Endpoint:   \miss_addr_4d_reg[5] /D (^) checked with  leading edge of 'clk'
Beginpoint: \miss_addr_3d_reg[5] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.332
+ Hold                         -0.007
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.575
  Arrival Time                  1.521
  Slack Time                   -0.054
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |              |          |       |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+-------+---------+----------| 
     |                      | clk ^        |          | 0.000 |       |   0.000 |    0.054 | 
     | clk__L1_I0           | A ^ -> Y ^   | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.275 | 
     | clk__L2_I0           | A ^ -> Y ^   | CLKBUF1  | 0.053 | 0.250 |   0.472 |    0.526 | 
     | clk__L3_I0           | A ^ -> Y ^   | CLKBUF1  | 0.197 | 0.233 |   0.705 |    0.759 | 
     | clk__L4_I0           | A ^ -> Y ^   | CLKBUF1  | 0.312 | 0.359 |   1.064 |    1.118 | 
     | clk__L5_I4           | A ^ -> Y ^   | CLKBUF1  | 0.171 | 0.249 |   1.313 |    1.367 | 
     | \miss_addr_3d_reg[5] | CLK ^ -> Q ^ | DFFPOSX1 | 0.051 | 0.134 |   1.447 |    1.502 | 
     | U9673                | A ^ -> Y ^   | AND2X1   | 0.039 | 0.073 |   1.521 |    1.575 | 
     | \miss_addr_4d_reg[5] | D ^          | DFFPOSX1 | 0.039 | 0.000 |   1.521 |    1.575 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | clk ^      |          | 0.000 |       |   0.000 |   -0.054 | 
     | clk__L1_I0           | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.167 | 
     | clk__L2_I0           | A ^ -> Y ^ | CLKBUF1  | 0.053 | 0.250 |   0.472 |    0.417 | 
     | clk__L3_I0           | A ^ -> Y ^ | CLKBUF1  | 0.197 | 0.233 |   0.705 |    0.651 | 
     | clk__L4_I0           | A ^ -> Y ^ | CLKBUF1  | 0.312 | 0.359 |   1.064 |    1.010 | 
     | clk__L5_I3           | A ^ -> Y ^ | CLKBUF1  | 0.170 | 0.259 |   1.323 |    1.269 | 
     | \miss_addr_4d_reg[5] | CLK ^      | DFFPOSX1 | 0.174 | 0.009 |   1.332 |    1.278 | 
     +-----------------------------------------------------------------------------------+ 
Path 7: VIOLATED Hold Check with Pin \miss_addr_2d_reg[10] /CLK 
Endpoint:   \miss_addr_2d_reg[10] /D (^) checked with  leading edge of 'clk'
Beginpoint: \miss_addr_1d_reg[10] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.336
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.579
  Arrival Time                  1.525
  Slack Time                   -0.054
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                       |              |          |       |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+-------+---------+----------| 
     |                       | clk ^        |          | 0.000 |       |   0.000 |    0.054 | 
     | clk__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.275 | 
     | clk__L2_I4            | A ^ -> Y ^   | CLKBUF1  | 0.102 | 0.271 |   0.492 |    0.546 | 
     | clk__L3_I8            | A ^ -> Y ^   | CLKBUF1  | 0.165 | 0.237 |   0.729 |    0.783 | 
     | clk__L4_I37           | A ^ -> Y ^   | CLKBUF1  | 0.298 | 0.324 |   1.053 |    1.107 | 
     | clk__L5_I388          | A ^ -> Y ^   | CLKBUF1  | 0.156 | 0.275 |   1.328 |    1.382 | 
     | \miss_addr_1d_reg[10] | CLK ^ -> Q ^ | DFFPOSX1 | 0.050 | 0.121 |   1.449 |    1.503 | 
     | U9710                 | B ^ -> Y ^   | AND2X1   | 0.037 | 0.076 |   1.525 |    1.579 | 
     | \miss_addr_2d_reg[10] | D ^          | DFFPOSX1 | 0.037 | 0.000 |   1.525 |    1.579 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                       |            |          |       |       |  Time   |   Time   | 
     |-----------------------+------------+----------+-------+-------+---------+----------| 
     |                       | clk ^      |          | 0.000 |       |   0.000 |   -0.054 | 
     | clk__L1_I0            | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.167 | 
     | clk__L2_I4            | A ^ -> Y ^ | CLKBUF1  | 0.102 | 0.271 |   0.492 |    0.438 | 
     | clk__L3_I8            | A ^ -> Y ^ | CLKBUF1  | 0.165 | 0.237 |   0.729 |    0.675 | 
     | clk__L4_I37           | A ^ -> Y ^ | CLKBUF1  | 0.298 | 0.324 |   1.053 |    0.998 | 
     | clk__L5_I391          | A ^ -> Y ^ | CLKBUF1  | 0.155 | 0.279 |   1.332 |    1.278 | 
     | \miss_addr_2d_reg[10] | CLK ^      | DFFPOSX1 | 0.155 | 0.004 |   1.336 |    1.281 | 
     +------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Hold Check with Pin \miss_addr_6d_reg[6] /CLK 
Endpoint:   \miss_addr_6d_reg[6] /D (^) checked with  leading edge of 'clk'
Beginpoint: \miss_addr_5d_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.336
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.580
  Arrival Time                  1.527
  Slack Time                   -0.053
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |              |          |       |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+-------+---------+----------| 
     |                      | clk ^        |          | 0.000 |       |   0.000 |    0.053 | 
     | clk__L1_I0           | A ^ -> Y ^   | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.274 | 
     | clk__L2_I4           | A ^ -> Y ^   | CLKBUF1  | 0.102 | 0.271 |   0.492 |    0.545 | 
     | clk__L3_I8           | A ^ -> Y ^   | CLKBUF1  | 0.165 | 0.237 |   0.729 |    0.782 | 
     | clk__L4_I37          | A ^ -> Y ^   | CLKBUF1  | 0.298 | 0.324 |   1.053 |    1.106 | 
     | clk__L5_I391         | A ^ -> Y ^   | CLKBUF1  | 0.155 | 0.279 |   1.332 |    1.385 | 
     | \miss_addr_5d_reg[6] | CLK ^ -> Q ^ | DFFPOSX1 | 0.048 | 0.122 |   1.454 |    1.507 | 
     | U9642                | A ^ -> Y ^   | AND2X1   | 0.038 | 0.072 |   1.526 |    1.580 | 
     | \miss_addr_6d_reg[6] | D ^          | DFFPOSX1 | 0.038 | 0.000 |   1.527 |    1.580 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | clk ^      |          | 0.000 |       |   0.000 |   -0.053 | 
     | clk__L1_I0           | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.168 | 
     | clk__L2_I4           | A ^ -> Y ^ | CLKBUF1  | 0.102 | 0.271 |   0.492 |    0.439 | 
     | clk__L3_I8           | A ^ -> Y ^ | CLKBUF1  | 0.165 | 0.237 |   0.729 |    0.676 | 
     | clk__L4_I37          | A ^ -> Y ^ | CLKBUF1  | 0.298 | 0.324 |   1.053 |    0.999 | 
     | clk__L5_I391         | A ^ -> Y ^ | CLKBUF1  | 0.155 | 0.279 |   1.332 |    1.279 | 
     | \miss_addr_6d_reg[6] | CLK ^      | DFFPOSX1 | 0.155 | 0.004 |   1.336 |    1.283 | 
     +-----------------------------------------------------------------------------------+ 
Path 9: VIOLATED Hold Check with Pin \miss_addr_3d_reg[1] /CLK 
Endpoint:   \miss_addr_3d_reg[1] /D (^) checked with  leading edge of 'clk'
Beginpoint: \miss_addr_2d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.324
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.568
  Arrival Time                  1.516
  Slack Time                   -0.052
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |              |          |       |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+-------+---------+----------| 
     |                      | clk ^        |          | 0.000 |       |   0.000 |    0.052 | 
     | clk__L1_I0           | A ^ -> Y ^   | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.274 | 
     | clk__L2_I0           | A ^ -> Y ^   | CLKBUF1  | 0.053 | 0.250 |   0.472 |    0.524 | 
     | clk__L3_I0           | A ^ -> Y ^   | CLKBUF1  | 0.197 | 0.233 |   0.705 |    0.758 | 
     | clk__L4_I0           | A ^ -> Y ^   | CLKBUF1  | 0.312 | 0.359 |   1.064 |    1.117 | 
     | clk__L5_I10          | A ^ -> Y ^   | CLKBUF1  | 0.156 | 0.253 |   1.317 |    1.369 | 
     | \miss_addr_2d_reg[1] | CLK ^ -> Q ^ | DFFPOSX1 | 0.049 | 0.125 |   1.442 |    1.495 | 
     | U9685                | A ^ -> Y ^   | AND2X1   | 0.039 | 0.073 |   1.515 |    1.568 | 
     | \miss_addr_3d_reg[1] | D ^          | DFFPOSX1 | 0.039 | 0.000 |   1.516 |    1.568 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | clk ^      |          | 0.000 |       |   0.000 |   -0.052 | 
     | clk__L1_I0           | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.169 | 
     | clk__L2_I0           | A ^ -> Y ^ | CLKBUF1  | 0.053 | 0.250 |   0.472 |    0.419 | 
     | clk__L3_I0           | A ^ -> Y ^ | CLKBUF1  | 0.197 | 0.233 |   0.705 |    0.653 | 
     | clk__L4_I0           | A ^ -> Y ^ | CLKBUF1  | 0.312 | 0.359 |   1.064 |    1.012 | 
     | clk__L5_I10          | A ^ -> Y ^ | CLKBUF1  | 0.156 | 0.253 |   1.317 |    1.265 | 
     | \miss_addr_3d_reg[1] | CLK ^      | DFFPOSX1 | 0.156 | 0.007 |   1.324 |    1.272 | 
     +-----------------------------------------------------------------------------------+ 
Path 10: VIOLATED Hold Check with Pin \miss_addr_5d_reg[3] /CLK 
Endpoint:   \miss_addr_5d_reg[3] /D (^) checked with  leading edge of 'clk'
Beginpoint: \miss_addr_4d_reg[3] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.330
+ Hold                         -0.007
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.573
  Arrival Time                  1.521
  Slack Time                   -0.052
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |              |          |       |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+-------+---------+----------| 
     |                      | clk ^        |          | 0.000 |       |   0.000 |    0.052 | 
     | clk__L1_I0           | A ^ -> Y ^   | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.273 | 
     | clk__L2_I0           | A ^ -> Y ^   | CLKBUF1  | 0.053 | 0.250 |   0.472 |    0.524 | 
     | clk__L3_I0           | A ^ -> Y ^   | CLKBUF1  | 0.197 | 0.233 |   0.705 |    0.757 | 
     | clk__L4_I0           | A ^ -> Y ^   | CLKBUF1  | 0.312 | 0.359 |   1.064 |    1.116 | 
     | clk__L5_I3           | A ^ -> Y ^   | CLKBUF1  | 0.170 | 0.259 |   1.323 |    1.375 | 
     | \miss_addr_4d_reg[3] | CLK ^ -> Q ^ | DFFPOSX1 | 0.049 | 0.125 |   1.448 |    1.500 | 
     | U9655                | A ^ -> Y ^   | AND2X1   | 0.038 | 0.073 |   1.521 |    1.573 | 
     | \miss_addr_5d_reg[3] | D ^          | DFFPOSX1 | 0.038 | 0.000 |   1.521 |    1.573 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | clk ^      |          | 0.000 |       |   0.000 |   -0.052 | 
     | clk__L1_I0           | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.169 | 
     | clk__L2_I0           | A ^ -> Y ^ | CLKBUF1  | 0.053 | 0.250 |   0.472 |    0.420 | 
     | clk__L3_I0           | A ^ -> Y ^ | CLKBUF1  | 0.197 | 0.233 |   0.705 |    0.653 | 
     | clk__L4_I0           | A ^ -> Y ^ | CLKBUF1  | 0.312 | 0.359 |   1.064 |    1.012 | 
     | clk__L5_I3           | A ^ -> Y ^ | CLKBUF1  | 0.170 | 0.259 |   1.323 |    1.271 | 
     | \miss_addr_5d_reg[3] | CLK ^      | DFFPOSX1 | 0.173 | 0.007 |   1.330 |    1.278 | 
     +-----------------------------------------------------------------------------------+ 
Path 11: VIOLATED Hold Check with Pin \miss_addr_4d_reg[9] /CLK 
Endpoint:   \miss_addr_4d_reg[9] /D (^) checked with  leading edge of 'clk'
Beginpoint: \miss_addr_3d_reg[9] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.333
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.577
  Arrival Time                  1.525
  Slack Time                   -0.052
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |              |          |       |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+-------+---------+----------| 
     |                      | clk ^        |          | 0.000 |       |   0.000 |    0.052 | 
     | clk__L1_I0           | A ^ -> Y ^   | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.273 | 
     | clk__L2_I4           | A ^ -> Y ^   | CLKBUF1  | 0.102 | 0.271 |   0.492 |    0.544 | 
     | clk__L3_I8           | A ^ -> Y ^   | CLKBUF1  | 0.165 | 0.237 |   0.729 |    0.781 | 
     | clk__L4_I37          | A ^ -> Y ^   | CLKBUF1  | 0.298 | 0.324 |   1.053 |    1.104 | 
     | clk__L5_I391         | A ^ -> Y ^   | CLKBUF1  | 0.155 | 0.279 |   1.332 |    1.384 | 
     | \miss_addr_3d_reg[9] | CLK ^ -> Q ^ | DFFPOSX1 | 0.048 | 0.119 |   1.451 |    1.502 | 
     | U9677                | A ^ -> Y ^   | AND2X1   | 0.040 | 0.075 |   1.525 |    1.577 | 
     | \miss_addr_4d_reg[9] | D ^          | DFFPOSX1 | 0.040 | 0.000 |   1.525 |    1.577 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | clk ^      |          | 0.000 |       |   0.000 |   -0.052 | 
     | clk__L1_I0           | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.169 | 
     | clk__L2_I4           | A ^ -> Y ^ | CLKBUF1  | 0.102 | 0.271 |   0.492 |    0.440 | 
     | clk__L3_I8           | A ^ -> Y ^ | CLKBUF1  | 0.165 | 0.237 |   0.729 |    0.677 | 
     | clk__L4_I37          | A ^ -> Y ^ | CLKBUF1  | 0.298 | 0.324 |   1.053 |    1.001 | 
     | clk__L5_I391         | A ^ -> Y ^ | CLKBUF1  | 0.155 | 0.279 |   1.332 |    1.280 | 
     | \miss_addr_4d_reg[9] | CLK ^      | DFFPOSX1 | 0.155 | 0.001 |   1.333 |    1.281 | 
     +-----------------------------------------------------------------------------------+ 
Path 12: VIOLATED Hold Check with Pin \miss_addr_3d_reg[15] /CLK 
Endpoint:   \miss_addr_3d_reg[15] /D (^) checked with  leading edge of 'clk'
Beginpoint: \miss_addr_2d_reg[15] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.330
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.574
  Arrival Time                  1.522
  Slack Time                   -0.052
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                       |              |          |       |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+-------+---------+----------| 
     |                       | clk ^        |          | 0.000 |       |   0.000 |    0.052 | 
     | clk__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.273 | 
     | clk__L2_I4            | A ^ -> Y ^   | CLKBUF1  | 0.102 | 0.271 |   0.492 |    0.544 | 
     | clk__L3_I8            | A ^ -> Y ^   | CLKBUF1  | 0.165 | 0.237 |   0.729 |    0.781 | 
     | clk__L4_I37           | A ^ -> Y ^   | CLKBUF1  | 0.298 | 0.324 |   1.053 |    1.104 | 
     | clk__L5_I389          | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.270 |   1.323 |    1.375 | 
     | \miss_addr_2d_reg[15] | CLK ^ -> Q ^ | DFFPOSX1 | 0.049 | 0.126 |   1.449 |    1.501 | 
     | U9699                 | A ^ -> Y ^   | AND2X1   | 0.039 | 0.074 |   1.522 |    1.574 | 
     | \miss_addr_3d_reg[15] | D ^          | DFFPOSX1 | 0.039 | 0.000 |   1.522 |    1.574 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                       |            |          |       |       |  Time   |   Time   | 
     |-----------------------+------------+----------+-------+-------+---------+----------| 
     |                       | clk ^      |          | 0.000 |       |   0.000 |   -0.052 | 
     | clk__L1_I0            | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.169 | 
     | clk__L2_I4            | A ^ -> Y ^ | CLKBUF1  | 0.102 | 0.271 |   0.492 |    0.440 | 
     | clk__L3_I8            | A ^ -> Y ^ | CLKBUF1  | 0.165 | 0.237 |   0.729 |    0.677 | 
     | clk__L4_I37           | A ^ -> Y ^ | CLKBUF1  | 0.298 | 0.324 |   1.053 |    1.001 | 
     | clk__L5_I389          | A ^ -> Y ^ | CLKBUF1  | 0.149 | 0.270 |   1.323 |    1.271 | 
     | \miss_addr_3d_reg[15] | CLK ^      | DFFPOSX1 | 0.149 | 0.007 |   1.330 |    1.278 | 
     +------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Hold Check with Pin \miss_addr_4d_reg[0] /CLK 
Endpoint:   \miss_addr_4d_reg[0] /D (^) checked with  leading edge of 'clk'
Beginpoint: \miss_addr_3d_reg[0] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.323
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.567
  Arrival Time                  1.516
  Slack Time                   -0.052
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |              |          |       |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+-------+---------+----------| 
     |                      | clk ^        |          | 0.000 |       |   0.000 |    0.052 | 
     | clk__L1_I0           | A ^ -> Y ^   | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.273 | 
     | clk__L2_I0           | A ^ -> Y ^   | CLKBUF1  | 0.053 | 0.250 |   0.472 |    0.523 | 
     | clk__L3_I0           | A ^ -> Y ^   | CLKBUF1  | 0.197 | 0.233 |   0.705 |    0.757 | 
     | clk__L4_I0           | A ^ -> Y ^   | CLKBUF1  | 0.312 | 0.359 |   1.064 |    1.116 | 
     | clk__L5_I10          | A ^ -> Y ^   | CLKBUF1  | 0.156 | 0.253 |   1.317 |    1.369 | 
     | \miss_addr_3d_reg[0] | CLK ^ -> Q ^ | DFFPOSX1 | 0.048 | 0.125 |   1.442 |    1.493 | 
     | U9668                | A ^ -> Y ^   | AND2X1   | 0.039 | 0.074 |   1.516 |    1.567 | 
     | \miss_addr_4d_reg[0] | D ^          | DFFPOSX1 | 0.039 | 0.000 |   1.516 |    1.567 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | clk ^      |          | 0.000 |       |   0.000 |   -0.052 | 
     | clk__L1_I0           | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.170 | 
     | clk__L2_I0           | A ^ -> Y ^ | CLKBUF1  | 0.053 | 0.250 |   0.472 |    0.420 | 
     | clk__L3_I0           | A ^ -> Y ^ | CLKBUF1  | 0.197 | 0.233 |   0.705 |    0.654 | 
     | clk__L4_I0           | A ^ -> Y ^ | CLKBUF1  | 0.312 | 0.359 |   1.064 |    1.013 | 
     | clk__L5_I10          | A ^ -> Y ^ | CLKBUF1  | 0.156 | 0.253 |   1.317 |    1.265 | 
     | \miss_addr_4d_reg[0] | CLK ^      | DFFPOSX1 | 0.156 | 0.006 |   1.323 |    1.272 | 
     +-----------------------------------------------------------------------------------+ 
Path 14: VIOLATED Hold Check with Pin \miss_addr_4d_reg[6] /CLK 
Endpoint:   \miss_addr_4d_reg[6] /D (^) checked with  leading edge of 'clk'
Beginpoint: \miss_addr_3d_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.335
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.579
  Arrival Time                  1.527
  Slack Time                   -0.051
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |              |          |       |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+-------+---------+----------| 
     |                      | clk ^        |          | 0.000 |       |   0.000 |    0.051 | 
     | clk__L1_I0           | A ^ -> Y ^   | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.273 | 
     | clk__L2_I4           | A ^ -> Y ^   | CLKBUF1  | 0.102 | 0.271 |   0.492 |    0.543 | 
     | clk__L3_I8           | A ^ -> Y ^   | CLKBUF1  | 0.165 | 0.237 |   0.729 |    0.780 | 
     | clk__L4_I37          | A ^ -> Y ^   | CLKBUF1  | 0.298 | 0.324 |   1.053 |    1.104 | 
     | clk__L5_I392         | A ^ -> Y ^   | CLKBUF1  | 0.159 | 0.278 |   1.330 |    1.382 | 
     | \miss_addr_3d_reg[6] | CLK ^ -> Q ^ | DFFPOSX1 | 0.050 | 0.124 |   1.454 |    1.506 | 
     | U9674                | A ^ -> Y ^   | AND2X1   | 0.039 | 0.073 |   1.527 |    1.579 | 
     | \miss_addr_4d_reg[6] | D ^          | DFFPOSX1 | 0.039 | 0.000 |   1.527 |    1.579 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | clk ^      |          | 0.000 |       |   0.000 |   -0.051 | 
     | clk__L1_I0           | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.170 | 
     | clk__L2_I4           | A ^ -> Y ^ | CLKBUF1  | 0.102 | 0.271 |   0.492 |    0.440 | 
     | clk__L3_I8           | A ^ -> Y ^ | CLKBUF1  | 0.165 | 0.237 |   0.729 |    0.677 | 
     | clk__L4_I37          | A ^ -> Y ^ | CLKBUF1  | 0.298 | 0.324 |   1.053 |    1.001 | 
     | clk__L5_I391         | A ^ -> Y ^ | CLKBUF1  | 0.155 | 0.279 |   1.332 |    1.280 | 
     | \miss_addr_4d_reg[6] | CLK ^      | DFFPOSX1 | 0.155 | 0.003 |   1.335 |    1.283 | 
     +-----------------------------------------------------------------------------------+ 
Path 15: VIOLATED Hold Check with Pin \miss_addr_5d_reg[6] /CLK 
Endpoint:   \miss_addr_5d_reg[6] /D (^) checked with  leading edge of 'clk'
Beginpoint: \miss_addr_4d_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.336
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.579
  Arrival Time                  1.528
  Slack Time                   -0.051
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |              |          |       |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+-------+---------+----------| 
     |                      | clk ^        |          | 0.000 |       |   0.000 |    0.051 | 
     | clk__L1_I0           | A ^ -> Y ^   | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.273 | 
     | clk__L2_I4           | A ^ -> Y ^   | CLKBUF1  | 0.102 | 0.271 |   0.492 |    0.543 | 
     | clk__L3_I8           | A ^ -> Y ^   | CLKBUF1  | 0.165 | 0.237 |   0.729 |    0.780 | 
     | clk__L4_I37          | A ^ -> Y ^   | CLKBUF1  | 0.298 | 0.324 |   1.053 |    1.104 | 
     | clk__L5_I391         | A ^ -> Y ^   | CLKBUF1  | 0.155 | 0.279 |   1.332 |    1.383 | 
     | \miss_addr_4d_reg[6] | CLK ^ -> Q ^ | DFFPOSX1 | 0.049 | 0.123 |   1.455 |    1.506 | 
     | U9658                | A ^ -> Y ^   | AND2X1   | 0.038 | 0.073 |   1.528 |    1.579 | 
     | \miss_addr_5d_reg[6] | D ^          | DFFPOSX1 | 0.038 | 0.000 |   1.528 |    1.579 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | clk ^      |          | 0.000 |       |   0.000 |   -0.051 | 
     | clk__L1_I0           | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.170 | 
     | clk__L2_I4           | A ^ -> Y ^ | CLKBUF1  | 0.102 | 0.271 |   0.492 |    0.441 | 
     | clk__L3_I8           | A ^ -> Y ^ | CLKBUF1  | 0.165 | 0.237 |   0.729 |    0.678 | 
     | clk__L4_I37          | A ^ -> Y ^ | CLKBUF1  | 0.298 | 0.324 |   1.053 |    1.001 | 
     | clk__L5_I391         | A ^ -> Y ^ | CLKBUF1  | 0.155 | 0.279 |   1.332 |    1.281 | 
     | \miss_addr_5d_reg[6] | CLK ^      | DFFPOSX1 | 0.155 | 0.004 |   1.336 |    1.284 | 
     +-----------------------------------------------------------------------------------+ 
Path 16: VIOLATED Hold Check with Pin \miss_addr_6d_reg[0] /CLK 
Endpoint:   \miss_addr_6d_reg[0] /D (^) checked with  leading edge of 'clk'
Beginpoint: \miss_addr_5d_reg[0] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.335
+ Hold                         -0.007
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.578
  Arrival Time                  1.527
  Slack Time                   -0.051
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |              |          |       |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+-------+---------+----------| 
     |                      | clk ^        |          | 0.000 |       |   0.000 |    0.051 | 
     | clk__L1_I0           | A ^ -> Y ^   | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.272 | 
     | clk__L2_I0           | A ^ -> Y ^   | CLKBUF1  | 0.053 | 0.250 |   0.472 |    0.522 | 
     | clk__L3_I0           | A ^ -> Y ^   | CLKBUF1  | 0.197 | 0.233 |   0.705 |    0.756 | 
     | clk__L4_I0           | A ^ -> Y ^   | CLKBUF1  | 0.312 | 0.359 |   1.064 |    1.115 | 
     | clk__L5_I8           | A ^ -> Y ^   | CLKBUF1  | 0.176 | 0.255 |   1.319 |    1.370 | 
     | \miss_addr_5d_reg[0] | CLK ^ -> Q ^ | DFFPOSX1 | 0.051 | 0.129 |   1.448 |    1.499 | 
     | U9636                | A ^ -> Y ^   | AND2X1   | 0.044 | 0.079 |   1.527 |    1.578 | 
     | \miss_addr_6d_reg[0] | D ^          | DFFPOSX1 | 0.044 | 0.000 |   1.527 |    1.578 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | clk ^      |          | 0.000 |       |   0.000 |   -0.051 | 
     | clk__L1_I0           | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.170 | 
     | clk__L2_I0           | A ^ -> Y ^ | CLKBUF1  | 0.053 | 0.250 |   0.472 |    0.421 | 
     | clk__L3_I0           | A ^ -> Y ^ | CLKBUF1  | 0.197 | 0.233 |   0.705 |    0.654 | 
     | clk__L4_I0           | A ^ -> Y ^ | CLKBUF1  | 0.312 | 0.359 |   1.064 |    1.013 | 
     | clk__L5_I7           | A ^ -> Y ^ | CLKBUF1  | 0.174 | 0.264 |   1.329 |    1.278 | 
     | \miss_addr_6d_reg[0] | CLK ^      | DFFPOSX1 | 0.174 | 0.006 |   1.335 |    1.284 | 
     +-----------------------------------------------------------------------------------+ 
Path 17: VIOLATED Hold Check with Pin \miss_addr_5d_reg[4] /CLK 
Endpoint:   \miss_addr_5d_reg[4] /D (^) checked with  leading edge of 'clk'
Beginpoint: \miss_addr_4d_reg[4] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.329
+ Hold                         -0.007
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.572
  Arrival Time                  1.521
  Slack Time                   -0.051
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |              |          |       |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+-------+---------+----------| 
     |                      | clk ^        |          | 0.000 |       |   0.000 |    0.051 | 
     | clk__L1_I0           | A ^ -> Y ^   | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.272 | 
     | clk__L2_I0           | A ^ -> Y ^   | CLKBUF1  | 0.053 | 0.250 |   0.472 |    0.522 | 
     | clk__L3_I0           | A ^ -> Y ^   | CLKBUF1  | 0.197 | 0.233 |   0.705 |    0.756 | 
     | clk__L4_I0           | A ^ -> Y ^   | CLKBUF1  | 0.312 | 0.359 |   1.064 |    1.115 | 
     | clk__L5_I3           | A ^ -> Y ^   | CLKBUF1  | 0.170 | 0.259 |   1.323 |    1.374 | 
     | \miss_addr_4d_reg[4] | CLK ^ -> Q ^ | DFFPOSX1 | 0.049 | 0.126 |   1.449 |    1.500 | 
     | U9656                | A ^ -> Y ^   | AND2X1   | 0.038 | 0.072 |   1.521 |    1.572 | 
     | \miss_addr_5d_reg[4] | D ^          | DFFPOSX1 | 0.038 | 0.000 |   1.521 |    1.572 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | clk ^      |          | 0.000 |       |   0.000 |   -0.051 | 
     | clk__L1_I0           | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.170 | 
     | clk__L2_I0           | A ^ -> Y ^ | CLKBUF1  | 0.053 | 0.250 |   0.472 |    0.421 | 
     | clk__L3_I0           | A ^ -> Y ^ | CLKBUF1  | 0.197 | 0.233 |   0.705 |    0.654 | 
     | clk__L4_I0           | A ^ -> Y ^ | CLKBUF1  | 0.312 | 0.359 |   1.064 |    1.013 | 
     | clk__L5_I3           | A ^ -> Y ^ | CLKBUF1  | 0.170 | 0.259 |   1.323 |    1.272 | 
     | \miss_addr_5d_reg[4] | CLK ^      | DFFPOSX1 | 0.173 | 0.006 |   1.329 |    1.278 | 
     +-----------------------------------------------------------------------------------+ 
Path 18: VIOLATED Hold Check with Pin \miss_addr_4d_reg[7] /CLK 
Endpoint:   \miss_addr_4d_reg[7] /D (^) checked with  leading edge of 'clk'
Beginpoint: \miss_addr_3d_reg[7] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.339
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.583
  Arrival Time                  1.532
  Slack Time                   -0.050
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |              |          |       |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+-------+---------+----------| 
     |                      | clk ^        |          | 0.000 |       |   0.000 |    0.050 | 
     | clk__L1_I0           | A ^ -> Y ^   | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.272 | 
     | clk__L2_I4           | A ^ -> Y ^   | CLKBUF1  | 0.102 | 0.271 |   0.492 |    0.542 | 
     | clk__L3_I8           | A ^ -> Y ^   | CLKBUF1  | 0.165 | 0.237 |   0.729 |    0.779 | 
     | clk__L4_I37          | A ^ -> Y ^   | CLKBUF1  | 0.298 | 0.324 |   1.053 |    1.103 | 
     | clk__L5_I392         | A ^ -> Y ^   | CLKBUF1  | 0.159 | 0.278 |   1.330 |    1.381 | 
     | \miss_addr_3d_reg[7] | CLK ^ -> Q ^ | DFFPOSX1 | 0.049 | 0.128 |   1.459 |    1.509 | 
     | U9675                | A ^ -> Y ^   | AND2X1   | 0.039 | 0.074 |   1.532 |    1.583 | 
     | \miss_addr_4d_reg[7] | D ^          | DFFPOSX1 | 0.039 | 0.000 |   1.532 |    1.583 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | clk ^      |          | 0.000 |       |   0.000 |   -0.050 | 
     | clk__L1_I0           | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.171 | 
     | clk__L2_I4           | A ^ -> Y ^ | CLKBUF1  | 0.102 | 0.271 |   0.492 |    0.441 | 
     | clk__L3_I8           | A ^ -> Y ^ | CLKBUF1  | 0.165 | 0.237 |   0.729 |    0.678 | 
     | clk__L4_I37          | A ^ -> Y ^ | CLKBUF1  | 0.298 | 0.324 |   1.053 |    1.002 | 
     | clk__L5_I392         | A ^ -> Y ^ | CLKBUF1  | 0.159 | 0.278 |   1.330 |    1.280 | 
     | \miss_addr_4d_reg[7] | CLK ^      | DFFPOSX1 | 0.159 | 0.009 |   1.339 |    1.289 | 
     +-----------------------------------------------------------------------------------+ 
Path 19: VIOLATED Hold Check with Pin \miss_addr_2d_reg[9] /CLK 
Endpoint:   \miss_addr_2d_reg[9] /D (^) checked with  leading edge of 'clk'
Beginpoint: \miss_addr_1d_reg[9] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.335
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.579
  Arrival Time                  1.529
  Slack Time                   -0.050
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |              |          |       |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+-------+---------+----------| 
     |                      | clk ^        |          | 0.000 |       |   0.000 |    0.050 | 
     | clk__L1_I0           | A ^ -> Y ^   | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.271 | 
     | clk__L2_I4           | A ^ -> Y ^   | CLKBUF1  | 0.102 | 0.271 |   0.492 |    0.542 | 
     | clk__L3_I8           | A ^ -> Y ^   | CLKBUF1  | 0.165 | 0.237 |   0.729 |    0.779 | 
     | clk__L4_I37          | A ^ -> Y ^   | CLKBUF1  | 0.298 | 0.324 |   1.053 |    1.103 | 
     | clk__L5_I389         | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.270 |   1.323 |    1.373 | 
     | \miss_addr_1d_reg[9] | CLK ^ -> Q ^ | DFFPOSX1 | 0.052 | 0.127 |   1.450 |    1.500 | 
     | U9709                | B ^ -> Y ^   | AND2X1   | 0.040 | 0.079 |   1.528 |    1.579 | 
     | \miss_addr_2d_reg[9] | D ^          | DFFPOSX1 | 0.040 | 0.000 |   1.529 |    1.579 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | clk ^      |          | 0.000 |       |   0.000 |   -0.050 | 
     | clk__L1_I0           | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.171 | 
     | clk__L2_I4           | A ^ -> Y ^ | CLKBUF1  | 0.102 | 0.271 |   0.492 |    0.442 | 
     | clk__L3_I8           | A ^ -> Y ^ | CLKBUF1  | 0.165 | 0.237 |   0.729 |    0.679 | 
     | clk__L4_I37          | A ^ -> Y ^ | CLKBUF1  | 0.298 | 0.324 |   1.053 |    1.002 | 
     | clk__L5_I391         | A ^ -> Y ^ | CLKBUF1  | 0.155 | 0.279 |   1.332 |    1.282 | 
     | \miss_addr_2d_reg[9] | CLK ^      | DFFPOSX1 | 0.155 | 0.003 |   1.335 |    1.285 | 
     +-----------------------------------------------------------------------------------+ 
Path 20: VIOLATED Hold Check with Pin \miss_addr_2d_reg[6] /CLK 
Endpoint:   \miss_addr_2d_reg[6] /D (^) checked with  leading edge of 'clk'
Beginpoint: \miss_addr_1d_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.337
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.580
  Arrival Time                  1.531
  Slack Time                   -0.049
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |              |          |       |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+-------+---------+----------| 
     |                      | clk ^        |          | 0.000 |       |   0.000 |    0.049 | 
     | clk__L1_I0           | A ^ -> Y ^   | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.270 | 
     | clk__L2_I4           | A ^ -> Y ^   | CLKBUF1  | 0.102 | 0.271 |   0.492 |    0.541 | 
     | clk__L3_I8           | A ^ -> Y ^   | CLKBUF1  | 0.165 | 0.237 |   0.729 |    0.778 | 
     | clk__L4_I37          | A ^ -> Y ^   | CLKBUF1  | 0.298 | 0.324 |   1.053 |    1.102 | 
     | clk__L5_I390         | A ^ -> Y ^   | CLKBUF1  | 0.155 | 0.272 |   1.324 |    1.373 | 
     | \miss_addr_1d_reg[6] | CLK ^ -> Q ^ | DFFPOSX1 | 0.051 | 0.128 |   1.453 |    1.502 | 
     | U9706                | B ^ -> Y ^   | AND2X1   | 0.040 | 0.078 |   1.531 |    1.580 | 
     | \miss_addr_2d_reg[6] | D ^          | DFFPOSX1 | 0.040 | 0.000 |   1.531 |    1.580 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | clk ^      |          | 0.000 |       |   0.000 |   -0.049 | 
     | clk__L1_I0           | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.172 | 
     | clk__L2_I4           | A ^ -> Y ^ | CLKBUF1  | 0.102 | 0.271 |   0.492 |    0.443 | 
     | clk__L3_I8           | A ^ -> Y ^ | CLKBUF1  | 0.165 | 0.237 |   0.729 |    0.680 | 
     | clk__L4_I37          | A ^ -> Y ^ | CLKBUF1  | 0.298 | 0.324 |   1.053 |    1.003 | 
     | clk__L5_I392         | A ^ -> Y ^ | CLKBUF1  | 0.159 | 0.278 |   1.330 |    1.281 | 
     | \miss_addr_2d_reg[6] | CLK ^      | DFFPOSX1 | 0.159 | 0.006 |   1.337 |    1.288 | 
     +-----------------------------------------------------------------------------------+ 
Path 21: VIOLATED Hold Check with Pin \miss_addr_3d_reg[7] /CLK 
Endpoint:   \miss_addr_3d_reg[7] /D (^) checked with  leading edge of 'clk'
Beginpoint: \miss_addr_2d_reg[7] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.339
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.582
  Arrival Time                  1.534
  Slack Time                   -0.049
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |              |          |       |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+-------+---------+----------| 
     |                      | clk ^        |          | 0.000 |       |   0.000 |    0.049 | 
     | clk__L1_I0           | A ^ -> Y ^   | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.270 | 
     | clk__L2_I4           | A ^ -> Y ^   | CLKBUF1  | 0.102 | 0.271 |   0.492 |    0.541 | 
     | clk__L3_I8           | A ^ -> Y ^   | CLKBUF1  | 0.165 | 0.237 |   0.729 |    0.778 | 
     | clk__L4_I37          | A ^ -> Y ^   | CLKBUF1  | 0.298 | 0.324 |   1.053 |    1.101 | 
     | clk__L5_I392         | A ^ -> Y ^   | CLKBUF1  | 0.159 | 0.278 |   1.330 |    1.379 | 
     | \miss_addr_2d_reg[7] | CLK ^ -> Q ^ | DFFPOSX1 | 0.050 | 0.129 |   1.460 |    1.508 | 
     | U9691                | A ^ -> Y ^   | AND2X1   | 0.039 | 0.074 |   1.533 |    1.582 | 
     | \miss_addr_3d_reg[7] | D ^          | DFFPOSX1 | 0.039 | 0.000 |   1.534 |    1.582 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | clk ^      |          | 0.000 |       |   0.000 |   -0.049 | 
     | clk__L1_I0           | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.172 | 
     | clk__L2_I4           | A ^ -> Y ^ | CLKBUF1  | 0.102 | 0.271 |   0.492 |    0.443 | 
     | clk__L3_I8           | A ^ -> Y ^ | CLKBUF1  | 0.165 | 0.237 |   0.729 |    0.680 | 
     | clk__L4_I37          | A ^ -> Y ^ | CLKBUF1  | 0.298 | 0.324 |   1.053 |    1.004 | 
     | clk__L5_I392         | A ^ -> Y ^ | CLKBUF1  | 0.159 | 0.278 |   1.330 |    1.281 | 
     | \miss_addr_3d_reg[7] | CLK ^      | DFFPOSX1 | 0.159 | 0.008 |   1.339 |    1.290 | 
     +-----------------------------------------------------------------------------------+ 
Path 22: VIOLATED Hold Check with Pin \miss_addr_5d_reg[5] /CLK 
Endpoint:   \miss_addr_5d_reg[5] /D (^) checked with  leading edge of 'clk'
Beginpoint: \miss_addr_4d_reg[5] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.332
+ Hold                         -0.007
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.575
  Arrival Time                  1.527
  Slack Time                   -0.049
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |              |          |       |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+-------+---------+----------| 
     |                      | clk ^        |          | 0.000 |       |   0.000 |    0.049 | 
     | clk__L1_I0           | A ^ -> Y ^   | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.270 | 
     | clk__L2_I0           | A ^ -> Y ^   | CLKBUF1  | 0.053 | 0.250 |   0.472 |    0.520 | 
     | clk__L3_I0           | A ^ -> Y ^   | CLKBUF1  | 0.197 | 0.233 |   0.705 |    0.754 | 
     | clk__L4_I0           | A ^ -> Y ^   | CLKBUF1  | 0.312 | 0.359 |   1.064 |    1.113 | 
     | clk__L5_I3           | A ^ -> Y ^   | CLKBUF1  | 0.170 | 0.259 |   1.323 |    1.372 | 
     | \miss_addr_4d_reg[5] | CLK ^ -> Q ^ | DFFPOSX1 | 0.049 | 0.131 |   1.454 |    1.502 | 
     | U9657                | A ^ -> Y ^   | AND2X1   | 0.038 | 0.073 |   1.526 |    1.575 | 
     | \miss_addr_5d_reg[5] | D ^          | DFFPOSX1 | 0.038 | 0.000 |   1.527 |    1.575 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | clk ^      |          | 0.000 |       |   0.000 |   -0.049 | 
     | clk__L1_I0           | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.173 | 
     | clk__L2_I0           | A ^ -> Y ^ | CLKBUF1  | 0.053 | 0.250 |   0.472 |    0.423 | 
     | clk__L3_I0           | A ^ -> Y ^ | CLKBUF1  | 0.197 | 0.233 |   0.705 |    0.656 | 
     | clk__L4_I0           | A ^ -> Y ^ | CLKBUF1  | 0.312 | 0.359 |   1.064 |    1.016 | 
     | clk__L5_I3           | A ^ -> Y ^ | CLKBUF1  | 0.170 | 0.259 |   1.323 |    1.274 | 
     | \miss_addr_5d_reg[5] | CLK ^      | DFFPOSX1 | 0.174 | 0.009 |   1.332 |    1.284 | 
     +-----------------------------------------------------------------------------------+ 
Path 23: VIOLATED Hold Check with Pin \miss_addr_3d_reg[0] /CLK 
Endpoint:   \miss_addr_3d_reg[0] /D (^) checked with  leading edge of 'clk'
Beginpoint: \miss_addr_2d_reg[0] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.323
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.567
  Arrival Time                  1.518
  Slack Time                   -0.049
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |              |          |       |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+-------+---------+----------| 
     |                      | clk ^        |          | 0.000 |       |   0.000 |    0.049 | 
     | clk__L1_I0           | A ^ -> Y ^   | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.270 | 
     | clk__L2_I0           | A ^ -> Y ^   | CLKBUF1  | 0.053 | 0.250 |   0.472 |    0.520 | 
     | clk__L3_I0           | A ^ -> Y ^   | CLKBUF1  | 0.197 | 0.233 |   0.705 |    0.754 | 
     | clk__L4_I0           | A ^ -> Y ^   | CLKBUF1  | 0.312 | 0.359 |   1.064 |    1.113 | 
     | clk__L5_I10          | A ^ -> Y ^   | CLKBUF1  | 0.156 | 0.253 |   1.317 |    1.366 | 
     | \miss_addr_2d_reg[0] | CLK ^ -> Q ^ | DFFPOSX1 | 0.048 | 0.125 |   1.442 |    1.491 | 
     | U9684                | A ^ -> Y ^   | AND2X1   | 0.042 | 0.076 |   1.518 |    1.567 | 
     | \miss_addr_3d_reg[0] | D ^          | DFFPOSX1 | 0.042 | 0.000 |   1.518 |    1.567 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | clk ^      |          | 0.000 |       |   0.000 |   -0.049 | 
     | clk__L1_I0           | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.173 | 
     | clk__L2_I0           | A ^ -> Y ^ | CLKBUF1  | 0.053 | 0.250 |   0.472 |    0.423 | 
     | clk__L3_I0           | A ^ -> Y ^ | CLKBUF1  | 0.197 | 0.233 |   0.705 |    0.656 | 
     | clk__L4_I0           | A ^ -> Y ^ | CLKBUF1  | 0.312 | 0.359 |   1.064 |    1.016 | 
     | clk__L5_I10          | A ^ -> Y ^ | CLKBUF1  | 0.156 | 0.253 |   1.317 |    1.268 | 
     | \miss_addr_3d_reg[0] | CLK ^      | DFFPOSX1 | 0.156 | 0.006 |   1.323 |    1.274 | 
     +-----------------------------------------------------------------------------------+ 
Path 24: VIOLATED Hold Check with Pin \miss_addr_5d_reg[2] /CLK 
Endpoint:   \miss_addr_5d_reg[2] /D (^) checked with  leading edge of 'clk'
Beginpoint: \miss_addr_4d_reg[2] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.335
+ Hold                         -0.007
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.578
  Arrival Time                  1.530
  Slack Time                   -0.049
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |              |          |       |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+-------+---------+----------| 
     |                      | clk ^        |          | 0.000 |       |   0.000 |    0.049 | 
     | clk__L1_I0           | A ^ -> Y ^   | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.270 | 
     | clk__L2_I0           | A ^ -> Y ^   | CLKBUF1  | 0.053 | 0.250 |   0.472 |    0.520 | 
     | clk__L3_I0           | A ^ -> Y ^   | CLKBUF1  | 0.197 | 0.233 |   0.705 |    0.754 | 
     | clk__L4_I0           | A ^ -> Y ^   | CLKBUF1  | 0.312 | 0.359 |   1.064 |    1.113 | 
     | clk__L5_I10          | A ^ -> Y ^   | CLKBUF1  | 0.156 | 0.253 |   1.317 |    1.366 | 
     | \miss_addr_4d_reg[2] | CLK ^ -> Q ^ | DFFPOSX1 | 0.052 | 0.130 |   1.447 |    1.495 | 
     | U9654                | A ^ -> Y ^   | AND2X1   | 0.049 | 0.083 |   1.529 |    1.578 | 
     | \miss_addr_5d_reg[2] | D ^          | DFFPOSX1 | 0.049 | 0.000 |   1.530 |    1.578 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | clk ^      |          | 0.000 |       |   0.000 |   -0.049 | 
     | clk__L1_I0           | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.173 | 
     | clk__L2_I0           | A ^ -> Y ^ | CLKBUF1  | 0.053 | 0.250 |   0.472 |    0.423 | 
     | clk__L3_I0           | A ^ -> Y ^ | CLKBUF1  | 0.197 | 0.233 |   0.705 |    0.657 | 
     | clk__L4_I0           | A ^ -> Y ^ | CLKBUF1  | 0.312 | 0.359 |   1.064 |    1.016 | 
     | clk__L5_I7           | A ^ -> Y ^ | CLKBUF1  | 0.174 | 0.264 |   1.329 |    1.280 | 
     | \miss_addr_5d_reg[2] | CLK ^      | DFFPOSX1 | 0.174 | 0.006 |   1.335 |    1.286 | 
     +-----------------------------------------------------------------------------------+ 
Path 25: VIOLATED Hold Check with Pin \miss_addr_6d_reg[7] /CLK 
Endpoint:   \miss_addr_6d_reg[7] /D (^) checked with  leading edge of 'clk'
Beginpoint: \miss_addr_5d_reg[7] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.333
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.577
  Arrival Time                  1.529
  Slack Time                   -0.048
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |              |          |       |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+-------+---------+----------| 
     |                      | clk ^        |          | 0.000 |       |   0.000 |    0.048 | 
     | clk__L1_I0           | A ^ -> Y ^   | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.269 | 
     | clk__L2_I4           | A ^ -> Y ^   | CLKBUF1  | 0.102 | 0.271 |   0.492 |    0.540 | 
     | clk__L3_I8           | A ^ -> Y ^   | CLKBUF1  | 0.165 | 0.237 |   0.729 |    0.777 | 
     | clk__L4_I37          | A ^ -> Y ^   | CLKBUF1  | 0.298 | 0.324 |   1.053 |    1.101 | 
     | clk__L5_I392         | A ^ -> Y ^   | CLKBUF1  | 0.159 | 0.278 |   1.330 |    1.378 | 
     | \miss_addr_5d_reg[7] | CLK ^ -> Q ^ | DFFPOSX1 | 0.049 | 0.122 |   1.452 |    1.500 | 
     | U9643                | A ^ -> Y ^   | AND2X1   | 0.042 | 0.077 |   1.529 |    1.577 | 
     | \miss_addr_6d_reg[7] | D ^          | DFFPOSX1 | 0.042 | 0.000 |   1.529 |    1.577 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | clk ^      |          | 0.000 |       |   0.000 |   -0.048 | 
     | clk__L1_I0           | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.173 | 
     | clk__L2_I4           | A ^ -> Y ^ | CLKBUF1  | 0.102 | 0.271 |   0.492 |    0.444 | 
     | clk__L3_I8           | A ^ -> Y ^ | CLKBUF1  | 0.165 | 0.237 |   0.729 |    0.681 | 
     | clk__L4_I37          | A ^ -> Y ^ | CLKBUF1  | 0.298 | 0.324 |   1.053 |    1.004 | 
     | clk__L5_I391         | A ^ -> Y ^ | CLKBUF1  | 0.155 | 0.279 |   1.332 |    1.284 | 
     | \miss_addr_6d_reg[7] | CLK ^      | DFFPOSX1 | 0.155 | 0.001 |   1.333 |    1.285 | 
     +-----------------------------------------------------------------------------------+ 
Path 26: VIOLATED Hold Check with Pin \miss_addr_4d_reg[4] /CLK 
Endpoint:   \miss_addr_4d_reg[4] /D (^) checked with  leading edge of 'clk'
Beginpoint: \miss_addr_3d_reg[4] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.327
+ Hold                         -0.007
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.571
  Arrival Time                  1.523
  Slack Time                   -0.048
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |              |          |       |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+-------+---------+----------| 
     |                      | clk ^        |          | 0.000 |       |   0.000 |    0.048 | 
     | clk__L1_I0           | A ^ -> Y ^   | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.269 | 
     | clk__L2_I0           | A ^ -> Y ^   | CLKBUF1  | 0.053 | 0.250 |   0.472 |    0.520 | 
     | clk__L3_I0           | A ^ -> Y ^   | CLKBUF1  | 0.197 | 0.233 |   0.705 |    0.753 | 
     | clk__L4_I0           | A ^ -> Y ^   | CLKBUF1  | 0.312 | 0.359 |   1.064 |    1.112 | 
     | clk__L5_I4           | A ^ -> Y ^   | CLKBUF1  | 0.171 | 0.249 |   1.313 |    1.361 | 
     | \miss_addr_3d_reg[4] | CLK ^ -> Q ^ | DFFPOSX1 | 0.059 | 0.136 |   1.449 |    1.497 | 
     | U9672                | A ^ -> Y ^   | AND2X1   | 0.039 | 0.074 |   1.523 |    1.570 | 
     | \miss_addr_4d_reg[4] | D ^          | DFFPOSX1 | 0.039 | 0.000 |   1.523 |    1.571 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | clk ^      |          | 0.000 |       |   0.000 |   -0.048 | 
     | clk__L1_I0           | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.173 | 
     | clk__L2_I0           | A ^ -> Y ^ | CLKBUF1  | 0.053 | 0.250 |   0.472 |    0.424 | 
     | clk__L3_I0           | A ^ -> Y ^ | CLKBUF1  | 0.197 | 0.233 |   0.705 |    0.657 | 
     | clk__L4_I0           | A ^ -> Y ^ | CLKBUF1  | 0.312 | 0.359 |   1.064 |    1.016 | 
     | clk__L5_I3           | A ^ -> Y ^ | CLKBUF1  | 0.170 | 0.259 |   1.323 |    1.275 | 
     | \miss_addr_4d_reg[4] | CLK ^      | DFFPOSX1 | 0.173 | 0.005 |   1.327 |    1.280 | 
     +-----------------------------------------------------------------------------------+ 
Path 27: VIOLATED Hold Check with Pin \miss_addr_5d_reg[1] /CLK 
Endpoint:   \miss_addr_5d_reg[1] /D (^) checked with  leading edge of 'clk'
Beginpoint: \miss_addr_4d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.335
+ Hold                         -0.007
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.578
  Arrival Time                  1.530
  Slack Time                   -0.048
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |              |          |       |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+-------+---------+----------| 
     |                      | clk ^        |          | 0.000 |       |   0.000 |    0.048 | 
     | clk__L1_I0           | A ^ -> Y ^   | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.269 | 
     | clk__L2_I0           | A ^ -> Y ^   | CLKBUF1  | 0.053 | 0.250 |   0.472 |    0.519 | 
     | clk__L3_I0           | A ^ -> Y ^   | CLKBUF1  | 0.197 | 0.233 |   0.705 |    0.753 | 
     | clk__L4_I0           | A ^ -> Y ^   | CLKBUF1  | 0.312 | 0.359 |   1.064 |    1.112 | 
     | clk__L5_I8           | A ^ -> Y ^   | CLKBUF1  | 0.176 | 0.255 |   1.319 |    1.367 | 
     | \miss_addr_4d_reg[1] | CLK ^ -> Q ^ | DFFPOSX1 | 0.049 | 0.129 |   1.448 |    1.496 | 
     | U9653                | A ^ -> Y ^   | AND2X1   | 0.049 | 0.082 |   1.530 |    1.578 | 
     | \miss_addr_5d_reg[1] | D ^          | DFFPOSX1 | 0.049 | 0.000 |   1.530 |    1.578 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | clk ^      |          | 0.000 |       |   0.000 |   -0.048 | 
     | clk__L1_I0           | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.174 | 
     | clk__L2_I0           | A ^ -> Y ^ | CLKBUF1  | 0.053 | 0.250 |   0.472 |    0.424 | 
     | clk__L3_I0           | A ^ -> Y ^ | CLKBUF1  | 0.197 | 0.233 |   0.705 |    0.657 | 
     | clk__L4_I0           | A ^ -> Y ^ | CLKBUF1  | 0.312 | 0.359 |   1.064 |    1.017 | 
     | clk__L5_I7           | A ^ -> Y ^ | CLKBUF1  | 0.174 | 0.264 |   1.329 |    1.281 | 
     | \miss_addr_5d_reg[1] | CLK ^      | DFFPOSX1 | 0.174 | 0.006 |   1.335 |    1.287 | 
     +-----------------------------------------------------------------------------------+ 
Path 28: VIOLATED Hold Check with Pin \miss_addr_6d_reg[2] /CLK 
Endpoint:   \miss_addr_6d_reg[2] /D (^) checked with  leading edge of 'clk'
Beginpoint: \miss_addr_5d_reg[2] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.335
+ Hold                         -0.007
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.578
  Arrival Time                  1.530
  Slack Time                   -0.047
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |              |          |       |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+-------+---------+----------| 
     |                      | clk ^        |          | 0.000 |       |   0.000 |    0.047 | 
     | clk__L1_I0           | A ^ -> Y ^   | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.268 | 
     | clk__L2_I0           | A ^ -> Y ^   | CLKBUF1  | 0.053 | 0.250 |   0.472 |    0.519 | 
     | clk__L3_I0           | A ^ -> Y ^   | CLKBUF1  | 0.197 | 0.233 |   0.705 |    0.752 | 
     | clk__L4_I0           | A ^ -> Y ^   | CLKBUF1  | 0.312 | 0.359 |   1.064 |    1.111 | 
     | clk__L5_I7           | A ^ -> Y ^   | CLKBUF1  | 0.174 | 0.264 |   1.329 |    1.376 | 
     | \miss_addr_5d_reg[2] | CLK ^ -> Q ^ | DFFPOSX1 | 0.049 | 0.128 |   1.456 |    1.504 | 
     | U9638                | A ^ -> Y ^   | AND2X1   | 0.039 | 0.074 |   1.530 |    1.577 | 
     | \miss_addr_6d_reg[2] | D ^          | DFFPOSX1 | 0.039 | 0.000 |   1.530 |    1.578 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | clk ^      |          | 0.000 |       |   0.000 |   -0.047 | 
     | clk__L1_I0           | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.174 | 
     | clk__L2_I0           | A ^ -> Y ^ | CLKBUF1  | 0.053 | 0.250 |   0.472 |    0.425 | 
     | clk__L3_I0           | A ^ -> Y ^ | CLKBUF1  | 0.197 | 0.233 |   0.705 |    0.658 | 
     | clk__L4_I0           | A ^ -> Y ^ | CLKBUF1  | 0.312 | 0.359 |   1.064 |    1.017 | 
     | clk__L5_I7           | A ^ -> Y ^ | CLKBUF1  | 0.174 | 0.264 |   1.329 |    1.281 | 
     | \miss_addr_6d_reg[2] | CLK ^      | DFFPOSX1 | 0.174 | 0.006 |   1.335 |    1.287 | 
     +-----------------------------------------------------------------------------------+ 
Path 29: VIOLATED Hold Check with Pin miss_4d_reg/CLK 
Endpoint:   miss_4d_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: miss_3d_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.338
+ Hold                         -0.009
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.579
  Arrival Time                  1.533
  Slack Time                   -0.047
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |    0.047 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.268 | 
     | clk__L2_I4   | A ^ -> Y ^   | CLKBUF1  | 0.102 | 0.271 |   0.492 |    0.539 | 
     | clk__L3_I8   | A ^ -> Y ^   | CLKBUF1  | 0.165 | 0.237 |   0.729 |    0.776 | 
     | clk__L4_I36  | A ^ -> Y ^   | CLKBUF1  | 0.288 | 0.329 |   1.058 |    1.104 | 
     | clk__L5_I374 | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.257 |   1.315 |    1.361 | 
     | miss_3d_reg  | CLK ^ -> Q ^ | DFFPOSX1 | 0.051 | 0.144 |   1.459 |    1.506 | 
     | U9730        | A ^ -> Y ^   | AND2X1   | 0.039 | 0.074 |   1.533 |    1.579 | 
     | miss_4d_reg  | D ^          | DFFPOSX1 | 0.039 | 0.000 |   1.533 |    1.579 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |          |       |       |  Time   |   Time   | 
     |--------------+------------+----------+-------+-------+---------+----------| 
     |              | clk ^      |          | 0.000 |       |   0.000 |   -0.047 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.174 | 
     | clk__L2_I4   | A ^ -> Y ^ | CLKBUF1  | 0.102 | 0.271 |   0.492 |    0.445 | 
     | clk__L3_I8   | A ^ -> Y ^ | CLKBUF1  | 0.165 | 0.237 |   0.729 |    0.682 | 
     | clk__L4_I36  | A ^ -> Y ^ | CLKBUF1  | 0.288 | 0.329 |   1.058 |    1.011 | 
     | clk__L5_I376 | A ^ -> Y ^ | CLKBUF1  | 0.201 | 0.257 |   1.314 |    1.267 | 
     | miss_4d_reg  | CLK ^      | DFFPOSX1 | 0.213 | 0.024 |   1.338 |    1.292 | 
     +---------------------------------------------------------------------------+ 
Path 30: VIOLATED Hold Check with Pin \miss_addr_6d_reg[14] /CLK 
Endpoint:   \miss_addr_6d_reg[14] /D (^) checked with  leading edge of 'clk'
Beginpoint: \miss_addr_5d_reg[14] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.336
+ Hold                         -0.009
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.577
  Arrival Time                  1.530
  Slack Time                   -0.047
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                       |              |          |       |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+-------+---------+----------| 
     |                       | clk ^        |          | 0.000 |       |   0.000 |    0.047 | 
     | clk__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.268 | 
     | clk__L2_I4            | A ^ -> Y ^   | CLKBUF1  | 0.102 | 0.271 |   0.492 |    0.539 | 
     | clk__L3_I8            | A ^ -> Y ^   | CLKBUF1  | 0.165 | 0.237 |   0.729 |    0.776 | 
     | clk__L4_I36           | A ^ -> Y ^   | CLKBUF1  | 0.288 | 0.329 |   1.058 |    1.104 | 
     | clk__L5_I382          | A ^ -> Y ^   | CLKBUF1  | 0.191 | 0.257 |   1.315 |    1.361 | 
     | \miss_addr_5d_reg[14] | CLK ^ -> Q ^ | DFFPOSX1 | 0.050 | 0.142 |   1.457 |    1.504 | 
     | U9650                 | A ^ -> Y ^   | AND2X1   | 0.039 | 0.073 |   1.530 |    1.577 | 
     | \miss_addr_6d_reg[14] | D ^          | DFFPOSX1 | 0.039 | 0.000 |   1.530 |    1.577 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                       |            |          |       |       |  Time   |   Time   | 
     |-----------------------+------------+----------+-------+-------+---------+----------| 
     |                       | clk ^      |          | 0.000 |       |   0.000 |   -0.047 | 
     | clk__L1_I0            | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.175 | 
     | clk__L2_I4            | A ^ -> Y ^ | CLKBUF1  | 0.102 | 0.271 |   0.492 |    0.445 | 
     | clk__L3_I8            | A ^ -> Y ^ | CLKBUF1  | 0.165 | 0.237 |   0.729 |    0.682 | 
     | clk__L4_I36           | A ^ -> Y ^ | CLKBUF1  | 0.288 | 0.329 |   1.058 |    1.011 | 
     | clk__L5_I377          | A ^ -> Y ^ | CLKBUF1  | 0.197 | 0.258 |   1.316 |    1.269 | 
     | \miss_addr_6d_reg[14] | CLK ^      | DFFPOSX1 | 0.207 | 0.020 |   1.336 |    1.289 | 
     +------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Hold Check with Pin \miss_addr_4d_reg[15] /CLK 
Endpoint:   \miss_addr_4d_reg[15] /D (^) checked with  leading edge of 'clk'
Beginpoint: \miss_addr_3d_reg[15] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.331
+ Hold                         -0.008
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.573
  Arrival Time                  1.527
  Slack Time                   -0.046
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                       |              |          |       |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+-------+---------+----------| 
     |                       | clk ^        |          | 0.000 |       |   0.000 |    0.046 | 
     | clk__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.267 | 
     | clk__L2_I4            | A ^ -> Y ^   | CLKBUF1  | 0.102 | 0.271 |   0.492 |    0.538 | 
     | clk__L3_I8            | A ^ -> Y ^   | CLKBUF1  | 0.165 | 0.237 |   0.729 |    0.775 | 
     | clk__L4_I37           | A ^ -> Y ^   | CLKBUF1  | 0.298 | 0.324 |   1.053 |    1.099 | 
     | clk__L5_I389          | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.270 |   1.323 |    1.369 | 
     | \miss_addr_3d_reg[15] | CLK ^ -> Q ^ | DFFPOSX1 | 0.050 | 0.127 |   1.450 |    1.496 | 
     | U9683                 | A ^ -> Y ^   | AND2X1   | 0.042 | 0.077 |   1.526 |    1.573 | 
     | \miss_addr_4d_reg[15] | D ^          | DFFPOSX1 | 0.042 | 0.000 |   1.527 |    1.573 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                       |            |          |       |       |  Time   |   Time   | 
     |-----------------------+------------+----------+-------+-------+---------+----------| 
     |                       | clk ^      |          | 0.000 |       |   0.000 |   -0.046 | 
     | clk__L1_I0            | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.175 | 
     | clk__L2_I4            | A ^ -> Y ^ | CLKBUF1  | 0.102 | 0.271 |   0.492 |    0.446 | 
     | clk__L3_I8            | A ^ -> Y ^ | CLKBUF1  | 0.165 | 0.237 |   0.729 |    0.683 | 
     | clk__L4_I36           | A ^ -> Y ^ | CLKBUF1  | 0.288 | 0.329 |   1.058 |    1.012 | 
     | clk__L5_I382          | A ^ -> Y ^ | CLKBUF1  | 0.191 | 0.257 |   1.315 |    1.269 | 
     | \miss_addr_4d_reg[15] | CLK ^      | DFFPOSX1 | 0.198 | 0.016 |   1.331 |    1.285 | 
     +------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Hold Check with Pin \miss_addr_3d_reg[10] /CLK 
Endpoint:   \miss_addr_3d_reg[10] /D (^) checked with  leading edge of 'clk'
Beginpoint: \miss_addr_2d_reg[10] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.332
+ Hold                         -0.008
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.573
  Arrival Time                  1.527
  Slack Time                   -0.046
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                       |              |          |       |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+-------+---------+----------| 
     |                       | clk ^        |          | 0.000 |       |   0.000 |    0.046 | 
     | clk__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.267 | 
     | clk__L2_I4            | A ^ -> Y ^   | CLKBUF1  | 0.102 | 0.271 |   0.492 |    0.538 | 
     | clk__L3_I8            | A ^ -> Y ^   | CLKBUF1  | 0.165 | 0.237 |   0.729 |    0.775 | 
     | clk__L4_I37           | A ^ -> Y ^   | CLKBUF1  | 0.298 | 0.324 |   1.053 |    1.098 | 
     | clk__L5_I391          | A ^ -> Y ^   | CLKBUF1  | 0.155 | 0.279 |   1.332 |    1.378 | 
     | \miss_addr_2d_reg[10] | CLK ^ -> Q ^ | DFFPOSX1 | 0.048 | 0.122 |   1.454 |    1.500 | 
     | U9694                 | A ^ -> Y ^   | AND2X1   | 0.038 | 0.073 |   1.527 |    1.573 | 
     | \miss_addr_3d_reg[10] | D ^          | DFFPOSX1 | 0.038 | 0.000 |   1.527 |    1.573 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                       |            |          |       |       |  Time   |   Time   | 
     |-----------------------+------------+----------+-------+-------+---------+----------| 
     |                       | clk ^      |          | 0.000 |       |   0.000 |   -0.046 | 
     | clk__L1_I0            | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.175 | 
     | clk__L2_I4            | A ^ -> Y ^ | CLKBUF1  | 0.102 | 0.271 |   0.492 |    0.446 | 
     | clk__L3_I8            | A ^ -> Y ^ | CLKBUF1  | 0.165 | 0.237 |   0.729 |    0.683 | 
     | clk__L4_I36           | A ^ -> Y ^ | CLKBUF1  | 0.288 | 0.329 |   1.058 |    1.012 | 
     | clk__L5_I381          | A ^ -> Y ^ | CLKBUF1  | 0.194 | 0.256 |   1.314 |    1.268 | 
     | \miss_addr_3d_reg[10] | CLK ^      | DFFPOSX1 | 0.202 | 0.018 |   1.332 |    1.286 | 
     +------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Hold Check with Pin \miss_addr_3d_reg[3] /CLK 
Endpoint:   \miss_addr_3d_reg[3] /D (^) checked with  leading edge of 'clk'
Beginpoint: \miss_addr_2d_reg[3] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.334
+ Hold                         -0.007
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.577
  Arrival Time                  1.532
  Slack Time                   -0.046
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |              |          |       |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+-------+---------+----------| 
     |                      | clk ^        |          | 0.000 |       |   0.000 |    0.046 | 
     | clk__L1_I0           | A ^ -> Y ^   | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.267 | 
     | clk__L2_I0           | A ^ -> Y ^   | CLKBUF1  | 0.053 | 0.250 |   0.472 |    0.518 | 
     | clk__L3_I0           | A ^ -> Y ^   | CLKBUF1  | 0.197 | 0.233 |   0.705 |    0.751 | 
     | clk__L4_I0           | A ^ -> Y ^   | CLKBUF1  | 0.312 | 0.359 |   1.064 |    1.110 | 
     | clk__L5_I7           | A ^ -> Y ^   | CLKBUF1  | 0.174 | 0.264 |   1.329 |    1.374 | 
     | \miss_addr_2d_reg[3] | CLK ^ -> Q ^ | DFFPOSX1 | 0.049 | 0.128 |   1.456 |    1.502 | 
     | U9687                | A ^ -> Y ^   | AND2X1   | 0.041 | 0.075 |   1.531 |    1.577 | 
     | \miss_addr_3d_reg[3] | D ^          | DFFPOSX1 | 0.041 | 0.000 |   1.532 |    1.577 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | clk ^      |          | 0.000 |       |   0.000 |   -0.046 | 
     | clk__L1_I0           | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.175 | 
     | clk__L2_I0           | A ^ -> Y ^ | CLKBUF1  | 0.053 | 0.250 |   0.472 |    0.426 | 
     | clk__L3_I0           | A ^ -> Y ^ | CLKBUF1  | 0.197 | 0.233 |   0.705 |    0.659 | 
     | clk__L4_I0           | A ^ -> Y ^ | CLKBUF1  | 0.312 | 0.359 |   1.064 |    1.018 | 
     | clk__L5_I7           | A ^ -> Y ^ | CLKBUF1  | 0.174 | 0.264 |   1.329 |    1.283 | 
     | \miss_addr_3d_reg[3] | CLK ^      | DFFPOSX1 | 0.174 | 0.006 |   1.334 |    1.289 | 
     +-----------------------------------------------------------------------------------+ 
Path 34: VIOLATED Hold Check with Pin \miss_addr_3d_reg[13] /CLK 
Endpoint:   \miss_addr_3d_reg[13] /D (^) checked with  leading edge of 'clk'
Beginpoint: \miss_addr_2d_reg[13] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.338
+ Hold                         -0.009
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.579
  Arrival Time                  1.533
  Slack Time                   -0.046
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                       |              |          |       |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+-------+---------+----------| 
     |                       | clk ^        |          | 0.000 |       |   0.000 |    0.046 | 
     | clk__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.267 | 
     | clk__L2_I4            | A ^ -> Y ^   | CLKBUF1  | 0.102 | 0.271 |   0.492 |    0.537 | 
     | clk__L3_I8            | A ^ -> Y ^   | CLKBUF1  | 0.165 | 0.237 |   0.729 |    0.774 | 
     | clk__L4_I36           | A ^ -> Y ^   | CLKBUF1  | 0.288 | 0.329 |   1.058 |    1.103 | 
     | clk__L5_I381          | A ^ -> Y ^   | CLKBUF1  | 0.194 | 0.256 |   1.314 |    1.360 | 
     | \miss_addr_2d_reg[13] | CLK ^ -> Q ^ | DFFPOSX1 | 0.052 | 0.146 |   1.460 |    1.505 | 
     | U9697                 | A ^ -> Y ^   | AND2X1   | 0.039 | 0.073 |   1.533 |    1.578 | 
     | \miss_addr_3d_reg[13] | D ^          | DFFPOSX1 | 0.039 | 0.000 |   1.533 |    1.579 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                       |            |          |       |       |  Time   |   Time   | 
     |-----------------------+------------+----------+-------+-------+---------+----------| 
     |                       | clk ^      |          | 0.000 |       |   0.000 |   -0.046 | 
     | clk__L1_I0            | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.176 | 
     | clk__L2_I4            | A ^ -> Y ^ | CLKBUF1  | 0.102 | 0.271 |   0.492 |    0.446 | 
     | clk__L3_I8            | A ^ -> Y ^ | CLKBUF1  | 0.165 | 0.237 |   0.729 |    0.683 | 
     | clk__L4_I36           | A ^ -> Y ^ | CLKBUF1  | 0.288 | 0.329 |   1.058 |    1.012 | 
     | clk__L5_I380          | A ^ -> Y ^ | CLKBUF1  | 0.200 | 0.257 |   1.315 |    1.270 | 
     | \miss_addr_3d_reg[13] | CLK ^      | DFFPOSX1 | 0.212 | 0.023 |   1.338 |    1.292 | 
     +------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Hold Check with Pin miss_7d_reg/CLK 
Endpoint:   miss_7d_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: miss_6d_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.341
+ Hold                         -0.009
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.582
  Arrival Time                  1.536
  Slack Time                   -0.045
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |    0.045 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.267 | 
     | clk__L2_I4   | A ^ -> Y ^   | CLKBUF1  | 0.102 | 0.271 |   0.492 |    0.537 | 
     | clk__L3_I8   | A ^ -> Y ^   | CLKBUF1  | 0.165 | 0.237 |   0.729 |    0.774 | 
     | clk__L4_I36  | A ^ -> Y ^   | CLKBUF1  | 0.288 | 0.329 |   1.058 |    1.103 | 
     | clk__L5_I376 | A ^ -> Y ^   | CLKBUF1  | 0.201 | 0.257 |   1.314 |    1.360 | 
     | miss_6d_reg  | CLK ^ -> Q ^ | DFFPOSX1 | 0.051 | 0.148 |   1.463 |    1.508 | 
     | U9727        | A ^ -> Y ^   | AND2X1   | 0.039 | 0.073 |   1.536 |    1.581 | 
     | miss_7d_reg  | D ^          | DFFPOSX1 | 0.039 | 0.000 |   1.536 |    1.582 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |          |       |       |  Time   |   Time   | 
     |--------------+------------+----------+-------+-------+---------+----------| 
     |              | clk ^      |          | 0.000 |       |   0.000 |   -0.045 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.176 | 
     | clk__L2_I4   | A ^ -> Y ^ | CLKBUF1  | 0.102 | 0.271 |   0.492 |    0.446 | 
     | clk__L3_I8   | A ^ -> Y ^ | CLKBUF1  | 0.165 | 0.237 |   0.729 |    0.683 | 
     | clk__L4_I36  | A ^ -> Y ^ | CLKBUF1  | 0.288 | 0.329 |   1.058 |    1.012 | 
     | clk__L5_I376 | A ^ -> Y ^ | CLKBUF1  | 0.201 | 0.257 |   1.314 |    1.269 | 
     | miss_7d_reg  | CLK ^      | DFFPOSX1 | 0.213 | 0.026 |   1.341 |    1.295 | 
     +---------------------------------------------------------------------------+ 
Path 36: VIOLATED Hold Check with Pin \miss_addr_3d_reg[6] /CLK 
Endpoint:   \miss_addr_3d_reg[6] /D (^) checked with  leading edge of 'clk'
Beginpoint: \miss_addr_2d_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.333
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.577
  Arrival Time                  1.531
  Slack Time                   -0.045
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |              |          |       |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+-------+---------+----------| 
     |                      | clk ^        |          | 0.000 |       |   0.000 |    0.045 | 
     | clk__L1_I0           | A ^ -> Y ^   | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.266 | 
     | clk__L2_I4           | A ^ -> Y ^   | CLKBUF1  | 0.102 | 0.271 |   0.492 |    0.537 | 
     | clk__L3_I8           | A ^ -> Y ^   | CLKBUF1  | 0.165 | 0.237 |   0.729 |    0.774 | 
     | clk__L4_I37          | A ^ -> Y ^   | CLKBUF1  | 0.298 | 0.324 |   1.053 |    1.098 | 
     | clk__L5_I392         | A ^ -> Y ^   | CLKBUF1  | 0.159 | 0.278 |   1.330 |    1.375 | 
     | \miss_addr_2d_reg[6] | CLK ^ -> Q ^ | DFFPOSX1 | 0.049 | 0.127 |   1.457 |    1.502 | 
     | U9690                | A ^ -> Y ^   | AND2X1   | 0.040 | 0.074 |   1.531 |    1.576 | 
     | \miss_addr_3d_reg[6] | D ^          | DFFPOSX1 | 0.040 | 0.000 |   1.531 |    1.577 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | clk ^      |          | 0.000 |       |   0.000 |   -0.045 | 
     | clk__L1_I0           | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.176 | 
     | clk__L2_I4           | A ^ -> Y ^ | CLKBUF1  | 0.102 | 0.271 |   0.492 |    0.447 | 
     | clk__L3_I8           | A ^ -> Y ^ | CLKBUF1  | 0.165 | 0.237 |   0.729 |    0.684 | 
     | clk__L4_I37          | A ^ -> Y ^ | CLKBUF1  | 0.298 | 0.324 |   1.053 |    1.007 | 
     | clk__L5_I392         | A ^ -> Y ^ | CLKBUF1  | 0.159 | 0.278 |   1.330 |    1.285 | 
     | \miss_addr_3d_reg[6] | CLK ^      | DFFPOSX1 | 0.159 | 0.003 |   1.333 |    1.288 | 
     +-----------------------------------------------------------------------------------+ 
Path 37: VIOLATED Hold Check with Pin \miss_addr_3d_reg[9] /CLK 
Endpoint:   \miss_addr_3d_reg[9] /D (^) checked with  leading edge of 'clk'
Beginpoint: \miss_addr_2d_reg[9] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.332
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.576
  Arrival Time                  1.531
  Slack Time                   -0.045
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |              |          |       |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+-------+---------+----------| 
     |                      | clk ^        |          | 0.000 |       |   0.000 |    0.045 | 
     | clk__L1_I0           | A ^ -> Y ^   | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.266 | 
     | clk__L2_I4           | A ^ -> Y ^   | CLKBUF1  | 0.102 | 0.271 |   0.492 |    0.537 | 
     | clk__L3_I8           | A ^ -> Y ^   | CLKBUF1  | 0.165 | 0.237 |   0.729 |    0.774 | 
     | clk__L4_I37          | A ^ -> Y ^   | CLKBUF1  | 0.298 | 0.324 |   1.053 |    1.098 | 
     | clk__L5_I391         | A ^ -> Y ^   | CLKBUF1  | 0.155 | 0.279 |   1.332 |    1.377 | 
     | \miss_addr_2d_reg[9] | CLK ^ -> Q ^ | DFFPOSX1 | 0.052 | 0.125 |   1.457 |    1.502 | 
     | U9693                | A ^ -> Y ^   | AND2X1   | 0.039 | 0.074 |   1.531 |    1.576 | 
     | \miss_addr_3d_reg[9] | D ^          | DFFPOSX1 | 0.039 | 0.000 |   1.531 |    1.576 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | clk ^      |          | 0.000 |       |   0.000 |   -0.045 | 
     | clk__L1_I0           | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.176 | 
     | clk__L2_I4           | A ^ -> Y ^ | CLKBUF1  | 0.102 | 0.271 |   0.492 |    0.447 | 
     | clk__L3_I8           | A ^ -> Y ^ | CLKBUF1  | 0.165 | 0.237 |   0.729 |    0.684 | 
     | clk__L4_I37          | A ^ -> Y ^ | CLKBUF1  | 0.298 | 0.324 |   1.053 |    1.007 | 
     | clk__L5_I391         | A ^ -> Y ^ | CLKBUF1  | 0.155 | 0.279 |   1.332 |    1.287 | 
     | \miss_addr_3d_reg[9] | CLK ^      | DFFPOSX1 | 0.155 | 0.000 |   1.332 |    1.287 | 
     +-----------------------------------------------------------------------------------+ 
Path 38: VIOLATED Hold Check with Pin \miss_addr_4d_reg[2] /CLK 
Endpoint:   \miss_addr_4d_reg[2] /D (^) checked with  leading edge of 'clk'
Beginpoint: \miss_addr_3d_reg[2] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.324
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.568
  Arrival Time                  1.523
  Slack Time                   -0.045
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |              |          |       |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+-------+---------+----------| 
     |                      | clk ^        |          | 0.000 |       |   0.000 |    0.045 | 
     | clk__L1_I0           | A ^ -> Y ^   | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.266 | 
     | clk__L2_I0           | A ^ -> Y ^   | CLKBUF1  | 0.053 | 0.250 |   0.472 |    0.517 | 
     | clk__L3_I0           | A ^ -> Y ^   | CLKBUF1  | 0.197 | 0.233 |   0.705 |    0.750 | 
     | clk__L4_I0           | A ^ -> Y ^   | CLKBUF1  | 0.312 | 0.359 |   1.064 |    1.109 | 
     | clk__L5_I8           | A ^ -> Y ^   | CLKBUF1  | 0.176 | 0.255 |   1.319 |    1.364 | 
     | \miss_addr_3d_reg[2] | CLK ^ -> Q ^ | DFFPOSX1 | 0.049 | 0.130 |   1.449 |    1.494 | 
     | U9670                | A ^ -> Y ^   | AND2X1   | 0.040 | 0.074 |   1.523 |    1.568 | 
     | \miss_addr_4d_reg[2] | D ^          | DFFPOSX1 | 0.040 | 0.000 |   1.523 |    1.568 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | clk ^      |          | 0.000 |       |   0.000 |   -0.045 | 
     | clk__L1_I0           | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.176 | 
     | clk__L2_I0           | A ^ -> Y ^ | CLKBUF1  | 0.053 | 0.250 |   0.472 |    0.427 | 
     | clk__L3_I0           | A ^ -> Y ^ | CLKBUF1  | 0.197 | 0.233 |   0.705 |    0.660 | 
     | clk__L4_I0           | A ^ -> Y ^ | CLKBUF1  | 0.312 | 0.359 |   1.064 |    1.019 | 
     | clk__L5_I10          | A ^ -> Y ^ | CLKBUF1  | 0.156 | 0.253 |   1.317 |    1.272 | 
     | \miss_addr_4d_reg[2] | CLK ^      | DFFPOSX1 | 0.156 | 0.007 |   1.324 |    1.279 | 
     +-----------------------------------------------------------------------------------+ 
Path 39: VIOLATED Hold Check with Pin \miss_addr_7d_reg[3] /CLK 
Endpoint:   \miss_addr_7d_reg[3] /D (^) checked with  leading edge of 'clk'
Beginpoint: \miss_addr_6d_reg[3] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.345
+ Hold                         -0.008
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.587
  Arrival Time                  1.542
  Slack Time                   -0.045
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |              |          |       |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+-------+---------+----------| 
     |                      | clk ^        |          | 0.000 |       |   0.000 |    0.045 | 
     | clk__L1_I0           | A ^ -> Y ^   | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.266 | 
     | clk__L2_I0           | A ^ -> Y ^   | CLKBUF1  | 0.053 | 0.250 |   0.472 |    0.517 | 
     | clk__L3_I0           | A ^ -> Y ^   | CLKBUF1  | 0.197 | 0.233 |   0.705 |    0.750 | 
     | clk__L4_I0           | A ^ -> Y ^   | CLKBUF1  | 0.312 | 0.359 |   1.064 |    1.109 | 
     | clk__L5_I2           | A ^ -> Y ^   | CLKBUF1  | 0.186 | 0.271 |   1.336 |    1.381 | 
     | \miss_addr_6d_reg[3] | CLK ^ -> Q ^ | DFFPOSX1 | 0.052 | 0.133 |   1.469 |    1.514 | 
     | U9611                | A ^ -> Y ^   | AND2X1   | 0.038 | 0.073 |   1.542 |    1.587 | 
     | \miss_addr_7d_reg[3] | D ^          | DFFPOSX1 | 0.038 | 0.000 |   1.542 |    1.587 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | clk ^      |          | 0.000 |       |   0.000 |   -0.045 | 
     | clk__L1_I0           | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.176 | 
     | clk__L2_I0           | A ^ -> Y ^ | CLKBUF1  | 0.053 | 0.250 |   0.472 |    0.427 | 
     | clk__L3_I0           | A ^ -> Y ^ | CLKBUF1  | 0.197 | 0.233 |   0.705 |    0.660 | 
     | clk__L4_I0           | A ^ -> Y ^ | CLKBUF1  | 0.312 | 0.359 |   1.064 |    1.019 | 
     | clk__L5_I2           | A ^ -> Y ^ | CLKBUF1  | 0.186 | 0.271 |   1.336 |    1.291 | 
     | \miss_addr_7d_reg[3] | CLK ^      | DFFPOSX1 | 0.188 | 0.009 |   1.345 |    1.300 | 
     +-----------------------------------------------------------------------------------+ 
Path 40: VIOLATED Hold Check with Pin \miss_addr_6d_reg[5] /CLK 
Endpoint:   \miss_addr_6d_reg[5] /D (^) checked with  leading edge of 'clk'
Beginpoint: \miss_addr_5d_reg[5] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.333
+ Hold                         -0.007
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.576
  Arrival Time                  1.531
  Slack Time                   -0.045
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |              |          |       |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+-------+---------+----------| 
     |                      | clk ^        |          | 0.000 |       |   0.000 |    0.045 | 
     | clk__L1_I0           | A ^ -> Y ^   | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.266 | 
     | clk__L2_I0           | A ^ -> Y ^   | CLKBUF1  | 0.053 | 0.250 |   0.472 |    0.517 | 
     | clk__L3_I0           | A ^ -> Y ^   | CLKBUF1  | 0.197 | 0.233 |   0.705 |    0.750 | 
     | clk__L4_I0           | A ^ -> Y ^   | CLKBUF1  | 0.312 | 0.359 |   1.064 |    1.109 | 
     | clk__L5_I3           | A ^ -> Y ^   | CLKBUF1  | 0.170 | 0.259 |   1.323 |    1.368 | 
     | \miss_addr_5d_reg[5] | CLK ^ -> Q ^ | DFFPOSX1 | 0.051 | 0.133 |   1.456 |    1.501 | 
     | U9641                | A ^ -> Y ^   | AND2X1   | 0.041 | 0.075 |   1.531 |    1.576 | 
     | \miss_addr_6d_reg[5] | D ^          | DFFPOSX1 | 0.041 | 0.000 |   1.531 |    1.576 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | clk ^      |          | 0.000 |       |   0.000 |   -0.045 | 
     | clk__L1_I0           | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.176 | 
     | clk__L2_I0           | A ^ -> Y ^ | CLKBUF1  | 0.053 | 0.250 |   0.472 |    0.427 | 
     | clk__L3_I0           | A ^ -> Y ^ | CLKBUF1  | 0.197 | 0.233 |   0.705 |    0.660 | 
     | clk__L4_I0           | A ^ -> Y ^ | CLKBUF1  | 0.312 | 0.359 |   1.064 |    1.019 | 
     | clk__L5_I3           | A ^ -> Y ^ | CLKBUF1  | 0.170 | 0.259 |   1.323 |    1.278 | 
     | \miss_addr_6d_reg[5] | CLK ^      | DFFPOSX1 | 0.174 | 0.010 |   1.333 |    1.288 | 
     +-----------------------------------------------------------------------------------+ 
Path 41: VIOLATED Hold Check with Pin \miss_addr_4d_reg[14] /CLK 
Endpoint:   \miss_addr_4d_reg[14] /D (^) checked with  leading edge of 'clk'
Beginpoint: \miss_addr_3d_reg[14] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.332
+ Hold                         -0.008
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.573
  Arrival Time                  1.529
  Slack Time                   -0.044
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                       |              |          |       |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+-------+---------+----------| 
     |                       | clk ^        |          | 0.000 |       |   0.000 |    0.044 | 
     | clk__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.266 | 
     | clk__L2_I4            | A ^ -> Y ^   | CLKBUF1  | 0.102 | 0.271 |   0.492 |    0.536 | 
     | clk__L3_I8            | A ^ -> Y ^   | CLKBUF1  | 0.165 | 0.237 |   0.729 |    0.773 | 
     | clk__L4_I36           | A ^ -> Y ^   | CLKBUF1  | 0.288 | 0.329 |   1.058 |    1.102 | 
     | clk__L5_I382          | A ^ -> Y ^   | CLKBUF1  | 0.191 | 0.257 |   1.315 |    1.359 | 
     | \miss_addr_3d_reg[14] | CLK ^ -> Q ^ | DFFPOSX1 | 0.050 | 0.141 |   1.456 |    1.500 | 
     | U9682                 | A ^ -> Y ^   | AND2X1   | 0.038 | 0.073 |   1.529 |    1.573 | 
     | \miss_addr_4d_reg[14] | D ^          | DFFPOSX1 | 0.038 | 0.000 |   1.529 |    1.573 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                       |            |          |       |       |  Time   |   Time   | 
     |-----------------------+------------+----------+-------+-------+---------+----------| 
     |                       | clk ^      |          | 0.000 |       |   0.000 |   -0.044 | 
     | clk__L1_I0            | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.177 | 
     | clk__L2_I4            | A ^ -> Y ^ | CLKBUF1  | 0.102 | 0.271 |   0.492 |    0.447 | 
     | clk__L3_I8            | A ^ -> Y ^ | CLKBUF1  | 0.165 | 0.237 |   0.729 |    0.684 | 
     | clk__L4_I36           | A ^ -> Y ^ | CLKBUF1  | 0.288 | 0.329 |   1.058 |    1.013 | 
     | clk__L5_I382          | A ^ -> Y ^ | CLKBUF1  | 0.191 | 0.257 |   1.315 |    1.270 | 
     | \miss_addr_4d_reg[14] | CLK ^      | DFFPOSX1 | 0.198 | 0.017 |   1.332 |    1.287 | 
     +------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Hold Check with Pin \miss_addr_7d_reg[10] /CLK 
Endpoint:   \miss_addr_7d_reg[10] /D (^) checked with  leading edge of 'clk'
Beginpoint: \miss_addr_6d_reg[10] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.336
+ Hold                         -0.009
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.577
  Arrival Time                  1.533
  Slack Time                   -0.044
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                       |              |          |       |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+-------+---------+----------| 
     |                       | clk ^        |          | 0.000 |       |   0.000 |    0.044 | 
     | clk__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.265 | 
     | clk__L2_I4            | A ^ -> Y ^   | CLKBUF1  | 0.102 | 0.271 |   0.492 |    0.536 | 
     | clk__L3_I8            | A ^ -> Y ^   | CLKBUF1  | 0.165 | 0.237 |   0.729 |    0.773 | 
     | clk__L4_I36           | A ^ -> Y ^   | CLKBUF1  | 0.288 | 0.329 |   1.058 |    1.102 | 
     | clk__L5_I381          | A ^ -> Y ^   | CLKBUF1  | 0.194 | 0.256 |   1.314 |    1.358 | 
     | \miss_addr_6d_reg[10] | CLK ^ -> Q ^ | DFFPOSX1 | 0.050 | 0.145 |   1.459 |    1.503 | 
     | U9625                 | A ^ -> Y ^   | AND2X1   | 0.039 | 0.074 |   1.533 |    1.577 | 
     | \miss_addr_7d_reg[10] | D ^          | DFFPOSX1 | 0.039 | 0.000 |   1.533 |    1.577 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                       |            |          |       |       |  Time   |   Time   | 
     |-----------------------+------------+----------+-------+-------+---------+----------| 
     |                       | clk ^      |          | 0.000 |       |   0.000 |   -0.044 | 
     | clk__L1_I0            | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.177 | 
     | clk__L2_I4            | A ^ -> Y ^ | CLKBUF1  | 0.102 | 0.271 |   0.492 |    0.448 | 
     | clk__L3_I8            | A ^ -> Y ^ | CLKBUF1  | 0.165 | 0.237 |   0.729 |    0.685 | 
     | clk__L4_I36           | A ^ -> Y ^ | CLKBUF1  | 0.288 | 0.329 |   1.058 |    1.014 | 
     | clk__L5_I379          | A ^ -> Y ^ | CLKBUF1  | 0.197 | 0.259 |   1.317 |    1.273 | 
     | \miss_addr_7d_reg[10] | CLK ^      | DFFPOSX1 | 0.207 | 0.019 |   1.336 |    1.292 | 
     +------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Hold Check with Pin \miss_addr_7d_reg[4] /CLK 
Endpoint:   \miss_addr_7d_reg[4] /D (^) checked with  leading edge of 'clk'
Beginpoint: \miss_addr_6d_reg[4] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.345
+ Hold                         -0.008
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.587
  Arrival Time                  1.543
  Slack Time                   -0.044
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |              |          |       |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+-------+---------+----------| 
     |                      | clk ^        |          | 0.000 |       |   0.000 |    0.044 | 
     | clk__L1_I0           | A ^ -> Y ^   | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.265 | 
     | clk__L2_I0           | A ^ -> Y ^   | CLKBUF1  | 0.053 | 0.250 |   0.472 |    0.516 | 
     | clk__L3_I0           | A ^ -> Y ^   | CLKBUF1  | 0.197 | 0.233 |   0.705 |    0.749 | 
     | clk__L4_I0           | A ^ -> Y ^   | CLKBUF1  | 0.312 | 0.359 |   1.064 |    1.108 | 
     | clk__L5_I2           | A ^ -> Y ^   | CLKBUF1  | 0.186 | 0.271 |   1.336 |    1.380 | 
     | \miss_addr_6d_reg[4] | CLK ^ -> Q ^ | DFFPOSX1 | 0.051 | 0.134 |   1.469 |    1.513 | 
     | U9613                | A ^ -> Y ^   | AND2X1   | 0.039 | 0.073 |   1.543 |    1.587 | 
     | \miss_addr_7d_reg[4] | D ^          | DFFPOSX1 | 0.039 | 0.000 |   1.543 |    1.587 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | clk ^      |          | 0.000 |       |   0.000 |   -0.044 | 
     | clk__L1_I0           | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.177 | 
     | clk__L2_I0           | A ^ -> Y ^ | CLKBUF1  | 0.053 | 0.250 |   0.472 |    0.428 | 
     | clk__L3_I0           | A ^ -> Y ^ | CLKBUF1  | 0.197 | 0.233 |   0.705 |    0.661 | 
     | clk__L4_I0           | A ^ -> Y ^ | CLKBUF1  | 0.312 | 0.359 |   1.064 |    1.020 | 
     | clk__L5_I2           | A ^ -> Y ^ | CLKBUF1  | 0.186 | 0.271 |   1.336 |    1.292 | 
     | \miss_addr_7d_reg[4] | CLK ^      | DFFPOSX1 | 0.188 | 0.009 |   1.345 |    1.301 | 
     +-----------------------------------------------------------------------------------+ 
Path 44: VIOLATED Hold Check with Pin \miss_addr_3d_reg[2] /CLK 
Endpoint:   \miss_addr_3d_reg[2] /D (^) checked with  leading edge of 'clk'
Beginpoint: \miss_addr_2d_reg[2] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.327
+ Hold                         -0.007
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.569
  Arrival Time                  1.525
  Slack Time                   -0.044
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |              |          |       |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+-------+---------+----------| 
     |                      | clk ^        |          | 0.000 |       |   0.000 |    0.044 | 
     | clk__L1_I0           | A ^ -> Y ^   | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.265 | 
     | clk__L2_I0           | A ^ -> Y ^   | CLKBUF1  | 0.053 | 0.250 |   0.472 |    0.516 | 
     | clk__L3_I0           | A ^ -> Y ^   | CLKBUF1  | 0.197 | 0.233 |   0.705 |    0.749 | 
     | clk__L4_I0           | A ^ -> Y ^   | CLKBUF1  | 0.312 | 0.359 |   1.064 |    1.108 | 
     | clk__L5_I8           | A ^ -> Y ^   | CLKBUF1  | 0.176 | 0.255 |   1.319 |    1.363 | 
     | \miss_addr_2d_reg[2] | CLK ^ -> Q ^ | DFFPOSX1 | 0.051 | 0.133 |   1.452 |    1.496 | 
     | U9686                | A ^ -> Y ^   | AND2X1   | 0.039 | 0.074 |   1.525 |    1.569 | 
     | \miss_addr_3d_reg[2] | D ^          | DFFPOSX1 | 0.039 | 0.000 |   1.525 |    1.569 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | clk ^      |          | 0.000 |       |   0.000 |   -0.044 | 
     | clk__L1_I0           | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.177 | 
     | clk__L2_I0           | A ^ -> Y ^ | CLKBUF1  | 0.053 | 0.250 |   0.472 |    0.428 | 
     | clk__L3_I0           | A ^ -> Y ^ | CLKBUF1  | 0.197 | 0.233 |   0.705 |    0.661 | 
     | clk__L4_I0           | A ^ -> Y ^ | CLKBUF1  | 0.312 | 0.359 |   1.064 |    1.020 | 
     | clk__L5_I8           | A ^ -> Y ^ | CLKBUF1  | 0.176 | 0.255 |   1.319 |    1.275 | 
     | \miss_addr_3d_reg[2] | CLK ^      | DFFPOSX1 | 0.180 | 0.008 |   1.327 |    1.283 | 
     +-----------------------------------------------------------------------------------+ 
Path 45: VIOLATED Hold Check with Pin \miss_addr_7d_reg[5] /CLK 
Endpoint:   \miss_addr_7d_reg[5] /D (^) checked with  leading edge of 'clk'
Beginpoint: \miss_addr_6d_reg[5] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.333
+ Hold                         -0.007
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.576
  Arrival Time                  1.532
  Slack Time                   -0.044
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |              |          |       |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+-------+---------+----------| 
     |                      | clk ^        |          | 0.000 |       |   0.000 |    0.044 | 
     | clk__L1_I0           | A ^ -> Y ^   | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.265 | 
     | clk__L2_I0           | A ^ -> Y ^   | CLKBUF1  | 0.053 | 0.250 |   0.472 |    0.516 | 
     | clk__L3_I0           | A ^ -> Y ^   | CLKBUF1  | 0.197 | 0.233 |   0.705 |    0.749 | 
     | clk__L4_I0           | A ^ -> Y ^   | CLKBUF1  | 0.312 | 0.359 |   1.064 |    1.108 | 
     | clk__L5_I3           | A ^ -> Y ^   | CLKBUF1  | 0.170 | 0.259 |   1.323 |    1.367 | 
     | \miss_addr_6d_reg[5] | CLK ^ -> Q ^ | DFFPOSX1 | 0.051 | 0.134 |   1.457 |    1.501 | 
     | U9615                | A ^ -> Y ^   | AND2X1   | 0.041 | 0.076 |   1.532 |    1.576 | 
     | \miss_addr_7d_reg[5] | D ^          | DFFPOSX1 | 0.041 | 0.000 |   1.532 |    1.576 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | clk ^      |          | 0.000 |       |   0.000 |   -0.044 | 
     | clk__L1_I0           | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.177 | 
     | clk__L2_I0           | A ^ -> Y ^ | CLKBUF1  | 0.053 | 0.250 |   0.472 |    0.428 | 
     | clk__L3_I0           | A ^ -> Y ^ | CLKBUF1  | 0.197 | 0.233 |   0.705 |    0.661 | 
     | clk__L4_I0           | A ^ -> Y ^ | CLKBUF1  | 0.312 | 0.359 |   1.064 |    1.020 | 
     | clk__L5_I3           | A ^ -> Y ^ | CLKBUF1  | 0.170 | 0.259 |   1.323 |    1.279 | 
     | \miss_addr_7d_reg[5] | CLK ^      | DFFPOSX1 | 0.174 | 0.010 |   1.333 |    1.289 | 
     +-----------------------------------------------------------------------------------+ 
Path 46: VIOLATED Hold Check with Pin \miss_addr_5d_reg[8] /CLK 
Endpoint:   \miss_addr_5d_reg[8] /D (^) checked with  leading edge of 'clk'
Beginpoint: \miss_addr_4d_reg[8] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.340
+ Hold                         -0.009
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.582
  Arrival Time                  1.538
  Slack Time                   -0.044
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |              |          |       |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+-------+---------+----------| 
     |                      | clk ^        |          | 0.000 |       |   0.000 |    0.044 | 
     | clk__L1_I0           | A ^ -> Y ^   | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.265 | 
     | clk__L2_I4           | A ^ -> Y ^   | CLKBUF1  | 0.102 | 0.271 |   0.492 |    0.536 | 
     | clk__L3_I8           | A ^ -> Y ^   | CLKBUF1  | 0.165 | 0.237 |   0.729 |    0.773 | 
     | clk__L4_I36          | A ^ -> Y ^   | CLKBUF1  | 0.288 | 0.329 |   1.058 |    1.101 | 
     | clk__L5_I375         | A ^ -> Y ^   | CLKBUF1  | 0.197 | 0.258 |   1.316 |    1.360 | 
     | \miss_addr_4d_reg[8] | CLK ^ -> Q ^ | DFFPOSX1 | 0.050 | 0.148 |   1.464 |    1.508 | 
     | U9660                | A ^ -> Y ^   | AND2X1   | 0.039 | 0.074 |   1.538 |    1.581 | 
     | \miss_addr_5d_reg[8] | D ^          | DFFPOSX1 | 0.039 | 0.000 |   1.538 |    1.582 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | clk ^      |          | 0.000 |       |   0.000 |   -0.044 | 
     | clk__L1_I0           | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.177 | 
     | clk__L2_I4           | A ^ -> Y ^ | CLKBUF1  | 0.102 | 0.271 |   0.492 |    0.448 | 
     | clk__L3_I8           | A ^ -> Y ^ | CLKBUF1  | 0.165 | 0.237 |   0.729 |    0.685 | 
     | clk__L4_I36          | A ^ -> Y ^ | CLKBUF1  | 0.288 | 0.329 |   1.058 |    1.014 | 
     | clk__L5_I376         | A ^ -> Y ^ | CLKBUF1  | 0.201 | 0.257 |   1.314 |    1.270 | 
     | \miss_addr_5d_reg[8] | CLK ^      | DFFPOSX1 | 0.213 | 0.026 |   1.340 |    1.297 | 
     +-----------------------------------------------------------------------------------+ 
Path 47: VIOLATED Hold Check with Pin \miss_addr_4d_reg[10] /CLK 
Endpoint:   \miss_addr_4d_reg[10] /D (^) checked with  leading edge of 'clk'
Beginpoint: \miss_addr_3d_reg[10] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.334
+ Hold                         -0.008
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.576
  Arrival Time                  1.532
  Slack Time                   -0.043
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                       |              |          |       |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+-------+---------+----------| 
     |                       | clk ^        |          | 0.000 |       |   0.000 |    0.043 | 
     | clk__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.265 | 
     | clk__L2_I4            | A ^ -> Y ^   | CLKBUF1  | 0.102 | 0.271 |   0.492 |    0.535 | 
     | clk__L3_I8            | A ^ -> Y ^   | CLKBUF1  | 0.165 | 0.237 |   0.729 |    0.772 | 
     | clk__L4_I36           | A ^ -> Y ^   | CLKBUF1  | 0.288 | 0.329 |   1.058 |    1.101 | 
     | clk__L5_I381          | A ^ -> Y ^   | CLKBUF1  | 0.194 | 0.256 |   1.314 |    1.357 | 
     | \miss_addr_3d_reg[10] | CLK ^ -> Q ^ | DFFPOSX1 | 0.051 | 0.145 |   1.459 |    1.502 | 
     | U9678                 | A ^ -> Y ^   | AND2X1   | 0.039 | 0.073 |   1.532 |    1.576 | 
     | \miss_addr_4d_reg[10] | D ^          | DFFPOSX1 | 0.039 | 0.000 |   1.532 |    1.576 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                       |            |          |       |       |  Time   |   Time   | 
     |-----------------------+------------+----------+-------+-------+---------+----------| 
     |                       | clk ^      |          | 0.000 |       |   0.000 |   -0.043 | 
     | clk__L1_I0            | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.178 | 
     | clk__L2_I4            | A ^ -> Y ^ | CLKBUF1  | 0.102 | 0.271 |   0.492 |    0.448 | 
     | clk__L3_I8            | A ^ -> Y ^ | CLKBUF1  | 0.165 | 0.237 |   0.729 |    0.685 | 
     | clk__L4_I36           | A ^ -> Y ^ | CLKBUF1  | 0.288 | 0.329 |   1.058 |    1.014 | 
     | clk__L5_I381          | A ^ -> Y ^ | CLKBUF1  | 0.194 | 0.256 |   1.314 |    1.271 | 
     | \miss_addr_4d_reg[10] | CLK ^      | DFFPOSX1 | 0.203 | 0.020 |   1.334 |    1.291 | 
     +------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Hold Check with Pin \miss_addr_7d_reg[1] /CLK 
Endpoint:   \miss_addr_7d_reg[1] /D (^) checked with  leading edge of 'clk'
Beginpoint: \miss_addr_6d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.321
+ Hold                         -0.007
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.564
  Arrival Time                  1.520
  Slack Time                   -0.043
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |              |          |       |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+-------+---------+----------| 
     |                      | clk ^        |          | 0.000 |       |   0.000 |    0.043 | 
     | clk__L1_I0           | A ^ -> Y ^   | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.264 | 
     | clk__L2_I0           | A ^ -> Y ^   | CLKBUF1  | 0.053 | 0.250 |   0.472 |    0.515 | 
     | clk__L3_I0           | A ^ -> Y ^   | CLKBUF1  | 0.197 | 0.233 |   0.705 |    0.748 | 
     | clk__L4_I0           | A ^ -> Y ^   | CLKBUF1  | 0.312 | 0.359 |   1.064 |    1.107 | 
     | clk__L5_I4           | A ^ -> Y ^   | CLKBUF1  | 0.171 | 0.249 |   1.313 |    1.356 | 
     | \miss_addr_6d_reg[1] | CLK ^ -> Q ^ | DFFPOSX1 | 0.051 | 0.134 |   1.447 |    1.490 | 
     | U9607                | A ^ -> Y ^   | AND2X1   | 0.039 | 0.074 |   1.520 |    1.564 | 
     | \miss_addr_7d_reg[1] | D ^          | DFFPOSX1 | 0.039 | 0.000 |   1.520 |    1.564 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | clk ^      |          | 0.000 |       |   0.000 |   -0.043 | 
     | clk__L1_I0           | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.178 | 
     | clk__L2_I0           | A ^ -> Y ^ | CLKBUF1  | 0.053 | 0.250 |   0.472 |    0.428 | 
     | clk__L3_I0           | A ^ -> Y ^ | CLKBUF1  | 0.197 | 0.233 |   0.705 |    0.662 | 
     | clk__L4_I0           | A ^ -> Y ^ | CLKBUF1  | 0.312 | 0.359 |   1.064 |    1.021 | 
     | clk__L5_I4           | A ^ -> Y ^ | CLKBUF1  | 0.171 | 0.249 |   1.313 |    1.270 | 
     | \miss_addr_7d_reg[1] | CLK ^      | DFFPOSX1 | 0.174 | 0.008 |   1.321 |    1.277 | 
     +-----------------------------------------------------------------------------------+ 
Path 49: VIOLATED Hold Check with Pin \miss_addr_5d_reg[9] /CLK 
Endpoint:   \miss_addr_5d_reg[9] /D (^) checked with  leading edge of 'clk'
Beginpoint: \miss_addr_4d_reg[9] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.334
+ Hold                         -0.008
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.575
  Arrival Time                  1.532
  Slack Time                   -0.043
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |              |          |       |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+-------+---------+----------| 
     |                      | clk ^        |          | 0.000 |       |   0.000 |    0.043 | 
     | clk__L1_I0           | A ^ -> Y ^   | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.264 | 
     | clk__L2_I4           | A ^ -> Y ^   | CLKBUF1  | 0.102 | 0.271 |   0.492 |    0.535 | 
     | clk__L3_I8           | A ^ -> Y ^   | CLKBUF1  | 0.165 | 0.237 |   0.729 |    0.772 | 
     | clk__L4_I37          | A ^ -> Y ^   | CLKBUF1  | 0.298 | 0.324 |   1.053 |    1.096 | 
     | clk__L5_I391         | A ^ -> Y ^   | CLKBUF1  | 0.155 | 0.279 |   1.332 |    1.375 | 
     | \miss_addr_4d_reg[9] | CLK ^ -> Q ^ | DFFPOSX1 | 0.050 | 0.121 |   1.453 |    1.496 | 
     | U9661                | A ^ -> Y ^   | AND2X1   | 0.044 | 0.079 |   1.532 |    1.575 | 
     | \miss_addr_5d_reg[9] | D ^          | DFFPOSX1 | 0.044 | 0.000 |   1.532 |    1.575 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | clk ^      |          | 0.000 |       |   0.000 |   -0.043 | 
     | clk__L1_I0           | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.178 | 
     | clk__L2_I4           | A ^ -> Y ^ | CLKBUF1  | 0.102 | 0.271 |   0.492 |    0.449 | 
     | clk__L3_I8           | A ^ -> Y ^ | CLKBUF1  | 0.165 | 0.237 |   0.729 |    0.686 | 
     | clk__L4_I36          | A ^ -> Y ^ | CLKBUF1  | 0.288 | 0.329 |   1.058 |    1.014 | 
     | clk__L5_I381         | A ^ -> Y ^ | CLKBUF1  | 0.194 | 0.256 |   1.314 |    1.271 | 
     | \miss_addr_5d_reg[9] | CLK ^      | DFFPOSX1 | 0.203 | 0.020 |   1.334 |    1.290 | 
     +-----------------------------------------------------------------------------------+ 
Path 50: VIOLATED Hold Check with Pin \miss_addr_7d_reg[0] /CLK 
Endpoint:   \miss_addr_7d_reg[0] /D (^) checked with  leading edge of 'clk'
Beginpoint: \miss_addr_6d_reg[0] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.334
+ Hold                         -0.007
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.577
  Arrival Time                  1.534
  Slack Time                   -0.043
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |              |          |       |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+-------+---------+----------| 
     |                      | clk ^        |          | 0.000 |       |   0.000 |    0.043 | 
     | clk__L1_I0           | A ^ -> Y ^   | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.264 | 
     | clk__L2_I0           | A ^ -> Y ^   | CLKBUF1  | 0.053 | 0.250 |   0.472 |    0.515 | 
     | clk__L3_I0           | A ^ -> Y ^   | CLKBUF1  | 0.197 | 0.233 |   0.705 |    0.748 | 
     | clk__L4_I0           | A ^ -> Y ^   | CLKBUF1  | 0.312 | 0.359 |   1.064 |    1.107 | 
     | clk__L5_I7           | A ^ -> Y ^   | CLKBUF1  | 0.174 | 0.264 |   1.329 |    1.371 | 
     | \miss_addr_6d_reg[0] | CLK ^ -> Q ^ | DFFPOSX1 | 0.051 | 0.130 |   1.458 |    1.501 | 
     | U9605                | A ^ -> Y ^   | AND2X1   | 0.041 | 0.076 |   1.534 |    1.577 | 
     | \miss_addr_7d_reg[0] | D ^          | DFFPOSX1 | 0.041 | 0.000 |   1.534 |    1.577 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | clk ^      |          | 0.000 |       |   0.000 |   -0.043 | 
     | clk__L1_I0           | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |    0.178 | 
     | clk__L2_I0           | A ^ -> Y ^ | CLKBUF1  | 0.053 | 0.250 |   0.472 |    0.429 | 
     | clk__L3_I0           | A ^ -> Y ^ | CLKBUF1  | 0.197 | 0.233 |   0.705 |    0.662 | 
     | clk__L4_I0           | A ^ -> Y ^ | CLKBUF1  | 0.312 | 0.359 |   1.064 |    1.021 | 
     | clk__L5_I7           | A ^ -> Y ^ | CLKBUF1  | 0.174 | 0.264 |   1.329 |    1.286 | 
     | \miss_addr_7d_reg[0] | CLK ^      | DFFPOSX1 | 0.174 | 0.005 |   1.334 |    1.291 | 
     +-----------------------------------------------------------------------------------+ 

