Partition Merge report for conv_2D_SRAM_VGA_RS232
Tue Jun 22 11:46:39 2010
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Connections to In-System Debugging Instance "auto_signaltap_0"
  4. Partition Merge Netlist Types Used
  5. Partition Merge Partition Statistics
  6. Partition Merge Resource Usage Summary
  7. Partition Merge RAM Summary
  8. Partition Merge DSP Block Usage Summary
  9. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Partition Merge Summary                                                      ;
+------------------------------------+-----------------------------------------+
; Partition Merge Status             ; Successful - Tue Jun 22 11:46:39 2010   ;
; Quartus II Version                 ; 9.1 Build 222 10/21/2009 SJ Web Edition ;
; Revision Name                      ; conv_2D_SRAM_VGA_RS232                  ;
; Top-level Entity Name              ; conv_2D_SRAM_VGA_RS232                  ;
; Family                             ; Cyclone II                              ;
; Total logic elements               ; 6,219                                   ;
;     Total combinational functions  ; 2,785                                   ;
;     Dedicated logic registers      ; 4,494                                   ;
; Total registers                    ; 4494                                    ;
; Total pins                         ; 443                                     ;
; Total virtual pins                 ; 0                                       ;
; Total memory bits                  ; 215,808                                 ;
; Embedded Multiplier 9-bit elements ; 4                                       ;
; Total PLLs                         ; 1                                       ;
+------------------------------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                       ;
+---------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                      ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                                                      ; Details                                                                                                                                                        ;
+---------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLOCK_50                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CLOCK_50                                                                                                               ; N/A                                                                                                                                                            ;
; KEY[0]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; KEY[0]                                                                                                                 ; N/A                                                                                                                                                            ;
; KEY[0]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; KEY[0]                                                                                                                 ; N/A                                                                                                                                                            ;
; SRAM_ADDR[0]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[0]                                                                                                                ; N/A                                                                                                                                                            ;
; SRAM_ADDR[0]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[0]                                                                                                                ; N/A                                                                                                                                                            ;
; SRAM_ADDR[10]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[10]                                                                                                               ; N/A                                                                                                                                                            ;
; SRAM_ADDR[10]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[10]                                                                                                               ; N/A                                                                                                                                                            ;
; SRAM_ADDR[11]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[11]                                                                                                               ; N/A                                                                                                                                                            ;
; SRAM_ADDR[11]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[11]                                                                                                               ; N/A                                                                                                                                                            ;
; SRAM_ADDR[12]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[12]                                                                                                               ; N/A                                                                                                                                                            ;
; SRAM_ADDR[12]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[12]                                                                                                               ; N/A                                                                                                                                                            ;
; SRAM_ADDR[13]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[13]                                                                                                               ; N/A                                                                                                                                                            ;
; SRAM_ADDR[13]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[13]                                                                                                               ; N/A                                                                                                                                                            ;
; SRAM_ADDR[14]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[14]                                                                                                               ; N/A                                                                                                                                                            ;
; SRAM_ADDR[14]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[14]                                                                                                               ; N/A                                                                                                                                                            ;
; SRAM_ADDR[15]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[15]                                                                                                               ; N/A                                                                                                                                                            ;
; SRAM_ADDR[15]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[15]                                                                                                               ; N/A                                                                                                                                                            ;
; SRAM_ADDR[16]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[16]                                                                                                               ; N/A                                                                                                                                                            ;
; SRAM_ADDR[16]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[16]                                                                                                               ; N/A                                                                                                                                                            ;
; SRAM_ADDR[17]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[17]                                                                                                               ; N/A                                                                                                                                                            ;
; SRAM_ADDR[17]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[17]                                                                                                               ; N/A                                                                                                                                                            ;
; SRAM_ADDR[1]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[1]                                                                                                                ; N/A                                                                                                                                                            ;
; SRAM_ADDR[1]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[1]                                                                                                                ; N/A                                                                                                                                                            ;
; SRAM_ADDR[2]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[2]                                                                                                                ; N/A                                                                                                                                                            ;
; SRAM_ADDR[2]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[2]                                                                                                                ; N/A                                                                                                                                                            ;
; SRAM_ADDR[3]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[3]                                                                                                                ; N/A                                                                                                                                                            ;
; SRAM_ADDR[3]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[3]                                                                                                                ; N/A                                                                                                                                                            ;
; SRAM_ADDR[4]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[4]                                                                                                                ; N/A                                                                                                                                                            ;
; SRAM_ADDR[4]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[4]                                                                                                                ; N/A                                                                                                                                                            ;
; SRAM_ADDR[5]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[5]                                                                                                                ; N/A                                                                                                                                                            ;
; SRAM_ADDR[5]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[5]                                                                                                                ; N/A                                                                                                                                                            ;
; SRAM_ADDR[6]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[6]                                                                                                                ; N/A                                                                                                                                                            ;
; SRAM_ADDR[6]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[6]                                                                                                                ; N/A                                                                                                                                                            ;
; SRAM_ADDR[7]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[7]                                                                                                                ; N/A                                                                                                                                                            ;
; SRAM_ADDR[7]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[7]                                                                                                                ; N/A                                                                                                                                                            ;
; SRAM_ADDR[8]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[8]                                                                                                                ; N/A                                                                                                                                                            ;
; SRAM_ADDR[8]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[8]                                                                                                                ; N/A                                                                                                                                                            ;
; SRAM_ADDR[9]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[9]                                                                                                                ; N/A                                                                                                                                                            ;
; SRAM_ADDR[9]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[9]                                                                                                                ; N/A                                                                                                                                                            ;
; SRAM_CE_N                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; SRAM_CE_N                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; SRAM_DQ[0]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[0]~0                                                                                                           ; N/A                                                                                                                                                            ;
; SRAM_DQ[0]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[0]~0                                                                                                           ; N/A                                                                                                                                                            ;
; SRAM_DQ[10]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[10]~1                                                                                                          ; N/A                                                                                                                                                            ;
; SRAM_DQ[10]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[10]~1                                                                                                          ; N/A                                                                                                                                                            ;
; SRAM_DQ[11]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[11]~2                                                                                                          ; N/A                                                                                                                                                            ;
; SRAM_DQ[11]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[11]~2                                                                                                          ; N/A                                                                                                                                                            ;
; SRAM_DQ[12]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[12]~3                                                                                                          ; N/A                                                                                                                                                            ;
; SRAM_DQ[12]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[12]~3                                                                                                          ; N/A                                                                                                                                                            ;
; SRAM_DQ[13]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[13]~4                                                                                                          ; N/A                                                                                                                                                            ;
; SRAM_DQ[13]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[13]~4                                                                                                          ; N/A                                                                                                                                                            ;
; SRAM_DQ[14]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[14]~5                                                                                                          ; N/A                                                                                                                                                            ;
; SRAM_DQ[14]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[14]~5                                                                                                          ; N/A                                                                                                                                                            ;
; SRAM_DQ[15]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[15]~6                                                                                                          ; N/A                                                                                                                                                            ;
; SRAM_DQ[15]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[15]~6                                                                                                          ; N/A                                                                                                                                                            ;
; SRAM_DQ[1]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[1]~7                                                                                                           ; N/A                                                                                                                                                            ;
; SRAM_DQ[1]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[1]~7                                                                                                           ; N/A                                                                                                                                                            ;
; SRAM_DQ[2]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[2]~8                                                                                                           ; N/A                                                                                                                                                            ;
; SRAM_DQ[2]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[2]~8                                                                                                           ; N/A                                                                                                                                                            ;
; SRAM_DQ[3]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[3]~9                                                                                                           ; N/A                                                                                                                                                            ;
; SRAM_DQ[3]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[3]~9                                                                                                           ; N/A                                                                                                                                                            ;
; SRAM_DQ[4]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[4]~10                                                                                                          ; N/A                                                                                                                                                            ;
; SRAM_DQ[4]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[4]~10                                                                                                          ; N/A                                                                                                                                                            ;
; SRAM_DQ[5]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[5]~11                                                                                                          ; N/A                                                                                                                                                            ;
; SRAM_DQ[5]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[5]~11                                                                                                          ; N/A                                                                                                                                                            ;
; SRAM_DQ[6]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[6]~12                                                                                                          ; N/A                                                                                                                                                            ;
; SRAM_DQ[6]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[6]~12                                                                                                          ; N/A                                                                                                                                                            ;
; SRAM_DQ[7]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[7]~13                                                                                                          ; N/A                                                                                                                                                            ;
; SRAM_DQ[7]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[7]~13                                                                                                          ; N/A                                                                                                                                                            ;
; SRAM_DQ[8]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[8]~14                                                                                                          ; N/A                                                                                                                                                            ;
; SRAM_DQ[8]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[8]~14                                                                                                          ; N/A                                                                                                                                                            ;
; SRAM_DQ[9]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[9]~15                                                                                                          ; N/A                                                                                                                                                            ;
; SRAM_DQ[9]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[9]~15                                                                                                          ; N/A                                                                                                                                                            ;
; SRAM_LB_N                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; SRAM_LB_N                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; SRAM_OE_N                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read~_wirecell                                                                                                         ; N/A                                                                                                                                                            ;
; SRAM_OE_N                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read~_wirecell                                                                                                         ; N/A                                                                                                                                                            ;
; SRAM_UB_N                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; SRAM_UB_N                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; SRAM_WE_N                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; input_orig_matrix~_wirecell                                                                                            ; N/A                                                                                                                                                            ;
; SRAM_WE_N                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; input_orig_matrix~_wirecell                                                                                            ; N/A                                                                                                                                                            ;
; VGA_BLANK                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|VGA_BLANK                                                                                              ; N/A                                                                                                                                                            ;
; VGA_BLANK                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|VGA_BLANK                                                                                              ; N/A                                                                                                                                                            ;
; VGA_B[0]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_ghd1:auto_generated|altsyncram_gbo1:altsyncram1|mux_kib:mux5|_~14 ; N/A                                                                                                                                                            ;
; VGA_B[0]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_ghd1:auto_generated|altsyncram_gbo1:altsyncram1|mux_kib:mux5|_~14 ; N/A                                                                                                                                                            ;
; VGA_B[1]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_ghd1:auto_generated|altsyncram_gbo1:altsyncram1|mux_kib:mux5|_~14 ; N/A                                                                                                                                                            ;
; VGA_B[1]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_ghd1:auto_generated|altsyncram_gbo1:altsyncram1|mux_kib:mux5|_~14 ; N/A                                                                                                                                                            ;
; VGA_B[2]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_ghd1:auto_generated|altsyncram_gbo1:altsyncram1|mux_kib:mux5|_~14 ; N/A                                                                                                                                                            ;
; VGA_B[2]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_ghd1:auto_generated|altsyncram_gbo1:altsyncram1|mux_kib:mux5|_~14 ; N/A                                                                                                                                                            ;
; VGA_B[3]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_ghd1:auto_generated|altsyncram_gbo1:altsyncram1|mux_kib:mux5|_~14 ; N/A                                                                                                                                                            ;
; VGA_B[3]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_ghd1:auto_generated|altsyncram_gbo1:altsyncram1|mux_kib:mux5|_~14 ; N/A                                                                                                                                                            ;
; VGA_B[4]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_ghd1:auto_generated|altsyncram_gbo1:altsyncram1|mux_kib:mux5|_~14 ; N/A                                                                                                                                                            ;
; VGA_B[4]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_ghd1:auto_generated|altsyncram_gbo1:altsyncram1|mux_kib:mux5|_~14 ; N/A                                                                                                                                                            ;
; VGA_B[5]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_ghd1:auto_generated|altsyncram_gbo1:altsyncram1|mux_kib:mux5|_~14 ; N/A                                                                                                                                                            ;
; VGA_B[5]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_ghd1:auto_generated|altsyncram_gbo1:altsyncram1|mux_kib:mux5|_~14 ; N/A                                                                                                                                                            ;
; VGA_B[6]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_ghd1:auto_generated|altsyncram_gbo1:altsyncram1|mux_kib:mux5|_~14 ; N/A                                                                                                                                                            ;
; VGA_B[6]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_ghd1:auto_generated|altsyncram_gbo1:altsyncram1|mux_kib:mux5|_~14 ; N/A                                                                                                                                                            ;
; VGA_B[7]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_ghd1:auto_generated|altsyncram_gbo1:altsyncram1|mux_kib:mux5|_~14 ; N/A                                                                                                                                                            ;
; VGA_B[7]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_ghd1:auto_generated|altsyncram_gbo1:altsyncram1|mux_kib:mux5|_~14 ; N/A                                                                                                                                                            ;
; VGA_B[8]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_ghd1:auto_generated|altsyncram_gbo1:altsyncram1|mux_kib:mux5|_~14 ; N/A                                                                                                                                                            ;
; VGA_B[8]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_ghd1:auto_generated|altsyncram_gbo1:altsyncram1|mux_kib:mux5|_~14 ; N/A                                                                                                                                                            ;
; VGA_B[9]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_ghd1:auto_generated|altsyncram_gbo1:altsyncram1|mux_kib:mux5|_~14 ; N/A                                                                                                                                                            ;
; VGA_B[9]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_ghd1:auto_generated|altsyncram_gbo1:altsyncram1|mux_kib:mux5|_~14 ; N/A                                                                                                                                                            ;
; VGA_CLK                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1                                                                      ; N/A                                                                                                                                                            ;
; VGA_CLK                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1                                                                      ; N/A                                                                                                                                                            ;
; VGA_G[0]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_ghd1:auto_generated|altsyncram_gbo1:altsyncram1|mux_kib:mux5|_~9  ; N/A                                                                                                                                                            ;
; VGA_G[0]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_ghd1:auto_generated|altsyncram_gbo1:altsyncram1|mux_kib:mux5|_~9  ; N/A                                                                                                                                                            ;
; VGA_G[1]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_ghd1:auto_generated|altsyncram_gbo1:altsyncram1|mux_kib:mux5|_~9  ; N/A                                                                                                                                                            ;
; VGA_G[1]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_ghd1:auto_generated|altsyncram_gbo1:altsyncram1|mux_kib:mux5|_~9  ; N/A                                                                                                                                                            ;
; VGA_G[2]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_ghd1:auto_generated|altsyncram_gbo1:altsyncram1|mux_kib:mux5|_~9  ; N/A                                                                                                                                                            ;
; VGA_G[2]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_ghd1:auto_generated|altsyncram_gbo1:altsyncram1|mux_kib:mux5|_~9  ; N/A                                                                                                                                                            ;
; VGA_G[3]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_ghd1:auto_generated|altsyncram_gbo1:altsyncram1|mux_kib:mux5|_~9  ; N/A                                                                                                                                                            ;
; VGA_G[3]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_ghd1:auto_generated|altsyncram_gbo1:altsyncram1|mux_kib:mux5|_~9  ; N/A                                                                                                                                                            ;
; VGA_G[4]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_ghd1:auto_generated|altsyncram_gbo1:altsyncram1|mux_kib:mux5|_~9  ; N/A                                                                                                                                                            ;
; VGA_G[4]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_ghd1:auto_generated|altsyncram_gbo1:altsyncram1|mux_kib:mux5|_~9  ; N/A                                                                                                                                                            ;
; VGA_G[5]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_ghd1:auto_generated|altsyncram_gbo1:altsyncram1|mux_kib:mux5|_~9  ; N/A                                                                                                                                                            ;
; VGA_G[5]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_ghd1:auto_generated|altsyncram_gbo1:altsyncram1|mux_kib:mux5|_~9  ; N/A                                                                                                                                                            ;
; VGA_G[6]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_ghd1:auto_generated|altsyncram_gbo1:altsyncram1|mux_kib:mux5|_~9  ; N/A                                                                                                                                                            ;
; VGA_G[6]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_ghd1:auto_generated|altsyncram_gbo1:altsyncram1|mux_kib:mux5|_~9  ; N/A                                                                                                                                                            ;
; VGA_G[7]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_ghd1:auto_generated|altsyncram_gbo1:altsyncram1|mux_kib:mux5|_~9  ; N/A                                                                                                                                                            ;
; VGA_G[7]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_ghd1:auto_generated|altsyncram_gbo1:altsyncram1|mux_kib:mux5|_~9  ; N/A                                                                                                                                                            ;
; VGA_G[8]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_ghd1:auto_generated|altsyncram_gbo1:altsyncram1|mux_kib:mux5|_~9  ; N/A                                                                                                                                                            ;
; VGA_G[8]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_ghd1:auto_generated|altsyncram_gbo1:altsyncram1|mux_kib:mux5|_~9  ; N/A                                                                                                                                                            ;
; VGA_G[9]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_ghd1:auto_generated|altsyncram_gbo1:altsyncram1|mux_kib:mux5|_~9  ; N/A                                                                                                                                                            ;
; VGA_G[9]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_ghd1:auto_generated|altsyncram_gbo1:altsyncram1|mux_kib:mux5|_~9  ; N/A                                                                                                                                                            ;
; VGA_HS                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|VGA_HS                                                                                                 ; N/A                                                                                                                                                            ;
; VGA_HS                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|VGA_HS                                                                                                 ; N/A                                                                                                                                                            ;
; VGA_R[0]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_ghd1:auto_generated|altsyncram_gbo1:altsyncram1|mux_kib:mux5|_~4  ; N/A                                                                                                                                                            ;
; VGA_R[0]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_ghd1:auto_generated|altsyncram_gbo1:altsyncram1|mux_kib:mux5|_~4  ; N/A                                                                                                                                                            ;
; VGA_R[1]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_ghd1:auto_generated|altsyncram_gbo1:altsyncram1|mux_kib:mux5|_~4  ; N/A                                                                                                                                                            ;
; VGA_R[1]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_ghd1:auto_generated|altsyncram_gbo1:altsyncram1|mux_kib:mux5|_~4  ; N/A                                                                                                                                                            ;
; VGA_R[2]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_ghd1:auto_generated|altsyncram_gbo1:altsyncram1|mux_kib:mux5|_~4  ; N/A                                                                                                                                                            ;
; VGA_R[2]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_ghd1:auto_generated|altsyncram_gbo1:altsyncram1|mux_kib:mux5|_~4  ; N/A                                                                                                                                                            ;
; VGA_R[3]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_ghd1:auto_generated|altsyncram_gbo1:altsyncram1|mux_kib:mux5|_~4  ; N/A                                                                                                                                                            ;
; VGA_R[3]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_ghd1:auto_generated|altsyncram_gbo1:altsyncram1|mux_kib:mux5|_~4  ; N/A                                                                                                                                                            ;
; VGA_R[4]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_ghd1:auto_generated|altsyncram_gbo1:altsyncram1|mux_kib:mux5|_~4  ; N/A                                                                                                                                                            ;
; VGA_R[4]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_ghd1:auto_generated|altsyncram_gbo1:altsyncram1|mux_kib:mux5|_~4  ; N/A                                                                                                                                                            ;
; VGA_R[5]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_ghd1:auto_generated|altsyncram_gbo1:altsyncram1|mux_kib:mux5|_~4  ; N/A                                                                                                                                                            ;
; VGA_R[5]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_ghd1:auto_generated|altsyncram_gbo1:altsyncram1|mux_kib:mux5|_~4  ; N/A                                                                                                                                                            ;
; VGA_R[6]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_ghd1:auto_generated|altsyncram_gbo1:altsyncram1|mux_kib:mux5|_~4  ; N/A                                                                                                                                                            ;
; VGA_R[6]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_ghd1:auto_generated|altsyncram_gbo1:altsyncram1|mux_kib:mux5|_~4  ; N/A                                                                                                                                                            ;
; VGA_R[7]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_ghd1:auto_generated|altsyncram_gbo1:altsyncram1|mux_kib:mux5|_~4  ; N/A                                                                                                                                                            ;
; VGA_R[7]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_ghd1:auto_generated|altsyncram_gbo1:altsyncram1|mux_kib:mux5|_~4  ; N/A                                                                                                                                                            ;
; VGA_R[8]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_ghd1:auto_generated|altsyncram_gbo1:altsyncram1|mux_kib:mux5|_~4  ; N/A                                                                                                                                                            ;
; VGA_R[8]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_ghd1:auto_generated|altsyncram_gbo1:altsyncram1|mux_kib:mux5|_~4  ; N/A                                                                                                                                                            ;
; VGA_R[9]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_ghd1:auto_generated|altsyncram_gbo1:altsyncram1|mux_kib:mux5|_~4  ; N/A                                                                                                                                                            ;
; VGA_R[9]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_ghd1:auto_generated|altsyncram_gbo1:altsyncram1|mux_kib:mux5|_~4  ; N/A                                                                                                                                                            ;
; VGA_SYNC                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~VCC                                                                                                                   ; N/A                                                                                                                                                            ;
; VGA_SYNC                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~VCC                                                                                                                   ; N/A                                                                                                                                                            ;
; VGA_VS                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|VGA_VS                                                                                                 ; N/A                                                                                                                                                            ;
; VGA_VS                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|VGA_VS                                                                                                 ; N/A                                                                                                                                                            ;
; col[0]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; col[0]                                                                                                                 ; N/A                                                                                                                                                            ;
; col[0]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; col[0]                                                                                                                 ; N/A                                                                                                                                                            ;
; col[1]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; col[1]                                                                                                                 ; N/A                                                                                                                                                            ;
; col[1]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; col[1]                                                                                                                 ; N/A                                                                                                                                                            ;
; col[2]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; col[2]                                                                                                                 ; N/A                                                                                                                                                            ;
; col[2]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; col[2]                                                                                                                 ; N/A                                                                                                                                                            ;
; col[3]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; col[3]                                                                                                                 ; N/A                                                                                                                                                            ;
; col[3]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; col[3]                                                                                                                 ; N/A                                                                                                                                                            ;
; col[4]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; col[4]                                                                                                                 ; N/A                                                                                                                                                            ;
; col[4]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; col[4]                                                                                                                 ; N/A                                                                                                                                                            ;
; col[5]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; col[5]                                                                                                                 ; N/A                                                                                                                                                            ;
; col[5]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; col[5]                                                                                                                 ; N/A                                                                                                                                                            ;
; col[6]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; col[6]                                                                                                                 ; N/A                                                                                                                                                            ;
; col[6]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; col[6]                                                                                                                 ; N/A                                                                                                                                                            ;
; col[7]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; col[7]                                                                                                                 ; N/A                                                                                                                                                            ;
; col[7]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; col[7]                                                                                                                 ; N/A                                                                                                                                                            ;
; col[8]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; col[8]                                                                                                                 ; N/A                                                                                                                                                            ;
; col[8]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; col[8]                                                                                                                 ; N/A                                                                                                                                                            ;
; convolution_matrix        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; input_kernel~_wirecell                                                                                                 ; N/A                                                                                                                                                            ;
; convolution_matrix        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; input_kernel~_wirecell                                                                                                 ; N/A                                                                                                                                                            ;
; convolve                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; convolve                                                                                                               ; N/A                                                                                                                                                            ;
; convolve                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; convolve                                                                                                               ; N/A                                                                                                                                                            ;
; count[0]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[0]~_wirecell                                                                                                     ; N/A                                                                                                                                                            ;
; count[0]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[0]~_wirecell                                                                                                     ; N/A                                                                                                                                                            ;
; count[10]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[10]                                                                                                              ; N/A                                                                                                                                                            ;
; count[10]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[10]                                                                                                              ; N/A                                                                                                                                                            ;
; count[11]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[11]                                                                                                              ; N/A                                                                                                                                                            ;
; count[11]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[11]                                                                                                              ; N/A                                                                                                                                                            ;
; count[12]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[12]                                                                                                              ; N/A                                                                                                                                                            ;
; count[12]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[12]                                                                                                              ; N/A                                                                                                                                                            ;
; count[13]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[13]                                                                                                              ; N/A                                                                                                                                                            ;
; count[13]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[13]                                                                                                              ; N/A                                                                                                                                                            ;
; count[14]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[14]                                                                                                              ; N/A                                                                                                                                                            ;
; count[14]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[14]                                                                                                              ; N/A                                                                                                                                                            ;
; count[15]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[15]                                                                                                              ; N/A                                                                                                                                                            ;
; count[15]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[15]                                                                                                              ; N/A                                                                                                                                                            ;
; count[16]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[16]                                                                                                              ; N/A                                                                                                                                                            ;
; count[16]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[16]                                                                                                              ; N/A                                                                                                                                                            ;
; count[17]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[17]                                                                                                              ; N/A                                                                                                                                                            ;
; count[17]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[17]                                                                                                              ; N/A                                                                                                                                                            ;
; count[1]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[1]                                                                                                               ; N/A                                                                                                                                                            ;
; count[1]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[1]                                                                                                               ; N/A                                                                                                                                                            ;
; count[2]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[2]                                                                                                               ; N/A                                                                                                                                                            ;
; count[2]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[2]                                                                                                               ; N/A                                                                                                                                                            ;
; count[3]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[3]~_wirecell                                                                                                     ; N/A                                                                                                                                                            ;
; count[3]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[3]~_wirecell                                                                                                     ; N/A                                                                                                                                                            ;
; count[4]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[4]~_wirecell                                                                                                     ; N/A                                                                                                                                                            ;
; count[4]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[4]~_wirecell                                                                                                     ; N/A                                                                                                                                                            ;
; count[5]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[5]                                                                                                               ; N/A                                                                                                                                                            ;
; count[5]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[5]                                                                                                               ; N/A                                                                                                                                                            ;
; count[6]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[6]                                                                                                               ; N/A                                                                                                                                                            ;
; count[6]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[6]                                                                                                               ; N/A                                                                                                                                                            ;
; count[7]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[7]                                                                                                               ; N/A                                                                                                                                                            ;
; count[7]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[7]                                                                                                               ; N/A                                                                                                                                                            ;
; count[8]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[8]                                                                                                               ; N/A                                                                                                                                                            ;
; count[8]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[8]                                                                                                               ; N/A                                                                                                                                                            ;
; count[9]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[9]                                                                                                               ; N/A                                                                                                                                                            ;
; count[9]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[9]                                                                                                               ; N/A                                                                                                                                                            ;
; flipped_kernel            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel~41                                                                                                      ; N/A                                                                                                                                                            ;
; flipped_kernel            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel~41                                                                                                      ; N/A                                                                                                                                                            ;
; flipped_kernel.data_a[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel.data_a[0]                                                                                               ; N/A                                                                                                                                                            ;
; flipped_kernel.data_a[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel.data_a[0]                                                                                               ; N/A                                                                                                                                                            ;
; flipped_kernel.data_a[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; flipped_kernel.data_a[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; flipped_kernel.data_a[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; flipped_kernel.data_a[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; flipped_kernel.data_a[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; flipped_kernel.data_a[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; flipped_kernel.data_a[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; flipped_kernel.data_a[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; flipped_kernel.data_a[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; flipped_kernel.data_a[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; flipped_kernel.data_a[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; flipped_kernel.data_a[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; flipped_kernel.data_a[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; flipped_kernel.data_a[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; flipped_kernel.data_a[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; flipped_kernel.data_a[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; flipped_kernel.data_a[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; flipped_kernel.data_a[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; flipped_kernel.data_a[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; flipped_kernel.data_a[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; flipped_kernel.data_a[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; flipped_kernel.data_a[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; flipped_kernel.data_a[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; flipped_kernel.data_a[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; flipped_kernel.data_a[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; flipped_kernel.data_a[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; flipped_kernel.data_a[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; flipped_kernel.data_a[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; flipped_kernel.data_a[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; flipped_kernel.data_a[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; flipped_kernel.waddr_a[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel.waddr_a[0]                                                                                              ; N/A                                                                                                                                                            ;
; flipped_kernel.waddr_a[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel.waddr_a[0]                                                                                              ; N/A                                                                                                                                                            ;
; flipped_kernel.waddr_a[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel.waddr_a[1]                                                                                              ; N/A                                                                                                                                                            ;
; flipped_kernel.waddr_a[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel.waddr_a[1]                                                                                              ; N/A                                                                                                                                                            ;
; flipped_kernel.waddr_a[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel.waddr_a[2]                                                                                              ; N/A                                                                                                                                                            ;
; flipped_kernel.waddr_a[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel.waddr_a[2]                                                                                              ; N/A                                                                                                                                                            ;
; flipped_kernel.waddr_a[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel.waddr_a[3]                                                                                              ; N/A                                                                                                                                                            ;
; flipped_kernel.waddr_a[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel.waddr_a[3]                                                                                              ; N/A                                                                                                                                                            ;
; flipped_kernel.waddr_a[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel.waddr_a[4]                                                                                              ; N/A                                                                                                                                                            ;
; flipped_kernel.waddr_a[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel.waddr_a[4]                                                                                              ; N/A                                                                                                                                                            ;
; flipped_kernel.we_a       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel.we_a                                                                                                    ; N/A                                                                                                                                                            ;
; flipped_kernel.we_a       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel.we_a                                                                                                    ; N/A                                                                                                                                                            ;
; flipped_kernel~DATAOUT1   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; flipped_kernel~DATAOUT1   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; flipped_kernel~DATAOUT10  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; flipped_kernel~DATAOUT10  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; flipped_kernel~DATAOUT11  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; flipped_kernel~DATAOUT11  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; flipped_kernel~DATAOUT12  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; flipped_kernel~DATAOUT12  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; flipped_kernel~DATAOUT13  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; flipped_kernel~DATAOUT13  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; flipped_kernel~DATAOUT14  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; flipped_kernel~DATAOUT14  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; flipped_kernel~DATAOUT15  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; flipped_kernel~DATAOUT15  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; flipped_kernel~DATAOUT2   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; flipped_kernel~DATAOUT2   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; flipped_kernel~DATAOUT3   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; flipped_kernel~DATAOUT3   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; flipped_kernel~DATAOUT4   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; flipped_kernel~DATAOUT4   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; flipped_kernel~DATAOUT5   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; flipped_kernel~DATAOUT5   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; flipped_kernel~DATAOUT6   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; flipped_kernel~DATAOUT6   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; flipped_kernel~DATAOUT7   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; flipped_kernel~DATAOUT7   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; flipped_kernel~DATAOUT8   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; flipped_kernel~DATAOUT8   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; flipped_kernel~DATAOUT9   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; flipped_kernel~DATAOUT9   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; in[0]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; in[0]                                                                                                                  ; N/A                                                                                                                                                            ;
; in[0]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; in[0]                                                                                                                  ; N/A                                                                                                                                                            ;
; in[10]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; in[10]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; in[11]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; in[11]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; in[12]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; in[12]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; in[13]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; in[13]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; in[14]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; in[14]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; in[15]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; in[15]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; in[1]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; in[1]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; in[2]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; in[2]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; in[3]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; in[3]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; in[4]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; in[4]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; in[5]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; in[5]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; in[6]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; in[6]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; in[7]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; in[7]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; in[8]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; in[8]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; in[9]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; in[9]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; input_data_accept         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; input_data_accept~reg0                                                                                                 ; N/A                                                                                                                                                            ;
; input_data_accept         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; input_data_accept~reg0                                                                                                 ; N/A                                                                                                                                                            ;
; input_data_accept~reg0    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; input_data_accept~reg0                                                                                                 ; N/A                                                                                                                                                            ;
; input_data_accept~reg0    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; input_data_accept~reg0                                                                                                 ; N/A                                                                                                                                                            ;
; input_kernel              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; input_kernel~_wirecell                                                                                                 ; N/A                                                                                                                                                            ;
; input_kernel              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; input_kernel~_wirecell                                                                                                 ; N/A                                                                                                                                                            ;
; input_orig_matrix         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; input_orig_matrix                                                                                                      ; N/A                                                                                                                                                            ;
; input_orig_matrix         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; input_orig_matrix                                                                                                      ; N/A                                                                                                                                                            ;
; input_palette             ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; input_palette             ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mem_in[0]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[0]~0                                                                                                           ; N/A                                                                                                                                                            ;
; mem_in[0]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[0]~0                                                                                                           ; N/A                                                                                                                                                            ;
; mem_in[10]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[10]~1                                                                                                          ; N/A                                                                                                                                                            ;
; mem_in[10]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[10]~1                                                                                                          ; N/A                                                                                                                                                            ;
; mem_in[11]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[11]~2                                                                                                          ; N/A                                                                                                                                                            ;
; mem_in[11]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[11]~2                                                                                                          ; N/A                                                                                                                                                            ;
; mem_in[12]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[12]~3                                                                                                          ; N/A                                                                                                                                                            ;
; mem_in[12]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[12]~3                                                                                                          ; N/A                                                                                                                                                            ;
; mem_in[13]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[13]~4                                                                                                          ; N/A                                                                                                                                                            ;
; mem_in[13]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[13]~4                                                                                                          ; N/A                                                                                                                                                            ;
; mem_in[14]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[14]~5                                                                                                          ; N/A                                                                                                                                                            ;
; mem_in[14]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[14]~5                                                                                                          ; N/A                                                                                                                                                            ;
; mem_in[15]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[15]~6                                                                                                          ; N/A                                                                                                                                                            ;
; mem_in[15]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[15]~6                                                                                                          ; N/A                                                                                                                                                            ;
; mem_in[1]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[1]~7                                                                                                           ; N/A                                                                                                                                                            ;
; mem_in[1]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[1]~7                                                                                                           ; N/A                                                                                                                                                            ;
; mem_in[2]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[2]~8                                                                                                           ; N/A                                                                                                                                                            ;
; mem_in[2]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[2]~8                                                                                                           ; N/A                                                                                                                                                            ;
; mem_in[3]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[3]~9                                                                                                           ; N/A                                                                                                                                                            ;
; mem_in[3]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[3]~9                                                                                                           ; N/A                                                                                                                                                            ;
; mem_in[4]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[4]~10                                                                                                          ; N/A                                                                                                                                                            ;
; mem_in[4]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[4]~10                                                                                                          ; N/A                                                                                                                                                            ;
; mem_in[5]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[5]~11                                                                                                          ; N/A                                                                                                                                                            ;
; mem_in[5]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[5]~11                                                                                                          ; N/A                                                                                                                                                            ;
; mem_in[6]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[6]~12                                                                                                          ; N/A                                                                                                                                                            ;
; mem_in[6]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[6]~12                                                                                                          ; N/A                                                                                                                                                            ;
; mem_in[7]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[7]~13                                                                                                          ; N/A                                                                                                                                                            ;
; mem_in[7]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[7]~13                                                                                                          ; N/A                                                                                                                                                            ;
; mem_in[8]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[8]~14                                                                                                          ; N/A                                                                                                                                                            ;
; mem_in[8]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[8]~14                                                                                                          ; N/A                                                                                                                                                            ;
; mem_in[9]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[9]~15                                                                                                          ; N/A                                                                                                                                                            ;
; mem_in[9]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[9]~15                                                                                                          ; N/A                                                                                                                                                            ;
; mem_out[0]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mem_out[0]                                                                                                             ; N/A                                                                                                                                                            ;
; mem_out[0]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mem_out[0]                                                                                                             ; N/A                                                                                                                                                            ;
; mem_out[10]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; mem_out[10]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; mem_out[11]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; mem_out[11]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; mem_out[12]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; mem_out[12]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; mem_out[13]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; mem_out[13]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; mem_out[14]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; mem_out[14]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; mem_out[15]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; mem_out[15]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; mem_out[1]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; mem_out[1]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; mem_out[2]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; mem_out[2]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; mem_out[3]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; mem_out[3]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; mem_out[4]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; mem_out[4]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; mem_out[5]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; mem_out[5]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; mem_out[6]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; mem_out[6]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; mem_out[7]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; mem_out[7]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; mem_out[8]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; mem_out[8]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; mem_out[9]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; mem_out[9]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; out[0]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[0]~reg0                                                                                                            ; N/A                                                                                                                                                            ;
; out[0]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[0]~reg0                                                                                                            ; N/A                                                                                                                                                            ;
; out[0]~reg0               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[0]~reg0                                                                                                            ; N/A                                                                                                                                                            ;
; out[0]~reg0               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[0]~reg0                                                                                                            ; N/A                                                                                                                                                            ;
; out[10]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; out[10]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; out[10]~reg0              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; out[10]~reg0              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; out[11]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; out[11]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; out[11]~reg0              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; out[11]~reg0              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; out[12]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; out[12]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; out[12]~reg0              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; out[12]~reg0              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; out[13]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; out[13]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; out[13]~reg0              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; out[13]~reg0              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; out[14]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; out[14]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; out[14]~reg0              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; out[14]~reg0              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; out[15]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; out[15]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; out[15]~reg0              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; out[15]~reg0              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; out[1]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[1]~reg0                                                                                                            ; N/A                                                                                                                                                            ;
; out[1]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[1]~reg0                                                                                                            ; N/A                                                                                                                                                            ;
; out[1]~reg0               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[1]~reg0                                                                                                            ; N/A                                                                                                                                                            ;
; out[1]~reg0               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[1]~reg0                                                                                                            ; N/A                                                                                                                                                            ;
; out[2]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[2]~reg0                                                                                                            ; N/A                                                                                                                                                            ;
; out[2]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[2]~reg0                                                                                                            ; N/A                                                                                                                                                            ;
; out[2]~reg0               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[2]~reg0                                                                                                            ; N/A                                                                                                                                                            ;
; out[2]~reg0               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[2]~reg0                                                                                                            ; N/A                                                                                                                                                            ;
; out[3]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[3]~reg0                                                                                                            ; N/A                                                                                                                                                            ;
; out[3]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[3]~reg0                                                                                                            ; N/A                                                                                                                                                            ;
; out[3]~reg0               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[3]~reg0                                                                                                            ; N/A                                                                                                                                                            ;
; out[3]~reg0               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[3]~reg0                                                                                                            ; N/A                                                                                                                                                            ;
; out[4]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[4]~reg0                                                                                                            ; N/A                                                                                                                                                            ;
; out[4]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[4]~reg0                                                                                                            ; N/A                                                                                                                                                            ;
; out[4]~reg0               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[4]~reg0                                                                                                            ; N/A                                                                                                                                                            ;
; out[4]~reg0               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[4]~reg0                                                                                                            ; N/A                                                                                                                                                            ;
; out[5]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; out[5]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; out[5]~reg0               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; out[5]~reg0               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; out[6]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; out[6]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; out[6]~reg0               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; out[6]~reg0               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; out[7]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; out[7]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; out[7]~reg0               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; out[7]~reg0               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; out[8]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; out[8]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; out[8]~reg0               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; out[8]~reg0               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; out[9]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; out[9]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; out[9]~reg0               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; out[9]~reg0               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                    ; N/A                                                                                                                                                            ;
; output_data_valid         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; output_data_valid~reg0                                                                                                 ; N/A                                                                                                                                                            ;
; output_data_valid         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; output_data_valid~reg0                                                                                                 ; N/A                                                                                                                                                            ;
; output_data_valid~reg0    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; output_data_valid~reg0                                                                                                 ; N/A                                                                                                                                                            ;
; output_data_valid~reg0    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; output_data_valid~reg0                                                                                                 ; N/A                                                                                                                                                            ;
; pause[0]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pause[0]                                                                                                               ; N/A                                                                                                                                                            ;
; pause[0]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pause[0]                                                                                                               ; N/A                                                                                                                                                            ;
; pause[1]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pause[1]                                                                                                               ; N/A                                                                                                                                                            ;
; pause[1]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pause[1]                                                                                                               ; N/A                                                                                                                                                            ;
; read                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read                                                                                                                   ; N/A                                                                                                                                                            ;
; read                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read                                                                                                                   ; N/A                                                                                                                                                            ;
; row[0]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; row[0]                                                                                                                 ; N/A                                                                                                                                                            ;
; row[0]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; row[0]                                                                                                                 ; N/A                                                                                                                                                            ;
; row[1]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; row[1]                                                                                                                 ; N/A                                                                                                                                                            ;
; row[1]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; row[1]                                                                                                                 ; N/A                                                                                                                                                            ;
; row[2]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; row[2]                                                                                                                 ; N/A                                                                                                                                                            ;
; row[2]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; row[2]                                                                                                                 ; N/A                                                                                                                                                            ;
; row[3]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; row[3]                                                                                                                 ; N/A                                                                                                                                                            ;
; row[3]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; row[3]                                                                                                                 ; N/A                                                                                                                                                            ;
; row[4]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; row[4]                                                                                                                 ; N/A                                                                                                                                                            ;
; row[4]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; row[4]                                                                                                                 ; N/A                                                                                                                                                            ;
; row[5]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; row[5]                                                                                                                 ; N/A                                                                                                                                                            ;
; row[5]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; row[5]                                                                                                                 ; N/A                                                                                                                                                            ;
; row[6]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; row[6]                                                                                                                 ; N/A                                                                                                                                                            ;
; row[6]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; row[6]                                                                                                                 ; N/A                                                                                                                                                            ;
; row[7]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; row[7]                                                                                                                 ; N/A                                                                                                                                                            ;
; row[7]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; row[7]                                                                                                                 ; N/A                                                                                                                                                            ;
; row[8]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; row[8]                                                                                                                 ; N/A                                                                                                                                                            ;
; row[8]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; row[8]                                                                                                                 ; N/A                                                                                                                                                            ;
; spot[0]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[0]                                                                                                                ; N/A                                                                                                                                                            ;
; spot[0]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[0]                                                                                                                ; N/A                                                                                                                                                            ;
; spot[10]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[10]                                                                                                               ; N/A                                                                                                                                                            ;
; spot[10]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[10]                                                                                                               ; N/A                                                                                                                                                            ;
; spot[11]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[11]                                                                                                               ; N/A                                                                                                                                                            ;
; spot[11]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[11]                                                                                                               ; N/A                                                                                                                                                            ;
; spot[12]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[12]                                                                                                               ; N/A                                                                                                                                                            ;
; spot[12]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[12]                                                                                                               ; N/A                                                                                                                                                            ;
; spot[13]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[13]                                                                                                               ; N/A                                                                                                                                                            ;
; spot[13]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[13]                                                                                                               ; N/A                                                                                                                                                            ;
; spot[14]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[14]                                                                                                               ; N/A                                                                                                                                                            ;
; spot[14]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[14]                                                                                                               ; N/A                                                                                                                                                            ;
; spot[15]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[15]                                                                                                               ; N/A                                                                                                                                                            ;
; spot[15]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[15]                                                                                                               ; N/A                                                                                                                                                            ;
; spot[16]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[16]                                                                                                               ; N/A                                                                                                                                                            ;
; spot[16]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[16]                                                                                                               ; N/A                                                                                                                                                            ;
; spot[17]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[17]                                                                                                               ; N/A                                                                                                                                                            ;
; spot[17]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[17]                                                                                                               ; N/A                                                                                                                                                            ;
; spot[1]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[1]                                                                                                                ; N/A                                                                                                                                                            ;
; spot[1]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[1]                                                                                                                ; N/A                                                                                                                                                            ;
; spot[2]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[2]                                                                                                                ; N/A                                                                                                                                                            ;
; spot[2]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[2]                                                                                                                ; N/A                                                                                                                                                            ;
; spot[3]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[3]                                                                                                                ; N/A                                                                                                                                                            ;
; spot[3]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[3]                                                                                                                ; N/A                                                                                                                                                            ;
; spot[4]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[4]                                                                                                                ; N/A                                                                                                                                                            ;
; spot[4]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[4]                                                                                                                ; N/A                                                                                                                                                            ;
; spot[5]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[5]                                                                                                                ; N/A                                                                                                                                                            ;
; spot[5]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[5]                                                                                                                ; N/A                                                                                                                                                            ;
; spot[6]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[6]                                                                                                                ; N/A                                                                                                                                                            ;
; spot[6]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[6]                                                                                                                ; N/A                                                                                                                                                            ;
; spot[7]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[7]                                                                                                                ; N/A                                                                                                                                                            ;
; spot[7]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[7]                                                                                                                ; N/A                                                                                                                                                            ;
; spot[8]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[8]                                                                                                                ; N/A                                                                                                                                                            ;
; spot[8]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[8]                                                                                                                ; N/A                                                                                                                                                            ;
; spot[9]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[9]                                                                                                                ; N/A                                                                                                                                                            ;
; spot[9]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[9]                                                                                                                ; N/A                                                                                                                                                            ;
; sum0[0]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum0[0]                                                                                                                ; N/A                                                                                                                                                            ;
; sum0[0]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum0[0]                                                                                                                ; N/A                                                                                                                                                            ;
; sum0[1]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum0[1]                                                                                                                ; N/A                                                                                                                                                            ;
; sum0[1]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum0[1]                                                                                                                ; N/A                                                                                                                                                            ;
; sum0[2]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum0[2]                                                                                                                ; N/A                                                                                                                                                            ;
; sum0[2]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum0[2]                                                                                                                ; N/A                                                                                                                                                            ;
; sum0[3]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum0[3]~_wirecell                                                                                                      ; N/A                                                                                                                                                            ;
; sum0[3]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum0[3]~_wirecell                                                                                                      ; N/A                                                                                                                                                            ;
; sum1[0]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum1[0]~_wirecell                                                                                                      ; N/A                                                                                                                                                            ;
; sum1[0]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum1[0]~_wirecell                                                                                                      ; N/A                                                                                                                                                            ;
; sum1[1]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum1[1]~_wirecell                                                                                                      ; N/A                                                                                                                                                            ;
; sum1[1]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum1[1]~_wirecell                                                                                                      ; N/A                                                                                                                                                            ;
; sum1[2]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum1[2]~_wirecell                                                                                                      ; N/A                                                                                                                                                            ;
; sum1[2]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum1[2]~_wirecell                                                                                                      ; N/A                                                                                                                                                            ;
; sum1[3]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum1[3]                                                                                                                ; N/A                                                                                                                                                            ;
; sum1[3]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum1[3]                                                                                                                ; N/A                                                                                                                                                            ;
; sum2[0]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum2[0]                                                                                                                ; N/A                                                                                                                                                            ;
; sum2[0]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum2[0]                                                                                                                ; N/A                                                                                                                                                            ;
; sum2[1]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum2[1]~_wirecell                                                                                                      ; N/A                                                                                                                                                            ;
; sum2[1]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum2[1]~_wirecell                                                                                                      ; N/A                                                                                                                                                            ;
; sum2[2]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum2[2]~_wirecell                                                                                                      ; N/A                                                                                                                                                            ;
; sum2[2]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum2[2]~_wirecell                                                                                                      ; N/A                                                                                                                                                            ;
; sum2[3]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum2[3]                                                                                                                ; N/A                                                                                                                                                            ;
; sum2[3]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum2[3]                                                                                                                ; N/A                                                                                                                                                            ;
; sum3[0]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum3[0]~_wirecell                                                                                                      ; N/A                                                                                                                                                            ;
; sum3[0]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum3[0]~_wirecell                                                                                                      ; N/A                                                                                                                                                            ;
; sum3[1]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum3[1]                                                                                                                ; N/A                                                                                                                                                            ;
; sum3[1]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum3[1]                                                                                                                ; N/A                                                                                                                                                            ;
; sum3[2]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum3[2]~_wirecell                                                                                                      ; N/A                                                                                                                                                            ;
; sum3[2]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum3[2]~_wirecell                                                                                                      ; N/A                                                                                                                                                            ;
; sum3[3]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum3[3]                                                                                                                ; N/A                                                                                                                                                            ;
; sum3[3]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum3[3]                                                                                                                ; N/A                                                                                                                                                            ;
; sum4[0]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum4[0]                                                                                                                ; N/A                                                                                                                                                            ;
; sum4[0]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum4[0]                                                                                                                ; N/A                                                                                                                                                            ;
; sum4[1]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum4[1]                                                                                                                ; N/A                                                                                                                                                            ;
; sum4[1]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum4[1]                                                                                                                ; N/A                                                                                                                                                            ;
; sum4[2]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum4[2]~_wirecell                                                                                                      ; N/A                                                                                                                                                            ;
; sum4[2]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum4[2]~_wirecell                                                                                                      ; N/A                                                                                                                                                            ;
; sum4[3]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum4[3]                                                                                                                ; N/A                                                                                                                                                            ;
; sum4[3]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum4[3]                                                                                                                ; N/A                                                                                                                                                            ;
; sum5[0]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum5[0]~_wirecell                                                                                                      ; N/A                                                                                                                                                            ;
; sum5[0]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum5[0]~_wirecell                                                                                                      ; N/A                                                                                                                                                            ;
; sum5[1]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum5[1]~_wirecell                                                                                                      ; N/A                                                                                                                                                            ;
; sum5[1]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum5[1]~_wirecell                                                                                                      ; N/A                                                                                                                                                            ;
; sum5[2]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum5[2]                                                                                                                ; N/A                                                                                                                                                            ;
; sum5[2]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum5[2]                                                                                                                ; N/A                                                                                                                                                            ;
; sum5[3]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum5[3]                                                                                                                ; N/A                                                                                                                                                            ;
; sum5[3]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum5[3]                                                                                                                ; N/A                                                                                                                                                            ;
; sum6[0]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum6[0]                                                                                                                ; N/A                                                                                                                                                            ;
; sum6[0]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum6[0]                                                                                                                ; N/A                                                                                                                                                            ;
; sum6[1]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum6[1]~_wirecell                                                                                                      ; N/A                                                                                                                                                            ;
; sum6[1]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum6[1]~_wirecell                                                                                                      ; N/A                                                                                                                                                            ;
; sum6[2]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum6[2]                                                                                                                ; N/A                                                                                                                                                            ;
; sum6[2]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum6[2]                                                                                                                ; N/A                                                                                                                                                            ;
; sum6[3]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum6[3]                                                                                                                ; N/A                                                                                                                                                            ;
; sum6[3]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum6[3]                                                                                                                ; N/A                                                                                                                                                            ;
; sum7[0]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum7[0]~_wirecell                                                                                                      ; N/A                                                                                                                                                            ;
; sum7[0]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum7[0]~_wirecell                                                                                                      ; N/A                                                                                                                                                            ;
; sum7[1]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum7[1]                                                                                                                ; N/A                                                                                                                                                            ;
; sum7[1]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum7[1]                                                                                                                ; N/A                                                                                                                                                            ;
; sum7[2]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum7[2]                                                                                                                ; N/A                                                                                                                                                            ;
; sum7[2]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum7[2]                                                                                                                ; N/A                                                                                                                                                            ;
; sum7[3]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum7[3]                                                                                                                ; N/A                                                                                                                                                            ;
; sum7[3]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum7[3]                                                                                                                ; N/A                                                                                                                                                            ;
; sum[0]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum[0]                                                                                                                 ; N/A                                                                                                                                                            ;
; sum[0]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum[0]                                                                                                                 ; N/A                                                                                                                                                            ;
; sum[10]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum[10]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum[11]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum[11]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum[12]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum[12]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum[13]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum[13]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum[14]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum[14]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum[15]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum[15]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum[1]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum[1]                                                                                                                 ; N/A                                                                                                                                                            ;
; sum[1]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum[1]                                                                                                                 ; N/A                                                                                                                                                            ;
; sum[2]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum[2]                                                                                                                 ; N/A                                                                                                                                                            ;
; sum[2]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum[2]                                                                                                                 ; N/A                                                                                                                                                            ;
; sum[3]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum[3]                                                                                                                 ; N/A                                                                                                                                                            ;
; sum[3]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum[3]                                                                                                                 ; N/A                                                                                                                                                            ;
; sum[4]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum[4]                                                                                                                 ; N/A                                                                                                                                                            ;
; sum[4]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum[4]                                                                                                                 ; N/A                                                                                                                                                            ;
; sum[5]                    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum[5]                    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum[6]                    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum[6]                    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum[7]                    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum[7]                    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum[8]                    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum[8]                    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum[9]                    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum[9]                    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum_count[0]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum_count[0]                                                                                                           ; N/A                                                                                                                                                            ;
; sum_count[0]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum_count[0]                                                                                                           ; N/A                                                                                                                                                            ;
; sum_count[1]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum_count[1]                                                                                                           ; N/A                                                                                                                                                            ;
; sum_count[1]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum_count[1]                                                                                                           ; N/A                                                                                                                                                            ;
; sum_count[2]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum_count[2]                                                                                                           ; N/A                                                                                                                                                            ;
; sum_count[2]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum_count[2]                                                                                                           ; N/A                                                                                                                                                            ;
; sum_count[3]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum_count[3]                                                                                                           ; N/A                                                                                                                                                            ;
; sum_count[3]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum_count[3]                                                                                                           ; N/A                                                                                                                                                            ;
; sum_count[4]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum_count[4]                                                                                                           ; N/A                                                                                                                                                            ;
; sum_count[4]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum_count[4]                                                                                                           ; N/A                                                                                                                                                            ;
; test_count[0]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[0]                                                                                                          ; N/A                                                                                                                                                            ;
; test_count[0]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[0]                                                                                                          ; N/A                                                                                                                                                            ;
; test_count[10]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[10]                                                                                                         ; N/A                                                                                                                                                            ;
; test_count[10]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[10]                                                                                                         ; N/A                                                                                                                                                            ;
; test_count[11]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[11]                                                                                                         ; N/A                                                                                                                                                            ;
; test_count[11]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[11]                                                                                                         ; N/A                                                                                                                                                            ;
; test_count[12]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[12]                                                                                                         ; N/A                                                                                                                                                            ;
; test_count[12]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[12]                                                                                                         ; N/A                                                                                                                                                            ;
; test_count[13]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[13]                                                                                                         ; N/A                                                                                                                                                            ;
; test_count[13]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[13]                                                                                                         ; N/A                                                                                                                                                            ;
; test_count[14]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[14]                                                                                                         ; N/A                                                                                                                                                            ;
; test_count[14]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[14]                                                                                                         ; N/A                                                                                                                                                            ;
; test_count[15]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[15]                                                                                                         ; N/A                                                                                                                                                            ;
; test_count[15]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[15]                                                                                                         ; N/A                                                                                                                                                            ;
; test_count[16]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[16]                                                                                                         ; N/A                                                                                                                                                            ;
; test_count[16]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[16]                                                                                                         ; N/A                                                                                                                                                            ;
; test_count[17]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[17]                                                                                                         ; N/A                                                                                                                                                            ;
; test_count[17]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[17]                                                                                                         ; N/A                                                                                                                                                            ;
; test_count[1]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[1]                                                                                                          ; N/A                                                                                                                                                            ;
; test_count[1]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[1]                                                                                                          ; N/A                                                                                                                                                            ;
; test_count[2]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[2]                                                                                                          ; N/A                                                                                                                                                            ;
; test_count[2]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[2]                                                                                                          ; N/A                                                                                                                                                            ;
; test_count[3]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[3]                                                                                                          ; N/A                                                                                                                                                            ;
; test_count[3]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[3]                                                                                                          ; N/A                                                                                                                                                            ;
; test_count[4]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[4]                                                                                                          ; N/A                                                                                                                                                            ;
; test_count[4]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[4]                                                                                                          ; N/A                                                                                                                                                            ;
; test_count[5]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[5]                                                                                                          ; N/A                                                                                                                                                            ;
; test_count[5]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[5]                                                                                                          ; N/A                                                                                                                                                            ;
; test_count[6]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[6]                                                                                                          ; N/A                                                                                                                                                            ;
; test_count[6]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[6]                                                                                                          ; N/A                                                                                                                                                            ;
; test_count[7]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[7]                                                                                                          ; N/A                                                                                                                                                            ;
; test_count[7]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[7]                                                                                                          ; N/A                                                                                                                                                            ;
; test_count[8]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[8]                                                                                                          ; N/A                                                                                                                                                            ;
; test_count[8]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[8]                                                                                                          ; N/A                                                                                                                                                            ;
; test_count[9]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[9]                                                                                                          ; N/A                                                                                                                                                            ;
; test_count[9]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[9]                                                                                                          ; N/A                                                                                                                                                            ;
; write                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; input_orig_matrix                                                                                                      ; N/A                                                                                                                                                            ;
; write                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; input_orig_matrix                                                                                                      ; N/A                                                                                                                                                            ;
+---------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                            ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; Post-Fit               ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0 ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                     ;
+---------------------------------------------+--------+------------------+--------------------------------+
; Statistic                                   ; Top    ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ;
+---------------------------------------------+--------+------------------+--------------------------------+
; Estimated Total logic elements              ; 1400   ; 113              ; 4732                           ;
;                                             ;        ;                  ;                                ;
; Total combinational functions               ; 1358   ; 103              ; 1324                           ;
; Logic element usage by number of LUT inputs ;        ;                  ;                                ;
;     -- 4 input functions                    ; 573    ; 40               ; 843                            ;
;     -- 3 input functions                    ; 385    ; 42               ; 410                            ;
;     -- <=2 input functions                  ; 400    ; 21               ; 71                             ;
;                                             ;        ;                  ;                                ;
; Logic elements by mode                      ;        ;                  ;                                ;
;     -- normal mode                          ; 773    ; 99               ; 1280                           ;
;     -- arithmetic mode                      ; 585    ; 4                ; 44                             ;
;                                             ;        ;                  ;                                ;
; Total registers                             ; 214    ; 73               ; 4207                           ;
;     -- Dedicated logic registers            ; 214    ; 73               ; 4207                           ;
;     -- I/O registers                        ; 0      ; 0                ; 0                              ;
;                                             ;        ;                  ;                                ;
; Virtual pins                                ; 0      ; 0                ; 0                              ;
; I/O pins                                    ; 443    ; 0                ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 4      ; 0                ; 0                              ;
; Total memory bits                           ; 131072 ; 0                ; 84736                          ;
; Total RAM block bits                        ; 0      ; 0                ; 0                              ;
; JTAG                                        ; 1      ; 0                ; 0                              ;
; PLL                                         ; 1      ; 0                ; 0                              ;
;                                             ;        ;                  ;                                ;
; Connections                                 ;        ;                  ;                                ;
;     -- Input Connections                    ; 1      ; 111              ; 5969                           ;
;     -- Registered Input Connections         ; 0      ; 82               ; 4888                           ;
;     -- Output Connections                   ; 5637   ; 443              ; 1                              ;
;     -- Registered Output Connections        ; 296    ; 442              ; 0                              ;
;                                             ;        ;                  ;                                ;
; Internal Connections                        ;        ;                  ;                                ;
;     -- Total Connections                    ; 11674  ; 1008             ; 23052                          ;
;     -- Registered Connections               ; 2594   ; 835              ; 18636                          ;
;                                             ;        ;                  ;                                ;
; External Connections                        ;        ;                  ;                                ;
;     -- Top                                  ; 0      ; 103              ; 5535                           ;
;     -- sld_hub:auto_hub                     ; 103    ; 16               ; 435                            ;
;     -- sld_signaltap:auto_signaltap_0       ; 5535   ; 435              ; 0                              ;
;                                             ;        ;                  ;                                ;
; Partition Interface                         ;        ;                  ;                                ;
;     -- Input Ports                          ; 51     ; 18               ; 719                            ;
;     -- Output Ports                         ; 463    ; 36               ; 672                            ;
;     -- Bidir Ports                          ; 159    ; 0                ; 0                              ;
;                                             ;        ;                  ;                                ;
; Registered Ports                            ;        ;                  ;                                ;
;     -- Registered Input Ports               ; 0      ; 4                ; 667                            ;
;     -- Registered Output Ports              ; 0      ; 26               ; 1                              ;
;                                             ;        ;                  ;                                ;
; Port Connectivity                           ;        ;                  ;                                ;
;     -- Input Ports driven by GND            ; 0      ; 1                ; 194                            ;
;     -- Output Ports driven by GND           ; 0      ; 0                ; 0                              ;
;     -- Input Ports driven by VCC            ; 0      ; 0                ; 2                              ;
;     -- Output Ports driven by VCC           ; 0      ; 0                ; 0                              ;
;     -- Input Ports with no Source           ; 0      ; 0                ; 35                             ;
;     -- Output Ports with no Source          ; 0      ; 0                ; 0                              ;
;     -- Input Ports with no Fanout           ; 0      ; 1                ; 40                             ;
;     -- Output Ports with no Fanout          ; 0      ; 14               ; 663                            ;
+---------------------------------------------+--------+------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+--------------------------------------------------------+
; Partition Merge Resource Usage Summary                 ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 6,219    ;
;                                             ;          ;
; Total combinational functions               ; 2785     ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 1456     ;
;     -- 3 input functions                    ; 837      ;
;     -- <=2 input functions                  ; 492      ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 2152     ;
;     -- arithmetic mode                      ; 633      ;
;                                             ;          ;
; Total registers                             ; 4494     ;
;     -- Dedicated logic registers            ; 4494     ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 443      ;
; Total memory bits                           ; 215808   ;
; Embedded Multiplier 9-bit elements          ; 4        ;
; Total PLLs                                  ; 1        ;
; Maximum fan-out node                        ; CLOCK_50 ;
; Maximum fan-out                             ; 3281     ;
; Total fan-out                               ; 29108    ;
; Average fan-out                             ; 3.60     ;
+---------------------------------------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+----------------+
; Name                                                                                                                                                                                       ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+----------------+
; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_ghd1:auto_generated|altsyncram_gbo1:altsyncram1|ALTSYNCRAM                                                                            ; AUTO ; True Dual Port ; 32768        ; 3            ; 32768        ; 3            ; 98304 ; image.mono.mif ;
; altsyncram:myBuf|altsyncram_21c1:auto_generated|altsyncram_o3o1:altsyncram1|ALTSYNCRAM                                                                                                     ; AUTO ; True Dual Port ; 32768        ; 1            ; 32768        ; 1            ; 32768 ; display.mif    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_oss3:auto_generated|altsyncram_6hq1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 256          ; 331          ; 256          ; 331          ; 84736 ; None           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+----------------+


+-----------------------------------------------------+
; Partition Merge DSP Block Usage Summary             ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Partition Merge
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Tue Jun 22 11:46:29 2010
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off conv_2D_SRAM_VGA_RS232 -c conv_2D_SRAM_VGA_RS232 --merge=on
Warning: Previously generated Fitter netlist for partition "Top" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included
    Info: Forcing the Quartus II software to use the previously generated Fitter netlist is allowed by setting the Netlist Type to Post-Fit (Strict)
Info: Using synthesis netlist for partition "Top"
Info: Using synthesis netlist for partition "sld_hub:auto_hub"
Info: Using synthesis netlist for partition "sld_signaltap:auto_signaltap_0"
Critical Warning: Partially connected in-system debug instance "auto_signaltap_0" to 639 of its 663 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 24 missing sources or connections.
Info: Resolved and merged 3 partition(s)
Warning: Design contains 46 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_27"
    Warning (15610): No output dependent on input pin "EXT_CLOCK"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "SW[17]"
    Warning (15610): No output dependent on input pin "UART_RXD"
    Warning (15610): No output dependent on input pin "IRDA_RXD"
    Warning (15610): No output dependent on input pin "OTG_INT0"
    Warning (15610): No output dependent on input pin "OTG_INT1"
    Warning (15610): No output dependent on input pin "OTG_DREQ0"
    Warning (15610): No output dependent on input pin "OTG_DREQ1"
    Warning (15610): No output dependent on input pin "TDI"
    Warning (15610): No output dependent on input pin "TCK"
    Warning (15610): No output dependent on input pin "TCS"
    Warning (15610): No output dependent on input pin "PS2_DAT"
    Warning (15610): No output dependent on input pin "PS2_CLK"
    Warning (15610): No output dependent on input pin "ENET_INT"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
    Warning (15610): No output dependent on input pin "TD_DATA[0]"
    Warning (15610): No output dependent on input pin "TD_DATA[1]"
    Warning (15610): No output dependent on input pin "TD_DATA[2]"
    Warning (15610): No output dependent on input pin "TD_DATA[3]"
    Warning (15610): No output dependent on input pin "TD_DATA[4]"
    Warning (15610): No output dependent on input pin "TD_DATA[5]"
    Warning (15610): No output dependent on input pin "TD_DATA[6]"
    Warning (15610): No output dependent on input pin "TD_DATA[7]"
    Warning (15610): No output dependent on input pin "TD_HS"
    Warning (15610): No output dependent on input pin "TD_VS"
Info: Implemented 7079 device resources after synthesis - the final resource count might be different
    Info: Implemented 51 input pins
    Info: Implemented 237 output pins
    Info: Implemented 159 bidirectional pins
    Info: Implemented 6263 logic cells
    Info: Implemented 363 RAM segments
    Info: Implemented 1 PLLs
    Info: Implemented 4 DSP elements
Info: Quartus II Partition Merge was successful. 0 errors, 49 warnings
    Info: Peak virtual memory: 198 megabytes
    Info: Processing ended: Tue Jun 22 11:46:45 2010
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:05


