module multiplekser3na1(
input [3:0] in0,
input [3:0] in1,
input [3:0] in2,
input [1:0] sel,
output reg [3:0] out
);

always @(*) 
begin
	case(sel)
		2'b00: out <= in0;
		2'b01: out <= in1;
		2'b10: out <= in2;
		2'b11: out <= in2;
		default: out <= in2;
	endcase
end

endmodule