
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//printf_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401268 <.init>:
  401268:	stp	x29, x30, [sp, #-16]!
  40126c:	mov	x29, sp
  401270:	bl	401640 <ferror@plt+0x60>
  401274:	ldp	x29, x30, [sp], #16
  401278:	ret

Disassembly of section .plt:

0000000000401280 <mbrtowc@plt-0x20>:
  401280:	stp	x16, x30, [sp, #-16]!
  401284:	adrp	x16, 416000 <ferror@plt+0x14a20>
  401288:	ldr	x17, [x16, #4088]
  40128c:	add	x16, x16, #0xff8
  401290:	br	x17
  401294:	nop
  401298:	nop
  40129c:	nop

00000000004012a0 <mbrtowc@plt>:
  4012a0:	adrp	x16, 417000 <ferror@plt+0x15a20>
  4012a4:	ldr	x17, [x16]
  4012a8:	add	x16, x16, #0x0
  4012ac:	br	x17

00000000004012b0 <memcpy@plt>:
  4012b0:	adrp	x16, 417000 <ferror@plt+0x15a20>
  4012b4:	ldr	x17, [x16, #8]
  4012b8:	add	x16, x16, #0x8
  4012bc:	br	x17

00000000004012c0 <_exit@plt>:
  4012c0:	adrp	x16, 417000 <ferror@plt+0x15a20>
  4012c4:	ldr	x17, [x16, #16]
  4012c8:	add	x16, x16, #0x10
  4012cc:	br	x17

00000000004012d0 <strlen@plt>:
  4012d0:	adrp	x16, 417000 <ferror@plt+0x15a20>
  4012d4:	ldr	x17, [x16, #24]
  4012d8:	add	x16, x16, #0x18
  4012dc:	br	x17

00000000004012e0 <exit@plt>:
  4012e0:	adrp	x16, 417000 <ferror@plt+0x15a20>
  4012e4:	ldr	x17, [x16, #32]
  4012e8:	add	x16, x16, #0x20
  4012ec:	br	x17

00000000004012f0 <error@plt>:
  4012f0:	adrp	x16, 417000 <ferror@plt+0x15a20>
  4012f4:	ldr	x17, [x16, #40]
  4012f8:	add	x16, x16, #0x28
  4012fc:	br	x17

0000000000401300 <__cxa_atexit@plt>:
  401300:	adrp	x16, 417000 <ferror@plt+0x15a20>
  401304:	ldr	x17, [x16, #48]
  401308:	add	x16, x16, #0x30
  40130c:	br	x17

0000000000401310 <lseek@plt>:
  401310:	adrp	x16, 417000 <ferror@plt+0x15a20>
  401314:	ldr	x17, [x16, #56]
  401318:	add	x16, x16, #0x38
  40131c:	br	x17

0000000000401320 <__fpending@plt>:
  401320:	adrp	x16, 417000 <ferror@plt+0x15a20>
  401324:	ldr	x17, [x16, #64]
  401328:	add	x16, x16, #0x40
  40132c:	br	x17

0000000000401330 <fileno@plt>:
  401330:	adrp	x16, 417000 <ferror@plt+0x15a20>
  401334:	ldr	x17, [x16, #72]
  401338:	add	x16, x16, #0x48
  40133c:	br	x17

0000000000401340 <fclose@plt>:
  401340:	adrp	x16, 417000 <ferror@plt+0x15a20>
  401344:	ldr	x17, [x16, #80]
  401348:	add	x16, x16, #0x50
  40134c:	br	x17

0000000000401350 <nl_langinfo@plt>:
  401350:	adrp	x16, 417000 <ferror@plt+0x15a20>
  401354:	ldr	x17, [x16, #88]
  401358:	add	x16, x16, #0x58
  40135c:	br	x17

0000000000401360 <malloc@plt>:
  401360:	adrp	x16, 417000 <ferror@plt+0x15a20>
  401364:	ldr	x17, [x16, #96]
  401368:	add	x16, x16, #0x60
  40136c:	br	x17

0000000000401370 <__strtol_internal@plt>:
  401370:	adrp	x16, 417000 <ferror@plt+0x15a20>
  401374:	ldr	x17, [x16, #104]
  401378:	add	x16, x16, #0x68
  40137c:	br	x17

0000000000401380 <strncmp@plt>:
  401380:	adrp	x16, 417000 <ferror@plt+0x15a20>
  401384:	ldr	x17, [x16, #112]
  401388:	add	x16, x16, #0x70
  40138c:	br	x17

0000000000401390 <bindtextdomain@plt>:
  401390:	adrp	x16, 417000 <ferror@plt+0x15a20>
  401394:	ldr	x17, [x16, #120]
  401398:	add	x16, x16, #0x78
  40139c:	br	x17

00000000004013a0 <__libc_start_main@plt>:
  4013a0:	adrp	x16, 417000 <ferror@plt+0x15a20>
  4013a4:	ldr	x17, [x16, #128]
  4013a8:	add	x16, x16, #0x80
  4013ac:	br	x17

00000000004013b0 <__printf_chk@plt>:
  4013b0:	adrp	x16, 417000 <ferror@plt+0x15a20>
  4013b4:	ldr	x17, [x16, #136]
  4013b8:	add	x16, x16, #0x88
  4013bc:	br	x17

00000000004013c0 <memset@plt>:
  4013c0:	adrp	x16, 417000 <ferror@plt+0x15a20>
  4013c4:	ldr	x17, [x16, #144]
  4013c8:	add	x16, x16, #0x90
  4013cc:	br	x17

00000000004013d0 <__vfprintf_chk@plt>:
  4013d0:	adrp	x16, 417000 <ferror@plt+0x15a20>
  4013d4:	ldr	x17, [x16, #152]
  4013d8:	add	x16, x16, #0x98
  4013dc:	br	x17

00000000004013e0 <__strtoul_internal@plt>:
  4013e0:	adrp	x16, 417000 <ferror@plt+0x15a20>
  4013e4:	ldr	x17, [x16, #160]
  4013e8:	add	x16, x16, #0xa0
  4013ec:	br	x17

00000000004013f0 <calloc@plt>:
  4013f0:	adrp	x16, 417000 <ferror@plt+0x15a20>
  4013f4:	ldr	x17, [x16, #168]
  4013f8:	add	x16, x16, #0xa8
  4013fc:	br	x17

0000000000401400 <bcmp@plt>:
  401400:	adrp	x16, 417000 <ferror@plt+0x15a20>
  401404:	ldr	x17, [x16, #176]
  401408:	add	x16, x16, #0xb0
  40140c:	br	x17

0000000000401410 <realloc@plt>:
  401410:	adrp	x16, 417000 <ferror@plt+0x15a20>
  401414:	ldr	x17, [x16, #184]
  401418:	add	x16, x16, #0xb8
  40141c:	br	x17

0000000000401420 <strrchr@plt>:
  401420:	adrp	x16, 417000 <ferror@plt+0x15a20>
  401424:	ldr	x17, [x16, #192]
  401428:	add	x16, x16, #0xc0
  40142c:	br	x17

0000000000401430 <__gmon_start__@plt>:
  401430:	adrp	x16, 417000 <ferror@plt+0x15a20>
  401434:	ldr	x17, [x16, #200]
  401438:	add	x16, x16, #0xc8
  40143c:	br	x17

0000000000401440 <abort@plt>:
  401440:	adrp	x16, 417000 <ferror@plt+0x15a20>
  401444:	ldr	x17, [x16, #208]
  401448:	add	x16, x16, #0xd0
  40144c:	br	x17

0000000000401450 <mbsinit@plt>:
  401450:	adrp	x16, 417000 <ferror@plt+0x15a20>
  401454:	ldr	x17, [x16, #216]
  401458:	add	x16, x16, #0xd8
  40145c:	br	x17

0000000000401460 <__overflow@plt>:
  401460:	adrp	x16, 417000 <ferror@plt+0x15a20>
  401464:	ldr	x17, [x16, #224]
  401468:	add	x16, x16, #0xe0
  40146c:	br	x17

0000000000401470 <textdomain@plt>:
  401470:	adrp	x16, 417000 <ferror@plt+0x15a20>
  401474:	ldr	x17, [x16, #232]
  401478:	add	x16, x16, #0xe8
  40147c:	br	x17

0000000000401480 <__fprintf_chk@plt>:
  401480:	adrp	x16, 417000 <ferror@plt+0x15a20>
  401484:	ldr	x17, [x16, #240]
  401488:	add	x16, x16, #0xf0
  40148c:	br	x17

0000000000401490 <strcmp@plt>:
  401490:	adrp	x16, 417000 <ferror@plt+0x15a20>
  401494:	ldr	x17, [x16, #248]
  401498:	add	x16, x16, #0xf8
  40149c:	br	x17

00000000004014a0 <iconv@plt>:
  4014a0:	adrp	x16, 417000 <ferror@plt+0x15a20>
  4014a4:	ldr	x17, [x16, #256]
  4014a8:	add	x16, x16, #0x100
  4014ac:	br	x17

00000000004014b0 <__ctype_b_loc@plt>:
  4014b0:	adrp	x16, 417000 <ferror@plt+0x15a20>
  4014b4:	ldr	x17, [x16, #264]
  4014b8:	add	x16, x16, #0x108
  4014bc:	br	x17

00000000004014c0 <uselocale@plt>:
  4014c0:	adrp	x16, 417000 <ferror@plt+0x15a20>
  4014c4:	ldr	x17, [x16, #272]
  4014c8:	add	x16, x16, #0x110
  4014cc:	br	x17

00000000004014d0 <fseeko@plt>:
  4014d0:	adrp	x16, 417000 <ferror@plt+0x15a20>
  4014d4:	ldr	x17, [x16, #280]
  4014d8:	add	x16, x16, #0x118
  4014dc:	br	x17

00000000004014e0 <strtold@plt>:
  4014e0:	adrp	x16, 417000 <ferror@plt+0x15a20>
  4014e4:	ldr	x17, [x16, #288]
  4014e8:	add	x16, x16, #0x120
  4014ec:	br	x17

00000000004014f0 <free@plt>:
  4014f0:	adrp	x16, 417000 <ferror@plt+0x15a20>
  4014f4:	ldr	x17, [x16, #296]
  4014f8:	add	x16, x16, #0x128
  4014fc:	br	x17

0000000000401500 <__ctype_get_mb_cur_max@plt>:
  401500:	adrp	x16, 417000 <ferror@plt+0x15a20>
  401504:	ldr	x17, [x16, #304]
  401508:	add	x16, x16, #0x130
  40150c:	br	x17

0000000000401510 <fwrite@plt>:
  401510:	adrp	x16, 417000 <ferror@plt+0x15a20>
  401514:	ldr	x17, [x16, #312]
  401518:	add	x16, x16, #0x138
  40151c:	br	x17

0000000000401520 <fflush@plt>:
  401520:	adrp	x16, 417000 <ferror@plt+0x15a20>
  401524:	ldr	x17, [x16, #320]
  401528:	add	x16, x16, #0x140
  40152c:	br	x17

0000000000401530 <iconv_open@plt>:
  401530:	adrp	x16, 417000 <ferror@plt+0x15a20>
  401534:	ldr	x17, [x16, #328]
  401538:	add	x16, x16, #0x148
  40153c:	br	x17

0000000000401540 <memchr@plt>:
  401540:	adrp	x16, 417000 <ferror@plt+0x15a20>
  401544:	ldr	x17, [x16, #336]
  401548:	add	x16, x16, #0x150
  40154c:	br	x17

0000000000401550 <__mempcpy_chk@plt>:
  401550:	adrp	x16, 417000 <ferror@plt+0x15a20>
  401554:	ldr	x17, [x16, #344]
  401558:	add	x16, x16, #0x158
  40155c:	br	x17

0000000000401560 <dcgettext@plt>:
  401560:	adrp	x16, 417000 <ferror@plt+0x15a20>
  401564:	ldr	x17, [x16, #352]
  401568:	add	x16, x16, #0x160
  40156c:	br	x17

0000000000401570 <fputs_unlocked@plt>:
  401570:	adrp	x16, 417000 <ferror@plt+0x15a20>
  401574:	ldr	x17, [x16, #360]
  401578:	add	x16, x16, #0x168
  40157c:	br	x17

0000000000401580 <__freading@plt>:
  401580:	adrp	x16, 417000 <ferror@plt+0x15a20>
  401584:	ldr	x17, [x16, #368]
  401588:	add	x16, x16, #0x170
  40158c:	br	x17

0000000000401590 <iswprint@plt>:
  401590:	adrp	x16, 417000 <ferror@plt+0x15a20>
  401594:	ldr	x17, [x16, #376]
  401598:	add	x16, x16, #0x178
  40159c:	br	x17

00000000004015a0 <__errno_location@plt>:
  4015a0:	adrp	x16, 417000 <ferror@plt+0x15a20>
  4015a4:	ldr	x17, [x16, #384]
  4015a8:	add	x16, x16, #0x180
  4015ac:	br	x17

00000000004015b0 <getenv@plt>:
  4015b0:	adrp	x16, 417000 <ferror@plt+0x15a20>
  4015b4:	ldr	x17, [x16, #392]
  4015b8:	add	x16, x16, #0x188
  4015bc:	br	x17

00000000004015c0 <newlocale@plt>:
  4015c0:	adrp	x16, 417000 <ferror@plt+0x15a20>
  4015c4:	ldr	x17, [x16, #400]
  4015c8:	add	x16, x16, #0x190
  4015cc:	br	x17

00000000004015d0 <setlocale@plt>:
  4015d0:	adrp	x16, 417000 <ferror@plt+0x15a20>
  4015d4:	ldr	x17, [x16, #408]
  4015d8:	add	x16, x16, #0x198
  4015dc:	br	x17

00000000004015e0 <ferror@plt>:
  4015e0:	adrp	x16, 417000 <ferror@plt+0x15a20>
  4015e4:	ldr	x17, [x16, #416]
  4015e8:	add	x16, x16, #0x1a0
  4015ec:	br	x17

Disassembly of section .text:

00000000004015f0 <.text>:
  4015f0:	mov	x29, #0x0                   	// #0
  4015f4:	mov	x30, #0x0                   	// #0
  4015f8:	mov	x5, x0
  4015fc:	ldr	x1, [sp]
  401600:	add	x2, sp, #0x8
  401604:	mov	x6, sp
  401608:	movz	x0, #0x0, lsl #48
  40160c:	movk	x0, #0x0, lsl #32
  401610:	movk	x0, #0x40, lsl #16
  401614:	movk	x0, #0x19a8
  401618:	movz	x3, #0x0, lsl #48
  40161c:	movk	x3, #0x0, lsl #32
  401620:	movk	x3, #0x40, lsl #16
  401624:	movk	x3, #0x5950
  401628:	movz	x4, #0x0, lsl #48
  40162c:	movk	x4, #0x0, lsl #32
  401630:	movk	x4, #0x40, lsl #16
  401634:	movk	x4, #0x59d0
  401638:	bl	4013a0 <__libc_start_main@plt>
  40163c:	bl	401440 <abort@plt>
  401640:	adrp	x0, 416000 <ferror@plt+0x14a20>
  401644:	ldr	x0, [x0, #4064]
  401648:	cbz	x0, 401650 <ferror@plt+0x70>
  40164c:	b	401430 <__gmon_start__@plt>
  401650:	ret
  401654:	nop
  401658:	adrp	x0, 417000 <ferror@plt+0x15a20>
  40165c:	add	x0, x0, #0x220
  401660:	adrp	x1, 417000 <ferror@plt+0x15a20>
  401664:	add	x1, x1, #0x220
  401668:	cmp	x1, x0
  40166c:	b.eq	401684 <ferror@plt+0xa4>  // b.none
  401670:	adrp	x1, 405000 <ferror@plt+0x3a20>
  401674:	ldr	x1, [x1, #2568]
  401678:	cbz	x1, 401684 <ferror@plt+0xa4>
  40167c:	mov	x16, x1
  401680:	br	x16
  401684:	ret
  401688:	adrp	x0, 417000 <ferror@plt+0x15a20>
  40168c:	add	x0, x0, #0x220
  401690:	adrp	x1, 417000 <ferror@plt+0x15a20>
  401694:	add	x1, x1, #0x220
  401698:	sub	x1, x1, x0
  40169c:	lsr	x2, x1, #63
  4016a0:	add	x1, x2, x1, asr #3
  4016a4:	cmp	xzr, x1, asr #1
  4016a8:	asr	x1, x1, #1
  4016ac:	b.eq	4016c4 <ferror@plt+0xe4>  // b.none
  4016b0:	adrp	x2, 405000 <ferror@plt+0x3a20>
  4016b4:	ldr	x2, [x2, #2576]
  4016b8:	cbz	x2, 4016c4 <ferror@plt+0xe4>
  4016bc:	mov	x16, x2
  4016c0:	br	x16
  4016c4:	ret
  4016c8:	stp	x29, x30, [sp, #-32]!
  4016cc:	mov	x29, sp
  4016d0:	str	x19, [sp, #16]
  4016d4:	adrp	x19, 417000 <ferror@plt+0x15a20>
  4016d8:	ldrb	w0, [x19, #576]
  4016dc:	cbnz	w0, 4016ec <ferror@plt+0x10c>
  4016e0:	bl	401658 <ferror@plt+0x78>
  4016e4:	mov	w0, #0x1                   	// #1
  4016e8:	strb	w0, [x19, #576]
  4016ec:	ldr	x19, [sp, #16]
  4016f0:	ldp	x29, x30, [sp], #32
  4016f4:	ret
  4016f8:	b	401688 <ferror@plt+0xa8>
  4016fc:	sub	sp, sp, #0xa0
  401700:	stp	x20, x19, [sp, #144]
  401704:	mov	w19, w0
  401708:	stp	x29, x30, [sp, #112]
  40170c:	stp	x22, x21, [sp, #128]
  401710:	add	x29, sp, #0x70
  401714:	cbnz	w0, 40196c <ferror@plt+0x38c>
  401718:	adrp	x1, 405000 <ferror@plt+0x3a20>
  40171c:	add	x1, x1, #0xb27
  401720:	mov	w2, #0x5                   	// #5
  401724:	mov	x0, xzr
  401728:	bl	401560 <dcgettext@plt>
  40172c:	adrp	x8, 417000 <ferror@plt+0x15a20>
  401730:	ldr	x2, [x8, #608]
  401734:	mov	x1, x0
  401738:	mov	w0, #0x1                   	// #1
  40173c:	mov	x3, x2
  401740:	bl	4013b0 <__printf_chk@plt>
  401744:	adrp	x1, 405000 <ferror@plt+0x3a20>
  401748:	add	x1, x1, #0xb58
  40174c:	mov	w2, #0x5                   	// #5
  401750:	mov	x0, xzr
  401754:	bl	401560 <dcgettext@plt>
  401758:	adrp	x22, 417000 <ferror@plt+0x15a20>
  40175c:	ldr	x1, [x22, #560]
  401760:	bl	401570 <fputs_unlocked@plt>
  401764:	adrp	x1, 405000 <ferror@plt+0x3a20>
  401768:	add	x1, x1, #0xba1
  40176c:	mov	w2, #0x5                   	// #5
  401770:	mov	x0, xzr
  401774:	bl	401560 <dcgettext@plt>
  401778:	ldr	x1, [x22, #560]
  40177c:	bl	401570 <fputs_unlocked@plt>
  401780:	adrp	x1, 405000 <ferror@plt+0x3a20>
  401784:	add	x1, x1, #0xbce
  401788:	mov	w2, #0x5                   	// #5
  40178c:	mov	x0, xzr
  401790:	bl	401560 <dcgettext@plt>
  401794:	ldr	x1, [x22, #560]
  401798:	bl	401570 <fputs_unlocked@plt>
  40179c:	adrp	x1, 405000 <ferror@plt+0x3a20>
  4017a0:	add	x1, x1, #0xc04
  4017a4:	mov	w2, #0x5                   	// #5
  4017a8:	mov	x0, xzr
  4017ac:	bl	401560 <dcgettext@plt>
  4017b0:	ldr	x1, [x22, #560]
  4017b4:	bl	401570 <fputs_unlocked@plt>
  4017b8:	adrp	x1, 405000 <ferror@plt+0x3a20>
  4017bc:	add	x1, x1, #0xc65
  4017c0:	mov	w2, #0x5                   	// #5
  4017c4:	mov	x0, xzr
  4017c8:	bl	401560 <dcgettext@plt>
  4017cc:	ldr	x1, [x22, #560]
  4017d0:	bl	401570 <fputs_unlocked@plt>
  4017d4:	adrp	x1, 405000 <ferror@plt+0x3a20>
  4017d8:	add	x1, x1, #0xd4a
  4017dc:	mov	w2, #0x5                   	// #5
  4017e0:	mov	x0, xzr
  4017e4:	bl	401560 <dcgettext@plt>
  4017e8:	ldr	x1, [x22, #560]
  4017ec:	bl	401570 <fputs_unlocked@plt>
  4017f0:	adrp	x1, 405000 <ferror@plt+0x3a20>
  4017f4:	add	x1, x1, #0xe46
  4017f8:	mov	w2, #0x5                   	// #5
  4017fc:	mov	x0, xzr
  401800:	bl	401560 <dcgettext@plt>
  401804:	ldr	x1, [x22, #560]
  401808:	bl	401570 <fputs_unlocked@plt>
  40180c:	adrp	x1, 406000 <ferror@plt+0x4a20>
  401810:	add	x1, x1, #0x6
  401814:	mov	w2, #0x5                   	// #5
  401818:	mov	x0, xzr
  40181c:	bl	401560 <dcgettext@plt>
  401820:	adrp	x20, 406000 <ferror@plt+0x4a20>
  401824:	add	x20, x20, #0xc5
  401828:	mov	x1, x0
  40182c:	mov	w0, #0x1                   	// #1
  401830:	mov	x2, x20
  401834:	bl	4013b0 <__printf_chk@plt>
  401838:	adrp	x8, 405000 <ferror@plt+0x3a20>
  40183c:	add	x8, x8, #0xa90
  401840:	ldp	q0, q1, [x8, #48]
  401844:	ldp	q2, q3, [x8, #80]
  401848:	adrp	x1, 406000 <ferror@plt+0x4a20>
  40184c:	add	x1, x1, #0x165
  401850:	stp	q0, q1, [sp, #48]
  401854:	ldr	q0, [x8]
  401858:	ldp	q1, q4, [x8, #16]
  40185c:	mov	x21, sp
  401860:	stp	q2, q3, [sp, #80]
  401864:	stp	q0, q1, [sp]
  401868:	str	q4, [sp, #32]
  40186c:	mov	x0, x20
  401870:	bl	401490 <strcmp@plt>
  401874:	cbz	w0, 401880 <ferror@plt+0x2a0>
  401878:	ldr	x1, [x21, #16]!
  40187c:	cbnz	x1, 40186c <ferror@plt+0x28c>
  401880:	ldr	x8, [x21, #8]
  401884:	adrp	x1, 406000 <ferror@plt+0x4a20>
  401888:	add	x1, x1, #0x1c4
  40188c:	mov	w2, #0x5                   	// #5
  401890:	cmp	x8, #0x0
  401894:	mov	x0, xzr
  401898:	csel	x21, x20, x8, eq  // eq = none
  40189c:	bl	401560 <dcgettext@plt>
  4018a0:	adrp	x2, 406000 <ferror@plt+0x4a20>
  4018a4:	adrp	x3, 406000 <ferror@plt+0x4a20>
  4018a8:	mov	x1, x0
  4018ac:	add	x2, x2, #0xff
  4018b0:	add	x3, x3, #0x1db
  4018b4:	mov	w0, #0x1                   	// #1
  4018b8:	bl	4013b0 <__printf_chk@plt>
  4018bc:	mov	w0, #0x5                   	// #5
  4018c0:	mov	x1, xzr
  4018c4:	bl	4015d0 <setlocale@plt>
  4018c8:	cbz	x0, 4018fc <ferror@plt+0x31c>
  4018cc:	adrp	x1, 406000 <ferror@plt+0x4a20>
  4018d0:	add	x1, x1, #0x203
  4018d4:	mov	w2, #0x3                   	// #3
  4018d8:	bl	401380 <strncmp@plt>
  4018dc:	cbz	w0, 4018fc <ferror@plt+0x31c>
  4018e0:	adrp	x1, 406000 <ferror@plt+0x4a20>
  4018e4:	add	x1, x1, #0x207
  4018e8:	mov	w2, #0x5                   	// #5
  4018ec:	mov	x0, xzr
  4018f0:	bl	401560 <dcgettext@plt>
  4018f4:	ldr	x1, [x22, #560]
  4018f8:	bl	401570 <fputs_unlocked@plt>
  4018fc:	adrp	x1, 406000 <ferror@plt+0x4a20>
  401900:	add	x1, x1, #0x24e
  401904:	mov	w2, #0x5                   	// #5
  401908:	mov	x0, xzr
  40190c:	bl	401560 <dcgettext@plt>
  401910:	adrp	x2, 406000 <ferror@plt+0x4a20>
  401914:	mov	x1, x0
  401918:	add	x2, x2, #0x1db
  40191c:	mov	w0, #0x1                   	// #1
  401920:	mov	x3, x20
  401924:	bl	4013b0 <__printf_chk@plt>
  401928:	adrp	x1, 406000 <ferror@plt+0x4a20>
  40192c:	add	x1, x1, #0x269
  401930:	mov	w2, #0x5                   	// #5
  401934:	mov	x0, xzr
  401938:	bl	401560 <dcgettext@plt>
  40193c:	adrp	x8, 406000 <ferror@plt+0x4a20>
  401940:	adrp	x9, 406000 <ferror@plt+0x4a20>
  401944:	add	x8, x8, #0x740
  401948:	add	x9, x9, #0x181
  40194c:	cmp	x21, x20
  401950:	mov	x1, x0
  401954:	csel	x3, x9, x8, eq  // eq = none
  401958:	mov	w0, #0x1                   	// #1
  40195c:	mov	x2, x21
  401960:	bl	4013b0 <__printf_chk@plt>
  401964:	mov	w0, w19
  401968:	bl	4012e0 <exit@plt>
  40196c:	adrp	x8, 417000 <ferror@plt+0x15a20>
  401970:	ldr	x20, [x8, #552]
  401974:	adrp	x1, 405000 <ferror@plt+0x3a20>
  401978:	add	x1, x1, #0xb00
  40197c:	mov	w2, #0x5                   	// #5
  401980:	mov	x0, xzr
  401984:	bl	401560 <dcgettext@plt>
  401988:	adrp	x8, 417000 <ferror@plt+0x15a20>
  40198c:	ldr	x3, [x8, #608]
  401990:	mov	x2, x0
  401994:	mov	w1, #0x1                   	// #1
  401998:	mov	x0, x20
  40199c:	bl	401480 <__fprintf_chk@plt>
  4019a0:	mov	w0, w19
  4019a4:	bl	4012e0 <exit@plt>
  4019a8:	sub	sp, sp, #0x1d0
  4019ac:	stp	x29, x30, [sp, #368]
  4019b0:	stp	x28, x27, [sp, #384]
  4019b4:	stp	x26, x25, [sp, #400]
  4019b8:	stp	x24, x23, [sp, #416]
  4019bc:	stp	x22, x21, [sp, #432]
  4019c0:	stp	x20, x19, [sp, #448]
  4019c4:	ldr	x8, [x1]
  4019c8:	mov	w21, w0
  4019cc:	add	x29, sp, #0x170
  4019d0:	mov	x20, x1
  4019d4:	mov	x0, x8
  4019d8:	bl	402b50 <ferror@plt+0x1570>
  4019dc:	adrp	x1, 406000 <ferror@plt+0x4a20>
  4019e0:	add	x1, x1, #0x740
  4019e4:	mov	w0, #0x6                   	// #6
  4019e8:	bl	4015d0 <setlocale@plt>
  4019ec:	adrp	x19, 406000 <ferror@plt+0x4a20>
  4019f0:	add	x19, x19, #0x103
  4019f4:	adrp	x1, 406000 <ferror@plt+0x4a20>
  4019f8:	add	x1, x1, #0xcc
  4019fc:	mov	x0, x19
  401a00:	bl	401390 <bindtextdomain@plt>
  401a04:	mov	x0, x19
  401a08:	bl	401470 <textdomain@plt>
  401a0c:	adrp	x0, 402000 <ferror@plt+0xa20>
  401a10:	add	x0, x0, #0xa7c
  401a14:	bl	4059d8 <ferror@plt+0x43f8>
  401a18:	adrp	x0, 406000 <ferror@plt+0x4a20>
  401a1c:	adrp	x8, 417000 <ferror@plt+0x15a20>
  401a20:	add	x0, x0, #0xde
  401a24:	strb	wzr, [x8, #580]
  401a28:	bl	4015b0 <getenv@plt>
  401a2c:	cmp	x0, #0x0
  401a30:	adrp	x9, 417000 <ferror@plt+0x15a20>
  401a34:	cset	w8, ne  // ne = any
  401a38:	cmp	w21, #0x2
  401a3c:	strb	w8, [x9, #584]
  401a40:	b.ne	401aa8 <ferror@plt+0x4c8>  // b.any
  401a44:	ldr	x23, [x20, #8]
  401a48:	adrp	x1, 406000 <ferror@plt+0x4a20>
  401a4c:	add	x1, x1, #0xee
  401a50:	mov	x0, x23
  401a54:	bl	401490 <strcmp@plt>
  401a58:	cbz	w0, 4023a8 <ferror@plt+0xdc8>
  401a5c:	adrp	x1, 406000 <ferror@plt+0x4a20>
  401a60:	add	x1, x1, #0xf5
  401a64:	mov	x0, x23
  401a68:	bl	401490 <strcmp@plt>
  401a6c:	cbnz	w0, 401ab0 <ferror@plt+0x4d0>
  401a70:	adrp	x8, 417000 <ferror@plt+0x15a20>
  401a74:	adrp	x9, 417000 <ferror@plt+0x15a20>
  401a78:	ldr	x0, [x8, #560]
  401a7c:	ldr	x3, [x9, #440]
  401a80:	adrp	x1, 406000 <ferror@plt+0x4a20>
  401a84:	adrp	x2, 406000 <ferror@plt+0x4a20>
  401a88:	adrp	x4, 406000 <ferror@plt+0x4a20>
  401a8c:	add	x1, x1, #0xc5
  401a90:	add	x2, x2, #0xff
  401a94:	add	x4, x4, #0x10d
  401a98:	mov	x5, xzr
  401a9c:	bl	404df4 <ferror@plt+0x3814>
  401aa0:	mov	w0, wzr
  401aa4:	b	4022ec <ferror@plt+0xd0c>
  401aa8:	b.lt	402380 <ferror@plt+0xda0>  // b.tstop
  401aac:	ldr	x23, [x20, #8]
  401ab0:	adrp	x1, 406000 <ferror@plt+0x4a20>
  401ab4:	add	x1, x1, #0x11d
  401ab8:	mov	x0, x23
  401abc:	bl	401490 <strcmp@plt>
  401ac0:	cbnz	w0, 401ad8 <ferror@plt+0x4f8>
  401ac4:	cmp	w21, #0x3
  401ac8:	b.lt	402380 <ferror@plt+0xda0>  // b.tstop
  401acc:	ldr	x23, [x20, #16]
  401ad0:	add	x20, x20, #0x8
  401ad4:	sub	w21, w21, #0x1
  401ad8:	mov	x27, #0x1                   	// #1
  401adc:	sub	w10, w21, #0x2
  401ae0:	add	x9, x20, #0x10
  401ae4:	add	x8, sp, #0x60
  401ae8:	movk	x27, #0x5000, lsl #16
  401aec:	adrp	x20, 405000 <ferror@plt+0x3a20>
  401af0:	adrp	x25, 417000 <ferror@plt+0x15a20>
  401af4:	mov	w19, #0x1                   	// #1
  401af8:	movk	x27, #0x4101, lsl #32
  401afc:	add	x8, x8, #0x63
  401b00:	add	x20, x20, #0xa18
  401b04:	mov	w21, w10
  401b08:	str	x8, [sp, #48]
  401b0c:	str	x23, [sp, #8]
  401b10:	mov	w28, wzr
  401b14:	mov	x26, x9
  401b18:	str	w10, [sp, #20]
  401b1c:	str	xzr, [sp, #56]
  401b20:	str	x9, [sp, #24]
  401b24:	b	401b3c <ferror@plt+0x55c>
  401b28:	mov	x0, x23
  401b2c:	mov	w1, wzr
  401b30:	bl	40245c <ferror@plt+0xe7c>
  401b34:	add	x22, x23, w0, sxtw
  401b38:	add	x23, x22, #0x1
  401b3c:	ldrb	w1, [x23]
  401b40:	cmp	w1, #0x25
  401b44:	b.eq	401b7c <ferror@plt+0x59c>  // b.none
  401b48:	cmp	w1, #0x5c
  401b4c:	b.eq	401b28 <ferror@plt+0x548>  // b.none
  401b50:	cbz	w1, 402278 <ferror@plt+0xc98>
  401b54:	ldr	x0, [x25, #560]
  401b58:	ldp	x8, x9, [x0, #40]
  401b5c:	cmp	x8, x9
  401b60:	b.cs	402260 <ferror@plt+0xc80>  // b.hs, b.nlast
  401b64:	add	x9, x8, #0x1
  401b68:	str	x9, [x0, #40]
  401b6c:	strb	w1, [x8]
  401b70:	mov	x22, x23
  401b74:	add	x23, x22, #0x1
  401b78:	b	401b3c <ferror@plt+0x55c>
  401b7c:	mov	x22, x23
  401b80:	ldrb	w8, [x22, #1]!
  401b84:	cmp	w8, #0x71
  401b88:	b.eq	401c28 <ferror@plt+0x648>  // b.none
  401b8c:	cmp	w8, #0x62
  401b90:	b.eq	401bc4 <ferror@plt+0x5e4>  // b.none
  401b94:	cmp	w8, #0x25
  401b98:	b.ne	401c50 <ferror@plt+0x670>  // b.any
  401b9c:	ldr	x0, [x25, #560]
  401ba0:	ldp	x8, x9, [x0, #40]
  401ba4:	cmp	x8, x9
  401ba8:	b.cs	402268 <ferror@plt+0xc88>  // b.hs, b.nlast
  401bac:	add	x9, x8, #0x1
  401bb0:	str	x9, [x0, #40]
  401bb4:	mov	w9, #0x25                  	// #37
  401bb8:	strb	w9, [x8]
  401bbc:	add	x23, x22, #0x1
  401bc0:	b	401b3c <ferror@plt+0x55c>
  401bc4:	subs	w24, w21, #0x1
  401bc8:	b.lt	401b74 <ferror@plt+0x594>  // b.tstop
  401bcc:	ldr	x23, [x26]
  401bd0:	b	401be8 <ferror@plt+0x608>
  401bd4:	mov	w1, #0x1                   	// #1
  401bd8:	mov	x0, x23
  401bdc:	bl	40245c <ferror@plt+0xe7c>
  401be0:	add	x23, x23, w0, sxtw
  401be4:	add	x23, x23, #0x1
  401be8:	ldrb	w1, [x23]
  401bec:	cmp	w1, #0x5c
  401bf0:	b.eq	401bd4 <ferror@plt+0x5f4>  // b.none
  401bf4:	cbz	w1, 401d28 <ferror@plt+0x748>
  401bf8:	ldr	x0, [x25, #560]
  401bfc:	ldp	x8, x9, [x0, #40]
  401c00:	cmp	x8, x9
  401c04:	b.cs	401c1c <ferror@plt+0x63c>  // b.hs, b.nlast
  401c08:	add	x9, x8, #0x1
  401c0c:	str	x9, [x0, #40]
  401c10:	strb	w1, [x8]
  401c14:	add	x23, x23, #0x1
  401c18:	b	401be8 <ferror@plt+0x608>
  401c1c:	bl	401460 <__overflow@plt>
  401c20:	add	x23, x23, #0x1
  401c24:	b	401be8 <ferror@plt+0x608>
  401c28:	mov	w8, w21
  401c2c:	subs	w21, w21, #0x1
  401c30:	b.lt	401da0 <ferror@plt+0x7c0>  // b.tstop
  401c34:	ldr	x1, [x26], #8
  401c38:	mov	w0, #0x3                   	// #3
  401c3c:	bl	403eb0 <ferror@plt+0x28d0>
  401c40:	ldr	x1, [x25, #560]
  401c44:	bl	401570 <fputs_unlocked@plt>
  401c48:	add	x23, x22, #0x1
  401c4c:	b	401b3c <ferror@plt+0x55c>
  401c50:	ldr	x10, [sp, #48]
  401c54:	movi	v0.2d, #0x0
  401c58:	mov	w9, #0x101                 	// #257
  401c5c:	mov	x8, xzr
  401c60:	stp	q0, q0, [sp, #160]
  401c64:	sturh	w9, [sp, #165]
  401c68:	mov	w9, #0x1010101             	// #16843009
  401c6c:	mov	w25, #0x1                   	// #1
  401c70:	stp	q0, q0, [sp, #320]
  401c74:	stp	q0, q0, [sp, #288]
  401c78:	stp	q0, q0, [sp, #256]
  401c7c:	stp	q0, q0, [sp, #224]
  401c80:	stp	q0, q0, [sp, #192]
  401c84:	stp	q0, q0, [sp, #128]
  401c88:	stp	q0, q0, [sp, #96]
  401c8c:	strb	w19, [sp, #184]
  401c90:	strb	w19, [sp, #216]
  401c94:	strb	w19, [sp, #213]
  401c98:	strb	w19, [sp, #211]
  401c9c:	strb	w19, [sp, #207]
  401ca0:	strb	w19, [sp, #201]
  401ca4:	strb	w19, [sp, #167]
  401ca8:	strb	w19, [sp, #161]
  401cac:	strb	w19, [sp, #193]
  401cb0:	strb	w9, [x10, #4]
  401cb4:	str	w9, [x10]
  401cb8:	b	401cd4 <ferror@plt+0x6f4>
  401cbc:	strb	wzr, [sp, #213]
  401cc0:	strb	wzr, [sp, #211]
  401cc4:	strb	wzr, [sp, #201]
  401cc8:	sturh	wzr, [sp, #195]
  401ccc:	add	x25, x25, #0x1
  401cd0:	add	x8, x8, #0x1
  401cd4:	ldrb	w9, [x23, x25]
  401cd8:	sub	w10, w9, #0x20
  401cdc:	cmp	w10, #0x29
  401ce0:	b.hi	401d38 <ferror@plt+0x758>  // b.pmore
  401ce4:	adr	x11, 401cbc <ferror@plt+0x6dc>
  401ce8:	ldrb	w12, [x20, x10]
  401cec:	add	x11, x11, x12, lsl #2
  401cf0:	br	x11
  401cf4:	strb	wzr, [sp, #184]
  401cf8:	strb	wzr, [sp, #216]
  401cfc:	strb	wzr, [sp, #211]
  401d00:	strb	wzr, [sp, #207]
  401d04:	strb	wzr, [sp, #165]
  401d08:	strb	wzr, [sp, #197]
  401d0c:	strb	wzr, [sp, #195]
  401d10:	strb	wzr, [sp, #161]
  401d14:	strb	wzr, [sp, #193]
  401d18:	b	401ccc <ferror@plt+0x6ec>
  401d1c:	strb	wzr, [sp, #211]
  401d20:	strb	wzr, [sp, #195]
  401d24:	b	401ccc <ferror@plt+0x6ec>
  401d28:	add	x26, x26, #0x8
  401d2c:	mov	w21, w24
  401d30:	add	x23, x22, #0x1
  401d34:	b	401b3c <ferror@plt+0x55c>
  401d38:	sub	w10, w9, #0x30
  401d3c:	cmp	w10, #0x9
  401d40:	b.hi	401dac <ferror@plt+0x7cc>  // b.pmore
  401d44:	add	x9, x23, x8
  401d48:	ldrb	w9, [x9, #2]
  401d4c:	add	x8, x8, #0x1
  401d50:	sub	w10, w9, #0x30
  401d54:	cmp	w10, #0xa
  401d58:	b.cc	401d44 <ferror@plt+0x764>  // b.lo, b.ul, b.last
  401d5c:	add	x10, x23, x8
  401d60:	mov	w20, wzr
  401d64:	add	x22, x10, #0x1
  401d68:	add	x25, x8, #0x1
  401d6c:	cmp	w9, #0x2e
  401d70:	b.eq	401de4 <ferror@plt+0x804>  // b.none
  401d74:	b	401e54 <ferror@plt+0x874>
  401d78:	mov	w8, w21
  401d7c:	subs	w21, w21, #0x1
  401d80:	b.lt	401dc0 <ferror@plt+0x7e0>  // b.tstop
  401d84:	ldr	x0, [x26]
  401d88:	bl	4023ac <ferror@plt+0xdcc>
  401d8c:	cmp	x0, w0, sxtw
  401d90:	str	x0, [sp, #56]
  401d94:	b.ne	40230c <ferror@plt+0xd2c>  // b.any
  401d98:	add	x26, x26, #0x8
  401d9c:	b	401dc8 <ferror@plt+0x7e8>
  401da0:	mov	w21, w8
  401da4:	add	x23, x22, #0x1
  401da8:	b	401b3c <ferror@plt+0x55c>
  401dac:	mov	w20, wzr
  401db0:	add	x22, x23, x25
  401db4:	cmp	w9, #0x2e
  401db8:	b.eq	401de4 <ferror@plt+0x804>  // b.none
  401dbc:	b	401e54 <ferror@plt+0x874>
  401dc0:	str	xzr, [sp, #56]
  401dc4:	mov	w21, w8
  401dc8:	add	x8, x23, x25
  401dcc:	ldrb	w9, [x8, #1]
  401dd0:	add	x22, x8, #0x1
  401dd4:	add	x25, x25, #0x1
  401dd8:	mov	w20, #0x1                   	// #1
  401ddc:	cmp	w9, #0x2e
  401de0:	b.ne	401e54 <ferror@plt+0x874>  // b.any
  401de4:	strb	wzr, [sp, #195]
  401de8:	mov	x8, x22
  401dec:	ldrb	w9, [x8, #1]!
  401df0:	cmp	w9, #0x2a
  401df4:	b.ne	401e2c <ferror@plt+0x84c>  // b.any
  401df8:	add	x22, x22, #0x2
  401dfc:	mov	w8, w21
  401e00:	subs	w21, w21, #0x1
  401e04:	add	x25, x25, #0x2
  401e08:	b.lt	402164 <ferror@plt+0xb84>  // b.tstop
  401e0c:	ldr	x0, [x26]
  401e10:	bl	4023ac <ferror@plt+0xdcc>
  401e14:	tbnz	x0, #63, 4021f8 <ferror@plt+0xc18>
  401e18:	mov	w8, #0x80000000            	// #-2147483648
  401e1c:	mov	x28, x0
  401e20:	cmp	x0, x8
  401e24:	b.lt	4021fc <ferror@plt+0xc1c>  // b.tstop
  401e28:	b	402318 <ferror@plt+0xd38>
  401e2c:	sub	w9, w9, #0x30
  401e30:	cmp	w9, #0x9
  401e34:	add	x25, x25, #0x1
  401e38:	b.hi	402108 <ferror@plt+0xb28>  // b.pmore
  401e3c:	add	x22, x22, #0x1
  401e40:	ldrb	w8, [x22, #1]!
  401e44:	add	x25, x25, #0x1
  401e48:	sub	w8, w8, #0x30
  401e4c:	cmp	w8, #0xa
  401e50:	b.cc	401e40 <ferror@plt+0x860>  // b.lo, b.ul, b.last
  401e54:	mov	w10, wzr
  401e58:	ldrb	w24, [x22]
  401e5c:	sub	w8, w24, #0x4c
  401e60:	cmp	w8, #0x2e
  401e64:	b.hi	401e7c <ferror@plt+0x89c>  // b.pmore
  401e68:	lsl	x8, x19, x8
  401e6c:	tst	x8, x27
  401e70:	b.eq	401e7c <ferror@plt+0x89c>  // b.none
  401e74:	add	x22, x22, #0x1
  401e78:	b	401e58 <ferror@plt+0x878>
  401e7c:	add	x8, sp, #0x60
  401e80:	ldrb	w8, [x8, x24]
  401e84:	cbz	w8, 402350 <ferror@plt+0xd70>
  401e88:	subs	w8, w21, #0x1
  401e8c:	b.lt	401ea8 <ferror@plt+0x8c8>  // b.tstop
  401e90:	mov	x9, x26
  401e94:	ldr	x11, [x9], #8
  401e98:	str	w8, [sp, #84]
  401e9c:	str	x11, [sp, #72]
  401ea0:	str	x9, [sp, #88]
  401ea4:	b	401ebc <ferror@plt+0x8dc>
  401ea8:	str	x26, [sp, #88]
  401eac:	adrp	x26, 406000 <ferror@plt+0x4a20>
  401eb0:	add	x26, x26, #0x740
  401eb4:	str	w21, [sp, #84]
  401eb8:	str	x26, [sp, #72]
  401ebc:	sub	w21, w24, #0x41
  401ec0:	cmp	w21, #0x37
  401ec4:	stp	w10, w20, [sp, #64]
  401ec8:	b.hi	402174 <ferror@plt+0xb94>  // b.pmore
  401ecc:	mov	x9, #0x71                  	// #113
  401ed0:	lsl	x8, x19, x21
  401ed4:	movk	x9, #0x71, lsl #32
  401ed8:	tst	x8, x9
  401edc:	b.eq	401ef4 <ferror@plt+0x914>  // b.none
  401ee0:	mov	x20, x28
  401ee4:	adrp	x28, 406000 <ferror@plt+0x4a20>
  401ee8:	mov	w27, #0x1                   	// #1
  401eec:	add	x28, x28, #0x37d
  401ef0:	b	401f1c <ferror@plt+0x93c>
  401ef4:	mov	x9, #0x800000              	// #8388608
  401ef8:	movk	x9, #0x4108, lsl #32
  401efc:	lsl	x8, x19, x21
  401f00:	movk	x9, #0x90, lsl #48
  401f04:	tst	x8, x9
  401f08:	b.eq	402174 <ferror@plt+0xb94>  // b.none
  401f0c:	mov	x20, x28
  401f10:	adrp	x28, 406000 <ferror@plt+0x4a20>
  401f14:	mov	w27, #0x1                   	// #1
  401f18:	add	x28, x28, #0x37a
  401f1c:	add	x8, x25, x27
  401f20:	add	x0, x8, #0x2
  401f24:	bl	404f1c <ferror@plt+0x393c>
  401f28:	mov	x3, #0xffffffffffffffff    	// #-1
  401f2c:	mov	x1, x23
  401f30:	mov	x2, x25
  401f34:	mov	x26, x0
  401f38:	bl	401550 <__mempcpy_chk@plt>
  401f3c:	mov	x3, #0xffffffffffffffff    	// #-1
  401f40:	mov	x1, x28
  401f44:	mov	x2, x27
  401f48:	bl	401550 <__mempcpy_chk@plt>
  401f4c:	mov	x27, #0x1                   	// #1
  401f50:	movk	x27, #0x5000, lsl #16
  401f54:	mov	x28, x20
  401f58:	adrp	x20, 405000 <ferror@plt+0x3a20>
  401f5c:	cmp	w21, #0x37
  401f60:	adrp	x25, 417000 <ferror@plt+0x15a20>
  401f64:	movk	x27, #0x4101, lsl #32
  401f68:	add	x20, x20, #0xa18
  401f6c:	strb	w24, [x0]
  401f70:	strb	wzr, [x0, #1]
  401f74:	b.hi	402248 <ferror@plt+0xc68>  // b.pmore
  401f78:	adrp	x10, 405000 <ferror@plt+0x3a20>
  401f7c:	add	x10, x10, #0xa42
  401f80:	adr	x8, 401f90 <ferror@plt+0x9b0>
  401f84:	ldrb	w9, [x10, x21]
  401f88:	add	x8, x8, x9, lsl #2
  401f8c:	br	x8
  401f90:	ldr	x21, [sp, #72]
  401f94:	ldrb	w8, [x21]
  401f98:	cmp	w8, #0x27
  401f9c:	b.eq	401fa8 <ferror@plt+0x9c8>  // b.none
  401fa0:	cmp	w8, #0x22
  401fa4:	b.ne	402018 <ferror@plt+0xa38>  // b.any
  401fa8:	ldrb	w0, [x21, #1]
  401fac:	cbz	w0, 402018 <ferror@plt+0xa38>
  401fb0:	bl	4058e8 <ferror@plt+0x4308>
  401fb4:	ldrb	w8, [x21, #2]!
  401fb8:	str	q0, [sp, #32]
  401fbc:	cbz	w8, 401ff4 <ferror@plt+0xa14>
  401fc0:	adrp	x8, 417000 <ferror@plt+0x15a20>
  401fc4:	ldrb	w8, [x8, #584]
  401fc8:	cbnz	w8, 401ff4 <ferror@plt+0xa14>
  401fcc:	adrp	x1, 406000 <ferror@plt+0x4a20>
  401fd0:	mov	w2, #0x5                   	// #5
  401fd4:	mov	x0, xzr
  401fd8:	add	x1, x1, #0x2f1
  401fdc:	bl	401560 <dcgettext@plt>
  401fe0:	mov	x2, x0
  401fe4:	mov	w0, wzr
  401fe8:	mov	w1, wzr
  401fec:	mov	x3, x21
  401ff0:	bl	4012f0 <error@plt>
  401ff4:	ldp	w9, w8, [sp, #64]
  401ff8:	tbz	w8, #0, 402044 <ferror@plt+0xa64>
  401ffc:	ldr	q0, [sp, #32]
  402000:	mov	x0, x26
  402004:	tbz	w9, #0, 402114 <ferror@plt+0xb34>
  402008:	ldr	x1, [sp, #56]
  40200c:	mov	w2, w28
  402010:	bl	405274 <ferror@plt+0x3c94>
  402014:	b	402248 <ferror@plt+0xc68>
  402018:	bl	4015a0 <__errno_location@plt>
  40201c:	str	wzr, [x0]
  402020:	sub	x1, x29, #0x10
  402024:	mov	x0, x21
  402028:	bl	4029cc <ferror@plt+0x13ec>
  40202c:	ldur	x1, [x29, #-16]
  402030:	mov	x0, x21
  402034:	str	q0, [sp, #32]
  402038:	bl	402920 <ferror@plt+0x1340>
  40203c:	ldp	w9, w8, [sp, #64]
  402040:	tbnz	w8, #0, 401ffc <ferror@plt+0xa1c>
  402044:	ldr	q0, [sp, #32]
  402048:	mov	x0, x26
  40204c:	tbz	w9, #0, 402120 <ferror@plt+0xb40>
  402050:	mov	w1, w28
  402054:	bl	405274 <ferror@plt+0x3c94>
  402058:	b	402248 <ferror@plt+0xc68>
  40205c:	ldr	x21, [sp, #72]
  402060:	ldrb	w8, [x21]
  402064:	cmp	w8, #0x27
  402068:	b.eq	402074 <ferror@plt+0xa94>  // b.none
  40206c:	cmp	w8, #0x22
  402070:	b.ne	4020bc <ferror@plt+0xadc>  // b.any
  402074:	ldrb	w23, [x21, #1]
  402078:	cbz	x23, 4020bc <ferror@plt+0xadc>
  40207c:	ldrb	w8, [x21, #2]!
  402080:	cbz	w8, 4020e8 <ferror@plt+0xb08>
  402084:	adrp	x8, 417000 <ferror@plt+0x15a20>
  402088:	ldrb	w8, [x8, #584]
  40208c:	cbnz	w8, 4020e8 <ferror@plt+0xb08>
  402090:	adrp	x1, 406000 <ferror@plt+0x4a20>
  402094:	mov	w2, #0x5                   	// #5
  402098:	mov	x0, xzr
  40209c:	add	x1, x1, #0x2f1
  4020a0:	bl	401560 <dcgettext@plt>
  4020a4:	mov	x2, x0
  4020a8:	mov	w0, wzr
  4020ac:	mov	w1, wzr
  4020b0:	mov	x3, x21
  4020b4:	bl	4012f0 <error@plt>
  4020b8:	b	4020e8 <ferror@plt+0xb08>
  4020bc:	bl	4015a0 <__errno_location@plt>
  4020c0:	str	wzr, [x0]
  4020c4:	sub	x1, x29, #0x10
  4020c8:	mov	x0, x21
  4020cc:	mov	w2, wzr
  4020d0:	mov	w3, wzr
  4020d4:	bl	4013e0 <__strtoul_internal@plt>
  4020d8:	ldur	x1, [x29, #-16]
  4020dc:	mov	x23, x0
  4020e0:	mov	x0, x21
  4020e4:	bl	402920 <ferror@plt+0x1340>
  4020e8:	ldp	w9, w8, [sp, #64]
  4020ec:	mov	x0, x26
  4020f0:	tbz	w8, #0, 402158 <ferror@plt+0xb78>
  4020f4:	tbz	w9, #0, 4021e0 <ferror@plt+0xc00>
  4020f8:	ldr	x1, [sp, #56]
  4020fc:	mov	w2, w28
  402100:	mov	x3, x23
  402104:	b	402150 <ferror@plt+0xb70>
  402108:	mov	w10, wzr
  40210c:	mov	x22, x8
  402110:	b	401e58 <ferror@plt+0x878>
  402114:	ldr	x1, [sp, #56]
  402118:	bl	405274 <ferror@plt+0x3c94>
  40211c:	b	402248 <ferror@plt+0xc68>
  402120:	bl	405274 <ferror@plt+0x3c94>
  402124:	b	402248 <ferror@plt+0xc68>
  402128:	ldr	x0, [sp, #72]
  40212c:	bl	4023ac <ferror@plt+0xdcc>
  402130:	ldr	w8, [sp, #68]
  402134:	mov	x3, x0
  402138:	tbz	w8, #0, 4021c4 <ferror@plt+0xbe4>
  40213c:	ldr	w8, [sp, #64]
  402140:	tbz	w8, #0, 4021b8 <ferror@plt+0xbd8>
  402144:	mov	x0, x26
  402148:	ldr	x1, [sp, #56]
  40214c:	mov	w2, w28
  402150:	bl	405274 <ferror@plt+0x3c94>
  402154:	b	402248 <ferror@plt+0xc68>
  402158:	tbz	w9, #0, 4021f0 <ferror@plt+0xc10>
  40215c:	mov	w1, w28
  402160:	b	4021e4 <ferror@plt+0xc04>
  402164:	mov	w28, wzr
  402168:	mov	w10, #0x1                   	// #1
  40216c:	mov	w21, w8
  402170:	b	401e58 <ferror@plt+0x878>
  402174:	mov	x20, x28
  402178:	mov	x27, xzr
  40217c:	mov	x28, x23
  402180:	b	401f1c <ferror@plt+0x93c>
  402184:	ldr	x8, [sp, #72]
  402188:	ldrb	w2, [x8]
  40218c:	ldr	w8, [sp, #68]
  402190:	tbz	w8, #0, 402208 <ferror@plt+0xc28>
  402194:	mov	x0, x26
  402198:	ldr	x1, [sp, #56]
  40219c:	bl	405274 <ferror@plt+0x3c94>
  4021a0:	b	402248 <ferror@plt+0xc68>
  4021a4:	ldr	w8, [sp, #68]
  4021a8:	tbz	w8, #0, 402218 <ferror@plt+0xc38>
  4021ac:	ldr	w8, [sp, #64]
  4021b0:	ldr	x3, [sp, #72]
  4021b4:	tbnz	w8, #0, 402144 <ferror@plt+0xb64>
  4021b8:	ldr	x1, [sp, #56]
  4021bc:	mov	x0, x26
  4021c0:	b	4021d4 <ferror@plt+0xbf4>
  4021c4:	ldr	w8, [sp, #64]
  4021c8:	tbz	w8, #0, 402234 <ferror@plt+0xc54>
  4021cc:	mov	x0, x26
  4021d0:	mov	w1, w28
  4021d4:	mov	x2, x3
  4021d8:	bl	405274 <ferror@plt+0x3c94>
  4021dc:	b	402248 <ferror@plt+0xc68>
  4021e0:	ldr	x1, [sp, #56]
  4021e4:	mov	x2, x23
  4021e8:	bl	405274 <ferror@plt+0x3c94>
  4021ec:	b	402248 <ferror@plt+0xc68>
  4021f0:	mov	x1, x23
  4021f4:	b	402244 <ferror@plt+0xc64>
  4021f8:	mov	w28, #0xffffffff            	// #-1
  4021fc:	add	x26, x26, #0x8
  402200:	mov	w10, #0x1                   	// #1
  402204:	b	401e58 <ferror@plt+0x878>
  402208:	mov	x0, x26
  40220c:	mov	w1, w2
  402210:	bl	405274 <ferror@plt+0x3c94>
  402214:	b	402248 <ferror@plt+0xc68>
  402218:	ldr	w8, [sp, #64]
  40221c:	ldr	x2, [sp, #72]
  402220:	mov	x0, x26
  402224:	tbz	w8, #0, 402240 <ferror@plt+0xc60>
  402228:	mov	w1, w28
  40222c:	bl	405274 <ferror@plt+0x3c94>
  402230:	b	402248 <ferror@plt+0xc68>
  402234:	mov	x0, x26
  402238:	mov	x1, x3
  40223c:	b	402244 <ferror@plt+0xc64>
  402240:	mov	x1, x2
  402244:	bl	405274 <ferror@plt+0x3c94>
  402248:	mov	x0, x26
  40224c:	bl	4014f0 <free@plt>
  402250:	ldr	x26, [sp, #88]
  402254:	ldr	w21, [sp, #84]
  402258:	add	x23, x22, #0x1
  40225c:	b	401b3c <ferror@plt+0x55c>
  402260:	bl	401460 <__overflow@plt>
  402264:	b	401b70 <ferror@plt+0x590>
  402268:	mov	w1, #0x25                  	// #37
  40226c:	bl	401460 <__overflow@plt>
  402270:	add	x23, x22, #0x1
  402274:	b	401b3c <ferror@plt+0x55c>
  402278:	ldr	w8, [sp, #20]
  40227c:	ldr	x9, [sp, #24]
  402280:	ldr	x23, [sp, #8]
  402284:	cmp	w21, #0x1
  402288:	sub	w8, w8, w21
  40228c:	add	x9, x9, w8, sxtw #3
  402290:	b.lt	4022a0 <ferror@plt+0xcc0>  // b.tstop
  402294:	cmp	w8, #0x0
  402298:	mov	w10, w21
  40229c:	b.gt	401b10 <ferror@plt+0x530>
  4022a0:	cmp	w21, #0x1
  4022a4:	b.lt	4022e4 <ferror@plt+0xd04>  // b.tstop
  4022a8:	adrp	x1, 406000 <ferror@plt+0x4a20>
  4022ac:	add	x1, x1, #0x130
  4022b0:	mov	w2, #0x5                   	// #5
  4022b4:	mov	x0, xzr
  4022b8:	mov	x19, x9
  4022bc:	bl	401560 <dcgettext@plt>
  4022c0:	ldr	x8, [x19]
  4022c4:	mov	x19, x0
  4022c8:	mov	x0, x8
  4022cc:	bl	40431c <ferror@plt+0x2d3c>
  4022d0:	mov	x3, x0
  4022d4:	mov	w0, wzr
  4022d8:	mov	w1, wzr
  4022dc:	mov	x2, x19
  4022e0:	bl	4012f0 <error@plt>
  4022e4:	adrp	x8, 417000 <ferror@plt+0x15a20>
  4022e8:	ldrb	w0, [x8, #580]
  4022ec:	ldp	x20, x19, [sp, #448]
  4022f0:	ldp	x22, x21, [sp, #432]
  4022f4:	ldp	x24, x23, [sp, #416]
  4022f8:	ldp	x26, x25, [sp, #400]
  4022fc:	ldp	x28, x27, [sp, #384]
  402300:	ldp	x29, x30, [sp, #368]
  402304:	add	sp, sp, #0x1d0
  402308:	ret
  40230c:	adrp	x1, 406000 <ferror@plt+0x4a20>
  402310:	add	x1, x1, #0x29c
  402314:	b	402320 <ferror@plt+0xd40>
  402318:	adrp	x1, 406000 <ferror@plt+0x4a20>
  40231c:	add	x1, x1, #0x2b4
  402320:	mov	w2, #0x5                   	// #5
  402324:	mov	x0, xzr
  402328:	bl	401560 <dcgettext@plt>
  40232c:	ldr	x8, [x26]
  402330:	mov	x19, x0
  402334:	mov	x0, x8
  402338:	bl	40431c <ferror@plt+0x2d3c>
  40233c:	mov	x3, x0
  402340:	mov	w0, #0x1                   	// #1
  402344:	mov	w1, wzr
  402348:	mov	x2, x19
  40234c:	bl	4012f0 <error@plt>
  402350:	adrp	x1, 406000 <ferror@plt+0x4a20>
  402354:	add	x1, x1, #0x2ca
  402358:	mov	w2, #0x5                   	// #5
  40235c:	mov	x0, xzr
  402360:	bl	401560 <dcgettext@plt>
  402364:	sub	w8, w22, w23
  402368:	mov	x2, x0
  40236c:	add	w3, w8, #0x1
  402370:	mov	w0, #0x1                   	// #1
  402374:	mov	w1, wzr
  402378:	mov	x4, x23
  40237c:	bl	4012f0 <error@plt>
  402380:	adrp	x1, 406000 <ferror@plt+0x4a20>
  402384:	add	x1, x1, #0x120
  402388:	mov	w2, #0x5                   	// #5
  40238c:	mov	x0, xzr
  402390:	bl	401560 <dcgettext@plt>
  402394:	mov	x2, x0
  402398:	mov	w0, wzr
  40239c:	mov	w1, wzr
  4023a0:	bl	4012f0 <error@plt>
  4023a4:	mov	w0, #0x1                   	// #1
  4023a8:	bl	4016fc <ferror@plt+0x11c>
  4023ac:	sub	sp, sp, #0x30
  4023b0:	stp	x29, x30, [sp, #16]
  4023b4:	stp	x20, x19, [sp, #32]
  4023b8:	ldrb	w8, [x0]
  4023bc:	mov	x19, x0
  4023c0:	add	x29, sp, #0x10
  4023c4:	cmp	w8, #0x27
  4023c8:	b.eq	4023d4 <ferror@plt+0xdf4>  // b.none
  4023cc:	cmp	w8, #0x22
  4023d0:	b.ne	40241c <ferror@plt+0xe3c>  // b.any
  4023d4:	ldrb	w20, [x19, #1]
  4023d8:	cbz	x20, 40241c <ferror@plt+0xe3c>
  4023dc:	ldrb	w8, [x19, #2]!
  4023e0:	cbz	w8, 402448 <ferror@plt+0xe68>
  4023e4:	adrp	x8, 417000 <ferror@plt+0x15a20>
  4023e8:	ldrb	w8, [x8, #584]
  4023ec:	cbnz	w8, 402448 <ferror@plt+0xe68>
  4023f0:	adrp	x1, 406000 <ferror@plt+0x4a20>
  4023f4:	add	x1, x1, #0x2f1
  4023f8:	mov	w2, #0x5                   	// #5
  4023fc:	mov	x0, xzr
  402400:	bl	401560 <dcgettext@plt>
  402404:	mov	x2, x0
  402408:	mov	w0, wzr
  40240c:	mov	w1, wzr
  402410:	mov	x3, x19
  402414:	bl	4012f0 <error@plt>
  402418:	b	402448 <ferror@plt+0xe68>
  40241c:	bl	4015a0 <__errno_location@plt>
  402420:	str	wzr, [x0]
  402424:	add	x1, sp, #0x8
  402428:	mov	x0, x19
  40242c:	mov	w2, wzr
  402430:	mov	w3, wzr
  402434:	bl	401370 <__strtol_internal@plt>
  402438:	ldr	x1, [sp, #8]
  40243c:	mov	x20, x0
  402440:	mov	x0, x19
  402444:	bl	402920 <ferror@plt+0x1340>
  402448:	mov	x0, x20
  40244c:	ldp	x20, x19, [sp, #32]
  402450:	ldp	x29, x30, [sp, #16]
  402454:	add	sp, sp, #0x30
  402458:	ret
  40245c:	stp	x29, x30, [sp, #-48]!
  402460:	stp	x22, x21, [sp, #16]
  402464:	stp	x20, x19, [sp, #32]
  402468:	mov	x22, x0
  40246c:	ldrb	w20, [x22, #1]!
  402470:	mov	x19, x0
  402474:	mov	x29, sp
  402478:	cmp	w20, #0x78
  40247c:	b.ne	4024f4 <ferror@plt+0xf14>  // b.any
  402480:	bl	4014b0 <__ctype_b_loc@plt>
  402484:	ldr	x9, [x0]
  402488:	ldrb	w8, [x19, #2]
  40248c:	ldrh	w10, [x9, x8, lsl #1]
  402490:	tbz	w10, #12, 4028bc <ferror@plt+0x12dc>
  402494:	sub	w10, w8, #0x41
  402498:	mov	x22, x19
  40249c:	cmp	w10, #0x6
  4024a0:	ldrb	w10, [x22, #3]!
  4024a4:	sub	w13, w8, #0x61
  4024a8:	mov	w11, #0xffffffd0            	// #-48
  4024ac:	mov	w12, #0xffffffc9            	// #-55
  4024b0:	ldrh	w15, [x9, x10, lsl #1]
  4024b4:	csel	w14, w12, w11, cc  // cc = lo, ul, last
  4024b8:	cmp	w13, #0x6
  4024bc:	mov	w9, #0xffffffa9            	// #-87
  4024c0:	csel	w13, w9, w14, cc  // cc = lo, ul, last
  4024c4:	add	w8, w13, w8
  4024c8:	tbz	w15, #12, 4025d0 <ferror@plt+0xff0>
  4024cc:	sub	w14, w10, #0x41
  4024d0:	sub	w13, w10, #0x61
  4024d4:	cmp	w14, #0x6
  4024d8:	csel	w11, w12, w11, cc  // cc = lo, ul, last
  4024dc:	cmp	w13, #0x6
  4024e0:	csel	w9, w9, w11, cc  // cc = lo, ul, last
  4024e4:	add	w9, w9, w10
  4024e8:	add	x22, x19, #0x4
  4024ec:	add	w8, w9, w8, lsl #4
  4024f0:	b	4025d0 <ferror@plt+0xff0>
  4024f4:	and	w8, w20, #0xf8
  4024f8:	cmp	w8, #0x30
  4024fc:	b.ne	402568 <ferror@plt+0xf88>  // b.any
  402500:	cmp	w20, #0x30
  402504:	cset	w9, eq  // eq = none
  402508:	and	w8, w9, w1
  40250c:	add	x22, x22, x8
  402510:	ldrb	w8, [x22]
  402514:	tst	w9, w1
  402518:	mov	w9, #0x4                   	// #4
  40251c:	cinc	x9, x9, ne  // ne = any
  402520:	and	w10, w8, #0xf8
  402524:	cmp	w10, #0x30
  402528:	b.ne	4025cc <ferror@plt+0xfec>  // b.any
  40252c:	ldrb	w10, [x22, #1]!
  402530:	sub	w8, w8, #0x30
  402534:	and	w11, w10, #0xf8
  402538:	cmp	w11, #0x30
  40253c:	b.ne	4025d0 <ferror@plt+0xff0>  // b.any
  402540:	ldrb	w11, [x22, #1]!
  402544:	add	w8, w10, w8, lsl #3
  402548:	sub	w8, w8, #0x30
  40254c:	and	w10, w11, #0xf8
  402550:	cmp	w10, #0x30
  402554:	b.ne	4025d0 <ferror@plt+0xff0>  // b.any
  402558:	add	w8, w11, w8, lsl #3
  40255c:	add	x22, x19, x9
  402560:	sub	w8, w8, #0x30
  402564:	b	4025d0 <ferror@plt+0xff0>
  402568:	cbz	w20, 4026cc <ferror@plt+0x10ec>
  40256c:	adrp	x0, 406000 <ferror@plt+0x4a20>
  402570:	add	x0, x0, #0x3a4
  402574:	mov	w2, #0xc                   	// #12
  402578:	mov	w1, w20
  40257c:	bl	401540 <memchr@plt>
  402580:	cbz	x0, 402608 <ferror@plt+0x1028>
  402584:	sub	w8, w20, #0x61
  402588:	cmp	w8, #0x15
  40258c:	add	x22, x19, #0x2
  402590:	b.hi	402804 <ferror@plt+0x1224>  // b.pmore
  402594:	adrp	x9, 405000 <ferror@plt+0x3a20>
  402598:	add	x9, x9, #0xa7a
  40259c:	adr	x10, 4025ac <ferror@plt+0xfcc>
  4025a0:	ldrb	w11, [x9, x8]
  4025a4:	add	x10, x10, x11, lsl #2
  4025a8:	br	x10
  4025ac:	adrp	x8, 417000 <ferror@plt+0x15a20>
  4025b0:	ldr	x0, [x8, #560]
  4025b4:	ldp	x8, x9, [x0, #40]
  4025b8:	cmp	x8, x9
  4025bc:	b.cs	402850 <ferror@plt+0x1270>  // b.hs, b.nlast
  4025c0:	add	x9, x8, #0x1
  4025c4:	mov	w10, #0x7                   	// #7
  4025c8:	b	4027f8 <ferror@plt+0x1218>
  4025cc:	mov	w8, wzr
  4025d0:	adrp	x9, 417000 <ferror@plt+0x15a20>
  4025d4:	ldr	x0, [x9, #560]
  4025d8:	ldp	x9, x10, [x0, #40]
  4025dc:	cmp	x9, x10
  4025e0:	b.cs	402828 <ferror@plt+0x1248>  // b.hs, b.nlast
  4025e4:	add	x10, x9, #0x1
  4025e8:	str	x10, [x0, #40]
  4025ec:	strb	w8, [x9]
  4025f0:	mvn	w8, w19
  4025f4:	add	w0, w8, w22
  4025f8:	ldp	x20, x19, [sp, #32]
  4025fc:	ldp	x22, x21, [sp, #16]
  402600:	ldp	x29, x30, [sp], #48
  402604:	ret
  402608:	orr	w8, w20, #0x20
  40260c:	cmp	w8, #0x75
  402610:	b.ne	4026cc <ferror@plt+0x10ec>  // b.any
  402614:	cmp	w20, #0x75
  402618:	mov	w8, #0x8                   	// #8
  40261c:	mov	w9, #0x4                   	// #4
  402620:	csel	w21, w9, w8, eq  // eq = none
  402624:	add	x22, x19, #0x2
  402628:	bl	4014b0 <__ctype_b_loc@plt>
  40262c:	ldr	x8, [x0]
  402630:	mov	w1, wzr
  402634:	orr	w9, w21, #0x1
  402638:	mov	w10, #0xffffffd0            	// #-48
  40263c:	mov	w11, #0xffffffc9            	// #-55
  402640:	mov	w12, #0xffffffa9            	// #-87
  402644:	ldrb	w13, [x22]
  402648:	ldrh	w14, [x8, x13, lsl #1]
  40264c:	tbz	w14, #12, 4028bc <ferror@plt+0x12dc>
  402650:	sub	w15, w13, #0x41
  402654:	sub	w14, w13, #0x61
  402658:	cmp	w15, #0x6
  40265c:	csel	w15, w11, w10, cc  // cc = lo, ul, last
  402660:	cmp	w14, #0x6
  402664:	csel	w14, w12, w15, cc  // cc = lo, ul, last
  402668:	sub	w9, w9, #0x1
  40266c:	add	w13, w14, w13
  402670:	cmp	w9, #0x1
  402674:	add	w1, w13, w1, lsl #4
  402678:	add	x22, x22, #0x1
  40267c:	b.gt	402644 <ferror@plt+0x1064>
  402680:	cmp	w1, #0x9f
  402684:	b.hi	4026ac <ferror@plt+0x10cc>  // b.pmore
  402688:	sub	w8, w1, #0x24
  40268c:	cmp	w8, #0x3c
  402690:	b.hi	4028e8 <ferror@plt+0x1308>  // b.pmore
  402694:	mov	w9, #0x1                   	// #1
  402698:	lsl	x8, x9, x8
  40269c:	mov	x9, #0x1000000010000000    	// #1152921504875282432
  4026a0:	movk	x9, #0x1
  4026a4:	tst	x8, x9
  4026a8:	b.eq	4028e8 <ferror@plt+0x1308>  // b.none
  4026ac:	lsr	w8, w1, #11
  4026b0:	cmp	w8, #0x1b
  4026b4:	b.eq	4028e8 <ferror@plt+0x1308>  // b.none
  4026b8:	adrp	x8, 417000 <ferror@plt+0x15a20>
  4026bc:	ldr	x0, [x8, #560]
  4026c0:	mov	w2, wzr
  4026c4:	bl	404640 <ferror@plt+0x3060>
  4026c8:	b	4025f0 <ferror@plt+0x1010>
  4026cc:	adrp	x20, 417000 <ferror@plt+0x15a20>
  4026d0:	ldr	x0, [x20, #560]
  4026d4:	ldp	x8, x9, [x0, #40]
  4026d8:	cmp	x8, x9
  4026dc:	b.cs	402834 <ferror@plt+0x1254>  // b.hs, b.nlast
  4026e0:	add	x9, x8, #0x1
  4026e4:	mov	w10, #0x5c                  	// #92
  4026e8:	str	x9, [x0, #40]
  4026ec:	strb	w10, [x8]
  4026f0:	ldrb	w1, [x22]
  4026f4:	cbz	w1, 4025f0 <ferror@plt+0x1010>
  4026f8:	ldr	x0, [x20, #560]
  4026fc:	ldp	x8, x9, [x0, #40]
  402700:	cmp	x8, x9
  402704:	b.cs	402848 <ferror@plt+0x1268>  // b.hs, b.nlast
  402708:	add	x9, x8, #0x1
  40270c:	str	x9, [x0, #40]
  402710:	strb	w1, [x8]
  402714:	add	x22, x19, #0x2
  402718:	b	4025f0 <ferror@plt+0x1010>
  40271c:	adrp	x8, 417000 <ferror@plt+0x15a20>
  402720:	ldr	x0, [x8, #560]
  402724:	ldp	x8, x9, [x0, #40]
  402728:	cmp	x8, x9
  40272c:	b.cs	40285c <ferror@plt+0x127c>  // b.hs, b.nlast
  402730:	add	x9, x8, #0x1
  402734:	mov	w10, #0xd                   	// #13
  402738:	b	4027f8 <ferror@plt+0x1218>
  40273c:	adrp	x8, 417000 <ferror@plt+0x15a20>
  402740:	ldr	x0, [x8, #560]
  402744:	ldp	x8, x9, [x0, #40]
  402748:	cmp	x8, x9
  40274c:	b.cs	402868 <ferror@plt+0x1288>  // b.hs, b.nlast
  402750:	add	x9, x8, #0x1
  402754:	mov	w10, #0x8                   	// #8
  402758:	b	4027f8 <ferror@plt+0x1218>
  40275c:	adrp	x8, 417000 <ferror@plt+0x15a20>
  402760:	ldr	x0, [x8, #560]
  402764:	ldp	x8, x9, [x0, #40]
  402768:	cmp	x8, x9
  40276c:	b.cs	402874 <ferror@plt+0x1294>  // b.hs, b.nlast
  402770:	add	x9, x8, #0x1
  402774:	mov	w10, #0x9                   	// #9
  402778:	b	4027f8 <ferror@plt+0x1218>
  40277c:	adrp	x8, 417000 <ferror@plt+0x15a20>
  402780:	ldr	x0, [x8, #560]
  402784:	ldp	x8, x9, [x0, #40]
  402788:	cmp	x8, x9
  40278c:	b.cs	402880 <ferror@plt+0x12a0>  // b.hs, b.nlast
  402790:	add	x9, x8, #0x1
  402794:	mov	w10, #0xb                   	// #11
  402798:	b	4027f8 <ferror@plt+0x1218>
  40279c:	adrp	x8, 417000 <ferror@plt+0x15a20>
  4027a0:	ldr	x0, [x8, #560]
  4027a4:	ldp	x8, x9, [x0, #40]
  4027a8:	cmp	x8, x9
  4027ac:	b.cs	40288c <ferror@plt+0x12ac>  // b.hs, b.nlast
  4027b0:	add	x9, x8, #0x1
  4027b4:	mov	w10, #0x1b                  	// #27
  4027b8:	b	4027f8 <ferror@plt+0x1218>
  4027bc:	adrp	x8, 417000 <ferror@plt+0x15a20>
  4027c0:	ldr	x0, [x8, #560]
  4027c4:	ldp	x8, x9, [x0, #40]
  4027c8:	cmp	x8, x9
  4027cc:	b.cs	402898 <ferror@plt+0x12b8>  // b.hs, b.nlast
  4027d0:	add	x9, x8, #0x1
  4027d4:	mov	w10, #0xc                   	// #12
  4027d8:	b	4027f8 <ferror@plt+0x1218>
  4027dc:	adrp	x8, 417000 <ferror@plt+0x15a20>
  4027e0:	ldr	x0, [x8, #560]
  4027e4:	ldp	x8, x9, [x0, #40]
  4027e8:	cmp	x8, x9
  4027ec:	b.cs	4028a4 <ferror@plt+0x12c4>  // b.hs, b.nlast
  4027f0:	add	x9, x8, #0x1
  4027f4:	mov	w10, #0xa                   	// #10
  4027f8:	str	x9, [x0, #40]
  4027fc:	strb	w10, [x8]
  402800:	b	4025f0 <ferror@plt+0x1010>
  402804:	adrp	x8, 417000 <ferror@plt+0x15a20>
  402808:	ldr	x0, [x8, #560]
  40280c:	ldp	x8, x9, [x0, #40]
  402810:	cmp	x8, x9
  402814:	b.cs	4028b0 <ferror@plt+0x12d0>  // b.hs, b.nlast
  402818:	add	x9, x8, #0x1
  40281c:	str	x9, [x0, #40]
  402820:	strb	w20, [x8]
  402824:	b	4025f0 <ferror@plt+0x1010>
  402828:	and	w1, w8, #0xff
  40282c:	bl	401460 <__overflow@plt>
  402830:	b	4025f0 <ferror@plt+0x1010>
  402834:	mov	w1, #0x5c                  	// #92
  402838:	bl	401460 <__overflow@plt>
  40283c:	ldrb	w1, [x22]
  402840:	cbnz	w1, 4026f8 <ferror@plt+0x1118>
  402844:	b	4025f0 <ferror@plt+0x1010>
  402848:	bl	401460 <__overflow@plt>
  40284c:	b	402714 <ferror@plt+0x1134>
  402850:	mov	w1, #0x7                   	// #7
  402854:	bl	401460 <__overflow@plt>
  402858:	b	4025f0 <ferror@plt+0x1010>
  40285c:	mov	w1, #0xd                   	// #13
  402860:	bl	401460 <__overflow@plt>
  402864:	b	4025f0 <ferror@plt+0x1010>
  402868:	mov	w1, #0x8                   	// #8
  40286c:	bl	401460 <__overflow@plt>
  402870:	b	4025f0 <ferror@plt+0x1010>
  402874:	mov	w1, #0x9                   	// #9
  402878:	bl	401460 <__overflow@plt>
  40287c:	b	4025f0 <ferror@plt+0x1010>
  402880:	mov	w1, #0xb                   	// #11
  402884:	bl	401460 <__overflow@plt>
  402888:	b	4025f0 <ferror@plt+0x1010>
  40288c:	mov	w1, #0x1b                  	// #27
  402890:	bl	401460 <__overflow@plt>
  402894:	b	4025f0 <ferror@plt+0x1010>
  402898:	mov	w1, #0xc                   	// #12
  40289c:	bl	401460 <__overflow@plt>
  4028a0:	b	4025f0 <ferror@plt+0x1010>
  4028a4:	mov	w1, #0xa                   	// #10
  4028a8:	bl	401460 <__overflow@plt>
  4028ac:	b	4025f0 <ferror@plt+0x1010>
  4028b0:	mov	w1, w20
  4028b4:	bl	401460 <__overflow@plt>
  4028b8:	b	4025f0 <ferror@plt+0x1010>
  4028bc:	adrp	x1, 406000 <ferror@plt+0x4a20>
  4028c0:	add	x1, x1, #0x37f
  4028c4:	mov	w2, #0x5                   	// #5
  4028c8:	mov	x0, xzr
  4028cc:	bl	401560 <dcgettext@plt>
  4028d0:	mov	x2, x0
  4028d4:	mov	w0, #0x1                   	// #1
  4028d8:	mov	w1, wzr
  4028dc:	bl	4012f0 <error@plt>
  4028e0:	mov	w0, wzr
  4028e4:	bl	4012e0 <exit@plt>
  4028e8:	adrp	x8, 406000 <ferror@plt+0x4a20>
  4028ec:	add	x8, x8, #0x3b0
  4028f0:	mov	w2, #0x5                   	// #5
  4028f4:	mov	x0, xzr
  4028f8:	mov	w19, w1
  4028fc:	mov	x1, x8
  402900:	bl	401560 <dcgettext@plt>
  402904:	mov	x2, x0
  402908:	mov	w0, #0x1                   	// #1
  40290c:	mov	w1, wzr
  402910:	mov	w3, w20
  402914:	mov	w4, w21
  402918:	mov	w5, w19
  40291c:	bl	4012f0 <error@plt>
  402920:	stp	x29, x30, [sp, #-48]!
  402924:	str	x21, [sp, #16]
  402928:	stp	x20, x19, [sp, #32]
  40292c:	mov	x29, sp
  402930:	mov	x20, x1
  402934:	mov	x19, x0
  402938:	bl	4015a0 <__errno_location@plt>
  40293c:	ldr	w21, [x0]
  402940:	cbz	w21, 402964 <ferror@plt+0x1384>
  402944:	mov	x0, x19
  402948:	bl	40431c <ferror@plt+0x2d3c>
  40294c:	adrp	x2, 406000 <ferror@plt+0x4a20>
  402950:	mov	x3, x0
  402954:	add	x2, x2, #0x2b1
  402958:	mov	w0, wzr
  40295c:	mov	w1, w21
  402960:	b	4029ac <ferror@plt+0x13cc>
  402964:	ldrb	w8, [x20]
  402968:	cbz	w8, 4029bc <ferror@plt+0x13dc>
  40296c:	adrp	x8, 406000 <ferror@plt+0x4a20>
  402970:	adrp	x9, 406000 <ferror@plt+0x4a20>
  402974:	add	x8, x8, #0x357
  402978:	add	x9, x9, #0x33a
  40297c:	cmp	x19, x20
  402980:	csel	x1, x9, x8, eq  // eq = none
  402984:	mov	w2, #0x5                   	// #5
  402988:	mov	x0, xzr
  40298c:	bl	401560 <dcgettext@plt>
  402990:	mov	x20, x0
  402994:	mov	x0, x19
  402998:	bl	40431c <ferror@plt+0x2d3c>
  40299c:	mov	x3, x0
  4029a0:	mov	w0, wzr
  4029a4:	mov	w1, wzr
  4029a8:	mov	x2, x20
  4029ac:	bl	4012f0 <error@plt>
  4029b0:	adrp	x8, 417000 <ferror@plt+0x15a20>
  4029b4:	mov	w9, #0x1                   	// #1
  4029b8:	strb	w9, [x8, #580]
  4029bc:	ldp	x20, x19, [sp, #32]
  4029c0:	ldr	x21, [sp, #16]
  4029c4:	ldp	x29, x30, [sp], #48
  4029c8:	ret
  4029cc:	sub	sp, sp, #0x60
  4029d0:	stp	x29, x30, [sp, #32]
  4029d4:	add	x29, sp, #0x20
  4029d8:	stp	x20, x19, [sp, #80]
  4029dc:	mov	x19, x1
  4029e0:	add	x1, x29, #0x18
  4029e4:	str	x23, [sp, #48]
  4029e8:	stp	x22, x21, [sp, #64]
  4029ec:	mov	x20, x0
  4029f0:	bl	4014e0 <strtold@plt>
  4029f4:	ldr	x22, [x29, #24]
  4029f8:	ldrb	w8, [x22]
  4029fc:	cbz	w8, 402a30 <ferror@plt+0x1450>
  402a00:	str	q0, [sp]
  402a04:	bl	4015a0 <__errno_location@plt>
  402a08:	ldr	w23, [x0]
  402a0c:	mov	x21, x0
  402a10:	sub	x1, x29, #0x8
  402a14:	mov	x0, x20
  402a18:	bl	4055a8 <ferror@plt+0x3fc8>
  402a1c:	ldur	x8, [x29, #-8]
  402a20:	cmp	x22, x8
  402a24:	b.cs	402a50 <ferror@plt+0x1470>  // b.hs, b.nlast
  402a28:	str	x8, [x29, #24]
  402a2c:	mov	x22, x8
  402a30:	cbz	x19, 402a38 <ferror@plt+0x1458>
  402a34:	str	x22, [x19]
  402a38:	ldp	x20, x19, [sp, #80]
  402a3c:	ldp	x22, x21, [sp, #64]
  402a40:	ldr	x23, [sp, #48]
  402a44:	ldp	x29, x30, [sp, #32]
  402a48:	add	sp, sp, #0x60
  402a4c:	ret
  402a50:	ldr	q0, [sp]
  402a54:	str	w23, [x21]
  402a58:	cbnz	x19, 402a34 <ferror@plt+0x1454>
  402a5c:	b	402a38 <ferror@plt+0x1458>
  402a60:	adrp	x8, 417000 <ferror@plt+0x15a20>
  402a64:	str	x0, [x8, #592]
  402a68:	ret
  402a6c:	and	w8, w0, #0x1
  402a70:	adrp	x9, 417000 <ferror@plt+0x15a20>
  402a74:	strb	w8, [x9, #600]
  402a78:	ret
  402a7c:	stp	x29, x30, [sp, #-48]!
  402a80:	adrp	x8, 417000 <ferror@plt+0x15a20>
  402a84:	ldr	x0, [x8, #560]
  402a88:	str	x21, [sp, #16]
  402a8c:	stp	x20, x19, [sp, #32]
  402a90:	mov	x29, sp
  402a94:	bl	405664 <ferror@plt+0x4084>
  402a98:	cbz	w0, 402ab8 <ferror@plt+0x14d8>
  402a9c:	adrp	x8, 417000 <ferror@plt+0x15a20>
  402aa0:	ldrb	w8, [x8, #600]
  402aa4:	cbz	w8, 402ad8 <ferror@plt+0x14f8>
  402aa8:	bl	4015a0 <__errno_location@plt>
  402aac:	ldr	w8, [x0]
  402ab0:	cmp	w8, #0x20
  402ab4:	b.ne	402ad8 <ferror@plt+0x14f8>  // b.any
  402ab8:	adrp	x8, 417000 <ferror@plt+0x15a20>
  402abc:	ldr	x0, [x8, #552]
  402ac0:	bl	405664 <ferror@plt+0x4084>
  402ac4:	cbnz	w0, 402b44 <ferror@plt+0x1564>
  402ac8:	ldp	x20, x19, [sp, #32]
  402acc:	ldr	x21, [sp, #16]
  402ad0:	ldp	x29, x30, [sp], #48
  402ad4:	ret
  402ad8:	adrp	x1, 406000 <ferror@plt+0x4a20>
  402adc:	add	x1, x1, #0x3de
  402ae0:	mov	w2, #0x5                   	// #5
  402ae4:	mov	x0, xzr
  402ae8:	bl	401560 <dcgettext@plt>
  402aec:	adrp	x8, 417000 <ferror@plt+0x15a20>
  402af0:	ldr	x21, [x8, #592]
  402af4:	mov	x19, x0
  402af8:	bl	4015a0 <__errno_location@plt>
  402afc:	ldr	w20, [x0]
  402b00:	cbnz	x21, 402b20 <ferror@plt+0x1540>
  402b04:	adrp	x2, 406000 <ferror@plt+0x4a20>
  402b08:	add	x2, x2, #0x2b1
  402b0c:	mov	w0, wzr
  402b10:	mov	w1, w20
  402b14:	mov	x3, x19
  402b18:	bl	4012f0 <error@plt>
  402b1c:	b	402b44 <ferror@plt+0x1564>
  402b20:	mov	x0, x21
  402b24:	bl	40402c <ferror@plt+0x2a4c>
  402b28:	adrp	x2, 406000 <ferror@plt+0x4a20>
  402b2c:	mov	x3, x0
  402b30:	add	x2, x2, #0x3ea
  402b34:	mov	w0, wzr
  402b38:	mov	w1, w20
  402b3c:	mov	x4, x19
  402b40:	bl	4012f0 <error@plt>
  402b44:	adrp	x8, 417000 <ferror@plt+0x15a20>
  402b48:	ldr	w0, [x8, #448]
  402b4c:	bl	4012c0 <_exit@plt>
  402b50:	stp	x29, x30, [sp, #-32]!
  402b54:	stp	x20, x19, [sp, #16]
  402b58:	mov	x29, sp
  402b5c:	cbz	x0, 402bdc <ferror@plt+0x15fc>
  402b60:	mov	w1, #0x2f                  	// #47
  402b64:	mov	x19, x0
  402b68:	bl	401420 <strrchr@plt>
  402b6c:	cmp	x0, #0x0
  402b70:	csinc	x20, x19, x0, eq  // eq = none
  402b74:	sub	x8, x20, x19
  402b78:	cmp	x8, #0x7
  402b7c:	b.lt	402bc0 <ferror@plt+0x15e0>  // b.tstop
  402b80:	adrp	x1, 406000 <ferror@plt+0x4a20>
  402b84:	sub	x0, x20, #0x7
  402b88:	add	x1, x1, #0x429
  402b8c:	mov	w2, #0x7                   	// #7
  402b90:	bl	401380 <strncmp@plt>
  402b94:	cbnz	w0, 402bc0 <ferror@plt+0x15e0>
  402b98:	adrp	x1, 406000 <ferror@plt+0x4a20>
  402b9c:	add	x1, x1, #0x431
  402ba0:	mov	w2, #0x3                   	// #3
  402ba4:	mov	x0, x20
  402ba8:	bl	401380 <strncmp@plt>
  402bac:	mov	x19, x20
  402bb0:	cbnz	w0, 402bc0 <ferror@plt+0x15e0>
  402bb4:	add	x19, x20, #0x3
  402bb8:	adrp	x8, 417000 <ferror@plt+0x15a20>
  402bbc:	str	x19, [x8, #568]
  402bc0:	adrp	x8, 417000 <ferror@plt+0x15a20>
  402bc4:	adrp	x9, 417000 <ferror@plt+0x15a20>
  402bc8:	str	x19, [x8, #608]
  402bcc:	str	x19, [x9, #544]
  402bd0:	ldp	x20, x19, [sp, #16]
  402bd4:	ldp	x29, x30, [sp], #32
  402bd8:	ret
  402bdc:	adrp	x8, 417000 <ferror@plt+0x15a20>
  402be0:	ldr	x3, [x8, #552]
  402be4:	adrp	x0, 406000 <ferror@plt+0x4a20>
  402be8:	add	x0, x0, #0x3f1
  402bec:	mov	w1, #0x37                  	// #55
  402bf0:	mov	w2, #0x1                   	// #1
  402bf4:	bl	401510 <fwrite@plt>
  402bf8:	bl	401440 <abort@plt>
  402bfc:	stp	x29, x30, [sp, #-48]!
  402c00:	str	x21, [sp, #16]
  402c04:	stp	x20, x19, [sp, #32]
  402c08:	mov	x29, sp
  402c0c:	mov	x19, x0
  402c10:	bl	4015a0 <__errno_location@plt>
  402c14:	ldr	w21, [x0]
  402c18:	adrp	x8, 417000 <ferror@plt+0x15a20>
  402c1c:	add	x8, x8, #0x268
  402c20:	cmp	x19, #0x0
  402c24:	mov	x20, x0
  402c28:	csel	x0, x8, x19, eq  // eq = none
  402c2c:	mov	w1, #0x38                  	// #56
  402c30:	bl	405184 <ferror@plt+0x3ba4>
  402c34:	str	w21, [x20]
  402c38:	ldp	x20, x19, [sp, #32]
  402c3c:	ldr	x21, [sp, #16]
  402c40:	ldp	x29, x30, [sp], #48
  402c44:	ret
  402c48:	adrp	x8, 417000 <ferror@plt+0x15a20>
  402c4c:	add	x8, x8, #0x268
  402c50:	cmp	x0, #0x0
  402c54:	csel	x8, x8, x0, eq  // eq = none
  402c58:	ldr	w0, [x8]
  402c5c:	ret
  402c60:	adrp	x8, 417000 <ferror@plt+0x15a20>
  402c64:	add	x8, x8, #0x268
  402c68:	cmp	x0, #0x0
  402c6c:	csel	x8, x8, x0, eq  // eq = none
  402c70:	str	w1, [x8]
  402c74:	ret
  402c78:	adrp	x8, 417000 <ferror@plt+0x15a20>
  402c7c:	add	x8, x8, #0x268
  402c80:	cmp	x0, #0x0
  402c84:	ubfx	w9, w1, #5, #3
  402c88:	csel	x8, x8, x0, eq  // eq = none
  402c8c:	add	x8, x8, w9, uxtw #2
  402c90:	ldr	w9, [x8, #8]
  402c94:	lsr	w10, w9, w1
  402c98:	and	w0, w10, #0x1
  402c9c:	and	w10, w2, #0x1
  402ca0:	eor	w10, w0, w10
  402ca4:	lsl	w10, w10, w1
  402ca8:	eor	w9, w10, w9
  402cac:	str	w9, [x8, #8]
  402cb0:	ret
  402cb4:	adrp	x8, 417000 <ferror@plt+0x15a20>
  402cb8:	add	x8, x8, #0x268
  402cbc:	cmp	x0, #0x0
  402cc0:	csel	x8, x8, x0, eq  // eq = none
  402cc4:	ldr	w0, [x8, #4]
  402cc8:	str	w1, [x8, #4]
  402ccc:	ret
  402cd0:	stp	x29, x30, [sp, #-16]!
  402cd4:	adrp	x8, 417000 <ferror@plt+0x15a20>
  402cd8:	add	x8, x8, #0x268
  402cdc:	cmp	x0, #0x0
  402ce0:	csel	x8, x8, x0, eq  // eq = none
  402ce4:	mov	w9, #0xa                   	// #10
  402ce8:	mov	x29, sp
  402cec:	str	w9, [x8]
  402cf0:	cbz	x1, 402d04 <ferror@plt+0x1724>
  402cf4:	cbz	x2, 402d04 <ferror@plt+0x1724>
  402cf8:	stp	x1, x2, [x8, #40]
  402cfc:	ldp	x29, x30, [sp], #16
  402d00:	ret
  402d04:	bl	401440 <abort@plt>
  402d08:	sub	sp, sp, #0x60
  402d0c:	adrp	x8, 417000 <ferror@plt+0x15a20>
  402d10:	add	x8, x8, #0x268
  402d14:	cmp	x4, #0x0
  402d18:	stp	x29, x30, [sp, #16]
  402d1c:	str	x25, [sp, #32]
  402d20:	stp	x24, x23, [sp, #48]
  402d24:	stp	x22, x21, [sp, #64]
  402d28:	stp	x20, x19, [sp, #80]
  402d2c:	add	x29, sp, #0x10
  402d30:	mov	x19, x3
  402d34:	mov	x20, x2
  402d38:	mov	x21, x1
  402d3c:	mov	x22, x0
  402d40:	csel	x24, x8, x4, eq  // eq = none
  402d44:	bl	4015a0 <__errno_location@plt>
  402d48:	ldp	w4, w5, [x24]
  402d4c:	ldp	x7, x8, [x24, #40]
  402d50:	ldr	w25, [x0]
  402d54:	mov	x23, x0
  402d58:	add	x6, x24, #0x8
  402d5c:	mov	x0, x22
  402d60:	mov	x1, x21
  402d64:	mov	x2, x20
  402d68:	mov	x3, x19
  402d6c:	str	x8, [sp]
  402d70:	bl	402d94 <ferror@plt+0x17b4>
  402d74:	str	w25, [x23]
  402d78:	ldp	x20, x19, [sp, #80]
  402d7c:	ldp	x22, x21, [sp, #64]
  402d80:	ldp	x24, x23, [sp, #48]
  402d84:	ldr	x25, [sp, #32]
  402d88:	ldp	x29, x30, [sp, #16]
  402d8c:	add	sp, sp, #0x60
  402d90:	ret
  402d94:	sub	sp, sp, #0x120
  402d98:	stp	x29, x30, [sp, #192]
  402d9c:	add	x29, sp, #0xc0
  402da0:	ldr	x8, [x29, #96]
  402da4:	stp	x28, x27, [sp, #208]
  402da8:	stp	x26, x25, [sp, #224]
  402dac:	stp	x24, x23, [sp, #240]
  402db0:	stp	x22, x21, [sp, #256]
  402db4:	stp	x20, x19, [sp, #272]
  402db8:	str	x7, [sp, #88]
  402dbc:	stur	x6, [x29, #-40]
  402dc0:	mov	w19, w5
  402dc4:	mov	w22, w4
  402dc8:	mov	x28, x3
  402dcc:	mov	x20, x2
  402dd0:	mov	x24, x1
  402dd4:	stur	x8, [x29, #-88]
  402dd8:	mov	x21, x0
  402ddc:	bl	401500 <__ctype_get_mb_cur_max@plt>
  402de0:	mov	w4, w22
  402de4:	mov	w8, wzr
  402de8:	mov	w14, wzr
  402dec:	str	w19, [sp, #80]
  402df0:	ubfx	w19, w19, #1, #1
  402df4:	add	x9, x20, #0x1
  402df8:	mov	w25, #0x1                   	// #1
  402dfc:	str	x0, [sp, #48]
  402e00:	str	xzr, [sp, #64]
  402e04:	stur	xzr, [x29, #-64]
  402e08:	stur	xzr, [x29, #-32]
  402e0c:	str	wzr, [sp, #72]
  402e10:	stur	x20, [x29, #-80]
  402e14:	str	x9, [sp, #96]
  402e18:	cmp	w4, #0xa
  402e1c:	b.hi	4039e8 <ferror@plt+0x2408>  // b.pmore
  402e20:	adrp	x12, 406000 <ferror@plt+0x4a20>
  402e24:	mov	w9, w4
  402e28:	add	x12, x12, #0x438
  402e2c:	mov	x22, x24
  402e30:	adr	x10, 402e50 <ferror@plt+0x1870>
  402e34:	ldrb	w11, [x12, x9]
  402e38:	add	x10, x10, x11, lsl #2
  402e3c:	ldur	x24, [x29, #-80]
  402e40:	mov	x20, xzr
  402e44:	mov	w16, wzr
  402e48:	mov	w9, #0x1                   	// #1
  402e4c:	br	x10
  402e50:	adrp	x0, 406000 <ferror@plt+0x4a20>
  402e54:	add	x0, x0, #0x598
  402e58:	mov	w1, w4
  402e5c:	mov	w20, w4
  402e60:	mov	w23, w14
  402e64:	bl	404334 <ferror@plt+0x2d54>
  402e68:	str	x0, [sp, #88]
  402e6c:	adrp	x0, 406000 <ferror@plt+0x4a20>
  402e70:	add	x0, x0, #0x59a
  402e74:	mov	w1, w20
  402e78:	bl	404334 <ferror@plt+0x2d54>
  402e7c:	mov	w14, w23
  402e80:	mov	w4, w20
  402e84:	stur	x0, [x29, #-88]
  402e88:	tbnz	w19, #0, 402ecc <ferror@plt+0x18ec>
  402e8c:	ldr	x8, [sp, #88]
  402e90:	ldrb	w9, [x8]
  402e94:	cbz	w9, 402ecc <ferror@plt+0x18ec>
  402e98:	mov	w27, w14
  402e9c:	mov	w26, w4
  402ea0:	mov	x10, xzr
  402ea4:	add	x8, x8, #0x1
  402ea8:	b	402ebc <ferror@plt+0x18dc>
  402eac:	ldrb	w9, [x8, x10]
  402eb0:	add	x20, x10, #0x1
  402eb4:	mov	x10, x20
  402eb8:	cbz	w9, 402ed8 <ferror@plt+0x18f8>
  402ebc:	cmp	x10, x22
  402ec0:	b.cs	402eac <ferror@plt+0x18cc>  // b.hs, b.nlast
  402ec4:	strb	w9, [x21, x10]
  402ec8:	b	402eac <ferror@plt+0x18cc>
  402ecc:	mov	w27, w14
  402ed0:	mov	w26, w4
  402ed4:	mov	x20, xzr
  402ed8:	ldur	x23, [x29, #-88]
  402edc:	mov	x0, x23
  402ee0:	bl	4012d0 <strlen@plt>
  402ee4:	stur	x0, [x29, #-32]
  402ee8:	stur	x23, [x29, #-64]
  402eec:	mov	w9, #0x1                   	// #1
  402ef0:	mov	w16, w19
  402ef4:	mov	w4, w26
  402ef8:	mov	w14, w27
  402efc:	b	402fa4 <ferror@plt+0x19c4>
  402f00:	mov	w8, #0x1                   	// #1
  402f04:	b	402f80 <ferror@plt+0x19a0>
  402f08:	mov	w4, wzr
  402f0c:	mov	x20, xzr
  402f10:	mov	w16, wzr
  402f14:	mov	w9, w8
  402f18:	b	402fa4 <ferror@plt+0x19c4>
  402f1c:	tbnz	w19, #0, 402f80 <ferror@plt+0x19a0>
  402f20:	mov	w9, w8
  402f24:	mov	w16, wzr
  402f28:	cbz	x22, 402f34 <ferror@plt+0x1954>
  402f2c:	mov	w8, #0x27                  	// #39
  402f30:	strb	w8, [x21]
  402f34:	adrp	x8, 406000 <ferror@plt+0x4a20>
  402f38:	add	x8, x8, #0x59a
  402f3c:	stur	x8, [x29, #-64]
  402f40:	mov	w8, #0x1                   	// #1
  402f44:	mov	w4, #0x2                   	// #2
  402f48:	mov	w20, #0x1                   	// #1
  402f4c:	stur	x8, [x29, #-32]
  402f50:	b	402fa4 <ferror@plt+0x19c4>
  402f54:	tbz	w19, #0, 403880 <ferror@plt+0x22a0>
  402f58:	mov	w8, #0x1                   	// #1
  402f5c:	stur	x8, [x29, #-32]
  402f60:	adrp	x8, 406000 <ferror@plt+0x4a20>
  402f64:	add	x8, x8, #0x596
  402f68:	mov	x20, xzr
  402f6c:	mov	w4, #0x5                   	// #5
  402f70:	stur	x8, [x29, #-64]
  402f74:	mov	w9, #0x1                   	// #1
  402f78:	b	402fa0 <ferror@plt+0x19c0>
  402f7c:	tbz	w19, #0, 4038b4 <ferror@plt+0x22d4>
  402f80:	mov	w9, #0x1                   	// #1
  402f84:	stur	x9, [x29, #-32]
  402f88:	adrp	x9, 406000 <ferror@plt+0x4a20>
  402f8c:	add	x9, x9, #0x59a
  402f90:	mov	x20, xzr
  402f94:	mov	w4, #0x2                   	// #2
  402f98:	stur	x9, [x29, #-64]
  402f9c:	mov	w9, w8
  402fa0:	mov	w16, #0x1                   	// #1
  402fa4:	mov	w15, w9
  402fa8:	ldp	x8, x9, [x29, #-40]
  402fac:	eor	w17, w16, #0x1
  402fb0:	stur	w17, [x29, #-68]
  402fb4:	mov	x23, xzr
  402fb8:	cmp	x8, #0x0
  402fbc:	cset	w8, eq  // eq = none
  402fc0:	cmp	x9, #0x0
  402fc4:	cset	w9, ne  // ne = any
  402fc8:	cmp	w4, #0x2
  402fcc:	cset	w10, ne  // ne = any
  402fd0:	and	w13, w10, w15
  402fd4:	and	w12, w9, w16
  402fd8:	orr	w10, w10, w17
  402fdc:	and	w17, w9, w13
  402fe0:	orr	w9, w13, w16
  402fe4:	eor	w9, w9, #0x1
  402fe8:	cset	w11, eq  // eq = none
  402fec:	orr	w8, w8, w9
  402ff0:	and	w12, w15, w12
  402ff4:	str	w10, [sp, #84]
  402ff8:	and	w10, w11, w16
  402ffc:	stur	w8, [x29, #-24]
  403000:	eor	w8, w15, #0x1
  403004:	str	w12, [sp, #56]
  403008:	str	w10, [sp, #76]
  40300c:	stur	w15, [x29, #-72]
  403010:	str	w8, [sp, #60]
  403014:	stp	w16, w4, [x29, #-48]
  403018:	stur	w17, [x29, #-52]
  40301c:	cmn	x28, #0x1
  403020:	b.eq	403030 <ferror@plt+0x1a50>  // b.none
  403024:	cmp	x23, x28
  403028:	b.ne	403038 <ferror@plt+0x1a58>  // b.any
  40302c:	b	403810 <ferror@plt+0x2230>
  403030:	ldrb	w8, [x24, x23]
  403034:	cbz	w8, 403818 <ferror@plt+0x2238>
  403038:	cbz	w17, 403078 <ferror@plt+0x1a98>
  40303c:	ldur	x8, [x29, #-32]
  403040:	cmp	x8, #0x2
  403044:	add	x19, x23, x8
  403048:	b.cc	403070 <ferror@plt+0x1a90>  // b.lo, b.ul, b.last
  40304c:	cmn	x28, #0x1
  403050:	b.ne	403070 <ferror@plt+0x1a90>  // b.any
  403054:	mov	x0, x24
  403058:	mov	w26, w14
  40305c:	bl	4012d0 <strlen@plt>
  403060:	ldp	w17, w16, [x29, #-52]
  403064:	ldur	w4, [x29, #-44]
  403068:	mov	w14, w26
  40306c:	mov	x28, x0
  403070:	cmp	x19, x28
  403074:	b.ls	403080 <ferror@plt+0x1aa0>  // b.plast
  403078:	mov	w27, wzr
  40307c:	b	4030b8 <ferror@plt+0x1ad8>
  403080:	ldur	x1, [x29, #-64]
  403084:	ldur	x2, [x29, #-32]
  403088:	add	x0, x24, x23
  40308c:	mov	w19, w14
  403090:	bl	401400 <bcmp@plt>
  403094:	ldur	w9, [x29, #-68]
  403098:	cmp	w0, #0x0
  40309c:	cset	w8, ne  // ne = any
  4030a0:	cset	w27, eq  // eq = none
  4030a4:	orr	w8, w8, w9
  4030a8:	tbz	w8, #0, 4038ec <ferror@plt+0x230c>
  4030ac:	ldp	w16, w4, [x29, #-48]
  4030b0:	ldur	w17, [x29, #-52]
  4030b4:	mov	w14, w19
  4030b8:	ldrb	w19, [x24, x23]
  4030bc:	cmp	w19, #0x7e
  4030c0:	b.hi	403300 <ferror@plt+0x1d20>  // b.pmore
  4030c4:	adrp	x13, 406000 <ferror@plt+0x4a20>
  4030c8:	add	x13, x13, #0x443
  4030cc:	adr	x12, 4030f0 <ferror@plt+0x1b10>
  4030d0:	ldrb	w9, [x13, x19]
  4030d4:	add	x12, x12, x9, lsl #2
  4030d8:	mov	w10, wzr
  4030dc:	mov	w8, wzr
  4030e0:	mov	w26, #0x1                   	// #1
  4030e4:	mov	w11, #0x6e                  	// #110
  4030e8:	mov	w9, #0x61                  	// #97
  4030ec:	br	x12
  4030f0:	ldur	w9, [x29, #-24]
  4030f4:	tbnz	w9, #0, 403114 <ferror@plt+0x1b34>
  4030f8:	ldur	x10, [x29, #-40]
  4030fc:	lsr	w9, w19, #5
  403100:	ldr	w9, [x10, w9, uxtw #2]
  403104:	lsr	w9, w9, w19
  403108:	tbz	w9, #0, 403114 <ferror@plt+0x1b34>
  40310c:	mov	w9, w19
  403110:	b	40311c <ferror@plt+0x1b3c>
  403114:	mov	w9, w19
  403118:	cbz	w27, 403364 <ferror@plt+0x1d84>
  40311c:	tbnz	w16, #0, 4038c4 <ferror@plt+0x22e4>
  403120:	cmp	w4, #0x2
  403124:	cset	w8, ne  // ne = any
  403128:	orr	w8, w8, w14
  40312c:	tbnz	w8, #0, 403170 <ferror@plt+0x1b90>
  403130:	cmp	x20, x22
  403134:	b.cs	403140 <ferror@plt+0x1b60>  // b.hs, b.nlast
  403138:	mov	w8, #0x27                  	// #39
  40313c:	strb	w8, [x21, x20]
  403140:	add	x8, x20, #0x1
  403144:	cmp	x8, x22
  403148:	b.cs	403154 <ferror@plt+0x1b74>  // b.hs, b.nlast
  40314c:	mov	w10, #0x24                  	// #36
  403150:	strb	w10, [x21, x8]
  403154:	add	x8, x20, #0x2
  403158:	cmp	x8, x22
  40315c:	b.cs	403168 <ferror@plt+0x1b88>  // b.hs, b.nlast
  403160:	mov	w10, #0x27                  	// #39
  403164:	strb	w10, [x21, x8]
  403168:	add	x20, x20, #0x3
  40316c:	mov	w14, #0x1                   	// #1
  403170:	cmp	x20, x22
  403174:	b.cs	403180 <ferror@plt+0x1ba0>  // b.hs, b.nlast
  403178:	mov	w8, #0x5c                  	// #92
  40317c:	strb	w8, [x21, x20]
  403180:	add	x20, x20, #0x1
  403184:	cmp	x20, x22
  403188:	b.cs	403190 <ferror@plt+0x1bb0>  // b.hs, b.nlast
  40318c:	strb	w9, [x21, x20]
  403190:	add	x20, x20, #0x1
  403194:	and	w25, w25, w26
  403198:	add	x23, x23, #0x1
  40319c:	cmn	x28, #0x1
  4031a0:	b.ne	403024 <ferror@plt+0x1a44>  // b.any
  4031a4:	b	403030 <ferror@plt+0x1a50>
  4031a8:	cmp	x28, #0x1
  4031ac:	b.eq	4031d0 <ferror@plt+0x1bf0>  // b.none
  4031b0:	cmn	x28, #0x1
  4031b4:	b.ne	4031d4 <ferror@plt+0x1bf4>  // b.any
  4031b8:	ldrb	w8, [x24, #1]
  4031bc:	cbz	w8, 4031d0 <ferror@plt+0x1bf0>
  4031c0:	mov	w8, wzr
  4031c4:	mov	w26, wzr
  4031c8:	mov	x28, #0xffffffffffffffff    	// #-1
  4031cc:	b	4030f0 <ferror@plt+0x1b10>
  4031d0:	cbz	x23, 4031e0 <ferror@plt+0x1c00>
  4031d4:	mov	w8, wzr
  4031d8:	mov	w26, wzr
  4031dc:	b	4030f0 <ferror@plt+0x1b10>
  4031e0:	mov	w10, #0x1                   	// #1
  4031e4:	cmp	w4, #0x2
  4031e8:	b.ne	4031f0 <ferror@plt+0x1c10>  // b.any
  4031ec:	tbnz	w16, #0, 4038c4 <ferror@plt+0x22e4>
  4031f0:	mov	w8, wzr
  4031f4:	mov	w26, w10
  4031f8:	b	4030f0 <ferror@plt+0x1b10>
  4031fc:	cmp	w4, #0x2
  403200:	b.ne	40334c <ferror@plt+0x1d6c>  // b.any
  403204:	tbz	w16, #0, 403358 <ferror@plt+0x1d78>
  403208:	b	4038c4 <ferror@plt+0x22e4>
  40320c:	mov	w9, #0x66                  	// #102
  403210:	b	4033a8 <ferror@plt+0x1dc8>
  403214:	mov	w11, #0x74                  	// #116
  403218:	b	403228 <ferror@plt+0x1c48>
  40321c:	mov	w9, #0x62                  	// #98
  403220:	b	4033a8 <ferror@plt+0x1dc8>
  403224:	mov	w11, #0x72                  	// #114
  403228:	ldr	w8, [sp, #84]
  40322c:	mov	w9, w11
  403230:	tbnz	w8, #0, 4033a8 <ferror@plt+0x1dc8>
  403234:	b	4038c4 <ferror@plt+0x22e4>
  403238:	ldur	w8, [x29, #-72]
  40323c:	tbz	w8, #0, 4033bc <ferror@plt+0x1ddc>
  403240:	cmp	w4, #0x2
  403244:	tbnz	w16, #0, 4039dc <ferror@plt+0x23fc>
  403248:	cset	w8, ne  // ne = any
  40324c:	orr	w8, w8, w14
  403250:	tbz	w8, #0, 4036ec <ferror@plt+0x210c>
  403254:	mov	x8, x20
  403258:	cmp	x8, x22
  40325c:	b.cc	403734 <ferror@plt+0x2154>  // b.lo, b.ul, b.last
  403260:	b	40373c <ferror@plt+0x215c>
  403264:	cmp	w4, #0x5
  403268:	b.eq	4034e8 <ferror@plt+0x1f08>  // b.none
  40326c:	cmp	w4, #0x2
  403270:	b.ne	403598 <ferror@plt+0x1fb8>  // b.any
  403274:	tbz	w16, #0, 403598 <ferror@plt+0x1fb8>
  403278:	b	4038c4 <ferror@plt+0x22e4>
  40327c:	mov	w9, #0x76                  	// #118
  403280:	b	4033a8 <ferror@plt+0x1dc8>
  403284:	cmp	w4, #0x2
  403288:	b.ne	4033cc <ferror@plt+0x1dec>  // b.any
  40328c:	tbnz	w16, #0, 4038c4 <ferror@plt+0x22e4>
  403290:	ldr	x10, [sp, #64]
  403294:	cmp	x22, #0x0
  403298:	cset	w8, eq  // eq = none
  40329c:	cmp	x10, #0x0
  4032a0:	cset	w9, ne  // ne = any
  4032a4:	orr	w8, w9, w8
  4032a8:	cmp	w8, #0x0
  4032ac:	csel	x10, x10, x22, ne  // ne = any
  4032b0:	csel	x22, x22, xzr, ne  // ne = any
  4032b4:	cmp	x20, x22
  4032b8:	str	x10, [sp, #64]
  4032bc:	b.cs	4032c8 <ferror@plt+0x1ce8>  // b.hs, b.nlast
  4032c0:	mov	w8, #0x27                  	// #39
  4032c4:	strb	w8, [x21, x20]
  4032c8:	add	x8, x20, #0x1
  4032cc:	cmp	x8, x22
  4032d0:	b.cs	4032dc <ferror@plt+0x1cfc>  // b.hs, b.nlast
  4032d4:	mov	w9, #0x5c                  	// #92
  4032d8:	strb	w9, [x21, x8]
  4032dc:	add	x8, x20, #0x2
  4032e0:	cmp	x8, x22
  4032e4:	b.cs	4032f0 <ferror@plt+0x1d10>  // b.hs, b.nlast
  4032e8:	mov	w9, #0x27                  	// #39
  4032ec:	strb	w9, [x21, x8]
  4032f0:	mov	w14, wzr
  4032f4:	mov	w8, wzr
  4032f8:	add	x20, x20, #0x3
  4032fc:	b	4033d0 <ferror@plt+0x1df0>
  403300:	ldr	x8, [sp, #48]
  403304:	str	w14, [sp, #28]
  403308:	cmp	x8, #0x1
  40330c:	b.ne	4033e4 <ferror@plt+0x1e04>  // b.any
  403310:	bl	4014b0 <__ctype_b_loc@plt>
  403314:	ldr	x8, [x0]
  403318:	mov	w11, #0x1                   	// #1
  40331c:	ldrh	w8, [x8, x19, lsl #1]
  403320:	ubfx	w26, w8, #14, #1
  403324:	ldr	w8, [sp, #60]
  403328:	ldp	w16, w4, [x29, #-48]
  40332c:	ldr	w14, [sp, #28]
  403330:	ldur	w17, [x29, #-52]
  403334:	cmp	x11, #0x1
  403338:	orr	w8, w26, w8
  40333c:	b.hi	4035a8 <ferror@plt+0x1fc8>  // b.pmore
  403340:	tbz	w8, #0, 4035a8 <ferror@plt+0x1fc8>
  403344:	mov	w8, wzr
  403348:	b	4030f0 <ferror@plt+0x1b10>
  40334c:	ldr	w8, [sp, #56]
  403350:	mov	w9, #0x5c                  	// #92
  403354:	tbz	w8, #0, 4033a8 <ferror@plt+0x1dc8>
  403358:	mov	w8, wzr
  40335c:	mov	w26, wzr
  403360:	mov	w19, #0x5c                  	// #92
  403364:	tbnz	w8, #0, 403398 <ferror@plt+0x1db8>
  403368:	tbz	w14, #0, 403398 <ferror@plt+0x1db8>
  40336c:	cmp	x20, x22
  403370:	b.cs	40337c <ferror@plt+0x1d9c>  // b.hs, b.nlast
  403374:	mov	w8, #0x27                  	// #39
  403378:	strb	w8, [x21, x20]
  40337c:	add	x8, x20, #0x1
  403380:	cmp	x8, x22
  403384:	b.cs	403390 <ferror@plt+0x1db0>  // b.hs, b.nlast
  403388:	mov	w9, #0x27                  	// #39
  40338c:	strb	w9, [x21, x8]
  403390:	mov	w14, wzr
  403394:	add	x20, x20, #0x2
  403398:	mov	w9, w19
  40339c:	cmp	x20, x22
  4033a0:	b.cc	40318c <ferror@plt+0x1bac>  // b.lo, b.ul, b.last
  4033a4:	b	403190 <ferror@plt+0x1bb0>
  4033a8:	ldur	w10, [x29, #-72]
  4033ac:	mov	w8, wzr
  4033b0:	mov	w26, wzr
  4033b4:	tbz	w10, #0, 4030f0 <ferror@plt+0x1b10>
  4033b8:	b	40311c <ferror@plt+0x1b3c>
  4033bc:	ldr	w8, [sp, #80]
  4033c0:	tbnz	w8, #0, 403198 <ferror@plt+0x1bb8>
  4033c4:	mov	w19, wzr
  4033c8:	b	4031d4 <ferror@plt+0x1bf4>
  4033cc:	mov	w8, wzr
  4033d0:	mov	w9, #0x1                   	// #1
  4033d4:	mov	w19, #0x27                  	// #39
  4033d8:	str	w9, [sp, #72]
  4033dc:	mov	w26, #0x1                   	// #1
  4033e0:	b	4030f0 <ferror@plt+0x1b10>
  4033e4:	cmn	x28, #0x1
  4033e8:	stur	xzr, [x29, #-16]
  4033ec:	b.ne	4033fc <ferror@plt+0x1e1c>  // b.any
  4033f0:	mov	x0, x24
  4033f4:	bl	4012d0 <strlen@plt>
  4033f8:	mov	x28, x0
  4033fc:	ldr	x8, [sp, #96]
  403400:	mov	x11, xzr
  403404:	mov	w26, #0x1                   	// #1
  403408:	str	x21, [sp, #32]
  40340c:	add	x8, x8, x23
  403410:	str	x8, [sp, #16]
  403414:	b	40344c <ferror@plt+0x1e6c>
  403418:	ldur	w0, [x29, #-20]
  40341c:	bl	401590 <iswprint@plt>
  403420:	ldr	x21, [sp, #40]
  403424:	cmp	w0, #0x0
  403428:	cset	w8, ne  // ne = any
  40342c:	sub	x0, x29, #0x10
  403430:	and	w26, w26, w8
  403434:	add	x21, x24, x21
  403438:	bl	401450 <mbsinit@plt>
  40343c:	mov	x11, x21
  403440:	ldr	x21, [sp, #32]
  403444:	ldur	x24, [x29, #-80]
  403448:	cbnz	w0, 403324 <ferror@plt+0x1d44>
  40344c:	add	x21, x11, x23
  403450:	add	x1, x24, x21
  403454:	sub	x2, x28, x21
  403458:	sub	x0, x29, #0x14
  40345c:	sub	x3, x29, #0x10
  403460:	str	x11, [sp, #40]
  403464:	bl	405538 <ferror@plt+0x3f58>
  403468:	cbz	x0, 4037f0 <ferror@plt+0x2210>
  40346c:	mov	x24, x0
  403470:	cmn	x0, #0x1
  403474:	b.eq	4037ec <ferror@plt+0x220c>  // b.none
  403478:	cmn	x24, #0x2
  40347c:	b.eq	4037b0 <ferror@plt+0x21d0>  // b.none
  403480:	ldr	w9, [sp, #76]
  403484:	ldr	x21, [sp, #32]
  403488:	cmp	x24, #0x2
  40348c:	cset	w8, cc  // cc = lo, ul, last
  403490:	eor	w9, w9, #0x1
  403494:	mov	x12, #0x2b                  	// #43
  403498:	orr	w8, w9, w8
  40349c:	mov	w11, #0x1                   	// #1
  4034a0:	movk	x12, #0x2, lsl #32
  4034a4:	tbnz	w8, #0, 403418 <ferror@plt+0x1e38>
  4034a8:	ldr	x9, [sp, #40]
  4034ac:	ldr	x10, [sp, #16]
  4034b0:	sub	x8, x24, #0x1
  4034b4:	add	x9, x10, x9
  4034b8:	b	4034c8 <ferror@plt+0x1ee8>
  4034bc:	subs	x8, x8, #0x1
  4034c0:	add	x9, x9, #0x1
  4034c4:	b.eq	403418 <ferror@plt+0x1e38>  // b.none
  4034c8:	ldrb	w10, [x9]
  4034cc:	sub	w10, w10, #0x5b
  4034d0:	cmp	w10, #0x21
  4034d4:	b.hi	4034bc <ferror@plt+0x1edc>  // b.pmore
  4034d8:	lsl	x10, x11, x10
  4034dc:	tst	x10, x12
  4034e0:	b.eq	4034bc <ferror@plt+0x1edc>  // b.none
  4034e4:	b	4038f8 <ferror@plt+0x2318>
  4034e8:	ldr	w8, [sp, #80]
  4034ec:	tbz	w8, #2, 403598 <ferror@plt+0x1fb8>
  4034f0:	add	x9, x23, #0x2
  4034f4:	cmp	x9, x28
  4034f8:	b.cs	403598 <ferror@plt+0x1fb8>  // b.hs, b.nlast
  4034fc:	add	x8, x23, x24
  403500:	ldrb	w8, [x8, #1]
  403504:	cmp	w8, #0x3f
  403508:	b.ne	403598 <ferror@plt+0x1fb8>  // b.any
  40350c:	ldrb	w19, [x24, x9]
  403510:	mov	w8, wzr
  403514:	cmp	w19, #0x3e
  403518:	b.hi	403804 <ferror@plt+0x2224>  // b.pmore
  40351c:	mov	w10, #0x1                   	// #1
  403520:	mov	x11, #0xa38200000000        	// #179778741075968
  403524:	lsl	x10, x10, x19
  403528:	movk	x11, #0x7000, lsl #48
  40352c:	tst	x10, x11
  403530:	b.eq	403804 <ferror@plt+0x2224>  // b.none
  403534:	tbnz	w16, #0, 4038c4 <ferror@plt+0x22e4>
  403538:	cmp	x20, x22
  40353c:	b.cs	403548 <ferror@plt+0x1f68>  // b.hs, b.nlast
  403540:	mov	w8, #0x3f                  	// #63
  403544:	strb	w8, [x21, x20]
  403548:	add	x8, x20, #0x1
  40354c:	cmp	x8, x22
  403550:	b.cs	40355c <ferror@plt+0x1f7c>  // b.hs, b.nlast
  403554:	mov	w10, #0x22                  	// #34
  403558:	strb	w10, [x21, x8]
  40355c:	add	x8, x20, #0x2
  403560:	cmp	x8, x22
  403564:	b.cs	403570 <ferror@plt+0x1f90>  // b.hs, b.nlast
  403568:	mov	w10, #0x22                  	// #34
  40356c:	strb	w10, [x21, x8]
  403570:	add	x8, x20, #0x3
  403574:	cmp	x8, x22
  403578:	b.cs	403584 <ferror@plt+0x1fa4>  // b.hs, b.nlast
  40357c:	mov	w10, #0x3f                  	// #63
  403580:	strb	w10, [x21, x8]
  403584:	mov	w8, wzr
  403588:	mov	w26, wzr
  40358c:	add	x20, x20, #0x4
  403590:	mov	x23, x9
  403594:	b	4030f0 <ferror@plt+0x1b10>
  403598:	mov	w8, wzr
  40359c:	mov	w26, wzr
  4035a0:	mov	w19, #0x3f                  	// #63
  4035a4:	b	4030f0 <ferror@plt+0x1b10>
  4035a8:	mov	w10, wzr
  4035ac:	add	x9, x11, x23
  4035b0:	b	4035c4 <ferror@plt+0x1fe4>
  4035b4:	ldr	x12, [sp, #96]
  4035b8:	add	x20, x20, #0x1
  4035bc:	ldrb	w19, [x12, x23]
  4035c0:	mov	x23, x11
  4035c4:	tbz	w8, #0, 4035e8 <ferror@plt+0x2008>
  4035c8:	tbz	w27, #0, 403694 <ferror@plt+0x20b4>
  4035cc:	cmp	x20, x22
  4035d0:	b.cs	4035dc <ferror@plt+0x1ffc>  // b.hs, b.nlast
  4035d4:	mov	w11, #0x5c                  	// #92
  4035d8:	strb	w11, [x21, x20]
  4035dc:	mov	w27, wzr
  4035e0:	add	x20, x20, #0x1
  4035e4:	b	403698 <ferror@plt+0x20b8>
  4035e8:	tbnz	w16, #0, 4038c4 <ferror@plt+0x22e4>
  4035ec:	cmp	w4, #0x2
  4035f0:	cset	w10, ne  // ne = any
  4035f4:	orr	w10, w10, w14
  4035f8:	tbnz	w10, #0, 40363c <ferror@plt+0x205c>
  4035fc:	cmp	x20, x22
  403600:	b.cs	40360c <ferror@plt+0x202c>  // b.hs, b.nlast
  403604:	mov	w10, #0x27                  	// #39
  403608:	strb	w10, [x21, x20]
  40360c:	add	x10, x20, #0x1
  403610:	cmp	x10, x22
  403614:	b.cs	403620 <ferror@plt+0x2040>  // b.hs, b.nlast
  403618:	mov	w11, #0x24                  	// #36
  40361c:	strb	w11, [x21, x10]
  403620:	add	x10, x20, #0x2
  403624:	cmp	x10, x22
  403628:	b.cs	403634 <ferror@plt+0x2054>  // b.hs, b.nlast
  40362c:	mov	w11, #0x27                  	// #39
  403630:	strb	w11, [x21, x10]
  403634:	add	x20, x20, #0x3
  403638:	mov	w14, #0x1                   	// #1
  40363c:	cmp	x20, x22
  403640:	b.cs	40364c <ferror@plt+0x206c>  // b.hs, b.nlast
  403644:	mov	w10, #0x5c                  	// #92
  403648:	strb	w10, [x21, x20]
  40364c:	add	x10, x20, #0x1
  403650:	cmp	x10, x22
  403654:	b.cs	403664 <ferror@plt+0x2084>  // b.hs, b.nlast
  403658:	mov	w11, #0x30                  	// #48
  40365c:	bfxil	w11, w19, #6, #2
  403660:	strb	w11, [x21, x10]
  403664:	add	x10, x20, #0x2
  403668:	cmp	x10, x22
  40366c:	b.cs	40367c <ferror@plt+0x209c>  // b.hs, b.nlast
  403670:	mov	w11, #0x30                  	// #48
  403674:	bfxil	w11, w19, #3, #3
  403678:	strb	w11, [x21, x10]
  40367c:	mov	w11, #0x30                  	// #48
  403680:	bfxil	w11, w19, #0, #3
  403684:	add	x20, x20, #0x3
  403688:	mov	w10, #0x1                   	// #1
  40368c:	mov	w19, w11
  403690:	b	403698 <ferror@plt+0x20b8>
  403694:	mov	w27, wzr
  403698:	add	x11, x23, #0x1
  40369c:	cmp	x9, x11
  4036a0:	b.ls	4037a4 <ferror@plt+0x21c4>  // b.plast
  4036a4:	and	w12, w10, #0x1
  4036a8:	orn	w12, w12, w14
  4036ac:	tbnz	w12, #0, 4036dc <ferror@plt+0x20fc>
  4036b0:	cmp	x20, x22
  4036b4:	b.cs	4036c0 <ferror@plt+0x20e0>  // b.hs, b.nlast
  4036b8:	mov	w12, #0x27                  	// #39
  4036bc:	strb	w12, [x21, x20]
  4036c0:	add	x12, x20, #0x1
  4036c4:	cmp	x12, x22
  4036c8:	b.cs	4036d4 <ferror@plt+0x20f4>  // b.hs, b.nlast
  4036cc:	mov	w13, #0x27                  	// #39
  4036d0:	strb	w13, [x21, x12]
  4036d4:	mov	w14, wzr
  4036d8:	add	x20, x20, #0x2
  4036dc:	cmp	x20, x22
  4036e0:	b.cs	4035b4 <ferror@plt+0x1fd4>  // b.hs, b.nlast
  4036e4:	strb	w19, [x21, x20]
  4036e8:	b	4035b4 <ferror@plt+0x1fd4>
  4036ec:	cmp	x20, x22
  4036f0:	b.cs	4036fc <ferror@plt+0x211c>  // b.hs, b.nlast
  4036f4:	mov	w8, #0x27                  	// #39
  4036f8:	strb	w8, [x21, x20]
  4036fc:	add	x8, x20, #0x1
  403700:	cmp	x8, x22
  403704:	b.cs	403710 <ferror@plt+0x2130>  // b.hs, b.nlast
  403708:	mov	w9, #0x24                  	// #36
  40370c:	strb	w9, [x21, x8]
  403710:	add	x8, x20, #0x2
  403714:	cmp	x8, x22
  403718:	b.cs	403724 <ferror@plt+0x2144>  // b.hs, b.nlast
  40371c:	mov	w9, #0x27                  	// #39
  403720:	strb	w9, [x21, x8]
  403724:	add	x8, x20, #0x3
  403728:	mov	w14, #0x1                   	// #1
  40372c:	cmp	x8, x22
  403730:	b.cs	40373c <ferror@plt+0x215c>  // b.hs, b.nlast
  403734:	mov	w9, #0x5c                  	// #92
  403738:	strb	w9, [x21, x8]
  40373c:	cmp	w4, #0x2
  403740:	add	x20, x8, #0x1
  403744:	b.eq	403794 <ferror@plt+0x21b4>  // b.none
  403748:	add	x9, x23, #0x1
  40374c:	cmp	x9, x28
  403750:	b.cs	403794 <ferror@plt+0x21b4>  // b.hs, b.nlast
  403754:	ldrb	w9, [x24, x9]
  403758:	sub	w9, w9, #0x30
  40375c:	cmp	w9, #0x9
  403760:	b.hi	403794 <ferror@plt+0x21b4>  // b.pmore
  403764:	cmp	x20, x22
  403768:	b.cs	403774 <ferror@plt+0x2194>  // b.hs, b.nlast
  40376c:	mov	w9, #0x30                  	// #48
  403770:	strb	w9, [x21, x20]
  403774:	add	x9, x8, #0x2
  403778:	cmp	x9, x22
  40377c:	b.cs	403788 <ferror@plt+0x21a8>  // b.hs, b.nlast
  403780:	mov	w10, #0x30                  	// #48
  403784:	strb	w10, [x21, x9]
  403788:	mov	w26, wzr
  40378c:	add	x20, x8, #0x3
  403790:	b	403798 <ferror@plt+0x21b8>
  403794:	mov	w26, wzr
  403798:	mov	w8, #0x1                   	// #1
  40379c:	mov	w19, #0x30                  	// #48
  4037a0:	b	4030f0 <ferror@plt+0x1b10>
  4037a4:	and	w8, w10, #0x1
  4037a8:	tbz	w8, #0, 403368 <ferror@plt+0x1d88>
  4037ac:	b	403398 <ferror@plt+0x1db8>
  4037b0:	cmp	x28, x21
  4037b4:	b.ls	4037ec <ferror@plt+0x220c>  // b.plast
  4037b8:	ldur	x24, [x29, #-80]
  4037bc:	ldp	x21, x11, [sp, #32]
  4037c0:	sub	x8, x28, x23
  4037c4:	add	x9, x24, x23
  4037c8:	ldrb	w10, [x9, x11]
  4037cc:	cbz	w10, 4037fc <ferror@plt+0x221c>
  4037d0:	add	x11, x11, #0x1
  4037d4:	add	x10, x23, x11
  4037d8:	cmp	x10, x28
  4037dc:	b.cc	4037c8 <ferror@plt+0x21e8>  // b.lo, b.ul, b.last
  4037e0:	mov	w26, wzr
  4037e4:	mov	x11, x8
  4037e8:	b	403324 <ferror@plt+0x1d44>
  4037ec:	mov	w26, wzr
  4037f0:	ldp	x21, x11, [sp, #32]
  4037f4:	ldur	x24, [x29, #-80]
  4037f8:	b	403324 <ferror@plt+0x1d44>
  4037fc:	mov	w26, wzr
  403800:	b	403324 <ferror@plt+0x1d44>
  403804:	mov	w19, #0x3f                  	// #63
  403808:	mov	w26, w8
  40380c:	b	4030f0 <ferror@plt+0x1b10>
  403810:	mov	x28, x23
  403814:	b	40381c <ferror@plt+0x223c>
  403818:	mov	x28, #0xffffffffffffffff    	// #-1
  40381c:	cmp	w4, #0x2
  403820:	ldur	w10, [x29, #-72]
  403824:	cset	w8, eq  // eq = none
  403828:	cmp	x20, #0x0
  40382c:	cset	w9, eq  // eq = none
  403830:	and	w8, w8, w9
  403834:	and	w8, w16, w8
  403838:	tbnz	w8, #0, 4038c8 <ferror@plt+0x22e8>
  40383c:	cmp	w4, #0x2
  403840:	cset	w8, ne  // ne = any
  403844:	orr	w8, w16, w8
  403848:	tbnz	w8, #0, 403994 <ferror@plt+0x23b4>
  40384c:	ldr	w8, [sp, #72]
  403850:	eor	w8, w8, #0x1
  403854:	tbnz	w8, #0, 403994 <ferror@plt+0x23b4>
  403858:	tbnz	w25, #0, 403964 <ferror@plt+0x2384>
  40385c:	ldr	x24, [sp, #64]
  403860:	mov	w19, wzr
  403864:	cbz	x24, 403990 <ferror@plt+0x23b0>
  403868:	mov	w4, #0x2                   	// #2
  40386c:	mov	w8, w10
  403870:	mov	w25, w19
  403874:	mov	w16, w19
  403878:	cbz	x22, 402e18 <ferror@plt+0x1838>
  40387c:	b	403994 <ferror@plt+0x23b4>
  403880:	mov	w16, wzr
  403884:	cbz	x22, 403890 <ferror@plt+0x22b0>
  403888:	mov	w8, #0x22                  	// #34
  40388c:	strb	w8, [x21]
  403890:	adrp	x8, 406000 <ferror@plt+0x4a20>
  403894:	add	x8, x8, #0x596
  403898:	stur	x8, [x29, #-64]
  40389c:	mov	w8, #0x1                   	// #1
  4038a0:	mov	w20, #0x1                   	// #1
  4038a4:	mov	w4, #0x5                   	// #5
  4038a8:	stur	x8, [x29, #-32]
  4038ac:	mov	w9, #0x1                   	// #1
  4038b0:	b	402fa4 <ferror@plt+0x19c4>
  4038b4:	mov	w9, #0x1                   	// #1
  4038b8:	mov	w16, wzr
  4038bc:	cbnz	x22, 402f2c <ferror@plt+0x194c>
  4038c0:	b	402f34 <ferror@plt+0x1954>
  4038c4:	ldur	w10, [x29, #-72]
  4038c8:	tst	w10, #0x1
  4038cc:	mov	w8, #0x2                   	// #2
  4038d0:	mov	w9, #0x4                   	// #4
  4038d4:	csel	w8, w9, w8, ne  // ne = any
  4038d8:	cmp	w4, #0x2
  4038dc:	b.ne	4038e4 <ferror@plt+0x2304>  // b.any
  4038e0:	mov	w4, w8
  4038e4:	ldr	x7, [sp, #88]
  4038e8:	b	403914 <ferror@plt+0x2334>
  4038ec:	ldr	x7, [sp, #88]
  4038f0:	ldur	w4, [x29, #-44]
  4038f4:	b	403914 <ferror@plt+0x2334>
  4038f8:	ldur	w8, [x29, #-72]
  4038fc:	ldr	x7, [sp, #88]
  403900:	ldur	x24, [x29, #-80]
  403904:	mov	w9, #0x4                   	// #4
  403908:	tst	w8, #0x1
  40390c:	mov	w8, #0x2                   	// #2
  403910:	csel	w4, w9, w8, ne  // ne = any
  403914:	ldr	w8, [sp, #80]
  403918:	mov	x0, x21
  40391c:	mov	x1, x22
  403920:	mov	x2, x24
  403924:	and	w5, w8, #0xfffffffd
  403928:	ldur	x8, [x29, #-88]
  40392c:	mov	x3, x28
  403930:	mov	x6, xzr
  403934:	str	x8, [sp]
  403938:	bl	402d94 <ferror@plt+0x17b4>
  40393c:	mov	x20, x0
  403940:	mov	x0, x20
  403944:	ldp	x20, x19, [sp, #272]
  403948:	ldp	x22, x21, [sp, #256]
  40394c:	ldp	x24, x23, [sp, #240]
  403950:	ldp	x26, x25, [sp, #224]
  403954:	ldp	x28, x27, [sp, #208]
  403958:	ldp	x29, x30, [sp, #192]
  40395c:	add	sp, sp, #0x120
  403960:	ret
  403964:	ldur	x8, [x29, #-88]
  403968:	ldr	x1, [sp, #64]
  40396c:	ldur	x2, [x29, #-80]
  403970:	ldr	w5, [sp, #80]
  403974:	ldur	x6, [x29, #-40]
  403978:	ldr	x7, [sp, #88]
  40397c:	mov	w4, #0x5                   	// #5
  403980:	str	x8, [sp]
  403984:	mov	x0, x21
  403988:	mov	x3, x28
  40398c:	b	403938 <ferror@plt+0x2358>
  403990:	mov	w16, w19
  403994:	ldur	x8, [x29, #-64]
  403998:	cbz	x8, 4039cc <ferror@plt+0x23ec>
  40399c:	tbnz	w16, #0, 4039cc <ferror@plt+0x23ec>
  4039a0:	ldrb	w9, [x8]
  4039a4:	cbz	w9, 4039cc <ferror@plt+0x23ec>
  4039a8:	add	x8, x8, #0x1
  4039ac:	b	4039bc <ferror@plt+0x23dc>
  4039b0:	ldrb	w9, [x8], #1
  4039b4:	add	x20, x20, #0x1
  4039b8:	cbz	w9, 4039cc <ferror@plt+0x23ec>
  4039bc:	cmp	x20, x22
  4039c0:	b.cs	4039b0 <ferror@plt+0x23d0>  // b.hs, b.nlast
  4039c4:	strb	w9, [x21, x20]
  4039c8:	b	4039b0 <ferror@plt+0x23d0>
  4039cc:	cmp	x20, x22
  4039d0:	b.cs	403940 <ferror@plt+0x2360>  // b.hs, b.nlast
  4039d4:	strb	wzr, [x21, x20]
  4039d8:	b	403940 <ferror@plt+0x2360>
  4039dc:	b.ne	4038e4 <ferror@plt+0x2304>  // b.any
  4039e0:	mov	w4, #0x4                   	// #4
  4039e4:	b	4038e4 <ferror@plt+0x2304>
  4039e8:	bl	401440 <abort@plt>
  4039ec:	sub	sp, sp, #0x60
  4039f0:	adrp	x8, 417000 <ferror@plt+0x15a20>
  4039f4:	add	x8, x8, #0x268
  4039f8:	cmp	x2, #0x0
  4039fc:	stp	x29, x30, [sp, #16]
  403a00:	stp	x26, x25, [sp, #32]
  403a04:	stp	x24, x23, [sp, #48]
  403a08:	stp	x22, x21, [sp, #64]
  403a0c:	stp	x20, x19, [sp, #80]
  403a10:	add	x29, sp, #0x10
  403a14:	mov	x19, x1
  403a18:	mov	x20, x0
  403a1c:	csel	x25, x8, x2, eq  // eq = none
  403a20:	bl	4015a0 <__errno_location@plt>
  403a24:	ldp	w4, w8, [x25]
  403a28:	ldp	x7, x9, [x25, #40]
  403a2c:	ldr	w26, [x0]
  403a30:	add	x23, x25, #0x8
  403a34:	orr	w22, w8, #0x1
  403a38:	mov	x21, x0
  403a3c:	mov	x0, xzr
  403a40:	mov	x1, xzr
  403a44:	mov	x2, x20
  403a48:	mov	x3, x19
  403a4c:	mov	w5, w22
  403a50:	mov	x6, x23
  403a54:	str	x9, [sp]
  403a58:	bl	402d94 <ferror@plt+0x17b4>
  403a5c:	add	x24, x0, #0x1
  403a60:	mov	x0, x24
  403a64:	bl	404f1c <ferror@plt+0x393c>
  403a68:	ldr	w4, [x25]
  403a6c:	ldp	x7, x8, [x25, #40]
  403a70:	mov	x1, x24
  403a74:	mov	x2, x20
  403a78:	mov	x3, x19
  403a7c:	mov	w5, w22
  403a80:	mov	x6, x23
  403a84:	mov	x25, x0
  403a88:	str	x8, [sp]
  403a8c:	bl	402d94 <ferror@plt+0x17b4>
  403a90:	str	w26, [x21]
  403a94:	mov	x0, x25
  403a98:	ldp	x20, x19, [sp, #80]
  403a9c:	ldp	x22, x21, [sp, #64]
  403aa0:	ldp	x24, x23, [sp, #48]
  403aa4:	ldp	x26, x25, [sp, #32]
  403aa8:	ldp	x29, x30, [sp, #16]
  403aac:	add	sp, sp, #0x60
  403ab0:	ret
  403ab4:	sub	sp, sp, #0x70
  403ab8:	adrp	x8, 417000 <ferror@plt+0x15a20>
  403abc:	add	x8, x8, #0x268
  403ac0:	cmp	x3, #0x0
  403ac4:	stp	x29, x30, [sp, #16]
  403ac8:	stp	x28, x27, [sp, #32]
  403acc:	stp	x26, x25, [sp, #48]
  403ad0:	stp	x24, x23, [sp, #64]
  403ad4:	stp	x22, x21, [sp, #80]
  403ad8:	stp	x20, x19, [sp, #96]
  403adc:	add	x29, sp, #0x10
  403ae0:	mov	x19, x2
  403ae4:	mov	x22, x1
  403ae8:	mov	x23, x0
  403aec:	csel	x21, x8, x3, eq  // eq = none
  403af0:	bl	4015a0 <__errno_location@plt>
  403af4:	ldp	w4, w8, [x21]
  403af8:	cmp	x19, #0x0
  403afc:	ldp	x7, x9, [x21, #40]
  403b00:	ldr	w28, [x0]
  403b04:	cset	w10, eq  // eq = none
  403b08:	orr	w25, w8, w10
  403b0c:	add	x26, x21, #0x8
  403b10:	mov	x24, x0
  403b14:	mov	x0, xzr
  403b18:	mov	x1, xzr
  403b1c:	mov	x2, x23
  403b20:	mov	x3, x22
  403b24:	mov	w5, w25
  403b28:	mov	x6, x26
  403b2c:	str	x9, [sp]
  403b30:	bl	402d94 <ferror@plt+0x17b4>
  403b34:	add	x27, x0, #0x1
  403b38:	mov	x20, x0
  403b3c:	mov	x0, x27
  403b40:	bl	404f1c <ferror@plt+0x393c>
  403b44:	ldr	w4, [x21]
  403b48:	ldp	x7, x8, [x21, #40]
  403b4c:	mov	x1, x27
  403b50:	mov	x2, x23
  403b54:	mov	x3, x22
  403b58:	mov	w5, w25
  403b5c:	mov	x6, x26
  403b60:	mov	x21, x0
  403b64:	str	x8, [sp]
  403b68:	bl	402d94 <ferror@plt+0x17b4>
  403b6c:	str	w28, [x24]
  403b70:	cbz	x19, 403b78 <ferror@plt+0x2598>
  403b74:	str	x20, [x19]
  403b78:	mov	x0, x21
  403b7c:	ldp	x20, x19, [sp, #96]
  403b80:	ldp	x22, x21, [sp, #80]
  403b84:	ldp	x24, x23, [sp, #64]
  403b88:	ldp	x26, x25, [sp, #48]
  403b8c:	ldp	x28, x27, [sp, #32]
  403b90:	ldp	x29, x30, [sp, #16]
  403b94:	add	sp, sp, #0x70
  403b98:	ret
  403b9c:	stp	x29, x30, [sp, #-64]!
  403ba0:	stp	x20, x19, [sp, #48]
  403ba4:	adrp	x20, 417000 <ferror@plt+0x15a20>
  403ba8:	stp	x22, x21, [sp, #32]
  403bac:	ldr	w8, [x20, #464]
  403bb0:	adrp	x21, 417000 <ferror@plt+0x15a20>
  403bb4:	ldr	x19, [x21, #456]
  403bb8:	str	x23, [sp, #16]
  403bbc:	cmp	w8, #0x2
  403bc0:	mov	x29, sp
  403bc4:	b.lt	403be8 <ferror@plt+0x2608>  // b.tstop
  403bc8:	add	x22, x19, #0x18
  403bcc:	mov	w23, #0x1                   	// #1
  403bd0:	ldr	x0, [x22], #16
  403bd4:	bl	4014f0 <free@plt>
  403bd8:	ldrsw	x8, [x20, #464]
  403bdc:	add	x23, x23, #0x1
  403be0:	cmp	x23, x8
  403be4:	b.lt	403bd0 <ferror@plt+0x25f0>  // b.tstop
  403be8:	ldr	x0, [x19, #8]
  403bec:	adrp	x23, 417000 <ferror@plt+0x15a20>
  403bf0:	add	x23, x23, #0x2a0
  403bf4:	adrp	x22, 417000 <ferror@plt+0x15a20>
  403bf8:	cmp	x0, x23
  403bfc:	add	x22, x22, #0x1d8
  403c00:	b.eq	403c10 <ferror@plt+0x2630>  // b.none
  403c04:	bl	4014f0 <free@plt>
  403c08:	mov	w8, #0x100                 	// #256
  403c0c:	stp	x8, x23, [x22]
  403c10:	cmp	x19, x22
  403c14:	b.eq	403c24 <ferror@plt+0x2644>  // b.none
  403c18:	mov	x0, x19
  403c1c:	bl	4014f0 <free@plt>
  403c20:	str	x22, [x21, #456]
  403c24:	mov	w8, #0x1                   	// #1
  403c28:	str	w8, [x20, #464]
  403c2c:	ldp	x20, x19, [sp, #48]
  403c30:	ldp	x22, x21, [sp, #32]
  403c34:	ldr	x23, [sp, #16]
  403c38:	ldp	x29, x30, [sp], #64
  403c3c:	ret
  403c40:	adrp	x3, 417000 <ferror@plt+0x15a20>
  403c44:	add	x3, x3, #0x268
  403c48:	mov	x2, #0xffffffffffffffff    	// #-1
  403c4c:	b	403c50 <ferror@plt+0x2670>
  403c50:	sub	sp, sp, #0x80
  403c54:	stp	x29, x30, [sp, #32]
  403c58:	add	x29, sp, #0x20
  403c5c:	stp	x28, x27, [sp, #48]
  403c60:	stp	x26, x25, [sp, #64]
  403c64:	stp	x24, x23, [sp, #80]
  403c68:	stp	x22, x21, [sp, #96]
  403c6c:	stp	x20, x19, [sp, #112]
  403c70:	mov	x22, x3
  403c74:	stur	x2, [x29, #-8]
  403c78:	mov	x21, x1
  403c7c:	mov	w23, w0
  403c80:	bl	4015a0 <__errno_location@plt>
  403c84:	tbnz	w23, #31, 403dd4 <ferror@plt+0x27f4>
  403c88:	adrp	x25, 417000 <ferror@plt+0x15a20>
  403c8c:	ldr	w8, [x25, #464]
  403c90:	adrp	x28, 417000 <ferror@plt+0x15a20>
  403c94:	ldr	w20, [x0]
  403c98:	ldr	x27, [x28, #456]
  403c9c:	mov	x19, x0
  403ca0:	cmp	w8, w23
  403ca4:	b.gt	403d10 <ferror@plt+0x2730>
  403ca8:	mov	w8, #0x7fffffff            	// #2147483647
  403cac:	cmp	w23, w8
  403cb0:	stur	w20, [x29, #-12]
  403cb4:	b.eq	403dd8 <ferror@plt+0x27f8>  // b.none
  403cb8:	adrp	x20, 417000 <ferror@plt+0x15a20>
  403cbc:	add	x20, x20, #0x1d8
  403cc0:	add	w26, w23, #0x1
  403cc4:	cmp	x27, x20
  403cc8:	csel	x0, xzr, x27, eq  // eq = none
  403ccc:	sbfiz	x1, x26, #4, #32
  403cd0:	bl	404f9c <ferror@plt+0x39bc>
  403cd4:	mov	x24, x0
  403cd8:	cmp	x27, x20
  403cdc:	str	x0, [x28, #456]
  403ce0:	b.ne	403cec <ferror@plt+0x270c>  // b.any
  403ce4:	ldr	q0, [x20]
  403ce8:	str	q0, [x24]
  403cec:	ldrsw	x8, [x25, #464]
  403cf0:	mov	w1, wzr
  403cf4:	add	x0, x24, x8, lsl #4
  403cf8:	sub	w8, w26, w8
  403cfc:	sbfiz	x2, x8, #4, #32
  403d00:	bl	4013c0 <memset@plt>
  403d04:	ldur	w20, [x29, #-12]
  403d08:	mov	x27, x24
  403d0c:	str	w26, [x25, #464]
  403d10:	add	x28, x27, w23, uxtw #4
  403d14:	mov	x27, x28
  403d18:	ldr	x26, [x28]
  403d1c:	ldr	x23, [x27, #8]!
  403d20:	ldp	w4, w8, [x22]
  403d24:	ldp	x7, x9, [x22, #40]
  403d28:	ldur	x3, [x29, #-8]
  403d2c:	add	x24, x22, #0x8
  403d30:	orr	w25, w8, #0x1
  403d34:	mov	x0, x23
  403d38:	mov	x1, x26
  403d3c:	mov	x2, x21
  403d40:	mov	w5, w25
  403d44:	mov	x6, x24
  403d48:	str	x9, [sp]
  403d4c:	bl	402d94 <ferror@plt+0x17b4>
  403d50:	cmp	x26, x0
  403d54:	b.hi	403dac <ferror@plt+0x27cc>  // b.pmore
  403d58:	adrp	x8, 417000 <ferror@plt+0x15a20>
  403d5c:	add	x8, x8, #0x2a0
  403d60:	add	x26, x0, #0x1
  403d64:	cmp	x23, x8
  403d68:	str	x26, [x28]
  403d6c:	b.eq	403d78 <ferror@plt+0x2798>  // b.none
  403d70:	mov	x0, x23
  403d74:	bl	4014f0 <free@plt>
  403d78:	mov	x0, x26
  403d7c:	bl	404f1c <ferror@plt+0x393c>
  403d80:	str	x0, [x27]
  403d84:	ldr	w4, [x22]
  403d88:	ldp	x7, x8, [x22, #40]
  403d8c:	ldur	x3, [x29, #-8]
  403d90:	mov	x1, x26
  403d94:	mov	x2, x21
  403d98:	mov	w5, w25
  403d9c:	mov	x6, x24
  403da0:	mov	x23, x0
  403da4:	str	x8, [sp]
  403da8:	bl	402d94 <ferror@plt+0x17b4>
  403dac:	str	w20, [x19]
  403db0:	mov	x0, x23
  403db4:	ldp	x20, x19, [sp, #112]
  403db8:	ldp	x22, x21, [sp, #96]
  403dbc:	ldp	x24, x23, [sp, #80]
  403dc0:	ldp	x26, x25, [sp, #64]
  403dc4:	ldp	x28, x27, [sp, #48]
  403dc8:	ldp	x29, x30, [sp, #32]
  403dcc:	add	sp, sp, #0x80
  403dd0:	ret
  403dd4:	bl	401440 <abort@plt>
  403dd8:	bl	405230 <ferror@plt+0x3c50>
  403ddc:	adrp	x3, 417000 <ferror@plt+0x15a20>
  403de0:	add	x3, x3, #0x268
  403de4:	b	403c50 <ferror@plt+0x2670>
  403de8:	adrp	x3, 417000 <ferror@plt+0x15a20>
  403dec:	add	x3, x3, #0x268
  403df0:	mov	x2, #0xffffffffffffffff    	// #-1
  403df4:	mov	x1, x0
  403df8:	mov	w0, wzr
  403dfc:	b	403c50 <ferror@plt+0x2670>
  403e00:	adrp	x3, 417000 <ferror@plt+0x15a20>
  403e04:	mov	x2, x1
  403e08:	add	x3, x3, #0x268
  403e0c:	mov	x1, x0
  403e10:	mov	w0, wzr
  403e14:	b	403c50 <ferror@plt+0x2670>
  403e18:	sub	sp, sp, #0x50
  403e1c:	movi	v0.2d, #0x0
  403e20:	cmp	w1, #0xa
  403e24:	stp	x29, x30, [sp, #64]
  403e28:	add	x29, sp, #0x40
  403e2c:	str	xzr, [sp, #48]
  403e30:	stp	q0, q0, [sp, #16]
  403e34:	str	q0, [sp]
  403e38:	b.eq	403e60 <ferror@plt+0x2880>  // b.none
  403e3c:	mov	x8, x2
  403e40:	str	w1, [sp]
  403e44:	mov	x3, sp
  403e48:	mov	x2, #0xffffffffffffffff    	// #-1
  403e4c:	mov	x1, x8
  403e50:	bl	403c50 <ferror@plt+0x2670>
  403e54:	ldp	x29, x30, [sp, #64]
  403e58:	add	sp, sp, #0x50
  403e5c:	ret
  403e60:	bl	401440 <abort@plt>
  403e64:	sub	sp, sp, #0x50
  403e68:	movi	v0.2d, #0x0
  403e6c:	cmp	w1, #0xa
  403e70:	stp	x29, x30, [sp, #64]
  403e74:	add	x29, sp, #0x40
  403e78:	str	xzr, [sp, #48]
  403e7c:	stp	q0, q0, [sp, #16]
  403e80:	str	q0, [sp]
  403e84:	b.eq	403eac <ferror@plt+0x28cc>  // b.none
  403e88:	mov	x8, x3
  403e8c:	str	w1, [sp]
  403e90:	mov	x3, sp
  403e94:	mov	x1, x2
  403e98:	mov	x2, x8
  403e9c:	bl	403c50 <ferror@plt+0x2670>
  403ea0:	ldp	x29, x30, [sp, #64]
  403ea4:	add	sp, sp, #0x50
  403ea8:	ret
  403eac:	bl	401440 <abort@plt>
  403eb0:	sub	sp, sp, #0x50
  403eb4:	movi	v0.2d, #0x0
  403eb8:	cmp	w0, #0xa
  403ebc:	stp	x29, x30, [sp, #64]
  403ec0:	add	x29, sp, #0x40
  403ec4:	str	xzr, [sp, #48]
  403ec8:	stp	q0, q0, [sp, #16]
  403ecc:	str	q0, [sp]
  403ed0:	b.eq	403ef4 <ferror@plt+0x2914>  // b.none
  403ed4:	str	w0, [sp]
  403ed8:	mov	x3, sp
  403edc:	mov	x2, #0xffffffffffffffff    	// #-1
  403ee0:	mov	w0, wzr
  403ee4:	bl	403c50 <ferror@plt+0x2670>
  403ee8:	ldp	x29, x30, [sp, #64]
  403eec:	add	sp, sp, #0x50
  403ef0:	ret
  403ef4:	bl	401440 <abort@plt>
  403ef8:	sub	sp, sp, #0x50
  403efc:	movi	v0.2d, #0x0
  403f00:	cmp	w0, #0xa
  403f04:	stp	x29, x30, [sp, #64]
  403f08:	add	x29, sp, #0x40
  403f0c:	str	xzr, [sp, #48]
  403f10:	stp	q0, q0, [sp, #16]
  403f14:	str	q0, [sp]
  403f18:	b.eq	403f38 <ferror@plt+0x2958>  // b.none
  403f1c:	str	w0, [sp]
  403f20:	mov	x3, sp
  403f24:	mov	w0, wzr
  403f28:	bl	403c50 <ferror@plt+0x2670>
  403f2c:	ldp	x29, x30, [sp, #64]
  403f30:	add	sp, sp, #0x50
  403f34:	ret
  403f38:	bl	401440 <abort@plt>
  403f3c:	sub	sp, sp, #0x50
  403f40:	adrp	x9, 417000 <ferror@plt+0x15a20>
  403f44:	add	x9, x9, #0x268
  403f48:	ldp	q0, q1, [x9]
  403f4c:	ubfx	w10, w2, #5, #3
  403f50:	mov	x11, sp
  403f54:	mov	x8, x1
  403f58:	stp	q0, q1, [sp]
  403f5c:	ldr	q0, [x9, #32]
  403f60:	ldr	x9, [x9, #48]
  403f64:	mov	x1, x0
  403f68:	mov	x3, sp
  403f6c:	str	q0, [sp, #32]
  403f70:	str	x9, [sp, #48]
  403f74:	add	x9, x11, w10, uxtw #2
  403f78:	ldr	w10, [x9, #8]
  403f7c:	mov	w0, wzr
  403f80:	stp	x29, x30, [sp, #64]
  403f84:	add	x29, sp, #0x40
  403f88:	lsr	w11, w10, w2
  403f8c:	mvn	w11, w11
  403f90:	and	w11, w11, #0x1
  403f94:	lsl	w11, w11, w2
  403f98:	eor	w10, w11, w10
  403f9c:	mov	x2, x8
  403fa0:	str	w10, [x9, #8]
  403fa4:	bl	403c50 <ferror@plt+0x2670>
  403fa8:	ldp	x29, x30, [sp, #64]
  403fac:	add	sp, sp, #0x50
  403fb0:	ret
  403fb4:	sub	sp, sp, #0x50
  403fb8:	adrp	x9, 417000 <ferror@plt+0x15a20>
  403fbc:	add	x9, x9, #0x268
  403fc0:	ldp	q0, q1, [x9]
  403fc4:	ubfx	w10, w1, #5, #3
  403fc8:	mov	x11, sp
  403fcc:	mov	x8, x0
  403fd0:	stp	q0, q1, [sp]
  403fd4:	ldr	q0, [x9, #32]
  403fd8:	ldr	x9, [x9, #48]
  403fdc:	mov	x3, sp
  403fe0:	mov	x2, #0xffffffffffffffff    	// #-1
  403fe4:	str	q0, [sp, #32]
  403fe8:	str	x9, [sp, #48]
  403fec:	add	x9, x11, w10, uxtw #2
  403ff0:	ldr	w10, [x9, #8]
  403ff4:	mov	w0, wzr
  403ff8:	stp	x29, x30, [sp, #64]
  403ffc:	add	x29, sp, #0x40
  404000:	lsr	w11, w10, w1
  404004:	mvn	w11, w11
  404008:	and	w11, w11, #0x1
  40400c:	lsl	w11, w11, w1
  404010:	eor	w10, w11, w10
  404014:	mov	x1, x8
  404018:	str	w10, [x9, #8]
  40401c:	bl	403c50 <ferror@plt+0x2670>
  404020:	ldp	x29, x30, [sp, #64]
  404024:	add	sp, sp, #0x50
  404028:	ret
  40402c:	sub	sp, sp, #0x50
  404030:	adrp	x8, 417000 <ferror@plt+0x15a20>
  404034:	add	x8, x8, #0x268
  404038:	ldp	q0, q1, [x8]
  40403c:	ldr	q2, [x8, #32]
  404040:	ldr	x8, [x8, #48]
  404044:	mov	x1, x0
  404048:	stp	q0, q1, [sp]
  40404c:	ldr	w9, [sp, #12]
  404050:	str	x8, [sp, #48]
  404054:	mov	x3, sp
  404058:	mov	x2, #0xffffffffffffffff    	// #-1
  40405c:	orr	w8, w9, #0x4000000
  404060:	mov	w0, wzr
  404064:	stp	x29, x30, [sp, #64]
  404068:	add	x29, sp, #0x40
  40406c:	str	q2, [sp, #32]
  404070:	str	w8, [sp, #12]
  404074:	bl	403c50 <ferror@plt+0x2670>
  404078:	ldp	x29, x30, [sp, #64]
  40407c:	add	sp, sp, #0x50
  404080:	ret
  404084:	sub	sp, sp, #0x50
  404088:	adrp	x8, 417000 <ferror@plt+0x15a20>
  40408c:	add	x8, x8, #0x268
  404090:	ldp	q0, q1, [x8]
  404094:	ldr	q2, [x8, #32]
  404098:	ldr	x8, [x8, #48]
  40409c:	mov	x2, x1
  4040a0:	stp	q0, q1, [sp]
  4040a4:	ldr	w9, [sp, #12]
  4040a8:	mov	x1, x0
  4040ac:	str	x8, [sp, #48]
  4040b0:	mov	x3, sp
  4040b4:	orr	w8, w9, #0x4000000
  4040b8:	mov	w0, wzr
  4040bc:	stp	x29, x30, [sp, #64]
  4040c0:	add	x29, sp, #0x40
  4040c4:	str	q2, [sp, #32]
  4040c8:	str	w8, [sp, #12]
  4040cc:	bl	403c50 <ferror@plt+0x2670>
  4040d0:	ldp	x29, x30, [sp, #64]
  4040d4:	add	sp, sp, #0x50
  4040d8:	ret
  4040dc:	sub	sp, sp, #0x80
  4040e0:	movi	v0.2d, #0x0
  4040e4:	cmp	w1, #0xa
  4040e8:	stp	x29, x30, [sp, #112]
  4040ec:	add	x29, sp, #0x70
  4040f0:	str	wzr, [sp, #48]
  4040f4:	stp	q0, q0, [sp, #16]
  4040f8:	str	q0, [sp]
  4040fc:	b.eq	40414c <ferror@plt+0x2b6c>  // b.none
  404100:	ldp	q0, q1, [sp]
  404104:	ldr	w9, [sp, #48]
  404108:	ldr	q2, [sp, #32]
  40410c:	mov	x8, x2
  404110:	stur	q0, [sp, #60]
  404114:	ldr	w10, [sp, #68]
  404118:	str	w1, [sp, #56]
  40411c:	str	w9, [sp, #108]
  404120:	add	x3, sp, #0x38
  404124:	orr	w9, w10, #0x4000000
  404128:	mov	x2, #0xffffffffffffffff    	// #-1
  40412c:	mov	x1, x8
  404130:	stur	q1, [sp, #76]
  404134:	stur	q2, [sp, #92]
  404138:	str	w9, [sp, #68]
  40413c:	bl	403c50 <ferror@plt+0x2670>
  404140:	ldp	x29, x30, [sp, #112]
  404144:	add	sp, sp, #0x80
  404148:	ret
  40414c:	bl	401440 <abort@plt>
  404150:	sub	sp, sp, #0x50
  404154:	adrp	x9, 417000 <ferror@plt+0x15a20>
  404158:	add	x9, x9, #0x268
  40415c:	ldp	q0, q1, [x9]
  404160:	ldr	q2, [x9, #32]
  404164:	ldr	x9, [x9, #48]
  404168:	mov	w10, #0xa                   	// #10
  40416c:	stp	x29, x30, [sp, #64]
  404170:	add	x29, sp, #0x40
  404174:	stp	q0, q1, [sp]
  404178:	str	q2, [sp, #32]
  40417c:	str	x9, [sp, #48]
  404180:	str	w10, [sp]
  404184:	cbz	x1, 4041b0 <ferror@plt+0x2bd0>
  404188:	cbz	x2, 4041b0 <ferror@plt+0x2bd0>
  40418c:	mov	x8, x3
  404190:	stp	x1, x2, [sp, #40]
  404194:	mov	x3, sp
  404198:	mov	x2, #0xffffffffffffffff    	// #-1
  40419c:	mov	x1, x8
  4041a0:	bl	403c50 <ferror@plt+0x2670>
  4041a4:	ldp	x29, x30, [sp, #64]
  4041a8:	add	sp, sp, #0x50
  4041ac:	ret
  4041b0:	bl	401440 <abort@plt>
  4041b4:	sub	sp, sp, #0x50
  4041b8:	adrp	x9, 417000 <ferror@plt+0x15a20>
  4041bc:	add	x9, x9, #0x268
  4041c0:	ldp	q0, q1, [x9]
  4041c4:	ldr	x10, [x9, #48]
  4041c8:	stp	x29, x30, [sp, #64]
  4041cc:	add	x29, sp, #0x40
  4041d0:	stp	q0, q1, [sp]
  4041d4:	ldr	q0, [x9, #32]
  4041d8:	mov	w9, #0xa                   	// #10
  4041dc:	str	x10, [sp, #48]
  4041e0:	str	w9, [sp]
  4041e4:	str	q0, [sp, #32]
  4041e8:	cbz	x1, 404214 <ferror@plt+0x2c34>
  4041ec:	cbz	x2, 404214 <ferror@plt+0x2c34>
  4041f0:	mov	x8, x3
  4041f4:	stp	x1, x2, [sp, #40]
  4041f8:	mov	x3, sp
  4041fc:	mov	x1, x8
  404200:	mov	x2, x4
  404204:	bl	403c50 <ferror@plt+0x2670>
  404208:	ldp	x29, x30, [sp, #64]
  40420c:	add	sp, sp, #0x50
  404210:	ret
  404214:	bl	401440 <abort@plt>
  404218:	sub	sp, sp, #0x50
  40421c:	adrp	x9, 417000 <ferror@plt+0x15a20>
  404220:	add	x9, x9, #0x268
  404224:	ldp	q0, q1, [x9]
  404228:	ldr	q2, [x9, #32]
  40422c:	ldr	x9, [x9, #48]
  404230:	mov	w10, #0xa                   	// #10
  404234:	stp	x29, x30, [sp, #64]
  404238:	add	x29, sp, #0x40
  40423c:	stp	q0, q1, [sp]
  404240:	str	q2, [sp, #32]
  404244:	str	x9, [sp, #48]
  404248:	str	w10, [sp]
  40424c:	cbz	x0, 40427c <ferror@plt+0x2c9c>
  404250:	cbz	x1, 40427c <ferror@plt+0x2c9c>
  404254:	mov	x8, x2
  404258:	stp	x0, x1, [sp, #40]
  40425c:	mov	x3, sp
  404260:	mov	x2, #0xffffffffffffffff    	// #-1
  404264:	mov	w0, wzr
  404268:	mov	x1, x8
  40426c:	bl	403c50 <ferror@plt+0x2670>
  404270:	ldp	x29, x30, [sp, #64]
  404274:	add	sp, sp, #0x50
  404278:	ret
  40427c:	bl	401440 <abort@plt>
  404280:	sub	sp, sp, #0x50
  404284:	adrp	x9, 417000 <ferror@plt+0x15a20>
  404288:	add	x9, x9, #0x268
  40428c:	ldp	q0, q1, [x9]
  404290:	ldr	q2, [x9, #32]
  404294:	ldr	x9, [x9, #48]
  404298:	mov	w10, #0xa                   	// #10
  40429c:	stp	x29, x30, [sp, #64]
  4042a0:	add	x29, sp, #0x40
  4042a4:	stp	q0, q1, [sp]
  4042a8:	str	q2, [sp, #32]
  4042ac:	str	x9, [sp, #48]
  4042b0:	str	w10, [sp]
  4042b4:	cbz	x0, 4042e4 <ferror@plt+0x2d04>
  4042b8:	cbz	x1, 4042e4 <ferror@plt+0x2d04>
  4042bc:	mov	x8, x3
  4042c0:	stp	x0, x1, [sp, #40]
  4042c4:	mov	x3, sp
  4042c8:	mov	w0, wzr
  4042cc:	mov	x1, x2
  4042d0:	mov	x2, x8
  4042d4:	bl	403c50 <ferror@plt+0x2670>
  4042d8:	ldp	x29, x30, [sp, #64]
  4042dc:	add	sp, sp, #0x50
  4042e0:	ret
  4042e4:	bl	401440 <abort@plt>
  4042e8:	adrp	x3, 417000 <ferror@plt+0x15a20>
  4042ec:	add	x3, x3, #0x1e8
  4042f0:	b	403c50 <ferror@plt+0x2670>
  4042f4:	adrp	x3, 417000 <ferror@plt+0x15a20>
  4042f8:	mov	x2, x1
  4042fc:	add	x3, x3, #0x1e8
  404300:	mov	x1, x0
  404304:	mov	w0, wzr
  404308:	b	403c50 <ferror@plt+0x2670>
  40430c:	adrp	x3, 417000 <ferror@plt+0x15a20>
  404310:	add	x3, x3, #0x1e8
  404314:	mov	x2, #0xffffffffffffffff    	// #-1
  404318:	b	403c50 <ferror@plt+0x2670>
  40431c:	adrp	x3, 417000 <ferror@plt+0x15a20>
  404320:	add	x3, x3, #0x1e8
  404324:	mov	x2, #0xffffffffffffffff    	// #-1
  404328:	mov	x1, x0
  40432c:	mov	w0, wzr
  404330:	b	403c50 <ferror@plt+0x2670>
  404334:	stp	x29, x30, [sp, #-32]!
  404338:	stp	x20, x19, [sp, #16]
  40433c:	mov	x20, x0
  404340:	mov	w19, w1
  404344:	mov	w2, #0x5                   	// #5
  404348:	mov	x0, xzr
  40434c:	mov	x1, x20
  404350:	mov	x29, sp
  404354:	bl	401560 <dcgettext@plt>
  404358:	cmp	x0, x20
  40435c:	b.ne	404440 <ferror@plt+0x2e60>  // b.any
  404360:	bl	405730 <ferror@plt+0x4150>
  404364:	ldrb	w8, [x0]
  404368:	and	w8, w8, #0xffffffdf
  40436c:	cmp	w8, #0x47
  404370:	b.eq	4043d4 <ferror@plt+0x2df4>  // b.none
  404374:	cmp	w8, #0x55
  404378:	b.ne	404428 <ferror@plt+0x2e48>  // b.any
  40437c:	ldrb	w8, [x0, #1]
  404380:	and	w8, w8, #0xffffffdf
  404384:	cmp	w8, #0x54
  404388:	b.ne	404428 <ferror@plt+0x2e48>  // b.any
  40438c:	ldrb	w8, [x0, #2]
  404390:	and	w8, w8, #0xffffffdf
  404394:	cmp	w8, #0x46
  404398:	b.ne	404428 <ferror@plt+0x2e48>  // b.any
  40439c:	ldrb	w8, [x0, #3]
  4043a0:	cmp	w8, #0x2d
  4043a4:	b.ne	404428 <ferror@plt+0x2e48>  // b.any
  4043a8:	ldrb	w8, [x0, #4]
  4043ac:	cmp	w8, #0x38
  4043b0:	b.ne	404428 <ferror@plt+0x2e48>  // b.any
  4043b4:	ldrb	w8, [x0, #5]
  4043b8:	cbnz	w8, 404428 <ferror@plt+0x2e48>
  4043bc:	ldrb	w8, [x20]
  4043c0:	adrp	x9, 406000 <ferror@plt+0x4a20>
  4043c4:	adrp	x10, 406000 <ferror@plt+0x4a20>
  4043c8:	add	x9, x9, #0x5a0
  4043cc:	add	x10, x10, #0x59c
  4043d0:	b	404460 <ferror@plt+0x2e80>
  4043d4:	ldrb	w8, [x0, #1]
  4043d8:	and	w8, w8, #0xffffffdf
  4043dc:	cmp	w8, #0x42
  4043e0:	b.ne	404428 <ferror@plt+0x2e48>  // b.any
  4043e4:	ldrb	w8, [x0, #2]
  4043e8:	cmp	w8, #0x31
  4043ec:	b.ne	404428 <ferror@plt+0x2e48>  // b.any
  4043f0:	ldrb	w8, [x0, #3]
  4043f4:	cmp	w8, #0x38
  4043f8:	b.ne	404428 <ferror@plt+0x2e48>  // b.any
  4043fc:	ldrb	w8, [x0, #4]
  404400:	cmp	w8, #0x30
  404404:	b.ne	404428 <ferror@plt+0x2e48>  // b.any
  404408:	ldrb	w8, [x0, #5]
  40440c:	cmp	w8, #0x33
  404410:	b.ne	404428 <ferror@plt+0x2e48>  // b.any
  404414:	ldrb	w8, [x0, #6]
  404418:	cmp	w8, #0x30
  40441c:	b.ne	404428 <ferror@plt+0x2e48>  // b.any
  404420:	ldrb	w8, [x0, #7]
  404424:	cbz	w8, 40444c <ferror@plt+0x2e6c>
  404428:	adrp	x8, 406000 <ferror@plt+0x4a20>
  40442c:	adrp	x9, 406000 <ferror@plt+0x4a20>
  404430:	add	x8, x8, #0x59a
  404434:	add	x9, x9, #0x596
  404438:	cmp	w19, #0x9
  40443c:	csel	x0, x9, x8, eq  // eq = none
  404440:	ldp	x20, x19, [sp, #16]
  404444:	ldp	x29, x30, [sp], #32
  404448:	ret
  40444c:	ldrb	w8, [x20]
  404450:	adrp	x9, 406000 <ferror@plt+0x4a20>
  404454:	adrp	x10, 406000 <ferror@plt+0x4a20>
  404458:	add	x9, x9, #0x5a8
  40445c:	add	x10, x10, #0x5a4
  404460:	cmp	w8, #0x60
  404464:	csel	x0, x10, x9, eq  // eq = none
  404468:	b	404440 <ferror@plt+0x2e60>
  40446c:	sub	sp, sp, #0xa0
  404470:	stp	x26, x25, [sp, #96]
  404474:	adrp	x26, 417000 <ferror@plt+0x15a20>
  404478:	ldrb	w8, [x26, #928]
  40447c:	stp	x24, x23, [sp, #112]
  404480:	stp	x22, x21, [sp, #128]
  404484:	stp	x20, x19, [sp, #144]
  404488:	mov	x19, x3
  40448c:	mov	x20, x2
  404490:	mov	x21, x1
  404494:	mov	w22, w0
  404498:	adrp	x25, 417000 <ferror@plt+0x15a20>
  40449c:	adrp	x24, 417000 <ferror@plt+0x15a20>
  4044a0:	stp	x29, x30, [sp, #80]
  4044a4:	add	x29, sp, #0x50
  4044a8:	tbnz	w8, #0, 40450c <ferror@plt+0x2f2c>
  4044ac:	bl	405730 <ferror@plt+0x4150>
  4044b0:	adrp	x1, 406000 <ferror@plt+0x4a20>
  4044b4:	add	x1, x1, #0x5ab
  4044b8:	mov	x23, x0
  4044bc:	bl	401490 <strcmp@plt>
  4044c0:	cmp	w0, #0x0
  4044c4:	cset	w8, eq  // eq = none
  4044c8:	str	w8, [x25, #932]
  4044cc:	cbz	w0, 404504 <ferror@plt+0x2f24>
  4044d0:	adrp	x1, 406000 <ferror@plt+0x4a20>
  4044d4:	add	x1, x1, #0x5ab
  4044d8:	mov	x0, x23
  4044dc:	bl	401530 <iconv_open@plt>
  4044e0:	cmn	x0, #0x1
  4044e4:	str	x0, [x24, #936]
  4044e8:	b.ne	404504 <ferror@plt+0x2f24>  // b.any
  4044ec:	adrp	x0, 406000 <ferror@plt+0x4a20>
  4044f0:	adrp	x1, 406000 <ferror@plt+0x4a20>
  4044f4:	add	x0, x0, #0x5b1
  4044f8:	add	x1, x1, #0x5ab
  4044fc:	bl	401530 <iconv_open@plt>
  404500:	str	x0, [x24, #936]
  404504:	mov	w8, #0x1                   	// #1
  404508:	strb	w8, [x26, #928]
  40450c:	ldr	w8, [x25, #932]
  404510:	cbnz	w8, 404538 <ferror@plt+0x2f58>
  404514:	ldr	x9, [x24, #936]
  404518:	cmn	x9, #0x1
  40451c:	b.ne	404538 <ferror@plt+0x2f58>  // b.any
  404520:	adrp	x1, 406000 <ferror@plt+0x4a20>
  404524:	add	x1, x1, #0x5b7
  404528:	mov	w0, w22
  40452c:	mov	x2, x19
  404530:	blr	x20
  404534:	b	404558 <ferror@plt+0x2f78>
  404538:	cmp	w22, #0x7f
  40453c:	b.hi	404574 <ferror@plt+0x2f94>  // b.pmore
  404540:	sturb	w22, [x29, #-8]
  404544:	mov	w1, #0x1                   	// #1
  404548:	cbz	w8, 404594 <ferror@plt+0x2fb4>
  40454c:	sub	x0, x29, #0x8
  404550:	mov	x2, x19
  404554:	blr	x21
  404558:	ldp	x20, x19, [sp, #144]
  40455c:	ldp	x22, x21, [sp, #128]
  404560:	ldp	x24, x23, [sp, #112]
  404564:	ldp	x26, x25, [sp, #96]
  404568:	ldp	x29, x30, [sp, #80]
  40456c:	add	sp, sp, #0xa0
  404570:	ret
  404574:	sub	x0, x29, #0x8
  404578:	mov	w2, #0x6                   	// #6
  40457c:	mov	w1, w22
  404580:	bl	40474c <ferror@plt+0x316c>
  404584:	tbnz	w0, #31, 404610 <ferror@plt+0x3030>
  404588:	ldr	w8, [x25, #932]
  40458c:	mov	w1, w0
  404590:	cbnz	w8, 40454c <ferror@plt+0x2f6c>
  404594:	ldr	x0, [x24, #936]
  404598:	sub	x8, x29, #0x8
  40459c:	stp	x1, x8, [sp, #24]
  4045a0:	sub	x9, x29, #0x24
  4045a4:	mov	w8, #0x19                  	// #25
  4045a8:	add	x1, sp, #0x20
  4045ac:	add	x2, sp, #0x18
  4045b0:	add	x3, sp, #0x10
  4045b4:	add	x4, sp, #0x8
  4045b8:	stp	x8, x9, [sp, #8]
  4045bc:	bl	4014a0 <iconv@plt>
  4045c0:	cmn	x0, #0x1
  4045c4:	b.eq	404604 <ferror@plt+0x3024>  // b.none
  4045c8:	ldr	x8, [sp, #24]
  4045cc:	cbnz	x8, 404604 <ferror@plt+0x3024>
  4045d0:	ldr	x0, [x24, #936]
  4045d4:	add	x3, sp, #0x10
  4045d8:	add	x4, sp, #0x8
  4045dc:	mov	x1, xzr
  4045e0:	mov	x2, xzr
  4045e4:	bl	4014a0 <iconv@plt>
  4045e8:	cmn	x0, #0x1
  4045ec:	b.eq	404604 <ferror@plt+0x3024>  // b.none
  4045f0:	ldr	x8, [sp, #16]
  4045f4:	sub	x9, x29, #0x24
  4045f8:	sub	x0, x29, #0x24
  4045fc:	sub	x1, x8, x9
  404600:	b	404550 <ferror@plt+0x2f70>
  404604:	mov	w0, w22
  404608:	mov	x1, xzr
  40460c:	b	40452c <ferror@plt+0x2f4c>
  404610:	adrp	x1, 406000 <ferror@plt+0x4a20>
  404614:	add	x1, x1, #0x5d1
  404618:	b	404528 <ferror@plt+0x2f48>
  40461c:	stp	x29, x30, [sp, #-16]!
  404620:	mov	x3, x2
  404624:	mov	x2, x1
  404628:	mov	w1, #0x1                   	// #1
  40462c:	mov	x29, sp
  404630:	bl	401510 <fwrite@plt>
  404634:	mov	x0, xzr
  404638:	ldp	x29, x30, [sp], #16
  40463c:	ret
  404640:	adrp	x9, 404000 <ferror@plt+0x2a20>
  404644:	adrp	x10, 404000 <ferror@plt+0x2a20>
  404648:	mov	w8, w1
  40464c:	add	x9, x9, #0x670
  404650:	add	x10, x10, #0x70c
  404654:	cmp	w2, #0x0
  404658:	adrp	x1, 404000 <ferror@plt+0x2a20>
  40465c:	csel	x2, x10, x9, eq  // eq = none
  404660:	add	x1, x1, #0x61c
  404664:	mov	x3, x0
  404668:	mov	w0, w8
  40466c:	b	40446c <ferror@plt+0x2e8c>
  404670:	stp	x29, x30, [sp, #-48]!
  404674:	stp	x20, x19, [sp, #32]
  404678:	mov	w19, w0
  40467c:	str	x21, [sp, #16]
  404680:	mov	x29, sp
  404684:	cbz	x1, 4046d0 <ferror@plt+0x30f0>
  404688:	mov	x20, x1
  40468c:	adrp	x1, 406000 <ferror@plt+0x4a20>
  404690:	add	x1, x1, #0x615
  404694:	mov	w2, #0x5                   	// #5
  404698:	mov	x0, xzr
  40469c:	bl	401560 <dcgettext@plt>
  4046a0:	mov	x21, x0
  4046a4:	mov	w2, #0x5                   	// #5
  4046a8:	mov	x0, xzr
  4046ac:	mov	x1, x20
  4046b0:	bl	401560 <dcgettext@plt>
  4046b4:	mov	x4, x0
  4046b8:	mov	w0, #0x1                   	// #1
  4046bc:	mov	w1, wzr
  4046c0:	mov	x2, x21
  4046c4:	mov	w3, w19
  4046c8:	bl	4012f0 <error@plt>
  4046cc:	b	4046f8 <ferror@plt+0x3118>
  4046d0:	adrp	x1, 406000 <ferror@plt+0x4a20>
  4046d4:	add	x1, x1, #0x5e8
  4046d8:	mov	w2, #0x5                   	// #5
  4046dc:	mov	x0, xzr
  4046e0:	bl	401560 <dcgettext@plt>
  4046e4:	mov	x2, x0
  4046e8:	mov	w0, #0x1                   	// #1
  4046ec:	mov	w1, wzr
  4046f0:	mov	w3, w19
  4046f4:	bl	4012f0 <error@plt>
  4046f8:	ldp	x20, x19, [sp, #32]
  4046fc:	ldr	x21, [sp, #16]
  404700:	mov	x0, #0xffffffffffffffff    	// #-1
  404704:	ldp	x29, x30, [sp], #48
  404708:	ret
  40470c:	stp	x29, x30, [sp, #-16]!
  404710:	adrp	x9, 406000 <ferror@plt+0x4a20>
  404714:	adrp	x10, 406000 <ferror@plt+0x4a20>
  404718:	mov	x8, x2
  40471c:	add	x9, x9, #0x64d
  404720:	add	x10, x10, #0x646
  404724:	cmp	w0, #0x10, lsl #12
  404728:	mov	w3, w0
  40472c:	csel	x2, x10, x9, cc  // cc = lo, ul, last
  404730:	mov	w1, #0x1                   	// #1
  404734:	mov	x0, x8
  404738:	mov	x29, sp
  40473c:	bl	401480 <__fprintf_chk@plt>
  404740:	mov	x0, #0xffffffffffffffff    	// #-1
  404744:	ldp	x29, x30, [sp], #16
  404748:	ret
  40474c:	cmp	w1, #0x80
  404750:	b.cc	40476c <ferror@plt+0x318c>  // b.lo, b.ul, b.last
  404754:	mov	x8, x0
  404758:	cmp	w1, #0x800
  40475c:	b.cs	404774 <ferror@plt+0x3194>  // b.hs, b.nlast
  404760:	mov	w0, #0x2                   	// #2
  404764:	cmp	w0, w2
  404768:	b.le	404790 <ferror@plt+0x31b0>
  40476c:	mov	w0, #0xfffffffe            	// #-2
  404770:	ret
  404774:	lsr	w9, w1, #16
  404778:	cbnz	w9, 4047ec <ferror@plt+0x320c>
  40477c:	lsr	w9, w1, #11
  404780:	cmp	w9, #0x1b
  404784:	b.eq	4047fc <ferror@plt+0x321c>  // b.none
  404788:	mov	w0, #0x3                   	// #3
  40478c:	b	404764 <ferror@plt+0x3184>
  404790:	cmp	w0, #0x2
  404794:	b.eq	4047d0 <ferror@plt+0x31f0>  // b.none
  404798:	cmp	w0, #0x3
  40479c:	b.eq	4047bc <ferror@plt+0x31dc>  // b.none
  4047a0:	cmp	w0, #0x4
  4047a4:	b.ne	4047e8 <ferror@plt+0x3208>  // b.any
  4047a8:	mov	w9, #0x80                  	// #128
  4047ac:	lsr	w10, w1, #6
  4047b0:	bfxil	w9, w1, #0, #6
  4047b4:	orr	w1, w10, #0x10000
  4047b8:	strb	w9, [x8, #3]
  4047bc:	mov	w9, #0x80                  	// #128
  4047c0:	lsr	w10, w1, #6
  4047c4:	bfxil	w9, w1, #0, #6
  4047c8:	orr	w1, w10, #0x800
  4047cc:	strb	w9, [x8, #2]
  4047d0:	mov	w9, #0x80                  	// #128
  4047d4:	lsr	w10, w1, #6
  4047d8:	bfxil	w9, w1, #0, #6
  4047dc:	orr	w10, w10, #0xc0
  4047e0:	strb	w9, [x8, #1]
  4047e4:	strb	w10, [x8]
  4047e8:	ret
  4047ec:	cmp	w9, #0x10
  4047f0:	b.hi	4047fc <ferror@plt+0x321c>  // b.pmore
  4047f4:	mov	w0, #0x4                   	// #4
  4047f8:	b	404764 <ferror@plt+0x3184>
  4047fc:	mov	w0, #0xffffffff            	// #-1
  404800:	ret
  404804:	sub	sp, sp, #0x50
  404808:	str	x21, [sp, #48]
  40480c:	stp	x20, x19, [sp, #64]
  404810:	mov	x21, x5
  404814:	mov	x20, x4
  404818:	mov	x5, x3
  40481c:	mov	x4, x2
  404820:	mov	x19, x0
  404824:	stp	x29, x30, [sp, #32]
  404828:	add	x29, sp, #0x20
  40482c:	cbz	x1, 40484c <ferror@plt+0x326c>
  404830:	adrp	x2, 406000 <ferror@plt+0x4a20>
  404834:	mov	x3, x1
  404838:	add	x2, x2, #0x65e
  40483c:	mov	w1, #0x1                   	// #1
  404840:	mov	x0, x19
  404844:	bl	401480 <__fprintf_chk@plt>
  404848:	b	404868 <ferror@plt+0x3288>
  40484c:	adrp	x2, 406000 <ferror@plt+0x4a20>
  404850:	add	x2, x2, #0x66a
  404854:	mov	w1, #0x1                   	// #1
  404858:	mov	x0, x19
  40485c:	mov	x3, x4
  404860:	mov	x4, x5
  404864:	bl	401480 <__fprintf_chk@plt>
  404868:	adrp	x1, 406000 <ferror@plt+0x4a20>
  40486c:	add	x1, x1, #0x671
  404870:	mov	w2, #0x5                   	// #5
  404874:	mov	x0, xzr
  404878:	bl	401560 <dcgettext@plt>
  40487c:	adrp	x2, 406000 <ferror@plt+0x4a20>
  404880:	mov	x3, x0
  404884:	add	x2, x2, #0x93c
  404888:	mov	w1, #0x1                   	// #1
  40488c:	mov	w4, #0x7e3                 	// #2019
  404890:	mov	x0, x19
  404894:	bl	401480 <__fprintf_chk@plt>
  404898:	adrp	x1, 406000 <ferror@plt+0x4a20>
  40489c:	add	x1, x1, #0x675
  4048a0:	mov	w2, #0x5                   	// #5
  4048a4:	mov	x0, xzr
  4048a8:	bl	401560 <dcgettext@plt>
  4048ac:	mov	x1, x19
  4048b0:	bl	401570 <fputs_unlocked@plt>
  4048b4:	cmp	x21, #0x9
  4048b8:	b.hi	40490c <ferror@plt+0x332c>  // b.pmore
  4048bc:	adrp	x8, 406000 <ferror@plt+0x4a20>
  4048c0:	add	x8, x8, #0x654
  4048c4:	adr	x9, 4048d4 <ferror@plt+0x32f4>
  4048c8:	ldrb	w10, [x8, x21]
  4048cc:	add	x9, x9, x10, lsl #2
  4048d0:	br	x9
  4048d4:	adrp	x1, 406000 <ferror@plt+0x4a20>
  4048d8:	add	x1, x1, #0x741
  4048dc:	mov	w2, #0x5                   	// #5
  4048e0:	mov	x0, xzr
  4048e4:	bl	401560 <dcgettext@plt>
  4048e8:	ldr	x3, [x20]
  4048ec:	mov	x2, x0
  4048f0:	mov	x0, x19
  4048f4:	ldp	x20, x19, [sp, #64]
  4048f8:	ldr	x21, [sp, #48]
  4048fc:	ldp	x29, x30, [sp, #32]
  404900:	mov	w1, #0x1                   	// #1
  404904:	add	sp, sp, #0x50
  404908:	b	401480 <__fprintf_chk@plt>
  40490c:	adrp	x1, 406000 <ferror@plt+0x4a20>
  404910:	add	x1, x1, #0x880
  404914:	b	404a70 <ferror@plt+0x3490>
  404918:	adrp	x1, 406000 <ferror@plt+0x4a20>
  40491c:	add	x1, x1, #0x751
  404920:	mov	w2, #0x5                   	// #5
  404924:	mov	x0, xzr
  404928:	bl	401560 <dcgettext@plt>
  40492c:	ldp	x3, x4, [x20]
  404930:	mov	x2, x0
  404934:	mov	x0, x19
  404938:	ldp	x20, x19, [sp, #64]
  40493c:	ldr	x21, [sp, #48]
  404940:	ldp	x29, x30, [sp, #32]
  404944:	mov	w1, #0x1                   	// #1
  404948:	add	sp, sp, #0x50
  40494c:	b	401480 <__fprintf_chk@plt>
  404950:	adrp	x1, 406000 <ferror@plt+0x4a20>
  404954:	add	x1, x1, #0x768
  404958:	mov	w2, #0x5                   	// #5
  40495c:	mov	x0, xzr
  404960:	bl	401560 <dcgettext@plt>
  404964:	ldp	x3, x4, [x20]
  404968:	ldr	x5, [x20, #16]
  40496c:	mov	x2, x0
  404970:	mov	x0, x19
  404974:	ldp	x20, x19, [sp, #64]
  404978:	ldr	x21, [sp, #48]
  40497c:	ldp	x29, x30, [sp, #32]
  404980:	mov	w1, #0x1                   	// #1
  404984:	add	sp, sp, #0x50
  404988:	b	401480 <__fprintf_chk@plt>
  40498c:	adrp	x1, 406000 <ferror@plt+0x4a20>
  404990:	add	x1, x1, #0x784
  404994:	mov	w2, #0x5                   	// #5
  404998:	mov	x0, xzr
  40499c:	bl	401560 <dcgettext@plt>
  4049a0:	ldp	x3, x4, [x20]
  4049a4:	ldp	x5, x6, [x20, #16]
  4049a8:	mov	x2, x0
  4049ac:	mov	x0, x19
  4049b0:	ldp	x20, x19, [sp, #64]
  4049b4:	ldr	x21, [sp, #48]
  4049b8:	ldp	x29, x30, [sp, #32]
  4049bc:	mov	w1, #0x1                   	// #1
  4049c0:	add	sp, sp, #0x50
  4049c4:	b	401480 <__fprintf_chk@plt>
  4049c8:	adrp	x1, 406000 <ferror@plt+0x4a20>
  4049cc:	add	x1, x1, #0x7a4
  4049d0:	mov	w2, #0x5                   	// #5
  4049d4:	mov	x0, xzr
  4049d8:	bl	401560 <dcgettext@plt>
  4049dc:	ldp	x3, x4, [x20]
  4049e0:	ldp	x5, x6, [x20, #16]
  4049e4:	ldr	x7, [x20, #32]
  4049e8:	mov	x2, x0
  4049ec:	mov	x0, x19
  4049f0:	ldp	x20, x19, [sp, #64]
  4049f4:	ldr	x21, [sp, #48]
  4049f8:	ldp	x29, x30, [sp, #32]
  4049fc:	mov	w1, #0x1                   	// #1
  404a00:	add	sp, sp, #0x50
  404a04:	b	401480 <__fprintf_chk@plt>
  404a08:	adrp	x1, 406000 <ferror@plt+0x4a20>
  404a0c:	add	x1, x1, #0x7c8
  404a10:	mov	w2, #0x5                   	// #5
  404a14:	mov	x0, xzr
  404a18:	bl	401560 <dcgettext@plt>
  404a1c:	ldp	x3, x4, [x20]
  404a20:	ldp	x5, x6, [x20, #16]
  404a24:	ldp	x7, x8, [x20, #32]
  404a28:	mov	x2, x0
  404a2c:	b	404a5c <ferror@plt+0x347c>
  404a30:	adrp	x1, 406000 <ferror@plt+0x4a20>
  404a34:	add	x1, x1, #0x7f0
  404a38:	mov	w2, #0x5                   	// #5
  404a3c:	mov	x0, xzr
  404a40:	bl	401560 <dcgettext@plt>
  404a44:	ldr	x9, [x20, #48]
  404a48:	ldp	x3, x4, [x20]
  404a4c:	ldp	x5, x6, [x20, #16]
  404a50:	ldp	x7, x8, [x20, #32]
  404a54:	mov	x2, x0
  404a58:	str	x9, [sp, #8]
  404a5c:	mov	w1, #0x1                   	// #1
  404a60:	str	x8, [sp]
  404a64:	b	404ad4 <ferror@plt+0x34f4>
  404a68:	adrp	x1, 406000 <ferror@plt+0x4a20>
  404a6c:	add	x1, x1, #0x84c
  404a70:	mov	w2, #0x5                   	// #5
  404a74:	mov	x0, xzr
  404a78:	bl	401560 <dcgettext@plt>
  404a7c:	ldp	x8, x9, [x20, #56]
  404a80:	ldp	x3, x4, [x20]
  404a84:	ldp	x5, x6, [x20, #16]
  404a88:	ldr	x7, [x20, #32]
  404a8c:	ldur	q0, [x20, #40]
  404a90:	mov	x2, x0
  404a94:	str	x9, [sp, #24]
  404a98:	b	404ac8 <ferror@plt+0x34e8>
  404a9c:	adrp	x1, 406000 <ferror@plt+0x4a20>
  404aa0:	add	x1, x1, #0x81c
  404aa4:	mov	w2, #0x5                   	// #5
  404aa8:	mov	x0, xzr
  404aac:	bl	401560 <dcgettext@plt>
  404ab0:	ldp	x3, x4, [x20]
  404ab4:	ldp	x5, x6, [x20, #16]
  404ab8:	ldr	x7, [x20, #32]
  404abc:	ldur	q0, [x20, #40]
  404ac0:	ldr	x8, [x20, #56]
  404ac4:	mov	x2, x0
  404ac8:	str	x8, [sp, #16]
  404acc:	mov	w1, #0x1                   	// #1
  404ad0:	str	q0, [sp]
  404ad4:	mov	x0, x19
  404ad8:	bl	401480 <__fprintf_chk@plt>
  404adc:	ldp	x20, x19, [sp, #64]
  404ae0:	ldr	x21, [sp, #48]
  404ae4:	ldp	x29, x30, [sp, #32]
  404ae8:	add	sp, sp, #0x50
  404aec:	ret
  404af0:	mov	x8, xzr
  404af4:	ldr	x9, [x4, x8, lsl #3]
  404af8:	add	x8, x8, #0x1
  404afc:	cbnz	x9, 404af4 <ferror@plt+0x3514>
  404b00:	sub	x5, x8, #0x1
  404b04:	b	404804 <ferror@plt+0x3224>
  404b08:	sub	sp, sp, #0x60
  404b0c:	stp	x29, x30, [sp, #80]
  404b10:	ldr	w9, [x4, #24]
  404b14:	add	x29, sp, #0x50
  404b18:	mov	w8, w9
  404b1c:	tbz	w9, #31, 404b40 <ferror@plt+0x3560>
  404b20:	add	w8, w9, #0x8
  404b24:	cmn	w9, #0x8
  404b28:	str	w8, [x4, #24]
  404b2c:	b.gt	404b40 <ferror@plt+0x3560>
  404b30:	ldr	x10, [x4, #8]
  404b34:	sxtw	x9, w9
  404b38:	add	x9, x10, x9
  404b3c:	b	404b4c <ferror@plt+0x356c>
  404b40:	ldr	x9, [x4]
  404b44:	add	x10, x9, #0x8
  404b48:	str	x10, [x4]
  404b4c:	ldr	x9, [x9]
  404b50:	str	x9, [sp]
  404b54:	cbz	x9, 404b64 <ferror@plt+0x3584>
  404b58:	tbnz	w8, #31, 404b6c <ferror@plt+0x358c>
  404b5c:	mov	w9, w8
  404b60:	b	404b88 <ferror@plt+0x35a8>
  404b64:	mov	x5, xzr
  404b68:	b	404de0 <ferror@plt+0x3800>
  404b6c:	add	w9, w8, #0x8
  404b70:	cmn	w8, #0x8
  404b74:	str	w9, [x4, #24]
  404b78:	b.gt	404b88 <ferror@plt+0x35a8>
  404b7c:	ldr	x10, [x4, #8]
  404b80:	add	x8, x10, w8, sxtw
  404b84:	b	404b94 <ferror@plt+0x35b4>
  404b88:	ldr	x8, [x4]
  404b8c:	add	x10, x8, #0x8
  404b90:	str	x10, [x4]
  404b94:	ldr	x8, [x8]
  404b98:	str	x8, [sp, #8]
  404b9c:	cbz	x8, 404bac <ferror@plt+0x35cc>
  404ba0:	tbnz	w9, #31, 404bb4 <ferror@plt+0x35d4>
  404ba4:	mov	w8, w9
  404ba8:	b	404bd0 <ferror@plt+0x35f0>
  404bac:	mov	w5, #0x1                   	// #1
  404bb0:	b	404de0 <ferror@plt+0x3800>
  404bb4:	add	w8, w9, #0x8
  404bb8:	cmn	w9, #0x8
  404bbc:	str	w8, [x4, #24]
  404bc0:	b.gt	404bd0 <ferror@plt+0x35f0>
  404bc4:	ldr	x10, [x4, #8]
  404bc8:	add	x9, x10, w9, sxtw
  404bcc:	b	404bdc <ferror@plt+0x35fc>
  404bd0:	ldr	x9, [x4]
  404bd4:	add	x10, x9, #0x8
  404bd8:	str	x10, [x4]
  404bdc:	ldr	x9, [x9]
  404be0:	str	x9, [sp, #16]
  404be4:	cbz	x9, 404bf4 <ferror@plt+0x3614>
  404be8:	tbnz	w8, #31, 404bfc <ferror@plt+0x361c>
  404bec:	mov	w9, w8
  404bf0:	b	404c18 <ferror@plt+0x3638>
  404bf4:	mov	w5, #0x2                   	// #2
  404bf8:	b	404de0 <ferror@plt+0x3800>
  404bfc:	add	w9, w8, #0x8
  404c00:	cmn	w8, #0x8
  404c04:	str	w9, [x4, #24]
  404c08:	b.gt	404c18 <ferror@plt+0x3638>
  404c0c:	ldr	x10, [x4, #8]
  404c10:	add	x8, x10, w8, sxtw
  404c14:	b	404c24 <ferror@plt+0x3644>
  404c18:	ldr	x8, [x4]
  404c1c:	add	x10, x8, #0x8
  404c20:	str	x10, [x4]
  404c24:	ldr	x8, [x8]
  404c28:	str	x8, [sp, #24]
  404c2c:	cbz	x8, 404c3c <ferror@plt+0x365c>
  404c30:	tbnz	w9, #31, 404c44 <ferror@plt+0x3664>
  404c34:	mov	w8, w9
  404c38:	b	404c60 <ferror@plt+0x3680>
  404c3c:	mov	w5, #0x3                   	// #3
  404c40:	b	404de0 <ferror@plt+0x3800>
  404c44:	add	w8, w9, #0x8
  404c48:	cmn	w9, #0x8
  404c4c:	str	w8, [x4, #24]
  404c50:	b.gt	404c60 <ferror@plt+0x3680>
  404c54:	ldr	x10, [x4, #8]
  404c58:	add	x9, x10, w9, sxtw
  404c5c:	b	404c6c <ferror@plt+0x368c>
  404c60:	ldr	x9, [x4]
  404c64:	add	x10, x9, #0x8
  404c68:	str	x10, [x4]
  404c6c:	ldr	x9, [x9]
  404c70:	str	x9, [sp, #32]
  404c74:	cbz	x9, 404c84 <ferror@plt+0x36a4>
  404c78:	tbnz	w8, #31, 404c8c <ferror@plt+0x36ac>
  404c7c:	mov	w9, w8
  404c80:	b	404ca8 <ferror@plt+0x36c8>
  404c84:	mov	w5, #0x4                   	// #4
  404c88:	b	404de0 <ferror@plt+0x3800>
  404c8c:	add	w9, w8, #0x8
  404c90:	cmn	w8, #0x8
  404c94:	str	w9, [x4, #24]
  404c98:	b.gt	404ca8 <ferror@plt+0x36c8>
  404c9c:	ldr	x10, [x4, #8]
  404ca0:	add	x8, x10, w8, sxtw
  404ca4:	b	404cb4 <ferror@plt+0x36d4>
  404ca8:	ldr	x8, [x4]
  404cac:	add	x10, x8, #0x8
  404cb0:	str	x10, [x4]
  404cb4:	ldr	x8, [x8]
  404cb8:	str	x8, [sp, #40]
  404cbc:	cbz	x8, 404ccc <ferror@plt+0x36ec>
  404cc0:	tbnz	w9, #31, 404cd4 <ferror@plt+0x36f4>
  404cc4:	mov	w8, w9
  404cc8:	b	404cf0 <ferror@plt+0x3710>
  404ccc:	mov	w5, #0x5                   	// #5
  404cd0:	b	404de0 <ferror@plt+0x3800>
  404cd4:	add	w8, w9, #0x8
  404cd8:	cmn	w9, #0x8
  404cdc:	str	w8, [x4, #24]
  404ce0:	b.gt	404cf0 <ferror@plt+0x3710>
  404ce4:	ldr	x10, [x4, #8]
  404ce8:	add	x9, x10, w9, sxtw
  404cec:	b	404cfc <ferror@plt+0x371c>
  404cf0:	ldr	x9, [x4]
  404cf4:	add	x10, x9, #0x8
  404cf8:	str	x10, [x4]
  404cfc:	ldr	x9, [x9]
  404d00:	str	x9, [sp, #48]
  404d04:	cbz	x9, 404d14 <ferror@plt+0x3734>
  404d08:	tbnz	w8, #31, 404d1c <ferror@plt+0x373c>
  404d0c:	mov	w9, w8
  404d10:	b	404d38 <ferror@plt+0x3758>
  404d14:	mov	w5, #0x6                   	// #6
  404d18:	b	404de0 <ferror@plt+0x3800>
  404d1c:	add	w9, w8, #0x8
  404d20:	cmn	w8, #0x8
  404d24:	str	w9, [x4, #24]
  404d28:	b.gt	404d38 <ferror@plt+0x3758>
  404d2c:	ldr	x10, [x4, #8]
  404d30:	add	x8, x10, w8, sxtw
  404d34:	b	404d44 <ferror@plt+0x3764>
  404d38:	ldr	x8, [x4]
  404d3c:	add	x10, x8, #0x8
  404d40:	str	x10, [x4]
  404d44:	ldr	x8, [x8]
  404d48:	str	x8, [sp, #56]
  404d4c:	cbz	x8, 404d5c <ferror@plt+0x377c>
  404d50:	tbnz	w9, #31, 404d64 <ferror@plt+0x3784>
  404d54:	mov	w8, w9
  404d58:	b	404d80 <ferror@plt+0x37a0>
  404d5c:	mov	w5, #0x7                   	// #7
  404d60:	b	404de0 <ferror@plt+0x3800>
  404d64:	add	w8, w9, #0x8
  404d68:	cmn	w9, #0x8
  404d6c:	str	w8, [x4, #24]
  404d70:	b.gt	404d80 <ferror@plt+0x37a0>
  404d74:	ldr	x10, [x4, #8]
  404d78:	add	x9, x10, w9, sxtw
  404d7c:	b	404d8c <ferror@plt+0x37ac>
  404d80:	ldr	x9, [x4]
  404d84:	add	x10, x9, #0x8
  404d88:	str	x10, [x4]
  404d8c:	ldr	x9, [x9]
  404d90:	str	x9, [sp, #64]
  404d94:	cbz	x9, 404ddc <ferror@plt+0x37fc>
  404d98:	tbz	w8, #31, 404db8 <ferror@plt+0x37d8>
  404d9c:	add	w9, w8, #0x8
  404da0:	cmn	w8, #0x8
  404da4:	str	w9, [x4, #24]
  404da8:	b.gt	404db8 <ferror@plt+0x37d8>
  404dac:	ldr	x9, [x4, #8]
  404db0:	add	x8, x9, w8, sxtw
  404db4:	b	404dc4 <ferror@plt+0x37e4>
  404db8:	ldr	x8, [x4]
  404dbc:	add	x9, x8, #0x8
  404dc0:	str	x9, [x4]
  404dc4:	ldr	x8, [x8]
  404dc8:	str	x8, [sp, #72]
  404dcc:	cmp	x8, #0x0
  404dd0:	mov	w8, #0x9                   	// #9
  404dd4:	cinc	x5, x8, ne  // ne = any
  404dd8:	b	404de0 <ferror@plt+0x3800>
  404ddc:	mov	w5, #0x8                   	// #8
  404de0:	mov	x4, sp
  404de4:	bl	404804 <ferror@plt+0x3224>
  404de8:	ldp	x29, x30, [sp, #80]
  404dec:	add	sp, sp, #0x60
  404df0:	ret
  404df4:	sub	sp, sp, #0xf0
  404df8:	stp	x29, x30, [sp, #224]
  404dfc:	add	x29, sp, #0xe0
  404e00:	mov	x8, #0xffffffffffffffe0    	// #-32
  404e04:	mov	x9, sp
  404e08:	sub	x10, x29, #0x60
  404e0c:	movk	x8, #0xff80, lsl #32
  404e10:	add	x11, x29, #0x10
  404e14:	add	x9, x9, #0x80
  404e18:	add	x10, x10, #0x20
  404e1c:	stp	x9, x8, [x29, #-16]
  404e20:	stp	x11, x10, [x29, #-32]
  404e24:	stp	x4, x5, [x29, #-96]
  404e28:	stp	x6, x7, [x29, #-80]
  404e2c:	stp	q0, q1, [sp]
  404e30:	ldp	q0, q1, [x29, #-32]
  404e34:	sub	x4, x29, #0x40
  404e38:	stp	q2, q3, [sp, #32]
  404e3c:	stp	q4, q5, [sp, #64]
  404e40:	stp	q6, q7, [sp, #96]
  404e44:	stp	q0, q1, [x29, #-64]
  404e48:	bl	404b08 <ferror@plt+0x3528>
  404e4c:	ldp	x29, x30, [sp, #224]
  404e50:	add	sp, sp, #0xf0
  404e54:	ret
  404e58:	stp	x29, x30, [sp, #-16]!
  404e5c:	adrp	x1, 406000 <ferror@plt+0x4a20>
  404e60:	add	x1, x1, #0x8bc
  404e64:	mov	w2, #0x5                   	// #5
  404e68:	mov	x0, xzr
  404e6c:	mov	x29, sp
  404e70:	bl	401560 <dcgettext@plt>
  404e74:	adrp	x2, 406000 <ferror@plt+0x4a20>
  404e78:	mov	x1, x0
  404e7c:	add	x2, x2, #0x8d1
  404e80:	mov	w0, #0x1                   	// #1
  404e84:	bl	4013b0 <__printf_chk@plt>
  404e88:	adrp	x1, 406000 <ferror@plt+0x4a20>
  404e8c:	add	x1, x1, #0x8e7
  404e90:	mov	w2, #0x5                   	// #5
  404e94:	mov	x0, xzr
  404e98:	bl	401560 <dcgettext@plt>
  404e9c:	adrp	x2, 406000 <ferror@plt+0x4a20>
  404ea0:	adrp	x3, 406000 <ferror@plt+0x4a20>
  404ea4:	mov	x1, x0
  404ea8:	add	x2, x2, #0xff
  404eac:	add	x3, x3, #0x1db
  404eb0:	mov	w0, #0x1                   	// #1
  404eb4:	bl	4013b0 <__printf_chk@plt>
  404eb8:	adrp	x1, 406000 <ferror@plt+0x4a20>
  404ebc:	add	x1, x1, #0x8fb
  404ec0:	mov	w2, #0x5                   	// #5
  404ec4:	mov	x0, xzr
  404ec8:	bl	401560 <dcgettext@plt>
  404ecc:	adrp	x8, 417000 <ferror@plt+0x15a20>
  404ed0:	ldr	x1, [x8, #560]
  404ed4:	ldp	x29, x30, [sp], #16
  404ed8:	b	401570 <fputs_unlocked@plt>
  404edc:	stp	x29, x30, [sp, #-32]!
  404ee0:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  404ee4:	udiv	x8, x8, x1
  404ee8:	cmp	x8, x0
  404eec:	str	x19, [sp, #16]
  404ef0:	mov	x29, sp
  404ef4:	b.cc	404f18 <ferror@plt+0x3938>  // b.lo, b.ul, b.last
  404ef8:	mul	x19, x1, x0
  404efc:	mov	x0, x19
  404f00:	bl	401360 <malloc@plt>
  404f04:	cbz	x19, 404f0c <ferror@plt+0x392c>
  404f08:	cbz	x0, 404f18 <ferror@plt+0x3938>
  404f0c:	ldr	x19, [sp, #16]
  404f10:	ldp	x29, x30, [sp], #32
  404f14:	ret
  404f18:	bl	405230 <ferror@plt+0x3c50>
  404f1c:	stp	x29, x30, [sp, #-32]!
  404f20:	str	x19, [sp, #16]
  404f24:	mov	x29, sp
  404f28:	mov	x19, x0
  404f2c:	bl	401360 <malloc@plt>
  404f30:	cbz	x19, 404f38 <ferror@plt+0x3958>
  404f34:	cbz	x0, 404f44 <ferror@plt+0x3964>
  404f38:	ldr	x19, [sp, #16]
  404f3c:	ldp	x29, x30, [sp], #32
  404f40:	ret
  404f44:	bl	405230 <ferror@plt+0x3c50>
  404f48:	stp	x29, x30, [sp, #-32]!
  404f4c:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  404f50:	udiv	x8, x8, x2
  404f54:	cmp	x8, x1
  404f58:	str	x19, [sp, #16]
  404f5c:	mov	x29, sp
  404f60:	b.cc	404f98 <ferror@plt+0x39b8>  // b.lo, b.ul, b.last
  404f64:	mul	x19, x2, x1
  404f68:	cbz	x0, 404f7c <ferror@plt+0x399c>
  404f6c:	cbnz	x19, 404f7c <ferror@plt+0x399c>
  404f70:	bl	4014f0 <free@plt>
  404f74:	mov	x0, xzr
  404f78:	b	404f8c <ferror@plt+0x39ac>
  404f7c:	mov	x1, x19
  404f80:	bl	401410 <realloc@plt>
  404f84:	cbz	x19, 404f8c <ferror@plt+0x39ac>
  404f88:	cbz	x0, 404f98 <ferror@plt+0x39b8>
  404f8c:	ldr	x19, [sp, #16]
  404f90:	ldp	x29, x30, [sp], #32
  404f94:	ret
  404f98:	bl	405230 <ferror@plt+0x3c50>
  404f9c:	stp	x29, x30, [sp, #-32]!
  404fa0:	str	x19, [sp, #16]
  404fa4:	mov	x19, x1
  404fa8:	mov	x29, sp
  404fac:	cbz	x0, 404fc0 <ferror@plt+0x39e0>
  404fb0:	cbnz	x19, 404fc0 <ferror@plt+0x39e0>
  404fb4:	bl	4014f0 <free@plt>
  404fb8:	mov	x0, xzr
  404fbc:	b	404fd0 <ferror@plt+0x39f0>
  404fc0:	mov	x1, x19
  404fc4:	bl	401410 <realloc@plt>
  404fc8:	cbz	x19, 404fd0 <ferror@plt+0x39f0>
  404fcc:	cbz	x0, 404fdc <ferror@plt+0x39fc>
  404fd0:	ldr	x19, [sp, #16]
  404fd4:	ldp	x29, x30, [sp], #32
  404fd8:	ret
  404fdc:	bl	405230 <ferror@plt+0x3c50>
  404fe0:	stp	x29, x30, [sp, #-32]!
  404fe4:	ldr	x8, [x1]
  404fe8:	str	x19, [sp, #16]
  404fec:	mov	x29, sp
  404ff0:	cbz	x0, 405028 <ferror@plt+0x3a48>
  404ff4:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  404ff8:	movk	x9, #0x5554
  404ffc:	udiv	x9, x9, x2
  405000:	cmp	x9, x8
  405004:	b.ls	405070 <ferror@plt+0x3a90>  // b.plast
  405008:	add	x8, x8, x8, lsr #1
  40500c:	add	x8, x8, #0x1
  405010:	mul	x19, x8, x2
  405014:	str	x8, [x1]
  405018:	cbnz	x19, 405054 <ferror@plt+0x3a74>
  40501c:	bl	4014f0 <free@plt>
  405020:	mov	x0, xzr
  405024:	b	405064 <ferror@plt+0x3a84>
  405028:	cbnz	x8, 40503c <ferror@plt+0x3a5c>
  40502c:	mov	w8, #0x80                  	// #128
  405030:	udiv	x8, x8, x2
  405034:	cmp	x2, #0x80
  405038:	cinc	x8, x8, hi  // hi = pmore
  40503c:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  405040:	udiv	x9, x9, x2
  405044:	cmp	x9, x8
  405048:	b.cc	405070 <ferror@plt+0x3a90>  // b.lo, b.ul, b.last
  40504c:	mul	x19, x8, x2
  405050:	str	x8, [x1]
  405054:	mov	x1, x19
  405058:	bl	401410 <realloc@plt>
  40505c:	cbz	x19, 405064 <ferror@plt+0x3a84>
  405060:	cbz	x0, 405070 <ferror@plt+0x3a90>
  405064:	ldr	x19, [sp, #16]
  405068:	ldp	x29, x30, [sp], #32
  40506c:	ret
  405070:	bl	405230 <ferror@plt+0x3c50>
  405074:	stp	x29, x30, [sp, #-32]!
  405078:	str	x19, [sp, #16]
  40507c:	mov	x29, sp
  405080:	mov	x19, x0
  405084:	bl	401360 <malloc@plt>
  405088:	cbz	x19, 405090 <ferror@plt+0x3ab0>
  40508c:	cbz	x0, 40509c <ferror@plt+0x3abc>
  405090:	ldr	x19, [sp, #16]
  405094:	ldp	x29, x30, [sp], #32
  405098:	ret
  40509c:	bl	405230 <ferror@plt+0x3c50>
  4050a0:	stp	x29, x30, [sp, #-32]!
  4050a4:	str	x19, [sp, #16]
  4050a8:	ldr	x19, [x1]
  4050ac:	mov	x29, sp
  4050b0:	cbz	x0, 4050e0 <ferror@plt+0x3b00>
  4050b4:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  4050b8:	movk	x8, #0x5554
  4050bc:	cmp	x19, x8
  4050c0:	b.cs	405110 <ferror@plt+0x3b30>  // b.hs, b.nlast
  4050c4:	add	x8, x19, x19, lsr #1
  4050c8:	adds	x19, x8, #0x1
  4050cc:	str	x19, [x1]
  4050d0:	b.ne	4050f4 <ferror@plt+0x3b14>  // b.any
  4050d4:	bl	4014f0 <free@plt>
  4050d8:	mov	x0, xzr
  4050dc:	b	405104 <ferror@plt+0x3b24>
  4050e0:	cbz	x19, 4050ec <ferror@plt+0x3b0c>
  4050e4:	tbz	x19, #63, 4050f0 <ferror@plt+0x3b10>
  4050e8:	b	405110 <ferror@plt+0x3b30>
  4050ec:	mov	w19, #0x80                  	// #128
  4050f0:	str	x19, [x1]
  4050f4:	mov	x1, x19
  4050f8:	bl	401410 <realloc@plt>
  4050fc:	cbz	x19, 405104 <ferror@plt+0x3b24>
  405100:	cbz	x0, 405110 <ferror@plt+0x3b30>
  405104:	ldr	x19, [sp, #16]
  405108:	ldp	x29, x30, [sp], #32
  40510c:	ret
  405110:	bl	405230 <ferror@plt+0x3c50>
  405114:	stp	x29, x30, [sp, #-32]!
  405118:	stp	x20, x19, [sp, #16]
  40511c:	mov	x29, sp
  405120:	mov	x19, x0
  405124:	bl	401360 <malloc@plt>
  405128:	mov	x20, x0
  40512c:	cbz	x19, 405134 <ferror@plt+0x3b54>
  405130:	cbz	x20, 405154 <ferror@plt+0x3b74>
  405134:	mov	x0, x20
  405138:	mov	w1, wzr
  40513c:	mov	x2, x19
  405140:	bl	4013c0 <memset@plt>
  405144:	mov	x0, x20
  405148:	ldp	x20, x19, [sp, #16]
  40514c:	ldp	x29, x30, [sp], #32
  405150:	ret
  405154:	bl	405230 <ferror@plt+0x3c50>
  405158:	stp	x29, x30, [sp, #-16]!
  40515c:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  405160:	udiv	x8, x8, x1
  405164:	cmp	x8, x0
  405168:	mov	x29, sp
  40516c:	b.cc	405180 <ferror@plt+0x3ba0>  // b.lo, b.ul, b.last
  405170:	bl	4054ec <ferror@plt+0x3f0c>
  405174:	cbz	x0, 405180 <ferror@plt+0x3ba0>
  405178:	ldp	x29, x30, [sp], #16
  40517c:	ret
  405180:	bl	405230 <ferror@plt+0x3c50>
  405184:	stp	x29, x30, [sp, #-48]!
  405188:	stp	x20, x19, [sp, #32]
  40518c:	mov	x20, x0
  405190:	mov	x0, x1
  405194:	str	x21, [sp, #16]
  405198:	mov	x29, sp
  40519c:	mov	x19, x1
  4051a0:	bl	401360 <malloc@plt>
  4051a4:	mov	x21, x0
  4051a8:	cbz	x19, 4051b0 <ferror@plt+0x3bd0>
  4051ac:	cbz	x21, 4051d4 <ferror@plt+0x3bf4>
  4051b0:	mov	x0, x21
  4051b4:	mov	x1, x20
  4051b8:	mov	x2, x19
  4051bc:	bl	4012b0 <memcpy@plt>
  4051c0:	mov	x0, x21
  4051c4:	ldp	x20, x19, [sp, #32]
  4051c8:	ldr	x21, [sp, #16]
  4051cc:	ldp	x29, x30, [sp], #48
  4051d0:	ret
  4051d4:	bl	405230 <ferror@plt+0x3c50>
  4051d8:	stp	x29, x30, [sp, #-48]!
  4051dc:	str	x21, [sp, #16]
  4051e0:	stp	x20, x19, [sp, #32]
  4051e4:	mov	x29, sp
  4051e8:	mov	x19, x0
  4051ec:	bl	4012d0 <strlen@plt>
  4051f0:	add	x20, x0, #0x1
  4051f4:	mov	x0, x20
  4051f8:	bl	401360 <malloc@plt>
  4051fc:	mov	x21, x0
  405200:	cbz	x20, 405208 <ferror@plt+0x3c28>
  405204:	cbz	x21, 40522c <ferror@plt+0x3c4c>
  405208:	mov	x0, x21
  40520c:	mov	x1, x19
  405210:	mov	x2, x20
  405214:	bl	4012b0 <memcpy@plt>
  405218:	mov	x0, x21
  40521c:	ldp	x20, x19, [sp, #32]
  405220:	ldr	x21, [sp, #16]
  405224:	ldp	x29, x30, [sp], #48
  405228:	ret
  40522c:	bl	405230 <ferror@plt+0x3c50>
  405230:	stp	x29, x30, [sp, #-32]!
  405234:	str	x19, [sp, #16]
  405238:	adrp	x8, 417000 <ferror@plt+0x15a20>
  40523c:	ldr	w19, [x8, #448]
  405240:	adrp	x1, 406000 <ferror@plt+0x4a20>
  405244:	add	x1, x1, #0x96b
  405248:	mov	w2, #0x5                   	// #5
  40524c:	mov	x0, xzr
  405250:	mov	x29, sp
  405254:	bl	401560 <dcgettext@plt>
  405258:	adrp	x2, 406000 <ferror@plt+0x4a20>
  40525c:	mov	x3, x0
  405260:	add	x2, x2, #0x2b1
  405264:	mov	w0, w19
  405268:	mov	w1, wzr
  40526c:	bl	4012f0 <error@plt>
  405270:	bl	401440 <abort@plt>
  405274:	sub	sp, sp, #0x120
  405278:	stp	x29, x30, [sp, #256]
  40527c:	add	x29, sp, #0x100
  405280:	mov	x8, #0xffffffffffffffc8    	// #-56
  405284:	mov	x9, sp
  405288:	sub	x10, x29, #0x78
  40528c:	movk	x8, #0xff80, lsl #32
  405290:	add	x11, x29, #0x20
  405294:	add	x9, x9, #0x80
  405298:	add	x10, x10, #0x38
  40529c:	stp	x9, x8, [x29, #-16]
  4052a0:	stp	x11, x10, [x29, #-32]
  4052a4:	stp	x1, x2, [x29, #-120]
  4052a8:	stp	x3, x4, [x29, #-104]
  4052ac:	stp	x5, x6, [x29, #-88]
  4052b0:	stur	x7, [x29, #-72]
  4052b4:	stp	q0, q1, [sp]
  4052b8:	ldp	q0, q1, [x29, #-32]
  4052bc:	sub	x1, x29, #0x40
  4052c0:	str	x28, [sp, #272]
  4052c4:	stp	q2, q3, [sp, #32]
  4052c8:	stp	q4, q5, [sp, #64]
  4052cc:	stp	q6, q7, [sp, #96]
  4052d0:	stp	q0, q1, [x29, #-64]
  4052d4:	bl	4052e8 <ferror@plt+0x3d08>
  4052d8:	ldr	x28, [sp, #272]
  4052dc:	ldp	x29, x30, [sp, #256]
  4052e0:	add	sp, sp, #0x120
  4052e4:	ret
  4052e8:	sub	sp, sp, #0x70
  4052ec:	stp	x29, x30, [sp, #64]
  4052f0:	str	x21, [sp, #80]
  4052f4:	stp	x20, x19, [sp, #96]
  4052f8:	adrp	x20, 417000 <ferror@plt+0x15a20>
  4052fc:	mov	x2, x0
  405300:	ldp	q1, q0, [x1]
  405304:	ldr	x0, [x20, #560]
  405308:	add	x3, sp, #0x20
  40530c:	mov	w1, #0x1                   	// #1
  405310:	add	x29, sp, #0x40
  405314:	stp	q1, q0, [sp]
  405318:	stp	q1, q0, [sp, #32]
  40531c:	bl	4013d0 <__vfprintf_chk@plt>
  405320:	mov	w19, w0
  405324:	tbz	w0, #31, 405368 <ferror@plt+0x3d88>
  405328:	ldr	x0, [x20, #560]
  40532c:	bl	4015e0 <ferror@plt>
  405330:	cbnz	w0, 405368 <ferror@plt+0x3d88>
  405334:	adrp	x8, 417000 <ferror@plt+0x15a20>
  405338:	ldr	w20, [x8, #448]
  40533c:	bl	4015a0 <__errno_location@plt>
  405340:	ldr	w21, [x0]
  405344:	adrp	x1, 406000 <ferror@plt+0x4a20>
  405348:	add	x1, x1, #0x97c
  40534c:	mov	w2, #0x5                   	// #5
  405350:	mov	x0, xzr
  405354:	bl	401560 <dcgettext@plt>
  405358:	mov	x2, x0
  40535c:	mov	w0, w20
  405360:	mov	w1, w21
  405364:	bl	4012f0 <error@plt>
  405368:	mov	w0, w19
  40536c:	ldp	x20, x19, [sp, #96]
  405370:	ldr	x21, [sp, #80]
  405374:	ldp	x29, x30, [sp, #64]
  405378:	add	sp, sp, #0x70
  40537c:	ret
  405380:	sub	sp, sp, #0x120
  405384:	stp	x29, x30, [sp, #240]
  405388:	add	x29, sp, #0xf0
  40538c:	mov	x9, #0xffffffffffffffd0    	// #-48
  405390:	mov	x10, sp
  405394:	sub	x11, x29, #0x70
  405398:	movk	x9, #0xff80, lsl #32
  40539c:	add	x12, x29, #0x30
  4053a0:	add	x10, x10, #0x80
  4053a4:	add	x11, x11, #0x30
  4053a8:	stp	x10, x9, [x29, #-48]
  4053ac:	stp	x12, x11, [x29, #-64]
  4053b0:	stp	x2, x3, [x29, #-112]
  4053b4:	stp	x4, x5, [x29, #-96]
  4053b8:	stp	x6, x7, [x29, #-80]
  4053bc:	stp	q1, q2, [sp, #16]
  4053c0:	str	q0, [sp]
  4053c4:	ldp	q0, q1, [x29, #-64]
  4053c8:	mov	x8, x1
  4053cc:	sub	x3, x29, #0x20
  4053d0:	mov	w1, #0x1                   	// #1
  4053d4:	mov	x2, x8
  4053d8:	stp	x28, x21, [sp, #256]
  4053dc:	stp	x20, x19, [sp, #272]
  4053e0:	mov	x19, x0
  4053e4:	stp	q3, q4, [sp, #48]
  4053e8:	stp	q5, q6, [sp, #80]
  4053ec:	str	q7, [sp, #112]
  4053f0:	stp	q0, q1, [x29, #-32]
  4053f4:	bl	4013d0 <__vfprintf_chk@plt>
  4053f8:	mov	w20, w0
  4053fc:	tbz	w0, #31, 405440 <ferror@plt+0x3e60>
  405400:	mov	x0, x19
  405404:	bl	4015e0 <ferror@plt>
  405408:	cbnz	w0, 405440 <ferror@plt+0x3e60>
  40540c:	adrp	x8, 417000 <ferror@plt+0x15a20>
  405410:	ldr	w19, [x8, #448]
  405414:	bl	4015a0 <__errno_location@plt>
  405418:	ldr	w21, [x0]
  40541c:	adrp	x1, 406000 <ferror@plt+0x4a20>
  405420:	add	x1, x1, #0x97c
  405424:	mov	w2, #0x5                   	// #5
  405428:	mov	x0, xzr
  40542c:	bl	401560 <dcgettext@plt>
  405430:	mov	x2, x0
  405434:	mov	w0, w19
  405438:	mov	w1, w21
  40543c:	bl	4012f0 <error@plt>
  405440:	mov	w0, w20
  405444:	ldp	x20, x19, [sp, #272]
  405448:	ldp	x28, x21, [sp, #256]
  40544c:	ldp	x29, x30, [sp, #240]
  405450:	add	sp, sp, #0x120
  405454:	ret
  405458:	sub	sp, sp, #0x50
  40545c:	stp	x29, x30, [sp, #32]
  405460:	str	x21, [sp, #48]
  405464:	stp	x20, x19, [sp, #64]
  405468:	ldp	q1, q0, [x2]
  40546c:	mov	x8, x1
  405470:	mov	x3, sp
  405474:	mov	w1, #0x1                   	// #1
  405478:	mov	x2, x8
  40547c:	add	x29, sp, #0x20
  405480:	mov	x20, x0
  405484:	stp	q1, q0, [sp]
  405488:	bl	4013d0 <__vfprintf_chk@plt>
  40548c:	mov	w19, w0
  405490:	tbz	w0, #31, 4054d4 <ferror@plt+0x3ef4>
  405494:	mov	x0, x20
  405498:	bl	4015e0 <ferror@plt>
  40549c:	cbnz	w0, 4054d4 <ferror@plt+0x3ef4>
  4054a0:	adrp	x8, 417000 <ferror@plt+0x15a20>
  4054a4:	ldr	w20, [x8, #448]
  4054a8:	bl	4015a0 <__errno_location@plt>
  4054ac:	ldr	w21, [x0]
  4054b0:	adrp	x1, 406000 <ferror@plt+0x4a20>
  4054b4:	add	x1, x1, #0x97c
  4054b8:	mov	w2, #0x5                   	// #5
  4054bc:	mov	x0, xzr
  4054c0:	bl	401560 <dcgettext@plt>
  4054c4:	mov	x2, x0
  4054c8:	mov	w0, w20
  4054cc:	mov	w1, w21
  4054d0:	bl	4012f0 <error@plt>
  4054d4:	mov	w0, w19
  4054d8:	ldp	x20, x19, [sp, #64]
  4054dc:	ldr	x21, [sp, #48]
  4054e0:	ldp	x29, x30, [sp, #32]
  4054e4:	add	sp, sp, #0x50
  4054e8:	ret
  4054ec:	mov	x8, x1
  4054f0:	mov	w1, #0x1                   	// #1
  4054f4:	mov	w9, #0x1                   	// #1
  4054f8:	cbz	x0, 405530 <ferror@plt+0x3f50>
  4054fc:	cbz	x8, 405530 <ferror@plt+0x3f50>
  405500:	umulh	x10, x8, x0
  405504:	mov	x1, x8
  405508:	mov	x9, x0
  40550c:	cbz	x10, 405530 <ferror@plt+0x3f50>
  405510:	stp	x29, x30, [sp, #-16]!
  405514:	mov	x29, sp
  405518:	bl	4015a0 <__errno_location@plt>
  40551c:	mov	w8, #0xc                   	// #12
  405520:	str	w8, [x0]
  405524:	mov	x0, xzr
  405528:	ldp	x29, x30, [sp], #16
  40552c:	ret
  405530:	mov	x0, x9
  405534:	b	4013f0 <calloc@plt>
  405538:	sub	sp, sp, #0x40
  40553c:	stp	x29, x30, [sp, #16]
  405540:	add	x29, sp, #0x10
  405544:	cmp	x0, #0x0
  405548:	sub	x8, x29, #0x4
  40554c:	stp	x20, x19, [sp, #48]
  405550:	csel	x20, x8, x0, eq  // eq = none
  405554:	mov	x0, x20
  405558:	stp	x22, x21, [sp, #32]
  40555c:	mov	x22, x2
  405560:	mov	x19, x1
  405564:	bl	4012a0 <mbrtowc@plt>
  405568:	mov	x21, x0
  40556c:	cbz	x22, 405590 <ferror@plt+0x3fb0>
  405570:	cmn	x21, #0x2
  405574:	b.cc	405590 <ferror@plt+0x3fb0>  // b.lo, b.ul, b.last
  405578:	mov	w0, wzr
  40557c:	bl	4056d8 <ferror@plt+0x40f8>
  405580:	tbnz	w0, #0, 405590 <ferror@plt+0x3fb0>
  405584:	ldrb	w8, [x19]
  405588:	mov	w21, #0x1                   	// #1
  40558c:	str	w8, [x20]
  405590:	mov	x0, x21
  405594:	ldp	x20, x19, [sp, #48]
  405598:	ldp	x22, x21, [sp, #32]
  40559c:	ldp	x29, x30, [sp, #16]
  4055a0:	add	sp, sp, #0x40
  4055a4:	ret
  4055a8:	sub	sp, sp, #0x40
  4055ac:	stp	x29, x30, [sp, #16]
  4055b0:	str	x21, [sp, #32]
  4055b4:	stp	x20, x19, [sp, #48]
  4055b8:	adrp	x21, 417000 <ferror@plt+0x15a20>
  4055bc:	ldr	x8, [x21, #944]
  4055c0:	mov	x19, x1
  4055c4:	mov	x20, x0
  4055c8:	add	x29, sp, #0x10
  4055cc:	cbz	x8, 4055dc <ferror@plt+0x3ffc>
  4055d0:	ldr	x0, [x21, #944]
  4055d4:	cbnz	x0, 4055fc <ferror@plt+0x401c>
  4055d8:	b	40563c <ferror@plt+0x405c>
  4055dc:	adrp	x1, 406000 <ferror@plt+0x4a20>
  4055e0:	add	x1, x1, #0x9b0
  4055e4:	mov	w0, #0x1fbf                	// #8127
  4055e8:	mov	x2, xzr
  4055ec:	bl	4015c0 <newlocale@plt>
  4055f0:	str	x0, [x21, #944]
  4055f4:	ldr	x0, [x21, #944]
  4055f8:	cbz	x0, 40563c <ferror@plt+0x405c>
  4055fc:	bl	4014c0 <uselocale@plt>
  405600:	cbz	x0, 40563c <ferror@plt+0x405c>
  405604:	mov	x21, x0
  405608:	mov	x0, x20
  40560c:	mov	x1, x19
  405610:	bl	4014e0 <strtold@plt>
  405614:	str	q0, [sp]
  405618:	bl	4015a0 <__errno_location@plt>
  40561c:	ldr	w20, [x0]
  405620:	mov	x19, x0
  405624:	mov	x0, x21
  405628:	bl	4014c0 <uselocale@plt>
  40562c:	cbz	x0, 405660 <ferror@plt+0x4080>
  405630:	ldr	q0, [sp]
  405634:	str	w20, [x19]
  405638:	b	40564c <ferror@plt+0x406c>
  40563c:	adrp	x8, 406000 <ferror@plt+0x4a20>
  405640:	ldr	q0, [x8, #2464]
  405644:	cbz	x19, 40564c <ferror@plt+0x406c>
  405648:	str	x20, [x19]
  40564c:	ldp	x20, x19, [sp, #48]
  405650:	ldr	x21, [sp, #32]
  405654:	ldp	x29, x30, [sp, #16]
  405658:	add	sp, sp, #0x40
  40565c:	ret
  405660:	bl	401440 <abort@plt>
  405664:	stp	x29, x30, [sp, #-48]!
  405668:	str	x21, [sp, #16]
  40566c:	stp	x20, x19, [sp, #32]
  405670:	mov	x29, sp
  405674:	mov	x20, x0
  405678:	bl	401320 <__fpending@plt>
  40567c:	ldr	w21, [x20]
  405680:	mov	x19, x0
  405684:	mov	x0, x20
  405688:	bl	40576c <ferror@plt+0x418c>
  40568c:	mov	w8, w0
  405690:	tbnz	w21, #5, 4056b8 <ferror@plt+0x40d8>
  405694:	cmp	w8, #0x0
  405698:	csetm	w0, ne  // ne = any
  40569c:	cbnz	x19, 4056c8 <ferror@plt+0x40e8>
  4056a0:	cbz	w8, 4056c8 <ferror@plt+0x40e8>
  4056a4:	bl	4015a0 <__errno_location@plt>
  4056a8:	ldr	w8, [x0]
  4056ac:	cmp	w8, #0x9
  4056b0:	csetm	w0, ne  // ne = any
  4056b4:	b	4056c8 <ferror@plt+0x40e8>
  4056b8:	cbnz	w8, 4056c4 <ferror@plt+0x40e4>
  4056bc:	bl	4015a0 <__errno_location@plt>
  4056c0:	str	wzr, [x0]
  4056c4:	mov	w0, #0xffffffff            	// #-1
  4056c8:	ldp	x20, x19, [sp, #32]
  4056cc:	ldr	x21, [sp, #16]
  4056d0:	ldp	x29, x30, [sp], #48
  4056d4:	ret
  4056d8:	stp	x29, x30, [sp, #-32]!
  4056dc:	mov	x1, xzr
  4056e0:	str	x19, [sp, #16]
  4056e4:	mov	x29, sp
  4056e8:	bl	4015d0 <setlocale@plt>
  4056ec:	cbz	x0, 405718 <ferror@plt+0x4138>
  4056f0:	adrp	x1, 406000 <ferror@plt+0x4a20>
  4056f4:	add	x1, x1, #0x9b0
  4056f8:	mov	x19, x0
  4056fc:	bl	401490 <strcmp@plt>
  405700:	cbz	w0, 405720 <ferror@plt+0x4140>
  405704:	adrp	x1, 406000 <ferror@plt+0x4a20>
  405708:	add	x1, x1, #0x9b2
  40570c:	mov	x0, x19
  405710:	bl	401490 <strcmp@plt>
  405714:	cbz	w0, 405720 <ferror@plt+0x4140>
  405718:	mov	w0, #0x1                   	// #1
  40571c:	b	405724 <ferror@plt+0x4144>
  405720:	mov	w0, wzr
  405724:	ldr	x19, [sp, #16]
  405728:	ldp	x29, x30, [sp], #32
  40572c:	ret
  405730:	stp	x29, x30, [sp, #-16]!
  405734:	mov	w0, #0xe                   	// #14
  405738:	mov	x29, sp
  40573c:	bl	401350 <nl_langinfo@plt>
  405740:	adrp	x8, 406000 <ferror@plt+0x4a20>
  405744:	add	x8, x8, #0x740
  405748:	cmp	x0, #0x0
  40574c:	csel	x8, x8, x0, eq  // eq = none
  405750:	ldrb	w9, [x8]
  405754:	adrp	x10, 406000 <ferror@plt+0x4a20>
  405758:	add	x10, x10, #0x5b1
  40575c:	cmp	w9, #0x0
  405760:	csel	x0, x10, x8, eq  // eq = none
  405764:	ldp	x29, x30, [sp], #16
  405768:	ret
  40576c:	stp	x29, x30, [sp, #-48]!
  405770:	str	x21, [sp, #16]
  405774:	stp	x20, x19, [sp, #32]
  405778:	mov	x29, sp
  40577c:	mov	x19, x0
  405780:	bl	401330 <fileno@plt>
  405784:	tbnz	w0, #31, 4057ec <ferror@plt+0x420c>
  405788:	mov	x0, x19
  40578c:	bl	401580 <__freading@plt>
  405790:	cbz	w0, 4057b0 <ferror@plt+0x41d0>
  405794:	mov	x0, x19
  405798:	bl	401330 <fileno@plt>
  40579c:	mov	w2, #0x1                   	// #1
  4057a0:	mov	x1, xzr
  4057a4:	bl	401310 <lseek@plt>
  4057a8:	cmn	x0, #0x1
  4057ac:	b.eq	4057ec <ferror@plt+0x420c>  // b.none
  4057b0:	mov	x0, x19
  4057b4:	bl	405800 <ferror@plt+0x4220>
  4057b8:	cbz	w0, 4057ec <ferror@plt+0x420c>
  4057bc:	bl	4015a0 <__errno_location@plt>
  4057c0:	ldr	w21, [x0]
  4057c4:	mov	x20, x0
  4057c8:	mov	x0, x19
  4057cc:	bl	401340 <fclose@plt>
  4057d0:	cbz	w21, 4057dc <ferror@plt+0x41fc>
  4057d4:	mov	w0, #0xffffffff            	// #-1
  4057d8:	str	w21, [x20]
  4057dc:	ldp	x20, x19, [sp, #32]
  4057e0:	ldr	x21, [sp, #16]
  4057e4:	ldp	x29, x30, [sp], #48
  4057e8:	ret
  4057ec:	mov	x0, x19
  4057f0:	ldp	x20, x19, [sp, #32]
  4057f4:	ldr	x21, [sp, #16]
  4057f8:	ldp	x29, x30, [sp], #48
  4057fc:	b	401340 <fclose@plt>
  405800:	stp	x29, x30, [sp, #-32]!
  405804:	str	x19, [sp, #16]
  405808:	mov	x19, x0
  40580c:	mov	x29, sp
  405810:	cbz	x0, 405838 <ferror@plt+0x4258>
  405814:	mov	x0, x19
  405818:	bl	401580 <__freading@plt>
  40581c:	cbz	w0, 405838 <ferror@plt+0x4258>
  405820:	ldrb	w8, [x19, #1]
  405824:	tbz	w8, #0, 405838 <ferror@plt+0x4258>
  405828:	mov	w2, #0x1                   	// #1
  40582c:	mov	x0, x19
  405830:	mov	x1, xzr
  405834:	bl	405848 <ferror@plt+0x4268>
  405838:	mov	x0, x19
  40583c:	ldr	x19, [sp, #16]
  405840:	ldp	x29, x30, [sp], #32
  405844:	b	401520 <fflush@plt>
  405848:	stp	x29, x30, [sp, #-48]!
  40584c:	str	x21, [sp, #16]
  405850:	stp	x20, x19, [sp, #32]
  405854:	ldp	x9, x8, [x0, #8]
  405858:	mov	w20, w2
  40585c:	mov	x19, x0
  405860:	mov	x21, x1
  405864:	cmp	x8, x9
  405868:	mov	x29, sp
  40586c:	b.ne	405884 <ferror@plt+0x42a4>  // b.any
  405870:	ldp	x9, x8, [x19, #32]
  405874:	cmp	x8, x9
  405878:	b.ne	405884 <ferror@plt+0x42a4>  // b.any
  40587c:	ldr	x8, [x19, #72]
  405880:	cbz	x8, 4058a0 <ferror@plt+0x42c0>
  405884:	mov	x0, x19
  405888:	mov	x1, x21
  40588c:	mov	w2, w20
  405890:	ldp	x20, x19, [sp, #32]
  405894:	ldr	x21, [sp, #16]
  405898:	ldp	x29, x30, [sp], #48
  40589c:	b	4014d0 <fseeko@plt>
  4058a0:	mov	x0, x19
  4058a4:	bl	401330 <fileno@plt>
  4058a8:	mov	x1, x21
  4058ac:	mov	w2, w20
  4058b0:	bl	401310 <lseek@plt>
  4058b4:	cmn	x0, #0x1
  4058b8:	b.eq	4058d4 <ferror@plt+0x42f4>  // b.none
  4058bc:	ldr	w9, [x19]
  4058c0:	mov	x8, x0
  4058c4:	mov	w0, wzr
  4058c8:	str	x8, [x19, #144]
  4058cc:	and	w9, w9, #0xffffffef
  4058d0:	str	w9, [x19]
  4058d4:	ldp	x20, x19, [sp, #32]
  4058d8:	ldr	x21, [sp, #16]
  4058dc:	ldp	x29, x30, [sp], #48
  4058e0:	ret
  4058e4:	nop
  4058e8:	cbz	w0, 40592c <ferror@plt+0x434c>
  4058ec:	mov	w0, w0
  4058f0:	mov	w1, #0x403e                	// #16446
  4058f4:	clz	x3, x0
  4058f8:	mov	w2, #0x402f                	// #16431
  4058fc:	sub	w1, w1, w3
  405900:	mov	x3, #0x0                   	// #0
  405904:	sub	w2, w2, w1
  405908:	and	w1, w1, #0x7fff
  40590c:	lsl	x0, x0, x2
  405910:	and	x0, x0, #0xffffffffffff
  405914:	mov	x2, #0x0                   	// #0
  405918:	fmov	d0, x2
  40591c:	bfxil	x3, x0, #0, #48
  405920:	bfi	x3, x1, #48, #16
  405924:	fmov	v0.d[1], x3
  405928:	ret
  40592c:	mov	x0, #0x0                   	// #0
  405930:	mov	x3, #0x0                   	// #0
  405934:	bfxil	x3, x0, #0, #48
  405938:	mov	x2, #0x0                   	// #0
  40593c:	fmov	d0, x2
  405940:	mov	w1, #0x0                   	// #0
  405944:	bfi	x3, x1, #48, #16
  405948:	fmov	v0.d[1], x3
  40594c:	ret
  405950:	stp	x29, x30, [sp, #-64]!
  405954:	mov	x29, sp
  405958:	stp	x19, x20, [sp, #16]
  40595c:	adrp	x20, 416000 <ferror@plt+0x14a20>
  405960:	add	x20, x20, #0xdf0
  405964:	stp	x21, x22, [sp, #32]
  405968:	adrp	x21, 416000 <ferror@plt+0x14a20>
  40596c:	add	x21, x21, #0xde8
  405970:	sub	x20, x20, x21
  405974:	mov	w22, w0
  405978:	stp	x23, x24, [sp, #48]
  40597c:	mov	x23, x1
  405980:	mov	x24, x2
  405984:	bl	401268 <mbrtowc@plt-0x38>
  405988:	cmp	xzr, x20, asr #3
  40598c:	b.eq	4059b8 <ferror@plt+0x43d8>  // b.none
  405990:	asr	x20, x20, #3
  405994:	mov	x19, #0x0                   	// #0
  405998:	ldr	x3, [x21, x19, lsl #3]
  40599c:	mov	x2, x24
  4059a0:	add	x19, x19, #0x1
  4059a4:	mov	x1, x23
  4059a8:	mov	w0, w22
  4059ac:	blr	x3
  4059b0:	cmp	x20, x19
  4059b4:	b.ne	405998 <ferror@plt+0x43b8>  // b.any
  4059b8:	ldp	x19, x20, [sp, #16]
  4059bc:	ldp	x21, x22, [sp, #32]
  4059c0:	ldp	x23, x24, [sp, #48]
  4059c4:	ldp	x29, x30, [sp], #64
  4059c8:	ret
  4059cc:	nop
  4059d0:	ret
  4059d4:	nop
  4059d8:	adrp	x2, 417000 <ferror@plt+0x15a20>
  4059dc:	mov	x1, #0x0                   	// #0
  4059e0:	ldr	x2, [x2, #432]
  4059e4:	b	401300 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004059e8 <.fini>:
  4059e8:	stp	x29, x30, [sp, #-16]!
  4059ec:	mov	x29, sp
  4059f0:	ldp	x29, x30, [sp], #16
  4059f4:	ret
