// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        in_elem_0_0_0_0_0_val,
        layer2_out_din,
        layer2_out_full_n,
        layer2_out_write,
        layer2_out_num_data_valid,
        layer2_out_fifo_cap,
        layer2_out_blk_n
);

parameter    ap_ST_fsm_pp0_stage0 = 13'd1;
parameter    ap_ST_fsm_pp0_stage1 = 13'd2;
parameter    ap_ST_fsm_pp0_stage2 = 13'd4;
parameter    ap_ST_fsm_pp0_stage3 = 13'd8;
parameter    ap_ST_fsm_pp0_stage4 = 13'd16;
parameter    ap_ST_fsm_pp0_stage5 = 13'd32;
parameter    ap_ST_fsm_pp0_stage6 = 13'd64;
parameter    ap_ST_fsm_pp0_stage7 = 13'd128;
parameter    ap_ST_fsm_pp0_stage8 = 13'd256;
parameter    ap_ST_fsm_pp0_stage9 = 13'd512;
parameter    ap_ST_fsm_pp0_stage10 = 13'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 13'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 13'd4096;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [7:0] in_elem_0_0_0_0_0_val;
output  [39:0] layer2_out_din;
input   layer2_out_full_n;
output   layer2_out_write;
input  [10:0] layer2_out_num_data_valid;
input  [10:0] layer2_out_fifo_cap;
output   layer2_out_blk_n;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg layer2_out_write;
reg layer2_out_blk_n;

(* fsm_encoding = "none" *) reg   [12:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage12;
reg    ap_block_pp0_stage12_subdone;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8;
reg   [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9;
reg   [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3;
reg   [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4;
reg   [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7;
reg   [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2;
reg   [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6;
reg   [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1;
reg   [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5;
reg   [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed;
reg   [31:0] sX;
reg   [31:0] sY;
reg   [31:0] pY;
reg   [31:0] pX;
wire    ap_block_pp0_stage0_grp1;
reg   [0:0] icmp_ln284_reg_425;
reg   [0:0] and_ln284_1_reg_472;
reg   [31:0] sX_load_reg_420;
reg    ap_predicate_op70_write_state14;
reg    ap_block_state14_pp0_stage0_iter1_grp1;
reg    ap_block_pp0_stage0_11001_grp1;
wire   [0:0] icmp_ln284_fu_250_p2;
wire   [0:0] icmp_ln284_3_fu_270_p2;
reg   [0:0] icmp_ln284_3_reg_430;
wire    ap_block_pp0_stage0_11001_grp0;
reg    ap_block_pp0_stage0_subdone_grp0_done_reg;
reg    ap_block_pp0_stage0_subdone_grp0;
reg    ap_block_pp0_stage0_subdone;
wire   [31:0] add_ln303_fu_276_p2;
reg   [31:0] add_ln303_reg_435;
reg   [31:0] sY_load_reg_441;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_11001;
wire   [0:0] icmp_ln284_1_fu_290_p2;
reg   [0:0] icmp_ln284_1_reg_447;
wire   [0:0] icmp_ln284_2_fu_306_p2;
reg   [0:0] icmp_ln284_2_reg_452;
wire   [0:0] icmp_ln303_fu_312_p2;
reg   [0:0] icmp_ln303_reg_457;
wire   [31:0] add_ln318_fu_324_p2;
reg   [31:0] add_ln318_reg_461;
wire   [31:0] add_ln307_fu_329_p2;
reg   [31:0] add_ln307_reg_466;
wire   [0:0] and_ln284_1_fu_339_p2;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_11001;
wire   [0:0] icmp_ln307_fu_366_p2;
reg   [0:0] icmp_ln307_reg_476;
wire   [0:0] icmp_ln313_fu_371_p2;
reg   [0:0] icmp_ln313_reg_480;
wire   [31:0] add_ln313_fu_388_p2;
reg   [31:0] add_ln313_reg_485;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_11001;
reg   [19:0] res_out_reg_490;
wire    ap_block_pp0_stage12_11001;
reg   [19:0] res_out_1_reg_495;
reg    grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_ap_start;
wire    grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_ap_done;
wire    grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_ap_idle;
wire    grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_ap_ready;
reg    grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_ap_ce;
wire   [7:0] grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8_o;
wire    grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8_o_ap_vld;
wire   [7:0] grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9;
wire    grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9_ap_vld;
wire   [7:0] grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3_o;
wire    grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3_o_ap_vld;
wire   [7:0] grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4;
wire    grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4_ap_vld;
wire   [7:0] grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13_o;
wire    grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13_o_ap_vld;
wire   [7:0] grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14;
wire    grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14_ap_vld;
wire   [7:0] grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8_o;
wire    grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8_o_ap_vld;
wire   [7:0] grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9;
wire    grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9_ap_vld;
wire   [7:0] grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3_o;
wire    grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3_o_ap_vld;
wire   [7:0] grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4;
wire    grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4_ap_vld;
wire   [7:0] grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7_o;
wire    grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7_o_ap_vld;
wire   [7:0] grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2_o;
wire    grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2_o_ap_vld;
wire   [7:0] grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12_o;
wire    grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12_o_ap_vld;
wire   [7:0] grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7_o;
wire    grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7_o_ap_vld;
wire   [7:0] grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2_o;
wire    grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2_o_ap_vld;
wire   [7:0] grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6_o;
wire    grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6_o_ap_vld;
wire   [7:0] grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1_o;
wire    grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1_o_ap_vld;
wire   [7:0] grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11_o;
wire    grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11_o_ap_vld;
wire   [7:0] grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6_o;
wire    grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6_o_ap_vld;
wire   [7:0] grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1_o;
wire    grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1_o_ap_vld;
wire   [7:0] grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5_o;
wire    grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5_o_ap_vld;
wire   [7:0] grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_o;
wire    grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_o_ap_vld;
wire   [7:0] grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10_o;
wire    grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10_o_ap_vld;
wire   [7:0] grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5_o;
wire    grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5_o_ap_vld;
wire   [7:0] grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_o;
wire    grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_o_ap_vld;
reg    ap_block_state14_pp0_stage0_iter1_ignore_call2_grp1;
reg    ap_block_pp0_stage0_11001_ignoreCallOp16;
wire    ap_block_pp0_stage1_11001_ignoreCallOp25;
wire    ap_block_pp0_stage0_11001_ignoreCallOp16_grp0;
wire   [19:0] grp_dense_latency_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s_fu_192_ap_return_0;
wire   [19:0] grp_dense_latency_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s_fu_192_ap_return_1;
reg    grp_dense_latency_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s_fu_192_ap_ce;
reg    ap_predicate_op39_call_state3;
reg    ap_predicate_op48_call_state4;
reg    ap_predicate_op56_call_state6;
reg    ap_predicate_op60_call_state7;
reg    ap_predicate_op61_call_state8;
reg    ap_predicate_op62_call_state9;
wire    ap_block_pp0_stage2_11001_ignoreCallOp39;
wire    ap_block_pp0_stage3_11001_ignoreCallOp48;
wire    ap_block_pp0_stage4_11001_ignoreCallOp52;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage5_11001_ignoreCallOp56;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage6_11001_ignoreCallOp60;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage7_11001_ignoreCallOp61;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage8_11001_ignoreCallOp62;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage9_11001_ignoreCallOp63;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_pp0_stage10_11001_ignoreCallOp64;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_pp0_stage11_11001_ignoreCallOp65;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_pp0_stage12_11001_ignoreCallOp66;
reg   [31:0] ap_phi_reg_pp0_iter0_storemerge_reg_117;
wire    ap_block_pp0_stage4_11001;
wire    ap_block_pp0_stage5_11001;
wire    ap_block_pp0_stage0_grp0;
wire    ap_block_pp0_stage0_ignoreCallOp16_grp0;
wire    ap_block_pp0_stage1_ignoreCallOp25;
wire    ap_block_pp0_stage1;
wire    ap_block_pp0_stage2_ignoreCallOp39;
wire    ap_block_pp0_stage3_ignoreCallOp48;
wire    ap_block_pp0_stage5_ignoreCallOp56;
wire    ap_block_pp0_stage6_ignoreCallOp60;
wire    ap_block_pp0_stage7_ignoreCallOp61;
wire    ap_block_pp0_stage8_ignoreCallOp62;
reg    ap_block_pp0_stage0_01001_grp1;
wire   [29:0] tmp_443_fu_260_p4;
wire   [29:0] tmp_442_fu_296_p4;
wire   [31:0] select_ln318_fu_317_p3;
wire    ap_block_pp0_stage2;
wire   [0:0] and_ln284_fu_335_p2;
wire    ap_block_pp0_stage3;
wire   [31:0] select_ln313_fu_381_p3;
wire    ap_block_pp0_stage12;
reg   [12:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0_1to1;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage6_subdone;
reg    ap_block_pp0_stage7_subdone;
reg    ap_block_pp0_stage8_subdone;
reg    ap_block_pp0_stage9_subdone;
reg    ap_block_pp0_stage10_subdone;
reg    ap_block_pp0_stage11_subdone;
wire    ap_enable_pp0;
reg    ap_condition_776;
reg    ap_condition_579;
reg    ap_condition_784;
reg    ap_condition_787;
reg    ap_condition_782;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 13'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8 = 8'd0;
#0 void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9 = 8'd0;
#0 void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3 = 8'd0;
#0 void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4 = 8'd0;
#0 p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13 = 8'd0;
#0 p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14 = 8'd0;
#0 p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8 = 8'd0;
#0 p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9 = 8'd0;
#0 p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3 = 8'd0;
#0 p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4 = 8'd0;
#0 void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7 = 8'd0;
#0 void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2 = 8'd0;
#0 p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12 = 8'd0;
#0 p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7 = 8'd0;
#0 p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2 = 8'd0;
#0 void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6 = 8'd0;
#0 void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1 = 8'd0;
#0 p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11 = 8'd0;
#0 p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6 = 8'd0;
#0 p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1 = 8'd0;
#0 void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5 = 8'd0;
#0 void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig = 8'd0;
#0 p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10 = 8'd0;
#0 p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5 = 8'd0;
#0 p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed = 8'd0;
#0 sX = 32'd0;
#0 sY = 32'd0;
#0 pY = 32'd0;
#0 pX = 32'd0;
#0 ap_block_pp0_stage0_subdone_grp0_done_reg = 1'b0;
end

myproject_shift_line_buffer_array_ap_uint_8_1u_config2_s grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_ap_start),
    .ap_done(grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_ap_done),
    .ap_idle(grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_ap_idle),
    .ap_ready(grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_ap_ready),
    .ap_ce(grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_ap_ce),
    .in_elem_0_0_0_0_0_val(in_elem_0_0_0_0_0_val),
    .void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8_i(void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8),
    .void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8_o(grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8_o),
    .void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8_o_ap_vld(grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8_o_ap_vld),
    .void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9(grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9),
    .void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9_ap_vld(grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9_ap_vld),
    .void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3_i(void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3),
    .void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3_o(grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3_o),
    .void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3_o_ap_vld(grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3_o_ap_vld),
    .void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4(grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4),
    .void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4_ap_vld(grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4_ap_vld),
    .p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13_i(p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13),
    .p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13_o(grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13_o),
    .p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13_o_ap_vld(grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13_o_ap_vld),
    .p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14(grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14),
    .p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14_ap_vld(grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14_ap_vld),
    .p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8_i(p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8),
    .p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8_o(grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8_o),
    .p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8_o_ap_vld(grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8_o_ap_vld),
    .p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9(grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9),
    .p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9_ap_vld(grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9_ap_vld),
    .p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3_i(p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3),
    .p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3_o(grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3_o),
    .p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3_o_ap_vld(grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3_o_ap_vld),
    .p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4(grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4),
    .p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4_ap_vld(grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4_ap_vld),
    .void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7_i(void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7),
    .void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7_o(grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7_o),
    .void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7_o_ap_vld(grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7_o_ap_vld),
    .void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2_i(void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2),
    .void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2_o(grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2_o),
    .void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2_o_ap_vld(grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2_o_ap_vld),
    .p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12_i(p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12),
    .p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12_o(grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12_o),
    .p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12_o_ap_vld(grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12_o_ap_vld),
    .p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7_i(p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7),
    .p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7_o(grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7_o),
    .p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7_o_ap_vld(grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7_o_ap_vld),
    .p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2_i(p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2),
    .p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2_o(grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2_o),
    .p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2_o_ap_vld(grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2_o_ap_vld),
    .void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6_i(void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6),
    .void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6_o(grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6_o),
    .void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6_o_ap_vld(grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6_o_ap_vld),
    .void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1_i(void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1),
    .void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1_o(grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1_o),
    .void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1_o_ap_vld(grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1_o_ap_vld),
    .p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11_i(p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11),
    .p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11_o(grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11_o),
    .p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11_o_ap_vld(grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11_o_ap_vld),
    .p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6_i(p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6),
    .p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6_o(grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6_o),
    .p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6_o_ap_vld(grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6_o_ap_vld),
    .p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1_i(p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1),
    .p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1_o(grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1_o),
    .p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1_o_ap_vld(grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1_o_ap_vld),
    .void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5_i(void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5),
    .void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5_o(grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5_o),
    .void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5_o_ap_vld(grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5_o_ap_vld),
    .void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_i(void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig),
    .void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_o(grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_o),
    .void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_o_ap_vld(grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_o_ap_vld),
    .p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10_i(p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10),
    .p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10_o(grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10_o),
    .p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10_o_ap_vld(grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10_o_ap_vld),
    .p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5_i(p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5),
    .p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5_o(grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5_o),
    .p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5_o_ap_vld(grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5_o_ap_vld),
    .p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_i(p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed),
    .p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_o(grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_o),
    .p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_o_ap_vld(grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_o_ap_vld)
);

myproject_dense_latency_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s grp_dense_latency_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s_fu_192(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9(void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9),
    .void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8(void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8),
    .void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7(void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7),
    .void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6(void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6),
    .void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5(void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5),
    .void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4(void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4),
    .void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3(void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3),
    .void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2(void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2),
    .void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1(void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1),
    .void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig(void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig),
    .p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14(p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14),
    .p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13(p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13),
    .p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12(p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12),
    .p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11(p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11),
    .p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10(p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10),
    .p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9(p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9),
    .p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8(p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8),
    .p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7(p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7),
    .p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6(p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6),
    .p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5(p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5),
    .p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4(p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4),
    .p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3(p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3),
    .p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2(p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2),
    .p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1(p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1),
    .p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed(p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed),
    .ap_return_0(grp_dense_latency_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s_fu_192_ap_return_0),
    .ap_return_1(grp_dense_latency_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s_fu_192_ap_return_1),
    .ap_ce(grp_dense_latency_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s_fu_192_ap_ce)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp0)) begin
                ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage12_subdone) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_776)) begin
        if ((icmp_ln307_reg_476 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_storemerge_reg_117 <= 32'd0;
        end else if ((icmp_ln307_reg_476 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_storemerge_reg_117 <= add_ln313_reg_485;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_579)) begin
        if ((icmp_ln303_reg_457 == 1'd1)) begin
            pX <= 32'd0;
        end else if ((icmp_ln303_reg_457 == 1'd0)) begin
            pX <= add_ln303_reg_435;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_782)) begin
        if ((1'b1 == ap_condition_787)) begin
            pY <= add_ln307_reg_466;
        end else if ((1'b1 == ap_condition_784)) begin
            pY <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_579)) begin
        if ((icmp_ln303_reg_457 == 1'd1)) begin
            sX <= 32'd0;
        end else if ((icmp_ln303_reg_457 == 1'd0)) begin
            sX <= add_ln318_reg_461;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln303_reg_435 <= add_ln303_fu_276_p2;
        icmp_ln284_3_reg_430 <= icmp_ln284_3_fu_270_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln307_reg_466 <= add_ln307_fu_329_p2;
        add_ln318_reg_461 <= add_ln318_fu_324_p2;
        icmp_ln284_1_reg_447 <= icmp_ln284_1_fu_290_p2;
        icmp_ln284_2_reg_452 <= icmp_ln284_2_fu_306_p2;
        icmp_ln303_reg_457 <= icmp_ln303_fu_312_p2;
        sY_load_reg_441 <= sY;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add_ln313_reg_485 <= add_ln313_fu_388_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        and_ln284_1_reg_472 <= and_ln284_1_fu_339_p2;
        icmp_ln307_reg_476 <= icmp_ln307_fu_366_p2;
        icmp_ln313_reg_480 <= icmp_ln313_fu_371_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln284_reg_425 <= icmp_ln284_fu_250_p2;
        sX_load_reg_420 <= sX;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_grp0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed <= grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_grp0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1 <= grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_grp0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10 <= grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_grp0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11 <= grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_grp0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12 <= grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_grp0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13 <= grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_grp0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14 <= grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_grp0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2 <= grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_grp0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3 <= grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_grp0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4 <= grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_grp0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5 <= grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_grp0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6 <= grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_grp0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7 <= grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_grp0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8 <= grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_grp0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9 <= grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        res_out_1_reg_495 <= grp_dense_latency_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s_fu_192_ap_return_1;
        res_out_reg_490 <= grp_dense_latency_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s_fu_192_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln303_reg_457 == 1'd1))) begin
        sY <= ap_phi_reg_pp0_iter0_storemerge_reg_117;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig <= grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_o;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1 <= grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1_o;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2 <= grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2_o;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3 <= grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3_o;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4 <= grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5 <= grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5_o;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6 <= grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6_o;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7 <= grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7_o;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8 <= grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8_o;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9 <= grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_subdone) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0_0to0 == 1'b1) & (ap_start == 1'b0))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b0 == ap_block_pp0_stage12_11001_ignoreCallOp66) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001_ignoreCallOp65) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001_ignoreCallOp64) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001_ignoreCallOp63) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001_ignoreCallOp62) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001_ignoreCallOp61) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001_ignoreCallOp60) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp56) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp52) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp48) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp39) & (1'b1 == ap_CS_fsm_pp0_stage2))))) begin
        grp_dense_latency_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s_fu_192_ap_ce = 1'b1;
    end else begin
        grp_dense_latency_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s_fu_192_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp25) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp16_grp0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b1 == ap_CS_fsm_pp0_stage0))))) begin
        grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_ap_ce = 1'b1;
    end else begin
        grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_ap_start = 1'b1;
    end else begin
        grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln284_1_reg_472) & (icmp_ln284_reg_425 == 1'd1))) begin
        layer2_out_blk_n = layer2_out_full_n;
    end else begin
        layer2_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op70_write_state14 == 1'b1))) begin
        layer2_out_write = 1'b1;
    end else begin
        layer2_out_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_idle_pp0_1to1 == 1'b1) & (ap_start == 1'b0)) & (ap_reset_idle_pp0 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((ap_reset_idle_pp0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln303_fu_276_p2 = (pX + 32'd1);

assign add_ln307_fu_329_p2 = (pY + 32'd1);

assign add_ln313_fu_388_p2 = (sY_load_reg_441 + select_ln313_fu_381_p3);

assign add_ln318_fu_324_p2 = (sX_load_reg_420 + select_ln318_fu_317_p3);

assign and_ln284_1_fu_339_p2 = (icmp_ln284_1_reg_447 & and_ln284_fu_335_p2);

assign and_ln284_fu_335_p2 = (icmp_ln284_3_reg_430 & icmp_ln284_2_reg_452);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

always @ (*) begin
    ap_block_pp0_stage0_01001_grp1 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state14_pp0_stage0_iter1_grp1));
end

assign ap_block_pp0_stage0_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001_grp1 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state14_pp0_stage0_iter1_grp1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp16 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state14_pp0_stage0_iter1_ignore_call2_grp1));
end

assign ap_block_pp0_stage0_11001_ignoreCallOp16_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp16_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state14_pp0_stage0_iter1_grp1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp0 = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001_ignoreCallOp64 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage10_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage11_11001_ignoreCallOp65 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage11_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001_ignoreCallOp66 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage12_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001_ignoreCallOp25 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_ignoreCallOp25 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001_ignoreCallOp39 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_ignoreCallOp39 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001_ignoreCallOp48 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_ignoreCallOp48 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001_ignoreCallOp52 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001_ignoreCallOp56 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_ignoreCallOp56 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage6_11001_ignoreCallOp60 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_ignoreCallOp60 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage7_11001_ignoreCallOp61 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_ignoreCallOp61 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage8_11001_ignoreCallOp62 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_ignoreCallOp62 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage9_11001_ignoreCallOp63 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage9_subdone = (1'b0 == ap_ce);
end

always @ (*) begin
    ap_block_state14_pp0_stage0_iter1_grp1 = ((layer2_out_full_n == 1'b0) & (ap_predicate_op70_write_state14 == 1'b1));
end

always @ (*) begin
    ap_block_state14_pp0_stage0_iter1_ignore_call2_grp1 = ((layer2_out_full_n == 1'b0) & (ap_predicate_op70_write_state14 == 1'b1));
end

always @ (*) begin
    ap_condition_579 = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_776 = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln303_reg_457 == 1'd1));
end

always @ (*) begin
    ap_condition_782 = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_ce) & (icmp_ln303_reg_457 == 1'd1));
end

always @ (*) begin
    ap_condition_784 = ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln307_reg_476 == 1'd1));
end

always @ (*) begin
    ap_condition_787 = ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln307_reg_476 == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_predicate_op39_call_state3 = ((1'd1 == and_ln284_1_fu_339_p2) & (icmp_ln284_reg_425 == 1'd1));
end

always @ (*) begin
    ap_predicate_op48_call_state4 = ((1'd1 == and_ln284_1_reg_472) & (icmp_ln284_reg_425 == 1'd1));
end

always @ (*) begin
    ap_predicate_op56_call_state6 = ((1'd1 == and_ln284_1_reg_472) & (icmp_ln284_reg_425 == 1'd1));
end

always @ (*) begin
    ap_predicate_op60_call_state7 = ((1'd1 == and_ln284_1_reg_472) & (icmp_ln284_reg_425 == 1'd1));
end

always @ (*) begin
    ap_predicate_op61_call_state8 = ((1'd1 == and_ln284_1_reg_472) & (icmp_ln284_reg_425 == 1'd1));
end

always @ (*) begin
    ap_predicate_op62_call_state9 = ((1'd1 == and_ln284_1_reg_472) & (icmp_ln284_reg_425 == 1'd1));
end

always @ (*) begin
    ap_predicate_op70_write_state14 = ((1'd1 == and_ln284_1_reg_472) & (icmp_ln284_reg_425 == 1'd1));
end

assign icmp_ln284_1_fu_290_p2 = ((sY == 32'd4) ? 1'b1 : 1'b0);

assign icmp_ln284_2_fu_306_p2 = (($signed(tmp_442_fu_296_p4) > $signed(30'd0)) ? 1'b1 : 1'b0);

assign icmp_ln284_3_fu_270_p2 = (($signed(tmp_443_fu_260_p4) > $signed(30'd0)) ? 1'b1 : 1'b0);

assign icmp_ln284_fu_250_p2 = ((sX == 32'd4) ? 1'b1 : 1'b0);

assign icmp_ln303_fu_312_p2 = ((add_ln303_reg_435 == 32'd64) ? 1'b1 : 1'b0);

assign icmp_ln307_fu_366_p2 = ((add_ln307_reg_466 == 32'd64) ? 1'b1 : 1'b0);

assign icmp_ln313_fu_371_p2 = ((sY_load_reg_441 == 32'd4) ? 1'b1 : 1'b0);

assign layer2_out_din = {{res_out_1_reg_495}, {res_out_reg_490}};

assign select_ln313_fu_381_p3 = ((icmp_ln313_reg_480[0:0] == 1'b1) ? 32'd4294967295 : 32'd1);

assign select_ln318_fu_317_p3 = ((icmp_ln284_reg_425[0:0] == 1'b1) ? 32'd4294967295 : 32'd1);

assign tmp_442_fu_296_p4 = {{pY[31:2]}};

assign tmp_443_fu_260_p4 = {{pX[31:2]}};

endmodule //myproject_compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s
