# //  Questa Sim-64
# //  Version 2019.4_2 linux_x86_64 Dec  7 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
do startsim.do
# QuestaSim-64 vopt 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:34:40 on Oct 13,2020
# vopt -reportprogress 300 "+acc=npr" -L /home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/simulation/build/ -L /home/mdl/izo5011/IkennaWorkSpace/vivado_2018.3_sim_libs/secureip -L /home/mdl/izo5011/IkennaWorkSpace/vivado_2018.3_sim_libs/unisims_ver -L /home/mdl/izo5011/IkennaWorkSpace/vivado_2018.3_sim_libs/simprims_ver -L /home/mdl/izo5011/IkennaWorkSpace/vivado_2018.3_sim_libs/unimacro_ver -L /home/mdl/izo5011/IkennaWorkSpace/vivado_2018.3_sim_libs/unifast_ver -L /home/mdl/izo5011/IkennaWorkSpace/vivado_2018.3_sim_libs/blk_mem_gen_v8_4_2 -L /home/mdl/izo5011/IkennaWorkSpace/vivado_2018.3_sim_libs/fifo_generator_v13_2_3 -work work work.testbench work.glbl -o sim_tb_top_opt 
# 
# Top level modules:
# 	testbench
# 	glbl
# 
# Analyzing design...
# -- Loading module testbench
# -- Loading module /home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/simulation/build/.clock_gen
# -- Loading module cnn_layer_accel_FAS
# -- Loading module /home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/simulation/build/.SRL_bit
# -- Loading module krnl1x1Bias_dwc_fifo
# -- Loading module cnn_layer_accel_trans_in_fifo
# -- Loading module trans_in_pyld_fifo
# -- Loading module trans_in_meta_fifo
# -- Loading module job_fetch_fifo
# -- Loading module convMap_fifo
# -- Loading module res_dwc_fifo
# -- Loading module conv1x1_dwc_fifo
# -- Loading module partMap_fifo
# -- Loading module prevMap_fifo
# -- Loading module resdMap_fifo
# -- Loading module outbuf_fifo
# -- Loading module cnn_layer_accel_trans_eg_fifo
# -- Loading module trans_eg_pyld_fifo
# -- Loading module trans_eg_meta_fifo
# -- Loading module cnn_layer_accel_FAS_vec_add
# -- Loading module cnn_layer_accel_FAS_pip_ctrl
# -- Loading module glbl
# -- Loading package STANDARD
# -- Loading module cnn_layer_accel_conv1x1_pip
# -- Loading module /home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/simulation/build/.SRL_bus
# -- Loading module krnl1x1_bram
# -- Loading module /home/mdl/izo5011/IkennaWorkSpace/vivado_2018.3_sim_libs/blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2
# -- Loading module krnl1x1Bias_bram
# -- Loading module /home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/simulation/build/.vector_multiply
# -- Loading module /home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/simulation/build/.adder_tree
# -- Loading module /home/mdl/izo5011/IkennaWorkSpace/vivado_2018.3_sim_libs/blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module
# -- Loading module /home/mdl/izo5011/IkennaWorkSpace/vivado_2018.3_sim_libs/blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage
# -- Loading module /home/mdl/izo5011/IkennaWorkSpace/vivado_2018.3_sim_libs/blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_output_reg_stage
# -- Loading module /home/mdl/izo5011/IkennaWorkSpace/vivado_2018.3_sim_libs/blk_mem_gen_v8_4_2.blk_mem_axi_regs_fwd_v8_4
# -- Loading architecture FIFO18E2_V of FIFO18E2
# -- Loading package body VPKG
# -- Loading architecture FIFO36E2_V of FIFO36E2
# -- Loading architecture FIFO18E1_V of FIFO18E1
# -- Loading entity FF18_INTERNAL_VHDL
# -- Loading architecture FF18_INTERNAL_VHDL_V of FF18_INTERNAL_VHDL
# -- Loading architecture FIFO36E1_V of FIFO36E1
# -- Loading entity FF36_INTERNAL_VHDL
# -- Loading architecture FF36_INTERNAL_VHDL_V of FF36_INTERNAL_VHDL
# Incremental compilation check found no design-units have changed.
# Optimized design name is sim_tb_top_opt
# End time: 18:34:45 on Oct 13,2020, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
# /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/simulation/testbench3
# vsim "+outputDir=/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/simulation/testbench3" -fsmdebug -c "+nowarnTSCALE" -lib work sim_tb_top_opt 
# Start time: 18:34:45 on Oct 13,2020
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading /home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/simulation/build/.clock_gen(fast)
# Loading /home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/simulation/build/.clock_gen(fast__1)
# Loading work.cnn_layer_accel_FAS(fast)
# Loading /home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/simulation/build/.SRL_bit(fast)
# Loading /home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/simulation/build/.SRL_bit(fast__1)
# Loading /home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/simulation/build/.SRL_bit(fast__2)
# Loading work.krnl1x1Bias_dwc_fifo(fast)
# Loading work.cnn_layer_accel_trans_in_fifo(fast)
# Loading work.trans_in_pyld_fifo(fast)
# Loading work.trans_in_meta_fifo(fast)
# Loading work.job_fetch_fifo(fast)
# Loading work.convMap_fifo(fast)
# Loading work.res_dwc_fifo(fast)
# Loading work.conv1x1_dwc_fifo(fast)
# Loading work.partMap_fifo(fast)
# Loading work.prevMap_fifo(fast)
# Loading work.resdMap_fifo(fast)
# Loading work.outbuf_fifo(fast)
# Loading work.cnn_layer_accel_trans_eg_fifo(fast)
# Loading work.trans_eg_pyld_fifo(fast)
# Loading work.trans_eg_meta_fifo(fast)
# Loading work.cnn_layer_accel_FAS_vec_add(fast)
# Loading work.cnn_layer_accel_FAS_pip_ctrl(fast)
# Loading /home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/simulation/build/.SRL_bit(fast__3)
# Loading work.cnn_layer_accel_conv1x1_pip(fast)
# Loading /home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/simulation/build/.SRL_bit(fast__4)
# Loading /home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/simulation/build/.SRL_bus(fast)
# Loading work.krnl1x1_bram(fast)
# Loading /home/mdl/izo5011/IkennaWorkSpace/vivado_2018.3_sim_libs/blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(fast)
# Loading /home/mdl/izo5011/IkennaWorkSpace/vivado_2018.3_sim_libs/blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(fast)
# Loading /home/mdl/izo5011/IkennaWorkSpace/vivado_2018.3_sim_libs/blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast)
# Loading /home/mdl/izo5011/IkennaWorkSpace/vivado_2018.3_sim_libs/blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast__1)
# Loading /home/mdl/izo5011/IkennaWorkSpace/vivado_2018.3_sim_libs/blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_output_reg_stage(fast)
# Loading /home/mdl/izo5011/IkennaWorkSpace/vivado_2018.3_sim_libs/blk_mem_gen_v8_4_2.blk_mem_axi_regs_fwd_v8_4(fast)
# Loading work.krnl1x1Bias_bram(fast)
# Loading /home/mdl/izo5011/IkennaWorkSpace/vivado_2018.3_sim_libs/blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(fast__1)
# Loading /home/mdl/izo5011/IkennaWorkSpace/vivado_2018.3_sim_libs/blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(fast__1)
# Loading /home/mdl/izo5011/IkennaWorkSpace/vivado_2018.3_sim_libs/blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast__2)
# Loading /home/mdl/izo5011/IkennaWorkSpace/vivado_2018.3_sim_libs/blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast__3)
# Loading /home/mdl/izo5011/IkennaWorkSpace/vivado_2018.3_sim_libs/blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_output_reg_stage(fast__1)
# Loading /home/mdl/izo5011/IkennaWorkSpace/vivado_2018.3_sim_libs/blk_mem_gen_v8_4_2.blk_mem_axi_regs_fwd_v8_4(fast__1)
# Loading /home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/simulation/build/.vector_multiply(fast)
# Loading /home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/simulation/build/.adder_tree(fast)
# Loading work.glbl(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading xpm.vcomponents
# Loading ieee.numeric_std(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.fifo36e2(fifo36e2_v)#1
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(44).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(44).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(53).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(53).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(62).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(62).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(71).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(71).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(80).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(80).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(89).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(89).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(98).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(98).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(107).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(107).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(116).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(116).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(125).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(125).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(134).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(134).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(143).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(143).
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_krnl1x1Bias_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_pyld_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_pyld_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_pyld_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_pyld_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_pyld_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_pyld_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_pyld_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_pyld_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_pyld_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_meta_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_meta_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_meta_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_meta_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_meta_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_meta_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_meta_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_meta_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_meta_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_job_fetch_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_job_fetch_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_job_fetch_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_job_fetch_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_job_fetch_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_job_fetch_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_job_fetch_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_job_fetch_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_job_fetch_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_convMap_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_convMap_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_convMap_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_convMap_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_convMap_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_convMap_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_convMap_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_convMap_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_convMap_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_res_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_res_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_res_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_res_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_res_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_res_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_res_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_res_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_res_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35 downto 32), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35 downto 32).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35 downto 32), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35 downto 32).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35 downto 32), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(71 downto 68).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35 downto 32), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(71 downto 68).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35 downto 32), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(107 downto 104).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35 downto 32), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(107 downto 104).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35 downto 32), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(143 downto 140).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35 downto 32), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(143 downto 140).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35 downto 32), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(179 downto 176).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35 downto 32), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(179 downto 176).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35 downto 32), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(215 downto 212).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35 downto 32), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(215 downto 212).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35 downto 32), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(251 downto 248).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35 downto 32), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(251 downto 248).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35 downto 32), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(287 downto 284).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35 downto 32), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(287 downto 284).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35 downto 32), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(323 downto 320).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35 downto 32), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(323 downto 320).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35 downto 32), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(359 downto 356).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35 downto 32), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(359 downto 356).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35 downto 32), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(395 downto 392).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35 downto 32), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(395 downto 392).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35 downto 32), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(431 downto 428).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35 downto 32), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(431 downto 428).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35 downto 32), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(467 downto 464).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35 downto 32), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(467 downto 464).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35 downto 32), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(503 downto 500).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35 downto 32), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(503 downto 500).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35 downto 32), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(539 downto 536).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35 downto 32), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(539 downto 536).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35 downto 32), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(575 downto 572).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35 downto 32), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(575 downto 572).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35 downto 32), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(611 downto 608).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35 downto 32), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(611 downto 608).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35 downto 32), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(647 downto 644).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35 downto 32), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(647 downto 644).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35 downto 32), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(683 downto 680).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35 downto 32), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(683 downto 680).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35 downto 32), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(719 downto 716).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35 downto 32), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(719 downto 716).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35 downto 32), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(755 downto 752).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35 downto 32), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(755 downto 752).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35 downto 32), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(791 downto 788).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35 downto 32), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(791 downto 788).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35 downto 32), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(827 downto 824).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35 downto 32), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(827 downto 824).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35 downto 32), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(863 downto 860).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35 downto 32), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(863 downto 860).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35 downto 32), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(899 downto 896).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35 downto 32), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(899 downto 896).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35 downto 32), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(935 downto 932).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35 downto 32), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(935 downto 932).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35 downto 32), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(971 downto 968).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35 downto 32), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(971 downto 968).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35 downto 32), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(1007 downto 1004).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35 downto 32), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(1007 downto 1004).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35 downto 32), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(1043 downto 1040).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35 downto 32), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(1043 downto 1040).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35 downto 32), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(1079 downto 1076).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35 downto 32), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(1079 downto 1076).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35 downto 32), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(1115 downto 1112).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35 downto 32), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(1115 downto 1112).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35 downto 32), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(1151 downto 1148).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35 downto 32), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(1151 downto 1148).
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(12) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_conv1x1_dwc_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_partMap_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_partMap_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_partMap_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_partMap_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_partMap_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_partMap_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_partMap_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_partMap_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_partMap_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_prevMap_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_prevMap_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_prevMap_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_prevMap_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_prevMap_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_prevMap_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_prevMap_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_prevMap_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_prevMap_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_resdMap_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_resdMap_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_resdMap_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_resdMap_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_resdMap_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_resdMap_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_resdMap_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_resdMap_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_resdMap_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_outBuf_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_outBuf_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_outBuf_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_outBuf_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_outBuf_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_outBuf_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_outBuf_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_outBuf_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_outBuf_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_pyld_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_pyld_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_pyld_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_pyld_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_pyld_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_pyld_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_pyld_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_pyld_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_pyld_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_meta_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_meta_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_meta_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_meta_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_meta_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_meta_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_meta_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_meta_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/i0_cnn_layer_accel_FAS/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_meta_fifo/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
quit -sim
# End time: 18:53:11 on Oct 13,2020, Elapsed time: 0:18:26
# Errors: 0, Warnings: 217
pwd
# /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/simulation/testbench3
do sim_compile.do;
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:18:51 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 11:18:51 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:18:51 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.v(1350): (vlog-2730) Undefined variable: 'AWP_cfg_Addr'.
# End time: 11:18:52 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 14
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do;
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:20:07 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 11:20:07 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:20:07 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# 
# Top level modules:
# 	cnn_layer_accel_FAS
# End time: 11:20:07 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:20:07 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.v 
# -- Compiling module cnn_layer_accel_conv1x1_pip
# 
# Top level modules:
# 	cnn_layer_accel_conv1x1_pip
# End time: 11:20:08 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:20:08 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_pip_ctrl.v 
# -- Compiling module cnn_layer_accel_FAS_pip_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_FAS_pip_ctrl
# End time: 11:20:08 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:20:08 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.v 
# -- Compiling module cnn_layer_accel_FAS_vec_add
# 
# Top level modules:
# 	cnn_layer_accel_FAS_vec_add
# End time: 11:20:08 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:20:08 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.v 
# -- Compiling module cnn_layer_accel_trans_eg_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_eg_fifo
# End time: 11:20:08 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:20:08 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.v 
# -- Compiling module cnn_layer_accel_trans_in_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_in_fifo
# End time: 11:20:08 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:20:09 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" ./testbench.sv 
# ** Error (suppressible): ./testbench.sv(269): (vlog-2244) Variable 'krn1x1_data' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Error: ./testbench.sv(270): Illegal declaration after the statement near line '268'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: (vlog-13069) ./testbench.sv(270): near ")": syntax error, unexpected ')', expecting ';'.
# End time: 11:20:09 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 20
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do;
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:22:07 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 11:22:07 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:22:07 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# 
# Top level modules:
# 	cnn_layer_accel_FAS
# End time: 11:22:08 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:22:08 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.v 
# -- Compiling module cnn_layer_accel_conv1x1_pip
# 
# Top level modules:
# 	cnn_layer_accel_conv1x1_pip
# End time: 11:22:08 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:22:08 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_pip_ctrl.v 
# -- Compiling module cnn_layer_accel_FAS_pip_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_FAS_pip_ctrl
# End time: 11:22:08 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:22:08 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.v 
# -- Compiling module cnn_layer_accel_FAS_vec_add
# 
# Top level modules:
# 	cnn_layer_accel_FAS_vec_add
# End time: 11:22:08 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:22:08 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.v 
# -- Compiling module cnn_layer_accel_trans_eg_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_eg_fifo
# End time: 11:22:08 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:22:08 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.v 
# -- Compiling module cnn_layer_accel_trans_in_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_in_fifo
# End time: 11:22:09 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:22:09 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" ./testbench.sv 
# ** Error: ./testbench.sv(269): (vlog-2730) Undefined variable: 'krnl_1x1_arr_sz'.
# ** Error (suppressible): ./testbench.sv(269): (vlog-2244) Variable 'acclprm' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Error: ./testbench.sv(270): Illegal declaration after the statement near line '268'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: (vlog-13069) ./testbench.sv(270): near ")": syntax error, unexpected ')', expecting ';'.
# End time: 11:22:09 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 20
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do;
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:23:09 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 11:23:09 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:23:09 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# 
# Top level modules:
# 	cnn_layer_accel_FAS
# End time: 11:23:09 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:23:10 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.v 
# -- Compiling module cnn_layer_accel_conv1x1_pip
# 
# Top level modules:
# 	cnn_layer_accel_conv1x1_pip
# End time: 11:23:10 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:23:10 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_pip_ctrl.v 
# -- Compiling module cnn_layer_accel_FAS_pip_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_FAS_pip_ctrl
# End time: 11:23:10 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:23:10 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.v 
# -- Compiling module cnn_layer_accel_FAS_vec_add
# 
# Top level modules:
# 	cnn_layer_accel_FAS_vec_add
# End time: 11:23:10 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:23:10 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.v 
# -- Compiling module cnn_layer_accel_trans_eg_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_eg_fifo
# End time: 11:23:10 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:23:10 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.v 
# -- Compiling module cnn_layer_accel_trans_in_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_in_fifo
# End time: 11:23:11 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:23:11 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" ./testbench.sv 
# ** Error: ./testbench.sv(270): (vlog-2730) Undefined variable: 'krnl_1x1_arr_sz'.
# End time: 11:23:11 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 20
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do;
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:23:20 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 11:23:20 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:23:20 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# 
# Top level modules:
# 	cnn_layer_accel_FAS
# End time: 11:23:20 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:23:20 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.v 
# -- Compiling module cnn_layer_accel_conv1x1_pip
# 
# Top level modules:
# 	cnn_layer_accel_conv1x1_pip
# End time: 11:23:21 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:23:21 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_pip_ctrl.v 
# -- Compiling module cnn_layer_accel_FAS_pip_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_FAS_pip_ctrl
# End time: 11:23:21 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:23:21 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.v 
# -- Compiling module cnn_layer_accel_FAS_vec_add
# 
# Top level modules:
# 	cnn_layer_accel_FAS_vec_add
# End time: 11:23:21 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:23:21 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.v 
# -- Compiling module cnn_layer_accel_trans_eg_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_eg_fifo
# End time: 11:23:21 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:23:21 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.v 
# -- Compiling module cnn_layer_accel_trans_in_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_in_fifo
# End time: 11:23:21 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:23:21 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" ./testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 11:23:22 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:23:22 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/convMap_fifo/sim/convMap_fifo.v 
# -- Compiling module convMap_fifo
# 
# Top level modules:
# 	convMap_fifo
# End time: 11:23:22 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:23:22 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/partMap_fifo/sim/partMap_fifo.v 
# -- Compiling module partMap_fifo
# 
# Top level modules:
# 	partMap_fifo
# End time: 11:23:22 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:23:22 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/resdMap_fifo/sim/resdMap_fifo.v 
# -- Compiling module resdMap_fifo
# 
# Top level modules:
# 	resdMap_fifo
# End time: 11:23:22 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:23:22 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/conv1x1_dwc_fifo/sim/conv1x1_dwc_fifo.v 
# -- Compiling module conv1x1_dwc_fifo
# 
# Top level modules:
# 	conv1x1_dwc_fifo
# End time: 11:23:22 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:23:23 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/outbuf_fifo/sim/outbuf_fifo.v 
# -- Compiling module outbuf_fifo
# 
# Top level modules:
# 	outbuf_fifo
# End time: 11:23:23 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:23:23 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/prevMap_fifo/sim/prevMap_fifo.v 
# -- Compiling module prevMap_fifo
# 
# Top level modules:
# 	prevMap_fifo
# End time: 11:23:23 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:23:23 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/job_fetch_fifo/sim/job_fetch_fifo.v 
# -- Compiling module job_fetch_fifo
# 
# Top level modules:
# 	job_fetch_fifo
# End time: 11:23:23 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:23:23 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/res_dwc_fifo/sim/res_dwc_fifo.v 
# -- Compiling module res_dwc_fifo
# 
# Top level modules:
# 	res_dwc_fifo
# End time: 11:23:23 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:23:23 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/trans_in_meta_fifo/sim/trans_in_meta_fifo.v 
# -- Compiling module trans_in_meta_fifo
# 
# Top level modules:
# 	trans_in_meta_fifo
# End time: 11:23:24 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:23:24 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/trans_in_pyld_fifo/sim/trans_in_pyld_fifo.v 
# -- Compiling module trans_in_pyld_fifo
# 
# Top level modules:
# 	trans_in_pyld_fifo
# End time: 11:23:24 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:23:24 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/trans_eg_meta_fifo/sim/trans_eg_meta_fifo.v 
# -- Compiling module trans_eg_meta_fifo
# 
# Top level modules:
# 	trans_eg_meta_fifo
# End time: 11:23:24 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:23:24 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/trans_eg_pyld_fifo/sim/trans_eg_pyld_fifo.v 
# -- Compiling module trans_eg_pyld_fifo
# 
# Top level modules:
# 	trans_eg_pyld_fifo
# End time: 11:23:24 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:23:24 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/krnl1x1_bram/sim/krnl1x1_bram.v 
# -- Compiling module krnl1x1_bram
# 
# Top level modules:
# 	krnl1x1_bram
# End time: 11:23:24 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:23:24 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/krnl1x1Bias_bram/sim/krnl1x1Bias_bram.v 
# -- Compiling module krnl1x1Bias_bram
# 
# Top level modules:
# 	krnl1x1Bias_bram
# End time: 11:23:25 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:23:25 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/krnl1x1Bias_dwc_fifo/sim/krnl1x1Bias_dwc_fifo.v 
# -- Compiling module krnl1x1Bias_dwc_fifo
# 
# Top level modules:
# 	krnl1x1Bias_dwc_fifo
# End time: 11:23:25 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_compile.do;
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:30:17 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 11:30:18 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:30:18 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# 
# Top level modules:
# 	cnn_layer_accel_FAS
# End time: 11:30:18 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:30:18 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.v 
# -- Compiling module cnn_layer_accel_conv1x1_pip
# 
# Top level modules:
# 	cnn_layer_accel_conv1x1_pip
# End time: 11:30:18 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:30:18 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_pip_ctrl.v 
# -- Compiling module cnn_layer_accel_FAS_pip_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_FAS_pip_ctrl
# End time: 11:30:18 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:30:18 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.v 
# -- Compiling module cnn_layer_accel_FAS_vec_add
# 
# Top level modules:
# 	cnn_layer_accel_FAS_vec_add
# End time: 11:30:18 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:30:19 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.v 
# -- Compiling module cnn_layer_accel_trans_eg_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_eg_fifo
# End time: 11:30:19 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:30:19 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.v 
# -- Compiling module cnn_layer_accel_trans_in_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_in_fifo
# End time: 11:30:19 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:30:19 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" ./testbench.sv 
# ** Error: ** while parsing file included at ./testbench.sv(36)
# ** at testbench.svh(5): (vlog-2163) Macro `KL_IT_RD_ID is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./testbench.sv(36)
# ** at testbench.svh(5): near "7": syntax error, unexpected INTEGER NUMBER.
# ** Error: ** while parsing file included at ./testbench.sv(36)
# ** at testbench.svh(6): (vlog-2163) Macro `KB_IT_RD_ID is undefined.
# ** Error: ** while parsing file included at ./testbench.sv(36)
# ** at testbench.svh(7): (vlog-2163) Macro `AC_IT_RD_ID is undefined.
# ** Error: ** while parsing file included at ./testbench.sv(36)
# ** at testbench.svh(8): (vlog-2163) Macro `IM_IT_RD_ID is undefined.
# ** Error: ** while parsing file included at ./testbench.sv(36)
# ** at testbench.svh(9): (vlog-2163) Macro `PM_IT_RD_ID is undefined.
# ** Error: ** while parsing file included at ./testbench.sv(36)
# ** at testbench.svh(10): (vlog-2163) Macro `RM_IT_RD_ID is undefined.
# ** Error: ** while parsing file included at ./testbench.sv(36)
# ** at testbench.svh(11): (vlog-2163) Macro `PV_IT_RD_ID is undefined.
# ** Warning: ./testbench.sv(113): (vlog-2623) Undefined variable: C_PERIOD_100MHz.
# ** Error: (vlog-13069) ./testbench.sv(268): near "wire": syntax error, unexpected wire.
# ** Error: ./testbench.sv(270): (vlog-2730) Undefined variable: 'g'.
# ** Error: ./testbench.sv(270): LHS in procedural continuous assignment may not be a net: g.
# ** Error: ./testbench.sv(289): (vlog-2730) Undefined variable: 'KL_IT_RD_ID'.
# ** Error: ./testbench.sv(292): (vlog-2730) Undefined variable: 'KB_IT_RD_ID'.
# ** Error: ./testbench.sv(295): (vlog-2730) Undefined variable: 'AC_IT_RD_ID'.
# ** Error: ./testbench.sv(298): (vlog-2730) Undefined variable: 'IM_IT_RD_ID'.
# ** Error: ./testbench.sv(301): (vlog-2730) Undefined variable: 'PM_IT_RD_ID'.
# ** Error: ./testbench.sv(304): (vlog-2730) Undefined variable: 'RM_IT_RD_ID'.
# ** Error: ./testbench.sv(307): (vlog-2730) Undefined variable: 'PV_IT_RD_ID'.
# End time: 11:30:19 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 18, Warnings: 1
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 20
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do;
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:30:35 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 11:30:35 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:30:35 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# 
# Top level modules:
# 	cnn_layer_accel_FAS
# End time: 11:30:35 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:30:35 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.v 
# -- Compiling module cnn_layer_accel_conv1x1_pip
# 
# Top level modules:
# 	cnn_layer_accel_conv1x1_pip
# End time: 11:30:35 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:30:36 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_pip_ctrl.v 
# -- Compiling module cnn_layer_accel_FAS_pip_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_FAS_pip_ctrl
# End time: 11:30:36 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:30:36 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.v 
# -- Compiling module cnn_layer_accel_FAS_vec_add
# 
# Top level modules:
# 	cnn_layer_accel_FAS_vec_add
# End time: 11:30:36 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:30:36 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.v 
# -- Compiling module cnn_layer_accel_trans_eg_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_eg_fifo
# End time: 11:30:36 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:30:36 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.v 
# -- Compiling module cnn_layer_accel_trans_in_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_in_fifo
# End time: 11:30:36 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:30:36 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" ./testbench.sv 
# ** Error: ** while parsing file included at ./testbench.sv(36)
# ** at testbench.svh(5): (vlog-2163) Macro `KL_IT_RD_ID is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./testbench.sv(36)
# ** at testbench.svh(5): near "7": syntax error, unexpected INTEGER NUMBER.
# ** Error: ** while parsing file included at ./testbench.sv(36)
# ** at testbench.svh(6): (vlog-2163) Macro `KB_IT_RD_ID is undefined.
# ** Error: ** while parsing file included at ./testbench.sv(36)
# ** at testbench.svh(7): (vlog-2163) Macro `AC_IT_RD_ID is undefined.
# ** Error: ** while parsing file included at ./testbench.sv(36)
# ** at testbench.svh(8): (vlog-2163) Macro `IM_IT_RD_ID is undefined.
# ** Error: ** while parsing file included at ./testbench.sv(36)
# ** at testbench.svh(9): (vlog-2163) Macro `PM_IT_RD_ID is undefined.
# ** Error: ** while parsing file included at ./testbench.sv(36)
# ** at testbench.svh(10): (vlog-2163) Macro `RM_IT_RD_ID is undefined.
# ** Error: ** while parsing file included at ./testbench.sv(36)
# ** at testbench.svh(11): (vlog-2163) Macro `PV_IT_RD_ID is undefined.
# ** Warning: ./testbench.sv(113): (vlog-2623) Undefined variable: C_PERIOD_100MHz.
# ** Error: (vlog-13069) ./testbench.sv(268): near "wire": syntax error, unexpected wire.
# ** Error: ./testbench.sv(270): (vlog-2730) Undefined variable: 'g'.
# ** Error: ./testbench.sv(270): LHS in procedural continuous assignment may not be a net: g.
# ** Error: ./testbench.sv(289): (vlog-2163) Macro `KL_IT_RD_ID is undefined.
# ** Error: (vlog-13069) ./testbench.sv(289): near ":": syntax error, unexpected ':'.
# ** Error: ./testbench.sv(292): (vlog-2163) Macro `KB_IT_RD_ID is undefined.
# ** Error: ./testbench.sv(295): (vlog-2163) Macro `AC_IT_RD_ID is undefined.
# ** Error: ./testbench.sv(298): (vlog-2163) Macro `IM_IT_RD_ID is undefined.
# ** Error: ./testbench.sv(301): (vlog-2163) Macro `PM_IT_RD_ID is undefined.
# ** Error: ./testbench.sv(304): (vlog-2163) Macro `RM_IT_RD_ID is undefined.
# ** Error: ./testbench.sv(307): (vlog-2163) Macro `PV_IT_RD_ID is undefined.
# End time: 11:30:37 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 19, Warnings: 1
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 20
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do;
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:31:21 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 11:31:21 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:31:21 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# 
# Top level modules:
# 	cnn_layer_accel_FAS
# End time: 11:31:22 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:31:22 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.v 
# -- Compiling module cnn_layer_accel_conv1x1_pip
# 
# Top level modules:
# 	cnn_layer_accel_conv1x1_pip
# End time: 11:31:22 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:31:22 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_pip_ctrl.v 
# -- Compiling module cnn_layer_accel_FAS_pip_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_FAS_pip_ctrl
# End time: 11:31:22 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:31:22 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.v 
# -- Compiling module cnn_layer_accel_FAS_vec_add
# 
# Top level modules:
# 	cnn_layer_accel_FAS_vec_add
# End time: 11:31:22 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:31:22 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.v 
# -- Compiling module cnn_layer_accel_trans_eg_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_eg_fifo
# End time: 11:31:22 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:31:23 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.v 
# -- Compiling module cnn_layer_accel_trans_in_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_in_fifo
# End time: 11:31:23 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:31:23 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" ./testbench.sv 
# ** Error: (vlog-13069) ./testbench.sv(268): near "wire": syntax error, unexpected wire.
# ** Error: ./testbench.sv(270): (vlog-2730) Undefined variable: 'g'.
# ** Error: ./testbench.sv(270): LHS in procedural continuous assignment may not be a net: g.
# End time: 11:31:23 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 20
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do;
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:31:53 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 11:31:53 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:31:53 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# 
# Top level modules:
# 	cnn_layer_accel_FAS
# End time: 11:31:53 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:31:53 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.v 
# -- Compiling module cnn_layer_accel_conv1x1_pip
# 
# Top level modules:
# 	cnn_layer_accel_conv1x1_pip
# End time: 11:31:54 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:31:54 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_pip_ctrl.v 
# -- Compiling module cnn_layer_accel_FAS_pip_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_FAS_pip_ctrl
# End time: 11:31:54 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:31:54 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.v 
# -- Compiling module cnn_layer_accel_FAS_vec_add
# 
# Top level modules:
# 	cnn_layer_accel_FAS_vec_add
# End time: 11:31:54 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:31:54 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.v 
# -- Compiling module cnn_layer_accel_trans_eg_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_eg_fifo
# End time: 11:31:54 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:31:54 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.v 
# -- Compiling module cnn_layer_accel_trans_in_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_in_fifo
# End time: 11:31:54 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:31:54 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" ./testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 11:31:55 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:31:55 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/convMap_fifo/sim/convMap_fifo.v 
# -- Compiling module convMap_fifo
# 
# Top level modules:
# 	convMap_fifo
# End time: 11:31:55 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:31:55 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/partMap_fifo/sim/partMap_fifo.v 
# -- Compiling module partMap_fifo
# 
# Top level modules:
# 	partMap_fifo
# End time: 11:31:55 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:31:55 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/resdMap_fifo/sim/resdMap_fifo.v 
# -- Compiling module resdMap_fifo
# 
# Top level modules:
# 	resdMap_fifo
# End time: 11:31:55 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:31:55 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/conv1x1_dwc_fifo/sim/conv1x1_dwc_fifo.v 
# -- Compiling module conv1x1_dwc_fifo
# 
# Top level modules:
# 	conv1x1_dwc_fifo
# End time: 11:31:55 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:31:56 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/outbuf_fifo/sim/outbuf_fifo.v 
# -- Compiling module outbuf_fifo
# 
# Top level modules:
# 	outbuf_fifo
# End time: 11:31:56 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:31:56 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/prevMap_fifo/sim/prevMap_fifo.v 
# -- Compiling module prevMap_fifo
# 
# Top level modules:
# 	prevMap_fifo
# End time: 11:31:56 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:31:56 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/job_fetch_fifo/sim/job_fetch_fifo.v 
# -- Compiling module job_fetch_fifo
# 
# Top level modules:
# 	job_fetch_fifo
# End time: 11:31:56 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:31:56 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/res_dwc_fifo/sim/res_dwc_fifo.v 
# -- Compiling module res_dwc_fifo
# 
# Top level modules:
# 	res_dwc_fifo
# End time: 11:31:56 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:31:56 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/trans_in_meta_fifo/sim/trans_in_meta_fifo.v 
# -- Compiling module trans_in_meta_fifo
# 
# Top level modules:
# 	trans_in_meta_fifo
# End time: 11:31:57 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:31:57 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/trans_in_pyld_fifo/sim/trans_in_pyld_fifo.v 
# -- Compiling module trans_in_pyld_fifo
# 
# Top level modules:
# 	trans_in_pyld_fifo
# End time: 11:31:57 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:31:57 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/trans_eg_meta_fifo/sim/trans_eg_meta_fifo.v 
# -- Compiling module trans_eg_meta_fifo
# 
# Top level modules:
# 	trans_eg_meta_fifo
# End time: 11:31:57 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:31:57 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/trans_eg_pyld_fifo/sim/trans_eg_pyld_fifo.v 
# -- Compiling module trans_eg_pyld_fifo
# 
# Top level modules:
# 	trans_eg_pyld_fifo
# End time: 11:31:57 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:31:57 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/krnl1x1_bram/sim/krnl1x1_bram.v 
# -- Compiling module krnl1x1_bram
# 
# Top level modules:
# 	krnl1x1_bram
# End time: 11:31:57 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:31:57 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/krnl1x1Bias_bram/sim/krnl1x1Bias_bram.v 
# -- Compiling module krnl1x1Bias_bram
# 
# Top level modules:
# 	krnl1x1Bias_bram
# End time: 11:31:58 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:31:58 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/krnl1x1Bias_dwc_fifo/sim/krnl1x1Bias_dwc_fifo.v 
# -- Compiling module krnl1x1Bias_dwc_fifo
# 
# Top level modules:
# 	krnl1x1Bias_dwc_fifo
# End time: 11:31:58 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_compile.do;
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:38:23 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 11:38:24 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:38:24 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# 
# Top level modules:
# 	cnn_layer_accel_FAS
# End time: 11:38:24 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:38:24 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.v 
# -- Compiling module cnn_layer_accel_conv1x1_pip
# 
# Top level modules:
# 	cnn_layer_accel_conv1x1_pip
# End time: 11:38:24 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:38:24 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_pip_ctrl.v 
# -- Compiling module cnn_layer_accel_FAS_pip_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_FAS_pip_ctrl
# End time: 11:38:24 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:38:24 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.v 
# -- Compiling module cnn_layer_accel_FAS_vec_add
# 
# Top level modules:
# 	cnn_layer_accel_FAS_vec_add
# End time: 11:38:25 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:38:25 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.v 
# -- Compiling module cnn_layer_accel_trans_eg_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_eg_fifo
# End time: 11:38:25 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:38:25 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.v 
# -- Compiling module cnn_layer_accel_trans_in_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_in_fifo
# End time: 11:38:25 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:38:25 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" ./testbench.sv 
# -- Compiling package testbench_sv_unit
# ** Error: ./testbench.sv(269): Number of actuals and formals does not match in function call.
# ** Error: ./testbench.sv(276): Number of actuals and formals does not match in function call.
# -- Compiling module testbench
# ** Error: ./testbench.sv(269): Number of actuals and formals does not match in function call.
# ** Error: ./testbench.sv(276): Number of actuals and formals does not match in function call.
# End time: 11:38:25 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 20
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do;
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:38:57 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 11:38:57 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:38:57 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# 
# Top level modules:
# 	cnn_layer_accel_FAS
# End time: 11:38:57 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:38:57 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.v 
# -- Compiling module cnn_layer_accel_conv1x1_pip
# 
# Top level modules:
# 	cnn_layer_accel_conv1x1_pip
# End time: 11:38:57 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:38:57 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_pip_ctrl.v 
# -- Compiling module cnn_layer_accel_FAS_pip_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_FAS_pip_ctrl
# End time: 11:38:58 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:38:58 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.v 
# -- Compiling module cnn_layer_accel_FAS_vec_add
# 
# Top level modules:
# 	cnn_layer_accel_FAS_vec_add
# End time: 11:38:58 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:38:58 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.v 
# -- Compiling module cnn_layer_accel_trans_eg_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_eg_fifo
# End time: 11:38:58 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:38:58 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.v 
# -- Compiling module cnn_layer_accel_trans_in_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_in_fifo
# End time: 11:38:58 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:38:58 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" ./testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 11:38:59 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:38:59 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/convMap_fifo/sim/convMap_fifo.v 
# -- Compiling module convMap_fifo
# 
# Top level modules:
# 	convMap_fifo
# End time: 11:38:59 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:38:59 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/partMap_fifo/sim/partMap_fifo.v 
# -- Compiling module partMap_fifo
# 
# Top level modules:
# 	partMap_fifo
# End time: 11:38:59 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:38:59 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/resdMap_fifo/sim/resdMap_fifo.v 
# -- Compiling module resdMap_fifo
# 
# Top level modules:
# 	resdMap_fifo
# End time: 11:38:59 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:38:59 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/conv1x1_dwc_fifo/sim/conv1x1_dwc_fifo.v 
# -- Compiling module conv1x1_dwc_fifo
# 
# Top level modules:
# 	conv1x1_dwc_fifo
# End time: 11:38:59 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:38:59 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/outbuf_fifo/sim/outbuf_fifo.v 
# -- Compiling module outbuf_fifo
# 
# Top level modules:
# 	outbuf_fifo
# End time: 11:39:00 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:39:00 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/prevMap_fifo/sim/prevMap_fifo.v 
# -- Compiling module prevMap_fifo
# 
# Top level modules:
# 	prevMap_fifo
# End time: 11:39:00 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:39:00 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/job_fetch_fifo/sim/job_fetch_fifo.v 
# -- Compiling module job_fetch_fifo
# 
# Top level modules:
# 	job_fetch_fifo
# End time: 11:39:00 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:39:00 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/res_dwc_fifo/sim/res_dwc_fifo.v 
# -- Compiling module res_dwc_fifo
# 
# Top level modules:
# 	res_dwc_fifo
# End time: 11:39:00 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:39:00 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/trans_in_meta_fifo/sim/trans_in_meta_fifo.v 
# -- Compiling module trans_in_meta_fifo
# 
# Top level modules:
# 	trans_in_meta_fifo
# End time: 11:39:00 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:39:00 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/trans_in_pyld_fifo/sim/trans_in_pyld_fifo.v 
# -- Compiling module trans_in_pyld_fifo
# 
# Top level modules:
# 	trans_in_pyld_fifo
# End time: 11:39:01 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:39:01 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/trans_eg_meta_fifo/sim/trans_eg_meta_fifo.v 
# -- Compiling module trans_eg_meta_fifo
# 
# Top level modules:
# 	trans_eg_meta_fifo
# End time: 11:39:01 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:39:01 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/trans_eg_pyld_fifo/sim/trans_eg_pyld_fifo.v 
# -- Compiling module trans_eg_pyld_fifo
# 
# Top level modules:
# 	trans_eg_pyld_fifo
# End time: 11:39:01 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:39:01 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/krnl1x1_bram/sim/krnl1x1_bram.v 
# -- Compiling module krnl1x1_bram
# 
# Top level modules:
# 	krnl1x1_bram
# End time: 11:39:01 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:39:01 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/krnl1x1Bias_bram/sim/krnl1x1Bias_bram.v 
# -- Compiling module krnl1x1Bias_bram
# 
# Top level modules:
# 	krnl1x1Bias_bram
# End time: 11:39:01 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:39:02 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/krnl1x1Bias_dwc_fifo/sim/krnl1x1Bias_dwc_fifo.v 
# -- Compiling module krnl1x1Bias_dwc_fifo
# 
# Top level modules:
# 	krnl1x1Bias_dwc_fifo
# End time: 11:39:02 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_compile.do;
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:42:52 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 11:42:52 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:42:52 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# 
# Top level modules:
# 	cnn_layer_accel_FAS
# End time: 11:42:53 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:42:53 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.v 
# -- Compiling module cnn_layer_accel_conv1x1_pip
# 
# Top level modules:
# 	cnn_layer_accel_conv1x1_pip
# End time: 11:42:53 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:42:53 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_pip_ctrl.v 
# -- Compiling module cnn_layer_accel_FAS_pip_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_FAS_pip_ctrl
# End time: 11:42:53 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:42:53 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.v 
# -- Compiling module cnn_layer_accel_FAS_vec_add
# 
# Top level modules:
# 	cnn_layer_accel_FAS_vec_add
# End time: 11:42:53 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:42:53 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.v 
# -- Compiling module cnn_layer_accel_trans_eg_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_eg_fifo
# End time: 11:42:54 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:42:54 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.v 
# -- Compiling module cnn_layer_accel_trans_in_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_in_fifo
# End time: 11:42:54 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:42:54 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" ./testbench.sv 
# ** Error: (vlog-13069) ./testbench.sv(235): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(236): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(237): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(238): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(239): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(240): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(241): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(242): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(243): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(244): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(245): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(246): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(247): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(248): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(249): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(250): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(251): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(252): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(253): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(254): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(255): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(256): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(257): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(258): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(259): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(260): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(261): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(262): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(263): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(264): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(265): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(266): near ";": syntax error, unexpected ';'.
# End time: 11:42:54 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 32, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 20
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do;
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:46:06 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 11:46:06 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:46:06 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# 
# Top level modules:
# 	cnn_layer_accel_FAS
# End time: 11:46:06 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:46:06 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.v 
# -- Compiling module cnn_layer_accel_conv1x1_pip
# 
# Top level modules:
# 	cnn_layer_accel_conv1x1_pip
# End time: 11:46:07 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:46:07 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_pip_ctrl.v 
# -- Compiling module cnn_layer_accel_FAS_pip_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_FAS_pip_ctrl
# End time: 11:46:07 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:46:07 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.v 
# -- Compiling module cnn_layer_accel_FAS_vec_add
# 
# Top level modules:
# 	cnn_layer_accel_FAS_vec_add
# End time: 11:46:07 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:46:07 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.v 
# -- Compiling module cnn_layer_accel_trans_eg_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_eg_fifo
# End time: 11:46:07 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:46:07 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.v 
# -- Compiling module cnn_layer_accel_trans_in_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_in_fifo
# End time: 11:46:07 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:46:08 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" ./testbench.sv 
# ** Error: (vlog-13069) ./testbench.sv(236): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(237): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(238): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(239): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(240): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(241): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(242): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(243): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(244): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(245): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(246): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(247): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(248): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(249): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(250): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(251): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(252): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(253): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(254): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(255): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(256): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(257): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(258): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(259): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(260): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(261): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(262): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(263): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(264): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(265): near ";": syntax error, unexpected ';'.
# End time: 11:46:08 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 30, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 20
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do;
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:46:22 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 11:46:22 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:46:22 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# 
# Top level modules:
# 	cnn_layer_accel_FAS
# End time: 11:46:22 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:46:22 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.v 
# -- Compiling module cnn_layer_accel_conv1x1_pip
# 
# Top level modules:
# 	cnn_layer_accel_conv1x1_pip
# End time: 11:46:22 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:46:22 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_pip_ctrl.v 
# -- Compiling module cnn_layer_accel_FAS_pip_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_FAS_pip_ctrl
# End time: 11:46:23 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:46:23 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.v 
# -- Compiling module cnn_layer_accel_FAS_vec_add
# 
# Top level modules:
# 	cnn_layer_accel_FAS_vec_add
# End time: 11:46:23 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:46:23 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.v 
# -- Compiling module cnn_layer_accel_trans_eg_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_eg_fifo
# End time: 11:46:23 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:46:23 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.v 
# -- Compiling module cnn_layer_accel_trans_in_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_in_fifo
# End time: 11:46:23 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:46:23 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" ./testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 11:46:24 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:46:24 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/convMap_fifo/sim/convMap_fifo.v 
# -- Compiling module convMap_fifo
# 
# Top level modules:
# 	convMap_fifo
# End time: 11:46:24 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:46:24 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/partMap_fifo/sim/partMap_fifo.v 
# -- Compiling module partMap_fifo
# 
# Top level modules:
# 	partMap_fifo
# End time: 11:46:24 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:46:24 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/resdMap_fifo/sim/resdMap_fifo.v 
# -- Compiling module resdMap_fifo
# 
# Top level modules:
# 	resdMap_fifo
# End time: 11:46:24 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:46:24 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/conv1x1_dwc_fifo/sim/conv1x1_dwc_fifo.v 
# -- Compiling module conv1x1_dwc_fifo
# 
# Top level modules:
# 	conv1x1_dwc_fifo
# End time: 11:46:24 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:46:24 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/outbuf_fifo/sim/outbuf_fifo.v 
# -- Compiling module outbuf_fifo
# 
# Top level modules:
# 	outbuf_fifo
# End time: 11:46:25 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:46:25 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/prevMap_fifo/sim/prevMap_fifo.v 
# -- Compiling module prevMap_fifo
# 
# Top level modules:
# 	prevMap_fifo
# End time: 11:46:25 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:46:25 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/job_fetch_fifo/sim/job_fetch_fifo.v 
# -- Compiling module job_fetch_fifo
# 
# Top level modules:
# 	job_fetch_fifo
# End time: 11:46:25 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:46:25 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/res_dwc_fifo/sim/res_dwc_fifo.v 
# -- Compiling module res_dwc_fifo
# 
# Top level modules:
# 	res_dwc_fifo
# End time: 11:46:25 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:46:25 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/trans_in_meta_fifo/sim/trans_in_meta_fifo.v 
# -- Compiling module trans_in_meta_fifo
# 
# Top level modules:
# 	trans_in_meta_fifo
# End time: 11:46:25 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:46:25 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/trans_in_pyld_fifo/sim/trans_in_pyld_fifo.v 
# -- Compiling module trans_in_pyld_fifo
# 
# Top level modules:
# 	trans_in_pyld_fifo
# End time: 11:46:26 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:46:26 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/trans_eg_meta_fifo/sim/trans_eg_meta_fifo.v 
# -- Compiling module trans_eg_meta_fifo
# 
# Top level modules:
# 	trans_eg_meta_fifo
# End time: 11:46:26 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:46:26 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/trans_eg_pyld_fifo/sim/trans_eg_pyld_fifo.v 
# -- Compiling module trans_eg_pyld_fifo
# 
# Top level modules:
# 	trans_eg_pyld_fifo
# End time: 11:46:26 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:46:26 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/krnl1x1_bram/sim/krnl1x1_bram.v 
# -- Compiling module krnl1x1_bram
# 
# Top level modules:
# 	krnl1x1_bram
# End time: 11:46:26 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:46:26 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/krnl1x1Bias_bram/sim/krnl1x1Bias_bram.v 
# -- Compiling module krnl1x1Bias_bram
# 
# Top level modules:
# 	krnl1x1Bias_bram
# End time: 11:46:26 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 11:46:27 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/krnl1x1Bias_dwc_fifo/sim/krnl1x1Bias_dwc_fifo.v 
# -- Compiling module krnl1x1Bias_dwc_fifo
# 
# Top level modules:
# 	krnl1x1Bias_dwc_fifo
# End time: 11:46:27 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_compile.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:18:26 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 12:18:27 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:18:27 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# 
# Top level modules:
# 	cnn_layer_accel_FAS
# End time: 12:18:27 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:18:27 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.v 
# -- Compiling module cnn_layer_accel_conv1x1_pip
# 
# Top level modules:
# 	cnn_layer_accel_conv1x1_pip
# End time: 12:18:27 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:18:27 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_pip_ctrl.v 
# -- Compiling module cnn_layer_accel_FAS_pip_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_FAS_pip_ctrl
# End time: 12:18:27 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:18:27 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.v 
# -- Compiling module cnn_layer_accel_FAS_vec_add
# 
# Top level modules:
# 	cnn_layer_accel_FAS_vec_add
# End time: 12:18:28 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:18:28 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.v 
# -- Compiling module cnn_layer_accel_trans_eg_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_eg_fifo
# End time: 12:18:28 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:18:28 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.v 
# -- Compiling module cnn_layer_accel_trans_in_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_in_fifo
# End time: 12:18:28 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:18:28 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" ./testbench.sv 
# -- Compiling module testbench
# ** Error: (vlog-13069) ** while parsing file included at ./testbench.sv(32)
# ** at testbench.svh(28): near "{": syntax error, unexpected '{', expecting ';'.
# ** Error: (vlog-13069) ** while parsing file included at ./testbench.sv(32)
# ** at testbench.svh(31): near "}": syntax error, unexpected '}'.
# ** Error: (vlog-13069) ** while parsing file included at ./testbench.sv(32)
# ** at testbench.svh(37): near "endclass": syntax error, unexpected endclass.
# ** Warning: ./testbench.sv(109): (vlog-2623) Undefined variable: C_PERIOD_100MHz.
# ** Error: (vlog-13069) ./testbench.sv(229): near "createTest": syntax error, unexpected IDENTIFIER, expecting ';' or '('.
# ** Error: (vlog-13069) ./testbench.sv(258): near "end": syntax error, unexpected end.
# ** Error: ./testbench.sv(264): Illegal declaration after the statement near line '261'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: ./testbench.sv(266): (vlog-2730) Undefined variable: 'acclprm_sz'.
# ** Error: ./testbench.sv(266): (vlog-2730) Undefined variable: 'n'.
# ** Error: ./testbench.sv(266): (vlog-2730) Undefined variable: 'd'.
# ** Error: ./testbench.sv(266): (vlog-2730) Undefined variable: 'x'.
# ** Error: ./testbench.sv(266): (vlog-2730) Undefined variable: 'y'.
# ** Error: ./testbench.sv(268): (vlog-2730) Undefined variable: 'acclprm'.
# ** Error: ./testbench.sv(277): (vlog-2400) Identifier ('testParams_t') found where a type or type identifier is required.
# End time: 12:18:28 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 13, Warnings: 1
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 20
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:20:01 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 12:20:01 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:20:01 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# 
# Top level modules:
# 	cnn_layer_accel_FAS
# End time: 12:20:01 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:20:01 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.v 
# -- Compiling module cnn_layer_accel_conv1x1_pip
# 
# Top level modules:
# 	cnn_layer_accel_conv1x1_pip
# End time: 12:20:02 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:20:02 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_pip_ctrl.v 
# -- Compiling module cnn_layer_accel_FAS_pip_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_FAS_pip_ctrl
# End time: 12:20:02 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:20:02 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.v 
# -- Compiling module cnn_layer_accel_FAS_vec_add
# 
# Top level modules:
# 	cnn_layer_accel_FAS_vec_add
# End time: 12:20:02 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:20:02 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.v 
# -- Compiling module cnn_layer_accel_trans_eg_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_eg_fifo
# End time: 12:20:02 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:20:02 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.v 
# -- Compiling module cnn_layer_accel_trans_in_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_in_fifo
# End time: 12:20:02 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:20:02 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" ./testbench.sv 
# -- Compiling module testbench
# ** Error: ** while parsing file included at ./testbench.sv(32)
# ** at testbench.svh(27): Field 'krnl1x1' in packed struct is not packed.
# ** Error: (vlog-13069) ** while parsing file included at ./testbench.sv(32)
# ** at testbench.svh(37): near "endclass": syntax error, unexpected endclass.
# ** Warning: ./testbench.sv(109): (vlog-2623) Undefined variable: C_PERIOD_100MHz.
# ** Error: (vlog-13069) ./testbench.sv(229): near "createTest": syntax error, unexpected IDENTIFIER, expecting ';' or '('.
# ** Error: (vlog-13069) ./testbench.sv(258): near "end": syntax error, unexpected end.
# ** Error: ./testbench.sv(264): Illegal declaration after the statement near line '261'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: ./testbench.sv(266): (vlog-2730) Undefined variable: 'acclprm_sz'.
# ** Error: ./testbench.sv(266): (vlog-2730) Undefined variable: 'n'.
# ** Error: ./testbench.sv(266): (vlog-2730) Undefined variable: 'd'.
# ** Error: ./testbench.sv(266): (vlog-2730) Undefined variable: 'x'.
# ** Error: ./testbench.sv(266): (vlog-2730) Undefined variable: 'y'.
# ** Error: ./testbench.sv(268): (vlog-2730) Undefined variable: 'acclprm'.
# ** Error: ./testbench.sv(277): (vlog-2400) Identifier ('testParams_t') found where a type or type identifier is required.
# End time: 12:20:03 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 12, Warnings: 1
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 20
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:21:06 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 12:21:06 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:21:06 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# 
# Top level modules:
# 	cnn_layer_accel_FAS
# End time: 12:21:06 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:21:06 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.v 
# -- Compiling module cnn_layer_accel_conv1x1_pip
# 
# Top level modules:
# 	cnn_layer_accel_conv1x1_pip
# End time: 12:21:06 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:21:06 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_pip_ctrl.v 
# -- Compiling module cnn_layer_accel_FAS_pip_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_FAS_pip_ctrl
# End time: 12:21:06 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:21:06 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.v 
# -- Compiling module cnn_layer_accel_FAS_vec_add
# 
# Top level modules:
# 	cnn_layer_accel_FAS_vec_add
# End time: 12:21:07 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:21:07 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.v 
# -- Compiling module cnn_layer_accel_trans_eg_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_eg_fifo
# End time: 12:21:07 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:21:07 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.v 
# -- Compiling module cnn_layer_accel_trans_in_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_in_fifo
# End time: 12:21:07 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:21:07 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" ./testbench.sv 
# -- Compiling module testbench
# ** Error: (vlog-13069) ** while parsing file included at ./testbench.sv(32)
# ** at testbench.svh(37): near "endclass": syntax error, unexpected endclass.
# ** Warning: ./testbench.sv(109): (vlog-2623) Undefined variable: C_PERIOD_100MHz.
# ** Error: (vlog-13069) ./testbench.sv(229): near "createTest": syntax error, unexpected IDENTIFIER, expecting ';' or '('.
# ** Error: (vlog-13069) ./testbench.sv(258): near "end": syntax error, unexpected end.
# ** Error: ./testbench.sv(264): Illegal declaration after the statement near line '261'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: ./testbench.sv(266): (vlog-2730) Undefined variable: 'acclprm_sz'.
# ** Error: ./testbench.sv(266): (vlog-2730) Undefined variable: 'n'.
# ** Error: ./testbench.sv(266): (vlog-2730) Undefined variable: 'd'.
# ** Error: ./testbench.sv(266): (vlog-2730) Undefined variable: 'x'.
# ** Error: ./testbench.sv(266): (vlog-2730) Undefined variable: 'y'.
# ** Error: ./testbench.sv(268): (vlog-2730) Undefined variable: 'acclprm'.
# ** Error: ./testbench.sv(277): (vlog-2400) Identifier ('testParams_t') found where a type or type identifier is required.
# End time: 12:21:07 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 11, Warnings: 1
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 20
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:21:51 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 12:21:51 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:21:51 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# 
# Top level modules:
# 	cnn_layer_accel_FAS
# End time: 12:21:51 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:21:52 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.v 
# -- Compiling module cnn_layer_accel_conv1x1_pip
# 
# Top level modules:
# 	cnn_layer_accel_conv1x1_pip
# End time: 12:21:52 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:21:52 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_pip_ctrl.v 
# -- Compiling module cnn_layer_accel_FAS_pip_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_FAS_pip_ctrl
# End time: 12:21:52 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:21:52 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.v 
# -- Compiling module cnn_layer_accel_FAS_vec_add
# 
# Top level modules:
# 	cnn_layer_accel_FAS_vec_add
# End time: 12:21:52 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:21:52 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.v 
# -- Compiling module cnn_layer_accel_trans_eg_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_eg_fifo
# End time: 12:21:52 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:21:52 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.v 
# -- Compiling module cnn_layer_accel_trans_in_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_in_fifo
# End time: 12:21:53 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:21:53 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" ./testbench.sv 
# -- Compiling module testbench
# ** Error: (vlog-13069) ./testbench.sv(229): near "createTest": syntax error, unexpected IDENTIFIER, expecting ';' or '('.
# ** Error: (vlog-13069) ./testbench.sv(258): near "end": syntax error, unexpected end.
# ** Error: ./testbench.sv(264): Illegal declaration after the statement near line '261'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: ./testbench.sv(266): (vlog-2730) Undefined variable: 'acclprm_sz'.
# ** Error: ./testbench.sv(266): (vlog-2730) Undefined variable: 'n'.
# ** Error: ./testbench.sv(266): (vlog-2730) Undefined variable: 'd'.
# ** Error: ./testbench.sv(266): (vlog-2730) Undefined variable: 'x'.
# ** Error: ./testbench.sv(266): (vlog-2730) Undefined variable: 'y'.
# ** Error: ./testbench.sv(268): (vlog-2730) Undefined variable: 'acclprm'.
# ** Error: ./testbench.sv(277): (vlog-2400) Identifier ('testParams_t') found where a type or type identifier is required.
# End time: 12:21:53 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 10, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 20
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:22:57 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 12:22:57 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:22:57 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# 
# Top level modules:
# 	cnn_layer_accel_FAS
# End time: 12:22:57 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:22:58 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.v 
# -- Compiling module cnn_layer_accel_conv1x1_pip
# 
# Top level modules:
# 	cnn_layer_accel_conv1x1_pip
# End time: 12:22:58 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:22:58 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_pip_ctrl.v 
# -- Compiling module cnn_layer_accel_FAS_pip_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_FAS_pip_ctrl
# End time: 12:22:58 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:22:58 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.v 
# -- Compiling module cnn_layer_accel_FAS_vec_add
# 
# Top level modules:
# 	cnn_layer_accel_FAS_vec_add
# End time: 12:22:58 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:22:58 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.v 
# -- Compiling module cnn_layer_accel_trans_eg_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_eg_fifo
# End time: 12:22:58 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:22:58 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.v 
# -- Compiling module cnn_layer_accel_trans_in_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_in_fifo
# End time: 12:22:59 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:22:59 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" ./testbench.sv 
# -- Compiling module testbench
# ** Error: (vlog-13069) ./testbench.sv(229): near "createTest": syntax error, unexpected IDENTIFIER, expecting ';' or '('.
# ** Error: (vlog-13069) ./testbench.sv(259): near "end": syntax error, unexpected end.
# ** Error: ./testbench.sv(265): Illegal declaration after the statement near line '262'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: ./testbench.sv(267): (vlog-2730) Undefined variable: 'acclprm_sz'.
# ** Error: ./testbench.sv(267): (vlog-2730) Undefined variable: 'n'.
# ** Error: ./testbench.sv(267): (vlog-2730) Undefined variable: 'd'.
# ** Error: ./testbench.sv(267): (vlog-2730) Undefined variable: 'x'.
# ** Error: ./testbench.sv(267): (vlog-2730) Undefined variable: 'y'.
# ** Error: ./testbench.sv(269): (vlog-2730) Undefined variable: 'acclprm'.
# ** Error: ./testbench.sv(278): (vlog-2400) Identifier ('testParams_t') found where a type or type identifier is required.
# End time: 12:22:59 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 10, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 20
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:25:23 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 12:25:23 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:25:23 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# 
# Top level modules:
# 	cnn_layer_accel_FAS
# End time: 12:25:24 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:25:24 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.v 
# -- Compiling module cnn_layer_accel_conv1x1_pip
# 
# Top level modules:
# 	cnn_layer_accel_conv1x1_pip
# End time: 12:25:24 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:25:24 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_pip_ctrl.v 
# -- Compiling module cnn_layer_accel_FAS_pip_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_FAS_pip_ctrl
# End time: 12:25:24 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:25:24 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.v 
# -- Compiling module cnn_layer_accel_FAS_vec_add
# 
# Top level modules:
# 	cnn_layer_accel_FAS_vec_add
# End time: 12:25:24 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:25:24 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.v 
# -- Compiling module cnn_layer_accel_trans_eg_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_eg_fifo
# End time: 12:25:24 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:25:25 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.v 
# -- Compiling module cnn_layer_accel_trans_in_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_in_fifo
# End time: 12:25:25 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:25:25 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" ./testbench.sv 
# -- Compiling module testbench
# ** Error: (vlog-13069) ./testbench.sv(229): near "createTest": syntax error, unexpected IDENTIFIER, expecting ';' or '('.
# ** Error (suppressible): ./testbench.sv(251): (vlog-13163) End label 'createTest' does not match function name on line 229.
# ** Error: (vlog-13069) ./testbench.sv(259): near "genAcclParam": syntax error, unexpected IDENTIFIER, expecting ';' or '('.
# ** Error (suppressible): ./testbench.sv(269): (vlog-13163) End label 'genAcclParam' does not match function name on line 259.
# ** Error: ./testbench.sv(272): (vlog-2400) Identifier ('testParams_t') found where a type or type identifier is required.
# End time: 12:25:25 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 20
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:26:22 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 12:26:22 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:26:22 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# 
# Top level modules:
# 	cnn_layer_accel_FAS
# End time: 12:26:23 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:26:23 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.v 
# -- Compiling module cnn_layer_accel_conv1x1_pip
# 
# Top level modules:
# 	cnn_layer_accel_conv1x1_pip
# End time: 12:26:23 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:26:23 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_pip_ctrl.v 
# -- Compiling module cnn_layer_accel_FAS_pip_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_FAS_pip_ctrl
# End time: 12:26:23 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:26:23 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.v 
# -- Compiling module cnn_layer_accel_FAS_vec_add
# 
# Top level modules:
# 	cnn_layer_accel_FAS_vec_add
# End time: 12:26:23 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:26:23 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.v 
# -- Compiling module cnn_layer_accel_trans_eg_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_eg_fifo
# End time: 12:26:24 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:26:24 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.v 
# -- Compiling module cnn_layer_accel_trans_in_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_in_fifo
# End time: 12:26:24 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:26:24 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" ./testbench.sv 
# ** Error: ./testbench.sv(281): (vlog-2730) Undefined variable: 'acclprm'.
# ** Error: (vlog-13069) ./testbench.sv(294): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(295): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(296): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(297): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(298): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(299): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(300): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(301): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(302): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(304): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(305): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(306): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(307): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(308): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(309): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(310): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(311): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(312): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(313): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(314): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(315): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(316): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(317): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(318): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(319): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(320): near ";": syntax error, unexpected ';'.
# End time: 12:26:24 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 27, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 20
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:27:20 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 12:27:20 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:27:20 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# 
# Top level modules:
# 	cnn_layer_accel_FAS
# End time: 12:27:20 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:27:21 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.v 
# -- Compiling module cnn_layer_accel_conv1x1_pip
# 
# Top level modules:
# 	cnn_layer_accel_conv1x1_pip
# End time: 12:27:21 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:27:21 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_pip_ctrl.v 
# -- Compiling module cnn_layer_accel_FAS_pip_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_FAS_pip_ctrl
# End time: 12:27:21 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:27:21 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.v 
# -- Compiling module cnn_layer_accel_FAS_vec_add
# 
# Top level modules:
# 	cnn_layer_accel_FAS_vec_add
# End time: 12:27:21 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:27:21 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.v 
# -- Compiling module cnn_layer_accel_trans_eg_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_eg_fifo
# End time: 12:27:21 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:27:21 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.v 
# -- Compiling module cnn_layer_accel_trans_in_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_in_fifo
# End time: 12:27:22 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:27:22 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" ./testbench.sv 
# ** Error: (vlog-13069) ./testbench.sv(295): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(296): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(297): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(298): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(299): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(300): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(301): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(302): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(303): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(305): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(306): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(307): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(308): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(309): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(310): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(311): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(312): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(313): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(314): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(315): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(316): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(317): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(318): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(319): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(320): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(321): near ";": syntax error, unexpected ';'.
# End time: 12:27:22 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 26, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 20
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:29:15 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 12:29:15 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:29:15 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# 
# Top level modules:
# 	cnn_layer_accel_FAS
# End time: 12:29:15 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:29:15 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.v 
# -- Compiling module cnn_layer_accel_conv1x1_pip
# 
# Top level modules:
# 	cnn_layer_accel_conv1x1_pip
# End time: 12:29:16 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:29:16 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_pip_ctrl.v 
# -- Compiling module cnn_layer_accel_FAS_pip_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_FAS_pip_ctrl
# End time: 12:29:16 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:29:16 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.v 
# -- Compiling module cnn_layer_accel_FAS_vec_add
# 
# Top level modules:
# 	cnn_layer_accel_FAS_vec_add
# End time: 12:29:16 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:29:16 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.v 
# -- Compiling module cnn_layer_accel_trans_eg_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_eg_fifo
# End time: 12:29:16 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:29:16 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.v 
# -- Compiling module cnn_layer_accel_trans_in_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_in_fifo
# End time: 12:29:16 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:29:16 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" ./testbench.sv 
# ** Error: (vlog-13069) ./testbench.sv(29): near "typedef": syntax error, unexpected "SystemVerilog keyword 'typedef'", expecting module or "SystemVerilog keyword 'interface'" or "SystemVerilog keyword 'program'".
# End time: 12:29:17 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 20
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:29:41 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 12:29:42 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:29:42 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# 
# Top level modules:
# 	cnn_layer_accel_FAS
# End time: 12:29:42 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:29:42 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.v 
# -- Compiling module cnn_layer_accel_conv1x1_pip
# 
# Top level modules:
# 	cnn_layer_accel_conv1x1_pip
# End time: 12:29:42 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:29:42 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_pip_ctrl.v 
# -- Compiling module cnn_layer_accel_FAS_pip_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_FAS_pip_ctrl
# End time: 12:29:42 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:29:42 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.v 
# -- Compiling module cnn_layer_accel_FAS_vec_add
# 
# Top level modules:
# 	cnn_layer_accel_FAS_vec_add
# End time: 12:29:42 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:29:43 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.v 
# -- Compiling module cnn_layer_accel_trans_eg_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_eg_fifo
# End time: 12:29:43 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:29:43 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.v 
# -- Compiling module cnn_layer_accel_trans_in_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_in_fifo
# End time: 12:29:43 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:29:43 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" ./testbench.sv 
# ** Error: (vlog-13069) ./testbench.sv(32): near "typedef": syntax error, unexpected "SystemVerilog keyword 'typedef'", expecting module or "SystemVerilog keyword 'interface'" or "SystemVerilog keyword 'program'".
# End time: 12:29:43 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 20
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:30:45 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 12:30:46 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:30:46 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# 
# Top level modules:
# 	cnn_layer_accel_FAS
# End time: 12:30:46 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:30:46 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.v 
# -- Compiling module cnn_layer_accel_conv1x1_pip
# 
# Top level modules:
# 	cnn_layer_accel_conv1x1_pip
# End time: 12:30:46 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:30:46 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_pip_ctrl.v 
# -- Compiling module cnn_layer_accel_FAS_pip_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_FAS_pip_ctrl
# End time: 12:30:46 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:30:46 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.v 
# -- Compiling module cnn_layer_accel_FAS_vec_add
# 
# Top level modules:
# 	cnn_layer_accel_FAS_vec_add
# End time: 12:30:46 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:30:46 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.v 
# -- Compiling module cnn_layer_accel_trans_eg_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_eg_fifo
# End time: 12:30:47 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:30:47 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.v 
# -- Compiling module cnn_layer_accel_trans_in_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_in_fifo
# End time: 12:30:47 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:30:47 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" ./testbench.sv 
# ** Error: (vlog-13069) ./testbench.sv(32): near "typedef": syntax error, unexpected "SystemVerilog keyword 'typedef'", expecting module or "SystemVerilog keyword 'interface'" or "SystemVerilog keyword 'program'".
# End time: 12:30:47 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 20
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:31:08 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 12:31:08 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:31:08 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# 
# Top level modules:
# 	cnn_layer_accel_FAS
# End time: 12:31:08 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:31:08 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.v 
# -- Compiling module cnn_layer_accel_conv1x1_pip
# 
# Top level modules:
# 	cnn_layer_accel_conv1x1_pip
# End time: 12:31:08 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:31:08 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_pip_ctrl.v 
# -- Compiling module cnn_layer_accel_FAS_pip_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_FAS_pip_ctrl
# End time: 12:31:09 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:31:09 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.v 
# -- Compiling module cnn_layer_accel_FAS_vec_add
# 
# Top level modules:
# 	cnn_layer_accel_FAS_vec_add
# End time: 12:31:09 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:31:09 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.v 
# -- Compiling module cnn_layer_accel_trans_eg_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_eg_fifo
# End time: 12:31:09 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:31:09 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.v 
# -- Compiling module cnn_layer_accel_trans_in_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_in_fifo
# End time: 12:31:09 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:31:09 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" ./testbench.sv 
# ** Error: (vlog-13069) ./testbench.sv(32): near "acclprm_tup_t": syntax error, unexpected IDENTIFIER, expecting module or "SystemVerilog keyword 'interface'" or "SystemVerilog keyword 'program'".
# End time: 12:31:09 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 20
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:31:42 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 12:31:42 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:31:42 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# 
# Top level modules:
# 	cnn_layer_accel_FAS
# End time: 12:31:42 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:31:42 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.v 
# -- Compiling module cnn_layer_accel_conv1x1_pip
# 
# Top level modules:
# 	cnn_layer_accel_conv1x1_pip
# End time: 12:31:42 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:31:42 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_pip_ctrl.v 
# -- Compiling module cnn_layer_accel_FAS_pip_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_FAS_pip_ctrl
# End time: 12:31:43 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:31:43 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.v 
# -- Compiling module cnn_layer_accel_FAS_vec_add
# 
# Top level modules:
# 	cnn_layer_accel_FAS_vec_add
# End time: 12:31:43 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:31:43 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.v 
# -- Compiling module cnn_layer_accel_trans_eg_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_eg_fifo
# End time: 12:31:43 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:31:43 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.v 
# -- Compiling module cnn_layer_accel_trans_in_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_in_fifo
# End time: 12:31:43 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:31:43 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" ./testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Compiling module testbench
# ** Error (suppressible): ./testbench.sv(209): (vlog-13266) No actual value has been specified for a formal argument 'tp' that does not have a default value.
# End time: 12:31:43 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 20
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:33:45 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 12:33:46 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:33:46 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# 
# Top level modules:
# 	cnn_layer_accel_FAS
# End time: 12:33:46 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:33:46 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.v 
# -- Compiling module cnn_layer_accel_conv1x1_pip
# 
# Top level modules:
# 	cnn_layer_accel_conv1x1_pip
# End time: 12:33:46 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:33:46 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_pip_ctrl.v 
# -- Compiling module cnn_layer_accel_FAS_pip_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_FAS_pip_ctrl
# End time: 12:33:46 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:33:46 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.v 
# -- Compiling module cnn_layer_accel_FAS_vec_add
# 
# Top level modules:
# 	cnn_layer_accel_FAS_vec_add
# End time: 12:33:47 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:33:47 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.v 
# -- Compiling module cnn_layer_accel_trans_eg_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_eg_fifo
# End time: 12:33:47 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:33:47 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.v 
# -- Compiling module cnn_layer_accel_trans_in_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_in_fifo
# End time: 12:33:47 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:33:47 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" ./testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Compiling module testbench
# ** Warning: ./testbench.sv(211): (vlog-2240) Treating stand-alone use of function 'createTest' as an implicit VOID cast.
# 
# Top level modules:
# 	testbench
# End time: 12:33:47 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:33:47 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/convMap_fifo/sim/convMap_fifo.v 
# -- Compiling module convMap_fifo
# 
# Top level modules:
# 	convMap_fifo
# End time: 12:33:47 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:33:47 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/partMap_fifo/sim/partMap_fifo.v 
# -- Compiling module partMap_fifo
# 
# Top level modules:
# 	partMap_fifo
# End time: 12:33:48 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:33:48 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/resdMap_fifo/sim/resdMap_fifo.v 
# -- Compiling module resdMap_fifo
# 
# Top level modules:
# 	resdMap_fifo
# End time: 12:33:48 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:33:48 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/conv1x1_dwc_fifo/sim/conv1x1_dwc_fifo.v 
# -- Compiling module conv1x1_dwc_fifo
# 
# Top level modules:
# 	conv1x1_dwc_fifo
# End time: 12:33:48 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:33:48 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/outbuf_fifo/sim/outbuf_fifo.v 
# -- Compiling module outbuf_fifo
# 
# Top level modules:
# 	outbuf_fifo
# End time: 12:33:48 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:33:48 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/prevMap_fifo/sim/prevMap_fifo.v 
# -- Compiling module prevMap_fifo
# 
# Top level modules:
# 	prevMap_fifo
# End time: 12:33:48 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:33:48 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/job_fetch_fifo/sim/job_fetch_fifo.v 
# -- Compiling module job_fetch_fifo
# 
# Top level modules:
# 	job_fetch_fifo
# End time: 12:33:49 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:33:49 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/res_dwc_fifo/sim/res_dwc_fifo.v 
# -- Compiling module res_dwc_fifo
# 
# Top level modules:
# 	res_dwc_fifo
# End time: 12:33:49 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:33:49 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/trans_in_meta_fifo/sim/trans_in_meta_fifo.v 
# -- Compiling module trans_in_meta_fifo
# 
# Top level modules:
# 	trans_in_meta_fifo
# End time: 12:33:49 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:33:49 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/trans_in_pyld_fifo/sim/trans_in_pyld_fifo.v 
# -- Compiling module trans_in_pyld_fifo
# 
# Top level modules:
# 	trans_in_pyld_fifo
# End time: 12:33:49 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:33:49 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/trans_eg_meta_fifo/sim/trans_eg_meta_fifo.v 
# -- Compiling module trans_eg_meta_fifo
# 
# Top level modules:
# 	trans_eg_meta_fifo
# End time: 12:33:49 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:33:50 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/trans_eg_pyld_fifo/sim/trans_eg_pyld_fifo.v 
# -- Compiling module trans_eg_pyld_fifo
# 
# Top level modules:
# 	trans_eg_pyld_fifo
# End time: 12:33:50 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:33:50 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/krnl1x1_bram/sim/krnl1x1_bram.v 
# -- Compiling module krnl1x1_bram
# 
# Top level modules:
# 	krnl1x1_bram
# End time: 12:33:50 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:33:50 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/krnl1x1Bias_bram/sim/krnl1x1Bias_bram.v 
# -- Compiling module krnl1x1Bias_bram
# 
# Top level modules:
# 	krnl1x1Bias_bram
# End time: 12:33:50 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:33:50 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/krnl1x1Bias_dwc_fifo/sim/krnl1x1Bias_dwc_fifo.v 
# -- Compiling module krnl1x1Bias_dwc_fifo
# 
# Top level modules:
# 	krnl1x1Bias_dwc_fifo
# End time: 12:33:50 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_compile.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:58:52 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 12:58:52 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:58:52 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# 
# Top level modules:
# 	cnn_layer_accel_FAS
# End time: 12:58:52 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:58:52 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.v 
# -- Compiling module cnn_layer_accel_conv1x1_pip
# 
# Top level modules:
# 	cnn_layer_accel_conv1x1_pip
# End time: 12:58:52 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:58:53 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_pip_ctrl.v 
# -- Compiling module cnn_layer_accel_FAS_pip_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_FAS_pip_ctrl
# End time: 12:58:53 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:58:53 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.v 
# -- Compiling module cnn_layer_accel_FAS_vec_add
# 
# Top level modules:
# 	cnn_layer_accel_FAS_vec_add
# End time: 12:58:53 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:58:53 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.v 
# -- Compiling module cnn_layer_accel_trans_eg_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_eg_fifo
# End time: 12:58:53 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:58:53 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.v 
# -- Compiling module cnn_layer_accel_trans_in_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_in_fifo
# End time: 12:58:53 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:58:53 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" ./testbench.sv 
# ** Error: (vlog-13069) ./testbench.sv(262): near "int": syntax error, unexpected "SystemVerilog keyword 'int'", expecting ';'.
# ** Error: (vlog-13069) ./testbench.sv(304): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(305): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(306): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(307): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(308): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(309): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(310): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(311): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(312): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(314): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(315): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(316): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(317): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(318): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(319): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(320): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(321): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(322): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(323): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(324): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(325): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(326): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(327): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(328): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(329): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(330): near ";": syntax error, unexpected ';'.
# End time: 12:58:54 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 27, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 20
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:59:12 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 12:59:12 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:59:12 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# 
# Top level modules:
# 	cnn_layer_accel_FAS
# End time: 12:59:12 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:59:12 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.v 
# -- Compiling module cnn_layer_accel_conv1x1_pip
# 
# Top level modules:
# 	cnn_layer_accel_conv1x1_pip
# End time: 12:59:12 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:59:12 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_pip_ctrl.v 
# -- Compiling module cnn_layer_accel_FAS_pip_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_FAS_pip_ctrl
# End time: 12:59:12 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:59:12 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.v 
# -- Compiling module cnn_layer_accel_FAS_vec_add
# 
# Top level modules:
# 	cnn_layer_accel_FAS_vec_add
# End time: 12:59:13 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:59:13 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.v 
# -- Compiling module cnn_layer_accel_trans_eg_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_eg_fifo
# End time: 12:59:13 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:59:13 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.v 
# -- Compiling module cnn_layer_accel_trans_in_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_in_fifo
# End time: 12:59:13 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:59:13 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" ./testbench.sv 
# ** Error: (vlog-13069) ./testbench.sv(304): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(305): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(306): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(307): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(308): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(309): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(310): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(311): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(312): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(314): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(315): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(316): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(317): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(318): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(319): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(320): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(321): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(322): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(323): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(324): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(325): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(326): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(327): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(328): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(329): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./testbench.sv(330): near ";": syntax error, unexpected ';'.
# End time: 12:59:13 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 26, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 20
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:59:39 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 12:59:40 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:59:40 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# 
# Top level modules:
# 	cnn_layer_accel_FAS
# End time: 12:59:40 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:59:40 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.v 
# -- Compiling module cnn_layer_accel_conv1x1_pip
# 
# Top level modules:
# 	cnn_layer_accel_conv1x1_pip
# End time: 12:59:40 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:59:40 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_pip_ctrl.v 
# -- Compiling module cnn_layer_accel_FAS_pip_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_FAS_pip_ctrl
# End time: 12:59:40 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:59:40 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.v 
# -- Compiling module cnn_layer_accel_FAS_vec_add
# 
# Top level modules:
# 	cnn_layer_accel_FAS_vec_add
# End time: 12:59:41 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:59:41 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.v 
# -- Compiling module cnn_layer_accel_trans_eg_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_eg_fifo
# End time: 12:59:41 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:59:41 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.v 
# -- Compiling module cnn_layer_accel_trans_in_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_in_fifo
# End time: 12:59:41 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:59:41 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" ./testbench.sv 
# -- Compiling package testbench_sv_unit
# ** Error (suppressible): ./testbench.sv(249): (vlog-13300) The task or function 'createTest' with ref argument 'tp' must be automatic.
# -- Compiling module testbench
# ** Error (suppressible): ./testbench.sv(249): (vlog-13300) The task or function 'createTest' with ref argument 'tp' must be automatic.
# End time: 12:59:41 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 20
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:59:59 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 12:59:59 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:59:59 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# 
# Top level modules:
# 	cnn_layer_accel_FAS
# End time: 12:59:59 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:59:59 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.v 
# -- Compiling module cnn_layer_accel_conv1x1_pip
# 
# Top level modules:
# 	cnn_layer_accel_conv1x1_pip
# End time: 12:59:59 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:59:59 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_pip_ctrl.v 
# -- Compiling module cnn_layer_accel_FAS_pip_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_FAS_pip_ctrl
# End time: 12:59:59 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:59:59 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.v 
# -- Compiling module cnn_layer_accel_FAS_vec_add
# 
# Top level modules:
# 	cnn_layer_accel_FAS_vec_add
# End time: 13:00:00 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:00:00 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.v 
# -- Compiling module cnn_layer_accel_trans_eg_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_eg_fifo
# End time: 13:00:00 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:00:00 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.v 
# -- Compiling module cnn_layer_accel_trans_in_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_in_fifo
# End time: 13:00:00 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:00:00 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" ./testbench.sv 
# ** Error: (vlog-13069) ./testbench.sv(249): near "automatic": syntax error, unexpected automatic.
# End time: 13:00:00 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 20
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:00:08 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 13:00:08 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:00:08 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# 
# Top level modules:
# 	cnn_layer_accel_FAS
# End time: 13:00:09 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:00:09 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.v 
# -- Compiling module cnn_layer_accel_conv1x1_pip
# 
# Top level modules:
# 	cnn_layer_accel_conv1x1_pip
# End time: 13:00:09 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:00:09 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_pip_ctrl.v 
# -- Compiling module cnn_layer_accel_FAS_pip_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_FAS_pip_ctrl
# End time: 13:00:09 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:00:09 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.v 
# -- Compiling module cnn_layer_accel_FAS_vec_add
# 
# Top level modules:
# 	cnn_layer_accel_FAS_vec_add
# End time: 13:00:09 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:00:09 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.v 
# -- Compiling module cnn_layer_accel_trans_eg_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_eg_fifo
# End time: 13:00:09 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:00:09 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.v 
# -- Compiling module cnn_layer_accel_trans_in_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_in_fifo
# End time: 13:00:10 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:00:10 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" ./testbench.sv 
# -- Compiling package testbench_sv_unit
# ** Error (suppressible): ./testbench.sv(249): (vlog-13300) The task or function 'createTest' with ref argument 'tp' must be automatic.
# -- Compiling module testbench
# ** Error (suppressible): ./testbench.sv(249): (vlog-13300) The task or function 'createTest' with ref argument 'tp' must be automatic.
# End time: 13:00:10 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 20
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:00:34 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 13:00:34 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:00:34 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# 
# Top level modules:
# 	cnn_layer_accel_FAS
# End time: 13:00:34 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:00:34 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.v 
# -- Compiling module cnn_layer_accel_conv1x1_pip
# 
# Top level modules:
# 	cnn_layer_accel_conv1x1_pip
# End time: 13:00:34 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:00:34 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_pip_ctrl.v 
# -- Compiling module cnn_layer_accel_FAS_pip_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_FAS_pip_ctrl
# End time: 13:00:35 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:00:35 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.v 
# -- Compiling module cnn_layer_accel_FAS_vec_add
# 
# Top level modules:
# 	cnn_layer_accel_FAS_vec_add
# End time: 13:00:35 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:00:35 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.v 
# -- Compiling module cnn_layer_accel_trans_eg_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_eg_fifo
# End time: 13:00:35 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:00:35 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.v 
# -- Compiling module cnn_layer_accel_trans_in_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_in_fifo
# End time: 13:00:35 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:00:35 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" ./testbench.sv 
# ** Error: (vlog-13069) ./testbench.sv(249): near "automatic": syntax error, unexpected automatic.
# End time: 13:00:35 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 20
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:00:52 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 13:00:52 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:00:52 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# 
# Top level modules:
# 	cnn_layer_accel_FAS
# End time: 13:00:53 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:00:53 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.v 
# -- Compiling module cnn_layer_accel_conv1x1_pip
# 
# Top level modules:
# 	cnn_layer_accel_conv1x1_pip
# End time: 13:00:53 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:00:53 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_pip_ctrl.v 
# -- Compiling module cnn_layer_accel_FAS_pip_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_FAS_pip_ctrl
# End time: 13:00:53 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:00:53 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.v 
# -- Compiling module cnn_layer_accel_FAS_vec_add
# 
# Top level modules:
# 	cnn_layer_accel_FAS_vec_add
# End time: 13:00:53 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:00:53 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.v 
# -- Compiling module cnn_layer_accel_trans_eg_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_eg_fifo
# End time: 13:00:53 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:00:53 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.v 
# -- Compiling module cnn_layer_accel_trans_in_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_in_fifo
# End time: 13:00:54 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:00:54 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" ./testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 13:00:54 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:00:54 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/convMap_fifo/sim/convMap_fifo.v 
# -- Compiling module convMap_fifo
# 
# Top level modules:
# 	convMap_fifo
# End time: 13:00:54 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:00:54 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/partMap_fifo/sim/partMap_fifo.v 
# -- Compiling module partMap_fifo
# 
# Top level modules:
# 	partMap_fifo
# End time: 13:00:54 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:00:54 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/resdMap_fifo/sim/resdMap_fifo.v 
# -- Compiling module resdMap_fifo
# 
# Top level modules:
# 	resdMap_fifo
# End time: 13:00:54 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:00:55 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/conv1x1_dwc_fifo/sim/conv1x1_dwc_fifo.v 
# -- Compiling module conv1x1_dwc_fifo
# 
# Top level modules:
# 	conv1x1_dwc_fifo
# End time: 13:00:55 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:00:55 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/outbuf_fifo/sim/outbuf_fifo.v 
# -- Compiling module outbuf_fifo
# 
# Top level modules:
# 	outbuf_fifo
# End time: 13:00:55 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:00:55 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/prevMap_fifo/sim/prevMap_fifo.v 
# -- Compiling module prevMap_fifo
# 
# Top level modules:
# 	prevMap_fifo
# End time: 13:00:55 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:00:55 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/job_fetch_fifo/sim/job_fetch_fifo.v 
# -- Compiling module job_fetch_fifo
# 
# Top level modules:
# 	job_fetch_fifo
# End time: 13:00:55 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:00:55 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/res_dwc_fifo/sim/res_dwc_fifo.v 
# -- Compiling module res_dwc_fifo
# 
# Top level modules:
# 	res_dwc_fifo
# End time: 13:00:56 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:00:56 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/trans_in_meta_fifo/sim/trans_in_meta_fifo.v 
# -- Compiling module trans_in_meta_fifo
# 
# Top level modules:
# 	trans_in_meta_fifo
# End time: 13:00:56 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:00:56 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/trans_in_pyld_fifo/sim/trans_in_pyld_fifo.v 
# -- Compiling module trans_in_pyld_fifo
# 
# Top level modules:
# 	trans_in_pyld_fifo
# End time: 13:00:56 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:00:56 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/trans_eg_meta_fifo/sim/trans_eg_meta_fifo.v 
# -- Compiling module trans_eg_meta_fifo
# 
# Top level modules:
# 	trans_eg_meta_fifo
# End time: 13:00:56 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:00:56 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/trans_eg_pyld_fifo/sim/trans_eg_pyld_fifo.v 
# -- Compiling module trans_eg_pyld_fifo
# 
# Top level modules:
# 	trans_eg_pyld_fifo
# End time: 13:00:56 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:00:56 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/krnl1x1_bram/sim/krnl1x1_bram.v 
# -- Compiling module krnl1x1_bram
# 
# Top level modules:
# 	krnl1x1_bram
# End time: 13:00:57 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:00:57 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/krnl1x1Bias_bram/sim/krnl1x1Bias_bram.v 
# -- Compiling module krnl1x1Bias_bram
# 
# Top level modules:
# 	krnl1x1Bias_bram
# End time: 13:00:57 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:00:57 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/krnl1x1Bias_dwc_fifo/sim/krnl1x1Bias_dwc_fifo.v 
# -- Compiling module krnl1x1Bias_dwc_fifo
# 
# Top level modules:
# 	krnl1x1Bias_dwc_fifo
# End time: 13:00:57 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_compile.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:05:07 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 18:05:07 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:05:07 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# 
# Top level modules:
# 	cnn_layer_accel_FAS
# End time: 18:05:07 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:05:07 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.v 
# -- Compiling module cnn_layer_accel_conv1x1_pip
# 
# Top level modules:
# 	cnn_layer_accel_conv1x1_pip
# End time: 18:05:07 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:05:07 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_pip_ctrl.v 
# -- Compiling module cnn_layer_accel_FAS_pip_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_FAS_pip_ctrl
# End time: 18:05:08 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:05:08 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.v 
# -- Compiling module cnn_layer_accel_FAS_vec_add
# 
# Top level modules:
# 	cnn_layer_accel_FAS_vec_add
# End time: 18:05:08 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:05:08 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.v 
# -- Compiling module cnn_layer_accel_trans_eg_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_eg_fifo
# End time: 18:05:08 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:05:08 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.v 
# -- Compiling module cnn_layer_accel_trans_in_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_in_fifo
# End time: 18:05:08 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:05:08 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" ./testbench.sv 
# ** Error (suppressible): ./testbench.sv(65): (vlog-2388) 'im_fetch_amount_cfg' already declared in this scope ((null)) at ./testbench.sv(46).
# ** Error: ./testbench.sv(69): (vlog-2163) Macro `KRNL_1X1_SIMD is undefined.
# ** Error: ./testbench.sv(71): (vlog-2163) Macro `MAX_1X1_KRNL_IT is undefined.
# ** Error: ./testbench.sv(72): (vlog-2163) Macro `MAX_1X1_KRNL_IT is undefined.
# ** Error: ./testbench.sv(73): (vlog-2163) Macro `MAX_1X1_KRNL_IT is undefined.
# End time: 18:05:08 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 20
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:06:39 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 18:06:40 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:06:40 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# 
# Top level modules:
# 	cnn_layer_accel_FAS
# End time: 18:06:40 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:06:40 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.v 
# -- Compiling module cnn_layer_accel_conv1x1_pip
# 
# Top level modules:
# 	cnn_layer_accel_conv1x1_pip
# End time: 18:06:40 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:06:40 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_pip_ctrl.v 
# -- Compiling module cnn_layer_accel_FAS_pip_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_FAS_pip_ctrl
# End time: 18:06:40 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:06:40 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.v 
# -- Compiling module cnn_layer_accel_FAS_vec_add
# 
# Top level modules:
# 	cnn_layer_accel_FAS_vec_add
# End time: 18:06:41 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:06:41 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.v 
# -- Compiling module cnn_layer_accel_trans_eg_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_eg_fifo
# End time: 18:06:41 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:06:41 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.v 
# -- Compiling module cnn_layer_accel_trans_in_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_in_fifo
# End time: 18:06:41 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:06:41 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" ./testbench.sv 
# -- Compiling module testbench
# ** Error (suppressible): ./testbench.sv(78): (vlog-2388) 'im_fetch_amount_cfg' already declared in this scope ((null)) at ./testbench.sv(59).
# ** Error: (vlog-13069) ./testbench.sv(281): near "tp": syntax error, unexpected IDENTIFIER, expecting ')'.
# ** Error: (vlog-13069) ./testbench.sv(293): near "genAcclParamTup": syntax error, unexpected IDENTIFIER, expecting ';' or '('.
# ** Error (suppressible): ./testbench.sv(315): (vlog-13163) End label 'genAcclParamTup' does not match function name on line 293.
# ** Error: (vlog-13069) ./testbench.sv(318): near "genAcclParam": syntax error, unexpected IDENTIFIER, expecting ';' or '('.
# ** Error (suppressible): ./testbench.sv(329): (vlog-13163) End label 'genAcclParam' does not match function name on line 318.
# ** Error: ./testbench.sv(332): (vlog-2400) Identifier ('testParams_t') found where a type or type identifier is required.
# End time: 18:06:41 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 20
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:13:39 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 18:13:39 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:13:39 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# 
# Top level modules:
# 	cnn_layer_accel_FAS
# End time: 18:13:39 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:13:39 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.v 
# -- Compiling module cnn_layer_accel_conv1x1_pip
# 
# Top level modules:
# 	cnn_layer_accel_conv1x1_pip
# End time: 18:13:39 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:13:39 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_pip_ctrl.v 
# -- Compiling module cnn_layer_accel_FAS_pip_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_FAS_pip_ctrl
# End time: 18:13:40 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:13:40 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.v 
# -- Compiling module cnn_layer_accel_FAS_vec_add
# 
# Top level modules:
# 	cnn_layer_accel_FAS_vec_add
# End time: 18:13:40 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:13:40 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.v 
# -- Compiling module cnn_layer_accel_trans_eg_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_eg_fifo
# End time: 18:13:40 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:13:40 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.v 
# -- Compiling module cnn_layer_accel_trans_in_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_in_fifo
# End time: 18:13:40 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:13:40 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" ./testbench.sv 
# -- Compiling module testbench
# ** Error (suppressible): ** while parsing file included at ./testbench.sv(32)
# ** at testbench.svh(82): (vlog-2388) 'im_fetch_amount_cfg' already declared in this scope ((null)) at testbench.svh(63).
# ** Error: (vlog-13069) ./testbench.sv(231): near "tp": syntax error, unexpected IDENTIFIER, expecting ')'.
# ** Error: (vlog-13069) ./testbench.sv(243): near "genAcclParamTup": syntax error, unexpected IDENTIFIER, expecting ';' or '('.
# ** Error (suppressible): ./testbench.sv(265): (vlog-13163) End label 'genAcclParamTup' does not match function name on line 243.
# ** Error: (vlog-13069) ./testbench.sv(268): near "genAcclParam": syntax error, unexpected IDENTIFIER, expecting ';' or '('.
# ** Error (suppressible): ./testbench.sv(279): (vlog-13163) End label 'genAcclParam' does not match function name on line 268.
# ** Error: ./testbench.sv(282): (vlog-2400) Identifier ('testParams_t') found where a type or type identifier is required.
# End time: 18:13:40 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 20
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:15:02 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 18:15:02 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:15:02 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# 
# Top level modules:
# 	cnn_layer_accel_FAS
# End time: 18:15:03 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:15:03 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.v 
# -- Compiling module cnn_layer_accel_conv1x1_pip
# 
# Top level modules:
# 	cnn_layer_accel_conv1x1_pip
# End time: 18:15:03 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:15:03 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_pip_ctrl.v 
# -- Compiling module cnn_layer_accel_FAS_pip_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_FAS_pip_ctrl
# End time: 18:15:03 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:15:03 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.v 
# -- Compiling module cnn_layer_accel_FAS_vec_add
# 
# Top level modules:
# 	cnn_layer_accel_FAS_vec_add
# End time: 18:15:03 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:15:03 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.v 
# -- Compiling module cnn_layer_accel_trans_eg_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_eg_fifo
# End time: 18:15:04 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:15:04 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.v 
# -- Compiling module cnn_layer_accel_trans_in_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_in_fifo
# End time: 18:15:04 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:15:04 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" ./testbench.sv 
# ** Error (suppressible): ./testbench.sv(76): (vlog-2388) 'im_fetch_amount_cfg' already declared in this scope ((null)) at ./testbench.sv(57).
# End time: 18:15:04 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 20
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:15:23 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 18:15:24 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:15:24 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# 
# Top level modules:
# 	cnn_layer_accel_FAS
# End time: 18:15:24 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:15:24 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.v 
# -- Compiling module cnn_layer_accel_conv1x1_pip
# 
# Top level modules:
# 	cnn_layer_accel_conv1x1_pip
# End time: 18:15:24 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:15:24 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_pip_ctrl.v 
# -- Compiling module cnn_layer_accel_FAS_pip_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_FAS_pip_ctrl
# End time: 18:15:24 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:15:24 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.v 
# -- Compiling module cnn_layer_accel_FAS_vec_add
# 
# Top level modules:
# 	cnn_layer_accel_FAS_vec_add
# End time: 18:15:24 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:15:24 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.v 
# -- Compiling module cnn_layer_accel_trans_eg_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_eg_fifo
# End time: 18:15:25 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:15:25 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.v 
# -- Compiling module cnn_layer_accel_trans_in_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_in_fifo
# End time: 18:15:25 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:15:25 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" ./testbench.sv 
# -- Compiling package testbench_sv_unit
# ** Error (suppressible): (vlog-13276) ./testbench.sv(299): Could not find field/method name (num_1x1_kernels) in 'tp' of 'tp.num_1x1_kernels'.
# -- Compiling module testbench
# ** Error (suppressible): (vlog-13276) ./testbench.sv(299): Could not find field/method name (num_1x1_kernels) in 'tp' of 'tp.num_1x1_kernels'.
# End time: 18:15:25 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 20
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:10:39 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 19:10:40 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:10:40 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# 
# Top level modules:
# 	cnn_layer_accel_FAS
# End time: 19:10:40 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:10:40 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.v 
# -- Compiling module cnn_layer_accel_conv1x1_pip
# 
# Top level modules:
# 	cnn_layer_accel_conv1x1_pip
# End time: 19:10:40 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:10:40 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_pip_ctrl.v 
# -- Compiling module cnn_layer_accel_FAS_pip_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_FAS_pip_ctrl
# End time: 19:10:40 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:10:40 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.v 
# -- Compiling module cnn_layer_accel_FAS_vec_add
# 
# Top level modules:
# 	cnn_layer_accel_FAS_vec_add
# End time: 19:10:40 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:10:40 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.v 
# -- Compiling module cnn_layer_accel_trans_eg_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_eg_fifo
# End time: 19:10:41 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:10:41 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.v 
# -- Compiling module cnn_layer_accel_trans_in_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_in_fifo
# End time: 19:10:41 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:10:41 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" ./testbench.sv 
# ** Error (suppressible): ./testbench.sv(320): (vlog-13163) End label 'genAcclKrnl1x1' does not match function name on line 311.
# End time: 19:10:41 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 20
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:10:56 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 19:10:56 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:10:56 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# 
# Top level modules:
# 	cnn_layer_accel_FAS
# End time: 19:10:57 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:10:57 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.v 
# -- Compiling module cnn_layer_accel_conv1x1_pip
# 
# Top level modules:
# 	cnn_layer_accel_conv1x1_pip
# End time: 19:10:57 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:10:57 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_pip_ctrl.v 
# -- Compiling module cnn_layer_accel_FAS_pip_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_FAS_pip_ctrl
# End time: 19:10:57 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:10:57 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.v 
# -- Compiling module cnn_layer_accel_FAS_vec_add
# 
# Top level modules:
# 	cnn_layer_accel_FAS_vec_add
# End time: 19:10:57 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:10:57 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.v 
# -- Compiling module cnn_layer_accel_trans_eg_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_eg_fifo
# End time: 19:10:57 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:10:58 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.v 
# -- Compiling module cnn_layer_accel_trans_in_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_in_fifo
# End time: 19:10:58 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:10:58 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" ./testbench.sv 
# -- Compiling package testbench_sv_unit
# ** Error (suppressible): (vlog-13276) ./testbench.sv(303): Could not find field/method name (num_tot_1x1_kernels_cfg) in 'tp' of 'tp.num_tot_1x1_kernels_cfg'.
# -- Compiling module testbench
# ** Error (suppressible): (vlog-13276) ./testbench.sv(303): Could not find field/method name (num_tot_1x1_kernels_cfg) in 'tp' of 'tp.num_tot_1x1_kernels_cfg'.
# End time: 19:10:58 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 20
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:11:12 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 19:11:12 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:11:12 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# 
# Top level modules:
# 	cnn_layer_accel_FAS
# End time: 19:11:12 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:11:12 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.v 
# -- Compiling module cnn_layer_accel_conv1x1_pip
# 
# Top level modules:
# 	cnn_layer_accel_conv1x1_pip
# End time: 19:11:13 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:11:13 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_pip_ctrl.v 
# -- Compiling module cnn_layer_accel_FAS_pip_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_FAS_pip_ctrl
# End time: 19:11:13 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:11:13 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.v 
# -- Compiling module cnn_layer_accel_FAS_vec_add
# 
# Top level modules:
# 	cnn_layer_accel_FAS_vec_add
# End time: 19:11:13 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:11:13 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.v 
# -- Compiling module cnn_layer_accel_trans_eg_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_eg_fifo
# End time: 19:11:13 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:11:13 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.v 
# -- Compiling module cnn_layer_accel_trans_in_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_in_fifo
# End time: 19:11:14 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:11:14 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" ./testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 19:11:14 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:11:14 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/convMap_fifo/sim/convMap_fifo.v 
# -- Compiling module convMap_fifo
# 
# Top level modules:
# 	convMap_fifo
# End time: 19:11:14 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:11:14 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/partMap_fifo/sim/partMap_fifo.v 
# -- Compiling module partMap_fifo
# 
# Top level modules:
# 	partMap_fifo
# End time: 19:11:14 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:11:14 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/resdMap_fifo/sim/resdMap_fifo.v 
# -- Compiling module resdMap_fifo
# 
# Top level modules:
# 	resdMap_fifo
# End time: 19:11:14 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:11:14 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/conv1x1_dwc_fifo/sim/conv1x1_dwc_fifo.v 
# -- Compiling module conv1x1_dwc_fifo
# 
# Top level modules:
# 	conv1x1_dwc_fifo
# End time: 19:11:15 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:11:15 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/outbuf_fifo/sim/outbuf_fifo.v 
# -- Compiling module outbuf_fifo
# 
# Top level modules:
# 	outbuf_fifo
# End time: 19:11:15 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:11:15 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/prevMap_fifo/sim/prevMap_fifo.v 
# -- Compiling module prevMap_fifo
# 
# Top level modules:
# 	prevMap_fifo
# End time: 19:11:15 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:11:15 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/job_fetch_fifo/sim/job_fetch_fifo.v 
# -- Compiling module job_fetch_fifo
# 
# Top level modules:
# 	job_fetch_fifo
# End time: 19:11:15 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:11:15 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/res_dwc_fifo/sim/res_dwc_fifo.v 
# -- Compiling module res_dwc_fifo
# 
# Top level modules:
# 	res_dwc_fifo
# End time: 19:11:15 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:11:15 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/trans_in_meta_fifo/sim/trans_in_meta_fifo.v 
# -- Compiling module trans_in_meta_fifo
# 
# Top level modules:
# 	trans_in_meta_fifo
# End time: 19:11:16 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:11:16 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/trans_in_pyld_fifo/sim/trans_in_pyld_fifo.v 
# -- Compiling module trans_in_pyld_fifo
# 
# Top level modules:
# 	trans_in_pyld_fifo
# End time: 19:11:16 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:11:16 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/trans_eg_meta_fifo/sim/trans_eg_meta_fifo.v 
# -- Compiling module trans_eg_meta_fifo
# 
# Top level modules:
# 	trans_eg_meta_fifo
# End time: 19:11:16 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:11:16 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/trans_eg_pyld_fifo/sim/trans_eg_pyld_fifo.v 
# -- Compiling module trans_eg_pyld_fifo
# 
# Top level modules:
# 	trans_eg_pyld_fifo
# End time: 19:11:16 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:11:16 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/krnl1x1_bram/sim/krnl1x1_bram.v 
# -- Compiling module krnl1x1_bram
# 
# Top level modules:
# 	krnl1x1_bram
# End time: 19:11:17 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:11:17 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/krnl1x1Bias_bram/sim/krnl1x1Bias_bram.v 
# -- Compiling module krnl1x1Bias_bram
# 
# Top level modules:
# 	krnl1x1Bias_bram
# End time: 19:11:17 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:11:17 on Oct 15,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/krnl1x1Bias_dwc_fifo/sim/krnl1x1Bias_dwc_fifo.v 
# -- Compiling module krnl1x1Bias_dwc_fifo
# 
# Top level modules:
# 	krnl1x1Bias_dwc_fifo
# End time: 19:11:17 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
