#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Nov 17 14:18:42 2023
# Process ID: 372
# Current directory: /nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab3/LAB3.1/LAB3.1.runs/synth_1
# Command line: vivado -log converter.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source converter.tcl
# Log file: /nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab3/LAB3.1/LAB3.1.runs/synth_1/converter.vds
# Journal file: /nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab3/LAB3.1/LAB3.1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source converter.tcl -notrace
Command: synth_design -top converter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 390 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1401.582 ; gain = 85.805 ; free physical = 11193 ; free virtual = 22994
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'converter' [/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab3/LAB3.1/LAB3.1.srcs/sources_1/imports/lab3/converter.vhd:14]
INFO: [Synth 8-3491] module 'tbinverter' declared at '/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab3/LAB3.1/LAB3.1.srcs/sources_1/imports/lab3/3binverter.vhd:5' bound to instance 'invert' of component 'tbinverter' [/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab3/LAB3.1/LAB3.1.srcs/sources_1/imports/lab3/converter.vhd:53]
INFO: [Synth 8-638] synthesizing module 'tbinverter' [/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab3/LAB3.1/LAB3.1.srcs/sources_1/imports/lab3/3binverter.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'tbinverter' (1#1) [/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab3/LAB3.1/LAB3.1.srcs/sources_1/imports/lab3/3binverter.vhd:12]
INFO: [Synth 8-3491] module 'tbpadder' declared at '/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab3/LAB3.1/LAB3.1.srcs/sources_1/imports/lab3/3bpadder.vhd:5' bound to instance 'padder' of component 'tbpadder' [/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab3/LAB3.1/LAB3.1.srcs/sources_1/imports/lab3/converter.vhd:54]
INFO: [Synth 8-638] synthesizing module 'tbpadder' [/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab3/LAB3.1/LAB3.1.srcs/sources_1/imports/lab3/3bpadder.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'tbpadder' (2#1) [/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab3/LAB3.1/LAB3.1.srcs/sources_1/imports/lab3/3bpadder.vhd:12]
INFO: [Synth 8-3491] module 'tbMUX' declared at '/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab3/LAB3.1/LAB3.1.srcs/sources_1/imports/lab3/3bMUX.vhd:5' bound to instance 'mux' of component 'tbMUX' [/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab3/LAB3.1/LAB3.1.srcs/sources_1/imports/lab3/converter.vhd:55]
INFO: [Synth 8-638] synthesizing module 'tbMUX' [/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab3/LAB3.1/LAB3.1.srcs/sources_1/imports/lab3/3bMUX.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'tbMUX' (3#1) [/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab3/LAB3.1/LAB3.1.srcs/sources_1/imports/lab3/3bMUX.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'converter' (4#1) [/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab3/LAB3.1/LAB3.1.srcs/sources_1/imports/lab3/converter.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1446.223 ; gain = 130.445 ; free physical = 11204 ; free virtual = 23005
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1446.223 ; gain = 130.445 ; free physical = 11204 ; free virtual = 23005
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1446.223 ; gain = 130.445 ; free physical = 11204 ; free virtual = 23005
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab3/LAB3.1/LAB3.1.srcs/constrs_1/imports/lab3/converter.XDC]
Finished Parsing XDC File [/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab3/LAB3.1/LAB3.1.srcs/constrs_1/imports/lab3/converter.XDC]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab3/LAB3.1/LAB3.1.srcs/constrs_1/imports/lab3/converter.XDC]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/converter_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/converter_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1760.977 ; gain = 0.000 ; free physical = 10950 ; free virtual = 22751
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:37 . Memory (MB): peak = 1760.977 ; gain = 445.199 ; free physical = 11017 ; free virtual = 22818
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:37 . Memory (MB): peak = 1760.977 ; gain = 445.199 ; free physical = 11019 ; free virtual = 22820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:37 . Memory (MB): peak = 1760.977 ; gain = 445.199 ; free physical = 11019 ; free virtual = 22820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:37 . Memory (MB): peak = 1760.977 ; gain = 445.199 ; free physical = 11012 ; free virtual = 22813
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module tbpadder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
Module tbMUX 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:37 . Memory (MB): peak = 1760.977 ; gain = 445.199 ; free physical = 11001 ; free virtual = 22804
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:47 . Memory (MB): peak = 1773.969 ; gain = 458.191 ; free physical = 10875 ; free virtual = 22678
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:47 . Memory (MB): peak = 1773.969 ; gain = 458.191 ; free physical = 10875 ; free virtual = 22678
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:47 . Memory (MB): peak = 1773.969 ; gain = 458.191 ; free physical = 10875 ; free virtual = 22678
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:48 . Memory (MB): peak = 1773.969 ; gain = 458.191 ; free physical = 10875 ; free virtual = 22678
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:48 . Memory (MB): peak = 1773.969 ; gain = 458.191 ; free physical = 10875 ; free virtual = 22678
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:48 . Memory (MB): peak = 1773.969 ; gain = 458.191 ; free physical = 10875 ; free virtual = 22678
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:48 . Memory (MB): peak = 1773.969 ; gain = 458.191 ; free physical = 10875 ; free virtual = 22678
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:48 . Memory (MB): peak = 1773.969 ; gain = 458.191 ; free physical = 10875 ; free virtual = 22678
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:48 . Memory (MB): peak = 1773.969 ; gain = 458.191 ; free physical = 10875 ; free virtual = 22678
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     1|
|2     |LUT4 |     1|
|3     |IBUF |     4|
|4     |OBUF |     4|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    10|
|2     |  mux    |tbMUX  |     2|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:48 . Memory (MB): peak = 1773.969 ; gain = 458.191 ; free physical = 10875 ; free virtual = 22678
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1773.969 ; gain = 143.438 ; free physical = 10931 ; free virtual = 22733
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:48 . Memory (MB): peak = 1773.969 ; gain = 458.191 ; free physical = 10941 ; free virtual = 22743
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:49 . Memory (MB): peak = 1820.980 ; gain = 517.852 ; free physical = 10926 ; free virtual = 22729
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab3/LAB3.1/LAB3.1.runs/synth_1/converter.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file converter_utilization_synth.rpt -pb converter_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1845.000 ; gain = 0.000 ; free physical = 10929 ; free virtual = 22732
INFO: [Common 17-206] Exiting Vivado at Fri Nov 17 14:19:42 2023...
