verilog work "half_adder.v"
verilog work "full_adder.v"
verilog work "alu_logic.v"
verilog work "adder.v"
verilog work "alu.v"
verilog work "alu_test.v"
verilog work "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
