///! Stabilizer DAC management interface
///!
///! The Stabilizer DAC utilize a DMA channel to generate output updates.  A timer channel is
///! configured to generate a DMA write into the SPI TXFIFO, which initiates a SPI transfer and
///! results in DAC update for both channels.
use super::{
    hal, sampling_timer, DMAReq, DmaConfig, MemoryToPeripheral, TargetAddress,
    Transfer, SAMPLE_BUFFER_SIZE, OUTPUT_BUFFER_SIZE
};

// The following global buffers are used for the DAC code DMA transfers. Two buffers are used for
// each transfer in a ping-pong buffer configuration (one is being prepared while the other is being
// processed). Note that the contents of AXI SRAM is uninitialized, so the buffer contents on
// startup are undefined.
#[link_section = ".axisram.buffers"]
static mut DAC0_BUF0: [u16; OUTPUT_BUFFER_SIZE] = [0; OUTPUT_BUFFER_SIZE];

#[link_section = ".axisram.buffers"]
static mut DAC0_BUF1: [u16; OUTPUT_BUFFER_SIZE] = [0; OUTPUT_BUFFER_SIZE];

#[link_section = ".axisram.buffers"]
static mut DAC1_BUF0: [u16; OUTPUT_BUFFER_SIZE] = [0; OUTPUT_BUFFER_SIZE];

#[link_section = ".axisram.buffers"]
static mut DAC1_BUF1: [u16; OUTPUT_BUFFER_SIZE] = [0; OUTPUT_BUFFER_SIZE];

/// SPI4 is used as a ZST (zero-sized type) for indicating a DMA transfer into the SPI4 TX FIFO
struct SPI4 {}
impl SPI4 {
    pub fn new() -> Self {
        Self {}
    }
}

unsafe impl TargetAddress<MemoryToPeripheral> for SPI4 {
    /// SPI2 is configured to operate using 16-bit transfer words.
    type MemSize = u16;

    /// SPI4 DMA requests are generated whenever TIM2 CH3 comparison occurs.
    const REQUEST_LINE: Option<u8> = Some(DMAReq::TIM2_CH3 as u8);

    /// Whenever the DMA request occurs, it should write into SPI4's TX FIFO.
    fn address(&self) -> u32 {
        let regs = unsafe { &*hal::stm32::SPI4::ptr() };
        &regs.txdr as *const _ as u32
    }
}

/// SPI5 is used as a ZST (zero-sized type) for indicating a DMA transfer into the SPI5 TX FIFO
struct SPI5 {}
impl SPI5 {
    pub fn new() -> Self {
        Self {}
    }
}

unsafe impl TargetAddress<MemoryToPeripheral> for SPI5 {
    /// SPI5 is configured to operate using 16-bit transfer words.
    type MemSize = u16;

    /// SPI5 DMA requests are generated whenever TIM2 CH4 comparison occurs.
    const REQUEST_LINE: Option<u8> = Some(DMAReq::TIM2_CH4 as u8);

    /// Whenever the DMA request occurs, it should write into SPI5's TX FIFO
    fn address(&self) -> u32 {
        let regs = unsafe { &*hal::stm32::SPI5::ptr() };
        &regs.txdr as *const _ as u32
    }
}

/// Represents both DAC output channels.
pub struct DacOutputs {
    dac0: Dac0Output,
    dac1: Dac1Output,
}

impl DacOutputs {
    /// Construct the DAC outputs.
    pub fn new(dac0: Dac0Output, dac1: Dac1Output) -> Self {
        Self { dac0, dac1 }
    }

    /// Enqueue the next DAC output codes for transmission.
    ///
    /// # Args
    /// * `dac0_codes` - The output codes for DAC0 to enqueue.
    /// * `dac1_codes` - The output codes for DAC1 to enqueue.
    pub fn next_data(
        &mut self,
        dac0_codes: &[u16; OUTPUT_BUFFER_SIZE],
        dac1_codes: &[u16; OUTPUT_BUFFER_SIZE],
    ) {
        self.dac0.next_data(dac0_codes);
        self.dac1.next_data(dac1_codes);
    }
}

/// Represents data associated with DAC0.
pub struct Dac0Output {
    next_buffer: Option<&'static mut [u16; OUTPUT_BUFFER_SIZE]>,
    _spi: hal::spi::Spi<hal::stm32::SPI4, hal::spi::Disabled, u16>,
    transfer: Transfer<
        hal::dma::dma::Stream4<hal::stm32::DMA1>,
        SPI4,
        MemoryToPeripheral,
        &'static mut [u16; OUTPUT_BUFFER_SIZE],
    >,
    first_transfer: bool,
}

impl Dac0Output {
    /// Construct the DAC0 output channel.
    ///
    /// # Args
    /// * `spi` - The SPI interface used to communicate with the ADC.
    /// * `stream` - The DMA stream used to write DAC codes over SPI.
    /// * `trigger_channel` - The sampling timer output compare channel for update triggers.
    pub fn new(
        spi: hal::spi::Spi<hal::stm32::SPI4, hal::spi::Enabled, u16>,
        stream: hal::dma::dma::Stream4<hal::stm32::DMA1>,
        trigger_channel: sampling_timer::Timer2Channel3,
    ) -> Self {
        // Generate DMA events when an output compare of the timer hitting zero (timer roll over)
        // occurs.
        trigger_channel.listen_dma();
        trigger_channel.to_output_compare(0);

        // The stream constantly writes to the TX FIFO to write new update codes.
        let trigger_config = DmaConfig::default()
            .memory_increment(true)
            .peripheral_increment(false);

        // Construct the trigger stream to write from memory to the peripheral.
        let transfer: Transfer<_, _, MemoryToPeripheral, _> = Transfer::init(
            stream,
            SPI4::new(),
            unsafe { &mut DAC0_BUF0 },
            None,
            trigger_config,
        );

        // Listen for any potential SPI error signals, which may indicate that we are not generating
        // update codes.
        let mut spi = spi.disable();
        spi.listen(hal::spi::Event::Error);

        // Allow the SPI FIFOs to operate using only DMA data channels.
        spi.enable_dma_tx();

        // Enable SPI and start it in infinite transaction mode.
        spi.inner().cr1.modify(|_, w| w.spe().set_bit());
        spi.inner().cr1.modify(|_, w| w.cstart().started());

        Self {
            transfer,
            next_buffer: unsafe { Some(&mut DAC0_BUF1) },
            _spi: spi,
            first_transfer: true,
        }
    }

    /// Schedule the next set of DAC update codes.
    ///
    /// # Args
    /// * `data` - The next samples to enqueue for transmission.
    pub fn next_data(&mut self, data: &[u16; OUTPUT_BUFFER_SIZE]) {
        let next_buffer = self.next_buffer.take().unwrap();

        // Copy data into the next buffer
        next_buffer.copy_from_slice(data);

        // If the last transfer was not complete, we didn't write all our previous DAC codes.
        // Wait for all the DAC codes to get written as well.
        if self.first_transfer {
            self.first_transfer = false
        } else {
            while self.transfer.get_transfer_complete_flag() == false {}
        }

        // Start the next transfer.
        self.transfer.clear_interrupts();
        let (prev_buffer, _) =
            self.transfer.next_transfer(next_buffer).unwrap();

        self.next_buffer.replace(prev_buffer);
    }
}

/// Represents the data output stream from DAC1.
pub struct Dac1Output {
    next_buffer: Option<&'static mut [u16; OUTPUT_BUFFER_SIZE]>,
    _spi: hal::spi::Spi<hal::stm32::SPI5, hal::spi::Disabled, u16>,
    transfer: Transfer<
        hal::dma::dma::Stream5<hal::stm32::DMA1>,
        SPI5,
        MemoryToPeripheral,
        &'static mut [u16; OUTPUT_BUFFER_SIZE],
    >,
    first_transfer: bool,
}

impl Dac1Output {
    /// Construct a new DAC1 output data stream.
    ///
    /// # Args
    /// * `spi` - The SPI interface connected to DAC1.
    /// * `stream` - The DMA stream used to write DAC codes the SPI TX FIFO.
    /// * `trigger_channel` - The timer channel used to generate DMA requests for DAC updates.
    pub fn new(
        spi: hal::spi::Spi<hal::stm32::SPI5, hal::spi::Enabled, u16>,
        stream: hal::dma::dma::Stream5<hal::stm32::DMA1>,
        trigger_channel: sampling_timer::Timer2Channel4,
    ) -> Self {
        // Generate DMA events when an output compare of the timer hitting zero (timer roll over)
        // occurs.
        trigger_channel.listen_dma();
        trigger_channel.to_output_compare(0);

        // The trigger stream constantly writes to the TX FIFO to generate DAC updates.
        let trigger_config = DmaConfig::default()
            .memory_increment(true)
            .peripheral_increment(false)
            .circular_buffer(true);

        // Construct the stream to write from memory to the peripheral.
        let transfer: Transfer<_, _, MemoryToPeripheral, _> = Transfer::init(
            stream,
            SPI5::new(),
            unsafe { &mut DAC1_BUF0 },
            None,
            trigger_config,
        );

        // Listen for any SPI errors, as this may indicate that we are not generating updates on the
        // DAC.
        let mut spi = spi.disable();
        spi.listen(hal::spi::Event::Error);

        // Allow the SPI FIFOs to operate using only DMA data channels.
        spi.enable_dma_tx();

        // Enable SPI and start it in infinite transaction mode.
        spi.inner().cr1.modify(|_, w| w.spe().set_bit());
        spi.inner().cr1.modify(|_, w| w.cstart().started());

        Self {
            next_buffer: unsafe { Some(&mut DAC1_BUF1) },
            transfer,
            _spi: spi,
            first_transfer: true,
        }
    }

    /// Enqueue the next buffer for transmission to the DAC.
    ///
    /// # Args
    /// * `data` - The next data to write to the DAC.
    pub fn next_data(&mut self, data: &[u16; OUTPUT_BUFFER_SIZE]) {
        let next_buffer = self.next_buffer.take().unwrap();

        // Copy data into the next buffer
        next_buffer.copy_from_slice(data);

        // If the last transfer was not complete, we didn't write all our previous DAC codes.
        // Wait for all the DAC codes to get written as well.
        if self.first_transfer {
            self.first_transfer = false
        } else {
            while self.transfer.get_transfer_complete_flag() == false {}
        }

        // Start the next transfer.
        self.transfer.clear_interrupts();
        let (prev_buffer, _) =
            self.transfer.next_transfer(next_buffer).unwrap();

        self.next_buffer.replace(prev_buffer);
    }
}
