QuestaSim vlog 10.6c Compiler 2017.07 Jul 25 2017
Start time: 16:51:02 on Oct 06,2025
vlog -sv "+acc" "+cover" "+fcover" -l top.log top.sv 
** Note: (vlog-2286) top.sv(1): Using implicit +incdir+/tools/mentor/questasim_10.6c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
-- Compiling interface Fifo_if
-- Compiling package fifo_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Compiling module two_ff_sync
-- Compiling module FIFO_memory
-- Compiling module rptr_empty
-- Compiling module wptr_full
-- Compiling module FIFO
-- Compiling program Async_Fifo_assertion
-- Compiling package top_sv_unit
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package fifo_pkg
-- Compiling module top

Top level modules:
	top
End time: 16:51:04 on Oct 06,2025, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
