/* Text_Tag % Vendor Intel % Product c73p4rfshdxrom % Techno P1273.1 % Tag_Spec 1.0 % ECCN US_3E002 % Signature f6873ace1ef003b740ca43d37366c899869b02fe % Version r1.0.0_m1.18 % _View_Id lib % Date_Time 20160303_050305 */
 




/*
------------------------------------------------------------------------------
-- Intel Confidential                                                        -
------------------------------------------------------------------------------
-- (C) Copyright, 2008 Intel Corporation                                     -
-- Licensed material --  Property of Intel Corporation.                      -
-- All Rights Reserved                                                       -
--                                                                           -
-- Memory Compiler design by SEG Memory Compiler team                        -
                                                                             -
-- For more information about our team and our products, visit our web page: -
-- http://cdtg.fm.intel.com/SEGMDG/Static%5FMemory                           -
------------------------------------------------------------------------------
-- Foundry              : Intel 
-- Compiler Description : SEG SCC 
-- Revision             : Iron 
-- Instance Name        : c73p1rfshdxrom2048x16hb4img100  (2048 words x 16 bits, 8 col_mux)
-- Date of Generation   : 03/03/16
--       
-- Compiler Version     : r1.0.0                                                                   
------------------------------------------------------------------------------
- View                 : Synopsis Timing Model (.lib)
- Template Revision    : 1.0
------------------------------------------------------------------------------
*/
/*
Internal Information
xlllprom_timing_x2r1.dat
xlllprom_power_x2r1.dat

*/
   /* !upf ::  1273.1x2r1 */
   /* Timing De-Rate Applied = YES */


library ("c73p1rfshdxrom2048x16hb4img100_pfff_0.7v_0c"){
  define ("is_macro_cell", "cell", "boolean");
   comment : "p1273 pfff_0_7 xlllprom";
   technology (cmos) ;
   date : "03/03/16" ;
   revision : Undefined ;
   delay_model : table_lookup ;
   current_unit : 1mA;
   time_unit : 1ps;
   voltage_unit : 1V;
   leakage_power_unit : 1uW;
   capacitive_load_unit (1,ff);
   slew_lower_threshold_pct_fall : 20.0;
   slew_lower_threshold_pct_rise : 20.0;
   slew_upper_threshold_pct_fall : 80.0;
   slew_upper_threshold_pct_rise : 80.0;
   input_threshold_pct_rise : 50.0;
   input_threshold_pct_fall : 50.0;
   output_threshold_pct_rise : 50.0;
   output_threshold_pct_fall : 50.0;
   slew_derate_from_library : 1.00
   default_leakage_power_density : 0;
   default_max_transition        : 200 ;
   default_fanout_load           : 1.000 ;
   default_input_pin_cap         : 1.000 ;
   default_output_pin_cap        : 1.000 ;
   default_inout_pin_cap         : 1.000 ;
   pulling_resistance_unit       : 1kohm;
   bus_naming_style              : "%s[%d]";
   nom_process : 1.0 ;
   nom_temperature : 0 ;
   nom_voltage : 0.7;

   voltage_map(vccd_1p0, 0.7);
   voltage_map(vccdgt_1p0, 0.7);
   voltage_map(vss, 0.0);

   define(min_delay_flag, timing, boolean);

   operating_conditions("typical_1.0") {
     process : 1.0 ;
     temperature : 0 ;
     voltage : 0.7 ;
     tree_type : "balanced_tree" ;
   }

   default_operating_conditions : "typical_1.0" ;

  /* detailed report delay calculation enabled */
   library_features (report_delay_calculation) ;

   type (addrbus) {
      base_type : array ;
      data_type : bit ;
      bit_width : 11 ;
      bit_from  : 10;
      bit_to    : 0 ;
      downto    : true ;
   }

   type (databus) {
      base_type : array ;
      data_type : bit ;
      bit_width : 16 ;
      bit_from  : 15;
      bit_to    : 0 ;
      downto    : true ;
   }





   lu_table_template (c73p1rfshdxrom2048x16hb4img100_tco_1) {
      variable_1 : input_net_transition;
      variable_2 : total_output_net_capacitance;
      index_1 ("  5,  15,  40,  70, 100, 140");
      index_2 ("  5,  20,  50,  70, 125, 250");
   }
   lu_table_template (c73p1rfshdxrom2048x16hb4img100_delay_1) {
      variable_1 : input_net_transition;
      variable_2 : total_output_net_capacitance;
      index_1 (" 10,  25,  70, 100, 150, 200");
      index_2 ("  5,  20,  50,  70, 125, 250");
   }
   lu_table_template (c73p1rfshdxrom2048x16hb4img100_transition_1) {
      variable_1 : input_net_transition;
      variable_2 : total_output_net_capacitance;
      index_1 ("  5,  15,  40,  70, 100, 140");
      index_2 ("  5,  20,  50,  70, 125, 250");
   }
   lu_table_template (c73p1rfshdxrom2048x16hb4img100_constraint_2) {
      variable_1 : constrained_pin_transition;
      variable_2 : related_pin_transition;
      index_1 (" 10,  25,  70, 100, 150, 200");
      index_2 ("  5,  15,  40,  70, 100, 140");
   }





/* lut model for cell c73p1rfshdxrom2048x16hb4img100 */
cell (c73p1rfshdxrom2048x16hb4img100) {
	is_macro_cell : true;	
	switch_cell_type : fine_grain;
	interface_timing : true;
      dont_use         : true;
      dont_touch       : true;
	  area :    2227.2052;

      pin(ickr) {
         clock : true;
         direction : input;
         related_power_pin : vccdgt_1p0;
         related_ground_pin : vss;
         capacitance :      7.364;

 	 min_pulse_width_high :   708.532;
         min_pulse_width_low  :   708.532;
         min_period           :  1417.067;
      } /* pin ickr */

      bus(iar) {
            bus_type :  addrbus;
            direction : input;
            related_power_pin : vccdgt_1p0 ;
            related_ground_pin : vss ;
            capacitance :      2.897;

            pin(iar[10:0]) {
            timing() {
               related_pin : "ickr";
               timing_type : setup_rising;
               rise_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "253, 251, 246, 240, 235, 229", \
                     "256, 254, 249, 244, 239, 233", \
                     "266, 264, 259, 253, 248, 242", \
                     "271, 269, 264, 259, 254, 248", \
                     "280, 278, 273, 267, 262, 256", \
                     "286, 284, 279, 274, 269, 263");
               }
               fall_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "243, 241, 236, 230, 225, 219", \
                     "246, 244, 239, 233, 228, 223", \
                     "255, 253, 248, 242, 237, 231", \
                     "260, 258, 253, 247, 242, 237", \
                     "268, 266, 261, 255, 250, 244", \
                     "274, 272, 267, 262, 257, 251");
               }
            }
            timing() {
               related_pin : "ickr";
               timing_type : hold_rising;
               rise_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "288, 290, 295, 301, 306, 312", \
                     "287, 289, 294, 300, 305, 311", \
                     "284, 287, 292, 297, 302, 308", \
                     "283, 285, 290, 296, 301, 306", \
                     "281, 284, 289, 294, 299, 305", \
                     "281, 283, 288, 293, 298, 304");
               }
               fall_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "289, 291, 296, 302, 307, 313", \
                     "288, 290, 295, 301, 306, 312", \
                     "286, 288, 293, 298, 303, 309", \
                     "284, 286, 291, 297, 302, 308", \
                     "283, 285, 290, 296, 301, 306", \
                     "283, 285, 290, 295, 300, 306");
               }
            }
          } /* pin iar[10:0] */
      } /* bus iar */


      pin(iren) {
         direction : input;
         related_power_pin : vccdgt_1p0 ;
         related_ground_pin : vss ;
         capacitance :      2.429;
            timing() {
               related_pin : "ickr";
               timing_type : setup_rising;
               rise_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "154, 152, 147, 141, 136, 131", \
                     "157, 155, 150, 145, 140, 134", \
                     "167, 165, 160, 154, 149, 144", \
                     "173, 171, 166, 160, 155, 149", \
                     "181, 179, 174, 169, 164, 158", \
                     "188, 186, 181, 176, 171, 165");
               }
               fall_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "155, 153, 148, 143, 138, 132", \
                     "159, 156, 152, 146, 141, 135", \
                     "168, 166, 161, 155, 150, 144", \
                     "173, 171, 166, 161, 156, 150", \
                     "182, 180, 175, 169, 164, 158", \
                     "189, 187, 182, 176, 171, 165");
               }
            }
            timing() {
               related_pin : "ickr";
               timing_type : hold_rising;
               rise_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "119, 121, 126, 132, 137, 143", \
                     "118, 120, 125, 131, 136, 141", \
                     "115, 117, 122, 128, 133, 138", \
                     "114, 116, 121, 126, 131, 137", \
                     "112, 114, 119, 124, 129, 135", \
                     "111, 113, 118, 124, 129, 135");
               }
               fall_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "120, 122, 127, 133, 138, 143", \
                     "119, 121, 126, 132, 137, 142", \
                     "116, 119, 123, 129, 134, 140", \
                     "115, 117, 122, 128, 133, 138", \
                     "114, 116, 121, 126, 131, 137", \
                     "113, 115, 120, 126, 131, 137");
               }
            }
      } /* pin iren */


      pin(ipwreninb) {
         direction : input;
	 switch_pin : true;
         related_power_pin : vccd_1p0 ;
         related_ground_pin : vss ;
         capacitance :      4.460;
      }  /* pin ipwreninb */


      bus(odout) {
         bus_type : databus;
         direction : output;
         power_down_function :"!vccdgt_1p0 + vss" ;
         related_power_pin : vccdgt_1p0 ;
         related_ground_pin : vss ;
         max_capacitance : 200.0;
         pin(odout[15:0]) {
            timing() {
               related_pin : "ickr";
               min_delay_flag : true ;
               timing_type : rising_edge;
               cell_rise(c73p1rfshdxrom2048x16hb4img100_tco_1) {
                  values ( \
                     "933, 945, 966, 979, 1009, 1047", \
                     "937, 948, 970, 983, 1013, 1050", \
                     "945, 957, 978, 991, 1021, 1058", \
                     "954, 966, 987, 1000, 1030, 1068", \
                     "963, 974, 996, 1009, 1039, 1076", \
                     "973, 984, 1006, 1019, 1049, 1086");
               }
               rise_transition(c73p1rfshdxrom2048x16hb4img100_transition_1) {
                  values ( \
                     " 10,  24,  51,  69, 118, 232", \
                     " 10,  24,  51,  69, 118, 232", \
                     " 10,  24,  51,  69, 118, 232", \
                     " 10,  24,  51,  69, 118, 232", \
                     " 10,  24,  51,  69, 118, 232", \
                     " 10,  24,  51,  69, 118, 232");
               }
               cell_fall(c73p1rfshdxrom2048x16hb4img100_tco_1) {
                  values ( \
                     "423, 435, 457, 471, 500, 530", \
                     "426, 438, 461, 474, 504, 533", \
                     "434, 447, 469, 482, 512, 541", \
                     "444, 456, 478, 491, 521, 550", \
                     "452, 464, 487, 500, 529, 559", \
                     "462, 474, 497, 510, 540, 569");
               }
               fall_transition(c73p1rfshdxrom2048x16hb4img100_transition_1) {
                  values ( \
                     " 11,  22,  46,  61, 102, 188", \
                     " 11,  22,  46,  61, 102, 188", \
                     " 11,  22,  46,  61, 102, 188", \
                     " 11,  22,  46,  61, 102, 188", \
                     " 11,  22,  46,  61, 102, 188", \
                     " 11,  22,  46,  61, 102, 188");
               }
            }
         } /* pin odout[15:0] */
      } /* bus odout */


    pin(opwrenoutb) {
        direction : output;
        power_down_function : "!vccd_1p0+ vss" ;
        related_power_pin : vccd_1p0;
        related_ground_pin : vss ;
        max_capacitance : 200.0;
        timing() {
            min_delay_flag : true ;
            related_pin : "ipwreninb";
            timing_sense : positive_unate;
            timing_type : combinational;
            cell_rise(c73p1rfshdxrom2048x16hb4img100_delay_1) {
                  values ( \
                     "4238, 4268, 4324, 4358, 4439, 4560", \
                     "4247, 4277, 4332, 4366, 4448, 4569", \
                     "4271, 4300, 4356, 4390, 4472, 4593", \
                     "4285, 4314, 4370, 4404, 4486, 4607", \
                     "4304, 4334, 4390, 4424, 4505, 4626", \
                     "4320, 4350, 4405, 4439, 4521, 4642");
            }
            rise_transition(c73p1rfshdxrom2048x16hb4img100_transition_1) {
                  values ( \
                     " 20,  42,  91, 127, 246, 608", \
                     " 20,  42,  91, 127, 246, 608", \
                     " 20,  42,  91, 127, 246, 608", \
                     " 20,  42,  91, 127, 246, 608", \
                     " 20,  42,  91, 127, 246, 608", \
                     " 20,  42,  91, 127, 246, 608");
            }
            cell_fall(c73p1rfshdxrom2048x16hb4img100_delay_1) {
                  values ( \
                     "4227, 4255, 4309, 4341, 4418, 4519", \
                     "4235, 4264, 4318, 4350, 4426, 4528", \
                     "4259, 4288, 4341, 4374, 4450, 4552", \
                     "4273, 4302, 4355, 4388, 4464, 4566", \
                     "4293, 4322, 4375, 4408, 4484, 4586", \
                     "4309, 4337, 4391, 4423, 4500, 4601");
            }
            fall_transition(c73p1rfshdxrom2048x16hb4img100_transition_1) {
                  values ( \
                     " 19,  38,  79, 109, 205, 491", \
                     " 19,  38,  79, 109, 205, 491", \
                     " 19,  38,  79, 109, 205, 491", \
                     " 19,  38,  79, 109, 205, 491", \
                     " 19,  38,  79, 109, 205, 491", \
                     " 19,  38,  79, 109, 205, 491");
            }
        }
    } /* pin opwrenoutb */

      pg_pin(vccd_1p0) {
         voltage_name : vccd_1p0;
         pg_type : primary_power;
         direction : input; 
      }

      pg_pin(vccdgt_1p0) {
         voltage_name : vccdgt_1p0;
         pg_type : internal_power;
         direction : internal; 
         switch_function : "ipwreninb";
         pg_function : "vccd_1p0";
      }

      pg_pin(vss) {
         voltage_name : vss;
         pg_type : primary_ground;
         direction : input; 
      }
   } /* scell */
} /* library c73p1rfshdxrom2048x16hb4img100 */


