<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.462 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;type.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;rv32i_npp_ip.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;print.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;immediate.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;fetch.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;execute.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;emulate.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;disassemble.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;decode.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 15.95 seconds. CPU system time: 2.41 seconds. Elapsed time: 17.84 seconds; current allocated memory: 462.957 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;type_00(ap_uint&lt;3&gt;)&apos; into &apos;type(ap_uint&lt;5&gt;)&apos; (type.cpp:55:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;type_01(ap_uint&lt;3&gt;)&apos; into &apos;type(ap_uint&lt;5&gt;)&apos; (type.cpp:55:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;type_10(ap_uint&lt;3&gt;)&apos; into &apos;type(ap_uint&lt;5&gt;)&apos; (type.cpp:55:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;type_11(ap_uint&lt;3&gt;)&apos; into &apos;type(ap_uint&lt;5&gt;)&apos; (type.cpp:55:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;i_immediate(decoded_immediate_s)&apos; into &apos;decode_immediate(unsigned int, decoded_instruction_s*)&apos; (decode.cpp:25:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;s_immediate(decoded_immediate_s)&apos; into &apos;decode_immediate(unsigned int, decoded_instruction_s*)&apos; (decode.cpp:25:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;b_immediate(decoded_immediate_s)&apos; into &apos;decode_immediate(unsigned int, decoded_instruction_s*)&apos; (decode.cpp:25:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;u_immediate(decoded_immediate_s)&apos; into &apos;decode_immediate(unsigned int, decoded_instruction_s*)&apos; (decode.cpp:25:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;j_immediate(decoded_immediate_s)&apos; into &apos;decode_immediate(unsigned int, decoded_instruction_s*)&apos; (decode.cpp:25:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;decode_instruction(unsigned int, decoded_instruction_s*)&apos; into &apos;decode(unsigned int, decoded_instruction_s*)&apos; (decode.cpp:47:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;compute_op_result(int, int, decoded_instruction_s)&apos; into &apos;compute_result(int, int, decoded_instruction_s, ap_uint&lt;16&gt;)&apos; (execute.cpp:84:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;compute_branch_result(int, int, ap_uint&lt;3&gt;)&apos; into &apos;compute_result(int, int, decoded_instruction_s, ap_uint&lt;16&gt;)&apos; (execute.cpp:84:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;read_reg(int*, ap_uint&lt;5&gt;, ap_uint&lt;5&gt;, int*, int*)&apos; into &apos;execute(ap_uint&lt;16&gt;, int*, int*, decoded_instruction_s, ap_uint&lt;16&gt;*)&apos; (execute.cpp:250:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;mem_store(int*, ap_uint&lt;18&gt;, int, ap_uint&lt;2&gt;)&apos; into &apos;execute(ap_uint&lt;16&gt;, int*, int*, decoded_instruction_s, ap_uint&lt;16&gt;*)&apos; (execute.cpp:250:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;mem_load(int*, ap_uint&lt;18&gt;, ap_uint&lt;3&gt;)&apos; into &apos;execute(ap_uint&lt;16&gt;, int*, int*, decoded_instruction_s, ap_uint&lt;16&gt;*)&apos; (execute.cpp:250:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;write_reg(int*, decoded_instruction_s, int)&apos; into &apos;execute(ap_uint&lt;16&gt;, int*, int*, decoded_instruction_s, ap_uint&lt;16&gt;*)&apos; (execute.cpp:250:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;compute_next_pc(ap_uint&lt;16&gt;, int, decoded_instruction_s, ap_uint&lt;1&gt;)&apos; into &apos;execute(ap_uint&lt;16&gt;, int*, int*, decoded_instruction_s, ap_uint&lt;16&gt;*)&apos; (execute.cpp:250:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;fetch(ap_uint&lt;16&gt;, unsigned int*, unsigned int*)&apos; into &apos;rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)&apos; (rv32i_npp_ip.cpp:28:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;decode(unsigned int, decoded_instruction_s*)&apos; into &apos;rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)&apos; (rv32i_npp_ip.cpp:28:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;statistic_update(unsigned int*)&apos; into &apos;rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)&apos; (rv32i_npp_ip.cpp:28:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;running_cond_update(unsigned int, ap_uint&lt;16&gt;, ap_uint&lt;1&gt;*)&apos; into &apos;rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)&apos; (rv32i_npp_ip.cpp:28:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;reg_file&apos;: Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:36:7)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 3.76 seconds. CPU system time: 0.46 seconds. Elapsed time: 4.24 seconds; current allocated memory: 465.582 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 465.582 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-603]" key="XFORM_INLINE_STATUS_221" tag="" content="Inlining function &apos;type&apos; into &apos;rv32i_npp_ip&apos; (decode.cpp:20)." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-603]" key="XFORM_INLINE_STATUS_221" tag="" content="Inlining function &apos;decode_immediate&apos; into &apos;rv32i_npp_ip&apos; (decode.cpp:49)." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-603]" key="XFORM_INLINE_STATUS_221" tag="" content="Inlining function &apos;execute&apos; into &apos;rv32i_npp_ip&apos; (rv32i_npp_ip.cpp:54)." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 479.621 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 496.273 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_42_1&apos; (rv32i_npp_ip.cpp:42) in function &apos;rv32i_npp_ip&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (execute.cpp:163:20) to (execute.cpp:201:3) in function &apos;rv32i_npp_ip&apos;... converting 5 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (execute.cpp:30:11) to (execute.cpp:109:7) in function &apos;rv32i_npp_ip&apos;... converting 9 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;rv32i_npp_ip&apos; (rv32i_npp_ip.cpp:25)...6 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 538.293 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;data_ram&apos; (execute.cpp:239:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 558.527 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;rv32i_npp_ip&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;rv32i_npp_ip_Pipeline_VITIS_LOOP_42_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_42_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop &apos;VITIS_LOOP_42_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 560.574 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 560.574 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_45_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 7, Final II = 7, Depth = 7, loop &apos;VITIS_LOOP_45_2&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (10.3576ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2&apos; consists of the following:	&apos;load&apos; operation (&apos;w&apos;, execute.cpp:175) on array &apos;data_ram&apos; [438]  (3.25 ns)
	&apos;select&apos; operation (&apos;b&apos;, execute.cpp:188) [448]  (1.25 ns)
	&apos;select&apos; operation (&apos;b&apos;, execute.cpp:188) [450]  (1.25 ns)
	multiplexor before &apos;phi&apos; operation (&apos;result&apos;) with incoming values : (&apos;zext_ln117&apos;, execute.cpp:117-&gt;execute.cpp:254-&gt;rv32i_npp_ip.cpp:54) (&apos;select_ln111&apos;, execute.cpp:111-&gt;execute.cpp:254-&gt;rv32i_npp_ip.cpp:54) (&apos;zext_ln108&apos;, execute.cpp:108-&gt;execute.cpp:254-&gt;rv32i_npp_ip.cpp:54) (&apos;result&apos;, execute.cpp:104-&gt;execute.cpp:254-&gt;rv32i_npp_ip.cpp:54) (&apos;result&apos;, execute.cpp:73) (&apos;result&apos;, execute.cpp:68) (&apos;result&apos;, execute.cpp:66) (&apos;zext_ln64_1&apos;, execute.cpp:64) (&apos;zext_ln62_1&apos;, execute.cpp:62) (&apos;result&apos;, execute.cpp:60) (&apos;result&apos;, execute.cpp:55) (&apos;result&apos;, execute.cpp:75) (&apos;result&apos;, execute.cpp:97-&gt;execute.cpp:254-&gt;rv32i_npp_ip.cpp:54) (&apos;zext_ln95&apos;, execute.cpp:95-&gt;execute.cpp:254-&gt;rv32i_npp_ip.cpp:54) (&apos;zext_ln64&apos;, execute.cpp:64) (&apos;zext_ln62&apos;, execute.cpp:62) (&apos;w&apos;, execute.cpp:175) (&apos;sext_ln195&apos;, execute.cpp:195) (&apos;zext_ln196&apos;, execute.cpp:196) (&apos;sext_ln199&apos;, execute.cpp:199) (&apos;zext_ln200&apos;, execute.cpp:200) [470]  (2.18 ns)
	&apos;phi&apos; operation (&apos;result&apos;) with incoming values : (&apos;zext_ln117&apos;, execute.cpp:117-&gt;execute.cpp:254-&gt;rv32i_npp_ip.cpp:54) (&apos;select_ln111&apos;, execute.cpp:111-&gt;execute.cpp:254-&gt;rv32i_npp_ip.cpp:54) (&apos;zext_ln108&apos;, execute.cpp:108-&gt;execute.cpp:254-&gt;rv32i_npp_ip.cpp:54) (&apos;result&apos;, execute.cpp:104-&gt;execute.cpp:254-&gt;rv32i_npp_ip.cpp:54) (&apos;result&apos;, execute.cpp:73) (&apos;result&apos;, execute.cpp:68) (&apos;result&apos;, execute.cpp:66) (&apos;zext_ln64_1&apos;, execute.cpp:64) (&apos;zext_ln62_1&apos;, execute.cpp:62) (&apos;result&apos;, execute.cpp:60) (&apos;result&apos;, execute.cpp:55) (&apos;result&apos;, execute.cpp:75) (&apos;result&apos;, execute.cpp:97-&gt;execute.cpp:254-&gt;rv32i_npp_ip.cpp:54) (&apos;zext_ln95&apos;, execute.cpp:95-&gt;execute.cpp:254-&gt;rv32i_npp_ip.cpp:54) (&apos;zext_ln64&apos;, execute.cpp:64) (&apos;zext_ln62&apos;, execute.cpp:62) (&apos;w&apos;, execute.cpp:175) (&apos;sext_ln195&apos;, execute.cpp:195) (&apos;zext_ln196&apos;, execute.cpp:196) (&apos;sext_ln199&apos;, execute.cpp:199) (&apos;zext_ln200&apos;, execute.cpp:200) [470]  (0 ns)
	&apos;store&apos; operation (&apos;reg_file_10_write_ln25&apos;, execute.cpp:25) of variable &apos;result&apos; on local variable &apos;reg_file&apos; [508]  (1.59 ns)
	blocking operation 0.835 ns on control path)" resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1.46 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.51 seconds; current allocated memory: 749.289 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 749.289 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;rv32i_npp_ip&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 749.289 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 749.289 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;rv32i_npp_ip_Pipeline_VITIS_LOOP_42_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;rv32i_npp_ip_Pipeline_VITIS_LOOP_42_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 749.289 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2/code_ram_WEN_A&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2/code_ram_Din_A&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mux_325_32_1_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 749.289 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;rv32i_npp_ip&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_918" tag="" content="Design contains AXI ports. Reset is fixed to synchronous and active low." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;rv32i_npp_ip/start_pc&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;rv32i_npp_ip/code_ram&apos; to &apos;bram&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;rv32i_npp_ip/data_ram&apos; to &apos;bram&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;rv32i_npp_ip/nb_instruction&apos; to &apos;s_axilite &amp; ap_vld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;rv32i_npp_ip&apos; to &apos;s_axilite &amp; ap_ctrl_hs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_851" tag="" content="Bundling port &apos;start_pc&apos;, &apos;nb_instruction&apos; to AXI-Lite port control." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;rv32i_npp_ip/code_ram_WEN_A&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;rv32i_npp_ip/code_ram_Din_A&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;rv32i_npp_ip&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 749.289 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 749.289 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Updating report files: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 749.289 MB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for rv32i_npp_ip." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for rv32i_npp_ip." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 96.55 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Command csynth_design CPU user time: 24.08 seconds. CPU system time: 3.03 seconds. Elapsed time: 26.6 seconds; current allocated memory: -747.324 MB." resolution=""/>
</Messages>
