{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557375365138 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557375365180 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 08 22:16:04 2019 " "Processing started: Wed May 08 22:16:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557375365180 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375365180 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project2 -c project2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off project2 -c project2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375365180 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1557375367898 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1557375367899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay.v 1 1 " "Found 1 design units, including 1 entities, in source file delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay " "Found entity 1: delay" {  } { { "delay.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/delay.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557375387766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375387766 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "q Q LFSR.v(4) " "Verilog HDL Declaration information at LFSR.v(4): object \"q\" differs only in case from object \"Q\" in the same scope" {  } { { "LFSR.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/LFSR.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557375387787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "LFSR.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/LFSR.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557375387791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375387791 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "rand Project2_top.v(58) " "Verilog HDL Declaration warning at Project2_top.v(58): \"rand\" is SystemVerilog-2005 keyword" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 58 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1557375387802 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 Project2_top.v(15) " "Verilog HDL Declaration information at Project2_top.v(15): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557375387806 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 Project2_top.v(18) " "Verilog HDL Declaration information at Project2_top.v(18): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557375387806 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "timing TIMING Project2_top.v(36) " "Verilog HDL Declaration information at Project2_top.v(36): object \"timing\" differs only in case from object \"TIMING\" in the same scope" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557375387807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project2_top.v 1 1 " "Found 1 design units, including 1 entities, in source file project2_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Project2_top " "Found entity 1: Project2_top" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557375387809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375387809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_decoder " "Found entity 1: BCD_decoder" {  } { { "BCD_decoder.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/BCD_decoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557375387835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375387835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_counter " "Found entity 1: BCD_counter" {  } { { "BCD_counter.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/BCD_counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557375387867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375387866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_divider " "Found entity 1: Clock_divider" {  } { { "Clock_divider.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Clock_divider.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557375387888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375387888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topscore.v 1 1 " "Found 1 design units, including 1 entities, in source file topscore.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopScore " "Found entity 1: TopScore" {  } { { "TopScore.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/TopScore.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557375387914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375387914 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "BCD.v(15) " "Verilog HDL information at BCD.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "BCD.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/BCD.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1557375387938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/BCD.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557375387940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375387940 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "q Q shuffle.v(4) " "Verilog HDL Declaration information at shuffle.v(4): object \"q\" differs only in case from object \"Q\" in the same scope" {  } { { "shuffle.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/shuffle.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557375387975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shuffle.v 1 1 " "Found 1 design units, including 1 entities, in source file shuffle.v" { { "Info" "ISGN_ENTITY_NAME" "1 shuffle " "Found entity 1: shuffle" {  } { { "shuffle.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/shuffle.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557375387979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375387979 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCD_counter.v(32) " "Verilog HDL Instantiation warning at BCD_counter.v(32): instance has no name" {  } { { "BCD_counter.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/BCD_counter.v" 32 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1557375387982 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCD_counter.v(33) " "Verilog HDL Instantiation warning at BCD_counter.v(33): instance has no name" {  } { { "BCD_counter.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/BCD_counter.v" 33 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1557375387985 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "TopScore.v(44) " "Verilog HDL Instantiation warning at TopScore.v(44): instance has no name" {  } { { "TopScore.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/TopScore.v" 44 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1557375387986 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project2_top " "Elaborating entity \"Project2_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1557375388360 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resetread Project2_top.v(78) " "Verilog HDL or VHDL warning at Project2_top.v(78): object \"resetread\" assigned a value but never read" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557375388395 "|Project2_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "start Project2_top.v(96) " "Verilog HDL Always Construct warning at Project2_top.v(96): variable \"start\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1557375388396 "|Project2_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ok Project2_top.v(101) " "Verilog HDL Always Construct warning at Project2_top.v(101): variable \"ok\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1557375388396 "|Project2_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW Project2_top.v(103) " "Verilog HDL Always Construct warning at Project2_top.v(103): variable \"SW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1557375388396 "|Project2_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "start Project2_top.v(105) " "Verilog HDL Always Construct warning at Project2_top.v(105): variable \"start\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1557375388396 "|Project2_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flip Project2_top.v(111) " "Verilog HDL Always Construct warning at Project2_top.v(111): variable \"flip\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1557375388396 "|Project2_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ok Project2_top.v(116) " "Verilog HDL Always Construct warning at Project2_top.v(116): variable \"ok\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 116 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1557375388396 "|Project2_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state Project2_top.v(142) " "Verilog HDL Always Construct warning at Project2_top.v(142): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 142 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1557375388396 "|Project2_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hex0 Project2_top.v(147) " "Verilog HDL Always Construct warning at Project2_top.v(147): variable \"hex0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 147 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1557375388396 "|Project2_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rtime Project2_top.v(148) " "Verilog HDL Always Construct warning at Project2_top.v(148): variable \"rtime\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 148 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1557375388397 "|Project2_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hex3 Project2_top.v(157) " "Verilog HDL Always Construct warning at Project2_top.v(157): variable \"hex3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 157 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1557375388397 "|Project2_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reset Project2_top.v(164) " "Verilog HDL Always Construct warning at Project2_top.v(164): variable \"reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 164 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1557375388397 "|Project2_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "myled Project2_top.v(166) " "Verilog HDL Always Construct warning at Project2_top.v(166): variable \"myled\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 166 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1557375388397 "|Project2_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hex3 Project2_top.v(169) " "Verilog HDL Always Construct warning at Project2_top.v(169): variable \"hex3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 169 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1557375388397 "|Project2_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reset Project2_top.v(177) " "Verilog HDL Always Construct warning at Project2_top.v(177): variable \"reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 177 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1557375388397 "|Project2_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count Project2_top.v(178) " "Verilog HDL Always Construct warning at Project2_top.v(178): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1557375388397 "|Project2_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hex3 Project2_top.v(179) " "Verilog HDL Always Construct warning at Project2_top.v(179): variable \"hex3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 179 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1557375388397 "|Project2_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read Project2_top.v(141) " "Verilog HDL Always Construct warning at Project2_top.v(141): inferring latch(es) for variable \"read\", which holds its previous value in one or more paths through the always construct" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1557375388397 "|Project2_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reset Project2_top.v(141) " "Verilog HDL Always Construct warning at Project2_top.v(141): inferring latch(es) for variable \"reset\", which holds its previous value in one or more paths through the always construct" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1557375388397 "|Project2_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex Project2_top.v(141) " "Verilog HDL Always Construct warning at Project2_top.v(141): inferring latch(es) for variable \"hex\", which holds its previous value in one or more paths through the always construct" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1557375388398 "|Project2_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "timing Project2_top.v(141) " "Verilog HDL Always Construct warning at Project2_top.v(141): inferring latch(es) for variable \"timing\", which holds its previous value in one or more paths through the always construct" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1557375388398 "|Project2_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led Project2_top.v(141) " "Verilog HDL Always Construct warning at Project2_top.v(141): inferring latch(es) for variable \"led\", which holds its previous value in one or more paths through the always construct" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1557375388398 "|Project2_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "countsave Project2_top.v(141) " "Verilog HDL Always Construct warning at Project2_top.v(141): inferring latch(es) for variable \"countsave\", which holds its previous value in one or more paths through the always construct" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1557375388398 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countsave\[0\] Project2_top.v(141) " "Inferred latch for \"countsave\[0\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388398 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countsave\[1\] Project2_top.v(141) " "Inferred latch for \"countsave\[1\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388398 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countsave\[2\] Project2_top.v(141) " "Inferred latch for \"countsave\[2\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388398 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countsave\[3\] Project2_top.v(141) " "Inferred latch for \"countsave\[3\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388398 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countsave\[4\] Project2_top.v(141) " "Inferred latch for \"countsave\[4\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388398 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countsave\[5\] Project2_top.v(141) " "Inferred latch for \"countsave\[5\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388398 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countsave\[6\] Project2_top.v(141) " "Inferred latch for \"countsave\[6\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388398 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countsave\[7\] Project2_top.v(141) " "Inferred latch for \"countsave\[7\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388398 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countsave\[8\] Project2_top.v(141) " "Inferred latch for \"countsave\[8\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388399 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countsave\[9\] Project2_top.v(141) " "Inferred latch for \"countsave\[9\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388399 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countsave\[10\] Project2_top.v(141) " "Inferred latch for \"countsave\[10\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388399 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countsave\[11\] Project2_top.v(141) " "Inferred latch for \"countsave\[11\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388399 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countsave\[12\] Project2_top.v(141) " "Inferred latch for \"countsave\[12\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388399 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countsave\[13\] Project2_top.v(141) " "Inferred latch for \"countsave\[13\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388399 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countsave\[14\] Project2_top.v(141) " "Inferred latch for \"countsave\[14\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388399 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countsave\[15\] Project2_top.v(141) " "Inferred latch for \"countsave\[15\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388399 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[0\] Project2_top.v(141) " "Inferred latch for \"led\[0\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388399 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[1\] Project2_top.v(141) " "Inferred latch for \"led\[1\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388399 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[2\] Project2_top.v(141) " "Inferred latch for \"led\[2\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388399 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[3\] Project2_top.v(141) " "Inferred latch for \"led\[3\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388400 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[4\] Project2_top.v(141) " "Inferred latch for \"led\[4\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388400 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[5\] Project2_top.v(141) " "Inferred latch for \"led\[5\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388400 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[6\] Project2_top.v(141) " "Inferred latch for \"led\[6\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388400 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[7\] Project2_top.v(141) " "Inferred latch for \"led\[7\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388400 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[8\] Project2_top.v(141) " "Inferred latch for \"led\[8\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388400 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[9\] Project2_top.v(141) " "Inferred latch for \"led\[9\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388401 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timing\[0\] Project2_top.v(141) " "Inferred latch for \"timing\[0\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388401 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timing\[1\] Project2_top.v(141) " "Inferred latch for \"timing\[1\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388401 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timing\[2\] Project2_top.v(141) " "Inferred latch for \"timing\[2\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388401 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timing\[3\] Project2_top.v(141) " "Inferred latch for \"timing\[3\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388401 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timing\[4\] Project2_top.v(141) " "Inferred latch for \"timing\[4\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388401 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timing\[5\] Project2_top.v(141) " "Inferred latch for \"timing\[5\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388401 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timing\[6\] Project2_top.v(141) " "Inferred latch for \"timing\[6\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388401 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timing\[7\] Project2_top.v(141) " "Inferred latch for \"timing\[7\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388401 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timing\[8\] Project2_top.v(141) " "Inferred latch for \"timing\[8\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388401 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timing\[9\] Project2_top.v(141) " "Inferred latch for \"timing\[9\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388401 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timing\[10\] Project2_top.v(141) " "Inferred latch for \"timing\[10\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388401 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timing\[11\] Project2_top.v(141) " "Inferred latch for \"timing\[11\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388401 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[0\] Project2_top.v(141) " "Inferred latch for \"hex\[0\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388401 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[1\] Project2_top.v(141) " "Inferred latch for \"hex\[1\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388402 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[2\] Project2_top.v(141) " "Inferred latch for \"hex\[2\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388402 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[3\] Project2_top.v(141) " "Inferred latch for \"hex\[3\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388402 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[4\] Project2_top.v(141) " "Inferred latch for \"hex\[4\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388402 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[5\] Project2_top.v(141) " "Inferred latch for \"hex\[5\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388402 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[6\] Project2_top.v(141) " "Inferred latch for \"hex\[6\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388402 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[7\] Project2_top.v(141) " "Inferred latch for \"hex\[7\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388402 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[8\] Project2_top.v(141) " "Inferred latch for \"hex\[8\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388402 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[9\] Project2_top.v(141) " "Inferred latch for \"hex\[9\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388402 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[10\] Project2_top.v(141) " "Inferred latch for \"hex\[10\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388402 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[11\] Project2_top.v(141) " "Inferred latch for \"hex\[11\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388402 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[12\] Project2_top.v(141) " "Inferred latch for \"hex\[12\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388402 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[13\] Project2_top.v(141) " "Inferred latch for \"hex\[13\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388402 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[14\] Project2_top.v(141) " "Inferred latch for \"hex\[14\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388403 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[15\] Project2_top.v(141) " "Inferred latch for \"hex\[15\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388403 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[16\] Project2_top.v(141) " "Inferred latch for \"hex\[16\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388403 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[17\] Project2_top.v(141) " "Inferred latch for \"hex\[17\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388403 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[18\] Project2_top.v(141) " "Inferred latch for \"hex\[18\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388403 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[19\] Project2_top.v(141) " "Inferred latch for \"hex\[19\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388403 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[20\] Project2_top.v(141) " "Inferred latch for \"hex\[20\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388403 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[21\] Project2_top.v(141) " "Inferred latch for \"hex\[21\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388403 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[22\] Project2_top.v(141) " "Inferred latch for \"hex\[22\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388403 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[23\] Project2_top.v(141) " "Inferred latch for \"hex\[23\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388403 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[24\] Project2_top.v(141) " "Inferred latch for \"hex\[24\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388403 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[25\] Project2_top.v(141) " "Inferred latch for \"hex\[25\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388403 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[26\] Project2_top.v(141) " "Inferred latch for \"hex\[26\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388403 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[27\] Project2_top.v(141) " "Inferred latch for \"hex\[27\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388404 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[28\] Project2_top.v(141) " "Inferred latch for \"hex\[28\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388404 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[29\] Project2_top.v(141) " "Inferred latch for \"hex\[29\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388404 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[30\] Project2_top.v(141) " "Inferred latch for \"hex\[30\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388404 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[31\] Project2_top.v(141) " "Inferred latch for \"hex\[31\]\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388404 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset Project2_top.v(141) " "Inferred latch for \"reset\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388404 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read Project2_top.v(141) " "Inferred latch for \"read\" at Project2_top.v(141)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375388404 "|Project2_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_divider Clock_divider:clock1 " "Elaborating entity \"Clock_divider\" for hierarchy \"Clock_divider:clock1\"" {  } { { "Project2_top.v" "clock1" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557375388409 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 Clock_divider.v(21) " "Verilog HDL assignment warning at Clock_divider.v(21): truncated value with size 32 to match size of target (31)" {  } { { "Clock_divider.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Clock_divider.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557375388428 "|Project2_top|Clock_divider:clock1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay delay:time1 " "Elaborating entity \"delay\" for hierarchy \"delay:time1\"" {  } { { "Project2_top.v" "time1" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557375388432 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 delay.v(16) " "Verilog HDL assignment warning at delay.v(16): truncated value with size 32 to match size of target (12)" {  } { { "delay.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/delay.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557375388449 "|Project2_top|delay:time1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_counter BCD_counter:counter " "Elaborating entity \"BCD_counter\" for hierarchy \"BCD_counter:counter\"" {  } { { "Project2_top.v" "counter" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557375388452 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enclk BCD_counter.v(8) " "Verilog HDL or VHDL warning at BCD_counter.v(8): object \"enclk\" assigned a value but never read" {  } { { "BCD_counter.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/BCD_counter.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557375388472 "|Project2_top|BCD_counter:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD BCD_counter:counter\|BCD:comb_40 " "Elaborating entity \"BCD\" for hierarchy \"BCD_counter:counter\|BCD:comb_40\"" {  } { { "BCD_counter.v" "comb_40" { Text "C:/Users/thwaitester/Documents/fpga/project2/BCD_counter.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557375388475 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(22) " "Verilog HDL assignment warning at BCD.v(22): truncated value with size 32 to match size of target (4)" {  } { { "BCD.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/BCD.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557375388490 "|Project2_top|BCD_counter:counter|BCD:comb_40"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_decoder BCD_counter:counter\|BCD_decoder:comb_45 " "Elaborating entity \"BCD_decoder\" for hierarchy \"BCD_counter:counter\|BCD_decoder:comb_45\"" {  } { { "BCD_counter.v" "comb_45" { Text "C:/Users/thwaitester/Documents/fpga/project2/BCD_counter.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557375388494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TopScore TopScore:score " "Elaborating entity \"TopScore\" for hierarchy \"TopScore:score\"" {  } { { "Project2_top.v" "score" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557375388531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR LFSR:rand " "Elaborating entity \"LFSR\" for hierarchy \"LFSR:rand\"" {  } { { "Project2_top.v" "rand" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557375388569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shuffle shuffle:leds " "Elaborating entity \"shuffle\" for hierarchy \"shuffle:leds\"" {  } { { "Project2_top.v" "leds" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557375388590 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "BCD_counter:counter\|comb~4 " "Found clock multiplexer BCD_counter:counter\|comb~4" {  } {  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1557375389399 "|Project2_top|BCD_counter:counter|comb~4"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "BCD_counter:counter\|comb~5 " "Found clock multiplexer BCD_counter:counter\|comb~5" {  } {  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1557375389399 "|Project2_top|BCD_counter:counter|comb~5"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "BCD_counter:counter\|comb~6 " "Found clock multiplexer BCD_counter:counter\|comb~6" {  } {  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1557375389399 "|Project2_top|BCD_counter:counter|comb~6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "BCD_counter:counter\|comb~7 " "Found clock multiplexer BCD_counter:counter\|comb~7" {  } {  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1557375389399 "|Project2_top|BCD_counter:counter|comb~7"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1557375389399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led\[0\] " "Latch led\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.TIMING " "Ports D and ENA on the latch are fed by the same signal state.TIMING" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557375390069 ""}  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557375390069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led\[1\] " "Latch led\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.TIMING " "Ports D and ENA on the latch are fed by the same signal state.TIMING" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557375390069 ""}  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557375390069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led\[2\] " "Latch led\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.TIMING " "Ports D and ENA on the latch are fed by the same signal state.TIMING" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557375390069 ""}  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557375390069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led\[3\] " "Latch led\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.TIMING " "Ports D and ENA on the latch are fed by the same signal state.TIMING" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557375390069 ""}  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557375390069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led\[4\] " "Latch led\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.TIMING " "Ports D and ENA on the latch are fed by the same signal state.TIMING" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557375390069 ""}  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557375390069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led\[5\] " "Latch led\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.TIMING " "Ports D and ENA on the latch are fed by the same signal state.TIMING" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557375390069 ""}  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557375390069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led\[6\] " "Latch led\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.TIMING " "Ports D and ENA on the latch are fed by the same signal state.TIMING" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557375390069 ""}  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557375390069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led\[7\] " "Latch led\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.TIMING " "Ports D and ENA on the latch are fed by the same signal state.TIMING" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557375390069 ""}  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557375390069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led\[8\] " "Latch led\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.TIMING " "Ports D and ENA on the latch are fed by the same signal state.TIMING" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557375390069 ""}  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557375390069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led\[9\] " "Latch led\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.TIMING " "Ports D and ENA on the latch are fed by the same signal state.TIMING" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557375390070 ""}  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557375390070 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reset " "Latch reset has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.TIMING " "Ports D and ENA on the latch are fed by the same signal state.TIMING" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557375390070 ""}  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557375390070 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "countsave\[0\] " "Latch countsave\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557375390070 ""}  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557375390070 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "countsave\[11\] " "Latch countsave\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557375390070 ""}  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557375390070 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "countsave\[15\] " "Latch countsave\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557375390070 ""}  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557375390070 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "countsave\[14\] " "Latch countsave\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557375390070 ""}  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557375390070 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "countsave\[13\] " "Latch countsave\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557375390070 ""}  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557375390070 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "countsave\[12\] " "Latch countsave\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557375390070 ""}  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557375390070 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "countsave\[10\] " "Latch countsave\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557375390070 ""}  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557375390070 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "countsave\[9\] " "Latch countsave\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557375390071 ""}  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557375390071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "countsave\[8\] " "Latch countsave\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557375390071 ""}  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557375390071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "countsave\[7\] " "Latch countsave\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557375390071 ""}  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557375390071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "countsave\[6\] " "Latch countsave\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557375390071 ""}  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557375390071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "countsave\[5\] " "Latch countsave\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557375390071 ""}  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557375390071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "countsave\[4\] " "Latch countsave\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557375390071 ""}  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557375390071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "countsave\[3\] " "Latch countsave\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557375390071 ""}  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557375390071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "countsave\[2\] " "Latch countsave\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557375390071 ""}  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557375390071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "countsave\[1\] " "Latch countsave\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557375390071 ""}  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557375390071 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "TopScore.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/TopScore.v" 21 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1557375390074 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1557375390074 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557375390169 "|Project2_top|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557375390169 "|Project2_top|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557375390169 "|Project2_top|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557375390169 "|Project2_top|HEX3[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1557375390169 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1557375390359 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1557375391511 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Project1_top 24 " "Ignored 24 assignments for entity \"Project1_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity Project1_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1557375391691 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1557375391691 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1557375391691 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1557375391691 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1557375391691 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1557375391691 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1557375391691 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1557375391691 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1557375391691 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1557375391691 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1557375391691 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1557375391691 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1557375391691 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1557375391691 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1557375391691 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1557375391691 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1557375391691 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1557375391691 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1557375391691 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1557375391691 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1557375391691 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1557375391691 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1557375391691 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1557375391691 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1557375391691 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/thwaitester/Documents/fpga/project2/output_files/project2.map.smsg " "Generated suppressed messages file C:/Users/thwaitester/Documents/fpga/project2/output_files/project2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375391798 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1557375392335 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557375392335 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK_10MHZ " "No output dependent on input pin \"CLK_10MHZ\"" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557375392746 "|Project2_top|CLK_10MHZ"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1557375392746 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "460 " "Implemented 460 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1557375392748 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1557375392748 ""} { "Info" "ICUT_CUT_TM_LCELLS" "404 " "Implemented 404 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1557375392748 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1557375392748 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 123 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 123 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4806 " "Peak virtual memory: 4806 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557375392872 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 08 22:16:32 2019 " "Processing ended: Wed May 08 22:16:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557375392872 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557375392872 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557375392872 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557375392872 ""}
