0.6
2017.3
Oct  4 2017
20:11:37
C:/Users/Tayo/Documents/Digital Design/Adder/Adder/Adder.srcs/sim_1/new/two_bit_testbench.vhd,1508198706,vhdl,,,,two_bit_testbench,,,,,,,,
C:/Users/Tayo/Documents/Digital Design/Adder/Adder/Adder.srcs/sources_1/new/full_adder.vhd,1507957088,vhdl,,,,full_adder,,,,,,,,
C:/Users/Tayo/Documents/Digital Design/Adder/Adder/Adder.srcs/sources_1/new/half_adder.vhd,1507938223,vhdl,,,,half_adder,,,,,,,,
C:/Users/Tayo/Documents/Digital Design/Adder/Adder/Adder.srcs/sources_1/new/two_bit_adder.vhd,1508162770,vhdl,,,,two_bit_adder,,,,,,,,
