How about MIPS interrupt latencies? 
<P><SPAN class=cloze>[...]</SPAN>