module fibonacci_gen (
 input clk,
 input reset,
 output reg [31:0] fib_out
);
 reg [31:0] fib_prev1;
 reg [31:0] fib_prev2;
 always @(posedge clk or posedge reset) begin
 if (reset) begin
 fib_out <= 32'd0;
 fib_prev1 <= 32'd0;
 fib_prev2 <= 32'd1;
 end else begin
 fib_out <= fib_prev1 + fib_prev2;
 fib_prev2 <= fib_prev1;
 fib_prev1 <= fib_out;
 end
 end
endmodule
