<strong>verilog-typedef-regexp</strong> is a variable defined in `<code>verilog-mode.el</code>'.<br/>
Its value is nil<br/>
<br/>
  This variable is safe as a file local variable if its value<br/>
  satisfies the predicate `stringp'.<br/>
<br/>
Documentation:<br/>
If non-nil, regular expression that matches Verilog-2001 typedef names.<br/>
For example, "_t$" matches typedefs named with _t, as in the C language.<br/>
<br/>
You can customize this variable.