Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: ADC_CTRL.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ADC_CTRL.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ADC_CTRL"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : ADC_CTRL
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/media/design/fpga/projects/ADC_CTRL/BASIC_UART.vhd" into library work
Parsing entity <basic_uart>.
Parsing architecture <Behavioral> of entity <basic_uart>.
Parsing VHDL file "/media/design/fpga/projects/ADC_CTRL/T_SERIAL.vhd" into library work
Parsing entity <T_SERIAL>.
Parsing architecture <Behavioral> of entity <t_serial>.
Parsing VHDL file "/media/design/fpga/projects/ADC_CTRL/SREG_CORE.vhd" into library work
Parsing entity <SREG_CORE>.
Parsing architecture <Behavioral> of entity <sreg_core>.
Parsing VHDL file "/media/design/fpga/projects/ADC_CTRL/COUNTERS.vhd" into library work
Parsing package <COUNTERS>.
Parsing package body <COUNTERS>.
Parsing VHDL file "/media/design/fpga/projects/ADC_CTRL/SREG_CONTROL.vhd" into library work
Parsing entity <SREG_CONTROL>.
Parsing architecture <Behavioral> of entity <sreg_control>.
Parsing VHDL file "/media/design/fpga/projects/ADC_CTRL/SEQUENCER.vhd" into library work
Parsing entity <SEQUENCER>.
Parsing architecture <Behavioral> of entity <sequencer>.
Parsing VHDL file "/media/design/fpga/projects/ADC_CTRL/ipcore_dir/PLL_F250.vhd" into library work
Parsing entity <PLL_F250>.
Parsing architecture <xilinx> of entity <pll_f250>.
Parsing VHDL file "/media/design/fpga/projects/ADC_CTRL/ADC_CTRL.vhd" into library work
Parsing entity <ADC_CTRL>.
Parsing architecture <Behavioral> of entity <adc_ctrl>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <ADC_CTRL> (architecture <Behavioral>) from library <work>.

Elaborating entity <PLL_F250> (architecture <xilinx>) from library <work>.

Elaborating entity <SREG_CONTROL> (architecture <Behavioral>) from library <work>.

Elaborating entity <SREG_CORE> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "/media/design/fpga/projects/ADC_CTRL/SREG_CORE.vhd" Line 125: spi_data should be on the sensitivity list of the process

Elaborating entity <T_SERIAL> (architecture <Behavioral>) from library <work>.

Elaborating entity <basic_uart> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:92 - "/media/design/fpga/projects/ADC_CTRL/SREG_CONTROL.vhd" Line 141: spi_data_buffer should be on the sensitivity list of the process

Elaborating entity <SEQUENCER> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "/media/design/fpga/projects/ADC_CTRL/SEQUENCER.vhd" Line 289: Assignment to pre_d_comp_dyn_pon ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ADC_CTRL>.
    Related source file is "/media/design/fpga/projects/ADC_CTRL/ADC_CTRL.vhd".
    Summary:
	no macro.
Unit <ADC_CTRL> synthesized.

Synthesizing Unit <PLL_F250>.
    Related source file is "/media/design/fpga/projects/ADC_CTRL/ipcore_dir/PLL_F250.vhd".
    Summary:
	no macro.
Unit <PLL_F250> synthesized.

Synthesizing Unit <SREG_CONTROL>.
    Related source file is "/media/design/fpga/projects/ADC_CTRL/SREG_CONTROL.vhd".
    Found 4-bit register for signal <flushproecss.WORD_COUNTER[3]_dff_2_OUT>.
    Found 96-bit register for signal <SPI_DATA_BUFFER>.
    Found 1-bit register for signal <SPI_FLUSH>.
    Found 4-bit register for signal <flushproecss.WORD_COUNTER>.
    Found 96-bit register for signal <RX_WORD[7]_dff_1_OUT>.
    Found 4-bit adder for signal <flushproecss.WORD_COUNTER[3]_GND_14_o_add_0_OUT> created at line 125.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 201 D-type flip-flop(s).
Unit <SREG_CONTROL> synthesized.

Synthesizing Unit <SREG_CORE>.
    Related source file is "/media/design/fpga/projects/ADC_CTRL/SREG_CORE.vhd".
    Found 20-bit register for signal <CLOCK_DIV_REG>.
    Found 1-bit register for signal <SPI_SCK>.
    Found 1-bit register for signal <SPI_SEN>.
    Found 8-bit register for signal <spiclkgen.sck_counter>.
    Found 1-bit register for signal <spiclkgen.stop_overflow_flag>.
    Found 1-bit register for signal <SPI_DATA_TX_96>.
    Found 1-bit register for signal <SPI_DATA_TX_95>.
    Found 1-bit register for signal <SPI_DATA_TX_94>.
    Found 1-bit register for signal <SPI_DATA_TX_93>.
    Found 1-bit register for signal <SPI_DATA_TX_92>.
    Found 1-bit register for signal <SPI_DATA_TX_91>.
    Found 1-bit register for signal <SPI_DATA_TX_90>.
    Found 1-bit register for signal <SPI_DATA_TX_89>.
    Found 1-bit register for signal <SPI_DATA_TX_88>.
    Found 1-bit register for signal <SPI_DATA_TX_87>.
    Found 1-bit register for signal <SPI_DATA_TX_86>.
    Found 1-bit register for signal <SPI_DATA_TX_85>.
    Found 1-bit register for signal <SPI_DATA_TX_84>.
    Found 1-bit register for signal <SPI_DATA_TX_83>.
    Found 1-bit register for signal <SPI_DATA_TX_82>.
    Found 1-bit register for signal <SPI_DATA_TX_81>.
    Found 1-bit register for signal <SPI_DATA_TX_80>.
    Found 1-bit register for signal <SPI_DATA_TX_79>.
    Found 1-bit register for signal <SPI_DATA_TX_78>.
    Found 1-bit register for signal <SPI_DATA_TX_77>.
    Found 1-bit register for signal <SPI_DATA_TX_76>.
    Found 1-bit register for signal <SPI_DATA_TX_75>.
    Found 1-bit register for signal <SPI_DATA_TX_74>.
    Found 1-bit register for signal <SPI_DATA_TX_73>.
    Found 1-bit register for signal <SPI_DATA_TX_72>.
    Found 1-bit register for signal <SPI_DATA_TX_71>.
    Found 1-bit register for signal <SPI_DATA_TX_70>.
    Found 1-bit register for signal <SPI_DATA_TX_69>.
    Found 1-bit register for signal <SPI_DATA_TX_68>.
    Found 1-bit register for signal <SPI_DATA_TX_67>.
    Found 1-bit register for signal <SPI_DATA_TX_66>.
    Found 1-bit register for signal <SPI_DATA_TX_65>.
    Found 1-bit register for signal <SPI_DATA_TX_64>.
    Found 1-bit register for signal <SPI_DATA_TX_63>.
    Found 1-bit register for signal <SPI_DATA_TX_62>.
    Found 1-bit register for signal <SPI_DATA_TX_61>.
    Found 1-bit register for signal <SPI_DATA_TX_60>.
    Found 1-bit register for signal <SPI_DATA_TX_59>.
    Found 1-bit register for signal <SPI_DATA_TX_58>.
    Found 1-bit register for signal <SPI_DATA_TX_57>.
    Found 1-bit register for signal <SPI_DATA_TX_56>.
    Found 1-bit register for signal <SPI_DATA_TX_55>.
    Found 1-bit register for signal <SPI_DATA_TX_54>.
    Found 1-bit register for signal <SPI_DATA_TX_53>.
    Found 1-bit register for signal <SPI_DATA_TX_52>.
    Found 1-bit register for signal <SPI_DATA_TX_51>.
    Found 1-bit register for signal <SPI_DATA_TX_50>.
    Found 1-bit register for signal <SPI_DATA_TX_49>.
    Found 1-bit register for signal <SPI_DATA_TX_48>.
    Found 1-bit register for signal <SPI_DATA_TX_47>.
    Found 1-bit register for signal <SPI_DATA_TX_46>.
    Found 1-bit register for signal <SPI_DATA_TX_45>.
    Found 1-bit register for signal <SPI_DATA_TX_44>.
    Found 1-bit register for signal <SPI_DATA_TX_43>.
    Found 1-bit register for signal <SPI_DATA_TX_42>.
    Found 1-bit register for signal <SPI_DATA_TX_41>.
    Found 1-bit register for signal <SPI_DATA_TX_40>.
    Found 1-bit register for signal <SPI_DATA_TX_39>.
    Found 1-bit register for signal <SPI_DATA_TX_38>.
    Found 1-bit register for signal <SPI_DATA_TX_37>.
    Found 1-bit register for signal <SPI_DATA_TX_36>.
    Found 1-bit register for signal <SPI_DATA_TX_35>.
    Found 1-bit register for signal <SPI_DATA_TX_34>.
    Found 1-bit register for signal <SPI_DATA_TX_33>.
    Found 1-bit register for signal <SPI_DATA_TX_32>.
    Found 1-bit register for signal <SPI_DATA_TX_31>.
    Found 1-bit register for signal <SPI_DATA_TX_30>.
    Found 1-bit register for signal <SPI_DATA_TX_29>.
    Found 1-bit register for signal <SPI_DATA_TX_28>.
    Found 1-bit register for signal <SPI_DATA_TX_27>.
    Found 1-bit register for signal <SPI_DATA_TX_26>.
    Found 1-bit register for signal <SPI_DATA_TX_25>.
    Found 1-bit register for signal <SPI_DATA_TX_24>.
    Found 1-bit register for signal <SPI_DATA_TX_23>.
    Found 1-bit register for signal <SPI_DATA_TX_22>.
    Found 1-bit register for signal <SPI_DATA_TX_21>.
    Found 1-bit register for signal <SPI_DATA_TX_20>.
    Found 1-bit register for signal <SPI_DATA_TX_19>.
    Found 1-bit register for signal <SPI_DATA_TX_18>.
    Found 1-bit register for signal <SPI_DATA_TX_17>.
    Found 1-bit register for signal <SPI_DATA_TX_16>.
    Found 1-bit register for signal <SPI_DATA_TX_15>.
    Found 1-bit register for signal <SPI_DATA_TX_14>.
    Found 1-bit register for signal <SPI_DATA_TX_13>.
    Found 1-bit register for signal <SPI_DATA_TX_12>.
    Found 1-bit register for signal <SPI_DATA_TX_11>.
    Found 1-bit register for signal <SPI_DATA_TX_10>.
    Found 1-bit register for signal <SPI_DATA_TX_9>.
    Found 1-bit register for signal <SPI_DATA_TX_8>.
    Found 1-bit register for signal <SPI_DATA_TX_7>.
    Found 1-bit register for signal <SPI_DATA_TX_6>.
    Found 1-bit register for signal <SPI_DATA_TX_5>.
    Found 1-bit register for signal <SPI_DATA_TX_4>.
    Found 1-bit register for signal <SPI_DATA_TX_3>.
    Found 1-bit register for signal <SPI_DATA_TX_2>.
    Found 1-bit register for signal <SPI_DATA_TX_1>.
    Found 20-bit adder for signal <CLOCK_DIV_REG[19]_GND_15_o_add_0_OUT> created at line 47.
    Found 8-bit adder for signal <spiclkgen.sck_counter[7]_GND_15_o_add_3_OUT> created at line 82.
WARNING:Xst:737 - Found 1-bit latch for signal <SPI_DATA_TX<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 8-bit comparator lessequal for signal <spiclkgen.sck_counter[7]_PWR_10_o_LessThan_5_o> created at line 84
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 127 D-type flip-flop(s).
	inferred   1 Latch(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <SREG_CORE> synthesized.

Synthesizing Unit <T_SERIAL>.
    Related source file is "/media/design/fpga/projects/ADC_CTRL/T_SERIAL.vhd".
    Found 8-bit register for signal <state_tx_data>.
    Found 2-bit register for signal <state_fsm_state>.
    Found 1-bit register for signal <state_tx_enable>.
    Found finite state machine <FSM_0> for signal <state_fsm_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | uart_clk (rising_edge)                         |
    | Reset              | uart_rst (positive)                            |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 3-to-1 multiplexer for signal <state_next_tx_enable> created at line 107.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <T_SERIAL> synthesized.

Synthesizing Unit <basic_uart>.
    Related source file is "/media/design/fpga/projects/ADC_CTRL/BASIC_UART.vhd".
        DIVISOR = 2604
    Found 1-bit register for signal <tx_state_ready>.
    Found 9-bit register for signal <tx_state_bits>.
    Found 8-bit register for signal <rx_state_bits>.
    Found 4-bit register for signal <rx_state_nbits>.
    Found 4-bit register for signal <tx_state_nbits>.
    Found 12-bit register for signal <sample_counter>.
    Found 1-bit register for signal <sample>.
    Found 1-bit register for signal <rx_state_fsm_state>.
    Found 1-bit register for signal <rx_state_enable>.
    Found 1-bit register for signal <tx_state_fsm_state>.
    Found 4-bit register for signal <rx_state_counter>.
    Found 4-bit register for signal <tx_state_counter>.
    Found 12-bit adder for signal <sample_counter[11]_GND_19_o_add_1_OUT> created at line 74.
    Found 4-bit adder for signal <rx_state_nbits[3]_GND_19_o_add_14_OUT> created at line 125.
    Found 4-bit adder for signal <rx_state_counter[3]_GND_19_o_add_19_OUT> created at line 128.
    Found 4-bit adder for signal <tx_state_counter[3]_GND_19_o_add_40_OUT> created at line 180.
    Found 4-bit subtractor for signal <GND_19_o_GND_19_o_sub_34_OUT<3:0>> created at line 177.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  50 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
Unit <basic_uart> synthesized.

Synthesizing Unit <SEQUENCER>.
    Related source file is "/media/design/fpga/projects/ADC_CTRL/SEQUENCER.vhd".
    Found 2-bit register for signal <LSB_CLOCK_DIV_REG>.
    Found 14-bit register for signal <d_count_en_cnt>.
    Found 14-bit register for signal <d_count_rst_cnt>.
    Found 14-bit register for signal <d_count_inv_clk_cnt>.
    Found 14-bit register for signal <d_count_hold_cnt>.
    Found 14-bit register for signal <d_count_updn_cnt>.
    Found 14-bit register for signal <d_count_inc_one_cnt>.
    Found 14-bit register for signal <d_count_jc_shift_en_cnt>.
    Found 14-bit register for signal <d_count_lsb_en_cnt>.
    Found 14-bit register for signal <d_count_mem_wr_cnt>.
    Found 14-bit register for signal <d_adc_shr_shs_cnt>.
    Found 14-bit register for signal <d_shs_cnt>.
    Found 14-bit register for signal <d_shr_cnt>.
    Found 14-bit register for signal <d_ads_cnt>.
    Found 14-bit register for signal <d_adr_cnt>.
    Found 14-bit register for signal <d_comp_bias_sh_cnt>.
    Found 14-bit register for signal <d_digif_serial_rst_cnt>.
    Found 14-bit register for signal <d_ref_vref_sh_cnt>.
    Found 14-bit register for signal <d_ref_vref_clamp_en_cnt>.
    Found 1-bit register for signal <pre_d_count_en_var>.
    Found 1-bit register for signal <pre_d_count_rst_var>.
    Found 1-bit register for signal <pre_d_count_inv_clk_var>.
    Found 1-bit register for signal <pre_d_count_hold_var>.
    Found 1-bit register for signal <pre_d_count_mem_wr_var>.
    Found 1-bit register for signal <pre_d_adc_shr_shs_var>.
    Found 1-bit register for signal <pre_d_ref_vref_sh_var>.
    Found 1-bit register for signal <pre_d_ref_vref_clamp_en_var>.
    Found 1-bit register for signal <pre_d_shs_var>.
    Found 1-bit register for signal <pre_d_shr_var>.
    Found 1-bit register for signal <pre_d_ads_var>.
    Found 1-bit register for signal <pre_d_adr_var>.
    Found 1-bit register for signal <pre_d_comp_bias_sh_var>.
    Found 1-bit register for signal <pre_d_count_updn_var>.
    Found 1-bit register for signal <pre_d_count_inc_one_var>.
    Found 1-bit register for signal <pre_d_count_jc_shift_en_var>.
    Found 1-bit register for signal <pre_d_count_lsb_en_var>.
    Found 1-bit register for signal <pre_d_digif_serial_rst_var>.
    Found 2-bit adder for signal <LSB_CLOCK_DIV_REG[1]_GND_22_o_add_2_OUT> created at line 280.
    Found 14-bit adder for signal <d_count_en_cnt[13]_GND_22_o_add_8_OUT> created at line 61.
    Found 14-bit adder for signal <d_count_rst_cnt[13]_GND_22_o_add_13_OUT> created at line 61.
    Found 14-bit adder for signal <d_count_inv_clk_cnt[13]_GND_22_o_add_18_OUT> created at line 61.
    Found 14-bit adder for signal <d_count_hold_cnt[13]_GND_22_o_add_23_OUT> created at line 61.
    Found 14-bit adder for signal <d_count_mem_wr_cnt[13]_GND_22_o_add_27_OUT> created at line 61.
    Found 14-bit adder for signal <d_adc_shr_shs_cnt[13]_GND_22_o_add_32_OUT> created at line 61.
    Found 14-bit adder for signal <d_ref_vref_sh_cnt[13]_GND_22_o_add_37_OUT> created at line 61.
    Found 14-bit adder for signal <d_ref_vref_clamp_en_cnt[13]_GND_22_o_add_42_OUT> created at line 61.
    Found 14-bit adder for signal <d_shs_cnt[13]_GND_22_o_add_48_OUT> created at line 88.
    Found 14-bit adder for signal <d_shr_cnt[13]_GND_22_o_add_54_OUT> created at line 88.
    Found 14-bit adder for signal <d_ads_cnt[13]_GND_22_o_add_60_OUT> created at line 88.
    Found 14-bit adder for signal <d_adr_cnt[13]_GND_22_o_add_66_OUT> created at line 88.
    Found 14-bit adder for signal <d_comp_bias_sh_cnt[13]_GND_22_o_add_80_OUT> created at line 88.
    Found 14-bit adder for signal <d_count_updn_cnt[13]_GND_22_o_add_87_OUT> created at line 88.
    Found 14-bit adder for signal <d_count_inc_one_cnt[13]_GND_22_o_add_94_OUT> created at line 88.
    Found 14-bit adder for signal <d_count_jc_shift_en_cnt[13]_GND_22_o_add_101_OUT> created at line 88.
    Found 14-bit adder for signal <d_count_lsb_en_cnt[13]_GND_22_o_add_108_OUT> created at line 88.
    Found 14-bit adder for signal <d_digif_serial_rst_cnt[13]_GND_22_o_add_113_OUT> created at line 88.
    Found 14-bit comparator lessequal for signal <n0006> created at line 51
    Found 14-bit comparator lessequal for signal <n0008> created at line 51
    Found 14-bit comparator lessequal for signal <n0014> created at line 51
    Found 14-bit comparator lessequal for signal <n0016> created at line 51
    Found 14-bit comparator lessequal for signal <n0022> created at line 51
    Found 14-bit comparator lessequal for signal <n0024> created at line 51
    Found 14-bit comparator lessequal for signal <n0030> created at line 51
    Found 14-bit comparator lessequal for signal <n0032> created at line 51
    Found 14-bit comparator lessequal for signal <n0038> created at line 51
    Found 14-bit comparator lessequal for signal <n0043> created at line 51
    Found 14-bit comparator lessequal for signal <n0045> created at line 51
    Found 14-bit comparator lessequal for signal <n0051> created at line 51
    Found 14-bit comparator lessequal for signal <n0053> created at line 51
    Found 14-bit comparator lessequal for signal <n0059> created at line 51
    Found 14-bit comparator lessequal for signal <n0061> created at line 51
    Found 14-bit comparator lessequal for signal <n0067> created at line 78
    Found 14-bit comparator lessequal for signal <n0069> created at line 78
    Found 14-bit comparator lessequal for signal <n0071> created at line 78
    Found 14-bit comparator lessequal for signal <n0078> created at line 78
    Found 14-bit comparator lessequal for signal <n0080> created at line 78
    Found 14-bit comparator lessequal for signal <n0082> created at line 78
    Found 14-bit comparator lessequal for signal <n0089> created at line 78
    Found 14-bit comparator lessequal for signal <n0091> created at line 78
    Found 14-bit comparator lessequal for signal <n0093> created at line 78
    Found 14-bit comparator lessequal for signal <n0100> created at line 78
    Found 14-bit comparator lessequal for signal <n0102> created at line 78
    Found 14-bit comparator lessequal for signal <n0104> created at line 78
    Found 14-bit comparator lessequal for signal <n0114> created at line 78
    Found 14-bit comparator lessequal for signal <n0116> created at line 78
    Found 14-bit comparator lessequal for signal <n0119> created at line 78
    Found 14-bit comparator lessequal for signal <n0121> created at line 78
    Found 14-bit comparator lessequal for signal <n0128> created at line 78
    Found 14-bit comparator lessequal for signal <n0130> created at line 78
    Found 14-bit comparator lessequal for signal <n0133> created at line 78
    Found 14-bit comparator lessequal for signal <n0135> created at line 78
    Found 14-bit comparator lessequal for signal <n0142> created at line 78
    Found 14-bit comparator lessequal for signal <n0144> created at line 78
    Found 14-bit comparator lessequal for signal <n0147> created at line 78
    Found 14-bit comparator lessequal for signal <n0149> created at line 78
    Found 14-bit comparator lessequal for signal <n0156> created at line 78
    Found 14-bit comparator lessequal for signal <n0158> created at line 78
    Found 14-bit comparator lessequal for signal <n0161> created at line 78
    Found 14-bit comparator lessequal for signal <n0163> created at line 78
    Found 14-bit comparator lessequal for signal <n0170> created at line 78
    Found 14-bit comparator lessequal for signal <n0172> created at line 78
    Found 14-bit comparator lessequal for signal <n0175> created at line 78
    Found 14-bit comparator lessequal for signal <n0177> created at line 78
    Found 14-bit comparator lessequal for signal <n0184> created at line 78
    Found 14-bit comparator lessequal for signal <n0186> created at line 78
    Summary:
	inferred  19 Adder/Subtractor(s).
	inferred 272 D-type flip-flop(s).
	inferred  49 Comparator(s).
	inferred  18 Multiplexer(s).
Unit <SEQUENCER> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 27
 12-bit adder                                          : 1
 14-bit adder                                          : 18
 2-bit adder                                           : 1
 20-bit adder                                          : 1
 4-bit adder                                           : 4
 4-bit subtractor                                      : 1
 8-bit adder                                           : 1
# Registers                                            : 157
 1-bit register                                        : 124
 12-bit register                                       : 1
 14-bit register                                       : 18
 2-bit register                                        : 1
 20-bit register                                       : 1
 4-bit register                                        : 6
 8-bit register                                        : 3
 9-bit register                                        : 1
 96-bit register                                       : 2
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 50
 14-bit comparator lessequal                           : 49
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 35
 1-bit 2-to-1 multiplexer                              : 8
 1-bit 3-to-1 multiplexer                              : 1
 12-bit 2-to-1 multiplexer                             : 1
 14-bit 2-to-1 multiplexer                             : 18
 4-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <SEQUENCER>.
The following registers are absorbed into counter <d_count_rst_cnt>: 1 register on signal <d_count_rst_cnt>.
The following registers are absorbed into counter <d_count_en_cnt>: 1 register on signal <d_count_en_cnt>.
The following registers are absorbed into counter <d_count_inv_clk_cnt>: 1 register on signal <d_count_inv_clk_cnt>.
The following registers are absorbed into counter <d_count_hold_cnt>: 1 register on signal <d_count_hold_cnt>.
The following registers are absorbed into counter <d_count_updn_cnt>: 1 register on signal <d_count_updn_cnt>.
The following registers are absorbed into counter <d_count_inc_one_cnt>: 1 register on signal <d_count_inc_one_cnt>.
The following registers are absorbed into counter <d_count_jc_shift_en_cnt>: 1 register on signal <d_count_jc_shift_en_cnt>.
The following registers are absorbed into counter <d_count_lsb_en_cnt>: 1 register on signal <d_count_lsb_en_cnt>.
The following registers are absorbed into counter <d_count_mem_wr_cnt>: 1 register on signal <d_count_mem_wr_cnt>.
The following registers are absorbed into counter <d_adc_shr_shs_cnt>: 1 register on signal <d_adc_shr_shs_cnt>.
The following registers are absorbed into counter <d_shs_cnt>: 1 register on signal <d_shs_cnt>.
The following registers are absorbed into counter <d_shr_cnt>: 1 register on signal <d_shr_cnt>.
The following registers are absorbed into counter <d_ads_cnt>: 1 register on signal <d_ads_cnt>.
The following registers are absorbed into counter <d_adr_cnt>: 1 register on signal <d_adr_cnt>.
The following registers are absorbed into counter <d_comp_bias_sh_cnt>: 1 register on signal <d_comp_bias_sh_cnt>.
The following registers are absorbed into counter <d_ref_vref_sh_cnt>: 1 register on signal <d_ref_vref_sh_cnt>.
The following registers are absorbed into counter <d_digif_serial_rst_cnt>: 1 register on signal <d_digif_serial_rst_cnt>.
The following registers are absorbed into counter <d_ref_vref_clamp_en_cnt>: 1 register on signal <d_ref_vref_clamp_en_cnt>.
The following registers are absorbed into counter <LSB_CLOCK_DIV_REG>: 1 register on signal <LSB_CLOCK_DIV_REG>.
Unit <SEQUENCER> synthesized (advanced).

Synthesizing (advanced) Unit <SREG_CORE>.
The following registers are absorbed into counter <CLOCK_DIV_REG>: 1 register on signal <CLOCK_DIV_REG>.
The following registers are absorbed into counter <spiclkgen.sck_counter>: 1 register on signal <spiclkgen.sck_counter>.
Unit <SREG_CORE> synthesized (advanced).

Synthesizing (advanced) Unit <basic_uart>.
The following registers are absorbed into counter <sample_counter>: 1 register on signal <sample_counter>.
The following registers are absorbed into counter <rx_state_nbits>: 1 register on signal <rx_state_nbits>.
The following registers are absorbed into counter <rx_state_counter>: 1 register on signal <rx_state_counter>.
The following registers are absorbed into counter <tx_state_counter>: 1 register on signal <tx_state_counter>.
Unit <basic_uart> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 4-bit adder                                           : 1
 4-bit subtractor                                      : 1
 8-bit adder                                           : 1
# Counters                                             : 25
 12-bit up counter                                     : 1
 14-bit up counter                                     : 18
 2-bit up counter                                      : 1
 20-bit up counter                                     : 1
 4-bit up counter                                      : 3
 8-bit up counter                                      : 1
# Registers                                            : 353
 Flip-Flops                                            : 353
# Comparators                                          : 50
 14-bit comparator lessequal                           : 49
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 14
 1-bit 2-to-1 multiplexer                              : 7
 1-bit 3-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <SREG_CONTROL_INST/T_SERIAL_INST/FSM_0> on signal <state_fsm_state[1:2]> with user encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 00
 received | 01
 emitting | 10
----------------------
WARNING:Xst:2677 - Node <CLOCK_DIV_REG_17> of sequential type is unconnected in block <SREG_CORE>.
WARNING:Xst:2677 - Node <CLOCK_DIV_REG_18> of sequential type is unconnected in block <SREG_CORE>.
WARNING:Xst:2677 - Node <CLOCK_DIV_REG_19> of sequential type is unconnected in block <SREG_CORE>.
WARNING:Xst:2677 - Node <LSB_CLOCK_DIV_REG_1> of sequential type is unconnected in block <SEQUENCER>.
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    SPI_DATA_TX_95 in unit <SREG_CORE>
    SPI_DATA_TX_94 in unit <SREG_CORE>
    SPI_DATA_TX_93 in unit <SREG_CORE>
    SPI_DATA_TX_92 in unit <SREG_CORE>
    SPI_DATA_TX_91 in unit <SREG_CORE>
    SPI_DATA_TX_90 in unit <SREG_CORE>
    SPI_DATA_TX_89 in unit <SREG_CORE>
    SPI_DATA_TX_88 in unit <SREG_CORE>
    SPI_DATA_TX_87 in unit <SREG_CORE>
    SPI_DATA_TX_86 in unit <SREG_CORE>
    SPI_DATA_TX_85 in unit <SREG_CORE>
    SPI_DATA_TX_84 in unit <SREG_CORE>
    SPI_DATA_TX_83 in unit <SREG_CORE>
    SPI_DATA_TX_82 in unit <SREG_CORE>
    SPI_DATA_TX_81 in unit <SREG_CORE>
    SPI_DATA_TX_80 in unit <SREG_CORE>
    SPI_DATA_TX_79 in unit <SREG_CORE>
    SPI_DATA_TX_78 in unit <SREG_CORE>
    SPI_DATA_TX_77 in unit <SREG_CORE>
    SPI_DATA_TX_76 in unit <SREG_CORE>
    SPI_DATA_TX_75 in unit <SREG_CORE>
    SPI_DATA_TX_74 in unit <SREG_CORE>
    SPI_DATA_TX_73 in unit <SREG_CORE>
    SPI_DATA_TX_72 in unit <SREG_CORE>
    SPI_DATA_TX_71 in unit <SREG_CORE>
    SPI_DATA_TX_70 in unit <SREG_CORE>
    SPI_DATA_TX_69 in unit <SREG_CORE>
    SPI_DATA_TX_68 in unit <SREG_CORE>
    SPI_DATA_TX_67 in unit <SREG_CORE>
    SPI_DATA_TX_66 in unit <SREG_CORE>
    SPI_DATA_TX_65 in unit <SREG_CORE>
    SPI_DATA_TX_64 in unit <SREG_CORE>
    SPI_DATA_TX_63 in unit <SREG_CORE>
    SPI_DATA_TX_62 in unit <SREG_CORE>
    SPI_DATA_TX_61 in unit <SREG_CORE>
    SPI_DATA_TX_60 in unit <SREG_CORE>
    SPI_DATA_TX_59 in unit <SREG_CORE>
    SPI_DATA_TX_58 in unit <SREG_CORE>
    SPI_DATA_TX_57 in unit <SREG_CORE>
    SPI_DATA_TX_56 in unit <SREG_CORE>
    SPI_DATA_TX_55 in unit <SREG_CORE>
    SPI_DATA_TX_54 in unit <SREG_CORE>
    SPI_DATA_TX_53 in unit <SREG_CORE>
    SPI_DATA_TX_52 in unit <SREG_CORE>
    SPI_DATA_TX_51 in unit <SREG_CORE>
    SPI_DATA_TX_50 in unit <SREG_CORE>
    SPI_DATA_TX_49 in unit <SREG_CORE>
    SPI_DATA_TX_48 in unit <SREG_CORE>
    SPI_DATA_TX_47 in unit <SREG_CORE>
    SPI_DATA_TX_46 in unit <SREG_CORE>
    SPI_DATA_TX_45 in unit <SREG_CORE>
    SPI_DATA_TX_44 in unit <SREG_CORE>
    SPI_DATA_TX_43 in unit <SREG_CORE>
    SPI_DATA_TX_42 in unit <SREG_CORE>
    SPI_DATA_TX_41 in unit <SREG_CORE>
    SPI_DATA_TX_40 in unit <SREG_CORE>
    SPI_DATA_TX_39 in unit <SREG_CORE>
    SPI_DATA_TX_38 in unit <SREG_CORE>
    SPI_DATA_TX_37 in unit <SREG_CORE>
    SPI_DATA_TX_36 in unit <SREG_CORE>
    SPI_DATA_TX_35 in unit <SREG_CORE>
    SPI_DATA_TX_34 in unit <SREG_CORE>
    SPI_DATA_TX_33 in unit <SREG_CORE>
    SPI_DATA_TX_32 in unit <SREG_CORE>
    SPI_DATA_TX_31 in unit <SREG_CORE>
    SPI_DATA_TX_30 in unit <SREG_CORE>
    SPI_DATA_TX_29 in unit <SREG_CORE>
    SPI_DATA_TX_28 in unit <SREG_CORE>
    SPI_DATA_TX_27 in unit <SREG_CORE>
    SPI_DATA_TX_26 in unit <SREG_CORE>
    SPI_DATA_TX_25 in unit <SREG_CORE>
    SPI_DATA_TX_24 in unit <SREG_CORE>
    SPI_DATA_TX_23 in unit <SREG_CORE>
    SPI_DATA_TX_22 in unit <SREG_CORE>
    SPI_DATA_TX_21 in unit <SREG_CORE>
    SPI_DATA_TX_20 in unit <SREG_CORE>
    SPI_DATA_TX_19 in unit <SREG_CORE>
    SPI_DATA_TX_18 in unit <SREG_CORE>
    SPI_DATA_TX_17 in unit <SREG_CORE>
    SPI_DATA_TX_16 in unit <SREG_CORE>
    SPI_DATA_TX_15 in unit <SREG_CORE>
    SPI_DATA_TX_14 in unit <SREG_CORE>
    SPI_DATA_TX_13 in unit <SREG_CORE>
    SPI_DATA_TX_12 in unit <SREG_CORE>
    SPI_DATA_TX_11 in unit <SREG_CORE>
    SPI_DATA_TX_10 in unit <SREG_CORE>
    SPI_DATA_TX_9 in unit <SREG_CORE>
    SPI_DATA_TX_8 in unit <SREG_CORE>
    SPI_DATA_TX_7 in unit <SREG_CORE>
    SPI_DATA_TX_6 in unit <SREG_CORE>
    SPI_DATA_TX_5 in unit <SREG_CORE>
    SPI_DATA_TX_4 in unit <SREG_CORE>
    SPI_DATA_TX_3 in unit <SREG_CORE>
    SPI_DATA_TX_2 in unit <SREG_CORE>
    SPI_DATA_TX_1 in unit <SREG_CORE>


Optimizing unit <ADC_CTRL> ...

Optimizing unit <SREG_CONTROL> ...

Optimizing unit <T_SERIAL> ...

Optimizing unit <basic_uart> ...

Optimizing unit <SREG_CORE> ...

Optimizing unit <SEQUENCER> ...
INFO:Xst:2261 - The FF/Latch <SREG_CONTROL_INST/T_SERIAL_INST/state_fsm_state_FSM_FFd1> in Unit <ADC_CTRL> is equivalent to the following FF/Latch, which will be removed : <SREG_CONTROL_INST/T_SERIAL_INST/state_tx_enable> 
INFO:Xst:2261 - The FF/Latch <SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/sample_counter_0> in Unit <ADC_CTRL> is equivalent to the following FF/Latch, which will be removed : <SREG_CONTROL_INST/SREG_CORE_INST/CLOCK_DIV_REG_0> 
INFO:Xst:2261 - The FF/Latch <SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/sample_counter_1> in Unit <ADC_CTRL> is equivalent to the following FF/Latch, which will be removed : <SREG_CONTROL_INST/SREG_CORE_INST/CLOCK_DIV_REG_1> 
INFO:Xst:2261 - The FF/Latch <SEQUENCER_INST/d_ref_vref_clamp_en_cnt_10> in Unit <ADC_CTRL> is equivalent to the following 4 FFs/Latches, which will be removed : <SEQUENCER_INST/d_ref_vref_sh_cnt_10> <SEQUENCER_INST/d_count_lsb_en_cnt_10> <SEQUENCER_INST/d_count_jc_shift_en_cnt_10> <SEQUENCER_INST/d_count_en_cnt_10> 
INFO:Xst:2261 - The FF/Latch <SEQUENCER_INST/d_ref_vref_clamp_en_cnt_11> in Unit <ADC_CTRL> is equivalent to the following 4 FFs/Latches, which will be removed : <SEQUENCER_INST/d_ref_vref_sh_cnt_11> <SEQUENCER_INST/d_count_lsb_en_cnt_11> <SEQUENCER_INST/d_count_jc_shift_en_cnt_11> <SEQUENCER_INST/d_count_en_cnt_11> 
INFO:Xst:2261 - The FF/Latch <SEQUENCER_INST/d_ref_vref_clamp_en_cnt_12> in Unit <ADC_CTRL> is equivalent to the following 4 FFs/Latches, which will be removed : <SEQUENCER_INST/d_ref_vref_sh_cnt_12> <SEQUENCER_INST/d_count_lsb_en_cnt_12> <SEQUENCER_INST/d_count_jc_shift_en_cnt_12> <SEQUENCER_INST/d_count_en_cnt_12> 
INFO:Xst:2261 - The FF/Latch <SEQUENCER_INST/d_ref_vref_clamp_en_cnt_13> in Unit <ADC_CTRL> is equivalent to the following 4 FFs/Latches, which will be removed : <SEQUENCER_INST/d_ref_vref_sh_cnt_13> <SEQUENCER_INST/d_count_lsb_en_cnt_13> <SEQUENCER_INST/d_count_jc_shift_en_cnt_13> <SEQUENCER_INST/d_count_en_cnt_13> 
INFO:Xst:2261 - The FF/Latch <SEQUENCER_INST/d_ref_vref_clamp_en_cnt_2> in Unit <ADC_CTRL> is equivalent to the following 4 FFs/Latches, which will be removed : <SEQUENCER_INST/d_ref_vref_sh_cnt_2> <SEQUENCER_INST/d_count_lsb_en_cnt_2> <SEQUENCER_INST/d_count_jc_shift_en_cnt_2> <SEQUENCER_INST/d_count_en_cnt_2> 
INFO:Xst:2261 - The FF/Latch <SEQUENCER_INST/d_ref_vref_clamp_en_cnt_3> in Unit <ADC_CTRL> is equivalent to the following 4 FFs/Latches, which will be removed : <SEQUENCER_INST/d_ref_vref_sh_cnt_3> <SEQUENCER_INST/d_count_lsb_en_cnt_3> <SEQUENCER_INST/d_count_jc_shift_en_cnt_3> <SEQUENCER_INST/d_count_en_cnt_3> 
INFO:Xst:2261 - The FF/Latch <SEQUENCER_INST/d_ref_vref_clamp_en_cnt_4> in Unit <ADC_CTRL> is equivalent to the following 4 FFs/Latches, which will be removed : <SEQUENCER_INST/d_ref_vref_sh_cnt_4> <SEQUENCER_INST/d_count_lsb_en_cnt_4> <SEQUENCER_INST/d_count_jc_shift_en_cnt_4> <SEQUENCER_INST/d_count_en_cnt_4> 
INFO:Xst:2261 - The FF/Latch <SEQUENCER_INST/d_ref_vref_clamp_en_cnt_5> in Unit <ADC_CTRL> is equivalent to the following 4 FFs/Latches, which will be removed : <SEQUENCER_INST/d_ref_vref_sh_cnt_5> <SEQUENCER_INST/d_count_lsb_en_cnt_5> <SEQUENCER_INST/d_count_jc_shift_en_cnt_5> <SEQUENCER_INST/d_count_en_cnt_5> 
INFO:Xst:2261 - The FF/Latch <SEQUENCER_INST/d_ref_vref_clamp_en_cnt_6> in Unit <ADC_CTRL> is equivalent to the following 4 FFs/Latches, which will be removed : <SEQUENCER_INST/d_ref_vref_sh_cnt_6> <SEQUENCER_INST/d_count_lsb_en_cnt_6> <SEQUENCER_INST/d_count_jc_shift_en_cnt_6> <SEQUENCER_INST/d_count_en_cnt_6> 
INFO:Xst:2261 - The FF/Latch <SEQUENCER_INST/d_ref_vref_clamp_en_cnt_7> in Unit <ADC_CTRL> is equivalent to the following 4 FFs/Latches, which will be removed : <SEQUENCER_INST/d_ref_vref_sh_cnt_7> <SEQUENCER_INST/d_count_lsb_en_cnt_7> <SEQUENCER_INST/d_count_jc_shift_en_cnt_7> <SEQUENCER_INST/d_count_en_cnt_7> 
INFO:Xst:2261 - The FF/Latch <SEQUENCER_INST/d_ref_vref_clamp_en_cnt_8> in Unit <ADC_CTRL> is equivalent to the following 4 FFs/Latches, which will be removed : <SEQUENCER_INST/d_ref_vref_sh_cnt_8> <SEQUENCER_INST/d_count_lsb_en_cnt_8> <SEQUENCER_INST/d_count_jc_shift_en_cnt_8> <SEQUENCER_INST/d_count_en_cnt_8> 
INFO:Xst:2261 - The FF/Latch <SEQUENCER_INST/d_ref_vref_clamp_en_cnt_9> in Unit <ADC_CTRL> is equivalent to the following 4 FFs/Latches, which will be removed : <SEQUENCER_INST/d_ref_vref_sh_cnt_9> <SEQUENCER_INST/d_count_lsb_en_cnt_9> <SEQUENCER_INST/d_count_jc_shift_en_cnt_9> <SEQUENCER_INST/d_count_en_cnt_9> 
INFO:Xst:2261 - The FF/Latch <SEQUENCER_INST/d_digif_serial_rst_cnt_0> in Unit <ADC_CTRL> is equivalent to the following 17 FFs/Latches, which will be removed : <SEQUENCER_INST/d_ref_vref_clamp_en_cnt_0> <SEQUENCER_INST/d_ref_vref_sh_cnt_0> <SEQUENCER_INST/d_comp_bias_sh_cnt_0> <SEQUENCER_INST/d_adr_cnt_0> <SEQUENCER_INST/d_shr_cnt_0> <SEQUENCER_INST/d_ads_cnt_0> <SEQUENCER_INST/d_shs_cnt_0> <SEQUENCER_INST/d_count_mem_wr_cnt_0> <SEQUENCER_INST/d_adc_shr_shs_cnt_0> <SEQUENCER_INST/d_count_lsb_en_cnt_0> <SEQUENCER_INST/d_count_jc_shift_en_cnt_0> <SEQUENCER_INST/d_count_hold_cnt_0> <SEQUENCER_INST/d_count_inc_one_cnt_0> <SEQUENCER_INST/d_count_inv_clk_cnt_0> <SEQUENCER_INST/d_count_updn_cnt_0> <SEQUENCER_INST/d_count_rst_cnt_0> <SEQUENCER_INST/d_count_en_cnt_0> 
INFO:Xst:2261 - The FF/Latch <SEQUENCER_INST/d_digif_serial_rst_cnt_1> in Unit <ADC_CTRL> is equivalent to the following 17 FFs/Latches, which will be removed : <SEQUENCER_INST/d_ref_vref_clamp_en_cnt_1> <SEQUENCER_INST/d_ref_vref_sh_cnt_1> <SEQUENCER_INST/d_comp_bias_sh_cnt_1> <SEQUENCER_INST/d_adr_cnt_1> <SEQUENCER_INST/d_shr_cnt_1> <SEQUENCER_INST/d_ads_cnt_1> <SEQUENCER_INST/d_shs_cnt_1> <SEQUENCER_INST/d_count_mem_wr_cnt_1> <SEQUENCER_INST/d_adc_shr_shs_cnt_1> <SEQUENCER_INST/d_count_lsb_en_cnt_1> <SEQUENCER_INST/d_count_jc_shift_en_cnt_1> <SEQUENCER_INST/d_count_hold_cnt_1> <SEQUENCER_INST/d_count_inc_one_cnt_1> <SEQUENCER_INST/d_count_inv_clk_cnt_1> <SEQUENCER_INST/d_count_updn_cnt_1> <SEQUENCER_INST/d_count_rst_cnt_1> <SEQUENCER_INST/d_count_en_cnt_1> 
INFO:Xst:2261 - The FF/Latch <SEQUENCER_INST/d_digif_serial_rst_cnt_2> in Unit <ADC_CTRL> is equivalent to the following 12 FFs/Latches, which will be removed : <SEQUENCER_INST/d_comp_bias_sh_cnt_2> <SEQUENCER_INST/d_adr_cnt_2> <SEQUENCER_INST/d_shr_cnt_2> <SEQUENCER_INST/d_ads_cnt_2> <SEQUENCER_INST/d_shs_cnt_2> <SEQUENCER_INST/d_count_mem_wr_cnt_2> <SEQUENCER_INST/d_adc_shr_shs_cnt_2> <SEQUENCER_INST/d_count_hold_cnt_2> <SEQUENCER_INST/d_count_inc_one_cnt_2> <SEQUENCER_INST/d_count_inv_clk_cnt_2> <SEQUENCER_INST/d_count_updn_cnt_2> <SEQUENCER_INST/d_count_rst_cnt_2> 
INFO:Xst:2261 - The FF/Latch <SEQUENCER_INST/d_digif_serial_rst_cnt_3> in Unit <ADC_CTRL> is equivalent to the following 12 FFs/Latches, which will be removed : <SEQUENCER_INST/d_comp_bias_sh_cnt_3> <SEQUENCER_INST/d_adr_cnt_3> <SEQUENCER_INST/d_shr_cnt_3> <SEQUENCER_INST/d_ads_cnt_3> <SEQUENCER_INST/d_shs_cnt_3> <SEQUENCER_INST/d_count_mem_wr_cnt_3> <SEQUENCER_INST/d_adc_shr_shs_cnt_3> <SEQUENCER_INST/d_count_hold_cnt_3> <SEQUENCER_INST/d_count_inc_one_cnt_3> <SEQUENCER_INST/d_count_inv_clk_cnt_3> <SEQUENCER_INST/d_count_updn_cnt_3> <SEQUENCER_INST/d_count_rst_cnt_3> 
INFO:Xst:2261 - The FF/Latch <SEQUENCER_INST/d_digif_serial_rst_cnt_4> in Unit <ADC_CTRL> is equivalent to the following 12 FFs/Latches, which will be removed : <SEQUENCER_INST/d_comp_bias_sh_cnt_4> <SEQUENCER_INST/d_adr_cnt_4> <SEQUENCER_INST/d_shr_cnt_4> <SEQUENCER_INST/d_ads_cnt_4> <SEQUENCER_INST/d_shs_cnt_4> <SEQUENCER_INST/d_count_mem_wr_cnt_4> <SEQUENCER_INST/d_adc_shr_shs_cnt_4> <SEQUENCER_INST/d_count_hold_cnt_4> <SEQUENCER_INST/d_count_inc_one_cnt_4> <SEQUENCER_INST/d_count_inv_clk_cnt_4> <SEQUENCER_INST/d_count_updn_cnt_4> <SEQUENCER_INST/d_count_rst_cnt_4> 
INFO:Xst:2261 - The FF/Latch <SEQUENCER_INST/d_digif_serial_rst_cnt_5> in Unit <ADC_CTRL> is equivalent to the following 12 FFs/Latches, which will be removed : <SEQUENCER_INST/d_comp_bias_sh_cnt_5> <SEQUENCER_INST/d_adr_cnt_5> <SEQUENCER_INST/d_shr_cnt_5> <SEQUENCER_INST/d_ads_cnt_5> <SEQUENCER_INST/d_shs_cnt_5> <SEQUENCER_INST/d_count_mem_wr_cnt_5> <SEQUENCER_INST/d_adc_shr_shs_cnt_5> <SEQUENCER_INST/d_count_hold_cnt_5> <SEQUENCER_INST/d_count_inc_one_cnt_5> <SEQUENCER_INST/d_count_inv_clk_cnt_5> <SEQUENCER_INST/d_count_updn_cnt_5> <SEQUENCER_INST/d_count_rst_cnt_5> 
INFO:Xst:2261 - The FF/Latch <SEQUENCER_INST/d_digif_serial_rst_cnt_6> in Unit <ADC_CTRL> is equivalent to the following 12 FFs/Latches, which will be removed : <SEQUENCER_INST/d_comp_bias_sh_cnt_6> <SEQUENCER_INST/d_adr_cnt_6> <SEQUENCER_INST/d_shr_cnt_6> <SEQUENCER_INST/d_ads_cnt_6> <SEQUENCER_INST/d_shs_cnt_6> <SEQUENCER_INST/d_count_mem_wr_cnt_6> <SEQUENCER_INST/d_adc_shr_shs_cnt_6> <SEQUENCER_INST/d_count_hold_cnt_6> <SEQUENCER_INST/d_count_inc_one_cnt_6> <SEQUENCER_INST/d_count_inv_clk_cnt_6> <SEQUENCER_INST/d_count_updn_cnt_6> <SEQUENCER_INST/d_count_rst_cnt_6> 
INFO:Xst:2261 - The FF/Latch <SEQUENCER_INST/d_digif_serial_rst_cnt_7> in Unit <ADC_CTRL> is equivalent to the following 12 FFs/Latches, which will be removed : <SEQUENCER_INST/d_comp_bias_sh_cnt_7> <SEQUENCER_INST/d_adr_cnt_7> <SEQUENCER_INST/d_shr_cnt_7> <SEQUENCER_INST/d_ads_cnt_7> <SEQUENCER_INST/d_shs_cnt_7> <SEQUENCER_INST/d_count_mem_wr_cnt_7> <SEQUENCER_INST/d_adc_shr_shs_cnt_7> <SEQUENCER_INST/d_count_hold_cnt_7> <SEQUENCER_INST/d_count_inc_one_cnt_7> <SEQUENCER_INST/d_count_inv_clk_cnt_7> <SEQUENCER_INST/d_count_updn_cnt_7> <SEQUENCER_INST/d_count_rst_cnt_7> 
INFO:Xst:2261 - The FF/Latch <SEQUENCER_INST/d_digif_serial_rst_cnt_8> in Unit <ADC_CTRL> is equivalent to the following 12 FFs/Latches, which will be removed : <SEQUENCER_INST/d_comp_bias_sh_cnt_8> <SEQUENCER_INST/d_adr_cnt_8> <SEQUENCER_INST/d_shr_cnt_8> <SEQUENCER_INST/d_ads_cnt_8> <SEQUENCER_INST/d_shs_cnt_8> <SEQUENCER_INST/d_count_mem_wr_cnt_8> <SEQUENCER_INST/d_adc_shr_shs_cnt_8> <SEQUENCER_INST/d_count_hold_cnt_8> <SEQUENCER_INST/d_count_inc_one_cnt_8> <SEQUENCER_INST/d_count_inv_clk_cnt_8> <SEQUENCER_INST/d_count_updn_cnt_8> <SEQUENCER_INST/d_count_rst_cnt_8> 
INFO:Xst:2261 - The FF/Latch <SEQUENCER_INST/d_digif_serial_rst_cnt_9> in Unit <ADC_CTRL> is equivalent to the following 12 FFs/Latches, which will be removed : <SEQUENCER_INST/d_comp_bias_sh_cnt_9> <SEQUENCER_INST/d_adr_cnt_9> <SEQUENCER_INST/d_shr_cnt_9> <SEQUENCER_INST/d_ads_cnt_9> <SEQUENCER_INST/d_shs_cnt_9> <SEQUENCER_INST/d_count_mem_wr_cnt_9> <SEQUENCER_INST/d_adc_shr_shs_cnt_9> <SEQUENCER_INST/d_count_hold_cnt_9> <SEQUENCER_INST/d_count_inc_one_cnt_9> <SEQUENCER_INST/d_count_inv_clk_cnt_9> <SEQUENCER_INST/d_count_updn_cnt_9> <SEQUENCER_INST/d_count_rst_cnt_9> 
INFO:Xst:2261 - The FF/Latch <SEQUENCER_INST/d_digif_serial_rst_cnt_10> in Unit <ADC_CTRL> is equivalent to the following 12 FFs/Latches, which will be removed : <SEQUENCER_INST/d_comp_bias_sh_cnt_10> <SEQUENCER_INST/d_adr_cnt_10> <SEQUENCER_INST/d_shr_cnt_10> <SEQUENCER_INST/d_ads_cnt_10> <SEQUENCER_INST/d_shs_cnt_10> <SEQUENCER_INST/d_count_mem_wr_cnt_10> <SEQUENCER_INST/d_adc_shr_shs_cnt_10> <SEQUENCER_INST/d_count_hold_cnt_10> <SEQUENCER_INST/d_count_inc_one_cnt_10> <SEQUENCER_INST/d_count_inv_clk_cnt_10> <SEQUENCER_INST/d_count_updn_cnt_10> <SEQUENCER_INST/d_count_rst_cnt_10> 
INFO:Xst:2261 - The FF/Latch <SEQUENCER_INST/d_digif_serial_rst_cnt_11> in Unit <ADC_CTRL> is equivalent to the following 12 FFs/Latches, which will be removed : <SEQUENCER_INST/d_comp_bias_sh_cnt_11> <SEQUENCER_INST/d_adr_cnt_11> <SEQUENCER_INST/d_shr_cnt_11> <SEQUENCER_INST/d_ads_cnt_11> <SEQUENCER_INST/d_shs_cnt_11> <SEQUENCER_INST/d_count_mem_wr_cnt_11> <SEQUENCER_INST/d_adc_shr_shs_cnt_11> <SEQUENCER_INST/d_count_hold_cnt_11> <SEQUENCER_INST/d_count_inc_one_cnt_11> <SEQUENCER_INST/d_count_inv_clk_cnt_11> <SEQUENCER_INST/d_count_updn_cnt_11> <SEQUENCER_INST/d_count_rst_cnt_11> 
INFO:Xst:2261 - The FF/Latch <SEQUENCER_INST/d_digif_serial_rst_cnt_12> in Unit <ADC_CTRL> is equivalent to the following 12 FFs/Latches, which will be removed : <SEQUENCER_INST/d_comp_bias_sh_cnt_12> <SEQUENCER_INST/d_adr_cnt_12> <SEQUENCER_INST/d_shr_cnt_12> <SEQUENCER_INST/d_ads_cnt_12> <SEQUENCER_INST/d_shs_cnt_12> <SEQUENCER_INST/d_count_mem_wr_cnt_12> <SEQUENCER_INST/d_adc_shr_shs_cnt_12> <SEQUENCER_INST/d_count_hold_cnt_12> <SEQUENCER_INST/d_count_inc_one_cnt_12> <SEQUENCER_INST/d_count_inv_clk_cnt_12> <SEQUENCER_INST/d_count_updn_cnt_12> <SEQUENCER_INST/d_count_rst_cnt_12> 
INFO:Xst:2261 - The FF/Latch <SEQUENCER_INST/d_digif_serial_rst_cnt_13> in Unit <ADC_CTRL> is equivalent to the following 12 FFs/Latches, which will be removed : <SEQUENCER_INST/d_comp_bias_sh_cnt_13> <SEQUENCER_INST/d_adr_cnt_13> <SEQUENCER_INST/d_shr_cnt_13> <SEQUENCER_INST/d_ads_cnt_13> <SEQUENCER_INST/d_shs_cnt_13> <SEQUENCER_INST/d_count_mem_wr_cnt_13> <SEQUENCER_INST/d_adc_shr_shs_cnt_13> <SEQUENCER_INST/d_count_hold_cnt_13> <SEQUENCER_INST/d_count_inc_one_cnt_13> <SEQUENCER_INST/d_count_inv_clk_cnt_13> <SEQUENCER_INST/d_count_updn_cnt_13> <SEQUENCER_INST/d_count_rst_cnt_13> 
INFO:Xst:3203 - The FF/Latch <SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_ready> in Unit <ADC_CTRL> is the opposite to the following FF/Latch, which will be removed : <SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_fsm_state> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ADC_CTRL, actual ratio is 2.
FlipFlop SEQUENCER_INST/d_digif_serial_rst_cnt_0 has been replicated 1 time(s)
FlipFlop SEQUENCER_INST/d_digif_serial_rst_cnt_1 has been replicated 3 time(s)
FlipFlop SEQUENCER_INST/d_digif_serial_rst_cnt_10 has been replicated 1 time(s)
FlipFlop SEQUENCER_INST/d_digif_serial_rst_cnt_2 has been replicated 1 time(s)
FlipFlop SEQUENCER_INST/d_digif_serial_rst_cnt_3 has been replicated 1 time(s)
FlipFlop SEQUENCER_INST/d_digif_serial_rst_cnt_5 has been replicated 1 time(s)
FlipFlop SEQUENCER_INST/d_digif_serial_rst_cnt_6 has been replicated 1 time(s)
FlipFlop SEQUENCER_INST/d_digif_serial_rst_cnt_7 has been replicated 2 time(s)
FlipFlop SEQUENCER_INST/d_digif_serial_rst_cnt_8 has been replicated 1 time(s)
FlipFlop SEQUENCER_INST/d_digif_serial_rst_cnt_9 has been replicated 1 time(s)
FlipFlop SEQUENCER_INST/d_ref_vref_clamp_en_cnt_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 536
 Flip-Flops                                            : 536

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ADC_CTRL.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 670
#      GND                         : 1
#      INV                         : 18
#      LUT1                        : 60
#      LUT2                        : 26
#      LUT3                        : 310
#      LUT4                        : 21
#      LUT5                        : 36
#      LUT6                        : 76
#      MUXCY                       : 60
#      VCC                         : 1
#      XORCY                       : 61
# FlipFlops/Latches                : 632
#      FD                          : 101
#      FDC                         : 171
#      FDC_1                       : 96
#      FDCE                        : 26
#      FDE                         : 18
#      FDP                         : 1
#      FDP_1                       : 95
#      FDPE                        : 9
#      FDR_1                       : 2
#      FDRE                        : 16
#      FDRE_1                      : 1
#      LD                          : 1
#      LDC                         : 95
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 32
#      IBUF                        : 2
#      IBUFG                       : 1
#      OBUF                        : 28
#      OBUFDS                      : 1
# DCMs                             : 1
#      DCM_SP                      : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             632  out of  54576     1%  
 Number of Slice LUTs:                  547  out of  27288     2%  
    Number used as Logic:               547  out of  27288     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    808
   Number with an unused Flip Flop:     176  out of    808    21%  
   Number with an unused LUT:           261  out of    808    32%  
   Number of fully used LUT-FF pairs:   371  out of    808    45%  
   Number of unique control sets:       302

IO Utilization: 
 Number of IOs:                          33
 Number of bonded IOBs:                  33  out of    218    15%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                4  out of     16    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+-------+
Clock Signal                                                                                                                                         | Clock buffer(FF name)                                         | Load  |
-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+-------+
CLOCK                                                                                                                                                | DCM_SP:CLK0                                                   | 175   |
SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_ready                                                                                       | BUFG                                                          | 100   |
SREG_CONTROL_INST/SREG_CORE_INST/CLOCK_DIV_REG_16                                                                                                    | NONE(SREG_CONTROL_INST/SREG_CORE_INST/spiclkgen.sck_counter_0)| 11    |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_SCK                                                                                                             | BUFG                                                          | 191   |
SREG_CONTROL_INST/SREG_CORE_INST/Mcount_spiclkgen.sck_counter_val(SREG_CONTROL_INST/SREG_CORE_INST/Mcount_spiclkgen.sck_counter_val1:O)              | NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_0)       | 1     |
CLOCK                                                                                                                                                | DCM_SP:CLKFX                                                  | 59    |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[95]_AND_2_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[95]_AND_2_o1:O)    | NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_4_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_4_o1:O)    | NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_6_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_6_o1:O)    | NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_8_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_8_o1:O)    | NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_10_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_10_o1:O)  | NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_12_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_12_o1:O)  | NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_14_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_14_o1:O)  | NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_16_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_16_o1:O)  | NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_18_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_18_o1:O)  | NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_20_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_20_o1:O)  | NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_22_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_22_o1:O)  | NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_24_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_24_o1:O)  | NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_26_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_26_o1:O)  | NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_28_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_28_o1:O)  | NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_30_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_30_o1:O)  | NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_32_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_32_o1:O)  | NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_34_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_34_o1:O)  | NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_36_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_36_o1:O)  | NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_38_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_38_o1:O)  | NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_40_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_40_o1:O)  | NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_42_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_42_o1:O)  | NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_44_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_44_o1:O)  | NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_46_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_46_o1:O)  | NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_48_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_48_o1:O)  | NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_50_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_50_o1:O)  | NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_52_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_52_o1:O)  | NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_54_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_54_o1:O)  | NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_56_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_56_o1:O)  | NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_58_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_58_o1:O)  | NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_60_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_60_o1:O)  | NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_62_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_62_o1:O)  | NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_64_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_64_o1:O)  | NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_66_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_66_o1:O)  | NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_68_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_68_o1:O)  | NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_70_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_70_o1:O)  | NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_72_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_72_o1:O)  | NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_74_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_74_o1:O)  | NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_76_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_76_o1:O)  | NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_78_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_78_o1:O)  | NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_80_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_80_o1:O)  | NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_82_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_82_o1:O)  | NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_84_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_84_o1:O)  | NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_86_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_86_o1:O)  | NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_88_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_88_o1:O)  | NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_90_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_90_o1:O)  | NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_92_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_92_o1:O)  | NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_94_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_94_o1:O)  | NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_96_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_96_o1:O)  | NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_98_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_98_o1:O)  | NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_100_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_100_o1:O)| NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_102_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_102_o1:O)| NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_104_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_104_o1:O)| NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_106_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_106_o1:O)| NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_108_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_108_o1:O)| NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_110_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_110_o1:O)| NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_112_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_112_o1:O)| NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_114_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_114_o1:O)| NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_116_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_116_o1:O)| NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_118_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_118_o1:O)| NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_120_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_120_o1:O)| NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_122_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_122_o1:O)| NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_124_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_124_o1:O)| NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_126_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_126_o1:O)| NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_128_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_128_o1:O)| NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_130_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_130_o1:O)| NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_132_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_132_o1:O)| NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_134_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_134_o1:O)| NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_136_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_136_o1:O)| NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_138_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_138_o1:O)| NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_140_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_140_o1:O)| NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_142_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_142_o1:O)| NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_144_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_144_o1:O)| NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_146_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_146_o1:O)| NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_148_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_148_o1:O)| NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_150_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_150_o1:O)| NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_152_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_152_o1:O)| NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_154_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_154_o1:O)| NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_156_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_156_o1:O)| NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_158_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_158_o1:O)| NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_160_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_160_o1:O)| NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_162_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_162_o1:O)| NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_164_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_164_o1:O)| NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_166_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_166_o1:O)| NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_168_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_168_o1:O)| NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_170_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_170_o1:O)| NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_172_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_172_o1:O)| NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC)  | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_174_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_174_o1:O)  | NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC)   | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_176_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_176_o1:O)  | NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC)   | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_178_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_178_o1:O)  | NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC)   | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_180_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_180_o1:O)  | NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC)   | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_182_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_182_o1:O)  | NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC)   | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_184_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_184_o1:O)  | NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC)   | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_186_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_186_o1:O)  | NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC)   | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_188_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_188_o1:O)  | NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC)   | 1     |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_190_o(SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_190_o1:O)  | NONE(*)(SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC)   | 1     |
-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+-------+
(*) These 96 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 9.493ns (Maximum Frequency: 105.341MHz)
   Minimum input arrival time before clock: 5.908ns
   Maximum output required time after clock: 5.068ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLOCK'
  Clock period: 9.493ns (frequency: 105.341MHz)
  Total number of paths / destination ports: 2034 / 185
-------------------------------------------------------------------------
Delay:               3.797ns (Levels of Logic = 3)
  Source:            SEQUENCER_INST/d_ref_vref_clamp_en_cnt_8 (FF)
  Destination:       SEQUENCER_INST/d_ref_vref_clamp_en_cnt_13 (FF)
  Source Clock:      CLOCK rising 2.5X
  Destination Clock: CLOCK rising 2.5X

  Data Path: SEQUENCER_INST/d_ref_vref_clamp_en_cnt_8 to SEQUENCER_INST/d_ref_vref_clamp_en_cnt_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.447   1.147  SEQUENCER_INST/d_ref_vref_clamp_en_cnt_8 (SEQUENCER_INST/d_ref_vref_clamp_en_cnt_8)
     LUT6:I1->O           12   0.203   0.909  SEQUENCER_INST/GND_22_o_d_ref_vref_clamp_en_cnt[13]_equal_41_o<13>_SW0 (N28)
     LUT6:I5->O            1   0.205   0.580  SEQUENCER_INST/GND_22_o_d_ref_vref_clamp_en_cnt[13]_equal_41_o<13> (SEQUENCER_INST/GND_22_o_d_ref_vref_clamp_en_cnt[13]_equal_41_o)
     LUT2:I1->O            1   0.205   0.000  SEQUENCER_INST/Mcount_d_ref_vref_clamp_en_cnt_eqn_131 (SEQUENCER_INST/Mcount_d_ref_vref_clamp_en_cnt_eqn_13)
     FDC:D                     0.102          SEQUENCER_INST/d_ref_vref_clamp_en_cnt_13
    ----------------------------------------
    Total                      3.797ns (1.162ns logic, 2.635ns route)
                                       (30.6% logic, 69.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/CLOCK_DIV_REG_16'
  Clock period: 3.725ns (frequency: 268.438MHz)
  Total number of paths / destination ports: 80 / 20
-------------------------------------------------------------------------
Delay:               3.725ns (Levels of Logic = 2)
  Source:            SREG_CONTROL_INST/SREG_CORE_INST/spiclkgen.sck_counter_4 (FF)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_SCK (FF)
  Source Clock:      SREG_CONTROL_INST/SREG_CORE_INST/CLOCK_DIV_REG_16 falling
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/CLOCK_DIV_REG_16 falling

  Data Path: SREG_CONTROL_INST/SREG_CORE_INST/spiclkgen.sck_counter_4 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_SCK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.447   1.048  SREG_CONTROL_INST/SREG_CORE_INST/spiclkgen.sck_counter_4 (SREG_CONTROL_INST/SREG_CORE_INST/spiclkgen.sck_counter_4)
     LUT6:I0->O            1   0.203   0.924  SREG_CONTROL_INST/SREG_CORE_INST/_n0447_inv111 (SREG_CONTROL_INST/SREG_CORE_INST/_n0447_inv11)
     LUT6:I1->O            1   0.203   0.579  SREG_CONTROL_INST/SREG_CORE_INST/_n0447_inv113 (SREG_CONTROL_INST/SREG_CORE_INST/_n0447_inv1)
     FDRE_1:CE                 0.322          SREG_CONTROL_INST/SREG_CORE_INST/SPI_SCK
    ----------------------------------------
    Total                      3.725ns (1.175ns logic, 2.550ns route)
                                       (31.5% logic, 68.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_SCK'
  Clock period: 1.436ns (frequency: 696.452MHz)
  Total number of paths / destination ports: 378 / 189
-------------------------------------------------------------------------
Delay:               1.436ns (Levels of Logic = 1)
  Source:            SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_C_95 (FF)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_96 (FF)
  Source Clock:      SREG_CONTROL_INST/SREG_CORE_INST/SPI_SCK falling
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_SCK falling

  Data Path: SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_C_95 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_96
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            1   0.447   0.684  SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_C_95 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_C_95)
     LUT3:I1->O            1   0.203   0.000  SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_951 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95)
     FDC_1:D                   0.102          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_96
    ----------------------------------------
    Total                      1.436ns (0.752ns logic, 0.684ns route)
                                       (52.4% logic, 47.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_ready'
  Total number of paths / destination ports: 100 / 100
-------------------------------------------------------------------------
Offset:              5.908ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/_i000007_95 (FF)
  Destination Clock: SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_ready rising

  Data Path: RESET to SREG_CONTROL_INST/_i000007_95
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT2:I0->O          100   0.203   1.877  SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_124_o1 (SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_124_o)
     FDC:CLR                   0.430          SREG_CONTROL_INST/_i000009_0
    ----------------------------------------
    Total                      5.908ns (1.855ns logic, 4.053ns route)
                                       (31.4% logic, 68.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLOCK'
  Total number of paths / destination ports: 145 / 145
-------------------------------------------------------------------------
Offset:              4.870ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SEQUENCER_INST/pre_d_count_mem_wr_var (FF)
  Destination Clock: CLOCK rising 2.5X

  Data Path: RESET to SEQUENCER_INST/pre_d_count_mem_wr_var
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.071  RESET_IBUF (RESET_IBUF)
     INV:I->O             18   0.206   1.049  SEQUENCER_INST/RESET_inv1_INV_0 (SEQUENCER_INST/RESET_inv)
     FDE:CE                    0.322          SEQUENCER_INST/pre_d_count_inv_clk_var
    ----------------------------------------
    Total                      4.870ns (1.750ns logic, 3.120ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/CLOCK_DIV_REG_16'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              4.811ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/spiclkgen.sck_counter_0 (FF)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/CLOCK_DIV_REG_16 falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/spiclkgen.sck_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.072  RESET_IBUF (RESET_IBUF)
     LUT2:I1->O           11   0.205   0.882  SREG_CONTROL_INST/SREG_CORE_INST/Mcount_spiclkgen.sck_counter_val1 (SREG_CONTROL_INST/SREG_CORE_INST/Mcount_spiclkgen.sck_counter_val)
     FDRE:R                    0.430          SREG_CONTROL_INST/SREG_CORE_INST/spiclkgen.sck_counter_0
    ----------------------------------------
    Total                      4.811ns (1.857ns logic, 2.954ns route)
                                       (38.6% logic, 61.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_SCK'
  Total number of paths / destination ports: 191 / 191
-------------------------------------------------------------------------
Offset:              4.811ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_96 (FF)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_SCK falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_96
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.072  RESET_IBUF (RESET_IBUF)
     LUT2:I1->O           11   0.205   0.882  SREG_CONTROL_INST/SREG_CORE_INST/Mcount_spiclkgen.sck_counter_val1 (SREG_CONTROL_INST/SREG_CORE_INST/Mcount_spiclkgen.sck_counter_val)
     FDC_1:CLR                 0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_96
    ----------------------------------------
    Total                      4.811ns (1.857ns logic, 2.954ns route)
                                       (38.6% logic, 61.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[95]_AND_2_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[95]_AND_2_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[95]_AND_3_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[95]_AND_3_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_4_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_4_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_5_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_5_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_6_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_6_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_7_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_7_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_8_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_8_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_9_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_9_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_10_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_10_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_11_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_11_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_12_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_12_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_13_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_13_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_14_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_14_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_15_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_15_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_16_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_16_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_17_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_17_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_18_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_18_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_19_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_19_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_20_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_20_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_21_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_21_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_22_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_22_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_23_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_23_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_24_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_24_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_25_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_25_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_26_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_26_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_27_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_27_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_28_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_28_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_29_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_29_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_30_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_30_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_31_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_31_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_32_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_32_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_33_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_33_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_34_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_34_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_35_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_35_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_36_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_36_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_37_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_37_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_38_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_38_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_39_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_39_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_40_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_40_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_41_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_41_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_42_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_42_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_43_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_43_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_44_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_44_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_45_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_45_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_46_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_46_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_47_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_47_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_48_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_48_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_49_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_49_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_50_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_50_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_51_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_51_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_52_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_52_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_53_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_53_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_54_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_54_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_55_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_55_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_56_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_56_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_57_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_57_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_58_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_58_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_59_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_59_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_60_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_60_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_61_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_61_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_62_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_62_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_63_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_63_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_64_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_64_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_65_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_65_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_66_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_66_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_67_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_67_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_68_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_68_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_69_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_69_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_70_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_70_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_71_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_71_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_72_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_72_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_73_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_73_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_74_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_74_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_75_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_75_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_76_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_76_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_77_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_77_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_78_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_78_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_79_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_79_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_80_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_80_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_81_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_81_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_82_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_82_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_83_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_83_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_84_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_84_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_85_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_85_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_86_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_86_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_87_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_87_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_88_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_88_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_89_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_89_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_90_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_90_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_91_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_91_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_92_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_92_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_93_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_93_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_94_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_94_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_95_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_95_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_96_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_96_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_97_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_97_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_98_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_98_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_99_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_99_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_100_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_100_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_101_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_101_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_102_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_102_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_103_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_103_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_104_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_104_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_105_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_105_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_106_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_106_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_107_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_107_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_108_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_108_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_109_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_109_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_110_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_110_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_111_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_111_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_112_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_112_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_113_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_113_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_114_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_114_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_115_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_115_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_116_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_116_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_117_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_117_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_118_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_118_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_119_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_119_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_120_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_120_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_121_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_121_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_122_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_122_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_123_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_123_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_124_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_124_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_125_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_125_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_126_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_126_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_127_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_127_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_128_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_128_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_129_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_129_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_130_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_130_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_131_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_131_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_132_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_132_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_133_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_133_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_134_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_134_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_135_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_135_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_136_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_136_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_137_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_137_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_138_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_138_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_139_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_139_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_140_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_140_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_141_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_141_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_142_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_142_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_143_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_143_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_144_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_144_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_145_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_145_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_146_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_146_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_147_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_147_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_148_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_148_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_149_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_149_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_150_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_150_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_151_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_151_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_152_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_152_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_153_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_153_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_154_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_154_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_155_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_155_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_156_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_156_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_157_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_157_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_158_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_158_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_159_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_159_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_160_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_160_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_161_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_161_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_162_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_162_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_163_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_163_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_164_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_164_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_165_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_165_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_166_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_166_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_167_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_167_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_168_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_168_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_169_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_169_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_170_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_170_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_171_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_171_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_172_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_172_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_173_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_173_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_174_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_174_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_175_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_175_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_176_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_176_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_177_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_177_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_178_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_178_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_179_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_179_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_180_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_180_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_181_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_181_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_182_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_182_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_183_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_183_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_184_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_184_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_185_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_185_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_186_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_186_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_187_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_187_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_188_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_188_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_189_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_189_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_190_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC (LATCH)
  Destination Clock: SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_190_o falling

  Data Path: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.176  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O            2   0.203   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_191_o1 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_191_o)
     LDC:CLR                   0.430          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
    ----------------------------------------
    Total                      4.647ns (1.855ns logic, 2.792ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLOCK'
  Total number of paths / destination ports: 23 / 22
-------------------------------------------------------------------------
Offset:              5.068ns (Levels of Logic = 1)
  Source:            SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:       DEBUG_PIN (PAD)
  Source Clock:      CLOCK rising

  Data Path: SREG_CONTROL_INST/SPI_FLUSH to DEBUG_PIN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q             197   0.447   2.050  SREG_CONTROL_INST/SPI_FLUSH (SREG_CONTROL_INST/SPI_FLUSH)
     OBUF:I->O                 2.571          DEBUG_PIN_OBUF (DEBUG_PIN)
    ----------------------------------------
    Total                      5.068ns (3.018ns logic, 2.050ns route)
                                       (59.5% logic, 40.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/CLOCK_DIV_REG_16'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            SREG_CONTROL_INST/SREG_CORE_INST/SPI_SEN (FF)
  Destination:       SPI_SEN (PAD)
  Source Clock:      SREG_CONTROL_INST/SREG_CORE_INST/CLOCK_DIV_REG_16 falling

  Data Path: SREG_CONTROL_INST/SREG_CORE_INST/SPI_SEN to SPI_SEN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR_1:C->Q            2   0.447   0.616  SREG_CONTROL_INST/SREG_CORE_INST/SPI_SEN (SREG_CONTROL_INST/SREG_CORE_INST/SPI_SEN)
     OBUF:I->O                 2.571          SPI_SEN_OBUF (SPI_SEN)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SREG_CONTROL_INST/SREG_CORE_INST/SPI_SCK'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_96 (FF)
  Destination:       SPI_SDA (PAD)
  Source Clock:      SREG_CONTROL_INST/SREG_CORE_INST/SPI_SCK falling

  Data Path: SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_96 to SPI_SDA
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            1   0.447   0.579  SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_96 (SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_96)
     OBUF:I->O                 2.571          SPI_SDA_OBUF (SPI_SDA)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLOCK
--------------------------------------------------------------+---------+---------+---------+---------+
                                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------------+---------+---------+---------+---------+
CLOCK                                                         |    4.123|         |    1.950|         |
SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_ready|    2.620|         |         |         |
--------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/CLOCK_DIV_REG_16
-------------------------------------------------+---------+---------+---------+---------+
                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------+---------+---------+---------+---------+
CLOCK                                            |         |         |    4.117|         |
SREG_CONTROL_INST/SREG_CORE_INST/CLOCK_DIV_REG_16|         |         |    3.725|         |
-------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/Mcount_spiclkgen.sck_counter_val
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    1.063|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_172_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_170_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_168_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_166_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_164_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_162_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_160_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_158_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_156_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_154_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_190_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_152_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_150_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_148_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_146_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_144_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_142_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_140_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_138_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_136_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_134_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_188_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_132_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_130_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_128_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_126_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_124_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_122_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_120_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_118_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_116_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_114_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_186_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_112_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_110_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_108_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_106_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_104_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_102_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_100_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_98_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_96_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_94_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_184_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_92_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_90_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_88_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_86_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_84_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_82_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_80_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_78_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_76_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_74_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_182_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_72_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_70_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_68_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_66_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_64_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_62_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_60_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_58_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_56_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_54_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_180_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_52_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_50_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_48_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_46_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_44_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_42_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_40_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_38_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_36_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_34_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_178_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_32_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_30_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_28_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_26_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_24_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_22_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_20_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_18_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_16_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_14_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_176_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_12_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_10_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_8_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_6_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_4_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[95]_AND_2_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_174_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/SREG_CORE_INST/SPI_SCK
------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------------------+---------+---------+---------+---------+
CLOCK                                                                   |         |         |    4.117|         |
SREG_CONTROL_INST/SREG_CORE_INST/Mcount_spiclkgen.sck_counter_val       |         |         |    1.216|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_172_o|         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_170_o|         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_168_o|         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_166_o|         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_164_o|         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_162_o|         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_160_o|         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_158_o|         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_156_o|         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_154_o|         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_190_o |         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_152_o|         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_150_o|         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_148_o|         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_146_o|         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_144_o|         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_142_o|         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_140_o|         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_138_o|         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_136_o|         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_134_o|         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_188_o |         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_132_o|         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_130_o|         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_128_o|         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_126_o|         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_124_o|         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_122_o|         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_120_o|         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_118_o|         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_116_o|         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_114_o|         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_186_o |         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_112_o|         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_110_o|         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_108_o|         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_106_o|         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_104_o|         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_102_o|         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_100_o|         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_98_o |         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_96_o |         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_94_o |         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_184_o |         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_92_o |         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_90_o |         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_88_o |         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_86_o |         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_84_o |         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_82_o |         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_80_o |         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_78_o |         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_76_o |         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_74_o |         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_182_o |         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_72_o |         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_70_o |         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_68_o |         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_66_o |         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_64_o |         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_62_o |         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_60_o |         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_58_o |         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_56_o |         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_54_o |         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_180_o |         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_52_o |         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_50_o |         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_48_o |         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_46_o |         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_44_o |         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_42_o |         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_40_o |         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_38_o |         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_36_o |         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_34_o |         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_178_o |         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_32_o |         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_30_o |         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_28_o |         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_26_o |         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_24_o |         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_22_o |         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_20_o |         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_18_o |         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_16_o |         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_14_o |         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_176_o |         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_12_o |         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_10_o |         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_8_o  |         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_6_o  |         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_4_o  |         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[95]_AND_2_o  |         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_174_o |         |         |    1.613|         |
SREG_CONTROL_INST/SREG_CORE_INST/SPI_SCK                                |         |         |    1.436|         |
------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_ready
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    5.445|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.65 secs
 
--> 


Total memory usage is 406500 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :   31 (   0 filtered)

