

================================================================
== Vivado HLS Report for 'aes_add_round_key'
================================================================
* Date:           Sat Dec 18 12:10:35 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        AES-XTS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.312|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   18|   18|   18|   18|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                            |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name         | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- aes_add_round_key_label4  |   16|   16|         4|          4|          1|     4|    yes   |
        +----------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     68|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    131|    -|
|Register         |        -|      -|      55|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      55|    199|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |row_index_fu_169_p2   |     +    |      0|  0|  12|           3|           1|
    |icmp_ln124_fu_163_p2  |   icmp   |      0|  0|   9|           3|           4|
    |or_ln719_1_fu_205_p2  |    or    |      0|  0|   5|           5|           2|
    |or_ln719_2_fu_220_p2  |    or    |      0|  0|   5|           5|           2|
    |or_ln719_fu_189_p2    |    or    |      0|  0|   5|           5|           1|
    |grp_fu_141_p2         |    xor   |      0|  0|  16|          16|          16|
    |grp_fu_147_p2         |    xor   |      0|  0|  16|          16|          16|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  68|          53|          42|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  38|          7|    1|          7|
    |round_key_matrix_V_address0  |  15|          3|    4|         12|
    |round_key_matrix_V_address1  |  15|          3|    4|         12|
    |row_index_0_reg_130          |   9|          2|    3|          6|
    |state_matrix_V_address0      |  27|          5|    4|         20|
    |state_matrix_V_address1      |  27|          5|    4|         20|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 131|         25|   20|         77|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   6|   0|    6|          0|
    |reg_153                         |  16|   0|   16|          0|
    |reg_158                         |  16|   0|   16|          0|
    |row_index_0_reg_130             |   3|   0|    3|          0|
    |row_index_reg_238               |   3|   0|    3|          0|
    |state_matrix_V_addr_14_reg_254  |   2|   0|    4|          2|
    |state_matrix_V_addr_15_reg_269  |   2|   0|    4|          2|
    |state_matrix_V_addr_16_reg_274  |   2|   0|    4|          2|
    |state_matrix_V_addr_reg_249     |   2|   0|    4|          2|
    |tmp_s_reg_243                   |   3|   0|    5|          2|
    +--------------------------------+----+----+-----+-----------+
    |Total                           |  55|   0|   65|         10|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |  aes_add_round_key | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |  aes_add_round_key | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |  aes_add_round_key | return value |
|ap_done                      | out |    1| ap_ctrl_hs |  aes_add_round_key | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |  aes_add_round_key | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |  aes_add_round_key | return value |
|state_matrix_V_address0      | out |    4|  ap_memory |   state_matrix_V   |     array    |
|state_matrix_V_ce0           | out |    1|  ap_memory |   state_matrix_V   |     array    |
|state_matrix_V_we0           | out |    1|  ap_memory |   state_matrix_V   |     array    |
|state_matrix_V_d0            | out |   16|  ap_memory |   state_matrix_V   |     array    |
|state_matrix_V_q0            |  in |   16|  ap_memory |   state_matrix_V   |     array    |
|state_matrix_V_address1      | out |    4|  ap_memory |   state_matrix_V   |     array    |
|state_matrix_V_ce1           | out |    1|  ap_memory |   state_matrix_V   |     array    |
|state_matrix_V_we1           | out |    1|  ap_memory |   state_matrix_V   |     array    |
|state_matrix_V_d1            | out |   16|  ap_memory |   state_matrix_V   |     array    |
|state_matrix_V_q1            |  in |   16|  ap_memory |   state_matrix_V   |     array    |
|round_key_matrix_V_address0  | out |    4|  ap_memory | round_key_matrix_V |     array    |
|round_key_matrix_V_ce0       | out |    1|  ap_memory | round_key_matrix_V |     array    |
|round_key_matrix_V_q0        |  in |   16|  ap_memory | round_key_matrix_V |     array    |
|round_key_matrix_V_address1  | out |    4|  ap_memory | round_key_matrix_V |     array    |
|round_key_matrix_V_ce1       | out |    1|  ap_memory | round_key_matrix_V |     array    |
|round_key_matrix_V_q1        |  in |   16|  ap_memory | round_key_matrix_V |     array    |
+-----------------------------+-----+-----+------------+--------------------+--------------+

