

================================================================
== Vivado HLS Report for 'sandbox_AXIvideo2Mat'
================================================================
* Date:           Wed Jan 27 13:42:16 2016

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.67|      5.68|        0.83|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2081283|  2081283|  2081283|  2081283|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_wait_for_start  |        0|        0|         1|          1|          1|     0|    yes   |
        |- loop_height          |  2081280|  2081280|      1084|          -|          -|  1920|    no    |
        | + loop_width          |     1080|     1080|         2|          1|          1|  1080|    yes   |
        | + loop_wait_for_eol   |        0|        0|         1|          1|          1|     0|    yes   |
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 3
  Pipeline-0: II = 1, D = 1, States = { 2 }
  Pipeline-1: II = 1, D = 2, States = { 5 6 }
  Pipeline-2: II = 1, D = 1, States = { 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_user_V)
	2  / (!tmp_user_V)
3 --> 
	4  / true
4 --> 
	5  / (!exitcond1)
5 --> 
	7  / (exitcond2)
	6  / (!exitcond2)
6 --> 
	5  / true
7 --> 
	8  / (eol_3)
	7  / (!eol_3)
8 --> 
	4  / true
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: stg_9 [1/1] 0.00ns
.critedge:0  call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_2_V, [8 x i8]* @str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str6, [1 x i8]* @str6, [8 x i8]* @str5)

ST_1: stg_10 [1/1] 0.00ns
.critedge:1  call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_1_V, [8 x i8]* @str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str4, [1 x i8]* @str4, [8 x i8]* @str3)

ST_1: stg_11 [1/1] 0.00ns
.critedge:2  call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_0_V, [8 x i8]* @str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str2, [1 x i8]* @str2, [8 x i8]* @str1)

ST_1: stg_12 [1/1] 0.00ns
.critedge:3  call void (...)* @_ssdm_op_SpecInterface(i1* %AXI_video_strm_V_dest_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_user_V, i3* %AXI_video_strm_V_strb_V, i3* %AXI_video_strm_V_keep_V, i24* %AXI_video_strm_V_data_V, [5 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [13 x i8]* @p_str1806, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807)

ST_1: stg_13 [1/1] 0.00ns
.critedge:4  br label %0


 <State 2>: 0.00ns
ST_2: stg_14 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str1826) nounwind

ST_2: tmp [1/1] 0.00ns
:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str1826)

ST_2: stg_16 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1807) nounwind

ST_2: stg_17 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str1807) nounwind

ST_2: empty [1/1] 0.00ns
:4  %empty = call { i24, i3, i3, i1, i1, i1, i1 } @_ssdm_op_Read.ap_auto.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)

ST_2: tmp_data_V [1/1] 0.00ns
:5  %tmp_data_V = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty, 0

ST_2: tmp_user_V [1/1] 0.00ns
:6  %tmp_user_V = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty, 3

ST_2: tmp_last_V [1/1] 0.00ns
:7  %tmp_last_V = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty, 4

ST_2: empty_14 [1/1] 0.00ns
:8  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str1826, i32 %tmp)

ST_2: stg_23 [1/1] 0.00ns
:9  br i1 %tmp_user_V, label %.preheader150.preheader, label %0


 <State 3>: 1.57ns
ST_3: sof_1 [1/1] 0.00ns
.preheader150.preheader:0  %sof_1 = alloca i1, align 1

ST_3: stg_25 [1/1] 1.57ns
.preheader150.preheader:1  store i1 true, i1* %sof_1, align 1

ST_3: stg_26 [1/1] 1.57ns
.preheader150.preheader:2  br label %.preheader150


 <State 4>: 2.11ns
ST_4: axi_last_V1 [1/1] 0.00ns
.preheader150:0  %axi_last_V1 = phi i1 [ %axi_last_V_3, %6 ], [ %tmp_last_V, %.preheader150.preheader ]

ST_4: axi_data_V1 [1/1] 0.00ns
.preheader150:1  %axi_data_V1 = phi i24 [ %axi_data_V_3, %6 ], [ %tmp_data_V, %.preheader150.preheader ]

ST_4: p_s [1/1] 0.00ns
.preheader150:2  %p_s = phi i11 [ %i_V, %6 ], [ 0, %.preheader150.preheader ]

ST_4: res [1/1] 0.00ns
.preheader150:3  %res = phi i32 [ %res_3, %6 ], [ 0, %.preheader150.preheader ]

ST_4: exitcond1 [1/1] 2.11ns
.preheader150:4  %exitcond1 = icmp eq i11 %p_s, -128

ST_4: stg_32 [1/1] 0.00ns
.preheader150:5  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1920, i64 1920, i64 1920)

ST_4: i_V [1/1] 1.84ns
.preheader150:6  %i_V = add i11 %p_s, 1

ST_4: stg_34 [1/1] 0.00ns
.preheader150:7  br i1 %exitcond1, label %7, label %1

ST_4: stg_35 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1818) nounwind

ST_4: tmp_1 [1/1] 0.00ns
:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1818)

ST_4: stg_37 [1/1] 1.57ns
:2  br label %2

ST_4: stg_38 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %AXI_video_strm_V_data_V_2, i32 %res)

ST_4: stg_39 [1/1] 0.00ns
:1  ret void


 <State 5>: 5.68ns
ST_5: eol_1 [1/1] 0.00ns
:0  %eol_1 = phi i1 [ %axi_last_V1, %1 ], [ %axi_last_V_2, %_ifconv ]

ST_5: axi_data_V_1 [1/1] 0.00ns
:1  %axi_data_V_1 = phi i24 [ %axi_data_V1, %1 ], [ %p_Val2_s, %_ifconv ]

ST_5: p_1 [1/1] 0.00ns
:2  %p_1 = phi i11 [ 0, %1 ], [ %j_V, %_ifconv ]

ST_5: res_1 [1/1] 0.00ns
:3  %res_1 = phi i32 [ %res, %1 ], [ %res_2, %_ifconv ]

ST_5: eol [1/1] 0.00ns
:4  %eol = phi i1 [ false, %1 ], [ %eol_2, %_ifconv ]

ST_5: exitcond2 [1/1] 2.11ns
:5  %exitcond2 = icmp eq i11 %p_1, -968

ST_5: stg_46 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1080, i64 1080, i64 1080)

ST_5: j_V [1/1] 1.84ns
:7  %j_V = add i11 %p_1, 1

ST_5: stg_48 [1/1] 1.57ns
:8  br i1 %exitcond2, label %.preheader, label %3

ST_5: sof_1_load [1/1] 0.00ns
:0  %sof_1_load = load i1* %sof_1, align 1

ST_5: brmerge [1/1] 1.37ns
:4  %brmerge = or i1 %sof_1_load, %eol

ST_5: not_sof_2 [1/1] 1.37ns
:5  %not_sof_2 = xor i1 %sof_1_load, true

ST_5: axi_last_V_1_mux [1/1] 1.37ns
:6  %axi_last_V_1_mux = or i1 %eol_1, %not_sof_2

ST_5: stg_53 [1/1] 1.57ns
:7  br i1 %brmerge, label %_ifconv, label %4

ST_5: empty_15 [1/1] 0.00ns
:0  %empty_15 = call { i24, i3, i3, i1, i1, i1, i1 } @_ssdm_op_Read.ap_auto.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)

ST_5: tmp_data_V_1 [1/1] 0.00ns
:1  %tmp_data_V_1 = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty_15, 0

ST_5: tmp_last_V_1 [1/1] 0.00ns
:2  %tmp_last_V_1 = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty_15, 4

ST_5: stg_57 [1/1] 1.57ns
:3  br label %_ifconv

ST_5: axi_last_V_2 [1/1] 0.00ns
_ifconv:0  %axi_last_V_2 = phi i1 [ %tmp_last_V_1, %4 ], [ %eol_1, %3 ]

ST_5: p_Val2_s [1/1] 0.00ns
_ifconv:1  %p_Val2_s = phi i24 [ %tmp_data_V_1, %4 ], [ %axi_data_V_1, %3 ]

ST_5: eol_2 [1/1] 0.00ns
_ifconv:2  %eol_2 = phi i1 [ %tmp_last_V_1, %4 ], [ %axi_last_V_1_mux, %3 ]

ST_5: not_tmp_6 [1/1] 2.11ns
_ifconv:3  %not_tmp_6 = icmp ne i11 %p_1, -969

ST_5: tmp_4 [1/1] 0.00ns
_ifconv:4  %tmp_4 = trunc i32 %res_1 to i1

ST_5: tmp_8 [1/1] 1.37ns
_ifconv:5  %tmp_8 = or i1 %tmp_4, %not_tmp_6

ST_5: tmp_5 [1/1] 0.00ns
_ifconv:6  %tmp_5 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %res_1, i32 1, i32 31)

ST_5: res_1_s [1/1] 0.00ns
_ifconv:7  %res_1_s = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_5, i1 %tmp_8)

ST_5: res_2 [1/1] 1.37ns
_ifconv:8  %res_2 = select i1 %eol_2, i32 %res_1_s, i32 %res_1

ST_5: tmp_6 [1/1] 0.00ns
_ifconv:9  %tmp_6 = trunc i24 %p_Val2_s to i8

ST_5: tmp_7 [1/1] 0.00ns
_ifconv:10  %tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %p_Val2_s, i32 8, i32 15)

ST_5: tmp_9 [1/1] 0.00ns
_ifconv:11  %tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %p_Val2_s, i32 16, i32 23)

ST_5: stg_70 [1/1] 1.57ns
_ifconv:19  store i1 false, i1* %sof_1, align 1


 <State 6>: 1.70ns
ST_6: stg_71 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1819) nounwind

ST_6: tmp_2 [1/1] 0.00ns
:2  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1819)

ST_6: stg_73 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1807) nounwind

ST_6: tmp_s [1/1] 0.00ns
_ifconv:12  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1828)

ST_6: stg_75 [1/1] 0.00ns
_ifconv:13  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1807) nounwind

ST_6: stg_76 [1/1] 1.70ns
_ifconv:14  call void @_ssdm_op_Write.ap_auto.volatile.i8P(i8* %img_data_stream_0_V, i8 %tmp_6)

ST_6: stg_77 [1/1] 1.70ns
_ifconv:15  call void @_ssdm_op_Write.ap_auto.volatile.i8P(i8* %img_data_stream_1_V, i8 %tmp_7)

ST_6: stg_78 [1/1] 1.70ns
_ifconv:16  call void @_ssdm_op_Write.ap_auto.volatile.i8P(i8* %img_data_stream_2_V, i8 %tmp_9)

ST_6: empty_16 [1/1] 0.00ns
_ifconv:17  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1828, i32 %tmp_s)

ST_6: empty_17 [1/1] 0.00ns
_ifconv:18  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1819, i32 %tmp_2)

ST_6: stg_81 [1/1] 0.00ns
_ifconv:20  br label %2


 <State 7>: 0.00ns
ST_7: axi_last_V_3 [1/1] 0.00ns
.preheader:0  %axi_last_V_3 = phi i1 [ %tmp_last_V_2, %5 ], [ %eol_1, %2 ]

ST_7: axi_data_V_3 [1/1] 0.00ns
.preheader:1  %axi_data_V_3 = phi i24 [ %tmp_data_V_2, %5 ], [ %axi_data_V_1, %2 ]

ST_7: res_3 [1/1] 0.00ns
.preheader:2  %res_3 = phi i32 [ %res_4, %5 ], [ %res_1, %2 ]

ST_7: eol_3 [1/1] 0.00ns
.preheader:3  %eol_3 = phi i1 [ %tmp_last_V_2, %5 ], [ %eol, %2 ]

ST_7: stg_86 [1/1] 0.00ns
.preheader:4  br i1 %eol_3, label %6, label %5

ST_7: stg_87 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str1827) nounwind

ST_7: tmp_3 [1/1] 0.00ns
:1  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str1827)

ST_7: stg_89 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1807) nounwind

ST_7: stg_90 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str1807) nounwind

ST_7: empty_18 [1/1] 0.00ns
:4  %empty_18 = call { i24, i3, i3, i1, i1, i1, i1 } @_ssdm_op_Read.ap_auto.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)

ST_7: tmp_data_V_2 [1/1] 0.00ns
:5  %tmp_data_V_2 = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty_18, 0

ST_7: tmp_last_V_2 [1/1] 0.00ns
:6  %tmp_last_V_2 = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty_18, 4

ST_7: res_4 [1/1] 0.00ns
:7  %res_4 = or i32 %res_3, 2

ST_7: empty_19 [1/1] 0.00ns
:8  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str1827, i32 %tmp_3)

ST_7: stg_96 [1/1] 0.00ns
:9  br label %.preheader


 <State 8>: 0.00ns
ST_8: empty_20 [1/1] 0.00ns
:0  %empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1818, i32 %tmp_1)

ST_8: stg_98 [1/1] 0.00ns
:1  br label %.preheader150



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
