{
  "Top": "accelerator",
  "RtlTop": "accelerator",
  "RtlPrefix": "",
  "RtlSubPrefix": "accelerator_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_chain",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z010i",
    "Package": "-clg225",
    "Speed": "-1L",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "In": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<unsigned char, 0>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "In_r",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "Out": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_uint<8>, 0, 0, 0>, 0>&",
      "srcSize": "56",
      "hwRefs": [{
          "type": "interface",
          "interface": "Out_r",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "num_blocks": {
      "index": "2",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "num_blocks",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_interface -m_axi_addr64=0",
      "config_export -display_name {Byte Count Stream}",
      "config_export -format=ip_catalog",
      "config_export -library=byte_count_stream",
      "config_export -output=E:\/estimation_accel\/vivado\/ip_repo\/",
      "config_export -rtl=verilog",
      "config_export -vendor=jnowaczek",
      "config_export -version=1.0.7"
    ],
    "DirectiveTcl": ["set_directive_top -name accelerator \"accelerator\""],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "accelerator"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "9.359",
    "Uncertainty": "2.52693",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 9.359 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "jnowaczek",
    "Library": "byte_count_stream",
    "Name": "accelerator",
    "Version": "1.0",
    "DisplayName": "Byte Count Stream",
    "Revision": "7",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "jnowaczek_byte_count_stream_accelerator_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/src\/byte_count_stream.cpp"],
    "Vhdl": [
      "impl\/vhdl\/accelerator_ap_bound.vhd",
      "impl\/vhdl\/accelerator_control_s_axi.vhd",
      "impl\/vhdl\/accelerator_count.vhd",
      "impl\/vhdl\/accelerator_count_Pipeline_APPEARANCES.vhd",
      "impl\/vhdl\/accelerator_dataflow_in_loop_VITIS_LOOP_10_1.vhd",
      "impl\/vhdl\/accelerator_dataflow_in_loop_VITIS_LOOP_10_1_appear_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/accelerator_dataflow_in_loop_VITIS_LOOP_10_1_appear_V_RAM_AUTO_1R1W_memcore.vhd",
      "impl\/vhdl\/accelerator_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/accelerator_threshold.vhd",
      "impl\/vhdl\/accelerator_threshold_Pipeline_VITIS_LOOP_58_1.vhd",
      "impl\/vhdl\/accelerator.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/accelerator_ap_bound.v",
      "impl\/verilog\/accelerator_control_s_axi.v",
      "impl\/verilog\/accelerator_count.v",
      "impl\/verilog\/accelerator_count_Pipeline_APPEARANCES.v",
      "impl\/verilog\/accelerator_dataflow_in_loop_VITIS_LOOP_10_1.v",
      "impl\/verilog\/accelerator_dataflow_in_loop_VITIS_LOOP_10_1_appear_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/accelerator_dataflow_in_loop_VITIS_LOOP_10_1_appear_V_RAM_AUTO_1R1W_memcore.v",
      "impl\/verilog\/accelerator_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/accelerator_hls_deadlock_detection_unit.v",
      "impl\/verilog\/accelerator_hls_deadlock_detector.vh",
      "impl\/verilog\/accelerator_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/accelerator_hls_deadlock_idx1_monitor.v",
      "impl\/verilog\/accelerator_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/accelerator_hls_deadlock_report_unit.vh",
      "impl\/verilog\/accelerator_threshold.v",
      "impl\/verilog\/accelerator_threshold_Pipeline_VITIS_LOOP_58_1.v",
      "impl\/verilog\/accelerator.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/accelerator_v1_0\/data\/accelerator.mdd",
      "impl\/misc\/drivers\/accelerator_v1_0\/data\/accelerator.tcl",
      "impl\/misc\/drivers\/accelerator_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/accelerator_v1_0\/src\/xaccelerator.c",
      "impl\/misc\/drivers\/accelerator_v1_0\/src\/xaccelerator.h",
      "impl\/misc\/drivers\/accelerator_v1_0\/src\/xaccelerator_hw.h",
      "impl\/misc\/drivers\/accelerator_v1_0\/src\/xaccelerator_linux.c",
      "impl\/misc\/drivers\/accelerator_v1_0\/src\/xaccelerator_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/accelerator.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "5",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [{
          "offset": "0x10",
          "name": "num_blocks",
          "access": "W",
          "description": "Data signal of num_blocks",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "num_blocks",
              "access": "W",
              "description": "Bit 31 to 0 of num_blocks"
            }]
        }],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "num_blocks"
        }]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:In_r:Out_r",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_ready": "ready",
        "ap_idle": "idle",
        "ap_continue": "continue"
      },
      "ports": [
        "ap_continue",
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "In_r": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "8",
      "portPrefix": "In_r_",
      "ports": [
        "In_r_TDATA",
        "In_r_TREADY",
        "In_r_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "In"
        }]
    },
    "Out_r": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "8",
      "portPrefix": "Out_r_",
      "ports": [
        "Out_r_TDATA",
        "Out_r_TKEEP",
        "Out_r_TLAST",
        "Out_r_TREADY",
        "Out_r_TSTRB",
        "Out_r_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "Out"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_continue": {
      "dir": "in",
      "width": "1"
    },
    "In_r_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "In_r_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "In_r_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "Out_r_TDATA": {
      "dir": "out",
      "width": "8"
    },
    "Out_r_TKEEP": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "Out_r_TSTRB": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "Out_r_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "Out_r_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "Out_r_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "accelerator",
      "Instances": [{
          "ModuleName": "dataflow_in_loop_VITIS_LOOP_10_1",
          "InstanceName": "dataflow_in_loop_VITIS_LOOP_10_1_U0",
          "Instances": [
            {
              "ModuleName": "count",
              "InstanceName": "count_U0",
              "Instances": [{
                  "ModuleName": "count_Pipeline_APPEARANCES",
                  "InstanceName": "grp_count_Pipeline_APPEARANCES_fu_2863"
                }]
            },
            {
              "ModuleName": "threshold",
              "InstanceName": "threshold_U0",
              "Instances": [{
                  "ModuleName": "threshold_Pipeline_VITIS_LOOP_58_1",
                  "InstanceName": "grp_threshold_Pipeline_VITIS_LOOP_58_1_fu_55"
                }]
            }
          ]
        }]
    },
    "Info": {
      "count_Pipeline_APPEARANCES": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "count": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "threshold_Pipeline_VITIS_LOOP_58_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "threshold": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_in_loop_VITIS_LOOP_10_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "accelerator": {
        "FunctionProtocol": "ap_ctrl_chain",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "count_Pipeline_APPEARANCES": {
        "Latency": {
          "LatencyBest": "1027",
          "LatencyAvg": "1027",
          "LatencyWorst": "1027",
          "PipelineII": "1027",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "9.36",
          "Uncertainty": "2.53",
          "Estimate": "6.659"
        },
        "Loops": [{
            "Name": "APPEARANCES",
            "TripCount": "1024",
            "Latency": "1025",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "38",
          "AVAIL_FF": "35200",
          "UTIL_FF": "~0",
          "LUT": "190",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "count": {
        "Latency": {
          "LatencyBest": "1157",
          "LatencyAvg": "1157",
          "LatencyWorst": "1157",
          "PipelineII": "1157",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "9.36",
          "Uncertainty": "2.53",
          "Estimate": "6.659"
        },
        "Area": {
          "FF": "171",
          "AVAIL_FF": "35200",
          "UTIL_FF": "~0",
          "LUT": "2354",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "13",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "threshold_Pipeline_VITIS_LOOP_58_1": {
        "Latency": {
          "LatencyBest": "259",
          "LatencyAvg": "259",
          "LatencyWorst": "259",
          "PipelineII": "259",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "9.36",
          "Uncertainty": "2.53",
          "Estimate": "5.739"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_58_1",
            "TripCount": "256",
            "Latency": "257",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "46",
          "AVAIL_FF": "35200",
          "UTIL_FF": "~0",
          "LUT": "152",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "threshold": {
        "Latency": {
          "LatencyBest": "262",
          "LatencyAvg": "262",
          "LatencyWorst": "262",
          "PipelineII": "262",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "9.36",
          "Uncertainty": "2.53",
          "Estimate": "5.739"
        },
        "Area": {
          "FF": "60",
          "AVAIL_FF": "35200",
          "UTIL_FF": "~0",
          "LUT": "197",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_in_loop_VITIS_LOOP_10_1": {
        "Latency": {
          "LatencyBest": "1157",
          "LatencyAvg": "1157",
          "LatencyWorst": "1157",
          "PipelineII": "1158",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "9.36",
          "Uncertainty": "2.53",
          "Estimate": "6.659"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "FF": "243",
          "AVAIL_FF": "35200",
          "UTIL_FF": "~0",
          "LUT": "2577",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "14",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "0"
        }
      },
      "accelerator": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "9.36",
          "Uncertainty": "2.53",
          "Estimate": "6.659"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_10_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": ""
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "FF": "968",
          "AVAIL_FF": "35200",
          "UTIL_FF": "2",
          "LUT": "2856",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "16",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-09-18 15:33:33 -0500",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.1"
  }
}
