<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTEMS: Interrupt Controller Common Definitions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rtemslogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RTEMS
   &#160;<span id="projectnumber">5.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle">
<div class="title">Interrupt Controller Common Definitions<div class="ingroups"><a class="el" href="group__RTEMSBSPs.html">Board Support Packages</a> &raquo; <a class="el" href="group__RTEMSBSPsARM.html">ARM</a> &raquo; <a class="el" href="group__RTEMSBSPsARMCycV.html">Intel Cyclone V</a> &raquo; <a class="el" href="group__RTEMSBSPsARMCycVContrib.html">Contributed Code</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga0b64308d6e2a4f21f7915b6baf6eded9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__INT__COMMON.html#ga0b64308d6e2a4f21f7915b6baf6eded9">ALT_INT_ICCIAR_CPUID_GET</a>(icciar)&#160;&#160;&#160;((icciar &gt;&gt; 10) &amp; 0x7)</td></tr>
<tr class="separator:ga0b64308d6e2a4f21f7915b6baf6eded9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90923330529a22d1e076b22ef53d84f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__INT__COMMON.html#ga90923330529a22d1e076b22ef53d84f1">ALT_INT_ICCIAR_ACKINTID_GET</a>(icciar)&#160;&#160;&#160;(icciar &amp; 0x3FF)</td></tr>
<tr class="separator:ga90923330529a22d1e076b22ef53d84f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga394d3efae4a3ee1015ed47f9698deea6"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group__INT__COMMON.html#gaf87a5a7f416fc6f679b59dadacbeb592">ALT_INT_INTERRUPT_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__INT__COMMON.html#ga394d3efae4a3ee1015ed47f9698deea6">ALT_INT_INTERRUPT_t</a></td></tr>
<tr class="separator:ga394d3efae4a3ee1015ed47f9698deea6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0986f657275460bf46c91f02b77c8667"><td class="memItemLeft" align="right" valign="top">typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__INT__COMMON.html#ga0986f657275460bf46c91f02b77c8667">alt_int_cpu_target_t</a></td></tr>
<tr class="separator:ga0986f657275460bf46c91f02b77c8667"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69d4792f881cdf473ca64f8b4e23ba52"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group__INT__COMMON.html#ga30a2ad1b5e644feb2f502ab3fb39756e">ALT_INT_TRIGGER_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__INT__COMMON.html#ga69d4792f881cdf473ca64f8b4e23ba52">ALT_INT_TRIGGER_t</a></td></tr>
<tr class="separator:ga69d4792f881cdf473ca64f8b4e23ba52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e81bbf0aa421b2c5ec85a6bfe42c051"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group__INT__COMMON.html#ga746ce27835235f2cd0199b089482b770">ALT_INT_SGI_TARGET_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__INT__COMMON.html#ga7e81bbf0aa421b2c5ec85a6bfe42c051">ALT_INT_SGI_TARGET_t</a></td></tr>
<tr class="separator:ga7e81bbf0aa421b2c5ec85a6bfe42c051"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace129e79f7e2eee4b0cfc7a0cc297053"><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__INT__COMMON.html#gace129e79f7e2eee4b0cfc7a0cc297053">alt_int_callback_t</a>) (uint32_t icciar, void *<a class="el" href="sun4u_2tte_8h.html#a9b4a99475e2709333b8e5d70483173f1">context</a>)</td></tr>
<tr class="separator:gace129e79f7e2eee4b0cfc7a0cc297053"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:gaf87a5a7f416fc6f679b59dadacbeb592"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__INT__COMMON.html#gaf87a5a7f416fc6f679b59dadacbeb592">ALT_INT_INTERRUPT_e</a> { <br />
&#160;&#160;<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a8057a3e1fb67a8ba98a4e589a391d611">ALT_INT_INTERRUPT_SGI0</a> = 0, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a6510f96768afb3ff8919014dec8cdb43">ALT_INT_INTERRUPT_SGI1</a> = 1, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a79cabbde17bd4c9b31382017fee13c3b">ALT_INT_INTERRUPT_SGI2</a> = 2, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a3b6a05de3d410cf7933ff84787988f10">ALT_INT_INTERRUPT_SGI3</a> = 3, 
<br />
&#160;&#160;<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a5b6330b835194f6dbe471e0c0fd2b78d">ALT_INT_INTERRUPT_SGI4</a> = 4, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a24ff64a726d8fafe30854aed13401336">ALT_INT_INTERRUPT_SGI5</a> = 5, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592aa0d7c3fd803cc0a63a6bee40906065b9">ALT_INT_INTERRUPT_SGI6</a> = 6, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592aa2067ad9a8ea40a432b165df9ca264f2">ALT_INT_INTERRUPT_SGI7</a> = 7, 
<br />
&#160;&#160;<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592aeb33100d35388e2a771fae4c167a646d">ALT_INT_INTERRUPT_SGI8</a> = 8, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a0f01b77907cb597686ebf678aacd4817">ALT_INT_INTERRUPT_SGI9</a> = 9, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592aa3319308232589dcb4855bdcd962e941">ALT_INT_INTERRUPT_SGI10</a> = 10, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592af25672595da9bcefb0afa754e950a8fc">ALT_INT_INTERRUPT_SGI11</a> = 11, 
<br />
&#160;&#160;<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a59e86d5b8a8b4ee27942f095490133e7">ALT_INT_INTERRUPT_SGI12</a> = 12, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a9c8bb83662174179703946f29e3c34ea">ALT_INT_INTERRUPT_SGI13</a> = 13, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592aa356ac325037d9ddfd04b1c37a2c0a81">ALT_INT_INTERRUPT_SGI14</a> = 14, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a6e7ed2e9bb881ebbb47d640d3e1e9afb">ALT_INT_INTERRUPT_SGI15</a> = 15, 
<br />
&#160;&#160;<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a31f54c1af1b44521d5df486115f52ba5">ALT_INT_INTERRUPT_PPI_TIMER_GLOBAL</a> = 27, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a76d5c84e829e9324ae149b9b69218998">ALT_INT_INTERRUPT_PPI_TIMER_PRIVATE</a> = 29, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a28663d1dd69dc2be485761b264a92d3d">ALT_INT_INTERRUPT_PPI_TIMER_WATCHDOG</a> = 30, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a41a5b8cdb79c2c332353a40db1c2c134">ALT_INT_INTERRUPT_CPU0_PARITYFAIL</a> = 32, 
<br />
&#160;&#160;<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592adc232e776e368eece90105b8726dbd6d">ALT_INT_INTERRUPT_CPU0_PARITYFAIL_BTAC</a> = 33, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592ae90e3702be8ff8fb755464dfd6047d2c">ALT_INT_INTERRUPT_CPU0_PARITYFAIL_GHB</a> = 34, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a0a1dcad5a99b2d564ce16e1171bea71e">ALT_INT_INTERRUPT_CPU0_PARITYFAIL_I_TAG</a> = 35, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a7fd55727de6e38c4fc9ed82e6cef4bf7">ALT_INT_INTERRUPT_CPU0_PARITYFAIL_I_DATA</a> = 36, 
<br />
&#160;&#160;<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592ae57f74c7d48f48e5ac1339b1c87a1e98">ALT_INT_INTERRUPT_CPU0_PARITYFAIL_TLB</a> = 37, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a58dde12f7cf7cc622238d87f22f07565">ALT_INT_INTERRUPT_CPU0_PARITYFAIL_D_OUTER</a> = 38, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a2e1d02bbba37947592c2bbf38aeae094">ALT_INT_INTERRUPT_CPU0_PARITYFAIL_D_TAG</a> = 39, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a4427741ee0ec485a9f99b7e83fbfe47e">ALT_INT_INTERRUPT_CPU0_PARITYFAIL_D_DATA</a> = 40, 
<br />
&#160;&#160;<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a964c0ce813ff234524105c264812c00e">ALT_INT_INTERRUPT_CPU0_DEFLAGS0</a> = 41, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a030da154530b67c1bad02a70eb126741">ALT_INT_INTERRUPT_CPU0_DEFLAGS1</a> = 42, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592abf1b96ed982c62762a43ddace6bd6ad7">ALT_INT_INTERRUPT_CPU0_DEFLAGS2</a> = 43, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a763865592c534704653b25cc82a98770">ALT_INT_INTERRUPT_CPU0_DEFLAGS3</a> = 44, 
<br />
&#160;&#160;<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a36eec25b4ae0b98e471b4af10a1056cb">ALT_INT_INTERRUPT_CPU0_DEFLAGS4</a> = 45, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a1ad96d24530a01470dd2f3c867d44c7e">ALT_INT_INTERRUPT_CPU0_DEFLAGS5</a> = 46, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a70a415e0beab0c56d9582590ff99a43f">ALT_INT_INTERRUPT_CPU0_DEFLAGS6</a> = 47, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592af1a1f198c5f1b666ee44f514ce5c1f4e">ALT_INT_INTERRUPT_CPU1_PARITYFAIL</a> = 48, 
<br />
&#160;&#160;<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a5e6f01b8eb23d91df01d1cf02b37e6f7">ALT_INT_INTERRUPT_CPU1_PARITYFAIL_BTAC</a> = 49, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a3f4cebb33c1700f325033f9ef2a56f98">ALT_INT_INTERRUPT_CPU1_PARITYFAIL_GHB</a> = 50, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a09bb6140070ad080226833a52d71fff2">ALT_INT_INTERRUPT_CPU1_PARITYFAIL_I_TAG</a> = 51, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a9a8276406bd8539803ef21e7f0abc1c2">ALT_INT_INTERRUPT_CPU1_PARITYFAIL_I_DATA</a> = 52, 
<br />
&#160;&#160;<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a174b12c5fabc934d55c56ee7beacb2f6">ALT_INT_INTERRUPT_CPU1_PARITYFAIL_TLB</a> = 53, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a986d914e13e38286bc390bca027c6ea2">ALT_INT_INTERRUPT_CPU1_PARITYFAIL_D_OUTER</a> = 54, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a83a81c97026a974d3b52d6ca6a7fb61c">ALT_INT_INTERRUPT_CPU1_PARITYFAIL_D_TAG</a> = 55, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a678d31e7714c4b1849bb04d3aee5efc4">ALT_INT_INTERRUPT_CPU1_PARITYFAIL_D_DATA</a> = 56, 
<br />
&#160;&#160;<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a78e44b141d4586f8c949b0b8f12cc32e">ALT_INT_INTERRUPT_CPU1_DEFLAGS0</a> = 57, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a618975f20d0148a282299a21ba508b02">ALT_INT_INTERRUPT_CPU1_DEFLAGS1</a> = 58, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592ad11c208bcfdb492bd7702ba3ae0179f7">ALT_INT_INTERRUPT_CPU1_DEFLAGS2</a> = 59, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592af32aa313e56251ffd8b15ce7bc95cb63">ALT_INT_INTERRUPT_CPU1_DEFLAGS3</a> = 60, 
<br />
&#160;&#160;<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a5979a8f75fe0287ef06461786fe82d15">ALT_INT_INTERRUPT_CPU1_DEFLAGS4</a> = 61, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592aa962a8d0f43ae34614196be5076894fc">ALT_INT_INTERRUPT_CPU1_DEFLAGS5</a> = 62, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a443ad73478988e78caf3f7708948dee9">ALT_INT_INTERRUPT_CPU1_DEFLAGS6</a> = 63, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a36bb8599ddb8ad0b3ed64a74d50a7d8e">ALT_INT_INTERRUPT_SCU_PARITYFAIL0</a> = 64, 
<br />
&#160;&#160;<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592ab1fd15c2fdbe84f113746bdd2b43ad40">ALT_INT_INTERRUPT_SCU_PARITYFAIL1</a> = 65, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a6fd6facd0ed04d164fbf784cb4ca8968">ALT_INT_INTERRUPT_SCU_EV_ABORT</a> = 66, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a02e2e6df886a2578ccb157e39e7ad0a6">ALT_INT_INTERRUPT_L2_ECC_BYTE_WR_IRQ</a> = 67, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592ab8ee31cb36032d2fd545f5c80c6bb5ba">ALT_INT_INTERRUPT_L2_ECC_CORRECTED_IRQ</a> = 68, 
<br />
&#160;&#160;<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a3c4a999d3a42eeb250046c6cc0647171">ALT_INT_INTERRUPT_L2_ECC_UNCORRECTED_IRQ</a> = 69, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a32d31e732ee28502191b70204963466e">ALT_INT_INTERRUPT_L2_COMBINED_IRQ</a> = 70, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592add25c27750b669635e0478aa416da5b5">ALT_INT_INTERRUPT_DDR_ECC_ERROR_IRQ</a> = 71, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a3e39f0cdba7146c375215bf387cbc6ef">ALT_INT_INTERRUPT_F2S_FPGA_IRQ0</a> = 72, 
<br />
&#160;&#160;<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592ace70b330a7ed7da905f36944133325ef">ALT_INT_INTERRUPT_F2S_FPGA_IRQ1</a> = 73, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592aeb9f58090aaf2b8c2d2e6b0cdd6670c2">ALT_INT_INTERRUPT_F2S_FPGA_IRQ2</a> = 74, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a52d9e5185e1cbea28140507ed4935315">ALT_INT_INTERRUPT_F2S_FPGA_IRQ3</a> = 75, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a2a780eb8644fa2ff4ee8e27e1f4a1588">ALT_INT_INTERRUPT_F2S_FPGA_IRQ4</a> = 76, 
<br />
&#160;&#160;<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592adcd0030c21ce2b0c1542c74715bffc3a">ALT_INT_INTERRUPT_F2S_FPGA_IRQ5</a> = 77, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a186502c4be086846663b3254a7939d7a">ALT_INT_INTERRUPT_F2S_FPGA_IRQ6</a> = 78, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a9dbc5791d89cad373b35ca24a57fd08f">ALT_INT_INTERRUPT_F2S_FPGA_IRQ7</a> = 79, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a5210dc6fda773a4366a1ee0396718442">ALT_INT_INTERRUPT_F2S_FPGA_IRQ8</a> = 80, 
<br />
&#160;&#160;<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a9ee0313918ec15263a85f5f4ec171e60">ALT_INT_INTERRUPT_F2S_FPGA_IRQ9</a> = 81, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592afce15283ec0cabe6587dd070985c7da2">ALT_INT_INTERRUPT_F2S_FPGA_IRQ10</a> = 82, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a6959887fda78b6455bb27c9690f0dd92">ALT_INT_INTERRUPT_F2S_FPGA_IRQ11</a> = 83, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a9137e7c7f8671a5a2dbf56a4b0536f82">ALT_INT_INTERRUPT_F2S_FPGA_IRQ12</a> = 84, 
<br />
&#160;&#160;<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a2aa42d4b36c274d89e90ebc13d3a9f3e">ALT_INT_INTERRUPT_F2S_FPGA_IRQ13</a> = 85, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592ae828a11037bac7cb3bf50780807c7101">ALT_INT_INTERRUPT_F2S_FPGA_IRQ14</a> = 86, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592afb8bddbcf2cfdf25b8941f25ba38acc7">ALT_INT_INTERRUPT_F2S_FPGA_IRQ15</a> = 87, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a75ec1e911c53ea2296fa5055b1b89355">ALT_INT_INTERRUPT_F2S_FPGA_IRQ16</a> = 88, 
<br />
&#160;&#160;<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a21fd9591b9bf99466e92dab46ad4e808">ALT_INT_INTERRUPT_F2S_FPGA_IRQ17</a> = 89, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a587f726fbcc5311775dfcfc3f2689a8e">ALT_INT_INTERRUPT_F2S_FPGA_IRQ18</a> = 90, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592af3aad03dd5ad04fcdc788fac8b628d0f">ALT_INT_INTERRUPT_F2S_FPGA_IRQ19</a> = 91, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a0aa0ddf5ae391d0a7ed199c481ddadbb">ALT_INT_INTERRUPT_F2S_FPGA_IRQ20</a> = 92, 
<br />
&#160;&#160;<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a7b6936c4575f396e11936e10c50ce1aa">ALT_INT_INTERRUPT_F2S_FPGA_IRQ21</a> = 93, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592ab832b0e28188135518ae31a0d082e534">ALT_INT_INTERRUPT_F2S_FPGA_IRQ22</a> = 94, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592af4a53b6d5c9e3d455d52376361dc9783">ALT_INT_INTERRUPT_F2S_FPGA_IRQ23</a> = 95, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592ae876a515b1646d2c1a8d4ee2cc1e8e3a">ALT_INT_INTERRUPT_F2S_FPGA_IRQ24</a> = 96, 
<br />
&#160;&#160;<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592acc6e7ec75f4c1087a900fa49b313be54">ALT_INT_INTERRUPT_F2S_FPGA_IRQ25</a> = 97, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a01c11c26f39ac153162a6002b19f766a">ALT_INT_INTERRUPT_F2S_FPGA_IRQ26</a> = 98, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592afac3fcc624e84b0fb5caf15cf711b452">ALT_INT_INTERRUPT_F2S_FPGA_IRQ27</a> = 99, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592afc82098d50be6ac5f65c1f1a5b370c2f">ALT_INT_INTERRUPT_F2S_FPGA_IRQ28</a> = 100, 
<br />
&#160;&#160;<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592ab393f5e328bf2d88ba7400ce6a1ffc33">ALT_INT_INTERRUPT_F2S_FPGA_IRQ29</a> = 101, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592abfbfc5fdd76d0f156a689e6c3fa64f36">ALT_INT_INTERRUPT_F2S_FPGA_IRQ30</a> = 102, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a0497c84567efe797c6dac8460aae6171">ALT_INT_INTERRUPT_F2S_FPGA_IRQ31</a> = 103, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a9202ea8116308310d5e5970a283ea114">ALT_INT_INTERRUPT_F2S_FPGA_IRQ32</a> = 104, 
<br />
&#160;&#160;<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592ae72ca029da39ebbd9642edde72fafaf7">ALT_INT_INTERRUPT_F2S_FPGA_IRQ33</a> = 105, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a24ce0c6d7b85216ce0bcf2685fe2c973">ALT_INT_INTERRUPT_F2S_FPGA_IRQ34</a> = 106, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a943e558377734e574ba6d2cc3bfaaa61">ALT_INT_INTERRUPT_F2S_FPGA_IRQ35</a> = 107, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a07e88a01f2cbeb777a8a1b93802b7a31">ALT_INT_INTERRUPT_F2S_FPGA_IRQ36</a> = 108, 
<br />
&#160;&#160;<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a9d75b342047cac4b9096459f70fcbdf5">ALT_INT_INTERRUPT_F2S_FPGA_IRQ37</a> = 109, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592aa93abec539e65f0faaaa2c411ca12824">ALT_INT_INTERRUPT_F2S_FPGA_IRQ38</a> = 110, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592af744bfae7cf40992db47fb1e5d7b8205">ALT_INT_INTERRUPT_F2S_FPGA_IRQ39</a> = 111, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592ae3557e33c214091aa731bf18fa60be3d">ALT_INT_INTERRUPT_F2S_FPGA_IRQ40</a> = 112, 
<br />
&#160;&#160;<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a2f75d9817975e8f10b86b5555e9b13ec">ALT_INT_INTERRUPT_F2S_FPGA_IRQ41</a> = 113, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a3134be31dc1688f91de4d46cc3660a36">ALT_INT_INTERRUPT_F2S_FPGA_IRQ42</a> = 114, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a890c7b5b5061f89a75de952187b7121f">ALT_INT_INTERRUPT_F2S_FPGA_IRQ43</a> = 115, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592ad130a6aace8ffdb8f41306b6ad82ceb6">ALT_INT_INTERRUPT_F2S_FPGA_IRQ44</a> = 116, 
<br />
&#160;&#160;<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592afb9ad9b3ede0804ea9485d136d2f59b1">ALT_INT_INTERRUPT_F2S_FPGA_IRQ45</a> = 117, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592af1d3aad45de69acab9aa8b13da743a26">ALT_INT_INTERRUPT_F2S_FPGA_IRQ46</a> = 118, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a4e6552aedb9203ca9493af894c812699">ALT_INT_INTERRUPT_F2S_FPGA_IRQ47</a> = 119, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a4003895bfc6041466d56aabff114e000">ALT_INT_INTERRUPT_F2S_FPGA_IRQ48</a> = 120, 
<br />
&#160;&#160;<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592aa92392b6fa8b110d8b1623a50f904bdd">ALT_INT_INTERRUPT_F2S_FPGA_IRQ49</a> = 121, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a9e258f20fd8636e1f3af813c2f675b68">ALT_INT_INTERRUPT_F2S_FPGA_IRQ50</a> = 122, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a6b4ef48d141c0ca265358c78103b0c9d">ALT_INT_INTERRUPT_F2S_FPGA_IRQ51</a> = 123, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592acbcbecdd1b23144b98a0332ae66dd96e">ALT_INT_INTERRUPT_F2S_FPGA_IRQ52</a> = 124, 
<br />
&#160;&#160;<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a911fd8e774ceae956dd760ab8aeda398">ALT_INT_INTERRUPT_F2S_FPGA_IRQ53</a> = 125, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592aaaa54a09ecdd2e834337f9a852915df4">ALT_INT_INTERRUPT_F2S_FPGA_IRQ54</a> = 126, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a30a9ff814def3d70a5beff2f0879a954">ALT_INT_INTERRUPT_F2S_FPGA_IRQ55</a> = 127, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a20e18f19e828b7943e1a324684aff795">ALT_INT_INTERRUPT_F2S_FPGA_IRQ56</a> = 128, 
<br />
&#160;&#160;<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a67df5072ef8457290998fa0e5c90eec1">ALT_INT_INTERRUPT_F2S_FPGA_IRQ57</a> = 129, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592ac82fec813f2b7aa5b792ee702dcd187d">ALT_INT_INTERRUPT_F2S_FPGA_IRQ58</a> = 130, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a69369253e68b826dd52c05a5862974ad">ALT_INT_INTERRUPT_F2S_FPGA_IRQ59</a> = 131, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a5a724f7bf5a3487fd200c6a082536ba9">ALT_INT_INTERRUPT_F2S_FPGA_IRQ60</a> = 132, 
<br />
&#160;&#160;<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592af9ca82c2f2aa04694dad5a5fc078e591">ALT_INT_INTERRUPT_F2S_FPGA_IRQ61</a> = 133, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592ac16c6421fe29052a1e7089e1620213e0">ALT_INT_INTERRUPT_F2S_FPGA_IRQ62</a> = 134, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a445f5472310805f244e91622c9c42964">ALT_INT_INTERRUPT_F2S_FPGA_IRQ63</a> = 135, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a1388e07602c4541062d1d3b244269ce0">ALT_INT_INTERRUPT_DMA_IRQ0</a> = 136, 
<br />
&#160;&#160;<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a8c8a8bcd27474e193ca7eebce49dbb1f">ALT_INT_INTERRUPT_DMA_IRQ1</a> = 137, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a0318f463527d9937dbb1c94b7b0815d3">ALT_INT_INTERRUPT_DMA_IRQ2</a> = 138, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592ac50dfab982612dcd0940a4220a1ba7c1">ALT_INT_INTERRUPT_DMA_IRQ3</a> = 139, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592ac8e78bada1f74a7fcb23d6236346ae37">ALT_INT_INTERRUPT_DMA_IRQ4</a> = 140, 
<br />
&#160;&#160;<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a7e9cc6b41d78077471a68e2311b31b02">ALT_INT_INTERRUPT_DMA_IRQ5</a> = 141, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a3c7d74e14c9affdeff220cb8221a25fc">ALT_INT_INTERRUPT_DMA_IRQ6</a> = 142, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592acdc80310861c88310b5ccb47f52d0fe1">ALT_INT_INTERRUPT_DMA_IRQ7</a> = 143, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592aa6ef2ca82f7e5ebe0cfe730fa6327881">ALT_INT_INTERRUPT_DMA_IRQ_ABORT</a> = 144, 
<br />
&#160;&#160;<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592add606389e22ac594b2d322c8d29e776d">ALT_INT_INTERRUPT_DMA_ECC_CORRECTED_IRQ</a> = 145, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a2917005926653acb5b61b5bdcb4e1bb1">ALT_INT_INTERRUPT_DMA_ECC_UNCORRECTED_IRQ</a> = 146, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a7c8fba26e4b30a11c060b84a2c416d5c">ALT_INT_INTERRUPT_EMAC0_IRQ</a> = 147, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592ace535252900d7ad6096c6b9ee46f8bdf">ALT_INT_INTERRUPT_EMAC0_TX_ECC_CORRECTED_IRQ</a> = 148, 
<br />
&#160;&#160;<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a4390bd063caa7919be846ab76c50e7bb">ALT_INT_INTERRUPT_EMAC0_TX_ECC_UNCORRECTED_IRQ</a> = 149, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a6c1b30b6de222cc3cc6ec3256fcc9aa1">ALT_INT_INTERRUPT_EMAC0_RX_ECC_CORRECTED_IRQ</a> = 150, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592ad69fa2798719b40db9855489cf3904b7">ALT_INT_INTERRUPT_EMAC0_RX_ECC_UNCORRECTED_IRQ</a> = 151, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592aee58d5b5758972d4803c6bb425fc250b">ALT_INT_INTERRUPT_EMAC1_IRQ</a> = 152, 
<br />
&#160;&#160;<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a43f695522222ffe14524cba3d9313530">ALT_INT_INTERRUPT_EMAC1_TX_ECC_CORRECTED_IRQ</a> = 153, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a01a12543fbd2bbb5de045582e34f6663">ALT_INT_INTERRUPT_EMAC1_TX_ECC_UNCORRECTED_IRQ</a> = 154, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a9de1b79b00bf863a5061b3ad5af10e97">ALT_INT_INTERRUPT_EMAC1_RX_ECC_CORRECTED_IRQ</a> = 155, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592af99bada78eaf174230e18987a6ff3af8">ALT_INT_INTERRUPT_EMAC1_RX_ECC_UNCORRECTED_IRQ</a> = 156, 
<br />
&#160;&#160;<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a0afc9d81c945ca20202c52dd09680f66">ALT_INT_INTERRUPT_USB0_IRQ</a> = 157, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592abb39a53c625eddd2f1fc3db664ed6e36">ALT_INT_INTERRUPT_USB0_ECC_CORRECTED</a> = 158, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592ad566a055627ea22076b071eeab344671">ALT_INT_INTERRUPT_USB0_ECC_UNCORRECTED</a> = 159, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592ac292fb89b1e60a8e4d081ac9c2caf6a1">ALT_INT_INTERRUPT_USB1_IRQ</a> = 160, 
<br />
&#160;&#160;<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592ab1e1f74bd747e8c9d8cb9efb01bad633">ALT_INT_INTERRUPT_USB1_ECC_CORRECTED</a> = 161, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592ac32b7eebfb426475f7625e7789ef174e">ALT_INT_INTERRUPT_USB1_ECC_UNCORRECTED</a> = 162, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a282e2fdc6fd48294bf0e222c6d63b9cd">ALT_INT_INTERRUPT_CAN0_STS_IRQ</a> = 163, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a9f5eda0b32e244fe2638355b76f3d067">ALT_INT_INTERRUPT_CAN0_MO_IRQ</a> = 164, 
<br />
&#160;&#160;<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592aaeb0582016dd7e4d2ce35e5028ac4d5f">ALT_INT_INTERRUPT_CAN0_ECC_CORRECTED_IRQ</a> = 165, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592ac1d6965e8bcab909c9c6e5a424dedc85">ALT_INT_INTERRUPT_CAN0_ECC_UNCORRECTED_IRQ</a> = 166, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592aa7a0b220caf36d4fb868825d06a63eef">ALT_INT_INTERRUPT_CAN1_STS_IRQ</a> = 167, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592ab7e4e86170db10ed045538403d248693">ALT_INT_INTERRUPT_CAN1_MO_IRQ</a> = 168, 
<br />
&#160;&#160;<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a2bb0ebb3e87add4a6e3d621f55403bad">ALT_INT_INTERRUPT_CAN1_ECC_CORRECTED_IRQ</a> = 169, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592ab9ebd459033f43815adcfbb1f7eb382a">ALT_INT_INTERRUPT_CAN1_ECC_UNCORRECTED_IRQ</a> = 170, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592afb2051c3c56df97b41bffb0713b49039">ALT_INT_INTERRUPT_SDMMC_IRQ</a> = 171, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a7b18ff672dccd39922e655a5d13d3a50">ALT_INT_INTERRUPT_SDMMC_PORTA_ECC_CORRECTED</a> = 172, 
<br />
&#160;&#160;<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a67d903b84c4c3822a1c2971b6e4c0141">ALT_INT_INTERRUPT_SDMMC_PORTA_ECC_UNCORRECTED</a> = 173, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a9474aa36c515d9236753637c6f22b615">ALT_INT_INTERRUPT_SDMMC_PORTB_ECC_CORRECTED</a> = 174, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a4367cd0df3d45730427f5f53fa1ad9d1">ALT_INT_INTERRUPT_SDMMC_PORTB_ECC_UNCORRECTED</a> = 175, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592acc4223b1102b275657dc5592b2d4f18a">ALT_INT_INTERRUPT_NAND_IRQ</a> = 176, 
<br />
&#160;&#160;<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592afa0da04157974ae5e2752119da567a97">ALT_INT_INTERRUPT_NANDR_ECC_CORRECTED_IRQ</a> = 177, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a3043c011a5bd7b2a6c5a733f09af9e87">ALT_INT_INTERRUPT_NANDR_ECC_UNCORRECTED_IRQ</a> = 178, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a78d02f8a8eee9d6fa78486da58e97943">ALT_INT_INTERRUPT_NANDW_ECC_CORRECTED_IRQ</a> = 179, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a0f0db4efdaeff5dc753f285b5d5d0ffd">ALT_INT_INTERRUPT_NANDW_ECC_UNCORRECTED_IRQ</a> = 180, 
<br />
&#160;&#160;<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a3cf7ba8e45a2adde8f7d000dfa6239c9">ALT_INT_INTERRUPT_NANDE_ECC_CORRECTED_IRQ</a> = 181, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592ab4d78bfb0a48cf7443c3d188bf961893">ALT_INT_INTERRUPT_NANDE_ECC_UNCORRECTED_IRQ</a> = 182, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a50a842c85fcbbe40702a55ee1c897425">ALT_INT_INTERRUPT_QSPI_IRQ</a> = 183, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592acd36d8b53b7541003c337f7e682654ca">ALT_INT_INTERRUPT_QSPI_ECC_CORRECTED_IRQ</a> = 184, 
<br />
&#160;&#160;<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a1d315fedeaca4f0ef950b7db89b7ffbc">ALT_INT_INTERRUPT_QSPI_ECC_UNCORRECTED_IRQ</a> = 185, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a48859ccf231a3eb4ca82b819835d8de5">ALT_INT_INTERRUPT_SPI0_IRQ</a> = 186, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a603cc6893e8f4e724e936cd7504ffa82">ALT_INT_INTERRUPT_SPI1_IRQ</a> = 187, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592abff76fd8f675550c64487005a22fdb78">ALT_INT_INTERRUPT_SPI2_IRQ</a> = 188, 
<br />
&#160;&#160;<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592aede5d46e1df77fc2ab1472604109ff34">ALT_INT_INTERRUPT_SPI3_IRQ</a> = 189, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592ae322c350f1d8028de86d6bcaad20486e">ALT_INT_INTERRUPT_I2C0_IRQ</a> = 190, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a9d872823c21aac3a25ca7da6276550e3">ALT_INT_INTERRUPT_I2C1_IRQ</a> = 191, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a6b7b1382580286cd6a5417ea7df3fc83">ALT_INT_INTERRUPT_I2C2_IRQ</a> = 192, 
<br />
&#160;&#160;<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a5dffd3a302c43f4b54f887b713e4a8a7">ALT_INT_INTERRUPT_I2C3_IRQ</a> = 193, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a9c7e391aa90e0db94e00a9f4786c7fd8">ALT_INT_INTERRUPT_UART0</a> = 194, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a48e2d9582b0027461e404f9a8edb2dc7">ALT_INT_INTERRUPT_UART1</a> = 195, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a8b7dc1d6aa8434074e46d1edc22cf80e">ALT_INT_INTERRUPT_GPIO0</a> = 196, 
<br />
&#160;&#160;<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a8464db2c0fdb32a2a5cf59889bb1cdf2">ALT_INT_INTERRUPT_GPIO1</a> = 197, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a9faf1790f20b1d230327d7be68d8a4f7">ALT_INT_INTERRUPT_GPIO2</a> = 198, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592ae15dcc6c3cb59690cdbdcc37d5356f83">ALT_INT_INTERRUPT_TIMER_L4SP_0_IRQ</a> = 199, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592ad6ac2314a8ed5633b7c8b84d1db6266b">ALT_INT_INTERRUPT_TIMER_L4SP_1_IRQ</a> = 200, 
<br />
&#160;&#160;<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a8c1002b2691234841d388d44f476784c">ALT_INT_INTERRUPT_TIMER_OSC1_0_IRQ</a> = 201, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a0a4c4a0be8ff13be04c065dbe203cc5e">ALT_INT_INTERRUPT_TIMER_OSC1_1_IRQ</a> = 202, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a7c1e466b06d9124b546c29ce60d7fbbe">ALT_INT_INTERRUPT_WDOG0_IRQ</a> = 203, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a756314d22acef3f7cca3a19506d076e0">ALT_INT_INTERRUPT_WDOG1_IRQ</a> = 204, 
<br />
&#160;&#160;<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a679ad143926f69f76000c45138368d5c">ALT_INT_INTERRUPT_CLKMGR_IRQ</a> = 205, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592ae838348529c32001305d9eb3cdd3d3e7">ALT_INT_INTERRUPT_MPUWAKEUP_IRQ</a> = 206, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592aaadb69a1be07612a0a9cd28ee3b916a7">ALT_INT_INTERRUPT_FPGA_MAN_IRQ</a> = 207, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592aa828e5bc6d08440bf41c3685e5ec0ef8">ALT_INT_INTERRUPT_NCTIIRQ0</a> = 208, 
<br />
&#160;&#160;<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a8b2546945a46adc1db68451006ffba58">ALT_INT_INTERRUPT_NCTIIRQ1</a> = 209, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592a3a51fc51e22c4f1955a96b319106a28f">ALT_INT_INTERRUPT_RAM_ECC_CORRECTED_IRQ</a> = 210, 
<a class="el" href="group__INT__COMMON.html#ggaf87a5a7f416fc6f679b59dadacbeb592afc1e4bc340fd07bd7085f144a672b291">ALT_INT_INTERRUPT_RAM_ECC_UNCORRECTED_IRQ</a> = 211
<br />
 }</td></tr>
<tr class="separator:gaf87a5a7f416fc6f679b59dadacbeb592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30a2ad1b5e644feb2f502ab3fb39756e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__INT__COMMON.html#ga30a2ad1b5e644feb2f502ab3fb39756e">ALT_INT_TRIGGER_e</a> { <br />
&#160;&#160;<a class="el" href="group__INT__COMMON.html#gga30a2ad1b5e644feb2f502ab3fb39756eaaa7221887a9d7d6dfd8b4d7b33f94b12">ALT_INT_TRIGGER_EDGE</a>, 
<a class="el" href="group__INT__COMMON.html#gga30a2ad1b5e644feb2f502ab3fb39756ea057922245b742f020a06f0232e652151">ALT_INT_TRIGGER_LEVEL</a>, 
<a class="el" href="group__INT__COMMON.html#gga30a2ad1b5e644feb2f502ab3fb39756ea58341f6aaaefa1e8f622d3ef08198796">ALT_INT_TRIGGER_SOFTWARE</a>, 
<a class="el" href="group__INT__COMMON.html#gga30a2ad1b5e644feb2f502ab3fb39756eaae21d3cab5b0cbffa2bb03e8a9fbda7f">ALT_INT_TRIGGER_AUTODETECT</a>, 
<br />
&#160;&#160;<a class="el" href="group__INT__COMMON.html#gga30a2ad1b5e644feb2f502ab3fb39756eafa477c00d65f475cd33ef5656ad60495">ALT_INT_TRIGGER_NA</a>
<br />
 }</td></tr>
<tr class="separator:ga30a2ad1b5e644feb2f502ab3fb39756e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga746ce27835235f2cd0199b089482b770"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__INT__COMMON.html#ga746ce27835235f2cd0199b089482b770">ALT_INT_SGI_TARGET_e</a> { <a class="el" href="group__INT__COMMON.html#gga746ce27835235f2cd0199b089482b770ad01f237d8365bae75ca9092102f4d8bf">ALT_INT_SGI_TARGET_LIST</a>, 
<a class="el" href="group__INT__COMMON.html#gga746ce27835235f2cd0199b089482b770a87923c26bb6bbc15b6e0ef84a9e694fb">ALT_INT_SGI_TARGET_ALL_EXCL_SENDER</a>, 
<a class="el" href="group__INT__COMMON.html#gga746ce27835235f2cd0199b089482b770a0d2f8a80c2ade1e76f843dd5525afc34">ALT_INT_SGI_TARGET_SENDER_ONLY</a>
 }</td></tr>
<tr class="separator:ga746ce27835235f2cd0199b089482b770"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>This module contains the definitions common to the Interrupt Controller Low-Level API and Interrupt Controller Manager Interface. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga90923330529a22d1e076b22ef53d84f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90923330529a22d1e076b22ef53d84f1">&#9670;&nbsp;</a></span>ALT_INT_ICCIAR_ACKINTID_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_INT_ICCIAR_ACKINTID_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">icciar</td><td>)</td>
          <td>&#160;&#160;&#160;(icciar &amp; 0x3FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the ACKINTID field from the ICCIAR register. </p>

</div>
</div>
<a id="ga0b64308d6e2a4f21f7915b6baf6eded9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b64308d6e2a4f21f7915b6baf6eded9">&#9670;&nbsp;</a></span>ALT_INT_ICCIAR_CPUID_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_INT_ICCIAR_CPUID_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">icciar</td><td>)</td>
          <td>&#160;&#160;&#160;((icciar &gt;&gt; 10) &amp; 0x7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the CPUID field from the ICCIAR register. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="gace129e79f7e2eee4b0cfc7a0cc297053"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace129e79f7e2eee4b0cfc7a0cc297053">&#9670;&nbsp;</a></span>alt_int_callback_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef void(* alt_int_callback_t) (uint32_t icciar, void *<a class="el" href="sun4u_2tte_8h.html#a9b4a99475e2709333b8e5d70483173f1">context</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The callback to use when an interrupt needs to be serviced.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">icciar</td><td>The Interrupt Controller CPU Interrupt Acknowledgement Register value (ICCIAR) value corresponding to the current interrupt.</td></tr>
    <tr><td class="paramname">context</td><td>The user provided context. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga0986f657275460bf46c91f02b77c8667"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0986f657275460bf46c91f02b77c8667">&#9670;&nbsp;</a></span>alt_int_cpu_target_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint32_t <a class="el" href="group__INT__COMMON.html#ga0986f657275460bf46c91f02b77c8667">alt_int_cpu_target_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This is the CPU target type. It is used to specify a set of CPUs on the system. If only bit 0 is set then it specifies a set of CPUs containing only CPU 0. Multiple CPUs can be specified by setting the appropriate bit up to the number of CPUs on the system. </p>

</div>
</div>
<a id="ga394d3efae4a3ee1015ed47f9698deea6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga394d3efae4a3ee1015ed47f9698deea6">&#9670;&nbsp;</a></span>ALT_INT_INTERRUPT_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group__INT__COMMON.html#gaf87a5a7f416fc6f679b59dadacbeb592">ALT_INT_INTERRUPT_e</a>  <a class="el" href="group__INT__COMMON.html#ga394d3efae4a3ee1015ed47f9698deea6">ALT_INT_INTERRUPT_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This type definition enumerates all the interrupt identification types. </p>

</div>
</div>
<a id="ga7e81bbf0aa421b2c5ec85a6bfe42c051"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e81bbf0aa421b2c5ec85a6bfe42c051">&#9670;&nbsp;</a></span>ALT_INT_SGI_TARGET_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group__INT__COMMON.html#ga746ce27835235f2cd0199b089482b770">ALT_INT_SGI_TARGET_e</a>
 <a class="el" href="group__INT__COMMON.html#ga7e81bbf0aa421b2c5ec85a6bfe42c051">ALT_INT_SGI_TARGET_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This type definition enumerates all the target list filter options. This is used by the trigger Software Generated Interrupt (SGI) feature to issue a SGI to the specified processor(s) in the system. Depending on the target list filter and the target list, interrupts can be routed to any combinations of CPUs. </p>

</div>
</div>
<a id="ga69d4792f881cdf473ca64f8b4e23ba52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69d4792f881cdf473ca64f8b4e23ba52">&#9670;&nbsp;</a></span>ALT_INT_TRIGGER_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group__INT__COMMON.html#ga30a2ad1b5e644feb2f502ab3fb39756e">ALT_INT_TRIGGER_e</a>
 <a class="el" href="group__INT__COMMON.html#ga69d4792f881cdf473ca64f8b4e23ba52">ALT_INT_TRIGGER_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This type definition enumerates all the interrupt trigger types. </p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="gaf87a5a7f416fc6f679b59dadacbeb592"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf87a5a7f416fc6f679b59dadacbeb592">&#9670;&nbsp;</a></span>ALT_INT_INTERRUPT_e</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__INT__COMMON.html#gaf87a5a7f416fc6f679b59dadacbeb592">ALT_INT_INTERRUPT_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This type definition enumerates all the interrupt identification types. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a8057a3e1fb67a8ba98a4e589a391d611"></a>ALT_INT_INTERRUPT_SGI0&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a6510f96768afb3ff8919014dec8cdb43"></a>ALT_INT_INTERRUPT_SGI1&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a79cabbde17bd4c9b31382017fee13c3b"></a>ALT_INT_INTERRUPT_SGI2&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a3b6a05de3d410cf7933ff84787988f10"></a>ALT_INT_INTERRUPT_SGI3&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a5b6330b835194f6dbe471e0c0fd2b78d"></a>ALT_INT_INTERRUPT_SGI4&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a24ff64a726d8fafe30854aed13401336"></a>ALT_INT_INTERRUPT_SGI5&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592aa0d7c3fd803cc0a63a6bee40906065b9"></a>ALT_INT_INTERRUPT_SGI6&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592aa2067ad9a8ea40a432b165df9ca264f2"></a>ALT_INT_INTERRUPT_SGI7&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592aeb33100d35388e2a771fae4c167a646d"></a>ALT_INT_INTERRUPT_SGI8&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a0f01b77907cb597686ebf678aacd4817"></a>ALT_INT_INTERRUPT_SGI9&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592aa3319308232589dcb4855bdcd962e941"></a>ALT_INT_INTERRUPT_SGI10&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592af25672595da9bcefb0afa754e950a8fc"></a>ALT_INT_INTERRUPT_SGI11&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a59e86d5b8a8b4ee27942f095490133e7"></a>ALT_INT_INTERRUPT_SGI12&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a9c8bb83662174179703946f29e3c34ea"></a>ALT_INT_INTERRUPT_SGI13&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592aa356ac325037d9ddfd04b1c37a2c0a81"></a>ALT_INT_INTERRUPT_SGI14&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a6e7ed2e9bb881ebbb47d640d3e1e9afb"></a>ALT_INT_INTERRUPT_SGI15&#160;</td><td class="fielddoc"><p>Software Generated Interrupts (SGI), 0 - 15.</p><ul>
<li>All interrupts in this group are software triggered. </li>
</ul>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a31f54c1af1b44521d5df486115f52ba5"></a>ALT_INT_INTERRUPT_PPI_TIMER_GLOBAL&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a76d5c84e829e9324ae149b9b69218998"></a>ALT_INT_INTERRUPT_PPI_TIMER_PRIVATE&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a28663d1dd69dc2be485761b264a92d3d"></a>ALT_INT_INTERRUPT_PPI_TIMER_WATCHDOG&#160;</td><td class="fielddoc"><h1></h1>
<p>Private Peripheral Interrupts (PPI) for the Global Timer, per CPU private timer, and watchdog timer.</p><ul>
<li>All interrupts in this group are edge triggered. </li>
</ul>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a41a5b8cdb79c2c332353a40db1c2c134"></a>ALT_INT_INTERRUPT_CPU0_PARITYFAIL&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592adc232e776e368eece90105b8726dbd6d"></a>ALT_INT_INTERRUPT_CPU0_PARITYFAIL_BTAC&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592ae90e3702be8ff8fb755464dfd6047d2c"></a>ALT_INT_INTERRUPT_CPU0_PARITYFAIL_GHB&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a0a1dcad5a99b2d564ce16e1171bea71e"></a>ALT_INT_INTERRUPT_CPU0_PARITYFAIL_I_TAG&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a7fd55727de6e38c4fc9ed82e6cef4bf7"></a>ALT_INT_INTERRUPT_CPU0_PARITYFAIL_I_DATA&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592ae57f74c7d48f48e5ac1339b1c87a1e98"></a>ALT_INT_INTERRUPT_CPU0_PARITYFAIL_TLB&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a58dde12f7cf7cc622238d87f22f07565"></a>ALT_INT_INTERRUPT_CPU0_PARITYFAIL_D_OUTER&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a2e1d02bbba37947592c2bbf38aeae094"></a>ALT_INT_INTERRUPT_CPU0_PARITYFAIL_D_TAG&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a4427741ee0ec485a9f99b7e83fbfe47e"></a>ALT_INT_INTERRUPT_CPU0_PARITYFAIL_D_DATA&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a964c0ce813ff234524105c264812c00e"></a>ALT_INT_INTERRUPT_CPU0_DEFLAGS0&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a030da154530b67c1bad02a70eb126741"></a>ALT_INT_INTERRUPT_CPU0_DEFLAGS1&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592abf1b96ed982c62762a43ddace6bd6ad7"></a>ALT_INT_INTERRUPT_CPU0_DEFLAGS2&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a763865592c534704653b25cc82a98770"></a>ALT_INT_INTERRUPT_CPU0_DEFLAGS3&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a36eec25b4ae0b98e471b4af10a1056cb"></a>ALT_INT_INTERRUPT_CPU0_DEFLAGS4&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a1ad96d24530a01470dd2f3c867d44c7e"></a>ALT_INT_INTERRUPT_CPU0_DEFLAGS5&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a70a415e0beab0c56d9582590ff99a43f"></a>ALT_INT_INTERRUPT_CPU0_DEFLAGS6&#160;</td><td class="fielddoc"><p>Interrupts sourced from CPU0.</p>
<p>The ALT_INT_INTERRUPT_CPU0_PARITYFAIL interrupt combines the BTAC, GHB, I_TAG, I_DATA, TLB, D_OUTER, D_TAG, and D_DATA interrupts for CPU0.</p>
<ul>
<li>PARITYFAIL interrupts in this group are edge triggered.</li>
<li>DEFFLAGS interrupts in this group are level triggered. </li>
</ul>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592af1a1f198c5f1b666ee44f514ce5c1f4e"></a>ALT_INT_INTERRUPT_CPU1_PARITYFAIL&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a5e6f01b8eb23d91df01d1cf02b37e6f7"></a>ALT_INT_INTERRUPT_CPU1_PARITYFAIL_BTAC&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a3f4cebb33c1700f325033f9ef2a56f98"></a>ALT_INT_INTERRUPT_CPU1_PARITYFAIL_GHB&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a09bb6140070ad080226833a52d71fff2"></a>ALT_INT_INTERRUPT_CPU1_PARITYFAIL_I_TAG&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a9a8276406bd8539803ef21e7f0abc1c2"></a>ALT_INT_INTERRUPT_CPU1_PARITYFAIL_I_DATA&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a174b12c5fabc934d55c56ee7beacb2f6"></a>ALT_INT_INTERRUPT_CPU1_PARITYFAIL_TLB&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a986d914e13e38286bc390bca027c6ea2"></a>ALT_INT_INTERRUPT_CPU1_PARITYFAIL_D_OUTER&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a83a81c97026a974d3b52d6ca6a7fb61c"></a>ALT_INT_INTERRUPT_CPU1_PARITYFAIL_D_TAG&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a678d31e7714c4b1849bb04d3aee5efc4"></a>ALT_INT_INTERRUPT_CPU1_PARITYFAIL_D_DATA&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a78e44b141d4586f8c949b0b8f12cc32e"></a>ALT_INT_INTERRUPT_CPU1_DEFLAGS0&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a618975f20d0148a282299a21ba508b02"></a>ALT_INT_INTERRUPT_CPU1_DEFLAGS1&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592ad11c208bcfdb492bd7702ba3ae0179f7"></a>ALT_INT_INTERRUPT_CPU1_DEFLAGS2&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592af32aa313e56251ffd8b15ce7bc95cb63"></a>ALT_INT_INTERRUPT_CPU1_DEFLAGS3&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a5979a8f75fe0287ef06461786fe82d15"></a>ALT_INT_INTERRUPT_CPU1_DEFLAGS4&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592aa962a8d0f43ae34614196be5076894fc"></a>ALT_INT_INTERRUPT_CPU1_DEFLAGS5&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a443ad73478988e78caf3f7708948dee9"></a>ALT_INT_INTERRUPT_CPU1_DEFLAGS6&#160;</td><td class="fielddoc"><p>Interrupts sourced from CPU1.</p>
<p>The ALT_INT_INTERRUPT_CPU1_PARITYFAIL interrupt combines the BTAC, GHB, I_TAG, I_DATA, TLB, D_OUTER, D_TAG, and D_DATA interrupts for CPU1.</p>
<ul>
<li>PARITYFAIL interrupts in this group are edge triggered.</li>
<li>DEFFLAGS interrupts in this group are level triggered. </li>
</ul>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a36bb8599ddb8ad0b3ed64a74d50a7d8e"></a>ALT_INT_INTERRUPT_SCU_PARITYFAIL0&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592ab1fd15c2fdbe84f113746bdd2b43ad40"></a>ALT_INT_INTERRUPT_SCU_PARITYFAIL1&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a6fd6facd0ed04d164fbf784cb4ca8968"></a>ALT_INT_INTERRUPT_SCU_EV_ABORT&#160;</td><td class="fielddoc"><p>Interrupts sourced from the Snoop Control Unit (SCU).</p><ul>
<li>All interrupts in this group are edge triggered. </li>
</ul>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a02e2e6df886a2578ccb157e39e7ad0a6"></a>ALT_INT_INTERRUPT_L2_ECC_BYTE_WR_IRQ&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592ab8ee31cb36032d2fd545f5c80c6bb5ba"></a>ALT_INT_INTERRUPT_L2_ECC_CORRECTED_IRQ&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a3c4a999d3a42eeb250046c6cc0647171"></a>ALT_INT_INTERRUPT_L2_ECC_UNCORRECTED_IRQ&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a32d31e732ee28502191b70204963466e"></a>ALT_INT_INTERRUPT_L2_COMBINED_IRQ&#160;</td><td class="fielddoc"><p>Interrupts sourced from the L2 Cache Controller.</p>
<p>The ALT_INT_INTERRUPT_L2_COMBINED_IRQ interrupt combines the cache controller internal DECERRINTR, ECNTRINTR, ERRRDINTR, ERRRTINTR, ERRWDINTR, ERRWTINTR, PARRDINTR, PARRTINTR, and SLVERRINTR interrupts. Consult the L2C documentation for information on these interrupts.</p>
<ul>
<li>ECC interrupts in this group are edge triggered.</li>
<li>Other interrupts in this group are level triggered. </li>
</ul>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592add25c27750b669635e0478aa416da5b5"></a>ALT_INT_INTERRUPT_DDR_ECC_ERROR_IRQ&#160;</td><td class="fielddoc"><p>Interrupts sourced from the SDRAM Controller.</p><ul>
<li>All interrupts in this group are level triggered. </li>
</ul>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a3e39f0cdba7146c375215bf387cbc6ef"></a>ALT_INT_INTERRUPT_F2S_FPGA_IRQ0&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592ace70b330a7ed7da905f36944133325ef"></a>ALT_INT_INTERRUPT_F2S_FPGA_IRQ1&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592aeb9f58090aaf2b8c2d2e6b0cdd6670c2"></a>ALT_INT_INTERRUPT_F2S_FPGA_IRQ2&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a52d9e5185e1cbea28140507ed4935315"></a>ALT_INT_INTERRUPT_F2S_FPGA_IRQ3&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a2a780eb8644fa2ff4ee8e27e1f4a1588"></a>ALT_INT_INTERRUPT_F2S_FPGA_IRQ4&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592adcd0030c21ce2b0c1542c74715bffc3a"></a>ALT_INT_INTERRUPT_F2S_FPGA_IRQ5&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a186502c4be086846663b3254a7939d7a"></a>ALT_INT_INTERRUPT_F2S_FPGA_IRQ6&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a9dbc5791d89cad373b35ca24a57fd08f"></a>ALT_INT_INTERRUPT_F2S_FPGA_IRQ7&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a5210dc6fda773a4366a1ee0396718442"></a>ALT_INT_INTERRUPT_F2S_FPGA_IRQ8&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a9ee0313918ec15263a85f5f4ec171e60"></a>ALT_INT_INTERRUPT_F2S_FPGA_IRQ9&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592afce15283ec0cabe6587dd070985c7da2"></a>ALT_INT_INTERRUPT_F2S_FPGA_IRQ10&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a6959887fda78b6455bb27c9690f0dd92"></a>ALT_INT_INTERRUPT_F2S_FPGA_IRQ11&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a9137e7c7f8671a5a2dbf56a4b0536f82"></a>ALT_INT_INTERRUPT_F2S_FPGA_IRQ12&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a2aa42d4b36c274d89e90ebc13d3a9f3e"></a>ALT_INT_INTERRUPT_F2S_FPGA_IRQ13&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592ae828a11037bac7cb3bf50780807c7101"></a>ALT_INT_INTERRUPT_F2S_FPGA_IRQ14&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592afb8bddbcf2cfdf25b8941f25ba38acc7"></a>ALT_INT_INTERRUPT_F2S_FPGA_IRQ15&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a75ec1e911c53ea2296fa5055b1b89355"></a>ALT_INT_INTERRUPT_F2S_FPGA_IRQ16&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a21fd9591b9bf99466e92dab46ad4e808"></a>ALT_INT_INTERRUPT_F2S_FPGA_IRQ17&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a587f726fbcc5311775dfcfc3f2689a8e"></a>ALT_INT_INTERRUPT_F2S_FPGA_IRQ18&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592af3aad03dd5ad04fcdc788fac8b628d0f"></a>ALT_INT_INTERRUPT_F2S_FPGA_IRQ19&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a0aa0ddf5ae391d0a7ed199c481ddadbb"></a>ALT_INT_INTERRUPT_F2S_FPGA_IRQ20&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a7b6936c4575f396e11936e10c50ce1aa"></a>ALT_INT_INTERRUPT_F2S_FPGA_IRQ21&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592ab832b0e28188135518ae31a0d082e534"></a>ALT_INT_INTERRUPT_F2S_FPGA_IRQ22&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592af4a53b6d5c9e3d455d52376361dc9783"></a>ALT_INT_INTERRUPT_F2S_FPGA_IRQ23&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592ae876a515b1646d2c1a8d4ee2cc1e8e3a"></a>ALT_INT_INTERRUPT_F2S_FPGA_IRQ24&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592acc6e7ec75f4c1087a900fa49b313be54"></a>ALT_INT_INTERRUPT_F2S_FPGA_IRQ25&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a01c11c26f39ac153162a6002b19f766a"></a>ALT_INT_INTERRUPT_F2S_FPGA_IRQ26&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592afac3fcc624e84b0fb5caf15cf711b452"></a>ALT_INT_INTERRUPT_F2S_FPGA_IRQ27&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592afc82098d50be6ac5f65c1f1a5b370c2f"></a>ALT_INT_INTERRUPT_F2S_FPGA_IRQ28&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592ab393f5e328bf2d88ba7400ce6a1ffc33"></a>ALT_INT_INTERRUPT_F2S_FPGA_IRQ29&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592abfbfc5fdd76d0f156a689e6c3fa64f36"></a>ALT_INT_INTERRUPT_F2S_FPGA_IRQ30&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a0497c84567efe797c6dac8460aae6171"></a>ALT_INT_INTERRUPT_F2S_FPGA_IRQ31&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a9202ea8116308310d5e5970a283ea114"></a>ALT_INT_INTERRUPT_F2S_FPGA_IRQ32&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592ae72ca029da39ebbd9642edde72fafaf7"></a>ALT_INT_INTERRUPT_F2S_FPGA_IRQ33&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a24ce0c6d7b85216ce0bcf2685fe2c973"></a>ALT_INT_INTERRUPT_F2S_FPGA_IRQ34&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a943e558377734e574ba6d2cc3bfaaa61"></a>ALT_INT_INTERRUPT_F2S_FPGA_IRQ35&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a07e88a01f2cbeb777a8a1b93802b7a31"></a>ALT_INT_INTERRUPT_F2S_FPGA_IRQ36&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a9d75b342047cac4b9096459f70fcbdf5"></a>ALT_INT_INTERRUPT_F2S_FPGA_IRQ37&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592aa93abec539e65f0faaaa2c411ca12824"></a>ALT_INT_INTERRUPT_F2S_FPGA_IRQ38&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592af744bfae7cf40992db47fb1e5d7b8205"></a>ALT_INT_INTERRUPT_F2S_FPGA_IRQ39&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592ae3557e33c214091aa731bf18fa60be3d"></a>ALT_INT_INTERRUPT_F2S_FPGA_IRQ40&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a2f75d9817975e8f10b86b5555e9b13ec"></a>ALT_INT_INTERRUPT_F2S_FPGA_IRQ41&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a3134be31dc1688f91de4d46cc3660a36"></a>ALT_INT_INTERRUPT_F2S_FPGA_IRQ42&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a890c7b5b5061f89a75de952187b7121f"></a>ALT_INT_INTERRUPT_F2S_FPGA_IRQ43&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592ad130a6aace8ffdb8f41306b6ad82ceb6"></a>ALT_INT_INTERRUPT_F2S_FPGA_IRQ44&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592afb9ad9b3ede0804ea9485d136d2f59b1"></a>ALT_INT_INTERRUPT_F2S_FPGA_IRQ45&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592af1d3aad45de69acab9aa8b13da743a26"></a>ALT_INT_INTERRUPT_F2S_FPGA_IRQ46&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a4e6552aedb9203ca9493af894c812699"></a>ALT_INT_INTERRUPT_F2S_FPGA_IRQ47&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a4003895bfc6041466d56aabff114e000"></a>ALT_INT_INTERRUPT_F2S_FPGA_IRQ48&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592aa92392b6fa8b110d8b1623a50f904bdd"></a>ALT_INT_INTERRUPT_F2S_FPGA_IRQ49&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a9e258f20fd8636e1f3af813c2f675b68"></a>ALT_INT_INTERRUPT_F2S_FPGA_IRQ50&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a6b4ef48d141c0ca265358c78103b0c9d"></a>ALT_INT_INTERRUPT_F2S_FPGA_IRQ51&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592acbcbecdd1b23144b98a0332ae66dd96e"></a>ALT_INT_INTERRUPT_F2S_FPGA_IRQ52&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a911fd8e774ceae956dd760ab8aeda398"></a>ALT_INT_INTERRUPT_F2S_FPGA_IRQ53&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592aaaa54a09ecdd2e834337f9a852915df4"></a>ALT_INT_INTERRUPT_F2S_FPGA_IRQ54&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a30a9ff814def3d70a5beff2f0879a954"></a>ALT_INT_INTERRUPT_F2S_FPGA_IRQ55&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a20e18f19e828b7943e1a324684aff795"></a>ALT_INT_INTERRUPT_F2S_FPGA_IRQ56&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a67df5072ef8457290998fa0e5c90eec1"></a>ALT_INT_INTERRUPT_F2S_FPGA_IRQ57&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592ac82fec813f2b7aa5b792ee702dcd187d"></a>ALT_INT_INTERRUPT_F2S_FPGA_IRQ58&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a69369253e68b826dd52c05a5862974ad"></a>ALT_INT_INTERRUPT_F2S_FPGA_IRQ59&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a5a724f7bf5a3487fd200c6a082536ba9"></a>ALT_INT_INTERRUPT_F2S_FPGA_IRQ60&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592af9ca82c2f2aa04694dad5a5fc078e591"></a>ALT_INT_INTERRUPT_F2S_FPGA_IRQ61&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592ac16c6421fe29052a1e7089e1620213e0"></a>ALT_INT_INTERRUPT_F2S_FPGA_IRQ62&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a445f5472310805f244e91622c9c42964"></a>ALT_INT_INTERRUPT_F2S_FPGA_IRQ63&#160;</td><td class="fielddoc"><p>Interrupt request from the FPGA logic, 0 - 63.</p><ul>
<li>Trigger type depends on the implementation in the FPGA. </li>
</ul>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a1388e07602c4541062d1d3b244269ce0"></a>ALT_INT_INTERRUPT_DMA_IRQ0&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a8c8a8bcd27474e193ca7eebce49dbb1f"></a>ALT_INT_INTERRUPT_DMA_IRQ1&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a0318f463527d9937dbb1c94b7b0815d3"></a>ALT_INT_INTERRUPT_DMA_IRQ2&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592ac50dfab982612dcd0940a4220a1ba7c1"></a>ALT_INT_INTERRUPT_DMA_IRQ3&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592ac8e78bada1f74a7fcb23d6236346ae37"></a>ALT_INT_INTERRUPT_DMA_IRQ4&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a7e9cc6b41d78077471a68e2311b31b02"></a>ALT_INT_INTERRUPT_DMA_IRQ5&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a3c7d74e14c9affdeff220cb8221a25fc"></a>ALT_INT_INTERRUPT_DMA_IRQ6&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592acdc80310861c88310b5ccb47f52d0fe1"></a>ALT_INT_INTERRUPT_DMA_IRQ7&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592aa6ef2ca82f7e5ebe0cfe730fa6327881"></a>ALT_INT_INTERRUPT_DMA_IRQ_ABORT&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592add606389e22ac594b2d322c8d29e776d"></a>ALT_INT_INTERRUPT_DMA_ECC_CORRECTED_IRQ&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a2917005926653acb5b61b5bdcb4e1bb1"></a>ALT_INT_INTERRUPT_DMA_ECC_UNCORRECTED_IRQ&#160;</td><td class="fielddoc"><p>Interrupts sourced from the DMA Controller.</p><ul>
<li>All interrupts in this group are level triggered. </li>
</ul>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a7c8fba26e4b30a11c060b84a2c416d5c"></a>ALT_INT_INTERRUPT_EMAC0_IRQ&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592ace535252900d7ad6096c6b9ee46f8bdf"></a>ALT_INT_INTERRUPT_EMAC0_TX_ECC_CORRECTED_IRQ&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a4390bd063caa7919be846ab76c50e7bb"></a>ALT_INT_INTERRUPT_EMAC0_TX_ECC_UNCORRECTED_IRQ&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a6c1b30b6de222cc3cc6ec3256fcc9aa1"></a>ALT_INT_INTERRUPT_EMAC0_RX_ECC_CORRECTED_IRQ&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592ad69fa2798719b40db9855489cf3904b7"></a>ALT_INT_INTERRUPT_EMAC0_RX_ECC_UNCORRECTED_IRQ&#160;</td><td class="fielddoc"><p>Interrupts sourced from the Ethernet MAC 0 (EMAC0).</p><ul>
<li>All interrupts in this group are level triggered. </li>
</ul>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592aee58d5b5758972d4803c6bb425fc250b"></a>ALT_INT_INTERRUPT_EMAC1_IRQ&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a43f695522222ffe14524cba3d9313530"></a>ALT_INT_INTERRUPT_EMAC1_TX_ECC_CORRECTED_IRQ&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a01a12543fbd2bbb5de045582e34f6663"></a>ALT_INT_INTERRUPT_EMAC1_TX_ECC_UNCORRECTED_IRQ&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a9de1b79b00bf863a5061b3ad5af10e97"></a>ALT_INT_INTERRUPT_EMAC1_RX_ECC_CORRECTED_IRQ&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592af99bada78eaf174230e18987a6ff3af8"></a>ALT_INT_INTERRUPT_EMAC1_RX_ECC_UNCORRECTED_IRQ&#160;</td><td class="fielddoc"><p>Interrupts sourced from the Ethernet MAC 1 (EMAC1).</p><ul>
<li>All interrupts in this group are level triggered. </li>
</ul>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a0afc9d81c945ca20202c52dd09680f66"></a>ALT_INT_INTERRUPT_USB0_IRQ&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592abb39a53c625eddd2f1fc3db664ed6e36"></a>ALT_INT_INTERRUPT_USB0_ECC_CORRECTED&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592ad566a055627ea22076b071eeab344671"></a>ALT_INT_INTERRUPT_USB0_ECC_UNCORRECTED&#160;</td><td class="fielddoc"><p>Interrupts sourced from the USB OTG 0.</p><ul>
<li>All interrupts in this group are level triggered. </li>
</ul>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592ac292fb89b1e60a8e4d081ac9c2caf6a1"></a>ALT_INT_INTERRUPT_USB1_IRQ&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592ab1e1f74bd747e8c9d8cb9efb01bad633"></a>ALT_INT_INTERRUPT_USB1_ECC_CORRECTED&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592ac32b7eebfb426475f7625e7789ef174e"></a>ALT_INT_INTERRUPT_USB1_ECC_UNCORRECTED&#160;</td><td class="fielddoc"><p>Interrupts sourced from the USB OTG 1.</p><ul>
<li>All interrupts in this group are level triggered. </li>
</ul>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a282e2fdc6fd48294bf0e222c6d63b9cd"></a>ALT_INT_INTERRUPT_CAN0_STS_IRQ&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a9f5eda0b32e244fe2638355b76f3d067"></a>ALT_INT_INTERRUPT_CAN0_MO_IRQ&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592aaeb0582016dd7e4d2ce35e5028ac4d5f"></a>ALT_INT_INTERRUPT_CAN0_ECC_CORRECTED_IRQ&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592ac1d6965e8bcab909c9c6e5a424dedc85"></a>ALT_INT_INTERRUPT_CAN0_ECC_UNCORRECTED_IRQ&#160;</td><td class="fielddoc"><p>Interrupts sourced from the CAN Controller 0.</p><ul>
<li>All interrupts in this group are level triggered. </li>
</ul>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592aa7a0b220caf36d4fb868825d06a63eef"></a>ALT_INT_INTERRUPT_CAN1_STS_IRQ&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592ab7e4e86170db10ed045538403d248693"></a>ALT_INT_INTERRUPT_CAN1_MO_IRQ&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a2bb0ebb3e87add4a6e3d621f55403bad"></a>ALT_INT_INTERRUPT_CAN1_ECC_CORRECTED_IRQ&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592ab9ebd459033f43815adcfbb1f7eb382a"></a>ALT_INT_INTERRUPT_CAN1_ECC_UNCORRECTED_IRQ&#160;</td><td class="fielddoc"><p>Interrupts sourced from the CAN Controller 1.</p><ul>
<li>All interrupts in this group are level triggered. </li>
</ul>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592afb2051c3c56df97b41bffb0713b49039"></a>ALT_INT_INTERRUPT_SDMMC_IRQ&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a7b18ff672dccd39922e655a5d13d3a50"></a>ALT_INT_INTERRUPT_SDMMC_PORTA_ECC_CORRECTED&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a67d903b84c4c3822a1c2971b6e4c0141"></a>ALT_INT_INTERRUPT_SDMMC_PORTA_ECC_UNCORRECTED&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a9474aa36c515d9236753637c6f22b615"></a>ALT_INT_INTERRUPT_SDMMC_PORTB_ECC_CORRECTED&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a4367cd0df3d45730427f5f53fa1ad9d1"></a>ALT_INT_INTERRUPT_SDMMC_PORTB_ECC_UNCORRECTED&#160;</td><td class="fielddoc"><p>Interrupts sourced from the SDMMC Controller.</p><ul>
<li>All interrupts in this group are level triggered. </li>
</ul>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592acc4223b1102b275657dc5592b2d4f18a"></a>ALT_INT_INTERRUPT_NAND_IRQ&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592afa0da04157974ae5e2752119da567a97"></a>ALT_INT_INTERRUPT_NANDR_ECC_CORRECTED_IRQ&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a3043c011a5bd7b2a6c5a733f09af9e87"></a>ALT_INT_INTERRUPT_NANDR_ECC_UNCORRECTED_IRQ&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a78d02f8a8eee9d6fa78486da58e97943"></a>ALT_INT_INTERRUPT_NANDW_ECC_CORRECTED_IRQ&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a0f0db4efdaeff5dc753f285b5d5d0ffd"></a>ALT_INT_INTERRUPT_NANDW_ECC_UNCORRECTED_IRQ&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a3cf7ba8e45a2adde8f7d000dfa6239c9"></a>ALT_INT_INTERRUPT_NANDE_ECC_CORRECTED_IRQ&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592ab4d78bfb0a48cf7443c3d188bf961893"></a>ALT_INT_INTERRUPT_NANDE_ECC_UNCORRECTED_IRQ&#160;</td><td class="fielddoc"><p>Interrupts sourced from the NAND Controller.</p><ul>
<li>All interrupts in this group are level triggered. </li>
</ul>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a50a842c85fcbbe40702a55ee1c897425"></a>ALT_INT_INTERRUPT_QSPI_IRQ&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592acd36d8b53b7541003c337f7e682654ca"></a>ALT_INT_INTERRUPT_QSPI_ECC_CORRECTED_IRQ&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a1d315fedeaca4f0ef950b7db89b7ffbc"></a>ALT_INT_INTERRUPT_QSPI_ECC_UNCORRECTED_IRQ&#160;</td><td class="fielddoc"><p>Interrupts sourced from the QSPI Controller.</p><ul>
<li>All interrupts in this group are level triggered. </li>
</ul>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a48859ccf231a3eb4ca82b819835d8de5"></a>ALT_INT_INTERRUPT_SPI0_IRQ&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a603cc6893e8f4e724e936cd7504ffa82"></a>ALT_INT_INTERRUPT_SPI1_IRQ&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592abff76fd8f675550c64487005a22fdb78"></a>ALT_INT_INTERRUPT_SPI2_IRQ&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592aede5d46e1df77fc2ab1472604109ff34"></a>ALT_INT_INTERRUPT_SPI3_IRQ&#160;</td><td class="fielddoc"><p>Interrupts sourced from the SPI Controllers 0 - 3. SPI0_IRQ corresponds to SPIM0. SPI1_IRQ corresponds to SPIM1. SPI2_IRQ corresponds to SPIS0. SPI3_IRQ corresponds to SPIS1.</p><ul>
<li>All interrupts in this group are level triggered. </li>
</ul>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592ae322c350f1d8028de86d6bcaad20486e"></a>ALT_INT_INTERRUPT_I2C0_IRQ&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a9d872823c21aac3a25ca7da6276550e3"></a>ALT_INT_INTERRUPT_I2C1_IRQ&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a6b7b1382580286cd6a5417ea7df3fc83"></a>ALT_INT_INTERRUPT_I2C2_IRQ&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a5dffd3a302c43f4b54f887b713e4a8a7"></a>ALT_INT_INTERRUPT_I2C3_IRQ&#160;</td><td class="fielddoc"><p>Interrupts sourced from the I2C Controllers 0 - 3.</p><ul>
<li>All interrupts in this group are level triggered. </li>
</ul>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a9c7e391aa90e0db94e00a9f4786c7fd8"></a>ALT_INT_INTERRUPT_UART0&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a48e2d9582b0027461e404f9a8edb2dc7"></a>ALT_INT_INTERRUPT_UART1&#160;</td><td class="fielddoc"><p>Interrupts sourced from the UARTs 0 - 1.</p><ul>
<li>All interrupts in this group are level triggered. </li>
</ul>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a8b7dc1d6aa8434074e46d1edc22cf80e"></a>ALT_INT_INTERRUPT_GPIO0&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a8464db2c0fdb32a2a5cf59889bb1cdf2"></a>ALT_INT_INTERRUPT_GPIO1&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a9faf1790f20b1d230327d7be68d8a4f7"></a>ALT_INT_INTERRUPT_GPIO2&#160;</td><td class="fielddoc"><p>Interrupts sourced from the GPIO 0 - 2.</p><ul>
<li>All interrupts in this group are level triggered. </li>
</ul>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592ae15dcc6c3cb59690cdbdcc37d5356f83"></a>ALT_INT_INTERRUPT_TIMER_L4SP_0_IRQ&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592ad6ac2314a8ed5633b7c8b84d1db6266b"></a>ALT_INT_INTERRUPT_TIMER_L4SP_1_IRQ&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a8c1002b2691234841d388d44f476784c"></a>ALT_INT_INTERRUPT_TIMER_OSC1_0_IRQ&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a0a4c4a0be8ff13be04c065dbe203cc5e"></a>ALT_INT_INTERRUPT_TIMER_OSC1_1_IRQ&#160;</td><td class="fielddoc"><p>Interrupts sourced from the Timer controllers.</p><ul>
<li>All interrupts in this group are level triggered. </li>
</ul>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a7c1e466b06d9124b546c29ce60d7fbbe"></a>ALT_INT_INTERRUPT_WDOG0_IRQ&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a756314d22acef3f7cca3a19506d076e0"></a>ALT_INT_INTERRUPT_WDOG1_IRQ&#160;</td><td class="fielddoc"><p>Interrupts sourced from the Watchdog Timers 0 - 1.</p><ul>
<li>All interrupts in this group are level triggered. </li>
</ul>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a679ad143926f69f76000c45138368d5c"></a>ALT_INT_INTERRUPT_CLKMGR_IRQ&#160;</td><td class="fielddoc"><p>Interrupts sourced from the Clock Manager.</p><ul>
<li>All interrupts in this group are level triggered. </li>
</ul>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592ae838348529c32001305d9eb3cdd3d3e7"></a>ALT_INT_INTERRUPT_MPUWAKEUP_IRQ&#160;</td><td class="fielddoc"><p>Interrupts sourced from the Clock Manager MPU Wakeup.</p><ul>
<li>All interrupts in this group are level triggered. </li>
</ul>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592aaadb69a1be07612a0a9cd28ee3b916a7"></a>ALT_INT_INTERRUPT_FPGA_MAN_IRQ&#160;</td><td class="fielddoc"><p>Interrupts sourced from the FPGA Manager.</p><ul>
<li>All interrupts in this group are level triggered. </li>
</ul>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592aa828e5bc6d08440bf41c3685e5ec0ef8"></a>ALT_INT_INTERRUPT_NCTIIRQ0&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a8b2546945a46adc1db68451006ffba58"></a>ALT_INT_INTERRUPT_NCTIIRQ1&#160;</td><td class="fielddoc"><p>Interrupts sourced from the CoreSight for CPU0 and CPU1's CTI.</p><ul>
<li>All interrupts in this group are level triggered. </li>
</ul>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592a3a51fc51e22c4f1955a96b319106a28f"></a>ALT_INT_INTERRUPT_RAM_ECC_CORRECTED_IRQ&#160;</td><td class="fielddoc"><h1></h1>
</td></tr>
<tr><td class="fieldname"><a id="ggaf87a5a7f416fc6f679b59dadacbeb592afc1e4bc340fd07bd7085f144a672b291"></a>ALT_INT_INTERRUPT_RAM_ECC_UNCORRECTED_IRQ&#160;</td><td class="fielddoc"><p>Interrupts sourced from the On-chip RAM.</p><ul>
<li>All interrupts in this group are level triggered. </li>
</ul>
</td></tr>
</table>

</div>
</div>
<a id="ga746ce27835235f2cd0199b089482b770"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga746ce27835235f2cd0199b089482b770">&#9670;&nbsp;</a></span>ALT_INT_SGI_TARGET_e</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__INT__COMMON.html#ga746ce27835235f2cd0199b089482b770">ALT_INT_SGI_TARGET_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This type definition enumerates all the target list filter options. This is used by the trigger Software Generated Interrupt (SGI) feature to issue a SGI to the specified processor(s) in the system. Depending on the target list filter and the target list, interrupts can be routed to any combinations of CPUs. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga746ce27835235f2cd0199b089482b770ad01f237d8365bae75ca9092102f4d8bf"></a>ALT_INT_SGI_TARGET_LIST&#160;</td><td class="fielddoc"><p>This filter list uses the target list parameter to specify which CPUs to send the interrupt to. If target list is 0, no interrupts are sent. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga746ce27835235f2cd0199b089482b770a87923c26bb6bbc15b6e0ef84a9e694fb"></a>ALT_INT_SGI_TARGET_ALL_EXCL_SENDER&#160;</td><td class="fielddoc"><p>This filter list sends the interrupt all CPUs except the current CPU. The target list parameter is ignored. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga746ce27835235f2cd0199b089482b770a0d2f8a80c2ade1e76f843dd5525afc34"></a>ALT_INT_SGI_TARGET_SENDER_ONLY&#160;</td><td class="fielddoc"><p>This filter list sends the interrupt to the current CPU only. The target list parameter is ignored. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga30a2ad1b5e644feb2f502ab3fb39756e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30a2ad1b5e644feb2f502ab3fb39756e">&#9670;&nbsp;</a></span>ALT_INT_TRIGGER_e</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__INT__COMMON.html#ga30a2ad1b5e644feb2f502ab3fb39756e">ALT_INT_TRIGGER_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This type definition enumerates all the interrupt trigger types. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga30a2ad1b5e644feb2f502ab3fb39756eaaa7221887a9d7d6dfd8b4d7b33f94b12"></a>ALT_INT_TRIGGER_EDGE&#160;</td><td class="fielddoc"><p>Edge triggered interrupt. This applies to Private Peripheral Interrupts (PPI) and Shared Peripheral Interrupts (SPI) only, with interrupt IDs 16 - 1019. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga30a2ad1b5e644feb2f502ab3fb39756ea057922245b742f020a06f0232e652151"></a>ALT_INT_TRIGGER_LEVEL&#160;</td><td class="fielddoc"><p>Level triggered interrupt. This applies to Private Peripheral Interrupts (PPI) and Shared Peripheral Interrupts (SPI) only, with interrupt IDs 16 - 1019. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga30a2ad1b5e644feb2f502ab3fb39756ea58341f6aaaefa1e8f622d3ef08198796"></a>ALT_INT_TRIGGER_SOFTWARE&#160;</td><td class="fielddoc"><p>Software triggered interrupt. This applies to Software Generated Interrupts (SGI) only, with interrupt IDs 0 - 15. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga30a2ad1b5e644feb2f502ab3fb39756eaae21d3cab5b0cbffa2bb03e8a9fbda7f"></a>ALT_INT_TRIGGER_AUTODETECT&#160;</td><td class="fielddoc"><p>All triggering types except for those in the Shared Peripheral Interrupts (SPI) F2S FPGA family interrupts can be determined by the system automatically. In all functions which ask for the triggering type, the ALT_INT_TRIGGER_AUTODETECT can be used to select the correct trigger type for all non F2S interrupt types. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga30a2ad1b5e644feb2f502ab3fb39756eafa477c00d65f475cd33ef5656ad60495"></a>ALT_INT_TRIGGER_NA&#160;</td><td class="fielddoc"><p>The interrupt triggering information is not applicable. This is possibly due to querying an invalid interrupt identifier. </p>
</td></tr>
</table>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
