head	1.2;
access;
symbols
	mesa-17_1_6:1.1.1.3
	OPENBSD_6_1:1.1.1.2.0.2
	OPENBSD_6_1_BASE:1.1.1.2
	mesa-13_0_6:1.1.1.2
	mesa-13_0_5:1.1.1.2
	mesa-13_0_3:1.1.1.2
	mesa-13_0_2:1.1.1.2
	OPENBSD_6_0:1.1.1.2.0.4
	OPENBSD_6_0_BASE:1.1.1.2
	mesa-11_2_2:1.1.1.2
	OPENBSD_5_9:1.1.1.1.0.2
	OPENBSD_5_9_BASE:1.1.1.1
	mesa-11_0_9:1.1.1.1
	mesa-11_0_8:1.1.1.1
	mesa-11_0_6:1.1.1.1
	mesa:1.1.1;
locks; strict;
comment	@ * @;


1.2
date	2017.08.26.16.59.25;	author jsg;	state Exp;
branches;
next	1.1;
commitid	D0k2io1oY8gcsQ2S;

1.1
date	2015.11.22.02.44.49;	author jsg;	state Exp;
branches
	1.1.1.1;
next	;
commitid	bJUptkbooQfJPk5r;

1.1.1.1
date	2015.11.22.02.44.49;	author jsg;	state Exp;
branches;
next	1.1.1.2;
commitid	bJUptkbooQfJPk5r;

1.1.1.2
date	2016.05.29.10.20.27;	author jsg;	state Exp;
branches;
next	1.1.1.3;
commitid	OwGfrJACrYJkCVJ4;

1.1.1.3
date	2017.08.14.09.34.37;	author jsg;	state Exp;
branches;
next	;
commitid	enNyoMGkcgwM3Ww6;


desc
@@


1.2
log
@Revert to Mesa 13.0.6 to hopefully address rendering issues a handful of
people have reported with xpdf/fvwm on ivy bridge with modesetting driver.
@
text
@#ifndef __NOUVEAU_SCREEN_H__
#define __NOUVEAU_SCREEN_H__

#include "pipe/p_screen.h"
#include "util/u_memory.h"

#ifdef DEBUG
# define NOUVEAU_ENABLE_DRIVER_STATISTICS
#endif

typedef uint32_t u32;
typedef uint16_t u16;

extern int nouveau_mesa_debug;

struct nouveau_bo;

struct nouveau_screen {
   struct pipe_screen base;
   struct nouveau_drm *drm;
   struct nouveau_device *device;
   struct nouveau_object *channel;
   struct nouveau_client *client;
   struct nouveau_pushbuf *pushbuf;

   int refcount;

   unsigned vidmem_bindings; /* PIPE_BIND_* where VRAM placement is desired */
   unsigned sysmem_bindings; /* PIPE_BIND_* where GART placement is desired */
   unsigned lowmem_bindings; /* PIPE_BIND_* that require an address < 4 GiB */
   /*
    * For bindings with (vidmem & sysmem) bits set, PIPE_USAGE_* decides
    * placement.
    */

   uint16_t class_3d;

   struct {
      struct nouveau_fence *head;
      struct nouveau_fence *tail;
      struct nouveau_fence *current;
      u32 sequence;
      u32 sequence_ack;
      void (*emit)(struct pipe_screen *, u32 *sequence);
      u32  (*update)(struct pipe_screen *);
   } fence;

   struct nouveau_mman *mm_VRAM;
   struct nouveau_mman *mm_GART;

   int64_t cpu_gpu_time_delta;

   bool hint_buf_keep_sysmem_copy;

   unsigned vram_domain;

   struct {
      unsigned profiles_checked;
      unsigned profiles_present;
   } firmware_info;

#ifdef NOUVEAU_ENABLE_DRIVER_STATISTICS
   union {
      uint64_t v[29];
      struct {
         uint64_t tex_obj_current_count;
         uint64_t tex_obj_current_bytes;
         uint64_t buf_obj_current_count;
         uint64_t buf_obj_current_bytes_vid;
         uint64_t buf_obj_current_bytes_sys;
         uint64_t tex_transfers_rd;
         uint64_t tex_transfers_wr;
         uint64_t tex_copy_count;
         uint64_t tex_blit_count;
         uint64_t tex_cache_flush_count;
         uint64_t buf_transfers_rd;
         uint64_t buf_transfers_wr;
         uint64_t buf_read_bytes_staging_vid;
         uint64_t buf_write_bytes_direct;
         uint64_t buf_write_bytes_staging_vid;
         uint64_t buf_write_bytes_staging_sys;
         uint64_t buf_copy_bytes;
         uint64_t buf_non_kernel_fence_sync_count;
         uint64_t any_non_kernel_fence_sync_count;
         uint64_t query_sync_count;
         uint64_t gpu_serialize_count;
         uint64_t draw_calls_array;
         uint64_t draw_calls_indexed;
         uint64_t draw_calls_fallback_count;
         uint64_t user_buffer_upload_bytes;
         uint64_t constbuf_upload_count;
         uint64_t constbuf_upload_bytes;
         uint64_t pushbuf_count;
         uint64_t resource_validate_count;
      } named;
   } stats;
#endif
};

#define NV_VRAM_DOMAIN(screen) ((screen)->vram_domain)

#ifdef NOUVEAU_ENABLE_DRIVER_STATISTICS
# define NOUVEAU_DRV_STAT(s, n, v) do {         \
      (s)->stats.named.n += (v);                \
   } while(0)
# define NOUVEAU_DRV_STAT_RES(r, n, v) do {                     \
      nouveau_screen((r)->base.screen)->stats.named.n += (v);   \
   } while(0)
# define NOUVEAU_DRV_STAT_IFD(x) x
#else
# define NOUVEAU_DRV_STAT(s, n, v)     do { } while(0)
# define NOUVEAU_DRV_STAT_RES(r, n, v) do { } while(0)
# define NOUVEAU_DRV_STAT_IFD(x)
#endif

static inline struct nouveau_screen *
nouveau_screen(struct pipe_screen *pscreen)
{
   return (struct nouveau_screen *)pscreen;
}

bool nouveau_drm_screen_unref(struct nouveau_screen *screen);

bool
nouveau_screen_bo_get_handle(struct pipe_screen *pscreen,
                             struct nouveau_bo *bo,
                             unsigned stride,
                             struct winsys_handle *whandle);
struct nouveau_bo *
nouveau_screen_bo_from_handle(struct pipe_screen *pscreen,
                              struct winsys_handle *whandle,
                              unsigned *out_stride);


int nouveau_screen_init(struct nouveau_screen *, struct nouveau_device *);
void nouveau_screen_fini(struct nouveau_screen *);

void nouveau_screen_init_vdec(struct nouveau_screen *);

#endif
@


1.1
log
@Initial revision
@
text
@d19 42
a60 41
	struct pipe_screen base;
	struct nouveau_device *device;
	struct nouveau_object *channel;
	struct nouveau_client *client;
	struct nouveau_pushbuf *pushbuf;

	int refcount;

	unsigned vidmem_bindings; /* PIPE_BIND_* where VRAM placement is desired */
	unsigned sysmem_bindings; /* PIPE_BIND_* where GART placement is desired */
	unsigned lowmem_bindings; /* PIPE_BIND_* that require an address < 4 GiB */
	/*
	 * For bindings with (vidmem & sysmem) bits set, PIPE_USAGE_* decides
	 * placement.
	 */

	uint16_t class_3d;

	struct {
		struct nouveau_fence *head;
		struct nouveau_fence *tail;
		struct nouveau_fence *current;
		u32 sequence;
		u32 sequence_ack;
		void (*emit)(struct pipe_screen *, u32 *sequence);
		u32  (*update)(struct pipe_screen *);
	} fence;

	struct nouveau_mman *mm_VRAM;
	struct nouveau_mman *mm_GART;

	int64_t cpu_gpu_time_delta;

	bool hint_buf_keep_sysmem_copy;

	unsigned vram_domain;

	struct {
		unsigned profiles_checked;
		unsigned profiles_present;
	} firmware_info;
d104 1
a104 1
      (s)->stats.named.n += (v);               \
d106 2
a107 2
# define NOUVEAU_DRV_STAT_RES(r, n, v) do {                       \
      nouveau_screen((r)->base.screen)->stats.named.n += (v);    \
d119 1
a119 1
	return (struct nouveau_screen *)pscreen;
d126 3
a128 3
			     struct nouveau_bo *bo,
			     unsigned stride,
			     struct winsys_handle *whandle);
d131 2
a132 2
			      struct winsys_handle *whandle,
			      unsigned *out_stride);
@


1.1.1.1
log
@import Mesa 11.0.6
@
text
@@


1.1.1.2
log
@Import Mesa 11.2.2
@
text
@d19 41
a59 42
   struct pipe_screen base;
   struct nouveau_drm *drm;
   struct nouveau_device *device;
   struct nouveau_object *channel;
   struct nouveau_client *client;
   struct nouveau_pushbuf *pushbuf;

   int refcount;

   unsigned vidmem_bindings; /* PIPE_BIND_* where VRAM placement is desired */
   unsigned sysmem_bindings; /* PIPE_BIND_* where GART placement is desired */
   unsigned lowmem_bindings; /* PIPE_BIND_* that require an address < 4 GiB */
   /*
    * For bindings with (vidmem & sysmem) bits set, PIPE_USAGE_* decides
    * placement.
    */

   uint16_t class_3d;

   struct {
      struct nouveau_fence *head;
      struct nouveau_fence *tail;
      struct nouveau_fence *current;
      u32 sequence;
      u32 sequence_ack;
      void (*emit)(struct pipe_screen *, u32 *sequence);
      u32  (*update)(struct pipe_screen *);
   } fence;

   struct nouveau_mman *mm_VRAM;
   struct nouveau_mman *mm_GART;

   int64_t cpu_gpu_time_delta;

   bool hint_buf_keep_sysmem_copy;

   unsigned vram_domain;

   struct {
      unsigned profiles_checked;
      unsigned profiles_present;
   } firmware_info;
d103 1
a103 1
      (s)->stats.named.n += (v);                \
d105 2
a106 2
# define NOUVEAU_DRV_STAT_RES(r, n, v) do {                     \
      nouveau_screen((r)->base.screen)->stats.named.n += (v);   \
d118 1
a118 1
   return (struct nouveau_screen *)pscreen;
d125 3
a127 3
                             struct nouveau_bo *bo,
                             unsigned stride,
                             struct winsys_handle *whandle);
d130 2
a131 2
                              struct winsys_handle *whandle,
                              unsigned *out_stride);
@


1.1.1.3
log
@Import Mesa 17.1.6
@
text
@a4 1
#include "util/disk_cache.h"
a60 2

   struct disk_cache *disk_shader_cache;
@


