<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Collimator blade driver: /home/roland/CollimatorDriver/firmware/TI_Headers/F2837xD_memconfig.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Collimator blade driver<span id="projectnumber">&#160;0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('F2837xD__memconfig_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">F2837xD_memconfig.h</div></div>
</div><!--header-->
<div class="contents">
<a href="F2837xD__memconfig_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//###########################################################################</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// FILE:    F2837xD_memconfig.h</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">//</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// TITLE:   Definitions for the MEMCONFIG registers.</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//###########################################################################</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">//</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// $Release Date:  $</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">// $Copyright:</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">// Copyright (C) 2013-2023 Texas Instruments Incorporated - http://www.ti.com/</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">//</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">// Redistribution and use in source and binary forms, with or without </span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment">// modification, are permitted provided that the following conditions </span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment">// are met:</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment">// </span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment">//   Redistributions of source code must retain the above copyright </span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">//   notice, this list of conditions and the following disclaimer.</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">// </span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment">//   Redistributions in binary form must reproduce the above copyright</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">//   notice, this list of conditions and the following disclaimer in the </span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">//   documentation and/or other materials provided with the   </span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">//   distribution.</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">// </span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment">//   Neither the name of Texas Instruments Incorporated nor the names of</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment">//   its contributors may be used to endorse or promote products derived</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">//   from this software without specific prior written permission.</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">// </span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment">// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS </span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment">// &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT </span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment">// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment">// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT </span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, </span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment">// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT </span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment">// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment">// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment">// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT </span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment">// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE </span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment">// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">// $</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">//###########################################################################</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span> </div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="preprocessor">#ifndef F2837xD_MEMCONFIG_H</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="preprocessor">#define F2837xD_MEMCONFIG_H</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span> </div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span> </div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span> </div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment">//---------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment">// MEMCONFIG Individual Register Bit Definitions:</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span> </div>
<div class="foldopen" id="foldopen00054" data-start="{" data-end="};">
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="structDxLOCK__BITS.html">   54</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structDxLOCK__BITS.html">DxLOCK_BITS</a> {                    <span class="comment">// bits description</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="structDxLOCK__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">   55</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structDxLOCK__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">rsvd1</a>:2;                     <span class="comment">// 1:0 Reserved</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="structDxLOCK__BITS.html#afc1bbf70fd30961110b7417a3a2ab4b0">   56</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structDxLOCK__BITS.html#afc1bbf70fd30961110b7417a3a2ab4b0">LOCK_D0</a>:1;                   <span class="comment">// 2 D0 RAM access protection and master select fields lock bit</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="structDxLOCK__BITS.html#a0695534639dbfac1f10deeca3f506edc">   57</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structDxLOCK__BITS.html#a0695534639dbfac1f10deeca3f506edc">LOCK_D1</a>:1;                   <span class="comment">// 3 D1 RAM access protection and master select fields lock bit</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="structDxLOCK__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">   58</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structDxLOCK__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">rsvd2</a>:12;                    <span class="comment">// 15:4 Reserved</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="structDxLOCK__BITS.html#a1fc3a25cb015690eea35226667632edf">   59</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structDxLOCK__BITS.html#a1fc3a25cb015690eea35226667632edf">rsvd3</a>:16;                    <span class="comment">// 31:16 Reserved</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>};</div>
</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span> </div>
<div class="foldopen" id="foldopen00062" data-start="{" data-end="};">
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="unionDxLOCK__REG.html">   62</a></span><span class="keyword">union </span><a class="code hl_union" href="unionDxLOCK__REG.html">DxLOCK_REG</a> {</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="unionDxLOCK__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">   63</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code hl_variable" href="unionDxLOCK__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">all</a>;</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="unionDxLOCK__REG.html#a78a939728326244871beda233f203d0c">   64</a></span>    <span class="keyword">struct  </span><a class="code hl_struct" href="structDxLOCK__BITS.html">DxLOCK_BITS</a>  <a class="code hl_variable" href="unionDxLOCK__REG.html#a78a939728326244871beda233f203d0c">bit</a>;</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>};</div>
</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span> </div>
<div class="foldopen" id="foldopen00067" data-start="{" data-end="};">
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="structDxCOMMIT__BITS.html">   67</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structDxCOMMIT__BITS.html">DxCOMMIT_BITS</a> {                  <span class="comment">// bits description</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="structDxCOMMIT__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">   68</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structDxCOMMIT__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">rsvd1</a>:2;                     <span class="comment">// 1:0 Reserved</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="structDxCOMMIT__BITS.html#a7f0d8eea3ac312d9bcd9320e68be41aa">   69</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structDxCOMMIT__BITS.html#a7f0d8eea3ac312d9bcd9320e68be41aa">COMMIT_D0</a>:1;                 <span class="comment">// 2 D0 RAM access protection and master select permanent lock</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="structDxCOMMIT__BITS.html#a3b1ed9e6a6a707be9cbe9e6f15fa329f">   70</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structDxCOMMIT__BITS.html#a3b1ed9e6a6a707be9cbe9e6f15fa329f">COMMIT_D1</a>:1;                 <span class="comment">// 3 D1 RAM access protection and master select permanent lock</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="structDxCOMMIT__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">   71</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structDxCOMMIT__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">rsvd2</a>:12;                    <span class="comment">// 15:4 Reserved</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="structDxCOMMIT__BITS.html#a1fc3a25cb015690eea35226667632edf">   72</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structDxCOMMIT__BITS.html#a1fc3a25cb015690eea35226667632edf">rsvd3</a>:16;                    <span class="comment">// 31:16 Reserved</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>};</div>
</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span> </div>
<div class="foldopen" id="foldopen00075" data-start="{" data-end="};">
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="unionDxCOMMIT__REG.html">   75</a></span><span class="keyword">union </span><a class="code hl_union" href="unionDxCOMMIT__REG.html">DxCOMMIT_REG</a> {</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="unionDxCOMMIT__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">   76</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code hl_variable" href="unionDxCOMMIT__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">all</a>;</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="unionDxCOMMIT__REG.html#a1358762bbdaee29d2289fd085196798f">   77</a></span>    <span class="keyword">struct  </span><a class="code hl_struct" href="structDxCOMMIT__BITS.html">DxCOMMIT_BITS</a>  <a class="code hl_variable" href="unionDxCOMMIT__REG.html#a1358762bbdaee29d2289fd085196798f">bit</a>;</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>};</div>
</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span> </div>
<div class="foldopen" id="foldopen00080" data-start="{" data-end="};">
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="structDxACCPROT0__BITS.html">   80</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structDxACCPROT0__BITS.html">DxACCPROT0_BITS</a> {                <span class="comment">// bits description</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="structDxACCPROT0__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">   81</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structDxACCPROT0__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">rsvd1</a>:16;                    <span class="comment">// 15:0 Reserved</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="structDxACCPROT0__BITS.html#a312e21ad2daf696df3204e4c238f656e">   82</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structDxACCPROT0__BITS.html#a312e21ad2daf696df3204e4c238f656e">FETCHPROT_D0</a>:1;              <span class="comment">// 16 Fetch Protection For D0 RAM</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="structDxACCPROT0__BITS.html#a728155942ce128b30747fa737aa37321">   83</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structDxACCPROT0__BITS.html#a728155942ce128b30747fa737aa37321">CPUWRPROT_D0</a>:1;              <span class="comment">// 17 CPU WR Protection For D0 RAM</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="structDxACCPROT0__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">   84</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structDxACCPROT0__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">rsvd2</a>:6;                     <span class="comment">// 23:18 Reserved</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="structDxACCPROT0__BITS.html#a1464e65fbcc4ea78c66af219a2c18e02">   85</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structDxACCPROT0__BITS.html#a1464e65fbcc4ea78c66af219a2c18e02">FETCHPROT_D1</a>:1;              <span class="comment">// 24 Fetch Protection For D1 RAM</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="structDxACCPROT0__BITS.html#a402a3edc284d9c8b639a55b8407ea472">   86</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structDxACCPROT0__BITS.html#a402a3edc284d9c8b639a55b8407ea472">CPUWRPROT_D1</a>:1;              <span class="comment">// 25 CPU WR Protection For D1 RAM</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="structDxACCPROT0__BITS.html#a1fc3a25cb015690eea35226667632edf">   87</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structDxACCPROT0__BITS.html#a1fc3a25cb015690eea35226667632edf">rsvd3</a>:6;                     <span class="comment">// 31:26 Reserved</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>};</div>
</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span> </div>
<div class="foldopen" id="foldopen00090" data-start="{" data-end="};">
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="unionDxACCPROT0__REG.html">   90</a></span><span class="keyword">union </span><a class="code hl_union" href="unionDxACCPROT0__REG.html">DxACCPROT0_REG</a> {</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="unionDxACCPROT0__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">   91</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code hl_variable" href="unionDxACCPROT0__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">all</a>;</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="unionDxACCPROT0__REG.html#ac8d97b072a217c9fcdef28c4f54c2042">   92</a></span>    <span class="keyword">struct  </span><a class="code hl_struct" href="structDxACCPROT0__BITS.html">DxACCPROT0_BITS</a>  <a class="code hl_variable" href="unionDxACCPROT0__REG.html#ac8d97b072a217c9fcdef28c4f54c2042">bit</a>;</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>};</div>
</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span> </div>
<div class="foldopen" id="foldopen00095" data-start="{" data-end="};">
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="structDxTEST__BITS.html">   95</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structDxTEST__BITS.html">DxTEST_BITS</a> {                    <span class="comment">// bits description</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="structDxTEST__BITS.html#a94f097037b27ec7170f023d47c481d3a">   96</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structDxTEST__BITS.html#a94f097037b27ec7170f023d47c481d3a">TEST_M0</a>:2;                   <span class="comment">// 1:0 Selects the different modes for M0 RAM</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="structDxTEST__BITS.html#a325c3a969f5f2c7594f3674aeeac6321">   97</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structDxTEST__BITS.html#a325c3a969f5f2c7594f3674aeeac6321">TEST_M1</a>:2;                   <span class="comment">// 3:2 Selects the different modes for M1 RAM</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="structDxTEST__BITS.html#a3abf335026b2c58ce7328f95eb9d9cee">   98</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structDxTEST__BITS.html#a3abf335026b2c58ce7328f95eb9d9cee">TEST_D0</a>:2;                   <span class="comment">// 5:4 Selects the different modes for D0 RAM</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="structDxTEST__BITS.html#a28dd53987eb8d6d6ba3286c6502f6378">   99</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structDxTEST__BITS.html#a28dd53987eb8d6d6ba3286c6502f6378">TEST_D1</a>:2;                   <span class="comment">// 7:6 Selects the different modes for D1 RAM</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="structDxTEST__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">  100</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structDxTEST__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">rsvd1</a>:8;                     <span class="comment">// 15:8 Reserved</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="structDxTEST__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">  101</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structDxTEST__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">rsvd2</a>:16;                    <span class="comment">// 31:16 Reserved</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>};</div>
</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span> </div>
<div class="foldopen" id="foldopen00104" data-start="{" data-end="};">
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="unionDxTEST__REG.html">  104</a></span><span class="keyword">union </span><a class="code hl_union" href="unionDxTEST__REG.html">DxTEST_REG</a> {</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="unionDxTEST__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">  105</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code hl_variable" href="unionDxTEST__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">all</a>;</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="unionDxTEST__REG.html#a2672466937a42781b4840d82cc5451fb">  106</a></span>    <span class="keyword">struct  </span><a class="code hl_struct" href="structDxTEST__BITS.html">DxTEST_BITS</a>  <a class="code hl_variable" href="unionDxTEST__REG.html#a2672466937a42781b4840d82cc5451fb">bit</a>;</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>};</div>
</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span> </div>
<div class="foldopen" id="foldopen00109" data-start="{" data-end="};">
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="structDxINIT__BITS.html">  109</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structDxINIT__BITS.html">DxINIT_BITS</a> {                    <span class="comment">// bits description</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="structDxINIT__BITS.html#ae1cb9926bb497e58f96f892ec3eec084">  110</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structDxINIT__BITS.html#ae1cb9926bb497e58f96f892ec3eec084">INIT_M0</a>:1;                   <span class="comment">// 0 RAM Initialization control for M0 RAM.</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="structDxINIT__BITS.html#a3763150c0b378d18d7cb2f7374b1cb31">  111</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structDxINIT__BITS.html#a3763150c0b378d18d7cb2f7374b1cb31">INIT_M1</a>:1;                   <span class="comment">// 1 RAM Initialization control for M1 RAM.</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="structDxINIT__BITS.html#a2e5fe91fffd7f88bd726580944956c5c">  112</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structDxINIT__BITS.html#a2e5fe91fffd7f88bd726580944956c5c">INIT_D0</a>:1;                   <span class="comment">// 2 RAM Initialization control for D0 RAM.</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="structDxINIT__BITS.html#abc3fb78920db93527fc6f41035e509aa">  113</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structDxINIT__BITS.html#abc3fb78920db93527fc6f41035e509aa">INIT_D1</a>:1;                   <span class="comment">// 3 RAM Initialization control for D1 RAM.</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="structDxINIT__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">  114</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structDxINIT__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">rsvd1</a>:12;                    <span class="comment">// 15:4 Reserved</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="structDxINIT__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">  115</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structDxINIT__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">rsvd2</a>:16;                    <span class="comment">// 31:16 Reserved</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>};</div>
</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span> </div>
<div class="foldopen" id="foldopen00118" data-start="{" data-end="};">
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="unionDxINIT__REG.html">  118</a></span><span class="keyword">union </span><a class="code hl_union" href="unionDxINIT__REG.html">DxINIT_REG</a> {</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="unionDxINIT__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">  119</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code hl_variable" href="unionDxINIT__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">all</a>;</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="unionDxINIT__REG.html#a0b4aacb6acd2a975e948f22bdb748178">  120</a></span>    <span class="keyword">struct  </span><a class="code hl_struct" href="structDxINIT__BITS.html">DxINIT_BITS</a>  <a class="code hl_variable" href="unionDxINIT__REG.html#a0b4aacb6acd2a975e948f22bdb748178">bit</a>;</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>};</div>
</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span> </div>
<div class="foldopen" id="foldopen00123" data-start="{" data-end="};">
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="structDxINITDONE__BITS.html">  123</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structDxINITDONE__BITS.html">DxINITDONE_BITS</a> {                <span class="comment">// bits description</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="structDxINITDONE__BITS.html#ae951013cd88e78a3a6912879f22c0d63">  124</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structDxINITDONE__BITS.html#ae951013cd88e78a3a6912879f22c0d63">INITDONE_M0</a>:1;               <span class="comment">// 0 RAM Initialization status for M0 RAM.</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="structDxINITDONE__BITS.html#a15b0dd88b2c29620a89ce3ec7299dc7f">  125</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structDxINITDONE__BITS.html#a15b0dd88b2c29620a89ce3ec7299dc7f">INITDONE_M1</a>:1;               <span class="comment">// 1 RAM Initialization status for M1 RAM.</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="structDxINITDONE__BITS.html#a948784beb0992794ddfae9d35432ed64">  126</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structDxINITDONE__BITS.html#a948784beb0992794ddfae9d35432ed64">INITDONE_D0</a>:1;               <span class="comment">// 2 RAM Initialization status for D0 RAM.</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="structDxINITDONE__BITS.html#aa3d8b5c7cff51e8ed946014020a4c569">  127</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structDxINITDONE__BITS.html#aa3d8b5c7cff51e8ed946014020a4c569">INITDONE_D1</a>:1;               <span class="comment">// 3 RAM Initialization status for D1 RAM.</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="structDxINITDONE__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">  128</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structDxINITDONE__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">rsvd1</a>:12;                    <span class="comment">// 15:4 Reserved</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="structDxINITDONE__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">  129</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structDxINITDONE__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">rsvd2</a>:16;                    <span class="comment">// 31:16 Reserved</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>};</div>
</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span> </div>
<div class="foldopen" id="foldopen00132" data-start="{" data-end="};">
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="unionDxINITDONE__REG.html">  132</a></span><span class="keyword">union </span><a class="code hl_union" href="unionDxINITDONE__REG.html">DxINITDONE_REG</a> {</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="unionDxINITDONE__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">  133</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code hl_variable" href="unionDxINITDONE__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">all</a>;</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="unionDxINITDONE__REG.html#ae0dc3c3436bf40c1bb6ac5e54480c715">  134</a></span>    <span class="keyword">struct  </span><a class="code hl_struct" href="structDxINITDONE__BITS.html">DxINITDONE_BITS</a>  <a class="code hl_variable" href="unionDxINITDONE__REG.html#ae0dc3c3436bf40c1bb6ac5e54480c715">bit</a>;</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>};</div>
</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span> </div>
<div class="foldopen" id="foldopen00137" data-start="{" data-end="};">
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="structLSxLOCK__BITS.html">  137</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structLSxLOCK__BITS.html">LSxLOCK_BITS</a> {                   <span class="comment">// bits description</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="structLSxLOCK__BITS.html#ae8da9ca6586da430ed8893e654d9031c">  138</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxLOCK__BITS.html#ae8da9ca6586da430ed8893e654d9031c">LOCK_LS0</a>:1;                  <span class="comment">// 0 LS0 RAM access protection and master select fields lock bit</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="structLSxLOCK__BITS.html#a9cb5e92d7a6cf9dc58ae6a42b897c3bf">  139</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxLOCK__BITS.html#a9cb5e92d7a6cf9dc58ae6a42b897c3bf">LOCK_LS1</a>:1;                  <span class="comment">// 1 LS1 RAM access protection and master select fields lock bit</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="structLSxLOCK__BITS.html#a7ee2960b192c3aa8db0313b2dc78789e">  140</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxLOCK__BITS.html#a7ee2960b192c3aa8db0313b2dc78789e">LOCK_LS2</a>:1;                  <span class="comment">// 2 LS2 RAM access protection and master select fields lock bit</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="structLSxLOCK__BITS.html#a0edaf0561ac35ffaf0d5a48488152f4b">  141</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxLOCK__BITS.html#a0edaf0561ac35ffaf0d5a48488152f4b">LOCK_LS3</a>:1;                  <span class="comment">// 3 LS3 RAM access protection and master select fields lock bit</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="structLSxLOCK__BITS.html#ab8513903463c1622a29bf64b6435d711">  142</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxLOCK__BITS.html#ab8513903463c1622a29bf64b6435d711">LOCK_LS4</a>:1;                  <span class="comment">// 4 LS4 RAM access protection and master select fields lock bit</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="structLSxLOCK__BITS.html#a3fbc49c0d7106975b83307063133de5e">  143</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxLOCK__BITS.html#a3fbc49c0d7106975b83307063133de5e">LOCK_LS5</a>:1;                  <span class="comment">// 5 LS5 RAM access protection and master select fields lock bit</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="structLSxLOCK__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">  144</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxLOCK__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">rsvd1</a>:10;                    <span class="comment">// 15:6 Reserved</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="structLSxLOCK__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">  145</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxLOCK__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">rsvd2</a>:16;                    <span class="comment">// 31:16 Reserved</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>};</div>
</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span> </div>
<div class="foldopen" id="foldopen00148" data-start="{" data-end="};">
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="unionLSxLOCK__REG.html">  148</a></span><span class="keyword">union </span><a class="code hl_union" href="unionLSxLOCK__REG.html">LSxLOCK_REG</a> {</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="unionLSxLOCK__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">  149</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code hl_variable" href="unionLSxLOCK__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">all</a>;</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="unionLSxLOCK__REG.html#aad8675785049d526cc236676b2379084">  150</a></span>    <span class="keyword">struct  </span><a class="code hl_struct" href="structLSxLOCK__BITS.html">LSxLOCK_BITS</a>  <a class="code hl_variable" href="unionLSxLOCK__REG.html#aad8675785049d526cc236676b2379084">bit</a>;</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>};</div>
</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span> </div>
<div class="foldopen" id="foldopen00153" data-start="{" data-end="};">
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="structLSxCOMMIT__BITS.html">  153</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structLSxCOMMIT__BITS.html">LSxCOMMIT_BITS</a> {                 <span class="comment">// bits description</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="structLSxCOMMIT__BITS.html#a3b8ea0f43a25a5faf345e89948e4906f">  154</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxCOMMIT__BITS.html#a3b8ea0f43a25a5faf345e89948e4906f">COMMIT_LS0</a>:1;                <span class="comment">// 0 LS0 RAM access protection and master select permanent lock</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="structLSxCOMMIT__BITS.html#a7a97e99e2cc0abd49c4eaa6555f48a74">  155</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxCOMMIT__BITS.html#a7a97e99e2cc0abd49c4eaa6555f48a74">COMMIT_LS1</a>:1;                <span class="comment">// 1 LS1 RAM access protection and master select permanent lock</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="structLSxCOMMIT__BITS.html#a550f73d1e60a18fc4bbe60338c8b42bc">  156</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxCOMMIT__BITS.html#a550f73d1e60a18fc4bbe60338c8b42bc">COMMIT_LS2</a>:1;                <span class="comment">// 2 LS2 RAM access protection and master select permanent lock</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="structLSxCOMMIT__BITS.html#a196a31797b5e29b7d76923469a85f5e9">  157</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxCOMMIT__BITS.html#a196a31797b5e29b7d76923469a85f5e9">COMMIT_LS3</a>:1;                <span class="comment">// 3 LS3 RAM access protection and master select permanent lock</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="structLSxCOMMIT__BITS.html#a6c6f98ba1e1e0f4344179769547a89c7">  158</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxCOMMIT__BITS.html#a6c6f98ba1e1e0f4344179769547a89c7">COMMIT_LS4</a>:1;                <span class="comment">// 4 LS4 RAM access protection and master select permanent lock</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="structLSxCOMMIT__BITS.html#abb605fe2372aeabfb784d53ce3cd43bb">  159</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxCOMMIT__BITS.html#abb605fe2372aeabfb784d53ce3cd43bb">COMMIT_LS5</a>:1;                <span class="comment">// 5 LS5 RAM access protection and master select permanent lock</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="structLSxCOMMIT__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">  160</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxCOMMIT__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">rsvd1</a>:10;                    <span class="comment">// 15:6 Reserved</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="structLSxCOMMIT__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">  161</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxCOMMIT__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">rsvd2</a>:16;                    <span class="comment">// 31:16 Reserved</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>};</div>
</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span> </div>
<div class="foldopen" id="foldopen00164" data-start="{" data-end="};">
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="unionLSxCOMMIT__REG.html">  164</a></span><span class="keyword">union </span><a class="code hl_union" href="unionLSxCOMMIT__REG.html">LSxCOMMIT_REG</a> {</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="unionLSxCOMMIT__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">  165</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code hl_variable" href="unionLSxCOMMIT__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">all</a>;</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="unionLSxCOMMIT__REG.html#a547c8d0e2ffbf92eed08ffe3cce160ca">  166</a></span>    <span class="keyword">struct  </span><a class="code hl_struct" href="structLSxCOMMIT__BITS.html">LSxCOMMIT_BITS</a>  <a class="code hl_variable" href="unionLSxCOMMIT__REG.html#a547c8d0e2ffbf92eed08ffe3cce160ca">bit</a>;</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>};</div>
</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span> </div>
<div class="foldopen" id="foldopen00169" data-start="{" data-end="};">
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="structLSxMSEL__BITS.html">  169</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structLSxMSEL__BITS.html">LSxMSEL_BITS</a> {                   <span class="comment">// bits description</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="structLSxMSEL__BITS.html#a11f84710d2e0aa7397edd3d90092cd21">  170</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxMSEL__BITS.html#a11f84710d2e0aa7397edd3d90092cd21">MSEL_LS0</a>:2;                  <span class="comment">// 1:0 Master Select for LS0 RAM</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="structLSxMSEL__BITS.html#acec37952e1a1aeee316ec99b4f4a2cba">  171</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxMSEL__BITS.html#acec37952e1a1aeee316ec99b4f4a2cba">MSEL_LS1</a>:2;                  <span class="comment">// 3:2 Master Select for LS1 RAM</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="structLSxMSEL__BITS.html#a5ee953b1d642f10d3bde78686c279257">  172</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxMSEL__BITS.html#a5ee953b1d642f10d3bde78686c279257">MSEL_LS2</a>:2;                  <span class="comment">// 5:4 Master Select for LS2 RAM</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="structLSxMSEL__BITS.html#ae088d0d252e3ec873ff893a6769d1fc0">  173</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxMSEL__BITS.html#ae088d0d252e3ec873ff893a6769d1fc0">MSEL_LS3</a>:2;                  <span class="comment">// 7:6 Master Select for LS3 RAM</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="structLSxMSEL__BITS.html#a164400acc262d101d4668914108068b7">  174</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxMSEL__BITS.html#a164400acc262d101d4668914108068b7">MSEL_LS4</a>:2;                  <span class="comment">// 9:8 Master Select for LS4 RAM</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="structLSxMSEL__BITS.html#a51ab32a9bb9adeda53d91aec1e6ba1de">  175</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxMSEL__BITS.html#a51ab32a9bb9adeda53d91aec1e6ba1de">MSEL_LS5</a>:2;                  <span class="comment">// 11:10 Master Select for LS5 RAM</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="structLSxMSEL__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">  176</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxMSEL__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">rsvd1</a>:4;                     <span class="comment">// 15:12 Reserved</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="structLSxMSEL__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">  177</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxMSEL__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">rsvd2</a>:16;                    <span class="comment">// 31:16 Reserved</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>};</div>
</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span> </div>
<div class="foldopen" id="foldopen00180" data-start="{" data-end="};">
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="unionLSxMSEL__REG.html">  180</a></span><span class="keyword">union </span><a class="code hl_union" href="unionLSxMSEL__REG.html">LSxMSEL_REG</a> {</div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="unionLSxMSEL__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">  181</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code hl_variable" href="unionLSxMSEL__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">all</a>;</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="unionLSxMSEL__REG.html#a56e8279ed119798e6b50ad3d6043fcb7">  182</a></span>    <span class="keyword">struct  </span><a class="code hl_struct" href="structLSxMSEL__BITS.html">LSxMSEL_BITS</a>  <a class="code hl_variable" href="unionLSxMSEL__REG.html#a56e8279ed119798e6b50ad3d6043fcb7">bit</a>;</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>};</div>
</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span> </div>
<div class="foldopen" id="foldopen00185" data-start="{" data-end="};">
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="structLSxCLAPGM__BITS.html">  185</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structLSxCLAPGM__BITS.html">LSxCLAPGM_BITS</a> {                 <span class="comment">// bits description</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="structLSxCLAPGM__BITS.html#af282aebd47b72de4876c63ec326a2088">  186</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxCLAPGM__BITS.html#af282aebd47b72de4876c63ec326a2088">CLAPGM_LS0</a>:1;                <span class="comment">// 0 Selects LS0 RAM as program vs data memory for CLA</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="structLSxCLAPGM__BITS.html#a79f7a27bbe401d7e00fadcb89c4d6adb">  187</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxCLAPGM__BITS.html#a79f7a27bbe401d7e00fadcb89c4d6adb">CLAPGM_LS1</a>:1;                <span class="comment">// 1 Selects LS1 RAM as program vs data memory for CLA</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="structLSxCLAPGM__BITS.html#a84f9fbef8e92996bd7e3006513675300">  188</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxCLAPGM__BITS.html#a84f9fbef8e92996bd7e3006513675300">CLAPGM_LS2</a>:1;                <span class="comment">// 2 Selects LS2 RAM as program vs data memory for CLA</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="structLSxCLAPGM__BITS.html#a2fff9bf5e69ae58b69ea27633e66eedf">  189</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxCLAPGM__BITS.html#a2fff9bf5e69ae58b69ea27633e66eedf">CLAPGM_LS3</a>:1;                <span class="comment">// 3 Selects LS3 RAM as program vs data memory for CLA</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="structLSxCLAPGM__BITS.html#a6dc1f93ca9e61c90ee33c215d6926d3b">  190</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxCLAPGM__BITS.html#a6dc1f93ca9e61c90ee33c215d6926d3b">CLAPGM_LS4</a>:1;                <span class="comment">// 4 Selects LS4 RAM as program vs data memory for CLA</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="structLSxCLAPGM__BITS.html#a947d0bf600cbd6831df44c29770c8274">  191</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxCLAPGM__BITS.html#a947d0bf600cbd6831df44c29770c8274">CLAPGM_LS5</a>:1;                <span class="comment">// 5 Selects LS5 RAM as program vs data memory for CLA</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="structLSxCLAPGM__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">  192</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxCLAPGM__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">rsvd1</a>:10;                    <span class="comment">// 15:6 Reserved</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="structLSxCLAPGM__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">  193</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxCLAPGM__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">rsvd2</a>:16;                    <span class="comment">// 31:16 Reserved</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>};</div>
</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span> </div>
<div class="foldopen" id="foldopen00196" data-start="{" data-end="};">
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="unionLSxCLAPGM__REG.html">  196</a></span><span class="keyword">union </span><a class="code hl_union" href="unionLSxCLAPGM__REG.html">LSxCLAPGM_REG</a> {</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="unionLSxCLAPGM__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">  197</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code hl_variable" href="unionLSxCLAPGM__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">all</a>;</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="unionLSxCLAPGM__REG.html#ac8f3733498c876312fdf715ca5db9fad">  198</a></span>    <span class="keyword">struct  </span><a class="code hl_struct" href="structLSxCLAPGM__BITS.html">LSxCLAPGM_BITS</a>  <a class="code hl_variable" href="unionLSxCLAPGM__REG.html#ac8f3733498c876312fdf715ca5db9fad">bit</a>;</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>};</div>
</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span> </div>
<div class="foldopen" id="foldopen00201" data-start="{" data-end="};">
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="structLSxACCPROT0__BITS.html">  201</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structLSxACCPROT0__BITS.html">LSxACCPROT0_BITS</a> {               <span class="comment">// bits description</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="structLSxACCPROT0__BITS.html#aa494cbab39cceb53a9aaacfbc3cc5eae">  202</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxACCPROT0__BITS.html#aa494cbab39cceb53a9aaacfbc3cc5eae">FETCHPROT_LS0</a>:1;             <span class="comment">// 0 Fetch Protection For LS0 RAM</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="structLSxACCPROT0__BITS.html#a5cf212516f1d2367b1115f2a3765a677">  203</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxACCPROT0__BITS.html#a5cf212516f1d2367b1115f2a3765a677">CPUWRPROT_LS0</a>:1;             <span class="comment">// 1 CPU WR Protection For LS0 RAM</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="structLSxACCPROT0__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">  204</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxACCPROT0__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">rsvd1</a>:6;                     <span class="comment">// 7:2 Reserved</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="structLSxACCPROT0__BITS.html#a85047075d5575e7a0643a12e6004fed2">  205</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxACCPROT0__BITS.html#a85047075d5575e7a0643a12e6004fed2">FETCHPROT_LS1</a>:1;             <span class="comment">// 8 Fetch Protection For LS1 RAM</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="structLSxACCPROT0__BITS.html#abf7260ceb9267966a392d61cd64a7ea4">  206</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxACCPROT0__BITS.html#abf7260ceb9267966a392d61cd64a7ea4">CPUWRPROT_LS1</a>:1;             <span class="comment">// 9 CPU WR Protection For LS1 RAM</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="structLSxACCPROT0__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">  207</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxACCPROT0__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">rsvd2</a>:6;                     <span class="comment">// 15:10 Reserved</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="structLSxACCPROT0__BITS.html#ab83c0f8ce6b2e76c0ad4855831f1790e">  208</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxACCPROT0__BITS.html#ab83c0f8ce6b2e76c0ad4855831f1790e">FETCHPROT_LS2</a>:1;             <span class="comment">// 16 Fetch Protection For LS2 RAM</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="structLSxACCPROT0__BITS.html#a83987c1f94b10afd25dfa5ae0195c000">  209</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxACCPROT0__BITS.html#a83987c1f94b10afd25dfa5ae0195c000">CPUWRPROT_LS2</a>:1;             <span class="comment">// 17 CPU WR Protection For LS2 RAM</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="structLSxACCPROT0__BITS.html#a1fc3a25cb015690eea35226667632edf">  210</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxACCPROT0__BITS.html#a1fc3a25cb015690eea35226667632edf">rsvd3</a>:6;                     <span class="comment">// 23:18 Reserved</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="structLSxACCPROT0__BITS.html#aa766dcb9fab8d6459b6f9067d9ab6d10">  211</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxACCPROT0__BITS.html#aa766dcb9fab8d6459b6f9067d9ab6d10">FETCHPROT_LS3</a>:1;             <span class="comment">// 24 Fetch Protection For LS3 RAM</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="structLSxACCPROT0__BITS.html#a943f6378278597853499f75382db23c5">  212</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxACCPROT0__BITS.html#a943f6378278597853499f75382db23c5">CPUWRPROT_LS3</a>:1;             <span class="comment">// 25 CPU WR Protection For LS3 RAM</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="structLSxACCPROT0__BITS.html#af0b3b8e4dc374185bf16cdeb704beedf">  213</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxACCPROT0__BITS.html#af0b3b8e4dc374185bf16cdeb704beedf">rsvd4</a>:6;                     <span class="comment">// 31:26 Reserved</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>};</div>
</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span> </div>
<div class="foldopen" id="foldopen00216" data-start="{" data-end="};">
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="unionLSxACCPROT0__REG.html">  216</a></span><span class="keyword">union </span><a class="code hl_union" href="unionLSxACCPROT0__REG.html">LSxACCPROT0_REG</a> {</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="unionLSxACCPROT0__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">  217</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code hl_variable" href="unionLSxACCPROT0__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">all</a>;</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="unionLSxACCPROT0__REG.html#a49dd433a1df0f5088051ef162380bc61">  218</a></span>    <span class="keyword">struct  </span><a class="code hl_struct" href="structLSxACCPROT0__BITS.html">LSxACCPROT0_BITS</a>  <a class="code hl_variable" href="unionLSxACCPROT0__REG.html#a49dd433a1df0f5088051ef162380bc61">bit</a>;</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>};</div>
</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span> </div>
<div class="foldopen" id="foldopen00221" data-start="{" data-end="};">
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="structLSxACCPROT1__BITS.html">  221</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structLSxACCPROT1__BITS.html">LSxACCPROT1_BITS</a> {               <span class="comment">// bits description</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="structLSxACCPROT1__BITS.html#aae0fcebfef8d1051071b79b1d43b5534">  222</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxACCPROT1__BITS.html#aae0fcebfef8d1051071b79b1d43b5534">FETCHPROT_LS4</a>:1;             <span class="comment">// 0 Fetch Protection For LS4 RAM</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="structLSxACCPROT1__BITS.html#a7a3065a419ff3bdb7d99c5d96ef7c752">  223</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxACCPROT1__BITS.html#a7a3065a419ff3bdb7d99c5d96ef7c752">CPUWRPROT_LS4</a>:1;             <span class="comment">// 1 CPU WR Protection For LS4 RAM</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="structLSxACCPROT1__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">  224</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxACCPROT1__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">rsvd1</a>:6;                     <span class="comment">// 7:2 Reserved</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="structLSxACCPROT1__BITS.html#a8b7b6cf6da4a2307c827089424b37645">  225</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxACCPROT1__BITS.html#a8b7b6cf6da4a2307c827089424b37645">FETCHPROT_LS5</a>:1;             <span class="comment">// 8 Fetch Protection For LS5 RAM</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="structLSxACCPROT1__BITS.html#a8d39254eef8d29afebc52cfcadf144d1">  226</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxACCPROT1__BITS.html#a8d39254eef8d29afebc52cfcadf144d1">CPUWRPROT_LS5</a>:1;             <span class="comment">// 9 CPU WR Protection For LS5 RAM</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="structLSxACCPROT1__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">  227</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxACCPROT1__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">rsvd2</a>:6;                     <span class="comment">// 15:10 Reserved</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="structLSxACCPROT1__BITS.html#a1fc3a25cb015690eea35226667632edf">  228</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxACCPROT1__BITS.html#a1fc3a25cb015690eea35226667632edf">rsvd3</a>:16;                    <span class="comment">// 31:16 Reserved</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>};</div>
</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span> </div>
<div class="foldopen" id="foldopen00231" data-start="{" data-end="};">
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="unionLSxACCPROT1__REG.html">  231</a></span><span class="keyword">union </span><a class="code hl_union" href="unionLSxACCPROT1__REG.html">LSxACCPROT1_REG</a> {</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="unionLSxACCPROT1__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">  232</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code hl_variable" href="unionLSxACCPROT1__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">all</a>;</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="unionLSxACCPROT1__REG.html#a0e724e06c9bc1f75c57d30d64290c9d3">  233</a></span>    <span class="keyword">struct  </span><a class="code hl_struct" href="structLSxACCPROT1__BITS.html">LSxACCPROT1_BITS</a>  <a class="code hl_variable" href="unionLSxACCPROT1__REG.html#a0e724e06c9bc1f75c57d30d64290c9d3">bit</a>;</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>};</div>
</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span> </div>
<div class="foldopen" id="foldopen00236" data-start="{" data-end="};">
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="structLSxTEST__BITS.html">  236</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structLSxTEST__BITS.html">LSxTEST_BITS</a> {                   <span class="comment">// bits description</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="structLSxTEST__BITS.html#a83dcc5f6357e2c6915f6e7756e302689">  237</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxTEST__BITS.html#a83dcc5f6357e2c6915f6e7756e302689">TEST_LS0</a>:2;                  <span class="comment">// 1:0 Selects the different modes for LS0 RAM</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="structLSxTEST__BITS.html#aefba120fcef8f55c3ca950f7acff2f74">  238</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxTEST__BITS.html#aefba120fcef8f55c3ca950f7acff2f74">TEST_LS1</a>:2;                  <span class="comment">// 3:2 Selects the different modes for LS1 RAM</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="structLSxTEST__BITS.html#ac43833d373bb4ef9cdd15df895b1ff9e">  239</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxTEST__BITS.html#ac43833d373bb4ef9cdd15df895b1ff9e">TEST_LS2</a>:2;                  <span class="comment">// 5:4 Selects the different modes for LS2 RAM</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="structLSxTEST__BITS.html#aadbea468c02a33dd3f707a08f4c28353">  240</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxTEST__BITS.html#aadbea468c02a33dd3f707a08f4c28353">TEST_LS3</a>:2;                  <span class="comment">// 7:6 Selects the different modes for LS3 RAM</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="structLSxTEST__BITS.html#a40117634d1c46eecebbfeba6a6be8e85">  241</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxTEST__BITS.html#a40117634d1c46eecebbfeba6a6be8e85">TEST_LS4</a>:2;                  <span class="comment">// 9:8 Selects the different modes for LS4 RAM</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="structLSxTEST__BITS.html#af44eecbfd779b33c230c5c274b45cd62">  242</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxTEST__BITS.html#af44eecbfd779b33c230c5c274b45cd62">TEST_LS5</a>:2;                  <span class="comment">// 11:10 Selects the different modes for LS5 RAM</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="structLSxTEST__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">  243</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxTEST__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">rsvd1</a>:4;                     <span class="comment">// 15:12 Reserved</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="structLSxTEST__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">  244</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxTEST__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">rsvd2</a>:16;                    <span class="comment">// 31:16 Reserved</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>};</div>
</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span> </div>
<div class="foldopen" id="foldopen00247" data-start="{" data-end="};">
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="unionLSxTEST__REG.html">  247</a></span><span class="keyword">union </span><a class="code hl_union" href="unionLSxTEST__REG.html">LSxTEST_REG</a> {</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="unionLSxTEST__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">  248</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code hl_variable" href="unionLSxTEST__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">all</a>;</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="unionLSxTEST__REG.html#acd0702fa0a6d9906fc5a276c7dc75b99">  249</a></span>    <span class="keyword">struct  </span><a class="code hl_struct" href="structLSxTEST__BITS.html">LSxTEST_BITS</a>  <a class="code hl_variable" href="unionLSxTEST__REG.html#acd0702fa0a6d9906fc5a276c7dc75b99">bit</a>;</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>};</div>
</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span> </div>
<div class="foldopen" id="foldopen00252" data-start="{" data-end="};">
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="structLSxINIT__BITS.html">  252</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structLSxINIT__BITS.html">LSxINIT_BITS</a> {                   <span class="comment">// bits description</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="structLSxINIT__BITS.html#a4195651a035abb15d837fb61124b84dd">  253</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxINIT__BITS.html#a4195651a035abb15d837fb61124b84dd">INIT_LS0</a>:1;                  <span class="comment">// 0 RAM Initialization control for LS0 RAM.</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="structLSxINIT__BITS.html#ad3524eb3e6bac2ad0e1a33ca50a17782">  254</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxINIT__BITS.html#ad3524eb3e6bac2ad0e1a33ca50a17782">INIT_LS1</a>:1;                  <span class="comment">// 1 RAM Initialization control for LS1 RAM.</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno"><a class="line" href="structLSxINIT__BITS.html#a78d24dcdb63c06290a1ddc4233e859ca">  255</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxINIT__BITS.html#a78d24dcdb63c06290a1ddc4233e859ca">INIT_LS2</a>:1;                  <span class="comment">// 2 RAM Initialization control for LS2 RAM.</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="structLSxINIT__BITS.html#a43a69d5273f3426fb0326099989b8f50">  256</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxINIT__BITS.html#a43a69d5273f3426fb0326099989b8f50">INIT_LS3</a>:1;                  <span class="comment">// 3 RAM Initialization control for LS3 RAM.</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="structLSxINIT__BITS.html#ac1b73c49addd20d0517bbc8f644dc6cc">  257</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxINIT__BITS.html#ac1b73c49addd20d0517bbc8f644dc6cc">INIT_LS4</a>:1;                  <span class="comment">// 4 RAM Initialization control for LS4 RAM.</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="structLSxINIT__BITS.html#a14e622f014457ed28f638f587a02a328">  258</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxINIT__BITS.html#a14e622f014457ed28f638f587a02a328">INIT_LS5</a>:1;                  <span class="comment">// 5 RAM Initialization control for LS5 RAM.</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno"><a class="line" href="structLSxINIT__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">  259</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxINIT__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">rsvd1</a>:10;                    <span class="comment">// 15:6 Reserved</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="structLSxINIT__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">  260</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxINIT__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">rsvd2</a>:16;                    <span class="comment">// 31:16 Reserved</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>};</div>
</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span> </div>
<div class="foldopen" id="foldopen00263" data-start="{" data-end="};">
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno"><a class="line" href="unionLSxINIT__REG.html">  263</a></span><span class="keyword">union </span><a class="code hl_union" href="unionLSxINIT__REG.html">LSxINIT_REG</a> {</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="unionLSxINIT__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">  264</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code hl_variable" href="unionLSxINIT__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">all</a>;</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"><a class="line" href="unionLSxINIT__REG.html#a09add77e9c15181db8b6209f4f58bd73">  265</a></span>    <span class="keyword">struct  </span><a class="code hl_struct" href="structLSxINIT__BITS.html">LSxINIT_BITS</a>  <a class="code hl_variable" href="unionLSxINIT__REG.html#a09add77e9c15181db8b6209f4f58bd73">bit</a>;</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>};</div>
</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span> </div>
<div class="foldopen" id="foldopen00268" data-start="{" data-end="};">
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="structLSxINITDONE__BITS.html">  268</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structLSxINITDONE__BITS.html">LSxINITDONE_BITS</a> {               <span class="comment">// bits description</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno"><a class="line" href="structLSxINITDONE__BITS.html#a84903849ccf1b244400e36463541e350">  269</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxINITDONE__BITS.html#a84903849ccf1b244400e36463541e350">INITDONE_LS0</a>:1;              <span class="comment">// 0 RAM Initialization status for LS0 RAM.</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="structLSxINITDONE__BITS.html#a282ae8712c11228f4df87b59eac0578a">  270</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxINITDONE__BITS.html#a282ae8712c11228f4df87b59eac0578a">INITDONE_LS1</a>:1;              <span class="comment">// 1 RAM Initialization status for LS1 RAM.</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="structLSxINITDONE__BITS.html#a156fdcf33433305d81ce62b7a7af1891">  271</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxINITDONE__BITS.html#a156fdcf33433305d81ce62b7a7af1891">INITDONE_LS2</a>:1;              <span class="comment">// 2 RAM Initialization status for LS2 RAM.</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="structLSxINITDONE__BITS.html#ac3fa2dcfe227469f740d57af549c5927">  272</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxINITDONE__BITS.html#ac3fa2dcfe227469f740d57af549c5927">INITDONE_LS3</a>:1;              <span class="comment">// 3 RAM Initialization status for LS3 RAM.</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="structLSxINITDONE__BITS.html#a97d09f36fd98cbabeb92e61bbf04d150">  273</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxINITDONE__BITS.html#a97d09f36fd98cbabeb92e61bbf04d150">INITDONE_LS4</a>:1;              <span class="comment">// 4 RAM Initialization status for LS4 RAM.</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="structLSxINITDONE__BITS.html#a40b1c92563a03c010d748a82119ad99b">  274</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxINITDONE__BITS.html#a40b1c92563a03c010d748a82119ad99b">INITDONE_LS5</a>:1;              <span class="comment">// 5 RAM Initialization status for LS5 RAM.</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno"><a class="line" href="structLSxINITDONE__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">  275</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxINITDONE__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">rsvd1</a>:10;                    <span class="comment">// 15:6 Reserved</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno"><a class="line" href="structLSxINITDONE__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">  276</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structLSxINITDONE__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">rsvd2</a>:16;                    <span class="comment">// 31:16 Reserved</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>};</div>
</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span> </div>
<div class="foldopen" id="foldopen00279" data-start="{" data-end="};">
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno"><a class="line" href="unionLSxINITDONE__REG.html">  279</a></span><span class="keyword">union </span><a class="code hl_union" href="unionLSxINITDONE__REG.html">LSxINITDONE_REG</a> {</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno"><a class="line" href="unionLSxINITDONE__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">  280</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code hl_variable" href="unionLSxINITDONE__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">all</a>;</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno"><a class="line" href="unionLSxINITDONE__REG.html#aba0a662e97e8c7a1557746a6f6bc2b1f">  281</a></span>    <span class="keyword">struct  </span><a class="code hl_struct" href="structLSxINITDONE__BITS.html">LSxINITDONE_BITS</a>  <a class="code hl_variable" href="unionLSxINITDONE__REG.html#aba0a662e97e8c7a1557746a6f6bc2b1f">bit</a>;</div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>};</div>
</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span> </div>
<div class="foldopen" id="foldopen00284" data-start="{" data-end="};">
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno"><a class="line" href="structGSxLOCK__BITS.html">  284</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structGSxLOCK__BITS.html">GSxLOCK_BITS</a> {                   <span class="comment">// bits description</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno"><a class="line" href="structGSxLOCK__BITS.html#af39116992b78bc866c663761e58f0df2">  285</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxLOCK__BITS.html#af39116992b78bc866c663761e58f0df2">LOCK_GS0</a>:1;                  <span class="comment">// 0 GS0 RAM access protection and master select fields lock bit</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno"><a class="line" href="structGSxLOCK__BITS.html#a8adc0e81a4501b9bbc2aa275e9f6c0a5">  286</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxLOCK__BITS.html#a8adc0e81a4501b9bbc2aa275e9f6c0a5">LOCK_GS1</a>:1;                  <span class="comment">// 1 GS1 RAM access protection and master select fields lock bit</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno"><a class="line" href="structGSxLOCK__BITS.html#a227a70e630be25cb363f6e8690bd0e0e">  287</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxLOCK__BITS.html#a227a70e630be25cb363f6e8690bd0e0e">LOCK_GS2</a>:1;                  <span class="comment">// 2 GS2 RAM access protection and master select fields lock bit</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno"><a class="line" href="structGSxLOCK__BITS.html#a4f9cbe520fdeb12372319d7a5d1be1ef">  288</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxLOCK__BITS.html#a4f9cbe520fdeb12372319d7a5d1be1ef">LOCK_GS3</a>:1;                  <span class="comment">// 3 GS3 RAM access protection and master select fields lock bit</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno"><a class="line" href="structGSxLOCK__BITS.html#aa769d90e9ac336ebbee307816eb22ebc">  289</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxLOCK__BITS.html#aa769d90e9ac336ebbee307816eb22ebc">LOCK_GS4</a>:1;                  <span class="comment">// 4 GS4 RAM access protection and master select fields lock bit</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno"><a class="line" href="structGSxLOCK__BITS.html#a0e2fa34c7cc24330d2a331722929886f">  290</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxLOCK__BITS.html#a0e2fa34c7cc24330d2a331722929886f">LOCK_GS5</a>:1;                  <span class="comment">// 5 GS5 RAM access protection and master select fields lock bit</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno"><a class="line" href="structGSxLOCK__BITS.html#a6d41630e36b9fbbb3cc97872908d4ec7">  291</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxLOCK__BITS.html#a6d41630e36b9fbbb3cc97872908d4ec7">LOCK_GS6</a>:1;                  <span class="comment">// 6 GS6 RAM access protection and master select fields lock bit</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno"><a class="line" href="structGSxLOCK__BITS.html#a0670d679ec73822d0d5945232c274999">  292</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxLOCK__BITS.html#a0670d679ec73822d0d5945232c274999">LOCK_GS7</a>:1;                  <span class="comment">// 7 GS7 RAM access protection and master select fields lock bit</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno"><a class="line" href="structGSxLOCK__BITS.html#a26a11be2ea108c73b64a22438cc230c8">  293</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxLOCK__BITS.html#a26a11be2ea108c73b64a22438cc230c8">LOCK_GS8</a>:1;                  <span class="comment">// 8 GS8 RAM access protection and master select fields lock bit</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="structGSxLOCK__BITS.html#aca7c42aaa8c90d4f3e100a72470f3df0">  294</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxLOCK__BITS.html#aca7c42aaa8c90d4f3e100a72470f3df0">LOCK_GS9</a>:1;                  <span class="comment">// 9 GS9 RAM access protection and master select fields lock bit</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno"><a class="line" href="structGSxLOCK__BITS.html#a2d96dd65d11b36b32cfb4210e1c596cb">  295</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxLOCK__BITS.html#a2d96dd65d11b36b32cfb4210e1c596cb">LOCK_GS10</a>:1;                 <span class="comment">// 10 GS10 RAM access protection and master select fields lock bit</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno"><a class="line" href="structGSxLOCK__BITS.html#acf3536902544aa8560f31781de4811fc">  296</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxLOCK__BITS.html#acf3536902544aa8560f31781de4811fc">LOCK_GS11</a>:1;                 <span class="comment">// 11 GS11 RAM access protection and master select fields lock bit</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno"><a class="line" href="structGSxLOCK__BITS.html#a8b1911516e11fb3389228ab1cddd655a">  297</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxLOCK__BITS.html#a8b1911516e11fb3389228ab1cddd655a">LOCK_GS12</a>:1;                 <span class="comment">// 12 GS12 RAM access protection and master select fields lock bit</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno"><a class="line" href="structGSxLOCK__BITS.html#aa4e2e9485ce19d8f87d7455d0db5ee78">  298</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxLOCK__BITS.html#aa4e2e9485ce19d8f87d7455d0db5ee78">LOCK_GS13</a>:1;                 <span class="comment">// 13 GS13 RAM access protection and master select fields lock bit</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno"><a class="line" href="structGSxLOCK__BITS.html#a3af9c807eff8347967e62017f4f2ad8c">  299</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxLOCK__BITS.html#a3af9c807eff8347967e62017f4f2ad8c">LOCK_GS14</a>:1;                 <span class="comment">// 14 GS14 RAM access protection and master select fields lock bit</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno"><a class="line" href="structGSxLOCK__BITS.html#a888abaa2003f0bc247693c9e92ec7d2e">  300</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxLOCK__BITS.html#a888abaa2003f0bc247693c9e92ec7d2e">LOCK_GS15</a>:1;                 <span class="comment">// 15 GS15 RAM access protection and master select fields lock bit</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno"><a class="line" href="structGSxLOCK__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">  301</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxLOCK__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">rsvd1</a>:16;                    <span class="comment">// 31:16 Reserved</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>};</div>
</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span> </div>
<div class="foldopen" id="foldopen00304" data-start="{" data-end="};">
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno"><a class="line" href="unionGSxLOCK__REG.html">  304</a></span><span class="keyword">union </span><a class="code hl_union" href="unionGSxLOCK__REG.html">GSxLOCK_REG</a> {</div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno"><a class="line" href="unionGSxLOCK__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">  305</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code hl_variable" href="unionGSxLOCK__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">all</a>;</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno"><a class="line" href="unionGSxLOCK__REG.html#a4811b558d879fb37aea55901ed64772a">  306</a></span>    <span class="keyword">struct  </span><a class="code hl_struct" href="structGSxLOCK__BITS.html">GSxLOCK_BITS</a>  <a class="code hl_variable" href="unionGSxLOCK__REG.html#a4811b558d879fb37aea55901ed64772a">bit</a>;</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>};</div>
</div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span> </div>
<div class="foldopen" id="foldopen00309" data-start="{" data-end="};">
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="structGSxCOMMIT__BITS.html">  309</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structGSxCOMMIT__BITS.html">GSxCOMMIT_BITS</a> {                 <span class="comment">// bits description</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno"><a class="line" href="structGSxCOMMIT__BITS.html#a9898e25ae2df53639608a84e97a4aabe">  310</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxCOMMIT__BITS.html#a9898e25ae2df53639608a84e97a4aabe">COMMIT_GS0</a>:1;                <span class="comment">// 0 GS0 RAM access protection and master select permanent lock</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno"><a class="line" href="structGSxCOMMIT__BITS.html#a9d517fb28b6f4a501ce3f431af6ea3a2">  311</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxCOMMIT__BITS.html#a9d517fb28b6f4a501ce3f431af6ea3a2">COMMIT_GS1</a>:1;                <span class="comment">// 1 GS1 RAM access protection and master select permanent lock</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno"><a class="line" href="structGSxCOMMIT__BITS.html#a7c1e2a920a51f1d3550f8651c72118b6">  312</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxCOMMIT__BITS.html#a7c1e2a920a51f1d3550f8651c72118b6">COMMIT_GS2</a>:1;                <span class="comment">// 2 GS2 RAM access protection and master select permanent lock</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno"><a class="line" href="structGSxCOMMIT__BITS.html#a13f87248748dace7945e0d723f50eb9b">  313</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxCOMMIT__BITS.html#a13f87248748dace7945e0d723f50eb9b">COMMIT_GS3</a>:1;                <span class="comment">// 3 GS3 RAM access protection and master select permanent lock</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno"><a class="line" href="structGSxCOMMIT__BITS.html#aa85e9653bc7cf2824121fd069315fa8b">  314</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxCOMMIT__BITS.html#aa85e9653bc7cf2824121fd069315fa8b">COMMIT_GS4</a>:1;                <span class="comment">// 4 GS4 RAM access protection and master select permanent lock</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno"><a class="line" href="structGSxCOMMIT__BITS.html#a96ff4be02592dfdd485c0b4a8562f476">  315</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxCOMMIT__BITS.html#a96ff4be02592dfdd485c0b4a8562f476">COMMIT_GS5</a>:1;                <span class="comment">// 5 GS5 RAM access protection and master select permanent lock</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno"><a class="line" href="structGSxCOMMIT__BITS.html#ac840046fb9d1b582171ea0a83a45bbac">  316</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxCOMMIT__BITS.html#ac840046fb9d1b582171ea0a83a45bbac">COMMIT_GS6</a>:1;                <span class="comment">// 6 GS6 RAM access protection and master select permanent lock</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno"><a class="line" href="structGSxCOMMIT__BITS.html#a8ca540b56becf6d0393e0a54acdae4d1">  317</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxCOMMIT__BITS.html#a8ca540b56becf6d0393e0a54acdae4d1">COMMIT_GS7</a>:1;                <span class="comment">// 7 GS7 RAM access protection and master select permanent lock</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno"><a class="line" href="structGSxCOMMIT__BITS.html#aba30fb7cf779b90943b3a6ac5a0a81a7">  318</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxCOMMIT__BITS.html#aba30fb7cf779b90943b3a6ac5a0a81a7">COMMIT_GS8</a>:1;                <span class="comment">// 8 GS8 RAM access protection and master select permanent lock</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno"><a class="line" href="structGSxCOMMIT__BITS.html#adb567ba7771fe283be6ed3256925d880">  319</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxCOMMIT__BITS.html#adb567ba7771fe283be6ed3256925d880">COMMIT_GS9</a>:1;                <span class="comment">// 9 GS9 RAM access protection and master select permanent lock</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno"><a class="line" href="structGSxCOMMIT__BITS.html#a393ac47fd3086fa21dfb2d40c7aa9867">  320</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxCOMMIT__BITS.html#a393ac47fd3086fa21dfb2d40c7aa9867">COMMIT_GS10</a>:1;               <span class="comment">// 10 GS10 RAM access protection and master select permanent lock</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno"><a class="line" href="structGSxCOMMIT__BITS.html#a3fe8de03381007d91ae73624d1c3d036">  321</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxCOMMIT__BITS.html#a3fe8de03381007d91ae73624d1c3d036">COMMIT_GS11</a>:1;               <span class="comment">// 11 GS11 RAM access protection and master select permanent lock</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno"><a class="line" href="structGSxCOMMIT__BITS.html#ade69faf6f931b21d4649b69a9db66f01">  322</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxCOMMIT__BITS.html#ade69faf6f931b21d4649b69a9db66f01">COMMIT_GS12</a>:1;               <span class="comment">// 12 GS12 RAM access protection and master select permanent lock</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno"><a class="line" href="structGSxCOMMIT__BITS.html#a61efbf2064dbcac80a4d9c6eab9c3816">  323</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxCOMMIT__BITS.html#a61efbf2064dbcac80a4d9c6eab9c3816">COMMIT_GS13</a>:1;               <span class="comment">// 13 GS13 RAM access protection and master select permanent lock</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno"><a class="line" href="structGSxCOMMIT__BITS.html#a3c0b90557fa7117e095d96133bdf1f34">  324</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxCOMMIT__BITS.html#a3c0b90557fa7117e095d96133bdf1f34">COMMIT_GS14</a>:1;               <span class="comment">// 14 GS14 RAM access protection and master select permanent lock</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno"><a class="line" href="structGSxCOMMIT__BITS.html#a8a0b3d69ff62dd5afb9372d657a91712">  325</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxCOMMIT__BITS.html#a8a0b3d69ff62dd5afb9372d657a91712">COMMIT_GS15</a>:1;               <span class="comment">// 15 GS15 RAM access protection and master select permanent lock</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno"><a class="line" href="structGSxCOMMIT__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">  326</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxCOMMIT__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">rsvd1</a>:16;                    <span class="comment">// 31:16 Reserved</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>};</div>
</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span> </div>
<div class="foldopen" id="foldopen00329" data-start="{" data-end="};">
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno"><a class="line" href="unionGSxCOMMIT__REG.html">  329</a></span><span class="keyword">union </span><a class="code hl_union" href="unionGSxCOMMIT__REG.html">GSxCOMMIT_REG</a> {</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno"><a class="line" href="unionGSxCOMMIT__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">  330</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code hl_variable" href="unionGSxCOMMIT__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">all</a>;</div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno"><a class="line" href="unionGSxCOMMIT__REG.html#a63f9e5fbb1e85378ab8e21066232f24c">  331</a></span>    <span class="keyword">struct  </span><a class="code hl_struct" href="structGSxCOMMIT__BITS.html">GSxCOMMIT_BITS</a>  <a class="code hl_variable" href="unionGSxCOMMIT__REG.html#a63f9e5fbb1e85378ab8e21066232f24c">bit</a>;</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>};</div>
</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span> </div>
<div class="foldopen" id="foldopen00334" data-start="{" data-end="};">
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno"><a class="line" href="structGSxMSEL__BITS.html">  334</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structGSxMSEL__BITS.html">GSxMSEL_BITS</a> {                   <span class="comment">// bits description</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="structGSxMSEL__BITS.html#a595774806ad4153234833deda17a3b9e">  335</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxMSEL__BITS.html#a595774806ad4153234833deda17a3b9e">MSEL_GS0</a>:1;                  <span class="comment">// 0 Master Select for GS0 RAM</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno"><a class="line" href="structGSxMSEL__BITS.html#a3c436d4ce409eb03ddc822ecf2032788">  336</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxMSEL__BITS.html#a3c436d4ce409eb03ddc822ecf2032788">MSEL_GS1</a>:1;                  <span class="comment">// 1 Master Select for GS1 RAM</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno"><a class="line" href="structGSxMSEL__BITS.html#a8dbc94b7f2cba7283ada8e414f53baf7">  337</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxMSEL__BITS.html#a8dbc94b7f2cba7283ada8e414f53baf7">MSEL_GS2</a>:1;                  <span class="comment">// 2 Master Select for GS2 RAM</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="structGSxMSEL__BITS.html#a2667574a732b36a04a5211e8d30618a5">  338</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxMSEL__BITS.html#a2667574a732b36a04a5211e8d30618a5">MSEL_GS3</a>:1;                  <span class="comment">// 3 Master Select for GS3 RAM</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno"><a class="line" href="structGSxMSEL__BITS.html#ad13b674c58e6832a2b95437e5d599125">  339</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxMSEL__BITS.html#ad13b674c58e6832a2b95437e5d599125">MSEL_GS4</a>:1;                  <span class="comment">// 4 Master Select for GS4 RAM</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno"><a class="line" href="structGSxMSEL__BITS.html#af506413ac3d4cbf92d98531e0cf84908">  340</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxMSEL__BITS.html#af506413ac3d4cbf92d98531e0cf84908">MSEL_GS5</a>:1;                  <span class="comment">// 5 Master Select for GS5 RAM</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="structGSxMSEL__BITS.html#ae8db499a05d232ba7a71a286fa2e6237">  341</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxMSEL__BITS.html#ae8db499a05d232ba7a71a286fa2e6237">MSEL_GS6</a>:1;                  <span class="comment">// 6 Master Select for GS6 RAM</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="structGSxMSEL__BITS.html#a3e75e938ca532a635a4c8c6b471f0838">  342</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxMSEL__BITS.html#a3e75e938ca532a635a4c8c6b471f0838">MSEL_GS7</a>:1;                  <span class="comment">// 7 Master Select for GS7 RAM</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="structGSxMSEL__BITS.html#a732f064b1e7ab4165e40183518a1ff1c">  343</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxMSEL__BITS.html#a732f064b1e7ab4165e40183518a1ff1c">MSEL_GS8</a>:1;                  <span class="comment">// 8 Master Select for GS8 RAM</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno"><a class="line" href="structGSxMSEL__BITS.html#a2f24a3fb8ee83a68b4b007ab2c7c2c6c">  344</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxMSEL__BITS.html#a2f24a3fb8ee83a68b4b007ab2c7c2c6c">MSEL_GS9</a>:1;                  <span class="comment">// 9 Master Select for GS9 RAM</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno"><a class="line" href="structGSxMSEL__BITS.html#afd4f3a3842bac7fbf6ef5ae2fdaf3a3e">  345</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxMSEL__BITS.html#afd4f3a3842bac7fbf6ef5ae2fdaf3a3e">MSEL_GS10</a>:1;                 <span class="comment">// 10 Master Select for GS10 RAM</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno"><a class="line" href="structGSxMSEL__BITS.html#a1855ae75dfac6522c4f502b9e56ef3cb">  346</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxMSEL__BITS.html#a1855ae75dfac6522c4f502b9e56ef3cb">MSEL_GS11</a>:1;                 <span class="comment">// 11 Master Select for GS11 RAM</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno"><a class="line" href="structGSxMSEL__BITS.html#ab7cfa1cd1be3ab65825605171291bdb6">  347</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxMSEL__BITS.html#ab7cfa1cd1be3ab65825605171291bdb6">MSEL_GS12</a>:1;                 <span class="comment">// 12 Master Select for GS12 RAM</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno"><a class="line" href="structGSxMSEL__BITS.html#ac4654e6a2ed4f28e2c61210ccaeeff95">  348</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxMSEL__BITS.html#ac4654e6a2ed4f28e2c61210ccaeeff95">MSEL_GS13</a>:1;                 <span class="comment">// 13 Master Select for GS13 RAM</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno"><a class="line" href="structGSxMSEL__BITS.html#a23e3c0b21d5885cca10d005bf04058b6">  349</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxMSEL__BITS.html#a23e3c0b21d5885cca10d005bf04058b6">MSEL_GS14</a>:1;                 <span class="comment">// 14 Master Select for GS14 RAM</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno"><a class="line" href="structGSxMSEL__BITS.html#a15892c6c1e4acde5122e177bd88485cd">  350</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxMSEL__BITS.html#a15892c6c1e4acde5122e177bd88485cd">MSEL_GS15</a>:1;                 <span class="comment">// 15 Master Select for GS15 RAM</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno"><a class="line" href="structGSxMSEL__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">  351</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxMSEL__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">rsvd1</a>:16;                    <span class="comment">// 31:16 Reserved</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>};</div>
</div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span> </div>
<div class="foldopen" id="foldopen00354" data-start="{" data-end="};">
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="unionGSxMSEL__REG.html">  354</a></span><span class="keyword">union </span><a class="code hl_union" href="unionGSxMSEL__REG.html">GSxMSEL_REG</a> {</div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="unionGSxMSEL__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">  355</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code hl_variable" href="unionGSxMSEL__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">all</a>;</div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno"><a class="line" href="unionGSxMSEL__REG.html#a24e5d0c83eb21b443e100ffa1b7b509c">  356</a></span>    <span class="keyword">struct  </span><a class="code hl_struct" href="structGSxMSEL__BITS.html">GSxMSEL_BITS</a>  <a class="code hl_variable" href="unionGSxMSEL__REG.html#a24e5d0c83eb21b443e100ffa1b7b509c">bit</a>;</div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span>};</div>
</div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span> </div>
<div class="foldopen" id="foldopen00359" data-start="{" data-end="};">
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno"><a class="line" href="structGSxACCPROT0__BITS.html">  359</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structGSxACCPROT0__BITS.html">GSxACCPROT0_BITS</a> {               <span class="comment">// bits description</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno"><a class="line" href="structGSxACCPROT0__BITS.html#a45730bc7856b72862d4cfc5247088929">  360</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxACCPROT0__BITS.html#a45730bc7856b72862d4cfc5247088929">FETCHPROT_GS0</a>:1;             <span class="comment">// 0 Fetch Protection For GS0 RAM</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="structGSxACCPROT0__BITS.html#aa555c29d5ed6067e6877e7c2f2c33ad3">  361</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxACCPROT0__BITS.html#aa555c29d5ed6067e6877e7c2f2c33ad3">CPUWRPROT_GS0</a>:1;             <span class="comment">// 1 CPU WR Protection For GS0 RAM</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno"><a class="line" href="structGSxACCPROT0__BITS.html#a21d2ea916719b5fdcccefd5d04a69e12">  362</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxACCPROT0__BITS.html#a21d2ea916719b5fdcccefd5d04a69e12">DMAWRPROT_GS0</a>:1;             <span class="comment">// 2 DMA WR Protection For GS0 RAM</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno"><a class="line" href="structGSxACCPROT0__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">  363</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxACCPROT0__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">rsvd1</a>:5;                     <span class="comment">// 7:3 Reserved</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno"><a class="line" href="structGSxACCPROT0__BITS.html#a1f6fce142a42fbd012bcc855e8437c83">  364</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxACCPROT0__BITS.html#a1f6fce142a42fbd012bcc855e8437c83">FETCHPROT_GS1</a>:1;             <span class="comment">// 8 Fetch Protection For GS1 RAM</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno"><a class="line" href="structGSxACCPROT0__BITS.html#ac6b84a6640dfb1de631ae902bca0e0b0">  365</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxACCPROT0__BITS.html#ac6b84a6640dfb1de631ae902bca0e0b0">CPUWRPROT_GS1</a>:1;             <span class="comment">// 9 CPU WR Protection For GS1 RAM</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno"><a class="line" href="structGSxACCPROT0__BITS.html#a1aac709e40dd946b66dbeb1dd34f6412">  366</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxACCPROT0__BITS.html#a1aac709e40dd946b66dbeb1dd34f6412">DMAWRPROT_GS1</a>:1;             <span class="comment">// 10 DMA WR Protection For GS1 RAM</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno"><a class="line" href="structGSxACCPROT0__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">  367</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxACCPROT0__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">rsvd2</a>:5;                     <span class="comment">// 15:11 Reserved</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno"><a class="line" href="structGSxACCPROT0__BITS.html#a7feaea821af9860dc97aa2781fd26e98">  368</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxACCPROT0__BITS.html#a7feaea821af9860dc97aa2781fd26e98">FETCHPROT_GS2</a>:1;             <span class="comment">// 16 Fetch Protection For GS2 RAM</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno"><a class="line" href="structGSxACCPROT0__BITS.html#a608738e5049eaa1638bafd1b6d8d30c6">  369</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxACCPROT0__BITS.html#a608738e5049eaa1638bafd1b6d8d30c6">CPUWRPROT_GS2</a>:1;             <span class="comment">// 17 CPU WR Protection For GS2 RAM</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="structGSxACCPROT0__BITS.html#ad86b82d59c7eb0ee63cc76a0bedf7c57">  370</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxACCPROT0__BITS.html#ad86b82d59c7eb0ee63cc76a0bedf7c57">DMAWRPROT_GS2</a>:1;             <span class="comment">// 18 DMA WR Protection For GS2 RAM</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno"><a class="line" href="structGSxACCPROT0__BITS.html#a1fc3a25cb015690eea35226667632edf">  371</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxACCPROT0__BITS.html#a1fc3a25cb015690eea35226667632edf">rsvd3</a>:5;                     <span class="comment">// 23:19 Reserved</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="structGSxACCPROT0__BITS.html#abd10ceac77345a9df5e03b2cb23be801">  372</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxACCPROT0__BITS.html#abd10ceac77345a9df5e03b2cb23be801">FETCHPROT_GS3</a>:1;             <span class="comment">// 24 Fetch Protection For GS3 RAM</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="structGSxACCPROT0__BITS.html#ab0f3f0200bcfdfb8041c57f19539dd97">  373</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxACCPROT0__BITS.html#ab0f3f0200bcfdfb8041c57f19539dd97">CPUWRPROT_GS3</a>:1;             <span class="comment">// 25 CPU WR Protection For GS3 RAM</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno"><a class="line" href="structGSxACCPROT0__BITS.html#a4bc1ab194f694ab90e89d8d7d25173bc">  374</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxACCPROT0__BITS.html#a4bc1ab194f694ab90e89d8d7d25173bc">DMAWRPROT_GS3</a>:1;             <span class="comment">// 26 DMA WR Protection For GS3 RAM</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno"><a class="line" href="structGSxACCPROT0__BITS.html#af0b3b8e4dc374185bf16cdeb704beedf">  375</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxACCPROT0__BITS.html#af0b3b8e4dc374185bf16cdeb704beedf">rsvd4</a>:5;                     <span class="comment">// 31:27 Reserved</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span>};</div>
</div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span> </div>
<div class="foldopen" id="foldopen00378" data-start="{" data-end="};">
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno"><a class="line" href="unionGSxACCPROT0__REG.html">  378</a></span><span class="keyword">union </span><a class="code hl_union" href="unionGSxACCPROT0__REG.html">GSxACCPROT0_REG</a> {</div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno"><a class="line" href="unionGSxACCPROT0__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">  379</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code hl_variable" href="unionGSxACCPROT0__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">all</a>;</div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno"><a class="line" href="unionGSxACCPROT0__REG.html#a9acfb74d809866deee14e99200ef00bc">  380</a></span>    <span class="keyword">struct  </span><a class="code hl_struct" href="structGSxACCPROT0__BITS.html">GSxACCPROT0_BITS</a>  <a class="code hl_variable" href="unionGSxACCPROT0__REG.html#a9acfb74d809866deee14e99200ef00bc">bit</a>;</div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>};</div>
</div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span> </div>
<div class="foldopen" id="foldopen00383" data-start="{" data-end="};">
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="structGSxACCPROT1__BITS.html">  383</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structGSxACCPROT1__BITS.html">GSxACCPROT1_BITS</a> {               <span class="comment">// bits description</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno"><a class="line" href="structGSxACCPROT1__BITS.html#a81a55dab48bfe85a867fbadc86862f6e">  384</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxACCPROT1__BITS.html#a81a55dab48bfe85a867fbadc86862f6e">FETCHPROT_GS4</a>:1;             <span class="comment">// 0 Fetch Protection For GS4 RAM</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno"><a class="line" href="structGSxACCPROT1__BITS.html#a005bfeca46e9ba71d749a3e270f8553d">  385</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxACCPROT1__BITS.html#a005bfeca46e9ba71d749a3e270f8553d">CPUWRPROT_GS4</a>:1;             <span class="comment">// 1 CPU WR Protection For GS4 RAM</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno"><a class="line" href="structGSxACCPROT1__BITS.html#a54b583f42e23e939d4fb62a0f76c27ed">  386</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxACCPROT1__BITS.html#a54b583f42e23e939d4fb62a0f76c27ed">DMAWRPROT_GS4</a>:1;             <span class="comment">// 2 DMA WR Protection For GS4 RAM</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno"><a class="line" href="structGSxACCPROT1__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">  387</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxACCPROT1__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">rsvd1</a>:5;                     <span class="comment">// 7:3 Reserved</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno"><a class="line" href="structGSxACCPROT1__BITS.html#a63d35ae3f208c738e647816e68d79885">  388</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxACCPROT1__BITS.html#a63d35ae3f208c738e647816e68d79885">FETCHPROT_GS5</a>:1;             <span class="comment">// 8 Fetch Protection For GS5 RAM</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno"><a class="line" href="structGSxACCPROT1__BITS.html#a2963fe8f401202db6281ec7f2c602f9d">  389</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxACCPROT1__BITS.html#a2963fe8f401202db6281ec7f2c602f9d">CPUWRPROT_GS5</a>:1;             <span class="comment">// 9 CPU WR Protection For GS5 RAM</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno"><a class="line" href="structGSxACCPROT1__BITS.html#a43116a2bc11f76201d42152c96b11100">  390</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxACCPROT1__BITS.html#a43116a2bc11f76201d42152c96b11100">DMAWRPROT_GS5</a>:1;             <span class="comment">// 10 DMA WR Protection For GS5RAM</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno"><a class="line" href="structGSxACCPROT1__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">  391</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxACCPROT1__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">rsvd2</a>:5;                     <span class="comment">// 15:11 Reserved</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno"><a class="line" href="structGSxACCPROT1__BITS.html#aa18a09603714eda09ca65d0c4da98401">  392</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxACCPROT1__BITS.html#aa18a09603714eda09ca65d0c4da98401">FETCHPROT_GS6</a>:1;             <span class="comment">// 16 Fetch Protection For GS6 RAM</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno"><a class="line" href="structGSxACCPROT1__BITS.html#a5871eb61b13903b79bdc7d63f42c02f1">  393</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxACCPROT1__BITS.html#a5871eb61b13903b79bdc7d63f42c02f1">CPUWRPROT_GS6</a>:1;             <span class="comment">// 17 CPU WR Protection For GS6 RAM</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno"><a class="line" href="structGSxACCPROT1__BITS.html#a72cb5e3c0fea56878fb6de35544fd5f4">  394</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxACCPROT1__BITS.html#a72cb5e3c0fea56878fb6de35544fd5f4">DMAWRPROT_GS6</a>:1;             <span class="comment">// 18 DMA WR Protection For GS6RAM</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno"><a class="line" href="structGSxACCPROT1__BITS.html#a1fc3a25cb015690eea35226667632edf">  395</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxACCPROT1__BITS.html#a1fc3a25cb015690eea35226667632edf">rsvd3</a>:5;                     <span class="comment">// 23:19 Reserved</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno"><a class="line" href="structGSxACCPROT1__BITS.html#a1cf70841689711a4f11eb7c302d60f19">  396</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxACCPROT1__BITS.html#a1cf70841689711a4f11eb7c302d60f19">FETCHPROT_GS7</a>:1;             <span class="comment">// 24 Fetch Protection For GS7 RAM</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno"><a class="line" href="structGSxACCPROT1__BITS.html#a153a817e981775fba08325a14d6fd408">  397</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxACCPROT1__BITS.html#a153a817e981775fba08325a14d6fd408">CPUWRPROT_GS7</a>:1;             <span class="comment">// 25 CPU WR Protection For GS7 RAM</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno"><a class="line" href="structGSxACCPROT1__BITS.html#aaa753c389f02292617da3a794c631359">  398</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxACCPROT1__BITS.html#aaa753c389f02292617da3a794c631359">DMAWRPROT_GS7</a>:1;             <span class="comment">// 26 DMA WR Protection For GS7RAM</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno"><a class="line" href="structGSxACCPROT1__BITS.html#af0b3b8e4dc374185bf16cdeb704beedf">  399</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxACCPROT1__BITS.html#af0b3b8e4dc374185bf16cdeb704beedf">rsvd4</a>:5;                     <span class="comment">// 31:27 Reserved</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span>};</div>
</div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span> </div>
<div class="foldopen" id="foldopen00402" data-start="{" data-end="};">
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno"><a class="line" href="unionGSxACCPROT1__REG.html">  402</a></span><span class="keyword">union </span><a class="code hl_union" href="unionGSxACCPROT1__REG.html">GSxACCPROT1_REG</a> {</div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno"><a class="line" href="unionGSxACCPROT1__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">  403</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code hl_variable" href="unionGSxACCPROT1__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">all</a>;</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno"><a class="line" href="unionGSxACCPROT1__REG.html#ac3dd1402824663ff204fdaba0456f1c1">  404</a></span>    <span class="keyword">struct  </span><a class="code hl_struct" href="structGSxACCPROT1__BITS.html">GSxACCPROT1_BITS</a>  <a class="code hl_variable" href="unionGSxACCPROT1__REG.html#ac3dd1402824663ff204fdaba0456f1c1">bit</a>;</div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span>};</div>
</div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span> </div>
<div class="foldopen" id="foldopen00407" data-start="{" data-end="};">
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="structGSxACCPROT2__BITS.html">  407</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structGSxACCPROT2__BITS.html">GSxACCPROT2_BITS</a> {               <span class="comment">// bits description</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno"><a class="line" href="structGSxACCPROT2__BITS.html#aac68bcb7281d8659e3bd178d800742a3">  408</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxACCPROT2__BITS.html#aac68bcb7281d8659e3bd178d800742a3">FETCHPROT_GS8</a>:1;             <span class="comment">// 0 Fetch Protection For GS8 RAM</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno"><a class="line" href="structGSxACCPROT2__BITS.html#a6169f286cd259a438ad9d9e735f8f792">  409</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxACCPROT2__BITS.html#a6169f286cd259a438ad9d9e735f8f792">CPUWRPROT_GS8</a>:1;             <span class="comment">// 1 CPU WR Protection For GS8 RAM</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno"><a class="line" href="structGSxACCPROT2__BITS.html#a6b748bafa4ca8ce1fb029d38d2c5e15f">  410</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxACCPROT2__BITS.html#a6b748bafa4ca8ce1fb029d38d2c5e15f">DMAWRPROT_GS8</a>:1;             <span class="comment">// 2 DMA WR Protection For GS8 RAM</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno"><a class="line" href="structGSxACCPROT2__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">  411</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxACCPROT2__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">rsvd1</a>:5;                     <span class="comment">// 7:3 Reserved</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno"><a class="line" href="structGSxACCPROT2__BITS.html#a90782ddc50e3fb9baf102307dcee92c9">  412</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxACCPROT2__BITS.html#a90782ddc50e3fb9baf102307dcee92c9">FETCHPROT_GS9</a>:1;             <span class="comment">// 8 Fetch Protection For GS9 RAM</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno"><a class="line" href="structGSxACCPROT2__BITS.html#a2ca0b01d1eaf574b1d388d1b653c5b9f">  413</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxACCPROT2__BITS.html#a2ca0b01d1eaf574b1d388d1b653c5b9f">CPUWRPROT_GS9</a>:1;             <span class="comment">// 9 CPU WR Protection For GS9 RAM</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno"><a class="line" href="structGSxACCPROT2__BITS.html#acb9e83398f638aa42524bb3e6c3161b7">  414</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxACCPROT2__BITS.html#acb9e83398f638aa42524bb3e6c3161b7">DMAWRPROT_GS9</a>:1;             <span class="comment">// 10 DMA WR Protection For GS9RAM</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="structGSxACCPROT2__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">  415</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxACCPROT2__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">rsvd2</a>:5;                     <span class="comment">// 15:11 Reserved</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="structGSxACCPROT2__BITS.html#af25b24edbd97b48f9527afa68b5f0f0f">  416</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxACCPROT2__BITS.html#af25b24edbd97b48f9527afa68b5f0f0f">FETCHPROT_GS10</a>:1;            <span class="comment">// 16 Fetch Protection For GS10 RAM</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno"><a class="line" href="structGSxACCPROT2__BITS.html#ad6cac85db6d0361d25582464bc0c94cb">  417</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxACCPROT2__BITS.html#ad6cac85db6d0361d25582464bc0c94cb">CPUWRPROT_GS10</a>:1;            <span class="comment">// 17 CPU WR Protection For GS10 RAM</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno"><a class="line" href="structGSxACCPROT2__BITS.html#a934651e144ed23ec714998d856684a5b">  418</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxACCPROT2__BITS.html#a934651e144ed23ec714998d856684a5b">DMAWRPROT_GS10</a>:1;            <span class="comment">// 18 DMA WR Protection For GS10RAM</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno"><a class="line" href="structGSxACCPROT2__BITS.html#a1fc3a25cb015690eea35226667632edf">  419</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxACCPROT2__BITS.html#a1fc3a25cb015690eea35226667632edf">rsvd3</a>:5;                     <span class="comment">// 23:19 Reserved</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno"><a class="line" href="structGSxACCPROT2__BITS.html#a9c50d97999ef165e0aedb62ec47378cd">  420</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxACCPROT2__BITS.html#a9c50d97999ef165e0aedb62ec47378cd">FETCHPROT_GS11</a>:1;            <span class="comment">// 24 Fetch Protection For GS11 RAM</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno"><a class="line" href="structGSxACCPROT2__BITS.html#a9496295a35bf7443e3a77f185facd3d4">  421</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxACCPROT2__BITS.html#a9496295a35bf7443e3a77f185facd3d4">CPUWRPROT_GS11</a>:1;            <span class="comment">// 25 CPU WR Protection For GS11 RAM</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno"><a class="line" href="structGSxACCPROT2__BITS.html#a17e2ac6813efa89b0fdc57e83728b59f">  422</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxACCPROT2__BITS.html#a17e2ac6813efa89b0fdc57e83728b59f">DMAWRPROT_GS11</a>:1;            <span class="comment">// 26 DMA WR Protection For GS11RAM</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno"><a class="line" href="structGSxACCPROT2__BITS.html#af0b3b8e4dc374185bf16cdeb704beedf">  423</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxACCPROT2__BITS.html#af0b3b8e4dc374185bf16cdeb704beedf">rsvd4</a>:5;                     <span class="comment">// 31:27 Reserved</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span>};</div>
</div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span> </div>
<div class="foldopen" id="foldopen00426" data-start="{" data-end="};">
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno"><a class="line" href="unionGSxACCPROT2__REG.html">  426</a></span><span class="keyword">union </span><a class="code hl_union" href="unionGSxACCPROT2__REG.html">GSxACCPROT2_REG</a> {</div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="unionGSxACCPROT2__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">  427</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code hl_variable" href="unionGSxACCPROT2__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">all</a>;</div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno"><a class="line" href="unionGSxACCPROT2__REG.html#a7a518effc1b426c72b6f42415f685d10">  428</a></span>    <span class="keyword">struct  </span><a class="code hl_struct" href="structGSxACCPROT2__BITS.html">GSxACCPROT2_BITS</a>  <a class="code hl_variable" href="unionGSxACCPROT2__REG.html#a7a518effc1b426c72b6f42415f685d10">bit</a>;</div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span>};</div>
</div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span> </div>
<div class="foldopen" id="foldopen00431" data-start="{" data-end="};">
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno"><a class="line" href="structGSxACCPROT3__BITS.html">  431</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structGSxACCPROT3__BITS.html">GSxACCPROT3_BITS</a> {               <span class="comment">// bits description</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno"><a class="line" href="structGSxACCPROT3__BITS.html#a75a97126899dab1980c12d540e4c4d5c">  432</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxACCPROT3__BITS.html#a75a97126899dab1980c12d540e4c4d5c">FETCHPROT_GS12</a>:1;            <span class="comment">// 0 Fetch Protection For GS12 RAM</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno"><a class="line" href="structGSxACCPROT3__BITS.html#a2122f7dc4c4fae73d8400f312c582a30">  433</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxACCPROT3__BITS.html#a2122f7dc4c4fae73d8400f312c582a30">CPUWRPROT_GS12</a>:1;            <span class="comment">// 1 CPU WR Protection For GS12 RAM</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno"><a class="line" href="structGSxACCPROT3__BITS.html#ab753f04f0657563c1df52e1365465f41">  434</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxACCPROT3__BITS.html#ab753f04f0657563c1df52e1365465f41">DMAWRPROT_GS12</a>:1;            <span class="comment">// 2 DMA WR Protection For GS12 RAM</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno"><a class="line" href="structGSxACCPROT3__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">  435</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxACCPROT3__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">rsvd1</a>:5;                     <span class="comment">// 7:3 Reserved</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="structGSxACCPROT3__BITS.html#a26cdf30b320e398c7bf5947e3e032511">  436</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxACCPROT3__BITS.html#a26cdf30b320e398c7bf5947e3e032511">FETCHPROT_GS13</a>:1;            <span class="comment">// 8 Fetch Protection For GS13 RAM</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="structGSxACCPROT3__BITS.html#ab384829690ebc4bf6bc851f1eae059b0">  437</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxACCPROT3__BITS.html#ab384829690ebc4bf6bc851f1eae059b0">CPUWRPROT_GS13</a>:1;            <span class="comment">// 9 CPU WR Protection For GS13 RAM</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="structGSxACCPROT3__BITS.html#a26f220e2e04d4e86c659f00fed590b06">  438</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxACCPROT3__BITS.html#a26f220e2e04d4e86c659f00fed590b06">DMAWRPROT_GS13</a>:1;            <span class="comment">// 10 DMA WR Protection For GS13RAM</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno"><a class="line" href="structGSxACCPROT3__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">  439</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxACCPROT3__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">rsvd2</a>:5;                     <span class="comment">// 15:11 Reserved</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno"><a class="line" href="structGSxACCPROT3__BITS.html#af385d734d7eecb9b4f345faaf3127553">  440</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxACCPROT3__BITS.html#af385d734d7eecb9b4f345faaf3127553">FETCHPROT_GS14</a>:1;            <span class="comment">// 16 Fetch Protection For GS14 RAM</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno"><a class="line" href="structGSxACCPROT3__BITS.html#a7c00436e4596e9e45bc62ff69889cb19">  441</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxACCPROT3__BITS.html#a7c00436e4596e9e45bc62ff69889cb19">CPUWRPROT_GS14</a>:1;            <span class="comment">// 17 CPU WR Protection For GS14 RAM</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno"><a class="line" href="structGSxACCPROT3__BITS.html#afc9a23b40fe91548943d46d9bb97d504">  442</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxACCPROT3__BITS.html#afc9a23b40fe91548943d46d9bb97d504">DMAWRPROT_GS14</a>:1;            <span class="comment">// 18 DMA WR Protection For GS14RAM</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno"><a class="line" href="structGSxACCPROT3__BITS.html#a1fc3a25cb015690eea35226667632edf">  443</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxACCPROT3__BITS.html#a1fc3a25cb015690eea35226667632edf">rsvd3</a>:5;                     <span class="comment">// 23:19 Reserved</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno"><a class="line" href="structGSxACCPROT3__BITS.html#a14327bcdd7452b9cf6bdf98d0aaa5790">  444</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxACCPROT3__BITS.html#a14327bcdd7452b9cf6bdf98d0aaa5790">FETCHPROT_GS15</a>:1;            <span class="comment">// 24 Fetch Protection For GS15 RAM</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno"><a class="line" href="structGSxACCPROT3__BITS.html#aaae6e4da2139c7063849370dedddadd6">  445</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxACCPROT3__BITS.html#aaae6e4da2139c7063849370dedddadd6">CPUWRPROT_GS15</a>:1;            <span class="comment">// 25 CPU WR Protection For GS15 RAM</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno"><a class="line" href="structGSxACCPROT3__BITS.html#aac692049d62775e15b73adb8267c8f1e">  446</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxACCPROT3__BITS.html#aac692049d62775e15b73adb8267c8f1e">DMAWRPROT_GS15</a>:1;            <span class="comment">// 26 DMA WR Protection For GS15RAM</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno"><a class="line" href="structGSxACCPROT3__BITS.html#af0b3b8e4dc374185bf16cdeb704beedf">  447</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxACCPROT3__BITS.html#af0b3b8e4dc374185bf16cdeb704beedf">rsvd4</a>:5;                     <span class="comment">// 31:27 Reserved</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span>};</div>
</div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span> </div>
<div class="foldopen" id="foldopen00450" data-start="{" data-end="};">
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno"><a class="line" href="unionGSxACCPROT3__REG.html">  450</a></span><span class="keyword">union </span><a class="code hl_union" href="unionGSxACCPROT3__REG.html">GSxACCPROT3_REG</a> {</div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno"><a class="line" href="unionGSxACCPROT3__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">  451</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code hl_variable" href="unionGSxACCPROT3__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">all</a>;</div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno"><a class="line" href="unionGSxACCPROT3__REG.html#a607097e44e2106d52a2292ed66f837da">  452</a></span>    <span class="keyword">struct  </span><a class="code hl_struct" href="structGSxACCPROT3__BITS.html">GSxACCPROT3_BITS</a>  <a class="code hl_variable" href="unionGSxACCPROT3__REG.html#a607097e44e2106d52a2292ed66f837da">bit</a>;</div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span>};</div>
</div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span> </div>
<div class="foldopen" id="foldopen00455" data-start="{" data-end="};">
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno"><a class="line" href="structGSxTEST__BITS.html">  455</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structGSxTEST__BITS.html">GSxTEST_BITS</a> {                   <span class="comment">// bits description</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno"><a class="line" href="structGSxTEST__BITS.html#a812d15312f730db7189c3c642510cab1">  456</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxTEST__BITS.html#a812d15312f730db7189c3c642510cab1">TEST_GS0</a>:2;                  <span class="comment">// 1:0 Selects the different modes for GS0 RAM</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno"><a class="line" href="structGSxTEST__BITS.html#aa679c64438814ecc03bb3726d3d0a27d">  457</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxTEST__BITS.html#aa679c64438814ecc03bb3726d3d0a27d">TEST_GS1</a>:2;                  <span class="comment">// 3:2 Selects the different modes for GS1 RAM</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno"><a class="line" href="structGSxTEST__BITS.html#ac35371bb114350407a6b6d473bbcdd5d">  458</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxTEST__BITS.html#ac35371bb114350407a6b6d473bbcdd5d">TEST_GS2</a>:2;                  <span class="comment">// 5:4 Selects the different modes for GS2 RAM</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno"><a class="line" href="structGSxTEST__BITS.html#af796af419ba278f34aff74f9b546c3b4">  459</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxTEST__BITS.html#af796af419ba278f34aff74f9b546c3b4">TEST_GS3</a>:2;                  <span class="comment">// 7:6 Selects the different modes for GS3 RAM</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno"><a class="line" href="structGSxTEST__BITS.html#a35e93a0c90fed02d0d74088f4a280d5f">  460</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxTEST__BITS.html#a35e93a0c90fed02d0d74088f4a280d5f">TEST_GS4</a>:2;                  <span class="comment">// 9:8 Selects the different modes for GS4 RAM</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno"><a class="line" href="structGSxTEST__BITS.html#a3898328094a4fbc1e4d843b6bc59f18d">  461</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxTEST__BITS.html#a3898328094a4fbc1e4d843b6bc59f18d">TEST_GS5</a>:2;                  <span class="comment">// 11:10 Selects the different modes for GS5 RAM</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno"><a class="line" href="structGSxTEST__BITS.html#a3859c99a211450e2db9baee2388f3b8d">  462</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxTEST__BITS.html#a3859c99a211450e2db9baee2388f3b8d">TEST_GS6</a>:2;                  <span class="comment">// 13:12 Selects the different modes for GS6 RAM</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="structGSxTEST__BITS.html#a399bde060573dd29144d33ec8b4382db">  463</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxTEST__BITS.html#a399bde060573dd29144d33ec8b4382db">TEST_GS7</a>:2;                  <span class="comment">// 15:14 Selects the different modes for GS7 RAM</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="structGSxTEST__BITS.html#a3d7ccf45ecc8ca5b043bc09f25d88053">  464</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxTEST__BITS.html#a3d7ccf45ecc8ca5b043bc09f25d88053">TEST_GS8</a>:2;                  <span class="comment">// 17:16 Selects the different modes for GS8 RAM</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno"><a class="line" href="structGSxTEST__BITS.html#aa5b9dc496c321b24521fa0daf0e079bf">  465</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxTEST__BITS.html#aa5b9dc496c321b24521fa0daf0e079bf">TEST_GS9</a>:2;                  <span class="comment">// 19:18 Selects the different modes for GS9 RAM</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno"><a class="line" href="structGSxTEST__BITS.html#a946e43239e9ee37b3b689cffc0841447">  466</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxTEST__BITS.html#a946e43239e9ee37b3b689cffc0841447">TEST_GS10</a>:2;                 <span class="comment">// 21:20 Selects the different modes for GS10 RAM</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno"><a class="line" href="structGSxTEST__BITS.html#ad213641e2976ca5a827b81dc77c4393a">  467</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxTEST__BITS.html#ad213641e2976ca5a827b81dc77c4393a">TEST_GS11</a>:2;                 <span class="comment">// 23:22 Selects the different modes for GS11 RAM</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno"><a class="line" href="structGSxTEST__BITS.html#aecd6bf68975c3c92b6aeab828d440f71">  468</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxTEST__BITS.html#aecd6bf68975c3c92b6aeab828d440f71">TEST_GS12</a>:2;                 <span class="comment">// 25:24 Selects the different modes for GS12 RAM</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno"><a class="line" href="structGSxTEST__BITS.html#acca5e6dd291c6cd50e98cb055d97a2aa">  469</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxTEST__BITS.html#acca5e6dd291c6cd50e98cb055d97a2aa">TEST_GS13</a>:2;                 <span class="comment">// 27:26 Selects the different modes for GS13 RAM</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno"><a class="line" href="structGSxTEST__BITS.html#affcf55d3bee409df0f704fb9c8d8e436">  470</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxTEST__BITS.html#affcf55d3bee409df0f704fb9c8d8e436">TEST_GS14</a>:2;                 <span class="comment">// 29:28 Selects the different modes for GS14 RAM</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno"><a class="line" href="structGSxTEST__BITS.html#a94366707a7b816389b74f048e817ee29">  471</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxTEST__BITS.html#a94366707a7b816389b74f048e817ee29">TEST_GS15</a>:2;                 <span class="comment">// 31:30 Selects the different modes for GS15 RAM</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span>};</div>
</div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span> </div>
<div class="foldopen" id="foldopen00474" data-start="{" data-end="};">
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno"><a class="line" href="unionGSxTEST__REG.html">  474</a></span><span class="keyword">union </span><a class="code hl_union" href="unionGSxTEST__REG.html">GSxTEST_REG</a> {</div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno"><a class="line" href="unionGSxTEST__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">  475</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code hl_variable" href="unionGSxTEST__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">all</a>;</div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno"><a class="line" href="unionGSxTEST__REG.html#ae3f8b84e13695b4f40c9691adda11ed6">  476</a></span>    <span class="keyword">struct  </span><a class="code hl_struct" href="structGSxTEST__BITS.html">GSxTEST_BITS</a>  <a class="code hl_variable" href="unionGSxTEST__REG.html#ae3f8b84e13695b4f40c9691adda11ed6">bit</a>;</div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span>};</div>
</div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span> </div>
<div class="foldopen" id="foldopen00479" data-start="{" data-end="};">
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno"><a class="line" href="structGSxINIT__BITS.html">  479</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structGSxINIT__BITS.html">GSxINIT_BITS</a> {                   <span class="comment">// bits description</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno"><a class="line" href="structGSxINIT__BITS.html#a9ff4aff2944205becde75502af3ab923">  480</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxINIT__BITS.html#a9ff4aff2944205becde75502af3ab923">INIT_GS0</a>:1;                  <span class="comment">// 0 RAM Initialization control for GS0 RAM.</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno"><a class="line" href="structGSxINIT__BITS.html#a7ff0419bb06f20a82e4aae590be6a594">  481</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxINIT__BITS.html#a7ff0419bb06f20a82e4aae590be6a594">INIT_GS1</a>:1;                  <span class="comment">// 1 RAM Initialization control for GS1 RAM.</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno"><a class="line" href="structGSxINIT__BITS.html#aeecc5175f34d8f47ba1405bdc29d0e65">  482</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxINIT__BITS.html#aeecc5175f34d8f47ba1405bdc29d0e65">INIT_GS2</a>:1;                  <span class="comment">// 2 RAM Initialization control for GS2 RAM.</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno"><a class="line" href="structGSxINIT__BITS.html#a56635ee31c9b473253fd4703524e986e">  483</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxINIT__BITS.html#a56635ee31c9b473253fd4703524e986e">INIT_GS3</a>:1;                  <span class="comment">// 3 RAM Initialization control for GS3 RAM.</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno"><a class="line" href="structGSxINIT__BITS.html#a5852d88798316ff9f41ad4fb82c36839">  484</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxINIT__BITS.html#a5852d88798316ff9f41ad4fb82c36839">INIT_GS4</a>:1;                  <span class="comment">// 4 RAM Initialization control for GS4 RAM.</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno"><a class="line" href="structGSxINIT__BITS.html#abf65917e824837a994fd9374a300b8c1">  485</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxINIT__BITS.html#abf65917e824837a994fd9374a300b8c1">INIT_GS5</a>:1;                  <span class="comment">// 5 RAM Initialization control for GS5 RAM.</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno"><a class="line" href="structGSxINIT__BITS.html#a46a0cf8f313a2fac5e0887a7bb231f84">  486</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxINIT__BITS.html#a46a0cf8f313a2fac5e0887a7bb231f84">INIT_GS6</a>:1;                  <span class="comment">// 6 RAM Initialization control for GS6 RAM.</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno"><a class="line" href="structGSxINIT__BITS.html#a3e7141f6ad61c26058b55f27ea8f67bb">  487</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxINIT__BITS.html#a3e7141f6ad61c26058b55f27ea8f67bb">INIT_GS7</a>:1;                  <span class="comment">// 7 RAM Initialization control for GS7 RAM.</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno"><a class="line" href="structGSxINIT__BITS.html#ae44a010548dfb8542d88d3190299382c">  488</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxINIT__BITS.html#ae44a010548dfb8542d88d3190299382c">INIT_GS8</a>:1;                  <span class="comment">// 8 RAM Initialization control for GS8 RAM.</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno"><a class="line" href="structGSxINIT__BITS.html#a04c118e7d5475a577a0e187341d4ad9e">  489</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxINIT__BITS.html#a04c118e7d5475a577a0e187341d4ad9e">INIT_GS9</a>:1;                  <span class="comment">// 9 RAM Initialization control for GS9 RAM.</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno"><a class="line" href="structGSxINIT__BITS.html#a8852a1b95d89ba4b3b286d7a13113d05">  490</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxINIT__BITS.html#a8852a1b95d89ba4b3b286d7a13113d05">INIT_GS10</a>:1;                 <span class="comment">// 10 RAM Initialization control for GS10 RAM.</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno"><a class="line" href="structGSxINIT__BITS.html#ab849423b5477cb8fe76b6e254e2dde62">  491</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxINIT__BITS.html#ab849423b5477cb8fe76b6e254e2dde62">INIT_GS11</a>:1;                 <span class="comment">// 11 RAM Initialization control for GS11 RAM.</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="structGSxINIT__BITS.html#a15e44d8ec8cb4643230d86abc1f04a16">  492</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxINIT__BITS.html#a15e44d8ec8cb4643230d86abc1f04a16">INIT_GS12</a>:1;                 <span class="comment">// 12 RAM Initialization control for GS12 RAM.</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno"><a class="line" href="structGSxINIT__BITS.html#a8dcfdc210aa3210cad908efeb8c1ecdd">  493</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxINIT__BITS.html#a8dcfdc210aa3210cad908efeb8c1ecdd">INIT_GS13</a>:1;                 <span class="comment">// 13 RAM Initialization control for GS13 RAM.</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno"><a class="line" href="structGSxINIT__BITS.html#a282b046796c394e09ee89489263e2eee">  494</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxINIT__BITS.html#a282b046796c394e09ee89489263e2eee">INIT_GS14</a>:1;                 <span class="comment">// 14 RAM Initialization control for GS14 RAM.</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno"><a class="line" href="structGSxINIT__BITS.html#a06391cfe5be9f8c609be5babe08a7aec">  495</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxINIT__BITS.html#a06391cfe5be9f8c609be5babe08a7aec">INIT_GS15</a>:1;                 <span class="comment">// 15 RAM Initialization control for GS15 RAM.</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno"><a class="line" href="structGSxINIT__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">  496</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxINIT__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">rsvd1</a>:16;                    <span class="comment">// 31:16 Reserved</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span>};</div>
</div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span> </div>
<div class="foldopen" id="foldopen00499" data-start="{" data-end="};">
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno"><a class="line" href="unionGSxINIT__REG.html">  499</a></span><span class="keyword">union </span><a class="code hl_union" href="unionGSxINIT__REG.html">GSxINIT_REG</a> {</div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno"><a class="line" href="unionGSxINIT__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">  500</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code hl_variable" href="unionGSxINIT__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">all</a>;</div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno"><a class="line" href="unionGSxINIT__REG.html#a05e55679ea8d95d797257d6e869aa843">  501</a></span>    <span class="keyword">struct  </span><a class="code hl_struct" href="structGSxINIT__BITS.html">GSxINIT_BITS</a>  <a class="code hl_variable" href="unionGSxINIT__REG.html#a05e55679ea8d95d797257d6e869aa843">bit</a>;</div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span>};</div>
</div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span> </div>
<div class="foldopen" id="foldopen00504" data-start="{" data-end="};">
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno"><a class="line" href="structGSxINITDONE__BITS.html">  504</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structGSxINITDONE__BITS.html">GSxINITDONE_BITS</a> {               <span class="comment">// bits description</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno"><a class="line" href="structGSxINITDONE__BITS.html#a320542d146d9eb811e40e19f06490186">  505</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxINITDONE__BITS.html#a320542d146d9eb811e40e19f06490186">INITDONE_GS0</a>:1;              <span class="comment">// 0 RAM Initialization status for GS0 RAM.</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno"><a class="line" href="structGSxINITDONE__BITS.html#a529a40d63d026bfbaf02f74cb88687bc">  506</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxINITDONE__BITS.html#a529a40d63d026bfbaf02f74cb88687bc">INITDONE_GS1</a>:1;              <span class="comment">// 1 RAM Initialization status for GS1 RAM.</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno"><a class="line" href="structGSxINITDONE__BITS.html#a93b0a34ffb5fdb417ac83d9b0414a22e">  507</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxINITDONE__BITS.html#a93b0a34ffb5fdb417ac83d9b0414a22e">INITDONE_GS2</a>:1;              <span class="comment">// 2 RAM Initialization status for GS2 RAM.</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno"><a class="line" href="structGSxINITDONE__BITS.html#a0c583506794abdc12ac3a0b336a1640e">  508</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxINITDONE__BITS.html#a0c583506794abdc12ac3a0b336a1640e">INITDONE_GS3</a>:1;              <span class="comment">// 3 RAM Initialization status for GS3 RAM.</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno"><a class="line" href="structGSxINITDONE__BITS.html#a11c8f181a1c740a8c96d7ae988dfe980">  509</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxINITDONE__BITS.html#a11c8f181a1c740a8c96d7ae988dfe980">INITDONE_GS4</a>:1;              <span class="comment">// 4 RAM Initialization status for GS4 RAM.</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno"><a class="line" href="structGSxINITDONE__BITS.html#a36476644886b1bc4d360a3e6f76680f7">  510</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxINITDONE__BITS.html#a36476644886b1bc4d360a3e6f76680f7">INITDONE_GS5</a>:1;              <span class="comment">// 5 RAM Initialization status for GS5 RAM.</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno"><a class="line" href="structGSxINITDONE__BITS.html#acffb98e006a45ba7df727c23d43e5ceb">  511</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxINITDONE__BITS.html#acffb98e006a45ba7df727c23d43e5ceb">INITDONE_GS6</a>:1;              <span class="comment">// 6 RAM Initialization status for GS6 RAM.</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno"><a class="line" href="structGSxINITDONE__BITS.html#a979e93e9cb7ed4781c418773b19e4a52">  512</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxINITDONE__BITS.html#a979e93e9cb7ed4781c418773b19e4a52">INITDONE_GS7</a>:1;              <span class="comment">// 7 RAM Initialization status for GS7 RAM.</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno"><a class="line" href="structGSxINITDONE__BITS.html#a92639c1bf239f49ea3d5ad98df0ab570">  513</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxINITDONE__BITS.html#a92639c1bf239f49ea3d5ad98df0ab570">INITDONE_GS8</a>:1;              <span class="comment">// 8 RAM Initialization status for GS8 RAM.</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="structGSxINITDONE__BITS.html#a0343e398726327f2623d8837144400cd">  514</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxINITDONE__BITS.html#a0343e398726327f2623d8837144400cd">INITDONE_GS9</a>:1;              <span class="comment">// 9 RAM Initialization status for GS9 RAM.</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno"><a class="line" href="structGSxINITDONE__BITS.html#ab721bc167168d341342c4066320daec2">  515</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxINITDONE__BITS.html#ab721bc167168d341342c4066320daec2">INITDONE_GS10</a>:1;             <span class="comment">// 10 RAM Initialization status for GS10 RAM.</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno"><a class="line" href="structGSxINITDONE__BITS.html#aa05e54fd7be5ffeeeb4d123425bc1242">  516</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxINITDONE__BITS.html#aa05e54fd7be5ffeeeb4d123425bc1242">INITDONE_GS11</a>:1;             <span class="comment">// 11 RAM Initialization status for GS11 RAM.</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno"><a class="line" href="structGSxINITDONE__BITS.html#a25feb1af71fd3f50ffc11a04393651bf">  517</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxINITDONE__BITS.html#a25feb1af71fd3f50ffc11a04393651bf">INITDONE_GS12</a>:1;             <span class="comment">// 12 RAM Initialization status for GS12 RAM.</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno"><a class="line" href="structGSxINITDONE__BITS.html#a6b20aa59ee3c9628a810602d0b5ff712">  518</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxINITDONE__BITS.html#a6b20aa59ee3c9628a810602d0b5ff712">INITDONE_GS13</a>:1;             <span class="comment">// 13 RAM Initialization status for GS13 RAM.</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno"><a class="line" href="structGSxINITDONE__BITS.html#a62a78bf2f4fec5fc0c1807f219d6cd9e">  519</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxINITDONE__BITS.html#a62a78bf2f4fec5fc0c1807f219d6cd9e">INITDONE_GS14</a>:1;             <span class="comment">// 14 RAM Initialization status for GS14 RAM.</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno"><a class="line" href="structGSxINITDONE__BITS.html#adb38b11354c9d8bce6c792d8f4905631">  520</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxINITDONE__BITS.html#adb38b11354c9d8bce6c792d8f4905631">INITDONE_GS15</a>:1;             <span class="comment">// 15 RAM Initialization status for GS15 RAM.</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno"><a class="line" href="structGSxINITDONE__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">  521</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structGSxINITDONE__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">rsvd1</a>:16;                    <span class="comment">// 31:16 Reserved</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span>};</div>
</div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span> </div>
<div class="foldopen" id="foldopen00524" data-start="{" data-end="};">
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno"><a class="line" href="unionGSxINITDONE__REG.html">  524</a></span><span class="keyword">union </span><a class="code hl_union" href="unionGSxINITDONE__REG.html">GSxINITDONE_REG</a> {</div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno"><a class="line" href="unionGSxINITDONE__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">  525</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code hl_variable" href="unionGSxINITDONE__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">all</a>;</div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno"><a class="line" href="unionGSxINITDONE__REG.html#a53d754f8262f4f42bffed6680ec94d03">  526</a></span>    <span class="keyword">struct  </span><a class="code hl_struct" href="structGSxINITDONE__BITS.html">GSxINITDONE_BITS</a>  <a class="code hl_variable" href="unionGSxINITDONE__REG.html#a53d754f8262f4f42bffed6680ec94d03">bit</a>;</div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span>};</div>
</div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span> </div>
<div class="foldopen" id="foldopen00529" data-start="{" data-end="};">
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno"><a class="line" href="structMSGxTEST__BITS.html">  529</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structMSGxTEST__BITS.html">MSGxTEST_BITS</a> {                  <span class="comment">// bits description</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno"><a class="line" href="structMSGxTEST__BITS.html#a18811e2adea618c38d285e13e3a49eca">  530</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structMSGxTEST__BITS.html#a18811e2adea618c38d285e13e3a49eca">TEST_CPUTOCPU</a>:2;             <span class="comment">// 1:0 CPU to CPU Mode Select</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno"><a class="line" href="structMSGxTEST__BITS.html#a4fa6f6f02df609fc76215eb601e5c1ba">  531</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structMSGxTEST__BITS.html#a4fa6f6f02df609fc76215eb601e5c1ba">TEST_CPUTOCLA1</a>:2;            <span class="comment">// 3:2 CPU to CLA1 MSG RAM Mode Select</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno"><a class="line" href="structMSGxTEST__BITS.html#a12e5c2499d363bde62e42c0e6ea9ce26">  532</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structMSGxTEST__BITS.html#a12e5c2499d363bde62e42c0e6ea9ce26">TEST_CLA1TOCPU</a>:2;            <span class="comment">// 5:4 CLA1 to CPU MSG RAM Mode Select</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno"><a class="line" href="structMSGxTEST__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">  533</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structMSGxTEST__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">rsvd1</a>:2;                     <span class="comment">// 7:6 Reserved</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno"><a class="line" href="structMSGxTEST__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">  534</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structMSGxTEST__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">rsvd2</a>:2;                     <span class="comment">// 9:8 Reserved</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno"><a class="line" href="structMSGxTEST__BITS.html#a1fc3a25cb015690eea35226667632edf">  535</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structMSGxTEST__BITS.html#a1fc3a25cb015690eea35226667632edf">rsvd3</a>:6;                     <span class="comment">// 15:10 Reserved</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno"><a class="line" href="structMSGxTEST__BITS.html#af0b3b8e4dc374185bf16cdeb704beedf">  536</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structMSGxTEST__BITS.html#af0b3b8e4dc374185bf16cdeb704beedf">rsvd4</a>:16;                    <span class="comment">// 31:16 Reserved</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span>};</div>
</div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span> </div>
<div class="foldopen" id="foldopen00539" data-start="{" data-end="};">
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno"><a class="line" href="unionMSGxTEST__REG.html">  539</a></span><span class="keyword">union </span><a class="code hl_union" href="unionMSGxTEST__REG.html">MSGxTEST_REG</a> {</div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno"><a class="line" href="unionMSGxTEST__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">  540</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code hl_variable" href="unionMSGxTEST__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">all</a>;</div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno"><a class="line" href="unionMSGxTEST__REG.html#a2b87dba6fb186eb6fd5df0d895b72c16">  541</a></span>    <span class="keyword">struct  </span><a class="code hl_struct" href="structMSGxTEST__BITS.html">MSGxTEST_BITS</a>  <a class="code hl_variable" href="unionMSGxTEST__REG.html#a2b87dba6fb186eb6fd5df0d895b72c16">bit</a>;</div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span>};</div>
</div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span> </div>
<div class="foldopen" id="foldopen00544" data-start="{" data-end="};">
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno"><a class="line" href="structMSGxINIT__BITS.html">  544</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structMSGxINIT__BITS.html">MSGxINIT_BITS</a> {                  <span class="comment">// bits description</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno"><a class="line" href="structMSGxINIT__BITS.html#a7872f676026b24a97ce6c96bdd8781c8">  545</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structMSGxINIT__BITS.html#a7872f676026b24a97ce6c96bdd8781c8">INIT_CPUTOCPU</a>:1;             <span class="comment">// 0 Initialization control for CPU to CPU MSG RAM</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno"><a class="line" href="structMSGxINIT__BITS.html#a9b54b62c5a76e894d26ba3b25bb51b8b">  546</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structMSGxINIT__BITS.html#a9b54b62c5a76e894d26ba3b25bb51b8b">INIT_CPUTOCLA1</a>:1;            <span class="comment">// 1 Initialization control for CPUTOCLA1 MSG RAM</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno"><a class="line" href="structMSGxINIT__BITS.html#af4bc8148b37dc018f4d4049d20cae6b6">  547</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structMSGxINIT__BITS.html#af4bc8148b37dc018f4d4049d20cae6b6">INIT_CLA1TOCPU</a>:1;            <span class="comment">// 2 Initialization control for CLA1TOCPU MSG RAM</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno"><a class="line" href="structMSGxINIT__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">  548</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structMSGxINIT__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">rsvd1</a>:1;                     <span class="comment">// 3 Reserved</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno"><a class="line" href="structMSGxINIT__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">  549</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structMSGxINIT__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">rsvd2</a>:1;                     <span class="comment">// 4 Reserved</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno"><a class="line" href="structMSGxINIT__BITS.html#a1fc3a25cb015690eea35226667632edf">  550</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structMSGxINIT__BITS.html#a1fc3a25cb015690eea35226667632edf">rsvd3</a>:11;                    <span class="comment">// 15:5 Reserved</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno"><a class="line" href="structMSGxINIT__BITS.html#af0b3b8e4dc374185bf16cdeb704beedf">  551</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structMSGxINIT__BITS.html#af0b3b8e4dc374185bf16cdeb704beedf">rsvd4</a>:16;                    <span class="comment">// 31:16 Reserved</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span>};</div>
</div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span> </div>
<div class="foldopen" id="foldopen00554" data-start="{" data-end="};">
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno"><a class="line" href="unionMSGxINIT__REG.html">  554</a></span><span class="keyword">union </span><a class="code hl_union" href="unionMSGxINIT__REG.html">MSGxINIT_REG</a> {</div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno"><a class="line" href="unionMSGxINIT__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">  555</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code hl_variable" href="unionMSGxINIT__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">all</a>;</div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno"><a class="line" href="unionMSGxINIT__REG.html#afb9234ae7b3e551f40c18fff085386de">  556</a></span>    <span class="keyword">struct  </span><a class="code hl_struct" href="structMSGxINIT__BITS.html">MSGxINIT_BITS</a>  <a class="code hl_variable" href="unionMSGxINIT__REG.html#afb9234ae7b3e551f40c18fff085386de">bit</a>;</div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span>};</div>
</div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span> </div>
<div class="foldopen" id="foldopen00559" data-start="{" data-end="};">
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno"><a class="line" href="structMSGxINITDONE__BITS.html">  559</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structMSGxINITDONE__BITS.html">MSGxINITDONE_BITS</a> {              <span class="comment">// bits description</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno"><a class="line" href="structMSGxINITDONE__BITS.html#a3b1fb749f59925233dc7c9b308baafed">  560</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structMSGxINITDONE__BITS.html#a3b1fb749f59925233dc7c9b308baafed">INITDONE_CPUTOCPU</a>:1;         <span class="comment">// 0 Initialization status for CPU to CPU MSG RAM</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno"><a class="line" href="structMSGxINITDONE__BITS.html#ae5e604c3044bcafa06913f740805af46">  561</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structMSGxINITDONE__BITS.html#ae5e604c3044bcafa06913f740805af46">INITDONE_CPUTOCLA1</a>:1;        <span class="comment">// 1 Initialization status for CPU to CLA1 MSG RAM</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno"><a class="line" href="structMSGxINITDONE__BITS.html#a97cdd5c3c5c1dcbf750009e187e0c812">  562</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structMSGxINITDONE__BITS.html#a97cdd5c3c5c1dcbf750009e187e0c812">INITDONE_CLA1TOCPU</a>:1;        <span class="comment">// 2 Initialization status for CLA1 to CPU MSG RAM</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno"><a class="line" href="structMSGxINITDONE__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">  563</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structMSGxINITDONE__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">rsvd1</a>:1;                     <span class="comment">// 3 Reserved</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno"><a class="line" href="structMSGxINITDONE__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">  564</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structMSGxINITDONE__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">rsvd2</a>:1;                     <span class="comment">// 4 Reserved</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno"><a class="line" href="structMSGxINITDONE__BITS.html#a1fc3a25cb015690eea35226667632edf">  565</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structMSGxINITDONE__BITS.html#a1fc3a25cb015690eea35226667632edf">rsvd3</a>:11;                    <span class="comment">// 15:5 Reserved</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno"><a class="line" href="structMSGxINITDONE__BITS.html#af0b3b8e4dc374185bf16cdeb704beedf">  566</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structMSGxINITDONE__BITS.html#af0b3b8e4dc374185bf16cdeb704beedf">rsvd4</a>:16;                    <span class="comment">// 31:16 Reserved</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span>};</div>
</div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span> </div>
<div class="foldopen" id="foldopen00569" data-start="{" data-end="};">
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno"><a class="line" href="unionMSGxINITDONE__REG.html">  569</a></span><span class="keyword">union </span><a class="code hl_union" href="unionMSGxINITDONE__REG.html">MSGxINITDONE_REG</a> {</div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno"><a class="line" href="unionMSGxINITDONE__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">  570</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code hl_variable" href="unionMSGxINITDONE__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">all</a>;</div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno"><a class="line" href="unionMSGxINITDONE__REG.html#a0271292e2f9fdcd2c7995158338f258c">  571</a></span>    <span class="keyword">struct  </span><a class="code hl_struct" href="structMSGxINITDONE__BITS.html">MSGxINITDONE_BITS</a>  <a class="code hl_variable" href="unionMSGxINITDONE__REG.html#a0271292e2f9fdcd2c7995158338f258c">bit</a>;</div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span>};</div>
</div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span> </div>
<div class="foldopen" id="foldopen00574" data-start="{" data-end="};">
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno"><a class="line" href="structMEM__CFG__REGS.html">  574</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structMEM__CFG__REGS.html">MEM_CFG_REGS</a> {</div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno"><a class="line" href="structMEM__CFG__REGS.html#a241da90af59789ca9c74112fd1d4c30b">  575</a></span>    <span class="keyword">union   </span><a class="code hl_union" href="unionDxLOCK__REG.html">DxLOCK_REG</a>                       <a class="code hl_variable" href="structMEM__CFG__REGS.html#a241da90af59789ca9c74112fd1d4c30b">DxLOCK</a>;                       <span class="comment">// Dedicated RAM Config Lock Register</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno"><a class="line" href="structMEM__CFG__REGS.html#adaf5a7870c8c5c440e527dab560f3975">  576</a></span>    <span class="keyword">union   </span><a class="code hl_union" href="unionDxCOMMIT__REG.html">DxCOMMIT_REG</a>                     <a class="code hl_variable" href="structMEM__CFG__REGS.html#adaf5a7870c8c5c440e527dab560f3975">DxCOMMIT</a>;                     <span class="comment">// Dedicated RAM Config Lock Commit Register</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno"><a class="line" href="structMEM__CFG__REGS.html#a35659d7a8e5a73b677b993b03daa27be">  577</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                                   <a class="code hl_variable" href="structMEM__CFG__REGS.html#a35659d7a8e5a73b677b993b03daa27be">rsvd1</a>[4];                     <span class="comment">// Reserved</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno"><a class="line" href="structMEM__CFG__REGS.html#ab6622348b8b4a5ab8486347323cd62bc">  578</a></span>    <span class="keyword">union   </span><a class="code hl_union" href="unionDxACCPROT0__REG.html">DxACCPROT0_REG</a>                   <a class="code hl_variable" href="structMEM__CFG__REGS.html#ab6622348b8b4a5ab8486347323cd62bc">DxACCPROT0</a>;                   <span class="comment">// Dedicated RAM Config Register</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno"><a class="line" href="structMEM__CFG__REGS.html#a02e5ce2c093f9fc31087f38c0e227697">  579</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                                   <a class="code hl_variable" href="structMEM__CFG__REGS.html#a02e5ce2c093f9fc31087f38c0e227697">rsvd2</a>[6];                     <span class="comment">// Reserved</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno"><a class="line" href="structMEM__CFG__REGS.html#ae3d0ce03333cc0742acb1e0e3d022a5e">  580</a></span>    <span class="keyword">union   </span><a class="code hl_union" href="unionDxTEST__REG.html">DxTEST_REG</a>                       <a class="code hl_variable" href="structMEM__CFG__REGS.html#ae3d0ce03333cc0742acb1e0e3d022a5e">DxTEST</a>;                       <span class="comment">// Dedicated RAM TEST Register</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno"><a class="line" href="structMEM__CFG__REGS.html#a5f5ffac70ec0a3c5e8fe20ef9cdd0965">  581</a></span>    <span class="keyword">union   </span><a class="code hl_union" href="unionDxINIT__REG.html">DxINIT_REG</a>                       <a class="code hl_variable" href="structMEM__CFG__REGS.html#a5f5ffac70ec0a3c5e8fe20ef9cdd0965">DxINIT</a>;                       <span class="comment">// Dedicated RAM Init Register</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno"><a class="line" href="structMEM__CFG__REGS.html#a6774e62d6aebf80d3f1b8d75cf069e25">  582</a></span>    <span class="keyword">union   </span><a class="code hl_union" href="unionDxINITDONE__REG.html">DxINITDONE_REG</a>                   <a class="code hl_variable" href="structMEM__CFG__REGS.html#a6774e62d6aebf80d3f1b8d75cf069e25">DxINITDONE</a>;                   <span class="comment">// Dedicated RAM InitDone Status Register</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno"><a class="line" href="structMEM__CFG__REGS.html#a396a7aeffbd701d6af2bb1903cbeaa2b">  583</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                                   <a class="code hl_variable" href="structMEM__CFG__REGS.html#a396a7aeffbd701d6af2bb1903cbeaa2b">rsvd3</a>[10];                    <span class="comment">// Reserved</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno"><a class="line" href="structMEM__CFG__REGS.html#ad913d93fb4e49ba19562892e0908bd78">  584</a></span>    <span class="keyword">union   </span><a class="code hl_union" href="unionLSxLOCK__REG.html">LSxLOCK_REG</a>                      <a class="code hl_variable" href="structMEM__CFG__REGS.html#ad913d93fb4e49ba19562892e0908bd78">LSxLOCK</a>;                      <span class="comment">// Local Shared RAM Config Lock Register</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno"><a class="line" href="structMEM__CFG__REGS.html#a37e2ff6f7d48254c23ba05cd37ece8de">  585</a></span>    <span class="keyword">union   </span><a class="code hl_union" href="unionLSxCOMMIT__REG.html">LSxCOMMIT_REG</a>                    <a class="code hl_variable" href="structMEM__CFG__REGS.html#a37e2ff6f7d48254c23ba05cd37ece8de">LSxCOMMIT</a>;                    <span class="comment">// Local Shared RAM Config Lock Commit Register</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno"><a class="line" href="structMEM__CFG__REGS.html#a5d18a18d591e32de6d4861b7264d13fe">  586</a></span>    <span class="keyword">union   </span><a class="code hl_union" href="unionLSxMSEL__REG.html">LSxMSEL_REG</a>                      <a class="code hl_variable" href="structMEM__CFG__REGS.html#a5d18a18d591e32de6d4861b7264d13fe">LSxMSEL</a>;                      <span class="comment">// Local Shared RAM Master Sel Register</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno"><a class="line" href="structMEM__CFG__REGS.html#aa51001d266cea12a308b6e56c5c2f965">  587</a></span>    <span class="keyword">union   </span><a class="code hl_union" href="unionLSxCLAPGM__REG.html">LSxCLAPGM_REG</a>                    <a class="code hl_variable" href="structMEM__CFG__REGS.html#aa51001d266cea12a308b6e56c5c2f965">LSxCLAPGM</a>;                    <span class="comment">// Local Shared RAM Prog/Exe control Register</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno"><a class="line" href="structMEM__CFG__REGS.html#aaad76935d2740a2771cfc772e1929054">  588</a></span>    <span class="keyword">union   </span><a class="code hl_union" href="unionLSxACCPROT0__REG.html">LSxACCPROT0_REG</a>                  <a class="code hl_variable" href="structMEM__CFG__REGS.html#aaad76935d2740a2771cfc772e1929054">LSxACCPROT0</a>;                  <span class="comment">// Local Shared RAM Config Register 0</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno"><a class="line" href="structMEM__CFG__REGS.html#aa19558806a24df1bbc7d3e82018d261c">  589</a></span>    <span class="keyword">union   </span><a class="code hl_union" href="unionLSxACCPROT1__REG.html">LSxACCPROT1_REG</a>                  <a class="code hl_variable" href="structMEM__CFG__REGS.html#aa19558806a24df1bbc7d3e82018d261c">LSxACCPROT1</a>;                  <span class="comment">// Local Shared RAM Config Register 1</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno"><a class="line" href="structMEM__CFG__REGS.html#a50fd3efe674f66feaf32fe8c3117f6ba">  590</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                                   <a class="code hl_variable" href="structMEM__CFG__REGS.html#a50fd3efe674f66feaf32fe8c3117f6ba">rsvd4</a>[4];                     <span class="comment">// Reserved</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno"><a class="line" href="structMEM__CFG__REGS.html#aa2746b9f162907b01629ba13c86b89c4">  591</a></span>    <span class="keyword">union   </span><a class="code hl_union" href="unionLSxTEST__REG.html">LSxTEST_REG</a>                      <a class="code hl_variable" href="structMEM__CFG__REGS.html#aa2746b9f162907b01629ba13c86b89c4">LSxTEST</a>;                      <span class="comment">// Local Shared RAM TEST Register</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno"><a class="line" href="structMEM__CFG__REGS.html#aafd5d8d408e52b1f5c46eb15a63d5f13">  592</a></span>    <span class="keyword">union   </span><a class="code hl_union" href="unionLSxINIT__REG.html">LSxINIT_REG</a>                      <a class="code hl_variable" href="structMEM__CFG__REGS.html#aafd5d8d408e52b1f5c46eb15a63d5f13">LSxINIT</a>;                      <span class="comment">// Local Shared RAM Init Register</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno"><a class="line" href="structMEM__CFG__REGS.html#a98a39353e1c37346e2a655dcac41e469">  593</a></span>    <span class="keyword">union   </span><a class="code hl_union" href="unionLSxINITDONE__REG.html">LSxINITDONE_REG</a>                  <a class="code hl_variable" href="structMEM__CFG__REGS.html#a98a39353e1c37346e2a655dcac41e469">LSxINITDONE</a>;                  <span class="comment">// Local Shared RAM InitDone Status Register</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno"><a class="line" href="structMEM__CFG__REGS.html#aa9c00d372d225beb6fe3e1c00d21bd2d">  594</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                                   <a class="code hl_variable" href="structMEM__CFG__REGS.html#aa9c00d372d225beb6fe3e1c00d21bd2d">rsvd5</a>[10];                    <span class="comment">// Reserved</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno"><a class="line" href="structMEM__CFG__REGS.html#aec2e3300934d13bd0ed94f6bcb58490a">  595</a></span>    <span class="keyword">union   </span><a class="code hl_union" href="unionGSxLOCK__REG.html">GSxLOCK_REG</a>                      <a class="code hl_variable" href="structMEM__CFG__REGS.html#aec2e3300934d13bd0ed94f6bcb58490a">GSxLOCK</a>;                      <span class="comment">// Global Shared RAM Config Lock Register</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno"><a class="line" href="structMEM__CFG__REGS.html#a178d7e322741ce643fceeea43d36ea44">  596</a></span>    <span class="keyword">union   </span><a class="code hl_union" href="unionGSxCOMMIT__REG.html">GSxCOMMIT_REG</a>                    <a class="code hl_variable" href="structMEM__CFG__REGS.html#a178d7e322741ce643fceeea43d36ea44">GSxCOMMIT</a>;                    <span class="comment">// Global Shared RAM Config Lock Commit Register</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno"><a class="line" href="structMEM__CFG__REGS.html#ab50cf7e3696c3e3b280d86d9b65195ed">  597</a></span>    <span class="keyword">union   </span><a class="code hl_union" href="unionGSxMSEL__REG.html">GSxMSEL_REG</a>                      <a class="code hl_variable" href="structMEM__CFG__REGS.html#ab50cf7e3696c3e3b280d86d9b65195ed">GSxMSEL</a>;                      <span class="comment">// Global Shared RAM Master Sel Register</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno"><a class="line" href="structMEM__CFG__REGS.html#a4afd86ec27734ef620c05805f09c92bf">  598</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                                   <a class="code hl_variable" href="structMEM__CFG__REGS.html#a4afd86ec27734ef620c05805f09c92bf">rsvd6</a>[2];                     <span class="comment">// Reserved</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno"><a class="line" href="structMEM__CFG__REGS.html#adf0d3be32c844bda59604ad82ec49132">  599</a></span>    <span class="keyword">union   </span><a class="code hl_union" href="unionGSxACCPROT0__REG.html">GSxACCPROT0_REG</a>                  <a class="code hl_variable" href="structMEM__CFG__REGS.html#adf0d3be32c844bda59604ad82ec49132">GSxACCPROT0</a>;                  <span class="comment">// Global Shared RAM Config Register 0</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno"><a class="line" href="structMEM__CFG__REGS.html#a4d74bd5778c46fc056938f823e4cfd74">  600</a></span>    <span class="keyword">union   </span><a class="code hl_union" href="unionGSxACCPROT1__REG.html">GSxACCPROT1_REG</a>                  <a class="code hl_variable" href="structMEM__CFG__REGS.html#a4d74bd5778c46fc056938f823e4cfd74">GSxACCPROT1</a>;                  <span class="comment">// Global Shared RAM Config Register 1</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno"><a class="line" href="structMEM__CFG__REGS.html#a267b51299ee702d4140946ccc8501581">  601</a></span>    <span class="keyword">union   </span><a class="code hl_union" href="unionGSxACCPROT2__REG.html">GSxACCPROT2_REG</a>                  <a class="code hl_variable" href="structMEM__CFG__REGS.html#a267b51299ee702d4140946ccc8501581">GSxACCPROT2</a>;                  <span class="comment">// Global Shared RAM Config Register 2</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno"><a class="line" href="structMEM__CFG__REGS.html#a975fbb08c3b0a95220456f3051129467">  602</a></span>    <span class="keyword">union   </span><a class="code hl_union" href="unionGSxACCPROT3__REG.html">GSxACCPROT3_REG</a>                  <a class="code hl_variable" href="structMEM__CFG__REGS.html#a975fbb08c3b0a95220456f3051129467">GSxACCPROT3</a>;                  <span class="comment">// Global Shared RAM Config Register 3</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno"><a class="line" href="structMEM__CFG__REGS.html#a89607c216c7b1ce62bd09cfa320050f2">  603</a></span>    <span class="keyword">union   </span><a class="code hl_union" href="unionGSxTEST__REG.html">GSxTEST_REG</a>                      <a class="code hl_variable" href="structMEM__CFG__REGS.html#a89607c216c7b1ce62bd09cfa320050f2">GSxTEST</a>;                      <span class="comment">// Global Shared RAM TEST Register</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno"><a class="line" href="structMEM__CFG__REGS.html#aff335b94c04a0ae3a7a2a141edc1bc92">  604</a></span>    <span class="keyword">union   </span><a class="code hl_union" href="unionGSxINIT__REG.html">GSxINIT_REG</a>                      <a class="code hl_variable" href="structMEM__CFG__REGS.html#aff335b94c04a0ae3a7a2a141edc1bc92">GSxINIT</a>;                      <span class="comment">// Global Shared RAM Init Register</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno"><a class="line" href="structMEM__CFG__REGS.html#a7988a0ae7322ffe430c1b9dd3a4ce558">  605</a></span>    <span class="keyword">union   </span><a class="code hl_union" href="unionGSxINITDONE__REG.html">GSxINITDONE_REG</a>                  <a class="code hl_variable" href="structMEM__CFG__REGS.html#a7988a0ae7322ffe430c1b9dd3a4ce558">GSxINITDONE</a>;                  <span class="comment">// Global Shared RAM InitDone Status Register</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno"><a class="line" href="structMEM__CFG__REGS.html#ace5e01f8f9e3caecae22a479219f740c">  606</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                                   <a class="code hl_variable" href="structMEM__CFG__REGS.html#ace5e01f8f9e3caecae22a479219f740c">rsvd7</a>[26];                    <span class="comment">// Reserved</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno"><a class="line" href="structMEM__CFG__REGS.html#a0e029e6d232c5154fd65a82c5fd3bc01">  607</a></span>    <span class="keyword">union   </span><a class="code hl_union" href="unionMSGxTEST__REG.html">MSGxTEST_REG</a>                     <a class="code hl_variable" href="structMEM__CFG__REGS.html#a0e029e6d232c5154fd65a82c5fd3bc01">MSGxTEST</a>;                     <span class="comment">// Message RAM TEST Register</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno"><a class="line" href="structMEM__CFG__REGS.html#aec49e9636b957a6e397e8ad57eba22a5">  608</a></span>    <span class="keyword">union   </span><a class="code hl_union" href="unionMSGxINIT__REG.html">MSGxINIT_REG</a>                     <a class="code hl_variable" href="structMEM__CFG__REGS.html#aec49e9636b957a6e397e8ad57eba22a5">MSGxINIT</a>;                     <span class="comment">// Message RAM Init Register</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno"><a class="line" href="structMEM__CFG__REGS.html#a23e41f1a3209cf7b3a4f3f05b43b4ad1">  609</a></span>    <span class="keyword">union   </span><a class="code hl_union" href="unionMSGxINITDONE__REG.html">MSGxINITDONE_REG</a>                 <a class="code hl_variable" href="structMEM__CFG__REGS.html#a23e41f1a3209cf7b3a4f3f05b43b4ad1">MSGxINITDONE</a>;                 <span class="comment">// Message RAM InitDone Status Register</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span>};</div>
</div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span> </div>
<div class="foldopen" id="foldopen00612" data-start="{" data-end="};">
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno"><a class="line" href="structEMIF1LOCK__BITS.html">  612</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structEMIF1LOCK__BITS.html">EMIF1LOCK_BITS</a> {                 <span class="comment">// bits description</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno"><a class="line" href="structEMIF1LOCK__BITS.html#a42799bf937314085a129d2863f1dbbfc">  613</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structEMIF1LOCK__BITS.html#a42799bf937314085a129d2863f1dbbfc">LOCK_EMIF1</a>:1;                <span class="comment">// 0 EMIF1 access protection and master select fields lock bit</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno"><a class="line" href="structEMIF1LOCK__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">  614</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structEMIF1LOCK__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">rsvd1</a>:15;                    <span class="comment">// 15:1 Reserved</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno"><a class="line" href="structEMIF1LOCK__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">  615</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structEMIF1LOCK__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">rsvd2</a>:16;                    <span class="comment">// 31:16 Reserved</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span>};</div>
</div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span> </div>
<div class="foldopen" id="foldopen00618" data-start="{" data-end="};">
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno"><a class="line" href="unionEMIF1LOCK__REG.html">  618</a></span><span class="keyword">union </span><a class="code hl_union" href="unionEMIF1LOCK__REG.html">EMIF1LOCK_REG</a> {</div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno"><a class="line" href="unionEMIF1LOCK__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">  619</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code hl_variable" href="unionEMIF1LOCK__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">all</a>;</div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno"><a class="line" href="unionEMIF1LOCK__REG.html#a07106052c7415f3ba2af822de1117498">  620</a></span>    <span class="keyword">struct  </span><a class="code hl_struct" href="structEMIF1LOCK__BITS.html">EMIF1LOCK_BITS</a>  <a class="code hl_variable" href="unionEMIF1LOCK__REG.html#a07106052c7415f3ba2af822de1117498">bit</a>;</div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span>};</div>
</div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span> </div>
<div class="foldopen" id="foldopen00623" data-start="{" data-end="};">
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno"><a class="line" href="structEMIF1COMMIT__BITS.html">  623</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structEMIF1COMMIT__BITS.html">EMIF1COMMIT_BITS</a> {               <span class="comment">// bits description</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno"><a class="line" href="structEMIF1COMMIT__BITS.html#a083690144b0f7f27030ea1930e2ebacb">  624</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structEMIF1COMMIT__BITS.html#a083690144b0f7f27030ea1930e2ebacb">COMMIT_EMIF1</a>:1;              <span class="comment">// 0 EMIF1 access protection and master select permanent lock</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno"><a class="line" href="structEMIF1COMMIT__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">  625</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structEMIF1COMMIT__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">rsvd1</a>:15;                    <span class="comment">// 15:1 Reserved</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno"><a class="line" href="structEMIF1COMMIT__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">  626</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structEMIF1COMMIT__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">rsvd2</a>:16;                    <span class="comment">// 31:16 Reserved</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span>};</div>
</div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span> </div>
<div class="foldopen" id="foldopen00629" data-start="{" data-end="};">
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno"><a class="line" href="unionEMIF1COMMIT__REG.html">  629</a></span><span class="keyword">union </span><a class="code hl_union" href="unionEMIF1COMMIT__REG.html">EMIF1COMMIT_REG</a> {</div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno"><a class="line" href="unionEMIF1COMMIT__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">  630</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code hl_variable" href="unionEMIF1COMMIT__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">all</a>;</div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno"><a class="line" href="unionEMIF1COMMIT__REG.html#a6276b7bf50489f2a4fd3caf685c58315">  631</a></span>    <span class="keyword">struct  </span><a class="code hl_struct" href="structEMIF1COMMIT__BITS.html">EMIF1COMMIT_BITS</a>  <a class="code hl_variable" href="unionEMIF1COMMIT__REG.html#a6276b7bf50489f2a4fd3caf685c58315">bit</a>;</div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span>};</div>
</div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span> </div>
<div class="foldopen" id="foldopen00634" data-start="{" data-end="};">
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno"><a class="line" href="structEMIF1MSEL__BITS.html">  634</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structEMIF1MSEL__BITS.html">EMIF1MSEL_BITS</a> {                 <span class="comment">// bits description</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno"><a class="line" href="structEMIF1MSEL__BITS.html#ad885ef779770d52b33263a12b0a136dd">  635</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structEMIF1MSEL__BITS.html#ad885ef779770d52b33263a12b0a136dd">MSEL_EMIF1</a>:2;                <span class="comment">// 1:0 Master Select for EMIF1.</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno"><a class="line" href="structEMIF1MSEL__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">  636</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structEMIF1MSEL__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">rsvd1</a>:2;                     <span class="comment">// 3:2 Reserved</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno"><a class="line" href="structEMIF1MSEL__BITS.html#ac0cc1a8015b9488e02997f4ad455ba6a">  637</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a> <a class="code hl_variable" href="structEMIF1MSEL__BITS.html#ac0cc1a8015b9488e02997f4ad455ba6a">KEY</a>:28;                      <span class="comment">// 31:4 KEY to enable the write into MSEL_EMIF1 bits</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span>};</div>
</div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span> </div>
<div class="foldopen" id="foldopen00640" data-start="{" data-end="};">
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno"><a class="line" href="unionEMIF1MSEL__REG.html">  640</a></span><span class="keyword">union </span><a class="code hl_union" href="unionEMIF1MSEL__REG.html">EMIF1MSEL_REG</a> {</div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno"><a class="line" href="unionEMIF1MSEL__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">  641</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code hl_variable" href="unionEMIF1MSEL__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">all</a>;</div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno"><a class="line" href="unionEMIF1MSEL__REG.html#a72942b34e632f39b5bdb1414c2037292">  642</a></span>    <span class="keyword">struct  </span><a class="code hl_struct" href="structEMIF1MSEL__BITS.html">EMIF1MSEL_BITS</a>  <a class="code hl_variable" href="unionEMIF1MSEL__REG.html#a72942b34e632f39b5bdb1414c2037292">bit</a>;</div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span>};</div>
</div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span> </div>
<div class="foldopen" id="foldopen00645" data-start="{" data-end="};">
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno"><a class="line" href="structEMIF1ACCPROT0__BITS.html">  645</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structEMIF1ACCPROT0__BITS.html">EMIF1ACCPROT0_BITS</a> {             <span class="comment">// bits description</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno"><a class="line" href="structEMIF1ACCPROT0__BITS.html#a3782547bbdf8bf851a79d03c9614c917">  646</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structEMIF1ACCPROT0__BITS.html#a3782547bbdf8bf851a79d03c9614c917">FETCHPROT_EMIF1</a>:1;           <span class="comment">// 0 Fetch Protection For EMIF1</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno"><a class="line" href="structEMIF1ACCPROT0__BITS.html#ab1ab1d817e3cc10bf43f381a6b879dd3">  647</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structEMIF1ACCPROT0__BITS.html#ab1ab1d817e3cc10bf43f381a6b879dd3">CPUWRPROT_EMIF1</a>:1;           <span class="comment">// 1 CPU WR Protection For EMIF1</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno"><a class="line" href="structEMIF1ACCPROT0__BITS.html#a1ecc2e4c3a830246d40dd6ede40b5162">  648</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structEMIF1ACCPROT0__BITS.html#a1ecc2e4c3a830246d40dd6ede40b5162">DMAWRPROT_EMIF1</a>:1;           <span class="comment">// 2 DMA WR Protection For EMIF1</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno"><a class="line" href="structEMIF1ACCPROT0__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">  649</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structEMIF1ACCPROT0__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">rsvd1</a>:13;                    <span class="comment">// 15:3 Reserved</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno"><a class="line" href="structEMIF1ACCPROT0__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">  650</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structEMIF1ACCPROT0__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">rsvd2</a>:16;                    <span class="comment">// 31:16 Reserved</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span>};</div>
</div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span> </div>
<div class="foldopen" id="foldopen00653" data-start="{" data-end="};">
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno"><a class="line" href="unionEMIF1ACCPROT0__REG.html">  653</a></span><span class="keyword">union </span><a class="code hl_union" href="unionEMIF1ACCPROT0__REG.html">EMIF1ACCPROT0_REG</a> {</div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno"><a class="line" href="unionEMIF1ACCPROT0__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">  654</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code hl_variable" href="unionEMIF1ACCPROT0__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">all</a>;</div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno"><a class="line" href="unionEMIF1ACCPROT0__REG.html#ad7a6b3159ef1ffdd7968adc3c9422599">  655</a></span>    <span class="keyword">struct  </span><a class="code hl_struct" href="structEMIF1ACCPROT0__BITS.html">EMIF1ACCPROT0_BITS</a>  <a class="code hl_variable" href="unionEMIF1ACCPROT0__REG.html#ad7a6b3159ef1ffdd7968adc3c9422599">bit</a>;</div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span>};</div>
</div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span> </div>
<div class="foldopen" id="foldopen00658" data-start="{" data-end="};">
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno"><a class="line" href="structEMIF1__CONFIG__REGS.html">  658</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structEMIF1__CONFIG__REGS.html">EMIF1_CONFIG_REGS</a> {</div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno"><a class="line" href="structEMIF1__CONFIG__REGS.html#a85bdcdb65bdcf882a0c6ffd0c4c9abf9">  659</a></span>    <span class="keyword">union   </span><a class="code hl_union" href="unionEMIF1LOCK__REG.html">EMIF1LOCK_REG</a>                    <a class="code hl_variable" href="structEMIF1__CONFIG__REGS.html#a85bdcdb65bdcf882a0c6ffd0c4c9abf9">EMIF1LOCK</a>;                    <span class="comment">// EMIF1 Config Lock Register</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno"><a class="line" href="structEMIF1__CONFIG__REGS.html#adcd5f44d46349eefbf6dbfb70b3b2ac4">  660</a></span>    <span class="keyword">union   </span><a class="code hl_union" href="unionEMIF1COMMIT__REG.html">EMIF1COMMIT_REG</a>                  <a class="code hl_variable" href="structEMIF1__CONFIG__REGS.html#adcd5f44d46349eefbf6dbfb70b3b2ac4">EMIF1COMMIT</a>;                  <span class="comment">// EMIF1 Config Lock Commit Register</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno"><a class="line" href="structEMIF1__CONFIG__REGS.html#a437af93d48b35a707e8b517a50e932ce">  661</a></span>    <span class="keyword">union   </span><a class="code hl_union" href="unionEMIF1MSEL__REG.html">EMIF1MSEL_REG</a>                    <a class="code hl_variable" href="structEMIF1__CONFIG__REGS.html#a437af93d48b35a707e8b517a50e932ce">EMIF1MSEL</a>;                    <span class="comment">// EMIF1 Master Sel Register</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno"><a class="line" href="structEMIF1__CONFIG__REGS.html#ab7331c4d966125be6478770b1d2f0801">  662</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                                   <a class="code hl_variable" href="structEMIF1__CONFIG__REGS.html#ab7331c4d966125be6478770b1d2f0801">rsvd1</a>[2];                     <span class="comment">// Reserved</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno"><a class="line" href="structEMIF1__CONFIG__REGS.html#a1b86716c5407659d6aae28deda0e3cfc">  663</a></span>    <span class="keyword">union   </span><a class="code hl_union" href="unionEMIF1ACCPROT0__REG.html">EMIF1ACCPROT0_REG</a>                <a class="code hl_variable" href="structEMIF1__CONFIG__REGS.html#a1b86716c5407659d6aae28deda0e3cfc">EMIF1ACCPROT0</a>;                <span class="comment">// EMIF1 Config Register 0</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span>};</div>
</div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span> </div>
<div class="foldopen" id="foldopen00666" data-start="{" data-end="};">
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno"><a class="line" href="structEMIF2LOCK__BITS.html">  666</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structEMIF2LOCK__BITS.html">EMIF2LOCK_BITS</a> {                 <span class="comment">// bits description</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno"><a class="line" href="structEMIF2LOCK__BITS.html#a3c2c3ed4a30910c6d5a8f0d7e2a95041">  667</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structEMIF2LOCK__BITS.html#a3c2c3ed4a30910c6d5a8f0d7e2a95041">LOCK_EMIF2</a>:1;                <span class="comment">// 0 EMIF2 access protection and master select permanent lock</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno"><a class="line" href="structEMIF2LOCK__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">  668</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structEMIF2LOCK__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">rsvd1</a>:15;                    <span class="comment">// 15:1 Reserved</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno"><a class="line" href="structEMIF2LOCK__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">  669</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structEMIF2LOCK__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">rsvd2</a>:16;                    <span class="comment">// 31:16 Reserved</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span>};</div>
</div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span> </div>
<div class="foldopen" id="foldopen00672" data-start="{" data-end="};">
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno"><a class="line" href="unionEMIF2LOCK__REG.html">  672</a></span><span class="keyword">union </span><a class="code hl_union" href="unionEMIF2LOCK__REG.html">EMIF2LOCK_REG</a> {</div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno"><a class="line" href="unionEMIF2LOCK__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">  673</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code hl_variable" href="unionEMIF2LOCK__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">all</a>;</div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno"><a class="line" href="unionEMIF2LOCK__REG.html#a0fc9c318f3de3ecf755643d0c880d750">  674</a></span>    <span class="keyword">struct  </span><a class="code hl_struct" href="structEMIF2LOCK__BITS.html">EMIF2LOCK_BITS</a>  <a class="code hl_variable" href="unionEMIF2LOCK__REG.html#a0fc9c318f3de3ecf755643d0c880d750">bit</a>;</div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span>};</div>
</div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span> </div>
<div class="foldopen" id="foldopen00677" data-start="{" data-end="};">
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno"><a class="line" href="structEMIF2COMMIT__BITS.html">  677</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structEMIF2COMMIT__BITS.html">EMIF2COMMIT_BITS</a> {               <span class="comment">// bits description</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno"><a class="line" href="structEMIF2COMMIT__BITS.html#a57beea45063ac748ac0d6a4bb75b1835">  678</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structEMIF2COMMIT__BITS.html#a57beea45063ac748ac0d6a4bb75b1835">COMMIT_EMIF2</a>:1;              <span class="comment">// 0 EMIF2 access protection and master select permanent lock</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno"><a class="line" href="structEMIF2COMMIT__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">  679</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structEMIF2COMMIT__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">rsvd1</a>:15;                    <span class="comment">// 15:1 Reserved</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno"><a class="line" href="structEMIF2COMMIT__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">  680</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structEMIF2COMMIT__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">rsvd2</a>:16;                    <span class="comment">// 31:16 Reserved</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span>};</div>
</div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span> </div>
<div class="foldopen" id="foldopen00683" data-start="{" data-end="};">
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno"><a class="line" href="unionEMIF2COMMIT__REG.html">  683</a></span><span class="keyword">union </span><a class="code hl_union" href="unionEMIF2COMMIT__REG.html">EMIF2COMMIT_REG</a> {</div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno"><a class="line" href="unionEMIF2COMMIT__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">  684</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code hl_variable" href="unionEMIF2COMMIT__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">all</a>;</div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno"><a class="line" href="unionEMIF2COMMIT__REG.html#ad124344319dae767be7e9497bb1898bf">  685</a></span>    <span class="keyword">struct  </span><a class="code hl_struct" href="structEMIF2COMMIT__BITS.html">EMIF2COMMIT_BITS</a>  <a class="code hl_variable" href="unionEMIF2COMMIT__REG.html#ad124344319dae767be7e9497bb1898bf">bit</a>;</div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span>};</div>
</div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span> </div>
<div class="foldopen" id="foldopen00688" data-start="{" data-end="};">
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno"><a class="line" href="structEMIF2ACCPROT0__BITS.html">  688</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structEMIF2ACCPROT0__BITS.html">EMIF2ACCPROT0_BITS</a> {             <span class="comment">// bits description</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno"><a class="line" href="structEMIF2ACCPROT0__BITS.html#a7da2470de171fac303f0fd183c0d6516">  689</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structEMIF2ACCPROT0__BITS.html#a7da2470de171fac303f0fd183c0d6516">FETCHPROT_EMIF2</a>:1;           <span class="comment">// 0 Fetch Protection For EMIF2</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno"><a class="line" href="structEMIF2ACCPROT0__BITS.html#a501da1ac8d49c4ba582936266fc04d94">  690</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structEMIF2ACCPROT0__BITS.html#a501da1ac8d49c4ba582936266fc04d94">CPUWRPROT_EMIF2</a>:1;           <span class="comment">// 1 CPU WR Protection For EMIF2</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno"><a class="line" href="structEMIF2ACCPROT0__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">  691</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structEMIF2ACCPROT0__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">rsvd1</a>:14;                    <span class="comment">// 15:2 Reserved</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno"><a class="line" href="structEMIF2ACCPROT0__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">  692</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structEMIF2ACCPROT0__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">rsvd2</a>:16;                    <span class="comment">// 31:16 Reserved</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span>};</div>
</div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span> </div>
<div class="foldopen" id="foldopen00695" data-start="{" data-end="};">
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno"><a class="line" href="unionEMIF2ACCPROT0__REG.html">  695</a></span><span class="keyword">union </span><a class="code hl_union" href="unionEMIF2ACCPROT0__REG.html">EMIF2ACCPROT0_REG</a> {</div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno"><a class="line" href="unionEMIF2ACCPROT0__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">  696</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code hl_variable" href="unionEMIF2ACCPROT0__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">all</a>;</div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno"><a class="line" href="unionEMIF2ACCPROT0__REG.html#a564e6aeaa50b9608f1dcfc1e21f2cb9e">  697</a></span>    <span class="keyword">struct  </span><a class="code hl_struct" href="structEMIF2ACCPROT0__BITS.html">EMIF2ACCPROT0_BITS</a>  <a class="code hl_variable" href="unionEMIF2ACCPROT0__REG.html#a564e6aeaa50b9608f1dcfc1e21f2cb9e">bit</a>;</div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span>};</div>
</div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span> </div>
<div class="foldopen" id="foldopen00700" data-start="{" data-end="};">
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno"><a class="line" href="structEMIF2__CONFIG__REGS.html">  700</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structEMIF2__CONFIG__REGS.html">EMIF2_CONFIG_REGS</a> {</div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno"><a class="line" href="structEMIF2__CONFIG__REGS.html#a35559b4a439a1c1b79c43ef193858b2b">  701</a></span>    <span class="keyword">union   </span><a class="code hl_union" href="unionEMIF2LOCK__REG.html">EMIF2LOCK_REG</a>                    <a class="code hl_variable" href="structEMIF2__CONFIG__REGS.html#a35559b4a439a1c1b79c43ef193858b2b">EMIF2LOCK</a>;                    <span class="comment">// EMIF2 Config Lock Register</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno"><a class="line" href="structEMIF2__CONFIG__REGS.html#a5da5b57abab6f14791eb8c4194f2bac0">  702</a></span>    <span class="keyword">union   </span><a class="code hl_union" href="unionEMIF2COMMIT__REG.html">EMIF2COMMIT_REG</a>                  <a class="code hl_variable" href="structEMIF2__CONFIG__REGS.html#a5da5b57abab6f14791eb8c4194f2bac0">EMIF2COMMIT</a>;                  <span class="comment">// EMIF2 Config Lock Commit Register</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno"><a class="line" href="structEMIF2__CONFIG__REGS.html#a35659d7a8e5a73b677b993b03daa27be">  703</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                                   <a class="code hl_variable" href="structEMIF2__CONFIG__REGS.html#a35659d7a8e5a73b677b993b03daa27be">rsvd1</a>[4];                     <span class="comment">// Reserved</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno"><a class="line" href="structEMIF2__CONFIG__REGS.html#aaa02da50e49880e1fbf7d6a7fa84234c">  704</a></span>    <span class="keyword">union   </span><a class="code hl_union" href="unionEMIF2ACCPROT0__REG.html">EMIF2ACCPROT0_REG</a>                <a class="code hl_variable" href="structEMIF2__CONFIG__REGS.html#aaa02da50e49880e1fbf7d6a7fa84234c">EMIF2ACCPROT0</a>;                <span class="comment">// EMIF2 Config Register 0</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span>};</div>
</div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span> </div>
<div class="foldopen" id="foldopen00707" data-start="{" data-end="};">
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno"><a class="line" href="structNMAVFLG__BITS.html">  707</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structNMAVFLG__BITS.html">NMAVFLG_BITS</a> {                   <span class="comment">// bits description</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno"><a class="line" href="structNMAVFLG__BITS.html#ae1a1c90cbc5e69099d3db1a3d3b6bcd8">  708</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structNMAVFLG__BITS.html#ae1a1c90cbc5e69099d3db1a3d3b6bcd8">CPUREAD</a>:1;                   <span class="comment">// 0 Non Master CPU Read Access Violation Flag</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno"><a class="line" href="structNMAVFLG__BITS.html#aaef8a861e4e8a14bc6a14b80f84735c3">  709</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structNMAVFLG__BITS.html#aaef8a861e4e8a14bc6a14b80f84735c3">CPUWRITE</a>:1;                  <span class="comment">// 1 Non Master CPU Write Access Violation Flag</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno"><a class="line" href="structNMAVFLG__BITS.html#a680c930fe0e94f915eecf9f27202cbd7">  710</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structNMAVFLG__BITS.html#a680c930fe0e94f915eecf9f27202cbd7">CPUFETCH</a>:1;                  <span class="comment">// 2 Non Master CPU Fetch Access Violation Flag</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno"><a class="line" href="structNMAVFLG__BITS.html#a2dd99d6e9aab4f0aeac625a047e7b827">  711</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structNMAVFLG__BITS.html#a2dd99d6e9aab4f0aeac625a047e7b827">DMAWRITE</a>:1;                  <span class="comment">// 3 Non Master DMA Write Access Violation Flag</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno"><a class="line" href="structNMAVFLG__BITS.html#a254160d85dbc1b4ffb2c80f9a50f18c2">  712</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structNMAVFLG__BITS.html#a254160d85dbc1b4ffb2c80f9a50f18c2">CLA1READ</a>:1;                  <span class="comment">// 4 Non Master CLA1 Read Access Violation Flag</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno"><a class="line" href="structNMAVFLG__BITS.html#a2171044023f649c740ffea66364da7b7">  713</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structNMAVFLG__BITS.html#a2171044023f649c740ffea66364da7b7">CLA1WRITE</a>:1;                 <span class="comment">// 5 Non Master CLA1 Write Access Violation Flag</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno"><a class="line" href="structNMAVFLG__BITS.html#a709adf104818a9e6a3e9c626c5636727">  714</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structNMAVFLG__BITS.html#a709adf104818a9e6a3e9c626c5636727">CLA1FETCH</a>:1;                 <span class="comment">// 6 Non Master CLA1 Fetch Access Violation Flag</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno"><a class="line" href="structNMAVFLG__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">  715</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structNMAVFLG__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">rsvd1</a>:1;                     <span class="comment">// 7 Reserved</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno"><a class="line" href="structNMAVFLG__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">  716</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structNMAVFLG__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">rsvd2</a>:1;                     <span class="comment">// 8 Reserved</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno"><a class="line" href="structNMAVFLG__BITS.html#a1fc3a25cb015690eea35226667632edf">  717</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structNMAVFLG__BITS.html#a1fc3a25cb015690eea35226667632edf">rsvd3</a>:1;                     <span class="comment">// 9 Reserved</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno"><a class="line" href="structNMAVFLG__BITS.html#af0b3b8e4dc374185bf16cdeb704beedf">  718</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structNMAVFLG__BITS.html#af0b3b8e4dc374185bf16cdeb704beedf">rsvd4</a>:6;                     <span class="comment">// 15:10 Reserved</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno"><a class="line" href="structNMAVFLG__BITS.html#a1dff14bb0d172afb1f24abbe6dab8b61">  719</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structNMAVFLG__BITS.html#a1dff14bb0d172afb1f24abbe6dab8b61">rsvd5</a>:16;                    <span class="comment">// 31:16 Reserved</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span>};</div>
</div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span> </div>
<div class="foldopen" id="foldopen00722" data-start="{" data-end="};">
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno"><a class="line" href="unionNMAVFLG__REG.html">  722</a></span><span class="keyword">union </span><a class="code hl_union" href="unionNMAVFLG__REG.html">NMAVFLG_REG</a> {</div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno"><a class="line" href="unionNMAVFLG__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">  723</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code hl_variable" href="unionNMAVFLG__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">all</a>;</div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno"><a class="line" href="unionNMAVFLG__REG.html#a1ac9248e64f4b1773a75c582229b0e93">  724</a></span>    <span class="keyword">struct  </span><a class="code hl_struct" href="structNMAVFLG__BITS.html">NMAVFLG_BITS</a>  <a class="code hl_variable" href="unionNMAVFLG__REG.html#a1ac9248e64f4b1773a75c582229b0e93">bit</a>;</div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span>};</div>
</div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span> </div>
<div class="foldopen" id="foldopen00727" data-start="{" data-end="};">
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno"><a class="line" href="structNMAVSET__BITS.html">  727</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structNMAVSET__BITS.html">NMAVSET_BITS</a> {                   <span class="comment">// bits description</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno"><a class="line" href="structNMAVSET__BITS.html#ae1a1c90cbc5e69099d3db1a3d3b6bcd8">  728</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structNMAVSET__BITS.html#ae1a1c90cbc5e69099d3db1a3d3b6bcd8">CPUREAD</a>:1;                   <span class="comment">// 0 Non Master CPU Read Access Violation Flag Set</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno"><a class="line" href="structNMAVSET__BITS.html#aaef8a861e4e8a14bc6a14b80f84735c3">  729</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structNMAVSET__BITS.html#aaef8a861e4e8a14bc6a14b80f84735c3">CPUWRITE</a>:1;                  <span class="comment">// 1 Non Master CPU Write Access Violation Flag Set</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno"><a class="line" href="structNMAVSET__BITS.html#a680c930fe0e94f915eecf9f27202cbd7">  730</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structNMAVSET__BITS.html#a680c930fe0e94f915eecf9f27202cbd7">CPUFETCH</a>:1;                  <span class="comment">// 2 Non Master CPU Fetch Access Violation Flag Set</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno"><a class="line" href="structNMAVSET__BITS.html#a2dd99d6e9aab4f0aeac625a047e7b827">  731</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structNMAVSET__BITS.html#a2dd99d6e9aab4f0aeac625a047e7b827">DMAWRITE</a>:1;                  <span class="comment">// 3 Non Master DMA Write Access Violation Flag Set</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno"><a class="line" href="structNMAVSET__BITS.html#a254160d85dbc1b4ffb2c80f9a50f18c2">  732</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structNMAVSET__BITS.html#a254160d85dbc1b4ffb2c80f9a50f18c2">CLA1READ</a>:1;                  <span class="comment">// 4 Non Master CLA1 Read Access Violation Flag Set</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno"><a class="line" href="structNMAVSET__BITS.html#a2171044023f649c740ffea66364da7b7">  733</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structNMAVSET__BITS.html#a2171044023f649c740ffea66364da7b7">CLA1WRITE</a>:1;                 <span class="comment">// 5 Non Master CLA1 Write Access Violation Flag Set</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno"><a class="line" href="structNMAVSET__BITS.html#a709adf104818a9e6a3e9c626c5636727">  734</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structNMAVSET__BITS.html#a709adf104818a9e6a3e9c626c5636727">CLA1FETCH</a>:1;                 <span class="comment">// 6 Non Master CLA1 Fetch Access Violation Flag Set</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno"><a class="line" href="structNMAVSET__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">  735</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structNMAVSET__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">rsvd1</a>:1;                     <span class="comment">// 7 Reserved</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno"><a class="line" href="structNMAVSET__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">  736</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structNMAVSET__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">rsvd2</a>:1;                     <span class="comment">// 8 Reserved</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno"><a class="line" href="structNMAVSET__BITS.html#a1fc3a25cb015690eea35226667632edf">  737</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structNMAVSET__BITS.html#a1fc3a25cb015690eea35226667632edf">rsvd3</a>:1;                     <span class="comment">// 9 Reserved</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno"><a class="line" href="structNMAVSET__BITS.html#af0b3b8e4dc374185bf16cdeb704beedf">  738</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structNMAVSET__BITS.html#af0b3b8e4dc374185bf16cdeb704beedf">rsvd4</a>:6;                     <span class="comment">// 15:10 Reserved</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno"><a class="line" href="structNMAVSET__BITS.html#a1dff14bb0d172afb1f24abbe6dab8b61">  739</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structNMAVSET__BITS.html#a1dff14bb0d172afb1f24abbe6dab8b61">rsvd5</a>:16;                    <span class="comment">// 31:16 Reserved</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span>};</div>
</div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span> </div>
<div class="foldopen" id="foldopen00742" data-start="{" data-end="};">
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno"><a class="line" href="unionNMAVSET__REG.html">  742</a></span><span class="keyword">union </span><a class="code hl_union" href="unionNMAVSET__REG.html">NMAVSET_REG</a> {</div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno"><a class="line" href="unionNMAVSET__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">  743</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code hl_variable" href="unionNMAVSET__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">all</a>;</div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno"><a class="line" href="unionNMAVSET__REG.html#a88e5e8a4ef991b9ea52b96cb66e0472e">  744</a></span>    <span class="keyword">struct  </span><a class="code hl_struct" href="structNMAVSET__BITS.html">NMAVSET_BITS</a>  <a class="code hl_variable" href="unionNMAVSET__REG.html#a88e5e8a4ef991b9ea52b96cb66e0472e">bit</a>;</div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span>};</div>
</div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span> </div>
<div class="foldopen" id="foldopen00747" data-start="{" data-end="};">
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno"><a class="line" href="structNMAVCLR__BITS.html">  747</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structNMAVCLR__BITS.html">NMAVCLR_BITS</a> {                   <span class="comment">// bits description</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno"><a class="line" href="structNMAVCLR__BITS.html#ae1a1c90cbc5e69099d3db1a3d3b6bcd8">  748</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structNMAVCLR__BITS.html#ae1a1c90cbc5e69099d3db1a3d3b6bcd8">CPUREAD</a>:1;                   <span class="comment">// 0 Non Master CPU Read Access Violation Flag Clear</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno"><a class="line" href="structNMAVCLR__BITS.html#aaef8a861e4e8a14bc6a14b80f84735c3">  749</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structNMAVCLR__BITS.html#aaef8a861e4e8a14bc6a14b80f84735c3">CPUWRITE</a>:1;                  <span class="comment">// 1 Non Master CPU Write Access Violation Flag Clear</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno"><a class="line" href="structNMAVCLR__BITS.html#a680c930fe0e94f915eecf9f27202cbd7">  750</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structNMAVCLR__BITS.html#a680c930fe0e94f915eecf9f27202cbd7">CPUFETCH</a>:1;                  <span class="comment">// 2 Non Master CPU Fetch Access Violation Flag Clear</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno"><a class="line" href="structNMAVCLR__BITS.html#a2dd99d6e9aab4f0aeac625a047e7b827">  751</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structNMAVCLR__BITS.html#a2dd99d6e9aab4f0aeac625a047e7b827">DMAWRITE</a>:1;                  <span class="comment">// 3 Non Master DMA Write Access Violation Flag Clear</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno"><a class="line" href="structNMAVCLR__BITS.html#a254160d85dbc1b4ffb2c80f9a50f18c2">  752</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structNMAVCLR__BITS.html#a254160d85dbc1b4ffb2c80f9a50f18c2">CLA1READ</a>:1;                  <span class="comment">// 4 Non Master CLA1 Read Access Violation Flag Clear</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno"><a class="line" href="structNMAVCLR__BITS.html#a2171044023f649c740ffea66364da7b7">  753</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structNMAVCLR__BITS.html#a2171044023f649c740ffea66364da7b7">CLA1WRITE</a>:1;                 <span class="comment">// 5 Non Master CLA1 Write Access Violation Flag Clear</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno"><a class="line" href="structNMAVCLR__BITS.html#a709adf104818a9e6a3e9c626c5636727">  754</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structNMAVCLR__BITS.html#a709adf104818a9e6a3e9c626c5636727">CLA1FETCH</a>:1;                 <span class="comment">// 6 Non Master CLA1 Fetch Access Violation Flag Clear</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno"><a class="line" href="structNMAVCLR__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">  755</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structNMAVCLR__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">rsvd1</a>:1;                     <span class="comment">// 7 Reserved</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno"><a class="line" href="structNMAVCLR__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">  756</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structNMAVCLR__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">rsvd2</a>:1;                     <span class="comment">// 8 Reserved</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno"><a class="line" href="structNMAVCLR__BITS.html#a1fc3a25cb015690eea35226667632edf">  757</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structNMAVCLR__BITS.html#a1fc3a25cb015690eea35226667632edf">rsvd3</a>:1;                     <span class="comment">// 9 Reserved</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno"><a class="line" href="structNMAVCLR__BITS.html#af0b3b8e4dc374185bf16cdeb704beedf">  758</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structNMAVCLR__BITS.html#af0b3b8e4dc374185bf16cdeb704beedf">rsvd4</a>:6;                     <span class="comment">// 15:10 Reserved</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno"><a class="line" href="structNMAVCLR__BITS.html#a1dff14bb0d172afb1f24abbe6dab8b61">  759</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structNMAVCLR__BITS.html#a1dff14bb0d172afb1f24abbe6dab8b61">rsvd5</a>:16;                    <span class="comment">// 31:16 Reserved</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span>};</div>
</div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span> </div>
<div class="foldopen" id="foldopen00762" data-start="{" data-end="};">
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno"><a class="line" href="unionNMAVCLR__REG.html">  762</a></span><span class="keyword">union </span><a class="code hl_union" href="unionNMAVCLR__REG.html">NMAVCLR_REG</a> {</div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno"><a class="line" href="unionNMAVCLR__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">  763</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code hl_variable" href="unionNMAVCLR__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">all</a>;</div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno"><a class="line" href="unionNMAVCLR__REG.html#a7b50215893d2a34731a40ba5a121c1c8">  764</a></span>    <span class="keyword">struct  </span><a class="code hl_struct" href="structNMAVCLR__BITS.html">NMAVCLR_BITS</a>  <a class="code hl_variable" href="unionNMAVCLR__REG.html#a7b50215893d2a34731a40ba5a121c1c8">bit</a>;</div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span>};</div>
</div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span> </div>
<div class="foldopen" id="foldopen00767" data-start="{" data-end="};">
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno"><a class="line" href="structNMAVINTEN__BITS.html">  767</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structNMAVINTEN__BITS.html">NMAVINTEN_BITS</a> {                 <span class="comment">// bits description</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno"><a class="line" href="structNMAVINTEN__BITS.html#ae1a1c90cbc5e69099d3db1a3d3b6bcd8">  768</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structNMAVINTEN__BITS.html#ae1a1c90cbc5e69099d3db1a3d3b6bcd8">CPUREAD</a>:1;                   <span class="comment">// 0 Non Master CPU Read Access Violation Interrupt Enable</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno"><a class="line" href="structNMAVINTEN__BITS.html#aaef8a861e4e8a14bc6a14b80f84735c3">  769</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structNMAVINTEN__BITS.html#aaef8a861e4e8a14bc6a14b80f84735c3">CPUWRITE</a>:1;                  <span class="comment">// 1 Non Master CPU Write Access Violation Interrupt Enable</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno"><a class="line" href="structNMAVINTEN__BITS.html#a680c930fe0e94f915eecf9f27202cbd7">  770</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structNMAVINTEN__BITS.html#a680c930fe0e94f915eecf9f27202cbd7">CPUFETCH</a>:1;                  <span class="comment">// 2 Non Master CPU Fetch Access Violation Interrupt Enable</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno"><a class="line" href="structNMAVINTEN__BITS.html#a2dd99d6e9aab4f0aeac625a047e7b827">  771</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structNMAVINTEN__BITS.html#a2dd99d6e9aab4f0aeac625a047e7b827">DMAWRITE</a>:1;                  <span class="comment">// 3 Non Master DMA Write Access Violation Interrupt Enable</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno"><a class="line" href="structNMAVINTEN__BITS.html#a254160d85dbc1b4ffb2c80f9a50f18c2">  772</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structNMAVINTEN__BITS.html#a254160d85dbc1b4ffb2c80f9a50f18c2">CLA1READ</a>:1;                  <span class="comment">// 4 Non Master CLA1 Read Access Violation Interrupt Enable</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno"><a class="line" href="structNMAVINTEN__BITS.html#a2171044023f649c740ffea66364da7b7">  773</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structNMAVINTEN__BITS.html#a2171044023f649c740ffea66364da7b7">CLA1WRITE</a>:1;                 <span class="comment">// 5 Non Master CLA1 Write Access Violation Interrupt Enable</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno"><a class="line" href="structNMAVINTEN__BITS.html#a709adf104818a9e6a3e9c626c5636727">  774</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structNMAVINTEN__BITS.html#a709adf104818a9e6a3e9c626c5636727">CLA1FETCH</a>:1;                 <span class="comment">// 6 Non Master CLA1 Fetch Access Violation Interrupt Enable</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno"><a class="line" href="structNMAVINTEN__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">  775</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structNMAVINTEN__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">rsvd1</a>:1;                     <span class="comment">// 7 Reserved</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno"><a class="line" href="structNMAVINTEN__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">  776</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structNMAVINTEN__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">rsvd2</a>:1;                     <span class="comment">// 8 Reserved</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno"><a class="line" href="structNMAVINTEN__BITS.html#a1fc3a25cb015690eea35226667632edf">  777</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structNMAVINTEN__BITS.html#a1fc3a25cb015690eea35226667632edf">rsvd3</a>:1;                     <span class="comment">// 9 Reserved</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno"><a class="line" href="structNMAVINTEN__BITS.html#af0b3b8e4dc374185bf16cdeb704beedf">  778</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structNMAVINTEN__BITS.html#af0b3b8e4dc374185bf16cdeb704beedf">rsvd4</a>:6;                     <span class="comment">// 15:10 Reserved</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno"><a class="line" href="structNMAVINTEN__BITS.html#a1dff14bb0d172afb1f24abbe6dab8b61">  779</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structNMAVINTEN__BITS.html#a1dff14bb0d172afb1f24abbe6dab8b61">rsvd5</a>:16;                    <span class="comment">// 31:16 Reserved</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span>};</div>
</div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span> </div>
<div class="foldopen" id="foldopen00782" data-start="{" data-end="};">
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno"><a class="line" href="unionNMAVINTEN__REG.html">  782</a></span><span class="keyword">union </span><a class="code hl_union" href="unionNMAVINTEN__REG.html">NMAVINTEN_REG</a> {</div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno"><a class="line" href="unionNMAVINTEN__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">  783</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code hl_variable" href="unionNMAVINTEN__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">all</a>;</div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno"><a class="line" href="unionNMAVINTEN__REG.html#af70c10a64c1c1b934d1670cc8b81b067">  784</a></span>    <span class="keyword">struct  </span><a class="code hl_struct" href="structNMAVINTEN__BITS.html">NMAVINTEN_BITS</a>  <a class="code hl_variable" href="unionNMAVINTEN__REG.html#af70c10a64c1c1b934d1670cc8b81b067">bit</a>;</div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span>};</div>
</div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span> </div>
<div class="foldopen" id="foldopen00787" data-start="{" data-end="};">
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno"><a class="line" href="structMAVFLG__BITS.html">  787</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structMAVFLG__BITS.html">MAVFLG_BITS</a> {                    <span class="comment">// bits description</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno"><a class="line" href="structMAVFLG__BITS.html#a680c930fe0e94f915eecf9f27202cbd7">  788</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structMAVFLG__BITS.html#a680c930fe0e94f915eecf9f27202cbd7">CPUFETCH</a>:1;                  <span class="comment">// 0 Master CPU Fetch Access Violation Flag</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno"><a class="line" href="structMAVFLG__BITS.html#aaef8a861e4e8a14bc6a14b80f84735c3">  789</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structMAVFLG__BITS.html#aaef8a861e4e8a14bc6a14b80f84735c3">CPUWRITE</a>:1;                  <span class="comment">// 1 Master CPU Write Access Violation Flag</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno"><a class="line" href="structMAVFLG__BITS.html#a2dd99d6e9aab4f0aeac625a047e7b827">  790</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structMAVFLG__BITS.html#a2dd99d6e9aab4f0aeac625a047e7b827">DMAWRITE</a>:1;                  <span class="comment">// 2 Master DMA Write Access Violation Flag</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno"><a class="line" href="structMAVFLG__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">  791</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structMAVFLG__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">rsvd1</a>:13;                    <span class="comment">// 15:3 Reserved</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno"><a class="line" href="structMAVFLG__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">  792</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structMAVFLG__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">rsvd2</a>:16;                    <span class="comment">// 31:16 Reserved</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span>};</div>
</div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span> </div>
<div class="foldopen" id="foldopen00795" data-start="{" data-end="};">
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno"><a class="line" href="unionMAVFLG__REG.html">  795</a></span><span class="keyword">union </span><a class="code hl_union" href="unionMAVFLG__REG.html">MAVFLG_REG</a> {</div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno"><a class="line" href="unionMAVFLG__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">  796</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code hl_variable" href="unionMAVFLG__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">all</a>;</div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno"><a class="line" href="unionMAVFLG__REG.html#adef4708480a8fe00be6e921f05bfe209">  797</a></span>    <span class="keyword">struct  </span><a class="code hl_struct" href="structMAVFLG__BITS.html">MAVFLG_BITS</a>  <a class="code hl_variable" href="unionMAVFLG__REG.html#adef4708480a8fe00be6e921f05bfe209">bit</a>;</div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span>};</div>
</div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span> </div>
<div class="foldopen" id="foldopen00800" data-start="{" data-end="};">
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno"><a class="line" href="structMAVSET__BITS.html">  800</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structMAVSET__BITS.html">MAVSET_BITS</a> {                    <span class="comment">// bits description</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno"><a class="line" href="structMAVSET__BITS.html#a680c930fe0e94f915eecf9f27202cbd7">  801</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structMAVSET__BITS.html#a680c930fe0e94f915eecf9f27202cbd7">CPUFETCH</a>:1;                  <span class="comment">// 0 Master CPU Fetch Access Violation Flag Set</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno"><a class="line" href="structMAVSET__BITS.html#aaef8a861e4e8a14bc6a14b80f84735c3">  802</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structMAVSET__BITS.html#aaef8a861e4e8a14bc6a14b80f84735c3">CPUWRITE</a>:1;                  <span class="comment">// 1 Master CPU Write Access Violation Flag Set</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno"><a class="line" href="structMAVSET__BITS.html#a2dd99d6e9aab4f0aeac625a047e7b827">  803</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structMAVSET__BITS.html#a2dd99d6e9aab4f0aeac625a047e7b827">DMAWRITE</a>:1;                  <span class="comment">// 2 Master DMA Write Access Violation Flag Set</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno"><a class="line" href="structMAVSET__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">  804</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structMAVSET__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">rsvd1</a>:13;                    <span class="comment">// 15:3 Reserved</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno"><a class="line" href="structMAVSET__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">  805</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structMAVSET__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">rsvd2</a>:16;                    <span class="comment">// 31:16 Reserved</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span>};</div>
</div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span> </div>
<div class="foldopen" id="foldopen00808" data-start="{" data-end="};">
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno"><a class="line" href="unionMAVSET__REG.html">  808</a></span><span class="keyword">union </span><a class="code hl_union" href="unionMAVSET__REG.html">MAVSET_REG</a> {</div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno"><a class="line" href="unionMAVSET__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">  809</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code hl_variable" href="unionMAVSET__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">all</a>;</div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno"><a class="line" href="unionMAVSET__REG.html#a367c5a881cf84ca5cae2ffb1d08ec8f2">  810</a></span>    <span class="keyword">struct  </span><a class="code hl_struct" href="structMAVSET__BITS.html">MAVSET_BITS</a>  <a class="code hl_variable" href="unionMAVSET__REG.html#a367c5a881cf84ca5cae2ffb1d08ec8f2">bit</a>;</div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span>};</div>
</div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span> </div>
<div class="foldopen" id="foldopen00813" data-start="{" data-end="};">
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno"><a class="line" href="structMAVCLR__BITS.html">  813</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structMAVCLR__BITS.html">MAVCLR_BITS</a> {                    <span class="comment">// bits description</span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno"><a class="line" href="structMAVCLR__BITS.html#a680c930fe0e94f915eecf9f27202cbd7">  814</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structMAVCLR__BITS.html#a680c930fe0e94f915eecf9f27202cbd7">CPUFETCH</a>:1;                  <span class="comment">// 0 Master CPU Fetch Access Violation Flag Clear</span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno"><a class="line" href="structMAVCLR__BITS.html#aaef8a861e4e8a14bc6a14b80f84735c3">  815</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structMAVCLR__BITS.html#aaef8a861e4e8a14bc6a14b80f84735c3">CPUWRITE</a>:1;                  <span class="comment">// 1 Master CPU Write Access Violation Flag Clear</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno"><a class="line" href="structMAVCLR__BITS.html#a2dd99d6e9aab4f0aeac625a047e7b827">  816</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structMAVCLR__BITS.html#a2dd99d6e9aab4f0aeac625a047e7b827">DMAWRITE</a>:1;                  <span class="comment">// 2 Master DMA Write Access Violation Flag Clear</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno"><a class="line" href="structMAVCLR__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">  817</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structMAVCLR__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">rsvd1</a>:13;                    <span class="comment">// 15:3 Reserved</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno"><a class="line" href="structMAVCLR__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">  818</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structMAVCLR__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">rsvd2</a>:16;                    <span class="comment">// 31:16 Reserved</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span>};</div>
</div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span> </div>
<div class="foldopen" id="foldopen00821" data-start="{" data-end="};">
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno"><a class="line" href="unionMAVCLR__REG.html">  821</a></span><span class="keyword">union </span><a class="code hl_union" href="unionMAVCLR__REG.html">MAVCLR_REG</a> {</div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno"><a class="line" href="unionMAVCLR__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">  822</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code hl_variable" href="unionMAVCLR__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">all</a>;</div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno"><a class="line" href="unionMAVCLR__REG.html#ace7ee37dfefca28c88ce67c413a89353">  823</a></span>    <span class="keyword">struct  </span><a class="code hl_struct" href="structMAVCLR__BITS.html">MAVCLR_BITS</a>  <a class="code hl_variable" href="unionMAVCLR__REG.html#ace7ee37dfefca28c88ce67c413a89353">bit</a>;</div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span>};</div>
</div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span> </div>
<div class="foldopen" id="foldopen00826" data-start="{" data-end="};">
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno"><a class="line" href="structMAVINTEN__BITS.html">  826</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structMAVINTEN__BITS.html">MAVINTEN_BITS</a> {                  <span class="comment">// bits description</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno"><a class="line" href="structMAVINTEN__BITS.html#a680c930fe0e94f915eecf9f27202cbd7">  827</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structMAVINTEN__BITS.html#a680c930fe0e94f915eecf9f27202cbd7">CPUFETCH</a>:1;                  <span class="comment">// 0 Master CPU Fetch Access Violation Interrupt Enable</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno"><a class="line" href="structMAVINTEN__BITS.html#aaef8a861e4e8a14bc6a14b80f84735c3">  828</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structMAVINTEN__BITS.html#aaef8a861e4e8a14bc6a14b80f84735c3">CPUWRITE</a>:1;                  <span class="comment">// 1 Master CPU Write Access Violation Interrupt Enable</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno"><a class="line" href="structMAVINTEN__BITS.html#a2dd99d6e9aab4f0aeac625a047e7b827">  829</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structMAVINTEN__BITS.html#a2dd99d6e9aab4f0aeac625a047e7b827">DMAWRITE</a>:1;                  <span class="comment">// 2 Master DMA Write Access Violation Interrupt Enable</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno"><a class="line" href="structMAVINTEN__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">  830</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structMAVINTEN__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">rsvd1</a>:13;                    <span class="comment">// 15:3 Reserved</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno"><a class="line" href="structMAVINTEN__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">  831</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structMAVINTEN__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">rsvd2</a>:16;                    <span class="comment">// 31:16 Reserved</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span>};</div>
</div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span> </div>
<div class="foldopen" id="foldopen00834" data-start="{" data-end="};">
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno"><a class="line" href="unionMAVINTEN__REG.html">  834</a></span><span class="keyword">union </span><a class="code hl_union" href="unionMAVINTEN__REG.html">MAVINTEN_REG</a> {</div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno"><a class="line" href="unionMAVINTEN__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">  835</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code hl_variable" href="unionMAVINTEN__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">all</a>;</div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno"><a class="line" href="unionMAVINTEN__REG.html#a0444c6e39300d7fa4d3c9967bfe455c2">  836</a></span>    <span class="keyword">struct  </span><a class="code hl_struct" href="structMAVINTEN__BITS.html">MAVINTEN_BITS</a>  <a class="code hl_variable" href="unionMAVINTEN__REG.html#a0444c6e39300d7fa4d3c9967bfe455c2">bit</a>;</div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span>};</div>
</div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span> </div>
<div class="foldopen" id="foldopen00839" data-start="{" data-end="};">
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno"><a class="line" href="structACCESS__PROTECTION__REGS.html">  839</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structACCESS__PROTECTION__REGS.html">ACCESS_PROTECTION_REGS</a> {</div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno"><a class="line" href="structACCESS__PROTECTION__REGS.html#ad4ce6f0f3934e7b00eaa9fe986c0232d">  840</a></span>    <span class="keyword">union   </span><a class="code hl_union" href="unionNMAVFLG__REG.html">NMAVFLG_REG</a>                      <a class="code hl_variable" href="structACCESS__PROTECTION__REGS.html#ad4ce6f0f3934e7b00eaa9fe986c0232d">NMAVFLG</a>;                      <span class="comment">// Non-Master Access Violation Flag Register</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno"><a class="line" href="structACCESS__PROTECTION__REGS.html#aa330d189bfe7dda1fa76c6e2c889a23b">  841</a></span>    <span class="keyword">union   </span><a class="code hl_union" href="unionNMAVSET__REG.html">NMAVSET_REG</a>                      <a class="code hl_variable" href="structACCESS__PROTECTION__REGS.html#aa330d189bfe7dda1fa76c6e2c889a23b">NMAVSET</a>;                      <span class="comment">// Non-Master Access Violation Flag Set Register</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno"><a class="line" href="structACCESS__PROTECTION__REGS.html#acbfda72ade156134212a2a18c467c6dc">  842</a></span>    <span class="keyword">union   </span><a class="code hl_union" href="unionNMAVCLR__REG.html">NMAVCLR_REG</a>                      <a class="code hl_variable" href="structACCESS__PROTECTION__REGS.html#acbfda72ade156134212a2a18c467c6dc">NMAVCLR</a>;                      <span class="comment">// Non-Master Access Violation Flag Clear Register</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno"><a class="line" href="structACCESS__PROTECTION__REGS.html#acd8caa8428d94e50fce6655e7eeb1a8b">  843</a></span>    <span class="keyword">union   </span><a class="code hl_union" href="unionNMAVINTEN__REG.html">NMAVINTEN_REG</a>                    <a class="code hl_variable" href="structACCESS__PROTECTION__REGS.html#acd8caa8428d94e50fce6655e7eeb1a8b">NMAVINTEN</a>;                    <span class="comment">// Non-Master Access Violation Interrupt Enable Register</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno"><a class="line" href="structACCESS__PROTECTION__REGS.html#a5a86dc3d42125344b53b1110a508f1d0">  844</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>                                   <a class="code hl_variable" href="structACCESS__PROTECTION__REGS.html#a5a86dc3d42125344b53b1110a508f1d0">NMCPURDAVADDR</a>;                <span class="comment">// Non-Master CPU Read Access Violation Address</span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno"><a class="line" href="structACCESS__PROTECTION__REGS.html#a87f24892a53d3827e471d0d06f3e74b7">  845</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>                                   <a class="code hl_variable" href="structACCESS__PROTECTION__REGS.html#a87f24892a53d3827e471d0d06f3e74b7">NMCPUWRAVADDR</a>;                <span class="comment">// Non-Master CPU Write Access Violation Address</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno"><a class="line" href="structACCESS__PROTECTION__REGS.html#a0de8a8eb2ff016d759fdd0c1c4fb9023">  846</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>                                   <a class="code hl_variable" href="structACCESS__PROTECTION__REGS.html#a0de8a8eb2ff016d759fdd0c1c4fb9023">NMCPUFAVADDR</a>;                 <span class="comment">// Non-Master CPU Fetch Access Violation Address</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno"><a class="line" href="structACCESS__PROTECTION__REGS.html#a0fbcc9beb77c9f703680536b34c16d6e">  847</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>                                   <a class="code hl_variable" href="structACCESS__PROTECTION__REGS.html#a0fbcc9beb77c9f703680536b34c16d6e">NMDMAWRAVADDR</a>;                <span class="comment">// Non-Master DMA Write Access Violation Address</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno"><a class="line" href="structACCESS__PROTECTION__REGS.html#a0a0fe0fdd02709e74411db17119221e0">  848</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>                                   <a class="code hl_variable" href="structACCESS__PROTECTION__REGS.html#a0a0fe0fdd02709e74411db17119221e0">NMCLA1RDAVADDR</a>;               <span class="comment">// Non-Master CLA1 Read Access Violation Address</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno"><a class="line" href="structACCESS__PROTECTION__REGS.html#abf8c1d6573fc60823bd3ce768db11221">  849</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>                                   <a class="code hl_variable" href="structACCESS__PROTECTION__REGS.html#abf8c1d6573fc60823bd3ce768db11221">NMCLA1WRAVADDR</a>;               <span class="comment">// Non-Master CLA1 Write Access Violation Address</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno"><a class="line" href="structACCESS__PROTECTION__REGS.html#a4bd4513ebb5bac6136d2d5d744901582">  850</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>                                   <a class="code hl_variable" href="structACCESS__PROTECTION__REGS.html#a4bd4513ebb5bac6136d2d5d744901582">NMCLA1FAVADDR</a>;                <span class="comment">// Non-Master CLA1 Fetch Access Violation Address</span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno"><a class="line" href="structACCESS__PROTECTION__REGS.html#a4beb4f9b4350cd2775092d30007f760c">  851</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                                   <a class="code hl_variable" href="structACCESS__PROTECTION__REGS.html#a4beb4f9b4350cd2775092d30007f760c">rsvd1</a>[10];                    <span class="comment">// Reserved</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno"><a class="line" href="structACCESS__PROTECTION__REGS.html#a606c1d04f3fc42d928dad353e8b50c11">  852</a></span>    <span class="keyword">union   </span><a class="code hl_union" href="unionMAVFLG__REG.html">MAVFLG_REG</a>                       <a class="code hl_variable" href="structACCESS__PROTECTION__REGS.html#a606c1d04f3fc42d928dad353e8b50c11">MAVFLG</a>;                       <span class="comment">// Master Access Violation Flag Register</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno"><a class="line" href="structACCESS__PROTECTION__REGS.html#a068d56cd6bb92c3ccb0ea732fdb60281">  853</a></span>    <span class="keyword">union   </span><a class="code hl_union" href="unionMAVSET__REG.html">MAVSET_REG</a>                       <a class="code hl_variable" href="structACCESS__PROTECTION__REGS.html#a068d56cd6bb92c3ccb0ea732fdb60281">MAVSET</a>;                       <span class="comment">// Master Access Violation Flag Set Register</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno"><a class="line" href="structACCESS__PROTECTION__REGS.html#a93af41d0c5877af7ecec58474e5578a0">  854</a></span>    <span class="keyword">union   </span><a class="code hl_union" href="unionMAVCLR__REG.html">MAVCLR_REG</a>                       <a class="code hl_variable" href="structACCESS__PROTECTION__REGS.html#a93af41d0c5877af7ecec58474e5578a0">MAVCLR</a>;                       <span class="comment">// Master Access Violation Flag Clear Register</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno"><a class="line" href="structACCESS__PROTECTION__REGS.html#ac07862c985f1ffc4275daeffcd6a4366">  855</a></span>    <span class="keyword">union   </span><a class="code hl_union" href="unionMAVINTEN__REG.html">MAVINTEN_REG</a>                     <a class="code hl_variable" href="structACCESS__PROTECTION__REGS.html#ac07862c985f1ffc4275daeffcd6a4366">MAVINTEN</a>;                     <span class="comment">// Master Access Violation Interrupt Enable Register</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno"><a class="line" href="structACCESS__PROTECTION__REGS.html#a5f228a90766522af6b24b44b9649815f">  856</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>                                   <a class="code hl_variable" href="structACCESS__PROTECTION__REGS.html#a5f228a90766522af6b24b44b9649815f">MCPUFAVADDR</a>;                  <span class="comment">// Master CPU Fetch Access Violation Address</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno"><a class="line" href="structACCESS__PROTECTION__REGS.html#a685bd13e035718859cfbfdca7f080b4a">  857</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>                                   <a class="code hl_variable" href="structACCESS__PROTECTION__REGS.html#a685bd13e035718859cfbfdca7f080b4a">MCPUWRAVADDR</a>;                 <span class="comment">// Master CPU Write Access Violation Address</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno"><a class="line" href="structACCESS__PROTECTION__REGS.html#ac07ed20e7a7aae62d39b981106caad0e">  858</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>                                   <a class="code hl_variable" href="structACCESS__PROTECTION__REGS.html#ac07ed20e7a7aae62d39b981106caad0e">MDMAWRAVADDR</a>;                 <span class="comment">// Master  DMA Write Access Violation Address</span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span>};</div>
</div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span> </div>
<div class="foldopen" id="foldopen00861" data-start="{" data-end="};">
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno"><a class="line" href="structUCERRFLG__BITS.html">  861</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structUCERRFLG__BITS.html">UCERRFLG_BITS</a> {                  <span class="comment">// bits description</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno"><a class="line" href="structUCERRFLG__BITS.html#ad9ccd1048e0fbee39f327e3976b3b672">  862</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structUCERRFLG__BITS.html#ad9ccd1048e0fbee39f327e3976b3b672">CPURDERR</a>:1;                  <span class="comment">// 0 CPU Uncorrectable Read Error Flag</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno"><a class="line" href="structUCERRFLG__BITS.html#a3b9e78042fa54f3e4dcc2064326b748c">  863</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structUCERRFLG__BITS.html#a3b9e78042fa54f3e4dcc2064326b748c">DMARDERR</a>:1;                  <span class="comment">// 1 DMA Uncorrectable Read Error Flag</span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno"><a class="line" href="structUCERRFLG__BITS.html#a2ff9cb7270c0cdaee47765e57cdc23cf">  864</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structUCERRFLG__BITS.html#a2ff9cb7270c0cdaee47765e57cdc23cf">CLA1RDERR</a>:1;                 <span class="comment">// 2 CLA1 Uncorrectable Read Error Flag</span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno"><a class="line" href="structUCERRFLG__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">  865</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structUCERRFLG__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">rsvd1</a>:1;                     <span class="comment">// 3 Reserved</span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno"><a class="line" href="structUCERRFLG__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">  866</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structUCERRFLG__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">rsvd2</a>:12;                    <span class="comment">// 15:4 Reserved</span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno"><a class="line" href="structUCERRFLG__BITS.html#a1fc3a25cb015690eea35226667632edf">  867</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structUCERRFLG__BITS.html#a1fc3a25cb015690eea35226667632edf">rsvd3</a>:16;                    <span class="comment">// 31:16 Reserved</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span>};</div>
</div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span> </div>
<div class="foldopen" id="foldopen00870" data-start="{" data-end="};">
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno"><a class="line" href="unionUCERRFLG__REG.html">  870</a></span><span class="keyword">union </span><a class="code hl_union" href="unionUCERRFLG__REG.html">UCERRFLG_REG</a> {</div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno"><a class="line" href="unionUCERRFLG__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">  871</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code hl_variable" href="unionUCERRFLG__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">all</a>;</div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno"><a class="line" href="unionUCERRFLG__REG.html#ab5727355eb6c6fc874be0c1b5a1bbb14">  872</a></span>    <span class="keyword">struct  </span><a class="code hl_struct" href="structUCERRFLG__BITS.html">UCERRFLG_BITS</a>  <a class="code hl_variable" href="unionUCERRFLG__REG.html#ab5727355eb6c6fc874be0c1b5a1bbb14">bit</a>;</div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span>};</div>
</div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span> </div>
<div class="foldopen" id="foldopen00875" data-start="{" data-end="};">
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno"><a class="line" href="structUCERRSET__BITS.html">  875</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structUCERRSET__BITS.html">UCERRSET_BITS</a> {                  <span class="comment">// bits description</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno"><a class="line" href="structUCERRSET__BITS.html#ad9ccd1048e0fbee39f327e3976b3b672">  876</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structUCERRSET__BITS.html#ad9ccd1048e0fbee39f327e3976b3b672">CPURDERR</a>:1;                  <span class="comment">// 0 CPU Uncorrectable Read Error Flag Set</span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno"><a class="line" href="structUCERRSET__BITS.html#a3b9e78042fa54f3e4dcc2064326b748c">  877</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structUCERRSET__BITS.html#a3b9e78042fa54f3e4dcc2064326b748c">DMARDERR</a>:1;                  <span class="comment">// 1 DMA Uncorrectable Read Error Flag Set</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno"><a class="line" href="structUCERRSET__BITS.html#a2ff9cb7270c0cdaee47765e57cdc23cf">  878</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structUCERRSET__BITS.html#a2ff9cb7270c0cdaee47765e57cdc23cf">CLA1RDERR</a>:1;                 <span class="comment">// 2 CLA1 Uncorrectable Read Error Flag Set</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno"><a class="line" href="structUCERRSET__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">  879</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structUCERRSET__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">rsvd1</a>:1;                     <span class="comment">// 3 Reserved</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno"><a class="line" href="structUCERRSET__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">  880</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structUCERRSET__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">rsvd2</a>:12;                    <span class="comment">// 15:4 Reserved</span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno"><a class="line" href="structUCERRSET__BITS.html#a1fc3a25cb015690eea35226667632edf">  881</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structUCERRSET__BITS.html#a1fc3a25cb015690eea35226667632edf">rsvd3</a>:16;                    <span class="comment">// 31:16 Reserved</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span>};</div>
</div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span> </div>
<div class="foldopen" id="foldopen00884" data-start="{" data-end="};">
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno"><a class="line" href="unionUCERRSET__REG.html">  884</a></span><span class="keyword">union </span><a class="code hl_union" href="unionUCERRSET__REG.html">UCERRSET_REG</a> {</div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno"><a class="line" href="unionUCERRSET__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">  885</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code hl_variable" href="unionUCERRSET__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">all</a>;</div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno"><a class="line" href="unionUCERRSET__REG.html#a57cd346d34d53e1c47ee0bd687abccba">  886</a></span>    <span class="keyword">struct  </span><a class="code hl_struct" href="structUCERRSET__BITS.html">UCERRSET_BITS</a>  <a class="code hl_variable" href="unionUCERRSET__REG.html#a57cd346d34d53e1c47ee0bd687abccba">bit</a>;</div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span>};</div>
</div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span> </div>
<div class="foldopen" id="foldopen00889" data-start="{" data-end="};">
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno"><a class="line" href="structUCERRCLR__BITS.html">  889</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structUCERRCLR__BITS.html">UCERRCLR_BITS</a> {                  <span class="comment">// bits description</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno"><a class="line" href="structUCERRCLR__BITS.html#ad9ccd1048e0fbee39f327e3976b3b672">  890</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structUCERRCLR__BITS.html#ad9ccd1048e0fbee39f327e3976b3b672">CPURDERR</a>:1;                  <span class="comment">// 0 CPU Uncorrectable Read Error Flag Clear</span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno"><a class="line" href="structUCERRCLR__BITS.html#a3b9e78042fa54f3e4dcc2064326b748c">  891</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structUCERRCLR__BITS.html#a3b9e78042fa54f3e4dcc2064326b748c">DMARDERR</a>:1;                  <span class="comment">// 1 DMA Uncorrectable Read Error Flag Clear</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno"><a class="line" href="structUCERRCLR__BITS.html#a2ff9cb7270c0cdaee47765e57cdc23cf">  892</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structUCERRCLR__BITS.html#a2ff9cb7270c0cdaee47765e57cdc23cf">CLA1RDERR</a>:1;                 <span class="comment">// 2 CLA1 Uncorrectable Read Error Flag Clear</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno"><a class="line" href="structUCERRCLR__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">  893</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structUCERRCLR__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">rsvd1</a>:1;                     <span class="comment">// 3 Reserved</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno"><a class="line" href="structUCERRCLR__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">  894</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structUCERRCLR__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">rsvd2</a>:12;                    <span class="comment">// 15:4 Reserved</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno"><a class="line" href="structUCERRCLR__BITS.html#a1fc3a25cb015690eea35226667632edf">  895</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structUCERRCLR__BITS.html#a1fc3a25cb015690eea35226667632edf">rsvd3</a>:16;                    <span class="comment">// 31:16 Reserved</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span>};</div>
</div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span> </div>
<div class="foldopen" id="foldopen00898" data-start="{" data-end="};">
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno"><a class="line" href="unionUCERRCLR__REG.html">  898</a></span><span class="keyword">union </span><a class="code hl_union" href="unionUCERRCLR__REG.html">UCERRCLR_REG</a> {</div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno"><a class="line" href="unionUCERRCLR__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">  899</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code hl_variable" href="unionUCERRCLR__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">all</a>;</div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno"><a class="line" href="unionUCERRCLR__REG.html#aa57a7c447e17b23470e308527a11b767">  900</a></span>    <span class="keyword">struct  </span><a class="code hl_struct" href="structUCERRCLR__BITS.html">UCERRCLR_BITS</a>  <a class="code hl_variable" href="unionUCERRCLR__REG.html#aa57a7c447e17b23470e308527a11b767">bit</a>;</div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span>};</div>
</div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span> </div>
<div class="foldopen" id="foldopen00903" data-start="{" data-end="};">
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno"><a class="line" href="structCERRFLG__BITS.html">  903</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structCERRFLG__BITS.html">CERRFLG_BITS</a> {                   <span class="comment">// bits description</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno"><a class="line" href="structCERRFLG__BITS.html#ad9ccd1048e0fbee39f327e3976b3b672">  904</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structCERRFLG__BITS.html#ad9ccd1048e0fbee39f327e3976b3b672">CPURDERR</a>:1;                  <span class="comment">// 0 CPU Correctable Read Error Flag</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno"><a class="line" href="structCERRFLG__BITS.html#a3b9e78042fa54f3e4dcc2064326b748c">  905</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structCERRFLG__BITS.html#a3b9e78042fa54f3e4dcc2064326b748c">DMARDERR</a>:1;                  <span class="comment">// 1 DMA Correctable Read Error Flag</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno"><a class="line" href="structCERRFLG__BITS.html#a2ff9cb7270c0cdaee47765e57cdc23cf">  906</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structCERRFLG__BITS.html#a2ff9cb7270c0cdaee47765e57cdc23cf">CLA1RDERR</a>:1;                 <span class="comment">// 2 CLA1 Correctable Read Error Flag</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno"><a class="line" href="structCERRFLG__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">  907</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structCERRFLG__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">rsvd1</a>:1;                     <span class="comment">// 3 Reserved</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno"><a class="line" href="structCERRFLG__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">  908</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structCERRFLG__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">rsvd2</a>:12;                    <span class="comment">// 15:4 Reserved</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno"><a class="line" href="structCERRFLG__BITS.html#a1fc3a25cb015690eea35226667632edf">  909</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structCERRFLG__BITS.html#a1fc3a25cb015690eea35226667632edf">rsvd3</a>:16;                    <span class="comment">// 31:16 Reserved</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span>};</div>
</div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span> </div>
<div class="foldopen" id="foldopen00912" data-start="{" data-end="};">
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno"><a class="line" href="unionCERRFLG__REG.html">  912</a></span><span class="keyword">union </span><a class="code hl_union" href="unionCERRFLG__REG.html">CERRFLG_REG</a> {</div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno"><a class="line" href="unionCERRFLG__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">  913</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code hl_variable" href="unionCERRFLG__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">all</a>;</div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno"><a class="line" href="unionCERRFLG__REG.html#a6373afb1d564c9e60eca3f0272a4b9f7">  914</a></span>    <span class="keyword">struct  </span><a class="code hl_struct" href="structCERRFLG__BITS.html">CERRFLG_BITS</a>  <a class="code hl_variable" href="unionCERRFLG__REG.html#a6373afb1d564c9e60eca3f0272a4b9f7">bit</a>;</div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span>};</div>
</div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span> </div>
<div class="foldopen" id="foldopen00917" data-start="{" data-end="};">
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno"><a class="line" href="structCERRSET__BITS.html">  917</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structCERRSET__BITS.html">CERRSET_BITS</a> {                   <span class="comment">// bits description</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno"><a class="line" href="structCERRSET__BITS.html#ad9ccd1048e0fbee39f327e3976b3b672">  918</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structCERRSET__BITS.html#ad9ccd1048e0fbee39f327e3976b3b672">CPURDERR</a>:1;                  <span class="comment">// 0 CPU Correctable Read Error Flag Set</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno"><a class="line" href="structCERRSET__BITS.html#a3b9e78042fa54f3e4dcc2064326b748c">  919</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structCERRSET__BITS.html#a3b9e78042fa54f3e4dcc2064326b748c">DMARDERR</a>:1;                  <span class="comment">// 1 DMA Correctable Read Error Flag Set</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno"><a class="line" href="structCERRSET__BITS.html#a2ff9cb7270c0cdaee47765e57cdc23cf">  920</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structCERRSET__BITS.html#a2ff9cb7270c0cdaee47765e57cdc23cf">CLA1RDERR</a>:1;                 <span class="comment">// 2 CLA1 Correctable Read Error Flag Set</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno"><a class="line" href="structCERRSET__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">  921</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structCERRSET__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">rsvd1</a>:1;                     <span class="comment">// 3 Reserved</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno"><a class="line" href="structCERRSET__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">  922</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structCERRSET__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">rsvd2</a>:12;                    <span class="comment">// 15:4 Reserved</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno"><a class="line" href="structCERRSET__BITS.html#a1fc3a25cb015690eea35226667632edf">  923</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structCERRSET__BITS.html#a1fc3a25cb015690eea35226667632edf">rsvd3</a>:16;                    <span class="comment">// 31:16 Reserved</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span>};</div>
</div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span> </div>
<div class="foldopen" id="foldopen00926" data-start="{" data-end="};">
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno"><a class="line" href="unionCERRSET__REG.html">  926</a></span><span class="keyword">union </span><a class="code hl_union" href="unionCERRSET__REG.html">CERRSET_REG</a> {</div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno"><a class="line" href="unionCERRSET__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">  927</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code hl_variable" href="unionCERRSET__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">all</a>;</div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno"><a class="line" href="unionCERRSET__REG.html#abba950e1f382f5500137548fb319558b">  928</a></span>    <span class="keyword">struct  </span><a class="code hl_struct" href="structCERRSET__BITS.html">CERRSET_BITS</a>  <a class="code hl_variable" href="unionCERRSET__REG.html#abba950e1f382f5500137548fb319558b">bit</a>;</div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span>};</div>
</div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span> </div>
<div class="foldopen" id="foldopen00931" data-start="{" data-end="};">
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno"><a class="line" href="structCERRCLR__BITS.html">  931</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structCERRCLR__BITS.html">CERRCLR_BITS</a> {                   <span class="comment">// bits description</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno"><a class="line" href="structCERRCLR__BITS.html#ad9ccd1048e0fbee39f327e3976b3b672">  932</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structCERRCLR__BITS.html#ad9ccd1048e0fbee39f327e3976b3b672">CPURDERR</a>:1;                  <span class="comment">// 0 CPU Correctable Read Error Flag Clear</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno"><a class="line" href="structCERRCLR__BITS.html#a3b9e78042fa54f3e4dcc2064326b748c">  933</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structCERRCLR__BITS.html#a3b9e78042fa54f3e4dcc2064326b748c">DMARDERR</a>:1;                  <span class="comment">// 1 DMA Correctable Read Error Flag Clear</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno"><a class="line" href="structCERRCLR__BITS.html#a2ff9cb7270c0cdaee47765e57cdc23cf">  934</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structCERRCLR__BITS.html#a2ff9cb7270c0cdaee47765e57cdc23cf">CLA1RDERR</a>:1;                 <span class="comment">// 2 CLA1 Correctable Read Error Flag Clear</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno"><a class="line" href="structCERRCLR__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">  935</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structCERRCLR__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">rsvd1</a>:1;                     <span class="comment">// 3 Reserved</span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno"><a class="line" href="structCERRCLR__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">  936</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structCERRCLR__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">rsvd2</a>:12;                    <span class="comment">// 15:4 Reserved</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno"><a class="line" href="structCERRCLR__BITS.html#a1fc3a25cb015690eea35226667632edf">  937</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structCERRCLR__BITS.html#a1fc3a25cb015690eea35226667632edf">rsvd3</a>:16;                    <span class="comment">// 31:16 Reserved</span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span>};</div>
</div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span> </div>
<div class="foldopen" id="foldopen00940" data-start="{" data-end="};">
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno"><a class="line" href="unionCERRCLR__REG.html">  940</a></span><span class="keyword">union </span><a class="code hl_union" href="unionCERRCLR__REG.html">CERRCLR_REG</a> {</div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno"><a class="line" href="unionCERRCLR__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">  941</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code hl_variable" href="unionCERRCLR__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">all</a>;</div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno"><a class="line" href="unionCERRCLR__REG.html#acd7a19a1bea499006e65cab94097979f">  942</a></span>    <span class="keyword">struct  </span><a class="code hl_struct" href="structCERRCLR__BITS.html">CERRCLR_BITS</a>  <a class="code hl_variable" href="unionCERRCLR__REG.html#acd7a19a1bea499006e65cab94097979f">bit</a>;</div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span>};</div>
</div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span> </div>
<div class="foldopen" id="foldopen00945" data-start="{" data-end="};">
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno"><a class="line" href="structCEINTFLG__BITS.html">  945</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structCEINTFLG__BITS.html">CEINTFLG_BITS</a> {                  <span class="comment">// bits description</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno"><a class="line" href="structCEINTFLG__BITS.html#a2e1a5263393e810da49abad32e049567">  946</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structCEINTFLG__BITS.html#a2e1a5263393e810da49abad32e049567">CEINTFLAG</a>:1;                 <span class="comment">// 0 Total corrected error count exceeded threshold flag.</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno"><a class="line" href="structCEINTFLG__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">  947</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structCEINTFLG__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">rsvd1</a>:15;                    <span class="comment">// 15:1 Reserved</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno"><a class="line" href="structCEINTFLG__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">  948</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structCEINTFLG__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">rsvd2</a>:16;                    <span class="comment">// 31:16 Reserved</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span>};</div>
</div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span> </div>
<div class="foldopen" id="foldopen00951" data-start="{" data-end="};">
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno"><a class="line" href="unionCEINTFLG__REG.html">  951</a></span><span class="keyword">union </span><a class="code hl_union" href="unionCEINTFLG__REG.html">CEINTFLG_REG</a> {</div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno"><a class="line" href="unionCEINTFLG__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">  952</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code hl_variable" href="unionCEINTFLG__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">all</a>;</div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno"><a class="line" href="unionCEINTFLG__REG.html#a6edf5b07dc6aeb8922de3113c56db4ce">  953</a></span>    <span class="keyword">struct  </span><a class="code hl_struct" href="structCEINTFLG__BITS.html">CEINTFLG_BITS</a>  <a class="code hl_variable" href="unionCEINTFLG__REG.html#a6edf5b07dc6aeb8922de3113c56db4ce">bit</a>;</div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span>};</div>
</div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span> </div>
<div class="foldopen" id="foldopen00956" data-start="{" data-end="};">
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno"><a class="line" href="structCEINTCLR__BITS.html">  956</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structCEINTCLR__BITS.html">CEINTCLR_BITS</a> {                  <span class="comment">// bits description</span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno"><a class="line" href="structCEINTCLR__BITS.html#acef6dc3c526738f6f16fb5902bb60a37">  957</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structCEINTCLR__BITS.html#acef6dc3c526738f6f16fb5902bb60a37">CEINTCLR</a>:1;                  <span class="comment">// 0 CPU Corrected Error Threshold Exceeded Error Clear.</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno"><a class="line" href="structCEINTCLR__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">  958</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structCEINTCLR__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">rsvd1</a>:15;                    <span class="comment">// 15:1 Reserved</span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno"><a class="line" href="structCEINTCLR__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">  959</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structCEINTCLR__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">rsvd2</a>:16;                    <span class="comment">// 31:16 Reserved</span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span>};</div>
</div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span> </div>
<div class="foldopen" id="foldopen00962" data-start="{" data-end="};">
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno"><a class="line" href="unionCEINTCLR__REG.html">  962</a></span><span class="keyword">union </span><a class="code hl_union" href="unionCEINTCLR__REG.html">CEINTCLR_REG</a> {</div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno"><a class="line" href="unionCEINTCLR__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">  963</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code hl_variable" href="unionCEINTCLR__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">all</a>;</div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno"><a class="line" href="unionCEINTCLR__REG.html#a903c8b32ce9bf0275c99fa80aeae874c">  964</a></span>    <span class="keyword">struct  </span><a class="code hl_struct" href="structCEINTCLR__BITS.html">CEINTCLR_BITS</a>  <a class="code hl_variable" href="unionCEINTCLR__REG.html#a903c8b32ce9bf0275c99fa80aeae874c">bit</a>;</div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span>};</div>
</div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span> </div>
<div class="foldopen" id="foldopen00967" data-start="{" data-end="};">
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno"><a class="line" href="structCEINTSET__BITS.html">  967</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structCEINTSET__BITS.html">CEINTSET_BITS</a> {                  <span class="comment">// bits description</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno"><a class="line" href="structCEINTSET__BITS.html#a3dce73b7c075848ad1640c6bf9428f0c">  968</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structCEINTSET__BITS.html#a3dce73b7c075848ad1640c6bf9428f0c">CEINTSET</a>:1;                  <span class="comment">// 0 Total corrected error count exceeded flag set.</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno"><a class="line" href="structCEINTSET__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">  969</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structCEINTSET__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">rsvd1</a>:15;                    <span class="comment">// 15:1 Reserved</span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno"><a class="line" href="structCEINTSET__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">  970</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structCEINTSET__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">rsvd2</a>:16;                    <span class="comment">// 31:16 Reserved</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span>};</div>
</div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span> </div>
<div class="foldopen" id="foldopen00973" data-start="{" data-end="};">
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno"><a class="line" href="unionCEINTSET__REG.html">  973</a></span><span class="keyword">union </span><a class="code hl_union" href="unionCEINTSET__REG.html">CEINTSET_REG</a> {</div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno"><a class="line" href="unionCEINTSET__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">  974</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code hl_variable" href="unionCEINTSET__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">all</a>;</div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno"><a class="line" href="unionCEINTSET__REG.html#a20ee4b9d4e90fe2587208633a5de4855">  975</a></span>    <span class="keyword">struct  </span><a class="code hl_struct" href="structCEINTSET__BITS.html">CEINTSET_BITS</a>  <a class="code hl_variable" href="unionCEINTSET__REG.html#a20ee4b9d4e90fe2587208633a5de4855">bit</a>;</div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span>};</div>
</div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span> </div>
<div class="foldopen" id="foldopen00978" data-start="{" data-end="};">
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno"><a class="line" href="structCEINTEN__BITS.html">  978</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structCEINTEN__BITS.html">CEINTEN_BITS</a> {                   <span class="comment">// bits description</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno"><a class="line" href="structCEINTEN__BITS.html#a6d756f0a3c905a54468ed239f8f57ad4">  979</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structCEINTEN__BITS.html#a6d756f0a3c905a54468ed239f8f57ad4">CEINTEN</a>:1;                   <span class="comment">// 0 CPU/DMA Correctable Error Interrupt Enable.</span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno"><a class="line" href="structCEINTEN__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">  980</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structCEINTEN__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">rsvd1</a>:15;                    <span class="comment">// 15:1 Reserved</span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno"><a class="line" href="structCEINTEN__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">  981</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structCEINTEN__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">rsvd2</a>:16;                    <span class="comment">// 31:16 Reserved</span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span>};</div>
</div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span> </div>
<div class="foldopen" id="foldopen00984" data-start="{" data-end="};">
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno"><a class="line" href="unionCEINTEN__REG.html">  984</a></span><span class="keyword">union </span><a class="code hl_union" href="unionCEINTEN__REG.html">CEINTEN_REG</a> {</div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno"><a class="line" href="unionCEINTEN__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">  985</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code hl_variable" href="unionCEINTEN__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">all</a>;</div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno"><a class="line" href="unionCEINTEN__REG.html#a833bf6bc5ec799b3dd1f2c218e5ed61c">  986</a></span>    <span class="keyword">struct  </span><a class="code hl_struct" href="structCEINTEN__BITS.html">CEINTEN_BITS</a>  <a class="code hl_variable" href="unionCEINTEN__REG.html#a833bf6bc5ec799b3dd1f2c218e5ed61c">bit</a>;</div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span>};</div>
</div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span> </div>
<div class="foldopen" id="foldopen00989" data-start="{" data-end="};">
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno"><a class="line" href="structMEMORY__ERROR__REGS.html">  989</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structMEMORY__ERROR__REGS.html">MEMORY_ERROR_REGS</a> {</div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno"><a class="line" href="structMEMORY__ERROR__REGS.html#a25577149cc96060fe56b0665b0410aca">  990</a></span>    <span class="keyword">union   </span><a class="code hl_union" href="unionUCERRFLG__REG.html">UCERRFLG_REG</a>                     <a class="code hl_variable" href="structMEMORY__ERROR__REGS.html#a25577149cc96060fe56b0665b0410aca">UCERRFLG</a>;                     <span class="comment">// Uncorrectable Error Flag Register</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno"><a class="line" href="structMEMORY__ERROR__REGS.html#a77f78a4e249264b1b03c2b383aa3cf13">  991</a></span>    <span class="keyword">union   </span><a class="code hl_union" href="unionUCERRSET__REG.html">UCERRSET_REG</a>                     <a class="code hl_variable" href="structMEMORY__ERROR__REGS.html#a77f78a4e249264b1b03c2b383aa3cf13">UCERRSET</a>;                     <span class="comment">// Uncorrectable Error Flag Set Register</span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno"><a class="line" href="structMEMORY__ERROR__REGS.html#ab8a3b140152052c5caf6f405e81f88ef">  992</a></span>    <span class="keyword">union   </span><a class="code hl_union" href="unionUCERRCLR__REG.html">UCERRCLR_REG</a>                     <a class="code hl_variable" href="structMEMORY__ERROR__REGS.html#ab8a3b140152052c5caf6f405e81f88ef">UCERRCLR</a>;                     <span class="comment">// Uncorrectable Error Flag Clear Register</span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno"><a class="line" href="structMEMORY__ERROR__REGS.html#a8e8cc9238ef709253c259287887eb258">  993</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>                                   <a class="code hl_variable" href="structMEMORY__ERROR__REGS.html#a8e8cc9238ef709253c259287887eb258">UCCPUREADDR</a>;                  <span class="comment">// Uncorrectable CPU Read Error Address</span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno"><a class="line" href="structMEMORY__ERROR__REGS.html#add623070e7bc45892d8a74a14893c00b">  994</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>                                   <a class="code hl_variable" href="structMEMORY__ERROR__REGS.html#add623070e7bc45892d8a74a14893c00b">UCDMAREADDR</a>;                  <span class="comment">// Uncorrectable DMA Read Error Address</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno"><a class="line" href="structMEMORY__ERROR__REGS.html#a7744abbc34d9559efc9ac42859b6f57e">  995</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>                                   <a class="code hl_variable" href="structMEMORY__ERROR__REGS.html#a7744abbc34d9559efc9ac42859b6f57e">UCCLA1READDR</a>;                 <span class="comment">// Uncorrectable CLA1 Read Error Address</span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno"><a class="line" href="structMEMORY__ERROR__REGS.html#a7b9fec8e6e7b3a671296c9c41ed5b1b5">  996</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                                   <a class="code hl_variable" href="structMEMORY__ERROR__REGS.html#a7b9fec8e6e7b3a671296c9c41ed5b1b5">rsvd1</a>[20];                    <span class="comment">// Reserved</span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno"><a class="line" href="structMEMORY__ERROR__REGS.html#a4ecea0ae7fb03ba101156017afe81e96">  997</a></span>    <span class="keyword">union   </span><a class="code hl_union" href="unionCERRFLG__REG.html">CERRFLG_REG</a>                      <a class="code hl_variable" href="structMEMORY__ERROR__REGS.html#a4ecea0ae7fb03ba101156017afe81e96">CERRFLG</a>;                      <span class="comment">// Correctable Error Flag Register</span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno"><a class="line" href="structMEMORY__ERROR__REGS.html#acb3d7deb486a57345d71d8857410ea3f">  998</a></span>    <span class="keyword">union   </span><a class="code hl_union" href="unionCERRSET__REG.html">CERRSET_REG</a>                      <a class="code hl_variable" href="structMEMORY__ERROR__REGS.html#acb3d7deb486a57345d71d8857410ea3f">CERRSET</a>;                      <span class="comment">// Correctable Error Flag Set Register</span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno"><a class="line" href="structMEMORY__ERROR__REGS.html#ad5e5674b25216dbe791a7bd7f43005e8">  999</a></span>    <span class="keyword">union   </span><a class="code hl_union" href="unionCERRCLR__REG.html">CERRCLR_REG</a>                      <a class="code hl_variable" href="structMEMORY__ERROR__REGS.html#ad5e5674b25216dbe791a7bd7f43005e8">CERRCLR</a>;                      <span class="comment">// Correctable Error Flag Clear Register</span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"><a class="line" href="structMEMORY__ERROR__REGS.html#a557e47c170c76497395c24a5ee6022b6"> 1000</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>                                   <a class="code hl_variable" href="structMEMORY__ERROR__REGS.html#a557e47c170c76497395c24a5ee6022b6">CCPUREADDR</a>;                   <span class="comment">// Correctable CPU Read Error Address</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"><a class="line" href="structMEMORY__ERROR__REGS.html#a02e5ce2c093f9fc31087f38c0e227697"> 1001</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                                   <a class="code hl_variable" href="structMEMORY__ERROR__REGS.html#a02e5ce2c093f9fc31087f38c0e227697">rsvd2</a>[6];                     <span class="comment">// Reserved</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"><a class="line" href="structMEMORY__ERROR__REGS.html#a40ff8187dbb4c85b78f3123e83add467"> 1002</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>                                   <a class="code hl_variable" href="structMEMORY__ERROR__REGS.html#a40ff8187dbb4c85b78f3123e83add467">CERRCNT</a>;                      <span class="comment">// Correctable Error Count Register</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"><a class="line" href="structMEMORY__ERROR__REGS.html#a744027bb6847adbd124bd2506d9c8b60"> 1003</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>                                   <a class="code hl_variable" href="structMEMORY__ERROR__REGS.html#a744027bb6847adbd124bd2506d9c8b60">CERRTHRES</a>;                    <span class="comment">// Correctable Error Threshold Value Register</span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"><a class="line" href="structMEMORY__ERROR__REGS.html#a3d467d563ca2a1612b038c652e62c3c0"> 1004</a></span>    <span class="keyword">union   </span><a class="code hl_union" href="unionCEINTFLG__REG.html">CEINTFLG_REG</a>                     <a class="code hl_variable" href="structMEMORY__ERROR__REGS.html#a3d467d563ca2a1612b038c652e62c3c0">CEINTFLG</a>;                     <span class="comment">// Correctable Error Interrupt Flag Status Register</span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"><a class="line" href="structMEMORY__ERROR__REGS.html#adb6a44429594afb1164f6eb9b4ee7f67"> 1005</a></span>    <span class="keyword">union   </span><a class="code hl_union" href="unionCEINTCLR__REG.html">CEINTCLR_REG</a>                     <a class="code hl_variable" href="structMEMORY__ERROR__REGS.html#adb6a44429594afb1164f6eb9b4ee7f67">CEINTCLR</a>;                     <span class="comment">// Correctable Error Interrupt Flag Clear Register</span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"><a class="line" href="structMEMORY__ERROR__REGS.html#ac4c9541111cd9887b2a0cefc2f800c8e"> 1006</a></span>    <span class="keyword">union   </span><a class="code hl_union" href="unionCEINTSET__REG.html">CEINTSET_REG</a>                     <a class="code hl_variable" href="structMEMORY__ERROR__REGS.html#ac4c9541111cd9887b2a0cefc2f800c8e">CEINTSET</a>;                     <span class="comment">// Correctable Error Interrupt Flag Set Register</span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"><a class="line" href="structMEMORY__ERROR__REGS.html#a930843f19b578a254473fbdaea4fd906"> 1007</a></span>    <span class="keyword">union   </span><a class="code hl_union" href="unionCEINTEN__REG.html">CEINTEN_REG</a>                      <a class="code hl_variable" href="structMEMORY__ERROR__REGS.html#a930843f19b578a254473fbdaea4fd906">CEINTEN</a>;                      <span class="comment">// Correctable Error Interrupt Enable Register</span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span>};</div>
</div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span> </div>
<div class="foldopen" id="foldopen01010" data-start="{" data-end="};">
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"><a class="line" href="structROMWAITSTATE__BITS.html"> 1010</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structROMWAITSTATE__BITS.html">ROMWAITSTATE_BITS</a> {              <span class="comment">// bits description</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"><a class="line" href="structROMWAITSTATE__BITS.html#a47140baffe9dbdc699fde0b084c65d21"> 1011</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structROMWAITSTATE__BITS.html#a47140baffe9dbdc699fde0b084c65d21">WSDISABLE</a>:1;                 <span class="comment">// 0 C28x ROM Wait State Enable/Disable Control</span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"><a class="line" href="structROMWAITSTATE__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e"> 1012</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structROMWAITSTATE__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">rsvd1</a>:15;                    <span class="comment">// 15:1 Reserved</span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"><a class="line" href="structROMWAITSTATE__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00"> 1013</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structROMWAITSTATE__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">rsvd2</a>:16;                    <span class="comment">// 31:16 Reserved</span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span>};</div>
</div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span> </div>
<div class="foldopen" id="foldopen01016" data-start="{" data-end="};">
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"><a class="line" href="unionROMWAITSTATE__REG.html"> 1016</a></span><span class="keyword">union </span><a class="code hl_union" href="unionROMWAITSTATE__REG.html">ROMWAITSTATE_REG</a> {</div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"><a class="line" href="unionROMWAITSTATE__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3"> 1017</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code hl_variable" href="unionROMWAITSTATE__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">all</a>;</div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"><a class="line" href="unionROMWAITSTATE__REG.html#a15beeabfdb7ccdac97cc92a045157065"> 1018</a></span>    <span class="keyword">struct  </span><a class="code hl_struct" href="structROMWAITSTATE__BITS.html">ROMWAITSTATE_BITS</a>  <a class="code hl_variable" href="unionROMWAITSTATE__REG.html#a15beeabfdb7ccdac97cc92a045157065">bit</a>;</div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span>};</div>
</div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span> </div>
<div class="foldopen" id="foldopen01021" data-start="{" data-end="};">
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"><a class="line" href="structROM__WAIT__STATE__REGS.html"> 1021</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structROM__WAIT__STATE__REGS.html">ROM_WAIT_STATE_REGS</a> {</div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"><a class="line" href="structROM__WAIT__STATE__REGS.html#aa2fbaad601750e2aae9e71c2a6b00557"> 1022</a></span>    <span class="keyword">union   </span><a class="code hl_union" href="unionROMWAITSTATE__REG.html">ROMWAITSTATE_REG</a>                 <a class="code hl_variable" href="structROM__WAIT__STATE__REGS.html#aa2fbaad601750e2aae9e71c2a6b00557">ROMWAITSTATE</a>;                 <span class="comment">// ROM Wait State Configuration Register</span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span>};</div>
</div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span> </div>
<div class="foldopen" id="foldopen01025" data-start="{" data-end="};">
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"><a class="line" href="structROMPREFETCH__BITS.html"> 1025</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structROMPREFETCH__BITS.html">ROMPREFETCH_BITS</a> {               <span class="comment">// bits description</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"><a class="line" href="structROMPREFETCH__BITS.html#a6a9ffab3651c547443e00ac7c94a19da"> 1026</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structROMPREFETCH__BITS.html#a6a9ffab3651c547443e00ac7c94a19da">PFENABLE</a>:1;                  <span class="comment">// 0 ROM Prefetch Enable/Disable Control</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"><a class="line" href="structROMPREFETCH__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e"> 1027</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structROMPREFETCH__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">rsvd1</a>:15;                    <span class="comment">// 15:1 Reserved</span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"><a class="line" href="structROMPREFETCH__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00"> 1028</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structROMPREFETCH__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">rsvd2</a>:16;                    <span class="comment">// 31:16 Reserved</span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span>};</div>
</div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span> </div>
<div class="foldopen" id="foldopen01031" data-start="{" data-end="};">
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"><a class="line" href="unionROMPREFETCH__REG.html"> 1031</a></span><span class="keyword">union </span><a class="code hl_union" href="unionROMPREFETCH__REG.html">ROMPREFETCH_REG</a> {</div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"><a class="line" href="unionROMPREFETCH__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3"> 1032</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code hl_variable" href="unionROMPREFETCH__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">all</a>;</div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"><a class="line" href="unionROMPREFETCH__REG.html#a35243de377ecd8f311653fb437b99b2e"> 1033</a></span>    <span class="keyword">struct  </span><a class="code hl_struct" href="structROMPREFETCH__BITS.html">ROMPREFETCH_BITS</a>  <a class="code hl_variable" href="unionROMPREFETCH__REG.html#a35243de377ecd8f311653fb437b99b2e">bit</a>;</div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span>};</div>
</div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span> </div>
<div class="foldopen" id="foldopen01036" data-start="{" data-end="};">
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"><a class="line" href="structROM__PREFETCH__REGS.html"> 1036</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structROM__PREFETCH__REGS.html">ROM_PREFETCH_REGS</a> {</div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"><a class="line" href="structROM__PREFETCH__REGS.html#a49074a4baf91030e405bbc251ec25100"> 1037</a></span>    <span class="keyword">union   </span><a class="code hl_union" href="unionROMPREFETCH__REG.html">ROMPREFETCH_REG</a>                  <a class="code hl_variable" href="structROM__PREFETCH__REGS.html#a49074a4baf91030e405bbc251ec25100">ROMPREFETCH</a>;                  <span class="comment">// ROM Prefetch Configuration Register</span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span>};</div>
</div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span> </div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span><span class="comment">//---------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span><span class="comment">// MEMCONFIG External References &amp; Function Declarations:</span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span><span class="comment">//</span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span><span class="preprocessor">#ifdef CPU1</span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span><span class="keyword">extern</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code hl_struct" href="structMEM__CFG__REGS.html">MEM_CFG_REGS</a> <a class="code hl_variable" href="F2837xD__GlobalVariableDefs_8c.html#a6ebfa185bd77bd272fd2c6c84c5bef58">MemCfgRegs</a>;</div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span><span class="keyword">extern</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code hl_struct" href="structACCESS__PROTECTION__REGS.html">ACCESS_PROTECTION_REGS</a> <a class="code hl_variable" href="F2837xD__GlobalVariableDefs_8c.html#ad8b130d751b11eeb99e650096d55df8b">AccessProtectionRegs</a>;</div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span><span class="keyword">extern</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code hl_struct" href="structMEMORY__ERROR__REGS.html">MEMORY_ERROR_REGS</a> <a class="code hl_variable" href="F2837xD__GlobalVariableDefs_8c.html#a01ad5bcc2fb0156d20ae7314a96d01ab">MemoryErrorRegs</a>;</div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span><span class="keyword">extern</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code hl_struct" href="structROM__WAIT__STATE__REGS.html">ROM_WAIT_STATE_REGS</a> RomWaitStateRegs;</div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span><span class="keyword">extern</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code hl_struct" href="structROM__PREFETCH__REGS.html">ROM_PREFETCH_REGS</a> <a class="code hl_variable" href="F2837xD__GlobalVariableDefs_8c.html#a367c89f75b9de84b3ca227c727bddb16">RomPrefetchRegs</a>;</div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span><span class="keyword">extern</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code hl_struct" href="structEMIF1__CONFIG__REGS.html">EMIF1_CONFIG_REGS</a> <a class="code hl_variable" href="F2837xD__GlobalVariableDefs_8c.html#a15f588d29339b37bb47b7f96f40e037a">Emif1ConfigRegs</a>;</div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span><span class="keyword">extern</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code hl_struct" href="structEMIF2__CONFIG__REGS.html">EMIF2_CONFIG_REGS</a> Emif2ConfigRegs;</div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span><span class="preprocessor">#ifdef CPU2</span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span><span class="keyword">extern</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code hl_struct" href="structMEM__CFG__REGS.html">MEM_CFG_REGS</a> <a class="code hl_variable" href="F2837xD__GlobalVariableDefs_8c.html#a6ebfa185bd77bd272fd2c6c84c5bef58">MemCfgRegs</a>;</div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span><span class="keyword">extern</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code hl_struct" href="structACCESS__PROTECTION__REGS.html">ACCESS_PROTECTION_REGS</a> <a class="code hl_variable" href="F2837xD__GlobalVariableDefs_8c.html#ad8b130d751b11eeb99e650096d55df8b">AccessProtectionRegs</a>;</div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span><span class="keyword">extern</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code hl_struct" href="structMEMORY__ERROR__REGS.html">MEMORY_ERROR_REGS</a> <a class="code hl_variable" href="F2837xD__GlobalVariableDefs_8c.html#a01ad5bcc2fb0156d20ae7314a96d01ab">MemoryErrorRegs</a>;</div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span><span class="keyword">extern</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code hl_struct" href="structROM__PREFETCH__REGS.html">ROM_PREFETCH_REGS</a> <a class="code hl_variable" href="F2837xD__GlobalVariableDefs_8c.html#a367c89f75b9de84b3ca227c727bddb16">RomPrefetchRegs</a>;</div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span><span class="keyword">extern</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code hl_struct" href="structEMIF1__CONFIG__REGS.html">EMIF1_CONFIG_REGS</a> <a class="code hl_variable" href="F2837xD__GlobalVariableDefs_8c.html#a15f588d29339b37bb47b7f96f40e037a">Emif1ConfigRegs</a>;</div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span>}</div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span><span class="preprocessor">#endif                                  </span><span class="comment">/* extern &quot;C&quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span> </div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span> </div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span><span class="comment">//===========================================================================</span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span><span class="comment">// End of file.</span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span><span class="comment">//===========================================================================</span></div>
<div class="ttc" id="aF2837xD__GlobalVariableDefs_8c_html_a01ad5bcc2fb0156d20ae7314a96d01ab"><div class="ttname"><a href="F2837xD__GlobalVariableDefs_8c.html#a01ad5bcc2fb0156d20ae7314a96d01ab">MemoryErrorRegs</a></div><div class="ttdeci">volatile struct MEMORY_ERROR_REGS MemoryErrorRegs</div><div class="ttdef"><b>Definition</b> <a href="F2837xD__GlobalVariableDefs_8c_source.html#l00751">F2837xD_GlobalVariableDefs.c:751</a></div></div>
<div class="ttc" id="aF2837xD__GlobalVariableDefs_8c_html_a15f588d29339b37bb47b7f96f40e037a"><div class="ttname"><a href="F2837xD__GlobalVariableDefs_8c.html#a15f588d29339b37bb47b7f96f40e037a">Emif1ConfigRegs</a></div><div class="ttdeci">volatile struct EMIF1_CONFIG_REGS Emif1ConfigRegs</div><div class="ttdef"><b>Definition</b> <a href="F2837xD__GlobalVariableDefs_8c_source.html#l00497">F2837xD_GlobalVariableDefs.c:497</a></div></div>
<div class="ttc" id="aF2837xD__GlobalVariableDefs_8c_html_a367c89f75b9de84b3ca227c727bddb16"><div class="ttname"><a href="F2837xD__GlobalVariableDefs_8c.html#a367c89f75b9de84b3ca227c727bddb16">RomPrefetchRegs</a></div><div class="ttdeci">volatile struct ROM_PREFETCH_REGS RomPrefetchRegs</div><div class="ttdef"><b>Definition</b> <a href="F2837xD__GlobalVariableDefs_8c_source.html#l00817">F2837xD_GlobalVariableDefs.c:817</a></div></div>
<div class="ttc" id="aF2837xD__GlobalVariableDefs_8c_html_a6ebfa185bd77bd272fd2c6c84c5bef58"><div class="ttname"><a href="F2837xD__GlobalVariableDefs_8c.html#a6ebfa185bd77bd272fd2c6c84c5bef58">MemCfgRegs</a></div><div class="ttdeci">volatile struct MEM_CFG_REGS MemCfgRegs</div><div class="ttdef"><b>Definition</b> <a href="F2837xD__GlobalVariableDefs_8c_source.html#l00759">F2837xD_GlobalVariableDefs.c:759</a></div></div>
<div class="ttc" id="aF2837xD__GlobalVariableDefs_8c_html_ad8b130d751b11eeb99e650096d55df8b"><div class="ttname"><a href="F2837xD__GlobalVariableDefs_8c.html#ad8b130d751b11eeb99e650096d55df8b">AccessProtectionRegs</a></div><div class="ttdeci">volatile struct ACCESS_PROTECTION_REGS AccessProtectionRegs</div><div class="ttdef"><b>Definition</b> <a href="F2837xD__GlobalVariableDefs_8c_source.html#l00055">F2837xD_GlobalVariableDefs.c:55</a></div></div>
<div class="ttc" id="aF2837xD__device_8h_html_a59a9f6be4562c327cbfb4f7e8e18f08b"><div class="ttname"><a href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a></div><div class="ttdeci">unsigned int Uint16</div><div class="ttdef"><b>Definition</b> <a href="F2837xD__device_8h_source.html#l00291">F2837xD_device.h:291</a></div></div>
<div class="ttc" id="aF2837xD__device_8h_html_aba99025e657f892beb7ff31cecf64653"><div class="ttname"><a href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a></div><div class="ttdeci">unsigned long Uint32</div><div class="ttdef"><b>Definition</b> <a href="F2837xD__device_8h_source.html#l00292">F2837xD_device.h:292</a></div></div>
<div class="ttc" id="astructACCESS__PROTECTION__REGS_html"><div class="ttname"><a href="structACCESS__PROTECTION__REGS.html">ACCESS_PROTECTION_REGS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00839">F2837xD_memconfig.h:839</a></div></div>
<div class="ttc" id="astructACCESS__PROTECTION__REGS_html_a068d56cd6bb92c3ccb0ea732fdb60281"><div class="ttname"><a href="structACCESS__PROTECTION__REGS.html#a068d56cd6bb92c3ccb0ea732fdb60281">ACCESS_PROTECTION_REGS::MAVSET</a></div><div class="ttdeci">union MAVSET_REG MAVSET</div><div class="ttdef"><b>Definition</b> <a href="#l00853">F2837xD_memconfig.h:853</a></div></div>
<div class="ttc" id="astructACCESS__PROTECTION__REGS_html_a0a0fe0fdd02709e74411db17119221e0"><div class="ttname"><a href="structACCESS__PROTECTION__REGS.html#a0a0fe0fdd02709e74411db17119221e0">ACCESS_PROTECTION_REGS::NMCLA1RDAVADDR</a></div><div class="ttdeci">Uint32 NMCLA1RDAVADDR</div><div class="ttdef"><b>Definition</b> <a href="#l00848">F2837xD_memconfig.h:848</a></div></div>
<div class="ttc" id="astructACCESS__PROTECTION__REGS_html_a0de8a8eb2ff016d759fdd0c1c4fb9023"><div class="ttname"><a href="structACCESS__PROTECTION__REGS.html#a0de8a8eb2ff016d759fdd0c1c4fb9023">ACCESS_PROTECTION_REGS::NMCPUFAVADDR</a></div><div class="ttdeci">Uint32 NMCPUFAVADDR</div><div class="ttdef"><b>Definition</b> <a href="#l00846">F2837xD_memconfig.h:846</a></div></div>
<div class="ttc" id="astructACCESS__PROTECTION__REGS_html_a0fbcc9beb77c9f703680536b34c16d6e"><div class="ttname"><a href="structACCESS__PROTECTION__REGS.html#a0fbcc9beb77c9f703680536b34c16d6e">ACCESS_PROTECTION_REGS::NMDMAWRAVADDR</a></div><div class="ttdeci">Uint32 NMDMAWRAVADDR</div><div class="ttdef"><b>Definition</b> <a href="#l00847">F2837xD_memconfig.h:847</a></div></div>
<div class="ttc" id="astructACCESS__PROTECTION__REGS_html_a4bd4513ebb5bac6136d2d5d744901582"><div class="ttname"><a href="structACCESS__PROTECTION__REGS.html#a4bd4513ebb5bac6136d2d5d744901582">ACCESS_PROTECTION_REGS::NMCLA1FAVADDR</a></div><div class="ttdeci">Uint32 NMCLA1FAVADDR</div><div class="ttdef"><b>Definition</b> <a href="#l00850">F2837xD_memconfig.h:850</a></div></div>
<div class="ttc" id="astructACCESS__PROTECTION__REGS_html_a4beb4f9b4350cd2775092d30007f760c"><div class="ttname"><a href="structACCESS__PROTECTION__REGS.html#a4beb4f9b4350cd2775092d30007f760c">ACCESS_PROTECTION_REGS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1[10]</div><div class="ttdef"><b>Definition</b> <a href="#l00851">F2837xD_memconfig.h:851</a></div></div>
<div class="ttc" id="astructACCESS__PROTECTION__REGS_html_a5a86dc3d42125344b53b1110a508f1d0"><div class="ttname"><a href="structACCESS__PROTECTION__REGS.html#a5a86dc3d42125344b53b1110a508f1d0">ACCESS_PROTECTION_REGS::NMCPURDAVADDR</a></div><div class="ttdeci">Uint32 NMCPURDAVADDR</div><div class="ttdef"><b>Definition</b> <a href="#l00844">F2837xD_memconfig.h:844</a></div></div>
<div class="ttc" id="astructACCESS__PROTECTION__REGS_html_a5f228a90766522af6b24b44b9649815f"><div class="ttname"><a href="structACCESS__PROTECTION__REGS.html#a5f228a90766522af6b24b44b9649815f">ACCESS_PROTECTION_REGS::MCPUFAVADDR</a></div><div class="ttdeci">Uint32 MCPUFAVADDR</div><div class="ttdef"><b>Definition</b> <a href="#l00856">F2837xD_memconfig.h:856</a></div></div>
<div class="ttc" id="astructACCESS__PROTECTION__REGS_html_a606c1d04f3fc42d928dad353e8b50c11"><div class="ttname"><a href="structACCESS__PROTECTION__REGS.html#a606c1d04f3fc42d928dad353e8b50c11">ACCESS_PROTECTION_REGS::MAVFLG</a></div><div class="ttdeci">union MAVFLG_REG MAVFLG</div><div class="ttdef"><b>Definition</b> <a href="#l00852">F2837xD_memconfig.h:852</a></div></div>
<div class="ttc" id="astructACCESS__PROTECTION__REGS_html_a685bd13e035718859cfbfdca7f080b4a"><div class="ttname"><a href="structACCESS__PROTECTION__REGS.html#a685bd13e035718859cfbfdca7f080b4a">ACCESS_PROTECTION_REGS::MCPUWRAVADDR</a></div><div class="ttdeci">Uint32 MCPUWRAVADDR</div><div class="ttdef"><b>Definition</b> <a href="#l00857">F2837xD_memconfig.h:857</a></div></div>
<div class="ttc" id="astructACCESS__PROTECTION__REGS_html_a87f24892a53d3827e471d0d06f3e74b7"><div class="ttname"><a href="structACCESS__PROTECTION__REGS.html#a87f24892a53d3827e471d0d06f3e74b7">ACCESS_PROTECTION_REGS::NMCPUWRAVADDR</a></div><div class="ttdeci">Uint32 NMCPUWRAVADDR</div><div class="ttdef"><b>Definition</b> <a href="#l00845">F2837xD_memconfig.h:845</a></div></div>
<div class="ttc" id="astructACCESS__PROTECTION__REGS_html_a93af41d0c5877af7ecec58474e5578a0"><div class="ttname"><a href="structACCESS__PROTECTION__REGS.html#a93af41d0c5877af7ecec58474e5578a0">ACCESS_PROTECTION_REGS::MAVCLR</a></div><div class="ttdeci">union MAVCLR_REG MAVCLR</div><div class="ttdef"><b>Definition</b> <a href="#l00854">F2837xD_memconfig.h:854</a></div></div>
<div class="ttc" id="astructACCESS__PROTECTION__REGS_html_aa330d189bfe7dda1fa76c6e2c889a23b"><div class="ttname"><a href="structACCESS__PROTECTION__REGS.html#aa330d189bfe7dda1fa76c6e2c889a23b">ACCESS_PROTECTION_REGS::NMAVSET</a></div><div class="ttdeci">union NMAVSET_REG NMAVSET</div><div class="ttdef"><b>Definition</b> <a href="#l00841">F2837xD_memconfig.h:841</a></div></div>
<div class="ttc" id="astructACCESS__PROTECTION__REGS_html_abf8c1d6573fc60823bd3ce768db11221"><div class="ttname"><a href="structACCESS__PROTECTION__REGS.html#abf8c1d6573fc60823bd3ce768db11221">ACCESS_PROTECTION_REGS::NMCLA1WRAVADDR</a></div><div class="ttdeci">Uint32 NMCLA1WRAVADDR</div><div class="ttdef"><b>Definition</b> <a href="#l00849">F2837xD_memconfig.h:849</a></div></div>
<div class="ttc" id="astructACCESS__PROTECTION__REGS_html_ac07862c985f1ffc4275daeffcd6a4366"><div class="ttname"><a href="structACCESS__PROTECTION__REGS.html#ac07862c985f1ffc4275daeffcd6a4366">ACCESS_PROTECTION_REGS::MAVINTEN</a></div><div class="ttdeci">union MAVINTEN_REG MAVINTEN</div><div class="ttdef"><b>Definition</b> <a href="#l00855">F2837xD_memconfig.h:855</a></div></div>
<div class="ttc" id="astructACCESS__PROTECTION__REGS_html_ac07ed20e7a7aae62d39b981106caad0e"><div class="ttname"><a href="structACCESS__PROTECTION__REGS.html#ac07ed20e7a7aae62d39b981106caad0e">ACCESS_PROTECTION_REGS::MDMAWRAVADDR</a></div><div class="ttdeci">Uint32 MDMAWRAVADDR</div><div class="ttdef"><b>Definition</b> <a href="#l00858">F2837xD_memconfig.h:858</a></div></div>
<div class="ttc" id="astructACCESS__PROTECTION__REGS_html_acbfda72ade156134212a2a18c467c6dc"><div class="ttname"><a href="structACCESS__PROTECTION__REGS.html#acbfda72ade156134212a2a18c467c6dc">ACCESS_PROTECTION_REGS::NMAVCLR</a></div><div class="ttdeci">union NMAVCLR_REG NMAVCLR</div><div class="ttdef"><b>Definition</b> <a href="#l00842">F2837xD_memconfig.h:842</a></div></div>
<div class="ttc" id="astructACCESS__PROTECTION__REGS_html_acd8caa8428d94e50fce6655e7eeb1a8b"><div class="ttname"><a href="structACCESS__PROTECTION__REGS.html#acd8caa8428d94e50fce6655e7eeb1a8b">ACCESS_PROTECTION_REGS::NMAVINTEN</a></div><div class="ttdeci">union NMAVINTEN_REG NMAVINTEN</div><div class="ttdef"><b>Definition</b> <a href="#l00843">F2837xD_memconfig.h:843</a></div></div>
<div class="ttc" id="astructACCESS__PROTECTION__REGS_html_ad4ce6f0f3934e7b00eaa9fe986c0232d"><div class="ttname"><a href="structACCESS__PROTECTION__REGS.html#ad4ce6f0f3934e7b00eaa9fe986c0232d">ACCESS_PROTECTION_REGS::NMAVFLG</a></div><div class="ttdeci">union NMAVFLG_REG NMAVFLG</div><div class="ttdef"><b>Definition</b> <a href="#l00840">F2837xD_memconfig.h:840</a></div></div>
<div class="ttc" id="astructCEINTCLR__BITS_html"><div class="ttname"><a href="structCEINTCLR__BITS.html">CEINTCLR_BITS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00956">F2837xD_memconfig.h:956</a></div></div>
<div class="ttc" id="astructCEINTCLR__BITS_html_a1954bc0993e8bd4d43e4edfb9248ed00"><div class="ttname"><a href="structCEINTCLR__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">CEINTCLR_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition</b> <a href="#l00959">F2837xD_memconfig.h:959</a></div></div>
<div class="ttc" id="astructCEINTCLR__BITS_html_acef6dc3c526738f6f16fb5902bb60a37"><div class="ttname"><a href="structCEINTCLR__BITS.html#acef6dc3c526738f6f16fb5902bb60a37">CEINTCLR_BITS::CEINTCLR</a></div><div class="ttdeci">Uint16 CEINTCLR</div><div class="ttdef"><b>Definition</b> <a href="#l00957">F2837xD_memconfig.h:957</a></div></div>
<div class="ttc" id="astructCEINTCLR__BITS_html_adf3d0167ce2ed65137a2d3c1283be78e"><div class="ttname"><a href="structCEINTCLR__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">CEINTCLR_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition</b> <a href="#l00958">F2837xD_memconfig.h:958</a></div></div>
<div class="ttc" id="astructCEINTEN__BITS_html"><div class="ttname"><a href="structCEINTEN__BITS.html">CEINTEN_BITS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00978">F2837xD_memconfig.h:978</a></div></div>
<div class="ttc" id="astructCEINTEN__BITS_html_a1954bc0993e8bd4d43e4edfb9248ed00"><div class="ttname"><a href="structCEINTEN__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">CEINTEN_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition</b> <a href="#l00981">F2837xD_memconfig.h:981</a></div></div>
<div class="ttc" id="astructCEINTEN__BITS_html_a6d756f0a3c905a54468ed239f8f57ad4"><div class="ttname"><a href="structCEINTEN__BITS.html#a6d756f0a3c905a54468ed239f8f57ad4">CEINTEN_BITS::CEINTEN</a></div><div class="ttdeci">Uint16 CEINTEN</div><div class="ttdef"><b>Definition</b> <a href="#l00979">F2837xD_memconfig.h:979</a></div></div>
<div class="ttc" id="astructCEINTEN__BITS_html_adf3d0167ce2ed65137a2d3c1283be78e"><div class="ttname"><a href="structCEINTEN__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">CEINTEN_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition</b> <a href="#l00980">F2837xD_memconfig.h:980</a></div></div>
<div class="ttc" id="astructCEINTFLG__BITS_html"><div class="ttname"><a href="structCEINTFLG__BITS.html">CEINTFLG_BITS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00945">F2837xD_memconfig.h:945</a></div></div>
<div class="ttc" id="astructCEINTFLG__BITS_html_a1954bc0993e8bd4d43e4edfb9248ed00"><div class="ttname"><a href="structCEINTFLG__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">CEINTFLG_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition</b> <a href="#l00948">F2837xD_memconfig.h:948</a></div></div>
<div class="ttc" id="astructCEINTFLG__BITS_html_a2e1a5263393e810da49abad32e049567"><div class="ttname"><a href="structCEINTFLG__BITS.html#a2e1a5263393e810da49abad32e049567">CEINTFLG_BITS::CEINTFLAG</a></div><div class="ttdeci">Uint16 CEINTFLAG</div><div class="ttdef"><b>Definition</b> <a href="#l00946">F2837xD_memconfig.h:946</a></div></div>
<div class="ttc" id="astructCEINTFLG__BITS_html_adf3d0167ce2ed65137a2d3c1283be78e"><div class="ttname"><a href="structCEINTFLG__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">CEINTFLG_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition</b> <a href="#l00947">F2837xD_memconfig.h:947</a></div></div>
<div class="ttc" id="astructCEINTSET__BITS_html"><div class="ttname"><a href="structCEINTSET__BITS.html">CEINTSET_BITS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00967">F2837xD_memconfig.h:967</a></div></div>
<div class="ttc" id="astructCEINTSET__BITS_html_a1954bc0993e8bd4d43e4edfb9248ed00"><div class="ttname"><a href="structCEINTSET__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">CEINTSET_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition</b> <a href="#l00970">F2837xD_memconfig.h:970</a></div></div>
<div class="ttc" id="astructCEINTSET__BITS_html_a3dce73b7c075848ad1640c6bf9428f0c"><div class="ttname"><a href="structCEINTSET__BITS.html#a3dce73b7c075848ad1640c6bf9428f0c">CEINTSET_BITS::CEINTSET</a></div><div class="ttdeci">Uint16 CEINTSET</div><div class="ttdef"><b>Definition</b> <a href="#l00968">F2837xD_memconfig.h:968</a></div></div>
<div class="ttc" id="astructCEINTSET__BITS_html_adf3d0167ce2ed65137a2d3c1283be78e"><div class="ttname"><a href="structCEINTSET__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">CEINTSET_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition</b> <a href="#l00969">F2837xD_memconfig.h:969</a></div></div>
<div class="ttc" id="astructCERRCLR__BITS_html"><div class="ttname"><a href="structCERRCLR__BITS.html">CERRCLR_BITS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00931">F2837xD_memconfig.h:931</a></div></div>
<div class="ttc" id="astructCERRCLR__BITS_html_a1954bc0993e8bd4d43e4edfb9248ed00"><div class="ttname"><a href="structCERRCLR__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">CERRCLR_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition</b> <a href="#l00936">F2837xD_memconfig.h:936</a></div></div>
<div class="ttc" id="astructCERRCLR__BITS_html_a1fc3a25cb015690eea35226667632edf"><div class="ttname"><a href="structCERRCLR__BITS.html#a1fc3a25cb015690eea35226667632edf">CERRCLR_BITS::rsvd3</a></div><div class="ttdeci">Uint16 rsvd3</div><div class="ttdef"><b>Definition</b> <a href="#l00937">F2837xD_memconfig.h:937</a></div></div>
<div class="ttc" id="astructCERRCLR__BITS_html_a2ff9cb7270c0cdaee47765e57cdc23cf"><div class="ttname"><a href="structCERRCLR__BITS.html#a2ff9cb7270c0cdaee47765e57cdc23cf">CERRCLR_BITS::CLA1RDERR</a></div><div class="ttdeci">Uint16 CLA1RDERR</div><div class="ttdef"><b>Definition</b> <a href="#l00934">F2837xD_memconfig.h:934</a></div></div>
<div class="ttc" id="astructCERRCLR__BITS_html_a3b9e78042fa54f3e4dcc2064326b748c"><div class="ttname"><a href="structCERRCLR__BITS.html#a3b9e78042fa54f3e4dcc2064326b748c">CERRCLR_BITS::DMARDERR</a></div><div class="ttdeci">Uint16 DMARDERR</div><div class="ttdef"><b>Definition</b> <a href="#l00933">F2837xD_memconfig.h:933</a></div></div>
<div class="ttc" id="astructCERRCLR__BITS_html_ad9ccd1048e0fbee39f327e3976b3b672"><div class="ttname"><a href="structCERRCLR__BITS.html#ad9ccd1048e0fbee39f327e3976b3b672">CERRCLR_BITS::CPURDERR</a></div><div class="ttdeci">Uint16 CPURDERR</div><div class="ttdef"><b>Definition</b> <a href="#l00932">F2837xD_memconfig.h:932</a></div></div>
<div class="ttc" id="astructCERRCLR__BITS_html_adf3d0167ce2ed65137a2d3c1283be78e"><div class="ttname"><a href="structCERRCLR__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">CERRCLR_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition</b> <a href="#l00935">F2837xD_memconfig.h:935</a></div></div>
<div class="ttc" id="astructCERRFLG__BITS_html"><div class="ttname"><a href="structCERRFLG__BITS.html">CERRFLG_BITS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00903">F2837xD_memconfig.h:903</a></div></div>
<div class="ttc" id="astructCERRFLG__BITS_html_a1954bc0993e8bd4d43e4edfb9248ed00"><div class="ttname"><a href="structCERRFLG__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">CERRFLG_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition</b> <a href="#l00908">F2837xD_memconfig.h:908</a></div></div>
<div class="ttc" id="astructCERRFLG__BITS_html_a1fc3a25cb015690eea35226667632edf"><div class="ttname"><a href="structCERRFLG__BITS.html#a1fc3a25cb015690eea35226667632edf">CERRFLG_BITS::rsvd3</a></div><div class="ttdeci">Uint16 rsvd3</div><div class="ttdef"><b>Definition</b> <a href="#l00909">F2837xD_memconfig.h:909</a></div></div>
<div class="ttc" id="astructCERRFLG__BITS_html_a2ff9cb7270c0cdaee47765e57cdc23cf"><div class="ttname"><a href="structCERRFLG__BITS.html#a2ff9cb7270c0cdaee47765e57cdc23cf">CERRFLG_BITS::CLA1RDERR</a></div><div class="ttdeci">Uint16 CLA1RDERR</div><div class="ttdef"><b>Definition</b> <a href="#l00906">F2837xD_memconfig.h:906</a></div></div>
<div class="ttc" id="astructCERRFLG__BITS_html_a3b9e78042fa54f3e4dcc2064326b748c"><div class="ttname"><a href="structCERRFLG__BITS.html#a3b9e78042fa54f3e4dcc2064326b748c">CERRFLG_BITS::DMARDERR</a></div><div class="ttdeci">Uint16 DMARDERR</div><div class="ttdef"><b>Definition</b> <a href="#l00905">F2837xD_memconfig.h:905</a></div></div>
<div class="ttc" id="astructCERRFLG__BITS_html_ad9ccd1048e0fbee39f327e3976b3b672"><div class="ttname"><a href="structCERRFLG__BITS.html#ad9ccd1048e0fbee39f327e3976b3b672">CERRFLG_BITS::CPURDERR</a></div><div class="ttdeci">Uint16 CPURDERR</div><div class="ttdef"><b>Definition</b> <a href="#l00904">F2837xD_memconfig.h:904</a></div></div>
<div class="ttc" id="astructCERRFLG__BITS_html_adf3d0167ce2ed65137a2d3c1283be78e"><div class="ttname"><a href="structCERRFLG__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">CERRFLG_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition</b> <a href="#l00907">F2837xD_memconfig.h:907</a></div></div>
<div class="ttc" id="astructCERRSET__BITS_html"><div class="ttname"><a href="structCERRSET__BITS.html">CERRSET_BITS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00917">F2837xD_memconfig.h:917</a></div></div>
<div class="ttc" id="astructCERRSET__BITS_html_a1954bc0993e8bd4d43e4edfb9248ed00"><div class="ttname"><a href="structCERRSET__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">CERRSET_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition</b> <a href="#l00922">F2837xD_memconfig.h:922</a></div></div>
<div class="ttc" id="astructCERRSET__BITS_html_a1fc3a25cb015690eea35226667632edf"><div class="ttname"><a href="structCERRSET__BITS.html#a1fc3a25cb015690eea35226667632edf">CERRSET_BITS::rsvd3</a></div><div class="ttdeci">Uint16 rsvd3</div><div class="ttdef"><b>Definition</b> <a href="#l00923">F2837xD_memconfig.h:923</a></div></div>
<div class="ttc" id="astructCERRSET__BITS_html_a2ff9cb7270c0cdaee47765e57cdc23cf"><div class="ttname"><a href="structCERRSET__BITS.html#a2ff9cb7270c0cdaee47765e57cdc23cf">CERRSET_BITS::CLA1RDERR</a></div><div class="ttdeci">Uint16 CLA1RDERR</div><div class="ttdef"><b>Definition</b> <a href="#l00920">F2837xD_memconfig.h:920</a></div></div>
<div class="ttc" id="astructCERRSET__BITS_html_a3b9e78042fa54f3e4dcc2064326b748c"><div class="ttname"><a href="structCERRSET__BITS.html#a3b9e78042fa54f3e4dcc2064326b748c">CERRSET_BITS::DMARDERR</a></div><div class="ttdeci">Uint16 DMARDERR</div><div class="ttdef"><b>Definition</b> <a href="#l00919">F2837xD_memconfig.h:919</a></div></div>
<div class="ttc" id="astructCERRSET__BITS_html_ad9ccd1048e0fbee39f327e3976b3b672"><div class="ttname"><a href="structCERRSET__BITS.html#ad9ccd1048e0fbee39f327e3976b3b672">CERRSET_BITS::CPURDERR</a></div><div class="ttdeci">Uint16 CPURDERR</div><div class="ttdef"><b>Definition</b> <a href="#l00918">F2837xD_memconfig.h:918</a></div></div>
<div class="ttc" id="astructCERRSET__BITS_html_adf3d0167ce2ed65137a2d3c1283be78e"><div class="ttname"><a href="structCERRSET__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">CERRSET_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition</b> <a href="#l00921">F2837xD_memconfig.h:921</a></div></div>
<div class="ttc" id="astructDxACCPROT0__BITS_html"><div class="ttname"><a href="structDxACCPROT0__BITS.html">DxACCPROT0_BITS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00080">F2837xD_memconfig.h:80</a></div></div>
<div class="ttc" id="astructDxACCPROT0__BITS_html_a1464e65fbcc4ea78c66af219a2c18e02"><div class="ttname"><a href="structDxACCPROT0__BITS.html#a1464e65fbcc4ea78c66af219a2c18e02">DxACCPROT0_BITS::FETCHPROT_D1</a></div><div class="ttdeci">Uint16 FETCHPROT_D1</div><div class="ttdef"><b>Definition</b> <a href="#l00085">F2837xD_memconfig.h:85</a></div></div>
<div class="ttc" id="astructDxACCPROT0__BITS_html_a1954bc0993e8bd4d43e4edfb9248ed00"><div class="ttname"><a href="structDxACCPROT0__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">DxACCPROT0_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition</b> <a href="#l00084">F2837xD_memconfig.h:84</a></div></div>
<div class="ttc" id="astructDxACCPROT0__BITS_html_a1fc3a25cb015690eea35226667632edf"><div class="ttname"><a href="structDxACCPROT0__BITS.html#a1fc3a25cb015690eea35226667632edf">DxACCPROT0_BITS::rsvd3</a></div><div class="ttdeci">Uint16 rsvd3</div><div class="ttdef"><b>Definition</b> <a href="#l00087">F2837xD_memconfig.h:87</a></div></div>
<div class="ttc" id="astructDxACCPROT0__BITS_html_a312e21ad2daf696df3204e4c238f656e"><div class="ttname"><a href="structDxACCPROT0__BITS.html#a312e21ad2daf696df3204e4c238f656e">DxACCPROT0_BITS::FETCHPROT_D0</a></div><div class="ttdeci">Uint16 FETCHPROT_D0</div><div class="ttdef"><b>Definition</b> <a href="#l00082">F2837xD_memconfig.h:82</a></div></div>
<div class="ttc" id="astructDxACCPROT0__BITS_html_a402a3edc284d9c8b639a55b8407ea472"><div class="ttname"><a href="structDxACCPROT0__BITS.html#a402a3edc284d9c8b639a55b8407ea472">DxACCPROT0_BITS::CPUWRPROT_D1</a></div><div class="ttdeci">Uint16 CPUWRPROT_D1</div><div class="ttdef"><b>Definition</b> <a href="#l00086">F2837xD_memconfig.h:86</a></div></div>
<div class="ttc" id="astructDxACCPROT0__BITS_html_a728155942ce128b30747fa737aa37321"><div class="ttname"><a href="structDxACCPROT0__BITS.html#a728155942ce128b30747fa737aa37321">DxACCPROT0_BITS::CPUWRPROT_D0</a></div><div class="ttdeci">Uint16 CPUWRPROT_D0</div><div class="ttdef"><b>Definition</b> <a href="#l00083">F2837xD_memconfig.h:83</a></div></div>
<div class="ttc" id="astructDxACCPROT0__BITS_html_adf3d0167ce2ed65137a2d3c1283be78e"><div class="ttname"><a href="structDxACCPROT0__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">DxACCPROT0_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition</b> <a href="#l00081">F2837xD_memconfig.h:81</a></div></div>
<div class="ttc" id="astructDxCOMMIT__BITS_html"><div class="ttname"><a href="structDxCOMMIT__BITS.html">DxCOMMIT_BITS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00067">F2837xD_memconfig.h:67</a></div></div>
<div class="ttc" id="astructDxCOMMIT__BITS_html_a1954bc0993e8bd4d43e4edfb9248ed00"><div class="ttname"><a href="structDxCOMMIT__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">DxCOMMIT_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition</b> <a href="#l00071">F2837xD_memconfig.h:71</a></div></div>
<div class="ttc" id="astructDxCOMMIT__BITS_html_a1fc3a25cb015690eea35226667632edf"><div class="ttname"><a href="structDxCOMMIT__BITS.html#a1fc3a25cb015690eea35226667632edf">DxCOMMIT_BITS::rsvd3</a></div><div class="ttdeci">Uint16 rsvd3</div><div class="ttdef"><b>Definition</b> <a href="#l00072">F2837xD_memconfig.h:72</a></div></div>
<div class="ttc" id="astructDxCOMMIT__BITS_html_a3b1ed9e6a6a707be9cbe9e6f15fa329f"><div class="ttname"><a href="structDxCOMMIT__BITS.html#a3b1ed9e6a6a707be9cbe9e6f15fa329f">DxCOMMIT_BITS::COMMIT_D1</a></div><div class="ttdeci">Uint16 COMMIT_D1</div><div class="ttdef"><b>Definition</b> <a href="#l00070">F2837xD_memconfig.h:70</a></div></div>
<div class="ttc" id="astructDxCOMMIT__BITS_html_a7f0d8eea3ac312d9bcd9320e68be41aa"><div class="ttname"><a href="structDxCOMMIT__BITS.html#a7f0d8eea3ac312d9bcd9320e68be41aa">DxCOMMIT_BITS::COMMIT_D0</a></div><div class="ttdeci">Uint16 COMMIT_D0</div><div class="ttdef"><b>Definition</b> <a href="#l00069">F2837xD_memconfig.h:69</a></div></div>
<div class="ttc" id="astructDxCOMMIT__BITS_html_adf3d0167ce2ed65137a2d3c1283be78e"><div class="ttname"><a href="structDxCOMMIT__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">DxCOMMIT_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition</b> <a href="#l00068">F2837xD_memconfig.h:68</a></div></div>
<div class="ttc" id="astructDxINITDONE__BITS_html"><div class="ttname"><a href="structDxINITDONE__BITS.html">DxINITDONE_BITS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00123">F2837xD_memconfig.h:123</a></div></div>
<div class="ttc" id="astructDxINITDONE__BITS_html_a15b0dd88b2c29620a89ce3ec7299dc7f"><div class="ttname"><a href="structDxINITDONE__BITS.html#a15b0dd88b2c29620a89ce3ec7299dc7f">DxINITDONE_BITS::INITDONE_M1</a></div><div class="ttdeci">Uint16 INITDONE_M1</div><div class="ttdef"><b>Definition</b> <a href="#l00125">F2837xD_memconfig.h:125</a></div></div>
<div class="ttc" id="astructDxINITDONE__BITS_html_a1954bc0993e8bd4d43e4edfb9248ed00"><div class="ttname"><a href="structDxINITDONE__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">DxINITDONE_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition</b> <a href="#l00129">F2837xD_memconfig.h:129</a></div></div>
<div class="ttc" id="astructDxINITDONE__BITS_html_a948784beb0992794ddfae9d35432ed64"><div class="ttname"><a href="structDxINITDONE__BITS.html#a948784beb0992794ddfae9d35432ed64">DxINITDONE_BITS::INITDONE_D0</a></div><div class="ttdeci">Uint16 INITDONE_D0</div><div class="ttdef"><b>Definition</b> <a href="#l00126">F2837xD_memconfig.h:126</a></div></div>
<div class="ttc" id="astructDxINITDONE__BITS_html_aa3d8b5c7cff51e8ed946014020a4c569"><div class="ttname"><a href="structDxINITDONE__BITS.html#aa3d8b5c7cff51e8ed946014020a4c569">DxINITDONE_BITS::INITDONE_D1</a></div><div class="ttdeci">Uint16 INITDONE_D1</div><div class="ttdef"><b>Definition</b> <a href="#l00127">F2837xD_memconfig.h:127</a></div></div>
<div class="ttc" id="astructDxINITDONE__BITS_html_adf3d0167ce2ed65137a2d3c1283be78e"><div class="ttname"><a href="structDxINITDONE__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">DxINITDONE_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition</b> <a href="#l00128">F2837xD_memconfig.h:128</a></div></div>
<div class="ttc" id="astructDxINITDONE__BITS_html_ae951013cd88e78a3a6912879f22c0d63"><div class="ttname"><a href="structDxINITDONE__BITS.html#ae951013cd88e78a3a6912879f22c0d63">DxINITDONE_BITS::INITDONE_M0</a></div><div class="ttdeci">Uint16 INITDONE_M0</div><div class="ttdef"><b>Definition</b> <a href="#l00124">F2837xD_memconfig.h:124</a></div></div>
<div class="ttc" id="astructDxINIT__BITS_html"><div class="ttname"><a href="structDxINIT__BITS.html">DxINIT_BITS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00109">F2837xD_memconfig.h:109</a></div></div>
<div class="ttc" id="astructDxINIT__BITS_html_a1954bc0993e8bd4d43e4edfb9248ed00"><div class="ttname"><a href="structDxINIT__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">DxINIT_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition</b> <a href="#l00115">F2837xD_memconfig.h:115</a></div></div>
<div class="ttc" id="astructDxINIT__BITS_html_a2e5fe91fffd7f88bd726580944956c5c"><div class="ttname"><a href="structDxINIT__BITS.html#a2e5fe91fffd7f88bd726580944956c5c">DxINIT_BITS::INIT_D0</a></div><div class="ttdeci">Uint16 INIT_D0</div><div class="ttdef"><b>Definition</b> <a href="#l00112">F2837xD_memconfig.h:112</a></div></div>
<div class="ttc" id="astructDxINIT__BITS_html_a3763150c0b378d18d7cb2f7374b1cb31"><div class="ttname"><a href="structDxINIT__BITS.html#a3763150c0b378d18d7cb2f7374b1cb31">DxINIT_BITS::INIT_M1</a></div><div class="ttdeci">Uint16 INIT_M1</div><div class="ttdef"><b>Definition</b> <a href="#l00111">F2837xD_memconfig.h:111</a></div></div>
<div class="ttc" id="astructDxINIT__BITS_html_abc3fb78920db93527fc6f41035e509aa"><div class="ttname"><a href="structDxINIT__BITS.html#abc3fb78920db93527fc6f41035e509aa">DxINIT_BITS::INIT_D1</a></div><div class="ttdeci">Uint16 INIT_D1</div><div class="ttdef"><b>Definition</b> <a href="#l00113">F2837xD_memconfig.h:113</a></div></div>
<div class="ttc" id="astructDxINIT__BITS_html_adf3d0167ce2ed65137a2d3c1283be78e"><div class="ttname"><a href="structDxINIT__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">DxINIT_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition</b> <a href="#l00114">F2837xD_memconfig.h:114</a></div></div>
<div class="ttc" id="astructDxINIT__BITS_html_ae1cb9926bb497e58f96f892ec3eec084"><div class="ttname"><a href="structDxINIT__BITS.html#ae1cb9926bb497e58f96f892ec3eec084">DxINIT_BITS::INIT_M0</a></div><div class="ttdeci">Uint16 INIT_M0</div><div class="ttdef"><b>Definition</b> <a href="#l00110">F2837xD_memconfig.h:110</a></div></div>
<div class="ttc" id="astructDxLOCK__BITS_html"><div class="ttname"><a href="structDxLOCK__BITS.html">DxLOCK_BITS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00054">F2837xD_memconfig.h:54</a></div></div>
<div class="ttc" id="astructDxLOCK__BITS_html_a0695534639dbfac1f10deeca3f506edc"><div class="ttname"><a href="structDxLOCK__BITS.html#a0695534639dbfac1f10deeca3f506edc">DxLOCK_BITS::LOCK_D1</a></div><div class="ttdeci">Uint16 LOCK_D1</div><div class="ttdef"><b>Definition</b> <a href="#l00057">F2837xD_memconfig.h:57</a></div></div>
<div class="ttc" id="astructDxLOCK__BITS_html_a1954bc0993e8bd4d43e4edfb9248ed00"><div class="ttname"><a href="structDxLOCK__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">DxLOCK_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition</b> <a href="#l00058">F2837xD_memconfig.h:58</a></div></div>
<div class="ttc" id="astructDxLOCK__BITS_html_a1fc3a25cb015690eea35226667632edf"><div class="ttname"><a href="structDxLOCK__BITS.html#a1fc3a25cb015690eea35226667632edf">DxLOCK_BITS::rsvd3</a></div><div class="ttdeci">Uint16 rsvd3</div><div class="ttdef"><b>Definition</b> <a href="#l00059">F2837xD_memconfig.h:59</a></div></div>
<div class="ttc" id="astructDxLOCK__BITS_html_adf3d0167ce2ed65137a2d3c1283be78e"><div class="ttname"><a href="structDxLOCK__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">DxLOCK_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition</b> <a href="#l00055">F2837xD_memconfig.h:55</a></div></div>
<div class="ttc" id="astructDxLOCK__BITS_html_afc1bbf70fd30961110b7417a3a2ab4b0"><div class="ttname"><a href="structDxLOCK__BITS.html#afc1bbf70fd30961110b7417a3a2ab4b0">DxLOCK_BITS::LOCK_D0</a></div><div class="ttdeci">Uint16 LOCK_D0</div><div class="ttdef"><b>Definition</b> <a href="#l00056">F2837xD_memconfig.h:56</a></div></div>
<div class="ttc" id="astructDxTEST__BITS_html"><div class="ttname"><a href="structDxTEST__BITS.html">DxTEST_BITS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00095">F2837xD_memconfig.h:95</a></div></div>
<div class="ttc" id="astructDxTEST__BITS_html_a1954bc0993e8bd4d43e4edfb9248ed00"><div class="ttname"><a href="structDxTEST__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">DxTEST_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition</b> <a href="#l00101">F2837xD_memconfig.h:101</a></div></div>
<div class="ttc" id="astructDxTEST__BITS_html_a28dd53987eb8d6d6ba3286c6502f6378"><div class="ttname"><a href="structDxTEST__BITS.html#a28dd53987eb8d6d6ba3286c6502f6378">DxTEST_BITS::TEST_D1</a></div><div class="ttdeci">Uint16 TEST_D1</div><div class="ttdef"><b>Definition</b> <a href="#l00099">F2837xD_memconfig.h:99</a></div></div>
<div class="ttc" id="astructDxTEST__BITS_html_a325c3a969f5f2c7594f3674aeeac6321"><div class="ttname"><a href="structDxTEST__BITS.html#a325c3a969f5f2c7594f3674aeeac6321">DxTEST_BITS::TEST_M1</a></div><div class="ttdeci">Uint16 TEST_M1</div><div class="ttdef"><b>Definition</b> <a href="#l00097">F2837xD_memconfig.h:97</a></div></div>
<div class="ttc" id="astructDxTEST__BITS_html_a3abf335026b2c58ce7328f95eb9d9cee"><div class="ttname"><a href="structDxTEST__BITS.html#a3abf335026b2c58ce7328f95eb9d9cee">DxTEST_BITS::TEST_D0</a></div><div class="ttdeci">Uint16 TEST_D0</div><div class="ttdef"><b>Definition</b> <a href="#l00098">F2837xD_memconfig.h:98</a></div></div>
<div class="ttc" id="astructDxTEST__BITS_html_a94f097037b27ec7170f023d47c481d3a"><div class="ttname"><a href="structDxTEST__BITS.html#a94f097037b27ec7170f023d47c481d3a">DxTEST_BITS::TEST_M0</a></div><div class="ttdeci">Uint16 TEST_M0</div><div class="ttdef"><b>Definition</b> <a href="#l00096">F2837xD_memconfig.h:96</a></div></div>
<div class="ttc" id="astructDxTEST__BITS_html_adf3d0167ce2ed65137a2d3c1283be78e"><div class="ttname"><a href="structDxTEST__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">DxTEST_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition</b> <a href="#l00100">F2837xD_memconfig.h:100</a></div></div>
<div class="ttc" id="astructEMIF1ACCPROT0__BITS_html"><div class="ttname"><a href="structEMIF1ACCPROT0__BITS.html">EMIF1ACCPROT0_BITS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00645">F2837xD_memconfig.h:645</a></div></div>
<div class="ttc" id="astructEMIF1ACCPROT0__BITS_html_a1954bc0993e8bd4d43e4edfb9248ed00"><div class="ttname"><a href="structEMIF1ACCPROT0__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">EMIF1ACCPROT0_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition</b> <a href="#l00650">F2837xD_memconfig.h:650</a></div></div>
<div class="ttc" id="astructEMIF1ACCPROT0__BITS_html_a1ecc2e4c3a830246d40dd6ede40b5162"><div class="ttname"><a href="structEMIF1ACCPROT0__BITS.html#a1ecc2e4c3a830246d40dd6ede40b5162">EMIF1ACCPROT0_BITS::DMAWRPROT_EMIF1</a></div><div class="ttdeci">Uint16 DMAWRPROT_EMIF1</div><div class="ttdef"><b>Definition</b> <a href="#l00648">F2837xD_memconfig.h:648</a></div></div>
<div class="ttc" id="astructEMIF1ACCPROT0__BITS_html_a3782547bbdf8bf851a79d03c9614c917"><div class="ttname"><a href="structEMIF1ACCPROT0__BITS.html#a3782547bbdf8bf851a79d03c9614c917">EMIF1ACCPROT0_BITS::FETCHPROT_EMIF1</a></div><div class="ttdeci">Uint16 FETCHPROT_EMIF1</div><div class="ttdef"><b>Definition</b> <a href="#l00646">F2837xD_memconfig.h:646</a></div></div>
<div class="ttc" id="astructEMIF1ACCPROT0__BITS_html_ab1ab1d817e3cc10bf43f381a6b879dd3"><div class="ttname"><a href="structEMIF1ACCPROT0__BITS.html#ab1ab1d817e3cc10bf43f381a6b879dd3">EMIF1ACCPROT0_BITS::CPUWRPROT_EMIF1</a></div><div class="ttdeci">Uint16 CPUWRPROT_EMIF1</div><div class="ttdef"><b>Definition</b> <a href="#l00647">F2837xD_memconfig.h:647</a></div></div>
<div class="ttc" id="astructEMIF1ACCPROT0__BITS_html_adf3d0167ce2ed65137a2d3c1283be78e"><div class="ttname"><a href="structEMIF1ACCPROT0__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">EMIF1ACCPROT0_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition</b> <a href="#l00649">F2837xD_memconfig.h:649</a></div></div>
<div class="ttc" id="astructEMIF1COMMIT__BITS_html"><div class="ttname"><a href="structEMIF1COMMIT__BITS.html">EMIF1COMMIT_BITS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00623">F2837xD_memconfig.h:623</a></div></div>
<div class="ttc" id="astructEMIF1COMMIT__BITS_html_a083690144b0f7f27030ea1930e2ebacb"><div class="ttname"><a href="structEMIF1COMMIT__BITS.html#a083690144b0f7f27030ea1930e2ebacb">EMIF1COMMIT_BITS::COMMIT_EMIF1</a></div><div class="ttdeci">Uint16 COMMIT_EMIF1</div><div class="ttdef"><b>Definition</b> <a href="#l00624">F2837xD_memconfig.h:624</a></div></div>
<div class="ttc" id="astructEMIF1COMMIT__BITS_html_a1954bc0993e8bd4d43e4edfb9248ed00"><div class="ttname"><a href="structEMIF1COMMIT__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">EMIF1COMMIT_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition</b> <a href="#l00626">F2837xD_memconfig.h:626</a></div></div>
<div class="ttc" id="astructEMIF1COMMIT__BITS_html_adf3d0167ce2ed65137a2d3c1283be78e"><div class="ttname"><a href="structEMIF1COMMIT__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">EMIF1COMMIT_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition</b> <a href="#l00625">F2837xD_memconfig.h:625</a></div></div>
<div class="ttc" id="astructEMIF1LOCK__BITS_html"><div class="ttname"><a href="structEMIF1LOCK__BITS.html">EMIF1LOCK_BITS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00612">F2837xD_memconfig.h:612</a></div></div>
<div class="ttc" id="astructEMIF1LOCK__BITS_html_a1954bc0993e8bd4d43e4edfb9248ed00"><div class="ttname"><a href="structEMIF1LOCK__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">EMIF1LOCK_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition</b> <a href="#l00615">F2837xD_memconfig.h:615</a></div></div>
<div class="ttc" id="astructEMIF1LOCK__BITS_html_a42799bf937314085a129d2863f1dbbfc"><div class="ttname"><a href="structEMIF1LOCK__BITS.html#a42799bf937314085a129d2863f1dbbfc">EMIF1LOCK_BITS::LOCK_EMIF1</a></div><div class="ttdeci">Uint16 LOCK_EMIF1</div><div class="ttdef"><b>Definition</b> <a href="#l00613">F2837xD_memconfig.h:613</a></div></div>
<div class="ttc" id="astructEMIF1LOCK__BITS_html_adf3d0167ce2ed65137a2d3c1283be78e"><div class="ttname"><a href="structEMIF1LOCK__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">EMIF1LOCK_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition</b> <a href="#l00614">F2837xD_memconfig.h:614</a></div></div>
<div class="ttc" id="astructEMIF1MSEL__BITS_html"><div class="ttname"><a href="structEMIF1MSEL__BITS.html">EMIF1MSEL_BITS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00634">F2837xD_memconfig.h:634</a></div></div>
<div class="ttc" id="astructEMIF1MSEL__BITS_html_ac0cc1a8015b9488e02997f4ad455ba6a"><div class="ttname"><a href="structEMIF1MSEL__BITS.html#ac0cc1a8015b9488e02997f4ad455ba6a">EMIF1MSEL_BITS::KEY</a></div><div class="ttdeci">Uint32 KEY</div><div class="ttdef"><b>Definition</b> <a href="#l00637">F2837xD_memconfig.h:637</a></div></div>
<div class="ttc" id="astructEMIF1MSEL__BITS_html_ad885ef779770d52b33263a12b0a136dd"><div class="ttname"><a href="structEMIF1MSEL__BITS.html#ad885ef779770d52b33263a12b0a136dd">EMIF1MSEL_BITS::MSEL_EMIF1</a></div><div class="ttdeci">Uint16 MSEL_EMIF1</div><div class="ttdef"><b>Definition</b> <a href="#l00635">F2837xD_memconfig.h:635</a></div></div>
<div class="ttc" id="astructEMIF1MSEL__BITS_html_adf3d0167ce2ed65137a2d3c1283be78e"><div class="ttname"><a href="structEMIF1MSEL__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">EMIF1MSEL_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition</b> <a href="#l00636">F2837xD_memconfig.h:636</a></div></div>
<div class="ttc" id="astructEMIF1__CONFIG__REGS_html"><div class="ttname"><a href="structEMIF1__CONFIG__REGS.html">EMIF1_CONFIG_REGS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00658">F2837xD_memconfig.h:658</a></div></div>
<div class="ttc" id="astructEMIF1__CONFIG__REGS_html_a1b86716c5407659d6aae28deda0e3cfc"><div class="ttname"><a href="structEMIF1__CONFIG__REGS.html#a1b86716c5407659d6aae28deda0e3cfc">EMIF1_CONFIG_REGS::EMIF1ACCPROT0</a></div><div class="ttdeci">union EMIF1ACCPROT0_REG EMIF1ACCPROT0</div><div class="ttdef"><b>Definition</b> <a href="#l00663">F2837xD_memconfig.h:663</a></div></div>
<div class="ttc" id="astructEMIF1__CONFIG__REGS_html_a437af93d48b35a707e8b517a50e932ce"><div class="ttname"><a href="structEMIF1__CONFIG__REGS.html#a437af93d48b35a707e8b517a50e932ce">EMIF1_CONFIG_REGS::EMIF1MSEL</a></div><div class="ttdeci">union EMIF1MSEL_REG EMIF1MSEL</div><div class="ttdef"><b>Definition</b> <a href="#l00661">F2837xD_memconfig.h:661</a></div></div>
<div class="ttc" id="astructEMIF1__CONFIG__REGS_html_a85bdcdb65bdcf882a0c6ffd0c4c9abf9"><div class="ttname"><a href="structEMIF1__CONFIG__REGS.html#a85bdcdb65bdcf882a0c6ffd0c4c9abf9">EMIF1_CONFIG_REGS::EMIF1LOCK</a></div><div class="ttdeci">union EMIF1LOCK_REG EMIF1LOCK</div><div class="ttdef"><b>Definition</b> <a href="#l00659">F2837xD_memconfig.h:659</a></div></div>
<div class="ttc" id="astructEMIF1__CONFIG__REGS_html_ab7331c4d966125be6478770b1d2f0801"><div class="ttname"><a href="structEMIF1__CONFIG__REGS.html#ab7331c4d966125be6478770b1d2f0801">EMIF1_CONFIG_REGS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1[2]</div><div class="ttdef"><b>Definition</b> <a href="#l00662">F2837xD_memconfig.h:662</a></div></div>
<div class="ttc" id="astructEMIF1__CONFIG__REGS_html_adcd5f44d46349eefbf6dbfb70b3b2ac4"><div class="ttname"><a href="structEMIF1__CONFIG__REGS.html#adcd5f44d46349eefbf6dbfb70b3b2ac4">EMIF1_CONFIG_REGS::EMIF1COMMIT</a></div><div class="ttdeci">union EMIF1COMMIT_REG EMIF1COMMIT</div><div class="ttdef"><b>Definition</b> <a href="#l00660">F2837xD_memconfig.h:660</a></div></div>
<div class="ttc" id="astructEMIF2ACCPROT0__BITS_html"><div class="ttname"><a href="structEMIF2ACCPROT0__BITS.html">EMIF2ACCPROT0_BITS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00688">F2837xD_memconfig.h:688</a></div></div>
<div class="ttc" id="astructEMIF2ACCPROT0__BITS_html_a1954bc0993e8bd4d43e4edfb9248ed00"><div class="ttname"><a href="structEMIF2ACCPROT0__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">EMIF2ACCPROT0_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition</b> <a href="#l00692">F2837xD_memconfig.h:692</a></div></div>
<div class="ttc" id="astructEMIF2ACCPROT0__BITS_html_a501da1ac8d49c4ba582936266fc04d94"><div class="ttname"><a href="structEMIF2ACCPROT0__BITS.html#a501da1ac8d49c4ba582936266fc04d94">EMIF2ACCPROT0_BITS::CPUWRPROT_EMIF2</a></div><div class="ttdeci">Uint16 CPUWRPROT_EMIF2</div><div class="ttdef"><b>Definition</b> <a href="#l00690">F2837xD_memconfig.h:690</a></div></div>
<div class="ttc" id="astructEMIF2ACCPROT0__BITS_html_a7da2470de171fac303f0fd183c0d6516"><div class="ttname"><a href="structEMIF2ACCPROT0__BITS.html#a7da2470de171fac303f0fd183c0d6516">EMIF2ACCPROT0_BITS::FETCHPROT_EMIF2</a></div><div class="ttdeci">Uint16 FETCHPROT_EMIF2</div><div class="ttdef"><b>Definition</b> <a href="#l00689">F2837xD_memconfig.h:689</a></div></div>
<div class="ttc" id="astructEMIF2ACCPROT0__BITS_html_adf3d0167ce2ed65137a2d3c1283be78e"><div class="ttname"><a href="structEMIF2ACCPROT0__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">EMIF2ACCPROT0_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition</b> <a href="#l00691">F2837xD_memconfig.h:691</a></div></div>
<div class="ttc" id="astructEMIF2COMMIT__BITS_html"><div class="ttname"><a href="structEMIF2COMMIT__BITS.html">EMIF2COMMIT_BITS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00677">F2837xD_memconfig.h:677</a></div></div>
<div class="ttc" id="astructEMIF2COMMIT__BITS_html_a1954bc0993e8bd4d43e4edfb9248ed00"><div class="ttname"><a href="structEMIF2COMMIT__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">EMIF2COMMIT_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition</b> <a href="#l00680">F2837xD_memconfig.h:680</a></div></div>
<div class="ttc" id="astructEMIF2COMMIT__BITS_html_a57beea45063ac748ac0d6a4bb75b1835"><div class="ttname"><a href="structEMIF2COMMIT__BITS.html#a57beea45063ac748ac0d6a4bb75b1835">EMIF2COMMIT_BITS::COMMIT_EMIF2</a></div><div class="ttdeci">Uint16 COMMIT_EMIF2</div><div class="ttdef"><b>Definition</b> <a href="#l00678">F2837xD_memconfig.h:678</a></div></div>
<div class="ttc" id="astructEMIF2COMMIT__BITS_html_adf3d0167ce2ed65137a2d3c1283be78e"><div class="ttname"><a href="structEMIF2COMMIT__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">EMIF2COMMIT_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition</b> <a href="#l00679">F2837xD_memconfig.h:679</a></div></div>
<div class="ttc" id="astructEMIF2LOCK__BITS_html"><div class="ttname"><a href="structEMIF2LOCK__BITS.html">EMIF2LOCK_BITS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00666">F2837xD_memconfig.h:666</a></div></div>
<div class="ttc" id="astructEMIF2LOCK__BITS_html_a1954bc0993e8bd4d43e4edfb9248ed00"><div class="ttname"><a href="structEMIF2LOCK__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">EMIF2LOCK_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition</b> <a href="#l00669">F2837xD_memconfig.h:669</a></div></div>
<div class="ttc" id="astructEMIF2LOCK__BITS_html_a3c2c3ed4a30910c6d5a8f0d7e2a95041"><div class="ttname"><a href="structEMIF2LOCK__BITS.html#a3c2c3ed4a30910c6d5a8f0d7e2a95041">EMIF2LOCK_BITS::LOCK_EMIF2</a></div><div class="ttdeci">Uint16 LOCK_EMIF2</div><div class="ttdef"><b>Definition</b> <a href="#l00667">F2837xD_memconfig.h:667</a></div></div>
<div class="ttc" id="astructEMIF2LOCK__BITS_html_adf3d0167ce2ed65137a2d3c1283be78e"><div class="ttname"><a href="structEMIF2LOCK__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">EMIF2LOCK_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition</b> <a href="#l00668">F2837xD_memconfig.h:668</a></div></div>
<div class="ttc" id="astructEMIF2__CONFIG__REGS_html"><div class="ttname"><a href="structEMIF2__CONFIG__REGS.html">EMIF2_CONFIG_REGS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00700">F2837xD_memconfig.h:700</a></div></div>
<div class="ttc" id="astructEMIF2__CONFIG__REGS_html_a35559b4a439a1c1b79c43ef193858b2b"><div class="ttname"><a href="structEMIF2__CONFIG__REGS.html#a35559b4a439a1c1b79c43ef193858b2b">EMIF2_CONFIG_REGS::EMIF2LOCK</a></div><div class="ttdeci">union EMIF2LOCK_REG EMIF2LOCK</div><div class="ttdef"><b>Definition</b> <a href="#l00701">F2837xD_memconfig.h:701</a></div></div>
<div class="ttc" id="astructEMIF2__CONFIG__REGS_html_a35659d7a8e5a73b677b993b03daa27be"><div class="ttname"><a href="structEMIF2__CONFIG__REGS.html#a35659d7a8e5a73b677b993b03daa27be">EMIF2_CONFIG_REGS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1[4]</div><div class="ttdef"><b>Definition</b> <a href="#l00703">F2837xD_memconfig.h:703</a></div></div>
<div class="ttc" id="astructEMIF2__CONFIG__REGS_html_a5da5b57abab6f14791eb8c4194f2bac0"><div class="ttname"><a href="structEMIF2__CONFIG__REGS.html#a5da5b57abab6f14791eb8c4194f2bac0">EMIF2_CONFIG_REGS::EMIF2COMMIT</a></div><div class="ttdeci">union EMIF2COMMIT_REG EMIF2COMMIT</div><div class="ttdef"><b>Definition</b> <a href="#l00702">F2837xD_memconfig.h:702</a></div></div>
<div class="ttc" id="astructEMIF2__CONFIG__REGS_html_aaa02da50e49880e1fbf7d6a7fa84234c"><div class="ttname"><a href="structEMIF2__CONFIG__REGS.html#aaa02da50e49880e1fbf7d6a7fa84234c">EMIF2_CONFIG_REGS::EMIF2ACCPROT0</a></div><div class="ttdeci">union EMIF2ACCPROT0_REG EMIF2ACCPROT0</div><div class="ttdef"><b>Definition</b> <a href="#l00704">F2837xD_memconfig.h:704</a></div></div>
<div class="ttc" id="astructGSxACCPROT0__BITS_html"><div class="ttname"><a href="structGSxACCPROT0__BITS.html">GSxACCPROT0_BITS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00359">F2837xD_memconfig.h:359</a></div></div>
<div class="ttc" id="astructGSxACCPROT0__BITS_html_a1954bc0993e8bd4d43e4edfb9248ed00"><div class="ttname"><a href="structGSxACCPROT0__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">GSxACCPROT0_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition</b> <a href="#l00367">F2837xD_memconfig.h:367</a></div></div>
<div class="ttc" id="astructGSxACCPROT0__BITS_html_a1aac709e40dd946b66dbeb1dd34f6412"><div class="ttname"><a href="structGSxACCPROT0__BITS.html#a1aac709e40dd946b66dbeb1dd34f6412">GSxACCPROT0_BITS::DMAWRPROT_GS1</a></div><div class="ttdeci">Uint16 DMAWRPROT_GS1</div><div class="ttdef"><b>Definition</b> <a href="#l00366">F2837xD_memconfig.h:366</a></div></div>
<div class="ttc" id="astructGSxACCPROT0__BITS_html_a1f6fce142a42fbd012bcc855e8437c83"><div class="ttname"><a href="structGSxACCPROT0__BITS.html#a1f6fce142a42fbd012bcc855e8437c83">GSxACCPROT0_BITS::FETCHPROT_GS1</a></div><div class="ttdeci">Uint16 FETCHPROT_GS1</div><div class="ttdef"><b>Definition</b> <a href="#l00364">F2837xD_memconfig.h:364</a></div></div>
<div class="ttc" id="astructGSxACCPROT0__BITS_html_a1fc3a25cb015690eea35226667632edf"><div class="ttname"><a href="structGSxACCPROT0__BITS.html#a1fc3a25cb015690eea35226667632edf">GSxACCPROT0_BITS::rsvd3</a></div><div class="ttdeci">Uint16 rsvd3</div><div class="ttdef"><b>Definition</b> <a href="#l00371">F2837xD_memconfig.h:371</a></div></div>
<div class="ttc" id="astructGSxACCPROT0__BITS_html_a21d2ea916719b5fdcccefd5d04a69e12"><div class="ttname"><a href="structGSxACCPROT0__BITS.html#a21d2ea916719b5fdcccefd5d04a69e12">GSxACCPROT0_BITS::DMAWRPROT_GS0</a></div><div class="ttdeci">Uint16 DMAWRPROT_GS0</div><div class="ttdef"><b>Definition</b> <a href="#l00362">F2837xD_memconfig.h:362</a></div></div>
<div class="ttc" id="astructGSxACCPROT0__BITS_html_a45730bc7856b72862d4cfc5247088929"><div class="ttname"><a href="structGSxACCPROT0__BITS.html#a45730bc7856b72862d4cfc5247088929">GSxACCPROT0_BITS::FETCHPROT_GS0</a></div><div class="ttdeci">Uint16 FETCHPROT_GS0</div><div class="ttdef"><b>Definition</b> <a href="#l00360">F2837xD_memconfig.h:360</a></div></div>
<div class="ttc" id="astructGSxACCPROT0__BITS_html_a4bc1ab194f694ab90e89d8d7d25173bc"><div class="ttname"><a href="structGSxACCPROT0__BITS.html#a4bc1ab194f694ab90e89d8d7d25173bc">GSxACCPROT0_BITS::DMAWRPROT_GS3</a></div><div class="ttdeci">Uint16 DMAWRPROT_GS3</div><div class="ttdef"><b>Definition</b> <a href="#l00374">F2837xD_memconfig.h:374</a></div></div>
<div class="ttc" id="astructGSxACCPROT0__BITS_html_a608738e5049eaa1638bafd1b6d8d30c6"><div class="ttname"><a href="structGSxACCPROT0__BITS.html#a608738e5049eaa1638bafd1b6d8d30c6">GSxACCPROT0_BITS::CPUWRPROT_GS2</a></div><div class="ttdeci">Uint16 CPUWRPROT_GS2</div><div class="ttdef"><b>Definition</b> <a href="#l00369">F2837xD_memconfig.h:369</a></div></div>
<div class="ttc" id="astructGSxACCPROT0__BITS_html_a7feaea821af9860dc97aa2781fd26e98"><div class="ttname"><a href="structGSxACCPROT0__BITS.html#a7feaea821af9860dc97aa2781fd26e98">GSxACCPROT0_BITS::FETCHPROT_GS2</a></div><div class="ttdeci">Uint16 FETCHPROT_GS2</div><div class="ttdef"><b>Definition</b> <a href="#l00368">F2837xD_memconfig.h:368</a></div></div>
<div class="ttc" id="astructGSxACCPROT0__BITS_html_aa555c29d5ed6067e6877e7c2f2c33ad3"><div class="ttname"><a href="structGSxACCPROT0__BITS.html#aa555c29d5ed6067e6877e7c2f2c33ad3">GSxACCPROT0_BITS::CPUWRPROT_GS0</a></div><div class="ttdeci">Uint16 CPUWRPROT_GS0</div><div class="ttdef"><b>Definition</b> <a href="#l00361">F2837xD_memconfig.h:361</a></div></div>
<div class="ttc" id="astructGSxACCPROT0__BITS_html_ab0f3f0200bcfdfb8041c57f19539dd97"><div class="ttname"><a href="structGSxACCPROT0__BITS.html#ab0f3f0200bcfdfb8041c57f19539dd97">GSxACCPROT0_BITS::CPUWRPROT_GS3</a></div><div class="ttdeci">Uint16 CPUWRPROT_GS3</div><div class="ttdef"><b>Definition</b> <a href="#l00373">F2837xD_memconfig.h:373</a></div></div>
<div class="ttc" id="astructGSxACCPROT0__BITS_html_abd10ceac77345a9df5e03b2cb23be801"><div class="ttname"><a href="structGSxACCPROT0__BITS.html#abd10ceac77345a9df5e03b2cb23be801">GSxACCPROT0_BITS::FETCHPROT_GS3</a></div><div class="ttdeci">Uint16 FETCHPROT_GS3</div><div class="ttdef"><b>Definition</b> <a href="#l00372">F2837xD_memconfig.h:372</a></div></div>
<div class="ttc" id="astructGSxACCPROT0__BITS_html_ac6b84a6640dfb1de631ae902bca0e0b0"><div class="ttname"><a href="structGSxACCPROT0__BITS.html#ac6b84a6640dfb1de631ae902bca0e0b0">GSxACCPROT0_BITS::CPUWRPROT_GS1</a></div><div class="ttdeci">Uint16 CPUWRPROT_GS1</div><div class="ttdef"><b>Definition</b> <a href="#l00365">F2837xD_memconfig.h:365</a></div></div>
<div class="ttc" id="astructGSxACCPROT0__BITS_html_ad86b82d59c7eb0ee63cc76a0bedf7c57"><div class="ttname"><a href="structGSxACCPROT0__BITS.html#ad86b82d59c7eb0ee63cc76a0bedf7c57">GSxACCPROT0_BITS::DMAWRPROT_GS2</a></div><div class="ttdeci">Uint16 DMAWRPROT_GS2</div><div class="ttdef"><b>Definition</b> <a href="#l00370">F2837xD_memconfig.h:370</a></div></div>
<div class="ttc" id="astructGSxACCPROT0__BITS_html_adf3d0167ce2ed65137a2d3c1283be78e"><div class="ttname"><a href="structGSxACCPROT0__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">GSxACCPROT0_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition</b> <a href="#l00363">F2837xD_memconfig.h:363</a></div></div>
<div class="ttc" id="astructGSxACCPROT0__BITS_html_af0b3b8e4dc374185bf16cdeb704beedf"><div class="ttname"><a href="structGSxACCPROT0__BITS.html#af0b3b8e4dc374185bf16cdeb704beedf">GSxACCPROT0_BITS::rsvd4</a></div><div class="ttdeci">Uint16 rsvd4</div><div class="ttdef"><b>Definition</b> <a href="#l00375">F2837xD_memconfig.h:375</a></div></div>
<div class="ttc" id="astructGSxACCPROT1__BITS_html"><div class="ttname"><a href="structGSxACCPROT1__BITS.html">GSxACCPROT1_BITS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00383">F2837xD_memconfig.h:383</a></div></div>
<div class="ttc" id="astructGSxACCPROT1__BITS_html_a005bfeca46e9ba71d749a3e270f8553d"><div class="ttname"><a href="structGSxACCPROT1__BITS.html#a005bfeca46e9ba71d749a3e270f8553d">GSxACCPROT1_BITS::CPUWRPROT_GS4</a></div><div class="ttdeci">Uint16 CPUWRPROT_GS4</div><div class="ttdef"><b>Definition</b> <a href="#l00385">F2837xD_memconfig.h:385</a></div></div>
<div class="ttc" id="astructGSxACCPROT1__BITS_html_a153a817e981775fba08325a14d6fd408"><div class="ttname"><a href="structGSxACCPROT1__BITS.html#a153a817e981775fba08325a14d6fd408">GSxACCPROT1_BITS::CPUWRPROT_GS7</a></div><div class="ttdeci">Uint16 CPUWRPROT_GS7</div><div class="ttdef"><b>Definition</b> <a href="#l00397">F2837xD_memconfig.h:397</a></div></div>
<div class="ttc" id="astructGSxACCPROT1__BITS_html_a1954bc0993e8bd4d43e4edfb9248ed00"><div class="ttname"><a href="structGSxACCPROT1__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">GSxACCPROT1_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition</b> <a href="#l00391">F2837xD_memconfig.h:391</a></div></div>
<div class="ttc" id="astructGSxACCPROT1__BITS_html_a1cf70841689711a4f11eb7c302d60f19"><div class="ttname"><a href="structGSxACCPROT1__BITS.html#a1cf70841689711a4f11eb7c302d60f19">GSxACCPROT1_BITS::FETCHPROT_GS7</a></div><div class="ttdeci">Uint16 FETCHPROT_GS7</div><div class="ttdef"><b>Definition</b> <a href="#l00396">F2837xD_memconfig.h:396</a></div></div>
<div class="ttc" id="astructGSxACCPROT1__BITS_html_a1fc3a25cb015690eea35226667632edf"><div class="ttname"><a href="structGSxACCPROT1__BITS.html#a1fc3a25cb015690eea35226667632edf">GSxACCPROT1_BITS::rsvd3</a></div><div class="ttdeci">Uint16 rsvd3</div><div class="ttdef"><b>Definition</b> <a href="#l00395">F2837xD_memconfig.h:395</a></div></div>
<div class="ttc" id="astructGSxACCPROT1__BITS_html_a2963fe8f401202db6281ec7f2c602f9d"><div class="ttname"><a href="structGSxACCPROT1__BITS.html#a2963fe8f401202db6281ec7f2c602f9d">GSxACCPROT1_BITS::CPUWRPROT_GS5</a></div><div class="ttdeci">Uint16 CPUWRPROT_GS5</div><div class="ttdef"><b>Definition</b> <a href="#l00389">F2837xD_memconfig.h:389</a></div></div>
<div class="ttc" id="astructGSxACCPROT1__BITS_html_a43116a2bc11f76201d42152c96b11100"><div class="ttname"><a href="structGSxACCPROT1__BITS.html#a43116a2bc11f76201d42152c96b11100">GSxACCPROT1_BITS::DMAWRPROT_GS5</a></div><div class="ttdeci">Uint16 DMAWRPROT_GS5</div><div class="ttdef"><b>Definition</b> <a href="#l00390">F2837xD_memconfig.h:390</a></div></div>
<div class="ttc" id="astructGSxACCPROT1__BITS_html_a54b583f42e23e939d4fb62a0f76c27ed"><div class="ttname"><a href="structGSxACCPROT1__BITS.html#a54b583f42e23e939d4fb62a0f76c27ed">GSxACCPROT1_BITS::DMAWRPROT_GS4</a></div><div class="ttdeci">Uint16 DMAWRPROT_GS4</div><div class="ttdef"><b>Definition</b> <a href="#l00386">F2837xD_memconfig.h:386</a></div></div>
<div class="ttc" id="astructGSxACCPROT1__BITS_html_a5871eb61b13903b79bdc7d63f42c02f1"><div class="ttname"><a href="structGSxACCPROT1__BITS.html#a5871eb61b13903b79bdc7d63f42c02f1">GSxACCPROT1_BITS::CPUWRPROT_GS6</a></div><div class="ttdeci">Uint16 CPUWRPROT_GS6</div><div class="ttdef"><b>Definition</b> <a href="#l00393">F2837xD_memconfig.h:393</a></div></div>
<div class="ttc" id="astructGSxACCPROT1__BITS_html_a63d35ae3f208c738e647816e68d79885"><div class="ttname"><a href="structGSxACCPROT1__BITS.html#a63d35ae3f208c738e647816e68d79885">GSxACCPROT1_BITS::FETCHPROT_GS5</a></div><div class="ttdeci">Uint16 FETCHPROT_GS5</div><div class="ttdef"><b>Definition</b> <a href="#l00388">F2837xD_memconfig.h:388</a></div></div>
<div class="ttc" id="astructGSxACCPROT1__BITS_html_a72cb5e3c0fea56878fb6de35544fd5f4"><div class="ttname"><a href="structGSxACCPROT1__BITS.html#a72cb5e3c0fea56878fb6de35544fd5f4">GSxACCPROT1_BITS::DMAWRPROT_GS6</a></div><div class="ttdeci">Uint16 DMAWRPROT_GS6</div><div class="ttdef"><b>Definition</b> <a href="#l00394">F2837xD_memconfig.h:394</a></div></div>
<div class="ttc" id="astructGSxACCPROT1__BITS_html_a81a55dab48bfe85a867fbadc86862f6e"><div class="ttname"><a href="structGSxACCPROT1__BITS.html#a81a55dab48bfe85a867fbadc86862f6e">GSxACCPROT1_BITS::FETCHPROT_GS4</a></div><div class="ttdeci">Uint16 FETCHPROT_GS4</div><div class="ttdef"><b>Definition</b> <a href="#l00384">F2837xD_memconfig.h:384</a></div></div>
<div class="ttc" id="astructGSxACCPROT1__BITS_html_aa18a09603714eda09ca65d0c4da98401"><div class="ttname"><a href="structGSxACCPROT1__BITS.html#aa18a09603714eda09ca65d0c4da98401">GSxACCPROT1_BITS::FETCHPROT_GS6</a></div><div class="ttdeci">Uint16 FETCHPROT_GS6</div><div class="ttdef"><b>Definition</b> <a href="#l00392">F2837xD_memconfig.h:392</a></div></div>
<div class="ttc" id="astructGSxACCPROT1__BITS_html_aaa753c389f02292617da3a794c631359"><div class="ttname"><a href="structGSxACCPROT1__BITS.html#aaa753c389f02292617da3a794c631359">GSxACCPROT1_BITS::DMAWRPROT_GS7</a></div><div class="ttdeci">Uint16 DMAWRPROT_GS7</div><div class="ttdef"><b>Definition</b> <a href="#l00398">F2837xD_memconfig.h:398</a></div></div>
<div class="ttc" id="astructGSxACCPROT1__BITS_html_adf3d0167ce2ed65137a2d3c1283be78e"><div class="ttname"><a href="structGSxACCPROT1__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">GSxACCPROT1_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition</b> <a href="#l00387">F2837xD_memconfig.h:387</a></div></div>
<div class="ttc" id="astructGSxACCPROT1__BITS_html_af0b3b8e4dc374185bf16cdeb704beedf"><div class="ttname"><a href="structGSxACCPROT1__BITS.html#af0b3b8e4dc374185bf16cdeb704beedf">GSxACCPROT1_BITS::rsvd4</a></div><div class="ttdeci">Uint16 rsvd4</div><div class="ttdef"><b>Definition</b> <a href="#l00399">F2837xD_memconfig.h:399</a></div></div>
<div class="ttc" id="astructGSxACCPROT2__BITS_html"><div class="ttname"><a href="structGSxACCPROT2__BITS.html">GSxACCPROT2_BITS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00407">F2837xD_memconfig.h:407</a></div></div>
<div class="ttc" id="astructGSxACCPROT2__BITS_html_a17e2ac6813efa89b0fdc57e83728b59f"><div class="ttname"><a href="structGSxACCPROT2__BITS.html#a17e2ac6813efa89b0fdc57e83728b59f">GSxACCPROT2_BITS::DMAWRPROT_GS11</a></div><div class="ttdeci">Uint16 DMAWRPROT_GS11</div><div class="ttdef"><b>Definition</b> <a href="#l00422">F2837xD_memconfig.h:422</a></div></div>
<div class="ttc" id="astructGSxACCPROT2__BITS_html_a1954bc0993e8bd4d43e4edfb9248ed00"><div class="ttname"><a href="structGSxACCPROT2__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">GSxACCPROT2_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition</b> <a href="#l00415">F2837xD_memconfig.h:415</a></div></div>
<div class="ttc" id="astructGSxACCPROT2__BITS_html_a1fc3a25cb015690eea35226667632edf"><div class="ttname"><a href="structGSxACCPROT2__BITS.html#a1fc3a25cb015690eea35226667632edf">GSxACCPROT2_BITS::rsvd3</a></div><div class="ttdeci">Uint16 rsvd3</div><div class="ttdef"><b>Definition</b> <a href="#l00419">F2837xD_memconfig.h:419</a></div></div>
<div class="ttc" id="astructGSxACCPROT2__BITS_html_a2ca0b01d1eaf574b1d388d1b653c5b9f"><div class="ttname"><a href="structGSxACCPROT2__BITS.html#a2ca0b01d1eaf574b1d388d1b653c5b9f">GSxACCPROT2_BITS::CPUWRPROT_GS9</a></div><div class="ttdeci">Uint16 CPUWRPROT_GS9</div><div class="ttdef"><b>Definition</b> <a href="#l00413">F2837xD_memconfig.h:413</a></div></div>
<div class="ttc" id="astructGSxACCPROT2__BITS_html_a6169f286cd259a438ad9d9e735f8f792"><div class="ttname"><a href="structGSxACCPROT2__BITS.html#a6169f286cd259a438ad9d9e735f8f792">GSxACCPROT2_BITS::CPUWRPROT_GS8</a></div><div class="ttdeci">Uint16 CPUWRPROT_GS8</div><div class="ttdef"><b>Definition</b> <a href="#l00409">F2837xD_memconfig.h:409</a></div></div>
<div class="ttc" id="astructGSxACCPROT2__BITS_html_a6b748bafa4ca8ce1fb029d38d2c5e15f"><div class="ttname"><a href="structGSxACCPROT2__BITS.html#a6b748bafa4ca8ce1fb029d38d2c5e15f">GSxACCPROT2_BITS::DMAWRPROT_GS8</a></div><div class="ttdeci">Uint16 DMAWRPROT_GS8</div><div class="ttdef"><b>Definition</b> <a href="#l00410">F2837xD_memconfig.h:410</a></div></div>
<div class="ttc" id="astructGSxACCPROT2__BITS_html_a90782ddc50e3fb9baf102307dcee92c9"><div class="ttname"><a href="structGSxACCPROT2__BITS.html#a90782ddc50e3fb9baf102307dcee92c9">GSxACCPROT2_BITS::FETCHPROT_GS9</a></div><div class="ttdeci">Uint16 FETCHPROT_GS9</div><div class="ttdef"><b>Definition</b> <a href="#l00412">F2837xD_memconfig.h:412</a></div></div>
<div class="ttc" id="astructGSxACCPROT2__BITS_html_a934651e144ed23ec714998d856684a5b"><div class="ttname"><a href="structGSxACCPROT2__BITS.html#a934651e144ed23ec714998d856684a5b">GSxACCPROT2_BITS::DMAWRPROT_GS10</a></div><div class="ttdeci">Uint16 DMAWRPROT_GS10</div><div class="ttdef"><b>Definition</b> <a href="#l00418">F2837xD_memconfig.h:418</a></div></div>
<div class="ttc" id="astructGSxACCPROT2__BITS_html_a9496295a35bf7443e3a77f185facd3d4"><div class="ttname"><a href="structGSxACCPROT2__BITS.html#a9496295a35bf7443e3a77f185facd3d4">GSxACCPROT2_BITS::CPUWRPROT_GS11</a></div><div class="ttdeci">Uint16 CPUWRPROT_GS11</div><div class="ttdef"><b>Definition</b> <a href="#l00421">F2837xD_memconfig.h:421</a></div></div>
<div class="ttc" id="astructGSxACCPROT2__BITS_html_a9c50d97999ef165e0aedb62ec47378cd"><div class="ttname"><a href="structGSxACCPROT2__BITS.html#a9c50d97999ef165e0aedb62ec47378cd">GSxACCPROT2_BITS::FETCHPROT_GS11</a></div><div class="ttdeci">Uint16 FETCHPROT_GS11</div><div class="ttdef"><b>Definition</b> <a href="#l00420">F2837xD_memconfig.h:420</a></div></div>
<div class="ttc" id="astructGSxACCPROT2__BITS_html_aac68bcb7281d8659e3bd178d800742a3"><div class="ttname"><a href="structGSxACCPROT2__BITS.html#aac68bcb7281d8659e3bd178d800742a3">GSxACCPROT2_BITS::FETCHPROT_GS8</a></div><div class="ttdeci">Uint16 FETCHPROT_GS8</div><div class="ttdef"><b>Definition</b> <a href="#l00408">F2837xD_memconfig.h:408</a></div></div>
<div class="ttc" id="astructGSxACCPROT2__BITS_html_acb9e83398f638aa42524bb3e6c3161b7"><div class="ttname"><a href="structGSxACCPROT2__BITS.html#acb9e83398f638aa42524bb3e6c3161b7">GSxACCPROT2_BITS::DMAWRPROT_GS9</a></div><div class="ttdeci">Uint16 DMAWRPROT_GS9</div><div class="ttdef"><b>Definition</b> <a href="#l00414">F2837xD_memconfig.h:414</a></div></div>
<div class="ttc" id="astructGSxACCPROT2__BITS_html_ad6cac85db6d0361d25582464bc0c94cb"><div class="ttname"><a href="structGSxACCPROT2__BITS.html#ad6cac85db6d0361d25582464bc0c94cb">GSxACCPROT2_BITS::CPUWRPROT_GS10</a></div><div class="ttdeci">Uint16 CPUWRPROT_GS10</div><div class="ttdef"><b>Definition</b> <a href="#l00417">F2837xD_memconfig.h:417</a></div></div>
<div class="ttc" id="astructGSxACCPROT2__BITS_html_adf3d0167ce2ed65137a2d3c1283be78e"><div class="ttname"><a href="structGSxACCPROT2__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">GSxACCPROT2_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition</b> <a href="#l00411">F2837xD_memconfig.h:411</a></div></div>
<div class="ttc" id="astructGSxACCPROT2__BITS_html_af0b3b8e4dc374185bf16cdeb704beedf"><div class="ttname"><a href="structGSxACCPROT2__BITS.html#af0b3b8e4dc374185bf16cdeb704beedf">GSxACCPROT2_BITS::rsvd4</a></div><div class="ttdeci">Uint16 rsvd4</div><div class="ttdef"><b>Definition</b> <a href="#l00423">F2837xD_memconfig.h:423</a></div></div>
<div class="ttc" id="astructGSxACCPROT2__BITS_html_af25b24edbd97b48f9527afa68b5f0f0f"><div class="ttname"><a href="structGSxACCPROT2__BITS.html#af25b24edbd97b48f9527afa68b5f0f0f">GSxACCPROT2_BITS::FETCHPROT_GS10</a></div><div class="ttdeci">Uint16 FETCHPROT_GS10</div><div class="ttdef"><b>Definition</b> <a href="#l00416">F2837xD_memconfig.h:416</a></div></div>
<div class="ttc" id="astructGSxACCPROT3__BITS_html"><div class="ttname"><a href="structGSxACCPROT3__BITS.html">GSxACCPROT3_BITS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00431">F2837xD_memconfig.h:431</a></div></div>
<div class="ttc" id="astructGSxACCPROT3__BITS_html_a14327bcdd7452b9cf6bdf98d0aaa5790"><div class="ttname"><a href="structGSxACCPROT3__BITS.html#a14327bcdd7452b9cf6bdf98d0aaa5790">GSxACCPROT3_BITS::FETCHPROT_GS15</a></div><div class="ttdeci">Uint16 FETCHPROT_GS15</div><div class="ttdef"><b>Definition</b> <a href="#l00444">F2837xD_memconfig.h:444</a></div></div>
<div class="ttc" id="astructGSxACCPROT3__BITS_html_a1954bc0993e8bd4d43e4edfb9248ed00"><div class="ttname"><a href="structGSxACCPROT3__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">GSxACCPROT3_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition</b> <a href="#l00439">F2837xD_memconfig.h:439</a></div></div>
<div class="ttc" id="astructGSxACCPROT3__BITS_html_a1fc3a25cb015690eea35226667632edf"><div class="ttname"><a href="structGSxACCPROT3__BITS.html#a1fc3a25cb015690eea35226667632edf">GSxACCPROT3_BITS::rsvd3</a></div><div class="ttdeci">Uint16 rsvd3</div><div class="ttdef"><b>Definition</b> <a href="#l00443">F2837xD_memconfig.h:443</a></div></div>
<div class="ttc" id="astructGSxACCPROT3__BITS_html_a2122f7dc4c4fae73d8400f312c582a30"><div class="ttname"><a href="structGSxACCPROT3__BITS.html#a2122f7dc4c4fae73d8400f312c582a30">GSxACCPROT3_BITS::CPUWRPROT_GS12</a></div><div class="ttdeci">Uint16 CPUWRPROT_GS12</div><div class="ttdef"><b>Definition</b> <a href="#l00433">F2837xD_memconfig.h:433</a></div></div>
<div class="ttc" id="astructGSxACCPROT3__BITS_html_a26cdf30b320e398c7bf5947e3e032511"><div class="ttname"><a href="structGSxACCPROT3__BITS.html#a26cdf30b320e398c7bf5947e3e032511">GSxACCPROT3_BITS::FETCHPROT_GS13</a></div><div class="ttdeci">Uint16 FETCHPROT_GS13</div><div class="ttdef"><b>Definition</b> <a href="#l00436">F2837xD_memconfig.h:436</a></div></div>
<div class="ttc" id="astructGSxACCPROT3__BITS_html_a26f220e2e04d4e86c659f00fed590b06"><div class="ttname"><a href="structGSxACCPROT3__BITS.html#a26f220e2e04d4e86c659f00fed590b06">GSxACCPROT3_BITS::DMAWRPROT_GS13</a></div><div class="ttdeci">Uint16 DMAWRPROT_GS13</div><div class="ttdef"><b>Definition</b> <a href="#l00438">F2837xD_memconfig.h:438</a></div></div>
<div class="ttc" id="astructGSxACCPROT3__BITS_html_a75a97126899dab1980c12d540e4c4d5c"><div class="ttname"><a href="structGSxACCPROT3__BITS.html#a75a97126899dab1980c12d540e4c4d5c">GSxACCPROT3_BITS::FETCHPROT_GS12</a></div><div class="ttdeci">Uint16 FETCHPROT_GS12</div><div class="ttdef"><b>Definition</b> <a href="#l00432">F2837xD_memconfig.h:432</a></div></div>
<div class="ttc" id="astructGSxACCPROT3__BITS_html_a7c00436e4596e9e45bc62ff69889cb19"><div class="ttname"><a href="structGSxACCPROT3__BITS.html#a7c00436e4596e9e45bc62ff69889cb19">GSxACCPROT3_BITS::CPUWRPROT_GS14</a></div><div class="ttdeci">Uint16 CPUWRPROT_GS14</div><div class="ttdef"><b>Definition</b> <a href="#l00441">F2837xD_memconfig.h:441</a></div></div>
<div class="ttc" id="astructGSxACCPROT3__BITS_html_aaae6e4da2139c7063849370dedddadd6"><div class="ttname"><a href="structGSxACCPROT3__BITS.html#aaae6e4da2139c7063849370dedddadd6">GSxACCPROT3_BITS::CPUWRPROT_GS15</a></div><div class="ttdeci">Uint16 CPUWRPROT_GS15</div><div class="ttdef"><b>Definition</b> <a href="#l00445">F2837xD_memconfig.h:445</a></div></div>
<div class="ttc" id="astructGSxACCPROT3__BITS_html_aac692049d62775e15b73adb8267c8f1e"><div class="ttname"><a href="structGSxACCPROT3__BITS.html#aac692049d62775e15b73adb8267c8f1e">GSxACCPROT3_BITS::DMAWRPROT_GS15</a></div><div class="ttdeci">Uint16 DMAWRPROT_GS15</div><div class="ttdef"><b>Definition</b> <a href="#l00446">F2837xD_memconfig.h:446</a></div></div>
<div class="ttc" id="astructGSxACCPROT3__BITS_html_ab384829690ebc4bf6bc851f1eae059b0"><div class="ttname"><a href="structGSxACCPROT3__BITS.html#ab384829690ebc4bf6bc851f1eae059b0">GSxACCPROT3_BITS::CPUWRPROT_GS13</a></div><div class="ttdeci">Uint16 CPUWRPROT_GS13</div><div class="ttdef"><b>Definition</b> <a href="#l00437">F2837xD_memconfig.h:437</a></div></div>
<div class="ttc" id="astructGSxACCPROT3__BITS_html_ab753f04f0657563c1df52e1365465f41"><div class="ttname"><a href="structGSxACCPROT3__BITS.html#ab753f04f0657563c1df52e1365465f41">GSxACCPROT3_BITS::DMAWRPROT_GS12</a></div><div class="ttdeci">Uint16 DMAWRPROT_GS12</div><div class="ttdef"><b>Definition</b> <a href="#l00434">F2837xD_memconfig.h:434</a></div></div>
<div class="ttc" id="astructGSxACCPROT3__BITS_html_adf3d0167ce2ed65137a2d3c1283be78e"><div class="ttname"><a href="structGSxACCPROT3__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">GSxACCPROT3_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition</b> <a href="#l00435">F2837xD_memconfig.h:435</a></div></div>
<div class="ttc" id="astructGSxACCPROT3__BITS_html_af0b3b8e4dc374185bf16cdeb704beedf"><div class="ttname"><a href="structGSxACCPROT3__BITS.html#af0b3b8e4dc374185bf16cdeb704beedf">GSxACCPROT3_BITS::rsvd4</a></div><div class="ttdeci">Uint16 rsvd4</div><div class="ttdef"><b>Definition</b> <a href="#l00447">F2837xD_memconfig.h:447</a></div></div>
<div class="ttc" id="astructGSxACCPROT3__BITS_html_af385d734d7eecb9b4f345faaf3127553"><div class="ttname"><a href="structGSxACCPROT3__BITS.html#af385d734d7eecb9b4f345faaf3127553">GSxACCPROT3_BITS::FETCHPROT_GS14</a></div><div class="ttdeci">Uint16 FETCHPROT_GS14</div><div class="ttdef"><b>Definition</b> <a href="#l00440">F2837xD_memconfig.h:440</a></div></div>
<div class="ttc" id="astructGSxACCPROT3__BITS_html_afc9a23b40fe91548943d46d9bb97d504"><div class="ttname"><a href="structGSxACCPROT3__BITS.html#afc9a23b40fe91548943d46d9bb97d504">GSxACCPROT3_BITS::DMAWRPROT_GS14</a></div><div class="ttdeci">Uint16 DMAWRPROT_GS14</div><div class="ttdef"><b>Definition</b> <a href="#l00442">F2837xD_memconfig.h:442</a></div></div>
<div class="ttc" id="astructGSxCOMMIT__BITS_html"><div class="ttname"><a href="structGSxCOMMIT__BITS.html">GSxCOMMIT_BITS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00309">F2837xD_memconfig.h:309</a></div></div>
<div class="ttc" id="astructGSxCOMMIT__BITS_html_a13f87248748dace7945e0d723f50eb9b"><div class="ttname"><a href="structGSxCOMMIT__BITS.html#a13f87248748dace7945e0d723f50eb9b">GSxCOMMIT_BITS::COMMIT_GS3</a></div><div class="ttdeci">Uint16 COMMIT_GS3</div><div class="ttdef"><b>Definition</b> <a href="#l00313">F2837xD_memconfig.h:313</a></div></div>
<div class="ttc" id="astructGSxCOMMIT__BITS_html_a393ac47fd3086fa21dfb2d40c7aa9867"><div class="ttname"><a href="structGSxCOMMIT__BITS.html#a393ac47fd3086fa21dfb2d40c7aa9867">GSxCOMMIT_BITS::COMMIT_GS10</a></div><div class="ttdeci">Uint16 COMMIT_GS10</div><div class="ttdef"><b>Definition</b> <a href="#l00320">F2837xD_memconfig.h:320</a></div></div>
<div class="ttc" id="astructGSxCOMMIT__BITS_html_a3c0b90557fa7117e095d96133bdf1f34"><div class="ttname"><a href="structGSxCOMMIT__BITS.html#a3c0b90557fa7117e095d96133bdf1f34">GSxCOMMIT_BITS::COMMIT_GS14</a></div><div class="ttdeci">Uint16 COMMIT_GS14</div><div class="ttdef"><b>Definition</b> <a href="#l00324">F2837xD_memconfig.h:324</a></div></div>
<div class="ttc" id="astructGSxCOMMIT__BITS_html_a3fe8de03381007d91ae73624d1c3d036"><div class="ttname"><a href="structGSxCOMMIT__BITS.html#a3fe8de03381007d91ae73624d1c3d036">GSxCOMMIT_BITS::COMMIT_GS11</a></div><div class="ttdeci">Uint16 COMMIT_GS11</div><div class="ttdef"><b>Definition</b> <a href="#l00321">F2837xD_memconfig.h:321</a></div></div>
<div class="ttc" id="astructGSxCOMMIT__BITS_html_a61efbf2064dbcac80a4d9c6eab9c3816"><div class="ttname"><a href="structGSxCOMMIT__BITS.html#a61efbf2064dbcac80a4d9c6eab9c3816">GSxCOMMIT_BITS::COMMIT_GS13</a></div><div class="ttdeci">Uint16 COMMIT_GS13</div><div class="ttdef"><b>Definition</b> <a href="#l00323">F2837xD_memconfig.h:323</a></div></div>
<div class="ttc" id="astructGSxCOMMIT__BITS_html_a7c1e2a920a51f1d3550f8651c72118b6"><div class="ttname"><a href="structGSxCOMMIT__BITS.html#a7c1e2a920a51f1d3550f8651c72118b6">GSxCOMMIT_BITS::COMMIT_GS2</a></div><div class="ttdeci">Uint16 COMMIT_GS2</div><div class="ttdef"><b>Definition</b> <a href="#l00312">F2837xD_memconfig.h:312</a></div></div>
<div class="ttc" id="astructGSxCOMMIT__BITS_html_a8a0b3d69ff62dd5afb9372d657a91712"><div class="ttname"><a href="structGSxCOMMIT__BITS.html#a8a0b3d69ff62dd5afb9372d657a91712">GSxCOMMIT_BITS::COMMIT_GS15</a></div><div class="ttdeci">Uint16 COMMIT_GS15</div><div class="ttdef"><b>Definition</b> <a href="#l00325">F2837xD_memconfig.h:325</a></div></div>
<div class="ttc" id="astructGSxCOMMIT__BITS_html_a8ca540b56becf6d0393e0a54acdae4d1"><div class="ttname"><a href="structGSxCOMMIT__BITS.html#a8ca540b56becf6d0393e0a54acdae4d1">GSxCOMMIT_BITS::COMMIT_GS7</a></div><div class="ttdeci">Uint16 COMMIT_GS7</div><div class="ttdef"><b>Definition</b> <a href="#l00317">F2837xD_memconfig.h:317</a></div></div>
<div class="ttc" id="astructGSxCOMMIT__BITS_html_a96ff4be02592dfdd485c0b4a8562f476"><div class="ttname"><a href="structGSxCOMMIT__BITS.html#a96ff4be02592dfdd485c0b4a8562f476">GSxCOMMIT_BITS::COMMIT_GS5</a></div><div class="ttdeci">Uint16 COMMIT_GS5</div><div class="ttdef"><b>Definition</b> <a href="#l00315">F2837xD_memconfig.h:315</a></div></div>
<div class="ttc" id="astructGSxCOMMIT__BITS_html_a9898e25ae2df53639608a84e97a4aabe"><div class="ttname"><a href="structGSxCOMMIT__BITS.html#a9898e25ae2df53639608a84e97a4aabe">GSxCOMMIT_BITS::COMMIT_GS0</a></div><div class="ttdeci">Uint16 COMMIT_GS0</div><div class="ttdef"><b>Definition</b> <a href="#l00310">F2837xD_memconfig.h:310</a></div></div>
<div class="ttc" id="astructGSxCOMMIT__BITS_html_a9d517fb28b6f4a501ce3f431af6ea3a2"><div class="ttname"><a href="structGSxCOMMIT__BITS.html#a9d517fb28b6f4a501ce3f431af6ea3a2">GSxCOMMIT_BITS::COMMIT_GS1</a></div><div class="ttdeci">Uint16 COMMIT_GS1</div><div class="ttdef"><b>Definition</b> <a href="#l00311">F2837xD_memconfig.h:311</a></div></div>
<div class="ttc" id="astructGSxCOMMIT__BITS_html_aa85e9653bc7cf2824121fd069315fa8b"><div class="ttname"><a href="structGSxCOMMIT__BITS.html#aa85e9653bc7cf2824121fd069315fa8b">GSxCOMMIT_BITS::COMMIT_GS4</a></div><div class="ttdeci">Uint16 COMMIT_GS4</div><div class="ttdef"><b>Definition</b> <a href="#l00314">F2837xD_memconfig.h:314</a></div></div>
<div class="ttc" id="astructGSxCOMMIT__BITS_html_aba30fb7cf779b90943b3a6ac5a0a81a7"><div class="ttname"><a href="structGSxCOMMIT__BITS.html#aba30fb7cf779b90943b3a6ac5a0a81a7">GSxCOMMIT_BITS::COMMIT_GS8</a></div><div class="ttdeci">Uint16 COMMIT_GS8</div><div class="ttdef"><b>Definition</b> <a href="#l00318">F2837xD_memconfig.h:318</a></div></div>
<div class="ttc" id="astructGSxCOMMIT__BITS_html_ac840046fb9d1b582171ea0a83a45bbac"><div class="ttname"><a href="structGSxCOMMIT__BITS.html#ac840046fb9d1b582171ea0a83a45bbac">GSxCOMMIT_BITS::COMMIT_GS6</a></div><div class="ttdeci">Uint16 COMMIT_GS6</div><div class="ttdef"><b>Definition</b> <a href="#l00316">F2837xD_memconfig.h:316</a></div></div>
<div class="ttc" id="astructGSxCOMMIT__BITS_html_adb567ba7771fe283be6ed3256925d880"><div class="ttname"><a href="structGSxCOMMIT__BITS.html#adb567ba7771fe283be6ed3256925d880">GSxCOMMIT_BITS::COMMIT_GS9</a></div><div class="ttdeci">Uint16 COMMIT_GS9</div><div class="ttdef"><b>Definition</b> <a href="#l00319">F2837xD_memconfig.h:319</a></div></div>
<div class="ttc" id="astructGSxCOMMIT__BITS_html_ade69faf6f931b21d4649b69a9db66f01"><div class="ttname"><a href="structGSxCOMMIT__BITS.html#ade69faf6f931b21d4649b69a9db66f01">GSxCOMMIT_BITS::COMMIT_GS12</a></div><div class="ttdeci">Uint16 COMMIT_GS12</div><div class="ttdef"><b>Definition</b> <a href="#l00322">F2837xD_memconfig.h:322</a></div></div>
<div class="ttc" id="astructGSxCOMMIT__BITS_html_adf3d0167ce2ed65137a2d3c1283be78e"><div class="ttname"><a href="structGSxCOMMIT__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">GSxCOMMIT_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition</b> <a href="#l00326">F2837xD_memconfig.h:326</a></div></div>
<div class="ttc" id="astructGSxINITDONE__BITS_html"><div class="ttname"><a href="structGSxINITDONE__BITS.html">GSxINITDONE_BITS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00504">F2837xD_memconfig.h:504</a></div></div>
<div class="ttc" id="astructGSxINITDONE__BITS_html_a0343e398726327f2623d8837144400cd"><div class="ttname"><a href="structGSxINITDONE__BITS.html#a0343e398726327f2623d8837144400cd">GSxINITDONE_BITS::INITDONE_GS9</a></div><div class="ttdeci">Uint16 INITDONE_GS9</div><div class="ttdef"><b>Definition</b> <a href="#l00514">F2837xD_memconfig.h:514</a></div></div>
<div class="ttc" id="astructGSxINITDONE__BITS_html_a0c583506794abdc12ac3a0b336a1640e"><div class="ttname"><a href="structGSxINITDONE__BITS.html#a0c583506794abdc12ac3a0b336a1640e">GSxINITDONE_BITS::INITDONE_GS3</a></div><div class="ttdeci">Uint16 INITDONE_GS3</div><div class="ttdef"><b>Definition</b> <a href="#l00508">F2837xD_memconfig.h:508</a></div></div>
<div class="ttc" id="astructGSxINITDONE__BITS_html_a11c8f181a1c740a8c96d7ae988dfe980"><div class="ttname"><a href="structGSxINITDONE__BITS.html#a11c8f181a1c740a8c96d7ae988dfe980">GSxINITDONE_BITS::INITDONE_GS4</a></div><div class="ttdeci">Uint16 INITDONE_GS4</div><div class="ttdef"><b>Definition</b> <a href="#l00509">F2837xD_memconfig.h:509</a></div></div>
<div class="ttc" id="astructGSxINITDONE__BITS_html_a25feb1af71fd3f50ffc11a04393651bf"><div class="ttname"><a href="structGSxINITDONE__BITS.html#a25feb1af71fd3f50ffc11a04393651bf">GSxINITDONE_BITS::INITDONE_GS12</a></div><div class="ttdeci">Uint16 INITDONE_GS12</div><div class="ttdef"><b>Definition</b> <a href="#l00517">F2837xD_memconfig.h:517</a></div></div>
<div class="ttc" id="astructGSxINITDONE__BITS_html_a320542d146d9eb811e40e19f06490186"><div class="ttname"><a href="structGSxINITDONE__BITS.html#a320542d146d9eb811e40e19f06490186">GSxINITDONE_BITS::INITDONE_GS0</a></div><div class="ttdeci">Uint16 INITDONE_GS0</div><div class="ttdef"><b>Definition</b> <a href="#l00505">F2837xD_memconfig.h:505</a></div></div>
<div class="ttc" id="astructGSxINITDONE__BITS_html_a36476644886b1bc4d360a3e6f76680f7"><div class="ttname"><a href="structGSxINITDONE__BITS.html#a36476644886b1bc4d360a3e6f76680f7">GSxINITDONE_BITS::INITDONE_GS5</a></div><div class="ttdeci">Uint16 INITDONE_GS5</div><div class="ttdef"><b>Definition</b> <a href="#l00510">F2837xD_memconfig.h:510</a></div></div>
<div class="ttc" id="astructGSxINITDONE__BITS_html_a529a40d63d026bfbaf02f74cb88687bc"><div class="ttname"><a href="structGSxINITDONE__BITS.html#a529a40d63d026bfbaf02f74cb88687bc">GSxINITDONE_BITS::INITDONE_GS1</a></div><div class="ttdeci">Uint16 INITDONE_GS1</div><div class="ttdef"><b>Definition</b> <a href="#l00506">F2837xD_memconfig.h:506</a></div></div>
<div class="ttc" id="astructGSxINITDONE__BITS_html_a62a78bf2f4fec5fc0c1807f219d6cd9e"><div class="ttname"><a href="structGSxINITDONE__BITS.html#a62a78bf2f4fec5fc0c1807f219d6cd9e">GSxINITDONE_BITS::INITDONE_GS14</a></div><div class="ttdeci">Uint16 INITDONE_GS14</div><div class="ttdef"><b>Definition</b> <a href="#l00519">F2837xD_memconfig.h:519</a></div></div>
<div class="ttc" id="astructGSxINITDONE__BITS_html_a6b20aa59ee3c9628a810602d0b5ff712"><div class="ttname"><a href="structGSxINITDONE__BITS.html#a6b20aa59ee3c9628a810602d0b5ff712">GSxINITDONE_BITS::INITDONE_GS13</a></div><div class="ttdeci">Uint16 INITDONE_GS13</div><div class="ttdef"><b>Definition</b> <a href="#l00518">F2837xD_memconfig.h:518</a></div></div>
<div class="ttc" id="astructGSxINITDONE__BITS_html_a92639c1bf239f49ea3d5ad98df0ab570"><div class="ttname"><a href="structGSxINITDONE__BITS.html#a92639c1bf239f49ea3d5ad98df0ab570">GSxINITDONE_BITS::INITDONE_GS8</a></div><div class="ttdeci">Uint16 INITDONE_GS8</div><div class="ttdef"><b>Definition</b> <a href="#l00513">F2837xD_memconfig.h:513</a></div></div>
<div class="ttc" id="astructGSxINITDONE__BITS_html_a93b0a34ffb5fdb417ac83d9b0414a22e"><div class="ttname"><a href="structGSxINITDONE__BITS.html#a93b0a34ffb5fdb417ac83d9b0414a22e">GSxINITDONE_BITS::INITDONE_GS2</a></div><div class="ttdeci">Uint16 INITDONE_GS2</div><div class="ttdef"><b>Definition</b> <a href="#l00507">F2837xD_memconfig.h:507</a></div></div>
<div class="ttc" id="astructGSxINITDONE__BITS_html_a979e93e9cb7ed4781c418773b19e4a52"><div class="ttname"><a href="structGSxINITDONE__BITS.html#a979e93e9cb7ed4781c418773b19e4a52">GSxINITDONE_BITS::INITDONE_GS7</a></div><div class="ttdeci">Uint16 INITDONE_GS7</div><div class="ttdef"><b>Definition</b> <a href="#l00512">F2837xD_memconfig.h:512</a></div></div>
<div class="ttc" id="astructGSxINITDONE__BITS_html_aa05e54fd7be5ffeeeb4d123425bc1242"><div class="ttname"><a href="structGSxINITDONE__BITS.html#aa05e54fd7be5ffeeeb4d123425bc1242">GSxINITDONE_BITS::INITDONE_GS11</a></div><div class="ttdeci">Uint16 INITDONE_GS11</div><div class="ttdef"><b>Definition</b> <a href="#l00516">F2837xD_memconfig.h:516</a></div></div>
<div class="ttc" id="astructGSxINITDONE__BITS_html_ab721bc167168d341342c4066320daec2"><div class="ttname"><a href="structGSxINITDONE__BITS.html#ab721bc167168d341342c4066320daec2">GSxINITDONE_BITS::INITDONE_GS10</a></div><div class="ttdeci">Uint16 INITDONE_GS10</div><div class="ttdef"><b>Definition</b> <a href="#l00515">F2837xD_memconfig.h:515</a></div></div>
<div class="ttc" id="astructGSxINITDONE__BITS_html_acffb98e006a45ba7df727c23d43e5ceb"><div class="ttname"><a href="structGSxINITDONE__BITS.html#acffb98e006a45ba7df727c23d43e5ceb">GSxINITDONE_BITS::INITDONE_GS6</a></div><div class="ttdeci">Uint16 INITDONE_GS6</div><div class="ttdef"><b>Definition</b> <a href="#l00511">F2837xD_memconfig.h:511</a></div></div>
<div class="ttc" id="astructGSxINITDONE__BITS_html_adb38b11354c9d8bce6c792d8f4905631"><div class="ttname"><a href="structGSxINITDONE__BITS.html#adb38b11354c9d8bce6c792d8f4905631">GSxINITDONE_BITS::INITDONE_GS15</a></div><div class="ttdeci">Uint16 INITDONE_GS15</div><div class="ttdef"><b>Definition</b> <a href="#l00520">F2837xD_memconfig.h:520</a></div></div>
<div class="ttc" id="astructGSxINITDONE__BITS_html_adf3d0167ce2ed65137a2d3c1283be78e"><div class="ttname"><a href="structGSxINITDONE__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">GSxINITDONE_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition</b> <a href="#l00521">F2837xD_memconfig.h:521</a></div></div>
<div class="ttc" id="astructGSxINIT__BITS_html"><div class="ttname"><a href="structGSxINIT__BITS.html">GSxINIT_BITS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00479">F2837xD_memconfig.h:479</a></div></div>
<div class="ttc" id="astructGSxINIT__BITS_html_a04c118e7d5475a577a0e187341d4ad9e"><div class="ttname"><a href="structGSxINIT__BITS.html#a04c118e7d5475a577a0e187341d4ad9e">GSxINIT_BITS::INIT_GS9</a></div><div class="ttdeci">Uint16 INIT_GS9</div><div class="ttdef"><b>Definition</b> <a href="#l00489">F2837xD_memconfig.h:489</a></div></div>
<div class="ttc" id="astructGSxINIT__BITS_html_a06391cfe5be9f8c609be5babe08a7aec"><div class="ttname"><a href="structGSxINIT__BITS.html#a06391cfe5be9f8c609be5babe08a7aec">GSxINIT_BITS::INIT_GS15</a></div><div class="ttdeci">Uint16 INIT_GS15</div><div class="ttdef"><b>Definition</b> <a href="#l00495">F2837xD_memconfig.h:495</a></div></div>
<div class="ttc" id="astructGSxINIT__BITS_html_a15e44d8ec8cb4643230d86abc1f04a16"><div class="ttname"><a href="structGSxINIT__BITS.html#a15e44d8ec8cb4643230d86abc1f04a16">GSxINIT_BITS::INIT_GS12</a></div><div class="ttdeci">Uint16 INIT_GS12</div><div class="ttdef"><b>Definition</b> <a href="#l00492">F2837xD_memconfig.h:492</a></div></div>
<div class="ttc" id="astructGSxINIT__BITS_html_a282b046796c394e09ee89489263e2eee"><div class="ttname"><a href="structGSxINIT__BITS.html#a282b046796c394e09ee89489263e2eee">GSxINIT_BITS::INIT_GS14</a></div><div class="ttdeci">Uint16 INIT_GS14</div><div class="ttdef"><b>Definition</b> <a href="#l00494">F2837xD_memconfig.h:494</a></div></div>
<div class="ttc" id="astructGSxINIT__BITS_html_a3e7141f6ad61c26058b55f27ea8f67bb"><div class="ttname"><a href="structGSxINIT__BITS.html#a3e7141f6ad61c26058b55f27ea8f67bb">GSxINIT_BITS::INIT_GS7</a></div><div class="ttdeci">Uint16 INIT_GS7</div><div class="ttdef"><b>Definition</b> <a href="#l00487">F2837xD_memconfig.h:487</a></div></div>
<div class="ttc" id="astructGSxINIT__BITS_html_a46a0cf8f313a2fac5e0887a7bb231f84"><div class="ttname"><a href="structGSxINIT__BITS.html#a46a0cf8f313a2fac5e0887a7bb231f84">GSxINIT_BITS::INIT_GS6</a></div><div class="ttdeci">Uint16 INIT_GS6</div><div class="ttdef"><b>Definition</b> <a href="#l00486">F2837xD_memconfig.h:486</a></div></div>
<div class="ttc" id="astructGSxINIT__BITS_html_a56635ee31c9b473253fd4703524e986e"><div class="ttname"><a href="structGSxINIT__BITS.html#a56635ee31c9b473253fd4703524e986e">GSxINIT_BITS::INIT_GS3</a></div><div class="ttdeci">Uint16 INIT_GS3</div><div class="ttdef"><b>Definition</b> <a href="#l00483">F2837xD_memconfig.h:483</a></div></div>
<div class="ttc" id="astructGSxINIT__BITS_html_a5852d88798316ff9f41ad4fb82c36839"><div class="ttname"><a href="structGSxINIT__BITS.html#a5852d88798316ff9f41ad4fb82c36839">GSxINIT_BITS::INIT_GS4</a></div><div class="ttdeci">Uint16 INIT_GS4</div><div class="ttdef"><b>Definition</b> <a href="#l00484">F2837xD_memconfig.h:484</a></div></div>
<div class="ttc" id="astructGSxINIT__BITS_html_a7ff0419bb06f20a82e4aae590be6a594"><div class="ttname"><a href="structGSxINIT__BITS.html#a7ff0419bb06f20a82e4aae590be6a594">GSxINIT_BITS::INIT_GS1</a></div><div class="ttdeci">Uint16 INIT_GS1</div><div class="ttdef"><b>Definition</b> <a href="#l00481">F2837xD_memconfig.h:481</a></div></div>
<div class="ttc" id="astructGSxINIT__BITS_html_a8852a1b95d89ba4b3b286d7a13113d05"><div class="ttname"><a href="structGSxINIT__BITS.html#a8852a1b95d89ba4b3b286d7a13113d05">GSxINIT_BITS::INIT_GS10</a></div><div class="ttdeci">Uint16 INIT_GS10</div><div class="ttdef"><b>Definition</b> <a href="#l00490">F2837xD_memconfig.h:490</a></div></div>
<div class="ttc" id="astructGSxINIT__BITS_html_a8dcfdc210aa3210cad908efeb8c1ecdd"><div class="ttname"><a href="structGSxINIT__BITS.html#a8dcfdc210aa3210cad908efeb8c1ecdd">GSxINIT_BITS::INIT_GS13</a></div><div class="ttdeci">Uint16 INIT_GS13</div><div class="ttdef"><b>Definition</b> <a href="#l00493">F2837xD_memconfig.h:493</a></div></div>
<div class="ttc" id="astructGSxINIT__BITS_html_a9ff4aff2944205becde75502af3ab923"><div class="ttname"><a href="structGSxINIT__BITS.html#a9ff4aff2944205becde75502af3ab923">GSxINIT_BITS::INIT_GS0</a></div><div class="ttdeci">Uint16 INIT_GS0</div><div class="ttdef"><b>Definition</b> <a href="#l00480">F2837xD_memconfig.h:480</a></div></div>
<div class="ttc" id="astructGSxINIT__BITS_html_ab849423b5477cb8fe76b6e254e2dde62"><div class="ttname"><a href="structGSxINIT__BITS.html#ab849423b5477cb8fe76b6e254e2dde62">GSxINIT_BITS::INIT_GS11</a></div><div class="ttdeci">Uint16 INIT_GS11</div><div class="ttdef"><b>Definition</b> <a href="#l00491">F2837xD_memconfig.h:491</a></div></div>
<div class="ttc" id="astructGSxINIT__BITS_html_abf65917e824837a994fd9374a300b8c1"><div class="ttname"><a href="structGSxINIT__BITS.html#abf65917e824837a994fd9374a300b8c1">GSxINIT_BITS::INIT_GS5</a></div><div class="ttdeci">Uint16 INIT_GS5</div><div class="ttdef"><b>Definition</b> <a href="#l00485">F2837xD_memconfig.h:485</a></div></div>
<div class="ttc" id="astructGSxINIT__BITS_html_adf3d0167ce2ed65137a2d3c1283be78e"><div class="ttname"><a href="structGSxINIT__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">GSxINIT_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition</b> <a href="#l00496">F2837xD_memconfig.h:496</a></div></div>
<div class="ttc" id="astructGSxINIT__BITS_html_ae44a010548dfb8542d88d3190299382c"><div class="ttname"><a href="structGSxINIT__BITS.html#ae44a010548dfb8542d88d3190299382c">GSxINIT_BITS::INIT_GS8</a></div><div class="ttdeci">Uint16 INIT_GS8</div><div class="ttdef"><b>Definition</b> <a href="#l00488">F2837xD_memconfig.h:488</a></div></div>
<div class="ttc" id="astructGSxINIT__BITS_html_aeecc5175f34d8f47ba1405bdc29d0e65"><div class="ttname"><a href="structGSxINIT__BITS.html#aeecc5175f34d8f47ba1405bdc29d0e65">GSxINIT_BITS::INIT_GS2</a></div><div class="ttdeci">Uint16 INIT_GS2</div><div class="ttdef"><b>Definition</b> <a href="#l00482">F2837xD_memconfig.h:482</a></div></div>
<div class="ttc" id="astructGSxLOCK__BITS_html"><div class="ttname"><a href="structGSxLOCK__BITS.html">GSxLOCK_BITS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00284">F2837xD_memconfig.h:284</a></div></div>
<div class="ttc" id="astructGSxLOCK__BITS_html_a0670d679ec73822d0d5945232c274999"><div class="ttname"><a href="structGSxLOCK__BITS.html#a0670d679ec73822d0d5945232c274999">GSxLOCK_BITS::LOCK_GS7</a></div><div class="ttdeci">Uint16 LOCK_GS7</div><div class="ttdef"><b>Definition</b> <a href="#l00292">F2837xD_memconfig.h:292</a></div></div>
<div class="ttc" id="astructGSxLOCK__BITS_html_a0e2fa34c7cc24330d2a331722929886f"><div class="ttname"><a href="structGSxLOCK__BITS.html#a0e2fa34c7cc24330d2a331722929886f">GSxLOCK_BITS::LOCK_GS5</a></div><div class="ttdeci">Uint16 LOCK_GS5</div><div class="ttdef"><b>Definition</b> <a href="#l00290">F2837xD_memconfig.h:290</a></div></div>
<div class="ttc" id="astructGSxLOCK__BITS_html_a227a70e630be25cb363f6e8690bd0e0e"><div class="ttname"><a href="structGSxLOCK__BITS.html#a227a70e630be25cb363f6e8690bd0e0e">GSxLOCK_BITS::LOCK_GS2</a></div><div class="ttdeci">Uint16 LOCK_GS2</div><div class="ttdef"><b>Definition</b> <a href="#l00287">F2837xD_memconfig.h:287</a></div></div>
<div class="ttc" id="astructGSxLOCK__BITS_html_a26a11be2ea108c73b64a22438cc230c8"><div class="ttname"><a href="structGSxLOCK__BITS.html#a26a11be2ea108c73b64a22438cc230c8">GSxLOCK_BITS::LOCK_GS8</a></div><div class="ttdeci">Uint16 LOCK_GS8</div><div class="ttdef"><b>Definition</b> <a href="#l00293">F2837xD_memconfig.h:293</a></div></div>
<div class="ttc" id="astructGSxLOCK__BITS_html_a2d96dd65d11b36b32cfb4210e1c596cb"><div class="ttname"><a href="structGSxLOCK__BITS.html#a2d96dd65d11b36b32cfb4210e1c596cb">GSxLOCK_BITS::LOCK_GS10</a></div><div class="ttdeci">Uint16 LOCK_GS10</div><div class="ttdef"><b>Definition</b> <a href="#l00295">F2837xD_memconfig.h:295</a></div></div>
<div class="ttc" id="astructGSxLOCK__BITS_html_a3af9c807eff8347967e62017f4f2ad8c"><div class="ttname"><a href="structGSxLOCK__BITS.html#a3af9c807eff8347967e62017f4f2ad8c">GSxLOCK_BITS::LOCK_GS14</a></div><div class="ttdeci">Uint16 LOCK_GS14</div><div class="ttdef"><b>Definition</b> <a href="#l00299">F2837xD_memconfig.h:299</a></div></div>
<div class="ttc" id="astructGSxLOCK__BITS_html_a4f9cbe520fdeb12372319d7a5d1be1ef"><div class="ttname"><a href="structGSxLOCK__BITS.html#a4f9cbe520fdeb12372319d7a5d1be1ef">GSxLOCK_BITS::LOCK_GS3</a></div><div class="ttdeci">Uint16 LOCK_GS3</div><div class="ttdef"><b>Definition</b> <a href="#l00288">F2837xD_memconfig.h:288</a></div></div>
<div class="ttc" id="astructGSxLOCK__BITS_html_a6d41630e36b9fbbb3cc97872908d4ec7"><div class="ttname"><a href="structGSxLOCK__BITS.html#a6d41630e36b9fbbb3cc97872908d4ec7">GSxLOCK_BITS::LOCK_GS6</a></div><div class="ttdeci">Uint16 LOCK_GS6</div><div class="ttdef"><b>Definition</b> <a href="#l00291">F2837xD_memconfig.h:291</a></div></div>
<div class="ttc" id="astructGSxLOCK__BITS_html_a888abaa2003f0bc247693c9e92ec7d2e"><div class="ttname"><a href="structGSxLOCK__BITS.html#a888abaa2003f0bc247693c9e92ec7d2e">GSxLOCK_BITS::LOCK_GS15</a></div><div class="ttdeci">Uint16 LOCK_GS15</div><div class="ttdef"><b>Definition</b> <a href="#l00300">F2837xD_memconfig.h:300</a></div></div>
<div class="ttc" id="astructGSxLOCK__BITS_html_a8adc0e81a4501b9bbc2aa275e9f6c0a5"><div class="ttname"><a href="structGSxLOCK__BITS.html#a8adc0e81a4501b9bbc2aa275e9f6c0a5">GSxLOCK_BITS::LOCK_GS1</a></div><div class="ttdeci">Uint16 LOCK_GS1</div><div class="ttdef"><b>Definition</b> <a href="#l00286">F2837xD_memconfig.h:286</a></div></div>
<div class="ttc" id="astructGSxLOCK__BITS_html_a8b1911516e11fb3389228ab1cddd655a"><div class="ttname"><a href="structGSxLOCK__BITS.html#a8b1911516e11fb3389228ab1cddd655a">GSxLOCK_BITS::LOCK_GS12</a></div><div class="ttdeci">Uint16 LOCK_GS12</div><div class="ttdef"><b>Definition</b> <a href="#l00297">F2837xD_memconfig.h:297</a></div></div>
<div class="ttc" id="astructGSxLOCK__BITS_html_aa4e2e9485ce19d8f87d7455d0db5ee78"><div class="ttname"><a href="structGSxLOCK__BITS.html#aa4e2e9485ce19d8f87d7455d0db5ee78">GSxLOCK_BITS::LOCK_GS13</a></div><div class="ttdeci">Uint16 LOCK_GS13</div><div class="ttdef"><b>Definition</b> <a href="#l00298">F2837xD_memconfig.h:298</a></div></div>
<div class="ttc" id="astructGSxLOCK__BITS_html_aa769d90e9ac336ebbee307816eb22ebc"><div class="ttname"><a href="structGSxLOCK__BITS.html#aa769d90e9ac336ebbee307816eb22ebc">GSxLOCK_BITS::LOCK_GS4</a></div><div class="ttdeci">Uint16 LOCK_GS4</div><div class="ttdef"><b>Definition</b> <a href="#l00289">F2837xD_memconfig.h:289</a></div></div>
<div class="ttc" id="astructGSxLOCK__BITS_html_aca7c42aaa8c90d4f3e100a72470f3df0"><div class="ttname"><a href="structGSxLOCK__BITS.html#aca7c42aaa8c90d4f3e100a72470f3df0">GSxLOCK_BITS::LOCK_GS9</a></div><div class="ttdeci">Uint16 LOCK_GS9</div><div class="ttdef"><b>Definition</b> <a href="#l00294">F2837xD_memconfig.h:294</a></div></div>
<div class="ttc" id="astructGSxLOCK__BITS_html_acf3536902544aa8560f31781de4811fc"><div class="ttname"><a href="structGSxLOCK__BITS.html#acf3536902544aa8560f31781de4811fc">GSxLOCK_BITS::LOCK_GS11</a></div><div class="ttdeci">Uint16 LOCK_GS11</div><div class="ttdef"><b>Definition</b> <a href="#l00296">F2837xD_memconfig.h:296</a></div></div>
<div class="ttc" id="astructGSxLOCK__BITS_html_adf3d0167ce2ed65137a2d3c1283be78e"><div class="ttname"><a href="structGSxLOCK__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">GSxLOCK_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition</b> <a href="#l00301">F2837xD_memconfig.h:301</a></div></div>
<div class="ttc" id="astructGSxLOCK__BITS_html_af39116992b78bc866c663761e58f0df2"><div class="ttname"><a href="structGSxLOCK__BITS.html#af39116992b78bc866c663761e58f0df2">GSxLOCK_BITS::LOCK_GS0</a></div><div class="ttdeci">Uint16 LOCK_GS0</div><div class="ttdef"><b>Definition</b> <a href="#l00285">F2837xD_memconfig.h:285</a></div></div>
<div class="ttc" id="astructGSxMSEL__BITS_html"><div class="ttname"><a href="structGSxMSEL__BITS.html">GSxMSEL_BITS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00334">F2837xD_memconfig.h:334</a></div></div>
<div class="ttc" id="astructGSxMSEL__BITS_html_a15892c6c1e4acde5122e177bd88485cd"><div class="ttname"><a href="structGSxMSEL__BITS.html#a15892c6c1e4acde5122e177bd88485cd">GSxMSEL_BITS::MSEL_GS15</a></div><div class="ttdeci">Uint16 MSEL_GS15</div><div class="ttdef"><b>Definition</b> <a href="#l00350">F2837xD_memconfig.h:350</a></div></div>
<div class="ttc" id="astructGSxMSEL__BITS_html_a1855ae75dfac6522c4f502b9e56ef3cb"><div class="ttname"><a href="structGSxMSEL__BITS.html#a1855ae75dfac6522c4f502b9e56ef3cb">GSxMSEL_BITS::MSEL_GS11</a></div><div class="ttdeci">Uint16 MSEL_GS11</div><div class="ttdef"><b>Definition</b> <a href="#l00346">F2837xD_memconfig.h:346</a></div></div>
<div class="ttc" id="astructGSxMSEL__BITS_html_a23e3c0b21d5885cca10d005bf04058b6"><div class="ttname"><a href="structGSxMSEL__BITS.html#a23e3c0b21d5885cca10d005bf04058b6">GSxMSEL_BITS::MSEL_GS14</a></div><div class="ttdeci">Uint16 MSEL_GS14</div><div class="ttdef"><b>Definition</b> <a href="#l00349">F2837xD_memconfig.h:349</a></div></div>
<div class="ttc" id="astructGSxMSEL__BITS_html_a2667574a732b36a04a5211e8d30618a5"><div class="ttname"><a href="structGSxMSEL__BITS.html#a2667574a732b36a04a5211e8d30618a5">GSxMSEL_BITS::MSEL_GS3</a></div><div class="ttdeci">Uint16 MSEL_GS3</div><div class="ttdef"><b>Definition</b> <a href="#l00338">F2837xD_memconfig.h:338</a></div></div>
<div class="ttc" id="astructGSxMSEL__BITS_html_a2f24a3fb8ee83a68b4b007ab2c7c2c6c"><div class="ttname"><a href="structGSxMSEL__BITS.html#a2f24a3fb8ee83a68b4b007ab2c7c2c6c">GSxMSEL_BITS::MSEL_GS9</a></div><div class="ttdeci">Uint16 MSEL_GS9</div><div class="ttdef"><b>Definition</b> <a href="#l00344">F2837xD_memconfig.h:344</a></div></div>
<div class="ttc" id="astructGSxMSEL__BITS_html_a3c436d4ce409eb03ddc822ecf2032788"><div class="ttname"><a href="structGSxMSEL__BITS.html#a3c436d4ce409eb03ddc822ecf2032788">GSxMSEL_BITS::MSEL_GS1</a></div><div class="ttdeci">Uint16 MSEL_GS1</div><div class="ttdef"><b>Definition</b> <a href="#l00336">F2837xD_memconfig.h:336</a></div></div>
<div class="ttc" id="astructGSxMSEL__BITS_html_a3e75e938ca532a635a4c8c6b471f0838"><div class="ttname"><a href="structGSxMSEL__BITS.html#a3e75e938ca532a635a4c8c6b471f0838">GSxMSEL_BITS::MSEL_GS7</a></div><div class="ttdeci">Uint16 MSEL_GS7</div><div class="ttdef"><b>Definition</b> <a href="#l00342">F2837xD_memconfig.h:342</a></div></div>
<div class="ttc" id="astructGSxMSEL__BITS_html_a595774806ad4153234833deda17a3b9e"><div class="ttname"><a href="structGSxMSEL__BITS.html#a595774806ad4153234833deda17a3b9e">GSxMSEL_BITS::MSEL_GS0</a></div><div class="ttdeci">Uint16 MSEL_GS0</div><div class="ttdef"><b>Definition</b> <a href="#l00335">F2837xD_memconfig.h:335</a></div></div>
<div class="ttc" id="astructGSxMSEL__BITS_html_a732f064b1e7ab4165e40183518a1ff1c"><div class="ttname"><a href="structGSxMSEL__BITS.html#a732f064b1e7ab4165e40183518a1ff1c">GSxMSEL_BITS::MSEL_GS8</a></div><div class="ttdeci">Uint16 MSEL_GS8</div><div class="ttdef"><b>Definition</b> <a href="#l00343">F2837xD_memconfig.h:343</a></div></div>
<div class="ttc" id="astructGSxMSEL__BITS_html_a8dbc94b7f2cba7283ada8e414f53baf7"><div class="ttname"><a href="structGSxMSEL__BITS.html#a8dbc94b7f2cba7283ada8e414f53baf7">GSxMSEL_BITS::MSEL_GS2</a></div><div class="ttdeci">Uint16 MSEL_GS2</div><div class="ttdef"><b>Definition</b> <a href="#l00337">F2837xD_memconfig.h:337</a></div></div>
<div class="ttc" id="astructGSxMSEL__BITS_html_ab7cfa1cd1be3ab65825605171291bdb6"><div class="ttname"><a href="structGSxMSEL__BITS.html#ab7cfa1cd1be3ab65825605171291bdb6">GSxMSEL_BITS::MSEL_GS12</a></div><div class="ttdeci">Uint16 MSEL_GS12</div><div class="ttdef"><b>Definition</b> <a href="#l00347">F2837xD_memconfig.h:347</a></div></div>
<div class="ttc" id="astructGSxMSEL__BITS_html_ac4654e6a2ed4f28e2c61210ccaeeff95"><div class="ttname"><a href="structGSxMSEL__BITS.html#ac4654e6a2ed4f28e2c61210ccaeeff95">GSxMSEL_BITS::MSEL_GS13</a></div><div class="ttdeci">Uint16 MSEL_GS13</div><div class="ttdef"><b>Definition</b> <a href="#l00348">F2837xD_memconfig.h:348</a></div></div>
<div class="ttc" id="astructGSxMSEL__BITS_html_ad13b674c58e6832a2b95437e5d599125"><div class="ttname"><a href="structGSxMSEL__BITS.html#ad13b674c58e6832a2b95437e5d599125">GSxMSEL_BITS::MSEL_GS4</a></div><div class="ttdeci">Uint16 MSEL_GS4</div><div class="ttdef"><b>Definition</b> <a href="#l00339">F2837xD_memconfig.h:339</a></div></div>
<div class="ttc" id="astructGSxMSEL__BITS_html_adf3d0167ce2ed65137a2d3c1283be78e"><div class="ttname"><a href="structGSxMSEL__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">GSxMSEL_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition</b> <a href="#l00351">F2837xD_memconfig.h:351</a></div></div>
<div class="ttc" id="astructGSxMSEL__BITS_html_ae8db499a05d232ba7a71a286fa2e6237"><div class="ttname"><a href="structGSxMSEL__BITS.html#ae8db499a05d232ba7a71a286fa2e6237">GSxMSEL_BITS::MSEL_GS6</a></div><div class="ttdeci">Uint16 MSEL_GS6</div><div class="ttdef"><b>Definition</b> <a href="#l00341">F2837xD_memconfig.h:341</a></div></div>
<div class="ttc" id="astructGSxMSEL__BITS_html_af506413ac3d4cbf92d98531e0cf84908"><div class="ttname"><a href="structGSxMSEL__BITS.html#af506413ac3d4cbf92d98531e0cf84908">GSxMSEL_BITS::MSEL_GS5</a></div><div class="ttdeci">Uint16 MSEL_GS5</div><div class="ttdef"><b>Definition</b> <a href="#l00340">F2837xD_memconfig.h:340</a></div></div>
<div class="ttc" id="astructGSxMSEL__BITS_html_afd4f3a3842bac7fbf6ef5ae2fdaf3a3e"><div class="ttname"><a href="structGSxMSEL__BITS.html#afd4f3a3842bac7fbf6ef5ae2fdaf3a3e">GSxMSEL_BITS::MSEL_GS10</a></div><div class="ttdeci">Uint16 MSEL_GS10</div><div class="ttdef"><b>Definition</b> <a href="#l00345">F2837xD_memconfig.h:345</a></div></div>
<div class="ttc" id="astructGSxTEST__BITS_html"><div class="ttname"><a href="structGSxTEST__BITS.html">GSxTEST_BITS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00455">F2837xD_memconfig.h:455</a></div></div>
<div class="ttc" id="astructGSxTEST__BITS_html_a35e93a0c90fed02d0d74088f4a280d5f"><div class="ttname"><a href="structGSxTEST__BITS.html#a35e93a0c90fed02d0d74088f4a280d5f">GSxTEST_BITS::TEST_GS4</a></div><div class="ttdeci">Uint16 TEST_GS4</div><div class="ttdef"><b>Definition</b> <a href="#l00460">F2837xD_memconfig.h:460</a></div></div>
<div class="ttc" id="astructGSxTEST__BITS_html_a3859c99a211450e2db9baee2388f3b8d"><div class="ttname"><a href="structGSxTEST__BITS.html#a3859c99a211450e2db9baee2388f3b8d">GSxTEST_BITS::TEST_GS6</a></div><div class="ttdeci">Uint16 TEST_GS6</div><div class="ttdef"><b>Definition</b> <a href="#l00462">F2837xD_memconfig.h:462</a></div></div>
<div class="ttc" id="astructGSxTEST__BITS_html_a3898328094a4fbc1e4d843b6bc59f18d"><div class="ttname"><a href="structGSxTEST__BITS.html#a3898328094a4fbc1e4d843b6bc59f18d">GSxTEST_BITS::TEST_GS5</a></div><div class="ttdeci">Uint16 TEST_GS5</div><div class="ttdef"><b>Definition</b> <a href="#l00461">F2837xD_memconfig.h:461</a></div></div>
<div class="ttc" id="astructGSxTEST__BITS_html_a399bde060573dd29144d33ec8b4382db"><div class="ttname"><a href="structGSxTEST__BITS.html#a399bde060573dd29144d33ec8b4382db">GSxTEST_BITS::TEST_GS7</a></div><div class="ttdeci">Uint16 TEST_GS7</div><div class="ttdef"><b>Definition</b> <a href="#l00463">F2837xD_memconfig.h:463</a></div></div>
<div class="ttc" id="astructGSxTEST__BITS_html_a3d7ccf45ecc8ca5b043bc09f25d88053"><div class="ttname"><a href="structGSxTEST__BITS.html#a3d7ccf45ecc8ca5b043bc09f25d88053">GSxTEST_BITS::TEST_GS8</a></div><div class="ttdeci">Uint16 TEST_GS8</div><div class="ttdef"><b>Definition</b> <a href="#l00464">F2837xD_memconfig.h:464</a></div></div>
<div class="ttc" id="astructGSxTEST__BITS_html_a812d15312f730db7189c3c642510cab1"><div class="ttname"><a href="structGSxTEST__BITS.html#a812d15312f730db7189c3c642510cab1">GSxTEST_BITS::TEST_GS0</a></div><div class="ttdeci">Uint16 TEST_GS0</div><div class="ttdef"><b>Definition</b> <a href="#l00456">F2837xD_memconfig.h:456</a></div></div>
<div class="ttc" id="astructGSxTEST__BITS_html_a94366707a7b816389b74f048e817ee29"><div class="ttname"><a href="structGSxTEST__BITS.html#a94366707a7b816389b74f048e817ee29">GSxTEST_BITS::TEST_GS15</a></div><div class="ttdeci">Uint16 TEST_GS15</div><div class="ttdef"><b>Definition</b> <a href="#l00471">F2837xD_memconfig.h:471</a></div></div>
<div class="ttc" id="astructGSxTEST__BITS_html_a946e43239e9ee37b3b689cffc0841447"><div class="ttname"><a href="structGSxTEST__BITS.html#a946e43239e9ee37b3b689cffc0841447">GSxTEST_BITS::TEST_GS10</a></div><div class="ttdeci">Uint16 TEST_GS10</div><div class="ttdef"><b>Definition</b> <a href="#l00466">F2837xD_memconfig.h:466</a></div></div>
<div class="ttc" id="astructGSxTEST__BITS_html_aa5b9dc496c321b24521fa0daf0e079bf"><div class="ttname"><a href="structGSxTEST__BITS.html#aa5b9dc496c321b24521fa0daf0e079bf">GSxTEST_BITS::TEST_GS9</a></div><div class="ttdeci">Uint16 TEST_GS9</div><div class="ttdef"><b>Definition</b> <a href="#l00465">F2837xD_memconfig.h:465</a></div></div>
<div class="ttc" id="astructGSxTEST__BITS_html_aa679c64438814ecc03bb3726d3d0a27d"><div class="ttname"><a href="structGSxTEST__BITS.html#aa679c64438814ecc03bb3726d3d0a27d">GSxTEST_BITS::TEST_GS1</a></div><div class="ttdeci">Uint16 TEST_GS1</div><div class="ttdef"><b>Definition</b> <a href="#l00457">F2837xD_memconfig.h:457</a></div></div>
<div class="ttc" id="astructGSxTEST__BITS_html_ac35371bb114350407a6b6d473bbcdd5d"><div class="ttname"><a href="structGSxTEST__BITS.html#ac35371bb114350407a6b6d473bbcdd5d">GSxTEST_BITS::TEST_GS2</a></div><div class="ttdeci">Uint16 TEST_GS2</div><div class="ttdef"><b>Definition</b> <a href="#l00458">F2837xD_memconfig.h:458</a></div></div>
<div class="ttc" id="astructGSxTEST__BITS_html_acca5e6dd291c6cd50e98cb055d97a2aa"><div class="ttname"><a href="structGSxTEST__BITS.html#acca5e6dd291c6cd50e98cb055d97a2aa">GSxTEST_BITS::TEST_GS13</a></div><div class="ttdeci">Uint16 TEST_GS13</div><div class="ttdef"><b>Definition</b> <a href="#l00469">F2837xD_memconfig.h:469</a></div></div>
<div class="ttc" id="astructGSxTEST__BITS_html_ad213641e2976ca5a827b81dc77c4393a"><div class="ttname"><a href="structGSxTEST__BITS.html#ad213641e2976ca5a827b81dc77c4393a">GSxTEST_BITS::TEST_GS11</a></div><div class="ttdeci">Uint16 TEST_GS11</div><div class="ttdef"><b>Definition</b> <a href="#l00467">F2837xD_memconfig.h:467</a></div></div>
<div class="ttc" id="astructGSxTEST__BITS_html_aecd6bf68975c3c92b6aeab828d440f71"><div class="ttname"><a href="structGSxTEST__BITS.html#aecd6bf68975c3c92b6aeab828d440f71">GSxTEST_BITS::TEST_GS12</a></div><div class="ttdeci">Uint16 TEST_GS12</div><div class="ttdef"><b>Definition</b> <a href="#l00468">F2837xD_memconfig.h:468</a></div></div>
<div class="ttc" id="astructGSxTEST__BITS_html_af796af419ba278f34aff74f9b546c3b4"><div class="ttname"><a href="structGSxTEST__BITS.html#af796af419ba278f34aff74f9b546c3b4">GSxTEST_BITS::TEST_GS3</a></div><div class="ttdeci">Uint16 TEST_GS3</div><div class="ttdef"><b>Definition</b> <a href="#l00459">F2837xD_memconfig.h:459</a></div></div>
<div class="ttc" id="astructGSxTEST__BITS_html_affcf55d3bee409df0f704fb9c8d8e436"><div class="ttname"><a href="structGSxTEST__BITS.html#affcf55d3bee409df0f704fb9c8d8e436">GSxTEST_BITS::TEST_GS14</a></div><div class="ttdeci">Uint16 TEST_GS14</div><div class="ttdef"><b>Definition</b> <a href="#l00470">F2837xD_memconfig.h:470</a></div></div>
<div class="ttc" id="astructLSxACCPROT0__BITS_html"><div class="ttname"><a href="structLSxACCPROT0__BITS.html">LSxACCPROT0_BITS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00201">F2837xD_memconfig.h:201</a></div></div>
<div class="ttc" id="astructLSxACCPROT0__BITS_html_a1954bc0993e8bd4d43e4edfb9248ed00"><div class="ttname"><a href="structLSxACCPROT0__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">LSxACCPROT0_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition</b> <a href="#l00207">F2837xD_memconfig.h:207</a></div></div>
<div class="ttc" id="astructLSxACCPROT0__BITS_html_a1fc3a25cb015690eea35226667632edf"><div class="ttname"><a href="structLSxACCPROT0__BITS.html#a1fc3a25cb015690eea35226667632edf">LSxACCPROT0_BITS::rsvd3</a></div><div class="ttdeci">Uint16 rsvd3</div><div class="ttdef"><b>Definition</b> <a href="#l00210">F2837xD_memconfig.h:210</a></div></div>
<div class="ttc" id="astructLSxACCPROT0__BITS_html_a5cf212516f1d2367b1115f2a3765a677"><div class="ttname"><a href="structLSxACCPROT0__BITS.html#a5cf212516f1d2367b1115f2a3765a677">LSxACCPROT0_BITS::CPUWRPROT_LS0</a></div><div class="ttdeci">Uint16 CPUWRPROT_LS0</div><div class="ttdef"><b>Definition</b> <a href="#l00203">F2837xD_memconfig.h:203</a></div></div>
<div class="ttc" id="astructLSxACCPROT0__BITS_html_a83987c1f94b10afd25dfa5ae0195c000"><div class="ttname"><a href="structLSxACCPROT0__BITS.html#a83987c1f94b10afd25dfa5ae0195c000">LSxACCPROT0_BITS::CPUWRPROT_LS2</a></div><div class="ttdeci">Uint16 CPUWRPROT_LS2</div><div class="ttdef"><b>Definition</b> <a href="#l00209">F2837xD_memconfig.h:209</a></div></div>
<div class="ttc" id="astructLSxACCPROT0__BITS_html_a85047075d5575e7a0643a12e6004fed2"><div class="ttname"><a href="structLSxACCPROT0__BITS.html#a85047075d5575e7a0643a12e6004fed2">LSxACCPROT0_BITS::FETCHPROT_LS1</a></div><div class="ttdeci">Uint16 FETCHPROT_LS1</div><div class="ttdef"><b>Definition</b> <a href="#l00205">F2837xD_memconfig.h:205</a></div></div>
<div class="ttc" id="astructLSxACCPROT0__BITS_html_a943f6378278597853499f75382db23c5"><div class="ttname"><a href="structLSxACCPROT0__BITS.html#a943f6378278597853499f75382db23c5">LSxACCPROT0_BITS::CPUWRPROT_LS3</a></div><div class="ttdeci">Uint16 CPUWRPROT_LS3</div><div class="ttdef"><b>Definition</b> <a href="#l00212">F2837xD_memconfig.h:212</a></div></div>
<div class="ttc" id="astructLSxACCPROT0__BITS_html_aa494cbab39cceb53a9aaacfbc3cc5eae"><div class="ttname"><a href="structLSxACCPROT0__BITS.html#aa494cbab39cceb53a9aaacfbc3cc5eae">LSxACCPROT0_BITS::FETCHPROT_LS0</a></div><div class="ttdeci">Uint16 FETCHPROT_LS0</div><div class="ttdef"><b>Definition</b> <a href="#l00202">F2837xD_memconfig.h:202</a></div></div>
<div class="ttc" id="astructLSxACCPROT0__BITS_html_aa766dcb9fab8d6459b6f9067d9ab6d10"><div class="ttname"><a href="structLSxACCPROT0__BITS.html#aa766dcb9fab8d6459b6f9067d9ab6d10">LSxACCPROT0_BITS::FETCHPROT_LS3</a></div><div class="ttdeci">Uint16 FETCHPROT_LS3</div><div class="ttdef"><b>Definition</b> <a href="#l00211">F2837xD_memconfig.h:211</a></div></div>
<div class="ttc" id="astructLSxACCPROT0__BITS_html_ab83c0f8ce6b2e76c0ad4855831f1790e"><div class="ttname"><a href="structLSxACCPROT0__BITS.html#ab83c0f8ce6b2e76c0ad4855831f1790e">LSxACCPROT0_BITS::FETCHPROT_LS2</a></div><div class="ttdeci">Uint16 FETCHPROT_LS2</div><div class="ttdef"><b>Definition</b> <a href="#l00208">F2837xD_memconfig.h:208</a></div></div>
<div class="ttc" id="astructLSxACCPROT0__BITS_html_abf7260ceb9267966a392d61cd64a7ea4"><div class="ttname"><a href="structLSxACCPROT0__BITS.html#abf7260ceb9267966a392d61cd64a7ea4">LSxACCPROT0_BITS::CPUWRPROT_LS1</a></div><div class="ttdeci">Uint16 CPUWRPROT_LS1</div><div class="ttdef"><b>Definition</b> <a href="#l00206">F2837xD_memconfig.h:206</a></div></div>
<div class="ttc" id="astructLSxACCPROT0__BITS_html_adf3d0167ce2ed65137a2d3c1283be78e"><div class="ttname"><a href="structLSxACCPROT0__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">LSxACCPROT0_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition</b> <a href="#l00204">F2837xD_memconfig.h:204</a></div></div>
<div class="ttc" id="astructLSxACCPROT0__BITS_html_af0b3b8e4dc374185bf16cdeb704beedf"><div class="ttname"><a href="structLSxACCPROT0__BITS.html#af0b3b8e4dc374185bf16cdeb704beedf">LSxACCPROT0_BITS::rsvd4</a></div><div class="ttdeci">Uint16 rsvd4</div><div class="ttdef"><b>Definition</b> <a href="#l00213">F2837xD_memconfig.h:213</a></div></div>
<div class="ttc" id="astructLSxACCPROT1__BITS_html"><div class="ttname"><a href="structLSxACCPROT1__BITS.html">LSxACCPROT1_BITS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00221">F2837xD_memconfig.h:221</a></div></div>
<div class="ttc" id="astructLSxACCPROT1__BITS_html_a1954bc0993e8bd4d43e4edfb9248ed00"><div class="ttname"><a href="structLSxACCPROT1__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">LSxACCPROT1_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition</b> <a href="#l00227">F2837xD_memconfig.h:227</a></div></div>
<div class="ttc" id="astructLSxACCPROT1__BITS_html_a1fc3a25cb015690eea35226667632edf"><div class="ttname"><a href="structLSxACCPROT1__BITS.html#a1fc3a25cb015690eea35226667632edf">LSxACCPROT1_BITS::rsvd3</a></div><div class="ttdeci">Uint16 rsvd3</div><div class="ttdef"><b>Definition</b> <a href="#l00228">F2837xD_memconfig.h:228</a></div></div>
<div class="ttc" id="astructLSxACCPROT1__BITS_html_a7a3065a419ff3bdb7d99c5d96ef7c752"><div class="ttname"><a href="structLSxACCPROT1__BITS.html#a7a3065a419ff3bdb7d99c5d96ef7c752">LSxACCPROT1_BITS::CPUWRPROT_LS4</a></div><div class="ttdeci">Uint16 CPUWRPROT_LS4</div><div class="ttdef"><b>Definition</b> <a href="#l00223">F2837xD_memconfig.h:223</a></div></div>
<div class="ttc" id="astructLSxACCPROT1__BITS_html_a8b7b6cf6da4a2307c827089424b37645"><div class="ttname"><a href="structLSxACCPROT1__BITS.html#a8b7b6cf6da4a2307c827089424b37645">LSxACCPROT1_BITS::FETCHPROT_LS5</a></div><div class="ttdeci">Uint16 FETCHPROT_LS5</div><div class="ttdef"><b>Definition</b> <a href="#l00225">F2837xD_memconfig.h:225</a></div></div>
<div class="ttc" id="astructLSxACCPROT1__BITS_html_a8d39254eef8d29afebc52cfcadf144d1"><div class="ttname"><a href="structLSxACCPROT1__BITS.html#a8d39254eef8d29afebc52cfcadf144d1">LSxACCPROT1_BITS::CPUWRPROT_LS5</a></div><div class="ttdeci">Uint16 CPUWRPROT_LS5</div><div class="ttdef"><b>Definition</b> <a href="#l00226">F2837xD_memconfig.h:226</a></div></div>
<div class="ttc" id="astructLSxACCPROT1__BITS_html_aae0fcebfef8d1051071b79b1d43b5534"><div class="ttname"><a href="structLSxACCPROT1__BITS.html#aae0fcebfef8d1051071b79b1d43b5534">LSxACCPROT1_BITS::FETCHPROT_LS4</a></div><div class="ttdeci">Uint16 FETCHPROT_LS4</div><div class="ttdef"><b>Definition</b> <a href="#l00222">F2837xD_memconfig.h:222</a></div></div>
<div class="ttc" id="astructLSxACCPROT1__BITS_html_adf3d0167ce2ed65137a2d3c1283be78e"><div class="ttname"><a href="structLSxACCPROT1__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">LSxACCPROT1_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition</b> <a href="#l00224">F2837xD_memconfig.h:224</a></div></div>
<div class="ttc" id="astructLSxCLAPGM__BITS_html"><div class="ttname"><a href="structLSxCLAPGM__BITS.html">LSxCLAPGM_BITS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00185">F2837xD_memconfig.h:185</a></div></div>
<div class="ttc" id="astructLSxCLAPGM__BITS_html_a1954bc0993e8bd4d43e4edfb9248ed00"><div class="ttname"><a href="structLSxCLAPGM__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">LSxCLAPGM_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition</b> <a href="#l00193">F2837xD_memconfig.h:193</a></div></div>
<div class="ttc" id="astructLSxCLAPGM__BITS_html_a2fff9bf5e69ae58b69ea27633e66eedf"><div class="ttname"><a href="structLSxCLAPGM__BITS.html#a2fff9bf5e69ae58b69ea27633e66eedf">LSxCLAPGM_BITS::CLAPGM_LS3</a></div><div class="ttdeci">Uint16 CLAPGM_LS3</div><div class="ttdef"><b>Definition</b> <a href="#l00189">F2837xD_memconfig.h:189</a></div></div>
<div class="ttc" id="astructLSxCLAPGM__BITS_html_a6dc1f93ca9e61c90ee33c215d6926d3b"><div class="ttname"><a href="structLSxCLAPGM__BITS.html#a6dc1f93ca9e61c90ee33c215d6926d3b">LSxCLAPGM_BITS::CLAPGM_LS4</a></div><div class="ttdeci">Uint16 CLAPGM_LS4</div><div class="ttdef"><b>Definition</b> <a href="#l00190">F2837xD_memconfig.h:190</a></div></div>
<div class="ttc" id="astructLSxCLAPGM__BITS_html_a79f7a27bbe401d7e00fadcb89c4d6adb"><div class="ttname"><a href="structLSxCLAPGM__BITS.html#a79f7a27bbe401d7e00fadcb89c4d6adb">LSxCLAPGM_BITS::CLAPGM_LS1</a></div><div class="ttdeci">Uint16 CLAPGM_LS1</div><div class="ttdef"><b>Definition</b> <a href="#l00187">F2837xD_memconfig.h:187</a></div></div>
<div class="ttc" id="astructLSxCLAPGM__BITS_html_a84f9fbef8e92996bd7e3006513675300"><div class="ttname"><a href="structLSxCLAPGM__BITS.html#a84f9fbef8e92996bd7e3006513675300">LSxCLAPGM_BITS::CLAPGM_LS2</a></div><div class="ttdeci">Uint16 CLAPGM_LS2</div><div class="ttdef"><b>Definition</b> <a href="#l00188">F2837xD_memconfig.h:188</a></div></div>
<div class="ttc" id="astructLSxCLAPGM__BITS_html_a947d0bf600cbd6831df44c29770c8274"><div class="ttname"><a href="structLSxCLAPGM__BITS.html#a947d0bf600cbd6831df44c29770c8274">LSxCLAPGM_BITS::CLAPGM_LS5</a></div><div class="ttdeci">Uint16 CLAPGM_LS5</div><div class="ttdef"><b>Definition</b> <a href="#l00191">F2837xD_memconfig.h:191</a></div></div>
<div class="ttc" id="astructLSxCLAPGM__BITS_html_adf3d0167ce2ed65137a2d3c1283be78e"><div class="ttname"><a href="structLSxCLAPGM__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">LSxCLAPGM_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition</b> <a href="#l00192">F2837xD_memconfig.h:192</a></div></div>
<div class="ttc" id="astructLSxCLAPGM__BITS_html_af282aebd47b72de4876c63ec326a2088"><div class="ttname"><a href="structLSxCLAPGM__BITS.html#af282aebd47b72de4876c63ec326a2088">LSxCLAPGM_BITS::CLAPGM_LS0</a></div><div class="ttdeci">Uint16 CLAPGM_LS0</div><div class="ttdef"><b>Definition</b> <a href="#l00186">F2837xD_memconfig.h:186</a></div></div>
<div class="ttc" id="astructLSxCOMMIT__BITS_html"><div class="ttname"><a href="structLSxCOMMIT__BITS.html">LSxCOMMIT_BITS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00153">F2837xD_memconfig.h:153</a></div></div>
<div class="ttc" id="astructLSxCOMMIT__BITS_html_a1954bc0993e8bd4d43e4edfb9248ed00"><div class="ttname"><a href="structLSxCOMMIT__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">LSxCOMMIT_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition</b> <a href="#l00161">F2837xD_memconfig.h:161</a></div></div>
<div class="ttc" id="astructLSxCOMMIT__BITS_html_a196a31797b5e29b7d76923469a85f5e9"><div class="ttname"><a href="structLSxCOMMIT__BITS.html#a196a31797b5e29b7d76923469a85f5e9">LSxCOMMIT_BITS::COMMIT_LS3</a></div><div class="ttdeci">Uint16 COMMIT_LS3</div><div class="ttdef"><b>Definition</b> <a href="#l00157">F2837xD_memconfig.h:157</a></div></div>
<div class="ttc" id="astructLSxCOMMIT__BITS_html_a3b8ea0f43a25a5faf345e89948e4906f"><div class="ttname"><a href="structLSxCOMMIT__BITS.html#a3b8ea0f43a25a5faf345e89948e4906f">LSxCOMMIT_BITS::COMMIT_LS0</a></div><div class="ttdeci">Uint16 COMMIT_LS0</div><div class="ttdef"><b>Definition</b> <a href="#l00154">F2837xD_memconfig.h:154</a></div></div>
<div class="ttc" id="astructLSxCOMMIT__BITS_html_a550f73d1e60a18fc4bbe60338c8b42bc"><div class="ttname"><a href="structLSxCOMMIT__BITS.html#a550f73d1e60a18fc4bbe60338c8b42bc">LSxCOMMIT_BITS::COMMIT_LS2</a></div><div class="ttdeci">Uint16 COMMIT_LS2</div><div class="ttdef"><b>Definition</b> <a href="#l00156">F2837xD_memconfig.h:156</a></div></div>
<div class="ttc" id="astructLSxCOMMIT__BITS_html_a6c6f98ba1e1e0f4344179769547a89c7"><div class="ttname"><a href="structLSxCOMMIT__BITS.html#a6c6f98ba1e1e0f4344179769547a89c7">LSxCOMMIT_BITS::COMMIT_LS4</a></div><div class="ttdeci">Uint16 COMMIT_LS4</div><div class="ttdef"><b>Definition</b> <a href="#l00158">F2837xD_memconfig.h:158</a></div></div>
<div class="ttc" id="astructLSxCOMMIT__BITS_html_a7a97e99e2cc0abd49c4eaa6555f48a74"><div class="ttname"><a href="structLSxCOMMIT__BITS.html#a7a97e99e2cc0abd49c4eaa6555f48a74">LSxCOMMIT_BITS::COMMIT_LS1</a></div><div class="ttdeci">Uint16 COMMIT_LS1</div><div class="ttdef"><b>Definition</b> <a href="#l00155">F2837xD_memconfig.h:155</a></div></div>
<div class="ttc" id="astructLSxCOMMIT__BITS_html_abb605fe2372aeabfb784d53ce3cd43bb"><div class="ttname"><a href="structLSxCOMMIT__BITS.html#abb605fe2372aeabfb784d53ce3cd43bb">LSxCOMMIT_BITS::COMMIT_LS5</a></div><div class="ttdeci">Uint16 COMMIT_LS5</div><div class="ttdef"><b>Definition</b> <a href="#l00159">F2837xD_memconfig.h:159</a></div></div>
<div class="ttc" id="astructLSxCOMMIT__BITS_html_adf3d0167ce2ed65137a2d3c1283be78e"><div class="ttname"><a href="structLSxCOMMIT__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">LSxCOMMIT_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition</b> <a href="#l00160">F2837xD_memconfig.h:160</a></div></div>
<div class="ttc" id="astructLSxINITDONE__BITS_html"><div class="ttname"><a href="structLSxINITDONE__BITS.html">LSxINITDONE_BITS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00268">F2837xD_memconfig.h:268</a></div></div>
<div class="ttc" id="astructLSxINITDONE__BITS_html_a156fdcf33433305d81ce62b7a7af1891"><div class="ttname"><a href="structLSxINITDONE__BITS.html#a156fdcf33433305d81ce62b7a7af1891">LSxINITDONE_BITS::INITDONE_LS2</a></div><div class="ttdeci">Uint16 INITDONE_LS2</div><div class="ttdef"><b>Definition</b> <a href="#l00271">F2837xD_memconfig.h:271</a></div></div>
<div class="ttc" id="astructLSxINITDONE__BITS_html_a1954bc0993e8bd4d43e4edfb9248ed00"><div class="ttname"><a href="structLSxINITDONE__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">LSxINITDONE_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition</b> <a href="#l00276">F2837xD_memconfig.h:276</a></div></div>
<div class="ttc" id="astructLSxINITDONE__BITS_html_a282ae8712c11228f4df87b59eac0578a"><div class="ttname"><a href="structLSxINITDONE__BITS.html#a282ae8712c11228f4df87b59eac0578a">LSxINITDONE_BITS::INITDONE_LS1</a></div><div class="ttdeci">Uint16 INITDONE_LS1</div><div class="ttdef"><b>Definition</b> <a href="#l00270">F2837xD_memconfig.h:270</a></div></div>
<div class="ttc" id="astructLSxINITDONE__BITS_html_a40b1c92563a03c010d748a82119ad99b"><div class="ttname"><a href="structLSxINITDONE__BITS.html#a40b1c92563a03c010d748a82119ad99b">LSxINITDONE_BITS::INITDONE_LS5</a></div><div class="ttdeci">Uint16 INITDONE_LS5</div><div class="ttdef"><b>Definition</b> <a href="#l00274">F2837xD_memconfig.h:274</a></div></div>
<div class="ttc" id="astructLSxINITDONE__BITS_html_a84903849ccf1b244400e36463541e350"><div class="ttname"><a href="structLSxINITDONE__BITS.html#a84903849ccf1b244400e36463541e350">LSxINITDONE_BITS::INITDONE_LS0</a></div><div class="ttdeci">Uint16 INITDONE_LS0</div><div class="ttdef"><b>Definition</b> <a href="#l00269">F2837xD_memconfig.h:269</a></div></div>
<div class="ttc" id="astructLSxINITDONE__BITS_html_a97d09f36fd98cbabeb92e61bbf04d150"><div class="ttname"><a href="structLSxINITDONE__BITS.html#a97d09f36fd98cbabeb92e61bbf04d150">LSxINITDONE_BITS::INITDONE_LS4</a></div><div class="ttdeci">Uint16 INITDONE_LS4</div><div class="ttdef"><b>Definition</b> <a href="#l00273">F2837xD_memconfig.h:273</a></div></div>
<div class="ttc" id="astructLSxINITDONE__BITS_html_ac3fa2dcfe227469f740d57af549c5927"><div class="ttname"><a href="structLSxINITDONE__BITS.html#ac3fa2dcfe227469f740d57af549c5927">LSxINITDONE_BITS::INITDONE_LS3</a></div><div class="ttdeci">Uint16 INITDONE_LS3</div><div class="ttdef"><b>Definition</b> <a href="#l00272">F2837xD_memconfig.h:272</a></div></div>
<div class="ttc" id="astructLSxINITDONE__BITS_html_adf3d0167ce2ed65137a2d3c1283be78e"><div class="ttname"><a href="structLSxINITDONE__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">LSxINITDONE_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition</b> <a href="#l00275">F2837xD_memconfig.h:275</a></div></div>
<div class="ttc" id="astructLSxINIT__BITS_html"><div class="ttname"><a href="structLSxINIT__BITS.html">LSxINIT_BITS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00252">F2837xD_memconfig.h:252</a></div></div>
<div class="ttc" id="astructLSxINIT__BITS_html_a14e622f014457ed28f638f587a02a328"><div class="ttname"><a href="structLSxINIT__BITS.html#a14e622f014457ed28f638f587a02a328">LSxINIT_BITS::INIT_LS5</a></div><div class="ttdeci">Uint16 INIT_LS5</div><div class="ttdef"><b>Definition</b> <a href="#l00258">F2837xD_memconfig.h:258</a></div></div>
<div class="ttc" id="astructLSxINIT__BITS_html_a1954bc0993e8bd4d43e4edfb9248ed00"><div class="ttname"><a href="structLSxINIT__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">LSxINIT_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition</b> <a href="#l00260">F2837xD_memconfig.h:260</a></div></div>
<div class="ttc" id="astructLSxINIT__BITS_html_a4195651a035abb15d837fb61124b84dd"><div class="ttname"><a href="structLSxINIT__BITS.html#a4195651a035abb15d837fb61124b84dd">LSxINIT_BITS::INIT_LS0</a></div><div class="ttdeci">Uint16 INIT_LS0</div><div class="ttdef"><b>Definition</b> <a href="#l00253">F2837xD_memconfig.h:253</a></div></div>
<div class="ttc" id="astructLSxINIT__BITS_html_a43a69d5273f3426fb0326099989b8f50"><div class="ttname"><a href="structLSxINIT__BITS.html#a43a69d5273f3426fb0326099989b8f50">LSxINIT_BITS::INIT_LS3</a></div><div class="ttdeci">Uint16 INIT_LS3</div><div class="ttdef"><b>Definition</b> <a href="#l00256">F2837xD_memconfig.h:256</a></div></div>
<div class="ttc" id="astructLSxINIT__BITS_html_a78d24dcdb63c06290a1ddc4233e859ca"><div class="ttname"><a href="structLSxINIT__BITS.html#a78d24dcdb63c06290a1ddc4233e859ca">LSxINIT_BITS::INIT_LS2</a></div><div class="ttdeci">Uint16 INIT_LS2</div><div class="ttdef"><b>Definition</b> <a href="#l00255">F2837xD_memconfig.h:255</a></div></div>
<div class="ttc" id="astructLSxINIT__BITS_html_ac1b73c49addd20d0517bbc8f644dc6cc"><div class="ttname"><a href="structLSxINIT__BITS.html#ac1b73c49addd20d0517bbc8f644dc6cc">LSxINIT_BITS::INIT_LS4</a></div><div class="ttdeci">Uint16 INIT_LS4</div><div class="ttdef"><b>Definition</b> <a href="#l00257">F2837xD_memconfig.h:257</a></div></div>
<div class="ttc" id="astructLSxINIT__BITS_html_ad3524eb3e6bac2ad0e1a33ca50a17782"><div class="ttname"><a href="structLSxINIT__BITS.html#ad3524eb3e6bac2ad0e1a33ca50a17782">LSxINIT_BITS::INIT_LS1</a></div><div class="ttdeci">Uint16 INIT_LS1</div><div class="ttdef"><b>Definition</b> <a href="#l00254">F2837xD_memconfig.h:254</a></div></div>
<div class="ttc" id="astructLSxINIT__BITS_html_adf3d0167ce2ed65137a2d3c1283be78e"><div class="ttname"><a href="structLSxINIT__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">LSxINIT_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition</b> <a href="#l00259">F2837xD_memconfig.h:259</a></div></div>
<div class="ttc" id="astructLSxLOCK__BITS_html"><div class="ttname"><a href="structLSxLOCK__BITS.html">LSxLOCK_BITS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00137">F2837xD_memconfig.h:137</a></div></div>
<div class="ttc" id="astructLSxLOCK__BITS_html_a0edaf0561ac35ffaf0d5a48488152f4b"><div class="ttname"><a href="structLSxLOCK__BITS.html#a0edaf0561ac35ffaf0d5a48488152f4b">LSxLOCK_BITS::LOCK_LS3</a></div><div class="ttdeci">Uint16 LOCK_LS3</div><div class="ttdef"><b>Definition</b> <a href="#l00141">F2837xD_memconfig.h:141</a></div></div>
<div class="ttc" id="astructLSxLOCK__BITS_html_a1954bc0993e8bd4d43e4edfb9248ed00"><div class="ttname"><a href="structLSxLOCK__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">LSxLOCK_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition</b> <a href="#l00145">F2837xD_memconfig.h:145</a></div></div>
<div class="ttc" id="astructLSxLOCK__BITS_html_a3fbc49c0d7106975b83307063133de5e"><div class="ttname"><a href="structLSxLOCK__BITS.html#a3fbc49c0d7106975b83307063133de5e">LSxLOCK_BITS::LOCK_LS5</a></div><div class="ttdeci">Uint16 LOCK_LS5</div><div class="ttdef"><b>Definition</b> <a href="#l00143">F2837xD_memconfig.h:143</a></div></div>
<div class="ttc" id="astructLSxLOCK__BITS_html_a7ee2960b192c3aa8db0313b2dc78789e"><div class="ttname"><a href="structLSxLOCK__BITS.html#a7ee2960b192c3aa8db0313b2dc78789e">LSxLOCK_BITS::LOCK_LS2</a></div><div class="ttdeci">Uint16 LOCK_LS2</div><div class="ttdef"><b>Definition</b> <a href="#l00140">F2837xD_memconfig.h:140</a></div></div>
<div class="ttc" id="astructLSxLOCK__BITS_html_a9cb5e92d7a6cf9dc58ae6a42b897c3bf"><div class="ttname"><a href="structLSxLOCK__BITS.html#a9cb5e92d7a6cf9dc58ae6a42b897c3bf">LSxLOCK_BITS::LOCK_LS1</a></div><div class="ttdeci">Uint16 LOCK_LS1</div><div class="ttdef"><b>Definition</b> <a href="#l00139">F2837xD_memconfig.h:139</a></div></div>
<div class="ttc" id="astructLSxLOCK__BITS_html_ab8513903463c1622a29bf64b6435d711"><div class="ttname"><a href="structLSxLOCK__BITS.html#ab8513903463c1622a29bf64b6435d711">LSxLOCK_BITS::LOCK_LS4</a></div><div class="ttdeci">Uint16 LOCK_LS4</div><div class="ttdef"><b>Definition</b> <a href="#l00142">F2837xD_memconfig.h:142</a></div></div>
<div class="ttc" id="astructLSxLOCK__BITS_html_adf3d0167ce2ed65137a2d3c1283be78e"><div class="ttname"><a href="structLSxLOCK__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">LSxLOCK_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition</b> <a href="#l00144">F2837xD_memconfig.h:144</a></div></div>
<div class="ttc" id="astructLSxLOCK__BITS_html_ae8da9ca6586da430ed8893e654d9031c"><div class="ttname"><a href="structLSxLOCK__BITS.html#ae8da9ca6586da430ed8893e654d9031c">LSxLOCK_BITS::LOCK_LS0</a></div><div class="ttdeci">Uint16 LOCK_LS0</div><div class="ttdef"><b>Definition</b> <a href="#l00138">F2837xD_memconfig.h:138</a></div></div>
<div class="ttc" id="astructLSxMSEL__BITS_html"><div class="ttname"><a href="structLSxMSEL__BITS.html">LSxMSEL_BITS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00169">F2837xD_memconfig.h:169</a></div></div>
<div class="ttc" id="astructLSxMSEL__BITS_html_a11f84710d2e0aa7397edd3d90092cd21"><div class="ttname"><a href="structLSxMSEL__BITS.html#a11f84710d2e0aa7397edd3d90092cd21">LSxMSEL_BITS::MSEL_LS0</a></div><div class="ttdeci">Uint16 MSEL_LS0</div><div class="ttdef"><b>Definition</b> <a href="#l00170">F2837xD_memconfig.h:170</a></div></div>
<div class="ttc" id="astructLSxMSEL__BITS_html_a164400acc262d101d4668914108068b7"><div class="ttname"><a href="structLSxMSEL__BITS.html#a164400acc262d101d4668914108068b7">LSxMSEL_BITS::MSEL_LS4</a></div><div class="ttdeci">Uint16 MSEL_LS4</div><div class="ttdef"><b>Definition</b> <a href="#l00174">F2837xD_memconfig.h:174</a></div></div>
<div class="ttc" id="astructLSxMSEL__BITS_html_a1954bc0993e8bd4d43e4edfb9248ed00"><div class="ttname"><a href="structLSxMSEL__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">LSxMSEL_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition</b> <a href="#l00177">F2837xD_memconfig.h:177</a></div></div>
<div class="ttc" id="astructLSxMSEL__BITS_html_a51ab32a9bb9adeda53d91aec1e6ba1de"><div class="ttname"><a href="structLSxMSEL__BITS.html#a51ab32a9bb9adeda53d91aec1e6ba1de">LSxMSEL_BITS::MSEL_LS5</a></div><div class="ttdeci">Uint16 MSEL_LS5</div><div class="ttdef"><b>Definition</b> <a href="#l00175">F2837xD_memconfig.h:175</a></div></div>
<div class="ttc" id="astructLSxMSEL__BITS_html_a5ee953b1d642f10d3bde78686c279257"><div class="ttname"><a href="structLSxMSEL__BITS.html#a5ee953b1d642f10d3bde78686c279257">LSxMSEL_BITS::MSEL_LS2</a></div><div class="ttdeci">Uint16 MSEL_LS2</div><div class="ttdef"><b>Definition</b> <a href="#l00172">F2837xD_memconfig.h:172</a></div></div>
<div class="ttc" id="astructLSxMSEL__BITS_html_acec37952e1a1aeee316ec99b4f4a2cba"><div class="ttname"><a href="structLSxMSEL__BITS.html#acec37952e1a1aeee316ec99b4f4a2cba">LSxMSEL_BITS::MSEL_LS1</a></div><div class="ttdeci">Uint16 MSEL_LS1</div><div class="ttdef"><b>Definition</b> <a href="#l00171">F2837xD_memconfig.h:171</a></div></div>
<div class="ttc" id="astructLSxMSEL__BITS_html_adf3d0167ce2ed65137a2d3c1283be78e"><div class="ttname"><a href="structLSxMSEL__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">LSxMSEL_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition</b> <a href="#l00176">F2837xD_memconfig.h:176</a></div></div>
<div class="ttc" id="astructLSxMSEL__BITS_html_ae088d0d252e3ec873ff893a6769d1fc0"><div class="ttname"><a href="structLSxMSEL__BITS.html#ae088d0d252e3ec873ff893a6769d1fc0">LSxMSEL_BITS::MSEL_LS3</a></div><div class="ttdeci">Uint16 MSEL_LS3</div><div class="ttdef"><b>Definition</b> <a href="#l00173">F2837xD_memconfig.h:173</a></div></div>
<div class="ttc" id="astructLSxTEST__BITS_html"><div class="ttname"><a href="structLSxTEST__BITS.html">LSxTEST_BITS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00236">F2837xD_memconfig.h:236</a></div></div>
<div class="ttc" id="astructLSxTEST__BITS_html_a1954bc0993e8bd4d43e4edfb9248ed00"><div class="ttname"><a href="structLSxTEST__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">LSxTEST_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition</b> <a href="#l00244">F2837xD_memconfig.h:244</a></div></div>
<div class="ttc" id="astructLSxTEST__BITS_html_a40117634d1c46eecebbfeba6a6be8e85"><div class="ttname"><a href="structLSxTEST__BITS.html#a40117634d1c46eecebbfeba6a6be8e85">LSxTEST_BITS::TEST_LS4</a></div><div class="ttdeci">Uint16 TEST_LS4</div><div class="ttdef"><b>Definition</b> <a href="#l00241">F2837xD_memconfig.h:241</a></div></div>
<div class="ttc" id="astructLSxTEST__BITS_html_a83dcc5f6357e2c6915f6e7756e302689"><div class="ttname"><a href="structLSxTEST__BITS.html#a83dcc5f6357e2c6915f6e7756e302689">LSxTEST_BITS::TEST_LS0</a></div><div class="ttdeci">Uint16 TEST_LS0</div><div class="ttdef"><b>Definition</b> <a href="#l00237">F2837xD_memconfig.h:237</a></div></div>
<div class="ttc" id="astructLSxTEST__BITS_html_aadbea468c02a33dd3f707a08f4c28353"><div class="ttname"><a href="structLSxTEST__BITS.html#aadbea468c02a33dd3f707a08f4c28353">LSxTEST_BITS::TEST_LS3</a></div><div class="ttdeci">Uint16 TEST_LS3</div><div class="ttdef"><b>Definition</b> <a href="#l00240">F2837xD_memconfig.h:240</a></div></div>
<div class="ttc" id="astructLSxTEST__BITS_html_ac43833d373bb4ef9cdd15df895b1ff9e"><div class="ttname"><a href="structLSxTEST__BITS.html#ac43833d373bb4ef9cdd15df895b1ff9e">LSxTEST_BITS::TEST_LS2</a></div><div class="ttdeci">Uint16 TEST_LS2</div><div class="ttdef"><b>Definition</b> <a href="#l00239">F2837xD_memconfig.h:239</a></div></div>
<div class="ttc" id="astructLSxTEST__BITS_html_adf3d0167ce2ed65137a2d3c1283be78e"><div class="ttname"><a href="structLSxTEST__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">LSxTEST_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition</b> <a href="#l00243">F2837xD_memconfig.h:243</a></div></div>
<div class="ttc" id="astructLSxTEST__BITS_html_aefba120fcef8f55c3ca950f7acff2f74"><div class="ttname"><a href="structLSxTEST__BITS.html#aefba120fcef8f55c3ca950f7acff2f74">LSxTEST_BITS::TEST_LS1</a></div><div class="ttdeci">Uint16 TEST_LS1</div><div class="ttdef"><b>Definition</b> <a href="#l00238">F2837xD_memconfig.h:238</a></div></div>
<div class="ttc" id="astructLSxTEST__BITS_html_af44eecbfd779b33c230c5c274b45cd62"><div class="ttname"><a href="structLSxTEST__BITS.html#af44eecbfd779b33c230c5c274b45cd62">LSxTEST_BITS::TEST_LS5</a></div><div class="ttdeci">Uint16 TEST_LS5</div><div class="ttdef"><b>Definition</b> <a href="#l00242">F2837xD_memconfig.h:242</a></div></div>
<div class="ttc" id="astructMAVCLR__BITS_html"><div class="ttname"><a href="structMAVCLR__BITS.html">MAVCLR_BITS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00813">F2837xD_memconfig.h:813</a></div></div>
<div class="ttc" id="astructMAVCLR__BITS_html_a1954bc0993e8bd4d43e4edfb9248ed00"><div class="ttname"><a href="structMAVCLR__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">MAVCLR_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition</b> <a href="#l00818">F2837xD_memconfig.h:818</a></div></div>
<div class="ttc" id="astructMAVCLR__BITS_html_a2dd99d6e9aab4f0aeac625a047e7b827"><div class="ttname"><a href="structMAVCLR__BITS.html#a2dd99d6e9aab4f0aeac625a047e7b827">MAVCLR_BITS::DMAWRITE</a></div><div class="ttdeci">Uint16 DMAWRITE</div><div class="ttdef"><b>Definition</b> <a href="#l00816">F2837xD_memconfig.h:816</a></div></div>
<div class="ttc" id="astructMAVCLR__BITS_html_a680c930fe0e94f915eecf9f27202cbd7"><div class="ttname"><a href="structMAVCLR__BITS.html#a680c930fe0e94f915eecf9f27202cbd7">MAVCLR_BITS::CPUFETCH</a></div><div class="ttdeci">Uint16 CPUFETCH</div><div class="ttdef"><b>Definition</b> <a href="#l00814">F2837xD_memconfig.h:814</a></div></div>
<div class="ttc" id="astructMAVCLR__BITS_html_aaef8a861e4e8a14bc6a14b80f84735c3"><div class="ttname"><a href="structMAVCLR__BITS.html#aaef8a861e4e8a14bc6a14b80f84735c3">MAVCLR_BITS::CPUWRITE</a></div><div class="ttdeci">Uint16 CPUWRITE</div><div class="ttdef"><b>Definition</b> <a href="#l00815">F2837xD_memconfig.h:815</a></div></div>
<div class="ttc" id="astructMAVCLR__BITS_html_adf3d0167ce2ed65137a2d3c1283be78e"><div class="ttname"><a href="structMAVCLR__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">MAVCLR_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition</b> <a href="#l00817">F2837xD_memconfig.h:817</a></div></div>
<div class="ttc" id="astructMAVFLG__BITS_html"><div class="ttname"><a href="structMAVFLG__BITS.html">MAVFLG_BITS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00787">F2837xD_memconfig.h:787</a></div></div>
<div class="ttc" id="astructMAVFLG__BITS_html_a1954bc0993e8bd4d43e4edfb9248ed00"><div class="ttname"><a href="structMAVFLG__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">MAVFLG_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition</b> <a href="#l00792">F2837xD_memconfig.h:792</a></div></div>
<div class="ttc" id="astructMAVFLG__BITS_html_a2dd99d6e9aab4f0aeac625a047e7b827"><div class="ttname"><a href="structMAVFLG__BITS.html#a2dd99d6e9aab4f0aeac625a047e7b827">MAVFLG_BITS::DMAWRITE</a></div><div class="ttdeci">Uint16 DMAWRITE</div><div class="ttdef"><b>Definition</b> <a href="#l00790">F2837xD_memconfig.h:790</a></div></div>
<div class="ttc" id="astructMAVFLG__BITS_html_a680c930fe0e94f915eecf9f27202cbd7"><div class="ttname"><a href="structMAVFLG__BITS.html#a680c930fe0e94f915eecf9f27202cbd7">MAVFLG_BITS::CPUFETCH</a></div><div class="ttdeci">Uint16 CPUFETCH</div><div class="ttdef"><b>Definition</b> <a href="#l00788">F2837xD_memconfig.h:788</a></div></div>
<div class="ttc" id="astructMAVFLG__BITS_html_aaef8a861e4e8a14bc6a14b80f84735c3"><div class="ttname"><a href="structMAVFLG__BITS.html#aaef8a861e4e8a14bc6a14b80f84735c3">MAVFLG_BITS::CPUWRITE</a></div><div class="ttdeci">Uint16 CPUWRITE</div><div class="ttdef"><b>Definition</b> <a href="#l00789">F2837xD_memconfig.h:789</a></div></div>
<div class="ttc" id="astructMAVFLG__BITS_html_adf3d0167ce2ed65137a2d3c1283be78e"><div class="ttname"><a href="structMAVFLG__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">MAVFLG_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition</b> <a href="#l00791">F2837xD_memconfig.h:791</a></div></div>
<div class="ttc" id="astructMAVINTEN__BITS_html"><div class="ttname"><a href="structMAVINTEN__BITS.html">MAVINTEN_BITS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00826">F2837xD_memconfig.h:826</a></div></div>
<div class="ttc" id="astructMAVINTEN__BITS_html_a1954bc0993e8bd4d43e4edfb9248ed00"><div class="ttname"><a href="structMAVINTEN__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">MAVINTEN_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition</b> <a href="#l00831">F2837xD_memconfig.h:831</a></div></div>
<div class="ttc" id="astructMAVINTEN__BITS_html_a2dd99d6e9aab4f0aeac625a047e7b827"><div class="ttname"><a href="structMAVINTEN__BITS.html#a2dd99d6e9aab4f0aeac625a047e7b827">MAVINTEN_BITS::DMAWRITE</a></div><div class="ttdeci">Uint16 DMAWRITE</div><div class="ttdef"><b>Definition</b> <a href="#l00829">F2837xD_memconfig.h:829</a></div></div>
<div class="ttc" id="astructMAVINTEN__BITS_html_a680c930fe0e94f915eecf9f27202cbd7"><div class="ttname"><a href="structMAVINTEN__BITS.html#a680c930fe0e94f915eecf9f27202cbd7">MAVINTEN_BITS::CPUFETCH</a></div><div class="ttdeci">Uint16 CPUFETCH</div><div class="ttdef"><b>Definition</b> <a href="#l00827">F2837xD_memconfig.h:827</a></div></div>
<div class="ttc" id="astructMAVINTEN__BITS_html_aaef8a861e4e8a14bc6a14b80f84735c3"><div class="ttname"><a href="structMAVINTEN__BITS.html#aaef8a861e4e8a14bc6a14b80f84735c3">MAVINTEN_BITS::CPUWRITE</a></div><div class="ttdeci">Uint16 CPUWRITE</div><div class="ttdef"><b>Definition</b> <a href="#l00828">F2837xD_memconfig.h:828</a></div></div>
<div class="ttc" id="astructMAVINTEN__BITS_html_adf3d0167ce2ed65137a2d3c1283be78e"><div class="ttname"><a href="structMAVINTEN__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">MAVINTEN_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition</b> <a href="#l00830">F2837xD_memconfig.h:830</a></div></div>
<div class="ttc" id="astructMAVSET__BITS_html"><div class="ttname"><a href="structMAVSET__BITS.html">MAVSET_BITS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00800">F2837xD_memconfig.h:800</a></div></div>
<div class="ttc" id="astructMAVSET__BITS_html_a1954bc0993e8bd4d43e4edfb9248ed00"><div class="ttname"><a href="structMAVSET__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">MAVSET_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition</b> <a href="#l00805">F2837xD_memconfig.h:805</a></div></div>
<div class="ttc" id="astructMAVSET__BITS_html_a2dd99d6e9aab4f0aeac625a047e7b827"><div class="ttname"><a href="structMAVSET__BITS.html#a2dd99d6e9aab4f0aeac625a047e7b827">MAVSET_BITS::DMAWRITE</a></div><div class="ttdeci">Uint16 DMAWRITE</div><div class="ttdef"><b>Definition</b> <a href="#l00803">F2837xD_memconfig.h:803</a></div></div>
<div class="ttc" id="astructMAVSET__BITS_html_a680c930fe0e94f915eecf9f27202cbd7"><div class="ttname"><a href="structMAVSET__BITS.html#a680c930fe0e94f915eecf9f27202cbd7">MAVSET_BITS::CPUFETCH</a></div><div class="ttdeci">Uint16 CPUFETCH</div><div class="ttdef"><b>Definition</b> <a href="#l00801">F2837xD_memconfig.h:801</a></div></div>
<div class="ttc" id="astructMAVSET__BITS_html_aaef8a861e4e8a14bc6a14b80f84735c3"><div class="ttname"><a href="structMAVSET__BITS.html#aaef8a861e4e8a14bc6a14b80f84735c3">MAVSET_BITS::CPUWRITE</a></div><div class="ttdeci">Uint16 CPUWRITE</div><div class="ttdef"><b>Definition</b> <a href="#l00802">F2837xD_memconfig.h:802</a></div></div>
<div class="ttc" id="astructMAVSET__BITS_html_adf3d0167ce2ed65137a2d3c1283be78e"><div class="ttname"><a href="structMAVSET__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">MAVSET_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition</b> <a href="#l00804">F2837xD_memconfig.h:804</a></div></div>
<div class="ttc" id="astructMEMORY__ERROR__REGS_html"><div class="ttname"><a href="structMEMORY__ERROR__REGS.html">MEMORY_ERROR_REGS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00989">F2837xD_memconfig.h:989</a></div></div>
<div class="ttc" id="astructMEMORY__ERROR__REGS_html_a02e5ce2c093f9fc31087f38c0e227697"><div class="ttname"><a href="structMEMORY__ERROR__REGS.html#a02e5ce2c093f9fc31087f38c0e227697">MEMORY_ERROR_REGS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2[6]</div><div class="ttdef"><b>Definition</b> <a href="#l01001">F2837xD_memconfig.h:1001</a></div></div>
<div class="ttc" id="astructMEMORY__ERROR__REGS_html_a25577149cc96060fe56b0665b0410aca"><div class="ttname"><a href="structMEMORY__ERROR__REGS.html#a25577149cc96060fe56b0665b0410aca">MEMORY_ERROR_REGS::UCERRFLG</a></div><div class="ttdeci">union UCERRFLG_REG UCERRFLG</div><div class="ttdef"><b>Definition</b> <a href="#l00990">F2837xD_memconfig.h:990</a></div></div>
<div class="ttc" id="astructMEMORY__ERROR__REGS_html_a3d467d563ca2a1612b038c652e62c3c0"><div class="ttname"><a href="structMEMORY__ERROR__REGS.html#a3d467d563ca2a1612b038c652e62c3c0">MEMORY_ERROR_REGS::CEINTFLG</a></div><div class="ttdeci">union CEINTFLG_REG CEINTFLG</div><div class="ttdef"><b>Definition</b> <a href="#l01004">F2837xD_memconfig.h:1004</a></div></div>
<div class="ttc" id="astructMEMORY__ERROR__REGS_html_a40ff8187dbb4c85b78f3123e83add467"><div class="ttname"><a href="structMEMORY__ERROR__REGS.html#a40ff8187dbb4c85b78f3123e83add467">MEMORY_ERROR_REGS::CERRCNT</a></div><div class="ttdeci">Uint32 CERRCNT</div><div class="ttdef"><b>Definition</b> <a href="#l01002">F2837xD_memconfig.h:1002</a></div></div>
<div class="ttc" id="astructMEMORY__ERROR__REGS_html_a4ecea0ae7fb03ba101156017afe81e96"><div class="ttname"><a href="structMEMORY__ERROR__REGS.html#a4ecea0ae7fb03ba101156017afe81e96">MEMORY_ERROR_REGS::CERRFLG</a></div><div class="ttdeci">union CERRFLG_REG CERRFLG</div><div class="ttdef"><b>Definition</b> <a href="#l00997">F2837xD_memconfig.h:997</a></div></div>
<div class="ttc" id="astructMEMORY__ERROR__REGS_html_a557e47c170c76497395c24a5ee6022b6"><div class="ttname"><a href="structMEMORY__ERROR__REGS.html#a557e47c170c76497395c24a5ee6022b6">MEMORY_ERROR_REGS::CCPUREADDR</a></div><div class="ttdeci">Uint32 CCPUREADDR</div><div class="ttdef"><b>Definition</b> <a href="#l01000">F2837xD_memconfig.h:1000</a></div></div>
<div class="ttc" id="astructMEMORY__ERROR__REGS_html_a744027bb6847adbd124bd2506d9c8b60"><div class="ttname"><a href="structMEMORY__ERROR__REGS.html#a744027bb6847adbd124bd2506d9c8b60">MEMORY_ERROR_REGS::CERRTHRES</a></div><div class="ttdeci">Uint32 CERRTHRES</div><div class="ttdef"><b>Definition</b> <a href="#l01003">F2837xD_memconfig.h:1003</a></div></div>
<div class="ttc" id="astructMEMORY__ERROR__REGS_html_a7744abbc34d9559efc9ac42859b6f57e"><div class="ttname"><a href="structMEMORY__ERROR__REGS.html#a7744abbc34d9559efc9ac42859b6f57e">MEMORY_ERROR_REGS::UCCLA1READDR</a></div><div class="ttdeci">Uint32 UCCLA1READDR</div><div class="ttdef"><b>Definition</b> <a href="#l00995">F2837xD_memconfig.h:995</a></div></div>
<div class="ttc" id="astructMEMORY__ERROR__REGS_html_a77f78a4e249264b1b03c2b383aa3cf13"><div class="ttname"><a href="structMEMORY__ERROR__REGS.html#a77f78a4e249264b1b03c2b383aa3cf13">MEMORY_ERROR_REGS::UCERRSET</a></div><div class="ttdeci">union UCERRSET_REG UCERRSET</div><div class="ttdef"><b>Definition</b> <a href="#l00991">F2837xD_memconfig.h:991</a></div></div>
<div class="ttc" id="astructMEMORY__ERROR__REGS_html_a7b9fec8e6e7b3a671296c9c41ed5b1b5"><div class="ttname"><a href="structMEMORY__ERROR__REGS.html#a7b9fec8e6e7b3a671296c9c41ed5b1b5">MEMORY_ERROR_REGS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1[20]</div><div class="ttdef"><b>Definition</b> <a href="#l00996">F2837xD_memconfig.h:996</a></div></div>
<div class="ttc" id="astructMEMORY__ERROR__REGS_html_a8e8cc9238ef709253c259287887eb258"><div class="ttname"><a href="structMEMORY__ERROR__REGS.html#a8e8cc9238ef709253c259287887eb258">MEMORY_ERROR_REGS::UCCPUREADDR</a></div><div class="ttdeci">Uint32 UCCPUREADDR</div><div class="ttdef"><b>Definition</b> <a href="#l00993">F2837xD_memconfig.h:993</a></div></div>
<div class="ttc" id="astructMEMORY__ERROR__REGS_html_a930843f19b578a254473fbdaea4fd906"><div class="ttname"><a href="structMEMORY__ERROR__REGS.html#a930843f19b578a254473fbdaea4fd906">MEMORY_ERROR_REGS::CEINTEN</a></div><div class="ttdeci">union CEINTEN_REG CEINTEN</div><div class="ttdef"><b>Definition</b> <a href="#l01007">F2837xD_memconfig.h:1007</a></div></div>
<div class="ttc" id="astructMEMORY__ERROR__REGS_html_ab8a3b140152052c5caf6f405e81f88ef"><div class="ttname"><a href="structMEMORY__ERROR__REGS.html#ab8a3b140152052c5caf6f405e81f88ef">MEMORY_ERROR_REGS::UCERRCLR</a></div><div class="ttdeci">union UCERRCLR_REG UCERRCLR</div><div class="ttdef"><b>Definition</b> <a href="#l00992">F2837xD_memconfig.h:992</a></div></div>
<div class="ttc" id="astructMEMORY__ERROR__REGS_html_ac4c9541111cd9887b2a0cefc2f800c8e"><div class="ttname"><a href="structMEMORY__ERROR__REGS.html#ac4c9541111cd9887b2a0cefc2f800c8e">MEMORY_ERROR_REGS::CEINTSET</a></div><div class="ttdeci">union CEINTSET_REG CEINTSET</div><div class="ttdef"><b>Definition</b> <a href="#l01006">F2837xD_memconfig.h:1006</a></div></div>
<div class="ttc" id="astructMEMORY__ERROR__REGS_html_acb3d7deb486a57345d71d8857410ea3f"><div class="ttname"><a href="structMEMORY__ERROR__REGS.html#acb3d7deb486a57345d71d8857410ea3f">MEMORY_ERROR_REGS::CERRSET</a></div><div class="ttdeci">union CERRSET_REG CERRSET</div><div class="ttdef"><b>Definition</b> <a href="#l00998">F2837xD_memconfig.h:998</a></div></div>
<div class="ttc" id="astructMEMORY__ERROR__REGS_html_ad5e5674b25216dbe791a7bd7f43005e8"><div class="ttname"><a href="structMEMORY__ERROR__REGS.html#ad5e5674b25216dbe791a7bd7f43005e8">MEMORY_ERROR_REGS::CERRCLR</a></div><div class="ttdeci">union CERRCLR_REG CERRCLR</div><div class="ttdef"><b>Definition</b> <a href="#l00999">F2837xD_memconfig.h:999</a></div></div>
<div class="ttc" id="astructMEMORY__ERROR__REGS_html_adb6a44429594afb1164f6eb9b4ee7f67"><div class="ttname"><a href="structMEMORY__ERROR__REGS.html#adb6a44429594afb1164f6eb9b4ee7f67">MEMORY_ERROR_REGS::CEINTCLR</a></div><div class="ttdeci">union CEINTCLR_REG CEINTCLR</div><div class="ttdef"><b>Definition</b> <a href="#l01005">F2837xD_memconfig.h:1005</a></div></div>
<div class="ttc" id="astructMEMORY__ERROR__REGS_html_add623070e7bc45892d8a74a14893c00b"><div class="ttname"><a href="structMEMORY__ERROR__REGS.html#add623070e7bc45892d8a74a14893c00b">MEMORY_ERROR_REGS::UCDMAREADDR</a></div><div class="ttdeci">Uint32 UCDMAREADDR</div><div class="ttdef"><b>Definition</b> <a href="#l00994">F2837xD_memconfig.h:994</a></div></div>
<div class="ttc" id="astructMEM__CFG__REGS_html"><div class="ttname"><a href="structMEM__CFG__REGS.html">MEM_CFG_REGS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00574">F2837xD_memconfig.h:574</a></div></div>
<div class="ttc" id="astructMEM__CFG__REGS_html_a02e5ce2c093f9fc31087f38c0e227697"><div class="ttname"><a href="structMEM__CFG__REGS.html#a02e5ce2c093f9fc31087f38c0e227697">MEM_CFG_REGS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2[6]</div><div class="ttdef"><b>Definition</b> <a href="#l00579">F2837xD_memconfig.h:579</a></div></div>
<div class="ttc" id="astructMEM__CFG__REGS_html_a0e029e6d232c5154fd65a82c5fd3bc01"><div class="ttname"><a href="structMEM__CFG__REGS.html#a0e029e6d232c5154fd65a82c5fd3bc01">MEM_CFG_REGS::MSGxTEST</a></div><div class="ttdeci">union MSGxTEST_REG MSGxTEST</div><div class="ttdef"><b>Definition</b> <a href="#l00607">F2837xD_memconfig.h:607</a></div></div>
<div class="ttc" id="astructMEM__CFG__REGS_html_a178d7e322741ce643fceeea43d36ea44"><div class="ttname"><a href="structMEM__CFG__REGS.html#a178d7e322741ce643fceeea43d36ea44">MEM_CFG_REGS::GSxCOMMIT</a></div><div class="ttdeci">union GSxCOMMIT_REG GSxCOMMIT</div><div class="ttdef"><b>Definition</b> <a href="#l00596">F2837xD_memconfig.h:596</a></div></div>
<div class="ttc" id="astructMEM__CFG__REGS_html_a23e41f1a3209cf7b3a4f3f05b43b4ad1"><div class="ttname"><a href="structMEM__CFG__REGS.html#a23e41f1a3209cf7b3a4f3f05b43b4ad1">MEM_CFG_REGS::MSGxINITDONE</a></div><div class="ttdeci">union MSGxINITDONE_REG MSGxINITDONE</div><div class="ttdef"><b>Definition</b> <a href="#l00609">F2837xD_memconfig.h:609</a></div></div>
<div class="ttc" id="astructMEM__CFG__REGS_html_a241da90af59789ca9c74112fd1d4c30b"><div class="ttname"><a href="structMEM__CFG__REGS.html#a241da90af59789ca9c74112fd1d4c30b">MEM_CFG_REGS::DxLOCK</a></div><div class="ttdeci">union DxLOCK_REG DxLOCK</div><div class="ttdef"><b>Definition</b> <a href="#l00575">F2837xD_memconfig.h:575</a></div></div>
<div class="ttc" id="astructMEM__CFG__REGS_html_a267b51299ee702d4140946ccc8501581"><div class="ttname"><a href="structMEM__CFG__REGS.html#a267b51299ee702d4140946ccc8501581">MEM_CFG_REGS::GSxACCPROT2</a></div><div class="ttdeci">union GSxACCPROT2_REG GSxACCPROT2</div><div class="ttdef"><b>Definition</b> <a href="#l00601">F2837xD_memconfig.h:601</a></div></div>
<div class="ttc" id="astructMEM__CFG__REGS_html_a35659d7a8e5a73b677b993b03daa27be"><div class="ttname"><a href="structMEM__CFG__REGS.html#a35659d7a8e5a73b677b993b03daa27be">MEM_CFG_REGS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1[4]</div><div class="ttdef"><b>Definition</b> <a href="#l00577">F2837xD_memconfig.h:577</a></div></div>
<div class="ttc" id="astructMEM__CFG__REGS_html_a37e2ff6f7d48254c23ba05cd37ece8de"><div class="ttname"><a href="structMEM__CFG__REGS.html#a37e2ff6f7d48254c23ba05cd37ece8de">MEM_CFG_REGS::LSxCOMMIT</a></div><div class="ttdeci">union LSxCOMMIT_REG LSxCOMMIT</div><div class="ttdef"><b>Definition</b> <a href="#l00585">F2837xD_memconfig.h:585</a></div></div>
<div class="ttc" id="astructMEM__CFG__REGS_html_a396a7aeffbd701d6af2bb1903cbeaa2b"><div class="ttname"><a href="structMEM__CFG__REGS.html#a396a7aeffbd701d6af2bb1903cbeaa2b">MEM_CFG_REGS::rsvd3</a></div><div class="ttdeci">Uint16 rsvd3[10]</div><div class="ttdef"><b>Definition</b> <a href="#l00583">F2837xD_memconfig.h:583</a></div></div>
<div class="ttc" id="astructMEM__CFG__REGS_html_a4afd86ec27734ef620c05805f09c92bf"><div class="ttname"><a href="structMEM__CFG__REGS.html#a4afd86ec27734ef620c05805f09c92bf">MEM_CFG_REGS::rsvd6</a></div><div class="ttdeci">Uint16 rsvd6[2]</div><div class="ttdef"><b>Definition</b> <a href="#l00598">F2837xD_memconfig.h:598</a></div></div>
<div class="ttc" id="astructMEM__CFG__REGS_html_a4d74bd5778c46fc056938f823e4cfd74"><div class="ttname"><a href="structMEM__CFG__REGS.html#a4d74bd5778c46fc056938f823e4cfd74">MEM_CFG_REGS::GSxACCPROT1</a></div><div class="ttdeci">union GSxACCPROT1_REG GSxACCPROT1</div><div class="ttdef"><b>Definition</b> <a href="#l00600">F2837xD_memconfig.h:600</a></div></div>
<div class="ttc" id="astructMEM__CFG__REGS_html_a50fd3efe674f66feaf32fe8c3117f6ba"><div class="ttname"><a href="structMEM__CFG__REGS.html#a50fd3efe674f66feaf32fe8c3117f6ba">MEM_CFG_REGS::rsvd4</a></div><div class="ttdeci">Uint16 rsvd4[4]</div><div class="ttdef"><b>Definition</b> <a href="#l00590">F2837xD_memconfig.h:590</a></div></div>
<div class="ttc" id="astructMEM__CFG__REGS_html_a5d18a18d591e32de6d4861b7264d13fe"><div class="ttname"><a href="structMEM__CFG__REGS.html#a5d18a18d591e32de6d4861b7264d13fe">MEM_CFG_REGS::LSxMSEL</a></div><div class="ttdeci">union LSxMSEL_REG LSxMSEL</div><div class="ttdef"><b>Definition</b> <a href="#l00586">F2837xD_memconfig.h:586</a></div></div>
<div class="ttc" id="astructMEM__CFG__REGS_html_a5f5ffac70ec0a3c5e8fe20ef9cdd0965"><div class="ttname"><a href="structMEM__CFG__REGS.html#a5f5ffac70ec0a3c5e8fe20ef9cdd0965">MEM_CFG_REGS::DxINIT</a></div><div class="ttdeci">union DxINIT_REG DxINIT</div><div class="ttdef"><b>Definition</b> <a href="#l00581">F2837xD_memconfig.h:581</a></div></div>
<div class="ttc" id="astructMEM__CFG__REGS_html_a6774e62d6aebf80d3f1b8d75cf069e25"><div class="ttname"><a href="structMEM__CFG__REGS.html#a6774e62d6aebf80d3f1b8d75cf069e25">MEM_CFG_REGS::DxINITDONE</a></div><div class="ttdeci">union DxINITDONE_REG DxINITDONE</div><div class="ttdef"><b>Definition</b> <a href="#l00582">F2837xD_memconfig.h:582</a></div></div>
<div class="ttc" id="astructMEM__CFG__REGS_html_a7988a0ae7322ffe430c1b9dd3a4ce558"><div class="ttname"><a href="structMEM__CFG__REGS.html#a7988a0ae7322ffe430c1b9dd3a4ce558">MEM_CFG_REGS::GSxINITDONE</a></div><div class="ttdeci">union GSxINITDONE_REG GSxINITDONE</div><div class="ttdef"><b>Definition</b> <a href="#l00605">F2837xD_memconfig.h:605</a></div></div>
<div class="ttc" id="astructMEM__CFG__REGS_html_a89607c216c7b1ce62bd09cfa320050f2"><div class="ttname"><a href="structMEM__CFG__REGS.html#a89607c216c7b1ce62bd09cfa320050f2">MEM_CFG_REGS::GSxTEST</a></div><div class="ttdeci">union GSxTEST_REG GSxTEST</div><div class="ttdef"><b>Definition</b> <a href="#l00603">F2837xD_memconfig.h:603</a></div></div>
<div class="ttc" id="astructMEM__CFG__REGS_html_a975fbb08c3b0a95220456f3051129467"><div class="ttname"><a href="structMEM__CFG__REGS.html#a975fbb08c3b0a95220456f3051129467">MEM_CFG_REGS::GSxACCPROT3</a></div><div class="ttdeci">union GSxACCPROT3_REG GSxACCPROT3</div><div class="ttdef"><b>Definition</b> <a href="#l00602">F2837xD_memconfig.h:602</a></div></div>
<div class="ttc" id="astructMEM__CFG__REGS_html_a98a39353e1c37346e2a655dcac41e469"><div class="ttname"><a href="structMEM__CFG__REGS.html#a98a39353e1c37346e2a655dcac41e469">MEM_CFG_REGS::LSxINITDONE</a></div><div class="ttdeci">union LSxINITDONE_REG LSxINITDONE</div><div class="ttdef"><b>Definition</b> <a href="#l00593">F2837xD_memconfig.h:593</a></div></div>
<div class="ttc" id="astructMEM__CFG__REGS_html_aa19558806a24df1bbc7d3e82018d261c"><div class="ttname"><a href="structMEM__CFG__REGS.html#aa19558806a24df1bbc7d3e82018d261c">MEM_CFG_REGS::LSxACCPROT1</a></div><div class="ttdeci">union LSxACCPROT1_REG LSxACCPROT1</div><div class="ttdef"><b>Definition</b> <a href="#l00589">F2837xD_memconfig.h:589</a></div></div>
<div class="ttc" id="astructMEM__CFG__REGS_html_aa2746b9f162907b01629ba13c86b89c4"><div class="ttname"><a href="structMEM__CFG__REGS.html#aa2746b9f162907b01629ba13c86b89c4">MEM_CFG_REGS::LSxTEST</a></div><div class="ttdeci">union LSxTEST_REG LSxTEST</div><div class="ttdef"><b>Definition</b> <a href="#l00591">F2837xD_memconfig.h:591</a></div></div>
<div class="ttc" id="astructMEM__CFG__REGS_html_aa51001d266cea12a308b6e56c5c2f965"><div class="ttname"><a href="structMEM__CFG__REGS.html#aa51001d266cea12a308b6e56c5c2f965">MEM_CFG_REGS::LSxCLAPGM</a></div><div class="ttdeci">union LSxCLAPGM_REG LSxCLAPGM</div><div class="ttdef"><b>Definition</b> <a href="#l00587">F2837xD_memconfig.h:587</a></div></div>
<div class="ttc" id="astructMEM__CFG__REGS_html_aa9c00d372d225beb6fe3e1c00d21bd2d"><div class="ttname"><a href="structMEM__CFG__REGS.html#aa9c00d372d225beb6fe3e1c00d21bd2d">MEM_CFG_REGS::rsvd5</a></div><div class="ttdeci">Uint16 rsvd5[10]</div><div class="ttdef"><b>Definition</b> <a href="#l00594">F2837xD_memconfig.h:594</a></div></div>
<div class="ttc" id="astructMEM__CFG__REGS_html_aaad76935d2740a2771cfc772e1929054"><div class="ttname"><a href="structMEM__CFG__REGS.html#aaad76935d2740a2771cfc772e1929054">MEM_CFG_REGS::LSxACCPROT0</a></div><div class="ttdeci">union LSxACCPROT0_REG LSxACCPROT0</div><div class="ttdef"><b>Definition</b> <a href="#l00588">F2837xD_memconfig.h:588</a></div></div>
<div class="ttc" id="astructMEM__CFG__REGS_html_aafd5d8d408e52b1f5c46eb15a63d5f13"><div class="ttname"><a href="structMEM__CFG__REGS.html#aafd5d8d408e52b1f5c46eb15a63d5f13">MEM_CFG_REGS::LSxINIT</a></div><div class="ttdeci">union LSxINIT_REG LSxINIT</div><div class="ttdef"><b>Definition</b> <a href="#l00592">F2837xD_memconfig.h:592</a></div></div>
<div class="ttc" id="astructMEM__CFG__REGS_html_ab50cf7e3696c3e3b280d86d9b65195ed"><div class="ttname"><a href="structMEM__CFG__REGS.html#ab50cf7e3696c3e3b280d86d9b65195ed">MEM_CFG_REGS::GSxMSEL</a></div><div class="ttdeci">union GSxMSEL_REG GSxMSEL</div><div class="ttdef"><b>Definition</b> <a href="#l00597">F2837xD_memconfig.h:597</a></div></div>
<div class="ttc" id="astructMEM__CFG__REGS_html_ab6622348b8b4a5ab8486347323cd62bc"><div class="ttname"><a href="structMEM__CFG__REGS.html#ab6622348b8b4a5ab8486347323cd62bc">MEM_CFG_REGS::DxACCPROT0</a></div><div class="ttdeci">union DxACCPROT0_REG DxACCPROT0</div><div class="ttdef"><b>Definition</b> <a href="#l00578">F2837xD_memconfig.h:578</a></div></div>
<div class="ttc" id="astructMEM__CFG__REGS_html_ace5e01f8f9e3caecae22a479219f740c"><div class="ttname"><a href="structMEM__CFG__REGS.html#ace5e01f8f9e3caecae22a479219f740c">MEM_CFG_REGS::rsvd7</a></div><div class="ttdeci">Uint16 rsvd7[26]</div><div class="ttdef"><b>Definition</b> <a href="#l00606">F2837xD_memconfig.h:606</a></div></div>
<div class="ttc" id="astructMEM__CFG__REGS_html_ad913d93fb4e49ba19562892e0908bd78"><div class="ttname"><a href="structMEM__CFG__REGS.html#ad913d93fb4e49ba19562892e0908bd78">MEM_CFG_REGS::LSxLOCK</a></div><div class="ttdeci">union LSxLOCK_REG LSxLOCK</div><div class="ttdef"><b>Definition</b> <a href="#l00584">F2837xD_memconfig.h:584</a></div></div>
<div class="ttc" id="astructMEM__CFG__REGS_html_adaf5a7870c8c5c440e527dab560f3975"><div class="ttname"><a href="structMEM__CFG__REGS.html#adaf5a7870c8c5c440e527dab560f3975">MEM_CFG_REGS::DxCOMMIT</a></div><div class="ttdeci">union DxCOMMIT_REG DxCOMMIT</div><div class="ttdef"><b>Definition</b> <a href="#l00576">F2837xD_memconfig.h:576</a></div></div>
<div class="ttc" id="astructMEM__CFG__REGS_html_adf0d3be32c844bda59604ad82ec49132"><div class="ttname"><a href="structMEM__CFG__REGS.html#adf0d3be32c844bda59604ad82ec49132">MEM_CFG_REGS::GSxACCPROT0</a></div><div class="ttdeci">union GSxACCPROT0_REG GSxACCPROT0</div><div class="ttdef"><b>Definition</b> <a href="#l00599">F2837xD_memconfig.h:599</a></div></div>
<div class="ttc" id="astructMEM__CFG__REGS_html_ae3d0ce03333cc0742acb1e0e3d022a5e"><div class="ttname"><a href="structMEM__CFG__REGS.html#ae3d0ce03333cc0742acb1e0e3d022a5e">MEM_CFG_REGS::DxTEST</a></div><div class="ttdeci">union DxTEST_REG DxTEST</div><div class="ttdef"><b>Definition</b> <a href="#l00580">F2837xD_memconfig.h:580</a></div></div>
<div class="ttc" id="astructMEM__CFG__REGS_html_aec2e3300934d13bd0ed94f6bcb58490a"><div class="ttname"><a href="structMEM__CFG__REGS.html#aec2e3300934d13bd0ed94f6bcb58490a">MEM_CFG_REGS::GSxLOCK</a></div><div class="ttdeci">union GSxLOCK_REG GSxLOCK</div><div class="ttdef"><b>Definition</b> <a href="#l00595">F2837xD_memconfig.h:595</a></div></div>
<div class="ttc" id="astructMEM__CFG__REGS_html_aec49e9636b957a6e397e8ad57eba22a5"><div class="ttname"><a href="structMEM__CFG__REGS.html#aec49e9636b957a6e397e8ad57eba22a5">MEM_CFG_REGS::MSGxINIT</a></div><div class="ttdeci">union MSGxINIT_REG MSGxINIT</div><div class="ttdef"><b>Definition</b> <a href="#l00608">F2837xD_memconfig.h:608</a></div></div>
<div class="ttc" id="astructMEM__CFG__REGS_html_aff335b94c04a0ae3a7a2a141edc1bc92"><div class="ttname"><a href="structMEM__CFG__REGS.html#aff335b94c04a0ae3a7a2a141edc1bc92">MEM_CFG_REGS::GSxINIT</a></div><div class="ttdeci">union GSxINIT_REG GSxINIT</div><div class="ttdef"><b>Definition</b> <a href="#l00604">F2837xD_memconfig.h:604</a></div></div>
<div class="ttc" id="astructMSGxINITDONE__BITS_html"><div class="ttname"><a href="structMSGxINITDONE__BITS.html">MSGxINITDONE_BITS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00559">F2837xD_memconfig.h:559</a></div></div>
<div class="ttc" id="astructMSGxINITDONE__BITS_html_a1954bc0993e8bd4d43e4edfb9248ed00"><div class="ttname"><a href="structMSGxINITDONE__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">MSGxINITDONE_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition</b> <a href="#l00564">F2837xD_memconfig.h:564</a></div></div>
<div class="ttc" id="astructMSGxINITDONE__BITS_html_a1fc3a25cb015690eea35226667632edf"><div class="ttname"><a href="structMSGxINITDONE__BITS.html#a1fc3a25cb015690eea35226667632edf">MSGxINITDONE_BITS::rsvd3</a></div><div class="ttdeci">Uint16 rsvd3</div><div class="ttdef"><b>Definition</b> <a href="#l00565">F2837xD_memconfig.h:565</a></div></div>
<div class="ttc" id="astructMSGxINITDONE__BITS_html_a3b1fb749f59925233dc7c9b308baafed"><div class="ttname"><a href="structMSGxINITDONE__BITS.html#a3b1fb749f59925233dc7c9b308baafed">MSGxINITDONE_BITS::INITDONE_CPUTOCPU</a></div><div class="ttdeci">Uint16 INITDONE_CPUTOCPU</div><div class="ttdef"><b>Definition</b> <a href="#l00560">F2837xD_memconfig.h:560</a></div></div>
<div class="ttc" id="astructMSGxINITDONE__BITS_html_a97cdd5c3c5c1dcbf750009e187e0c812"><div class="ttname"><a href="structMSGxINITDONE__BITS.html#a97cdd5c3c5c1dcbf750009e187e0c812">MSGxINITDONE_BITS::INITDONE_CLA1TOCPU</a></div><div class="ttdeci">Uint16 INITDONE_CLA1TOCPU</div><div class="ttdef"><b>Definition</b> <a href="#l00562">F2837xD_memconfig.h:562</a></div></div>
<div class="ttc" id="astructMSGxINITDONE__BITS_html_adf3d0167ce2ed65137a2d3c1283be78e"><div class="ttname"><a href="structMSGxINITDONE__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">MSGxINITDONE_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition</b> <a href="#l00563">F2837xD_memconfig.h:563</a></div></div>
<div class="ttc" id="astructMSGxINITDONE__BITS_html_ae5e604c3044bcafa06913f740805af46"><div class="ttname"><a href="structMSGxINITDONE__BITS.html#ae5e604c3044bcafa06913f740805af46">MSGxINITDONE_BITS::INITDONE_CPUTOCLA1</a></div><div class="ttdeci">Uint16 INITDONE_CPUTOCLA1</div><div class="ttdef"><b>Definition</b> <a href="#l00561">F2837xD_memconfig.h:561</a></div></div>
<div class="ttc" id="astructMSGxINITDONE__BITS_html_af0b3b8e4dc374185bf16cdeb704beedf"><div class="ttname"><a href="structMSGxINITDONE__BITS.html#af0b3b8e4dc374185bf16cdeb704beedf">MSGxINITDONE_BITS::rsvd4</a></div><div class="ttdeci">Uint16 rsvd4</div><div class="ttdef"><b>Definition</b> <a href="#l00566">F2837xD_memconfig.h:566</a></div></div>
<div class="ttc" id="astructMSGxINIT__BITS_html"><div class="ttname"><a href="structMSGxINIT__BITS.html">MSGxINIT_BITS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00544">F2837xD_memconfig.h:544</a></div></div>
<div class="ttc" id="astructMSGxINIT__BITS_html_a1954bc0993e8bd4d43e4edfb9248ed00"><div class="ttname"><a href="structMSGxINIT__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">MSGxINIT_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition</b> <a href="#l00549">F2837xD_memconfig.h:549</a></div></div>
<div class="ttc" id="astructMSGxINIT__BITS_html_a1fc3a25cb015690eea35226667632edf"><div class="ttname"><a href="structMSGxINIT__BITS.html#a1fc3a25cb015690eea35226667632edf">MSGxINIT_BITS::rsvd3</a></div><div class="ttdeci">Uint16 rsvd3</div><div class="ttdef"><b>Definition</b> <a href="#l00550">F2837xD_memconfig.h:550</a></div></div>
<div class="ttc" id="astructMSGxINIT__BITS_html_a7872f676026b24a97ce6c96bdd8781c8"><div class="ttname"><a href="structMSGxINIT__BITS.html#a7872f676026b24a97ce6c96bdd8781c8">MSGxINIT_BITS::INIT_CPUTOCPU</a></div><div class="ttdeci">Uint16 INIT_CPUTOCPU</div><div class="ttdef"><b>Definition</b> <a href="#l00545">F2837xD_memconfig.h:545</a></div></div>
<div class="ttc" id="astructMSGxINIT__BITS_html_a9b54b62c5a76e894d26ba3b25bb51b8b"><div class="ttname"><a href="structMSGxINIT__BITS.html#a9b54b62c5a76e894d26ba3b25bb51b8b">MSGxINIT_BITS::INIT_CPUTOCLA1</a></div><div class="ttdeci">Uint16 INIT_CPUTOCLA1</div><div class="ttdef"><b>Definition</b> <a href="#l00546">F2837xD_memconfig.h:546</a></div></div>
<div class="ttc" id="astructMSGxINIT__BITS_html_adf3d0167ce2ed65137a2d3c1283be78e"><div class="ttname"><a href="structMSGxINIT__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">MSGxINIT_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition</b> <a href="#l00548">F2837xD_memconfig.h:548</a></div></div>
<div class="ttc" id="astructMSGxINIT__BITS_html_af0b3b8e4dc374185bf16cdeb704beedf"><div class="ttname"><a href="structMSGxINIT__BITS.html#af0b3b8e4dc374185bf16cdeb704beedf">MSGxINIT_BITS::rsvd4</a></div><div class="ttdeci">Uint16 rsvd4</div><div class="ttdef"><b>Definition</b> <a href="#l00551">F2837xD_memconfig.h:551</a></div></div>
<div class="ttc" id="astructMSGxINIT__BITS_html_af4bc8148b37dc018f4d4049d20cae6b6"><div class="ttname"><a href="structMSGxINIT__BITS.html#af4bc8148b37dc018f4d4049d20cae6b6">MSGxINIT_BITS::INIT_CLA1TOCPU</a></div><div class="ttdeci">Uint16 INIT_CLA1TOCPU</div><div class="ttdef"><b>Definition</b> <a href="#l00547">F2837xD_memconfig.h:547</a></div></div>
<div class="ttc" id="astructMSGxTEST__BITS_html"><div class="ttname"><a href="structMSGxTEST__BITS.html">MSGxTEST_BITS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00529">F2837xD_memconfig.h:529</a></div></div>
<div class="ttc" id="astructMSGxTEST__BITS_html_a12e5c2499d363bde62e42c0e6ea9ce26"><div class="ttname"><a href="structMSGxTEST__BITS.html#a12e5c2499d363bde62e42c0e6ea9ce26">MSGxTEST_BITS::TEST_CLA1TOCPU</a></div><div class="ttdeci">Uint16 TEST_CLA1TOCPU</div><div class="ttdef"><b>Definition</b> <a href="#l00532">F2837xD_memconfig.h:532</a></div></div>
<div class="ttc" id="astructMSGxTEST__BITS_html_a18811e2adea618c38d285e13e3a49eca"><div class="ttname"><a href="structMSGxTEST__BITS.html#a18811e2adea618c38d285e13e3a49eca">MSGxTEST_BITS::TEST_CPUTOCPU</a></div><div class="ttdeci">Uint16 TEST_CPUTOCPU</div><div class="ttdef"><b>Definition</b> <a href="#l00530">F2837xD_memconfig.h:530</a></div></div>
<div class="ttc" id="astructMSGxTEST__BITS_html_a1954bc0993e8bd4d43e4edfb9248ed00"><div class="ttname"><a href="structMSGxTEST__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">MSGxTEST_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition</b> <a href="#l00534">F2837xD_memconfig.h:534</a></div></div>
<div class="ttc" id="astructMSGxTEST__BITS_html_a1fc3a25cb015690eea35226667632edf"><div class="ttname"><a href="structMSGxTEST__BITS.html#a1fc3a25cb015690eea35226667632edf">MSGxTEST_BITS::rsvd3</a></div><div class="ttdeci">Uint16 rsvd3</div><div class="ttdef"><b>Definition</b> <a href="#l00535">F2837xD_memconfig.h:535</a></div></div>
<div class="ttc" id="astructMSGxTEST__BITS_html_a4fa6f6f02df609fc76215eb601e5c1ba"><div class="ttname"><a href="structMSGxTEST__BITS.html#a4fa6f6f02df609fc76215eb601e5c1ba">MSGxTEST_BITS::TEST_CPUTOCLA1</a></div><div class="ttdeci">Uint16 TEST_CPUTOCLA1</div><div class="ttdef"><b>Definition</b> <a href="#l00531">F2837xD_memconfig.h:531</a></div></div>
<div class="ttc" id="astructMSGxTEST__BITS_html_adf3d0167ce2ed65137a2d3c1283be78e"><div class="ttname"><a href="structMSGxTEST__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">MSGxTEST_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition</b> <a href="#l00533">F2837xD_memconfig.h:533</a></div></div>
<div class="ttc" id="astructMSGxTEST__BITS_html_af0b3b8e4dc374185bf16cdeb704beedf"><div class="ttname"><a href="structMSGxTEST__BITS.html#af0b3b8e4dc374185bf16cdeb704beedf">MSGxTEST_BITS::rsvd4</a></div><div class="ttdeci">Uint16 rsvd4</div><div class="ttdef"><b>Definition</b> <a href="#l00536">F2837xD_memconfig.h:536</a></div></div>
<div class="ttc" id="astructNMAVCLR__BITS_html"><div class="ttname"><a href="structNMAVCLR__BITS.html">NMAVCLR_BITS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00747">F2837xD_memconfig.h:747</a></div></div>
<div class="ttc" id="astructNMAVCLR__BITS_html_a1954bc0993e8bd4d43e4edfb9248ed00"><div class="ttname"><a href="structNMAVCLR__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">NMAVCLR_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition</b> <a href="#l00756">F2837xD_memconfig.h:756</a></div></div>
<div class="ttc" id="astructNMAVCLR__BITS_html_a1dff14bb0d172afb1f24abbe6dab8b61"><div class="ttname"><a href="structNMAVCLR__BITS.html#a1dff14bb0d172afb1f24abbe6dab8b61">NMAVCLR_BITS::rsvd5</a></div><div class="ttdeci">Uint16 rsvd5</div><div class="ttdef"><b>Definition</b> <a href="#l00759">F2837xD_memconfig.h:759</a></div></div>
<div class="ttc" id="astructNMAVCLR__BITS_html_a1fc3a25cb015690eea35226667632edf"><div class="ttname"><a href="structNMAVCLR__BITS.html#a1fc3a25cb015690eea35226667632edf">NMAVCLR_BITS::rsvd3</a></div><div class="ttdeci">Uint16 rsvd3</div><div class="ttdef"><b>Definition</b> <a href="#l00757">F2837xD_memconfig.h:757</a></div></div>
<div class="ttc" id="astructNMAVCLR__BITS_html_a2171044023f649c740ffea66364da7b7"><div class="ttname"><a href="structNMAVCLR__BITS.html#a2171044023f649c740ffea66364da7b7">NMAVCLR_BITS::CLA1WRITE</a></div><div class="ttdeci">Uint16 CLA1WRITE</div><div class="ttdef"><b>Definition</b> <a href="#l00753">F2837xD_memconfig.h:753</a></div></div>
<div class="ttc" id="astructNMAVCLR__BITS_html_a254160d85dbc1b4ffb2c80f9a50f18c2"><div class="ttname"><a href="structNMAVCLR__BITS.html#a254160d85dbc1b4ffb2c80f9a50f18c2">NMAVCLR_BITS::CLA1READ</a></div><div class="ttdeci">Uint16 CLA1READ</div><div class="ttdef"><b>Definition</b> <a href="#l00752">F2837xD_memconfig.h:752</a></div></div>
<div class="ttc" id="astructNMAVCLR__BITS_html_a2dd99d6e9aab4f0aeac625a047e7b827"><div class="ttname"><a href="structNMAVCLR__BITS.html#a2dd99d6e9aab4f0aeac625a047e7b827">NMAVCLR_BITS::DMAWRITE</a></div><div class="ttdeci">Uint16 DMAWRITE</div><div class="ttdef"><b>Definition</b> <a href="#l00751">F2837xD_memconfig.h:751</a></div></div>
<div class="ttc" id="astructNMAVCLR__BITS_html_a680c930fe0e94f915eecf9f27202cbd7"><div class="ttname"><a href="structNMAVCLR__BITS.html#a680c930fe0e94f915eecf9f27202cbd7">NMAVCLR_BITS::CPUFETCH</a></div><div class="ttdeci">Uint16 CPUFETCH</div><div class="ttdef"><b>Definition</b> <a href="#l00750">F2837xD_memconfig.h:750</a></div></div>
<div class="ttc" id="astructNMAVCLR__BITS_html_a709adf104818a9e6a3e9c626c5636727"><div class="ttname"><a href="structNMAVCLR__BITS.html#a709adf104818a9e6a3e9c626c5636727">NMAVCLR_BITS::CLA1FETCH</a></div><div class="ttdeci">Uint16 CLA1FETCH</div><div class="ttdef"><b>Definition</b> <a href="#l00754">F2837xD_memconfig.h:754</a></div></div>
<div class="ttc" id="astructNMAVCLR__BITS_html_aaef8a861e4e8a14bc6a14b80f84735c3"><div class="ttname"><a href="structNMAVCLR__BITS.html#aaef8a861e4e8a14bc6a14b80f84735c3">NMAVCLR_BITS::CPUWRITE</a></div><div class="ttdeci">Uint16 CPUWRITE</div><div class="ttdef"><b>Definition</b> <a href="#l00749">F2837xD_memconfig.h:749</a></div></div>
<div class="ttc" id="astructNMAVCLR__BITS_html_adf3d0167ce2ed65137a2d3c1283be78e"><div class="ttname"><a href="structNMAVCLR__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">NMAVCLR_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition</b> <a href="#l00755">F2837xD_memconfig.h:755</a></div></div>
<div class="ttc" id="astructNMAVCLR__BITS_html_ae1a1c90cbc5e69099d3db1a3d3b6bcd8"><div class="ttname"><a href="structNMAVCLR__BITS.html#ae1a1c90cbc5e69099d3db1a3d3b6bcd8">NMAVCLR_BITS::CPUREAD</a></div><div class="ttdeci">Uint16 CPUREAD</div><div class="ttdef"><b>Definition</b> <a href="#l00748">F2837xD_memconfig.h:748</a></div></div>
<div class="ttc" id="astructNMAVCLR__BITS_html_af0b3b8e4dc374185bf16cdeb704beedf"><div class="ttname"><a href="structNMAVCLR__BITS.html#af0b3b8e4dc374185bf16cdeb704beedf">NMAVCLR_BITS::rsvd4</a></div><div class="ttdeci">Uint16 rsvd4</div><div class="ttdef"><b>Definition</b> <a href="#l00758">F2837xD_memconfig.h:758</a></div></div>
<div class="ttc" id="astructNMAVFLG__BITS_html"><div class="ttname"><a href="structNMAVFLG__BITS.html">NMAVFLG_BITS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00707">F2837xD_memconfig.h:707</a></div></div>
<div class="ttc" id="astructNMAVFLG__BITS_html_a1954bc0993e8bd4d43e4edfb9248ed00"><div class="ttname"><a href="structNMAVFLG__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">NMAVFLG_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition</b> <a href="#l00716">F2837xD_memconfig.h:716</a></div></div>
<div class="ttc" id="astructNMAVFLG__BITS_html_a1dff14bb0d172afb1f24abbe6dab8b61"><div class="ttname"><a href="structNMAVFLG__BITS.html#a1dff14bb0d172afb1f24abbe6dab8b61">NMAVFLG_BITS::rsvd5</a></div><div class="ttdeci">Uint16 rsvd5</div><div class="ttdef"><b>Definition</b> <a href="#l00719">F2837xD_memconfig.h:719</a></div></div>
<div class="ttc" id="astructNMAVFLG__BITS_html_a1fc3a25cb015690eea35226667632edf"><div class="ttname"><a href="structNMAVFLG__BITS.html#a1fc3a25cb015690eea35226667632edf">NMAVFLG_BITS::rsvd3</a></div><div class="ttdeci">Uint16 rsvd3</div><div class="ttdef"><b>Definition</b> <a href="#l00717">F2837xD_memconfig.h:717</a></div></div>
<div class="ttc" id="astructNMAVFLG__BITS_html_a2171044023f649c740ffea66364da7b7"><div class="ttname"><a href="structNMAVFLG__BITS.html#a2171044023f649c740ffea66364da7b7">NMAVFLG_BITS::CLA1WRITE</a></div><div class="ttdeci">Uint16 CLA1WRITE</div><div class="ttdef"><b>Definition</b> <a href="#l00713">F2837xD_memconfig.h:713</a></div></div>
<div class="ttc" id="astructNMAVFLG__BITS_html_a254160d85dbc1b4ffb2c80f9a50f18c2"><div class="ttname"><a href="structNMAVFLG__BITS.html#a254160d85dbc1b4ffb2c80f9a50f18c2">NMAVFLG_BITS::CLA1READ</a></div><div class="ttdeci">Uint16 CLA1READ</div><div class="ttdef"><b>Definition</b> <a href="#l00712">F2837xD_memconfig.h:712</a></div></div>
<div class="ttc" id="astructNMAVFLG__BITS_html_a2dd99d6e9aab4f0aeac625a047e7b827"><div class="ttname"><a href="structNMAVFLG__BITS.html#a2dd99d6e9aab4f0aeac625a047e7b827">NMAVFLG_BITS::DMAWRITE</a></div><div class="ttdeci">Uint16 DMAWRITE</div><div class="ttdef"><b>Definition</b> <a href="#l00711">F2837xD_memconfig.h:711</a></div></div>
<div class="ttc" id="astructNMAVFLG__BITS_html_a680c930fe0e94f915eecf9f27202cbd7"><div class="ttname"><a href="structNMAVFLG__BITS.html#a680c930fe0e94f915eecf9f27202cbd7">NMAVFLG_BITS::CPUFETCH</a></div><div class="ttdeci">Uint16 CPUFETCH</div><div class="ttdef"><b>Definition</b> <a href="#l00710">F2837xD_memconfig.h:710</a></div></div>
<div class="ttc" id="astructNMAVFLG__BITS_html_a709adf104818a9e6a3e9c626c5636727"><div class="ttname"><a href="structNMAVFLG__BITS.html#a709adf104818a9e6a3e9c626c5636727">NMAVFLG_BITS::CLA1FETCH</a></div><div class="ttdeci">Uint16 CLA1FETCH</div><div class="ttdef"><b>Definition</b> <a href="#l00714">F2837xD_memconfig.h:714</a></div></div>
<div class="ttc" id="astructNMAVFLG__BITS_html_aaef8a861e4e8a14bc6a14b80f84735c3"><div class="ttname"><a href="structNMAVFLG__BITS.html#aaef8a861e4e8a14bc6a14b80f84735c3">NMAVFLG_BITS::CPUWRITE</a></div><div class="ttdeci">Uint16 CPUWRITE</div><div class="ttdef"><b>Definition</b> <a href="#l00709">F2837xD_memconfig.h:709</a></div></div>
<div class="ttc" id="astructNMAVFLG__BITS_html_adf3d0167ce2ed65137a2d3c1283be78e"><div class="ttname"><a href="structNMAVFLG__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">NMAVFLG_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition</b> <a href="#l00715">F2837xD_memconfig.h:715</a></div></div>
<div class="ttc" id="astructNMAVFLG__BITS_html_ae1a1c90cbc5e69099d3db1a3d3b6bcd8"><div class="ttname"><a href="structNMAVFLG__BITS.html#ae1a1c90cbc5e69099d3db1a3d3b6bcd8">NMAVFLG_BITS::CPUREAD</a></div><div class="ttdeci">Uint16 CPUREAD</div><div class="ttdef"><b>Definition</b> <a href="#l00708">F2837xD_memconfig.h:708</a></div></div>
<div class="ttc" id="astructNMAVFLG__BITS_html_af0b3b8e4dc374185bf16cdeb704beedf"><div class="ttname"><a href="structNMAVFLG__BITS.html#af0b3b8e4dc374185bf16cdeb704beedf">NMAVFLG_BITS::rsvd4</a></div><div class="ttdeci">Uint16 rsvd4</div><div class="ttdef"><b>Definition</b> <a href="#l00718">F2837xD_memconfig.h:718</a></div></div>
<div class="ttc" id="astructNMAVINTEN__BITS_html"><div class="ttname"><a href="structNMAVINTEN__BITS.html">NMAVINTEN_BITS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00767">F2837xD_memconfig.h:767</a></div></div>
<div class="ttc" id="astructNMAVINTEN__BITS_html_a1954bc0993e8bd4d43e4edfb9248ed00"><div class="ttname"><a href="structNMAVINTEN__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">NMAVINTEN_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition</b> <a href="#l00776">F2837xD_memconfig.h:776</a></div></div>
<div class="ttc" id="astructNMAVINTEN__BITS_html_a1dff14bb0d172afb1f24abbe6dab8b61"><div class="ttname"><a href="structNMAVINTEN__BITS.html#a1dff14bb0d172afb1f24abbe6dab8b61">NMAVINTEN_BITS::rsvd5</a></div><div class="ttdeci">Uint16 rsvd5</div><div class="ttdef"><b>Definition</b> <a href="#l00779">F2837xD_memconfig.h:779</a></div></div>
<div class="ttc" id="astructNMAVINTEN__BITS_html_a1fc3a25cb015690eea35226667632edf"><div class="ttname"><a href="structNMAVINTEN__BITS.html#a1fc3a25cb015690eea35226667632edf">NMAVINTEN_BITS::rsvd3</a></div><div class="ttdeci">Uint16 rsvd3</div><div class="ttdef"><b>Definition</b> <a href="#l00777">F2837xD_memconfig.h:777</a></div></div>
<div class="ttc" id="astructNMAVINTEN__BITS_html_a2171044023f649c740ffea66364da7b7"><div class="ttname"><a href="structNMAVINTEN__BITS.html#a2171044023f649c740ffea66364da7b7">NMAVINTEN_BITS::CLA1WRITE</a></div><div class="ttdeci">Uint16 CLA1WRITE</div><div class="ttdef"><b>Definition</b> <a href="#l00773">F2837xD_memconfig.h:773</a></div></div>
<div class="ttc" id="astructNMAVINTEN__BITS_html_a254160d85dbc1b4ffb2c80f9a50f18c2"><div class="ttname"><a href="structNMAVINTEN__BITS.html#a254160d85dbc1b4ffb2c80f9a50f18c2">NMAVINTEN_BITS::CLA1READ</a></div><div class="ttdeci">Uint16 CLA1READ</div><div class="ttdef"><b>Definition</b> <a href="#l00772">F2837xD_memconfig.h:772</a></div></div>
<div class="ttc" id="astructNMAVINTEN__BITS_html_a2dd99d6e9aab4f0aeac625a047e7b827"><div class="ttname"><a href="structNMAVINTEN__BITS.html#a2dd99d6e9aab4f0aeac625a047e7b827">NMAVINTEN_BITS::DMAWRITE</a></div><div class="ttdeci">Uint16 DMAWRITE</div><div class="ttdef"><b>Definition</b> <a href="#l00771">F2837xD_memconfig.h:771</a></div></div>
<div class="ttc" id="astructNMAVINTEN__BITS_html_a680c930fe0e94f915eecf9f27202cbd7"><div class="ttname"><a href="structNMAVINTEN__BITS.html#a680c930fe0e94f915eecf9f27202cbd7">NMAVINTEN_BITS::CPUFETCH</a></div><div class="ttdeci">Uint16 CPUFETCH</div><div class="ttdef"><b>Definition</b> <a href="#l00770">F2837xD_memconfig.h:770</a></div></div>
<div class="ttc" id="astructNMAVINTEN__BITS_html_a709adf104818a9e6a3e9c626c5636727"><div class="ttname"><a href="structNMAVINTEN__BITS.html#a709adf104818a9e6a3e9c626c5636727">NMAVINTEN_BITS::CLA1FETCH</a></div><div class="ttdeci">Uint16 CLA1FETCH</div><div class="ttdef"><b>Definition</b> <a href="#l00774">F2837xD_memconfig.h:774</a></div></div>
<div class="ttc" id="astructNMAVINTEN__BITS_html_aaef8a861e4e8a14bc6a14b80f84735c3"><div class="ttname"><a href="structNMAVINTEN__BITS.html#aaef8a861e4e8a14bc6a14b80f84735c3">NMAVINTEN_BITS::CPUWRITE</a></div><div class="ttdeci">Uint16 CPUWRITE</div><div class="ttdef"><b>Definition</b> <a href="#l00769">F2837xD_memconfig.h:769</a></div></div>
<div class="ttc" id="astructNMAVINTEN__BITS_html_adf3d0167ce2ed65137a2d3c1283be78e"><div class="ttname"><a href="structNMAVINTEN__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">NMAVINTEN_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition</b> <a href="#l00775">F2837xD_memconfig.h:775</a></div></div>
<div class="ttc" id="astructNMAVINTEN__BITS_html_ae1a1c90cbc5e69099d3db1a3d3b6bcd8"><div class="ttname"><a href="structNMAVINTEN__BITS.html#ae1a1c90cbc5e69099d3db1a3d3b6bcd8">NMAVINTEN_BITS::CPUREAD</a></div><div class="ttdeci">Uint16 CPUREAD</div><div class="ttdef"><b>Definition</b> <a href="#l00768">F2837xD_memconfig.h:768</a></div></div>
<div class="ttc" id="astructNMAVINTEN__BITS_html_af0b3b8e4dc374185bf16cdeb704beedf"><div class="ttname"><a href="structNMAVINTEN__BITS.html#af0b3b8e4dc374185bf16cdeb704beedf">NMAVINTEN_BITS::rsvd4</a></div><div class="ttdeci">Uint16 rsvd4</div><div class="ttdef"><b>Definition</b> <a href="#l00778">F2837xD_memconfig.h:778</a></div></div>
<div class="ttc" id="astructNMAVSET__BITS_html"><div class="ttname"><a href="structNMAVSET__BITS.html">NMAVSET_BITS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00727">F2837xD_memconfig.h:727</a></div></div>
<div class="ttc" id="astructNMAVSET__BITS_html_a1954bc0993e8bd4d43e4edfb9248ed00"><div class="ttname"><a href="structNMAVSET__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">NMAVSET_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition</b> <a href="#l00736">F2837xD_memconfig.h:736</a></div></div>
<div class="ttc" id="astructNMAVSET__BITS_html_a1dff14bb0d172afb1f24abbe6dab8b61"><div class="ttname"><a href="structNMAVSET__BITS.html#a1dff14bb0d172afb1f24abbe6dab8b61">NMAVSET_BITS::rsvd5</a></div><div class="ttdeci">Uint16 rsvd5</div><div class="ttdef"><b>Definition</b> <a href="#l00739">F2837xD_memconfig.h:739</a></div></div>
<div class="ttc" id="astructNMAVSET__BITS_html_a1fc3a25cb015690eea35226667632edf"><div class="ttname"><a href="structNMAVSET__BITS.html#a1fc3a25cb015690eea35226667632edf">NMAVSET_BITS::rsvd3</a></div><div class="ttdeci">Uint16 rsvd3</div><div class="ttdef"><b>Definition</b> <a href="#l00737">F2837xD_memconfig.h:737</a></div></div>
<div class="ttc" id="astructNMAVSET__BITS_html_a2171044023f649c740ffea66364da7b7"><div class="ttname"><a href="structNMAVSET__BITS.html#a2171044023f649c740ffea66364da7b7">NMAVSET_BITS::CLA1WRITE</a></div><div class="ttdeci">Uint16 CLA1WRITE</div><div class="ttdef"><b>Definition</b> <a href="#l00733">F2837xD_memconfig.h:733</a></div></div>
<div class="ttc" id="astructNMAVSET__BITS_html_a254160d85dbc1b4ffb2c80f9a50f18c2"><div class="ttname"><a href="structNMAVSET__BITS.html#a254160d85dbc1b4ffb2c80f9a50f18c2">NMAVSET_BITS::CLA1READ</a></div><div class="ttdeci">Uint16 CLA1READ</div><div class="ttdef"><b>Definition</b> <a href="#l00732">F2837xD_memconfig.h:732</a></div></div>
<div class="ttc" id="astructNMAVSET__BITS_html_a2dd99d6e9aab4f0aeac625a047e7b827"><div class="ttname"><a href="structNMAVSET__BITS.html#a2dd99d6e9aab4f0aeac625a047e7b827">NMAVSET_BITS::DMAWRITE</a></div><div class="ttdeci">Uint16 DMAWRITE</div><div class="ttdef"><b>Definition</b> <a href="#l00731">F2837xD_memconfig.h:731</a></div></div>
<div class="ttc" id="astructNMAVSET__BITS_html_a680c930fe0e94f915eecf9f27202cbd7"><div class="ttname"><a href="structNMAVSET__BITS.html#a680c930fe0e94f915eecf9f27202cbd7">NMAVSET_BITS::CPUFETCH</a></div><div class="ttdeci">Uint16 CPUFETCH</div><div class="ttdef"><b>Definition</b> <a href="#l00730">F2837xD_memconfig.h:730</a></div></div>
<div class="ttc" id="astructNMAVSET__BITS_html_a709adf104818a9e6a3e9c626c5636727"><div class="ttname"><a href="structNMAVSET__BITS.html#a709adf104818a9e6a3e9c626c5636727">NMAVSET_BITS::CLA1FETCH</a></div><div class="ttdeci">Uint16 CLA1FETCH</div><div class="ttdef"><b>Definition</b> <a href="#l00734">F2837xD_memconfig.h:734</a></div></div>
<div class="ttc" id="astructNMAVSET__BITS_html_aaef8a861e4e8a14bc6a14b80f84735c3"><div class="ttname"><a href="structNMAVSET__BITS.html#aaef8a861e4e8a14bc6a14b80f84735c3">NMAVSET_BITS::CPUWRITE</a></div><div class="ttdeci">Uint16 CPUWRITE</div><div class="ttdef"><b>Definition</b> <a href="#l00729">F2837xD_memconfig.h:729</a></div></div>
<div class="ttc" id="astructNMAVSET__BITS_html_adf3d0167ce2ed65137a2d3c1283be78e"><div class="ttname"><a href="structNMAVSET__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">NMAVSET_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition</b> <a href="#l00735">F2837xD_memconfig.h:735</a></div></div>
<div class="ttc" id="astructNMAVSET__BITS_html_ae1a1c90cbc5e69099d3db1a3d3b6bcd8"><div class="ttname"><a href="structNMAVSET__BITS.html#ae1a1c90cbc5e69099d3db1a3d3b6bcd8">NMAVSET_BITS::CPUREAD</a></div><div class="ttdeci">Uint16 CPUREAD</div><div class="ttdef"><b>Definition</b> <a href="#l00728">F2837xD_memconfig.h:728</a></div></div>
<div class="ttc" id="astructNMAVSET__BITS_html_af0b3b8e4dc374185bf16cdeb704beedf"><div class="ttname"><a href="structNMAVSET__BITS.html#af0b3b8e4dc374185bf16cdeb704beedf">NMAVSET_BITS::rsvd4</a></div><div class="ttdeci">Uint16 rsvd4</div><div class="ttdef"><b>Definition</b> <a href="#l00738">F2837xD_memconfig.h:738</a></div></div>
<div class="ttc" id="astructROMPREFETCH__BITS_html"><div class="ttname"><a href="structROMPREFETCH__BITS.html">ROMPREFETCH_BITS</a></div><div class="ttdef"><b>Definition</b> <a href="#l01025">F2837xD_memconfig.h:1025</a></div></div>
<div class="ttc" id="astructROMPREFETCH__BITS_html_a1954bc0993e8bd4d43e4edfb9248ed00"><div class="ttname"><a href="structROMPREFETCH__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">ROMPREFETCH_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition</b> <a href="#l01028">F2837xD_memconfig.h:1028</a></div></div>
<div class="ttc" id="astructROMPREFETCH__BITS_html_a6a9ffab3651c547443e00ac7c94a19da"><div class="ttname"><a href="structROMPREFETCH__BITS.html#a6a9ffab3651c547443e00ac7c94a19da">ROMPREFETCH_BITS::PFENABLE</a></div><div class="ttdeci">Uint16 PFENABLE</div><div class="ttdef"><b>Definition</b> <a href="#l01026">F2837xD_memconfig.h:1026</a></div></div>
<div class="ttc" id="astructROMPREFETCH__BITS_html_adf3d0167ce2ed65137a2d3c1283be78e"><div class="ttname"><a href="structROMPREFETCH__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">ROMPREFETCH_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition</b> <a href="#l01027">F2837xD_memconfig.h:1027</a></div></div>
<div class="ttc" id="astructROMWAITSTATE__BITS_html"><div class="ttname"><a href="structROMWAITSTATE__BITS.html">ROMWAITSTATE_BITS</a></div><div class="ttdef"><b>Definition</b> <a href="#l01010">F2837xD_memconfig.h:1010</a></div></div>
<div class="ttc" id="astructROMWAITSTATE__BITS_html_a1954bc0993e8bd4d43e4edfb9248ed00"><div class="ttname"><a href="structROMWAITSTATE__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">ROMWAITSTATE_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition</b> <a href="#l01013">F2837xD_memconfig.h:1013</a></div></div>
<div class="ttc" id="astructROMWAITSTATE__BITS_html_a47140baffe9dbdc699fde0b084c65d21"><div class="ttname"><a href="structROMWAITSTATE__BITS.html#a47140baffe9dbdc699fde0b084c65d21">ROMWAITSTATE_BITS::WSDISABLE</a></div><div class="ttdeci">Uint16 WSDISABLE</div><div class="ttdef"><b>Definition</b> <a href="#l01011">F2837xD_memconfig.h:1011</a></div></div>
<div class="ttc" id="astructROMWAITSTATE__BITS_html_adf3d0167ce2ed65137a2d3c1283be78e"><div class="ttname"><a href="structROMWAITSTATE__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">ROMWAITSTATE_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition</b> <a href="#l01012">F2837xD_memconfig.h:1012</a></div></div>
<div class="ttc" id="astructROM__PREFETCH__REGS_html"><div class="ttname"><a href="structROM__PREFETCH__REGS.html">ROM_PREFETCH_REGS</a></div><div class="ttdef"><b>Definition</b> <a href="#l01036">F2837xD_memconfig.h:1036</a></div></div>
<div class="ttc" id="astructROM__PREFETCH__REGS_html_a49074a4baf91030e405bbc251ec25100"><div class="ttname"><a href="structROM__PREFETCH__REGS.html#a49074a4baf91030e405bbc251ec25100">ROM_PREFETCH_REGS::ROMPREFETCH</a></div><div class="ttdeci">union ROMPREFETCH_REG ROMPREFETCH</div><div class="ttdef"><b>Definition</b> <a href="#l01037">F2837xD_memconfig.h:1037</a></div></div>
<div class="ttc" id="astructROM__WAIT__STATE__REGS_html"><div class="ttname"><a href="structROM__WAIT__STATE__REGS.html">ROM_WAIT_STATE_REGS</a></div><div class="ttdef"><b>Definition</b> <a href="#l01021">F2837xD_memconfig.h:1021</a></div></div>
<div class="ttc" id="astructROM__WAIT__STATE__REGS_html_aa2fbaad601750e2aae9e71c2a6b00557"><div class="ttname"><a href="structROM__WAIT__STATE__REGS.html#aa2fbaad601750e2aae9e71c2a6b00557">ROM_WAIT_STATE_REGS::ROMWAITSTATE</a></div><div class="ttdeci">union ROMWAITSTATE_REG ROMWAITSTATE</div><div class="ttdef"><b>Definition</b> <a href="#l01022">F2837xD_memconfig.h:1022</a></div></div>
<div class="ttc" id="astructUCERRCLR__BITS_html"><div class="ttname"><a href="structUCERRCLR__BITS.html">UCERRCLR_BITS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00889">F2837xD_memconfig.h:889</a></div></div>
<div class="ttc" id="astructUCERRCLR__BITS_html_a1954bc0993e8bd4d43e4edfb9248ed00"><div class="ttname"><a href="structUCERRCLR__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">UCERRCLR_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition</b> <a href="#l00894">F2837xD_memconfig.h:894</a></div></div>
<div class="ttc" id="astructUCERRCLR__BITS_html_a1fc3a25cb015690eea35226667632edf"><div class="ttname"><a href="structUCERRCLR__BITS.html#a1fc3a25cb015690eea35226667632edf">UCERRCLR_BITS::rsvd3</a></div><div class="ttdeci">Uint16 rsvd3</div><div class="ttdef"><b>Definition</b> <a href="#l00895">F2837xD_memconfig.h:895</a></div></div>
<div class="ttc" id="astructUCERRCLR__BITS_html_a2ff9cb7270c0cdaee47765e57cdc23cf"><div class="ttname"><a href="structUCERRCLR__BITS.html#a2ff9cb7270c0cdaee47765e57cdc23cf">UCERRCLR_BITS::CLA1RDERR</a></div><div class="ttdeci">Uint16 CLA1RDERR</div><div class="ttdef"><b>Definition</b> <a href="#l00892">F2837xD_memconfig.h:892</a></div></div>
<div class="ttc" id="astructUCERRCLR__BITS_html_a3b9e78042fa54f3e4dcc2064326b748c"><div class="ttname"><a href="structUCERRCLR__BITS.html#a3b9e78042fa54f3e4dcc2064326b748c">UCERRCLR_BITS::DMARDERR</a></div><div class="ttdeci">Uint16 DMARDERR</div><div class="ttdef"><b>Definition</b> <a href="#l00891">F2837xD_memconfig.h:891</a></div></div>
<div class="ttc" id="astructUCERRCLR__BITS_html_ad9ccd1048e0fbee39f327e3976b3b672"><div class="ttname"><a href="structUCERRCLR__BITS.html#ad9ccd1048e0fbee39f327e3976b3b672">UCERRCLR_BITS::CPURDERR</a></div><div class="ttdeci">Uint16 CPURDERR</div><div class="ttdef"><b>Definition</b> <a href="#l00890">F2837xD_memconfig.h:890</a></div></div>
<div class="ttc" id="astructUCERRCLR__BITS_html_adf3d0167ce2ed65137a2d3c1283be78e"><div class="ttname"><a href="structUCERRCLR__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">UCERRCLR_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition</b> <a href="#l00893">F2837xD_memconfig.h:893</a></div></div>
<div class="ttc" id="astructUCERRFLG__BITS_html"><div class="ttname"><a href="structUCERRFLG__BITS.html">UCERRFLG_BITS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00861">F2837xD_memconfig.h:861</a></div></div>
<div class="ttc" id="astructUCERRFLG__BITS_html_a1954bc0993e8bd4d43e4edfb9248ed00"><div class="ttname"><a href="structUCERRFLG__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">UCERRFLG_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition</b> <a href="#l00866">F2837xD_memconfig.h:866</a></div></div>
<div class="ttc" id="astructUCERRFLG__BITS_html_a1fc3a25cb015690eea35226667632edf"><div class="ttname"><a href="structUCERRFLG__BITS.html#a1fc3a25cb015690eea35226667632edf">UCERRFLG_BITS::rsvd3</a></div><div class="ttdeci">Uint16 rsvd3</div><div class="ttdef"><b>Definition</b> <a href="#l00867">F2837xD_memconfig.h:867</a></div></div>
<div class="ttc" id="astructUCERRFLG__BITS_html_a2ff9cb7270c0cdaee47765e57cdc23cf"><div class="ttname"><a href="structUCERRFLG__BITS.html#a2ff9cb7270c0cdaee47765e57cdc23cf">UCERRFLG_BITS::CLA1RDERR</a></div><div class="ttdeci">Uint16 CLA1RDERR</div><div class="ttdef"><b>Definition</b> <a href="#l00864">F2837xD_memconfig.h:864</a></div></div>
<div class="ttc" id="astructUCERRFLG__BITS_html_a3b9e78042fa54f3e4dcc2064326b748c"><div class="ttname"><a href="structUCERRFLG__BITS.html#a3b9e78042fa54f3e4dcc2064326b748c">UCERRFLG_BITS::DMARDERR</a></div><div class="ttdeci">Uint16 DMARDERR</div><div class="ttdef"><b>Definition</b> <a href="#l00863">F2837xD_memconfig.h:863</a></div></div>
<div class="ttc" id="astructUCERRFLG__BITS_html_ad9ccd1048e0fbee39f327e3976b3b672"><div class="ttname"><a href="structUCERRFLG__BITS.html#ad9ccd1048e0fbee39f327e3976b3b672">UCERRFLG_BITS::CPURDERR</a></div><div class="ttdeci">Uint16 CPURDERR</div><div class="ttdef"><b>Definition</b> <a href="#l00862">F2837xD_memconfig.h:862</a></div></div>
<div class="ttc" id="astructUCERRFLG__BITS_html_adf3d0167ce2ed65137a2d3c1283be78e"><div class="ttname"><a href="structUCERRFLG__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">UCERRFLG_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition</b> <a href="#l00865">F2837xD_memconfig.h:865</a></div></div>
<div class="ttc" id="astructUCERRSET__BITS_html"><div class="ttname"><a href="structUCERRSET__BITS.html">UCERRSET_BITS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00875">F2837xD_memconfig.h:875</a></div></div>
<div class="ttc" id="astructUCERRSET__BITS_html_a1954bc0993e8bd4d43e4edfb9248ed00"><div class="ttname"><a href="structUCERRSET__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">UCERRSET_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition</b> <a href="#l00880">F2837xD_memconfig.h:880</a></div></div>
<div class="ttc" id="astructUCERRSET__BITS_html_a1fc3a25cb015690eea35226667632edf"><div class="ttname"><a href="structUCERRSET__BITS.html#a1fc3a25cb015690eea35226667632edf">UCERRSET_BITS::rsvd3</a></div><div class="ttdeci">Uint16 rsvd3</div><div class="ttdef"><b>Definition</b> <a href="#l00881">F2837xD_memconfig.h:881</a></div></div>
<div class="ttc" id="astructUCERRSET__BITS_html_a2ff9cb7270c0cdaee47765e57cdc23cf"><div class="ttname"><a href="structUCERRSET__BITS.html#a2ff9cb7270c0cdaee47765e57cdc23cf">UCERRSET_BITS::CLA1RDERR</a></div><div class="ttdeci">Uint16 CLA1RDERR</div><div class="ttdef"><b>Definition</b> <a href="#l00878">F2837xD_memconfig.h:878</a></div></div>
<div class="ttc" id="astructUCERRSET__BITS_html_a3b9e78042fa54f3e4dcc2064326b748c"><div class="ttname"><a href="structUCERRSET__BITS.html#a3b9e78042fa54f3e4dcc2064326b748c">UCERRSET_BITS::DMARDERR</a></div><div class="ttdeci">Uint16 DMARDERR</div><div class="ttdef"><b>Definition</b> <a href="#l00877">F2837xD_memconfig.h:877</a></div></div>
<div class="ttc" id="astructUCERRSET__BITS_html_ad9ccd1048e0fbee39f327e3976b3b672"><div class="ttname"><a href="structUCERRSET__BITS.html#ad9ccd1048e0fbee39f327e3976b3b672">UCERRSET_BITS::CPURDERR</a></div><div class="ttdeci">Uint16 CPURDERR</div><div class="ttdef"><b>Definition</b> <a href="#l00876">F2837xD_memconfig.h:876</a></div></div>
<div class="ttc" id="astructUCERRSET__BITS_html_adf3d0167ce2ed65137a2d3c1283be78e"><div class="ttname"><a href="structUCERRSET__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">UCERRSET_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition</b> <a href="#l00879">F2837xD_memconfig.h:879</a></div></div>
<div class="ttc" id="aunionCEINTCLR__REG_html"><div class="ttname"><a href="unionCEINTCLR__REG.html">CEINTCLR_REG</a></div><div class="ttdef"><b>Definition</b> <a href="#l00962">F2837xD_memconfig.h:962</a></div></div>
<div class="ttc" id="aunionCEINTCLR__REG_html_a903c8b32ce9bf0275c99fa80aeae874c"><div class="ttname"><a href="unionCEINTCLR__REG.html#a903c8b32ce9bf0275c99fa80aeae874c">CEINTCLR_REG::bit</a></div><div class="ttdeci">struct CEINTCLR_BITS bit</div><div class="ttdef"><b>Definition</b> <a href="#l00964">F2837xD_memconfig.h:964</a></div></div>
<div class="ttc" id="aunionCEINTCLR__REG_html_ae3004d1c0d9dd80e1b8179caa2f1a0a3"><div class="ttname"><a href="unionCEINTCLR__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">CEINTCLR_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition</b> <a href="#l00963">F2837xD_memconfig.h:963</a></div></div>
<div class="ttc" id="aunionCEINTEN__REG_html"><div class="ttname"><a href="unionCEINTEN__REG.html">CEINTEN_REG</a></div><div class="ttdef"><b>Definition</b> <a href="#l00984">F2837xD_memconfig.h:984</a></div></div>
<div class="ttc" id="aunionCEINTEN__REG_html_a833bf6bc5ec799b3dd1f2c218e5ed61c"><div class="ttname"><a href="unionCEINTEN__REG.html#a833bf6bc5ec799b3dd1f2c218e5ed61c">CEINTEN_REG::bit</a></div><div class="ttdeci">struct CEINTEN_BITS bit</div><div class="ttdef"><b>Definition</b> <a href="#l00986">F2837xD_memconfig.h:986</a></div></div>
<div class="ttc" id="aunionCEINTEN__REG_html_ae3004d1c0d9dd80e1b8179caa2f1a0a3"><div class="ttname"><a href="unionCEINTEN__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">CEINTEN_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition</b> <a href="#l00985">F2837xD_memconfig.h:985</a></div></div>
<div class="ttc" id="aunionCEINTFLG__REG_html"><div class="ttname"><a href="unionCEINTFLG__REG.html">CEINTFLG_REG</a></div><div class="ttdef"><b>Definition</b> <a href="#l00951">F2837xD_memconfig.h:951</a></div></div>
<div class="ttc" id="aunionCEINTFLG__REG_html_a6edf5b07dc6aeb8922de3113c56db4ce"><div class="ttname"><a href="unionCEINTFLG__REG.html#a6edf5b07dc6aeb8922de3113c56db4ce">CEINTFLG_REG::bit</a></div><div class="ttdeci">struct CEINTFLG_BITS bit</div><div class="ttdef"><b>Definition</b> <a href="#l00953">F2837xD_memconfig.h:953</a></div></div>
<div class="ttc" id="aunionCEINTFLG__REG_html_ae3004d1c0d9dd80e1b8179caa2f1a0a3"><div class="ttname"><a href="unionCEINTFLG__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">CEINTFLG_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition</b> <a href="#l00952">F2837xD_memconfig.h:952</a></div></div>
<div class="ttc" id="aunionCEINTSET__REG_html"><div class="ttname"><a href="unionCEINTSET__REG.html">CEINTSET_REG</a></div><div class="ttdef"><b>Definition</b> <a href="#l00973">F2837xD_memconfig.h:973</a></div></div>
<div class="ttc" id="aunionCEINTSET__REG_html_a20ee4b9d4e90fe2587208633a5de4855"><div class="ttname"><a href="unionCEINTSET__REG.html#a20ee4b9d4e90fe2587208633a5de4855">CEINTSET_REG::bit</a></div><div class="ttdeci">struct CEINTSET_BITS bit</div><div class="ttdef"><b>Definition</b> <a href="#l00975">F2837xD_memconfig.h:975</a></div></div>
<div class="ttc" id="aunionCEINTSET__REG_html_ae3004d1c0d9dd80e1b8179caa2f1a0a3"><div class="ttname"><a href="unionCEINTSET__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">CEINTSET_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition</b> <a href="#l00974">F2837xD_memconfig.h:974</a></div></div>
<div class="ttc" id="aunionCERRCLR__REG_html"><div class="ttname"><a href="unionCERRCLR__REG.html">CERRCLR_REG</a></div><div class="ttdef"><b>Definition</b> <a href="#l00940">F2837xD_memconfig.h:940</a></div></div>
<div class="ttc" id="aunionCERRCLR__REG_html_acd7a19a1bea499006e65cab94097979f"><div class="ttname"><a href="unionCERRCLR__REG.html#acd7a19a1bea499006e65cab94097979f">CERRCLR_REG::bit</a></div><div class="ttdeci">struct CERRCLR_BITS bit</div><div class="ttdef"><b>Definition</b> <a href="#l00942">F2837xD_memconfig.h:942</a></div></div>
<div class="ttc" id="aunionCERRCLR__REG_html_ae3004d1c0d9dd80e1b8179caa2f1a0a3"><div class="ttname"><a href="unionCERRCLR__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">CERRCLR_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition</b> <a href="#l00941">F2837xD_memconfig.h:941</a></div></div>
<div class="ttc" id="aunionCERRFLG__REG_html"><div class="ttname"><a href="unionCERRFLG__REG.html">CERRFLG_REG</a></div><div class="ttdef"><b>Definition</b> <a href="#l00912">F2837xD_memconfig.h:912</a></div></div>
<div class="ttc" id="aunionCERRFLG__REG_html_a6373afb1d564c9e60eca3f0272a4b9f7"><div class="ttname"><a href="unionCERRFLG__REG.html#a6373afb1d564c9e60eca3f0272a4b9f7">CERRFLG_REG::bit</a></div><div class="ttdeci">struct CERRFLG_BITS bit</div><div class="ttdef"><b>Definition</b> <a href="#l00914">F2837xD_memconfig.h:914</a></div></div>
<div class="ttc" id="aunionCERRFLG__REG_html_ae3004d1c0d9dd80e1b8179caa2f1a0a3"><div class="ttname"><a href="unionCERRFLG__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">CERRFLG_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition</b> <a href="#l00913">F2837xD_memconfig.h:913</a></div></div>
<div class="ttc" id="aunionCERRSET__REG_html"><div class="ttname"><a href="unionCERRSET__REG.html">CERRSET_REG</a></div><div class="ttdef"><b>Definition</b> <a href="#l00926">F2837xD_memconfig.h:926</a></div></div>
<div class="ttc" id="aunionCERRSET__REG_html_abba950e1f382f5500137548fb319558b"><div class="ttname"><a href="unionCERRSET__REG.html#abba950e1f382f5500137548fb319558b">CERRSET_REG::bit</a></div><div class="ttdeci">struct CERRSET_BITS bit</div><div class="ttdef"><b>Definition</b> <a href="#l00928">F2837xD_memconfig.h:928</a></div></div>
<div class="ttc" id="aunionCERRSET__REG_html_ae3004d1c0d9dd80e1b8179caa2f1a0a3"><div class="ttname"><a href="unionCERRSET__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">CERRSET_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition</b> <a href="#l00927">F2837xD_memconfig.h:927</a></div></div>
<div class="ttc" id="aunionDxACCPROT0__REG_html"><div class="ttname"><a href="unionDxACCPROT0__REG.html">DxACCPROT0_REG</a></div><div class="ttdef"><b>Definition</b> <a href="#l00090">F2837xD_memconfig.h:90</a></div></div>
<div class="ttc" id="aunionDxACCPROT0__REG_html_ac8d97b072a217c9fcdef28c4f54c2042"><div class="ttname"><a href="unionDxACCPROT0__REG.html#ac8d97b072a217c9fcdef28c4f54c2042">DxACCPROT0_REG::bit</a></div><div class="ttdeci">struct DxACCPROT0_BITS bit</div><div class="ttdef"><b>Definition</b> <a href="#l00092">F2837xD_memconfig.h:92</a></div></div>
<div class="ttc" id="aunionDxACCPROT0__REG_html_ae3004d1c0d9dd80e1b8179caa2f1a0a3"><div class="ttname"><a href="unionDxACCPROT0__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">DxACCPROT0_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition</b> <a href="#l00091">F2837xD_memconfig.h:91</a></div></div>
<div class="ttc" id="aunionDxCOMMIT__REG_html"><div class="ttname"><a href="unionDxCOMMIT__REG.html">DxCOMMIT_REG</a></div><div class="ttdef"><b>Definition</b> <a href="#l00075">F2837xD_memconfig.h:75</a></div></div>
<div class="ttc" id="aunionDxCOMMIT__REG_html_a1358762bbdaee29d2289fd085196798f"><div class="ttname"><a href="unionDxCOMMIT__REG.html#a1358762bbdaee29d2289fd085196798f">DxCOMMIT_REG::bit</a></div><div class="ttdeci">struct DxCOMMIT_BITS bit</div><div class="ttdef"><b>Definition</b> <a href="#l00077">F2837xD_memconfig.h:77</a></div></div>
<div class="ttc" id="aunionDxCOMMIT__REG_html_ae3004d1c0d9dd80e1b8179caa2f1a0a3"><div class="ttname"><a href="unionDxCOMMIT__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">DxCOMMIT_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition</b> <a href="#l00076">F2837xD_memconfig.h:76</a></div></div>
<div class="ttc" id="aunionDxINITDONE__REG_html"><div class="ttname"><a href="unionDxINITDONE__REG.html">DxINITDONE_REG</a></div><div class="ttdef"><b>Definition</b> <a href="#l00132">F2837xD_memconfig.h:132</a></div></div>
<div class="ttc" id="aunionDxINITDONE__REG_html_ae0dc3c3436bf40c1bb6ac5e54480c715"><div class="ttname"><a href="unionDxINITDONE__REG.html#ae0dc3c3436bf40c1bb6ac5e54480c715">DxINITDONE_REG::bit</a></div><div class="ttdeci">struct DxINITDONE_BITS bit</div><div class="ttdef"><b>Definition</b> <a href="#l00134">F2837xD_memconfig.h:134</a></div></div>
<div class="ttc" id="aunionDxINITDONE__REG_html_ae3004d1c0d9dd80e1b8179caa2f1a0a3"><div class="ttname"><a href="unionDxINITDONE__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">DxINITDONE_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition</b> <a href="#l00133">F2837xD_memconfig.h:133</a></div></div>
<div class="ttc" id="aunionDxINIT__REG_html"><div class="ttname"><a href="unionDxINIT__REG.html">DxINIT_REG</a></div><div class="ttdef"><b>Definition</b> <a href="#l00118">F2837xD_memconfig.h:118</a></div></div>
<div class="ttc" id="aunionDxINIT__REG_html_a0b4aacb6acd2a975e948f22bdb748178"><div class="ttname"><a href="unionDxINIT__REG.html#a0b4aacb6acd2a975e948f22bdb748178">DxINIT_REG::bit</a></div><div class="ttdeci">struct DxINIT_BITS bit</div><div class="ttdef"><b>Definition</b> <a href="#l00120">F2837xD_memconfig.h:120</a></div></div>
<div class="ttc" id="aunionDxINIT__REG_html_ae3004d1c0d9dd80e1b8179caa2f1a0a3"><div class="ttname"><a href="unionDxINIT__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">DxINIT_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition</b> <a href="#l00119">F2837xD_memconfig.h:119</a></div></div>
<div class="ttc" id="aunionDxLOCK__REG_html"><div class="ttname"><a href="unionDxLOCK__REG.html">DxLOCK_REG</a></div><div class="ttdef"><b>Definition</b> <a href="#l00062">F2837xD_memconfig.h:62</a></div></div>
<div class="ttc" id="aunionDxLOCK__REG_html_a78a939728326244871beda233f203d0c"><div class="ttname"><a href="unionDxLOCK__REG.html#a78a939728326244871beda233f203d0c">DxLOCK_REG::bit</a></div><div class="ttdeci">struct DxLOCK_BITS bit</div><div class="ttdef"><b>Definition</b> <a href="#l00064">F2837xD_memconfig.h:64</a></div></div>
<div class="ttc" id="aunionDxLOCK__REG_html_ae3004d1c0d9dd80e1b8179caa2f1a0a3"><div class="ttname"><a href="unionDxLOCK__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">DxLOCK_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition</b> <a href="#l00063">F2837xD_memconfig.h:63</a></div></div>
<div class="ttc" id="aunionDxTEST__REG_html"><div class="ttname"><a href="unionDxTEST__REG.html">DxTEST_REG</a></div><div class="ttdef"><b>Definition</b> <a href="#l00104">F2837xD_memconfig.h:104</a></div></div>
<div class="ttc" id="aunionDxTEST__REG_html_a2672466937a42781b4840d82cc5451fb"><div class="ttname"><a href="unionDxTEST__REG.html#a2672466937a42781b4840d82cc5451fb">DxTEST_REG::bit</a></div><div class="ttdeci">struct DxTEST_BITS bit</div><div class="ttdef"><b>Definition</b> <a href="#l00106">F2837xD_memconfig.h:106</a></div></div>
<div class="ttc" id="aunionDxTEST__REG_html_ae3004d1c0d9dd80e1b8179caa2f1a0a3"><div class="ttname"><a href="unionDxTEST__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">DxTEST_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition</b> <a href="#l00105">F2837xD_memconfig.h:105</a></div></div>
<div class="ttc" id="aunionEMIF1ACCPROT0__REG_html"><div class="ttname"><a href="unionEMIF1ACCPROT0__REG.html">EMIF1ACCPROT0_REG</a></div><div class="ttdef"><b>Definition</b> <a href="#l00653">F2837xD_memconfig.h:653</a></div></div>
<div class="ttc" id="aunionEMIF1ACCPROT0__REG_html_ad7a6b3159ef1ffdd7968adc3c9422599"><div class="ttname"><a href="unionEMIF1ACCPROT0__REG.html#ad7a6b3159ef1ffdd7968adc3c9422599">EMIF1ACCPROT0_REG::bit</a></div><div class="ttdeci">struct EMIF1ACCPROT0_BITS bit</div><div class="ttdef"><b>Definition</b> <a href="#l00655">F2837xD_memconfig.h:655</a></div></div>
<div class="ttc" id="aunionEMIF1ACCPROT0__REG_html_ae3004d1c0d9dd80e1b8179caa2f1a0a3"><div class="ttname"><a href="unionEMIF1ACCPROT0__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">EMIF1ACCPROT0_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition</b> <a href="#l00654">F2837xD_memconfig.h:654</a></div></div>
<div class="ttc" id="aunionEMIF1COMMIT__REG_html"><div class="ttname"><a href="unionEMIF1COMMIT__REG.html">EMIF1COMMIT_REG</a></div><div class="ttdef"><b>Definition</b> <a href="#l00629">F2837xD_memconfig.h:629</a></div></div>
<div class="ttc" id="aunionEMIF1COMMIT__REG_html_a6276b7bf50489f2a4fd3caf685c58315"><div class="ttname"><a href="unionEMIF1COMMIT__REG.html#a6276b7bf50489f2a4fd3caf685c58315">EMIF1COMMIT_REG::bit</a></div><div class="ttdeci">struct EMIF1COMMIT_BITS bit</div><div class="ttdef"><b>Definition</b> <a href="#l00631">F2837xD_memconfig.h:631</a></div></div>
<div class="ttc" id="aunionEMIF1COMMIT__REG_html_ae3004d1c0d9dd80e1b8179caa2f1a0a3"><div class="ttname"><a href="unionEMIF1COMMIT__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">EMIF1COMMIT_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition</b> <a href="#l00630">F2837xD_memconfig.h:630</a></div></div>
<div class="ttc" id="aunionEMIF1LOCK__REG_html"><div class="ttname"><a href="unionEMIF1LOCK__REG.html">EMIF1LOCK_REG</a></div><div class="ttdef"><b>Definition</b> <a href="#l00618">F2837xD_memconfig.h:618</a></div></div>
<div class="ttc" id="aunionEMIF1LOCK__REG_html_a07106052c7415f3ba2af822de1117498"><div class="ttname"><a href="unionEMIF1LOCK__REG.html#a07106052c7415f3ba2af822de1117498">EMIF1LOCK_REG::bit</a></div><div class="ttdeci">struct EMIF1LOCK_BITS bit</div><div class="ttdef"><b>Definition</b> <a href="#l00620">F2837xD_memconfig.h:620</a></div></div>
<div class="ttc" id="aunionEMIF1LOCK__REG_html_ae3004d1c0d9dd80e1b8179caa2f1a0a3"><div class="ttname"><a href="unionEMIF1LOCK__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">EMIF1LOCK_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition</b> <a href="#l00619">F2837xD_memconfig.h:619</a></div></div>
<div class="ttc" id="aunionEMIF1MSEL__REG_html"><div class="ttname"><a href="unionEMIF1MSEL__REG.html">EMIF1MSEL_REG</a></div><div class="ttdef"><b>Definition</b> <a href="#l00640">F2837xD_memconfig.h:640</a></div></div>
<div class="ttc" id="aunionEMIF1MSEL__REG_html_a72942b34e632f39b5bdb1414c2037292"><div class="ttname"><a href="unionEMIF1MSEL__REG.html#a72942b34e632f39b5bdb1414c2037292">EMIF1MSEL_REG::bit</a></div><div class="ttdeci">struct EMIF1MSEL_BITS bit</div><div class="ttdef"><b>Definition</b> <a href="#l00642">F2837xD_memconfig.h:642</a></div></div>
<div class="ttc" id="aunionEMIF1MSEL__REG_html_ae3004d1c0d9dd80e1b8179caa2f1a0a3"><div class="ttname"><a href="unionEMIF1MSEL__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">EMIF1MSEL_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition</b> <a href="#l00641">F2837xD_memconfig.h:641</a></div></div>
<div class="ttc" id="aunionEMIF2ACCPROT0__REG_html"><div class="ttname"><a href="unionEMIF2ACCPROT0__REG.html">EMIF2ACCPROT0_REG</a></div><div class="ttdef"><b>Definition</b> <a href="#l00695">F2837xD_memconfig.h:695</a></div></div>
<div class="ttc" id="aunionEMIF2ACCPROT0__REG_html_a564e6aeaa50b9608f1dcfc1e21f2cb9e"><div class="ttname"><a href="unionEMIF2ACCPROT0__REG.html#a564e6aeaa50b9608f1dcfc1e21f2cb9e">EMIF2ACCPROT0_REG::bit</a></div><div class="ttdeci">struct EMIF2ACCPROT0_BITS bit</div><div class="ttdef"><b>Definition</b> <a href="#l00697">F2837xD_memconfig.h:697</a></div></div>
<div class="ttc" id="aunionEMIF2ACCPROT0__REG_html_ae3004d1c0d9dd80e1b8179caa2f1a0a3"><div class="ttname"><a href="unionEMIF2ACCPROT0__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">EMIF2ACCPROT0_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition</b> <a href="#l00696">F2837xD_memconfig.h:696</a></div></div>
<div class="ttc" id="aunionEMIF2COMMIT__REG_html"><div class="ttname"><a href="unionEMIF2COMMIT__REG.html">EMIF2COMMIT_REG</a></div><div class="ttdef"><b>Definition</b> <a href="#l00683">F2837xD_memconfig.h:683</a></div></div>
<div class="ttc" id="aunionEMIF2COMMIT__REG_html_ad124344319dae767be7e9497bb1898bf"><div class="ttname"><a href="unionEMIF2COMMIT__REG.html#ad124344319dae767be7e9497bb1898bf">EMIF2COMMIT_REG::bit</a></div><div class="ttdeci">struct EMIF2COMMIT_BITS bit</div><div class="ttdef"><b>Definition</b> <a href="#l00685">F2837xD_memconfig.h:685</a></div></div>
<div class="ttc" id="aunionEMIF2COMMIT__REG_html_ae3004d1c0d9dd80e1b8179caa2f1a0a3"><div class="ttname"><a href="unionEMIF2COMMIT__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">EMIF2COMMIT_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition</b> <a href="#l00684">F2837xD_memconfig.h:684</a></div></div>
<div class="ttc" id="aunionEMIF2LOCK__REG_html"><div class="ttname"><a href="unionEMIF2LOCK__REG.html">EMIF2LOCK_REG</a></div><div class="ttdef"><b>Definition</b> <a href="#l00672">F2837xD_memconfig.h:672</a></div></div>
<div class="ttc" id="aunionEMIF2LOCK__REG_html_a0fc9c318f3de3ecf755643d0c880d750"><div class="ttname"><a href="unionEMIF2LOCK__REG.html#a0fc9c318f3de3ecf755643d0c880d750">EMIF2LOCK_REG::bit</a></div><div class="ttdeci">struct EMIF2LOCK_BITS bit</div><div class="ttdef"><b>Definition</b> <a href="#l00674">F2837xD_memconfig.h:674</a></div></div>
<div class="ttc" id="aunionEMIF2LOCK__REG_html_ae3004d1c0d9dd80e1b8179caa2f1a0a3"><div class="ttname"><a href="unionEMIF2LOCK__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">EMIF2LOCK_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition</b> <a href="#l00673">F2837xD_memconfig.h:673</a></div></div>
<div class="ttc" id="aunionGSxACCPROT0__REG_html"><div class="ttname"><a href="unionGSxACCPROT0__REG.html">GSxACCPROT0_REG</a></div><div class="ttdef"><b>Definition</b> <a href="#l00378">F2837xD_memconfig.h:378</a></div></div>
<div class="ttc" id="aunionGSxACCPROT0__REG_html_a9acfb74d809866deee14e99200ef00bc"><div class="ttname"><a href="unionGSxACCPROT0__REG.html#a9acfb74d809866deee14e99200ef00bc">GSxACCPROT0_REG::bit</a></div><div class="ttdeci">struct GSxACCPROT0_BITS bit</div><div class="ttdef"><b>Definition</b> <a href="#l00380">F2837xD_memconfig.h:380</a></div></div>
<div class="ttc" id="aunionGSxACCPROT0__REG_html_ae3004d1c0d9dd80e1b8179caa2f1a0a3"><div class="ttname"><a href="unionGSxACCPROT0__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">GSxACCPROT0_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition</b> <a href="#l00379">F2837xD_memconfig.h:379</a></div></div>
<div class="ttc" id="aunionGSxACCPROT1__REG_html"><div class="ttname"><a href="unionGSxACCPROT1__REG.html">GSxACCPROT1_REG</a></div><div class="ttdef"><b>Definition</b> <a href="#l00402">F2837xD_memconfig.h:402</a></div></div>
<div class="ttc" id="aunionGSxACCPROT1__REG_html_ac3dd1402824663ff204fdaba0456f1c1"><div class="ttname"><a href="unionGSxACCPROT1__REG.html#ac3dd1402824663ff204fdaba0456f1c1">GSxACCPROT1_REG::bit</a></div><div class="ttdeci">struct GSxACCPROT1_BITS bit</div><div class="ttdef"><b>Definition</b> <a href="#l00404">F2837xD_memconfig.h:404</a></div></div>
<div class="ttc" id="aunionGSxACCPROT1__REG_html_ae3004d1c0d9dd80e1b8179caa2f1a0a3"><div class="ttname"><a href="unionGSxACCPROT1__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">GSxACCPROT1_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition</b> <a href="#l00403">F2837xD_memconfig.h:403</a></div></div>
<div class="ttc" id="aunionGSxACCPROT2__REG_html"><div class="ttname"><a href="unionGSxACCPROT2__REG.html">GSxACCPROT2_REG</a></div><div class="ttdef"><b>Definition</b> <a href="#l00426">F2837xD_memconfig.h:426</a></div></div>
<div class="ttc" id="aunionGSxACCPROT2__REG_html_a7a518effc1b426c72b6f42415f685d10"><div class="ttname"><a href="unionGSxACCPROT2__REG.html#a7a518effc1b426c72b6f42415f685d10">GSxACCPROT2_REG::bit</a></div><div class="ttdeci">struct GSxACCPROT2_BITS bit</div><div class="ttdef"><b>Definition</b> <a href="#l00428">F2837xD_memconfig.h:428</a></div></div>
<div class="ttc" id="aunionGSxACCPROT2__REG_html_ae3004d1c0d9dd80e1b8179caa2f1a0a3"><div class="ttname"><a href="unionGSxACCPROT2__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">GSxACCPROT2_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition</b> <a href="#l00427">F2837xD_memconfig.h:427</a></div></div>
<div class="ttc" id="aunionGSxACCPROT3__REG_html"><div class="ttname"><a href="unionGSxACCPROT3__REG.html">GSxACCPROT3_REG</a></div><div class="ttdef"><b>Definition</b> <a href="#l00450">F2837xD_memconfig.h:450</a></div></div>
<div class="ttc" id="aunionGSxACCPROT3__REG_html_a607097e44e2106d52a2292ed66f837da"><div class="ttname"><a href="unionGSxACCPROT3__REG.html#a607097e44e2106d52a2292ed66f837da">GSxACCPROT3_REG::bit</a></div><div class="ttdeci">struct GSxACCPROT3_BITS bit</div><div class="ttdef"><b>Definition</b> <a href="#l00452">F2837xD_memconfig.h:452</a></div></div>
<div class="ttc" id="aunionGSxACCPROT3__REG_html_ae3004d1c0d9dd80e1b8179caa2f1a0a3"><div class="ttname"><a href="unionGSxACCPROT3__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">GSxACCPROT3_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition</b> <a href="#l00451">F2837xD_memconfig.h:451</a></div></div>
<div class="ttc" id="aunionGSxCOMMIT__REG_html"><div class="ttname"><a href="unionGSxCOMMIT__REG.html">GSxCOMMIT_REG</a></div><div class="ttdef"><b>Definition</b> <a href="#l00329">F2837xD_memconfig.h:329</a></div></div>
<div class="ttc" id="aunionGSxCOMMIT__REG_html_a63f9e5fbb1e85378ab8e21066232f24c"><div class="ttname"><a href="unionGSxCOMMIT__REG.html#a63f9e5fbb1e85378ab8e21066232f24c">GSxCOMMIT_REG::bit</a></div><div class="ttdeci">struct GSxCOMMIT_BITS bit</div><div class="ttdef"><b>Definition</b> <a href="#l00331">F2837xD_memconfig.h:331</a></div></div>
<div class="ttc" id="aunionGSxCOMMIT__REG_html_ae3004d1c0d9dd80e1b8179caa2f1a0a3"><div class="ttname"><a href="unionGSxCOMMIT__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">GSxCOMMIT_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition</b> <a href="#l00330">F2837xD_memconfig.h:330</a></div></div>
<div class="ttc" id="aunionGSxINITDONE__REG_html"><div class="ttname"><a href="unionGSxINITDONE__REG.html">GSxINITDONE_REG</a></div><div class="ttdef"><b>Definition</b> <a href="#l00524">F2837xD_memconfig.h:524</a></div></div>
<div class="ttc" id="aunionGSxINITDONE__REG_html_a53d754f8262f4f42bffed6680ec94d03"><div class="ttname"><a href="unionGSxINITDONE__REG.html#a53d754f8262f4f42bffed6680ec94d03">GSxINITDONE_REG::bit</a></div><div class="ttdeci">struct GSxINITDONE_BITS bit</div><div class="ttdef"><b>Definition</b> <a href="#l00526">F2837xD_memconfig.h:526</a></div></div>
<div class="ttc" id="aunionGSxINITDONE__REG_html_ae3004d1c0d9dd80e1b8179caa2f1a0a3"><div class="ttname"><a href="unionGSxINITDONE__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">GSxINITDONE_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition</b> <a href="#l00525">F2837xD_memconfig.h:525</a></div></div>
<div class="ttc" id="aunionGSxINIT__REG_html"><div class="ttname"><a href="unionGSxINIT__REG.html">GSxINIT_REG</a></div><div class="ttdef"><b>Definition</b> <a href="#l00499">F2837xD_memconfig.h:499</a></div></div>
<div class="ttc" id="aunionGSxINIT__REG_html_a05e55679ea8d95d797257d6e869aa843"><div class="ttname"><a href="unionGSxINIT__REG.html#a05e55679ea8d95d797257d6e869aa843">GSxINIT_REG::bit</a></div><div class="ttdeci">struct GSxINIT_BITS bit</div><div class="ttdef"><b>Definition</b> <a href="#l00501">F2837xD_memconfig.h:501</a></div></div>
<div class="ttc" id="aunionGSxINIT__REG_html_ae3004d1c0d9dd80e1b8179caa2f1a0a3"><div class="ttname"><a href="unionGSxINIT__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">GSxINIT_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition</b> <a href="#l00500">F2837xD_memconfig.h:500</a></div></div>
<div class="ttc" id="aunionGSxLOCK__REG_html"><div class="ttname"><a href="unionGSxLOCK__REG.html">GSxLOCK_REG</a></div><div class="ttdef"><b>Definition</b> <a href="#l00304">F2837xD_memconfig.h:304</a></div></div>
<div class="ttc" id="aunionGSxLOCK__REG_html_a4811b558d879fb37aea55901ed64772a"><div class="ttname"><a href="unionGSxLOCK__REG.html#a4811b558d879fb37aea55901ed64772a">GSxLOCK_REG::bit</a></div><div class="ttdeci">struct GSxLOCK_BITS bit</div><div class="ttdef"><b>Definition</b> <a href="#l00306">F2837xD_memconfig.h:306</a></div></div>
<div class="ttc" id="aunionGSxLOCK__REG_html_ae3004d1c0d9dd80e1b8179caa2f1a0a3"><div class="ttname"><a href="unionGSxLOCK__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">GSxLOCK_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition</b> <a href="#l00305">F2837xD_memconfig.h:305</a></div></div>
<div class="ttc" id="aunionGSxMSEL__REG_html"><div class="ttname"><a href="unionGSxMSEL__REG.html">GSxMSEL_REG</a></div><div class="ttdef"><b>Definition</b> <a href="#l00354">F2837xD_memconfig.h:354</a></div></div>
<div class="ttc" id="aunionGSxMSEL__REG_html_a24e5d0c83eb21b443e100ffa1b7b509c"><div class="ttname"><a href="unionGSxMSEL__REG.html#a24e5d0c83eb21b443e100ffa1b7b509c">GSxMSEL_REG::bit</a></div><div class="ttdeci">struct GSxMSEL_BITS bit</div><div class="ttdef"><b>Definition</b> <a href="#l00356">F2837xD_memconfig.h:356</a></div></div>
<div class="ttc" id="aunionGSxMSEL__REG_html_ae3004d1c0d9dd80e1b8179caa2f1a0a3"><div class="ttname"><a href="unionGSxMSEL__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">GSxMSEL_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition</b> <a href="#l00355">F2837xD_memconfig.h:355</a></div></div>
<div class="ttc" id="aunionGSxTEST__REG_html"><div class="ttname"><a href="unionGSxTEST__REG.html">GSxTEST_REG</a></div><div class="ttdef"><b>Definition</b> <a href="#l00474">F2837xD_memconfig.h:474</a></div></div>
<div class="ttc" id="aunionGSxTEST__REG_html_ae3004d1c0d9dd80e1b8179caa2f1a0a3"><div class="ttname"><a href="unionGSxTEST__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">GSxTEST_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition</b> <a href="#l00475">F2837xD_memconfig.h:475</a></div></div>
<div class="ttc" id="aunionGSxTEST__REG_html_ae3f8b84e13695b4f40c9691adda11ed6"><div class="ttname"><a href="unionGSxTEST__REG.html#ae3f8b84e13695b4f40c9691adda11ed6">GSxTEST_REG::bit</a></div><div class="ttdeci">struct GSxTEST_BITS bit</div><div class="ttdef"><b>Definition</b> <a href="#l00476">F2837xD_memconfig.h:476</a></div></div>
<div class="ttc" id="aunionLSxACCPROT0__REG_html"><div class="ttname"><a href="unionLSxACCPROT0__REG.html">LSxACCPROT0_REG</a></div><div class="ttdef"><b>Definition</b> <a href="#l00216">F2837xD_memconfig.h:216</a></div></div>
<div class="ttc" id="aunionLSxACCPROT0__REG_html_a49dd433a1df0f5088051ef162380bc61"><div class="ttname"><a href="unionLSxACCPROT0__REG.html#a49dd433a1df0f5088051ef162380bc61">LSxACCPROT0_REG::bit</a></div><div class="ttdeci">struct LSxACCPROT0_BITS bit</div><div class="ttdef"><b>Definition</b> <a href="#l00218">F2837xD_memconfig.h:218</a></div></div>
<div class="ttc" id="aunionLSxACCPROT0__REG_html_ae3004d1c0d9dd80e1b8179caa2f1a0a3"><div class="ttname"><a href="unionLSxACCPROT0__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">LSxACCPROT0_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition</b> <a href="#l00217">F2837xD_memconfig.h:217</a></div></div>
<div class="ttc" id="aunionLSxACCPROT1__REG_html"><div class="ttname"><a href="unionLSxACCPROT1__REG.html">LSxACCPROT1_REG</a></div><div class="ttdef"><b>Definition</b> <a href="#l00231">F2837xD_memconfig.h:231</a></div></div>
<div class="ttc" id="aunionLSxACCPROT1__REG_html_a0e724e06c9bc1f75c57d30d64290c9d3"><div class="ttname"><a href="unionLSxACCPROT1__REG.html#a0e724e06c9bc1f75c57d30d64290c9d3">LSxACCPROT1_REG::bit</a></div><div class="ttdeci">struct LSxACCPROT1_BITS bit</div><div class="ttdef"><b>Definition</b> <a href="#l00233">F2837xD_memconfig.h:233</a></div></div>
<div class="ttc" id="aunionLSxACCPROT1__REG_html_ae3004d1c0d9dd80e1b8179caa2f1a0a3"><div class="ttname"><a href="unionLSxACCPROT1__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">LSxACCPROT1_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition</b> <a href="#l00232">F2837xD_memconfig.h:232</a></div></div>
<div class="ttc" id="aunionLSxCLAPGM__REG_html"><div class="ttname"><a href="unionLSxCLAPGM__REG.html">LSxCLAPGM_REG</a></div><div class="ttdef"><b>Definition</b> <a href="#l00196">F2837xD_memconfig.h:196</a></div></div>
<div class="ttc" id="aunionLSxCLAPGM__REG_html_ac8f3733498c876312fdf715ca5db9fad"><div class="ttname"><a href="unionLSxCLAPGM__REG.html#ac8f3733498c876312fdf715ca5db9fad">LSxCLAPGM_REG::bit</a></div><div class="ttdeci">struct LSxCLAPGM_BITS bit</div><div class="ttdef"><b>Definition</b> <a href="#l00198">F2837xD_memconfig.h:198</a></div></div>
<div class="ttc" id="aunionLSxCLAPGM__REG_html_ae3004d1c0d9dd80e1b8179caa2f1a0a3"><div class="ttname"><a href="unionLSxCLAPGM__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">LSxCLAPGM_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition</b> <a href="#l00197">F2837xD_memconfig.h:197</a></div></div>
<div class="ttc" id="aunionLSxCOMMIT__REG_html"><div class="ttname"><a href="unionLSxCOMMIT__REG.html">LSxCOMMIT_REG</a></div><div class="ttdef"><b>Definition</b> <a href="#l00164">F2837xD_memconfig.h:164</a></div></div>
<div class="ttc" id="aunionLSxCOMMIT__REG_html_a547c8d0e2ffbf92eed08ffe3cce160ca"><div class="ttname"><a href="unionLSxCOMMIT__REG.html#a547c8d0e2ffbf92eed08ffe3cce160ca">LSxCOMMIT_REG::bit</a></div><div class="ttdeci">struct LSxCOMMIT_BITS bit</div><div class="ttdef"><b>Definition</b> <a href="#l00166">F2837xD_memconfig.h:166</a></div></div>
<div class="ttc" id="aunionLSxCOMMIT__REG_html_ae3004d1c0d9dd80e1b8179caa2f1a0a3"><div class="ttname"><a href="unionLSxCOMMIT__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">LSxCOMMIT_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition</b> <a href="#l00165">F2837xD_memconfig.h:165</a></div></div>
<div class="ttc" id="aunionLSxINITDONE__REG_html"><div class="ttname"><a href="unionLSxINITDONE__REG.html">LSxINITDONE_REG</a></div><div class="ttdef"><b>Definition</b> <a href="#l00279">F2837xD_memconfig.h:279</a></div></div>
<div class="ttc" id="aunionLSxINITDONE__REG_html_aba0a662e97e8c7a1557746a6f6bc2b1f"><div class="ttname"><a href="unionLSxINITDONE__REG.html#aba0a662e97e8c7a1557746a6f6bc2b1f">LSxINITDONE_REG::bit</a></div><div class="ttdeci">struct LSxINITDONE_BITS bit</div><div class="ttdef"><b>Definition</b> <a href="#l00281">F2837xD_memconfig.h:281</a></div></div>
<div class="ttc" id="aunionLSxINITDONE__REG_html_ae3004d1c0d9dd80e1b8179caa2f1a0a3"><div class="ttname"><a href="unionLSxINITDONE__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">LSxINITDONE_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition</b> <a href="#l00280">F2837xD_memconfig.h:280</a></div></div>
<div class="ttc" id="aunionLSxINIT__REG_html"><div class="ttname"><a href="unionLSxINIT__REG.html">LSxINIT_REG</a></div><div class="ttdef"><b>Definition</b> <a href="#l00263">F2837xD_memconfig.h:263</a></div></div>
<div class="ttc" id="aunionLSxINIT__REG_html_a09add77e9c15181db8b6209f4f58bd73"><div class="ttname"><a href="unionLSxINIT__REG.html#a09add77e9c15181db8b6209f4f58bd73">LSxINIT_REG::bit</a></div><div class="ttdeci">struct LSxINIT_BITS bit</div><div class="ttdef"><b>Definition</b> <a href="#l00265">F2837xD_memconfig.h:265</a></div></div>
<div class="ttc" id="aunionLSxINIT__REG_html_ae3004d1c0d9dd80e1b8179caa2f1a0a3"><div class="ttname"><a href="unionLSxINIT__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">LSxINIT_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition</b> <a href="#l00264">F2837xD_memconfig.h:264</a></div></div>
<div class="ttc" id="aunionLSxLOCK__REG_html"><div class="ttname"><a href="unionLSxLOCK__REG.html">LSxLOCK_REG</a></div><div class="ttdef"><b>Definition</b> <a href="#l00148">F2837xD_memconfig.h:148</a></div></div>
<div class="ttc" id="aunionLSxLOCK__REG_html_aad8675785049d526cc236676b2379084"><div class="ttname"><a href="unionLSxLOCK__REG.html#aad8675785049d526cc236676b2379084">LSxLOCK_REG::bit</a></div><div class="ttdeci">struct LSxLOCK_BITS bit</div><div class="ttdef"><b>Definition</b> <a href="#l00150">F2837xD_memconfig.h:150</a></div></div>
<div class="ttc" id="aunionLSxLOCK__REG_html_ae3004d1c0d9dd80e1b8179caa2f1a0a3"><div class="ttname"><a href="unionLSxLOCK__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">LSxLOCK_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition</b> <a href="#l00149">F2837xD_memconfig.h:149</a></div></div>
<div class="ttc" id="aunionLSxMSEL__REG_html"><div class="ttname"><a href="unionLSxMSEL__REG.html">LSxMSEL_REG</a></div><div class="ttdef"><b>Definition</b> <a href="#l00180">F2837xD_memconfig.h:180</a></div></div>
<div class="ttc" id="aunionLSxMSEL__REG_html_a56e8279ed119798e6b50ad3d6043fcb7"><div class="ttname"><a href="unionLSxMSEL__REG.html#a56e8279ed119798e6b50ad3d6043fcb7">LSxMSEL_REG::bit</a></div><div class="ttdeci">struct LSxMSEL_BITS bit</div><div class="ttdef"><b>Definition</b> <a href="#l00182">F2837xD_memconfig.h:182</a></div></div>
<div class="ttc" id="aunionLSxMSEL__REG_html_ae3004d1c0d9dd80e1b8179caa2f1a0a3"><div class="ttname"><a href="unionLSxMSEL__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">LSxMSEL_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition</b> <a href="#l00181">F2837xD_memconfig.h:181</a></div></div>
<div class="ttc" id="aunionLSxTEST__REG_html"><div class="ttname"><a href="unionLSxTEST__REG.html">LSxTEST_REG</a></div><div class="ttdef"><b>Definition</b> <a href="#l00247">F2837xD_memconfig.h:247</a></div></div>
<div class="ttc" id="aunionLSxTEST__REG_html_acd0702fa0a6d9906fc5a276c7dc75b99"><div class="ttname"><a href="unionLSxTEST__REG.html#acd0702fa0a6d9906fc5a276c7dc75b99">LSxTEST_REG::bit</a></div><div class="ttdeci">struct LSxTEST_BITS bit</div><div class="ttdef"><b>Definition</b> <a href="#l00249">F2837xD_memconfig.h:249</a></div></div>
<div class="ttc" id="aunionLSxTEST__REG_html_ae3004d1c0d9dd80e1b8179caa2f1a0a3"><div class="ttname"><a href="unionLSxTEST__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">LSxTEST_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition</b> <a href="#l00248">F2837xD_memconfig.h:248</a></div></div>
<div class="ttc" id="aunionMAVCLR__REG_html"><div class="ttname"><a href="unionMAVCLR__REG.html">MAVCLR_REG</a></div><div class="ttdef"><b>Definition</b> <a href="#l00821">F2837xD_memconfig.h:821</a></div></div>
<div class="ttc" id="aunionMAVCLR__REG_html_ace7ee37dfefca28c88ce67c413a89353"><div class="ttname"><a href="unionMAVCLR__REG.html#ace7ee37dfefca28c88ce67c413a89353">MAVCLR_REG::bit</a></div><div class="ttdeci">struct MAVCLR_BITS bit</div><div class="ttdef"><b>Definition</b> <a href="#l00823">F2837xD_memconfig.h:823</a></div></div>
<div class="ttc" id="aunionMAVCLR__REG_html_ae3004d1c0d9dd80e1b8179caa2f1a0a3"><div class="ttname"><a href="unionMAVCLR__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">MAVCLR_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition</b> <a href="#l00822">F2837xD_memconfig.h:822</a></div></div>
<div class="ttc" id="aunionMAVFLG__REG_html"><div class="ttname"><a href="unionMAVFLG__REG.html">MAVFLG_REG</a></div><div class="ttdef"><b>Definition</b> <a href="#l00795">F2837xD_memconfig.h:795</a></div></div>
<div class="ttc" id="aunionMAVFLG__REG_html_adef4708480a8fe00be6e921f05bfe209"><div class="ttname"><a href="unionMAVFLG__REG.html#adef4708480a8fe00be6e921f05bfe209">MAVFLG_REG::bit</a></div><div class="ttdeci">struct MAVFLG_BITS bit</div><div class="ttdef"><b>Definition</b> <a href="#l00797">F2837xD_memconfig.h:797</a></div></div>
<div class="ttc" id="aunionMAVFLG__REG_html_ae3004d1c0d9dd80e1b8179caa2f1a0a3"><div class="ttname"><a href="unionMAVFLG__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">MAVFLG_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition</b> <a href="#l00796">F2837xD_memconfig.h:796</a></div></div>
<div class="ttc" id="aunionMAVINTEN__REG_html"><div class="ttname"><a href="unionMAVINTEN__REG.html">MAVINTEN_REG</a></div><div class="ttdef"><b>Definition</b> <a href="#l00834">F2837xD_memconfig.h:834</a></div></div>
<div class="ttc" id="aunionMAVINTEN__REG_html_a0444c6e39300d7fa4d3c9967bfe455c2"><div class="ttname"><a href="unionMAVINTEN__REG.html#a0444c6e39300d7fa4d3c9967bfe455c2">MAVINTEN_REG::bit</a></div><div class="ttdeci">struct MAVINTEN_BITS bit</div><div class="ttdef"><b>Definition</b> <a href="#l00836">F2837xD_memconfig.h:836</a></div></div>
<div class="ttc" id="aunionMAVINTEN__REG_html_ae3004d1c0d9dd80e1b8179caa2f1a0a3"><div class="ttname"><a href="unionMAVINTEN__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">MAVINTEN_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition</b> <a href="#l00835">F2837xD_memconfig.h:835</a></div></div>
<div class="ttc" id="aunionMAVSET__REG_html"><div class="ttname"><a href="unionMAVSET__REG.html">MAVSET_REG</a></div><div class="ttdef"><b>Definition</b> <a href="#l00808">F2837xD_memconfig.h:808</a></div></div>
<div class="ttc" id="aunionMAVSET__REG_html_a367c5a881cf84ca5cae2ffb1d08ec8f2"><div class="ttname"><a href="unionMAVSET__REG.html#a367c5a881cf84ca5cae2ffb1d08ec8f2">MAVSET_REG::bit</a></div><div class="ttdeci">struct MAVSET_BITS bit</div><div class="ttdef"><b>Definition</b> <a href="#l00810">F2837xD_memconfig.h:810</a></div></div>
<div class="ttc" id="aunionMAVSET__REG_html_ae3004d1c0d9dd80e1b8179caa2f1a0a3"><div class="ttname"><a href="unionMAVSET__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">MAVSET_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition</b> <a href="#l00809">F2837xD_memconfig.h:809</a></div></div>
<div class="ttc" id="aunionMSGxINITDONE__REG_html"><div class="ttname"><a href="unionMSGxINITDONE__REG.html">MSGxINITDONE_REG</a></div><div class="ttdef"><b>Definition</b> <a href="#l00569">F2837xD_memconfig.h:569</a></div></div>
<div class="ttc" id="aunionMSGxINITDONE__REG_html_a0271292e2f9fdcd2c7995158338f258c"><div class="ttname"><a href="unionMSGxINITDONE__REG.html#a0271292e2f9fdcd2c7995158338f258c">MSGxINITDONE_REG::bit</a></div><div class="ttdeci">struct MSGxINITDONE_BITS bit</div><div class="ttdef"><b>Definition</b> <a href="#l00571">F2837xD_memconfig.h:571</a></div></div>
<div class="ttc" id="aunionMSGxINITDONE__REG_html_ae3004d1c0d9dd80e1b8179caa2f1a0a3"><div class="ttname"><a href="unionMSGxINITDONE__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">MSGxINITDONE_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition</b> <a href="#l00570">F2837xD_memconfig.h:570</a></div></div>
<div class="ttc" id="aunionMSGxINIT__REG_html"><div class="ttname"><a href="unionMSGxINIT__REG.html">MSGxINIT_REG</a></div><div class="ttdef"><b>Definition</b> <a href="#l00554">F2837xD_memconfig.h:554</a></div></div>
<div class="ttc" id="aunionMSGxINIT__REG_html_ae3004d1c0d9dd80e1b8179caa2f1a0a3"><div class="ttname"><a href="unionMSGxINIT__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">MSGxINIT_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition</b> <a href="#l00555">F2837xD_memconfig.h:555</a></div></div>
<div class="ttc" id="aunionMSGxINIT__REG_html_afb9234ae7b3e551f40c18fff085386de"><div class="ttname"><a href="unionMSGxINIT__REG.html#afb9234ae7b3e551f40c18fff085386de">MSGxINIT_REG::bit</a></div><div class="ttdeci">struct MSGxINIT_BITS bit</div><div class="ttdef"><b>Definition</b> <a href="#l00556">F2837xD_memconfig.h:556</a></div></div>
<div class="ttc" id="aunionMSGxTEST__REG_html"><div class="ttname"><a href="unionMSGxTEST__REG.html">MSGxTEST_REG</a></div><div class="ttdef"><b>Definition</b> <a href="#l00539">F2837xD_memconfig.h:539</a></div></div>
<div class="ttc" id="aunionMSGxTEST__REG_html_a2b87dba6fb186eb6fd5df0d895b72c16"><div class="ttname"><a href="unionMSGxTEST__REG.html#a2b87dba6fb186eb6fd5df0d895b72c16">MSGxTEST_REG::bit</a></div><div class="ttdeci">struct MSGxTEST_BITS bit</div><div class="ttdef"><b>Definition</b> <a href="#l00541">F2837xD_memconfig.h:541</a></div></div>
<div class="ttc" id="aunionMSGxTEST__REG_html_ae3004d1c0d9dd80e1b8179caa2f1a0a3"><div class="ttname"><a href="unionMSGxTEST__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">MSGxTEST_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition</b> <a href="#l00540">F2837xD_memconfig.h:540</a></div></div>
<div class="ttc" id="aunionNMAVCLR__REG_html"><div class="ttname"><a href="unionNMAVCLR__REG.html">NMAVCLR_REG</a></div><div class="ttdef"><b>Definition</b> <a href="#l00762">F2837xD_memconfig.h:762</a></div></div>
<div class="ttc" id="aunionNMAVCLR__REG_html_a7b50215893d2a34731a40ba5a121c1c8"><div class="ttname"><a href="unionNMAVCLR__REG.html#a7b50215893d2a34731a40ba5a121c1c8">NMAVCLR_REG::bit</a></div><div class="ttdeci">struct NMAVCLR_BITS bit</div><div class="ttdef"><b>Definition</b> <a href="#l00764">F2837xD_memconfig.h:764</a></div></div>
<div class="ttc" id="aunionNMAVCLR__REG_html_ae3004d1c0d9dd80e1b8179caa2f1a0a3"><div class="ttname"><a href="unionNMAVCLR__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">NMAVCLR_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition</b> <a href="#l00763">F2837xD_memconfig.h:763</a></div></div>
<div class="ttc" id="aunionNMAVFLG__REG_html"><div class="ttname"><a href="unionNMAVFLG__REG.html">NMAVFLG_REG</a></div><div class="ttdef"><b>Definition</b> <a href="#l00722">F2837xD_memconfig.h:722</a></div></div>
<div class="ttc" id="aunionNMAVFLG__REG_html_a1ac9248e64f4b1773a75c582229b0e93"><div class="ttname"><a href="unionNMAVFLG__REG.html#a1ac9248e64f4b1773a75c582229b0e93">NMAVFLG_REG::bit</a></div><div class="ttdeci">struct NMAVFLG_BITS bit</div><div class="ttdef"><b>Definition</b> <a href="#l00724">F2837xD_memconfig.h:724</a></div></div>
<div class="ttc" id="aunionNMAVFLG__REG_html_ae3004d1c0d9dd80e1b8179caa2f1a0a3"><div class="ttname"><a href="unionNMAVFLG__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">NMAVFLG_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition</b> <a href="#l00723">F2837xD_memconfig.h:723</a></div></div>
<div class="ttc" id="aunionNMAVINTEN__REG_html"><div class="ttname"><a href="unionNMAVINTEN__REG.html">NMAVINTEN_REG</a></div><div class="ttdef"><b>Definition</b> <a href="#l00782">F2837xD_memconfig.h:782</a></div></div>
<div class="ttc" id="aunionNMAVINTEN__REG_html_ae3004d1c0d9dd80e1b8179caa2f1a0a3"><div class="ttname"><a href="unionNMAVINTEN__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">NMAVINTEN_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition</b> <a href="#l00783">F2837xD_memconfig.h:783</a></div></div>
<div class="ttc" id="aunionNMAVINTEN__REG_html_af70c10a64c1c1b934d1670cc8b81b067"><div class="ttname"><a href="unionNMAVINTEN__REG.html#af70c10a64c1c1b934d1670cc8b81b067">NMAVINTEN_REG::bit</a></div><div class="ttdeci">struct NMAVINTEN_BITS bit</div><div class="ttdef"><b>Definition</b> <a href="#l00784">F2837xD_memconfig.h:784</a></div></div>
<div class="ttc" id="aunionNMAVSET__REG_html"><div class="ttname"><a href="unionNMAVSET__REG.html">NMAVSET_REG</a></div><div class="ttdef"><b>Definition</b> <a href="#l00742">F2837xD_memconfig.h:742</a></div></div>
<div class="ttc" id="aunionNMAVSET__REG_html_a88e5e8a4ef991b9ea52b96cb66e0472e"><div class="ttname"><a href="unionNMAVSET__REG.html#a88e5e8a4ef991b9ea52b96cb66e0472e">NMAVSET_REG::bit</a></div><div class="ttdeci">struct NMAVSET_BITS bit</div><div class="ttdef"><b>Definition</b> <a href="#l00744">F2837xD_memconfig.h:744</a></div></div>
<div class="ttc" id="aunionNMAVSET__REG_html_ae3004d1c0d9dd80e1b8179caa2f1a0a3"><div class="ttname"><a href="unionNMAVSET__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">NMAVSET_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition</b> <a href="#l00743">F2837xD_memconfig.h:743</a></div></div>
<div class="ttc" id="aunionROMPREFETCH__REG_html"><div class="ttname"><a href="unionROMPREFETCH__REG.html">ROMPREFETCH_REG</a></div><div class="ttdef"><b>Definition</b> <a href="#l01031">F2837xD_memconfig.h:1031</a></div></div>
<div class="ttc" id="aunionROMPREFETCH__REG_html_a35243de377ecd8f311653fb437b99b2e"><div class="ttname"><a href="unionROMPREFETCH__REG.html#a35243de377ecd8f311653fb437b99b2e">ROMPREFETCH_REG::bit</a></div><div class="ttdeci">struct ROMPREFETCH_BITS bit</div><div class="ttdef"><b>Definition</b> <a href="#l01033">F2837xD_memconfig.h:1033</a></div></div>
<div class="ttc" id="aunionROMPREFETCH__REG_html_ae3004d1c0d9dd80e1b8179caa2f1a0a3"><div class="ttname"><a href="unionROMPREFETCH__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">ROMPREFETCH_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition</b> <a href="#l01032">F2837xD_memconfig.h:1032</a></div></div>
<div class="ttc" id="aunionROMWAITSTATE__REG_html"><div class="ttname"><a href="unionROMWAITSTATE__REG.html">ROMWAITSTATE_REG</a></div><div class="ttdef"><b>Definition</b> <a href="#l01016">F2837xD_memconfig.h:1016</a></div></div>
<div class="ttc" id="aunionROMWAITSTATE__REG_html_a15beeabfdb7ccdac97cc92a045157065"><div class="ttname"><a href="unionROMWAITSTATE__REG.html#a15beeabfdb7ccdac97cc92a045157065">ROMWAITSTATE_REG::bit</a></div><div class="ttdeci">struct ROMWAITSTATE_BITS bit</div><div class="ttdef"><b>Definition</b> <a href="#l01018">F2837xD_memconfig.h:1018</a></div></div>
<div class="ttc" id="aunionROMWAITSTATE__REG_html_ae3004d1c0d9dd80e1b8179caa2f1a0a3"><div class="ttname"><a href="unionROMWAITSTATE__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">ROMWAITSTATE_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition</b> <a href="#l01017">F2837xD_memconfig.h:1017</a></div></div>
<div class="ttc" id="aunionUCERRCLR__REG_html"><div class="ttname"><a href="unionUCERRCLR__REG.html">UCERRCLR_REG</a></div><div class="ttdef"><b>Definition</b> <a href="#l00898">F2837xD_memconfig.h:898</a></div></div>
<div class="ttc" id="aunionUCERRCLR__REG_html_aa57a7c447e17b23470e308527a11b767"><div class="ttname"><a href="unionUCERRCLR__REG.html#aa57a7c447e17b23470e308527a11b767">UCERRCLR_REG::bit</a></div><div class="ttdeci">struct UCERRCLR_BITS bit</div><div class="ttdef"><b>Definition</b> <a href="#l00900">F2837xD_memconfig.h:900</a></div></div>
<div class="ttc" id="aunionUCERRCLR__REG_html_ae3004d1c0d9dd80e1b8179caa2f1a0a3"><div class="ttname"><a href="unionUCERRCLR__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">UCERRCLR_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition</b> <a href="#l00899">F2837xD_memconfig.h:899</a></div></div>
<div class="ttc" id="aunionUCERRFLG__REG_html"><div class="ttname"><a href="unionUCERRFLG__REG.html">UCERRFLG_REG</a></div><div class="ttdef"><b>Definition</b> <a href="#l00870">F2837xD_memconfig.h:870</a></div></div>
<div class="ttc" id="aunionUCERRFLG__REG_html_ab5727355eb6c6fc874be0c1b5a1bbb14"><div class="ttname"><a href="unionUCERRFLG__REG.html#ab5727355eb6c6fc874be0c1b5a1bbb14">UCERRFLG_REG::bit</a></div><div class="ttdeci">struct UCERRFLG_BITS bit</div><div class="ttdef"><b>Definition</b> <a href="#l00872">F2837xD_memconfig.h:872</a></div></div>
<div class="ttc" id="aunionUCERRFLG__REG_html_ae3004d1c0d9dd80e1b8179caa2f1a0a3"><div class="ttname"><a href="unionUCERRFLG__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">UCERRFLG_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition</b> <a href="#l00871">F2837xD_memconfig.h:871</a></div></div>
<div class="ttc" id="aunionUCERRSET__REG_html"><div class="ttname"><a href="unionUCERRSET__REG.html">UCERRSET_REG</a></div><div class="ttdef"><b>Definition</b> <a href="#l00884">F2837xD_memconfig.h:884</a></div></div>
<div class="ttc" id="aunionUCERRSET__REG_html_a57cd346d34d53e1c47ee0bd687abccba"><div class="ttname"><a href="unionUCERRSET__REG.html#a57cd346d34d53e1c47ee0bd687abccba">UCERRSET_REG::bit</a></div><div class="ttdeci">struct UCERRSET_BITS bit</div><div class="ttdef"><b>Definition</b> <a href="#l00886">F2837xD_memconfig.h:886</a></div></div>
<div class="ttc" id="aunionUCERRSET__REG_html_ae3004d1c0d9dd80e1b8179caa2f1a0a3"><div class="ttname"><a href="unionUCERRSET__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">UCERRSET_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition</b> <a href="#l00885">F2837xD_memconfig.h:885</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d9edf6c004b4a7ff14fe9ae7a92214ee.html">firmware</a></li><li class="navelem"><a class="el" href="dir_7cd34f9b25afb861e9749afc19e8127f.html">TI_Headers</a></li><li class="navelem"><a class="el" href="F2837xD__memconfig_8h.html">F2837xD_memconfig.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0 </li>
  </ul>
</div>
</body>
</html>
